Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec  9 16:51:46 2025
| Host         : DESKTOP-TGQSMCG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  45          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.668        0.000                      0                 1358        0.132        0.000                      0                 1358        4.500        0.000                       0                   615  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.668        0.000                      0                 1242        0.132        0.000                      0                 1242        4.500        0.000                       0                   615  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.777        0.000                      0                  116        0.686        0.000                      0                  116  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 perceptron/fpu_adder2/A_exp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder2/B_mantissa_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 2.879ns (34.823%)  route 5.389ns (65.177%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.623     5.144    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  perceptron/fpu_adder2/A_exp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  perceptron/fpu_adder2/A_exp_reg[1]/Q
                         net (fo=8, routed)           0.768     6.430    perceptron/fpu_adder2/A_exp__0[1]
    SLICE_X6Y27          LUT2 (Prop_lut2_I0_O)        0.124     6.554 r  perceptron/fpu_adder2/B_mantissa[17]_i_14/O
                         net (fo=1, routed)           0.000     6.554    perceptron/fpu_adder2/B_mantissa[17]_i_14_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.087 r  perceptron/fpu_adder2/B_mantissa_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.087    perceptron/fpu_adder2/B_mantissa_reg[17]_i_6_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.306 r  perceptron/fpu_adder2/B_mantissa_reg[24]_i_23/O[0]
                         net (fo=80, routed)          1.399     8.705    perceptron/fpu_adder2/B_mantissa60[4]
    SLICE_X15Y22         LUT5 (Prop_lut5_I0_O)        0.323     9.028 r  perceptron/fpu_adder2/B_mantissa[17]_i_19/O
                         net (fo=35, routed)          0.876     9.904    perceptron/fpu_adder2/B_mantissa[17]_i_19_n_0
    SLICE_X11Y23         LUT5 (Prop_lut5_I3_O)        0.358    10.262 r  perceptron/fpu_adder2/B_mantissa[22]_i_13/O
                         net (fo=4, routed)           0.999    11.260    perceptron/fpu_adder2/B_mantissa[22]_i_13_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.326    11.586 r  perceptron/fpu_adder2/B_mantissa[19]_i_5__0/O
                         net (fo=2, routed)           0.835    12.422    perceptron/fpu_adder2/B_mantissa[19]_i_5__0_n_0
    SLICE_X13Y25         LUT5 (Prop_lut5_I3_O)        0.152    12.574 r  perceptron/fpu_adder2/B_mantissa[18]_i_4__0/O
                         net (fo=1, routed)           0.512    13.086    perceptron/fpu_adder2/B_mantissa[18]_i_4__0_n_0
    SLICE_X14Y25         LUT5 (Prop_lut5_I4_O)        0.326    13.412 r  perceptron/fpu_adder2/B_mantissa[18]_i_1__0/O
                         net (fo=1, routed)           0.000    13.412    perceptron/fpu_adder2/B_mantissa[18]
    SLICE_X14Y25         FDRE                                         r  perceptron/fpu_adder2/B_mantissa_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.433    14.774    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  perceptron/fpu_adder2/B_mantissa_reg[18]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X14Y25         FDRE (Setup_fdre_C_D)        0.081    15.080    perceptron/fpu_adder2/B_mantissa_reg[18]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -13.412    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 perceptron/fpu_adder2/A_exp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder2/B_mantissa_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.776ns  (logic 2.617ns (33.657%)  route 5.159ns (66.343%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.623     5.144    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  perceptron/fpu_adder2/A_exp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  perceptron/fpu_adder2/A_exp_reg[1]/Q
                         net (fo=8, routed)           0.768     6.430    perceptron/fpu_adder2/A_exp__0[1]
    SLICE_X6Y27          LUT2 (Prop_lut2_I0_O)        0.124     6.554 r  perceptron/fpu_adder2/B_mantissa[17]_i_14/O
                         net (fo=1, routed)           0.000     6.554    perceptron/fpu_adder2/B_mantissa[17]_i_14_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.087 r  perceptron/fpu_adder2/B_mantissa_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.087    perceptron/fpu_adder2/B_mantissa_reg[17]_i_6_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.306 r  perceptron/fpu_adder2/B_mantissa_reg[24]_i_23/O[0]
                         net (fo=80, routed)          1.399     8.705    perceptron/fpu_adder2/B_mantissa60[4]
    SLICE_X15Y22         LUT5 (Prop_lut5_I0_O)        0.323     9.028 r  perceptron/fpu_adder2/B_mantissa[17]_i_19/O
                         net (fo=35, routed)          0.913     9.942    perceptron/fpu_adder2/B_mantissa[17]_i_19_n_0
    SLICE_X11Y25         LUT5 (Prop_lut5_I3_O)        0.326    10.268 f  perceptron/fpu_adder2/B_mantissa[24]_i_28/O
                         net (fo=3, routed)           0.863    11.131    perceptron/fpu_adder2/B_mantissa[24]_i_28_n_0
    SLICE_X11Y25         LUT5 (Prop_lut5_I0_O)        0.326    11.457 r  perceptron/fpu_adder2/B_mantissa[24]_i_20/O
                         net (fo=1, routed)           0.635    12.092    perceptron/fpu_adder2/B_mantissa[24]_i_20_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124    12.216 f  perceptron/fpu_adder2/B_mantissa[24]_i_5__0/O
                         net (fo=1, routed)           0.580    12.796    perceptron/fpu_adder2/B_mantissa[24]_i_5__0_n_0
    SLICE_X12Y25         LUT5 (Prop_lut5_I0_O)        0.124    12.920 r  perceptron/fpu_adder2/B_mantissa[24]_i_2__0/O
                         net (fo=1, routed)           0.000    12.920    perceptron/fpu_adder2/B_mantissa[24]
    SLICE_X12Y25         FDRE                                         r  perceptron/fpu_adder2/B_mantissa_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.433    14.774    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  perceptron/fpu_adder2/B_mantissa_reg[24]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X12Y25         FDRE (Setup_fdre_C_D)        0.077    15.076    perceptron/fpu_adder2/B_mantissa_reg[24]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -12.920    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 perceptron/fpu_adder2/B_exp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder2/A_mantissa_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.725ns  (logic 2.612ns (33.813%)  route 5.113ns (66.187%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.620     5.141    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  perceptron/fpu_adder2/B_exp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  perceptron/fpu_adder2/B_exp_reg[0]/Q
                         net (fo=8, routed)           1.041     6.639    perceptron/fpu_adder2/B_exp[0]
    SLICE_X6Y30          LUT2 (Prop_lut2_I0_O)        0.124     6.763 r  perceptron/fpu_adder2/A_mantissa[17]_i_15/O
                         net (fo=1, routed)           0.000     6.763    perceptron/fpu_adder2/A_mantissa[17]_i_15_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     7.307 r  perceptron/fpu_adder2/A_mantissa_reg[17]_i_6/O[2]
                         net (fo=80, routed)          1.349     8.656    perceptron/fpu_adder2/A_mantissa60[2]
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.331     8.987 r  perceptron/fpu_adder2/A_mantissa[18]_i_5__0/O
                         net (fo=28, routed)          0.791     9.778    perceptron/fpu_adder2/A_mantissa[18]_i_5__0_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I2_O)        0.327    10.105 r  perceptron/fpu_adder2/A_mantissa[14]_i_9/O
                         net (fo=3, routed)           0.605    10.710    perceptron/fpu_adder2/A_mantissa[14]_i_9_n_0
    SLICE_X10Y37         LUT4 (Prop_lut4_I3_O)        0.150    10.860 r  perceptron/fpu_adder2/A_mantissa[12]_i_8__0/O
                         net (fo=2, routed)           0.586    11.446    perceptron/fpu_adder2/A_mantissa[12]_i_8__0_n_0
    SLICE_X11Y38         LUT2 (Prop_lut2_I0_O)        0.354    11.800 r  perceptron/fpu_adder2/A_mantissa[12]_i_4__0/O
                         net (fo=1, routed)           0.740    12.540    perceptron/fpu_adder2/A_mantissa[12]_i_4__0_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.326    12.866 r  perceptron/fpu_adder2/A_mantissa[12]_i_1/O
                         net (fo=1, routed)           0.000    12.866    perceptron/fpu_adder2/A_mantissa[12]
    SLICE_X12Y38         FDRE                                         r  perceptron/fpu_adder2/A_mantissa_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.447    14.788    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  perceptron/fpu_adder2/A_mantissa_reg[12]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X12Y38         FDRE (Setup_fdre_C_D)        0.081    15.094    perceptron/fpu_adder2/A_mantissa_reg[12]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -12.866    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 perceptron/fpu_adder2/A_exp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder2/B_mantissa_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.647ns  (logic 2.647ns (34.614%)  route 5.000ns (65.386%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.623     5.144    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  perceptron/fpu_adder2/A_exp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  perceptron/fpu_adder2/A_exp_reg[1]/Q
                         net (fo=8, routed)           0.768     6.430    perceptron/fpu_adder2/A_exp__0[1]
    SLICE_X6Y27          LUT2 (Prop_lut2_I0_O)        0.124     6.554 r  perceptron/fpu_adder2/B_mantissa[17]_i_14/O
                         net (fo=1, routed)           0.000     6.554    perceptron/fpu_adder2/B_mantissa[17]_i_14_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.087 r  perceptron/fpu_adder2/B_mantissa_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.087    perceptron/fpu_adder2/B_mantissa_reg[17]_i_6_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.306 r  perceptron/fpu_adder2/B_mantissa_reg[24]_i_23/O[0]
                         net (fo=80, routed)          1.399     8.705    perceptron/fpu_adder2/B_mantissa60[4]
    SLICE_X15Y22         LUT5 (Prop_lut5_I0_O)        0.323     9.028 f  perceptron/fpu_adder2/B_mantissa[17]_i_19/O
                         net (fo=35, routed)          1.037    10.065    perceptron/fpu_adder2/B_mantissa[17]_i_19_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I2_O)        0.332    10.397 r  perceptron/fpu_adder2/B_mantissa[9]_i_8/O
                         net (fo=2, routed)           0.478    10.875    perceptron/fpu_adder2/B_mantissa[9]_i_8_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124    10.999 r  perceptron/fpu_adder2/B_mantissa[7]_i_6__0/O
                         net (fo=2, routed)           1.001    12.000    perceptron/fpu_adder2/B_mantissa[7]_i_6__0_n_0
    SLICE_X10Y19         LUT4 (Prop_lut4_I2_O)        0.146    12.146 r  perceptron/fpu_adder2/B_mantissa[6]_i_4/O
                         net (fo=1, routed)           0.318    12.463    perceptron/fpu_adder2/B_mantissa[6]_i_4_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I4_O)        0.328    12.791 r  perceptron/fpu_adder2/B_mantissa[6]_i_1__0/O
                         net (fo=1, routed)           0.000    12.791    perceptron/fpu_adder2/B_mantissa[6]
    SLICE_X9Y18          FDRE                                         r  perceptron/fpu_adder2/B_mantissa_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.440    14.781    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  perceptron/fpu_adder2/B_mantissa_reg[6]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X9Y18          FDRE (Setup_fdre_C_D)        0.031    15.037    perceptron/fpu_adder2/B_mantissa_reg[6]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -12.791    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 perceptron/fpu_adder2/A_exp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder2/sum_mantissa_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.465ns  (logic 2.088ns (27.971%)  route 5.377ns (72.029%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.623     5.144    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  perceptron/fpu_adder2/A_exp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  perceptron/fpu_adder2/A_exp_reg[1]/Q
                         net (fo=8, routed)           0.768     6.430    perceptron/fpu_adder2/A_exp__0[1]
    SLICE_X6Y27          LUT2 (Prop_lut2_I0_O)        0.124     6.554 r  perceptron/fpu_adder2/B_mantissa[17]_i_14/O
                         net (fo=1, routed)           0.000     6.554    perceptron/fpu_adder2/B_mantissa[17]_i_14_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.197 r  perceptron/fpu_adder2/B_mantissa_reg[17]_i_6/O[3]
                         net (fo=83, routed)          1.021     8.218    perceptron/fpu_adder2/B_mantissa60[3]
    SLICE_X9Y21          LUT4 (Prop_lut4_I3_O)        0.307     8.525 r  perceptron/fpu_adder2/B_mantissa[24]_i_26/O
                         net (fo=3, routed)           0.869     9.394    perceptron/fpu_adder2/B_mantissa[24]_i_26_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I1_O)        0.124     9.518 r  perceptron/fpu_adder2/B_mantissa[24]_i_8/O
                         net (fo=14, routed)          0.770    10.288    perceptron/fpu_adder2/B_mantissa[24]_i_8_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.124    10.412 r  perceptron/fpu_adder2/B_mantissa[24]_i_3__0/O
                         net (fo=5, routed)           0.551    10.963    perceptron/fpu_adder2/B_mantissa[24]_i_3__0_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.124    11.087 f  perceptron/fpu_adder2/FSM_sequential_state[2]_i_2/O
                         net (fo=2, routed)           0.472    11.559    perceptron/fpu_adder2/FSM_sequential_state[2]_i_2_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124    11.683 r  perceptron/fpu_adder2/sum_mantissa[24]_i_1__0/O
                         net (fo=25, routed)          0.926    12.609    perceptron/fpu_adder2/sum_mantissa0
    SLICE_X7Y23          FDRE                                         r  perceptron/fpu_adder2/sum_mantissa_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.502    14.843    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  perceptron/fpu_adder2/sum_mantissa_reg[3]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X7Y23          FDRE (Setup_fdre_C_CE)      -0.205    14.863    perceptron/fpu_adder2/sum_mantissa_reg[3]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -12.609    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 perceptron/fpu_adder2/A_exp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder2/B_mantissa_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.633ns  (logic 2.649ns (34.704%)  route 4.984ns (65.296%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.623     5.144    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  perceptron/fpu_adder2/A_exp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  perceptron/fpu_adder2/A_exp_reg[1]/Q
                         net (fo=8, routed)           0.768     6.430    perceptron/fpu_adder2/A_exp__0[1]
    SLICE_X6Y27          LUT2 (Prop_lut2_I0_O)        0.124     6.554 r  perceptron/fpu_adder2/B_mantissa[17]_i_14/O
                         net (fo=1, routed)           0.000     6.554    perceptron/fpu_adder2/B_mantissa[17]_i_14_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.087 r  perceptron/fpu_adder2/B_mantissa_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.087    perceptron/fpu_adder2/B_mantissa_reg[17]_i_6_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.306 r  perceptron/fpu_adder2/B_mantissa_reg[24]_i_23/O[0]
                         net (fo=80, routed)          1.399     8.705    perceptron/fpu_adder2/B_mantissa60[4]
    SLICE_X15Y22         LUT5 (Prop_lut5_I0_O)        0.323     9.028 f  perceptron/fpu_adder2/B_mantissa[17]_i_19/O
                         net (fo=35, routed)          0.876     9.904    perceptron/fpu_adder2/B_mantissa[17]_i_19_n_0
    SLICE_X11Y23         LUT4 (Prop_lut4_I3_O)        0.332    10.236 r  perceptron/fpu_adder2/B_mantissa[15]_i_10/O
                         net (fo=1, routed)           0.403    10.639    perceptron/fpu_adder2/B_mantissa[15]_i_10_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.763 r  perceptron/fpu_adder2/B_mantissa[15]_i_8__0/O
                         net (fo=4, routed)           0.822    11.586    perceptron/fpu_adder2/B_mantissa[15]_i_8__0_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I1_O)        0.148    11.734 f  perceptron/fpu_adder2/B_mantissa[15]_i_4__0/O
                         net (fo=1, routed)           0.716    12.449    perceptron/fpu_adder2/B_mantissa[15]_i_4__0_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I2_O)        0.328    12.777 r  perceptron/fpu_adder2/B_mantissa[15]_i_1__0/O
                         net (fo=1, routed)           0.000    12.777    perceptron/fpu_adder2/B_mantissa[15]
    SLICE_X13Y22         FDRE                                         r  perceptron/fpu_adder2/B_mantissa_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.436    14.777    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  perceptron/fpu_adder2/B_mantissa_reg[15]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X13Y22         FDRE (Setup_fdre_C_D)        0.031    15.033    perceptron/fpu_adder2/B_mantissa_reg[15]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -12.777    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 perceptron/fpu_adder2/A_exp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder2/B_mantissa_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.625ns  (logic 2.638ns (34.595%)  route 4.987ns (65.405%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.623     5.144    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  perceptron/fpu_adder2/A_exp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  perceptron/fpu_adder2/A_exp_reg[1]/Q
                         net (fo=8, routed)           0.768     6.430    perceptron/fpu_adder2/A_exp__0[1]
    SLICE_X6Y27          LUT2 (Prop_lut2_I0_O)        0.124     6.554 r  perceptron/fpu_adder2/B_mantissa[17]_i_14/O
                         net (fo=1, routed)           0.000     6.554    perceptron/fpu_adder2/B_mantissa[17]_i_14_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.087 r  perceptron/fpu_adder2/B_mantissa_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.087    perceptron/fpu_adder2/B_mantissa_reg[17]_i_6_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.306 r  perceptron/fpu_adder2/B_mantissa_reg[24]_i_23/O[0]
                         net (fo=80, routed)          1.399     8.705    perceptron/fpu_adder2/B_mantissa60[4]
    SLICE_X15Y22         LUT5 (Prop_lut5_I0_O)        0.323     9.028 r  perceptron/fpu_adder2/B_mantissa[17]_i_19/O
                         net (fo=35, routed)          0.673     9.701    perceptron/fpu_adder2/B_mantissa[17]_i_19_n_0
    SLICE_X12Y24         LUT5 (Prop_lut5_I3_O)        0.325    10.026 r  perceptron/fpu_adder2/B_mantissa[24]_i_35/O
                         net (fo=3, routed)           1.054    11.080    perceptron/fpu_adder2/B_mantissa[24]_i_35_n_0
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.348    11.428 r  perceptron/fpu_adder2/B_mantissa[22]_i_9/O
                         net (fo=2, routed)           0.661    12.089    perceptron/fpu_adder2/B_mantissa[22]_i_9_n_0
    SLICE_X11Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.213 r  perceptron/fpu_adder2/B_mantissa[22]_i_4__0/O
                         net (fo=1, routed)           0.433    12.646    perceptron/fpu_adder2/B_mantissa[22]_i_4__0_n_0
    SLICE_X11Y26         LUT6 (Prop_lut6_I5_O)        0.124    12.770 r  perceptron/fpu_adder2/B_mantissa[22]_i_1__0/O
                         net (fo=1, routed)           0.000    12.770    perceptron/fpu_adder2/B_mantissa[22]
    SLICE_X11Y26         FDRE                                         r  perceptron/fpu_adder2/B_mantissa_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.436    14.777    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  perceptron/fpu_adder2/B_mantissa_reg[22]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X11Y26         FDRE (Setup_fdre_C_D)        0.029    15.031    perceptron/fpu_adder2/B_mantissa_reg[22]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -12.770    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 perceptron/fpu_adder2/A_exp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder2/sum_mantissa_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 2.088ns (28.078%)  route 5.348ns (71.922%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.623     5.144    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  perceptron/fpu_adder2/A_exp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  perceptron/fpu_adder2/A_exp_reg[1]/Q
                         net (fo=8, routed)           0.768     6.430    perceptron/fpu_adder2/A_exp__0[1]
    SLICE_X6Y27          LUT2 (Prop_lut2_I0_O)        0.124     6.554 r  perceptron/fpu_adder2/B_mantissa[17]_i_14/O
                         net (fo=1, routed)           0.000     6.554    perceptron/fpu_adder2/B_mantissa[17]_i_14_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.197 r  perceptron/fpu_adder2/B_mantissa_reg[17]_i_6/O[3]
                         net (fo=83, routed)          1.021     8.218    perceptron/fpu_adder2/B_mantissa60[3]
    SLICE_X9Y21          LUT4 (Prop_lut4_I3_O)        0.307     8.525 r  perceptron/fpu_adder2/B_mantissa[24]_i_26/O
                         net (fo=3, routed)           0.869     9.394    perceptron/fpu_adder2/B_mantissa[24]_i_26_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I1_O)        0.124     9.518 r  perceptron/fpu_adder2/B_mantissa[24]_i_8/O
                         net (fo=14, routed)          0.770    10.288    perceptron/fpu_adder2/B_mantissa[24]_i_8_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.124    10.412 r  perceptron/fpu_adder2/B_mantissa[24]_i_3__0/O
                         net (fo=5, routed)           0.551    10.963    perceptron/fpu_adder2/B_mantissa[24]_i_3__0_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.124    11.087 f  perceptron/fpu_adder2/FSM_sequential_state[2]_i_2/O
                         net (fo=2, routed)           0.472    11.559    perceptron/fpu_adder2/FSM_sequential_state[2]_i_2_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124    11.683 r  perceptron/fpu_adder2/sum_mantissa[24]_i_1__0/O
                         net (fo=25, routed)          0.897    12.581    perceptron/fpu_adder2/sum_mantissa0
    SLICE_X7Y24          FDRE                                         r  perceptron/fpu_adder2/sum_mantissa_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.500    14.841    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  perceptron/fpu_adder2/sum_mantissa_reg[0]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X7Y24          FDRE (Setup_fdre_C_CE)      -0.205    14.861    perceptron/fpu_adder2/sum_mantissa_reg[0]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -12.581    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 perceptron/fpu_adder2/A_exp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder2/sum_mantissa_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 2.088ns (28.078%)  route 5.348ns (71.922%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.623     5.144    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  perceptron/fpu_adder2/A_exp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  perceptron/fpu_adder2/A_exp_reg[1]/Q
                         net (fo=8, routed)           0.768     6.430    perceptron/fpu_adder2/A_exp__0[1]
    SLICE_X6Y27          LUT2 (Prop_lut2_I0_O)        0.124     6.554 r  perceptron/fpu_adder2/B_mantissa[17]_i_14/O
                         net (fo=1, routed)           0.000     6.554    perceptron/fpu_adder2/B_mantissa[17]_i_14_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.197 r  perceptron/fpu_adder2/B_mantissa_reg[17]_i_6/O[3]
                         net (fo=83, routed)          1.021     8.218    perceptron/fpu_adder2/B_mantissa60[3]
    SLICE_X9Y21          LUT4 (Prop_lut4_I3_O)        0.307     8.525 r  perceptron/fpu_adder2/B_mantissa[24]_i_26/O
                         net (fo=3, routed)           0.869     9.394    perceptron/fpu_adder2/B_mantissa[24]_i_26_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I1_O)        0.124     9.518 r  perceptron/fpu_adder2/B_mantissa[24]_i_8/O
                         net (fo=14, routed)          0.770    10.288    perceptron/fpu_adder2/B_mantissa[24]_i_8_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.124    10.412 r  perceptron/fpu_adder2/B_mantissa[24]_i_3__0/O
                         net (fo=5, routed)           0.551    10.963    perceptron/fpu_adder2/B_mantissa[24]_i_3__0_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.124    11.087 f  perceptron/fpu_adder2/FSM_sequential_state[2]_i_2/O
                         net (fo=2, routed)           0.472    11.559    perceptron/fpu_adder2/FSM_sequential_state[2]_i_2_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124    11.683 r  perceptron/fpu_adder2/sum_mantissa[24]_i_1__0/O
                         net (fo=25, routed)          0.897    12.581    perceptron/fpu_adder2/sum_mantissa0
    SLICE_X7Y24          FDRE                                         r  perceptron/fpu_adder2/sum_mantissa_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.500    14.841    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  perceptron/fpu_adder2/sum_mantissa_reg[2]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X7Y24          FDRE (Setup_fdre_C_CE)      -0.205    14.861    perceptron/fpu_adder2/sum_mantissa_reg[2]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -12.581    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 perceptron/fpu_adder2/A_exp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder2/B_mantissa_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.612ns  (logic 2.045ns (26.866%)  route 5.567ns (73.134%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.623     5.144    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  perceptron/fpu_adder2/A_exp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  perceptron/fpu_adder2/A_exp_reg[0]/Q
                         net (fo=8, routed)           0.849     6.449    perceptron/fpu_adder2/A_exp__0[0]
    SLICE_X6Y27          LUT2 (Prop_lut2_I0_O)        0.124     6.573 r  perceptron/fpu_adder2/B_mantissa[17]_i_15/O
                         net (fo=1, routed)           0.000     6.573    perceptron/fpu_adder2/B_mantissa[17]_i_15_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.000 r  perceptron/fpu_adder2/B_mantissa_reg[17]_i_6/O[1]
                         net (fo=102, routed)         1.560     8.560    perceptron/fpu_adder2/B_mantissa60[1]
    SLICE_X11Y25         LUT3 (Prop_lut3_I1_O)        0.334     8.894 r  perceptron/fpu_adder2/B_mantissa[4]_i_6__0/O
                         net (fo=28, routed)          1.105     9.998    perceptron/fpu_adder2/B_mantissa[4]_i_6__0_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I2_O)        0.332    10.330 r  perceptron/fpu_adder2/B_mantissa[13]_i_8/O
                         net (fo=3, routed)           0.617    10.948    perceptron/fpu_adder2/B_mantissa[13]_i_8_n_0
    SLICE_X10Y21         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  perceptron/fpu_adder2/B_mantissa[11]_i_7/O
                         net (fo=2, routed)           0.757    11.828    perceptron/fpu_adder2/B_mantissa[11]_i_7_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.952 r  perceptron/fpu_adder2/B_mantissa[11]_i_5__0/O
                         net (fo=1, routed)           0.680    12.632    perceptron/fpu_adder2/B_mantissa[11]_i_5__0_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.756 r  perceptron/fpu_adder2/B_mantissa[11]_i_1__0/O
                         net (fo=1, routed)           0.000    12.756    perceptron/fpu_adder2/B_mantissa[11]
    SLICE_X12Y21         FDRE                                         r  perceptron/fpu_adder2/B_mantissa_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.438    14.779    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  perceptron/fpu_adder2/B_mantissa_reg[11]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X12Y21         FDRE (Setup_fdre_C_D)        0.077    15.081    perceptron/fpu_adder2/B_mantissa_reg[11]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -12.756    
  -------------------------------------------------------------------
                         slack                                  2.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 perceptron/fpu_mul1/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_mul1/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.081%)  route 0.079ns (29.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.589     1.472    perceptron/fpu_mul1/clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  perceptron/fpu_mul1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  perceptron/fpu_mul1/state_reg[0]/Q
                         net (fo=38, routed)          0.079     1.693    perceptron/fpu_mul1/state_reg_n_0_[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.045     1.738 r  perceptron/fpu_mul1/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.738    perceptron/fpu_mul1/state[2]
    SLICE_X2Y32          FDCE                                         r  perceptron/fpu_mul1/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.858     1.985    perceptron/fpu_mul1/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  perceptron/fpu_mul1/state_reg[2]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X2Y32          FDCE (Hold_fdce_C_D)         0.120     1.605    perceptron/fpu_mul1/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 perceptron/fpu_mul2/M_norm_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_mul2/mant_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.559     1.442    perceptron/fpu_mul2/clk_IBUF_BUFG
    SLICE_X15Y18         FDRE                                         r  perceptron/fpu_mul2/M_norm_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  perceptron/fpu_mul2/M_norm_reg[33]/Q
                         net (fo=1, routed)           0.091     1.674    perceptron/fpu_mul2/M_norm_reg_n_0_[33]
    SLICE_X14Y18         LUT3 (Prop_lut3_I0_O)        0.048     1.722 r  perceptron/fpu_mul2/mant[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.722    perceptron/fpu_mul2/mant[9]_i_1__0_n_0
    SLICE_X14Y18         FDRE                                         r  perceptron/fpu_mul2/mant_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.827     1.954    perceptron/fpu_mul2/clk_IBUF_BUFG
    SLICE_X14Y18         FDRE                                         r  perceptron/fpu_mul2/mant_reg[9]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X14Y18         FDRE (Hold_fdre_C_D)         0.131     1.586    perceptron/fpu_mul2/mant_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 perceptron/fpu_adder1/A_mantissa_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder1/sum_mantissa_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.571%)  route 0.323ns (63.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.565     1.448    perceptron/fpu_adder1/clk_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  perceptron/fpu_adder1/A_mantissa_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  perceptron/fpu_adder1/A_mantissa_reg[18]/Q
                         net (fo=8, routed)           0.323     1.912    perceptron/fpu_adder1/A_mantissa_reg_n_0_[18]
    SLICE_X11Y45         LUT5 (Prop_lut5_I2_O)        0.045     1.957 r  perceptron/fpu_adder1/sum_mantissa[18]_i_1/O
                         net (fo=1, routed)           0.000     1.957    perceptron/fpu_adder1/sum_mantissa[18]_i_1_n_0
    SLICE_X11Y45         FDRE                                         r  perceptron/fpu_adder1/sum_mantissa_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.836     1.963    perceptron/fpu_adder1/clk_IBUF_BUFG
    SLICE_X11Y45         FDRE                                         r  perceptron/fpu_adder1/sum_mantissa_reg[18]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X11Y45         FDRE (Hold_fdre_C_D)         0.091     1.810    perceptron/fpu_adder1/sum_mantissa_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 perceptron/fpu_adder1/A_mantissa_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder1/sum_mantissa_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.209ns (38.903%)  route 0.328ns (61.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.565     1.448    perceptron/fpu_adder1/clk_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  perceptron/fpu_adder1/A_mantissa_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  perceptron/fpu_adder1/A_mantissa_reg[3]/Q
                         net (fo=10, routed)          0.328     1.940    perceptron/fpu_adder1/A_mantissa_reg_n_0_[3]
    SLICE_X10Y41         LUT5 (Prop_lut5_I2_O)        0.045     1.985 r  perceptron/fpu_adder1/sum_mantissa[3]_i_1/O
                         net (fo=1, routed)           0.000     1.985    perceptron/fpu_adder1/sum_mantissa[3]_i_1_n_0
    SLICE_X10Y41         FDRE                                         r  perceptron/fpu_adder1/sum_mantissa_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.835     1.962    perceptron/fpu_adder1/clk_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  perceptron/fpu_adder1/sum_mantissa_reg[3]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y41         FDRE (Hold_fdre_C_D)         0.120     1.838    perceptron/fpu_adder1/sum_mantissa_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 perceptron/fpu_adder2/sum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fsum_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.581     1.464    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  perceptron/fpu_adder2/sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  perceptron/fpu_adder2/sum_reg[0]/Q
                         net (fo=1, routed)           0.117     1.722    perceptron/weighted_sum[0]
    SLICE_X3Y23          FDCE                                         r  perceptron/fsum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.851     1.978    perceptron/clk_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  perceptron/fsum_reg[0]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X3Y23          FDCE (Hold_fdce_C_D)         0.070     1.570    perceptron/fsum_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 perceptron/fpu_adder2/sum_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fsum_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.580     1.463    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  perceptron/fpu_adder2/sum_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  perceptron/fpu_adder2/sum_reg[17]/Q
                         net (fo=1, routed)           0.117     1.721    perceptron/weighted_sum[17]
    SLICE_X3Y25          FDCE                                         r  perceptron/fsum_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.850     1.977    perceptron/clk_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  perceptron/fsum_reg[17]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X3Y25          FDCE (Hold_fdce_C_D)         0.070     1.569    perceptron/fsum_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 perceptron/fpu_adder2/sum_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fsum_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.384%)  route 0.118ns (45.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.580     1.463    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  perceptron/fpu_adder2/sum_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  perceptron/fpu_adder2/sum_reg[21]/Q
                         net (fo=1, routed)           0.118     1.722    perceptron/weighted_sum[21]
    SLICE_X3Y25          FDCE                                         r  perceptron/fsum_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.850     1.977    perceptron/clk_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  perceptron/fsum_reg[21]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X3Y25          FDCE (Hold_fdce_C_D)         0.070     1.569    perceptron/fsum_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 perceptron/fpu_adder2/sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fsum_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.379%)  route 0.118ns (45.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.581     1.464    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  perceptron/fpu_adder2/sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  perceptron/fpu_adder2/sum_reg[1]/Q
                         net (fo=1, routed)           0.118     1.723    perceptron/weighted_sum[1]
    SLICE_X3Y23          FDCE                                         r  perceptron/fsum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.851     1.978    perceptron/clk_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  perceptron/fsum_reg[1]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X3Y23          FDCE (Hold_fdce_C_D)         0.066     1.566    perceptron/fsum_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 perceptron/fpu_adder2/sum_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fsum_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.379%)  route 0.118ns (45.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.580     1.463    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  perceptron/fpu_adder2/sum_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  perceptron/fpu_adder2/sum_reg[19]/Q
                         net (fo=1, routed)           0.118     1.722    perceptron/weighted_sum[19]
    SLICE_X3Y25          FDCE                                         r  perceptron/fsum_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.850     1.977    perceptron/clk_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  perceptron/fsum_reg[19]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X3Y25          FDCE (Hold_fdce_C_D)         0.066     1.565    perceptron/fsum_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 perceptron/fpu_adder2/sum_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fsum_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.580     1.463    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  perceptron/fpu_adder2/sum_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  perceptron/fpu_adder2/sum_reg[22]/Q
                         net (fo=1, routed)           0.112     1.716    perceptron/weighted_sum[22]
    SLICE_X5Y26          FDCE                                         r  perceptron/fsum_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.849     1.976    perceptron/clk_IBUF_BUFG
    SLICE_X5Y26          FDCE                                         r  perceptron/fsum_reg[22]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X5Y26          FDCE (Hold_fdce_C_D)         0.072     1.549    perceptron/fsum_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y11    perceptron/fpu_mul1/M_full_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y7     perceptron/fpu_mul2/M_full_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y26    display/counter_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y28    display/counter_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y28    display/counter_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y29    display/counter_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y29    display/counter_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y29    display/counter_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y29    display/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y26    display/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y26    display/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y28    display/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y28    display/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y28    display/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y28    display/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y29    display/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y29    display/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y29    display/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y29    display/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y26    display/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y26    display/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y28    display/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y28    display/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y28    display/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y28    display/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y29    display/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y29    display/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y29    display/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y29    display/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.777ns  (required time - arrival time)
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder1/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 0.773ns (13.399%)  route 4.996ns (86.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.630     5.151    mpg1/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.478     5.629 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.702     6.331    mpg1/Q2
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.295     6.626 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         4.294    10.920    perceptron/fpu_adder1/btnc_d
    SLICE_X8Y44          FDCE                                         f  perceptron/fpu_adder1/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.450    14.791    perceptron/fpu_adder1/clk_IBUF_BUFG
    SLICE_X8Y44          FDCE                                         r  perceptron/fpu_adder1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y44          FDCE (Recov_fdce_C_CLR)     -0.319    14.697    perceptron/fpu_adder1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                  3.777    

Slack (MET) :             3.777ns  (required time - arrival time)
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder1/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 0.773ns (13.399%)  route 4.996ns (86.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.630     5.151    mpg1/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.478     5.629 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.702     6.331    mpg1/Q2
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.295     6.626 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         4.294    10.920    perceptron/fpu_adder1/btnc_d
    SLICE_X8Y44          FDCE                                         f  perceptron/fpu_adder1/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.450    14.791    perceptron/fpu_adder1/clk_IBUF_BUFG
    SLICE_X8Y44          FDCE                                         r  perceptron/fpu_adder1/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y44          FDCE (Recov_fdce_C_CLR)     -0.319    14.697    perceptron/fpu_adder1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                  3.777    

Slack (MET) :             3.904ns  (required time - arrival time)
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder1/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 0.773ns (13.747%)  route 4.850ns (86.253%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.630     5.151    mpg1/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.478     5.629 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.702     6.331    mpg1/Q2
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.295     6.626 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         4.148    10.774    perceptron/fpu_adder1/btnc_d
    SLICE_X7Y46          FDCE                                         f  perceptron/fpu_adder1/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.517    14.858    perceptron/fpu_adder1/clk_IBUF_BUFG
    SLICE_X7Y46          FDCE                                         r  perceptron/fpu_adder1/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y46          FDCE (Recov_fdce_C_CLR)     -0.405    14.678    perceptron/fpu_adder1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                         -10.774    
  -------------------------------------------------------------------
                         slack                                  3.904    

Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_mul1/product_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 0.773ns (14.626%)  route 4.512ns (85.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.630     5.151    mpg1/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.478     5.629 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.702     6.331    mpg1/Q2
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.295     6.626 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         3.810    10.436    perceptron/fpu_mul1/btnc_d
    SLICE_X3Y35          FDCE                                         f  perceptron/fpu_mul1/product_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.514    14.855    perceptron/fpu_mul1/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  perceptron/fpu_mul1/product_reg[23]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X3Y35          FDCE (Recov_fdce_C_CLR)     -0.405    14.675    perceptron/fpu_mul1/product_reg[23]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.239    

Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_mul1/product_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 0.773ns (14.626%)  route 4.512ns (85.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.630     5.151    mpg1/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.478     5.629 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.702     6.331    mpg1/Q2
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.295     6.626 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         3.810    10.436    perceptron/fpu_mul1/btnc_d
    SLICE_X3Y35          FDCE                                         f  perceptron/fpu_mul1/product_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.514    14.855    perceptron/fpu_mul1/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  perceptron/fpu_mul1/product_reg[26]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X3Y35          FDCE (Recov_fdce_C_CLR)     -0.405    14.675    perceptron/fpu_mul1/product_reg[26]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.239    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_mul1/product_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 0.773ns (14.543%)  route 4.542ns (85.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.630     5.151    mpg1/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.478     5.629 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.702     6.331    mpg1/Q2
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.295     6.626 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         3.840    10.466    perceptron/fpu_mul1/btnc_d
    SLICE_X6Y35          FDCE                                         f  perceptron/fpu_mul1/product_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.512    14.853    perceptron/fpu_mul1/clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  perceptron/fpu_mul1/product_reg[18]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y35          FDCE (Recov_fdce_C_CLR)     -0.361    14.717    perceptron/fpu_mul1/product_reg[18]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_mul1/product_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 0.773ns (14.543%)  route 4.542ns (85.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.630     5.151    mpg1/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.478     5.629 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.702     6.331    mpg1/Q2
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.295     6.626 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         3.840    10.466    perceptron/fpu_mul1/btnc_d
    SLICE_X6Y35          FDCE                                         f  perceptron/fpu_mul1/product_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.512    14.853    perceptron/fpu_mul1/clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  perceptron/fpu_mul1/product_reg[22]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y35          FDCE (Recov_fdce_C_CLR)     -0.361    14.717    perceptron/fpu_mul1/product_reg[22]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_mul1/product_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 0.773ns (14.543%)  route 4.542ns (85.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.630     5.151    mpg1/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.478     5.629 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.702     6.331    mpg1/Q2
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.295     6.626 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         3.840    10.466    perceptron/fpu_mul1/btnc_d
    SLICE_X6Y35          FDCE                                         f  perceptron/fpu_mul1/product_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.512    14.853    perceptron/fpu_mul1/clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  perceptron/fpu_mul1/product_reg[2]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y35          FDCE (Recov_fdce_C_CLR)     -0.361    14.717    perceptron/fpu_mul1/product_reg[2]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_mul1/product_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 0.773ns (14.543%)  route 4.542ns (85.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.630     5.151    mpg1/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.478     5.629 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.702     6.331    mpg1/Q2
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.295     6.626 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         3.840    10.466    perceptron/fpu_mul1/btnc_d
    SLICE_X6Y35          FDCE                                         f  perceptron/fpu_mul1/product_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.512    14.853    perceptron/fpu_mul1/clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  perceptron/fpu_mul1/product_reg[4]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y35          FDCE (Recov_fdce_C_CLR)     -0.361    14.717    perceptron/fpu_mul1/product_reg[4]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_mul1/product_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 0.773ns (14.669%)  route 4.496ns (85.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.630     5.151    mpg1/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.478     5.629 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.702     6.331    mpg1/Q2
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.295     6.626 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         3.795    10.421    perceptron/fpu_mul1/btnc_d
    SLICE_X4Y35          FDCE                                         f  perceptron/fpu_mul1/product_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.512    14.853    perceptron/fpu_mul1/clk_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  perceptron/fpu_mul1/product_reg[25]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y35          FDCE (Recov_fdce_C_CLR)     -0.405    14.673    perceptron/fpu_mul1/product_reg[25]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                  4.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_mul2/done_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.247ns (39.508%)  route 0.378ns (60.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.590     1.473    mpg1/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.148     1.621 r  mpg1/Q3_reg/Q
                         net (fo=1, routed)           0.114     1.735    mpg1/Q3
    SLICE_X3Y16          LUT2 (Prop_lut2_I1_O)        0.099     1.834 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         0.264     2.098    perceptron/fpu_mul2/btnc_d
    SLICE_X5Y18          FDCE                                         f  perceptron/fpu_mul2/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.855     1.982    perceptron/fpu_mul2/clk_IBUF_BUFG
    SLICE_X5Y18          FDCE                                         r  perceptron/fpu_mul2/done_reg/C
                         clock pessimism             -0.478     1.504    
    SLICE_X5Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.412    perceptron/fpu_mul2/done_reg
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/FSM_onehot_cur_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.247ns (36.791%)  route 0.424ns (63.209%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.590     1.473    mpg1/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.148     1.621 r  mpg1/Q3_reg/Q
                         net (fo=1, routed)           0.114     1.735    mpg1/Q3
    SLICE_X3Y16          LUT2 (Prop_lut2_I1_O)        0.099     1.834 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         0.310     2.144    perceptron/btnc_d
    SLICE_X0Y19          FDCE                                         f  perceptron/FSM_onehot_cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.856     1.983    perceptron/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  perceptron/FSM_onehot_cur_state_reg[1]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X0Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.392    perceptron/FSM_onehot_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/FSM_onehot_cur_state_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.247ns (36.791%)  route 0.424ns (63.209%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.590     1.473    mpg1/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.148     1.621 r  mpg1/Q3_reg/Q
                         net (fo=1, routed)           0.114     1.735    mpg1/Q3
    SLICE_X3Y16          LUT2 (Prop_lut2_I1_O)        0.099     1.834 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         0.310     2.144    perceptron/btnc_d
    SLICE_X0Y19          FDCE                                         f  perceptron/FSM_onehot_cur_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.856     1.983    perceptron/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  perceptron/FSM_onehot_cur_state_reg[4]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X0Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.392    perceptron/FSM_onehot_cur_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/FSM_onehot_cur_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.247ns (36.791%)  route 0.424ns (63.209%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.590     1.473    mpg1/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.148     1.621 r  mpg1/Q3_reg/Q
                         net (fo=1, routed)           0.114     1.735    mpg1/Q3
    SLICE_X3Y16          LUT2 (Prop_lut2_I1_O)        0.099     1.834 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         0.310     2.144    perceptron/btnc_d
    SLICE_X0Y19          FDPE                                         f  perceptron/FSM_onehot_cur_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.856     1.983    perceptron/clk_IBUF_BUFG
    SLICE_X0Y19          FDPE                                         r  perceptron/FSM_onehot_cur_state_reg[0]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X0Y19          FDPE (Remov_fdpe_C_PRE)     -0.095     1.389    perceptron/FSM_onehot_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_mul2/product_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.247ns (31.439%)  route 0.539ns (68.561%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.590     1.473    mpg1/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.148     1.621 r  mpg1/Q3_reg/Q
                         net (fo=1, routed)           0.114     1.735    mpg1/Q3
    SLICE_X3Y16          LUT2 (Prop_lut2_I1_O)        0.099     1.834 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         0.425     2.259    perceptron/fpu_mul2/btnc_d
    SLICE_X8Y18          FDCE                                         f  perceptron/fpu_mul2/product_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.827     1.954    perceptron/fpu_mul2/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  perceptron/fpu_mul2/product_reg[2]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X8Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.409    perceptron/fpu_mul2/product_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_mul2/product_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.247ns (31.439%)  route 0.539ns (68.561%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.590     1.473    mpg1/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.148     1.621 r  mpg1/Q3_reg/Q
                         net (fo=1, routed)           0.114     1.735    mpg1/Q3
    SLICE_X3Y16          LUT2 (Prop_lut2_I1_O)        0.099     1.834 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         0.425     2.259    perceptron/fpu_mul2/btnc_d
    SLICE_X8Y18          FDCE                                         f  perceptron/fpu_mul2/product_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.827     1.954    perceptron/fpu_mul2/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  perceptron/fpu_mul2/product_reg[3]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X8Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.409    perceptron/fpu_mul2/product_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_mul2/state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.247ns (27.960%)  route 0.636ns (72.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.590     1.473    mpg1/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.148     1.621 r  mpg1/Q3_reg/Q
                         net (fo=1, routed)           0.114     1.735    mpg1/Q3
    SLICE_X3Y16          LUT2 (Prop_lut2_I1_O)        0.099     1.834 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         0.522     2.357    perceptron/fpu_mul2/btnc_d
    SLICE_X6Y18          FDCE                                         f  perceptron/fpu_mul2/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.855     1.982    perceptron/fpu_mul2/clk_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  perceptron/fpu_mul2/state_reg[0]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X6Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.437    perceptron/fpu_mul2/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_mul2/state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.247ns (27.960%)  route 0.636ns (72.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.590     1.473    mpg1/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.148     1.621 r  mpg1/Q3_reg/Q
                         net (fo=1, routed)           0.114     1.735    mpg1/Q3
    SLICE_X3Y16          LUT2 (Prop_lut2_I1_O)        0.099     1.834 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         0.522     2.357    perceptron/fpu_mul2/btnc_d
    SLICE_X6Y18          FDCE                                         f  perceptron/fpu_mul2/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.855     1.982    perceptron/fpu_mul2/clk_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  perceptron/fpu_mul2/state_reg[2]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X6Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.437    perceptron/fpu_mul2/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_mul2/product_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.247ns (26.174%)  route 0.697ns (73.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.590     1.473    mpg1/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.148     1.621 r  mpg1/Q3_reg/Q
                         net (fo=1, routed)           0.114     1.735    mpg1/Q3
    SLICE_X3Y16          LUT2 (Prop_lut2_I1_O)        0.099     1.834 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         0.583     2.417    perceptron/fpu_mul2/btnc_d
    SLICE_X6Y20          FDCE                                         f  perceptron/fpu_mul2/product_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.853     1.980    perceptron/fpu_mul2/clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  perceptron/fpu_mul2/product_reg[22]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X6Y20          FDCE (Remov_fdce_C_CLR)     -0.067     1.435    perceptron/fpu_mul2/product_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_mul2/product_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.247ns (26.174%)  route 0.697ns (73.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.590     1.473    mpg1/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.148     1.621 r  mpg1/Q3_reg/Q
                         net (fo=1, routed)           0.114     1.735    mpg1/Q3
    SLICE_X3Y16          LUT2 (Prop_lut2_I1_O)        0.099     1.834 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         0.583     2.417    perceptron/fpu_mul2/btnc_d
    SLICE_X6Y20          FDCE                                         f  perceptron/fpu_mul2/product_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.853     1.980    perceptron/fpu_mul2/clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  perceptron/fpu_mul2/product_reg[24]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X6Y20          FDCE (Remov_fdce_C_CLR)     -0.067     1.435    perceptron/fpu_mul2/product_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.982    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.710ns  (logic 5.693ns (36.237%)  route 10.017ns (63.763%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          4.410     5.866    perceptron/sw_IBUF[1]
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.124     5.990 r  perceptron/cat_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.526     6.516    perceptron/cat_OBUF[6]_inst_i_17_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.124     6.640 r  perceptron/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.433     7.073    perceptron/cat_OBUF[6]_inst_i_12_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.197 r  perceptron/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.042     8.240    perceptron/display/decoder__32[2]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.150     8.390 r  perceptron/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.606    11.996    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    15.710 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.710    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.617ns  (logic 5.693ns (36.450%)  route 9.925ns (63.550%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          3.572     5.028    perceptron/sw_IBUF[1]
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.124     5.152 r  perceptron/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.665     5.817    perceptron/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.124     5.941 r  perceptron/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.019     6.960    perceptron/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  perceptron/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.847     7.931    perceptron/display/decoder__32[1]
    SLICE_X2Y24          LUT4 (Prop_lut4_I3_O)        0.153     8.084 r  perceptron/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.822    11.906    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    15.617 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.617    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.484ns  (logic 5.481ns (35.401%)  route 10.002ns (64.599%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          4.410     5.866    perceptron/sw_IBUF[1]
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.124     5.990 r  perceptron/cat_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.526     6.516    perceptron/cat_OBUF[6]_inst_i_17_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.124     6.640 r  perceptron/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.433     7.073    perceptron/cat_OBUF[6]_inst_i_12_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.197 r  perceptron/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.042     8.240    perceptron/display/decoder__32[2]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.124     8.364 r  perceptron/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.591    11.954    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.484 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.484    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.382ns  (logic 5.472ns (35.575%)  route 9.910ns (64.425%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          3.572     5.028    perceptron/sw_IBUF[1]
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.124     5.152 f  perceptron/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.665     5.817    perceptron/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.124     5.941 f  perceptron/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.019     6.960    perceptron/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.084 f  perceptron/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.847     7.931    perceptron/display/decoder__32[1]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.124     8.055 r  perceptron/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.807    11.862    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.382 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.382    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.350ns  (logic 5.487ns (35.748%)  route 9.863ns (64.252%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          4.410     5.866    perceptron/sw_IBUF[1]
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.124     5.990 r  perceptron/cat_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.526     6.516    perceptron/cat_OBUF[6]_inst_i_17_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.124     6.640 r  perceptron/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.433     7.073    perceptron/cat_OBUF[6]_inst_i_12_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.197 r  perceptron/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.039     8.237    perceptron/display/decoder__32[2]
    SLICE_X2Y24          LUT4 (Prop_lut4_I3_O)        0.124     8.361 r  perceptron/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.454    11.815    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.350 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.350    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.332ns  (logic 5.484ns (35.765%)  route 9.849ns (64.235%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          4.410     5.866    perceptron/sw_IBUF[1]
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.124     5.990 r  perceptron/cat_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.526     6.516    perceptron/cat_OBUF[6]_inst_i_17_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.124     6.640 r  perceptron/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.433     7.073    perceptron/cat_OBUF[6]_inst_i_12_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.197 r  perceptron/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.915     8.113    perceptron/display/decoder__32[2]
    SLICE_X2Y24          LUT4 (Prop_lut4_I2_O)        0.124     8.237 r  perceptron/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.564    11.801    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.332 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.332    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.252ns  (logic 5.738ns (37.620%)  route 9.514ns (62.380%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          4.410     5.866    perceptron/sw_IBUF[1]
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.124     5.990 r  perceptron/cat_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.526     6.516    perceptron/cat_OBUF[6]_inst_i_17_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.124     6.640 r  perceptron/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.433     7.073    perceptron/cat_OBUF[6]_inst_i_12_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.197 r  perceptron/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.039     8.237    perceptron/display/decoder__32[2]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.150     8.387 r  perceptron/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.106    11.493    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    15.252 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.252    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.880ns  (logic 5.099ns (42.924%)  route 6.780ns (57.076%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnu_IBUF_inst/O
                         net (fo=4, routed)           1.423     2.877    perceptron/btnu_IBUF
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.124     3.001 r  perceptron/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           5.357     8.358    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    11.880 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.880    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.145ns  (logic 1.489ns (35.933%)  route 2.655ns (64.067%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnu_IBUF_inst/O
                         net (fo=4, routed)           0.549     0.771    perceptron/btnu_IBUF
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.045     0.816 r  perceptron/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.106     2.922    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     4.145 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.145    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.601ns  (logic 1.622ns (35.246%)  route 2.979ns (64.754%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          1.647     1.871    perceptron/sw_IBUF[1]
    SLICE_X1Y25          LUT6 (Prop_lut6_I2_O)        0.045     1.916 r  perceptron/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.257     2.173    perceptron/display/decoder__32[0]
    SLICE_X2Y24          LUT4 (Prop_lut4_I2_O)        0.043     2.216 r  perceptron/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.076     3.292    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     4.601 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.601    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.715ns  (logic 1.550ns (32.880%)  route 3.165ns (67.120%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          1.647     1.871    perceptron/sw_IBUF[1]
    SLICE_X1Y25          LUT6 (Prop_lut6_I2_O)        0.045     1.916 f  perceptron/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.257     2.173    perceptron/display/decoder__32[0]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.045     2.218 r  perceptron/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.261     3.479    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.715 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.715    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.746ns  (logic 1.547ns (32.585%)  route 3.200ns (67.415%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          1.679     1.904    perceptron/sw_IBUF[1]
    SLICE_X1Y26          LUT6 (Prop_lut6_I2_O)        0.045     1.949 r  perceptron/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.235     2.184    perceptron/display/decoder__32[1]
    SLICE_X2Y24          LUT4 (Prop_lut4_I3_O)        0.045     2.229 r  perceptron/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.285     3.514    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.746 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.746    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.755ns  (logic 1.544ns (32.480%)  route 3.210ns (67.520%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          1.647     1.871    perceptron/sw_IBUF[1]
    SLICE_X1Y25          LUT6 (Prop_lut6_I2_O)        0.045     1.916 r  perceptron/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.257     2.173    perceptron/display/decoder__32[0]
    SLICE_X2Y24          LUT4 (Prop_lut4_I3_O)        0.045     2.218 r  perceptron/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.307     3.525    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.755 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.755    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.846ns  (logic 1.590ns (32.808%)  route 3.256ns (67.192%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          1.647     1.871    perceptron/sw_IBUF[1]
    SLICE_X1Y25          LUT6 (Prop_lut6_I2_O)        0.045     1.916 r  perceptron/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.257     2.173    perceptron/display/decoder__32[0]
    SLICE_X2Y24          LUT4 (Prop_lut4_I2_O)        0.043     2.216 r  perceptron/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.353     3.569    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.278     4.846 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.846    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.932ns  (logic 1.535ns (31.129%)  route 3.396ns (68.871%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          1.647     1.871    perceptron/sw_IBUF[1]
    SLICE_X1Y25          LUT6 (Prop_lut6_I2_O)        0.045     1.916 r  perceptron/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.314     2.230    perceptron/display/decoder__32[0]
    SLICE_X2Y24          LUT4 (Prop_lut4_I3_O)        0.045     2.275 r  perceptron/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.436     3.711    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.932 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.932    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.971ns  (logic 1.588ns (31.939%)  route 3.384ns (68.061%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          1.647     1.871    perceptron/sw_IBUF[1]
    SLICE_X1Y25          LUT6 (Prop_lut6_I2_O)        0.045     1.916 r  perceptron/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.314     2.230    perceptron/display/decoder__32[0]
    SLICE_X2Y24          LUT4 (Prop_lut4_I2_O)        0.045     2.275 r  perceptron/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.423     3.698    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.274     4.971 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.971    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.524ns  (logic 4.754ns (37.961%)  route 7.770ns (62.039%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.626     5.147    display/clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  display/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518     5.665 r  display/counter_reg[16]/Q
                         net (fo=18, routed)          1.417     7.082    perceptron/selection[1]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     7.206 r  perceptron/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.665     7.871    perceptron/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.124     7.995 r  perceptron/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.019     9.014    perceptron/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I5_O)        0.124     9.138 r  perceptron/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.847     9.985    perceptron/display/decoder__32[1]
    SLICE_X2Y24          LUT4 (Prop_lut4_I3_O)        0.153    10.138 r  perceptron/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.822    13.960    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    17.672 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.672    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.472ns  (logic 4.755ns (38.124%)  route 7.717ns (61.876%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.626     5.147    display/clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  display/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518     5.665 r  display/counter_reg[16]/Q
                         net (fo=18, routed)          1.417     7.082    perceptron/selection[1]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     7.206 r  perceptron/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.665     7.871    perceptron/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.124     7.995 r  perceptron/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.019     9.014    perceptron/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I5_O)        0.124     9.138 r  perceptron/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.010    10.148    perceptron/display/decoder__32[1]
    SLICE_X2Y24          LUT4 (Prop_lut4_I3_O)        0.150    10.298 r  perceptron/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.606    13.904    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    17.619 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.619    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.289ns  (logic 4.534ns (36.895%)  route 7.755ns (63.105%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.626     5.147    display/clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  display/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518     5.665 f  display/counter_reg[16]/Q
                         net (fo=18, routed)          1.417     7.082    perceptron/selection[1]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     7.206 f  perceptron/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.665     7.871    perceptron/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.124     7.995 f  perceptron/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.019     9.014    perceptron/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I5_O)        0.124     9.138 f  perceptron/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.847     9.985    perceptron/display/decoder__32[1]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.124    10.109 r  perceptron/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.807    13.916    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    17.436 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.436    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.245ns  (logic 4.543ns (37.102%)  route 7.702ns (62.898%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.626     5.147    display/clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  display/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518     5.665 r  display/counter_reg[16]/Q
                         net (fo=18, routed)          1.417     7.082    perceptron/selection[1]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     7.206 r  perceptron/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.665     7.871    perceptron/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.124     7.995 r  perceptron/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.019     9.014    perceptron/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I5_O)        0.124     9.138 r  perceptron/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.010    10.148    perceptron/display/decoder__32[1]
    SLICE_X2Y24          LUT4 (Prop_lut4_I2_O)        0.124    10.272 r  perceptron/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.591    13.863    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    17.392 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.392    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.104ns  (logic 4.549ns (37.583%)  route 7.555ns (62.417%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.626     5.147    display/clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  display/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518     5.665 r  display/counter_reg[16]/Q
                         net (fo=18, routed)          1.417     7.082    perceptron/selection[1]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     7.206 r  perceptron/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.665     7.871    perceptron/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.124     7.995 r  perceptron/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.019     9.014    perceptron/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I5_O)        0.124     9.138 r  perceptron/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.000    10.138    perceptron/display/decoder__32[1]
    SLICE_X2Y24          LUT4 (Prop_lut4_I2_O)        0.124    10.262 r  perceptron/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.454    13.716    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    17.252 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.252    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.009ns  (logic 4.802ns (39.985%)  route 7.207ns (60.015%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.626     5.147    display/clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  display/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518     5.665 r  display/counter_reg[16]/Q
                         net (fo=18, routed)          1.417     7.082    perceptron/selection[1]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     7.206 r  perceptron/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.665     7.871    perceptron/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.124     7.995 r  perceptron/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.019     9.014    perceptron/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I5_O)        0.124     9.138 r  perceptron/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.000    10.138    perceptron/display/decoder__32[1]
    SLICE_X2Y24          LUT4 (Prop_lut4_I3_O)        0.152    10.290 r  perceptron/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.106    13.396    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    17.156 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.156    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.978ns  (logic 4.651ns (38.832%)  route 7.327ns (61.168%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.626     5.147    display/clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  display/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518     5.665 f  display/counter_reg[16]/Q
                         net (fo=18, routed)          1.777     7.442    display/selection[1]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     7.594 r  display/cat_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           1.136     8.730    perceptron/cat_OBUF[0]_inst_i_1_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I4_O)        0.326     9.056 r  perceptron/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.850     9.906    perceptron/display/decoder__32[0]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.124    10.030 r  perceptron/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.564    13.594    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    17.126 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.126    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 perceptron/FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.177ns  (logic 4.101ns (40.301%)  route 6.076ns (59.699%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.626     5.147    perceptron/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  perceptron/FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  perceptron/FSM_onehot_cur_state_reg[4]/Q
                         net (fo=4, routed)           0.719     6.322    perceptron/led_OBUF[0]
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.124     6.446 r  perceptron/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           5.357    11.803    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    15.324 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    15.324    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.227ns  (logic 4.152ns (45.001%)  route 5.075ns (54.999%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.626     5.147    display/clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  display/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518     5.665 r  display/counter_reg[16]/Q
                         net (fo=18, routed)          1.777     7.442    display/selection[1]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     7.566 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.298    10.864    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    14.374 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.374    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 perceptron/fpu_adder2/sum_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.267ns  (logic 4.149ns (44.774%)  route 5.118ns (55.226%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.552     5.073    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  perceptron/fpu_adder2/sum_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.518     5.591 f  perceptron/fpu_adder2/sum_reg[31]/Q
                         net (fo=2, routed)           0.983     6.575    perceptron/fpu_adder2/sum_reg[31]_0[31]
    SLICE_X8Y30          LUT1 (Prop_lut1_I0_O)        0.124     6.699 r  perceptron/fpu_adder2/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.135    10.833    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    14.341 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.341    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 perceptron/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.673ns  (logic 1.351ns (80.776%)  route 0.322ns (19.224%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.587     1.470    perceptron/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  perceptron/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  perceptron/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=17, routed)          0.322     1.933    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.143 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.143    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 perceptron/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 1.343ns (77.108%)  route 0.399ns (22.892%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.585     1.468    perceptron/clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  perceptron/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  perceptron/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=9, routed)           0.399     2.008    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.210 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.210    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 perceptron/FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.392ns (79.566%)  route 0.357ns (20.434%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.587     1.470    perceptron/clk_IBUF_BUFG
    SLICE_X0Y19          FDPE                                         r  perceptron/FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDPE (Prop_fdpe_C_Q)         0.128     1.598 r  perceptron/FSM_onehot_cur_state_reg[0]/Q
                         net (fo=3, routed)           0.357     1.956    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.264     3.219 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.219    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 perceptron/FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.951ns  (logic 1.347ns (69.034%)  route 0.604ns (30.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.587     1.470    perceptron/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  perceptron/FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  perceptron/FSM_onehot_cur_state_reg[4]/Q
                         net (fo=4, routed)           0.604     2.215    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.421 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.421    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 perceptron/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 1.372ns (62.831%)  route 0.811ns (37.169%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.585     1.468    perceptron/clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  perceptron/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  perceptron/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=9, routed)           0.811     2.421    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.651 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.651    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.064ns  (logic 1.420ns (46.358%)  route 1.644ns (53.642%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.586     1.469    display/clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  display/counter_reg[15]/Q
                         net (fo=18, routed)          0.454     2.087    display/selection[0]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.045     2.132 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.190     3.322    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.533 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.533    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.073ns  (logic 1.477ns (48.058%)  route 1.596ns (51.942%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.586     1.469    display/clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164     1.633 f  display/counter_reg[15]/Q
                         net (fo=18, routed)          0.441     2.074    display/selection[0]
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.043     2.117 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.155     3.273    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     4.543 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.543    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.080ns  (logic 1.433ns (46.527%)  route 1.647ns (53.473%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.586     1.469    display/clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164     1.633 f  display/counter_reg[15]/Q
                         net (fo=18, routed)          0.441     2.074    display/selection[0]
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.045     2.119 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.206     3.325    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.549 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.549    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 perceptron/fsum_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.102ns  (logic 1.561ns (50.335%)  route 1.541ns (49.665%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.582     1.465    perceptron/clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  perceptron/fsum_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164     1.629 r  perceptron/fsum_reg[28]/Q
                         net (fo=1, routed)           0.208     1.837    perceptron/fsum[28]
    SLICE_X1Y25          LUT6 (Prop_lut6_I1_O)        0.045     1.882 r  perceptron/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.257     2.139    perceptron/display/decoder__32[0]
    SLICE_X2Y24          LUT4 (Prop_lut4_I2_O)        0.043     2.182 r  perceptron/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.076     3.258    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     4.567 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.567    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 perceptron/fsum_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.140ns  (logic 1.463ns (46.604%)  route 1.677ns (53.396%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.583     1.466    perceptron/clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  perceptron/fsum_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  perceptron/fsum_reg[13]/Q
                         net (fo=1, routed)           0.156     1.763    perceptron/fsum[13]
    SLICE_X1Y26          LUT6 (Prop_lut6_I3_O)        0.045     1.808 r  perceptron/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.235     2.043    perceptron/display/decoder__32[1]
    SLICE_X2Y24          LUT4 (Prop_lut4_I3_O)        0.045     2.088 r  perceptron/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.285     3.374    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.606 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.606    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul1/multOp/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.417ns  (logic 1.577ns (35.696%)  route 2.841ns (64.304%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.839     3.292    perceptron/fpu_mul2/sw_IBUF[0]
    SLICE_X11Y19         LUT1 (Prop_lut1_I0_O)        0.124     3.416 r  perceptron/fpu_mul2/multOp_i_2/O
                         net (fo=4, routed)           1.002     4.417    perceptron/fpu_mul1/A[1]
    DSP48_X0Y10          DSP48E1                                      r  perceptron/fpu_mul1/multOp/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.526     4.867    perceptron/fpu_mul1/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  perceptron/fpu_mul1/multOp/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul1/M_full_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.228ns  (logic 1.577ns (37.296%)  route 2.651ns (62.704%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.839     3.292    perceptron/fpu_mul2/sw_IBUF[0]
    SLICE_X11Y19         LUT1 (Prop_lut1_I0_O)        0.124     3.416 r  perceptron/fpu_mul2/multOp_i_2/O
                         net (fo=4, routed)           0.812     4.228    perceptron/fpu_mul1/A[1]
    DSP48_X0Y11          DSP48E1                                      r  perceptron/fpu_mul1/M_full_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.529     4.870    perceptron/fpu_mul1/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  perceptron/fpu_mul1/M_full_reg/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul1/M_full_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.137ns  (logic 1.453ns (35.121%)  route 2.684ns (64.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           2.684     4.137    perceptron/fpu_mul1/A[0]
    DSP48_X0Y11          DSP48E1                                      r  perceptron/fpu_mul1/M_full_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.529     4.870    perceptron/fpu_mul1/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  perceptron/fpu_mul1/M_full_reg/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul2/M_full_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.004ns  (logic 1.577ns (39.385%)  route 2.427ns (60.615%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.839     3.292    perceptron/fpu_mul2/sw_IBUF[0]
    SLICE_X11Y19         LUT1 (Prop_lut1_I0_O)        0.124     3.416 r  perceptron/fpu_mul2/multOp_i_2/O
                         net (fo=4, routed)           0.588     4.004    perceptron/fpu_mul2/A[0]
    DSP48_X0Y7           DSP48E1                                      r  perceptron/fpu_mul2/M_full_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.531     4.872    perceptron/fpu_mul2/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  perceptron/fpu_mul2/M_full_reg/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul1/B_exp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.977ns  (logic 1.453ns (36.535%)  route 2.524ns (63.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           2.524     3.977    perceptron/fpu_mul1/A[0]
    SLICE_X5Y29          FDRE                                         r  perceptron/fpu_mul1/B_exp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.506     4.847    perceptron/fpu_mul1/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  perceptron/fpu_mul1/B_exp_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul1/multOp/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.947ns  (logic 1.453ns (36.807%)  route 2.494ns (63.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           2.494     3.947    perceptron/fpu_mul1/A[0]
    DSP48_X0Y10          DSP48E1                                      r  perceptron/fpu_mul1/multOp/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.526     4.867    perceptron/fpu_mul1/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  perceptron/fpu_mul1/multOp/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul1/M_full_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.842ns  (logic 1.453ns (37.812%)  route 2.389ns (62.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           2.389     3.842    perceptron/fpu_mul1/A[0]
    DSP48_X0Y11          DSP48E1                                      r  perceptron/fpu_mul1/M_full_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.529     4.870    perceptron/fpu_mul1/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  perceptron/fpu_mul1/M_full_reg/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul2/multOp/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.814ns  (logic 1.577ns (41.341%)  route 2.237ns (58.659%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.839     3.292    perceptron/fpu_mul2/sw_IBUF[0]
    SLICE_X11Y19         LUT1 (Prop_lut1_I0_O)        0.124     3.416 r  perceptron/fpu_mul2/multOp_i_2/O
                         net (fo=4, routed)           0.399     3.814    perceptron/fpu_mul2/A[0]
    DSP48_X0Y6           DSP48E1                                      r  perceptron/fpu_mul2/multOp/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.534     4.875    perceptron/fpu_mul2/clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  perceptron/fpu_mul2/multOp/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul1/multOp/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.653ns  (logic 1.453ns (39.773%)  route 2.200ns (60.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           2.200     3.653    perceptron/fpu_mul1/A[0]
    DSP48_X0Y10          DSP48E1                                      r  perceptron/fpu_mul1/multOp/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.526     4.867    perceptron/fpu_mul1/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  perceptron/fpu_mul1/multOp/CLK

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            perceptron/FSM_onehot_cur_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.419ns  (logic 1.608ns (47.024%)  route 1.811ns (52.976%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnu_IBUF_inst/O
                         net (fo=4, routed)           1.423     2.877    perceptron/btnu_IBUF
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.154     3.031 r  perceptron/FSM_onehot_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.388     3.419    perceptron/FSM_onehot_cur_state[0]_i_1_n_0
    SLICE_X0Y19          FDPE                                         r  perceptron/FSM_onehot_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.508     4.849    perceptron/clk_IBUF_BUFG
    SLICE_X0Y19          FDPE                                         r  perceptron/FSM_onehot_cur_state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            mpg1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.210ns (36.917%)  route 0.358ns (63.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnc_IBUF_inst/O
                         net (fo=1, routed)           0.358     0.568    mpg1/btnc_IBUF
    SLICE_X3Y16          FDRE                                         r  mpg1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.859     1.986    mpg1/clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  mpg1/Q1_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul2/B_exp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.266ns (32.379%)  route 0.555ns (67.621%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           0.555     0.776    perceptron/fpu_mul2/sw_IBUF[0]
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.045     0.821 r  perceptron/fpu_mul2/B_exp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.821    perceptron/fpu_mul2/B_exp[1]_i_1_n_0
    SLICE_X8Y16          FDRE                                         r  perceptron/fpu_mul2/B_exp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.829     1.956    perceptron/fpu_mul2/clk_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  perceptron/fpu_mul2/B_exp_reg[1]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            perceptron/FSM_onehot_cur_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.267ns (30.304%)  route 0.614ns (69.696%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnu_IBUF_inst/O
                         net (fo=4, routed)           0.614     0.836    perceptron/fpu_adder2/btnu_IBUF
    SLICE_X0Y19          LUT4 (Prop_lut4_I0_O)        0.045     0.881 r  perceptron/fpu_adder2/FSM_onehot_cur_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.881    perceptron/fpu_adder2_n_7
    SLICE_X0Y19          FDCE                                         r  perceptron/FSM_onehot_cur_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.856     1.983    perceptron/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  perceptron/FSM_onehot_cur_state_reg[4]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            perceptron/FSM_onehot_cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.267ns (29.956%)  route 0.624ns (70.044%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnu_IBUF_inst/O
                         net (fo=4, routed)           0.624     0.846    perceptron/fpu_mul1/btnu_IBUF
    SLICE_X0Y19          LUT5 (Prop_lut5_I3_O)        0.045     0.891 r  perceptron/fpu_mul1/FSM_onehot_cur_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.891    perceptron/fpu_mul1_n_1
    SLICE_X0Y19          FDCE                                         r  perceptron/FSM_onehot_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.856     1.983    perceptron/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  perceptron/FSM_onehot_cur_state_reg[1]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            perceptron/FSM_onehot_cur_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.265ns (28.204%)  route 0.674ns (71.796%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnu_IBUF_inst/O
                         net (fo=4, routed)           0.549     0.771    perceptron/btnu_IBUF
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.043     0.814 r  perceptron/FSM_onehot_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.125     0.939    perceptron/FSM_onehot_cur_state[0]_i_1_n_0
    SLICE_X0Y19          FDPE                                         r  perceptron/FSM_onehot_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.856     1.983    perceptron/clk_IBUF_BUFG
    SLICE_X0Y19          FDPE                                         r  perceptron/FSM_onehot_cur_state_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul2/multOp/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.266ns (21.547%)  route 0.968ns (78.453%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           0.756     0.977    perceptron/fpu_mul2/sw_IBUF[0]
    SLICE_X11Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.022 r  perceptron/fpu_mul2/multOp_i_2/O
                         net (fo=4, routed)           0.213     1.234    perceptron/fpu_mul2/A[0]
    DSP48_X0Y6           DSP48E1                                      r  perceptron/fpu_mul2/multOp/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.918     2.046    perceptron/fpu_mul2/clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  perceptron/fpu_mul2/multOp/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul1/multOp/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.221ns (17.103%)  route 1.071ns (82.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.071     1.292    perceptron/fpu_mul1/A[0]
    DSP48_X0Y10          DSP48E1                                      r  perceptron/fpu_mul1/multOp/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.910     2.038    perceptron/fpu_mul1/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  perceptron/fpu_mul1/multOp/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul2/M_full_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.295ns  (logic 0.266ns (20.540%)  route 1.029ns (79.460%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           0.756     0.977    perceptron/fpu_mul2/sw_IBUF[0]
    SLICE_X11Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.022 r  perceptron/fpu_mul2/multOp_i_2/O
                         net (fo=4, routed)           0.273     1.295    perceptron/fpu_mul2/A[0]
    DSP48_X0Y7           DSP48E1                                      r  perceptron/fpu_mul2/M_full_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.916     2.044    perceptron/fpu_mul2/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  perceptron/fpu_mul2/M_full_reg/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul1/B_exp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.221ns (16.383%)  route 1.128ns (83.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.128     1.349    perceptron/fpu_mul1/A[0]
    SLICE_X5Y29          FDRE                                         r  perceptron/fpu_mul1/B_exp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.853     1.980    perceptron/fpu_mul1/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  perceptron/fpu_mul1/B_exp_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul1/M_full_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.352ns  (logic 0.221ns (16.338%)  route 1.131ns (83.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.131     1.352    perceptron/fpu_mul1/A[0]
    DSP48_X0Y11          DSP48E1                                      r  perceptron/fpu_mul1/M_full_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.913     2.041    perceptron/fpu_mul1/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  perceptron/fpu_mul1/M_full_reg/CLK





