// Seed: 1990744950
module module_0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_2[1] = 1 > 1;
  assign id_1 = 1;
  wire id_3;
  tri0 id_4 = 1;
  module_0 modCall_1 ();
  assign id_1 = 1 == 1;
  wire id_5;
  wire id_6;
endmodule
module module_2 (
    output tri1 id_0,
    output tri0 id_1,
    output tri1 id_2,
    output supply1 id_3,
    output tri0 id_4,
    input wand id_5,
    input wor id_6,
    input tri0 id_7
);
  wire id_9;
  module_0 modCall_1 ();
  wire id_10;
endmodule
