

================================================================
== Vitis HLS Report for 'bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1'
================================================================
* Date:           Sun Feb 15 20:08:59 2026

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bgn_ip
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.290 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     3237|     3237|  32.370 us|  32.370 us|  3201|  3201|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LAYER1_VITIS_LOOP_42_1  |     3235|     3235|        37|          1|          1|  3200|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    539|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|     205|    391|    -|
|Memory           |       72|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|    2177|    832|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       72|    3|    2382|   1843|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       25|    1|       2|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fdiv_32ns_32ns_32_12_no_dsp_1_U3   |fdiv_32ns_32ns_32_12_no_dsp_1   |        0|   0|    0|    0|    0|
    |fsqrt_32ns_32ns_32_12_no_dsp_1_U6  |fsqrt_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U2  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  391|    0|
    |sitofp_32ns_32_5_no_dsp_1_U4       |sitofp_32ns_32_5_no_dsp_1       |        0|   0|    0|    0|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   2|  205|  391|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_5ns_5ns_12_4_1_U7  |mac_muladd_8ns_5ns_5ns_12_4_1  |  i0 + i1 * i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    +------------+-----------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |   Memory   |                                 Module                                | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------+-----------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |bn_mean_U   |bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_mean_ROM_1P_BRAM_1R   |        4|  0|   0|    0|   1280|   32|     1|        40960|
    |bn_var_U    |bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_var_ROM_1P_BRAM_1R    |        4|  0|   0|    0|   1280|   32|     1|        40960|
    |layer1_w_U  |bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_layer1_w_ROM_1P_BRAM_1R  |       64|  0|   0|    0|  32000|   32|     1|      1024000|
    +------------+-----------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total       |                                                                       |       72|  0|   0|    0|  34560|   96|     3|      1105920|
    +------------+-----------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln15_10_fu_798_p2        |         +|   0|  0|   6|           4|           1|
    |add_ln15_12_fu_828_p2        |         +|   0|  0|   7|           5|           1|
    |add_ln15_14_fu_852_p2        |         +|   0|  0|   7|           5|           1|
    |add_ln15_16_fu_878_p2        |         +|   0|  0|   7|           5|           1|
    |add_ln15_18_fu_902_p2        |         +|   0|  0|   7|           5|           1|
    |add_ln15_20_fu_926_p2        |         +|   0|  0|   7|           5|           1|
    |add_ln15_22_fu_952_p2        |         +|   0|  0|   7|           5|           1|
    |add_ln15_24_fu_976_p2        |         +|   0|  0|   7|           5|           1|
    |add_ln15_26_fu_1002_p2       |         +|   0|  0|   7|           5|           1|
    |add_ln15_28_fu_1047_p2       |         +|   0|  0|   6|           6|           1|
    |add_ln15_2_fu_694_p2         |         +|   0|  0|   4|           3|           1|
    |add_ln15_4_fu_724_p2         |         +|   0|  0|   6|           4|           1|
    |add_ln15_6_fu_748_p2         |         +|   0|  0|   6|           4|           1|
    |add_ln15_8_fu_774_p2         |         +|   0|  0|   6|           4|           1|
    |add_ln15_fu_453_p2           |         +|   0|  0|   4|           3|           1|
    |add_ln38_1_fu_313_p2         |         +|   0|  0|   8|           8|           1|
    |add_ln38_fu_287_p2           |         +|   0|  0|  12|          12|           1|
    |add_ln42_fu_331_p2           |         +|   0|  0|   7|           5|           1|
    |cnt_11_fu_737_p2             |         +|   0|  0|   6|           4|           1|
    |cnt_14_fu_761_p2             |         +|   0|  0|   6|           4|           1|
    |cnt_17_fu_787_p2             |         +|   0|  0|   6|           4|           1|
    |cnt_20_fu_811_p2             |         +|   0|  0|   6|           4|           1|
    |cnt_23_fu_839_p2             |         +|   0|  0|   7|           5|           1|
    |cnt_26_fu_865_p2             |         +|   0|  0|   7|           5|           1|
    |cnt_29_fu_889_p2             |         +|   0|  0|   7|           5|           1|
    |cnt_2_fu_427_p2              |         +|   0|  0|   3|           2|           1|
    |cnt_32_fu_915_p2             |         +|   0|  0|   7|           5|           1|
    |cnt_35_fu_939_p2             |         +|   0|  0|   7|           5|           1|
    |cnt_38_fu_965_p2             |         +|   0|  0|   7|           5|           1|
    |cnt_41_fu_989_p2             |         +|   0|  0|   7|           5|           1|
    |cnt_44_fu_1023_p2            |         +|   0|  0|   7|           5|           1|
    |cnt_5_fu_683_p2              |         +|   0|  0|   4|           3|           1|
    |cnt_8_fu_707_p2              |         +|   0|  0|   4|           3|           1|
    |total_popcount_1_fu_1065_p2  |         +|   0|  0|  10|          10|          10|
    |and_ln54_fu_1115_p2          |       and|   0|  0|   1|           1|           1|
    |icmp_ln38_fu_281_p2          |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln42_1_fu_337_p2        |      icmp|   0|  0|   7|           5|           4|
    |icmp_ln42_fu_299_p2          |      icmp|   0|  0|   7|           5|           4|
    |icmp_ln54_1_fu_1103_p2       |      icmp|   0|  0|  23|          23|           1|
    |icmp_ln54_fu_1097_p2         |      icmp|   0|  0|   8|           8|           2|
    |or_ln54_fu_1109_p2           |        or|   0|  0|   1|           1|           1|
    |cnt_10_fu_730_p3             |    select|   0|  0|   4|           1|           4|
    |cnt_12_fu_743_p3             |    select|   0|  0|   4|           1|           4|
    |cnt_13_fu_754_p3             |    select|   0|  0|   4|           1|           4|
    |cnt_15_fu_767_p3             |    select|   0|  0|   4|           1|           4|
    |cnt_16_fu_780_p3             |    select|   0|  0|   4|           1|           4|
    |cnt_18_fu_792_p3             |    select|   0|  0|   4|           1|           4|
    |cnt_19_fu_804_p3             |    select|   0|  0|   4|           1|           4|
    |cnt_1_fu_411_p3              |    select|   0|  0|   2|           1|           2|
    |cnt_21_fu_817_p3             |    select|   0|  0|   4|           1|           4|
    |cnt_22_fu_834_p3             |    select|   0|  0|   5|           1|           5|
    |cnt_24_fu_845_p3             |    select|   0|  0|   5|           1|           5|
    |cnt_25_fu_858_p3             |    select|   0|  0|   5|           1|           5|
    |cnt_27_fu_871_p3             |    select|   0|  0|   5|           1|           5|
    |cnt_28_fu_883_p3             |    select|   0|  0|   5|           1|           5|
    |cnt_30_fu_895_p3             |    select|   0|  0|   5|           1|           5|
    |cnt_31_fu_908_p3             |    select|   0|  0|   5|           1|           5|
    |cnt_33_fu_921_p3             |    select|   0|  0|   5|           1|           5|
    |cnt_34_fu_932_p3             |    select|   0|  0|   5|           1|           5|
    |cnt_36_fu_945_p3             |    select|   0|  0|   5|           1|           5|
    |cnt_37_fu_958_p3             |    select|   0|  0|   5|           1|           5|
    |cnt_39_fu_970_p3             |    select|   0|  0|   5|           1|           5|
    |cnt_3_fu_433_p3              |    select|   0|  0|   2|           1|           2|
    |cnt_40_fu_982_p3             |    select|   0|  0|   5|           1|           5|
    |cnt_42_fu_995_p3             |    select|   0|  0|   5|           1|           5|
    |cnt_43_fu_1018_p3            |    select|   0|  0|   5|           1|           5|
    |cnt_45_fu_1029_p3            |    select|   0|  0|   5|           1|           5|
    |cnt_46_fu_1053_p3            |    select|   0|  0|   6|           1|           6|
    |cnt_4_fu_459_p3              |    select|   0|  0|   3|           1|           3|
    |cnt_6_fu_688_p3              |    select|   0|  0|   3|           1|           3|
    |cnt_7_fu_700_p3              |    select|   0|  0|   3|           1|           3|
    |cnt_9_fu_713_p3              |    select|   0|  0|   3|           1|           3|
    |select_ln15_fu_403_p3        |    select|   0|  0|   3|           1|           3|
    |select_ln38_1_fu_1011_p3     |    select|   0|  0|  10|           1|           1|
    |select_ln38_2_fu_319_p3      |    select|   0|  0|   8|           1|           8|
    |select_ln38_fu_305_p3        |    select|   0|  0|   5|           1|           1|
    |select_ln54_fu_1121_p3       |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                |       xor|   0|  0|   2|           1|           2|
    |xnor_result_fu_381_p2        |       xor|   0|  0|  32|          32|          32|
    |xor_ln48_fu_375_p2           |       xor|   0|  0|  32|          32|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 539|         323|         282|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_j_load               |   9|          2|    5|         10|
    |i_fu_160                              |   9|          2|    8|         16|
    |indvar_flatten_fu_164                 |   9|          2|   12|         24|
    |j_fu_156                              |   9|          2|    5|         10|
    |total_popcount_fu_152                 |   9|          2|   10|         20|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   62|        124|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln15_12_reg_1402               |   5|   0|    5|          0|
    |add_ln15_26_reg_1439               |   5|   0|    5|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |bn_mean_load_reg_1381              |  32|   0|   32|          0|
    |bn_var_load_reg_1386               |  32|   0|   32|          0|
    |cnt_10_reg_1371                    |   4|   0|    4|          0|
    |cnt_11_reg_1376                    |   4|   0|    4|          0|
    |cnt_16_reg_1391                    |   4|   0|    4|          0|
    |cnt_27_reg_1407                    |   5|   0|    5|          0|
    |cnt_31_reg_1413                    |   5|   0|    5|          0|
    |cnt_32_reg_1418                    |   5|   0|    5|          0|
    |cnt_37_reg_1423                    |   5|   0|    5|          0|
    |cnt_42_reg_1434                    |   5|   0|    5|          0|
    |cnt_4_reg_1215                     |   3|   0|    3|          0|
    |conv_reg_1454                      |  32|   0|   32|          0|
    |hidden_out_addr_reg_1366           |   7|   0|    7|          0|
    |i_fu_160                           |   8|   0|    8|          0|
    |icmp_ln42_1_reg_1191               |   1|   0|    1|          0|
    |icmp_ln42_reg_1170                 |   1|   0|    1|          0|
    |indvar_flatten_fu_164              |  12|   0|   12|          0|
    |j_fu_156                           |   5|   0|    5|          0|
    |select_ln38_2_reg_1181             |   8|   0|    8|          0|
    |select_ln38_reg_1175               |   5|   0|    5|          0|
    |sub_reg_1459                       |  32|   0|   32|          0|
    |tmp_10_reg_1251                    |   1|   0|    1|          0|
    |tmp_10_reg_1251_pp0_iter5_reg      |   1|   0|    1|          0|
    |tmp_11_reg_1256                    |   1|   0|    1|          0|
    |tmp_11_reg_1256_pp0_iter5_reg      |   1|   0|    1|          0|
    |tmp_12_reg_1261                    |   1|   0|    1|          0|
    |tmp_13_reg_1266                    |   1|   0|    1|          0|
    |tmp_14_reg_1271                    |   1|   0|    1|          0|
    |tmp_15_reg_1276                    |   1|   0|    1|          0|
    |tmp_16_reg_1281                    |   1|   0|    1|          0|
    |tmp_17_reg_1286                    |   1|   0|    1|          0|
    |tmp_18_reg_1291                    |   1|   0|    1|          0|
    |tmp_19_reg_1296                    |   1|   0|    1|          0|
    |tmp_20_reg_1301                    |   1|   0|    1|          0|
    |tmp_21_reg_1306                    |   1|   0|    1|          0|
    |tmp_22_reg_1311                    |   1|   0|    1|          0|
    |tmp_23_reg_1316                    |   1|   0|    1|          0|
    |tmp_24_reg_1321                    |   1|   0|    1|          0|
    |tmp_25_reg_1326                    |   1|   0|    1|          0|
    |tmp_26_reg_1331                    |   1|   0|    1|          0|
    |tmp_27_reg_1336                    |   1|   0|    1|          0|
    |tmp_28_reg_1341                    |   1|   0|    1|          0|
    |tmp_29_reg_1346                    |   1|   0|    1|          0|
    |tmp_30_reg_1351                    |   1|   0|    1|          0|
    |tmp_4_reg_1221                     |   1|   0|    1|          0|
    |tmp_5_reg_1226                     |   1|   0|    1|          0|
    |tmp_6_reg_1231                     |   1|   0|    1|          0|
    |tmp_7_reg_1236                     |   1|   0|    1|          0|
    |tmp_8_reg_1241                     |   1|   0|    1|          0|
    |tmp_8_reg_1241_pp0_iter5_reg       |   1|   0|    1|          0|
    |tmp_9_reg_1246                     |   1|   0|    1|          0|
    |tmp_9_reg_1246_pp0_iter5_reg       |   1|   0|    1|          0|
    |tmp_reg_1464                       |  32|   0|   32|          0|
    |total_popcount_1_reg_1444          |  10|   0|   10|          0|
    |total_popcount_fu_152              |  10|   0|   10|          0|
    |val_reg_1469                       |  32|   0|   32|          0|
    |val_reg_1469_pp0_iter35_reg        |  32|   0|   32|          0|
    |x_assign_reg_1429                  |  32|   0|   32|          0|
    |xnor_result_reg_1210               |  32|   0|   32|          0|
    |zext_ln12_3_reg_1397               |   4|   0|    5|          1|
    |bn_mean_load_reg_1381              |  64|  32|   32|          0|
    |hidden_out_addr_reg_1366           |  64|  32|    7|          0|
    |icmp_ln42_1_reg_1191               |  64|  32|    1|          0|
    |icmp_ln42_reg_1170                 |  64|  32|    1|          0|
    |select_ln38_2_reg_1181             |  64|  32|    8|          0|
    |select_ln38_reg_1175               |  64|  32|    5|          0|
    |tmp_12_reg_1261                    |  64|  32|    1|          0|
    |tmp_13_reg_1266                    |  64|  32|    1|          0|
    |tmp_14_reg_1271                    |  64|  32|    1|          0|
    |tmp_15_reg_1276                    |  64|  32|    1|          0|
    |tmp_16_reg_1281                    |  64|  32|    1|          0|
    |tmp_17_reg_1286                    |  64|  32|    1|          0|
    |tmp_18_reg_1291                    |  64|  32|    1|          0|
    |tmp_19_reg_1296                    |  64|  32|    1|          0|
    |tmp_20_reg_1301                    |  64|  32|    1|          0|
    |tmp_21_reg_1306                    |  64|  32|    1|          0|
    |tmp_22_reg_1311                    |  64|  32|    1|          0|
    |tmp_23_reg_1316                    |  64|  32|    1|          0|
    |tmp_24_reg_1321                    |  64|  32|    1|          0|
    |tmp_25_reg_1326                    |  64|  32|    1|          0|
    |tmp_26_reg_1331                    |  64|  32|    1|          0|
    |tmp_27_reg_1336                    |  64|  32|    1|          0|
    |tmp_28_reg_1341                    |  64|  32|    1|          0|
    |tmp_29_reg_1346                    |  64|  32|    1|          0|
    |tmp_30_reg_1351                    |  64|  32|    1|          0|
    |xnor_result_reg_1210               |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |2177| 832|  619|          1|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1|  return value|
|grp_fu_113_p_din0    |  out|   32|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1|  return value|
|grp_fu_113_p_din1    |  out|   32|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1|  return value|
|grp_fu_113_p_opcode  |  out|    2|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1|  return value|
|grp_fu_113_p_dout0   |   in|   32|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1|  return value|
|grp_fu_113_p_ce      |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1|  return value|
|grp_fu_117_p_din0    |  out|   32|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1|  return value|
|grp_fu_117_p_din1    |  out|   32|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1|  return value|
|grp_fu_117_p_opcode  |  out|    5|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1|  return value|
|grp_fu_117_p_dout0   |   in|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1|  return value|
|grp_fu_117_p_ce      |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1|  return value|
|input_img_address0   |  out|    5|   ap_memory|                                      input_img|         array|
|input_img_ce0        |  out|    1|   ap_memory|                                      input_img|         array|
|input_img_q0         |   in|   32|   ap_memory|                                      input_img|         array|
|hidden_out_address0  |  out|    7|   ap_memory|                                     hidden_out|         array|
|hidden_out_ce0       |  out|    1|   ap_memory|                                     hidden_out|         array|
|hidden_out_we0       |  out|    1|   ap_memory|                                     hidden_out|         array|
|hidden_out_d0        |  out|   32|   ap_memory|                                     hidden_out|         array|
+---------------------+-----+-----+------------+-----------------------------------------------+--------------+

