INFO: [VRFC 10-2263] Analyzing Verilog file "G:/learn_verilog/project_2/project_2.srcs/sources_1/new/D_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/learn_verilog/project_2/project_2.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/learn_verilog/project_2/project_2.srcs/sources_1/new/SR_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/learn_verilog/project_2/project_2.srcs/sources_1/new/SR_latch_gated.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_latch_gated
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/learn_verilog/project_2/project_2.srcs/sources_1/new/add_sub_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_8
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/learn_verilog/project_2/project_2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/learn_verilog/project_2/project_2.srcs/sources_1/new/adder_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_8
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/learn_verilog/project_2/project_2.srcs/sources_1/new/comp_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_8
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/learn_verilog/project_2/project_2.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/learn_verilog/project_2/project_2.srcs/sources_1/new/gcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/learn_verilog/project_2/project_2.srcs/sources_1/new/ha.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/learn_verilog/project_2/project_2.srcs/sources_1/new/modular.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/learn_verilog/project_2/project_2.srcs/sources_1/new/mux_2_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/learn_verilog/project_2/project_2.srcs/sources_1/new/pulse_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/learn_verilog/project_2/project_2.srcs/sources_1/new/reg_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_8
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/learn_verilog/project_2/project_2.srcs/sources_1/new/register_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/learn_verilog/project_2/project_2.srcs/sources_1/new/test1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test1
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [G:/learn_verilog/project_2/project_2.srcs/sources_1/new/test1.v:330]
