{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529343593461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529343593462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 18 17:39:53 2018 " "Processing started: Mon Jun 18 17:39:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529343593462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529343593462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off loop_back_verilog -c loop_back_verilog " "Command: quartus_eda --read_settings_files=off --write_settings_files=off loop_back_verilog -c loop_back_verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529343593462 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "loop_back_verilog_6_1200mv_85c_slow.vo /home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/ simulation " "Generated file loop_back_verilog_6_1200mv_85c_slow.vo in folder \"/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529343593876 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "loop_back_verilog_6_1200mv_0c_slow.vo /home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/ simulation " "Generated file loop_back_verilog_6_1200mv_0c_slow.vo in folder \"/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529343593928 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "loop_back_verilog_min_1200mv_0c_fast.vo /home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/ simulation " "Generated file loop_back_verilog_min_1200mv_0c_fast.vo in folder \"/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529343593978 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "loop_back_verilog.vo /home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/ simulation " "Generated file loop_back_verilog.vo in folder \"/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529343594028 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "loop_back_verilog_6_1200mv_85c_v_slow.sdo /home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/ simulation " "Generated file loop_back_verilog_6_1200mv_85c_v_slow.sdo in folder \"/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529343594072 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "loop_back_verilog_6_1200mv_0c_v_slow.sdo /home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/ simulation " "Generated file loop_back_verilog_6_1200mv_0c_v_slow.sdo in folder \"/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529343594117 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "loop_back_verilog_min_1200mv_0c_v_fast.sdo /home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/ simulation " "Generated file loop_back_verilog_min_1200mv_0c_v_fast.sdo in folder \"/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529343594160 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "loop_back_verilog_v.sdo /home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/ simulation " "Generated file loop_back_verilog_v.sdo in folder \"/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529343594205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1310 " "Peak virtual memory: 1310 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529343594230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 18 17:39:54 2018 " "Processing ended: Mon Jun 18 17:39:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529343594230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529343594230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529343594230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1529343594230 ""}
