Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/stockwja/Documents/Classes/CSSE232/1819a-csse232-02-3V/implementation/PCSPandMemory/New folder/pc_block_tb_isim_beh.exe -prj C:/Users/stockwja/Documents/Classes/CSSE232/1819a-csse232-02-3V/implementation/PCSPandMemory/New folder/pc_block_tb_beh.prj work.pc_block_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/stockwja/Documents/Classes/CSSE232/1819a-csse232-02-3V/implementation/PCSPandMemory/New folder/../register_component.v" into library work
Analyzing Verilog file "C:/Users/stockwja/Documents/Classes/CSSE232/1819a-csse232-02-3V/implementation/PCSPandMemory/New folder/../pc_block.v" into library work
Analyzing Verilog file "C:/Users/stockwja/Documents/Classes/CSSE232/1819a-csse232-02-3V/implementation/PCSPandMemory/New folder/../pc_block_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module register_component
Compiling module pc_block
Compiling module pc_block_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable C:/Users/stockwja/Documents/Classes/CSSE232/1819a-csse232-02-3V/implementation/PCSPandMemory/New folder/pc_block_tb_isim_beh.exe
Fuse Memory Usage: 27520 KB
Fuse CPU Usage: 265 ms
