Loading plugins phase: Elapsed time ==> 0s.347ms
Initializing data phase: Elapsed time ==> 2s.151ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Graziano G. Ravizza\Documents\PSoC Creator\SQUIT\Vers.0.0-T00 2019-0208 C3.0 (start)\Squit-Proto.cydsn\Squit-Proto.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Graziano G. Ravizza\Documents\PSoC Creator\SQUIT\Vers.0.0-T00 2019-0208 C3.0 (start)\Squit-Proto.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: pft.M0028: warning: Clock Warning: (Clock_2's accuracy range '22.000 MHz ? 1.000%, (21.780 MHz - 22.220 MHz)' is not within the specified tolerance range '20.000 MHz ? 5.000%, (19.000 MHz - 21.000 MHz)'.).
 * C:\Users\Graziano G. Ravizza\Documents\PSoC Creator\SQUIT\Vers.0.0-T00 2019-0208 C3.0 (start)\Squit-Proto.cydsn\Squit-Proto.cydwr (Clock_2)
 * C:\Users\Graziano G. Ravizza\Documents\PSoC Creator\SQUIT\Vers.0.0-T00 2019-0208 C3.0 (start)\Squit-Proto.cydsn\TopDesign\TopDesign.cysch (Instance: Clock_2)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 6s.046ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.223ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Squit-Proto.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Graziano G. Ravizza\Documents\PSoC Creator\SQUIT\Vers.0.0-T00 2019-0208 C3.0 (start)\Squit-Proto.cydsn\Squit-Proto.cyprj -dcpsoc3 Squit-Proto.v -verilog
======================================================================

======================================================================
Compiling:  Squit-Proto.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Graziano G. Ravizza\Documents\PSoC Creator\SQUIT\Vers.0.0-T00 2019-0208 C3.0 (start)\Squit-Proto.cydsn\Squit-Proto.cyprj -dcpsoc3 Squit-Proto.v -verilog
======================================================================

======================================================================
Compiling:  Squit-Proto.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Graziano G. Ravizza\Documents\PSoC Creator\SQUIT\Vers.0.0-T00 2019-0208 C3.0 (start)\Squit-Proto.cydsn\Squit-Proto.cyprj -dcpsoc3 -verilog Squit-Proto.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Feb 08 12:26:32 2019


======================================================================
Compiling:  Squit-Proto.v
Program  :   vpp
Options  :    -yv2 -q10 Squit-Proto.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Feb 08 12:26:32 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxSeq_v1_80\AMuxSeq_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v2_40\bQuadDec_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Squit-Proto.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Squit-Proto.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Graziano G. Ravizza\Documents\PSoC Creator\SQUIT\Vers.0.0-T00 2019-0208 C3.0 (start)\Squit-Proto.cydsn\Squit-Proto.cyprj -dcpsoc3 -verilog Squit-Proto.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Feb 08 12:26:33 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Graziano G. Ravizza\Documents\PSoC Creator\SQUIT\Vers.0.0-T00 2019-0208 C3.0 (start)\Squit-Proto.cydsn\codegentemp\Squit-Proto.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\Graziano G. Ravizza\Documents\PSoC Creator\SQUIT\Vers.0.0-T00 2019-0208 C3.0 (start)\Squit-Proto.cydsn\codegentemp\Squit-Proto.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxSeq_v1_80\AMuxSeq_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v2_40\bQuadDec_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Squit-Proto.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Graziano G. Ravizza\Documents\PSoC Creator\SQUIT\Vers.0.0-T00 2019-0208 C3.0 (start)\Squit-Proto.cydsn\Squit-Proto.cyprj -dcpsoc3 -verilog Squit-Proto.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Feb 08 12:26:36 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Graziano G. Ravizza\Documents\PSoC Creator\SQUIT\Vers.0.0-T00 2019-0208 C3.0 (start)\Squit-Proto.cydsn\codegentemp\Squit-Proto.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\Graziano G. Ravizza\Documents\PSoC Creator\SQUIT\Vers.0.0-T00 2019-0208 C3.0 (start)\Squit-Proto.cydsn\codegentemp\Squit-Proto.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxSeq_v1_80\AMuxSeq_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v2_40\bQuadDec_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC:Net_268\
	\ADC:Net_270\
	\UART_USB:BUART:reset_sr\
	Net_381
	Net_382
	\UART_USB:BUART:rx_bitclk_pre16x\
	\UART_USB:BUART:rx_count7_bit8_wire\
	Net_378
	\UART_USB:BUART:sRX:MODULE_1:g2:a0:gta_0\
	\UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_1\
	\UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_1\
	\UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:lt_0\
	\UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:gt_0\
	\UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:lti_0\
	\UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:gti_0\
	\UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_0\
	\UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_0\
	\UART_USB:BUART:sRX:MODULE_2:g1:a0:xeq\
	\UART_USB:BUART:sRX:MODULE_2:g1:a0:xlt\
	\UART_USB:BUART:sRX:MODULE_2:g1:a0:xlte\
	\UART_USB:BUART:sRX:MODULE_2:g1:a0:xgt\
	\UART_USB:BUART:sRX:MODULE_2:g1:a0:xgte\
	\UART_USB:BUART:sRX:MODULE_2:lt\
	\UART_USB:BUART:sRX:MODULE_2:eq\
	\UART_USB:BUART:sRX:MODULE_2:gt\
	\UART_USB:BUART:sRX:MODULE_2:gte\
	\UART_USB:BUART:sRX:MODULE_2:lte\
	Net_1116
	Net_1117
	Net_1118
	Net_1119
	Net_1406
	\Counter_LED:Net_89\
	\Counter_LED:Net_95\
	\Counter_LED:Net_102\
	Net_603
	Net_596
	Net_597
	Net_598
	Net_599
	\I2C_COULOMB:udb_clk\
	Net_1748
	\I2C_COULOMB:Net_973\
	Net_1749
	\I2C_COULOMB:Net_974\
	\I2C_COULOMB:timeout_clk\
	Net_1754
	\I2C_COULOMB:Net_975\
	Net_1752
	Net_1753
	Net_1122
	Net_1123
	Net_1124
	Net_1125
	Net_1126
	Net_1127
	Net_1128
	Net_1131
	Net_1132
	Net_1133
	Net_1134
	Net_1135
	Net_1136
	Net_1137
	Net_1151
	Net_1150
	\PWM_MOTOR_PAN:Net_114\
	\QuadDec_PAN:Net_1129\
	\QuadDec_PAN:Cnt16:Net_82\
	\QuadDec_PAN:Cnt16:Net_95\
	\QuadDec_PAN:Cnt16:Net_91\
	\QuadDec_PAN:Cnt16:Net_102\
	\QuadDec_PAN:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_PAN:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_PAN:Cnt16:CounterUDB:ctrl_cmod_0\
	\WaveDAC8:Net_280\
	\WaveDAC8:Net_80\
	Net_2816
	Net_2817
	Net_2819
	Net_2821
	Net_2822
	Net_2823
	Net_2824
	\QuadDec_TILT:Net_1129\
	\QuadDec_TILT:Cnt16:Net_82\
	\QuadDec_TILT:Cnt16:Net_95\
	\QuadDec_TILT:Cnt16:Net_91\
	\QuadDec_TILT:Cnt16:Net_102\
	\QuadDec_TILT:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_TILT:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_TILT:Cnt16:CounterUDB:ctrl_cmod_0\
	Net_1808
	Net_1805
	\PWM_MOTOR_TILT:Net_114\
	Net_2760
	Net_2752
	Net_2753
	Net_2754
	Net_2755
	Net_2756
	Net_2757
	Net_2770
	Net_2771
	Net_2772
	Net_2773
	Net_2774
	Net_2775
	Net_2776
	\FreqDiv_TORQUESTAT:MODULE_3:b_31\
	\FreqDiv_TORQUESTAT:MODULE_3:b_30\
	\FreqDiv_TORQUESTAT:MODULE_3:b_29\
	\FreqDiv_TORQUESTAT:MODULE_3:b_28\
	\FreqDiv_TORQUESTAT:MODULE_3:b_27\
	\FreqDiv_TORQUESTAT:MODULE_3:b_26\
	\FreqDiv_TORQUESTAT:MODULE_3:b_25\
	\FreqDiv_TORQUESTAT:MODULE_3:b_24\
	\FreqDiv_TORQUESTAT:MODULE_3:b_23\
	\FreqDiv_TORQUESTAT:MODULE_3:b_22\
	\FreqDiv_TORQUESTAT:MODULE_3:b_21\
	\FreqDiv_TORQUESTAT:MODULE_3:b_20\
	\FreqDiv_TORQUESTAT:MODULE_3:b_19\
	\FreqDiv_TORQUESTAT:MODULE_3:b_18\
	\FreqDiv_TORQUESTAT:MODULE_3:b_17\
	\FreqDiv_TORQUESTAT:MODULE_3:b_16\
	\FreqDiv_TORQUESTAT:MODULE_3:b_15\
	\FreqDiv_TORQUESTAT:MODULE_3:b_14\
	\FreqDiv_TORQUESTAT:MODULE_3:b_13\
	\FreqDiv_TORQUESTAT:MODULE_3:b_12\
	\FreqDiv_TORQUESTAT:MODULE_3:b_11\
	\FreqDiv_TORQUESTAT:MODULE_3:b_10\
	\FreqDiv_TORQUESTAT:MODULE_3:b_9\
	\FreqDiv_TORQUESTAT:MODULE_3:b_8\
	\FreqDiv_TORQUESTAT:MODULE_3:b_7\
	\FreqDiv_TORQUESTAT:MODULE_3:b_6\
	\FreqDiv_TORQUESTAT:MODULE_3:b_5\
	\FreqDiv_TORQUESTAT:MODULE_3:b_4\
	\FreqDiv_TORQUESTAT:MODULE_3:b_3\
	\FreqDiv_TORQUESTAT:MODULE_3:b_2\
	\FreqDiv_TORQUESTAT:MODULE_3:b_1\
	\FreqDiv_TORQUESTAT:MODULE_3:b_0\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_31\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_30\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_29\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_28\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_27\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_26\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_25\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_24\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_31\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_30\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_29\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_28\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_27\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_26\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_25\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_24\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_23\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_22\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_21\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_20\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_19\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_18\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_17\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_16\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_15\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_14\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_13\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_12\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_11\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_10\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_9\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_8\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_7\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_6\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_5\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_4\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_3\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_2\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_1\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_0\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_31\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_30\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_29\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_28\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_27\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_26\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_25\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_24\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_23\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_22\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_21\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_20\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_19\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_18\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_17\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_16\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_15\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_14\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_13\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_12\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_11\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_10\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_9\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_8\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_7\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_6\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_5\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\

    Synthesized names
	\FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_31\
	\FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_30\
	\FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_29\
	\FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_28\
	\FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_27\
	\FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_26\
	\FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_25\
	\FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_24\
	\FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_23\
	\FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_22\
	\FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_21\
	\FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_20\
	\FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_19\
	\FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_18\
	\FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_17\
	\FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_16\
	\FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_15\
	\FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_14\
	\FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_13\
	\FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_12\
	\FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_11\
	\FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_10\
	\FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_9\
	\FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_8\
	\FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_7\
	\FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_6\
	\FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_5\

Deleted 215 User equations/components.
Deleted 27 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__SENSE_VCC_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__ADXL_Z_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__ADXL_Y_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__ADXL_X_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__ANAPOS_OUTPUT_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing \ADC:Net_482\ to zero
Aliasing \ADC:Net_252\ to zero
Aliasing \ADC:soc\ to tmpOE__SENSE_IPAN_net_0
Aliasing Net_424 to zero
Aliasing \UART_USB:BUART:tx_hd_send_break\ to zero
Aliasing \UART_USB:BUART:HalfDuplexSend\ to zero
Aliasing \UART_USB:BUART:FinalParityType_1\ to zero
Aliasing \UART_USB:BUART:FinalParityType_0\ to zero
Aliasing \UART_USB:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_USB:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_USB:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_USB:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_USB:BUART:tx_status_6\ to zero
Aliasing \UART_USB:BUART:tx_status_5\ to zero
Aliasing \UART_USB:BUART:tx_status_4\ to zero
Aliasing \UART_USB:BUART:rx_status_1\ to zero
Aliasing \UART_USB:BUART:sRX:MODULE_1:g2:a0:newa_6\ to zero
Aliasing \UART_USB:BUART:sRX:MODULE_1:g2:a0:newa_5\ to zero
Aliasing \UART_USB:BUART:sRX:MODULE_1:g2:a0:newa_4\ to zero
Aliasing \UART_USB:BUART:sRX:MODULE_1:g2:a0:newb_6\ to zero
Aliasing \UART_USB:BUART:sRX:MODULE_1:g2:a0:newb_5\ to zero
Aliasing \UART_USB:BUART:sRX:MODULE_1:g2:a0:newb_4\ to zero
Aliasing \UART_USB:BUART:sRX:MODULE_1:g2:a0:newb_3\ to zero
Aliasing \UART_USB:BUART:sRX:MODULE_1:g2:a0:newb_2\ to tmpOE__SENSE_IPAN_net_0
Aliasing \UART_USB:BUART:sRX:MODULE_1:g2:a0:newb_1\ to tmpOE__SENSE_IPAN_net_0
Aliasing \UART_USB:BUART:sRX:MODULE_1:g2:a0:newb_0\ to zero
Aliasing \UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__PSOC_RX_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__PSOC_TX_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__VREF_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing \Control_Reg_LED:clk\ to zero
Aliasing \Control_Reg_LED:rst\ to zero
Aliasing tmpOE__LED_OK_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing \Status_Reg_BUTTON:status_3\ to zero
Aliasing \Status_Reg_BUTTON:status_4\ to zero
Aliasing \Status_Reg_BUTTON:status_5\ to zero
Aliasing \Status_Reg_BUTTON:status_6\ to zero
Aliasing \Status_Reg_BUTTON:status_7\ to zero
Aliasing \Counter_LED:Net_82\ to zero
Aliasing \Counter_LED:Net_91\ to zero
Aliasing Net_334 to zero
Aliasing tmpOE__LED_FAULT_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing \Control_Reg_SYS:clk\ to zero
Aliasing \Control_Reg_SYS:rst\ to zero
Aliasing tmpOE__V5_PHER_nSHDN_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__V3_nSHDN_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__LED_WIFI_OK_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__LED_WIFI_FAULT_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__SENSE_ITILT_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__HOME_PAN_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__ADXL_ST_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__nBUTTON_PUSH_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__nBUTTON_CW_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing \I2C_COULOMB:Net_969\ to tmpOE__SENSE_IPAN_net_0
Aliasing \I2C_COULOMB:Net_968\ to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__CC_SDA_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__LORA_SETA_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__nBUTTON_CCW_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__TILT_MOT_FL_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing \Control_Reg_BUZ:clk\ to zero
Aliasing \Control_Reg_BUZ:rst\ to zero
Aliasing tmpOE__BUZ_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__MOT_SLEEPn_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing \Control_Reg_MOTOR:clk\ to zero
Aliasing \Control_Reg_MOTOR:rst\ to zero
Aliasing tmpOE__PAN_MOT_FL_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing \PWM_MOTOR_PAN:Net_113\ to tmpOE__SENSE_IPAN_net_0
Aliasing Net_1149 to zero
Aliasing Net_1153 to zero
Aliasing tmpOE__PAN_MOT_IN1_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__PAN_MOT_IN2_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing \QuadDec_PAN:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_PAN:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_PAN:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_PAN:Cnt16:CounterUDB:status_1\ to \QuadDec_PAN:Cnt16:CounterUDB:underflow\
Aliasing \QuadDec_PAN:bQuadDec:status_4\ to zero
Aliasing \QuadDec_PAN:bQuadDec:status_5\ to zero
Aliasing \QuadDec_PAN:bQuadDec:status_6\ to zero
Aliasing \QuadDec_PAN:Net_1229\ to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__PAN_ENCA_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__PAN_ENCB_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing Net_2726 to zero
Aliasing tmpOE__ITG_INT_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing \Status_Reg_SYS:status_4\ to zero
Aliasing \Status_Reg_SYS:status_5\ to zero
Aliasing \Status_Reg_SYS:status_6\ to zero
Aliasing \Status_Reg_SYS:status_7\ to zero
Aliasing tmpOE__BAT_FAULTn_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__BAT_CHRGn_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__TILT_ENCA_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing \WaveDAC8:VDAC8:Net_83\ to zero
Aliasing \WaveDAC8:VDAC8:Net_81\ to zero
Aliasing \WaveDAC8:VDAC8:Net_82\ to zero
Aliasing \Control_Reg_WS:clk\ to zero
Aliasing \Control_Reg_WS:rst\ to zero
Aliasing \QuadDec_TILT:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_TILT:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_TILT:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_TILT:Cnt16:CounterUDB:status_1\ to \QuadDec_TILT:Cnt16:CounterUDB:underflow\
Aliasing \QuadDec_TILT:bQuadDec:status_4\ to zero
Aliasing \QuadDec_TILT:bQuadDec:status_5\ to zero
Aliasing \QuadDec_TILT:bQuadDec:status_6\ to zero
Aliasing \QuadDec_TILT:Net_1229\ to tmpOE__SENSE_IPAN_net_0
Aliasing \VDAC8_ANAPOS:Net_83\ to zero
Aliasing \VDAC8_ANAPOS:Net_81\ to zero
Aliasing \VDAC8_ANAPOS:Net_82\ to zero
Aliasing \PGA_ASTIM:Net_37\ to zero
Aliasing \PGA_ASTIM:Net_40\ to zero
Aliasing \PGA_ASTIM:Net_38\ to zero
Aliasing \PGA_ASTIM:Net_39\ to zero
Aliasing tmpOE__ASTIM_OUTPUT_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__DEBUG_LED_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__CC_SCL_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__CC_nALCC_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__TILT_ENCB_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing \PWM_MOTOR_TILT:Net_113\ to tmpOE__SENSE_IPAN_net_0
Aliasing Net_1789 to zero
Aliasing Net_1810 to zero
Aliasing tmpOE__TILT_MOT_IN1_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__TILT_MOT_IN2_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing \Status_Reg_MOTORS:status_2\ to zero
Aliasing \Status_Reg_MOTORS:status_3\ to zero
Aliasing \Status_Reg_MOTORS:status_4\ to zero
Aliasing \Status_Reg_MOTORS:status_5\ to zero
Aliasing \Status_Reg_MOTORS:status_6\ to zero
Aliasing \Status_Reg_MOTORS:status_7\ to zero
Aliasing Net_2482 to zero
Aliasing tmpOE__LORA_RX_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__LORA_TX_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__HOME_TILT_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__OLED_4D_RX_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__OLED_4D_TX_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing \Control_Reg_LORA:clk\ to zero
Aliasing \Control_Reg_LORA:rst\ to zero
Aliasing tmpOE__LORA_CTSn_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__LORA_RTSn_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing Net_2839 to tmpOE__SENSE_IPAN_net_0
Aliasing Net_2795 to zero
Aliasing tmpOE__IMU_UM7_RX_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__IMU_UM7_TX_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__LORA_RESET_SETB_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing tmpOE__ITG_CS_NEW_net_0 to tmpOE__SENSE_IPAN_net_0
Aliasing Net_2751 to tmpOE__SENSE_IPAN_net_0
Aliasing \Control_Reg_LORA_RESET:clk\ to zero
Aliasing \Control_Reg_LORA_RESET:rst\ to zero
Aliasing Net_2789 to zero
Aliasing Net_2788 to tmpOE__SENSE_IPAN_net_0
Aliasing \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_23\ to zero
Aliasing \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_22\ to zero
Aliasing \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_21\ to zero
Aliasing \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_20\ to zero
Aliasing \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_19\ to zero
Aliasing \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_18\ to zero
Aliasing \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_17\ to zero
Aliasing \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_16\ to zero
Aliasing \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_15\ to zero
Aliasing \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_14\ to zero
Aliasing \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_13\ to zero
Aliasing \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_12\ to zero
Aliasing \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_11\ to zero
Aliasing \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_10\ to zero
Aliasing \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_9\ to zero
Aliasing \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_8\ to zero
Aliasing \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_7\ to zero
Aliasing \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_6\ to zero
Aliasing \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_5\ to zero
Aliasing \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SENSE_IPAN_net_0
Aliasing Net_379D to zero
Aliasing \UART_USB:BUART:rx_break_status\\D\ to zero
Aliasing \QuadDec_PAN:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_PAN:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_PAN:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDec_TILT:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_TILT:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_TILT:Cnt16:CounterUDB:prevCompare\\D\
Removing Lhs of wire one[7] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__SENSE_VCC_net_0[10] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__ADXL_Z_net_0[17] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__ADXL_Y_net_0[24] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__ADXL_X_net_0[31] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__ANAPOS_OUTPUT_net_0[38] = tmpOE__SENSE_IPAN_net_0[1]
Removing Rhs of wire \ADC:Net_488\[52] = \ADC:Net_250\[89]
Removing Lhs of wire \ADC:Net_481\[55] = zero[2]
Removing Lhs of wire \ADC:Net_482\[56] = zero[2]
Removing Lhs of wire \ADC:Net_252\[91] = zero[2]
Removing Lhs of wire \ADC:soc\[93] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire \UART_USB:Net_61\[98] = \UART_USB:Net_9\[97]
Removing Lhs of wire Net_424[102] = zero[2]
Removing Lhs of wire \UART_USB:BUART:tx_hd_send_break\[103] = zero[2]
Removing Lhs of wire \UART_USB:BUART:HalfDuplexSend\[104] = zero[2]
Removing Lhs of wire \UART_USB:BUART:FinalParityType_1\[105] = zero[2]
Removing Lhs of wire \UART_USB:BUART:FinalParityType_0\[106] = zero[2]
Removing Lhs of wire \UART_USB:BUART:FinalAddrMode_2\[107] = zero[2]
Removing Lhs of wire \UART_USB:BUART:FinalAddrMode_1\[108] = zero[2]
Removing Lhs of wire \UART_USB:BUART:FinalAddrMode_0\[109] = zero[2]
Removing Lhs of wire \UART_USB:BUART:tx_ctrl_mark\[110] = zero[2]
Removing Lhs of wire \UART_USB:BUART:reset_reg_dp\[111] = \UART_USB:BUART:reset_reg\[101]
Removing Lhs of wire \UART_USB:BUART:tx_status_6\[172] = zero[2]
Removing Lhs of wire \UART_USB:BUART:tx_status_5\[173] = zero[2]
Removing Lhs of wire \UART_USB:BUART:tx_status_4\[174] = zero[2]
Removing Lhs of wire \UART_USB:BUART:tx_status_1\[176] = \UART_USB:BUART:tx_fifo_empty\[137]
Removing Lhs of wire \UART_USB:BUART:tx_status_3\[178] = \UART_USB:BUART:tx_fifo_notfull\[136]
Removing Lhs of wire \UART_USB:BUART:rx_postpoll\[191] = Net_376[240]
Removing Lhs of wire \UART_USB:BUART:rx_status_1\[243] = zero[2]
Removing Rhs of wire \UART_USB:BUART:rx_status_2\[244] = \UART_USB:BUART:rx_parity_error_status\[245]
Removing Rhs of wire \UART_USB:BUART:rx_status_3\[246] = \UART_USB:BUART:rx_stop_bit_error\[247]
Removing Lhs of wire \UART_USB:BUART:sRX:cmp_vv_vv_MODGEN_1\[257] = \UART_USB:BUART:sRX:MODULE_1:g2:a0:lta_0\[306]
Removing Lhs of wire \UART_USB:BUART:sRX:cmp_vv_vv_MODGEN_2\[261] = \UART_USB:BUART:sRX:MODULE_2:g1:a0:xneq\[328]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_1:g2:a0:newa_6\[262] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_1:g2:a0:newa_5\[263] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_1:g2:a0:newa_4\[264] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_1:g2:a0:newa_3\[265] = \UART_USB:BUART:sRX:MODIN1_6\[266]
Removing Lhs of wire \UART_USB:BUART:sRX:MODIN1_6\[266] = \UART_USB:BUART:rx_count_6\[232]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_1:g2:a0:newa_2\[267] = \UART_USB:BUART:sRX:MODIN1_5\[268]
Removing Lhs of wire \UART_USB:BUART:sRX:MODIN1_5\[268] = \UART_USB:BUART:rx_count_5\[233]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_1:g2:a0:newa_1\[269] = \UART_USB:BUART:sRX:MODIN1_4\[270]
Removing Lhs of wire \UART_USB:BUART:sRX:MODIN1_4\[270] = \UART_USB:BUART:rx_count_4\[234]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_1:g2:a0:newa_0\[271] = \UART_USB:BUART:sRX:MODIN1_3\[272]
Removing Lhs of wire \UART_USB:BUART:sRX:MODIN1_3\[272] = \UART_USB:BUART:rx_count_3\[235]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_1:g2:a0:newb_6\[273] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_1:g2:a0:newb_5\[274] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_1:g2:a0:newb_4\[275] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_1:g2:a0:newb_3\[276] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_1:g2:a0:newb_2\[277] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_1:g2:a0:newb_1\[278] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_1:g2:a0:newb_0\[279] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_1:g2:a0:dataa_6\[280] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_1:g2:a0:dataa_5\[281] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_1:g2:a0:dataa_4\[282] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_1:g2:a0:dataa_3\[283] = \UART_USB:BUART:rx_count_6\[232]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_1:g2:a0:dataa_2\[284] = \UART_USB:BUART:rx_count_5\[233]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_1:g2:a0:dataa_1\[285] = \UART_USB:BUART:rx_count_4\[234]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_1:g2:a0:dataa_0\[286] = \UART_USB:BUART:rx_count_3\[235]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_1:g2:a0:datab_6\[287] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_1:g2:a0:datab_5\[288] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_1:g2:a0:datab_4\[289] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_1:g2:a0:datab_3\[290] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_1:g2:a0:datab_2\[291] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_1:g2:a0:datab_1\[292] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_1:g2:a0:datab_0\[293] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_2:g1:a0:newa_0\[308] = Net_376[240]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_2:g1:a0:newb_0\[309] = \UART_USB:BUART:rx_parity_bit\[260]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_2:g1:a0:dataa_0\[310] = Net_376[240]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_2:g1:a0:datab_0\[311] = \UART_USB:BUART:rx_parity_bit\[260]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:a_0\[312] = Net_376[240]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:b_0\[313] = \UART_USB:BUART:rx_parity_bit\[260]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\[315] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:eq_0\[316] = \UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\[314]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:eqi_0\[317] = \UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\[314]
Removing Lhs of wire tmpOE__PSOC_RX_net_0[339] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__PSOC_TX_net_0[344] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__VREF_net_0[350] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire \Control_Reg_LED:clk\[355] = zero[2]
Removing Lhs of wire \Control_Reg_LED:rst\[356] = zero[2]
Removing Rhs of wire Net_492[357] = \Control_Reg_LED:control_out_0\[358]
Removing Rhs of wire Net_492[357] = \Control_Reg_LED:control_0\[381]
Removing Rhs of wire Net_426[359] = \Control_Reg_LED:control_out_1\[360]
Removing Rhs of wire Net_426[359] = \Control_Reg_LED:control_1\[380]
Removing Rhs of wire Net_1266[361] = \Control_Reg_LED:control_out_2\[362]
Removing Rhs of wire Net_1266[361] = \Control_Reg_LED:control_2\[379]
Removing Rhs of wire Net_693[363] = \Control_Reg_LED:control_out_3\[364]
Removing Rhs of wire Net_693[363] = \Control_Reg_LED:control_3\[378]
Removing Lhs of wire tmpOE__LED_OK_net_0[383] = tmpOE__SENSE_IPAN_net_0[1]
Removing Rhs of wire Net_404[384] = Net_2324[398]
Removing Rhs of wire Net_404[384] = cydff_2[1251]
Removing Lhs of wire \Status_Reg_BUTTON:status_0\[399] = Net_1368[400]
Removing Lhs of wire \Status_Reg_BUTTON:status_1\[401] = Net_677[402]
Removing Lhs of wire \Status_Reg_BUTTON:status_2\[403] = Net_678[404]
Removing Lhs of wire \Status_Reg_BUTTON:status_3\[405] = zero[2]
Removing Lhs of wire \Status_Reg_BUTTON:status_4\[406] = zero[2]
Removing Lhs of wire \Status_Reg_BUTTON:status_5\[407] = zero[2]
Removing Lhs of wire \Status_Reg_BUTTON:status_6\[408] = zero[2]
Removing Lhs of wire \Status_Reg_BUTTON:status_7\[409] = zero[2]
Removing Lhs of wire \Counter_LED:Net_82\[414] = zero[2]
Removing Lhs of wire \Counter_LED:Net_91\[415] = zero[2]
Removing Lhs of wire Net_334[416] = zero[2]
Removing Rhs of wire Net_2472[421] = \Counter_LED:Net_48\[417]
Removing Lhs of wire tmpOE__LED_FAULT_net_0[426] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire \Control_Reg_SYS:clk\[431] = zero[2]
Removing Lhs of wire \Control_Reg_SYS:rst\[432] = zero[2]
Removing Rhs of wire Net_533[433] = \Control_Reg_SYS:control_out_0\[434]
Removing Rhs of wire Net_533[433] = \Control_Reg_SYS:control_0\[457]
Removing Rhs of wire Net_535[435] = \Control_Reg_SYS:control_out_1\[436]
Removing Rhs of wire Net_535[435] = \Control_Reg_SYS:control_1\[456]
Removing Rhs of wire Net_547[437] = \Control_Reg_SYS:control_out_2\[438]
Removing Rhs of wire Net_547[437] = \Control_Reg_SYS:control_2\[455]
Removing Lhs of wire tmpOE__V5_PHER_nSHDN_net_0[459] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__V3_nSHDN_net_0[465] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__LED_WIFI_OK_net_0[471] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__LED_WIFI_FAULT_net_0[477] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__SENSE_ITILT_net_0[483] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__HOME_PAN_net_0[489] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__ADXL_ST_net_0[495] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__nBUTTON_PUSH_net_0[501] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__nBUTTON_CW_net_0[518] = tmpOE__SENSE_IPAN_net_0[1]
Removing Rhs of wire \I2C_COULOMB:sda_x_wire\[524] = \I2C_COULOMB:Net_643_1\[525]
Removing Rhs of wire \I2C_COULOMB:Net_697\[527] = \I2C_COULOMB:Net_643_2\[533]
Removing Rhs of wire \I2C_COULOMB:Net_1109_0\[530] = \I2C_COULOMB:scl_yfb\[543]
Removing Rhs of wire \I2C_COULOMB:Net_1109_1\[531] = \I2C_COULOMB:sda_yfb\[544]
Removing Lhs of wire \I2C_COULOMB:scl_x_wire\[534] = \I2C_COULOMB:Net_643_0\[532]
Removing Lhs of wire \I2C_COULOMB:Net_969\[535] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire \I2C_COULOMB:Net_968\[536] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire \I2C_COULOMB:tmpOE__Bufoe_scl_net_0\[546] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire \I2C_COULOMB:tmpOE__Bufoe_sda_net_0\[549] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__CC_SDA_net_0[557] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__LORA_SETA_net_0[562] = tmpOE__SENSE_IPAN_net_0[1]
Removing Rhs of wire Net_2701[563] = \Control_Reg_LORA:control_out_0\[1299]
Removing Rhs of wire Net_2701[563] = \Control_Reg_LORA:control_0\[1322]
Removing Rhs of wire Net_989[569] = \Control_Reg_BUZ:control_out_0\[599]
Removing Rhs of wire Net_989[569] = \Control_Reg_BUZ:control_0\[622]
Removing Lhs of wire tmpOE__nBUTTON_CCW_net_0[577] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__TILT_MOT_FL_net_0[585] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire \Control_Reg_BUZ:clk\[597] = zero[2]
Removing Lhs of wire \Control_Reg_BUZ:rst\[598] = zero[2]
Removing Lhs of wire tmpOE__BUZ_net_0[624] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__MOT_SLEEPn_net_0[630] = tmpOE__SENSE_IPAN_net_0[1]
Removing Rhs of wire Net_1020[631] = \Control_Reg_MOTOR:control_out_0\[638]
Removing Rhs of wire Net_1020[631] = \Control_Reg_MOTOR:control_0\[661]
Removing Lhs of wire \Control_Reg_MOTOR:clk\[636] = zero[2]
Removing Lhs of wire \Control_Reg_MOTOR:rst\[637] = zero[2]
Removing Lhs of wire tmpOE__PAN_MOT_FL_net_0[663] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire \PWM_MOTOR_PAN:Net_107\[670] = zero[2]
Removing Lhs of wire \PWM_MOTOR_PAN:Net_113\[671] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire Net_1149[672] = zero[2]
Removing Rhs of wire Net_2206[676] = \PWM_MOTOR_PAN:Net_57\[674]
Removing Lhs of wire Net_1153[679] = zero[2]
Removing Lhs of wire tmpOE__PAN_MOT_IN1_net_0[682] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__PAN_MOT_IN2_net_0[688] = tmpOE__SENSE_IPAN_net_0[1]
Removing Rhs of wire \QuadDec_PAN:Net_1275\[698] = \QuadDec_PAN:Cnt16:Net_49\[699]
Removing Rhs of wire \QuadDec_PAN:Net_1275\[698] = \QuadDec_PAN:Cnt16:CounterUDB:tc_reg_i\[755]
Removing Lhs of wire \QuadDec_PAN:Cnt16:Net_89\[701] = \QuadDec_PAN:Net_1251\[702]
Removing Lhs of wire \QuadDec_PAN:Cnt16:CounterUDB:ctrl_capmode_1\[712] = zero[2]
Removing Lhs of wire \QuadDec_PAN:Cnt16:CounterUDB:ctrl_capmode_0\[713] = zero[2]
Removing Lhs of wire \QuadDec_PAN:Cnt16:CounterUDB:ctrl_enable\[725] = \QuadDec_PAN:Cnt16:CounterUDB:control_7\[717]
Removing Lhs of wire \QuadDec_PAN:Cnt16:CounterUDB:capt_rising\[727] = zero[2]
Removing Lhs of wire \QuadDec_PAN:Cnt16:CounterUDB:capt_falling\[728] = \QuadDec_PAN:Cnt16:CounterUDB:prevCapture\[726]
Removing Rhs of wire \QuadDec_PAN:Net_1260\[732] = \QuadDec_PAN:bQuadDec:state_2\[855]
Removing Rhs of wire \QuadDec_PAN:Cnt16:CounterUDB:overflow\[733] = \QuadDec_PAN:Cnt16:CounterUDB:per_FF\[751]
Removing Rhs of wire \QuadDec_PAN:Cnt16:CounterUDB:underflow\[734] = \QuadDec_PAN:Cnt16:CounterUDB:per_zero\[740]
Removing Lhs of wire \QuadDec_PAN:Cnt16:CounterUDB:final_enable\[735] = \QuadDec_PAN:Cnt16:CounterUDB:control_7\[717]
Removing Lhs of wire \QuadDec_PAN:Cnt16:CounterUDB:counter_enable\[736] = \QuadDec_PAN:Cnt16:CounterUDB:control_7\[717]
Removing Rhs of wire \QuadDec_PAN:Cnt16:CounterUDB:status_0\[737] = \QuadDec_PAN:Cnt16:CounterUDB:cmp_out_status\[738]
Removing Lhs of wire \QuadDec_PAN:Cnt16:CounterUDB:status_1\[739] = \QuadDec_PAN:Cnt16:CounterUDB:underflow\[734]
Removing Rhs of wire \QuadDec_PAN:Cnt16:CounterUDB:status_2\[741] = \QuadDec_PAN:Cnt16:CounterUDB:overflow_status\[742]
Removing Rhs of wire \QuadDec_PAN:Cnt16:CounterUDB:status_3\[743] = \QuadDec_PAN:Cnt16:CounterUDB:underflow_status\[744]
Removing Lhs of wire \QuadDec_PAN:Cnt16:CounterUDB:status_4\[745] = \QuadDec_PAN:Cnt16:CounterUDB:hwCapture\[730]
Removing Rhs of wire \QuadDec_PAN:Cnt16:CounterUDB:status_5\[746] = \QuadDec_PAN:Cnt16:CounterUDB:fifo_full\[747]
Removing Rhs of wire \QuadDec_PAN:Cnt16:CounterUDB:status_6\[748] = \QuadDec_PAN:Cnt16:CounterUDB:fifo_nempty\[749]
Removing Rhs of wire \QuadDec_PAN:Cnt16:CounterUDB:cmp_out_i\[756] = \QuadDec_PAN:Cnt16:CounterUDB:cmp_equal\[757]
Removing Rhs of wire \QuadDec_PAN:Net_1264\[760] = \QuadDec_PAN:Cnt16:CounterUDB:cmp_out_reg_i\[759]
Removing Lhs of wire \QuadDec_PAN:Cnt16:CounterUDB:dp_dir\[764] = \QuadDec_PAN:Net_1251\[702]
Removing Lhs of wire \QuadDec_PAN:Cnt16:CounterUDB:cs_addr_2\[765] = \QuadDec_PAN:Net_1251\[702]
Removing Lhs of wire \QuadDec_PAN:Cnt16:CounterUDB:cs_addr_1\[766] = \QuadDec_PAN:Cnt16:CounterUDB:count_enable\[763]
Removing Lhs of wire \QuadDec_PAN:Cnt16:CounterUDB:cs_addr_0\[767] = \QuadDec_PAN:Cnt16:CounterUDB:reload\[731]
Removing Lhs of wire \QuadDec_PAN:Net_1290\[844] = \QuadDec_PAN:Net_1275\[698]
Removing Lhs of wire \QuadDec_PAN:bQuadDec:index_filt\[853] = \QuadDec_PAN:Net_1232\[854]
Removing Lhs of wire \QuadDec_PAN:Net_1232\[854] = tmpOE__SENSE_IPAN_net_0[1]
Removing Rhs of wire \QuadDec_PAN:bQuadDec:error\[856] = \QuadDec_PAN:bQuadDec:state_3\[857]
Removing Lhs of wire \QuadDec_PAN:bQuadDec:status_0\[860] = \QuadDec_PAN:Net_530\[861]
Removing Lhs of wire \QuadDec_PAN:bQuadDec:status_1\[862] = \QuadDec_PAN:Net_611\[863]
Removing Lhs of wire \QuadDec_PAN:bQuadDec:status_2\[864] = \QuadDec_PAN:Net_1260\[732]
Removing Lhs of wire \QuadDec_PAN:bQuadDec:status_3\[865] = \QuadDec_PAN:bQuadDec:error\[856]
Removing Lhs of wire \QuadDec_PAN:bQuadDec:status_4\[866] = zero[2]
Removing Lhs of wire \QuadDec_PAN:bQuadDec:status_5\[867] = zero[2]
Removing Lhs of wire \QuadDec_PAN:bQuadDec:status_6\[868] = zero[2]
Removing Lhs of wire \QuadDec_PAN:Net_1229\[872] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire \QuadDec_PAN:Net_1272\[873] = \QuadDec_PAN:Net_1264\[760]
Removing Lhs of wire tmpOE__PAN_ENCA_net_0[876] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__PAN_ENCB_net_0[881] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire Net_2726[885] = zero[2]
Removing Lhs of wire tmpOE__ITG_INT_net_0[887] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire \Status_Reg_SYS:status_0\[892] = Net_1251[893]
Removing Lhs of wire \Status_Reg_SYS:status_1\[894] = Net_1252[895]
Removing Lhs of wire \Status_Reg_SYS:status_2\[896] = Net_1253[897]
Removing Lhs of wire \Status_Reg_SYS:status_3\[898] = Net_2138[888]
Removing Lhs of wire \Status_Reg_SYS:status_4\[899] = zero[2]
Removing Lhs of wire \Status_Reg_SYS:status_5\[900] = zero[2]
Removing Lhs of wire \Status_Reg_SYS:status_6\[901] = zero[2]
Removing Lhs of wire \Status_Reg_SYS:status_7\[902] = zero[2]
Removing Lhs of wire tmpOE__BAT_FAULTn_net_0[905] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__BAT_CHRGn_net_0[910] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__TILT_ENCA_net_0[916] = tmpOE__SENSE_IPAN_net_0[1]
Removing Rhs of wire \WaveDAC8:Net_183\[934] = \WaveDAC8:demux:tmp__demux_0_reg\[939]
Removing Rhs of wire \WaveDAC8:Net_107\[937] = \WaveDAC8:demux:tmp__demux_1_reg\[942]
Removing Rhs of wire \WaveDAC8:Net_134\[940] = \WaveDAC8:cydff_1\[956]
Removing Lhs of wire \WaveDAC8:Net_336\[941] = \WaveDAC8:Net_279\[925]
Removing Lhs of wire \WaveDAC8:VDAC8:Net_83\[944] = zero[2]
Removing Lhs of wire \WaveDAC8:VDAC8:Net_81\[945] = zero[2]
Removing Lhs of wire \WaveDAC8:VDAC8:Net_82\[946] = zero[2]
Removing Rhs of wire Net_2643[957] = \Control_Reg_WS:control_out_0\[960]
Removing Rhs of wire Net_2643[957] = \Control_Reg_WS:control_0\[983]
Removing Lhs of wire \Control_Reg_WS:clk\[958] = zero[2]
Removing Lhs of wire \Control_Reg_WS:rst\[959] = zero[2]
Removing Rhs of wire \QuadDec_TILT:Net_1275\[989] = \QuadDec_TILT:Cnt16:Net_49\[990]
Removing Rhs of wire \QuadDec_TILT:Net_1275\[989] = \QuadDec_TILT:Cnt16:CounterUDB:tc_reg_i\[1045]
Removing Lhs of wire \QuadDec_TILT:Cnt16:Net_89\[992] = \QuadDec_TILT:Net_1251\[993]
Removing Lhs of wire \QuadDec_TILT:Cnt16:CounterUDB:ctrl_capmode_1\[1002] = zero[2]
Removing Lhs of wire \QuadDec_TILT:Cnt16:CounterUDB:ctrl_capmode_0\[1003] = zero[2]
Removing Lhs of wire \QuadDec_TILT:Cnt16:CounterUDB:ctrl_enable\[1015] = \QuadDec_TILT:Cnt16:CounterUDB:control_7\[1007]
Removing Lhs of wire \QuadDec_TILT:Cnt16:CounterUDB:capt_rising\[1017] = zero[2]
Removing Lhs of wire \QuadDec_TILT:Cnt16:CounterUDB:capt_falling\[1018] = \QuadDec_TILT:Cnt16:CounterUDB:prevCapture\[1016]
Removing Rhs of wire \QuadDec_TILT:Net_1260\[1022] = \QuadDec_TILT:bQuadDec:state_2\[1158]
Removing Rhs of wire \QuadDec_TILT:Cnt16:CounterUDB:overflow\[1023] = \QuadDec_TILT:Cnt16:CounterUDB:per_FF\[1041]
Removing Rhs of wire \QuadDec_TILT:Cnt16:CounterUDB:underflow\[1024] = \QuadDec_TILT:Cnt16:CounterUDB:per_zero\[1030]
Removing Lhs of wire \QuadDec_TILT:Cnt16:CounterUDB:final_enable\[1025] = \QuadDec_TILT:Cnt16:CounterUDB:control_7\[1007]
Removing Lhs of wire \QuadDec_TILT:Cnt16:CounterUDB:counter_enable\[1026] = \QuadDec_TILT:Cnt16:CounterUDB:control_7\[1007]
Removing Rhs of wire \QuadDec_TILT:Cnt16:CounterUDB:status_0\[1027] = \QuadDec_TILT:Cnt16:CounterUDB:cmp_out_status\[1028]
Removing Lhs of wire \QuadDec_TILT:Cnt16:CounterUDB:status_1\[1029] = \QuadDec_TILT:Cnt16:CounterUDB:underflow\[1024]
Removing Rhs of wire \QuadDec_TILT:Cnt16:CounterUDB:status_2\[1031] = \QuadDec_TILT:Cnt16:CounterUDB:overflow_status\[1032]
Removing Rhs of wire \QuadDec_TILT:Cnt16:CounterUDB:status_3\[1033] = \QuadDec_TILT:Cnt16:CounterUDB:underflow_status\[1034]
Removing Lhs of wire \QuadDec_TILT:Cnt16:CounterUDB:status_4\[1035] = \QuadDec_TILT:Cnt16:CounterUDB:hwCapture\[1020]
Removing Rhs of wire \QuadDec_TILT:Cnt16:CounterUDB:status_5\[1036] = \QuadDec_TILT:Cnt16:CounterUDB:fifo_full\[1037]
Removing Rhs of wire \QuadDec_TILT:Cnt16:CounterUDB:status_6\[1038] = \QuadDec_TILT:Cnt16:CounterUDB:fifo_nempty\[1039]
Removing Rhs of wire \QuadDec_TILT:Cnt16:CounterUDB:cmp_out_i\[1046] = \QuadDec_TILT:Cnt16:CounterUDB:cmp_equal\[1047]
Removing Rhs of wire \QuadDec_TILT:Net_1264\[1050] = \QuadDec_TILT:Cnt16:CounterUDB:cmp_out_reg_i\[1049]
Removing Lhs of wire \QuadDec_TILT:Cnt16:CounterUDB:dp_dir\[1054] = \QuadDec_TILT:Net_1251\[993]
Removing Lhs of wire \QuadDec_TILT:Cnt16:CounterUDB:cs_addr_2\[1055] = \QuadDec_TILT:Net_1251\[993]
Removing Lhs of wire \QuadDec_TILT:Cnt16:CounterUDB:cs_addr_1\[1056] = \QuadDec_TILT:Cnt16:CounterUDB:count_enable\[1053]
Removing Lhs of wire \QuadDec_TILT:Cnt16:CounterUDB:cs_addr_0\[1057] = \QuadDec_TILT:Cnt16:CounterUDB:reload\[1021]
Removing Lhs of wire \QuadDec_TILT:Net_1290\[1134] = \QuadDec_TILT:Net_1275\[989]
Removing Lhs of wire \QuadDec_TILT:bQuadDec:index_filt\[1156] = \QuadDec_TILT:Net_1232\[1157]
Removing Lhs of wire \QuadDec_TILT:Net_1232\[1157] = tmpOE__SENSE_IPAN_net_0[1]
Removing Rhs of wire \QuadDec_TILT:bQuadDec:error\[1159] = \QuadDec_TILT:bQuadDec:state_3\[1160]
Removing Lhs of wire \QuadDec_TILT:bQuadDec:status_0\[1163] = \QuadDec_TILT:Net_530\[1164]
Removing Lhs of wire \QuadDec_TILT:bQuadDec:status_1\[1165] = \QuadDec_TILT:Net_611\[1166]
Removing Lhs of wire \QuadDec_TILT:bQuadDec:status_2\[1167] = \QuadDec_TILT:Net_1260\[1022]
Removing Lhs of wire \QuadDec_TILT:bQuadDec:status_3\[1168] = \QuadDec_TILT:bQuadDec:error\[1159]
Removing Lhs of wire \QuadDec_TILT:bQuadDec:status_4\[1169] = zero[2]
Removing Lhs of wire \QuadDec_TILT:bQuadDec:status_5\[1170] = zero[2]
Removing Lhs of wire \QuadDec_TILT:bQuadDec:status_6\[1171] = zero[2]
Removing Lhs of wire \QuadDec_TILT:Net_1229\[1175] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire \QuadDec_TILT:Net_1272\[1176] = \QuadDec_TILT:Net_1264\[1050]
Removing Lhs of wire \VDAC8_ANAPOS:Net_83\[1180] = zero[2]
Removing Lhs of wire \VDAC8_ANAPOS:Net_81\[1181] = zero[2]
Removing Lhs of wire \VDAC8_ANAPOS:Net_82\[1182] = zero[2]
Removing Lhs of wire \PGA_ASTIM:Net_37\[1187] = zero[2]
Removing Lhs of wire \PGA_ASTIM:Net_40\[1188] = zero[2]
Removing Lhs of wire \PGA_ASTIM:Net_38\[1189] = zero[2]
Removing Lhs of wire \PGA_ASTIM:Net_39\[1190] = zero[2]
Removing Lhs of wire tmpOE__ASTIM_OUTPUT_net_0[1197] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__DEBUG_LED_net_0[1203] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__CC_SCL_net_0[1210] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__CC_nALCC_net_0[1215] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__TILT_ENCB_net_0[1220] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire \PWM_MOTOR_TILT:Net_107\[1226] = zero[2]
Removing Lhs of wire \PWM_MOTOR_TILT:Net_113\[1227] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire Net_1789[1228] = zero[2]
Removing Rhs of wire Net_2199[1232] = \PWM_MOTOR_TILT:Net_57\[1230]
Removing Lhs of wire Net_1810[1235] = zero[2]
Removing Lhs of wire tmpOE__TILT_MOT_IN1_net_0[1238] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__TILT_MOT_IN2_net_0[1244] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire \Status_Reg_MOTORS:status_0\[1253] = Net_2265[664]
Removing Lhs of wire \Status_Reg_MOTORS:status_1\[1254] = Net_2266[586]
Removing Lhs of wire \Status_Reg_MOTORS:status_2\[1255] = zero[2]
Removing Lhs of wire \Status_Reg_MOTORS:status_3\[1256] = zero[2]
Removing Lhs of wire \Status_Reg_MOTORS:status_4\[1257] = zero[2]
Removing Lhs of wire \Status_Reg_MOTORS:status_5\[1258] = zero[2]
Removing Lhs of wire \Status_Reg_MOTORS:status_6\[1259] = zero[2]
Removing Lhs of wire \Status_Reg_MOTORS:status_7\[1260] = zero[2]
Removing Lhs of wire Net_2482[1265] = zero[2]
Removing Lhs of wire tmpOE__LORA_RX_net_0[1267] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__LORA_TX_net_0[1273] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__HOME_TILT_net_0[1279] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__OLED_4D_RX_net_0[1286] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__OLED_4D_TX_net_0[1292] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire \Control_Reg_LORA:clk\[1297] = zero[2]
Removing Lhs of wire \Control_Reg_LORA:rst\[1298] = zero[2]
Removing Lhs of wire tmpOE__LORA_CTSn_net_0[1324] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__LORA_RTSn_net_0[1330] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire Net_2839[1331] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire Net_2795[1336] = zero[2]
Removing Lhs of wire tmpOE__IMU_UM7_RX_net_0[1338] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__IMU_UM7_TX_net_0[1344] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire tmpOE__LORA_RESET_SETB_net_0[1350] = tmpOE__SENSE_IPAN_net_0[1]
Removing Rhs of wire Net_2698[1351] = \Control_Reg_LORA_RESET:control_out_0\[1365]
Removing Rhs of wire Net_2698[1351] = \Control_Reg_LORA_RESET:control_0\[1388]
Removing Lhs of wire tmpOE__ITG_CS_NEW_net_0[1357] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire Net_2751[1358] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire \Control_Reg_LORA_RESET:clk\[1363] = zero[2]
Removing Lhs of wire \Control_Reg_LORA_RESET:rst\[1364] = zero[2]
Removing Lhs of wire Net_2789[1392] = zero[2]
Removing Lhs of wire Net_2788[1393] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_4\[1399] = \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_4\[1559]
Removing Lhs of wire \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_3\[1400] = \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_3\[1560]
Removing Lhs of wire \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_2\[1401] = \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_2\[1561]
Removing Lhs of wire \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_1\[1402] = \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_1\[1562]
Removing Lhs of wire \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_0\[1403] = \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_0\[1563]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_23\[1444] = zero[2]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_22\[1445] = zero[2]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_21\[1446] = zero[2]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_20\[1447] = zero[2]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_19\[1448] = zero[2]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_18\[1449] = zero[2]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_17\[1450] = zero[2]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_16\[1451] = zero[2]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_15\[1452] = zero[2]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_14\[1453] = zero[2]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_13\[1454] = zero[2]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_12\[1455] = zero[2]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_11\[1456] = zero[2]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_10\[1457] = zero[2]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_9\[1458] = zero[2]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_8\[1459] = zero[2]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_7\[1460] = zero[2]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_6\[1461] = zero[2]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_5\[1462] = zero[2]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_4\[1463] = \FreqDiv_TORQUESTAT:MODIN2_4\[1464]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODIN2_4\[1464] = \FreqDiv_TORQUESTAT:count_4\[1394]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_3\[1465] = \FreqDiv_TORQUESTAT:MODIN2_3\[1466]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODIN2_3\[1466] = \FreqDiv_TORQUESTAT:count_3\[1395]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_2\[1467] = \FreqDiv_TORQUESTAT:MODIN2_2\[1468]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODIN2_2\[1468] = \FreqDiv_TORQUESTAT:count_2\[1396]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_1\[1469] = \FreqDiv_TORQUESTAT:MODIN2_1\[1470]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODIN2_1\[1470] = \FreqDiv_TORQUESTAT:count_1\[1397]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_0\[1471] = \FreqDiv_TORQUESTAT:MODIN2_0\[1472]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODIN2_0\[1472] = \FreqDiv_TORQUESTAT:count_0\[1398]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1601] = tmpOE__SENSE_IPAN_net_0[1]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1602] = tmpOE__SENSE_IPAN_net_0[1]
Removing Rhs of wire CLK_25Hz[1605] = cydff_4[1609]
Removing Lhs of wire Net_2830[1608] = cydff_1[1606]
Removing Lhs of wire \UART_USB:BUART:reset_reg\\D\[1611] = zero[2]
Removing Lhs of wire \UART_USB:BUART:tx_bitclk\\D\[1616] = \UART_USB:BUART:tx_bitclk_enable_pre\[123]
Removing Lhs of wire Net_379D[1617] = zero[2]
Removing Lhs of wire \UART_USB:BUART:rx_bitclk\\D\[1626] = \UART_USB:BUART:rx_bitclk_pre\[226]
Removing Lhs of wire \UART_USB:BUART:rx_parity_error_pre\\D\[1633] = \UART_USB:BUART:rx_parity_error_pre\[255]
Removing Lhs of wire \UART_USB:BUART:rx_break_status\\D\[1634] = zero[2]
Removing Lhs of wire \QuadDec_PAN:Cnt16:CounterUDB:prevCapture\\D\[1639] = zero[2]
Removing Lhs of wire \QuadDec_PAN:Cnt16:CounterUDB:overflow_reg_i\\D\[1640] = \QuadDec_PAN:Cnt16:CounterUDB:overflow\[733]
Removing Lhs of wire \QuadDec_PAN:Cnt16:CounterUDB:underflow_reg_i\\D\[1641] = \QuadDec_PAN:Cnt16:CounterUDB:underflow\[734]
Removing Lhs of wire \QuadDec_PAN:Cnt16:CounterUDB:tc_reg_i\\D\[1642] = \QuadDec_PAN:Cnt16:CounterUDB:tc_i\[754]
Removing Lhs of wire \QuadDec_PAN:Cnt16:CounterUDB:prevCompare\\D\[1643] = \QuadDec_PAN:Cnt16:CounterUDB:cmp_out_i\[756]
Removing Lhs of wire \QuadDec_PAN:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1644] = \QuadDec_PAN:Cnt16:CounterUDB:cmp_out_i\[756]
Removing Lhs of wire \QuadDec_PAN:Cnt16:CounterUDB:count_stored_i\\D\[1645] = \QuadDec_PAN:Net_1203\[762]
Removing Lhs of wire \WaveDAC8:cydff_1\\D\[1651] = Net_2643[957]
Removing Lhs of wire \QuadDec_TILT:Cnt16:CounterUDB:prevCapture\\D\[1653] = zero[2]
Removing Lhs of wire \QuadDec_TILT:Cnt16:CounterUDB:overflow_reg_i\\D\[1654] = \QuadDec_TILT:Cnt16:CounterUDB:overflow\[1023]
Removing Lhs of wire \QuadDec_TILT:Cnt16:CounterUDB:underflow_reg_i\\D\[1655] = \QuadDec_TILT:Cnt16:CounterUDB:underflow\[1024]
Removing Lhs of wire \QuadDec_TILT:Cnt16:CounterUDB:tc_reg_i\\D\[1656] = \QuadDec_TILT:Cnt16:CounterUDB:tc_i\[1044]
Removing Lhs of wire \QuadDec_TILT:Cnt16:CounterUDB:prevCompare\\D\[1657] = \QuadDec_TILT:Cnt16:CounterUDB:cmp_out_i\[1046]
Removing Lhs of wire \QuadDec_TILT:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1658] = \QuadDec_TILT:Cnt16:CounterUDB:cmp_out_i\[1046]
Removing Lhs of wire \QuadDec_TILT:Cnt16:CounterUDB:count_stored_i\\D\[1659] = \QuadDec_TILT:Net_1203\[1052]
Removing Lhs of wire cydff_2D[1667] = Net_2239[1252]
Removing Lhs of wire cydff_1D[1675] = Net_2829[1607]
Removing Lhs of wire cydff_4D[1676] = Net_2832[1610]

------------------------------------------------------
Aliased 0 equations, 369 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SENSE_IPAN_net_0' (cost = 0):
tmpOE__SENSE_IPAN_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_USB:BUART:counter_load\' (cost = 3):
\UART_USB:BUART:counter_load\ <= ((not \UART_USB:BUART:tx_state_1\ and not \UART_USB:BUART:tx_state_0\ and \UART_USB:BUART:tx_bitclk\)
	OR (not \UART_USB:BUART:tx_state_1\ and not \UART_USB:BUART:tx_state_0\ and not \UART_USB:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART_USB:BUART:tx_counter_tc\' (cost = 0):
\UART_USB:BUART:tx_counter_tc\ <= (not \UART_USB:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART_USB:BUART:rx_addressmatch\' (cost = 0):
\UART_USB:BUART:rx_addressmatch\ <= (\UART_USB:BUART:rx_addressmatch2\
	OR \UART_USB:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_USB:BUART:rx_bitclk_pre\' (cost = 0):
\UART_USB:BUART:rx_bitclk_pre\ <= ((not \UART_USB:BUART:rx_count_2\ and not \UART_USB:BUART:rx_count_1\ and not \UART_USB:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_1:g2:a0:lta_6\' (cost = 0):
\UART_USB:BUART:sRX:MODULE_1:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_1:g2:a0:gta_6\' (cost = 0):
\UART_USB:BUART:sRX:MODULE_1:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_1:g2:a0:lta_5\' (cost = 0):
\UART_USB:BUART:sRX:MODULE_1:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_1:g2:a0:gta_5\' (cost = 0):
\UART_USB:BUART:sRX:MODULE_1:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_1:g2:a0:lta_4\' (cost = 0):
\UART_USB:BUART:sRX:MODULE_1:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_1:g2:a0:gta_4\' (cost = 0):
\UART_USB:BUART:sRX:MODULE_1:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_1:g2:a0:lta_3\' (cost = 0):
\UART_USB:BUART:sRX:MODULE_1:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_1:g2:a0:gta_3\' (cost = 0):
\UART_USB:BUART:sRX:MODULE_1:g2:a0:gta_3\ <= (\UART_USB:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_1:g2:a0:lta_2\' (cost = 1):
\UART_USB:BUART:sRX:MODULE_1:g2:a0:lta_2\ <= ((not \UART_USB:BUART:rx_count_6\ and not \UART_USB:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_1:g2:a0:gta_2\' (cost = 0):
\UART_USB:BUART:sRX:MODULE_1:g2:a0:gta_2\ <= (\UART_USB:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_1:g2:a0:lta_1\' (cost = 2):
\UART_USB:BUART:sRX:MODULE_1:g2:a0:lta_1\ <= ((not \UART_USB:BUART:rx_count_6\ and not \UART_USB:BUART:rx_count_4\)
	OR (not \UART_USB:BUART:rx_count_6\ and not \UART_USB:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_1:g2:a0:gta_1\' (cost = 0):
\UART_USB:BUART:sRX:MODULE_1:g2:a0:gta_1\ <= (\UART_USB:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_1:g2:a0:lta_0\' (cost = 8):
\UART_USB:BUART:sRX:MODULE_1:g2:a0:lta_0\ <= ((not \UART_USB:BUART:rx_count_6\ and not \UART_USB:BUART:rx_count_4\)
	OR (not \UART_USB:BUART:rx_count_6\ and not \UART_USB:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_376 and not \UART_USB:BUART:rx_parity_bit\)
	OR (Net_376 and \UART_USB:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\ <= ((not Net_376 and not \UART_USB:BUART:rx_parity_bit\)
	OR (Net_376 and \UART_USB:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\QuadDec_PAN:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_PAN:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_PAN:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_PAN:Net_1151\' (cost = 0):
\QuadDec_PAN:Net_1151\ <= (not \QuadDec_PAN:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_PAN:Net_1287\' (cost = 0):
\QuadDec_PAN:Net_1287\ <= (not \QuadDec_PAN:Net_1264\);

Note:  Expanding virtual equation for '\QuadDec_TILT:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_TILT:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_TILT:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_TILT:bQuadDec:A_j\' (cost = 1):
\QuadDec_TILT:bQuadDec:A_j\ <= ((\QuadDec_TILT:bQuadDec:quad_A_delayed_0\ and \QuadDec_TILT:bQuadDec:quad_A_delayed_1\ and \QuadDec_TILT:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_TILT:bQuadDec:A_k\' (cost = 3):
\QuadDec_TILT:bQuadDec:A_k\ <= ((not \QuadDec_TILT:bQuadDec:quad_A_delayed_0\ and not \QuadDec_TILT:bQuadDec:quad_A_delayed_1\ and not \QuadDec_TILT:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_TILT:bQuadDec:B_j\' (cost = 1):
\QuadDec_TILT:bQuadDec:B_j\ <= ((\QuadDec_TILT:bQuadDec:quad_B_delayed_0\ and \QuadDec_TILT:bQuadDec:quad_B_delayed_1\ and \QuadDec_TILT:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_TILT:bQuadDec:B_k\' (cost = 3):
\QuadDec_TILT:bQuadDec:B_k\ <= ((not \QuadDec_TILT:bQuadDec:quad_B_delayed_0\ and not \QuadDec_TILT:bQuadDec:quad_B_delayed_1\ and not \QuadDec_TILT:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_TILT:Net_1151\' (cost = 0):
\QuadDec_TILT:Net_1151\ <= (not \QuadDec_TILT:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_TILT:Net_1287\' (cost = 0):
\QuadDec_TILT:Net_1287\ <= (not \QuadDec_TILT:Net_1264\);

Note:  Expanding virtual equation for '\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_TORQUESTAT:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_0\' (cost = 0):
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_0\ <= (not \FreqDiv_TORQUESTAT:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\QuadDec_PAN:Net_1248\' (cost = 2):
\QuadDec_PAN:Net_1248\ <= ((not \QuadDec_PAN:Net_1264\ and \QuadDec_PAN:Net_1275\));

Note:  Expanding virtual equation for '\QuadDec_TILT:Net_1248\' (cost = 2):
\QuadDec_TILT:Net_1248\ <= ((not \QuadDec_TILT:Net_1264\ and \QuadDec_TILT:Net_1275\));

Note:  Expanding virtual equation for '\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_TORQUESTAT:count_1\ and \FreqDiv_TORQUESTAT:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_1\' (cost = 10):
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_1\ <= ((not \FreqDiv_TORQUESTAT:count_0\ and \FreqDiv_TORQUESTAT:count_1\)
	OR (not \FreqDiv_TORQUESTAT:count_1\ and \FreqDiv_TORQUESTAT:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\FreqDiv_TORQUESTAT:count_2\ and \FreqDiv_TORQUESTAT:count_1\ and \FreqDiv_TORQUESTAT:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_2\' (cost = 15):
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_2\ <= ((not \FreqDiv_TORQUESTAT:count_1\ and \FreqDiv_TORQUESTAT:count_2\)
	OR (not \FreqDiv_TORQUESTAT:count_0\ and \FreqDiv_TORQUESTAT:count_2\)
	OR (not \FreqDiv_TORQUESTAT:count_2\ and \FreqDiv_TORQUESTAT:count_1\ and \FreqDiv_TORQUESTAT:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\FreqDiv_TORQUESTAT:count_3\ and \FreqDiv_TORQUESTAT:count_2\ and \FreqDiv_TORQUESTAT:count_1\ and \FreqDiv_TORQUESTAT:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_3\' (cost = 20):
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_3\ <= ((not \FreqDiv_TORQUESTAT:count_2\ and \FreqDiv_TORQUESTAT:count_3\)
	OR (not \FreqDiv_TORQUESTAT:count_1\ and \FreqDiv_TORQUESTAT:count_3\)
	OR (not \FreqDiv_TORQUESTAT:count_0\ and \FreqDiv_TORQUESTAT:count_3\)
	OR (not \FreqDiv_TORQUESTAT:count_3\ and \FreqDiv_TORQUESTAT:count_2\ and \FreqDiv_TORQUESTAT:count_1\ and \FreqDiv_TORQUESTAT:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\FreqDiv_TORQUESTAT:count_4\ and \FreqDiv_TORQUESTAT:count_3\ and \FreqDiv_TORQUESTAT:count_2\ and \FreqDiv_TORQUESTAT:count_1\ and \FreqDiv_TORQUESTAT:count_0\));


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_4\' (cost = 25):
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_4\ <= ((not \FreqDiv_TORQUESTAT:count_3\ and \FreqDiv_TORQUESTAT:count_4\)
	OR (not \FreqDiv_TORQUESTAT:count_2\ and \FreqDiv_TORQUESTAT:count_4\)
	OR (not \FreqDiv_TORQUESTAT:count_1\ and \FreqDiv_TORQUESTAT:count_4\)
	OR (not \FreqDiv_TORQUESTAT:count_0\ and \FreqDiv_TORQUESTAT:count_4\)
	OR (not \FreqDiv_TORQUESTAT:count_4\ and \FreqDiv_TORQUESTAT:count_3\ and \FreqDiv_TORQUESTAT:count_2\ and \FreqDiv_TORQUESTAT:count_1\ and \FreqDiv_TORQUESTAT:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 59 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_USB:BUART:rx_status_0\ to zero
Aliasing \UART_USB:BUART:rx_status_6\ to zero
Aliasing \QuadDec_PAN:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \QuadDec_TILT:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_USB:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_USB:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_USB:BUART:rx_addr_match_status\\D\ to zero
Aliasing \FreqDiv_TORQUESTAT:not_last_reset\\D\ to tmpOE__SENSE_IPAN_net_0
Removing Rhs of wire \UART_USB:BUART:rx_bitclk_enable\[190] = \UART_USB:BUART:rx_bitclk\[238]
Removing Lhs of wire \UART_USB:BUART:rx_status_0\[241] = zero[2]
Removing Lhs of wire \UART_USB:BUART:rx_status_6\[250] = zero[2]
Removing Lhs of wire \QuadDec_PAN:Cnt16:CounterUDB:hwCapture\[730] = zero[2]
Removing Lhs of wire \QuadDec_TILT:Cnt16:CounterUDB:hwCapture\[1020] = zero[2]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1572] = zero[2]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1582] = zero[2]
Removing Lhs of wire \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1592] = zero[2]
Removing Lhs of wire \UART_USB:BUART:tx_ctrl_mark_last\\D\[1618] = \UART_USB:BUART:tx_ctrl_mark_last\[181]
Removing Lhs of wire \UART_USB:BUART:rx_markspace_status\\D\[1628] = zero[2]
Removing Lhs of wire \UART_USB:BUART:rx_parity_error_status\\D\[1629] = zero[2]
Removing Lhs of wire \UART_USB:BUART:rx_addr_match_status\\D\[1631] = zero[2]
Removing Lhs of wire \UART_USB:BUART:rx_markspace_pre\\D\[1632] = \UART_USB:BUART:rx_markspace_pre\[254]
Removing Lhs of wire \FreqDiv_TORQUESTAT:not_last_reset\\D\[1669] = tmpOE__SENSE_IPAN_net_0[1]

------------------------------------------------------
Aliased 0 equations, 14 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_USB:BUART:sRX:MODULE_2:g1:a0:xneq\ <= ((not \UART_USB:BUART:rx_parity_bit\ and Net_376)
	OR (not Net_376 and \UART_USB:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Graziano G. Ravizza\Documents\PSoC Creator\SQUIT\Vers.0.0-T00 2019-0208 C3.0 (start)\Squit-Proto.cydsn\Squit-Proto.cyprj" -dcpsoc3 Squit-Proto.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 5s.084ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.3140, Family: PSoC3, Started at: Friday, 08 February 2019 12:26:37
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Graziano G. Ravizza\Documents\PSoC Creator\SQUIT\Vers.0.0-T00 2019-0208 C3.0 (start)\Squit-Proto.cydsn\Squit-Proto.cyprj -d CY8C5868AXI-LP035 Squit-Proto.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.053ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: Net_379 from registered to combinatorial
    Converted constant MacroCell: \QuadDec_PAN:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_TILT:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \UART_USB:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_USB:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_USB:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_USB:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_USB:BUART:rx_status_2\ from registered to combinatorial
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_3 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_4 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_5 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_SPI to clock BUS_CLK because it is a pass-through
Assigning clock I2C_COULOMB_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_Ext_CP_Clk'. Fanout=1, Signal=\ADC:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'Clock_2'. Fanout=6, Signal=CLK_20MHz
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_488\
    Digital Clock 2: Automatic-assigning  clock 'UART_USB_IntClock'. Fanout=1, Signal=\UART_USB:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'WaveDAC8_DacClk'. Fanout=4, Signal=\WaveDAC8:Net_279\
    Analog  Clock 1: Automatic-assigning  clock 'Clock_CTRL'. Fanout=2, Signal=CLK_1500Hz
    Digital Clock 4: Automatic-assigning  clock 'Clock_SYS'. Fanout=13, Signal=CLK_100Hz
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_379:macrocell'
    Removed unused cell/equation '\QuadDec_PAN:Cnt16:CounterUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\QuadDec_TILT:Cnt16:CounterUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_markspace_status\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: cydff_1:macrocell.q
        Effective Clock: Clock_SYS
        Enable Signal: cydff_1:macrocell.q
    Routed Clock: \Counter_LED:CounterHW\:timercell.tc
        Effective Clock: \Counter_LED:CounterHW\:timercell.tc
        Enable Signal: True
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \QuadDec_PAN:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_PAN:Cnt16:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_PAN:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_TILT:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_TILT:Cnt16:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_TILT:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \UART_USB:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_USB_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_USB_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_2239:macrocell'
    Removed unused cell/equation 'Net_2785D:macrocell'
    Removed unused cell/equation 'Net_2829:macrocell'
    Removed unused cell/equation 'Net_2832:macrocell'
    Removed unused cell/equation '\FreqDiv_TORQUESTAT:count_0\\D\:macrocell'
    Removed unused cell/equation '\FreqDiv_TORQUESTAT:count_1\\D\:macrocell'
    Removed unused cell/equation '\FreqDiv_TORQUESTAT:count_2\\D\:macrocell'
    Removed unused cell/equation '\FreqDiv_TORQUESTAT:count_3\\D\:macrocell'
    Removed unused cell/equation '\FreqDiv_TORQUESTAT:count_4\\D\:macrocell'
    Removed unused cell/equation '\QuadDec_PAN:Cnt16:CounterUDB:tc_i\:macrocell'
    Removed unused cell/equation '\QuadDec_PAN:Net_1203\\D\:macrocell'
    Removed unused cell/equation '\QuadDec_PAN:Net_1251\\D\:macrocell'
    Removed unused cell/equation '\QuadDec_PAN:bQuadDec:state_0\\D\:macrocell'
    Removed unused cell/equation '\QuadDec_PAN:bQuadDec:state_1\\D\:macrocell'
    Removed unused cell/equation '\QuadDec_PAN:bQuadDec:state_2\\D\:macrocell'
    Removed unused cell/equation '\QuadDec_PAN:bQuadDec:state_3\\D\:macrocell'
    Removed unused cell/equation '\QuadDec_TILT:Cnt16:CounterUDB:tc_i\:macrocell'
    Removed unused cell/equation '\QuadDec_TILT:Net_1203\\D\:macrocell'
    Removed unused cell/equation '\QuadDec_TILT:Net_1251\\D\:macrocell'
    Removed unused cell/equation '\QuadDec_TILT:bQuadDec:quad_A_filt\\D\:macrocell'
    Removed unused cell/equation '\QuadDec_TILT:bQuadDec:quad_B_filt\\D\:macrocell'
    Removed unused cell/equation '\QuadDec_TILT:bQuadDec:state_0\\D\:macrocell'
    Removed unused cell/equation '\QuadDec_TILT:bQuadDec:state_1\\D\:macrocell'
    Removed unused cell/equation '\QuadDec_TILT:bQuadDec:state_2\\D\:macrocell'
    Removed unused cell/equation '\QuadDec_TILT:bQuadDec:state_3\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:txn\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_TILT:Net_1264\, Duplicate of \QuadDec_TILT:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_TILT:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_TILT:Net_1264\ (fanout=2)

    Removing \QuadDec_PAN:Net_1264\, Duplicate of \QuadDec_PAN:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_PAN:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_PAN:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_PAN:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_USB:BUART:tx_parity_bit\, Duplicate of \UART_USB:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_USB:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_USB:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_USB:BUART:tx_mark\, Duplicate of \UART_USB:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_USB:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_USB:BUART:tx_mark\ (fanout=0)

    Removing \UART_USB:BUART:tx_ctrl_mark_last\, Duplicate of \UART_USB:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_USB:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_USB:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_USB:BUART:rx_state_1\, Duplicate of \UART_USB:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_USB:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_USB:BUART:rx_state_1\ (fanout=8)

    Removing \UART_USB:BUART:rx_parity_error_pre\, Duplicate of \UART_USB:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_USB:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_USB:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_USB:BUART:rx_parity_bit\, Duplicate of \UART_USB:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_USB:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_USB:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_USB:BUART:rx_markspace_pre\, Duplicate of \UART_USB:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_USB:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_USB:BUART:rx_markspace_pre\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = ADXL_ST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ADXL_ST(0)__PA ,
            input => Net_547 ,
            pad => ADXL_ST(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ADXL_X(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ADXL_X(0)__PA ,
            analog_term => Net_41 ,
            pad => ADXL_X(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ADXL_Y(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ADXL_Y(0)__PA ,
            analog_term => Net_42 ,
            pad => ADXL_Y(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ADXL_Z(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ADXL_Z(0)__PA ,
            analog_term => Net_43 ,
            pad => ADXL_Z(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ANAPOS_OUTPUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ANAPOS_OUTPUT(0)__PA ,
            analog_term => Net_1463 ,
            pad => ANAPOS_OUTPUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ASTIM_OUTPUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ASTIM_OUTPUT(0)__PA ,
            analog_term => Net_1386 ,
            pad => ASTIM_OUTPUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BAT_CHRGn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BAT_CHRGn(0)__PA ,
            fb => Net_1252 ,
            pad => BAT_CHRGn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BAT_FAULTn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BAT_FAULTn(0)__PA ,
            fb => Net_1251 ,
            pad => BAT_FAULTn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUZ(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUZ(0)__PA ,
            input => Net_1297 ,
            pad => BUZ(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CC_SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CC_SCL(0)__PA ,
            fb => \I2C_COULOMB:Net_1109_0\ ,
            input => \I2C_COULOMB:Net_643_0\ ,
            pad => CC_SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CC_SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CC_SDA(0)__PA ,
            fb => \I2C_COULOMB:Net_1109_1\ ,
            input => \I2C_COULOMB:sda_x_wire\ ,
            pad => CC_SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CC_nALCC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CC_nALCC(0)__PA ,
            fb => Net_1253 ,
            pad => CC_nALCC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DEBUG_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DEBUG_LED(0)__PA ,
            input => Net_492 ,
            pad => DEBUG_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HOME_PAN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HOME_PAN(0)__PA ,
            analog_term => HOME_PAN_ABSV ,
            pad => HOME_PAN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HOME_TILT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HOME_TILT(0)__PA ,
            analog_term => HOME_TILT_ABSV ,
            pad => HOME_TILT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IMU_UM7_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IMU_UM7_RX(0)__PA ,
            pad => IMU_UM7_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IMU_UM7_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IMU_UM7_TX(0)__PA ,
            pad => IMU_UM7_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ITG_CS_NEW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ITG_CS_NEW(0)__PA ,
            input => __ONE__ ,
            pad => ITG_CS_NEW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ITG_INT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ITG_INT(0)__PA ,
            fb => Net_2138 ,
            pad => ITG_INT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_FAULT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_FAULT(0)__PA ,
            input => Net_426 ,
            pad => LED_FAULT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_OK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_OK(0)__PA ,
            input => Net_404 ,
            pad => LED_OK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_WIFI_FAULT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_WIFI_FAULT(0)__PA ,
            input => Net_693 ,
            pad => LED_WIFI_FAULT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_WIFI_OK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_WIFI_OK(0)__PA ,
            input => Net_1266 ,
            pad => LED_WIFI_OK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LORA_CTSn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LORA_CTSn(0)__PA ,
            pad => LORA_CTSn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LORA_RESET_SETB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LORA_RESET_SETB(0)__PA ,
            input => Net_2698 ,
            pad => LORA_RESET_SETB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LORA_RTSn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LORA_RTSn(0)__PA ,
            input => __ONE__ ,
            pad => LORA_RTSn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LORA_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LORA_RX(0)__PA ,
            pad => LORA_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LORA_SETA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LORA_SETA(0)__PA ,
            input => Net_2701 ,
            pad => LORA_SETA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LORA_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LORA_TX(0)__PA ,
            pad => LORA_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOT_SLEEPn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOT_SLEEPn(0)__PA ,
            input => Net_1020 ,
            pad => MOT_SLEEPn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OLED_4D_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OLED_4D_RX(0)__PA ,
            pad => OLED_4D_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OLED_4D_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OLED_4D_TX(0)__PA ,
            pad => OLED_4D_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PAN_ENCA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PAN_ENCA(0)__PA ,
            fb => Net_1168 ,
            pad => PAN_ENCA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PAN_ENCB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PAN_ENCB(0)__PA ,
            fb => Net_1169 ,
            pad => PAN_ENCB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PAN_MOT_FL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PAN_MOT_FL(0)__PA ,
            fb => Net_2265 ,
            pad => PAN_MOT_FL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PAN_MOT_IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PAN_MOT_IN1(0)__PA ,
            input => Net_2206 ,
            pad => PAN_MOT_IN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PAN_MOT_IN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PAN_MOT_IN2(0)__PA ,
            input => Net_1105 ,
            pad => PAN_MOT_IN2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PSOC_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PSOC_RX(0)__PA ,
            fb => Net_376 ,
            pad => PSOC_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PSOC_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PSOC_TX(0)__PA ,
            input => Net_1861 ,
            pad => PSOC_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SENSE_IPAN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SENSE_IPAN(0)__PA ,
            analog_term => Net_786 ,
            pad => SENSE_IPAN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SENSE_ITILT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SENSE_ITILT(0)__PA ,
            analog_term => Net_785 ,
            pad => SENSE_ITILT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SENSE_VCC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SENSE_VCC(0)__PA ,
            analog_term => Net_40 ,
            pad => SENSE_VCC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TILT_ENCA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TILT_ENCA(0)__PA ,
            fb => Net_1782 ,
            pad => TILT_ENCA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TILT_ENCB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TILT_ENCB(0)__PA ,
            fb => Net_1783 ,
            pad => TILT_ENCB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TILT_MOT_FL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TILT_MOT_FL(0)__PA ,
            fb => Net_2266 ,
            pad => TILT_MOT_FL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TILT_MOT_IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TILT_MOT_IN1(0)__PA ,
            input => Net_2199 ,
            pad => TILT_MOT_IN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TILT_MOT_IN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TILT_MOT_IN2(0)__PA ,
            input => Net_1802 ,
            pad => TILT_MOT_IN2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = V3_nSHDN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => V3_nSHDN(0)__PA ,
            input => Net_535 ,
            pad => V3_nSHDN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = V5_PHER_nSHDN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => V5_PHER_nSHDN(0)__PA ,
            input => Net_533 ,
            pad => V5_PHER_nSHDN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VREF(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VREF(0)__PA ,
            analog_term => \ADC:Net_520\ ,
            pad => VREF(0)_PAD );
        Properties:
        {
        }

    Pin : Name = nBUTTON_CCW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => nBUTTON_CCW(0)__PA ,
            fb => Net_678 ,
            pad => nBUTTON_CCW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = nBUTTON_CW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => nBUTTON_CW(0)__PA ,
            fb => Net_677 ,
            pad => nBUTTON_CW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = nBUTTON_PUSH(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => nBUTTON_PUSH(0)__PA ,
            fb => Net_1368 ,
            pad => nBUTTON_PUSH(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=CLK_25Hz, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (CLK_100Hz) => Global
            Clock Enable: PosEdge(cydff_1)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = CLK_25Hz (fanout=1)

    MacroCell: Name=Net_1105, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2206
        );
        Output = Net_1105 (fanout=1)

    MacroCell: Name=Net_1297, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_989 * CLK_1500Hz_local
        );
        Output = Net_1297 (fanout=1)

    MacroCell: Name=Net_1802, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2199
        );
        Output = Net_1802 (fanout=1)

    MacroCell: Name=Net_1861, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:txn\
        );
        Output = Net_1861 (fanout=1)

    MacroCell: Name=Net_2785, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (CLK_100Hz) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_2785 * !\FreqDiv_TORQUESTAT:not_last_reset\
            + !Net_2785 * \FreqDiv_TORQUESTAT:count_4\ * 
              \FreqDiv_TORQUESTAT:count_3\ * \FreqDiv_TORQUESTAT:count_2\ * 
              \FreqDiv_TORQUESTAT:count_1\ * \FreqDiv_TORQUESTAT:count_0\
            + Net_2785 * \FreqDiv_TORQUESTAT:not_last_reset\ * 
              !\FreqDiv_TORQUESTAT:count_4\ * \FreqDiv_TORQUESTAT:count_3\ * 
              \FreqDiv_TORQUESTAT:count_2\ * \FreqDiv_TORQUESTAT:count_1\ * 
              \FreqDiv_TORQUESTAT:count_0\
        );
        Output = Net_2785 (fanout=2)

    MacroCell: Name=Net_404, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_2472)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_404 (fanout=1)

    MacroCell: Name=\FreqDiv_TORQUESTAT:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_100Hz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_TORQUESTAT:not_last_reset\
        );
        Output = \FreqDiv_TORQUESTAT:count_0\ (fanout=5)

    MacroCell: Name=\FreqDiv_TORQUESTAT:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_100Hz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_TORQUESTAT:not_last_reset\ * 
              \FreqDiv_TORQUESTAT:count_0\
        );
        Output = \FreqDiv_TORQUESTAT:count_1\ (fanout=4)

    MacroCell: Name=\FreqDiv_TORQUESTAT:count_2\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_100Hz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_TORQUESTAT:not_last_reset\ * 
              \FreqDiv_TORQUESTAT:count_1\ * \FreqDiv_TORQUESTAT:count_0\
        );
        Output = \FreqDiv_TORQUESTAT:count_2\ (fanout=3)

    MacroCell: Name=\FreqDiv_TORQUESTAT:count_3\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_100Hz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_TORQUESTAT:not_last_reset\ * 
              \FreqDiv_TORQUESTAT:count_2\ * \FreqDiv_TORQUESTAT:count_1\ * 
              \FreqDiv_TORQUESTAT:count_0\
        );
        Output = \FreqDiv_TORQUESTAT:count_3\ (fanout=2)

    MacroCell: Name=\FreqDiv_TORQUESTAT:count_4\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_100Hz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_TORQUESTAT:not_last_reset\ * 
              \FreqDiv_TORQUESTAT:count_3\ * \FreqDiv_TORQUESTAT:count_2\ * 
              \FreqDiv_TORQUESTAT:count_1\ * \FreqDiv_TORQUESTAT:count_0\
        );
        Output = \FreqDiv_TORQUESTAT:count_4\ (fanout=1)

    MacroCell: Name=\FreqDiv_TORQUESTAT:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (CLK_100Hz) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_TORQUESTAT:not_last_reset\ (fanout=6)

    MacroCell: Name=\QuadDec_PAN:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_PAN:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_PAN:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_PAN:Net_1203\
        );
        Output = \QuadDec_PAN:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_PAN:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_PAN:Net_1203\
        );
        Output = \QuadDec_PAN:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_PAN:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_PAN:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_PAN:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_PAN:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_PAN:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_PAN:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_PAN:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_PAN:Net_1260\ * 
              !\QuadDec_PAN:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_PAN:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec_PAN:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_PAN:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_PAN:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_PAN:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_PAN:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_PAN:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_PAN:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_PAN:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_PAN:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_PAN:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_PAN:Cnt16:CounterUDB:underflow\ * 
              !\QuadDec_PAN:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_PAN:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_PAN:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_PAN:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec_PAN:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_PAN:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
            + \QuadDec_PAN:Net_1203_split\
        );
        Output = \QuadDec_PAN:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_PAN:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_PAN:Net_1260\ * \QuadDec_PAN:Net_1203\ * 
              \QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:Net_1260\ * !\QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              !\QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              \QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:Net_1260\ * !\QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              !\QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * \QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:Net_1260\ * !\QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * \QuadDec_PAN:bQuadDec:state_1\ * 
              \QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:Net_1260\ * \QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              !\QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * \QuadDec_PAN:bQuadDec:state_1\ * 
              \QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:Net_1260\ * \QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              \QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:Net_1260\ * \QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * \QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
            + \QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              !\QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
        );
        Output = \QuadDec_PAN:Net_1203_split\ (fanout=1)

    MacroCell: Name=\QuadDec_PAN:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_PAN:Net_1251\ * !\QuadDec_PAN:Net_1260\ * 
              !\QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_0\
            + \QuadDec_PAN:Net_1251\ * !\QuadDec_PAN:Net_1260\ * 
              \QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * \QuadDec_PAN:bQuadDec:state_0\
            + \QuadDec_PAN:Net_1251\ * !\QuadDec_PAN:Net_1260\ * 
              !\QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * \QuadDec_PAN:bQuadDec:state_1\
            + \QuadDec_PAN:Net_1251_split\
        );
        Output = \QuadDec_PAN:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_PAN:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_PAN:Net_1251\ * !\QuadDec_PAN:Net_1260\ * 
              \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\
            + \QuadDec_PAN:Net_1251\ * !\QuadDec_PAN:Net_1260\ * 
              \QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
            + \QuadDec_PAN:Net_1251\ * !\QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
            + \QuadDec_PAN:Net_1251\ * \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:Net_1260\ * !\QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              !\QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * \QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:Net_1260\ * \QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              !\QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * \QuadDec_PAN:bQuadDec:state_1\ * 
              \QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:Net_1260\ * \QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              \QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
        );
        Output = \QuadDec_PAN:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_PAN:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_PAN:Net_1260\ * !\QuadDec_PAN:bQuadDec:error\
            + !\QuadDec_PAN:Net_1260\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
        );
        Output = \QuadDec_PAN:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_PAN:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_PAN:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_PAN:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec_PAN:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_PAN:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_PAN:Net_1275\ * \QuadDec_PAN:Net_1251\ * 
              !\QuadDec_PAN:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_PAN:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_PAN:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_PAN:Net_1275\ * !\QuadDec_PAN:Net_1251\ * 
              !\QuadDec_PAN:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_PAN:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec_PAN:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_PAN:Net_1260\ * !\QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              !\QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * \QuadDec_PAN:bQuadDec:state_1\ * 
              \QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:Net_1260\ * !\QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * \QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:Net_1260\ * \QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              !\QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              \QuadDec_PAN:bQuadDec:state_0\
            + \QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
        );
        Output = \QuadDec_PAN:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_PAN:bQuadDec:quad_A_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1168_SYNCOUT
        );
        Output = \QuadDec_PAN:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_PAN:bQuadDec:quad_B_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1169_SYNCOUT
        );
        Output = \QuadDec_PAN:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_PAN:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_PAN:Net_1260\ * \QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * \QuadDec_PAN:bQuadDec:state_1\
            + !\QuadDec_PAN:Net_1260\ * \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * \QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:Net_1260\ * \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              \QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
        );
        Output = \QuadDec_PAN:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\QuadDec_PAN:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_PAN:Net_1260\ * \QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * \QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:Net_1260\ * \QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * \QuadDec_PAN:bQuadDec:state_1\
            + !\QuadDec_PAN:Net_1260\ * \QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              \QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
            + \QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              !\QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
        );
        Output = \QuadDec_PAN:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_TILT:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_TILT:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_TILT:Net_1203\
        );
        Output = \QuadDec_TILT:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_TILT:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:Net_1203\
        );
        Output = \QuadDec_TILT:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_TILT:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_TILT:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_TILT:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_TILT:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_TILT:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_TILT:Net_1260\ * 
              !\QuadDec_TILT:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_TILT:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec_TILT:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_TILT:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_TILT:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_TILT:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_TILT:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_TILT:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_TILT:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_TILT:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:Cnt16:CounterUDB:underflow\ * 
              !\QuadDec_TILT:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_TILT:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_TILT:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec_TILT:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_TILT:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
            + \QuadDec_TILT:Net_1203_split\
        );
        Output = \QuadDec_TILT:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_TILT:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_TILT:Net_1260\ * \QuadDec_TILT:Net_1203\ * 
              \QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:Net_1260\ * !\QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              \QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:Net_1260\ * !\QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              \QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:Net_1260\ * !\QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              \QuadDec_TILT:bQuadDec:state_1\ * 
              \QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:Net_1260\ * \QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              \QuadDec_TILT:bQuadDec:state_1\ * 
              \QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:Net_1260\ * \QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              \QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:Net_1260\ * \QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              \QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
            + \QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
        );
        Output = \QuadDec_TILT:Net_1203_split\ (fanout=1)

    MacroCell: Name=\QuadDec_TILT:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_TILT:Net_1251\ * !\QuadDec_TILT:Net_1260\ * 
              !\QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
            + \QuadDec_TILT:Net_1251\ * !\QuadDec_TILT:Net_1260\ * 
              \QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              \QuadDec_TILT:bQuadDec:state_0\
            + \QuadDec_TILT:Net_1251\ * !\QuadDec_TILT:Net_1260\ * 
              !\QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              \QuadDec_TILT:bQuadDec:state_1\
            + \QuadDec_TILT:Net_1251_split\
        );
        Output = \QuadDec_TILT:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_TILT:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_TILT:Net_1251\ * !\QuadDec_TILT:Net_1260\ * 
              \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\
            + \QuadDec_TILT:Net_1251\ * !\QuadDec_TILT:Net_1260\ * 
              \QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
            + \QuadDec_TILT:Net_1251\ * !\QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
            + \QuadDec_TILT:Net_1251\ * \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:Net_1260\ * !\QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              \QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:Net_1260\ * \QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              \QuadDec_TILT:bQuadDec:state_1\ * 
              \QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:Net_1260\ * \QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              \QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
        );
        Output = \QuadDec_TILT:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_TILT:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_TILT:Net_1260\ * !\QuadDec_TILT:bQuadDec:error\
            + !\QuadDec_TILT:Net_1260\ * !\QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
        );
        Output = \QuadDec_TILT:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_TILT:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_TILT:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_TILT:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec_TILT:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_TILT:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:Net_1275\ * \QuadDec_TILT:Net_1251\ * 
              !\QuadDec_TILT:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_TILT:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_TILT:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:Net_1275\ * !\QuadDec_TILT:Net_1251\ * 
              !\QuadDec_TILT:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_TILT:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec_TILT:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_TILT:Net_1260\ * !\QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              \QuadDec_TILT:bQuadDec:state_1\ * 
              \QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:Net_1260\ * !\QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              \QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:Net_1260\ * \QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              \QuadDec_TILT:bQuadDec:state_0\
            + \QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
        );
        Output = \QuadDec_TILT:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_TILT:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1782_SYNCOUT
        );
        Output = \QuadDec_TILT:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_TILT:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_TILT:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_TILT:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_TILT:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_TILT:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_TILT:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_TILT:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_TILT:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_TILT:bQuadDec:quad_A_filt\
            + \QuadDec_TILT:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_TILT:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_TILT:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_TILT:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_TILT:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_TILT:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1783_SYNCOUT
        );
        Output = \QuadDec_TILT:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_TILT:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_TILT:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_TILT:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_TILT:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_TILT:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_TILT:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_TILT:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_TILT:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_TILT:bQuadDec:quad_B_filt\
            + \QuadDec_TILT:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_TILT:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_TILT:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_TILT:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_TILT:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_TILT:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_TILT:Net_1260\ * \QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              \QuadDec_TILT:bQuadDec:state_1\
            + !\QuadDec_TILT:Net_1260\ * \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              \QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:Net_1260\ * \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              \QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
        );
        Output = \QuadDec_TILT:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\QuadDec_TILT:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_TILT:Net_1260\ * \QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              \QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:Net_1260\ * \QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              \QuadDec_TILT:bQuadDec:state_1\
            + !\QuadDec_TILT:Net_1260\ * \QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              \QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
            + \QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
        );
        Output = \QuadDec_TILT:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\UART_USB:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_0\ * 
              !\UART_USB:BUART:tx_state_2\
            + !\UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_0\ * 
              \UART_USB:BUART:tx_bitclk\
        );
        Output = \UART_USB:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_USB:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_USB:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_USB:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:rx_count_2\ * !\UART_USB:BUART:rx_count_1\ * 
              !\UART_USB:BUART:rx_count_0\
        );
        Output = \UART_USB:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_USB:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * 
              !\UART_USB:BUART:rx_address_detected\
        );
        Output = \UART_USB:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_USB:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_376_SYNCOUT
        );
        Output = \UART_USB:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_USB:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_USB:BUART:rx_state_0\ * 
              \UART_USB:BUART:rx_bitclk_enable\ * \UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * 
              !\UART_USB:BUART:rx_address_detected\
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_5\ * 
              !\UART_USB:BUART:rx_address_detected\
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_4\ * 
              !\UART_USB:BUART:rx_address_detected\
        );
        Output = \UART_USB:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_USB:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_USB:BUART:rx_state_0\ * 
              \UART_USB:BUART:rx_bitclk_enable\ * 
              !\UART_USB:BUART:rx_state_3\ * \UART_USB:BUART:rx_state_2\ * 
              !\UART_USB:BUART:rx_address_detected\ * !Net_376_SYNCOUT
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_5\ * 
              !\UART_USB:BUART:rx_address_detected\
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_4\ * 
              !\UART_USB:BUART:rx_address_detected\
        );
        Output = \UART_USB:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_USB:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_USB:BUART:rx_state_0\ * 
              \UART_USB:BUART:rx_bitclk_enable\ * \UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_address_detected\
            + !\UART_USB:BUART:rx_state_0\ * 
              \UART_USB:BUART:rx_bitclk_enable\ * \UART_USB:BUART:rx_state_2\ * 
              !\UART_USB:BUART:rx_address_detected\
            + !\UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * 
              !\UART_USB:BUART:rx_address_detected\ * 
              \UART_USB:BUART:rx_last\ * !Net_376_SYNCOUT
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_5\ * 
              !\UART_USB:BUART:rx_address_detected\
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_4\ * 
              !\UART_USB:BUART:rx_address_detected\
        );
        Output = \UART_USB:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_USB:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_USB:BUART:rx_state_0\ * 
              \UART_USB:BUART:rx_bitclk_enable\ * \UART_USB:BUART:rx_state_3\ * 
              \UART_USB:BUART:rx_state_2\ * 
              !\UART_USB:BUART:rx_address_detected\
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_5\ * 
              !\UART_USB:BUART:rx_address_detected\
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_4\ * 
              !\UART_USB:BUART:rx_address_detected\
        );
        Output = \UART_USB:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_USB:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_USB:BUART:rx_state_0\ * \UART_USB:BUART:rx_state_3\ * 
              \UART_USB:BUART:rx_state_2\ * 
              !\UART_USB:BUART:rx_address_detected\
        );
        Output = \UART_USB:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_USB:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:rx_state_0\ * 
              \UART_USB:BUART:rx_bitclk_enable\ * \UART_USB:BUART:rx_state_3\ * 
              \UART_USB:BUART:rx_state_2\ * 
              !\UART_USB:BUART:rx_address_detected\ * !Net_376_SYNCOUT
        );
        Output = \UART_USB:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_USB:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_USB:BUART:rx_load_fifo\ * \UART_USB:BUART:rx_fifofull\
        );
        Output = \UART_USB:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_USB:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_USB:BUART:rx_fifonotempty\ * 
              \UART_USB:BUART:rx_state_stop1_reg\
        );
        Output = \UART_USB:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_USB:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:tx_bitclk_dp\
        );
        Output = \UART_USB:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART_USB:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:tx_bitclk_dp\
        );
        Output = \UART_USB:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART_USB:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_0\ * 
              !\UART_USB:BUART:tx_fifo_empty\ * !\UART_USB:BUART:tx_state_2\
            + !\UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_0\ * 
              !\UART_USB:BUART:tx_fifo_empty\ * \UART_USB:BUART:tx_bitclk\
            + \UART_USB:BUART:tx_state_1\ * \UART_USB:BUART:tx_state_0\ * 
              \UART_USB:BUART:tx_fifo_empty\ * \UART_USB:BUART:tx_bitclk\
            + \UART_USB:BUART:tx_state_0\ * !\UART_USB:BUART:tx_state_2\ * 
              \UART_USB:BUART:tx_bitclk\
        );
        Output = \UART_USB:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART_USB:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_USB:BUART:tx_state_1\ * \UART_USB:BUART:tx_state_0\ * 
              \UART_USB:BUART:tx_bitclk\
            + \UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_2\ * 
              \UART_USB:BUART:tx_bitclk\ * !\UART_USB:BUART:tx_counter_dp\
            + \UART_USB:BUART:tx_state_0\ * !\UART_USB:BUART:tx_state_2\ * 
              \UART_USB:BUART:tx_bitclk\
        );
        Output = \UART_USB:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART_USB:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_0\ * 
              \UART_USB:BUART:tx_state_2\ * \UART_USB:BUART:tx_bitclk\
            + \UART_USB:BUART:tx_state_1\ * \UART_USB:BUART:tx_state_0\ * 
              \UART_USB:BUART:tx_bitclk\
            + \UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_2\ * 
              \UART_USB:BUART:tx_bitclk\ * !\UART_USB:BUART:tx_counter_dp\
        );
        Output = \UART_USB:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART_USB:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_0\ * 
              \UART_USB:BUART:tx_fifo_empty\ * \UART_USB:BUART:tx_state_2\ * 
              \UART_USB:BUART:tx_bitclk\
        );
        Output = \UART_USB:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_USB:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:tx_fifo_notfull\
        );
        Output = \UART_USB:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_USB:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_USB:BUART:txn\ * \UART_USB:BUART:tx_state_1\ * 
              !\UART_USB:BUART:tx_bitclk\
            + \UART_USB:BUART:txn\ * \UART_USB:BUART:tx_state_2\
            + !\UART_USB:BUART:tx_state_1\ * \UART_USB:BUART:tx_state_0\ * 
              !\UART_USB:BUART:tx_shift_out\ * !\UART_USB:BUART:tx_state_2\
            + !\UART_USB:BUART:tx_state_1\ * \UART_USB:BUART:tx_state_0\ * 
              !\UART_USB:BUART:tx_state_2\ * !\UART_USB:BUART:tx_bitclk\
            + \UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_0\ * 
              !\UART_USB:BUART:tx_shift_out\ * !\UART_USB:BUART:tx_state_2\ * 
              \UART_USB:BUART:tx_bitclk\ * \UART_USB:BUART:tx_counter_dp\
        );
        Output = \UART_USB:BUART:txn\ (fanout=2)

    MacroCell: Name=\WaveDAC8:Net_107\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \WaveDAC8:Net_134\ * \WaveDAC8:Net_279_local\
        );
        Output = \WaveDAC8:Net_107\ (fanout=1)

    MacroCell: Name=\WaveDAC8:Net_134\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\WaveDAC8:Net_279\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2643
        );
        Output = \WaveDAC8:Net_134\ (fanout=2)

    MacroCell: Name=\WaveDAC8:Net_183\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\WaveDAC8:Net_134\ * \WaveDAC8:Net_279_local\
        );
        Output = \WaveDAC8:Net_183\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=5)

    MacroCell: Name=__ZERO__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)

    MacroCell: Name=cydff_1, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (CLK_100Hz) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_1 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => CLK_20MHz ,
            cs_addr_2 => \QuadDec_PAN:Net_1251\ ,
            cs_addr_1 => \QuadDec_PAN:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_PAN:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => CLK_20MHz ,
            cs_addr_2 => \QuadDec_PAN:Net_1251\ ,
            cs_addr_1 => \QuadDec_PAN:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_PAN:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_PAN:Cnt16:CounterUDB:underflow\ ,
            f0_comb => \QuadDec_PAN:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_PAN:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_PAN:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_PAN:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => CLK_20MHz ,
            cs_addr_2 => \QuadDec_TILT:Net_1251\ ,
            cs_addr_1 => \QuadDec_TILT:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_TILT:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => CLK_20MHz ,
            cs_addr_2 => \QuadDec_TILT:Net_1251\ ,
            cs_addr_1 => \QuadDec_TILT:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_TILT:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_TILT:Cnt16:CounterUDB:underflow\ ,
            f0_comb => \QuadDec_TILT:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_TILT:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_TILT:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_TILT:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\UART_USB:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_USB:Net_9\ ,
            cs_addr_2 => \UART_USB:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_USB:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_USB:BUART:rx_bitclk_enable\ ,
            route_si => Net_376_SYNCOUT ,
            f0_load => \UART_USB:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_USB:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_USB:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_USB:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_USB:Net_9\ ,
            cs_addr_2 => \UART_USB:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_USB:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_USB:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_USB:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_USB:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_USB:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_USB:Net_9\ ,
            cs_addr_0 => \UART_USB:BUART:counter_load_not\ ,
            cl0_comb => \UART_USB:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART_USB:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Status_Reg_BUTTON:sts:sts_reg\
        PORT MAP (
            status_2 => Net_678_SYNCOUT ,
            status_1 => Net_677_SYNCOUT ,
            status_0 => Net_1368_SYNCOUT );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\Status_Reg_MOTORS:sts:sts_reg\
        PORT MAP (
            status_1 => Net_2266_SYNCOUT ,
            status_0 => Net_2265_SYNCOUT );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\Status_Reg_SYS:sts:sts_reg\
        PORT MAP (
            status_3 => Net_2138_SYNCOUT ,
            status_2 => Net_1253_SYNCOUT ,
            status_1 => Net_1252_SYNCOUT ,
            status_0 => Net_1251_SYNCOUT );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\QuadDec_PAN:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            reset => \QuadDec_PAN:Net_1260\ ,
            clock => CLK_20MHz ,
            status_6 => \QuadDec_PAN:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_PAN:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_PAN:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_PAN:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_PAN:Cnt16:CounterUDB:underflow\ ,
            status_0 => \QuadDec_PAN:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_PAN:bQuadDec:Stsreg\
        PORT MAP (
            clock => CLK_20MHz ,
            status_3 => \QuadDec_PAN:bQuadDec:error\ ,
            status_2 => \QuadDec_PAN:Net_1260\ ,
            status_1 => \QuadDec_PAN:Net_611\ ,
            status_0 => \QuadDec_PAN:Net_530\ ,
            interrupt => Net_1171 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_TILT:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            reset => \QuadDec_TILT:Net_1260\ ,
            clock => CLK_20MHz ,
            status_6 => \QuadDec_TILT:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_TILT:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_TILT:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_TILT:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_TILT:Cnt16:CounterUDB:underflow\ ,
            status_0 => \QuadDec_TILT:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_TILT:bQuadDec:Stsreg\
        PORT MAP (
            clock => CLK_20MHz ,
            status_3 => \QuadDec_TILT:bQuadDec:error\ ,
            status_2 => \QuadDec_TILT:Net_1260\ ,
            status_1 => \QuadDec_TILT:Net_611\ ,
            status_0 => \QuadDec_TILT:Net_530\ ,
            interrupt => Net_1788 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_USB:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_USB:Net_9\ ,
            status_5 => \UART_USB:BUART:rx_status_5\ ,
            status_4 => \UART_USB:BUART:rx_status_4\ ,
            status_3 => \UART_USB:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_USB:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_USB:Net_9\ ,
            status_3 => \UART_USB:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_USB:BUART:tx_status_2\ ,
            status_1 => \UART_USB:BUART:tx_fifo_empty\ ,
            status_0 => \UART_USB:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =BAT_CHRGn(0)_SYNC
        PORT MAP (
            in => Net_1252 ,
            out => Net_1252_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =BAT_FAULTn(0)_SYNC
        PORT MAP (
            in => Net_1251 ,
            out => Net_1251_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =CC_SCL(0)_SYNC
        PORT MAP (
            in => \I2C_COULOMB:Net_1109_0\ ,
            out => \I2C_COULOMB:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =CC_SDA(0)_SYNC
        PORT MAP (
            in => \I2C_COULOMB:Net_1109_1\ ,
            out => \I2C_COULOMB:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =CC_nALCC(0)_SYNC
        PORT MAP (
            in => Net_1253 ,
            out => Net_1253_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ITG_INT(0)_SYNC
        PORT MAP (
            in => Net_2138 ,
            out => Net_2138_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =PAN_ENCA(0)_SYNC
        PORT MAP (
            in => Net_1168 ,
            out => Net_1168_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =PAN_ENCB(0)_SYNC
        PORT MAP (
            in => Net_1169 ,
            out => Net_1169_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =PAN_MOT_FL(0)_SYNC
        PORT MAP (
            in => Net_2265 ,
            out => Net_2265_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =PSOC_RX(0)_SYNC
        PORT MAP (
            in => Net_376 ,
            out => Net_376_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =TILT_ENCA(0)_SYNC
        PORT MAP (
            in => Net_1782 ,
            out => Net_1782_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =TILT_ENCB(0)_SYNC
        PORT MAP (
            in => Net_1783 ,
            out => Net_1783_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =TILT_MOT_FL(0)_SYNC
        PORT MAP (
            in => Net_2266 ,
            out => Net_2266_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =nBUTTON_CCW(0)_SYNC
        PORT MAP (
            in => Net_678 ,
            out => Net_678_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =nBUTTON_CW(0)_SYNC
        PORT MAP (
            in => Net_677 ,
            out => Net_677_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =nBUTTON_PUSH(0)_SYNC
        PORT MAP (
            in => Net_1368 ,
            out => Net_1368_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Control_Reg_BUZ:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_BUZ:control_7\ ,
            control_6 => \Control_Reg_BUZ:control_6\ ,
            control_5 => \Control_Reg_BUZ:control_5\ ,
            control_4 => \Control_Reg_BUZ:control_4\ ,
            control_3 => \Control_Reg_BUZ:control_3\ ,
            control_2 => \Control_Reg_BUZ:control_2\ ,
            control_1 => \Control_Reg_BUZ:control_1\ ,
            control_0 => Net_989 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_LED:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_LED:control_7\ ,
            control_6 => \Control_Reg_LED:control_6\ ,
            control_5 => \Control_Reg_LED:control_5\ ,
            control_4 => \Control_Reg_LED:control_4\ ,
            control_3 => Net_693 ,
            control_2 => Net_1266 ,
            control_1 => Net_426 ,
            control_0 => Net_492 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_LORA:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_LORA:control_7\ ,
            control_6 => \Control_Reg_LORA:control_6\ ,
            control_5 => \Control_Reg_LORA:control_5\ ,
            control_4 => \Control_Reg_LORA:control_4\ ,
            control_3 => \Control_Reg_LORA:control_3\ ,
            control_2 => \Control_Reg_LORA:control_2\ ,
            control_1 => \Control_Reg_LORA:control_1\ ,
            control_0 => Net_2701 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_LORA_RESET:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_LORA_RESET:control_7\ ,
            control_6 => \Control_Reg_LORA_RESET:control_6\ ,
            control_5 => \Control_Reg_LORA_RESET:control_5\ ,
            control_4 => \Control_Reg_LORA_RESET:control_4\ ,
            control_3 => \Control_Reg_LORA_RESET:control_3\ ,
            control_2 => \Control_Reg_LORA_RESET:control_2\ ,
            control_1 => \Control_Reg_LORA_RESET:control_1\ ,
            control_0 => Net_2698 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_MOTOR:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_MOTOR:control_7\ ,
            control_6 => \Control_Reg_MOTOR:control_6\ ,
            control_5 => \Control_Reg_MOTOR:control_5\ ,
            control_4 => \Control_Reg_MOTOR:control_4\ ,
            control_3 => \Control_Reg_MOTOR:control_3\ ,
            control_2 => \Control_Reg_MOTOR:control_2\ ,
            control_1 => \Control_Reg_MOTOR:control_1\ ,
            control_0 => Net_1020 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_SYS:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_SYS:control_7\ ,
            control_6 => \Control_Reg_SYS:control_6\ ,
            control_5 => \Control_Reg_SYS:control_5\ ,
            control_4 => \Control_Reg_SYS:control_4\ ,
            control_3 => \Control_Reg_SYS:control_3\ ,
            control_2 => Net_547 ,
            control_1 => Net_535 ,
            control_0 => Net_533 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_WS:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_WS:control_7\ ,
            control_6 => \Control_Reg_WS:control_6\ ,
            control_5 => \Control_Reg_WS:control_5\ ,
            control_4 => \Control_Reg_WS:control_4\ ,
            control_3 => \Control_Reg_WS:control_3\ ,
            control_2 => \Control_Reg_WS:control_2\ ,
            control_1 => \Control_Reg_WS:control_1\ ,
            control_0 => Net_2643 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\QuadDec_PAN:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => CLK_20MHz ,
            control_7 => \QuadDec_PAN:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_PAN:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_PAN:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_PAN:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_PAN:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_PAN:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_PAN:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_PAN:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_TILT:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => CLK_20MHz ,
            control_7 => \QuadDec_TILT:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_TILT:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_TILT:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_TILT:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_TILT:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_TILT:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_TILT:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_TILT:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_USB:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_USB:Net_9\ ,
            load => \UART_USB:BUART:rx_counter_load\ ,
            count_6 => \UART_USB:BUART:rx_count_6\ ,
            count_5 => \UART_USB:BUART:rx_count_5\ ,
            count_4 => \UART_USB:BUART:rx_count_4\ ,
            count_3 => \UART_USB:BUART:rx_count_3\ ,
            count_2 => \UART_USB:BUART:rx_count_2\ ,
            count_1 => \UART_USB:BUART:rx_count_1\ ,
            count_0 => \UART_USB:BUART:rx_count_0\ ,
            tc => \UART_USB:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\WaveDAC8:Wave1_DMA\
        PORT MAP (
            dmareq => \WaveDAC8:Net_183\ ,
            termin => zero ,
            termout => Net_2645 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\WaveDAC8:Wave2_DMA\
        PORT MAP (
            dmareq => \WaveDAC8:Net_107\ ,
            termin => zero ,
            termout => Net_2646 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_388 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\I2C_COULOMB:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_COULOMB:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\QuadDec_PAN:isr\
        PORT MAP (
            interrupt => Net_1171 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\QuadDec_TILT:isr\
        PORT MAP (
            interrupt => Net_1788 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_BUTTON
        PORT MAP (
            interrupt => Net_1368 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =isr_CLU_EXEC
        PORT MAP (
            interrupt => CLK_100Hz_local );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_CTRL
        PORT MAP (
            interrupt => CLK_1500Hz_local );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_EVENTS_IDENTIF
        PORT MAP (
            interrupt => CLK_100Hz_local );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_FAULT_CTRL
        PORT MAP (
            interrupt => CLK_25Hz );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_LIMIT_CTRL
        PORT MAP (
            interrupt => CLK_100Hz_local );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_TORQUESTAT
        PORT MAP (
            interrupt => Net_2785 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_Ticks
        PORT MAP (
            interrupt => CLK_100Hz_local );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    5 :    3 :    8 :  62.50%
Analog clock dividers         :    2 :    2 :    4 :  50.00%
Pins                          :   58 :   14 :   72 :  80.56%
UDB Macrocells                :   90 :  102 :  192 :  46.88%
UDB Unique Pterms             :  145 :  239 :  384 :  37.76%
UDB Total Pterms              :  167 :      :      : 
UDB Datapath Cells            :    7 :   17 :   24 :  29.17%
UDB Status Cells              :   13 :   11 :   24 :  54.17%
             Status Registers :    3 
            StatusI Registers :    6 
                   Sync Cells :   16 (in 4 status cells)
UDB Control Cells             :   10 :   14 :   24 :  41.67%
            Control Registers :    9 
                 Count7 Cells :    1 
DMA Channels                  :    2 :   22 :   24 :   8.33%
Interrupts                    :   12 :   20 :   32 :  37.50%
DSM Fixed Blocks              :    1 :    0 :    1 : 100.00%
VIDAC Fixed Blocks            :    2 :    2 :    4 :  50.00%
SC Fixed Blocks               :    1 :    3 :    4 :  25.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    1 :    3 :    4 :  25.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    1 :    0 :    1 : 100.00%
I2C Fixed Blocks              :    1 :    0 :    1 : 100.00%
Timer Fixed Blocks            :    3 :    1 :    4 :  75.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.447ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.563ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(15)][IoId=(2)] : ADXL_ST(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : ADXL_X(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : ADXL_Y(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : ADXL_Z(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : ANAPOS_OUTPUT(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : ASTIM_OUTPUT(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : BAT_CHRGn(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : BAT_FAULTn(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : BUZ(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : CC_SCL(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : CC_SDA(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : CC_nALCC(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : DEBUG_LED(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : HOME_PAN(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : HOME_TILT(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : IMU_UM7_RX(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : IMU_UM7_TX(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : ITG_CS_NEW(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : ITG_INT(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : LED_FAULT(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : LED_OK(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : LED_WIFI_FAULT(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED_WIFI_OK(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : LORA_CTSn(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : LORA_RESET_SETB(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : LORA_RTSn(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : LORA_RX(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : LORA_SETA(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : LORA_TX(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : MOT_SLEEPn(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : OLED_4D_RX(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : OLED_4D_TX(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : PAN_ENCA(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : PAN_ENCB(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : PAN_MOT_FL(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : PAN_MOT_IN1(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : PAN_MOT_IN2(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : PSOC_RX(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : PSOC_TX(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : SENSE_IPAN(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : SENSE_ITILT(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : SENSE_VCC(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : TILT_ENCA(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : TILT_ENCB(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : TILT_MOT_FL(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : TILT_MOT_IN1(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : TILT_MOT_IN2(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : V3_nSHDN(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : V5_PHER_nSHDN(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : VREF(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : nBUTTON_CCW(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : nBUTTON_CW(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : nBUTTON_PUSH(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
SC[2]@[FFB(SC,2)] : \PGA_ASTIM:SC\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC8_ANAPOS:viDAC8\
OpAmp[2]@[FFB(OpAmp,2)] : \WaveDAC8:BuffAmp:ABuf\ (OPAMP-GPIO)
VIDAC[3]@[FFB(VIDAC,3)] : \WaveDAC8:VDAC8:viDAC8\
IO_0@[IOP=(0)][IoId=(0)] : Dedicated_Output (OPAMP-GPIO)
Log: apr.M0058: The analog placement iterative improvement is 32% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 66% done. (App=cydsfit)
Analog Placement Results:
IO_2@[IOP=(15)][IoId=(2)] : ADXL_ST(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : ADXL_X(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : ADXL_Y(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : ADXL_Z(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : ANAPOS_OUTPUT(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : ASTIM_OUTPUT(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : BAT_CHRGn(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : BAT_FAULTn(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : BUZ(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : CC_SCL(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : CC_SDA(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : CC_nALCC(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : DEBUG_LED(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : HOME_PAN(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : HOME_TILT(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : IMU_UM7_RX(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : IMU_UM7_TX(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : ITG_CS_NEW(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : ITG_INT(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : LED_FAULT(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : LED_OK(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : LED_WIFI_FAULT(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED_WIFI_OK(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : LORA_CTSn(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : LORA_RESET_SETB(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : LORA_RTSn(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : LORA_RX(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : LORA_SETA(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : LORA_TX(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : MOT_SLEEPn(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : OLED_4D_RX(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : OLED_4D_TX(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : PAN_ENCA(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : PAN_ENCB(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : PAN_MOT_FL(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : PAN_MOT_IN1(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : PAN_MOT_IN2(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : PSOC_RX(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : PSOC_TX(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : SENSE_IPAN(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : SENSE_ITILT(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : SENSE_VCC(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : TILT_ENCA(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : TILT_ENCB(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : TILT_MOT_FL(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : TILT_MOT_IN1(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : TILT_MOT_IN2(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : V3_nSHDN(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : V5_PHER_nSHDN(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : VREF(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : nBUTTON_CCW(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : nBUTTON_CW(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : nBUTTON_PUSH(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
SC[2]@[FFB(SC,2)] : \PGA_ASTIM:SC\
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC8_ANAPOS:viDAC8\
OpAmp[2]@[FFB(OpAmp,2)] : \WaveDAC8:BuffAmp:ABuf\ (OPAMP-GPIO)
VIDAC[2]@[FFB(VIDAC,2)] : \WaveDAC8:VDAC8:viDAC8\
IO_0@[IOP=(0)][IoId=(0)] : Dedicated_Output (OPAMP-GPIO)

Analog Placement phase: Elapsed time ==> 5s.059ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "\WaveDAC8:BuffAmp:Net_29\" overuses wire "AGL[4]"
Net "\ADC:Net_520\" overuses wire "AGL[1]"
Net "\ADC:Net_520\" overuses wire "AGL[1]"
Net "\WaveDAC8:Net_189\" overuses wire "AGL[5]"
Net "AmuxEye::AMuxSeq" overuses wire "AGL[1]"
Net "AmuxEye::AMuxSeq" overuses wire "AGL[5]"
Net "AmuxEye::AMuxSeq" overuses wire "AGL[4]"
Net "\ADC:Net_520\" overuses wire "AGL[1]"
Net "\ADC:Net_520\" overuses wire "AGL[7]"
Net "AmuxEye::AMuxSeq" overuses wire "AGL[1]"
Net "AmuxEye::AMuxSeq" overuses wire "AGL[7]"
Net "\ADC:Net_520\" overuses wire "AGL[1]"
Net "AmuxEye::AMuxSeq" overuses wire "AGL[1]"
Net "\WaveDAC8:BuffAmp:Net_29\" overuses wire "amuxbusL"
Net "AmuxEye::AMuxSeq" overuses wire "amuxbusL"
Analog Routing phase: Elapsed time ==> 0s.151ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_216 {
    dsm_0_vplus
  }
  Net: Net_786 {
    p0_3
  }
  Net: Net_785 {
    p0_2
  }
  Net: Net_40 {
    p6_0
  }
  Net: Net_41 {
    p0_4
  }
  Net: Net_42 {
    p0_6
  }
  Net: Net_43 {
    p0_5
  }
  Net: HOME_PAN_ABSV {
    p15_5
  }
  Net: HOME_TILT_ABSV {
    p15_4
  }
  Net: \WaveDAC8:BuffAmp:Net_29\ {
    p0_0
    agl4_x_p0_0
    agl4
    agl4_x_sc_2_vin
    sc_2_vin
    opamp_2_vminus_x_p0_0
    opamp_2_vminus
  }
  Net: Net_1463 {
    vidac_1_vout
    agr1_x_vidac_1_vout
    agr1
    agr1_x_p1_5
    p1_5
  }
  Net: Net_1386 {
    sc_2_vout
    agl2_x_sc_2_vout
    agl2
    agl2_x_p6_2
    p6_2
  }
  Net: \ADC:Net_520\ {
    sc_2_vref
    agl1_x_sc_2_vref
    agl1
    agl1_x_p6_1
    p6_1
    agl3_x_sc_2_vref
    agl3
    agl3_x_dsm_0_vminus
    dsm_0_vminus
  }
  Net: \ADC:Net_573\ {
  }
  Net: \ADC:Net_41\ {
  }
  Net: \ADC:Net_109\ {
  }
  Net: \ADC:Net_677\ {
  }
  Net: \VDAC8_ANAPOS:Net_77\ {
  }
  Net: \WaveDAC8:Net_189\ {
    vidac_2_vout
    abusl2_x_vidac_2_vout
    abusl2
    abusl2_x_opamp_2_vplus
    opamp_2_vplus
  }
  Net: \WaveDAC8:VDAC8:Net_77\ {
  }
  Net: AmuxNet::AMuxSeq {
    dsm_0_vplus
    amuxbusl_x_dsm_0_vplus
    amuxbusl
    amuxbusl_x_p15_5
    amuxbusl_x_p0_4
    agl0_x_dsm_0_vplus
    agl0
    agl0_x_p15_4
    agl7_x_dsm_0_vplus
    agl7
    agl7_x_p0_3
    agl5_x_dsm_0_vplus
    agl5
    agl5_x_p0_5
    agl6_x_dsm_0_vplus
    agl6
    agl6_x_p0_2
    agl0_x_p6_0
    agl6_x_p0_6
    agl4_x_dsm_0_vplus
    p15_5
    p0_4
    p15_4
    p0_3
    p0_5
    p0_2
    p6_0
    p0_6
  }
}
Map of item to net {
  p0_0                                             -> \WaveDAC8:BuffAmp:Net_29\
  agl4_x_p0_0                                      -> \WaveDAC8:BuffAmp:Net_29\
  agl4                                             -> \WaveDAC8:BuffAmp:Net_29\
  agl4_x_sc_2_vin                                  -> \WaveDAC8:BuffAmp:Net_29\
  sc_2_vin                                         -> \WaveDAC8:BuffAmp:Net_29\
  opamp_2_vminus_x_p0_0                            -> \WaveDAC8:BuffAmp:Net_29\
  opamp_2_vminus                                   -> \WaveDAC8:BuffAmp:Net_29\
  vidac_1_vout                                     -> Net_1463
  agr1_x_vidac_1_vout                              -> Net_1463
  agr1                                             -> Net_1463
  agr1_x_p1_5                                      -> Net_1463
  p1_5                                             -> Net_1463
  sc_2_vout                                        -> Net_1386
  agl2_x_sc_2_vout                                 -> Net_1386
  agl2                                             -> Net_1386
  agl2_x_p6_2                                      -> Net_1386
  p6_2                                             -> Net_1386
  sc_2_vref                                        -> \ADC:Net_520\
  agl1_x_sc_2_vref                                 -> \ADC:Net_520\
  agl1                                             -> \ADC:Net_520\
  agl1_x_p6_1                                      -> \ADC:Net_520\
  p6_1                                             -> \ADC:Net_520\
  agl3_x_sc_2_vref                                 -> \ADC:Net_520\
  agl3                                             -> \ADC:Net_520\
  agl3_x_dsm_0_vminus                              -> \ADC:Net_520\
  dsm_0_vminus                                     -> \ADC:Net_520\
  vidac_2_vout                                     -> \WaveDAC8:Net_189\
  abusl2_x_vidac_2_vout                            -> \WaveDAC8:Net_189\
  abusl2                                           -> \WaveDAC8:Net_189\
  abusl2_x_opamp_2_vplus                           -> \WaveDAC8:Net_189\
  opamp_2_vplus                                    -> \WaveDAC8:Net_189\
  dsm_0_vplus                                      -> Net_216
  p0_3                                             -> Net_786
  p0_2                                             -> Net_785
  p6_0                                             -> Net_40
  p0_4                                             -> Net_41
  p0_6                                             -> Net_42
  p0_5                                             -> Net_43
  p15_5                                            -> HOME_PAN_ABSV
  p15_4                                            -> HOME_TILT_ABSV
  amuxbusl_x_dsm_0_vplus                           -> AmuxNet::AMuxSeq
  amuxbusl                                         -> AmuxNet::AMuxSeq
  amuxbusl_x_p15_5                                 -> AmuxNet::AMuxSeq
  amuxbusl_x_p0_4                                  -> AmuxNet::AMuxSeq
  agl0_x_dsm_0_vplus                               -> AmuxNet::AMuxSeq
  agl0                                             -> AmuxNet::AMuxSeq
  agl0_x_p15_4                                     -> AmuxNet::AMuxSeq
  agl7_x_dsm_0_vplus                               -> AmuxNet::AMuxSeq
  agl7                                             -> AmuxNet::AMuxSeq
  agl7_x_p0_3                                      -> AmuxNet::AMuxSeq
  agl5_x_dsm_0_vplus                               -> AmuxNet::AMuxSeq
  agl5                                             -> AmuxNet::AMuxSeq
  agl5_x_p0_5                                      -> AmuxNet::AMuxSeq
  agl6_x_dsm_0_vplus                               -> AmuxNet::AMuxSeq
  agl6                                             -> AmuxNet::AMuxSeq
  agl6_x_p0_2                                      -> AmuxNet::AMuxSeq
  agl0_x_p6_0                                      -> AmuxNet::AMuxSeq
  agl6_x_p0_6                                      -> AmuxNet::AMuxSeq
  agl4_x_dsm_0_vplus                               -> AmuxNet::AMuxSeq
}
Mux Info {
  Mux: AMuxSeq {
     Mouth: Net_216
     Guts:  AmuxNet::AMuxSeq
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_786
      Outer: agl7_x_p0_3
      Inner: agl7_x_dsm_0_vplus
      Path {
        p0_3
        agl7_x_p0_3
        agl7
        agl7_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_785
      Outer: agl6_x_p0_2
      Inner: __open__
      Path {
        p0_2
        agl6_x_p0_2
        agl6
        agl6_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_40
      Outer: agl0_x_p6_0
      Inner: __open__
      Path {
        p6_0
        agl0_x_p6_0
        agl0
        agl0_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_41
      Outer: amuxbusl_x_p0_4
      Inner: __open__
      Path {
        p0_4
        amuxbusl_x_p0_4
        amuxbusl
        amuxbusl_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 4 {
      Net:   Net_42
      Outer: agl6_x_p0_6
      Inner: __open__
      Path {
        p0_6
        agl6_x_p0_6
        agl6
        agl6_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 5 {
      Net:   Net_43
      Outer: agl5_x_p0_5
      Inner: agl5_x_dsm_0_vplus
      Path {
        p0_5
        agl5_x_p0_5
        agl5
        agl5_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 6 {
      Net:   HOME_PAN_ABSV
      Outer: amuxbusl_x_p15_5
      Inner: __open__
      Path {
        p15_5
        amuxbusl_x_p15_5
        amuxbusl
        amuxbusl_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 7 {
      Net:   HOME_TILT_ABSV
      Outer: agl0_x_p15_4
      Inner: __open__
      Path {
        p15_4
        agl0_x_p15_4
        agl0
        agl0_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 8 {
      Net:   \WaveDAC8:BuffAmp:Net_29\
      Outer: agl4_x_dsm_0_vplus
      Inner: __open__
      Path {
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   33 :   15 :   48 :  68.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.55
                   Pterms :            4.88
               Macrocells :            2.73
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.323ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1308, final cost is 1308 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         17 :       8.41 :       5.29
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_USB:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_USB:BUART:tx_state_1\ * \UART_USB:BUART:tx_state_0\ * 
              \UART_USB:BUART:tx_bitclk\
            + \UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_2\ * 
              \UART_USB:BUART:tx_bitclk\ * !\UART_USB:BUART:tx_counter_dp\
            + \UART_USB:BUART:tx_state_0\ * !\UART_USB:BUART:tx_state_2\ * 
              \UART_USB:BUART:tx_bitclk\
        );
        Output = \UART_USB:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_USB:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_0\ * 
              \UART_USB:BUART:tx_state_2\ * \UART_USB:BUART:tx_bitclk\
            + \UART_USB:BUART:tx_state_1\ * \UART_USB:BUART:tx_state_0\ * 
              \UART_USB:BUART:tx_bitclk\
            + \UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_2\ * 
              \UART_USB:BUART:tx_bitclk\ * !\UART_USB:BUART:tx_counter_dp\
        );
        Output = \UART_USB:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_USB:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_0\ * 
              \UART_USB:BUART:tx_fifo_empty\ * \UART_USB:BUART:tx_state_2\ * 
              \UART_USB:BUART:tx_bitclk\
        );
        Output = \UART_USB:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_USB:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_0\ * 
              !\UART_USB:BUART:tx_fifo_empty\ * !\UART_USB:BUART:tx_state_2\
            + !\UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_0\ * 
              !\UART_USB:BUART:tx_fifo_empty\ * \UART_USB:BUART:tx_bitclk\
            + \UART_USB:BUART:tx_state_1\ * \UART_USB:BUART:tx_state_0\ * 
              \UART_USB:BUART:tx_fifo_empty\ * \UART_USB:BUART:tx_bitclk\
            + \UART_USB:BUART:tx_state_0\ * !\UART_USB:BUART:tx_state_2\ * 
              \UART_USB:BUART:tx_bitclk\
        );
        Output = \UART_USB:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1105, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2206
        );
        Output = Net_1105 (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =BAT_CHRGn(0)_SYNC
    PORT MAP (
        in => Net_1252 ,
        out => Net_1252_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =TILT_MOT_FL(0)_SYNC
    PORT MAP (
        in => Net_2266 ,
        out => Net_2266_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1297, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_989 * CLK_1500Hz_local
        );
        Output = Net_1297 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1802, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2199
        );
        Output = Net_1802 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\WaveDAC8:Net_134\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\WaveDAC8:Net_279\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2643
        );
        Output = \WaveDAC8:Net_134\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\WaveDAC8:Net_183\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\WaveDAC8:Net_134\ * \WaveDAC8:Net_279_local\
        );
        Output = \WaveDAC8:Net_183\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_PAN:bQuadDec:quad_A_filt\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1168_SYNCOUT
        );
        Output = \QuadDec_PAN:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\WaveDAC8:Net_107\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \WaveDAC8:Net_134\ * \WaveDAC8:Net_279_local\
        );
        Output = \WaveDAC8:Net_107\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\Control_Reg_WS:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_WS:control_7\ ,
        control_6 => \Control_Reg_WS:control_6\ ,
        control_5 => \Control_Reg_WS:control_5\ ,
        control_4 => \Control_Reg_WS:control_4\ ,
        control_3 => \Control_Reg_WS:control_3\ ,
        control_2 => \Control_Reg_WS:control_2\ ,
        control_1 => \Control_Reg_WS:control_1\ ,
        control_0 => Net_2643 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =PAN_ENCA(0)_SYNC
    PORT MAP (
        in => Net_1168 ,
        out => Net_1168_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =PAN_ENCB(0)_SYNC
    PORT MAP (
        in => Net_1169 ,
        out => Net_1169_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =TILT_ENCB(0)_SYNC
    PORT MAP (
        in => Net_1783 ,
        out => Net_1783_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =CC_nALCC(0)_SYNC
    PORT MAP (
        in => Net_1253 ,
        out => Net_1253_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_USB:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_0\ * 
              !\UART_USB:BUART:tx_state_2\
            + !\UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_0\ * 
              \UART_USB:BUART:tx_bitclk\
        );
        Output = \UART_USB:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_USB:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:tx_bitclk_dp\
        );
        Output = \UART_USB:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_USB:BUART:txn\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_USB:BUART:txn\ * \UART_USB:BUART:tx_state_1\ * 
              !\UART_USB:BUART:tx_bitclk\
            + \UART_USB:BUART:txn\ * \UART_USB:BUART:tx_state_2\
            + !\UART_USB:BUART:tx_state_1\ * \UART_USB:BUART:tx_state_0\ * 
              !\UART_USB:BUART:tx_shift_out\ * !\UART_USB:BUART:tx_state_2\
            + !\UART_USB:BUART:tx_state_1\ * \UART_USB:BUART:tx_state_0\ * 
              !\UART_USB:BUART:tx_state_2\ * !\UART_USB:BUART:tx_bitclk\
            + \UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_0\ * 
              !\UART_USB:BUART:tx_shift_out\ * !\UART_USB:BUART:tx_state_2\ * 
              \UART_USB:BUART:tx_bitclk\ * \UART_USB:BUART:tx_counter_dp\
        );
        Output = \UART_USB:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_USB:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_USB:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_2785, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (CLK_100Hz) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_2785 * !\FreqDiv_TORQUESTAT:not_last_reset\
            + !Net_2785 * \FreqDiv_TORQUESTAT:count_4\ * 
              \FreqDiv_TORQUESTAT:count_3\ * \FreqDiv_TORQUESTAT:count_2\ * 
              \FreqDiv_TORQUESTAT:count_1\ * \FreqDiv_TORQUESTAT:count_0\
            + Net_2785 * \FreqDiv_TORQUESTAT:not_last_reset\ * 
              !\FreqDiv_TORQUESTAT:count_4\ * \FreqDiv_TORQUESTAT:count_3\ * 
              \FreqDiv_TORQUESTAT:count_2\ * \FreqDiv_TORQUESTAT:count_1\ * 
              \FreqDiv_TORQUESTAT:count_0\
        );
        Output = Net_2785 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_TORQUESTAT:count_4\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_100Hz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_TORQUESTAT:not_last_reset\ * 
              \FreqDiv_TORQUESTAT:count_3\ * \FreqDiv_TORQUESTAT:count_2\ * 
              \FreqDiv_TORQUESTAT:count_1\ * \FreqDiv_TORQUESTAT:count_0\
        );
        Output = \FreqDiv_TORQUESTAT:count_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_TORQUESTAT:count_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_100Hz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_TORQUESTAT:not_last_reset\ * 
              \FreqDiv_TORQUESTAT:count_2\ * \FreqDiv_TORQUESTAT:count_1\ * 
              \FreqDiv_TORQUESTAT:count_0\
        );
        Output = \FreqDiv_TORQUESTAT:count_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_TORQUESTAT:count_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_100Hz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_TORQUESTAT:not_last_reset\ * 
              \FreqDiv_TORQUESTAT:count_1\ * \FreqDiv_TORQUESTAT:count_0\
        );
        Output = \FreqDiv_TORQUESTAT:count_2\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_USB:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_USB:Net_9\ ,
        cs_addr_2 => \UART_USB:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_USB:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_USB:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_USB:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_USB:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_USB:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_USB:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_USB:Net_9\ ,
        status_3 => \UART_USB:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_USB:BUART:tx_status_2\ ,
        status_1 => \UART_USB:BUART:tx_fifo_empty\ ,
        status_0 => \UART_USB:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_PAN:Net_1203\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
            + \QuadDec_PAN:Net_1203_split\
        );
        Output = \QuadDec_PAN:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_PAN:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_PAN:Net_1260\ * \QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * \QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:Net_1260\ * \QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * \QuadDec_PAN:bQuadDec:state_1\
            + !\QuadDec_PAN:Net_1260\ * \QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              \QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
            + \QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              !\QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
        );
        Output = \QuadDec_PAN:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_PAN:bQuadDec:quad_B_filt\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1169_SYNCOUT
        );
        Output = \QuadDec_PAN:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_PAN:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_PAN:Net_1260\ * !\QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              !\QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * \QuadDec_PAN:bQuadDec:state_1\ * 
              \QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:Net_1260\ * !\QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * \QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:Net_1260\ * \QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              !\QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              \QuadDec_PAN:bQuadDec:state_0\
            + \QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
        );
        Output = \QuadDec_PAN:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_TILT:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1783_SYNCOUT
        );
        Output = \QuadDec_TILT:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_USB:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:tx_bitclk_dp\
        );
        Output = \UART_USB:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_USB:Net_9\ ,
        cs_addr_0 => \UART_USB:BUART:counter_load_not\ ,
        cl0_comb => \UART_USB:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART_USB:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\Status_Reg_MOTORS:sts:sts_reg\
    PORT MAP (
        status_1 => Net_2266_SYNCOUT ,
        status_0 => Net_2265_SYNCOUT );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\Control_Reg_BUZ:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_BUZ:control_7\ ,
        control_6 => \Control_Reg_BUZ:control_6\ ,
        control_5 => \Control_Reg_BUZ:control_5\ ,
        control_4 => \Control_Reg_BUZ:control_4\ ,
        control_3 => \Control_Reg_BUZ:control_3\ ,
        control_2 => \Control_Reg_BUZ:control_2\ ,
        control_1 => \Control_Reg_BUZ:control_1\ ,
        control_0 => Net_989 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=5)
        Properties               : 
        {
        }
}

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_PAN:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_PAN:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_PAN:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_PAN:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_PAN:Net_530\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_PAN:Net_1275\ * \QuadDec_PAN:Net_1251\ * 
              !\QuadDec_PAN:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_PAN:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_PAN:Net_611\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_PAN:Net_1275\ * !\QuadDec_PAN:Net_1251\ * 
              !\QuadDec_PAN:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_PAN:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_TILT:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_TILT:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_PAN:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_PAN:Net_1260\ * 
              !\QuadDec_PAN:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_PAN:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec_PAN:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_PAN:Net_1275\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_PAN:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_PAN:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec_PAN:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_PAN:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_PAN:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_PAN:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_PAN:Net_1260\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_PAN:Net_1260\ * !\QuadDec_PAN:bQuadDec:error\
            + !\QuadDec_PAN:Net_1260\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
        );
        Output = \QuadDec_PAN:Net_1260\ (fanout=10)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_PAN:bQuadDec:Stsreg\
    PORT MAP (
        clock => CLK_20MHz ,
        status_3 => \QuadDec_PAN:bQuadDec:error\ ,
        status_2 => \QuadDec_PAN:Net_1260\ ,
        status_1 => \QuadDec_PAN:Net_611\ ,
        status_0 => \QuadDec_PAN:Net_530\ ,
        interrupt => Net_1171 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_MOTOR:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_MOTOR:control_7\ ,
        control_6 => \Control_Reg_MOTOR:control_6\ ,
        control_5 => \Control_Reg_MOTOR:control_5\ ,
        control_4 => \Control_Reg_MOTOR:control_4\ ,
        control_3 => \Control_Reg_MOTOR:control_3\ ,
        control_2 => \Control_Reg_MOTOR:control_2\ ,
        control_1 => \Control_Reg_MOTOR:control_1\ ,
        control_0 => Net_1020 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_PAN:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_PAN:Net_1203\
        );
        Output = \QuadDec_PAN:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_PAN:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_PAN:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_PAN:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_PAN:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_PAN:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_PAN:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_PAN:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_PAN:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_PAN:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_PAN:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_PAN:Net_1203\
        );
        Output = \QuadDec_PAN:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_PAN:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_PAN:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec_PAN:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_PAN:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_PAN:Cnt16:CounterUDB:underflow\ * 
              !\QuadDec_PAN:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_PAN:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => CLK_20MHz ,
        cs_addr_2 => \QuadDec_PAN:Net_1251\ ,
        cs_addr_1 => \QuadDec_PAN:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_PAN:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_PAN:Cnt16:CounterUDB:underflow\ ,
        f0_comb => \QuadDec_PAN:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_PAN:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_PAN:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_PAN:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_PAN:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        reset => \QuadDec_PAN:Net_1260\ ,
        clock => CLK_20MHz ,
        status_6 => \QuadDec_PAN:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_PAN:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_PAN:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_PAN:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_PAN:Cnt16:CounterUDB:underflow\ ,
        status_0 => \QuadDec_PAN:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_PAN:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => CLK_20MHz ,
        control_7 => \QuadDec_PAN:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_PAN:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_PAN:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_PAN:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_PAN:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_PAN:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_PAN:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_PAN:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=CLK_25Hz, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (CLK_100Hz) => Global
            Clock Enable: PosEdge(cydff_1)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = CLK_25Hz (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_PAN:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_PAN:Net_1260\ * \QuadDec_PAN:Net_1203\ * 
              \QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:Net_1260\ * !\QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              !\QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              \QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:Net_1260\ * !\QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              !\QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * \QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:Net_1260\ * !\QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * \QuadDec_PAN:bQuadDec:state_1\ * 
              \QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:Net_1260\ * \QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              !\QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * \QuadDec_PAN:bQuadDec:state_1\ * 
              \QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:Net_1260\ * \QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              \QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:Net_1260\ * \QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * \QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
            + \QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              !\QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
        );
        Output = \QuadDec_PAN:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ZERO__, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_TILT:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_TILT:Net_1260\ * 
              !\QuadDec_TILT:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_TILT:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec_TILT:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_TILT:Net_1275\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_TILT:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_TILT:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec_TILT:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_TILT:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_TILT:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_TILT:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_USB:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_USB:Net_9\ ,
        status_5 => \UART_USB:BUART:rx_status_5\ ,
        status_4 => \UART_USB:BUART:rx_status_4\ ,
        status_3 => \UART_USB:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_TILT:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec_TILT:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_TILT:Net_1251\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_TILT:Net_1251\ * !\QuadDec_TILT:Net_1260\ * 
              !\QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
            + \QuadDec_TILT:Net_1251\ * !\QuadDec_TILT:Net_1260\ * 
              \QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              \QuadDec_TILT:bQuadDec:state_0\
            + \QuadDec_TILT:Net_1251\ * !\QuadDec_TILT:Net_1260\ * 
              !\QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              \QuadDec_TILT:bQuadDec:state_1\
            + \QuadDec_TILT:Net_1251_split\
        );
        Output = \QuadDec_TILT:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_TILT:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:Cnt16:CounterUDB:underflow\ * 
              !\QuadDec_TILT:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_TILT:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_TILT:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_TILT:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_TILT:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_TILT:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_TILT:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_TILT:Net_530\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:Net_1275\ * \QuadDec_TILT:Net_1251\ * 
              !\QuadDec_TILT:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_TILT:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_TILT:Net_611\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:Net_1275\ * !\QuadDec_TILT:Net_1251\ * 
              !\QuadDec_TILT:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_TILT:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_TILT:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        reset => \QuadDec_TILT:Net_1260\ ,
        clock => CLK_20MHz ,
        status_6 => \QuadDec_TILT:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_TILT:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_TILT:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_TILT:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_TILT:Cnt16:CounterUDB:underflow\ ,
        status_0 => \QuadDec_TILT:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_LED:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_LED:control_7\ ,
        control_6 => \Control_Reg_LED:control_6\ ,
        control_5 => \Control_Reg_LED:control_5\ ,
        control_4 => \Control_Reg_LED:control_4\ ,
        control_3 => Net_693 ,
        control_2 => Net_1266 ,
        control_1 => Net_426 ,
        control_0 => Net_492 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_TILT:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_TILT:Net_1251\ * !\QuadDec_TILT:Net_1260\ * 
              \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\
            + \QuadDec_TILT:Net_1251\ * !\QuadDec_TILT:Net_1260\ * 
              \QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
            + \QuadDec_TILT:Net_1251\ * !\QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
            + \QuadDec_TILT:Net_1251\ * \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:Net_1260\ * !\QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              \QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:Net_1260\ * \QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              \QuadDec_TILT:bQuadDec:state_1\ * 
              \QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:Net_1260\ * \QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              \QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
        );
        Output = \QuadDec_TILT:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=cydff_1, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (CLK_100Hz) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_TILT:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_TILT:Net_1260\ * \QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              \QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:Net_1260\ * \QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              \QuadDec_TILT:bQuadDec:state_1\
            + !\QuadDec_TILT:Net_1260\ * \QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              \QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
            + \QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
        );
        Output = \QuadDec_TILT:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_TILT:Net_1260\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_TILT:Net_1260\ * !\QuadDec_TILT:bQuadDec:error\
            + !\QuadDec_TILT:Net_1260\ * !\QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
        );
        Output = \QuadDec_TILT:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_USB:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:tx_fifo_notfull\
        );
        Output = \UART_USB:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => CLK_20MHz ,
        cs_addr_2 => \QuadDec_TILT:Net_1251\ ,
        cs_addr_1 => \QuadDec_TILT:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_TILT:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_TILT:Cnt16:CounterUDB:underflow\ ,
        f0_comb => \QuadDec_TILT:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_TILT:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_TILT:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_TILT:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\

synccell: Name =TILT_ENCA(0)_SYNC
    PORT MAP (
        in => Net_1782 ,
        out => Net_1782_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =PAN_MOT_FL(0)_SYNC
    PORT MAP (
        in => Net_2265 ,
        out => Net_2265_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_TILT:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_TILT:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_TILT:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_TILT:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_TILT:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_TILT:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_TILT:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_TILT:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_TILT:bQuadDec:quad_A_filt\
            + \QuadDec_TILT:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_TILT:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_TILT:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_TILT:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_TILT:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1861, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:txn\
        );
        Output = Net_1861 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_TILT:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1782_SYNCOUT
        );
        Output = \QuadDec_TILT:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =CC_SCL(0)_SYNC
    PORT MAP (
        in => \I2C_COULOMB:Net_1109_0\ ,
        out => \I2C_COULOMB:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =CC_SDA(0)_SYNC
    PORT MAP (
        in => \I2C_COULOMB:Net_1109_1\ ,
        out => \I2C_COULOMB:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_PAN:Net_1251\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_PAN:Net_1251\ * !\QuadDec_PAN:Net_1260\ * 
              !\QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_0\
            + \QuadDec_PAN:Net_1251\ * !\QuadDec_PAN:Net_1260\ * 
              \QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * \QuadDec_PAN:bQuadDec:state_0\
            + \QuadDec_PAN:Net_1251\ * !\QuadDec_PAN:Net_1260\ * 
              !\QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * \QuadDec_PAN:bQuadDec:state_1\
            + \QuadDec_PAN:Net_1251_split\
        );
        Output = \QuadDec_PAN:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_PAN:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_PAN:Net_1260\ * \QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * \QuadDec_PAN:bQuadDec:state_1\
            + !\QuadDec_PAN:Net_1260\ * \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * \QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:Net_1260\ * \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              \QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
        );
        Output = \QuadDec_PAN:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_PAN:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_PAN:Net_1251\ * !\QuadDec_PAN:Net_1260\ * 
              \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\
            + \QuadDec_PAN:Net_1251\ * !\QuadDec_PAN:Net_1260\ * 
              \QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
            + \QuadDec_PAN:Net_1251\ * !\QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
            + \QuadDec_PAN:Net_1251\ * \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:Net_1260\ * !\QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              !\QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * \QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:Net_1260\ * \QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              !\QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * \QuadDec_PAN:bQuadDec:state_1\ * 
              \QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:Net_1260\ * \QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              \QuadDec_PAN:bQuadDec:state_0\
            + !\QuadDec_PAN:bQuadDec:quad_A_filt\ * 
              \QuadDec_PAN:bQuadDec:quad_B_filt\ * 
              !\QuadDec_PAN:bQuadDec:error\ * !\QuadDec_PAN:bQuadDec:state_1\ * 
              !\QuadDec_PAN:bQuadDec:state_0\
        );
        Output = \QuadDec_PAN:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_404, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_2472)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_404 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\Status_Reg_BUTTON:sts:sts_reg\
    PORT MAP (
        status_2 => Net_678_SYNCOUT ,
        status_1 => Net_677_SYNCOUT ,
        status_0 => Net_1368_SYNCOUT );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\Control_Reg_LORA:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_LORA:control_7\ ,
        control_6 => \Control_Reg_LORA:control_6\ ,
        control_5 => \Control_Reg_LORA:control_5\ ,
        control_4 => \Control_Reg_LORA:control_4\ ,
        control_3 => \Control_Reg_LORA:control_3\ ,
        control_2 => \Control_Reg_LORA:control_2\ ,
        control_1 => \Control_Reg_LORA:control_1\ ,
        control_0 => Net_2701 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\FreqDiv_TORQUESTAT:not_last_reset\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (CLK_100Hz) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_TORQUESTAT:not_last_reset\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_USB:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_USB:BUART:rx_fifonotempty\ * 
              \UART_USB:BUART:rx_state_stop1_reg\
        );
        Output = \UART_USB:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_TORQUESTAT:count_1\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_100Hz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_TORQUESTAT:not_last_reset\ * 
              \FreqDiv_TORQUESTAT:count_0\
        );
        Output = \FreqDiv_TORQUESTAT:count_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_TORQUESTAT:count_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_100Hz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_TORQUESTAT:not_last_reset\
        );
        Output = \FreqDiv_TORQUESTAT:count_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => CLK_20MHz ,
        cs_addr_2 => \QuadDec_PAN:Net_1251\ ,
        cs_addr_1 => \QuadDec_PAN:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_PAN:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\QuadDec_TILT:bQuadDec:Stsreg\
    PORT MAP (
        clock => CLK_20MHz ,
        status_3 => \QuadDec_TILT:bQuadDec:error\ ,
        status_2 => \QuadDec_TILT:Net_1260\ ,
        status_1 => \QuadDec_TILT:Net_611\ ,
        status_0 => \QuadDec_TILT:Net_530\ ,
        interrupt => Net_1788 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_SYS:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_SYS:control_7\ ,
        control_6 => \Control_Reg_SYS:control_6\ ,
        control_5 => \Control_Reg_SYS:control_5\ ,
        control_4 => \Control_Reg_SYS:control_4\ ,
        control_3 => \Control_Reg_SYS:control_3\ ,
        control_2 => Net_547 ,
        control_1 => Net_535 ,
        control_0 => Net_533 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_TILT:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_TILT:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_TILT:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_TILT:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_TILT:bQuadDec:quad_B_filt\
            + \QuadDec_TILT:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_TILT:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_TILT:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_TILT:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_TILT:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_TILT:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_TILT:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_TILT:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_TILT:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_TILT:Net_1203\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
            + \QuadDec_TILT:Net_1203_split\
        );
        Output = \QuadDec_TILT:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_TILT:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_TILT:Net_1260\ * \QuadDec_TILT:Net_1203\ * 
              \QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:Net_1260\ * !\QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              \QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:Net_1260\ * !\QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              \QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:Net_1260\ * !\QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              \QuadDec_TILT:bQuadDec:state_1\ * 
              \QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:Net_1260\ * \QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              \QuadDec_TILT:bQuadDec:state_1\ * 
              \QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:Net_1260\ * \QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              \QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:Net_1260\ * \QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              \QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
            + \QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
        );
        Output = \QuadDec_TILT:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Control_Reg_LORA_RESET:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_LORA_RESET:control_7\ ,
        control_6 => \Control_Reg_LORA_RESET:control_6\ ,
        control_5 => \Control_Reg_LORA_RESET:control_5\ ,
        control_4 => \Control_Reg_LORA_RESET:control_4\ ,
        control_3 => \Control_Reg_LORA_RESET:control_3\ ,
        control_2 => \Control_Reg_LORA_RESET:control_2\ ,
        control_1 => \Control_Reg_LORA_RESET:control_1\ ,
        control_0 => Net_2698 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =BAT_FAULTn(0)_SYNC
    PORT MAP (
        in => Net_1251 ,
        out => Net_1251_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =ITG_INT(0)_SYNC
    PORT MAP (
        in => Net_2138 ,
        out => Net_2138_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =nBUTTON_CW(0)_SYNC
    PORT MAP (
        in => Net_677 ,
        out => Net_677_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =nBUTTON_PUSH(0)_SYNC
    PORT MAP (
        in => Net_1368 ,
        out => Net_1368_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_TILT:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_TILT:Net_1260\ * \QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              \QuadDec_TILT:bQuadDec:state_1\
            + !\QuadDec_TILT:Net_1260\ * \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              \QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:Net_1260\ * \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              \QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
        );
        Output = \QuadDec_TILT:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_TILT:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_TILT:Net_1260\ * !\QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              \QuadDec_TILT:bQuadDec:state_1\ * 
              \QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:Net_1260\ * !\QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              \QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
            + !\QuadDec_TILT:Net_1260\ * \QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              \QuadDec_TILT:bQuadDec:state_0\
            + \QuadDec_TILT:bQuadDec:quad_A_filt\ * 
              \QuadDec_TILT:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TILT:bQuadDec:error\ * 
              !\QuadDec_TILT:bQuadDec:state_1\ * 
              !\QuadDec_TILT:bQuadDec:state_0\
        );
        Output = \QuadDec_TILT:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_TILT:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_TILT:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_TILT:Net_1203\
        );
        Output = \QuadDec_TILT:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }
}

statuscell: Name =\Status_Reg_SYS:sts:sts_reg\
    PORT MAP (
        status_3 => Net_2138_SYNCOUT ,
        status_2 => Net_1253_SYNCOUT ,
        status_1 => Net_1252_SYNCOUT ,
        status_0 => Net_1251_SYNCOUT );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\QuadDec_TILT:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => CLK_20MHz ,
        control_7 => \QuadDec_TILT:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_TILT:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_TILT:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_TILT:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_TILT:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_TILT:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_TILT:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_TILT:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_USB:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:rx_count_2\ * !\UART_USB:BUART:rx_count_1\ * 
              !\UART_USB:BUART:rx_count_0\
        );
        Output = \UART_USB:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_USB:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_USB:BUART:rx_load_fifo\ * \UART_USB:BUART:rx_fifofull\
        );
        Output = \UART_USB:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_TILT:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_20MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TILT:Net_1203\
        );
        Output = \QuadDec_TILT:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => CLK_20MHz ,
        cs_addr_2 => \QuadDec_TILT:Net_1251\ ,
        cs_addr_1 => \QuadDec_TILT:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_TILT:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\

count7cell: Name =\UART_USB:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_USB:Net_9\ ,
        load => \UART_USB:BUART:rx_counter_load\ ,
        count_6 => \UART_USB:BUART:rx_count_6\ ,
        count_5 => \UART_USB:BUART:rx_count_5\ ,
        count_4 => \UART_USB:BUART:rx_count_4\ ,
        count_3 => \UART_USB:BUART:rx_count_3\ ,
        count_2 => \UART_USB:BUART:rx_count_2\ ,
        count_1 => \UART_USB:BUART:rx_count_1\ ,
        count_0 => \UART_USB:BUART:rx_count_0\ ,
        tc => \UART_USB:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_USB:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:rx_state_0\ * 
              \UART_USB:BUART:rx_bitclk_enable\ * \UART_USB:BUART:rx_state_3\ * 
              \UART_USB:BUART:rx_state_2\ * 
              !\UART_USB:BUART:rx_address_detected\ * !Net_376_SYNCOUT
        );
        Output = \UART_USB:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_USB:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_USB:BUART:rx_state_0\ * 
              \UART_USB:BUART:rx_bitclk_enable\ * \UART_USB:BUART:rx_state_3\ * 
              \UART_USB:BUART:rx_state_2\ * 
              !\UART_USB:BUART:rx_address_detected\
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_5\ * 
              !\UART_USB:BUART:rx_address_detected\
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_4\ * 
              !\UART_USB:BUART:rx_address_detected\
        );
        Output = \UART_USB:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_USB:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_USB:BUART:rx_state_0\ * 
              \UART_USB:BUART:rx_bitclk_enable\ * \UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_address_detected\
            + !\UART_USB:BUART:rx_state_0\ * 
              \UART_USB:BUART:rx_bitclk_enable\ * \UART_USB:BUART:rx_state_2\ * 
              !\UART_USB:BUART:rx_address_detected\
            + !\UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * 
              !\UART_USB:BUART:rx_address_detected\ * 
              \UART_USB:BUART:rx_last\ * !Net_376_SYNCOUT
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_5\ * 
              !\UART_USB:BUART:rx_address_detected\
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_4\ * 
              !\UART_USB:BUART:rx_address_detected\
        );
        Output = \UART_USB:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_USB:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_376_SYNCOUT
        );
        Output = \UART_USB:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_USB:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_USB:BUART:rx_state_0\ * \UART_USB:BUART:rx_state_3\ * 
              \UART_USB:BUART:rx_state_2\ * 
              !\UART_USB:BUART:rx_address_detected\
        );
        Output = \UART_USB:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_USB:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_USB:BUART:rx_state_0\ * 
              \UART_USB:BUART:rx_bitclk_enable\ * 
              !\UART_USB:BUART:rx_state_3\ * \UART_USB:BUART:rx_state_2\ * 
              !\UART_USB:BUART:rx_address_detected\ * !Net_376_SYNCOUT
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_5\ * 
              !\UART_USB:BUART:rx_address_detected\
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_4\ * 
              !\UART_USB:BUART:rx_address_detected\
        );
        Output = \UART_USB:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_USB:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * 
              !\UART_USB:BUART:rx_address_detected\
        );
        Output = \UART_USB:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_USB:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_USB:BUART:rx_state_0\ * 
              \UART_USB:BUART:rx_bitclk_enable\ * \UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * 
              !\UART_USB:BUART:rx_address_detected\
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_5\ * 
              !\UART_USB:BUART:rx_address_detected\
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_4\ * 
              !\UART_USB:BUART:rx_address_detected\
        );
        Output = \UART_USB:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_USB:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_USB:Net_9\ ,
        cs_addr_2 => \UART_USB:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_USB:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_USB:BUART:rx_bitclk_enable\ ,
        route_si => Net_376_SYNCOUT ,
        f0_load => \UART_USB:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_USB:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_USB:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =PSOC_RX(0)_SYNC
    PORT MAP (
        in => Net_376 ,
        out => Net_376_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =nBUTTON_CCW(0)_SYNC
    PORT MAP (
        in => Net_678 ,
        out => Net_678_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\QuadDec_PAN:isr\
        PORT MAP (
            interrupt => Net_1171 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\QuadDec_TILT:isr\
        PORT MAP (
            interrupt => Net_1788 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =isr_BUTTON
        PORT MAP (
            interrupt => Net_1368 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =isr_CLU_EXEC
        PORT MAP (
            interrupt => CLK_100Hz_local );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(4)] 
    interrupt: Name =isr_CTRL
        PORT MAP (
            interrupt => CLK_1500Hz_local );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(5)] 
    interrupt: Name =isr_EVENTS_IDENTIF
        PORT MAP (
            interrupt => CLK_100Hz_local );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(6)] 
    interrupt: Name =isr_FAULT_CTRL
        PORT MAP (
            interrupt => CLK_25Hz );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(7)] 
    interrupt: Name =isr_LIMIT_CTRL
        PORT MAP (
            interrupt => CLK_100Hz_local );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(8)] 
    interrupt: Name =isr_TORQUESTAT
        PORT MAP (
            interrupt => Net_2785 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(9)] 
    interrupt: Name =isr_Ticks
        PORT MAP (
            interrupt => CLK_100Hz_local );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_COULOMB:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_COULOMB:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(29)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_388 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: 
  Dma@ [DrqHod=(0)][DrqId=(0)] 
    drqcell: Name =\WaveDAC8:Wave1_DMA\
        PORT MAP (
            dmareq => \WaveDAC8:Net_183\ ,
            termin => zero ,
            termout => Net_2645 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(1)] 
    drqcell: Name =\WaveDAC8:Wave2_DMA\
        PORT MAP (
            dmareq => \WaveDAC8:Net_107\ ,
            termin => zero ,
            termout => Net_2646 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Dedicated_Output
    Attributes:
        In Group/Port: False
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dedicated_Output__PA ,
        analog_term => \WaveDAC8:BuffAmp:Net_29\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SENSE_ITILT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SENSE_ITILT(0)__PA ,
        analog_term => Net_785 ,
        pad => SENSE_ITILT(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SENSE_IPAN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SENSE_IPAN(0)__PA ,
        analog_term => Net_786 ,
        pad => SENSE_IPAN(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = ADXL_X(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ADXL_X(0)__PA ,
        analog_term => Net_41 ,
        pad => ADXL_X(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = ADXL_Z(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ADXL_Z(0)__PA ,
        analog_term => Net_43 ,
        pad => ADXL_Z(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ADXL_Y(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ADXL_Y(0)__PA ,
        analog_term => Net_42 ,
        pad => ADXL_Y(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = IMU_UM7_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IMU_UM7_TX(0)__PA ,
        pad => IMU_UM7_TX(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=5]: 
Pin : Name = ANAPOS_OUTPUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ANAPOS_OUTPUT(0)__PA ,
        analog_term => Net_1463 ,
        pad => ANAPOS_OUTPUT(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = BAT_FAULTn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BAT_FAULTn(0)__PA ,
        fb => Net_1251 ,
        pad => BAT_FAULTn(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = BAT_CHRGn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BAT_CHRGn(0)__PA ,
        fb => Net_1252 ,
        pad => BAT_CHRGn(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_WIFI_FAULT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_WIFI_FAULT(0)__PA ,
        input => Net_693 ,
        pad => LED_WIFI_FAULT(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_WIFI_OK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_WIFI_OK(0)__PA ,
        input => Net_1266 ,
        pad => LED_WIFI_OK(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED_FAULT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_FAULT(0)__PA ,
        input => Net_426 ,
        pad => LED_FAULT(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED_OK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_OK(0)__PA ,
        input => Net_404 ,
        pad => LED_OK(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = BUZ(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUZ(0)__PA ,
        input => Net_1297 ,
        pad => BUZ(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PAN_ENCA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PAN_ENCA(0)__PA ,
        fb => Net_1168 ,
        pad => PAN_ENCA(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PAN_ENCB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PAN_ENCB(0)__PA ,
        fb => Net_1169 ,
        pad => PAN_ENCB(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = TILT_ENCA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TILT_ENCA(0)__PA ,
        fb => Net_1782 ,
        pad => TILT_ENCA(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=2]: 
Pin : Name = ITG_CS_NEW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ITG_CS_NEW(0)__PA ,
        input => __ONE__ ,
        pad => ITG_CS_NEW(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = ITG_INT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ITG_INT(0)__PA ,
        fb => Net_2138 ,
        pad => ITG_INT(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LORA_SETA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LORA_SETA(0)__PA ,
        input => Net_2701 ,
        pad => LORA_SETA(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LORA_RTSn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LORA_RTSn(0)__PA ,
        input => __ONE__ ,
        pad => LORA_RTSn(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = OLED_4D_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OLED_4D_RX(0)__PA ,
        pad => OLED_4D_RX(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LORA_CTSn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LORA_CTSn(0)__PA ,
        pad => LORA_CTSn(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LORA_RESET_SETB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LORA_RESET_SETB(0)__PA ,
        input => Net_2698 ,
        pad => LORA_RESET_SETB(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = nBUTTON_CW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => nBUTTON_CW(0)__PA ,
        fb => Net_677 ,
        pad => nBUTTON_CW(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = nBUTTON_PUSH(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => nBUTTON_PUSH(0)__PA ,
        fb => Net_1368 ,
        pad => nBUTTON_PUSH(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = nBUTTON_CCW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => nBUTTON_CCW(0)__PA ,
        fb => Net_678 ,
        pad => nBUTTON_CCW(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = PAN_MOT_FL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PAN_MOT_FL(0)__PA ,
        fb => Net_2265 ,
        pad => PAN_MOT_FL(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MOT_SLEEPn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOT_SLEEPn(0)__PA ,
        input => Net_1020 ,
        pad => MOT_SLEEPn(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PAN_MOT_IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PAN_MOT_IN1(0)__PA ,
        input => Net_2206 ,
        pad => PAN_MOT_IN1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PAN_MOT_IN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PAN_MOT_IN2(0)__PA ,
        input => Net_1105 ,
        pad => PAN_MOT_IN2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = V5_PHER_nSHDN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => V5_PHER_nSHDN(0)__PA ,
        input => Net_533 ,
        pad => V5_PHER_nSHDN(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = V3_nSHDN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => V3_nSHDN(0)__PA ,
        input => Net_535 ,
        pad => V3_nSHDN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = IMU_UM7_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IMU_UM7_RX(0)__PA ,
        pad => IMU_UM7_RX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DEBUG_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DEBUG_LED(0)__PA ,
        input => Net_492 ,
        pad => DEBUG_LED(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = SENSE_VCC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SENSE_VCC(0)__PA ,
        analog_term => Net_40 ,
        pad => SENSE_VCC(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = VREF(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VREF(0)__PA ,
        analog_term => \ADC:Net_520\ ,
        pad => VREF(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = ASTIM_OUTPUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ASTIM_OUTPUT(0)__PA ,
        analog_term => Net_1386 ,
        pad => ASTIM_OUTPUT(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PSOC_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PSOC_TX(0)__PA ,
        input => Net_1861 ,
        pad => PSOC_TX(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = TILT_MOT_IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TILT_MOT_IN1(0)__PA ,
        input => Net_2199 ,
        pad => TILT_MOT_IN1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PSOC_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PSOC_RX(0)__PA ,
        fb => Net_376 ,
        pad => PSOC_RX(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = TILT_MOT_IN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TILT_MOT_IN2(0)__PA ,
        input => Net_1802 ,
        pad => TILT_MOT_IN2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CC_nALCC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CC_nALCC(0)__PA ,
        fb => Net_1253 ,
        pad => CC_nALCC(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = LORA_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LORA_RX(0)__PA ,
        pad => LORA_RX(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LORA_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LORA_TX(0)__PA ,
        pad => LORA_TX(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CC_SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CC_SCL(0)__PA ,
        fb => \I2C_COULOMB:Net_1109_0\ ,
        input => \I2C_COULOMB:Net_643_0\ ,
        pad => CC_SCL(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CC_SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CC_SDA(0)__PA ,
        fb => \I2C_COULOMB:Net_1109_1\ ,
        input => \I2C_COULOMB:sda_x_wire\ ,
        pad => CC_SDA(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = TILT_ENCB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TILT_ENCB(0)__PA ,
        fb => Net_1783 ,
        pad => TILT_ENCB(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = TILT_MOT_FL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TILT_MOT_FL(0)__PA ,
        fb => Net_2266 ,
        pad => TILT_MOT_FL(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=2]: 
Pin : Name = ADXL_ST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ADXL_ST(0)__PA ,
        input => Net_547 ,
        pad => ADXL_ST(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = OLED_4D_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OLED_4D_TX(0)__PA ,
        pad => OLED_4D_TX(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = HOME_TILT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HOME_TILT(0)__PA ,
        analog_term => HOME_TILT_ABSV ,
        pad => HOME_TILT(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = HOME_PAN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HOME_PAN(0)__PA ,
        analog_term => HOME_PAN_ABSV ,
        pad => HOME_PAN(0)_PAD );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \ADC:Net_93\ ,
            dclk_0 => \ADC:Net_93_local\ ,
            dclk_glb_1 => CLK_20MHz ,
            dclk_1 => CLK_20MHz_local ,
            aclk_glb_0 => \ADC:Net_488\ ,
            aclk_0 => \ADC:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\ ,
            clk_a_dig_0 => \ADC:Net_488_adig_local\ ,
            dclk_glb_2 => \UART_USB:Net_9\ ,
            dclk_2 => \UART_USB:Net_9_local\ ,
            dclk_glb_3 => \WaveDAC8:Net_279\ ,
            dclk_3 => \WaveDAC8:Net_279_local\ ,
            aclk_glb_1 => CLK_1500Hz ,
            aclk_1 => CLK_1500Hz_local ,
            clk_a_dig_glb_1 => Net_391 ,
            clk_a_dig_1 => Net_391_local ,
            dclk_glb_4 => CLK_100Hz ,
            dclk_4 => CLK_100Hz_local );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: 
    DS Modulator @ [FFB(DSM,0)]: 
    dsmodcell: Name =\ADC:DSM\
        PORT MAP (
            aclock => \ADC:Net_488\ ,
            vplus => Net_216 ,
            vminus => \ADC:Net_520\ ,
            reset_dec => \ADC:mod_reset\ ,
            extclk_cp_udb => \ADC:Net_93_local\ ,
            ext_pin_1 => \ADC:Net_573\ ,
            ext_pin_2 => \ADC:Net_41\ ,
            ext_vssa => \ADC:Net_109\ ,
            qtz_ref => \ADC:Net_677\ ,
            dec_clock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            dout_udb_7 => \ADC:Net_245_7\ ,
            dout_udb_6 => \ADC:Net_245_6\ ,
            dout_udb_5 => \ADC:Net_245_5\ ,
            dout_udb_4 => \ADC:Net_245_4\ ,
            dout_udb_3 => \ADC:Net_245_3\ ,
            dout_udb_2 => \ADC:Net_245_2\ ,
            dout_udb_1 => \ADC:Net_245_1\ ,
            dout_udb_0 => \ADC:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 12
        }
Fixed Function block hod @ [FFB(Decimator,0)]: 
    Decimator Block @ [FFB(Decimator,0)]: 
    decimatorcell: Name =\ADC:DEC\
        PORT MAP (
            aclock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC:mod_reset\ ,
            interrupt => Net_388 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: 
    I2C Block @ [FFB(I2C,0)]: 
    i2ccell: Name =\I2C_COULOMB:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_COULOMB:Net_1109_0\ ,
            sda_in => \I2C_COULOMB:Net_1109_1\ ,
            scl_out => \I2C_COULOMB:Net_643_0\ ,
            sda_out => \I2C_COULOMB:sda_x_wire\ ,
            interrupt => \I2C_COULOMB:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: 
    SC Block @ [FFB(SC,2)]: 
    sccell: Name =\PGA_ASTIM:SC\
        PORT MAP (
            vref => \ADC:Net_520\ ,
            vin => \WaveDAC8:BuffAmp:Net_29\ ,
            modout => \PGA_ASTIM:Net_41\ ,
            vout => Net_1386 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: 
    Timer Block @ [FFB(Timer,0)]: 
    timercell: Name =\Counter_LED:CounterHW\
        PORT MAP (
            clock => CLK_100Hz ,
            enable => __ZERO__ ,
            tc => Net_2472 ,
            cmp => \Counter_LED:Net_47\ ,
            irq => \Counter_LED:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ [FFB(Timer,1)]: 
    timercell: Name =\PWM_MOTOR_PAN:PWMHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \PWM_MOTOR_PAN:Net_63\ ,
            cmp => Net_2206 ,
            irq => \PWM_MOTOR_PAN:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ [FFB(Timer,2)]: 
    timercell: Name =\PWM_MOTOR_TILT:PWMHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \PWM_MOTOR_TILT:Net_63\ ,
            cmp => Net_2199 ,
            irq => \PWM_MOTOR_TILT:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: 
    VIDAC Block @ [FFB(VIDAC,1)]: 
    vidaccell: Name =\VDAC8_ANAPOS:viDAC8\
        PORT MAP (
            vout => Net_1463 ,
            iout => \VDAC8_ANAPOS:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ [FFB(VIDAC,2)]: 
    vidaccell: Name =\WaveDAC8:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => \WaveDAC8:Net_279_local\ ,
            vout => \WaveDAC8:Net_189\ ,
            iout => \WaveDAC8:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Fixed Function block hod @ [FFB(OpAmp,0)]: 
    Opamp Block @ [FFB(OpAmp,2)]: 
    abufcell: Name =\WaveDAC8:BuffAmp:ABuf\
        PORT MAP (
            vplus => \WaveDAC8:Net_189\ ,
            vminus => \WaveDAC8:BuffAmp:Net_29\ ,
            vout => \WaveDAC8:BuffAmp:Net_29\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMuxSeq
        PORT MAP (
            muxin_8 => \WaveDAC8:BuffAmp:Net_29\ ,
            muxin_7 => HOME_TILT_ABSV ,
            muxin_6 => HOME_PAN_ABSV ,
            muxin_5 => Net_43 ,
            muxin_4 => Net_42 ,
            muxin_3 => Net_41 ,
            muxin_2 => Net_40 ,
            muxin_1 => Net_785 ,
            muxin_0 => Net_786 ,
            vout => Net_216 );
        Properties:
        {
            api_type = 1
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "000000000"
            muxin_width = 9
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+-----------------------------------------------------------
   0 |   0 |       |      NONE |      HI_Z_ANALOG |   Dedicated_Output | Analog(\WaveDAC8:BuffAmp:Net_29\)
     |   2 |     * |      NONE |      HI_Z_ANALOG |     SENSE_ITILT(0) | Analog(Net_785)
     |   3 |     * |      NONE |      HI_Z_ANALOG |      SENSE_IPAN(0) | Analog(Net_786)
     |   4 |     * |      NONE |      HI_Z_ANALOG |          ADXL_X(0) | Analog(Net_41)
     |   5 |     * |      NONE |      HI_Z_ANALOG |          ADXL_Z(0) | Analog(Net_43)
     |   6 |     * |      NONE |      HI_Z_ANALOG |          ADXL_Y(0) | Analog(Net_42)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |      IMU_UM7_TX(0) | 
-----+-----+-------+-----------+------------------+--------------------+-----------------------------------------------------------
   1 |   5 |     * |      NONE |      HI_Z_ANALOG |   ANAPOS_OUTPUT(0) | Analog(Net_1463)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |      BAT_FAULTn(0) | FB(Net_1251)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |       BAT_CHRGn(0) | FB(Net_1252)
-----+-----+-------+-----------+------------------+--------------------+-----------------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |  LED_WIFI_FAULT(0) | In(Net_693)
     |   1 |     * |      NONE |         CMOS_OUT |     LED_WIFI_OK(0) | In(Net_1266)
     |   2 |     * |      NONE |         CMOS_OUT |       LED_FAULT(0) | In(Net_426)
     |   3 |     * |      NONE |         CMOS_OUT |          LED_OK(0) | In(Net_404)
     |   4 |     * |      NONE |         CMOS_OUT |             BUZ(0) | In(Net_1297)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |        PAN_ENCA(0) | FB(Net_1168)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |        PAN_ENCB(0) | FB(Net_1169)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |       TILT_ENCA(0) | FB(Net_1782)
-----+-----+-------+-----------+------------------+--------------------+-----------------------------------------------------------
   3 |   2 |     * |      NONE |         CMOS_OUT |      ITG_CS_NEW(0) | In(__ONE__)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |         ITG_INT(0) | FB(Net_2138)
     |   6 |     * |      NONE |         CMOS_OUT |       LORA_SETA(0) | In(Net_2701)
     |   7 |     * |      NONE |         CMOS_OUT |       LORA_RTSn(0) | In(__ONE__)
-----+-----+-------+-----------+------------------+--------------------+-----------------------------------------------------------
   4 |   0 |     * |      NONE |         CMOS_OUT |      OLED_4D_RX(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |       LORA_CTSn(0) | 
     |   2 |     * |      NONE |    OPEN_DRAIN_LO | LORA_RESET_SETB(0) | In(Net_2698)
     |   5 |     * |      NONE |      RES_PULL_UP |      nBUTTON_CW(0) | FB(Net_677)
     |   6 |     * |      NONE |      RES_PULL_UP |    nBUTTON_PUSH(0) | FB(Net_1368)
     |   7 |     * |      NONE |      RES_PULL_UP |     nBUTTON_CCW(0) | FB(Net_678)
-----+-----+-------+-----------+------------------+--------------------+-----------------------------------------------------------
   5 |   0 |     * |      NONE |     HI_Z_DIGITAL |      PAN_MOT_FL(0) | FB(Net_2265)
     |   1 |     * |      NONE |         CMOS_OUT |      MOT_SLEEPn(0) | In(Net_1020)
     |   2 |     * |      NONE |         CMOS_OUT |     PAN_MOT_IN1(0) | In(Net_2206)
     |   3 |     * |      NONE |         CMOS_OUT |     PAN_MOT_IN2(0) | In(Net_1105)
     |   4 |     * |      NONE |         CMOS_OUT |   V5_PHER_nSHDN(0) | In(Net_533)
     |   5 |     * |      NONE |         CMOS_OUT |        V3_nSHDN(0) | In(Net_535)
     |   6 |     * |      NONE |         CMOS_OUT |      IMU_UM7_RX(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |       DEBUG_LED(0) | In(Net_492)
-----+-----+-------+-----------+------------------+--------------------+-----------------------------------------------------------
   6 |   0 |     * |      NONE |      HI_Z_ANALOG |       SENSE_VCC(0) | Analog(Net_40)
     |   1 |     * |      NONE |      HI_Z_ANALOG |            VREF(0) | Analog(\ADC:Net_520\)
     |   2 |     * |      NONE |      HI_Z_ANALOG |    ASTIM_OUTPUT(0) | Analog(Net_1386)
     |   3 |     * |      NONE |         CMOS_OUT |         PSOC_TX(0) | In(Net_1861)
     |   4 |     * |      NONE |         CMOS_OUT |    TILT_MOT_IN1(0) | In(Net_2199)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |         PSOC_RX(0) | FB(Net_376)
     |   6 |     * |      NONE |         CMOS_OUT |    TILT_MOT_IN2(0) | In(Net_1802)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |        CC_nALCC(0) | FB(Net_1253)
-----+-----+-------+-----------+------------------+--------------------+-----------------------------------------------------------
  12 |   0 |     * |      NONE |     HI_Z_DIGITAL |         LORA_RX(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |         LORA_TX(0) | 
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |          CC_SCL(0) | FB(\I2C_COULOMB:Net_1109_0\), In(\I2C_COULOMB:Net_643_0\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |          CC_SDA(0) | FB(\I2C_COULOMB:Net_1109_1\), In(\I2C_COULOMB:sda_x_wire\)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |       TILT_ENCB(0) | FB(Net_1783)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |     TILT_MOT_FL(0) | FB(Net_2266)
-----+-----+-------+-----------+------------------+--------------------+-----------------------------------------------------------
  15 |   2 |     * |      NONE |         CMOS_OUT |         ADXL_ST(0) | In(Net_547)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |      OLED_4D_TX(0) | 
     |   4 |     * |      NONE |      HI_Z_ANALOG |       HOME_TILT(0) | Analog(HOME_TILT_ABSV)
     |   5 |     * |      NONE |      HI_Z_ANALOG |        HOME_PAN(0) | Analog(HOME_PAN_ABSV)
-----------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
Info: plm.M0040: The pin named SENSE_ITILT(0) at location P0[2] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0040: The pin named ADXL_X(0) at location P0[4] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0039: The pin named ADXL_Y(0) at location P0[6] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Info: plm.M0039: The pin named IMU_UM7_TX(0) at location P0[7] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Info: plm.M0040: The pin named ITG_CS_NEW(0) at location P3[2] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0040: The pin named ITG_INT(0) at location P3[4] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0038: The pin named LORA_SETA(0) at location P3[6] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Info: plm.M0038: The pin named LORA_RTSn(0) at location P3[7] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Info: plm.M0038: The pin named LORA_RX(0) at location P12[0] prevents usage of special purposes: I2C:SCL. (App=cydsfit)
Info: plm.M0038: The pin named LORA_TX(0) at location P12[1] prevents usage of special purposes: I2C:SDA. (App=cydsfit)
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.030ms
Digital Placement phase: Elapsed time ==> 3s.290ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.525ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.212ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.048ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Squit-Proto_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.079ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.296ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 14s.333ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 14s.364ms
API generation phase: Elapsed time ==> 2s.562ms
Dependency generation phase: Elapsed time ==> 0s.018ms
Cleanup phase: Elapsed time ==> 0s.000ms
