{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1546094369291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546094369291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 29 22:39:29 2018 " "Processing started: Sat Dec 29 22:39:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546094369291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1546094369291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter6 -c Counter6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter6 -c Counter6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1546094369291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1546094369912 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "synthesis Counter6.v(7) " "Unrecognized synthesis attribute \"synthesis\" at Counter6.v(7)" {  } { { "Counter6.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp2/Counter6.v" 7 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546094369977 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "synthesis Counter6.v(8) " "Unrecognized synthesis attribute \"synthesis\" at Counter6.v(8)" {  } { { "Counter6.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp2/Counter6.v" 8 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546094369978 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Counter6.v(26) " "Verilog HDL information at Counter6.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "Counter6.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp2/Counter6.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1546094369978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter6.v 1 1 " "Found 1 design units, including 1 entities, in source file counter6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter6 " "Found entity 1: Counter6" {  } { { "Counter6.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp2/Counter6.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546094369980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546094369980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter6_test.v 1 1 " "Found 1 design units, including 1 entities, in source file counter6_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_6_tb " "Found entity 1: counter_6_tb" {  } { { "Counter6_test.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp2/Counter6_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546094369982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546094369982 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter6 " "Elaborating entity \"Counter6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1546094370020 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Counter6.v(14) " "Verilog HDL assignment warning at Counter6.v(14): truncated value with size 32 to match size of target (27)" {  } { { "Counter6.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp2/Counter6.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546094370376 "|Counter6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Counter6.v(83) " "Verilog HDL assignment warning at Counter6.v(83): truncated value with size 32 to match size of target (12)" {  } { { "Counter6.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp2/Counter6.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546094370376 "|Counter6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Counter6.v(84) " "Verilog HDL assignment warning at Counter6.v(84): truncated value with size 32 to match size of target (12)" {  } { { "Counter6.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp2/Counter6.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546094370377 "|Counter6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Counter6.v(86) " "Verilog HDL assignment warning at Counter6.v(86): truncated value with size 32 to match size of target (12)" {  } { { "Counter6.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp2/Counter6.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546094370378 "|Counter6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "model Counter6.v(92) " "Verilog HDL Always Construct warning at Counter6.v(92): variable \"model\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Counter6.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp2/Counter6.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1546094370378 "|Counter6"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1546094371340 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "gw\[0\] " "Logic cell \"gw\[0\]\"" {  } { { "Counter6.v" "gw\[0\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp2/Counter6.v" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546094371590 ""} { "Info" "ISCL_SCL_CELL_NAME" "gw\[1\] " "Logic cell \"gw\[1\]\"" {  } { { "Counter6.v" "gw\[1\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp2/Counter6.v" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546094371590 ""} { "Info" "ISCL_SCL_CELL_NAME" "gw\[2\] " "Logic cell \"gw\[2\]\"" {  } { { "Counter6.v" "gw\[2\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp2/Counter6.v" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546094371590 ""} { "Info" "ISCL_SCL_CELL_NAME" "gw\[3\] " "Logic cell \"gw\[3\]\"" {  } { { "Counter6.v" "gw\[3\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp2/Counter6.v" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546094371590 ""} { "Info" "ISCL_SCL_CELL_NAME" "sw\[0\] " "Logic cell \"sw\[0\]\"" {  } { { "Counter6.v" "sw\[0\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp2/Counter6.v" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546094371590 ""} { "Info" "ISCL_SCL_CELL_NAME" "sw\[1\] " "Logic cell \"sw\[1\]\"" {  } { { "Counter6.v" "sw\[1\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp2/Counter6.v" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546094371590 ""} { "Info" "ISCL_SCL_CELL_NAME" "sw\[2\] " "Logic cell \"sw\[2\]\"" {  } { { "Counter6.v" "sw\[2\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp2/Counter6.v" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546094371590 ""} { "Info" "ISCL_SCL_CELL_NAME" "sw\[3\] " "Logic cell \"sw\[3\]\"" {  } { { "Counter6.v" "sw\[3\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp2/Counter6.v" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546094371590 ""} { "Info" "ISCL_SCL_CELL_NAME" "bw\[0\] " "Logic cell \"bw\[0\]\"" {  } { { "Counter6.v" "bw\[0\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp2/Counter6.v" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546094371590 ""} { "Info" "ISCL_SCL_CELL_NAME" "bw\[1\] " "Logic cell \"bw\[1\]\"" {  } { { "Counter6.v" "bw\[1\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp2/Counter6.v" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546094371590 ""} { "Info" "ISCL_SCL_CELL_NAME" "bw\[2\] " "Logic cell \"bw\[2\]\"" {  } { { "Counter6.v" "bw\[2\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp2/Counter6.v" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546094371590 ""} { "Info" "ISCL_SCL_CELL_NAME" "bw\[3\] " "Logic cell \"bw\[3\]\"" {  } { { "Counter6.v" "bw\[3\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp2/Counter6.v" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546094371590 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1546094371590 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp2/output_files/Counter6.map.smsg " "Generated suppressed messages file D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp2/output_files/Counter6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1546094371620 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1546094371743 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546094371743 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "186 " "Implemented 186 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1546094371799 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1546094371799 ""} { "Info" "ICUT_CUT_TM_LCELLS" "148 " "Implemented 148 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1546094371799 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1546094371799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "576 " "Peak virtual memory: 576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546094371853 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 29 22:39:31 2018 " "Processing ended: Sat Dec 29 22:39:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546094371853 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546094371853 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546094371853 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546094371853 ""}
