$date
	Tue Sep  6 17:01:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 2 ! modo [1:0] $end
$var wire 1 " enb $end
$var wire 1 # clk $end
$var wire 1 $ RCO $end
$var wire 4 % Q [3:0] $end
$var wire 4 & D [3:0] $end
$scope module DUT $end
$var wire 1 $ RCO $end
$var wire 4 ' Q [3:0] $end
$var wire 2 ( MODO [1:0] $end
$var wire 1 " ENB $end
$var wire 4 ) D [3:0] $end
$var wire 1 # CLK $end
$var reg 4 * d_In [3:0] $end
$var reg 1 + d_Out $end
$scope module DFF_1bit $end
$var wire 1 + d $end
$var wire 1 " enb $end
$var wire 1 # clk $end
$var reg 1 $ q $end
$upscope $end
$scope module DFF_4bits $end
$var wire 4 , d [3:0] $end
$var wire 1 " enb $end
$var wire 1 # clk $end
$var reg 4 - q [3:0] $end
$upscope $end
$upscope $end
$scope module test $end
$var wire 4 . Q [3:0] $end
$var wire 1 $ RCO $end
$var reg 1 # CLK $end
$var reg 4 / D [3:0] $end
$var reg 1 " ENB $end
$var reg 2 0 MODO [1:0] $end
$upscope $end
$upscope $end
$scope module tb16 $end
$var wire 1 1 RCO $end
$var wire 1 2 RCO162 $end
$var wire 1 3 RCO163 $end
$var wire 1 4 RCO164 $end
$var wire 2 5 modo [1:0] $end
$var wire 1 6 enb $end
$var wire 1 7 clk $end
$var wire 16 8 Q [15:0] $end
$var wire 16 9 D [15:0] $end
$scope module DUT16 $end
$var wire 1 1 RCO $end
$var wire 1 2 RCO162 $end
$var wire 1 3 RCO163 $end
$var wire 1 4 RCO164 $end
$var wire 16 : salida [15:0] $end
$var wire 16 ; entrada [15:0] $end
$var wire 2 < MODO [1:0] $end
$var wire 1 6 ENB $end
$var wire 1 7 CLK $end
$var reg 1 = d_Out1 $end
$var reg 1 > d_Out2 $end
$var reg 1 ? d_Out3 $end
$var reg 1 @ d_Out4 $end
$scope module DFF_1bit1 $end
$var wire 1 = d $end
$var wire 1 6 enb $end
$var wire 1 7 clk $end
$var reg 1 A q $end
$upscope $end
$scope module DFF_1bit2 $end
$var wire 1 > d $end
$var wire 1 6 enb $end
$var wire 1 7 clk $end
$var reg 1 B q $end
$upscope $end
$scope module DFF_1bit3 $end
$var wire 1 ? d $end
$var wire 1 6 enb $end
$var wire 1 7 clk $end
$var reg 1 C q $end
$upscope $end
$scope module DFF_1bit4 $end
$var wire 1 @ d $end
$var wire 1 6 enb $end
$var wire 1 7 clk $end
$var reg 1 D q $end
$upscope $end
$scope module contador1 $end
$var wire 4 E D [3:0] $end
$var wire 1 1 RCO $end
$var wire 4 F Q [3:0] $end
$var wire 2 G MODO [1:0] $end
$var wire 1 6 ENB $end
$var wire 1 7 CLK $end
$var reg 4 H d_In [3:0] $end
$var reg 1 I d_Out $end
$scope module DFF_1bit $end
$var wire 1 I d $end
$var wire 1 6 enb $end
$var wire 1 7 clk $end
$var reg 1 J q $end
$upscope $end
$scope module DFF_4bits $end
$var wire 4 K d [3:0] $end
$var wire 1 6 enb $end
$var wire 1 7 clk $end
$var reg 4 L q [3:0] $end
$upscope $end
$upscope $end
$scope module contador2 $end
$var wire 1 1 CLK $end
$var wire 4 M D [3:0] $end
$var wire 1 2 RCO $end
$var wire 4 N Q [3:0] $end
$var wire 2 O MODO [1:0] $end
$var wire 1 6 ENB $end
$var reg 4 P d_In [3:0] $end
$var reg 1 Q d_Out $end
$scope module DFF_1bit $end
$var wire 1 1 clk $end
$var wire 1 Q d $end
$var wire 1 6 enb $end
$var reg 1 R q $end
$upscope $end
$scope module DFF_4bits $end
$var wire 1 1 clk $end
$var wire 4 S d [3:0] $end
$var wire 1 6 enb $end
$var reg 4 T q [3:0] $end
$upscope $end
$upscope $end
$scope module contador3 $end
$var wire 1 2 CLK $end
$var wire 4 U D [3:0] $end
$var wire 1 3 RCO $end
$var wire 4 V Q [3:0] $end
$var wire 2 W MODO [1:0] $end
$var wire 1 6 ENB $end
$var reg 4 X d_In [3:0] $end
$var reg 1 Y d_Out $end
$scope module DFF_1bit $end
$var wire 1 2 clk $end
$var wire 1 Y d $end
$var wire 1 6 enb $end
$var reg 1 Z q $end
$upscope $end
$scope module DFF_4bits $end
$var wire 1 2 clk $end
$var wire 4 [ d [3:0] $end
$var wire 1 6 enb $end
$var reg 4 \ q [3:0] $end
$upscope $end
$upscope $end
$scope module contador4 $end
$var wire 1 3 CLK $end
$var wire 4 ] D [3:0] $end
$var wire 1 4 RCO $end
$var wire 4 ^ Q [3:0] $end
$var wire 2 _ MODO [1:0] $end
$var wire 1 6 ENB $end
$var reg 4 ` d_In [3:0] $end
$var reg 1 a d_Out $end
$scope module DFF_1bit $end
$var wire 1 3 clk $end
$var wire 1 a d $end
$var wire 1 6 enb $end
$var reg 1 b q $end
$upscope $end
$scope module DFF_4bits $end
$var wire 1 3 c$end
$scope module DUT16 $end
$scope module contador1 $end
$scope module DFF_1bit $end
$upscope $end
$scope module DFF_4bits $end
$upscope $end
$upscope $end
$scope module contador2 $end
$scope module DFF_1bit $end
$upscope $end
$scope module DFF_4bits $end
$upscope $end
$upscope $end
$scope module contador3 $end
$scope module DFF_1bit $end
$upscope $end
$scope module DFF_4bits $end
$upscope $end
$upscope $end
$scope module contador4 $end
$scope module DFF_1bit $end
$upscope $end
$scope module DFF_4bits $end
$upscope $end
$upscope $end
$upscope $end
$scope module test16 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx \
bx [
bx Z
bx Y
bx X
xW
bx V
bx U
bx T
bx S
bx R
bx Q
xP
bx O
bx N
bx M
bx L
bx K
bx J
xI
xH
bx G
bx F
bx E
bx D
bx C
bx B
xA
x@
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
x6
x5
04
13
bx 2
x1
b11 0
b0 /
bx .
bx -
b0 ,
0+
b0 *
b0 )
b11 (
bx '
b0 &
bx %
x$
0#
1"
b11 !
$end
#1
b0 %
b0 '
b0 -
b0 .
0$
14
1#
#2
0 K
b1 8
b1 :
b1 e
b1 F
b1 L
01
0A
17
1#
#4
07
0#
#5
b11 H
b11 K
b10 8
b10 :
b10 e
b10 F
b10 L
17
1#
#6
07
0#
#7
b100 H
b100 K
b11 8
b11 :
b11 e
b11 F
b11 L
17
1#
#8
07
0#
#9
b101 H
b101 K
b100 8
b100 :
b100 e
b100 F
b100 L
17
1#
#10
07
0#
#11
b110 H
b110 K
b101 8
b101 :
b101 e
b101 F
b101 L
17
1#
#12
07
0#
#13
b111 H
b111 K
b110 8
b110 :
b110 e
b110 F
b110 L
17
1#
#14
07
0#
#15
b1000 H
b1000 K
b111 8
b111 :
b111 e
b111 F
b111 L
17
1#
#16
07
0#
#17
b1001 H
b1001 K
b1000 8
b1000 :
b1000 e
b1000 F
b1000 L
17
1#
#18
07
0#
#19
b1010 H
b1010 K
b1001 8
b1001 :
b1001 e
b1001 F
b1001 L
17
1#
#20
07
0#
#21
b1011 H
b1011 K
b1010 8
b1010 :
b1010 e
b1010 F
b1010 L
17
1#
#22
07
0#
#23
b1100 H
b1100 K
b1011 8
b1011 :
b1011 e
b1011 F
b1011 L
17
1#
#24
07
0#
#25
b1101 H
b1101 K
b1100 8
b1100 :
b1100 e
b1100 F
b1100 L
17
1#
#26
07
0#
#27
b1110 H
b1110 K
b1101 8
b1101 :
b1101 e
b1101 F
b1101 L
17
1#
#28
07
0#
#29
b1111 H
b1111 K
b1110 8
b1110 :
b1110 e
b1110 F
b1110 L
17
1#
#30
07
0#
#31
1I
b0 H
b0 K
1=
b1111 8
b1111 :
b1111 e
b1111 F
b1111 L
17
1#
#32
07
0#
#33
b10 P
b10 S
b1 N
b1 T
b1 H
b1 K
0I
0=
1A
b10000 8
b10000 :
b10000 e
b0 F
b0 L
11
1J
17
1#
#34
b1111 ]
b1111 U
b1111 M
b1111 E
1=
b1111 H
b1111 K
b1111 P
b1111 S
b1111 X
b1111 [
b1111 `
b1111 c
b1111111111111111 9
b1111111111111111 ;
b1111111111111111 g
b11 5
b11 <
b11 G
b11 O
b11 W
b11 _
b11 f
07
0#
#35
x1
0J
b11111 8
b11111 :
b11111 e
b1111 F
b1111 L
17
1#
#36
0=
b1110 H
b1110 K
b0 P
b0 S
1Y
1a
b1 5
b1 <
b1 G
b1 O
b1 W
b1 _
b1 f
07
0#
#37
b1101 H
b1101 K
01
0A
b11110 8
b11110 :
b11110 e
b1110 F
b1110 L
17
1#
#38
07
0#
#39
b1100 H
b1100 K
b11101 8
b11101 :
b11101 e
b1101 F
b1101 L
17
1#
#40
07
0#
#41
b1011 H
b1011 K
b11100 8
b11100 :
b11100 e
b1100 F
b1100 L
17
1#
#42
07
0#
#43
b1010 H
b1010 K
b11011 8
b11011 :
b11011 e
b1011 F
b1011 L
17
1#
#44
07
0#
#45
b1001 H
b1001 K
b11010 8
b11010 :
b11010 e
b1010 F
b1010 L
17
1#
#46
07
0#
#47
b1000 H
b1000 K
b11001 8
b11001 :
b11001 e
b1001 F
b1001 L
17
1#
#48
07
0#
#49
b111 H
b111 K
b11000 8
b11000 :
b11000 e
b1000 F
b1000 L
17
1#
#50
07
0#
#51
b110 H
b110 K
b10111 8
b10111 :
b10111 e
b111 F
b111 L
17
1#
#52
07
0#
#53
b101 H
b101 K
b10110 8
b10110 :
b10110 e
b110 F
b110 L
17
1#
#54
07
0#
#55
b100 H
b100 K
b10101 8
b10101 :
b10101 e
b101 F
b101 L
17
1#
#56
07
0#
#57
b11 H
b11 K
b10100 8
b10100 :
b10100 e
b100 F
b100 L
17
1#
#58
07
0#
#59
b10 H
b10 K
b10011 8
b10011 :
b10011 e
b11 F
b11 L
17
1#
#60
07
0#
#61
b1 H
b1 K
b10010 8
b10010 :
b10010 e
b10 F
b10 L
17
1#
#62
07
0#
#63
b0 H
b0 K
b10001 8
b10001 :
b10001 e
b1 F
b1 L
17
1#
#64
07
0#
#65
1I
b1111 H
b1111 K
b10000 8
b10000 :
b10000 e
b0 F
b0 L
17
1#
#66
07
0#
#67
b1110 H
b1110 K
0I
x1
1J
b11111 8
b11111 :
b11111 e
b1111 F
b1111 L
17
1#
#68
1a
1Y
b0 ]
b0 U
b0 M
b0 E
b0 9
b0 ;
b0 g
07
0#
#69
b1101 H
b1101 K
b11110 8
b11110 :
b11110 e
b1110 F
b1110 L
01
0J
17
1#
#70
1=
b1011 H
b1011 K
b1110 P
b1110 S
b1101 X
b1101 [
0Y
b1101 `
b1101 c
0a
b10 5
b10 <
b10 G
b10 O
b10 W
b10 _
b10 f
07
0#
#71
b1011 P
b1011 S
b1110 N
b1110 T
b1000 H
b1000 K
b11101011 8
b11101011 :
b11101011 e
b1011 F
b1011 L
x1
1A
17
1#
#72
07
0#
#73
b101 H
b101 K
b11101000 8
b11101000 :
b11101000 e
b1000 F
b1000 L
17
1#
#74
07
0#
#75
b10 H
b10 K
b11100101 8
b11100101 :
b11100101 e
b101 F
b101 L
17
1#
#76
07
0#
#77
b1111 H
b1111 K
b11100010 8
b11100010 :
b11100010 e
b10 F
b10 L
17
1#
#78
07
0#
#79
b1100 H
b1100 K
b11101111 8
b11101111 :
b11101111 e
b1111 F
b1111 L
17
1#
#80
bx ]
bx U
bx M
bx E
bx H
bx K
bx P
bx S
bx X
bx [
bx `
bx c
bx 9
bx ;
bx g
b11 5
b11 <
b11 G
b11 O
b11 W
b11 _
b11 f
07
0#
#81
b1110xxxx 8
b1110xxxx :
b1110xxxx e
bx F
bx L
17
1#
#82
b0 `
b0 c
b0 X
b0 [
b0 P
b0 S
b0 H
b0 K
b0 ]
b0 U
b0 M
b0 E
b0 9
b0 ;
b0 g
07
0#
#83
b11100000 8
b11100000 :
b11100000 e
b0 F
b0 L
17
1#
#84
b1 H
b1 K
b1 E
b1 9
b1 ;
b1 g
07
0#
#85
b11100001 8
b11100001 :
b11100001 e
b1 F
b1 L
17
1#
#86
b10 H
b10 K
b10 E
b10 9
b10 ;
b10 g
07
0#
#87
b11100010 8
b11100010 :
b11100010 e
b10 F
b10 L
17
1#
#88
b11 H
b11 K
b11 E
b11 9
b11 ;
b11 g
07
0#
#89
b11100011 8
b11100011 :
b11100011 e
b11 F
b11 L
17
1#
#90
b100 H
b100 K
b100 E
b100 9
b100 ;
b100 g
07
0#
#91
b11100100 8
b11100100 :
b11100100 e
b100 F
b100 L
17
1#
#92
b101 H
b101 K
b101 E
b101 9
b101 ;
b101 g
07
0#
#93
b11100101 8
b11100101 :
b11100101 e
b101 F
b101 L
17
1#
#94
b110 H
b110 K
b110 E
b110 9
b110 ;
b110 g
07
0#
#95
b11100110 8
b11100110 :
b11100110 e
b110 F
b110 L
17
1#
#96
bx H
bx K
bx E
06
b0xxxx 9
b0xxxx ;
b0xxxx g
07
0#
#97
17
1#
#98
07
0#
#99
17
1#
#100
07
0#
#101
17
1#
#102
07
0#
#103
17
1#
