Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/stefan/Rechnerarchitektur2015/vierBitMulti/four_b_multi_tb_isim_beh.exe -prj /home/stefan/Rechnerarchitektur2015/vierBitMulti/four_b_multi_tb_beh.prj work.four_b_multi_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/stefan/Rechnerarchitektur2015/vierBitMulti/full_adder.vhd" into library work
Parsing VHDL file "/home/stefan/Rechnerarchitektur2015/vierBitMulti/eight_bit_adder.vhd" into library work
Parsing VHDL file "/home/stefan/Rechnerarchitektur2015/vierBitMulti/four_b_multi.vhd" into library work
Parsing VHDL file "/home/stefan/Rechnerarchitektur2015/vierBitMulti/four_b_multi_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98252 KB
Fuse CPU Usage: 1180 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity full_adder [full_adder_default]
Compiling architecture behavioral of entity eight_bit_adder [eight_bit_adder_default]
Compiling architecture four_b_multi_impl of entity four_b_multi [four_b_multi_default]
Compiling architecture behavior of entity four_b_multi_tb
Time Resolution for simulation is 1ps.
Compiled 12 VHDL Units
Built simulation executable /home/stefan/Rechnerarchitektur2015/vierBitMulti/four_b_multi_tb_isim_beh.exe
Fuse Memory Usage: 674116 KB
Fuse CPU Usage: 1510 ms
GCC CPU Usage: 820 ms
