Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 3cbfee302b5c4bb2a2459d7f71c23688 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot frequency_trigger_tb_behav xil_defaultlib.frequency_trigger_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port div_factor_freqhigh [/home/brian/0404/modulator/modulator_source_files/frequency_trigger_tb.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.frequency_trigger
Compiling module xil_defaultlib.frequency_trigger_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot frequency_trigger_tb_behav
