0.6
2019.2
Nov  6 2019
21:57:16
E:/Computer_System_learning/Vivado/Lab10/Lab10-code/ip/Ram/sim/Ram.v,1650513258,verilog,,E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,,Ram,,,../../../../Lab10-code/src,,,,,
E:/Computer_System_learning/Vivado/Lab10/Lab10-code/ip/Rom/sim/Rom.v,1649784413,verilog,,E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/ALU.v,,Rom,,,../../../../Lab10-code/src,,,,,
E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/AluOp.vh,1623312580,verilog,,,,,,,,,,,,
E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/Control.v,1647489437,verilog,,E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/Core.v,E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/AluOp.vh,Control,,,../../../../Lab10-code/src,,,,,
E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/Core.v,1650513782,verilog,,E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/D_cache.v,,Core,,,../../../../Lab10-code/src,,,,,
E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/IO_Manager.sv,1623312580,systemVerilog,,E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/Top.sv,,IO_Manager;button_debouncer;counter;hex_to_shape;segnum_manager,,,../../../../Lab10-code/src,,,,,
E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/SCPU.v,1650464781,verilog,,E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/mem_valid_counter.v,,SCPU,,,../../../../Lab10-code/src,,,,,
E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/Top.sv,1632364659,systemVerilog,,,,Top,,,../../../../Lab10-code/src,,,,,
E:/Computer_System_learning/Vivado/Lab10/Lab10-code/test_bench/Core_tb.sv,1632960399,systemVerilog,,E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/IO_Manager.sv,,Core_tb,,,../../../../Lab10-code/src,,,,,
E:/Computer_System_learning/Vivado/Lab10/Lab10.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1650530157,verilog,,E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/ALU.v,,blk_mem_gen_0,,,../../../../Lab10-code/src,,,,,
E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/ALU.v,1646832749,verilog,,E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/Control.v,E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/AluOp.vh,ALU,,,../../../../Lab10-code/src,,,,,
E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/D_cache.v,1650516228,verilog,,E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/Datapath.v,,D_cache,,,../../../../Lab10-code/src,,,,,
E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/Datapath.v,1650146505,verilog,,E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/ForwardingUnit.v,,Datapath,,,../../../../Lab10-code/src,,,,,
E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/ForwardingUnit.v,1647068354,verilog,,E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/I_cache.v,,ForwardingUnit,,,../../../../Lab10-code/src,,,,,
E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/I_cache.v,1650515218,verilog,,E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/ImmGen.v,,I_cache,,,../../../../Lab10-code/src,,,,,
E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/ImmGen.v,1646877885,verilog,,E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/LatencyMemory.v,,ImmGen,,,../../../../Lab10-code/src,,,,,
E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/LatencyMemory.v,1650530361,verilog,,E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/LatencyMemory2.v,,LatencyMemory,,,../../../../Lab10-code/src,,,,,
E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/LatencyMemory2.v,1650530361,verilog,,E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/MUX2T1_32.v,,LatencyMemory2,,,../../../../Lab10-code/src,,,,,
E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/MUX2T1_32.v,1632975821,verilog,,E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/MUX3T1_A.v,,MUX2T1_32,,,../../../../Lab10-code/src,,,,,
E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/MUX3T1_A.v,1646735043,verilog,,E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/MUX3T1_B.v,,MUX3T1_A,,,../../../../Lab10-code/src,,,,,
E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/MUX3T1_B.v,1646923382,verilog,,E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/MUX4T1_32.v,,MUX3T1_B,,,../../../../Lab10-code/src,,,,,
E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/MUX4T1_32.v,1635132440,verilog,,E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/Regs.v,,MUX4T1_32,,,../../../../Lab10-code/src,,,,,
E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/Regs.v,1650154269,verilog,,E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/SCPU.v,,Regs,,,../../../../Lab10-code/src,,,,,
E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/mem_valid_counter.v,1650513491,verilog,,E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/next_pc.v,,mem_valid_counter,,,../../../../Lab10-code/src,,,,,
E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/next_pc.v,1635101100,verilog,,E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/pc_reg.v,,next_pc,,,../../../../Lab10-code/src,,,,,
E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/pc_reg.v,1631711927,verilog,,,,pc_reg,,,../../../../Lab10-code/src,,,,,
