Running: P:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_data_TB_isim_beh.exe -prj C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_data_TB_beh.prj work.Calc_data_TB 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/div_compoent.vhd" into library work
Parsing VHDL file "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_data_topmudule.vhd" into library work
Parsing VHDL file "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_data_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity div_component [div_component_default]
Compiling architecture behavioral of entity Calc_data_topmudule [calc_data_topmudule_default]
Compiling architecture behavior of entity calc_data_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_data_TB_isim_beh.exe
Fuse Memory Usage: 35852 KB
Fuse CPU Usage: 531 ms
