{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581971482838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581971482847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 17 15:31:22 2020 " "Processing started: Mon Feb 17 15:31:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581971482847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581971482847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ComputadorReBasico -c ComputadorReBasico " "Command: quartus_map --read_settings_files=on --write_settings_files=off ComputadorReBasico -c ComputadorReBasico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581971482847 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581971483595 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581971483596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU8bits " "Found entity 1: ALU8bits" {  } { { "ALU8bits.bdf" "" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ALU8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581971495016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581971495016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computadorrebasico.bdf 1 1 " "Found 1 design units, including 1 entities, in source file computadorrebasico.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComputadorReBasico " "Found entity 1: ComputadorReBasico" {  } { { "ComputadorReBasico.bdf" "" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ComputadorReBasico.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581971495018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581971495018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testalu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testalu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testalu " "Found entity 1: testalu" {  } { { "testalu.bdf" "" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/testalu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581971495020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581971495020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register8bits " "Found entity 1: Register8bits" {  } { { "Register8bits.bdf" "" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/Register8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581971495022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581971495022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU8bits " "Found entity 1: CPU8bits" {  } { { "CPU8bits.bdf" "" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/CPU8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581971495024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581971495024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxbus61.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxbus61.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxbus61-arch1 " "Found design unit 1: muxbus61-arch1" {  } { { "muxbus61.vhd" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/muxbus61.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581971495525 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxbus61 " "Found entity 1: muxbus61" {  } { { "muxbus61.vhd" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/muxbus61.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581971495525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581971495525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux81.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux81.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux81-behavioral " "Found design unit 1: demux81-behavioral" {  } { { "demux81.vhd" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/demux81.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581971495528 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux81 " "Found entity 1: demux81" {  } { { "demux81.vhd" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/demux81.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581971495528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581971495528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programmemory-SYN " "Found design unit 1: programmemory-SYN" {  } { { "ProgramMemory.vhd" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ProgramMemory.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581971495530 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramMemory " "Found entity 1: ProgramMemory" {  } { { "ProgramMemory.vhd" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ProgramMemory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581971495530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581971495530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmemoriasemana4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testmemoriasemana4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TestMemoriaSemana4 " "Found entity 1: TestMemoriaSemana4" {  } { { "TestMemoriaSemana4.bdf" "" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/TestMemoriaSemana4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581971495532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581971495532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit_SM-a " "Found design unit 1: ControlUnit_SM-a" {  } { { "ControlUnit_SM.vhd" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ControlUnit_SM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581971495534 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_SM " "Found entity 1: ControlUnit_SM" {  } { { "ControlUnit_SM.vhd" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ControlUnit_SM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581971495534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581971495534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu8bits_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu8bits_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU8bits_v1 " "Found entity 1: CPU8bits_v1" {  } { { "CPU8bits_v1.bdf" "" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/CPU8bits_v1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581971495536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581971495536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compbasicosem5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file compbasicosem5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CompBasicoSem5 " "Found entity 1: CompBasicoSem5" {  } { { "CompBasicoSem5.bdf" "" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/CompBasicoSem5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581971495538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581971495538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CompBasicoSem5 " "Elaborating entity \"CompBasicoSem5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581971495651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU8bits_v1 CPU8bits_v1:inst " "Elaborating entity \"CPU8bits_v1\" for hierarchy \"CPU8bits_v1:inst\"" {  } { { "CompBasicoSem5.bdf" "inst" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/CompBasicoSem5.bdf" { { 24 288 640 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581971495661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU8bits CPU8bits_v1:inst\|ALU8bits:inst " "Elaborating entity \"ALU8bits\" for hierarchy \"CPU8bits_v1:inst\|ALU8bits:inst\"" {  } { { "CPU8bits_v1.bdf" "inst" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/CPU8bits_v1.bdf" { { 304 1032 1160 488 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581971495684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 CPU8bits_v1:inst\|ALU8bits:inst\|74181:inst1 " "Elaborating entity \"74181\" for hierarchy \"CPU8bits_v1:inst\|ALU8bits:inst\|74181:inst1\"" {  } { { "ALU8bits.bdf" "inst1" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ALU8bits.bdf" { { 328 304 560 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581971495720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU8bits_v1:inst\|ALU8bits:inst\|74181:inst1 " "Elaborated megafunction instantiation \"CPU8bits_v1:inst\|ALU8bits:inst\|74181:inst1\"" {  } { { "ALU8bits.bdf" "" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ALU8bits.bdf" { { 328 304 560 448 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581971495721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit_SM CPU8bits_v1:inst\|ControlUnit_SM:inst11 " "Elaborating entity \"ControlUnit_SM\" for hierarchy \"CPU8bits_v1:inst\|ControlUnit_SM:inst11\"" {  } { { "CPU8bits_v1.bdf" "inst11" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/CPU8bits_v1.bdf" { { 544 -264 -32 784 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581971495725 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ControlUnit_SM.vhd(32) " "VHDL Process Statement warning at ControlUnit_SM.vhd(32): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_SM.vhd" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ControlUnit_SM.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1581971495726 "|ControlUnit_SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCtemp ControlUnit_SM.vhd(91) " "VHDL Process Statement warning at ControlUnit_SM.vhd(91): signal \"PCtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_SM.vhd" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ControlUnit_SM.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1581971495726 "|ControlUnit_SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCtemp ControlUnit_SM.vhd(93) " "VHDL Process Statement warning at ControlUnit_SM.vhd(93): signal \"PCtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_SM.vhd" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ControlUnit_SM.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1581971495726 "|ControlUnit_SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCtemp ControlUnit_SM.vhd(95) " "VHDL Process Statement warning at ControlUnit_SM.vhd(95): signal \"PCtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_SM.vhd" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ControlUnit_SM.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1581971495726 "|ControlUnit_SM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxbus61 CPU8bits_v1:inst\|muxbus61:inst7 " "Elaborating entity \"muxbus61\" for hierarchy \"CPU8bits_v1:inst\|muxbus61:inst7\"" {  } { { "CPU8bits_v1.bdf" "inst7" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/CPU8bits_v1.bdf" { { 136 696 824 312 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581971495727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8bits CPU8bits_v1:inst\|Register8bits:inst4 " "Elaborating entity \"Register8bits\" for hierarchy \"CPU8bits_v1:inst\|Register8bits:inst4\"" {  } { { "CPU8bits_v1.bdf" "inst4" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/CPU8bits_v1.bdf" { { 88 360 544 184 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581971495729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74374 CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst " "Elaborating entity \"74374\" for hierarchy \"CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\"" {  } { { "Register8bits.bdf" "inst" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/Register8bits.bdf" { { 224 400 520 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581971495764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst " "Elaborated megafunction instantiation \"CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\"" {  } { { "Register8bits.bdf" "" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/Register8bits.bdf" { { 224 400 520 416 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581971495765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux81 CPU8bits_v1:inst\|demux81:inst9 " "Elaborating entity \"demux81\" for hierarchy \"CPU8bits_v1:inst\|demux81:inst9\"" {  } { { "CPU8bits_v1.bdf" "inst9" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/CPU8bits_v1.bdf" { { 728 704 856 808 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581971495766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX CPU8bits_v1:inst\|BUSMUX:inst10 " "Elaborating entity \"BUSMUX\" for hierarchy \"CPU8bits_v1:inst\|BUSMUX:inst10\"" {  } { { "CPU8bits_v1.bdf" "inst10" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/CPU8bits_v1.bdf" { { 16 96 208 104 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581971495803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU8bits_v1:inst\|BUSMUX:inst10 " "Elaborated megafunction instantiation \"CPU8bits_v1:inst\|BUSMUX:inst10\"" {  } { { "CPU8bits_v1.bdf" "" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/CPU8bits_v1.bdf" { { 16 96 208 104 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581971495804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU8bits_v1:inst\|BUSMUX:inst10 " "Instantiated megafunction \"CPU8bits_v1:inst\|BUSMUX:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971495804 ""}  } { { "CPU8bits_v1.bdf" "" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/CPU8bits_v1.bdf" { { 16 96 208 104 "inst10" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581971495804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux CPU8bits_v1:inst\|BUSMUX:inst10\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"CPU8bits_v1:inst\|BUSMUX:inst10\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581971495851 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU8bits_v1:inst\|BUSMUX:inst10\|lpm_mux:\$00000 CPU8bits_v1:inst\|BUSMUX:inst10 " "Elaborated megafunction instantiation \"CPU8bits_v1:inst\|BUSMUX:inst10\|lpm_mux:\$00000\", which is child of megafunction instantiation \"CPU8bits_v1:inst\|BUSMUX:inst10\"" {  } { { "busmux.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "CPU8bits_v1.bdf" "" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/CPU8bits_v1.bdf" { { 16 96 208 104 "inst10" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581971495853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0kc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kc " "Found entity 1: mux_0kc" {  } { { "db/mux_0kc.tdf" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/db/mux_0kc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581971495919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581971495919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0kc CPU8bits_v1:inst\|BUSMUX:inst10\|lpm_mux:\$00000\|mux_0kc:auto_generated " "Elaborating entity \"mux_0kc\" for hierarchy \"CPU8bits_v1:inst\|BUSMUX:inst10\|lpm_mux:\$00000\|mux_0kc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581971495919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramMemory ProgramMemory:inst1 " "Elaborating entity \"ProgramMemory\" for hierarchy \"ProgramMemory:inst1\"" {  } { { "CompBasicoSem5.bdf" "inst1" { Schematic "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/CompBasicoSem5.bdf" { { 104 928 1144 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581971495941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ProgramMemory:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ProgramMemory:inst1\|altsyncram:altsyncram_component\"" {  } { { "ProgramMemory.vhd" "altsyncram_component" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ProgramMemory.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581971496684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProgramMemory:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ProgramMemory:inst1\|altsyncram:altsyncram_component\"" {  } { { "ProgramMemory.vhd" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ProgramMemory.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581971496746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProgramMemory:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ProgramMemory:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ProgramaSemana4.mif " "Parameter \"init_file\" = \"ProgramaSemana4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581971496747 ""}  } { { "ProgramMemory.vhd" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/ProgramMemory.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581971496747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ev24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ev24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ev24 " "Found entity 1: altsyncram_ev24" {  } { { "db/altsyncram_ev24.tdf" "" { Text "D:/uni/SIS 8/Arqui-Comp/tareas/ComputadorReBasicoTarea/db/altsyncram_ev24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581971496851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581971496851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ev24 ProgramMemory:inst1\|altsyncram:altsyncram_component\|altsyncram_ev24:auto_generated " "Elaborating entity \"altsyncram_ev24\" for hierarchy \"ProgramMemory:inst1\|altsyncram:altsyncram_component\|altsyncram_ev24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581971496851 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "30 " "Ignored 30 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "30 " "Ignored 30 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1581971497235 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1581971497235 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|47 R0\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|47\" to the node \"R0\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|47 R1\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|47\" to the node \"R1\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|47 R2\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|47\" to the node \"R2\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|47 R3\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|47\" to the node \"R3\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|47 R4\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|47\" to the node \"R4\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|47 R5\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|47\" to the node \"R5\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|46 R0\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|46\" to the node \"R0\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|46 R1\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|46\" to the node \"R1\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|46 R2\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|46\" to the node \"R2\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|46 R3\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|46\" to the node \"R3\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|46 R4\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|46\" to the node \"R4\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|46 R5\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|46\" to the node \"R5\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|45 R0\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|45\" to the node \"R0\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|45 R1\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|45\" to the node \"R1\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|45 R2\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|45\" to the node \"R2\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|45 R3\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|45\" to the node \"R3\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|45 R4\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|45\" to the node \"R4\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|45 R5\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|45\" to the node \"R5\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|44 R0\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|44\" to the node \"R0\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|44 R1\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|44\" to the node \"R1\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|44 R2\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|44\" to the node \"R2\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|44 R3\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|44\" to the node \"R3\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|44 R4\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|44\" to the node \"R4\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|44 R5\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|44\" to the node \"R5\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|43 R0\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|43\" to the node \"R0\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|43 R1\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|43\" to the node \"R1\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|43 R2\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|43\" to the node \"R2\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|43 R3\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|43\" to the node \"R3\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|43 R4\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|43\" to the node \"R4\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|43 R5\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|43\" to the node \"R5\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|42 R0\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|42\" to the node \"R0\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|42 R1\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|42\" to the node \"R1\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|42 R2\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|42\" to the node \"R2\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|42 R3\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|42\" to the node \"R3\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|42 R4\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|42\" to the node \"R4\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|42 R5\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|42\" to the node \"R5\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|41 R0\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|41\" to the node \"R0\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|41 R1\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|41\" to the node \"R1\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|41 R2\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|41\" to the node \"R2\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|41 R3\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|41\" to the node \"R3\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|41 R4\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|41\" to the node \"R4\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|41 R5\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|41\" to the node \"R5\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|40 R0\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|40\" to the node \"R0\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|40 R1\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|40\" to the node \"R1\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|40 R2\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|40\" to the node \"R2\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|40 R3\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|40\" to the node \"R3\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|40 R4\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|40\" to the node \"R4\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|40 R5\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|40\" to the node \"R5\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1581971497746 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1581971497746 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|47 CPU8bits_v1:inst\|muxbus61:inst8\|Mux0 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|47\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|47 CPU8bits_v1:inst\|muxbus61:inst8\|Mux0 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|47\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|47 CPU8bits_v1:inst\|muxbus61:inst8\|Mux0 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|47\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|47 CPU8bits_v1:inst\|muxbus61:inst8\|Mux0 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|47\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|47 CPU8bits_v1:inst\|muxbus61:inst8\|Mux0 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|47\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|47 CPU8bits_v1:inst\|muxbus61:inst8\|Mux0 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|47\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|46 CPU8bits_v1:inst\|muxbus61:inst8\|Mux1 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|46\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|46 CPU8bits_v1:inst\|muxbus61:inst8\|Mux1 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|46\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|46 CPU8bits_v1:inst\|muxbus61:inst8\|Mux1 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|46\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|46 CPU8bits_v1:inst\|muxbus61:inst8\|Mux1 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|46\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|46 CPU8bits_v1:inst\|muxbus61:inst8\|Mux1 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|46\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|46 CPU8bits_v1:inst\|muxbus61:inst8\|Mux1 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|46\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|45 CPU8bits_v1:inst\|muxbus61:inst8\|Mux2 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|45\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|45 CPU8bits_v1:inst\|muxbus61:inst8\|Mux2 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|45\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|45 CPU8bits_v1:inst\|muxbus61:inst8\|Mux2 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|45\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|45 CPU8bits_v1:inst\|muxbus61:inst8\|Mux2 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|45\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|45 CPU8bits_v1:inst\|muxbus61:inst8\|Mux2 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|45\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|45 CPU8bits_v1:inst\|muxbus61:inst8\|Mux2 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|45\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|44 CPU8bits_v1:inst\|muxbus61:inst8\|Mux3 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|44\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|44 CPU8bits_v1:inst\|muxbus61:inst8\|Mux3 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|44\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|44 CPU8bits_v1:inst\|muxbus61:inst8\|Mux3 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|44\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|44 CPU8bits_v1:inst\|muxbus61:inst8\|Mux3 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|44\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|44 CPU8bits_v1:inst\|muxbus61:inst8\|Mux3 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|44\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|44 CPU8bits_v1:inst\|muxbus61:inst8\|Mux3 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|44\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|43 CPU8bits_v1:inst\|muxbus61:inst8\|Mux4 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|43\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|43 CPU8bits_v1:inst\|muxbus61:inst8\|Mux4 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|43\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|43 CPU8bits_v1:inst\|muxbus61:inst8\|Mux4 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|43\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|43 CPU8bits_v1:inst\|muxbus61:inst8\|Mux4 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|43\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|43 CPU8bits_v1:inst\|muxbus61:inst8\|Mux4 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|43\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|43 CPU8bits_v1:inst\|muxbus61:inst8\|Mux4 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|43\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|42 CPU8bits_v1:inst\|muxbus61:inst8\|Mux5 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|42\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|42 CPU8bits_v1:inst\|muxbus61:inst8\|Mux5 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|42\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|42 CPU8bits_v1:inst\|muxbus61:inst8\|Mux5 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|42\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|42 CPU8bits_v1:inst\|muxbus61:inst8\|Mux5 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|42\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|42 CPU8bits_v1:inst\|muxbus61:inst8\|Mux5 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|42\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|42 CPU8bits_v1:inst\|muxbus61:inst8\|Mux5 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|42\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|41 CPU8bits_v1:inst\|muxbus61:inst8\|Mux6 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|41\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|41 CPU8bits_v1:inst\|muxbus61:inst8\|Mux6 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|41\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|41 CPU8bits_v1:inst\|muxbus61:inst8\|Mux6 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|41\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|41 CPU8bits_v1:inst\|muxbus61:inst8\|Mux6 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|41\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|41 CPU8bits_v1:inst\|muxbus61:inst8\|Mux6 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|41\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|41 CPU8bits_v1:inst\|muxbus61:inst8\|Mux6 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|41\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|40 CPU8bits_v1:inst\|muxbus61:inst8\|Mux7 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst4\|74374:inst\|40\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|40 CPU8bits_v1:inst\|muxbus61:inst8\|Mux7 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst5\|74374:inst\|40\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|40 CPU8bits_v1:inst\|muxbus61:inst8\|Mux7 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst6\|74374:inst\|40\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|40 CPU8bits_v1:inst\|muxbus61:inst8\|Mux7 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst1\|74374:inst\|40\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|40 CPU8bits_v1:inst\|muxbus61:inst8\|Mux7 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst2\|74374:inst\|40\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|40 CPU8bits_v1:inst\|muxbus61:inst8\|Mux7 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v1:inst\|Register8bits:inst3\|74374:inst\|40\" to the node \"CPU8bits_v1:inst\|muxbus61:inst8\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1581971497751 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1581971497751 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581971497930 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581971499027 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581971499027 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "322 " "Implemented 322 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581971499294 ""} { "Info" "ICUT_CUT_TM_OPINS" "106 " "Implemented 106 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581971499294 ""} { "Info" "ICUT_CUT_TM_LCELLS" "198 " "Implemented 198 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581971499294 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1581971499294 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581971499294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5066 " "Peak virtual memory: 5066 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581971499357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 17 15:31:39 2020 " "Processing ended: Mon Feb 17 15:31:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581971499357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581971499357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581971499357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581971499357 ""}
