`timescale 1 ns/100 ps
// Version: v11.8 SP3 11.8.3.6


module adc_fifo(
       DATA,
       Q,
       WE,
       RE,
       WCLOCK,
       RCLOCK,
       FULL,
       EMPTY,
       RESET,
       RDCNT,
       WRCNT
    );
input  [63:0] DATA;
output [7:0] Q;
input  WE;
input  RE;
input  WCLOCK;
input  RCLOCK;
output FULL;
output EMPTY;
input  RESET;
output [14:0] RDCNT;
output [11:0] WRCNT;

    wire READ_RESET_P, WRITE_RESET_P, \MEM_RADDR[0] , \MEM_RADDR[1] , 
        \MEM_RADDR[2] , \MEM_RADDR[3] , \MEM_RADDR[4] , \MEM_RADDR[5] , 
        \MEM_RADDR[6] , \MEM_RADDR[7] , \MEM_RADDR[8] , \MEM_RADDR[9] , 
        \MEM_RADDR[10] , \MEM_RADDR[11] , \MEM_RADDR[12] , 
        \MEM_RADDR[13] , \MEM_RADDR[14] , \RBINNXTSHIFT[0] , 
        \RBINNXTSHIFT[1] , \RBINNXTSHIFT[2] , \RBINNXTSHIFT[3] , 
        \RBINNXTSHIFT[4] , \RBINNXTSHIFT[5] , \RBINNXTSHIFT[6] , 
        \RBINNXTSHIFT[7] , \RBINNXTSHIFT[8] , \RBINNXTSHIFT[9] , 
        \RBINNXTSHIFT[10] , \RBINNXTSHIFT[11] , \RBINNXTSHIFT[12] , 
        \RBINNXTSHIFT[13] , \RBINNXTSHIFT[14] , \WBINSYNC[0] , 
        \WBINSYNC[1] , \WBINSYNC[2] , \WBINSYNC[3] , \WBINSYNC[4] , 
        \WBINSYNC[5] , \WBINSYNC[6] , \WBINSYNC[7] , \WBINSYNC[8] , 
        \WBINSYNC[9] , \WBINSYNC[10] , READDOMAIN_WMSB, 
        \WBINSYNCSHIFT[0] , \MEM_WADDR[0] , \MEM_WADDR[1] , 
        \MEM_WADDR[2] , \MEM_WADDR[3] , \MEM_WADDR[4] , \MEM_WADDR[5] , 
        \MEM_WADDR[6] , \MEM_WADDR[7] , \MEM_WADDR[8] , \MEM_WADDR[9] , 
        \MEM_WADDR[10] , \MEM_WADDR[11] , \WBINNXTSHIFT[0] , 
        \WBINNXTSHIFT[1] , \WBINNXTSHIFT[2] , \WBINNXTSHIFT[3] , 
        \WBINNXTSHIFT[4] , \WBINNXTSHIFT[5] , \WBINNXTSHIFT[6] , 
        \WBINNXTSHIFT[7] , \WBINNXTSHIFT[8] , \WBINNXTSHIFT[9] , 
        \WBINNXTSHIFT[10] , \WBINNXTSHIFT[11] , \RBINSYNC[0] , 
        \RBINSYNC[1] , \RBINSYNC[2] , \RBINSYNC[3] , \RBINSYNC[4] , 
        \RBINSYNC[5] , \RBINSYNC[6] , \RBINSYNC[7] , \RBINSYNC[8] , 
        \RBINSYNC[9] , \RBINSYNC[10] , \RBINSYNC[11] , \RBINSYNC[12] , 
        \RBINSYNC[13] , \RBINSYNC[14] , FULLINT, MEMORYWE, MEMWENEG, 
        \WDIFF[0] , \WDIFF[1] , \WDIFF[2] , \WDIFF[3] , \WDIFF[4] , 
        \WDIFF[5] , \WDIFF[6] , \WDIFF[7] , \WDIFF[8] , \WDIFF[9] , 
        \WDIFF[10] , \WDIFF[11] , \WGRY[0] , \WGRY[1] , \WGRY[2] , 
        \WGRY[3] , \WGRY[4] , \WGRY[5] , \WGRY[6] , \WGRY[7] , 
        \WGRY[8] , \WGRY[9] , \WGRY[10] , \WGRY[11] , \RGRYSYNC[0] , 
        \RGRYSYNC[1] , \RGRYSYNC[2] , \RGRYSYNC[3] , \RGRYSYNC[4] , 
        \RGRYSYNC[5] , \RGRYSYNC[6] , \RGRYSYNC[7] , \RGRYSYNC[8] , 
        \RGRYSYNC[9] , \RGRYSYNC[10] , \RGRYSYNC[11] , \RGRYSYNC[12] , 
        \RGRYSYNC[13] , \RGRYSYNC[14] , EMPTYINT, MEMORYRE, MEMRENEG, 
        \RDIFF[0] , \RDIFF[1] , \RDIFF[2] , \RDIFF[3] , \RDIFF[4] , 
        \RDIFF[5] , \RDIFF[6] , \RDIFF[7] , \RDIFF[8] , \RDIFF[9] , 
        \RDIFF[10] , \RDIFF[11] , \RDIFF[12] , \RDIFF[13] , 
        \RDIFF[14] , DVLDI, DVLDX, \RGRY[0] , \RGRY[1] , \RGRY[2] , 
        \RGRY[3] , \RGRY[4] , \RGRY[5] , \RGRY[6] , \RGRY[7] , 
        \RGRY[8] , \RGRY[9] , \RGRY[10] , \RGRY[11] , \RGRY[12] , 
        \RGRY[13] , \RGRY[14] , \WGRYSYNC[0] , \WGRYSYNC[1] , 
        \WGRYSYNC[2] , \WGRYSYNC[3] , \WGRYSYNC[4] , \WGRYSYNC[5] , 
        \WGRYSYNC[6] , \WGRYSYNC[7] , \WGRYSYNC[8] , \WGRYSYNC[9] , 
        \WGRYSYNC[10] , \WGRYSYNC[11] , \QXI[0] , \QXI[1] , \QXI[2] , 
        \QXI[3] , \QXI[4] , \QXI[5] , \QXI[6] , \QXI[7] , DFN1C0_7_Q, 
        INV_45_Y, MX2_94_Y, MX2_137_Y, MX2_2_Y, MX2_115_Y, MX2_164_Y, 
        MX2_87_Y, MX2_24_Y, MX2_114_Y, MX2_5_Y, MX2_127_Y, MX2_168_Y, 
        MX2_156_Y, MX2_11_Y, MX2_81_Y, MX2_163_Y, MX2_150_Y, MX2_155_Y, 
        MX2_64_Y, MX2_154_Y, MX2_205_Y, MX2_144_Y, MX2_23_Y, MX2_22_Y, 
        MX2_194_Y, MX2_123_Y, MX2_46_Y, MX2_103_Y, MX2_39_Y, MX2_88_Y, 
        MX2_73_Y, MX2_185_Y, MX2_21_Y, MX2_78_Y, MX2_116_Y, MX2_182_Y, 
        MX2_45_Y, MX2_69_Y, MX2_113_Y, MX2_130_Y, MX2_3_Y, MX2_204_Y, 
        MX2_91_Y, MX2_160_Y, MX2_112_Y, MX2_129_Y, MX2_179_Y, 
        MX2_173_Y, MX2_49_Y, MX2_190_Y, MX2_33_Y, MX2_146_Y, MX2_172_Y, 
        MX2_178_Y, MX2_86_Y, MX2_28_Y, MX2_70_Y, MX2_207_Y, MX2_90_Y, 
        MX2_84_Y, MX2_142_Y, MX2_126_Y, MX2_98_Y, MX2_66_Y, MX2_30_Y, 
        DFN1E1C0_3_Q, DFN1E1C0_2_Q, DFN1E1C0_1_Q, DFN1E1C0_0_Q, 
        OR2_3_Y, OR2A_3_Y, OR2A_1_Y, NAND2_3_Y, OR2_4_Y, OR2A_0_Y, 
        OR2A_2_Y, NAND2_2_Y, OR2_9_Y, OR2_2_Y, OR2_0_Y, OR2_5_Y, 
        OR2_6_Y, OR2_8_Y, OR2_7_Y, OR2_1_Y, INV_3_Y, INV_2_Y, INV_13_Y, 
        INV_11_Y, INV_30_Y, INV_27_Y, INV_26_Y, INV_25_Y, 
        RAM4K9_0_DOUTB0, RAM4K9_11_DOUTB0, RAM4K9_24_DOUTB0, 
        RAM4K9_7_DOUTB0, RAM4K9_0_DOUTA0, RAM4K9_11_DOUTA0, 
        RAM4K9_24_DOUTA0, RAM4K9_7_DOUTA0, RAM4K9_0_DOUTA1, 
        RAM4K9_11_DOUTA1, RAM4K9_24_DOUTA1, RAM4K9_7_DOUTA1, 
        RAM4K9_0_DOUTA2, RAM4K9_11_DOUTA2, RAM4K9_24_DOUTA2, 
        RAM4K9_7_DOUTA2, RAM4K9_0_DOUTA3, RAM4K9_11_DOUTA3, 
        RAM4K9_24_DOUTA3, RAM4K9_7_DOUTA3, RAM4K9_0_DOUTA4, 
        RAM4K9_11_DOUTA4, RAM4K9_24_DOUTA4, RAM4K9_7_DOUTA4, 
        RAM4K9_0_DOUTA5, RAM4K9_11_DOUTA5, RAM4K9_24_DOUTA5, 
        RAM4K9_7_DOUTA5, RAM4K9_0_DOUTA6, RAM4K9_11_DOUTA6, 
        RAM4K9_24_DOUTA6, RAM4K9_7_DOUTA6, RAM4K9_0_DOUTA7, 
        RAM4K9_11_DOUTA7, RAM4K9_24_DOUTA7, RAM4K9_7_DOUTA7, 
        RAM4K9_19_DOUTB0, RAM4K9_5_DOUTB0, RAM4K9_4_DOUTB0, 
        RAM4K9_1_DOUTB0, RAM4K9_19_DOUTA0, RAM4K9_5_DOUTA0, 
        RAM4K9_4_DOUTA0, RAM4K9_1_DOUTA0, RAM4K9_19_DOUTA1, 
        RAM4K9_5_DOUTA1, RAM4K9_4_DOUTA1, RAM4K9_1_DOUTA1, 
        RAM4K9_19_DOUTA2, RAM4K9_5_DOUTA2, RAM4K9_4_DOUTA2, 
        RAM4K9_1_DOUTA2, RAM4K9_19_DOUTA3, RAM4K9_5_DOUTA3, 
        RAM4K9_4_DOUTA3, RAM4K9_1_DOUTA3, RAM4K9_19_DOUTA4, 
        RAM4K9_5_DOUTA4, RAM4K9_4_DOUTA4, RAM4K9_1_DOUTA4, 
        RAM4K9_19_DOUTA5, RAM4K9_5_DOUTA5, RAM4K9_4_DOUTA5, 
        RAM4K9_1_DOUTA5, RAM4K9_19_DOUTA6, RAM4K9_5_DOUTA6, 
        RAM4K9_4_DOUTA6, RAM4K9_1_DOUTA6, RAM4K9_19_DOUTA7, 
        RAM4K9_5_DOUTA7, RAM4K9_4_DOUTA7, RAM4K9_1_DOUTA7, 
        RAM4K9_30_DOUTB0, RAM4K9_13_DOUTB0, RAM4K9_25_DOUTB0, 
        RAM4K9_15_DOUTB0, RAM4K9_30_DOUTA0, RAM4K9_13_DOUTA0, 
        RAM4K9_25_DOUTA0, RAM4K9_15_DOUTA0, RAM4K9_30_DOUTA1, 
        RAM4K9_13_DOUTA1, RAM4K9_25_DOUTA1, RAM4K9_15_DOUTA1, 
        RAM4K9_30_DOUTA2, RAM4K9_13_DOUTA2, RAM4K9_25_DOUTA2, 
        RAM4K9_15_DOUTA2, RAM4K9_30_DOUTA3, RAM4K9_13_DOUTA3, 
        RAM4K9_25_DOUTA3, RAM4K9_15_DOUTA3, RAM4K9_30_DOUTA4, 
        RAM4K9_13_DOUTA4, RAM4K9_25_DOUTA4, RAM4K9_15_DOUTA4, 
        RAM4K9_30_DOUTA5, RAM4K9_13_DOUTA5, RAM4K9_25_DOUTA5, 
        RAM4K9_15_DOUTA5, RAM4K9_30_DOUTA6, RAM4K9_13_DOUTA6, 
        RAM4K9_25_DOUTA6, RAM4K9_15_DOUTA6, RAM4K9_30_DOUTA7, 
        RAM4K9_13_DOUTA7, RAM4K9_25_DOUTA7, RAM4K9_15_DOUTA7, 
        RAM4K9_2_DOUTB0, RAM4K9_27_DOUTB0, RAM4K9_28_DOUTB0, 
        RAM4K9_12_DOUTB0, RAM4K9_2_DOUTA0, RAM4K9_27_DOUTA0, 
        RAM4K9_28_DOUTA0, RAM4K9_12_DOUTA0, RAM4K9_2_DOUTA1, 
        RAM4K9_27_DOUTA1, RAM4K9_28_DOUTA1, RAM4K9_12_DOUTA1, 
        RAM4K9_2_DOUTA2, RAM4K9_27_DOUTA2, RAM4K9_28_DOUTA2, 
        RAM4K9_12_DOUTA2, RAM4K9_2_DOUTA3, RAM4K9_27_DOUTA3, 
        RAM4K9_28_DOUTA3, RAM4K9_12_DOUTA3, RAM4K9_2_DOUTA4, 
        RAM4K9_27_DOUTA4, RAM4K9_28_DOUTA4, RAM4K9_12_DOUTA4, 
        RAM4K9_2_DOUTA5, RAM4K9_27_DOUTA5, RAM4K9_28_DOUTA5, 
        RAM4K9_12_DOUTA5, RAM4K9_2_DOUTA6, RAM4K9_27_DOUTA6, 
        RAM4K9_28_DOUTA6, RAM4K9_12_DOUTA6, RAM4K9_2_DOUTA7, 
        RAM4K9_27_DOUTA7, RAM4K9_28_DOUTA7, RAM4K9_12_DOUTA7, 
        RAM4K9_20_DOUTB0, RAM4K9_18_DOUTB0, RAM4K9_14_DOUTB0, 
        RAM4K9_16_DOUTB0, RAM4K9_20_DOUTA0, RAM4K9_18_DOUTA0, 
        RAM4K9_14_DOUTA0, RAM4K9_16_DOUTA0, RAM4K9_20_DOUTA1, 
        RAM4K9_18_DOUTA1, RAM4K9_14_DOUTA1, RAM4K9_16_DOUTA1, 
        RAM4K9_20_DOUTA2, RAM4K9_18_DOUTA2, RAM4K9_14_DOUTA2, 
        RAM4K9_16_DOUTA2, RAM4K9_20_DOUTA3, RAM4K9_18_DOUTA3, 
        RAM4K9_14_DOUTA3, RAM4K9_16_DOUTA3, RAM4K9_20_DOUTA4, 
        RAM4K9_18_DOUTA4, RAM4K9_14_DOUTA4, RAM4K9_16_DOUTA4, 
        RAM4K9_20_DOUTA5, RAM4K9_18_DOUTA5, RAM4K9_14_DOUTA5, 
        RAM4K9_16_DOUTA5, RAM4K9_20_DOUTA6, RAM4K9_18_DOUTA6, 
        RAM4K9_14_DOUTA6, RAM4K9_16_DOUTA6, RAM4K9_20_DOUTA7, 
        RAM4K9_18_DOUTA7, RAM4K9_14_DOUTA7, RAM4K9_16_DOUTA7, 
        RAM4K9_21_DOUTB0, RAM4K9_10_DOUTB0, RAM4K9_17_DOUTB0, 
        RAM4K9_3_DOUTB0, RAM4K9_21_DOUTA0, RAM4K9_10_DOUTA0, 
        RAM4K9_17_DOUTA0, RAM4K9_3_DOUTA0, RAM4K9_21_DOUTA1, 
        RAM4K9_10_DOUTA1, RAM4K9_17_DOUTA1, RAM4K9_3_DOUTA1, 
        RAM4K9_21_DOUTA2, RAM4K9_10_DOUTA2, RAM4K9_17_DOUTA2, 
        RAM4K9_3_DOUTA2, RAM4K9_21_DOUTA3, RAM4K9_10_DOUTA3, 
        RAM4K9_17_DOUTA3, RAM4K9_3_DOUTA3, RAM4K9_21_DOUTA4, 
        RAM4K9_10_DOUTA4, RAM4K9_17_DOUTA4, RAM4K9_3_DOUTA4, 
        RAM4K9_21_DOUTA5, RAM4K9_10_DOUTA5, RAM4K9_17_DOUTA5, 
        RAM4K9_3_DOUTA5, RAM4K9_21_DOUTA6, RAM4K9_10_DOUTA6, 
        RAM4K9_17_DOUTA6, RAM4K9_3_DOUTA6, RAM4K9_21_DOUTA7, 
        RAM4K9_10_DOUTA7, RAM4K9_17_DOUTA7, RAM4K9_3_DOUTA7, 
        RAM4K9_29_DOUTB0, RAM4K9_31_DOUTB0, RAM4K9_9_DOUTB0, 
        RAM4K9_23_DOUTB0, RAM4K9_29_DOUTA0, RAM4K9_31_DOUTA0, 
        RAM4K9_9_DOUTA0, RAM4K9_23_DOUTA0, RAM4K9_29_DOUTA1, 
        RAM4K9_31_DOUTA1, RAM4K9_9_DOUTA1, RAM4K9_23_DOUTA1, 
        RAM4K9_29_DOUTA2, RAM4K9_31_DOUTA2, RAM4K9_9_DOUTA2, 
        RAM4K9_23_DOUTA2, RAM4K9_29_DOUTA3, RAM4K9_31_DOUTA3, 
        RAM4K9_9_DOUTA3, RAM4K9_23_DOUTA3, RAM4K9_29_DOUTA4, 
        RAM4K9_31_DOUTA4, RAM4K9_9_DOUTA4, RAM4K9_23_DOUTA4, 
        RAM4K9_29_DOUTA5, RAM4K9_31_DOUTA5, RAM4K9_9_DOUTA5, 
        RAM4K9_23_DOUTA5, RAM4K9_29_DOUTA6, RAM4K9_31_DOUTA6, 
        RAM4K9_9_DOUTA6, RAM4K9_23_DOUTA6, RAM4K9_29_DOUTA7, 
        RAM4K9_31_DOUTA7, RAM4K9_9_DOUTA7, RAM4K9_23_DOUTA7, 
        RAM4K9_8_DOUTB0, RAM4K9_6_DOUTB0, RAM4K9_26_DOUTB0, 
        RAM4K9_22_DOUTB0, RAM4K9_8_DOUTA0, RAM4K9_6_DOUTA0, 
        RAM4K9_26_DOUTA0, RAM4K9_22_DOUTA0, RAM4K9_8_DOUTA1, 
        RAM4K9_6_DOUTA1, RAM4K9_26_DOUTA1, RAM4K9_22_DOUTA1, 
        RAM4K9_8_DOUTA2, RAM4K9_6_DOUTA2, RAM4K9_26_DOUTA2, 
        RAM4K9_22_DOUTA2, RAM4K9_8_DOUTA3, RAM4K9_6_DOUTA3, 
        RAM4K9_26_DOUTA3, RAM4K9_22_DOUTA3, RAM4K9_8_DOUTA4, 
        RAM4K9_6_DOUTA4, RAM4K9_26_DOUTA4, RAM4K9_22_DOUTA4, 
        RAM4K9_8_DOUTA5, RAM4K9_6_DOUTA5, RAM4K9_26_DOUTA5, 
        RAM4K9_22_DOUTA5, RAM4K9_8_DOUTA6, RAM4K9_6_DOUTA6, 
        RAM4K9_26_DOUTA6, RAM4K9_22_DOUTA6, RAM4K9_8_DOUTA7, 
        RAM4K9_6_DOUTA7, RAM4K9_26_DOUTA7, RAM4K9_22_DOUTA7, MX2_16_Y, 
        MX2_128_Y, MX2_35_Y, MX2_153_Y, MX2_121_Y, MX2_133_Y, MX2_61_Y, 
        MX2_176_Y, MX2_1_Y, MX2_111_Y, MX2_26_Y, MX2_138_Y, MX2_44_Y, 
        MX2_159_Y, MX2_57_Y, MX2_169_Y, MX2_67_Y, MX2_186_Y, MX2_143_Y, 
        MX2_58_Y, MX2_122_Y, MX2_40_Y, MX2_120_Y, MX2_38_Y, MX2_93_Y, 
        MX2_4_Y, MX2_149_Y, MX2_59_Y, MX2_29_Y, MX2_141_Y, MX2_85_Y, 
        MX2_0_Y, MX2_110_Y, MX2_25_Y, MX2_77_Y, MX2_198_Y, MX2_125_Y, 
        MX2_43_Y, MX2_68_Y, MX2_187_Y, MX2_74_Y, MX2_192_Y, MX2_50_Y, 
        MX2_162_Y, MX2_31_Y, MX2_147_Y, MX2_136_Y, MX2_53_Y, MX2_117_Y, 
        MX2_34_Y, MX2_206_Y, MX2_109_Y, MX2_8_Y, MX2_14_Y, MX2_134_Y, 
        MX2_48_Y, MX2_184_Y, MX2_89_Y, MX2_152_Y, MX2_161_Y, MX2_181_Y, 
        MX2_83_Y, MX2_170_Y, MX2_75_Y, MX2_119_Y, MX2_37_Y, MX2_63_Y, 
        MX2_72_Y, MX2_200_Y, MX2_106_Y, MX2_175_Y, MX2_79_Y, MX2_139_Y, 
        MX2_56_Y, MX2_145_Y, MX2_151_Y, MX2_189_Y, MX2_92_Y, MX2_193_Y, 
        MX2_201_Y, MX2_99_Y, MX2_10_Y, MX2_9_Y, MX2_15_Y, MX2_171_Y, 
        MX2_76_Y, MX2_197_Y, MX2_102_Y, MX2_52_Y, MX2_166_Y, MX2_47_Y, 
        MX2_55_Y, MX2_65_Y, MX2_183_Y, MX2_199_Y, MX2_104_Y, MX2_118_Y, 
        MX2_36_Y, MX2_95_Y, MX2_6_Y, MX2_62_Y, MX2_180_Y, MX2_27_Y, 
        MX2_140_Y, MX2_195_Y, MX2_100_Y, MX2_191_Y, MX2_97_Y, MX2_19_Y, 
        MX2_132_Y, MX2_107_Y, MX2_17_Y, MX2_96_Y, MX2_7_Y, MX2_196_Y, 
        MX2_101_Y, MX2_42_Y, MX2_158_Y, MX2_177_Y, MX2_80_Y, MX2_18_Y, 
        MX2_131_Y, MX2_20_Y, MX2_135_Y, MX2_105_Y, MX2_13_Y, MX2_54_Y, 
        MX2_167_Y, MX2_41_Y, MX2_157_Y, MX2_82_Y, MX2_203_Y, MX2_51_Y, 
        MX2_165_Y, MX2_71_Y, MX2_188_Y, MX2_12_Y, MX2_124_Y, MX2_60_Y, 
        MX2_174_Y, MX2_32_Y, MX2_148_Y, MX2_202_Y, MX2_108_Y, 
        NAND2_1_Y, INV_20_Y, DFN1C0_15_Q, DFN1C0_2_Q, DFN1C0_8_Q, 
        DFN1C0_10_Q, DFN1C0_19_Q, DFN1C0_11_Q, DFN1C0_26_Q, 
        DFN1C0_21_Q, DFN1C0_27_Q, DFN1C0_28_Q, DFN1C0_6_Q, DFN1C0_22_Q, 
        INV_44_Y, INV_41_Y, XNOR3_53_Y, XNOR3_12_Y, XNOR3_33_Y, 
        XNOR3_43_Y, XOR3_1_Y, XNOR3_35_Y, XNOR3_6_Y, XNOR3_56_Y, 
        XOR3_9_Y, XNOR3_5_Y, XNOR3_29_Y, XOR3_2_Y, XNOR3_19_Y, 
        XNOR3_37_Y, XNOR3_28_Y, XOR3_6_Y, XNOR3_48_Y, XNOR3_30_Y, 
        XNOR3_52_Y, XNOR3_55_Y, XNOR3_20_Y, XNOR3_25_Y, XNOR3_21_Y, 
        XNOR3_17_Y, XNOR3_54_Y, DFN1C0_14_Q, DFN1C0_12_Q, DFN1C0_1_Q, 
        DFN1C0_23_Q, DFN1C0_17_Q, DFN1C0_4_Q, DFN1C0_13_Q, DFN1C0_25_Q, 
        DFN1C0_9_Q, DFN1C0_3_Q, DFN1C0_18_Q, DFN1C0_0_Q, DFN1C0_20_Q, 
        DFN1C0_5_Q, DFN1C0_24_Q, INV_33_Y, NOR2A_0_Y, INV_38_Y, 
        INV_31_Y, INV_17_Y, INV_5_Y, INV_4_Y, INV_6_Y, INV_29_Y, 
        INV_16_Y, INV_15_Y, INV_36_Y, INV_0_Y, INV_46_Y, INV_28_Y, 
        INV_39_Y, INV_1_Y, AND2_55_Y, AND2_97_Y, AND2_2_Y, AND2_40_Y, 
        AND2_57_Y, AND2_103_Y, AND2_13_Y, AND2_54_Y, AND2_0_Y, 
        AND2_107_Y, AND2_99_Y, AND2_68_Y, AND2_49_Y, AND2_12_Y, 
        AND2_43_Y, AND2_70_Y, XOR2_32_Y, XOR2_13_Y, XOR2_51_Y, 
        XOR2_3_Y, XOR2_4_Y, XOR2_73_Y, XOR2_34_Y, XOR2_118_Y, 
        XOR2_17_Y, XOR2_6_Y, XOR2_70_Y, XOR2_107_Y, XOR2_88_Y, 
        XOR2_93_Y, AND2_56_Y, AO1_16_Y, AND2_1_Y, AO1_73_Y, AND2_109_Y, 
        AO1_42_Y, AND2_3_Y, AO1_36_Y, AND2_52_Y, AO1_22_Y, AND2_27_Y, 
        AO1_70_Y, AND2_98_Y, AND2_5_Y, AO1_43_Y, AND2_45_Y, AO1_24_Y, 
        AND2_114_Y, AND2_88_Y, AND2_28_Y, AND2_6_Y, AND2_37_Y, 
        AO1_13_Y, AND2_29_Y, AND2_10_Y, AND2_83_Y, AND2_120_Y, 
        AND2_22_Y, AND2_96_Y, AND2_71_Y, OR3_0_Y, AO1_54_Y, AO1_1_Y, 
        AO1_26_Y, AO1_20_Y, AO1_34_Y, AO1_65_Y, AO1_56_Y, AO1_50_Y, 
        AO1_4_Y, AO1_6_Y, AO1_5_Y, AO1_63_Y, XOR2_98_Y, XOR2_112_Y, 
        XOR2_9_Y, XOR2_30_Y, XOR2_44_Y, XOR2_55_Y, XOR2_69_Y, 
        XOR2_94_Y, XOR2_81_Y, XOR2_95_Y, XOR2_102_Y, XOR2_121_Y, 
        XOR2_11_Y, XOR2_67_Y, INV_21_Y, INV_14_Y, INV_24_Y, XOR2_64_Y, 
        XOR2_77_Y, XOR2_74_Y, XOR2_28_Y, XOR2_105_Y, XOR2_89_Y, 
        XOR2_15_Y, XOR2_19_Y, XOR2_25_Y, XOR2_80_Y, XOR2_5_Y, 
        XOR2_86_Y, AND2_19_Y, AND2_106_Y, AND2_119_Y, AND2_53_Y, 
        AND2_21_Y, AND2_62_Y, AND2_44_Y, AND2_104_Y, AND2_39_Y, 
        AND2_111_Y, AND2_80_Y, XOR2_111_Y, XOR2_29_Y, XOR2_120_Y, 
        XOR2_54_Y, XOR2_99_Y, XOR2_38_Y, XOR2_59_Y, XOR2_20_Y, 
        XOR2_62_Y, XOR2_114_Y, XOR2_65_Y, XOR2_18_Y, AND2_121_Y, 
        AO1_44_Y, AND2_11_Y, AO1_74_Y, AND2_125_Y, AO1_58_Y, 
        AND2_100_Y, AO1_12_Y, AND2_77_Y, AO1_11_Y, AND2_115_Y, 
        AND2_108_Y, AO1_71_Y, AND2_92_Y, AO1_35_Y, AND2_4_Y, 
        AND2_105_Y, AO1_51_Y, AND2_59_Y, AND2_84_Y, AND2_63_Y, 
        AND2_30_Y, AND2_9_Y, AND2_51_Y, AND2_42_Y, AND2_20_Y, 
        AND2_79_Y, AO1_75_Y, AO1_47_Y, AO1_40_Y, AO1_9_Y, AO1_59_Y, 
        AO1_32_Y, AO1_3_Y, AO1_17_Y, AO1_68_Y, AO1_53_Y, XOR2_82_Y, 
        XOR2_24_Y, XOR2_61_Y, XOR2_42_Y, XOR2_27_Y, XOR2_97_Y, 
        XOR2_43_Y, XOR2_72_Y, XOR2_52_Y, XOR2_109_Y, XOR2_45_Y, 
        INV_32_Y, AND2A_0_Y, DFN1C0_16_Q, INV_8_Y, XOR2_7_Y, XOR2_46_Y, 
        XOR2_127_Y, XOR2_1_Y, XOR2_113_Y, XOR2_2_Y, XOR2_124_Y, 
        XOR2_31_Y, XOR2_108_Y, XOR2_85_Y, XOR2_125_Y, XOR2_117_Y, 
        XOR2_116_Y, XOR2_119_Y, XOR2_40_Y, AND2_35_Y, AND2_127_Y, 
        AND2_86_Y, AND2_17_Y, AND2_117_Y, AND2_61_Y, AND2_116_Y, 
        AND2_47_Y, AND2_129_Y, AND2_60_Y, AND2_15_Y, AND2_41_Y, 
        AND2_110_Y, AND2_46_Y, XOR2_37_Y, XOR2_63_Y, XOR2_103_Y, 
        XOR2_16_Y, XOR2_87_Y, XOR2_49_Y, XOR2_22_Y, XOR2_8_Y, 
        XOR2_83_Y, XOR2_50_Y, XOR2_53_Y, XOR2_57_Y, XOR2_78_Y, 
        XOR2_66_Y, XOR2_128_Y, AND2_87_Y, AO1_64_Y, AND2_32_Y, 
        AO1_67_Y, AND2_123_Y, AO1_33_Y, AND2_73_Y, AO1_61_Y, AND2_14_Y, 
        AO1_14_Y, AND2_78_Y, AO1_49_Y, AND2_26_Y, AND2_16_Y, AO1_25_Y, 
        AND2_31_Y, AO1_23_Y, AND2_93_Y, AND2_50_Y, AND2_131_Y, 
        AND2_91_Y, AND2_33_Y, AND2_112_Y, AND2_8_Y, AND2_95_Y, 
        AND2_89_Y, AND2_101_Y, AND2_24_Y, AND2_113_Y, AO1_66_Y, 
        AND2_72_Y, AND2_25_Y, AO1_55_Y, AO1_30_Y, AO1_52_Y, AO1_2_Y, 
        AO1_29_Y, AO1_18_Y, AO1_37_Y, AO1_72_Y, AO1_46_Y, AO1_57_Y, 
        AO1_15_Y, AO1_10_Y, AO1_27_Y, XOR2_122_Y, XOR2_35_Y, XOR2_60_Y, 
        XOR2_84_Y, XOR2_0_Y, XOR2_129_Y, XOR2_41_Y, XOR2_92_Y, 
        XOR2_115_Y, XOR2_26_Y, XOR2_23_Y, XOR2_68_Y, XOR2_79_Y, 
        XOR2_104_Y, NAND2_0_Y, NOR2A_1_Y, INV_43_Y, INV_40_Y, INV_23_Y, 
        INV_10_Y, INV_9_Y, INV_12_Y, INV_37_Y, INV_22_Y, INV_19_Y, 
        INV_35_Y, INV_42_Y, INV_7_Y, AND2_75_Y, AND2_118_Y, AND2_23_Y, 
        AND2_64_Y, AND2_76_Y, AND2_122_Y, AND2_36_Y, AND2_74_Y, 
        AND2_18_Y, AND2_126_Y, AND2_130_Y, AND2_128_Y, AND2_102_Y, 
        XOR2_123_Y, XOR2_101_Y, XOR2_12_Y, XOR2_90_Y, XOR2_91_Y, 
        XOR2_39_Y, XOR2_126_Y, XOR2_75_Y, XOR2_106_Y, XOR2_96_Y, 
        XOR2_14_Y, AND2_48_Y, AO1_45_Y, AND2_7_Y, AO1_62_Y, AND2_94_Y, 
        AO1_31_Y, AND2_58_Y, AO1_7_Y, AND2_34_Y, AND2_66_Y, AO1_69_Y, 
        AND2_67_Y, AND2_85_Y, AND2_81_Y, AND2_65_Y, AND2_82_Y, 
        AND2_38_Y, AND2_124_Y, AND2_90_Y, AO1_41_Y, AND2_69_Y, OR3_1_Y, 
        AO1_21_Y, AO1_8_Y, AO1_48_Y, AO1_39_Y, AO1_0_Y, AO1_60_Y, 
        AO1_28_Y, AO1_38_Y, AO1_19_Y, XOR2_48_Y, XOR2_71_Y, XOR2_100_Y, 
        XOR2_76_Y, XOR2_21_Y, XOR2_10_Y, XOR2_33_Y, XOR2_58_Y, 
        XOR2_36_Y, XOR2_110_Y, XOR2_56_Y, INV_18_Y, INV_34_Y, AND3_9_Y, 
        XOR2_47_Y, XNOR2_1_Y, XNOR2_0_Y, XNOR2_14_Y, XNOR2_7_Y, 
        XNOR2_13_Y, XNOR2_9_Y, XNOR2_21_Y, XNOR2_19_Y, XNOR2_22_Y, 
        XNOR2_15_Y, XNOR2_16_Y, AND3_0_Y, AND3_4_Y, AND3_7_Y, AND3_1_Y, 
        XNOR3_13_Y, XNOR3_34_Y, XNOR3_42_Y, XNOR3_38_Y, XNOR3_18_Y, 
        XNOR3_24_Y, XOR3_3_Y, XNOR3_4_Y, XNOR3_36_Y, XNOR3_49_Y, 
        XNOR3_16_Y, XOR3_8_Y, XNOR3_51_Y, XNOR3_11_Y, XNOR3_2_Y, 
        XNOR3_15_Y, XNOR3_31_Y, XOR3_7_Y, XNOR3_22_Y, XNOR3_23_Y, 
        XNOR3_47_Y, XNOR3_39_Y, XNOR3_9_Y, XNOR3_32_Y, XNOR3_0_Y, 
        XNOR3_46_Y, XNOR3_7_Y, XOR3_5_Y, XNOR3_8_Y, XNOR3_45_Y, 
        XNOR3_10_Y, XNOR3_50_Y, XNOR3_14_Y, XOR3_0_Y, XNOR3_27_Y, 
        XNOR3_1_Y, XNOR3_40_Y, XNOR3_44_Y, XNOR3_41_Y, XNOR3_26_Y, 
        XOR3_4_Y, XNOR3_3_Y, AND3_3_Y, XNOR2_17_Y, XNOR2_5_Y, 
        XNOR2_2_Y, XNOR2_11_Y, XNOR2_8_Y, XNOR2_20_Y, XNOR2_6_Y, 
        XNOR2_10_Y, XNOR2_12_Y, XNOR2_4_Y, XNOR2_3_Y, XNOR2_18_Y, 
        AND3_2_Y, AND3_6_Y, AND3_5_Y, AND3_8_Y, VCC, GND;
    wire GND_power_net1;
    wire VCC_power_net1;
    assign GND = GND_power_net1;
    assign \WBINSYNCSHIFT[0]  = GND_power_net1;
    assign VCC = VCC_power_net1;
    
    MX2 MX2_113 (.A(MX2_16_Y), .B(MX2_128_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_113_Y));
    XOR2 \XOR2_RDIFF[7]  (.A(XOR2_69_Y), .B(AO1_34_Y), .Y(\RDIFF[7] ));
    AND2 AND2_12 (.A(\WBINSYNC[9] ), .B(INV_46_Y), .Y(AND2_12_Y));
    RAM4K9 RAM4K9_4 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[57]), .DINA6(
        DATA[49]), .DINA5(DATA[41]), .DINA4(DATA[33]), .DINA3(DATA[25])
        , .DINA2(DATA[17]), .DINA1(DATA[9]), .DINA0(DATA[1]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_6_Y), .BLKB(
        OR2_8_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_4_DOUTA7), 
        .DOUTA6(RAM4K9_4_DOUTA6), .DOUTA5(RAM4K9_4_DOUTA5), .DOUTA4(
        RAM4K9_4_DOUTA4), .DOUTA3(RAM4K9_4_DOUTA3), .DOUTA2(
        RAM4K9_4_DOUTA2), .DOUTA1(RAM4K9_4_DOUTA1), .DOUTA0(
        RAM4K9_4_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_4_DOUTB0));
    AO1 AO1_23 (.A(AND2_78_Y), .B(AO1_61_Y), .C(AO1_14_Y), .Y(AO1_23_Y)
        );
    AND2 AND2_72 (.A(AND2_112_Y), .B(XOR2_128_Y), .Y(AND2_72_Y));
    MX2 \MX2_QXI[5]  (.A(MX2_47_Y), .B(MX2_55_Y), .S(DFN1E1C0_0_Q), .Y(
        \QXI[5] ));
    MX2 MX2_183 (.A(RAM4K9_28_DOUTA6), .B(RAM4K9_12_DOUTA6), .S(
        DFN1E1C0_3_Q), .Y(MX2_183_Y));
    XNOR2 XNOR2_19 (.A(\RBINSYNC[10] ), .B(\WBINNXTSHIFT[7] ), .Y(
        XNOR2_19_Y));
    DFN1C0 \DFN1C0_WGRY[2]  (.D(XOR2_74_Y), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .Q(\WGRY[2] ));
    DFN1E1C0 DFN1E1C0_1 (.D(\MEM_RADDR[12] ), .CLK(RCLOCK), .CLR(
        WRITE_RESET_P), .E(INV_2_Y), .Q(DFN1E1C0_1_Q));
    XOR2 XOR2_58 (.A(\WBINNXTSHIFT[8] ), .B(INV_22_Y), .Y(XOR2_58_Y));
    DFN1C0 DFN1C0_26 (.D(\WGRY[6] ), .CLK(RCLOCK), .CLR(READ_RESET_P), 
        .Q(DFN1C0_26_Q));
    DFN1C0 \DFN1C0_RDCNT[3]  (.D(\RDIFF[3] ), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(RDCNT[3]));
    DFN1C0 DFN1C0_22 (.D(\WGRY[11] ), .CLK(RCLOCK), .CLR(READ_RESET_P), 
        .Q(DFN1C0_22_Q));
    XOR3 XOR3_7 (.A(\RGRYSYNC[14] ), .B(\RGRYSYNC[13] ), .C(
        \RGRYSYNC[12] ), .Y(XOR3_7_Y));
    AND2 AND2_49 (.A(\WBINSYNC[8] ), .B(INV_0_Y), .Y(AND2_49_Y));
    AND2 AND2_23 (.A(INV_43_Y), .B(INV_7_Y), .Y(AND2_23_Y));
    AO1 AO1_22 (.A(XOR2_107_Y), .B(AND2_49_Y), .C(AND2_12_Y), .Y(
        AO1_22_Y));
    XOR2 XOR2_40 (.A(\RBINNXTSHIFT[14] ), .B(GND), .Y(XOR2_40_Y));
    DFN1C0 \DFN1C0_WGRYSYNC[10]  (.D(DFN1C0_6_Q), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(\WGRYSYNC[10] ));
    AND2 AND2_91 (.A(AND2_16_Y), .B(AND2_123_Y), .Y(AND2_91_Y));
    XOR2 \XOR2_RBINNXTSHIFT[11]  (.A(XOR2_23_Y), .B(AO1_57_Y), .Y(
        \RBINNXTSHIFT[11] ));
    AO1 AO1_54 (.A(XOR2_13_Y), .B(OR3_0_Y), .C(AND2_40_Y), .Y(AO1_54_Y)
        );
    RAM4K9 RAM4K9_8 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[63]), .DINA6(
        DATA[55]), .DINA5(DATA[47]), .DINA4(DATA[39]), .DINA3(DATA[31])
        , .DINA2(DATA[23]), .DINA1(DATA[15]), .DINA0(DATA[7]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_9_Y), .BLKB(
        OR2_2_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_8_DOUTA7), 
        .DOUTA6(RAM4K9_8_DOUTA6), .DOUTA5(RAM4K9_8_DOUTA5), .DOUTA4(
        RAM4K9_8_DOUTA4), .DOUTA3(RAM4K9_8_DOUTA3), .DOUTA2(
        RAM4K9_8_DOUTA2), .DOUTA1(RAM4K9_8_DOUTA1), .DOUTA0(
        RAM4K9_8_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_8_DOUTB0));
    INV INV_9 (.A(\RBINSYNC[8] ), .Y(INV_9_Y));
    XNOR3 XNOR3_27 (.A(\RGRYSYNC[5] ), .B(\RGRYSYNC[4] ), .C(XOR3_0_Y), 
        .Y(XNOR3_27_Y));
    XNOR2 \XNOR2_WBINSYNC[2]  (.A(XNOR3_29_Y), .B(XNOR3_19_Y), .Y(
        \WBINSYNC[2] ));
    DFN1C0 \DFN1C0_MEM_WADDR[11]  (.D(\WBINNXTSHIFT[11] ), .CLK(WCLOCK)
        , .CLR(WRITE_RESET_P), .Q(\MEM_WADDR[11] ));
    DFN1C0 DFN1C0_28 (.D(\WGRY[9] ), .CLK(RCLOCK), .CLR(READ_RESET_P), 
        .Q(DFN1C0_28_Q));
    MX2 MX2_124 (.A(RAM4K9_28_DOUTA5), .B(RAM4K9_12_DOUTA5), .S(
        DFN1E1C0_3_Q), .Y(MX2_124_Y));
    MX2 MX2_89 (.A(RAM4K9_24_DOUTA4), .B(RAM4K9_7_DOUTA4), .S(
        DFN1E1C0_3_Q), .Y(MX2_89_Y));
    AND2 AND2_69 (.A(AND2_65_Y), .B(XOR2_14_Y), .Y(AND2_69_Y));
    MX2 MX2_37 (.A(RAM4K9_17_DOUTA2), .B(RAM4K9_3_DOUTA2), .S(
        DFN1E1C0_3_Q), .Y(MX2_37_Y));
    XOR2 XOR2_92 (.A(\MEM_RADDR[8] ), .B(GND), .Y(XOR2_92_Y));
    MX2 MX2_54 (.A(RAM4K9_2_DOUTA1), .B(RAM4K9_27_DOUTA1), .S(
        DFN1E1C0_3_Q), .Y(MX2_54_Y));
    XOR2 \XOR2_WBINSYNC[10]  (.A(\WGRYSYNC[11] ), .B(\WGRYSYNC[10] ), 
        .Y(\WBINSYNC[10] ));
    MX2 MX2_75 (.A(RAM4K9_4_DOUTA2), .B(RAM4K9_1_DOUTA2), .S(
        DFN1E1C0_3_Q), .Y(MX2_75_Y));
    AND2 AND2_55 (.A(\WBINSYNCSHIFT[0] ), .B(INV_38_Y), .Y(AND2_55_Y));
    XOR2 \XOR2_WBINNXTSHIFT[7]  (.A(XOR2_43_Y), .B(AO1_32_Y), .Y(
        \WBINNXTSHIFT[7] ));
    MX2 MX2_23 (.A(MX2_119_Y), .B(MX2_37_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_23_Y));
    MX2 MX2_112 (.A(MX2_12_Y), .B(MX2_124_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_112_Y));
    DFN1C0 \DFN1C0_RGRYSYNC[3]  (.D(DFN1C0_23_Q), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .Q(\RGRYSYNC[3] ));
    XNOR3 XNOR3_15 (.A(\RGRYSYNC[11] ), .B(\RGRYSYNC[10] ), .C(
        \RGRYSYNC[9] ), .Y(XNOR3_15_Y));
    MX2 \MX2_QXI[7]  (.A(MX2_145_Y), .B(MX2_151_Y), .S(DFN1E1C0_0_Q), 
        .Y(\QXI[7] ));
    XNOR2 \XNOR2_RBINSYNC[11]  (.A(\RGRYSYNC[11] ), .B(XNOR3_10_Y), .Y(
        \RBINSYNC[11] ));
    MX2 MX2_94 (.A(MX2_202_Y), .B(MX2_108_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_94_Y));
    MX2 MX2_65 (.A(RAM4K9_2_DOUTA6), .B(RAM4K9_27_DOUTA6), .S(
        DFN1E1C0_3_Q), .Y(MX2_65_Y));
    MX2 MX2_1 (.A(RAM4K9_30_DOUTA3), .B(RAM4K9_13_DOUTA3), .S(
        DFN1E1C0_3_Q), .Y(MX2_1_Y));
    XNOR3 XNOR3_28 (.A(\WGRYSYNC[5] ), .B(\WGRYSYNC[4] ), .C(
        \WGRYSYNC[3] ), .Y(XNOR3_28_Y));
    RAM4K9 RAM4K9_14 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[60]), .DINA6(
        DATA[52]), .DINA5(DATA[44]), .DINA4(DATA[36]), .DINA3(DATA[28])
        , .DINA2(DATA[20]), .DINA1(DATA[12]), .DINA0(DATA[4]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_6_Y), .BLKB(
        OR2_8_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_14_DOUTA7), 
        .DOUTA6(RAM4K9_14_DOUTA6), .DOUTA5(RAM4K9_14_DOUTA5), .DOUTA4(
        RAM4K9_14_DOUTA4), .DOUTA3(RAM4K9_14_DOUTA3), .DOUTA2(
        RAM4K9_14_DOUTA2), .DOUTA1(RAM4K9_14_DOUTA1), .DOUTA0(
        RAM4K9_14_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_14_DOUTB0));
    DFN1C0 \DFN1C0_RDCNT[10]  (.D(\RDIFF[10] ), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(RDCNT[10]));
    MX2 MX2_182 (.A(MX2_74_Y), .B(MX2_192_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_182_Y));
    DFN1C0 \DFN1C0_RGRY[8]  (.D(XOR2_108_Y), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(\RGRY[8] ));
    AND3 AND3_8 (.A(XNOR2_8_Y), .B(XNOR2_20_Y), .C(XNOR2_6_Y), .Y(
        AND3_8_Y));
    AND2 AND2_96 (.A(AND2_37_Y), .B(XOR2_70_Y), .Y(AND2_96_Y));
    XNOR3 XNOR3_49 (.A(\RGRYSYNC[14] ), .B(\RGRYSYNC[13] ), .C(
        \RGRYSYNC[12] ), .Y(XNOR3_49_Y));
    AO1 AO1_59 (.A(AND2_125_Y), .B(AO1_40_Y), .C(AO1_74_Y), .Y(
        AO1_59_Y));
    XOR2 XOR2_71 (.A(\WBINNXTSHIFT[2] ), .B(INV_40_Y), .Y(XOR2_71_Y));
    INV INV_41 (.A(FULL), .Y(INV_41_Y));
    AND2 AND2_18 (.A(\WBINNXTSHIFT[7] ), .B(INV_37_Y), .Y(AND2_18_Y));
    XOR2 XOR2_96 (.A(\WBINNXTSHIFT[10] ), .B(INV_35_Y), .Y(XOR2_96_Y));
    AND2 AND2_78 (.A(XOR2_53_Y), .B(XOR2_57_Y), .Y(AND2_78_Y));
    AO1 AO1_30 (.A(XOR2_103_Y), .B(AO1_55_Y), .C(AND2_127_Y), .Y(
        AO1_30_Y));
    MX2 MX2_176 (.A(RAM4K9_14_DOUTA0), .B(RAM4K9_16_DOUTA0), .S(
        DFN1E1C0_3_Q), .Y(MX2_176_Y));
    XNOR3 XNOR3_56 (.A(\WGRYSYNC[8] ), .B(\WGRYSYNC[7] ), .C(
        \WGRYSYNC[6] ), .Y(XNOR3_56_Y));
    MX2 MX2_175 (.A(RAM4K9_20_DOUTA4), .B(RAM4K9_18_DOUTA4), .S(
        DFN1E1C0_3_Q), .Y(MX2_175_Y));
    INV INV_33 (.A(FULL), .Y(INV_33_Y));
    DFN1C0 DFN1C0_1 (.D(\RGRY[2] ), .CLK(WCLOCK), .CLR(WRITE_RESET_P), 
        .Q(DFN1C0_1_Q));
    XNOR2 XNOR2_4 (.A(\RBINNXTSHIFT[11] ), .B(\WBINSYNC[8] ), .Y(
        XNOR2_4_Y));
    RAM4K9 RAM4K9_31 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[62]), .DINA6(
        DATA[54]), .DINA5(DATA[46]), .DINA4(DATA[38]), .DINA3(DATA[30])
        , .DINA2(DATA[22]), .DINA1(DATA[14]), .DINA0(DATA[6]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_0_Y), .BLKB(
        OR2_5_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_31_DOUTA7), 
        .DOUTA6(RAM4K9_31_DOUTA6), .DOUTA5(RAM4K9_31_DOUTA5), .DOUTA4(
        RAM4K9_31_DOUTA4), .DOUTA3(RAM4K9_31_DOUTA3), .DOUTA2(
        RAM4K9_31_DOUTA2), .DOUTA1(RAM4K9_31_DOUTA1), .DOUTA0(
        RAM4K9_31_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_31_DOUTB0));
    AND2 AND2_40 (.A(\WBINSYNCSHIFT[0] ), .B(INV_31_Y), .Y(AND2_40_Y));
    MX2 MX2_121 (.A(RAM4K9_19_DOUTB0), .B(RAM4K9_5_DOUTB0), .S(
        DFN1E1C0_1_Q), .Y(MX2_121_Y));
    XOR2 XOR2_127 (.A(\RBINNXTSHIFT[2] ), .B(\RBINNXTSHIFT[3] ), .Y(
        XOR2_127_Y));
    MX2 MX2_100 (.A(RAM4K9_17_DOUTA6), .B(RAM4K9_3_DOUTA6), .S(
        DFN1E1C0_3_Q), .Y(MX2_100_Y));
    MX2 MX2_194 (.A(MX2_85_Y), .B(MX2_0_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_194_Y));
    XOR2 XOR2_24 (.A(\MEM_WADDR[2] ), .B(GND), .Y(XOR2_24_Y));
    AO1 AO1_71 (.A(AND2_100_Y), .B(AO1_74_Y), .C(AO1_58_Y), .Y(
        AO1_71_Y));
    RAM4K9 RAM4K9_10 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[61]), .DINA6(
        DATA[53]), .DINA5(DATA[45]), .DINA4(DATA[37]), .DINA3(DATA[29])
        , .DINA2(DATA[21]), .DINA1(DATA[13]), .DINA0(DATA[5]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_0_Y), .BLKB(
        OR2_5_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_10_DOUTA7), 
        .DOUTA6(RAM4K9_10_DOUTA6), .DOUTA5(RAM4K9_10_DOUTA5), .DOUTA4(
        RAM4K9_10_DOUTA4), .DOUTA3(RAM4K9_10_DOUTA3), .DOUTA2(
        RAM4K9_10_DOUTA2), .DOUTA1(RAM4K9_10_DOUTA1), .DOUTA0(
        RAM4K9_10_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_10_DOUTB0));
    XOR2 \XOR2_RBINNXTSHIFT[9]  (.A(XOR2_115_Y), .B(AO1_72_Y), .Y(
        \RBINNXTSHIFT[9] ));
    DFN1C0 \DFN1C0_RGRY[1]  (.D(XOR2_46_Y), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(\RGRY[1] ));
    XOR2 XOR2_34 (.A(\WBINSYNC[4] ), .B(INV_29_Y), .Y(XOR2_34_Y));
    AND2 AND2_32 (.A(XOR2_103_Y), .B(XOR2_16_Y), .Y(AND2_32_Y));
    OR2 OR2_8 (.A(OR2A_2_Y), .B(MEMRENEG), .Y(OR2_8_Y));
    AO1 AO1_66 (.A(XOR2_128_Y), .B(AO1_27_Y), .C(AND2_46_Y), .Y(
        AO1_66_Y));
    XNOR3 XNOR3_34 (.A(\RGRYSYNC[8] ), .B(\RGRYSYNC[7] ), .C(
        \RGRYSYNC[6] ), .Y(XNOR3_34_Y));
    AND2 AND2_60 (.A(\MEM_RADDR[10] ), .B(GND), .Y(AND2_60_Y));
    MX2 MX2_147 (.A(RAM4K9_14_DOUTA5), .B(RAM4K9_16_DOUTA5), .S(
        DFN1E1C0_3_Q), .Y(MX2_147_Y));
    XNOR3 XNOR3_2 (.A(\RGRYSYNC[8] ), .B(\RGRYSYNC[7] ), .C(XNOR3_11_Y)
        , .Y(XNOR3_2_Y));
    MX2 MX2_0 (.A(RAM4K9_26_DOUTA2), .B(RAM4K9_22_DOUTA2), .S(
        DFN1E1C0_3_Q), .Y(MX2_0_Y));
    XOR2 XOR2_115 (.A(\MEM_RADDR[9] ), .B(GND), .Y(XOR2_115_Y));
    XOR2 XOR2_43 (.A(\MEM_WADDR[7] ), .B(GND), .Y(XOR2_43_Y));
    XNOR3 \XNOR3_RBINSYNC[10]  (.A(\RGRYSYNC[11] ), .B(\RGRYSYNC[10] ), 
        .C(XNOR3_1_Y), .Y(\RBINSYNC[10] ));
    DFN1C0 DFN1C0_10 (.D(\WGRY[3] ), .CLK(RCLOCK), .CLR(READ_RESET_P), 
        .Q(DFN1C0_10_Q));
    DFN1C0 \DFN1C0_MEM_WADDR[1]  (.D(\WBINNXTSHIFT[1] ), .CLK(WCLOCK), 
        .CLR(WRITE_RESET_P), .Q(\MEM_WADDR[1] ));
    XNOR3 \XNOR3_RBINSYNC[8]  (.A(\RGRYSYNC[8] ), .B(XOR3_8_Y), .C(
        XNOR3_16_Y), .Y(\RBINSYNC[8] ));
    XOR2 XOR2_61 (.A(\MEM_WADDR[3] ), .B(GND), .Y(XOR2_61_Y));
    RAM4K9 RAM4K9_21 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[61]), .DINA6(
        DATA[53]), .DINA5(DATA[45]), .DINA4(DATA[37]), .DINA3(DATA[29])
        , .DINA2(DATA[21]), .DINA1(DATA[13]), .DINA0(DATA[5]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_9_Y), .BLKB(
        OR2_2_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_21_DOUTA7), 
        .DOUTA6(RAM4K9_21_DOUTA6), .DOUTA5(RAM4K9_21_DOUTA5), .DOUTA4(
        RAM4K9_21_DOUTA4), .DOUTA3(RAM4K9_21_DOUTA3), .DOUTA2(
        RAM4K9_21_DOUTA2), .DOUTA1(RAM4K9_21_DOUTA1), .DOUTA0(
        RAM4K9_21_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_21_DOUTB0));
    XNOR2 XNOR2_2 (.A(\RBINNXTSHIFT[4] ), .B(\WBINSYNC[1] ), .Y(
        XNOR2_2_Y));
    XOR2 XOR2_49 (.A(\MEM_RADDR[5] ), .B(GND), .Y(XOR2_49_Y));
    AND2 AND2_85 (.A(AND2_66_Y), .B(AND2_67_Y), .Y(AND2_85_Y));
    DFN1C0 \DFN1C0_RGRY[5]  (.D(XOR2_2_Y), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(\RGRY[5] ));
    AO1 AO1_35 (.A(AND2_115_Y), .B(AO1_12_Y), .C(AO1_11_Y), .Y(
        AO1_35_Y));
    AO1 AO1_27 (.A(AND2_26_Y), .B(AO1_15_Y), .C(AO1_49_Y), .Y(AO1_27_Y)
        );
    MX2 MX2_21 (.A(MX2_117_Y), .B(MX2_34_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_21_Y));
    INV INV_14 (.A(FULL), .Y(INV_14_Y));
    AND2 AND2_53 (.A(\MEM_WADDR[4] ), .B(GND), .Y(AND2_53_Y));
    AO1 AO1_13 (.A(AND2_98_Y), .B(AO1_5_Y), .C(AO1_70_Y), .Y(AO1_13_Y));
    XOR2 \XOR2_RBINNXTSHIFT[5]  (.A(XOR2_0_Y), .B(AO1_2_Y), .Y(
        \RBINNXTSHIFT[5] ));
    MX2 MX2_14 (.A(RAM4K9_25_DOUTB0), .B(RAM4K9_15_DOUTB0), .S(
        DFN1E1C0_1_Q), .Y(MX2_14_Y));
    AND2 AND2_125 (.A(XOR2_99_Y), .B(XOR2_38_Y), .Y(AND2_125_Y));
    DFN1E1C0 \DFN1E1C0_WRCNT[0]  (.D(\WDIFF[0] ), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .E(INV_33_Y), .Q(WRCNT[0]));
    XOR3 XOR3_8 (.A(\RGRYSYNC[14] ), .B(\RGRYSYNC[13] ), .C(
        \RGRYSYNC[12] ), .Y(XOR3_8_Y));
    MX2 MX2_33 (.A(MX2_134_Y), .B(MX2_48_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_33_Y));
    MX2 MX2_129 (.A(MX2_31_Y), .B(MX2_147_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_129_Y));
    MX2 MX2_28 (.A(MX2_122_Y), .B(MX2_40_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_28_Y));
    AND2 AND2_99 (.A(\WBINSYNC[6] ), .B(INV_15_Y), .Y(AND2_99_Y));
    MX2 MX2_191 (.A(RAM4K9_30_DOUTA7), .B(RAM4K9_13_DOUTA7), .S(
        DFN1E1C0_3_Q), .Y(MX2_191_Y));
    XOR2 XOR2_47 (.A(\RBINSYNC[14] ), .B(\WBINNXTSHIFT[11] ), .Y(
        XOR2_47_Y));
    DFN1C0 \DFN1C0_MEM_RADDR[12]  (.D(\RBINNXTSHIFT[12] ), .CLK(RCLOCK)
        , .CLR(READ_RESET_P), .Q(\MEM_RADDR[12] ));
    XNOR2 \XNOR2_WBINSYNC[0]  (.A(XNOR3_21_Y), .B(XNOR3_54_Y), .Y(
        \WBINSYNC[0] ));
    XNOR3 XNOR3_16 (.A(\RGRYSYNC[11] ), .B(\RGRYSYNC[10] ), .C(
        \RGRYSYNC[9] ), .Y(XNOR3_16_Y));
    AO1 AO1_28 (.A(AND2_67_Y), .B(AO1_48_Y), .C(AO1_69_Y), .Y(AO1_28_Y)
        );
    XOR2 XOR2_118 (.A(\WBINSYNC[5] ), .B(INV_16_Y), .Y(XOR2_118_Y));
    XOR2 XOR2_9 (.A(\WBINSYNC[0] ), .B(INV_17_Y), .Y(XOR2_9_Y));
    XNOR3 XNOR3_37 (.A(\WGRYSYNC[8] ), .B(\WGRYSYNC[7] ), .C(
        \WGRYSYNC[6] ), .Y(XNOR3_37_Y));
    AO1 AO1_12 (.A(XOR2_114_Y), .B(AND2_104_Y), .C(AND2_39_Y), .Y(
        AO1_12_Y));
    MX2 MX2_160 (.A(MX2_57_Y), .B(MX2_169_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_160_Y));
    AND2 AND2_120 (.A(AND2_6_Y), .B(XOR2_34_Y), .Y(AND2_120_Y));
    XOR2 XOR2_25 (.A(\WBINNXTSHIFT[8] ), .B(\WBINNXTSHIFT[9] ), .Y(
        XOR2_25_Y));
    DFN1C0 \DFN1C0_MEM_RADDR[8]  (.D(\RBINNXTSHIFT[8] ), .CLK(RCLOCK), 
        .CLR(READ_RESET_P), .Q(\MEM_RADDR[8] ));
    INV INV_12 (.A(\RBINSYNC[9] ), .Y(INV_12_Y));
    XOR2 \XOR2_RDIFF[4]  (.A(XOR2_30_Y), .B(AO1_1_Y), .Y(\RDIFF[4] ));
    XOR2 XOR2_35 (.A(\MEM_RADDR[2] ), .B(GND), .Y(XOR2_35_Y));
    AND3 AND3_0 (.A(XNOR2_1_Y), .B(XNOR2_0_Y), .C(XNOR2_14_Y), .Y(
        AND3_0_Y));
    XNOR3 XNOR3_6 (.A(\WGRYSYNC[11] ), .B(\WGRYSYNC[10] ), .C(
        \WGRYSYNC[9] ), .Y(XNOR3_6_Y));
    DFN1C0 \DFN1C0_MEM_WADDR[9]  (.D(\WBINNXTSHIFT[9] ), .CLK(WCLOCK), 
        .CLR(WRITE_RESET_P), .Q(\MEM_WADDR[9] ));
    MX2 MX2_50 (.A(RAM4K9_8_DOUTA1), .B(RAM4K9_6_DOUTA1), .S(
        DFN1E1C0_3_Q), .Y(MX2_50_Y));
    MX2 MX2_7 (.A(RAM4K9_24_DOUTA7), .B(RAM4K9_7_DOUTA7), .S(
        DFN1E1C0_3_Q), .Y(MX2_7_Y));
    AND2 AND2_17 (.A(\MEM_RADDR[4] ), .B(GND), .Y(AND2_17_Y));
    AND2 AND2_114 (.A(AND2_52_Y), .B(AND2_27_Y), .Y(AND2_114_Y));
    AND2 AND2_77 (.A(XOR2_62_Y), .B(XOR2_114_Y), .Y(AND2_77_Y));
    DFN1C0 \DFN1C0_RDCNT[9]  (.D(\RDIFF[9] ), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(RDCNT[9]));
    MX2 MX2_136 (.A(RAM4K9_2_DOUTA3), .B(RAM4K9_27_DOUTA3), .S(
        DFN1E1C0_3_Q), .Y(MX2_136_Y));
    AO1 AO1_3 (.A(AND2_92_Y), .B(AO1_40_Y), .C(AO1_71_Y), .Y(AO1_3_Y));
    AND3 AND3_7 (.A(XNOR2_21_Y), .B(XNOR2_19_Y), .C(XNOR2_22_Y), .Y(
        AND3_7_Y));
    XNOR3 XNOR3_38 (.A(\RGRYSYNC[14] ), .B(\RGRYSYNC[13] ), .C(
        \RGRYSYNC[12] ), .Y(XNOR3_38_Y));
    AND2 AND2_38 (.A(AND2_66_Y), .B(XOR2_91_Y), .Y(AND2_38_Y));
    MX2 MX2_90 (.A(MX2_199_Y), .B(MX2_104_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_90_Y));
    MX2 MX2_135 (.A(RAM4K9_4_DOUTA4), .B(RAM4K9_1_DOUTA4), .S(
        DFN1E1C0_3_Q), .Y(MX2_135_Y));
    DFN1C0 \DFN1C0_WGRY[11]  (.D(XOR2_86_Y), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .Q(\WGRY[11] ));
    DFN1C0 \DFN1C0_WGRY[9]  (.D(XOR2_80_Y), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .Q(\WGRY[9] ));
    XOR2 \XOR2_RBINNXTSHIFT[10]  (.A(XOR2_26_Y), .B(AO1_46_Y), .Y(
        \RBINNXTSHIFT[10] ));
    OR3 OR3_0 (.A(AND2_55_Y), .B(AND2_97_Y), .C(AND2_2_Y), .Y(OR3_0_Y));
    MX2 MX2_6 (.A(RAM4K9_28_DOUTA2), .B(RAM4K9_12_DOUTA2), .S(
        DFN1E1C0_3_Q), .Y(MX2_6_Y));
    XOR2 XOR2_72 (.A(\MEM_WADDR[8] ), .B(GND), .Y(XOR2_72_Y));
    AND2 AND2_129 (.A(\MEM_RADDR[9] ), .B(GND), .Y(AND2_129_Y));
    AO1 AO1_56 (.A(AND2_45_Y), .B(AO1_26_Y), .C(AO1_43_Y), .Y(AO1_56_Y)
        );
    AO1 AO1_0 (.A(AND2_94_Y), .B(AO1_48_Y), .C(AO1_62_Y), .Y(AO1_0_Y));
    AND2 AND2_111 (.A(\MEM_WADDR[10] ), .B(GND), .Y(AND2_111_Y));
    DFN1P0 DFN1P0_EMPTY (.D(EMPTYINT), .CLK(RCLOCK), .PRE(READ_RESET_P)
        , .Q(EMPTY));
    MX2 MX2_199 (.A(RAM4K9_19_DOUTA7), .B(RAM4K9_5_DOUTA7), .S(
        DFN1E1C0_3_Q), .Y(MX2_199_Y));
    AND2 AND2_83 (.A(AND2_5_Y), .B(XOR2_4_Y), .Y(AND2_83_Y));
    MX2 MX2_42 (.A(RAM4K9_20_DOUTA2), .B(RAM4K9_18_DOUTA2), .S(
        DFN1E1C0_3_Q), .Y(MX2_42_Y));
    DFN1C0 \DFN1C0_WGRYSYNC[0]  (.D(DFN1C0_15_Q), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(\WGRYSYNC[0] ));
    DFN1C0 \DFN1C0_WGRYSYNC[2]  (.D(DFN1C0_8_Q), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(\WGRYSYNC[2] ));
    INV INV_38 (.A(\RBINNXTSHIFT[1] ), .Y(INV_38_Y));
    AND2 AND2_90 (.A(AND2_85_Y), .B(XOR2_106_Y), .Y(AND2_90_Y));
    AND2 AND2_11 (.A(XOR2_120_Y), .B(XOR2_54_Y), .Y(AND2_11_Y));
    XOR2 XOR2_18 (.A(\MEM_WADDR[11] ), .B(GND), .Y(XOR2_18_Y));
    RAM4K9 RAM4K9_9 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[62]), .DINA6(
        DATA[54]), .DINA5(DATA[46]), .DINA4(DATA[38]), .DINA3(DATA[30])
        , .DINA2(DATA[22]), .DINA1(DATA[14]), .DINA0(DATA[6]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_6_Y), .BLKB(
        OR2_8_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_9_DOUTA7), 
        .DOUTA6(RAM4K9_9_DOUTA6), .DOUTA5(RAM4K9_9_DOUTA5), .DOUTA4(
        RAM4K9_9_DOUTA4), .DOUTA3(RAM4K9_9_DOUTA3), .DOUTA2(
        RAM4K9_9_DOUTA2), .DOUTA1(RAM4K9_9_DOUTA1), .DOUTA0(
        RAM4K9_9_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_9_DOUTB0));
    AND2 AND2_71 (.A(AND2_28_Y), .B(XOR2_88_Y), .Y(AND2_71_Y));
    MX2 MX2_128 (.A(RAM4K9_17_DOUTA4), .B(RAM4K9_3_DOUTA4), .S(
        DFN1E1C0_3_Q), .Y(MX2_128_Y));
    XOR2 XOR2_20 (.A(\MEM_WADDR[7] ), .B(GND), .Y(XOR2_20_Y));
    MX2 MX2_31 (.A(RAM4K9_20_DOUTA5), .B(RAM4K9_18_DOUTA5), .S(
        DFN1E1C0_3_Q), .Y(MX2_31_Y));
    XOR2 XOR2_76 (.A(\WBINNXTSHIFT[4] ), .B(INV_10_Y), .Y(XOR2_76_Y));
    DFN1C0 \DFN1C0_RGRY[14]  (.D(XOR2_40_Y), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(\RGRY[14] ));
    XOR2 XOR2_30 (.A(\WBINSYNC[1] ), .B(INV_5_Y), .Y(XOR2_30_Y));
    MX2 MX2_85 (.A(RAM4K9_8_DOUTA2), .B(RAM4K9_6_DOUTA2), .S(
        DFN1E1C0_3_Q), .Y(MX2_85_Y));
    XOR2 XOR2_88 (.A(\WBINSYNC[10] ), .B(INV_28_Y), .Y(XOR2_88_Y));
    RAM4K9 RAM4K9_26 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[63]), .DINA6(
        DATA[55]), .DINA5(DATA[47]), .DINA4(DATA[39]), .DINA3(DATA[31])
        , .DINA2(DATA[23]), .DINA1(DATA[15]), .DINA0(DATA[7]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_6_Y), .BLKB(
        OR2_8_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_26_DOUTA7), 
        .DOUTA6(RAM4K9_26_DOUTA6), .DOUTA5(RAM4K9_26_DOUTA5), .DOUTA4(
        RAM4K9_26_DOUTA4), .DOUTA3(RAM4K9_26_DOUTA3), .DOUTA2(
        RAM4K9_26_DOUTA2), .DOUTA1(RAM4K9_26_DOUTA1), .DOUTA0(
        RAM4K9_26_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_26_DOUTB0));
    DFN1C0 DFN1C0_13 (.D(\RGRY[6] ), .CLK(WCLOCK), .CLR(WRITE_RESET_P), 
        .Q(DFN1C0_13_Q));
    XOR2 XOR2_125 (.A(\RBINNXTSHIFT[10] ), .B(\RBINNXTSHIFT[11] ), .Y(
        XOR2_125_Y));
    MX2 MX2_56 (.A(RAM4K9_28_DOUTA4), .B(RAM4K9_12_DOUTA4), .S(
        DFN1E1C0_3_Q), .Y(MX2_56_Y));
    XNOR3 XNOR3_3 (.A(XOR3_4_Y), .B(XNOR3_40_Y), .C(XNOR3_44_Y), .Y(
        XNOR3_3_Y));
    MX2 MX2_38 (.A(RAM4K9_9_DOUTA0), .B(RAM4K9_23_DOUTA0), .S(
        DFN1E1C0_3_Q), .Y(MX2_38_Y));
    XOR2 \XOR2_RBINNXTSHIFT[1]  (.A(XOR2_122_Y), .B(AND2_25_Y), .Y(
        \RBINNXTSHIFT[1] ));
    MX2 MX2_107 (.A(RAM4K9_0_DOUTA1), .B(RAM4K9_11_DOUTA1), .S(
        DFN1E1C0_3_Q), .Y(MX2_107_Y));
    INV INV_8 (.A(FULL), .Y(INV_8_Y));
    XNOR3 \XNOR3_RBINSYNC[2]  (.A(XNOR3_47_Y), .B(XNOR3_39_Y), .C(
        XNOR3_32_Y), .Y(\RBINSYNC[2] ));
    XOR2 XOR2_62 (.A(\MEM_WADDR[8] ), .B(GND), .Y(XOR2_62_Y));
    XNOR3 XNOR3_53 (.A(\WGRYSYNC[8] ), .B(\WGRYSYNC[7] ), .C(
        \WGRYSYNC[6] ), .Y(XNOR3_53_Y));
    AND2 AND2_4 (.A(AND2_77_Y), .B(AND2_115_Y), .Y(AND2_4_Y));
    XOR3 XOR3_2 (.A(\WGRYSYNC[11] ), .B(\WGRYSYNC[10] ), .C(
        \WGRYSYNC[9] ), .Y(XOR3_2_Y));
    MX2 MX2_96 (.A(RAM4K9_0_DOUTA7), .B(RAM4K9_11_DOUTA7), .S(
        DFN1E1C0_3_Q), .Y(MX2_96_Y));
    MX2 MX2_74 (.A(RAM4K9_30_DOUTA4), .B(RAM4K9_13_DOUTA4), .S(
        DFN1E1C0_3_Q), .Y(MX2_74_Y));
    AND2 AND2_0 (.A(\WBINSYNC[4] ), .B(INV_29_Y), .Y(AND2_0_Y));
    AO1 AO1_34 (.A(AND2_109_Y), .B(AO1_26_Y), .C(AO1_73_Y), .Y(
        AO1_34_Y));
    XOR3 XOR3_3 (.A(\RGRYSYNC[14] ), .B(\RGRYSYNC[13] ), .C(
        \RGRYSYNC[12] ), .Y(XOR3_3_Y));
    INV INV_36 (.A(\RBINNXTSHIFT[10] ), .Y(INV_36_Y));
    AO1 AO1_43 (.A(AND2_3_Y), .B(AO1_73_Y), .C(AO1_42_Y), .Y(AO1_43_Y));
    XOR2 \XOR2_RDIFF[0]  (.A(\WBINSYNCSHIFT[0] ), .B(\RBINNXTSHIFT[0] )
        , .Y(\RDIFF[0] ));
    MX2 MX2_116 (.A(MX2_20_Y), .B(MX2_135_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_116_Y));
    AND2 AND2_16 (.A(AND2_87_Y), .B(AND2_32_Y), .Y(AND2_16_Y));
    MX2 MX2_64 (.A(MX2_170_Y), .B(MX2_75_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_64_Y));
    DFN1C0 \DFN1C0_WGRYSYNC[11]  (.D(DFN1C0_22_Q), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(\WGRYSYNC[11] ));
    DFN1C0 DFN1C0_DVLDI (.D(AND2A_0_Y), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(DVLDI));
    AND2 AND2_76 (.A(\WBINNXTSHIFT[3] ), .B(INV_23_Y), .Y(AND2_76_Y));
    MX2 MX2_10 (.A(RAM4K9_25_DOUTA0), .B(RAM4K9_15_DOUTA0), .S(
        DFN1E1C0_3_Q), .Y(MX2_10_Y));
    AND2 AND2_6 (.A(AND2_5_Y), .B(AND2_109_Y), .Y(AND2_6_Y));
    MX2 MX2_115 (.A(MX2_19_Y), .B(MX2_132_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_115_Y));
    AO1 AO1_17 (.A(XOR2_62_Y), .B(AO1_3_Y), .C(AND2_104_Y), .Y(
        AO1_17_Y));
    XNOR2 XNOR2_0 (.A(\RBINSYNC[4] ), .B(\WBINNXTSHIFT[1] ), .Y(
        XNOR2_0_Y));
    MX2 MX2_170 (.A(RAM4K9_19_DOUTA2), .B(RAM4K9_5_DOUTA2), .S(
        DFN1E1C0_3_Q), .Y(MX2_170_Y));
    XNOR2 \XNOR2_RBINSYNC[7]  (.A(XNOR3_51_Y), .B(XNOR3_2_Y), .Y(
        \RBINSYNC[7] ));
    DFN1C0 \DFN1C0_WGRYSYNC[7]  (.D(DFN1C0_21_Q), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(\WGRYSYNC[7] ));
    MX2 MX2_49 (.A(MX2_149_Y), .B(MX2_59_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_49_Y));
    XNOR2 XNOR2_15 (.A(\RBINSYNC[12] ), .B(\WBINNXTSHIFT[9] ), .Y(
        XNOR2_15_Y));
    XOR2 XOR2_128 (.A(\MEM_RADDR[14] ), .B(GND), .Y(XOR2_128_Y));
    MX2 MX2_186 (.A(RAM4K9_9_DOUTA5), .B(RAM4K9_23_DOUTA5), .S(
        DFN1E1C0_3_Q), .Y(MX2_186_Y));
    XOR2 XOR2_66 (.A(\MEM_RADDR[13] ), .B(GND), .Y(XOR2_66_Y));
    MX2 MX2_198 (.A(RAM4K9_9_DOUTA3), .B(RAM4K9_23_DOUTA3), .S(
        DFN1E1C0_3_Q), .Y(MX2_198_Y));
    DFN1C0 \DFN1C0_RGRY[13]  (.D(XOR2_119_Y), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(\RGRY[13] ));
    XNOR3 XNOR3_20 (.A(\WGRYSYNC[8] ), .B(\WGRYSYNC[7] ), .C(
        \WGRYSYNC[6] ), .Y(XNOR3_20_Y));
    MX2 MX2_185 (.A(MX2_77_Y), .B(MX2_198_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_185_Y));
    AO1 AO1_42 (.A(XOR2_118_Y), .B(AND2_0_Y), .C(AND2_107_Y), .Y(
        AO1_42_Y));
    AND2 AND2_37 (.A(AND2_88_Y), .B(AND2_52_Y), .Y(AND2_37_Y));
    MX2 MX2_154 (.A(MX2_51_Y), .B(MX2_165_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_154_Y));
    AO1 AO1_18 (.A(XOR2_22_Y), .B(AO1_29_Y), .C(AND2_61_Y), .Y(
        AO1_18_Y));
    INV INV_10 (.A(\RBINSYNC[7] ), .Y(INV_10_Y));
    XNOR2 XNOR2_20 (.A(\RBINNXTSHIFT[7] ), .B(\WBINSYNC[4] ), .Y(
        XNOR2_20_Y));
    DFN1C0 DFN1C0_16 (.D(VCC), .CLK(WCLOCK), .CLR(RESET), .Q(
        DFN1C0_16_Q));
    DFN1E1C0 \DFN1E1C0_Q[2]  (.D(\QXI[2] ), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .E(DVLDI), .Q(Q[2]));
    AO1 AO1_39 (.A(XOR2_91_Y), .B(AO1_48_Y), .C(AND2_36_Y), .Y(
        AO1_39_Y));
    XNOR3 XNOR3_21 (.A(\WGRYSYNC[2] ), .B(\WGRYSYNC[1] ), .C(
        \WGRYSYNC[0] ), .Y(XNOR3_21_Y));
    DFN1C0 DFN1C0_12 (.D(\RGRY[1] ), .CLK(WCLOCK), .CLR(WRITE_RESET_P), 
        .Q(DFN1C0_12_Q));
    XOR2 XOR2_41 (.A(\MEM_RADDR[7] ), .B(GND), .Y(XOR2_41_Y));
    AO1 AO1_21 (.A(XOR2_101_Y), .B(OR3_1_Y), .C(AND2_64_Y), .Y(
        AO1_21_Y));
    MX2 MX2_167 (.A(RAM4K9_28_DOUTA1), .B(RAM4K9_12_DOUTA1), .S(
        DFN1E1C0_3_Q), .Y(MX2_167_Y));
    XOR2 XOR2_7 (.A(\RBINNXTSHIFT[0] ), .B(\RBINNXTSHIFT[1] ), .Y(
        XOR2_7_Y));
    DFN1C0 \DFN1C0_WGRY[8]  (.D(XOR2_25_Y), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .Q(\WGRY[8] ));
    DFN1C0 DFN1C0_24 (.D(\RGRY[14] ), .CLK(WCLOCK), .CLR(WRITE_RESET_P)
        , .Q(DFN1C0_24_Q));
    INV INV_15 (.A(\RBINNXTSHIFT[9] ), .Y(INV_15_Y));
    XOR2 XOR2_54 (.A(\MEM_WADDR[3] ), .B(GND), .Y(XOR2_54_Y));
    AND3 AND3_9 (.A(AND3_4_Y), .B(XNOR2_15_Y), .C(XNOR2_16_Y), .Y(
        AND3_9_Y));
    XNOR2 XNOR2_21 (.A(\RBINSYNC[9] ), .B(\WBINNXTSHIFT[6] ), .Y(
        XNOR2_21_Y));
    AND2 AND2_44 (.A(\MEM_WADDR[7] ), .B(GND), .Y(AND2_44_Y));
    XOR2 \XOR2_RBINNXTSHIFT[8]  (.A(XOR2_92_Y), .B(AO1_37_Y), .Y(
        \RBINNXTSHIFT[8] ));
    XNOR3 XNOR3_13 (.A(\RGRYSYNC[11] ), .B(\RGRYSYNC[10] ), .C(
        \RGRYSYNC[9] ), .Y(XNOR3_13_Y));
    XOR2 XOR2_23 (.A(\MEM_RADDR[11] ), .B(GND), .Y(XOR2_23_Y));
    DFN1C0 DFN1C0_18 (.D(\RGRY[10] ), .CLK(WCLOCK), .CLR(WRITE_RESET_P)
        , .Q(DFN1C0_18_Q));
    XOR2 XOR2_33 (.A(\WBINNXTSHIFT[7] ), .B(INV_37_Y), .Y(XOR2_33_Y));
    AND2 AND2_31 (.A(AND2_123_Y), .B(AND2_73_Y), .Y(AND2_31_Y));
    MX2 MX2_16 (.A(RAM4K9_21_DOUTA4), .B(RAM4K9_10_DOUTA4), .S(
        DFN1E1C0_3_Q), .Y(MX2_16_Y));
    AND2 AND2_122 (.A(\WBINNXTSHIFT[4] ), .B(INV_10_Y), .Y(AND2_122_Y));
    XOR2 XOR2_29 (.A(\MEM_WADDR[1] ), .B(GND), .Y(XOR2_29_Y));
    DFN1C0 \DFN1C0_RDCNT[5]  (.D(\RDIFF[5] ), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(RDCNT[5]));
    AND2 AND2_64 (.A(\WBINNXTSHIFT[2] ), .B(INV_40_Y), .Y(AND2_64_Y));
    DFN1C0 \DFN1C0_RGRY[12]  (.D(XOR2_116_Y), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(\RGRY[12] ));
    XOR2 XOR2_39 (.A(\WBINNXTSHIFT[6] ), .B(INV_12_Y), .Y(XOR2_39_Y));
    OR2A OR2A_0 (.A(\MEM_RADDR[12] ), .B(\MEM_RADDR[13] ), .Y(OR2A_0_Y)
        );
    DFN1C0 \DFN1C0_WGRY[1]  (.D(XOR2_77_Y), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .Q(\WGRY[1] ));
    XNOR3 XNOR3_45 (.A(XNOR3_0_Y), .B(XNOR3_46_Y), .C(XNOR3_7_Y), .Y(
        XNOR3_45_Y));
    MX2 MX2_151 (.A(RAM4K9_26_DOUTB0), .B(RAM4K9_22_DOUTB0), .S(
        DFN1E1C0_1_Q), .Y(MX2_151_Y));
    AND2 AND2_19 (.A(\MEM_WADDR[1] ), .B(GND), .Y(AND2_19_Y));
    AND2 AND2_79 (.A(\MEM_WADDR[0] ), .B(MEMORYWE), .Y(AND2_79_Y));
    DFN1C0 \DFN1C0_MEM_RADDR[10]  (.D(\RBINNXTSHIFT[10] ), .CLK(RCLOCK)
        , .CLR(READ_RESET_P), .Q(\MEM_RADDR[10] ));
    MX2 MX2_57 (.A(RAM4K9_30_DOUTA5), .B(RAM4K9_13_DOUTA5), .S(
        DFN1E1C0_3_Q), .Y(MX2_57_Y));
    RAM4K9 RAM4K9_5 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[57]), .DINA6(
        DATA[49]), .DINA5(DATA[41]), .DINA4(DATA[33]), .DINA3(DATA[25])
        , .DINA2(DATA[17]), .DINA1(DATA[9]), .DINA0(DATA[1]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_0_Y), .BLKB(
        OR2_5_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_5_DOUTA7), 
        .DOUTA6(RAM4K9_5_DOUTA6), .DOUTA5(RAM4K9_5_DOUTA5), .DOUTA4(
        RAM4K9_5_DOUTA4), .DOUTA3(RAM4K9_5_DOUTA3), .DOUTA2(
        RAM4K9_5_DOUTA2), .DOUTA1(RAM4K9_5_DOUTA1), .DOUTA0(
        RAM4K9_5_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_5_DOUTB0));
    XOR2 XOR2_27 (.A(\MEM_WADDR[5] ), .B(GND), .Y(XOR2_27_Y));
    MX2 MX2_8 (.A(RAM4K9_30_DOUTB0), .B(RAM4K9_13_DOUTB0), .S(
        DFN1E1C0_1_Q), .Y(MX2_8_Y));
    XOR2 XOR2_6 (.A(\WBINSYNC[7] ), .B(INV_36_Y), .Y(XOR2_6_Y));
    AND2 AND2_FULLINT (.A(AND3_9_Y), .B(XOR2_47_Y), .Y(FULLINT));
    XNOR2 \XNOR2_RBINSYNC[5]  (.A(XNOR3_31_Y), .B(XNOR3_22_Y), .Y(
        \RBINSYNC[5] ));
    XOR2 XOR2_37 (.A(\MEM_RADDR[0] ), .B(MEMORYRE), .Y(XOR2_37_Y));
    XNOR3 \XNOR3_RBINSYNC[0]  (.A(XNOR3_41_Y), .B(XNOR3_26_Y), .C(
        XNOR3_3_Y), .Y(\RBINSYNC[0] ));
    MX2 \MX2_QXI[1]  (.A(MX2_121_Y), .B(MX2_133_Y), .S(DFN1E1C0_0_Q), 
        .Y(\QXI[1] ));
    MX2 MX2_97 (.A(RAM4K9_25_DOUTA7), .B(RAM4K9_15_DOUTA7), .S(
        DFN1E1C0_3_Q), .Y(MX2_97_Y));
    AND2 AND2_115 (.A(XOR2_65_Y), .B(XOR2_18_Y), .Y(AND2_115_Y));
    DFN1C0 \DFN1C0_WGRY[5]  (.D(XOR2_89_Y), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .Q(\WGRY[5] ));
    XNOR3 XNOR3_52 (.A(\WGRYSYNC[11] ), .B(\WGRYSYNC[10] ), .C(
        \WGRYSYNC[9] ), .Y(XNOR3_52_Y));
    XOR2 XOR2_55 (.A(\WBINSYNC[3] ), .B(INV_6_Y), .Y(XOR2_55_Y));
    INV INV_19 (.A(\RBINSYNC[12] ), .Y(INV_19_Y));
    XOR2 XOR2_109 (.A(\MEM_WADDR[10] ), .B(GND), .Y(XOR2_109_Y));
    AND2 AND2_104 (.A(\MEM_WADDR[8] ), .B(GND), .Y(AND2_104_Y));
    AND2 AND2_36 (.A(\WBINNXTSHIFT[5] ), .B(INV_9_Y), .Y(AND2_36_Y));
    MX2 MX2_130 (.A(MX2_32_Y), .B(MX2_148_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_130_Y));
    AND2 AND2_9 (.A(AND2_108_Y), .B(XOR2_99_Y), .Y(AND2_9_Y));
    XNOR2 XNOR2_16 (.A(\RBINSYNC[13] ), .B(\WBINNXTSHIFT[10] ), .Y(
        XNOR2_16_Y));
    MX2 MX2_123 (.A(MX2_26_Y), .B(MX2_138_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_123_Y));
    MX2 MX2_70 (.A(MX2_177_Y), .B(MX2_80_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_70_Y));
    AND2 AND2_110 (.A(\MEM_RADDR[13] ), .B(GND), .Y(AND2_110_Y));
    XNOR3 \XNOR3_WBINSYNC[7]  (.A(\WGRYSYNC[8] ), .B(\WGRYSYNC[7] ), 
        .C(XNOR3_6_Y), .Y(\WBINSYNC[7] ));
    INV INV_31 (.A(\RBINNXTSHIFT[2] ), .Y(INV_31_Y));
    DFN1E1C0 \DFN1E1C0_Q[6]  (.D(\QXI[6] ), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .E(DVLDI), .Q(Q[6]));
    INV INV_24 (.A(FULL), .Y(INV_24_Y));
    MX2 MX2_60 (.A(RAM4K9_29_DOUTA1), .B(RAM4K9_31_DOUTA1), .S(
        DFN1E1C0_3_Q), .Y(MX2_60_Y));
    AND2 AND2_101 (.A(AND2_50_Y), .B(XOR2_83_Y), .Y(AND2_101_Y));
    MX2 MX2_159 (.A(RAM4K9_25_DOUTA6), .B(RAM4K9_15_DOUTA6), .S(
        DFN1E1C0_3_Q), .Y(MX2_159_Y));
    AO1 AO1_47 (.A(XOR2_120_Y), .B(AO1_75_Y), .C(AND2_106_Y), .Y(
        AO1_47_Y));
    MX2 MX2_201 (.A(RAM4K9_24_DOUTB0), .B(RAM4K9_7_DOUTB0), .S(
        DFN1E1C0_1_Q), .Y(MX2_201_Y));
    XOR2 \XOR2_WDIFF[10]  (.A(XOR2_110_Y), .B(AO1_38_Y), .Y(
        \WDIFF[10] ));
    XNOR3 XNOR3_30 (.A(\WGRYSYNC[8] ), .B(\WGRYSYNC[7] ), .C(
        \WGRYSYNC[6] ), .Y(XNOR3_30_Y));
    MX2 MX2_207 (.A(MX2_96_Y), .B(MX2_7_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_207_Y));
    DFN1C0 \DFN1C0_MEM_WADDR[4]  (.D(\WBINNXTSHIFT[4] ), .CLK(WCLOCK), 
        .CLR(WRITE_RESET_P), .Q(\MEM_WADDR[4] ));
    XOR2 \XOR2_RDIFF[9]  (.A(XOR2_81_Y), .B(AO1_56_Y), .Y(\RDIFF[9] ));
    AND2 AND2_10 (.A(AND2_56_Y), .B(XOR2_51_Y), .Y(AND2_10_Y));
    AND2 AND2_119 (.A(\MEM_WADDR[3] ), .B(GND), .Y(AND2_119_Y));
    AND2 AND2_70 (.A(READDOMAIN_WMSB), .B(INV_39_Y), .Y(AND2_70_Y));
    RAM4K9 RAM4K9_18 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[60]), .DINA6(
        DATA[52]), .DINA5(DATA[44]), .DINA4(DATA[36]), .DINA3(DATA[28])
        , .DINA2(DATA[20]), .DINA1(DATA[12]), .DINA0(DATA[4]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_0_Y), .BLKB(
        OR2_5_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_18_DOUTA7), 
        .DOUTA6(RAM4K9_18_DOUTA6), .DOUTA5(RAM4K9_18_DOUTA5), .DOUTA4(
        RAM4K9_18_DOUTA4), .DOUTA3(RAM4K9_18_DOUTA3), .DOUTA2(
        RAM4K9_18_DOUTA2), .DOUTA1(RAM4K9_18_DOUTA1), .DOUTA0(
        RAM4K9_18_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_18_DOUTB0));
    MX2 MX2_177 (.A(RAM4K9_8_DOUTA6), .B(RAM4K9_6_DOUTA6), .S(
        DFN1E1C0_3_Q), .Y(MX2_177_Y));
    XNOR2 XNOR2_7 (.A(\RBINSYNC[6] ), .B(\WBINNXTSHIFT[3] ), .Y(
        XNOR2_7_Y));
    AO1 AO1_48 (.A(AND2_7_Y), .B(AO1_21_Y), .C(AO1_45_Y), .Y(AO1_48_Y));
    XNOR3 XNOR3_31 (.A(\RGRYSYNC[8] ), .B(\RGRYSYNC[7] ), .C(
        \RGRYSYNC[6] ), .Y(XNOR3_31_Y));
    XNOR3 XNOR3_29 (.A(\WGRYSYNC[5] ), .B(\WGRYSYNC[4] ), .C(
        \WGRYSYNC[3] ), .Y(XNOR3_29_Y));
    INV INV_22 (.A(\RBINSYNC[11] ), .Y(INV_22_Y));
    XOR2 XOR2_42 (.A(\MEM_WADDR[4] ), .B(GND), .Y(XOR2_42_Y));
    XNOR3 XNOR3_7 (.A(\RGRYSYNC[5] ), .B(\RGRYSYNC[4] ), .C(
        \RGRYSYNC[3] ), .Y(XNOR3_7_Y));
    DFN1C0 DFN1C0_FULL (.D(FULLINT), .CLK(WCLOCK), .CLR(WRITE_RESET_P), 
        .Q(FULL));
    AO1 AO1_36 (.A(XOR2_6_Y), .B(AND2_99_Y), .C(AND2_68_Y), .Y(
        AO1_36_Y));
    XOR2 XOR2_50 (.A(\MEM_RADDR[9] ), .B(GND), .Y(XOR2_50_Y));
    MX2 MX2_84 (.A(MX2_191_Y), .B(MX2_97_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_84_Y));
    XOR2 \XOR2_WBINNXTSHIFT[11]  (.A(XOR2_45_Y), .B(AO1_53_Y), .Y(
        \WBINNXTSHIFT[11] ));
    MX2 MX2_193 (.A(RAM4K9_0_DOUTB0), .B(RAM4K9_11_DOUTB0), .S(
        DFN1E1C0_1_Q), .Y(MX2_193_Y));
    XNOR3 XNOR3_12 (.A(\WGRYSYNC[5] ), .B(\WGRYSYNC[4] ), .C(
        \WGRYSYNC[3] ), .Y(XNOR3_12_Y));
    XOR2 XOR2_0 (.A(\MEM_RADDR[5] ), .B(GND), .Y(XOR2_0_Y));
    XOR2 XOR2_101 (.A(\WBINNXTSHIFT[2] ), .B(INV_40_Y), .Y(XOR2_101_Y));
    AO1 AO1_11 (.A(XOR2_18_Y), .B(AND2_111_Y), .C(AND2_80_Y), .Y(
        AO1_11_Y));
    AND2 AND2_94 (.A(XOR2_91_Y), .B(XOR2_39_Y), .Y(AND2_94_Y));
    MX2 MX2_122 (.A(RAM4K9_29_DOUTA6), .B(RAM4K9_31_DOUTA6), .S(
        DFN1E1C0_3_Q), .Y(MX2_122_Y));
    XNOR3 XNOR3_46 (.A(\RGRYSYNC[8] ), .B(\RGRYSYNC[7] ), .C(
        \RGRYSYNC[6] ), .Y(XNOR3_46_Y));
    MX2 MX2_17 (.A(RAM4K9_24_DOUTA1), .B(RAM4K9_7_DOUTA1), .S(
        DFN1E1C0_3_Q), .Y(MX2_17_Y));
    OR2A OR2A_2 (.A(\MEM_RADDR[13] ), .B(\MEM_RADDR[12] ), .Y(OR2A_2_Y)
        );
    AO1 AO1_70 (.A(XOR2_93_Y), .B(AND2_43_Y), .C(AND2_70_Y), .Y(
        AO1_70_Y));
    DFN1C0 DFN1C0_25 (.D(\RGRY[7] ), .CLK(WCLOCK), .CLR(WRITE_RESET_P), 
        .Q(DFN1C0_25_Q));
    MX2 MX2_76 (.A(RAM4K9_9_DOUTA7), .B(RAM4K9_23_DOUTA7), .S(
        DFN1E1C0_3_Q), .Y(MX2_76_Y));
    AND2 AND2_22 (.A(AND2_88_Y), .B(XOR2_17_Y), .Y(AND2_22_Y));
    AO1 AO1_63 (.A(XOR2_88_Y), .B(AO1_5_Y), .C(AND2_43_Y), .Y(AO1_63_Y)
        );
    OR2A OR2A_1 (.A(\MEM_WADDR[10] ), .B(\MEM_WADDR[9] ), .Y(OR2A_1_Y));
    MX2 MX2_53 (.A(RAM4K9_28_DOUTA3), .B(RAM4K9_12_DOUTA3), .S(
        DFN1E1C0_3_Q), .Y(MX2_53_Y));
    AND2 AND2_39 (.A(\MEM_WADDR[9] ), .B(GND), .Y(AND2_39_Y));
    MX2 MX2_110 (.A(RAM4K9_20_DOUTA1), .B(RAM4K9_18_DOUTA1), .S(
        DFN1E1C0_3_Q), .Y(MX2_110_Y));
    XOR2 XOR2_46 (.A(\RBINNXTSHIFT[1] ), .B(\RBINNXTSHIFT[2] ), .Y(
        XOR2_46_Y));
    DFN1C0 \DFN1C0_RGRYSYNC[0]  (.D(DFN1C0_14_Q), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .Q(\RGRYSYNC[0] ));
    MX2 MX2_66 (.A(MX2_171_Y), .B(MX2_76_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_66_Y));
    DFN1C0 \DFN1C0_RGRYSYNC[2]  (.D(DFN1C0_1_Q), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .Q(\RGRYSYNC[2] ));
    INV INV_1 (.A(NOR2A_0_Y), .Y(INV_1_Y));
    XOR2 \XOR2_RDIFF[6]  (.A(XOR2_55_Y), .B(AO1_20_Y), .Y(\RDIFF[6] ));
    MX2 MX2_45 (.A(MX2_139_Y), .B(MX2_56_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_45_Y));
    MX2 MX2_93 (.A(RAM4K9_0_DOUTA5), .B(RAM4K9_11_DOUTA5), .S(
        DFN1E1C0_3_Q), .Y(MX2_93_Y));
    DFN1C0 \DFN1C0_RDCNT[12]  (.D(\RDIFF[12] ), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(RDCNT[12]));
    MX2 MX2_180 (.A(RAM4K9_25_DOUTA1), .B(RAM4K9_15_DOUTA1), .S(
        DFN1E1C0_3_Q), .Y(MX2_180_Y));
    MX2 MX2_158 (.A(RAM4K9_14_DOUTA2), .B(RAM4K9_16_DOUTA2), .S(
        DFN1E1C0_3_Q), .Y(MX2_158_Y));
    AO1 AO1_62 (.A(XOR2_39_Y), .B(AND2_36_Y), .C(AND2_74_Y), .Y(
        AO1_62_Y));
    XNOR3 \XNOR3_WBINSYNC[5]  (.A(\WGRYSYNC[5] ), .B(XOR3_9_Y), .C(
        XNOR3_56_Y), .Y(\WBINSYNC[5] ));
    DFN1C0 \DFN1C0_RGRYSYNC[13]  (.D(DFN1C0_5_Q), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .Q(\RGRYSYNC[13] ));
    XNOR3 XNOR3_9 (.A(\RGRYSYNC[14] ), .B(\RGRYSYNC[13] ), .C(
        \RGRYSYNC[12] ), .Y(XNOR3_9_Y));
    RAM4K9 RAM4K9_7 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[56]), .DINA6(
        DATA[48]), .DINA5(DATA[40]), .DINA4(DATA[32]), .DINA3(DATA[24])
        , .DINA2(DATA[16]), .DINA1(DATA[8]), .DINA0(DATA[0]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_7_Y), .BLKB(
        OR2_1_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_7_DOUTA7), 
        .DOUTA6(RAM4K9_7_DOUTA6), .DOUTA5(RAM4K9_7_DOUTA5), .DOUTA4(
        RAM4K9_7_DOUTA4), .DOUTA3(RAM4K9_7_DOUTA3), .DOUTA2(
        RAM4K9_7_DOUTA2), .DOUTA1(RAM4K9_7_DOUTA1), .DOUTA0(
        RAM4K9_7_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_7_DOUTB0));
    XOR2 XOR2_103 (.A(\MEM_RADDR[2] ), .B(GND), .Y(XOR2_103_Y));
    MX2 MX2_144 (.A(MX2_42_Y), .B(MX2_158_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_144_Y));
    INV INV_37 (.A(\RBINSYNC[10] ), .Y(INV_37_Y));
    DFN1C0 DFN1C0_DVLDX (.D(DVLDI), .CLK(RCLOCK), .CLR(READ_RESET_P), 
        .Q(DVLDX));
    DFN1C0 DFN1C0_5 (.D(\RGRY[13] ), .CLK(WCLOCK), .CLR(WRITE_RESET_P), 
        .Q(DFN1C0_5_Q));
    DFN1E1C0 DFN1E1C0_3 (.D(\MEM_WADDR[9] ), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .E(INV_3_Y), .Q(DFN1E1C0_3_Q));
    AND2 AND2_45 (.A(AND2_109_Y), .B(AND2_3_Y), .Y(AND2_45_Y));
    RAM4K9 RAM4K9_1 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[57]), .DINA6(
        DATA[49]), .DINA5(DATA[41]), .DINA4(DATA[33]), .DINA3(DATA[25])
        , .DINA2(DATA[17]), .DINA1(DATA[9]), .DINA0(DATA[1]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_7_Y), .BLKB(
        OR2_1_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_1_DOUTA7), 
        .DOUTA6(RAM4K9_1_DOUTA6), .DOUTA5(RAM4K9_1_DOUTA5), .DOUTA4(
        RAM4K9_1_DOUTA4), .DOUTA3(RAM4K9_1_DOUTA3), .DOUTA2(
        RAM4K9_1_DOUTA2), .DOUTA1(RAM4K9_1_DOUTA1), .DOUTA0(
        RAM4K9_1_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_1_DOUTB0));
    AO1 AO1_75 (.A(XOR2_29_Y), .B(AND2_79_Y), .C(AND2_19_Y), .Y(
        AO1_75_Y));
    XOR2 \XOR2_RBINNXTSHIFT[4]  (.A(XOR2_84_Y), .B(AO1_52_Y), .Y(
        \RBINNXTSHIFT[4] ));
    MX2 MX2_192 (.A(RAM4K9_25_DOUTA4), .B(RAM4K9_15_DOUTA4), .S(
        DFN1E1C0_3_Q), .Y(MX2_192_Y));
    RAM4K9 RAM4K9_19 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[57]), .DINA6(
        DATA[49]), .DINA5(DATA[41]), .DINA4(DATA[33]), .DINA3(DATA[25])
        , .DINA2(DATA[17]), .DINA1(DATA[9]), .DINA0(DATA[1]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_9_Y), .BLKB(
        OR2_2_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_19_DOUTA7), 
        .DOUTA6(RAM4K9_19_DOUTA6), .DOUTA5(RAM4K9_19_DOUTA5), .DOUTA4(
        RAM4K9_19_DOUTA4), .DOUTA3(RAM4K9_19_DOUTA3), .DOUTA2(
        RAM4K9_19_DOUTA2), .DOUTA1(RAM4K9_19_DOUTA1), .DOUTA0(
        RAM4K9_19_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_19_DOUTB0));
    RAM4K9 RAM4K9_25 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[58]), .DINA6(
        DATA[50]), .DINA5(DATA[42]), .DINA4(DATA[34]), .DINA3(DATA[26])
        , .DINA2(DATA[18]), .DINA1(DATA[10]), .DINA0(DATA[2]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_6_Y), .BLKB(
        OR2_8_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_25_DOUTA7), 
        .DOUTA6(RAM4K9_25_DOUTA6), .DOUTA5(RAM4K9_25_DOUTA5), .DOUTA4(
        RAM4K9_25_DOUTA4), .DOUTA3(RAM4K9_25_DOUTA3), .DOUTA2(
        RAM4K9_25_DOUTA2), .DOUTA1(RAM4K9_25_DOUTA1), .DOUTA0(
        RAM4K9_25_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_25_DOUTB0));
    XOR2 XOR2_21 (.A(\WBINNXTSHIFT[5] ), .B(INV_9_Y), .Y(XOR2_21_Y));
    XOR2 \XOR2_RBINNXTSHIFT[2]  (.A(XOR2_35_Y), .B(AO1_55_Y), .Y(
        \RBINNXTSHIFT[2] ));
    XOR2 XOR2_31 (.A(\RBINNXTSHIFT[7] ), .B(\RBINNXTSHIFT[8] ), .Y(
        XOR2_31_Y));
    AND2 AND2_128 (.A(\WBINNXTSHIFT[10] ), .B(INV_35_Y), .Y(AND2_128_Y)
        );
    DFN1C0 \DFN1C0_RGRYSYNC[7]  (.D(DFN1C0_25_Q), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .Q(\RGRYSYNC[7] ));
    XOR2 \XOR2_WBINNXTSHIFT[9]  (.A(XOR2_52_Y), .B(AO1_17_Y), .Y(
        \WBINNXTSHIFT[9] ));
    AND2 AND2_65 (.A(AND2_85_Y), .B(AND2_34_Y), .Y(AND2_65_Y));
    XOR2 XOR2_14 (.A(\WBINNXTSHIFT[11] ), .B(INV_42_Y), .Y(XOR2_14_Y));
    DFN1E1C0 \DFN1E1C0_WRCNT[3]  (.D(\WDIFF[3] ), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .E(INV_8_Y), .Q(WRCNT[3]));
    MX2 MX2_137 (.A(MX2_35_Y), .B(MX2_153_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_137_Y));
    DFN1C0 \DFN1C0_WGRYSYNC[6]  (.D(DFN1C0_26_Q), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(\WGRYSYNC[6] ));
    XNOR2 \XNOR2_RBINSYNC[1]  (.A(XNOR3_8_Y), .B(XNOR3_45_Y), .Y(
        \RBINSYNC[1] ));
    AND2 AND2_30 (.A(AND2_121_Y), .B(XOR2_120_Y), .Y(AND2_30_Y));
    MX2 MX2_22 (.A(MX2_118_Y), .B(MX2_36_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_22_Y));
    AND2 AND2_28 (.A(AND2_88_Y), .B(AND2_114_Y), .Y(AND2_28_Y));
    XOR2 XOR2_84 (.A(\MEM_RADDR[4] ), .B(GND), .Y(XOR2_84_Y));
    RAM4K9 RAM4K9_22 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[63]), .DINA6(
        DATA[55]), .DINA5(DATA[47]), .DINA4(DATA[39]), .DINA3(DATA[31])
        , .DINA2(DATA[23]), .DINA1(DATA[15]), .DINA0(DATA[7]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_7_Y), .BLKB(
        OR2_1_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_22_DOUTA7), 
        .DOUTA6(RAM4K9_22_DOUTA6), .DOUTA5(RAM4K9_22_DOUTA5), .DOUTA4(
        RAM4K9_22_DOUTA4), .DOUTA3(RAM4K9_22_DOUTA3), .DOUTA2(
        RAM4K9_22_DOUTA2), .DOUTA1(RAM4K9_22_DOUTA1), .DOUTA0(
        RAM4K9_22_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_22_DOUTB0));
    XOR2 XOR2_53 (.A(\MEM_RADDR[10] ), .B(GND), .Y(XOR2_53_Y));
    DFN1E1C0 DFN1E1C0_2 (.D(\MEM_WADDR[10] ), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .E(INV_13_Y), .Q(DFN1E1C0_2_Q));
    MX2 MX2_51 (.A(RAM4K9_30_DOUTA2), .B(RAM4K9_13_DOUTA2), .S(
        DFN1E1C0_3_Q), .Y(MX2_51_Y));
    XOR2 XOR2_4 (.A(\WBINSYNC[2] ), .B(INV_4_Y), .Y(XOR2_4_Y));
    INV MEMREBUBBLE (.A(MEMORYRE), .Y(MEMRENEG));
    AO1 AO1_53 (.A(XOR2_65_Y), .B(AO1_68_Y), .C(AND2_111_Y), .Y(
        AO1_53_Y));
    XOR2 XOR2_59 (.A(\MEM_WADDR[6] ), .B(GND), .Y(XOR2_59_Y));
    XNOR2 XNOR2_13 (.A(\RBINSYNC[7] ), .B(\WBINNXTSHIFT[4] ), .Y(
        XNOR2_13_Y));
    XOR2 \XOR2_RDIFF[11]  (.A(XOR2_102_Y), .B(AO1_4_Y), .Y(\RDIFF[11] )
        );
    XNOR3 XNOR3_39 (.A(\RGRYSYNC[5] ), .B(\RGRYSYNC[4] ), .C(
        \RGRYSYNC[3] ), .Y(XNOR3_39_Y));
    MX2 MX2_13 (.A(RAM4K9_26_DOUTA4), .B(RAM4K9_22_DOUTA4), .S(
        DFN1E1C0_3_Q), .Y(MX2_13_Y));
    MX2 MX2_141 (.A(RAM4K9_4_DOUTA1), .B(RAM4K9_1_DOUTA1), .S(
        DFN1E1C0_3_Q), .Y(MX2_141_Y));
    MX2 MX2_91 (.A(MX2_200_Y), .B(MX2_106_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_91_Y));
    AO1 AO1_7 (.A(XOR2_96_Y), .B(AND2_130_Y), .C(AND2_128_Y), .Y(
        AO1_7_Y));
    XOR2 \XOR2_WBINNXTSHIFT[5]  (.A(XOR2_27_Y), .B(AO1_9_Y), .Y(
        \WBINNXTSHIFT[5] ));
    MX2 MX2_58 (.A(RAM4K9_4_DOUTA3), .B(RAM4K9_1_DOUTA3), .S(
        DFN1E1C0_3_Q), .Y(MX2_58_Y));
    AND2 AND2_112 (.A(AND2_131_Y), .B(AND2_26_Y), .Y(AND2_112_Y));
    XOR2 XOR2_98 (.A(\WBINSYNCSHIFT[0] ), .B(INV_38_Y), .Y(XOR2_98_Y));
    INV INV_20 (.A(FULL), .Y(INV_20_Y));
    XNOR2 \XNOR2_RBINSYNC[3]  (.A(XNOR3_42_Y), .B(XNOR3_18_Y), .Y(
        \RBINSYNC[3] ));
    MX2 MX2_77 (.A(RAM4K9_29_DOUTA3), .B(RAM4K9_31_DOUTA3), .S(
        DFN1E1C0_3_Q), .Y(MX2_77_Y));
    AND2 AND2_105 (.A(AND2_108_Y), .B(AND2_92_Y), .Y(AND2_105_Y));
    OR2 OR2_2 (.A(OR2_4_Y), .B(MEMRENEG), .Y(OR2_2_Y));
    AND2 AND2_52 (.A(XOR2_17_Y), .B(XOR2_6_Y), .Y(AND2_52_Y));
    MX2 MX2_98 (.A(MX2_206_Y), .B(MX2_109_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_98_Y));
    AO1 AO1_52 (.A(AND2_32_Y), .B(AO1_55_Y), .C(AO1_64_Y), .Y(AO1_52_Y)
        );
    MX2 MX2_80 (.A(RAM4K9_26_DOUTA6), .B(RAM4K9_22_DOUTA6), .S(
        DFN1E1C0_3_Q), .Y(MX2_80_Y));
    XOR2 XOR2_57 (.A(\MEM_RADDR[11] ), .B(GND), .Y(XOR2_57_Y));
    MX2 \MX2_QXI[3]  (.A(MX2_9_Y), .B(MX2_15_Y), .S(DFN1E1C0_0_Q), .Y(
        \QXI[3] ));
    INV INV_25 (.A(MEMRENEG), .Y(INV_25_Y));
    AO1 AO1_41 (.A(XOR2_14_Y), .B(AO1_19_Y), .C(AND2_102_Y), .Y(
        AO1_41_Y));
    AND2 AND2_1 (.A(XOR2_51_Y), .B(XOR2_3_Y), .Y(AND2_1_Y));
    MX2 MX2_67 (.A(RAM4K9_29_DOUTA5), .B(RAM4K9_31_DOUTA5), .S(
        DFN1E1C0_3_Q), .Y(MX2_67_Y));
    AND2 AND2_7 (.A(XOR2_12_Y), .B(XOR2_90_Y), .Y(AND2_7_Y));
    DFN1C0 \DFN1C0_WGRYSYNC[9]  (.D(DFN1C0_28_Q), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(\WGRYSYNC[9] ));
    DFN1C0 DFN1C0_27 (.D(\WGRY[8] ), .CLK(RCLOCK), .CLR(READ_RESET_P), 
        .Q(DFN1C0_27_Q));
    AND2 AND2_100 (.A(XOR2_59_Y), .B(XOR2_20_Y), .Y(AND2_100_Y));
    XOR2 XOR2_15 (.A(\WBINNXTSHIFT[6] ), .B(\WBINNXTSHIFT[7] ), .Y(
        XOR2_15_Y));
    MX2 MX2_206 (.A(RAM4K9_21_DOUTA7), .B(RAM4K9_10_DOUTA7), .S(
        DFN1E1C0_3_Q), .Y(MX2_206_Y));
    DFN1C0 \DFN1C0_MEM_WADDR[3]  (.D(\WBINNXTSHIFT[3] ), .CLK(WCLOCK), 
        .CLR(WRITE_RESET_P), .Q(\MEM_WADDR[3] ));
    AND2 AND2_43 (.A(\WBINSYNC[10] ), .B(INV_28_Y), .Y(AND2_43_Y));
    XOR2 \XOR2_WDIFF[6]  (.A(XOR2_10_Y), .B(AO1_39_Y), .Y(\WDIFF[6] ));
    AO1 AO1_67 (.A(XOR2_49_Y), .B(AND2_17_Y), .C(AND2_117_Y), .Y(
        AO1_67_Y));
    MX2 MX2_29 (.A(RAM4K9_19_DOUTA1), .B(RAM4K9_5_DOUTA1), .S(
        DFN1E1C0_3_Q), .Y(MX2_29_Y));
    DFN1C0 DFN1C0_14 (.D(\RGRY[0] ), .CLK(WCLOCK), .CLR(WRITE_RESET_P), 
        .Q(DFN1C0_14_Q));
    XOR2 XOR2_85 (.A(\RBINNXTSHIFT[9] ), .B(\RBINNXTSHIFT[10] ), .Y(
        XOR2_85_Y));
    DFN1C0 DFN1C0_9 (.D(\RGRY[8] ), .CLK(WCLOCK), .CLR(WRITE_RESET_P), 
        .Q(DFN1C0_9_Q));
    MX2 MX2_4 (.A(RAM4K9_24_DOUTA5), .B(RAM4K9_7_DOUTA5), .S(
        DFN1E1C0_3_Q), .Y(MX2_4_Y));
    XOR2 XOR2_106 (.A(\WBINNXTSHIFT[9] ), .B(INV_19_Y), .Y(XOR2_106_Y));
    OR2 OR2_7 (.A(NAND2_3_Y), .B(MEMWENEG), .Y(OR2_7_Y));
    AND3 AND3_4 (.A(AND3_7_Y), .B(AND3_0_Y), .C(AND3_1_Y), .Y(AND3_4_Y)
        );
    XOR2 \XOR2_WBINNXTSHIFT[10]  (.A(XOR2_109_Y), .B(AO1_68_Y), .Y(
        \WBINNXTSHIFT[10] ));
    MX2 MX2_149 (.A(RAM4K9_8_DOUTA5), .B(RAM4K9_6_DOUTA5), .S(
        DFN1E1C0_3_Q), .Y(MX2_149_Y));
    AND2 AND2_63 (.A(AND2_105_Y), .B(AND2_77_Y), .Y(AND2_63_Y));
    MX2 MX2_117 (.A(RAM4K9_8_DOUTA3), .B(RAM4K9_6_DOUTA3), .S(
        DFN1E1C0_3_Q), .Y(MX2_117_Y));
    INV INV_13 (.A(MEMWENEG), .Y(INV_13_Y));
    XNOR3 XNOR3_43 (.A(\WGRYSYNC[8] ), .B(\WGRYSYNC[7] ), .C(
        \WGRYSYNC[6] ), .Y(XNOR3_43_Y));
    AO1 AO1_68 (.A(AND2_77_Y), .B(AO1_3_Y), .C(AO1_12_Y), .Y(AO1_68_Y));
    XOR2 \XOR2_RDIFF[3]  (.A(XOR2_9_Y), .B(AO1_54_Y), .Y(\RDIFF[3] ));
    XNOR2 XNOR2_8 (.A(\RBINNXTSHIFT[6] ), .B(\WBINSYNC[3] ), .Y(
        XNOR2_8_Y));
    OR2 OR2_1 (.A(NAND2_2_Y), .B(MEMRENEG), .Y(OR2_1_Y));
    AND2 AND2_109 (.A(XOR2_4_Y), .B(XOR2_73_Y), .Y(AND2_109_Y));
    XNOR3 XNOR3_54 (.A(XNOR3_17_Y), .B(XNOR3_20_Y), .C(XNOR3_25_Y), .Y(
        XNOR3_54_Y));
    XOR2 \XOR2_RBINNXTSHIFT[3]  (.A(XOR2_60_Y), .B(AO1_30_Y), .Y(
        \RBINNXTSHIFT[3] ));
    AND2 AND2_123 (.A(XOR2_87_Y), .B(XOR2_49_Y), .Y(AND2_123_Y));
    XOR3 \XOR3_RBINSYNC[12]  (.A(\RGRYSYNC[14] ), .B(\RGRYSYNC[13] ), 
        .C(\RGRYSYNC[12] ), .Y(\RBINSYNC[12] ));
    RAM4K9 RAM4K9_23 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[62]), .DINA6(
        DATA[54]), .DINA5(DATA[46]), .DINA4(DATA[38]), .DINA3(DATA[30])
        , .DINA2(DATA[22]), .DINA1(DATA[14]), .DINA0(DATA[6]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_7_Y), .BLKB(
        OR2_1_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_23_DOUTA7), 
        .DOUTA6(RAM4K9_23_DOUTA6), .DOUTA5(RAM4K9_23_DOUTA5), .DOUTA4(
        RAM4K9_23_DOUTA4), .DOUTA3(RAM4K9_23_DOUTA3), .DOUTA2(
        RAM4K9_23_DOUTA2), .DOUTA1(RAM4K9_23_DOUTA1), .DOUTA0(
        RAM4K9_23_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_23_DOUTB0));
    MX2 MX2_32 (.A(RAM4K9_29_DOUTA4), .B(RAM4K9_31_DOUTA4), .S(
        DFN1E1C0_3_Q), .Y(MX2_32_Y));
    MX2 MX2_187 (.A(RAM4K9_14_DOUTA6), .B(RAM4K9_16_DOUTA6), .S(
        DFN1E1C0_3_Q), .Y(MX2_187_Y));
    DFN1E1C0 \DFN1E1C0_Q[5]  (.D(\QXI[5] ), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .E(DVLDI), .Q(Q[5]));
    AO1 AO1_74 (.A(XOR2_38_Y), .B(AND2_53_Y), .C(AND2_21_Y), .Y(
        AO1_74_Y));
    MX2 MX2_104 (.A(RAM4K9_4_DOUTA7), .B(RAM4K9_1_DOUTA7), .S(
        DFN1E1C0_3_Q), .Y(MX2_104_Y));
    MX2 \MX2_QXI[4]  (.A(MX2_63_Y), .B(MX2_72_Y), .S(DFN1E1C0_0_Q), .Y(
        \QXI[4] ));
    AND2 AND2_95 (.A(AND2_16_Y), .B(XOR2_87_Y), .Y(AND2_95_Y));
    AND3 AND3_1 (.A(XNOR2_7_Y), .B(XNOR2_13_Y), .C(XNOR2_9_Y), .Y(
        AND3_1_Y));
    XOR2 XOR2_22 (.A(\MEM_RADDR[6] ), .B(GND), .Y(XOR2_22_Y));
    MX2 MX2_86 (.A(MX2_195_Y), .B(MX2_100_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_86_Y));
    MX2 MX2_11 (.A(MX2_110_Y), .B(MX2_25_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_11_Y));
    MX2 MX2_153 (.A(RAM4K9_4_DOUTA0), .B(RAM4K9_1_DOUTA0), .S(
        DFN1E1C0_3_Q), .Y(MX2_153_Y));
    NOR2A NOR2A_1 (.A(\RBINSYNC[3] ), .B(\WBINNXTSHIFT[0] ), .Y(
        NOR2A_1_Y));
    AND2 AND2_27 (.A(XOR2_70_Y), .B(XOR2_107_Y), .Y(AND2_27_Y));
    INV INV_29 (.A(\RBINNXTSHIFT[7] ), .Y(INV_29_Y));
    XOR2 XOR2_32 (.A(\WBINSYNCSHIFT[0] ), .B(INV_38_Y), .Y(XOR2_32_Y));
    INV INV_44 (.A(FULL), .Y(INV_44_Y));
    XOR2 \XOR2_RDIFF[2]  (.A(XOR2_112_Y), .B(OR3_0_Y), .Y(\RDIFF[2] ));
    AND2 AND2_14 (.A(XOR2_83_Y), .B(XOR2_50_Y), .Y(AND2_14_Y));
    XNOR3 \XNOR3_WBINSYNC[1]  (.A(XNOR3_37_Y), .B(XNOR3_28_Y), .C(
        XNOR3_48_Y), .Y(\WBINSYNC[1] ));
    AND2 AND2_74 (.A(\WBINNXTSHIFT[6] ), .B(INV_12_Y), .Y(AND2_74_Y));
    AND2 AND2_82 (.A(AND2_48_Y), .B(XOR2_12_Y), .Y(AND2_82_Y));
    DFN1C0 \DFN1C0_MEM_RADDR[11]  (.D(\RBINNXTSHIFT[11] ), .CLK(RCLOCK)
        , .CLR(READ_RESET_P), .Q(\MEM_RADDR[11] ));
    AND2 AND2_58 (.A(XOR2_126_Y), .B(XOR2_75_Y), .Y(AND2_58_Y));
    XOR2 XOR2_10 (.A(\WBINNXTSHIFT[6] ), .B(INV_12_Y), .Y(XOR2_10_Y));
    MX2 MX2_18 (.A(RAM4K9_8_DOUTA0), .B(RAM4K9_6_DOUTA0), .S(
        DFN1E1C0_3_Q), .Y(MX2_18_Y));
    XNOR2 XNOR2_9 (.A(\RBINSYNC[8] ), .B(\WBINNXTSHIFT[5] ), .Y(
        XNOR2_9_Y));
    AO1 AO1_20 (.A(XOR2_4_Y), .B(AO1_26_Y), .C(AND2_13_Y), .Y(AO1_20_Y)
        );
    DFN1C0 \DFN1C0_MEM_RADDR[3]  (.D(\RBINNXTSHIFT[3] ), .CLK(RCLOCK), 
        .CLR(READ_RESET_P), .Q(\MEM_RADDR[3] ));
    DFN1E1C0 \DFN1E1C0_WRCNT[6]  (.D(\WDIFF[6] ), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .E(INV_14_Y), .Q(WRCNT[6]));
    XOR2 \XOR2_WDIFF[8]  (.A(XOR2_58_Y), .B(AO1_60_Y), .Y(\WDIFF[8] ));
    XOR2 \XOR2_WBINNXTSHIFT[1]  (.A(XOR2_82_Y), .B(AND2_79_Y), .Y(
        \WBINNXTSHIFT[1] ));
    XOR2 XOR2_119 (.A(\RBINNXTSHIFT[13] ), .B(\RBINNXTSHIFT[14] ), .Y(
        XOR2_119_Y));
    XOR2 XOR2_80 (.A(\WBINNXTSHIFT[9] ), .B(\WBINNXTSHIFT[10] ), .Y(
        XOR2_80_Y));
    MX2 MX2_126 (.A(MX2_27_Y), .B(MX2_140_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_126_Y));
    DFN1C0 \DFN1C0_MEM_RADDR[14]  (.D(\RBINNXTSHIFT[14] ), .CLK(RCLOCK)
        , .CLR(READ_RESET_P), .Q(\MEM_RADDR[14] ));
    DFN1C0 \DFN1C0_RDCNT[0]  (.D(\RDIFF[0] ), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(RDCNT[0]));
    XOR2 \XOR2_WDIFF[0]  (.A(\WBINNXTSHIFT[0] ), .B(\RBINSYNC[3] ), .Y(
        \WDIFF[0] ));
    MX2 MX2_125 (.A(RAM4K9_8_DOUTA7), .B(RAM4K9_6_DOUTA7), .S(
        DFN1E1C0_3_Q), .Y(MX2_125_Y));
    DFN1E1C0 \DFN1E1C0_WRCNT[10]  (.D(\WDIFF[10] ), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .E(INV_32_Y), .Q(WRCNT[10]));
    DFN1C0 \DFN1C0_RGRY[11]  (.D(XOR2_117_Y), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(\RGRY[11] ));
    DFN1C0 \DFN1C0_MEM_RADDR[9]  (.D(\RBINNXTSHIFT[9] ), .CLK(RCLOCK), 
        .CLR(READ_RESET_P), .Q(\MEM_RADDR[9] ));
    MX2 MX2_73 (.A(MX2_181_Y), .B(MX2_83_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_73_Y));
    INV INV_42 (.A(\RBINSYNC[14] ), .Y(INV_42_Y));
    XNOR2 XNOR2_12 (.A(\RBINNXTSHIFT[10] ), .B(\WBINSYNC[7] ), .Y(
        XNOR2_12_Y));
    XOR2 XOR2_26 (.A(\MEM_RADDR[10] ), .B(GND), .Y(XOR2_26_Y));
    XOR2 XOR2_36 (.A(\WBINNXTSHIFT[9] ), .B(INV_19_Y), .Y(XOR2_36_Y));
    MX2 MX2_200 (.A(RAM4K9_19_DOUTA5), .B(RAM4K9_5_DOUTA5), .S(
        DFN1E1C0_3_Q), .Y(MX2_200_Y));
    MX2 MX2_44 (.A(RAM4K9_30_DOUTA6), .B(RAM4K9_13_DOUTA6), .S(
        DFN1E1C0_3_Q), .Y(MX2_44_Y));
    AND2 AND2_21 (.A(\MEM_WADDR[5] ), .B(GND), .Y(AND2_21_Y));
    XNOR3 \XNOR3_WBINSYNC[3]  (.A(XNOR3_33_Y), .B(XNOR3_53_Y), .C(
        XNOR3_12_Y), .Y(\WBINSYNC[3] ));
    AO1 AO1_57 (.A(XOR2_53_Y), .B(AO1_46_Y), .C(AND2_60_Y), .Y(
        AO1_57_Y));
    MX2 MX2_63 (.A(RAM4K9_20_DOUTB0), .B(RAM4K9_18_DOUTB0), .S(
        DFN1E1C0_1_Q), .Y(MX2_63_Y));
    MX2 MX2_39 (.A(MX2_136_Y), .B(MX2_53_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_39_Y));
    MX2 MX2_148 (.A(RAM4K9_9_DOUTA4), .B(RAM4K9_23_DOUTA4), .S(
        DFN1E1C0_3_Q), .Y(MX2_148_Y));
    RAM4K9 RAM4K9_6 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[63]), .DINA6(
        DATA[55]), .DINA5(DATA[47]), .DINA4(DATA[39]), .DINA3(DATA[31])
        , .DINA2(DATA[23]), .DINA1(DATA[15]), .DINA0(DATA[7]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_0_Y), .BLKB(
        OR2_5_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_6_DOUTA7), 
        .DOUTA6(RAM4K9_6_DOUTA6), .DOUTA5(RAM4K9_6_DOUTA5), .DOUTA4(
        RAM4K9_6_DOUTA4), .DOUTA3(RAM4K9_6_DOUTA3), .DOUTA2(
        RAM4K9_6_DOUTA2), .DOUTA1(RAM4K9_6_DOUTA1), .DOUTA0(
        RAM4K9_6_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_6_DOUTB0));
    MX2 MX2_101 (.A(RAM4K9_17_DOUTA0), .B(RAM4K9_3_DOUTA0), .S(
        DFN1E1C0_3_Q), .Y(MX2_101_Y));
    AND2 AND2_3 (.A(XOR2_34_Y), .B(XOR2_118_Y), .Y(AND2_3_Y));
    RAM4K9 RAM4K9_27 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[59]), .DINA6(
        DATA[51]), .DINA5(DATA[43]), .DINA4(DATA[35]), .DINA3(DATA[27])
        , .DINA2(DATA[19]), .DINA1(DATA[11]), .DINA0(DATA[3]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_0_Y), .BLKB(
        OR2_5_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_27_DOUTA7), 
        .DOUTA6(RAM4K9_27_DOUTA6), .DOUTA5(RAM4K9_27_DOUTA5), .DOUTA4(
        RAM4K9_27_DOUTA4), .DOUTA3(RAM4K9_27_DOUTA3), .DOUTA2(
        RAM4K9_27_DOUTA2), .DOUTA1(RAM4K9_27_DOUTA1), .DOUTA0(
        RAM4K9_27_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_27_DOUTB0));
    XNOR3 XNOR3_14 (.A(\RGRYSYNC[8] ), .B(\RGRYSYNC[7] ), .C(
        \RGRYSYNC[6] ), .Y(XNOR3_14_Y));
    XOR2 \XOR2_RBINNXTSHIFT[6]  (.A(XOR2_129_Y), .B(AO1_29_Y), .Y(
        \RBINNXTSHIFT[6] ));
    XOR2 XOR2_102 (.A(\WBINSYNC[8] ), .B(INV_0_Y), .Y(XOR2_102_Y));
    MX2 MX2_164 (.A(MX2_61_Y), .B(MX2_176_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_164_Y));
    DFN1C0 DFN1C0_21 (.D(\WGRY[7] ), .CLK(RCLOCK), .CLR(READ_RESET_P), 
        .Q(DFN1C0_21_Q));
    MX2 MX2_152 (.A(RAM4K9_29_DOUTB0), .B(RAM4K9_31_DOUTB0), .S(
        DFN1E1C0_1_Q), .Y(MX2_152_Y));
    XNOR3 XNOR3_25 (.A(\WGRYSYNC[5] ), .B(\WGRYSYNC[4] ), .C(
        \WGRYSYNC[3] ), .Y(XNOR3_25_Y));
    XNOR3 XNOR3_8 (.A(\RGRYSYNC[2] ), .B(\RGRYSYNC[1] ), .C(XOR3_5_Y), 
        .Y(XNOR3_8_Y));
    MX2 MX2_205 (.A(MX2_95_Y), .B(MX2_6_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_205_Y));
    AO1 AO1_58 (.A(XOR2_20_Y), .B(AND2_62_Y), .C(AND2_44_Y), .Y(
        AO1_58_Y));
    OR2A OR2A_3 (.A(\MEM_WADDR[9] ), .B(\MEM_WADDR[10] ), .Y(OR2A_3_Y));
    AO1 AO1_25 (.A(AND2_73_Y), .B(AO1_67_Y), .C(AO1_33_Y), .Y(AO1_25_Y)
        );
    RAM4K9 RAM4K9_11 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[56]), .DINA6(
        DATA[48]), .DINA5(DATA[40]), .DINA4(DATA[32]), .DINA3(DATA[24])
        , .DINA2(DATA[16]), .DINA1(DATA[8]), .DINA0(DATA[0]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_0_Y), .BLKB(
        OR2_5_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_11_DOUTA7), 
        .DOUTA6(RAM4K9_11_DOUTA6), .DOUTA5(RAM4K9_11_DOUTA5), .DOUTA4(
        RAM4K9_11_DOUTA4), .DOUTA3(RAM4K9_11_DOUTA3), .DOUTA2(
        RAM4K9_11_DOUTA2), .DOUTA1(RAM4K9_11_DOUTA1), .DOUTA0(
        RAM4K9_11_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_11_DOUTB0));
    DFN1E1C0 \DFN1E1C0_WRCNT[11]  (.D(\WDIFF[11] ), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .E(INV_34_Y), .Q(WRCNT[11]));
    XOR2 XOR2_78 (.A(\MEM_RADDR[12] ), .B(GND), .Y(XOR2_78_Y));
    DFN1C0 \DFN1C0_MEM_WADDR[0]  (.D(\WBINNXTSHIFT[0] ), .CLK(WCLOCK), 
        .CLR(WRITE_RESET_P), .Q(\MEM_WADDR[0] ));
    DFN1C0 \DFN1C0_WGRYSYNC[5]  (.D(DFN1C0_11_Q), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(\WGRYSYNC[5] ));
    DFN1C0 \DFN1C0_RGRY[3]  (.D(XOR2_1_Y), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(\RGRY[3] ));
    AND2 AND2_93 (.A(AND2_14_Y), .B(AND2_78_Y), .Y(AND2_93_Y));
    MX2 MX2_196 (.A(RAM4K9_21_DOUTA0), .B(RAM4K9_10_DOUTA0), .S(
        DFN1E1C0_3_Q), .Y(MX2_196_Y));
    AND2A AND2A_0 (.A(EMPTY), .B(RE), .Y(AND2A_0_Y));
    XOR3 XOR3_9 (.A(\WGRYSYNC[11] ), .B(\WGRYSYNC[10] ), .C(
        \WGRYSYNC[9] ), .Y(XOR3_9_Y));
    AND2 AND2_26 (.A(XOR2_78_Y), .B(XOR2_66_Y), .Y(AND2_26_Y));
    XOR2 XOR2_51 (.A(\WBINSYNC[0] ), .B(INV_17_Y), .Y(XOR2_51_Y));
    DFN1C0 \DFN1C0_RGRY[10]  (.D(XOR2_125_Y), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(\RGRY[10] ));
    MX2 MX2_195 (.A(RAM4K9_21_DOUTA6), .B(RAM4K9_10_DOUTA6), .S(
        DFN1E1C0_3_Q), .Y(MX2_195_Y));
    XOR2 XOR2_104 (.A(\MEM_RADDR[14] ), .B(GND), .Y(XOR2_104_Y));
    AND2 AND2_88 (.A(AND2_5_Y), .B(AND2_45_Y), .Y(AND2_88_Y));
    INV INV_2 (.A(MEMRENEG), .Y(INV_2_Y));
    XOR2 \XOR2_RBINNXTSHIFT[12]  (.A(XOR2_68_Y), .B(AO1_15_Y), .Y(
        \RBINNXTSHIFT[12] ));
    XOR2 XOR2_111 (.A(\MEM_WADDR[0] ), .B(MEMORYWE), .Y(XOR2_111_Y));
    DFN1C0 \DFN1C0_MEM_RADDR[7]  (.D(\RBINNXTSHIFT[7] ), .CLK(RCLOCK), 
        .CLR(READ_RESET_P), .Q(\MEM_RADDR[7] ));
    DFN1C0 DFN1C0_4 (.D(\RGRY[5] ), .CLK(WCLOCK), .CLR(WRITE_RESET_P), 
        .Q(DFN1C0_4_Q));
    XNOR3 XNOR3_42 (.A(\RGRYSYNC[5] ), .B(\RGRYSYNC[4] ), .C(
        \RGRYSYNC[3] ), .Y(XNOR3_42_Y));
    DFN1C0 DFN1C0_15 (.D(\WGRY[0] ), .CLK(RCLOCK), .CLR(READ_RESET_P), 
        .Q(DFN1C0_15_Q));
    OR2 OR2_9 (.A(OR2_3_Y), .B(MEMWENEG), .Y(OR2_9_Y));
    DFN1E1C0 \DFN1E1C0_Q[3]  (.D(\QXI[3] ), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .E(DVLDI), .Q(Q[3]));
    XOR2 \XOR2_WBINNXTSHIFT[8]  (.A(XOR2_72_Y), .B(AO1_3_Y), .Y(
        \WBINNXTSHIFT[8] ));
    XNOR3 XNOR3_17 (.A(\WGRYSYNC[11] ), .B(\WGRYSYNC[10] ), .C(
        \WGRYSYNC[9] ), .Y(XNOR3_17_Y));
    MX2 MX2_109 (.A(RAM4K9_17_DOUTA7), .B(RAM4K9_3_DOUTA7), .S(
        DFN1E1C0_3_Q), .Y(MX2_109_Y));
    XOR2 \XOR2_WDIFF[9]  (.A(XOR2_36_Y), .B(AO1_28_Y), .Y(\WDIFF[9] ));
    AND2 AND2_118 (.A(\WBINNXTSHIFT[1] ), .B(INV_7_Y), .Y(AND2_118_Y));
    INV INV_18 (.A(FULL), .Y(INV_18_Y));
    MX2 MX2_161 (.A(RAM4K9_9_DOUTB0), .B(RAM4K9_23_DOUTB0), .S(
        DFN1E1C0_1_Q), .Y(MX2_161_Y));
    XNOR3 XNOR3_5 (.A(\WGRYSYNC[8] ), .B(\WGRYSYNC[7] ), .C(
        \WGRYSYNC[6] ), .Y(XNOR3_5_Y));
    XOR2 XOR2_13 (.A(\WBINSYNCSHIFT[0] ), .B(INV_31_Y), .Y(XOR2_13_Y));
    DFN1C0 \DFN1C0_MEM_RADDR[0]  (.D(\RBINNXTSHIFT[0] ), .CLK(RCLOCK), 
        .CLR(READ_RESET_P), .Q(\MEM_RADDR[0] ));
    XOR2 XOR2_2 (.A(\RBINNXTSHIFT[5] ), .B(\RBINNXTSHIFT[6] ), .Y(
        XOR2_2_Y));
    MX2 MX2_87 (.A(MX2_196_Y), .B(MX2_101_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_87_Y));
    AND2 AND2_57 (.A(\WBINSYNC[0] ), .B(INV_17_Y), .Y(AND2_57_Y));
    MX2 MX2_71 (.A(RAM4K9_21_DOUTA5), .B(RAM4K9_10_DOUTA5), .S(
        DFN1E1C0_3_Q), .Y(MX2_71_Y));
    XNOR2 \XNOR2_WBINSYNC[6]  (.A(XOR3_1_Y), .B(XNOR3_43_Y), .Y(
        \WBINSYNC[6] ));
    AND2 AND2_34 (.A(XOR2_106_Y), .B(XOR2_96_Y), .Y(AND2_34_Y));
    XOR2 XOR2_3 (.A(\WBINSYNC[1] ), .B(INV_5_Y), .Y(XOR2_3_Y));
    DFN1C0 DFN1C0_6 (.D(\WGRY[10] ), .CLK(RCLOCK), .CLR(READ_RESET_P), 
        .Q(DFN1C0_6_Q));
    AND2 AND2_102 (.A(\WBINNXTSHIFT[11] ), .B(INV_42_Y), .Y(AND2_102_Y)
        );
    XOR2 XOR2_19 (.A(\WBINNXTSHIFT[7] ), .B(\WBINNXTSHIFT[8] ), .Y(
        XOR2_19_Y));
    AO1 AO1_2 (.A(XOR2_87_Y), .B(AO1_52_Y), .C(AND2_17_Y), .Y(AO1_2_Y));
    XOR2 XOR2_83 (.A(\MEM_RADDR[8] ), .B(GND), .Y(XOR2_83_Y));
    XNOR2 XNOR2_3 (.A(\RBINNXTSHIFT[12] ), .B(\WBINSYNC[9] ), .Y(
        XNOR2_3_Y));
    AO1 AO1_61 (.A(XOR2_50_Y), .B(AND2_47_Y), .C(AND2_129_Y), .Y(
        AO1_61_Y));
    XOR2 XOR2_68 (.A(\MEM_RADDR[12] ), .B(GND), .Y(XOR2_68_Y));
    MX2 MX2_61 (.A(RAM4K9_20_DOUTA0), .B(RAM4K9_18_DOUTA0), .S(
        DFN1E1C0_3_Q), .Y(MX2_61_Y));
    MX2 MX2_78 (.A(MX2_184_Y), .B(MX2_89_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_78_Y));
    DFN1C0 \DFN1C0_RDCNT[13]  (.D(\RDIFF[13] ), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(RDCNT[13]));
    XNOR3 XNOR3_18 (.A(XNOR3_38_Y), .B(XNOR3_13_Y), .C(XNOR3_34_Y), .Y(
        XNOR3_18_Y));
    XOR2 XOR2_89 (.A(\WBINNXTSHIFT[5] ), .B(\WBINNXTSHIFT[6] ), .Y(
        XOR2_89_Y));
    DFN1C0 \DFN1C0_RGRYSYNC[6]  (.D(DFN1C0_13_Q), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .Q(\RGRYSYNC[6] ));
    XOR3 \XOR3_WBINSYNC[9]  (.A(\WGRYSYNC[11] ), .B(\WGRYSYNC[10] ), 
        .C(\WGRYSYNC[9] ), .Y(\WBINSYNC[9] ));
    AO1 AO1_33 (.A(XOR2_8_Y), .B(AND2_61_Y), .C(AND2_116_Y), .Y(
        AO1_33_Y));
    AND2 AND2_126 (.A(\WBINNXTSHIFT[8] ), .B(INV_22_Y), .Y(AND2_126_Y));
    DFN1E1C0 \DFN1E1C0_WRCNT[9]  (.D(\WDIFF[9] ), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .E(INV_18_Y), .Q(WRCNT[9]));
    MX2 MX2_68 (.A(RAM4K9_20_DOUTA6), .B(RAM4K9_18_DOUTA6), .S(
        DFN1E1C0_3_Q), .Y(MX2_68_Y));
    MX2 MX2_25 (.A(RAM4K9_14_DOUTA1), .B(RAM4K9_16_DOUTA1), .S(
        DFN1E1C0_3_Q), .Y(MX2_25_Y));
    XOR2 XOR2_129 (.A(\MEM_RADDR[6] ), .B(GND), .Y(XOR2_129_Y));
    XOR2 XOR2_17 (.A(\WBINSYNC[6] ), .B(INV_15_Y), .Y(XOR2_17_Y));
    XOR2 XOR2_113 (.A(\RBINNXTSHIFT[4] ), .B(\RBINNXTSHIFT[5] ), .Y(
        XOR2_113_Y));
    INV INV_16 (.A(\RBINNXTSHIFT[8] ), .Y(INV_16_Y));
    DFN1C0 \DFN1C0_MEM_WADDR[5]  (.D(\WBINNXTSHIFT[5] ), .CLK(WCLOCK), 
        .CLR(WRITE_RESET_P), .Q(\MEM_WADDR[5] ));
    AND2 AND2_51 (.A(AND2_84_Y), .B(XOR2_59_Y), .Y(AND2_51_Y));
    AO1 AO1_10 (.A(XOR2_78_Y), .B(AO1_15_Y), .C(AND2_41_Y), .Y(
        AO1_10_Y));
    OR3 OR3_1 (.A(AND2_75_Y), .B(AND2_118_Y), .C(AND2_23_Y), .Y(
        OR3_1_Y));
    XOR2 XOR2_87 (.A(\MEM_RADDR[4] ), .B(GND), .Y(XOR2_87_Y));
    DFN1E1C0 \DFN1E1C0_WRCNT[7]  (.D(\WDIFF[7] ), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .E(INV_44_Y), .Q(WRCNT[7]));
    AO1 AO1_32 (.A(XOR2_59_Y), .B(AO1_59_Y), .C(AND2_62_Y), .Y(
        AO1_32_Y));
    NAND2 NAND2_1 (.A(EMPTY), .B(VCC), .Y(NAND2_1_Y));
    DFN1C0 DFN1C0_0 (.D(\RGRY[11] ), .CLK(WCLOCK), .CLR(WRITE_RESET_P), 
        .Q(DFN1C0_0_Q));
    DFN1C0 \DFN1C0_WGRYSYNC[1]  (.D(DFN1C0_2_Q), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(\WGRYSYNC[1] ));
    INV INV_40 (.A(\RBINSYNC[5] ), .Y(INV_40_Y));
    MX2 MX2_169 (.A(RAM4K9_25_DOUTA5), .B(RAM4K9_15_DOUTA5), .S(
        DFN1E1C0_3_Q), .Y(MX2_169_Y));
    AND2 AND2_29 (.A(AND2_28_Y), .B(AND2_98_Y), .Y(AND2_29_Y));
    XNOR3 XNOR3_26 (.A(\RGRYSYNC[2] ), .B(\RGRYSYNC[1] ), .C(
        \RGRYSYNC[0] ), .Y(XNOR3_26_Y));
    DFN1C0 DFN1C0_8 (.D(\WGRY[2] ), .CLK(RCLOCK), .CLR(READ_RESET_P), 
        .Q(DFN1C0_8_Q));
    MX2 MX2_202 (.A(RAM4K9_0_DOUTA0), .B(RAM4K9_11_DOUTA0), .S(
        DFN1E1C0_3_Q), .Y(MX2_202_Y));
    DFN1C0 DFN1C0_7 (.D(VCC), .CLK(RCLOCK), .CLR(RESET), .Q(DFN1C0_7_Q)
        );
    MX2 MX2_174 (.A(RAM4K9_9_DOUTA1), .B(RAM4K9_23_DOUTA1), .S(
        DFN1E1C0_3_Q), .Y(MX2_174_Y));
    XOR2 \XOR2_RDIFF[12]  (.A(XOR2_121_Y), .B(AO1_6_Y), .Y(\RDIFF[12] )
        );
    MX2 MX2_40 (.A(RAM4K9_9_DOUTA6), .B(RAM4K9_23_DOUTA6), .S(
        DFN1E1C0_3_Q), .Y(MX2_40_Y));
    DFN1E1C0 \DFN1E1C0_Q[4]  (.D(\QXI[4] ), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .E(DVLDI), .Q(Q[4]));
    INV INV_45 (.A(FULL), .Y(INV_45_Y));
    RAM4K9 RAM4K9_16 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[60]), .DINA6(
        DATA[52]), .DINA5(DATA[44]), .DINA4(DATA[36]), .DINA3(DATA[28])
        , .DINA2(DATA[20]), .DINA1(DATA[12]), .DINA0(DATA[4]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_7_Y), .BLKB(
        OR2_1_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_16_DOUTA7), 
        .DOUTA6(RAM4K9_16_DOUTA6), .DOUTA5(RAM4K9_16_DOUTA5), .DOUTA4(
        RAM4K9_16_DOUTA4), .DOUTA3(RAM4K9_16_DOUTA3), .DOUTA2(
        RAM4K9_16_DOUTA2), .DOUTA1(RAM4K9_16_DOUTA1), .DOUTA0(
        RAM4K9_16_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_16_DOUTB0));
    MX2 MX2_108 (.A(RAM4K9_24_DOUTA0), .B(RAM4K9_7_DOUTA0), .S(
        DFN1E1C0_3_Q), .Y(MX2_108_Y));
    DFN1C0 \DFN1C0_RDCNT[2]  (.D(\RDIFF[2] ), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(RDCNT[2]));
    XNOR3 XNOR3_1 (.A(\RGRYSYNC[14] ), .B(\RGRYSYNC[13] ), .C(
        \RGRYSYNC[12] ), .Y(XNOR3_1_Y));
    NAND2 NAND2_3 (.A(\MEM_WADDR[10] ), .B(\MEM_WADDR[9] ), .Y(
        NAND2_3_Y));
    XNOR3 XNOR3_35 (.A(\WGRYSYNC[11] ), .B(\WGRYSYNC[10] ), .C(
        \WGRYSYNC[9] ), .Y(XNOR3_35_Y));
    XOR2 \XOR2_RBINNXTSHIFT[0]  (.A(\MEM_RADDR[0] ), .B(MEMORYRE), .Y(
        \RBINNXTSHIFT[0] ));
    DFN1C0 \DFN1C0_RGRYSYNC[9]  (.D(DFN1C0_3_Q), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .Q(\RGRYSYNC[9] ));
    INV INV_7 (.A(NOR2A_1_Y), .Y(INV_7_Y));
    AND2 AND2_87 (.A(XOR2_37_Y), .B(XOR2_63_Y), .Y(AND2_87_Y));
    AND2 AND2_15 (.A(\MEM_RADDR[11] ), .B(GND), .Y(AND2_15_Y));
    AND2 AND2_75 (.A(\WBINNXTSHIFT[1] ), .B(INV_43_Y), .Y(AND2_75_Y));
    AND2 AND2_127 (.A(\MEM_RADDR[2] ), .B(GND), .Y(AND2_127_Y));
    AO1 AO1_24 (.A(AND2_27_Y), .B(AO1_36_Y), .C(AO1_22_Y), .Y(AO1_24_Y)
        );
    RAM4K9 RAM4K9_30 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[58]), .DINA6(
        DATA[50]), .DINA5(DATA[42]), .DINA4(DATA[34]), .DINA3(DATA[26])
        , .DINA2(DATA[18]), .DINA1(DATA[10]), .DINA0(DATA[2]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_9_Y), .BLKB(
        OR2_2_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_30_DOUTA7), 
        .DOUTA6(RAM4K9_30_DOUTA6), .DOUTA5(RAM4K9_30_DOUTA5), .DOUTA4(
        RAM4K9_30_DOUTA4), .DOUTA3(RAM4K9_30_DOUTA3), .DOUTA2(
        RAM4K9_30_DOUTA2), .DOUTA1(RAM4K9_30_DOUTA1), .DOUTA0(
        RAM4K9_30_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_30_DOUTB0));
    RAM4K9 RAM4K9_24 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[56]), .DINA6(
        DATA[48]), .DINA5(DATA[40]), .DINA4(DATA[32]), .DINA3(DATA[24])
        , .DINA2(DATA[16]), .DINA1(DATA[8]), .DINA0(DATA[0]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_6_Y), .BLKB(
        OR2_8_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_24_DOUTA7), 
        .DOUTA6(RAM4K9_24_DOUTA6), .DOUTA5(RAM4K9_24_DOUTA5), .DOUTA4(
        RAM4K9_24_DOUTA4), .DOUTA3(RAM4K9_24_DOUTA3), .DOUTA2(
        RAM4K9_24_DOUTA2), .DOUTA1(RAM4K9_24_DOUTA1), .DOUTA0(
        RAM4K9_24_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_24_DOUTB0));
    AND2 AND2_56 (.A(XOR2_32_Y), .B(XOR2_13_Y), .Y(AND2_56_Y));
    MX2 MX2_143 (.A(RAM4K9_19_DOUTA3), .B(RAM4K9_5_DOUTA3), .S(
        DFN1E1C0_3_Q), .Y(MX2_143_Y));
    AND2 AND2_113 (.A(AND2_131_Y), .B(XOR2_78_Y), .Y(AND2_113_Y));
    XOR2 XOR2_52 (.A(\MEM_WADDR[9] ), .B(GND), .Y(XOR2_52_Y));
    AO1 AO1_15 (.A(AND2_93_Y), .B(AO1_37_Y), .C(AO1_23_Y), .Y(AO1_15_Y)
        );
    XNOR2 XNOR2_6 (.A(\RBINNXTSHIFT[8] ), .B(\WBINSYNC[5] ), .Y(
        XNOR2_6_Y));
    NAND2 NAND2_2 (.A(\MEM_RADDR[13] ), .B(\MEM_RADDR[12] ), .Y(
        NAND2_2_Y));
    XOR2 XOR2_121 (.A(\WBINSYNC[9] ), .B(INV_46_Y), .Y(XOR2_121_Y));
    MX2 MX2_83 (.A(RAM4K9_17_DOUTA3), .B(RAM4K9_3_DOUTA3), .S(
        DFN1E1C0_3_Q), .Y(MX2_83_Y));
    XNOR2 \XNOR2_WDIFF[1]  (.A(XOR2_48_Y), .B(NOR2A_1_Y), .Y(
        \WDIFF[1] ));
    AO1 AO1_51 (.A(AND2_4_Y), .B(AO1_3_Y), .C(AO1_35_Y), .Y(AO1_51_Y));
    MX2 MX2_120 (.A(RAM4K9_29_DOUTA0), .B(RAM4K9_31_DOUTA0), .S(
        DFN1E1C0_3_Q), .Y(MX2_120_Y));
    XOR3 XOR3_4 (.A(\RGRYSYNC[14] ), .B(\RGRYSYNC[13] ), .C(
        \RGRYSYNC[12] ), .Y(XOR3_4_Y));
    XOR3 XOR3_6 (.A(\WGRYSYNC[11] ), .B(\WGRYSYNC[10] ), .C(
        \WGRYSYNC[9] ), .Y(XOR3_6_Y));
    XOR2 XOR2_94 (.A(\WBINSYNC[5] ), .B(INV_16_Y), .Y(XOR2_94_Y));
    MX2 MX2_171 (.A(RAM4K9_29_DOUTA7), .B(RAM4K9_31_DOUTA7), .S(
        DFN1E1C0_3_Q), .Y(MX2_171_Y));
    DFN1C0 \DFN1C0_MEM_RADDR[2]  (.D(\RBINNXTSHIFT[2] ), .CLK(RCLOCK), 
        .CLR(READ_RESET_P), .Q(\MEM_RADDR[2] ));
    MX2 MX2_204 (.A(MX2_93_Y), .B(MX2_4_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_204_Y));
    DFN1E1C0 \DFN1E1C0_WRCNT[1]  (.D(\WDIFF[1] ), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .E(INV_41_Y), .Q(WRCNT[1]));
    XOR2 \XOR2_WDIFF[4]  (.A(XOR2_76_Y), .B(AO1_8_Y), .Y(\WDIFF[4] ));
    DFN1C0 DFN1C0_17 (.D(\RGRY[4] ), .CLK(WCLOCK), .CLR(WRITE_RESET_P), 
        .Q(DFN1C0_17_Q));
    AND2 AND2_81 (.A(AND2_66_Y), .B(AND2_94_Y), .Y(AND2_81_Y));
    MX2 MX2_46 (.A(MX2_143_Y), .B(MX2_58_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_46_Y));
    RAM4K9 RAM4K9_20 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[60]), .DINA6(
        DATA[52]), .DINA5(DATA[44]), .DINA4(DATA[36]), .DINA3(DATA[28])
        , .DINA2(DATA[20]), .DINA1(DATA[12]), .DINA0(DATA[4]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_9_Y), .BLKB(
        OR2_2_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_20_DOUTA7), 
        .DOUTA6(RAM4K9_20_DOUTA6), .DOUTA5(RAM4K9_20_DOUTA5), .DOUTA4(
        RAM4K9_20_DOUTA4), .DOUTA3(RAM4K9_20_DOUTA3), .DOUTA2(
        RAM4K9_20_DOUTA2), .DOUTA1(RAM4K9_20_DOUTA1), .DOUTA0(
        RAM4K9_20_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_20_DOUTB0));
    AND2 AND2_20 (.A(AND2_63_Y), .B(XOR2_65_Y), .Y(AND2_20_Y));
    INV INV_23 (.A(\RBINSYNC[6] ), .Y(INV_23_Y));
    DFN1C0 \DFN1C0_MEM_RADDR[5]  (.D(\RBINNXTSHIFT[5] ), .CLK(RCLOCK), 
        .CLR(READ_RESET_P), .Q(\MEM_RADDR[5] ));
    MX2 MX2_35 (.A(RAM4K9_19_DOUTA0), .B(RAM4K9_5_DOUTA0), .S(
        DFN1E1C0_3_Q), .Y(MX2_35_Y));
    AO1 AO1_29 (.A(AND2_123_Y), .B(AO1_52_Y), .C(AO1_67_Y), .Y(
        AO1_29_Y));
    MX2 MX2_168 (.A(MX2_62_Y), .B(MX2_180_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_168_Y));
    XOR2 XOR2_56 (.A(\WBINNXTSHIFT[11] ), .B(INV_42_Y), .Y(XOR2_56_Y));
    XNOR2 XNOR2_5 (.A(\RBINNXTSHIFT[3] ), .B(\WBINSYNC[0] ), .Y(
        XNOR2_5_Y));
    XOR2 XOR2_116 (.A(\RBINNXTSHIFT[12] ), .B(\RBINNXTSHIFT[13] ), .Y(
        XOR2_116_Y));
    DFN1C0 \DFN1C0_RGRY[0]  (.D(XOR2_7_Y), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(\RGRY[0] ));
    DFN1C0 \DFN1C0_MEM_WADDR[8]  (.D(\WBINNXTSHIFT[8] ), .CLK(WCLOCK), 
        .CLR(WRITE_RESET_P), .Q(\MEM_WADDR[8] ));
    DFN1C0 \DFN1C0_MEM_RADDR[4]  (.D(\RBINNXTSHIFT[4] ), .CLK(RCLOCK), 
        .CLR(READ_RESET_P), .Q(\MEM_RADDR[4] ));
    AO1 AO1_1 (.A(XOR2_51_Y), .B(AO1_54_Y), .C(AND2_57_Y), .Y(AO1_1_Y));
    AND2 AND2_131 (.A(AND2_50_Y), .B(AND2_93_Y), .Y(AND2_131_Y));
    XOR2 XOR2_123 (.A(\WBINNXTSHIFT[1] ), .B(INV_43_Y), .Y(XOR2_123_Y));
    MX2 MX2_142 (.A(MX2_41_Y), .B(MX2_157_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_142_Y));
    AO1 AO1_37 (.A(AND2_31_Y), .B(AO1_52_Y), .C(AO1_25_Y), .Y(AO1_37_Y)
        );
    XOR2 XOR2_100 (.A(\WBINNXTSHIFT[3] ), .B(INV_23_Y), .Y(XOR2_100_Y));
    MX2 MX2_134 (.A(RAM4K9_19_DOUTA6), .B(RAM4K9_5_DOUTA6), .S(
        DFN1E1C0_3_Q), .Y(MX2_134_Y));
    MX2 MX2_2 (.A(MX2_99_Y), .B(MX2_10_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_2_Y));
    MX2 MX2_156 (.A(MX2_54_Y), .B(MX2_167_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_156_Y));
    AND2 AND2_13 (.A(\WBINSYNC[2] ), .B(INV_4_Y), .Y(AND2_13_Y));
    XNOR2 XNOR2_14 (.A(\RBINSYNC[5] ), .B(\WBINNXTSHIFT[2] ), .Y(
        XNOR2_14_Y));
    MX2 MX2_190 (.A(MX2_82_Y), .B(MX2_203_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_190_Y));
    AND2 AND2_86 (.A(\MEM_RADDR[3] ), .B(GND), .Y(AND2_86_Y));
    XNOR3 XNOR3_50 (.A(\RGRYSYNC[11] ), .B(\RGRYSYNC[10] ), .C(
        \RGRYSYNC[9] ), .Y(XNOR3_50_Y));
    AND2 AND2_73 (.A(XOR2_22_Y), .B(XOR2_8_Y), .Y(AND2_73_Y));
    MX2 MX2_179 (.A(MX2_71_Y), .B(MX2_188_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_179_Y));
    MX2 MX2_155 (.A(MX2_52_Y), .B(MX2_166_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_155_Y));
    AND2 AND2_59 (.A(AND2_105_Y), .B(AND2_4_Y), .Y(AND2_59_Y));
    INV INV_11 (.A(MEMRENEG), .Y(INV_11_Y));
    XOR2 \XOR2_WBINNXTSHIFT[4]  (.A(XOR2_42_Y), .B(AO1_40_Y), .Y(
        \WBINNXTSHIFT[4] ));
    AO1 AO1_40 (.A(AND2_11_Y), .B(AO1_75_Y), .C(AO1_44_Y), .Y(AO1_40_Y)
        );
    XOR2 XOR2_95 (.A(\WBINSYNC[7] ), .B(INV_36_Y), .Y(XOR2_95_Y));
    RAM4K9 RAM4K9_0 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[56]), .DINA6(
        DATA[48]), .DINA5(DATA[40]), .DINA4(DATA[32]), .DINA3(DATA[24])
        , .DINA2(DATA[16]), .DINA1(DATA[8]), .DINA0(DATA[0]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_9_Y), .BLKB(
        OR2_2_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_0_DOUTA7), 
        .DOUTA6(RAM4K9_0_DOUTA6), .DOUTA5(RAM4K9_0_DOUTA5), .DOUTA4(
        RAM4K9_0_DOUTA4), .DOUTA3(RAM4K9_0_DOUTA3), .DOUTA2(
        RAM4K9_0_DOUTA2), .DOUTA1(RAM4K9_0_DOUTA1), .DOUTA0(
        RAM4K9_0_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_0_DOUTB0));
    XNOR3 XNOR3_36 (.A(\RGRYSYNC[8] ), .B(\RGRYSYNC[7] ), .C(
        \RGRYSYNC[6] ), .Y(XNOR3_36_Y));
    DFN1E1C0 \DFN1E1C0_WRCNT[4]  (.D(\WDIFF[4] ), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .E(INV_24_Y), .Q(WRCNT[4]));
    XNOR3 XNOR3_51 (.A(\RGRYSYNC[11] ), .B(\RGRYSYNC[10] ), .C(
        \RGRYSYNC[9] ), .Y(XNOR3_51_Y));
    XOR2 \XOR2_WBINNXTSHIFT[2]  (.A(XOR2_24_Y), .B(AO1_75_Y), .Y(
        \WBINNXTSHIFT[2] ));
    AO1 AO1_38 (.A(XOR2_106_Y), .B(AO1_28_Y), .C(AND2_130_Y), .Y(
        AO1_38_Y));
    AO1 AO1_9 (.A(XOR2_99_Y), .B(AO1_40_Y), .C(AND2_53_Y), .Y(AO1_9_Y));
    XOR2 XOR2_11 (.A(\WBINSYNC[10] ), .B(INV_28_Y), .Y(XOR2_11_Y));
    MX2 MX2_52 (.A(RAM4K9_0_DOUTA2), .B(RAM4K9_11_DOUTA2), .S(
        DFN1E1C0_3_Q), .Y(MX2_52_Y));
    MX2 MX2_81 (.A(MX2_189_Y), .B(MX2_92_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_81_Y));
    AND2 AND2_35 (.A(\MEM_RADDR[1] ), .B(GND), .Y(AND2_35_Y));
    AND2 AND2_108 (.A(AND2_121_Y), .B(AND2_11_Y), .Y(AND2_108_Y));
    XOR2 XOR2_48 (.A(\WBINNXTSHIFT[1] ), .B(INV_43_Y), .Y(XOR2_48_Y));
    INV INV_5 (.A(\RBINNXTSHIFT[4] ), .Y(INV_5_Y));
    XOR2 XOR2_81 (.A(\WBINSYNC[6] ), .B(INV_15_Y), .Y(XOR2_81_Y));
    MX2 MX2_92 (.A(RAM4K9_17_DOUTA1), .B(RAM4K9_3_DOUTA1), .S(
        DFN1E1C0_3_Q), .Y(MX2_92_Y));
    MX2 MX2_88 (.A(MX2_197_Y), .B(MX2_102_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_88_Y));
    DFN1C0 \DFN1C0_WGRY[3]  (.D(XOR2_28_Y), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .Q(\WGRY[3] ));
    DFN1C0 \DFN1C0_RGRYSYNC[5]  (.D(DFN1C0_4_Q), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .Q(\RGRYSYNC[5] ));
    XOR2 XOR2_5 (.A(\WBINNXTSHIFT[10] ), .B(\WBINNXTSHIFT[11] ), .Y(
        XOR2_5_Y));
    INV INV_34 (.A(FULL), .Y(INV_34_Y));
    XOR2 \XOR2_WDIFF[2]  (.A(XOR2_71_Y), .B(OR3_1_Y), .Y(\WDIFF[2] ));
    XNOR3 \XNOR3_RBINSYNC[6]  (.A(XNOR3_49_Y), .B(XNOR3_4_Y), .C(
        XNOR3_36_Y), .Y(\RBINSYNC[6] ));
    DFN1C0 \DFN1C0_MEM_RADDR[13]  (.D(\RBINNXTSHIFT[13] ), .CLK(RCLOCK)
        , .CLR(READ_RESET_P), .Q(\MEM_RADDR[13] ));
    DFN1C0 \DFN1C0_RGRY[6]  (.D(XOR2_124_Y), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(\RGRY[6] ));
    XNOR2 XNOR2_17 (.A(\RBINNXTSHIFT[14] ), .B(READDOMAIN_WMSB), .Y(
        XNOR2_17_Y));
    MX2 MX2_131 (.A(RAM4K9_26_DOUTA0), .B(RAM4K9_22_DOUTA0), .S(
        DFN1E1C0_3_Q), .Y(MX2_131_Y));
    DFN1E1C0 \DFN1E1C0_Q[7]  (.D(\QXI[7] ), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .E(DVLDI), .Q(Q[7]));
    XNOR3 XNOR3_23 (.A(\RGRYSYNC[11] ), .B(\RGRYSYNC[10] ), .C(
        \RGRYSYNC[9] ), .Y(XNOR3_23_Y));
    DFN1C0 \DFN1C0_RGRY[7]  (.D(XOR2_31_Y), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(\RGRY[7] ));
    INV INV_4 (.A(\RBINNXTSHIFT[5] ), .Y(INV_4_Y));
    NAND2 NAND2_0 (.A(FULL), .B(VCC), .Y(NAND2_0_Y));
    XOR3 XOR3_1 (.A(\WGRYSYNC[11] ), .B(\WGRYSYNC[10] ), .C(
        \WGRYSYNC[9] ), .Y(XOR3_1_Y));
    AO1 AO1_14 (.A(XOR2_57_Y), .B(AND2_60_Y), .C(AND2_15_Y), .Y(
        AO1_14_Y));
    AND2 AND2_MEMORYWE (.A(NAND2_0_Y), .B(WE), .Y(MEMORYWE));
    XOR2 \XOR2_RDIFF[5]  (.A(XOR2_44_Y), .B(AO1_26_Y), .Y(\RDIFF[5] ));
    AO1 AO1_45 (.A(XOR2_90_Y), .B(AND2_76_Y), .C(AND2_122_Y), .Y(
        AO1_45_Y));
    MX2 MX2_103 (.A(MX2_1_Y), .B(MX2_111_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_103_Y));
    XOR2 XOR2_112 (.A(\WBINSYNCSHIFT[0] ), .B(INV_31_Y), .Y(XOR2_112_Y)
        );
    XNOR3 XNOR3_44 (.A(\RGRYSYNC[8] ), .B(\RGRYSYNC[7] ), .C(
        \RGRYSYNC[6] ), .Y(XNOR3_44_Y));
    BUFF \BUFF_RBINSYNC[14]  (.A(\RGRYSYNC[14] ), .Y(\RBINSYNC[14] ));
    DFN1C0 DFN1C0_11 (.D(\WGRY[5] ), .CLK(RCLOCK), .CLR(READ_RESET_P), 
        .Q(DFN1C0_11_Q));
    XOR2 \XOR2_RBINNXTSHIFT[7]  (.A(XOR2_41_Y), .B(AO1_18_Y), .Y(
        \RBINNXTSHIFT[7] ));
    MX2 MX2_47 (.A(RAM4K9_21_DOUTB0), .B(RAM4K9_10_DOUTB0), .S(
        DFN1E1C0_1_Q), .Y(MX2_47_Y));
    XOR2 \XOR2_RDIFF[14]  (.A(XOR2_67_Y), .B(AO1_63_Y), .Y(\RDIFF[14] )
        );
    XOR2 XOR2_90 (.A(\WBINNXTSHIFT[4] ), .B(INV_10_Y), .Y(XOR2_90_Y));
    AND2 AND2_50 (.A(AND2_16_Y), .B(AND2_31_Y), .Y(AND2_50_Y));
    INV INV_32 (.A(FULL), .Y(INV_32_Y));
    XNOR3 XNOR3_10 (.A(\RGRYSYNC[14] ), .B(\RGRYSYNC[13] ), .C(
        \RGRYSYNC[12] ), .Y(XNOR3_10_Y));
    MX2 MX2_24 (.A(MX2_120_Y), .B(MX2_38_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_24_Y));
    XNOR2 XNOR2_18 (.A(\RBINNXTSHIFT[13] ), .B(\WBINSYNC[10] ), .Y(
        XNOR2_18_Y));
    DFN1C0 \DFN1C0_RGRY[4]  (.D(XOR2_113_Y), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(\RGRY[4] ));
    MX2 MX2_178 (.A(MX2_68_Y), .B(MX2_187_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_178_Y));
    DFN1C0 \DFN1C0_RGRYSYNC[10]  (.D(DFN1C0_18_Q), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .Q(\RGRYSYNC[10] ));
    MX2 MX2_114 (.A(MX2_18_Y), .B(MX2_131_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_114_Y));
    MX2 MX2_59 (.A(RAM4K9_26_DOUTA5), .B(RAM4K9_22_DOUTA5), .S(
        DFN1E1C0_3_Q), .Y(MX2_59_Y));
    MX2 \MX2_QXI[6]  (.A(MX2_152_Y), .B(MX2_161_Y), .S(DFN1E1C0_0_Q), 
        .Y(\QXI[6] ));
    AND2 AND2_89 (.A(AND2_91_Y), .B(XOR2_22_Y), .Y(AND2_89_Y));
    AND2 AND2_116 (.A(\MEM_RADDR[7] ), .B(GND), .Y(AND2_116_Y));
    MX2 MX2_127 (.A(MX2_29_Y), .B(MX2_141_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_127_Y));
    XOR2 \XOR2_RBINNXTSHIFT[13]  (.A(XOR2_79_Y), .B(AO1_10_Y), .Y(
        \RBINNXTSHIFT[13] ));
    MX2 MX2_3 (.A(MX2_105_Y), .B(MX2_13_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_3_Y));
    AO1 AO1_26 (.A(AND2_1_Y), .B(AO1_54_Y), .C(AO1_16_Y), .Y(AO1_26_Y));
    XNOR3 XNOR3_11 (.A(\RGRYSYNC[14] ), .B(\RGRYSYNC[13] ), .C(
        \RGRYSYNC[12] ), .Y(XNOR3_11_Y));
    NOR2A NOR2A_0 (.A(\RBINNXTSHIFT[0] ), .B(\WBINSYNCSHIFT[0] ), .Y(
        NOR2A_0_Y));
    XOR2 XOR2_126 (.A(\WBINNXTSHIFT[7] ), .B(INV_37_Y), .Y(XOR2_126_Y));
    MX2 MX2_99 (.A(RAM4K9_30_DOUTA0), .B(RAM4K9_13_DOUTA0), .S(
        DFN1E1C0_3_Q), .Y(MX2_99_Y));
    MX2 MX2_184 (.A(RAM4K9_0_DOUTA4), .B(RAM4K9_11_DOUTA4), .S(
        DFN1E1C0_3_Q), .Y(MX2_184_Y));
    INV INV_28 (.A(\RBINNXTSHIFT[13] ), .Y(INV_28_Y));
    XOR2 XOR2_74 (.A(\WBINNXTSHIFT[2] ), .B(\WBINNXTSHIFT[3] ), .Y(
        XOR2_74_Y));
    DFN1C0 DFN1C0_3 (.D(\RGRY[9] ), .CLK(WCLOCK), .CLR(WRITE_RESET_P), 
        .Q(DFN1C0_3_Q));
    XOR2 XOR2_114 (.A(\MEM_WADDR[9] ), .B(GND), .Y(XOR2_114_Y));
    DFN1C0 \DFN1C0_RDCNT[1]  (.D(\RDIFF[1] ), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(RDCNT[1]));
    AO1 AO1_19 (.A(AND2_34_Y), .B(AO1_28_Y), .C(AO1_7_Y), .Y(AO1_19_Y));
    DFN1C0 \DFN1C0_RGRYSYNC[12]  (.D(DFN1C0_20_Q), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .Q(\RGRYSYNC[12] ));
    AND2 AND2_42 (.A(AND2_105_Y), .B(XOR2_62_Y), .Y(AND2_42_Y));
    DFN1E1C0 \DFN1E1C0_Q[1]  (.D(\QXI[1] ), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .E(DVLDI), .Q(Q[1]));
    BUFF BUFF_READDOMAIN_WMSB (.A(\WGRYSYNC[11] ), .Y(READDOMAIN_WMSB));
    MX2 MX2_139 (.A(RAM4K9_2_DOUTA4), .B(RAM4K9_27_DOUTA4), .S(
        DFN1E1C0_3_Q), .Y(MX2_139_Y));
    AND2 AND2_33 (.A(AND2_50_Y), .B(AND2_14_Y), .Y(AND2_33_Y));
    INV INV_17 (.A(\RBINNXTSHIFT[3] ), .Y(INV_17_Y));
    AO1 AO1_4 (.A(AND2_52_Y), .B(AO1_56_Y), .C(AO1_36_Y), .Y(AO1_4_Y));
    MX2 MX2_12 (.A(RAM4K9_2_DOUTA5), .B(RAM4K9_27_DOUTA5), .S(
        DFN1E1C0_3_Q), .Y(MX2_12_Y));
    XNOR3 XNOR3_47 (.A(\RGRYSYNC[8] ), .B(\RGRYSYNC[7] ), .C(
        \RGRYSYNC[6] ), .Y(XNOR3_47_Y));
    AND2 AND2_2 (.A(INV_38_Y), .B(INV_1_Y), .Y(AND2_2_Y));
    MX2 \MX2_QXI[0]  (.A(MX2_193_Y), .B(MX2_201_Y), .S(DFN1E1C0_0_Q), 
        .Y(\QXI[0] ));
    OR2 OR2_4 (.A(\MEM_RADDR[13] ), .B(\MEM_RADDR[12] ), .Y(OR2_4_Y));
    XOR2 \XOR2_WBINNXTSHIFT[3]  (.A(XOR2_61_Y), .B(AO1_47_Y), .Y(
        \WBINNXTSHIFT[3] ));
    MX2 MX2_102 (.A(RAM4K9_14_DOUTA3), .B(RAM4K9_16_DOUTA3), .S(
        DFN1E1C0_3_Q), .Y(MX2_102_Y));
    MX2 MX2_163 (.A(MX2_60_Y), .B(MX2_174_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_163_Y));
    AND2 AND2_62 (.A(\MEM_WADDR[6] ), .B(GND), .Y(AND2_62_Y));
    XOR2 XOR2_107 (.A(\WBINSYNC[9] ), .B(INV_46_Y), .Y(XOR2_107_Y));
    AND2 AND2_103 (.A(\WBINSYNC[1] ), .B(INV_5_Y), .Y(AND2_103_Y));
    XOR2 \XOR2_RDIFF[13]  (.A(XOR2_11_Y), .B(AO1_5_Y), .Y(\RDIFF[13] ));
    DFN1C0 \DFN1C0_RGRYSYNC[14]  (.D(DFN1C0_24_Q), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .Q(\RGRYSYNC[14] ));
    XNOR2 XNOR2_1 (.A(\RBINSYNC[3] ), .B(\WBINNXTSHIFT[0] ), .Y(
        XNOR2_1_Y));
    DFN1C0 \DFN1C0_RGRYSYNC[1]  (.D(DFN1C0_12_Q), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .Q(\RGRYSYNC[1] ));
    AND3 AND3_2 (.A(XNOR2_5_Y), .B(XNOR2_2_Y), .C(XNOR2_11_Y), .Y(
        AND3_2_Y));
    XOR2 \XOR2_RDIFF[8]  (.A(XOR2_94_Y), .B(AO1_65_Y), .Y(\RDIFF[8] ));
    MX2 MX2_111 (.A(RAM4K9_25_DOUTA3), .B(RAM4K9_15_DOUTA3), .S(
        DFN1E1C0_3_Q), .Y(MX2_111_Y));
    INV INV_26 (.A(MEMWENEG), .Y(INV_26_Y));
    OR2 OR2_0 (.A(OR2A_3_Y), .B(MEMWENEG), .Y(OR2_0_Y));
    OR2 OR2_6 (.A(OR2A_1_Y), .B(MEMWENEG), .Y(OR2_6_Y));
    XOR2 XOR2_12 (.A(\WBINNXTSHIFT[3] ), .B(INV_23_Y), .Y(XOR2_12_Y));
    AND2 AND2_117 (.A(\MEM_RADDR[5] ), .B(GND), .Y(AND2_117_Y));
    XNOR3 XNOR3_48 (.A(\WGRYSYNC[2] ), .B(\WGRYSYNC[1] ), .C(XOR3_6_Y), 
        .Y(XNOR3_48_Y));
    XOR2 \XOR2_WDIFF[3]  (.A(XOR2_100_Y), .B(AO1_21_Y), .Y(\WDIFF[3] ));
    OR2 OR2_3 (.A(\MEM_WADDR[10] ), .B(\MEM_WADDR[9] ), .Y(OR2_3_Y));
    DFN1C0 \DFN1C0_WGRYSYNC[4]  (.D(DFN1C0_19_Q), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(\WGRYSYNC[4] ));
    MX2 MX2_181 (.A(RAM4K9_21_DOUTA3), .B(RAM4K9_10_DOUTA3), .S(
        DFN1E1C0_3_Q), .Y(MX2_181_Y));
    MX2 MX2_197 (.A(RAM4K9_20_DOUTA3), .B(RAM4K9_18_DOUTA3), .S(
        DFN1E1C0_3_Q), .Y(MX2_197_Y));
    INV MEMWEBUBBLE (.A(MEMORYWE), .Y(MEMWENEG));
    XOR2 XOR2_64 (.A(\WBINNXTSHIFT[0] ), .B(\WBINNXTSHIFT[1] ), .Y(
        XOR2_64_Y));
    AND2 AND2_80 (.A(\MEM_WADDR[11] ), .B(GND), .Y(AND2_80_Y));
    XOR2 XOR2_82 (.A(\MEM_WADDR[1] ), .B(GND), .Y(XOR2_82_Y));
    XOR2 XOR2_75 (.A(\WBINNXTSHIFT[8] ), .B(INV_22_Y), .Y(XOR2_75_Y));
    DFN1C0 \DFN1C0_WGRY[10]  (.D(XOR2_5_Y), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .Q(\WGRY[10] ));
    AND2 AND2_130 (.A(\WBINNXTSHIFT[9] ), .B(INV_19_Y), .Y(AND2_130_Y));
    MX2 MX2_34 (.A(RAM4K9_26_DOUTA3), .B(RAM4K9_22_DOUTA3), .S(
        DFN1E1C0_3_Q), .Y(MX2_34_Y));
    AO1 AO1_31 (.A(XOR2_75_Y), .B(AND2_18_Y), .C(AND2_126_Y), .Y(
        AO1_31_Y));
    INV INV_6 (.A(\RBINNXTSHIFT[6] ), .Y(INV_6_Y));
    XOR2 XOR2_93 (.A(READDOMAIN_WMSB), .B(INV_39_Y), .Y(XOR2_93_Y));
    DFN1C0 \DFN1C0_WGRYSYNC[8]  (.D(DFN1C0_27_Q), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(\WGRYSYNC[8] ));
    MX2 MX2_19 (.A(RAM4K9_2_DOUTA0), .B(RAM4K9_27_DOUTA0), .S(
        DFN1E1C0_3_Q), .Y(MX2_19_Y));
    MX2 MX2_43 (.A(RAM4K9_26_DOUTA7), .B(RAM4K9_22_DOUTA7), .S(
        DFN1E1C0_3_Q), .Y(MX2_43_Y));
    XOR2 XOR2_16 (.A(\MEM_RADDR[3] ), .B(GND), .Y(XOR2_16_Y));
    XNOR3 XNOR3_22 (.A(\RGRYSYNC[5] ), .B(XOR3_7_Y), .C(XNOR3_15_Y), 
        .Y(XNOR3_22_Y));
    XNOR2 \XNOR2_WBINSYNC[4]  (.A(XNOR3_30_Y), .B(XNOR3_55_Y), .Y(
        \WBINSYNC[4] ));
    DFN1C0 \DFN1C0_MEM_WADDR[10]  (.D(\WBINNXTSHIFT[10] ), .CLK(WCLOCK)
        , .CLR(WRITE_RESET_P), .Q(\MEM_WADDR[10] ));
    RAM4K9 RAM4K9_15 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[58]), .DINA6(
        DATA[50]), .DINA5(DATA[42]), .DINA4(DATA[34]), .DINA3(DATA[26])
        , .DINA2(DATA[18]), .DINA1(DATA[10]), .DINA0(DATA[2]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_7_Y), .BLKB(
        OR2_1_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_15_DOUTA7), 
        .DOUTA6(RAM4K9_15_DOUTA6), .DOUTA5(RAM4K9_15_DOUTA5), .DOUTA4(
        RAM4K9_15_DOUTA4), .DOUTA3(RAM4K9_15_DOUTA3), .DOUTA2(
        RAM4K9_15_DOUTA2), .DOUTA1(RAM4K9_15_DOUTA1), .DOUTA0(
        RAM4K9_15_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_15_DOUTB0));
    XNOR3 XNOR3_33 (.A(\WGRYSYNC[11] ), .B(\WGRYSYNC[10] ), .C(
        \WGRYSYNC[9] ), .Y(XNOR3_33_Y));
    AND2 AND2_MEMORYRE (.A(NAND2_1_Y), .B(RE), .Y(MEMORYRE));
    DFN1C0 \DFN1C0_RDCNT[14]  (.D(\RDIFF[14] ), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(RDCNT[14]));
    XOR2 XOR2_99 (.A(\MEM_WADDR[4] ), .B(GND), .Y(XOR2_99_Y));
    MX2 MX2_138 (.A(RAM4K9_24_DOUTA3), .B(RAM4K9_7_DOUTA3), .S(
        DFN1E1C0_3_Q), .Y(MX2_138_Y));
    AND2 AND2_24 (.A(AND2_33_Y), .B(XOR2_53_Y), .Y(AND2_24_Y));
    XOR2 XOR2_122 (.A(\MEM_RADDR[1] ), .B(GND), .Y(XOR2_122_Y));
    AND2 AND2_48 (.A(XOR2_123_Y), .B(XOR2_101_Y), .Y(AND2_48_Y));
    MX2 MX2_162 (.A(RAM4K9_26_DOUTA1), .B(RAM4K9_22_DOUTA1), .S(
        DFN1E1C0_3_Q), .Y(MX2_162_Y));
    AO1 AO1_44 (.A(XOR2_54_Y), .B(AND2_106_Y), .C(AND2_119_Y), .Y(
        AO1_44_Y));
    XNOR2 XNOR2_22 (.A(\RBINSYNC[11] ), .B(\WBINNXTSHIFT[8] ), .Y(
        XNOR2_22_Y));
    XOR2 XOR2_86 (.A(\WBINNXTSHIFT[11] ), .B(GND), .Y(XOR2_86_Y));
    DFN1C0 DFN1C0_READ_RESET_P (.D(DFN1C0_7_Q), .CLK(RCLOCK), .CLR(
        RESET), .Q(READ_RESET_P));
    MX2 MX2_119 (.A(RAM4K9_21_DOUTA2), .B(RAM4K9_10_DOUTA2), .S(
        DFN1E1C0_3_Q), .Y(MX2_119_Y));
    MX2 MX2_150 (.A(MX2_50_Y), .B(MX2_162_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_150_Y));
    AO1 AO1_60 (.A(XOR2_126_Y), .B(AO1_0_Y), .C(AND2_18_Y), .Y(
        AO1_60_Y));
    XOR2 \XOR2_WBINNXTSHIFT[6]  (.A(XOR2_97_Y), .B(AO1_59_Y), .Y(
        \WBINNXTSHIFT[6] ));
    XNOR3 XNOR3_4 (.A(\RGRYSYNC[11] ), .B(\RGRYSYNC[10] ), .C(
        \RGRYSYNC[9] ), .Y(XNOR3_4_Y));
    DFN1C0 \DFN1C0_RGRY[2]  (.D(XOR2_127_Y), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(\RGRY[2] ));
    INV INV_43 (.A(\RBINSYNC[4] ), .Y(INV_43_Y));
    XOR2 \XOR2_RBINSYNC[13]  (.A(\RGRYSYNC[14] ), .B(\RGRYSYNC[13] ), 
        .Y(\RBINSYNC[13] ));
    RAM4K9 RAM4K9_12 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[59]), .DINA6(
        DATA[51]), .DINA5(DATA[43]), .DINA4(DATA[35]), .DINA3(DATA[27])
        , .DINA2(DATA[19]), .DINA1(DATA[11]), .DINA0(DATA[3]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_7_Y), .BLKB(
        OR2_1_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_12_DOUTA7), 
        .DOUTA6(RAM4K9_12_DOUTA6), .DOUTA5(RAM4K9_12_DOUTA5), .DOUTA4(
        RAM4K9_12_DOUTA4), .DOUTA3(RAM4K9_12_DOUTA3), .DOUTA2(
        RAM4K9_12_DOUTA2), .DOUTA1(RAM4K9_12_DOUTA1), .DOUTA0(
        RAM4K9_12_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_12_DOUTB0));
    MX2 MX2_189 (.A(RAM4K9_21_DOUTA1), .B(RAM4K9_10_DOUTA1), .S(
        DFN1E1C0_3_Q), .Y(MX2_189_Y));
    MX2 MX2_20 (.A(RAM4K9_19_DOUTA4), .B(RAM4K9_5_DOUTA4), .S(
        DFN1E1C0_3_Q), .Y(MX2_20_Y));
    XOR2 XOR2_97 (.A(\MEM_WADDR[6] ), .B(GND), .Y(XOR2_97_Y));
    MX2 MX2_146 (.A(MX2_44_Y), .B(MX2_159_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_146_Y));
    INV INV_30 (.A(MEMWENEG), .Y(INV_30_Y));
    AND2 AND2_68 (.A(\WBINSYNC[7] ), .B(INV_36_Y), .Y(AND2_68_Y));
    DFN1C0 DFN1C0_19 (.D(\WGRY[4] ), .CLK(RCLOCK), .CLR(READ_RESET_P), 
        .Q(DFN1C0_19_Q));
    XNOR2 \XNOR2_RBINSYNC[9]  (.A(XOR3_3_Y), .B(XNOR3_24_Y), .Y(
        \RBINSYNC[9] ));
    DFN1C0 \DFN1C0_MEM_WADDR[6]  (.D(\WBINNXTSHIFT[6] ), .CLK(WCLOCK), 
        .CLR(WRITE_RESET_P), .Q(\MEM_WADDR[6] ));
    MX2 MX2_145 (.A(RAM4K9_8_DOUTB0), .B(RAM4K9_6_DOUTB0), .S(
        DFN1E1C0_1_Q), .Y(MX2_145_Y));
    XOR2 XOR2_65 (.A(\MEM_WADDR[10] ), .B(GND), .Y(XOR2_65_Y));
    XNOR3 XNOR3_19 (.A(\WGRYSYNC[2] ), .B(XOR3_2_Y), .C(XNOR3_5_Y), .Y(
        XNOR3_19_Y));
    DFN1C0 \DFN1C0_WGRY[0]  (.D(XOR2_64_Y), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .Q(\WGRY[0] ));
    XOR2 XOR2_124 (.A(\RBINNXTSHIFT[6] ), .B(\RBINNXTSHIFT[7] ), .Y(
        XOR2_124_Y));
    INV INV_35 (.A(\RBINSYNC[13] ), .Y(INV_35_Y));
    XOR2 XOR2_70 (.A(\WBINSYNC[8] ), .B(INV_0_Y), .Y(XOR2_70_Y));
    AO1 AO1_49 (.A(XOR2_66_Y), .B(AND2_41_Y), .C(AND2_110_Y), .Y(
        AO1_49_Y));
    AO1 AO1_16 (.A(XOR2_3_Y), .B(AND2_57_Y), .C(AND2_103_Y), .Y(
        AO1_16_Y));
    AO1 AO1_73 (.A(XOR2_73_Y), .B(AND2_13_Y), .C(AND2_54_Y), .Y(
        AO1_73_Y));
    MX2 MX2_72 (.A(RAM4K9_14_DOUTB0), .B(RAM4K9_16_DOUTB0), .S(
        DFN1E1C0_1_Q), .Y(MX2_72_Y));
    DFN1E1C0 \DFN1E1C0_WRCNT[5]  (.D(\WDIFF[5] ), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .E(INV_20_Y), .Q(WRCNT[5]));
    AND2 AND2_5 (.A(AND2_56_Y), .B(AND2_1_Y), .Y(AND2_5_Y));
    AND2 AND2_92 (.A(AND2_125_Y), .B(AND2_100_Y), .Y(AND2_92_Y));
    XOR2 XOR2_28 (.A(\WBINNXTSHIFT[3] ), .B(\WBINNXTSHIFT[4] ), .Y(
        XOR2_28_Y));
    DFN1C0 DFN1C0_2 (.D(\WGRY[1] ), .CLK(RCLOCK), .CLR(READ_RESET_P), 
        .Q(DFN1C0_2_Q));
    MX2 MX2_173 (.A(MX2_67_Y), .B(MX2_186_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_173_Y));
    XOR2 \XOR2_WDIFF[11]  (.A(XOR2_56_Y), .B(AO1_19_Y), .Y(\WDIFF[11] )
        );
    XOR2 XOR2_38 (.A(\MEM_WADDR[5] ), .B(GND), .Y(XOR2_38_Y));
    XOR2 \XOR2_RDIFF[10]  (.A(XOR2_95_Y), .B(AO1_50_Y), .Y(\RDIFF[10] )
        );
    XNOR2 \XNOR2_RDIFF[1]  (.A(XOR2_98_Y), .B(NOR2A_0_Y), .Y(
        \RDIFF[1] ));
    DFN1C0 DFN1C0_WRITE_RESET_P (.D(DFN1C0_16_Q), .CLK(WCLOCK), .CLR(
        RESET), .Q(WRITE_RESET_P));
    DFN1C0 \DFN1C0_WGRYSYNC[3]  (.D(DFN1C0_10_Q), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(\WGRYSYNC[3] ));
    MX2 MX2_62 (.A(RAM4K9_30_DOUTA1), .B(RAM4K9_13_DOUTA1), .S(
        DFN1E1C0_3_Q), .Y(MX2_62_Y));
    AO1 AO1_65 (.A(XOR2_34_Y), .B(AO1_34_Y), .C(AND2_0_Y), .Y(AO1_65_Y)
        );
    DFN1C0 \DFN1C0_MEM_RADDR[1]  (.D(\RBINNXTSHIFT[1] ), .CLK(RCLOCK), 
        .CLR(READ_RESET_P), .Q(\MEM_RADDR[1] ));
    AO1 AO1_72 (.A(XOR2_83_Y), .B(AO1_37_Y), .C(AND2_47_Y), .Y(
        AO1_72_Y));
    XOR2 \XOR2_RBINNXTSHIFT[14]  (.A(XOR2_104_Y), .B(AO1_27_Y), .Y(
        \RBINNXTSHIFT[14] ));
    XOR2 XOR2_1 (.A(\RBINNXTSHIFT[3] ), .B(\RBINNXTSHIFT[4] ), .Y(
        XOR2_1_Y));
    MX2 MX2_41 (.A(RAM4K9_2_DOUTA7), .B(RAM4K9_27_DOUTA7), .S(
        DFN1E1C0_3_Q), .Y(MX2_41_Y));
    MX2 MX2_118 (.A(RAM4K9_29_DOUTA2), .B(RAM4K9_31_DOUTA2), .S(
        DFN1E1C0_3_Q), .Y(MX2_118_Y));
    XOR2 XOR2_8 (.A(\MEM_RADDR[7] ), .B(GND), .Y(XOR2_8_Y));
    INV INV_21 (.A(FULL), .Y(INV_21_Y));
    XOR2 XOR2_105 (.A(\WBINNXTSHIFT[4] ), .B(\WBINNXTSHIFT[5] ), .Y(
        XOR2_105_Y));
    MX2 MX2_26 (.A(RAM4K9_0_DOUTA3), .B(RAM4K9_11_DOUTA3), .S(
        DFN1E1C0_3_Q), .Y(MX2_26_Y));
    DFN1C0 DFN1C0_20 (.D(\RGRY[12] ), .CLK(WCLOCK), .CLR(WRITE_RESET_P)
        , .Q(DFN1C0_20_Q));
    MX2 MX2_48 (.A(RAM4K9_4_DOUTA6), .B(RAM4K9_1_DOUTA6), .S(
        DFN1E1C0_3_Q), .Y(MX2_48_Y));
    MX2 MX2_55 (.A(RAM4K9_17_DOUTB0), .B(RAM4K9_3_DOUTB0), .S(
        DFN1E1C0_1_Q), .Y(MX2_55_Y));
    DFN1C0 \DFN1C0_RDCNT[7]  (.D(\RDIFF[7] ), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(RDCNT[7]));
    DFN1E1C0 DFN1E1C0_0 (.D(\MEM_RADDR[13] ), .CLK(RCLOCK), .CLR(
        WRITE_RESET_P), .E(INV_11_Y), .Q(DFN1E1C0_0_Q));
    XOR2 XOR2_60 (.A(\MEM_RADDR[3] ), .B(GND), .Y(XOR2_60_Y));
    RAM4K9 RAM4K9_28 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[59]), .DINA6(
        DATA[51]), .DINA5(DATA[43]), .DINA4(DATA[35]), .DINA3(DATA[27])
        , .DINA2(DATA[19]), .DINA1(DATA[11]), .DINA0(DATA[3]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_6_Y), .BLKB(
        OR2_8_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_28_DOUTA7), 
        .DOUTA6(RAM4K9_28_DOUTA6), .DOUTA5(RAM4K9_28_DOUTA5), .DOUTA4(
        RAM4K9_28_DOUTA4), .DOUTA3(RAM4K9_28_DOUTA3), .DOUTA2(
        RAM4K9_28_DOUTA2), .DOUTA1(RAM4K9_28_DOUTA1), .DOUTA0(
        RAM4K9_28_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_28_DOUTB0));
    DFN1C0 \DFN1C0_RDCNT[11]  (.D(\RDIFF[11] ), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(RDCNT[11]));
    MX2 MX2_188 (.A(RAM4K9_17_DOUTA5), .B(RAM4K9_3_DOUTA5), .S(
        DFN1E1C0_3_Q), .Y(MX2_188_Y));
    XOR2 XOR2_110 (.A(\WBINNXTSHIFT[10] ), .B(INV_35_Y), .Y(XOR2_110_Y)
        );
    AND2 AND2_106 (.A(\MEM_WADDR[2] ), .B(GND), .Y(AND2_106_Y));
    MX2 MX2_95 (.A(RAM4K9_2_DOUTA2), .B(RAM4K9_27_DOUTA2), .S(
        DFN1E1C0_3_Q), .Y(MX2_95_Y));
    INV INV_39 (.A(\RBINNXTSHIFT[14] ), .Y(INV_39_Y));
    AO1 AO1_50 (.A(XOR2_17_Y), .B(AO1_56_Y), .C(AND2_99_Y), .Y(
        AO1_50_Y));
    MX2 MX2_203 (.A(RAM4K9_24_DOUTA6), .B(RAM4K9_7_DOUTA6), .S(
        DFN1E1C0_3_Q), .Y(MX2_203_Y));
    RAM4K9 RAM4K9_13 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[58]), .DINA6(
        DATA[50]), .DINA5(DATA[42]), .DINA4(DATA[34]), .DINA3(DATA[26])
        , .DINA2(DATA[18]), .DINA1(DATA[10]), .DINA0(DATA[2]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_0_Y), .BLKB(
        OR2_5_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_13_DOUTA7), 
        .DOUTA6(RAM4K9_13_DOUTA6), .DOUTA5(RAM4K9_13_DOUTA5), .DOUTA4(
        RAM4K9_13_DOUTA4), .DOUTA3(RAM4K9_13_DOUTA3), .DOUTA2(
        RAM4K9_13_DOUTA2), .DOUTA1(RAM4K9_13_DOUTA1), .DOUTA0(
        RAM4K9_13_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_13_DOUTB0));
    AND2 AND2_47 (.A(\MEM_RADDR[8] ), .B(GND), .Y(AND2_47_Y));
    DFN1C0 \DFN1C0_WGRY[6]  (.D(XOR2_15_Y), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .Q(\WGRY[6] ));
    MX2 MX2_79 (.A(RAM4K9_14_DOUTA4), .B(RAM4K9_16_DOUTA4), .S(
        DFN1E1C0_3_Q), .Y(MX2_79_Y));
    DFN1C0 \DFN1C0_WGRY[7]  (.D(XOR2_19_Y), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .Q(\WGRY[7] ));
    DFN1C0 \DFN1C0_MEM_RADDR[6]  (.D(\RBINNXTSHIFT[6] ), .CLK(RCLOCK), 
        .CLR(READ_RESET_P), .Q(\MEM_RADDR[6] ));
    MX2 MX2_30 (.A(MX2_125_Y), .B(MX2_43_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_30_Y));
    AND2 AND2_54 (.A(\WBINSYNC[3] ), .B(INV_6_Y), .Y(AND2_54_Y));
    AO1 AO1_6 (.A(XOR2_70_Y), .B(AO1_4_Y), .C(AND2_49_Y), .Y(AO1_6_Y));
    XNOR2 XNOR2_10 (.A(\RBINNXTSHIFT[9] ), .B(\WBINSYNC[6] ), .Y(
        XNOR2_10_Y));
    XNOR3 XNOR3_32 (.A(\RGRYSYNC[2] ), .B(XNOR3_9_Y), .C(XNOR3_23_Y), 
        .Y(XNOR3_32_Y));
    MX2 MX2_172 (.A(MX2_65_Y), .B(MX2_183_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_172_Y));
    MX2 MX2_69 (.A(MX2_175_Y), .B(MX2_79_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_69_Y));
    DFN1C0 \DFN1C0_MEM_WADDR[7]  (.D(\WBINNXTSHIFT[7] ), .CLK(WCLOCK), 
        .CLR(WRITE_RESET_P), .Q(\MEM_WADDR[7] ));
    XOR2 XOR2_108 (.A(\RBINNXTSHIFT[8] ), .B(\RBINNXTSHIFT[9] ), .Y(
        XOR2_108_Y));
    AND2 AND2_67 (.A(AND2_94_Y), .B(AND2_58_Y), .Y(AND2_67_Y));
    DFN1E1C0 \DFN1E1C0_WRCNT[8]  (.D(\WDIFF[8] ), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .E(INV_21_Y), .Q(WRCNT[8]));
    AND3 AND3_5 (.A(XNOR2_10_Y), .B(XNOR2_12_Y), .C(XNOR2_4_Y), .Y(
        AND3_5_Y));
    DFN1C0 \DFN1C0_RDCNT[4]  (.D(\RDIFF[4] ), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(RDCNT[4]));
    AND2 AND2_8 (.A(AND2_87_Y), .B(XOR2_103_Y), .Y(AND2_8_Y));
    DFN1C0 \DFN1C0_RGRYSYNC[11]  (.D(DFN1C0_0_Q), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .Q(\RGRYSYNC[11] ));
    AND2 AND2_98 (.A(XOR2_88_Y), .B(XOR2_93_Y), .Y(AND2_98_Y));
    XNOR2 XNOR2_11 (.A(\RBINNXTSHIFT[5] ), .B(\WBINSYNC[2] ), .Y(
        XNOR2_11_Y));
    XNOR3 XNOR3_0 (.A(\RGRYSYNC[11] ), .B(\RGRYSYNC[10] ), .C(
        \RGRYSYNC[9] ), .Y(XNOR3_0_Y));
    DFN1C0 \DFN1C0_RDCNT[6]  (.D(\RDIFF[6] ), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(RDCNT[6]));
    DFN1C0 \DFN1C0_WGRY[4]  (.D(XOR2_105_Y), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .Q(\WGRY[4] ));
    RAM4K9 RAM4K9_3 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[61]), .DINA6(
        DATA[53]), .DINA5(DATA[45]), .DINA4(DATA[37]), .DINA3(DATA[29])
        , .DINA2(DATA[21]), .DINA1(DATA[13]), .DINA0(DATA[5]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_7_Y), .BLKB(
        OR2_1_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_3_DOUTA7), 
        .DOUTA6(RAM4K9_3_DOUTA6), .DOUTA5(RAM4K9_3_DOUTA5), .DOUTA4(
        RAM4K9_3_DOUTA4), .DOUTA3(RAM4K9_3_DOUTA3), .DOUTA2(
        RAM4K9_3_DOUTA2), .DOUTA1(RAM4K9_3_DOUTA1), .DOUTA0(
        RAM4K9_3_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_3_DOUTB0));
    XOR2 XOR2_73 (.A(\WBINSYNC[3] ), .B(INV_6_Y), .Y(XOR2_73_Y));
    XOR2 \XOR2_WDIFF[7]  (.A(XOR2_33_Y), .B(AO1_0_Y), .Y(\WDIFF[7] ));
    XOR2 \XOR2_WBINNXTSHIFT[0]  (.A(\MEM_WADDR[0] ), .B(MEMORYWE), .Y(
        \WBINNXTSHIFT[0] ));
    AND2 AND2_41 (.A(\MEM_RADDR[12] ), .B(GND), .Y(AND2_41_Y));
    XOR2 XOR2_79 (.A(\MEM_RADDR[13] ), .B(GND), .Y(XOR2_79_Y));
    XOR2 XOR2_44 (.A(\WBINSYNC[2] ), .B(INV_4_Y), .Y(XOR2_44_Y));
    DFN1C0 \DFN1C0_MEM_WADDR[2]  (.D(\WBINNXTSHIFT[2] ), .CLK(WCLOCK), 
        .CLR(WRITE_RESET_P), .Q(\MEM_WADDR[2] ));
    DFN1C0 \DFN1C0_RDCNT[8]  (.D(\RDIFF[8] ), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(RDCNT[8]));
    MX2 MX2_106 (.A(RAM4K9_4_DOUTA5), .B(RAM4K9_1_DOUTA5), .S(
        DFN1E1C0_3_Q), .Y(MX2_106_Y));
    AO1 AO1_55 (.A(XOR2_63_Y), .B(AND2_25_Y), .C(AND2_35_Y), .Y(
        AO1_55_Y));
    AND2 AND2_107 (.A(\WBINSYNC[5] ), .B(INV_16_Y), .Y(AND2_107_Y));
    DFN1E1C0 \DFN1E1C0_Q[0]  (.D(\QXI[0] ), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .E(DVLDI), .Q(Q[0]));
    MX2 MX2_157 (.A(RAM4K9_28_DOUTA7), .B(RAM4K9_12_DOUTA7), .S(
        DFN1E1C0_3_Q), .Y(MX2_157_Y));
    MX2 MX2_133 (.A(RAM4K9_4_DOUTB0), .B(RAM4K9_1_DOUTB0), .S(
        DFN1E1C0_1_Q), .Y(MX2_133_Y));
    MX2 MX2_105 (.A(RAM4K9_8_DOUTA4), .B(RAM4K9_6_DOUTA4), .S(
        DFN1E1C0_3_Q), .Y(MX2_105_Y));
    MX2 \MX2_QXI[2]  (.A(MX2_8_Y), .B(MX2_14_Y), .S(DFN1E1C0_0_Q), .Y(
        \QXI[2] ));
    XNOR2 \XNOR2_WBINSYNC[8]  (.A(\WGRYSYNC[8] ), .B(XNOR3_35_Y), .Y(
        \WBINSYNC[8] ));
    AND2 AND2_61 (.A(\MEM_RADDR[6] ), .B(GND), .Y(AND2_61_Y));
    AND3 AND3_3 (.A(AND3_6_Y), .B(XNOR2_3_Y), .C(XNOR2_18_Y), .Y(
        AND3_3_Y));
    AND2 AND2_EMPTYINT (.A(AND3_3_Y), .B(XNOR2_17_Y), .Y(EMPTYINT));
    RAM4K9 RAM4K9_17 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[61]), .DINA6(
        DATA[53]), .DINA5(DATA[45]), .DINA4(DATA[37]), .DINA3(DATA[29])
        , .DINA2(DATA[21]), .DINA1(DATA[13]), .DINA0(DATA[5]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_6_Y), .BLKB(
        OR2_8_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_17_DOUTA7), 
        .DOUTA6(RAM4K9_17_DOUTA6), .DOUTA5(RAM4K9_17_DOUTA5), .DOUTA4(
        RAM4K9_17_DOUTA4), .DOUTA3(RAM4K9_17_DOUTA3), .DOUTA2(
        RAM4K9_17_DOUTA2), .DOUTA1(RAM4K9_17_DOUTA1), .DOUTA0(
        RAM4K9_17_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_17_DOUTB0));
    XOR2 XOR2_77 (.A(\WBINNXTSHIFT[1] ), .B(\WBINNXTSHIFT[2] ), .Y(
        XOR2_77_Y));
    RAM4K9 RAM4K9_2 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[59]), .DINA6(
        DATA[51]), .DINA5(DATA[43]), .DINA4(DATA[35]), .DINA3(DATA[27])
        , .DINA2(DATA[19]), .DINA1(DATA[11]), .DINA0(DATA[3]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_9_Y), .BLKB(
        OR2_2_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_2_DOUTA7), 
        .DOUTA6(RAM4K9_2_DOUTA6), .DOUTA5(RAM4K9_2_DOUTA5), .DOUTA4(
        RAM4K9_2_DOUTA4), .DOUTA3(RAM4K9_2_DOUTA3), .DOUTA2(
        RAM4K9_2_DOUTA2), .DOUTA1(RAM4K9_2_DOUTA1), .DOUTA0(
        RAM4K9_2_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_2_DOUTB0));
    AO1 AO1_46 (.A(AND2_14_Y), .B(AO1_37_Y), .C(AO1_61_Y), .Y(AO1_46_Y)
        );
    XOR2 XOR2_91 (.A(\WBINNXTSHIFT[5] ), .B(INV_9_Y), .Y(XOR2_91_Y));
    MX2 MX2_36 (.A(RAM4K9_9_DOUTA2), .B(RAM4K9_23_DOUTA2), .S(
        DFN1E1C0_3_Q), .Y(MX2_36_Y));
    RAM4K9 RAM4K9_29 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(\MEM_RADDR[11] ), .ADDRB10(
        \MEM_RADDR[10] ), .ADDRB9(\MEM_RADDR[9] ), .ADDRB8(
        \MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[62]), .DINA6(
        DATA[54]), .DINA5(DATA[46]), .DINA4(DATA[38]), .DINA3(DATA[30])
        , .DINA2(DATA[22]), .DINA1(DATA[14]), .DINA0(DATA[6]), .DINB8(
        GND), .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), 
        .DINB3(GND), .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(
        VCC), .WIDTHA1(VCC), .WIDTHB0(GND), .WIDTHB1(GND), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_9_Y), .BLKB(
        OR2_2_Y), .WENA(GND), .WENB(VCC), .CLKA(WCLOCK), .CLKB(RCLOCK), 
        .RESET(WRITE_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_29_DOUTA7), 
        .DOUTA6(RAM4K9_29_DOUTA6), .DOUTA5(RAM4K9_29_DOUTA5), .DOUTA4(
        RAM4K9_29_DOUTA4), .DOUTA3(RAM4K9_29_DOUTA3), .DOUTA2(
        RAM4K9_29_DOUTA2), .DOUTA1(RAM4K9_29_DOUTA1), .DOUTA0(
        RAM4K9_29_DOUTA0), .DOUTB8(), .DOUTB7(), .DOUTB6(), .DOUTB5(), 
        .DOUTB4(), .DOUTB3(), .DOUTB2(), .DOUTB1(), .DOUTB0(
        RAM4K9_29_DOUTB0));
    XNOR3 XNOR3_40 (.A(\RGRYSYNC[11] ), .B(\RGRYSYNC[10] ), .C(
        \RGRYSYNC[9] ), .Y(XNOR3_40_Y));
    MX2 MX2_15 (.A(RAM4K9_28_DOUTB0), .B(RAM4K9_12_DOUTB0), .S(
        DFN1E1C0_1_Q), .Y(MX2_15_Y));
    AND2 AND2_25 (.A(\MEM_RADDR[0] ), .B(MEMORYRE), .Y(AND2_25_Y));
    DFN1E1C0 \DFN1E1C0_WRCNT[2]  (.D(\WDIFF[2] ), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .E(INV_45_Y), .Q(WRCNT[2]));
    INV INV_27 (.A(MEMRENEG), .Y(INV_27_Y));
    AO1 AO1_64 (.A(XOR2_16_Y), .B(AND2_127_Y), .C(AND2_86_Y), .Y(
        AO1_64_Y));
    INV INV_3 (.A(MEMWENEG), .Y(INV_3_Y));
    XOR2 XOR2_63 (.A(\MEM_RADDR[1] ), .B(GND), .Y(XOR2_63_Y));
    AND2 AND2_46 (.A(\MEM_RADDR[14] ), .B(GND), .Y(AND2_46_Y));
    INV INV_46 (.A(\RBINNXTSHIFT[12] ), .Y(INV_46_Y));
    AND2 AND2_84 (.A(AND2_108_Y), .B(AND2_125_Y), .Y(AND2_84_Y));
    XNOR3 XNOR3_41 (.A(\RGRYSYNC[5] ), .B(\RGRYSYNC[4] ), .C(
        \RGRYSYNC[3] ), .Y(XNOR3_41_Y));
    INV INV_0 (.A(\RBINNXTSHIFT[11] ), .Y(INV_0_Y));
    MX2 MX2_27 (.A(RAM4K9_20_DOUTA7), .B(RAM4K9_18_DOUTA7), .S(
        DFN1E1C0_3_Q), .Y(MX2_27_Y));
    XOR2 XOR2_69 (.A(\WBINSYNC[4] ), .B(INV_29_Y), .Y(XOR2_69_Y));
    DFN1C0 \DFN1C0_RGRY[9]  (.D(XOR2_85_Y), .CLK(RCLOCK), .CLR(
        READ_RESET_P), .Q(\RGRY[9] ));
    DFN1C0 DFN1C0_23 (.D(\RGRY[3] ), .CLK(WCLOCK), .CLR(WRITE_RESET_P), 
        .Q(DFN1C0_23_Q));
    XNOR3 \XNOR3_RBINSYNC[4]  (.A(XNOR3_50_Y), .B(XNOR3_14_Y), .C(
        XNOR3_27_Y), .Y(\RBINSYNC[4] ));
    OR2 OR2_5 (.A(OR2A_0_Y), .B(MEMRENEG), .Y(OR2_5_Y));
    AO1 AO1_5 (.A(AND2_114_Y), .B(AO1_56_Y), .C(AO1_24_Y), .Y(AO1_5_Y));
    AND2 AND2_124 (.A(AND2_81_Y), .B(XOR2_126_Y), .Y(AND2_124_Y));
    DFN1C0 \DFN1C0_RGRYSYNC[4]  (.D(DFN1C0_17_Q), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .Q(\RGRYSYNC[4] ));
    XOR2 \XOR2_WDIFF[5]  (.A(XOR2_21_Y), .B(AO1_48_Y), .Y(\WDIFF[5] ));
    XOR2 XOR2_45 (.A(\MEM_WADDR[11] ), .B(GND), .Y(XOR2_45_Y));
    AND2 AND2_66 (.A(AND2_48_Y), .B(AND2_7_Y), .Y(AND2_66_Y));
    AO1 AO1_8 (.A(XOR2_12_Y), .B(AO1_21_Y), .C(AND2_76_Y), .Y(AO1_8_Y));
    MX2 MX2_140 (.A(RAM4K9_14_DOUTA7), .B(RAM4K9_16_DOUTA7), .S(
        DFN1E1C0_3_Q), .Y(MX2_140_Y));
    XOR2 XOR2_120 (.A(\MEM_WADDR[2] ), .B(GND), .Y(XOR2_120_Y));
    MX2 MX2_166 (.A(RAM4K9_24_DOUTA2), .B(RAM4K9_7_DOUTA2), .S(
        DFN1E1C0_3_Q), .Y(MX2_166_Y));
    AND3 AND3_6 (.A(AND3_5_Y), .B(AND3_2_Y), .C(AND3_8_Y), .Y(AND3_6_Y)
        );
    MX2 MX2_5 (.A(MX2_107_Y), .B(MX2_17_Y), .S(DFN1E1C0_2_Q), .Y(
        MX2_5_Y));
    MX2 MX2_132 (.A(RAM4K9_28_DOUTA0), .B(RAM4K9_12_DOUTA0), .S(
        DFN1E1C0_3_Q), .Y(MX2_132_Y));
    MX2 MX2_165 (.A(RAM4K9_25_DOUTA2), .B(RAM4K9_15_DOUTA2), .S(
        DFN1E1C0_3_Q), .Y(MX2_165_Y));
    XOR2 XOR2_67 (.A(READDOMAIN_WMSB), .B(INV_39_Y), .Y(XOR2_67_Y));
    XOR2 XOR2_117 (.A(\RBINNXTSHIFT[11] ), .B(\RBINNXTSHIFT[12] ), .Y(
        XOR2_117_Y));
    XOR3 XOR3_0 (.A(\RGRYSYNC[14] ), .B(\RGRYSYNC[13] ), .C(
        \RGRYSYNC[12] ), .Y(XOR3_0_Y));
    AND2 AND2_121 (.A(XOR2_111_Y), .B(XOR2_29_Y), .Y(AND2_121_Y));
    MX2 MX2_9 (.A(RAM4K9_2_DOUTB0), .B(RAM4K9_27_DOUTB0), .S(
        DFN1E1C0_1_Q), .Y(MX2_9_Y));
    MX2 MX2_82 (.A(RAM4K9_0_DOUTA6), .B(RAM4K9_11_DOUTA6), .S(
        DFN1E1C0_3_Q), .Y(MX2_82_Y));
    AO1 AO1_69 (.A(AND2_58_Y), .B(AO1_62_Y), .C(AO1_31_Y), .Y(AO1_69_Y)
        );
    XNOR3 XNOR3_55 (.A(\WGRYSYNC[5] ), .B(\WGRYSYNC[4] ), .C(
        XNOR3_52_Y), .Y(XNOR3_55_Y));
    DFN1C0 \DFN1C0_RGRYSYNC[8]  (.D(DFN1C0_9_Q), .CLK(WCLOCK), .CLR(
        WRITE_RESET_P), .Q(\RGRYSYNC[8] ));
    AND2 AND2_97 (.A(\WBINSYNCSHIFT[0] ), .B(INV_1_Y), .Y(AND2_97_Y));
    XOR3 XOR3_5 (.A(\RGRYSYNC[14] ), .B(\RGRYSYNC[13] ), .C(
        \RGRYSYNC[12] ), .Y(XOR3_5_Y));
    XNOR3 XNOR3_24 (.A(\RGRYSYNC[11] ), .B(\RGRYSYNC[10] ), .C(
        \RGRYSYNC[9] ), .Y(XNOR3_24_Y));
    GND GND_power_inst1 (.Y(GND_power_net1));
    VCC VCC_power_inst1 (.Y(VCC_power_net1));
    
endmodule

// _Disclaimer: Please leave the following comments in the file, they are for internal purposes only._


// _GEN_File_Contents_

// Version:11.8.3.6
// ACTGENU_CALL:1
// BATCH:T
// FAM:PA3LC
// OUTFORMAT:Verilog
// LPMTYPE:LPM_SOFTFIFO
// LPM_HINT:MEMFF
// INSERT_PAD:NO
// INSERT_IOREG:NO
// GEN_BHV_VHDL_VAL:F
// GEN_BHV_VERILOG_VAL:F
// MGNTIMER:F
// MGNCMPL:T
// DESDIR:C:/Users/yngve/Dropbox/projects/bilradar/fpga/bv5000/smartgen\adc_fifo
// GEN_BEHV_MODULE:F
// SMARTGEN_DIE:IS8X8M2
// SMARTGEN_PACKAGE:fg144
// AGENIII_IS_SUBPROJECT_LIBERO:T
// WWIDTH:64
// WDEPTH:2048
// RWIDTH:8
// RDEPTH:16384
// CLKS:2
// WCLOCK_PN:WCLOCK
// RCLOCK_PN:RCLOCK
// WCLK_EDGE:RISE
// RCLK_EDGE:RISE
// ACLR_PN:RESET
// RESET_POLARITY:0
// INIT_RAM:F
// WE_POLARITY:1
// RE_POLARITY:1
// FF_PN:FULL
// AF_PN:AFULL
// WACK_PN:WACK
// OVRFLOW_PN:OVERFLOW
// WRCNT_PN:WRCNT
// WE_PN:WE
// EF_PN:EMPTY
// AE_PN:AEMPTY
// DVLD_PN:DVLD
// UDRFLOW_PN:UNDERFLOW
// RDCNT_PN:RDCNT
// RE_PN:RE
// CONTROLLERONLY:F
// FSTOP:YES
// ESTOP:YES
// WRITEACK:NO
// OVERFLOW:NO
// WRCOUNT:YES
// DATAVALID:NO
// UNDERFLOW:NO
// RDCOUNT:YES
// AF_PORT_PN:AFVAL
// AE_PORT_PN:AEVAL
// AFFLAG:NONE
// AEFLAG:NONE
// DATA_IN_PN:DATA
// DATA_OUT_PN:Q
// CASCADE:0

// _End_Comments_

