*****************************************************************

  Device    [devABQ]

  Author    [liujiao]

  Abstract  [THE FF WITH THE PORT-AD OR PORT-BD.]

  Revision History:

********************************************************************************/
gate
device devABQ : device CLMA
{
    parameter
    (
        config string CP_GRS_EN    = "TRUE",  
        config string CP_RS_MODE    = "ASYNC",          //"SYNC" "ASYNC" - CLMA Global       
        config string CP_QABMUX_SEL := "PY",           //"Y6":Y6AB "PY":ABP "SRQ":Q0    
        config string CP_ABPMUX_SEL = "X0D",          //"X0D":AD "X1D":BD     
        config string CP_Y0MUX_SEL := "MF",      //"FX":F0 "CYX":CYA "MF":QP0
        config string CP_CEMUX_SEL = "LOCAL",           //"LOCAL":CE; "CHAIN":CEIN 
        config string CP_RSMUX_SEL = "LOCAL",           //"LOCAL":RS; "CHAIN":RSIN
        config string CP_CLK_POL  = "FALSE",             //1'b0: "CLK"; 1'b1: "Invert CLK" - CLMA Global
        config string CP_LCE_POL  = "FALSE",            //1'b0: "CE"; 1'b1: "Invert CE" - CLMA Global
        config string CP_LRS_POL  = "FALSE",            //1'b0: "RS"; 1'b1: "Invert RS" - CLMA Global
        config string CP_LCE_EN  = "TRUE",             //1'b0: "Disable"; 1'b1: "Enable"
        config string CP_LRS_EN  = "TRUE",             //1'b0: "Disable"; 1'b1: "Enable"
        config string CP_FFAB_RS = "SET"            //"RESET" "SET"
    );
    
    port
    (
        input    AD, BD,
        output   Y0,
        input    RS, CE, CLK,
        input    RSCI,
        output   RSCO,
        input    CECI,
        output   CECO
    );
}; // end of device devABQ


/*******************************************************************************

  Device    [devABQ]

  Author    [liujiao]

  Abstract  []

  Revision History:

********************************************************************************/
structure netlist of devABQ
{
    // Wires for input ports
    wire ntBD; 
    wire ntAD; 
    wire ntRS, ntCE, ntCLK;

    wire ntRSCI;
    wire ntCECI;

    // Wires connecting to output ports
    wire ntY0;
    wire ntRSCO;
    wire ntCECO;

    // Internal wires   
    wire ntRS_P, ntCE_P;
    wire ntQP0;
    wire ntDP0_DI;
    wire ntDP0;
    wire ntCLKR;

    //
    // Connection to ports
    //
 
    ntAD      <= AD;
    ntBD      <= BD;

    ntRS      <= RS;
    ntCE      <= CE;
    ntCLK     <= CLK;

    ntRSCI    <= RSCI;
    ntCECI    <= CECI;

    Y0       <= ntY0;      
    RSCO     <= ntRSCO;
    CECO     <= ntCECO;
    
    //
    // Instances. FGA section
    //

    device YMUX Y0MUX
        parameter map
        (
            CP_OUT_SEL  => CP_Y0MUX_SEL
        ) 
        port map
        (
            MF  => ntQP0,
            Y   => ntY0
        );
    
    device PMUX ABPMUX
        parameter map
        (
            CP_OUT_SEL  => CP_ABPMUX_SEL
        )     
        port map
        (  
            X1D  => ntBD,
            X0D => ntAD,
            Y   => ntDP0_DI
        );

    device APPQMUX QABMUX
        parameter map
        (
            CP_OUT_SEL  => CP_QABMUX_SEL
        )      
        port map
        (
            PY  => ntDP0_DI,
            Q   => ntDP0
        );

    device FF FFAB
        parameter map
        (
            CP_GRS_EN  => CP_GRS_EN,
            CP_RS_MODE => CP_RS_MODE,
            CP_FF_RS => CP_FFAB_RS
        )
        port map
        (
            D  => ntDP0,
            RS => ntRSCO,
            CE => ntCECO,
            CLK => ntCLKR,
            Q  => ntQP0
        );


    device MUX2_P RSMUX
        parameter map
        (
            SEL  => CP_RSMUX_SEL
        )     
        port map
        (
            DI1  => ntRSCI,
            DI0  => ntRS_P,
            DOUT => ntRSCO
        );

    device MUX2_P CEMUX
        parameter map
        (
            SEL  => CP_CEMUX_SEL
        )     
        port map
        (
            DI1  => ntCECI,
            DI0  => ntCE_P,
            DOUT => ntCECO
        );


    device LRS_POLMUX LRSPOLMUX
        parameter map
        (
            CP_LRS_EN   => CP_LRS_EN,
            CP_LRS_POL  => CP_LRS_POL
        )     
        port map
        (
            IN  => ntRS,
            Y   => ntRS_P
        );

    device LCE_POLMUX LCEPOLMUX
        parameter map
        (
            CP_LCE_EN  => CP_LCE_EN,
            CP_LCE_POL => CP_LCE_POL
        )     
        port map
        (
            IN  => ntCE,
            Y   => ntCE_P
        );

    device CLK_POLMUX CLKPOLMUX
        parameter map
        (
            CP_CLK_POL  => CP_CLK_POL
        )      
        port map
        (
            IN  => ntCLK,
            Y   => ntCLKR
        ); 
        
}; // end of structure netlist of devABQ











