
5. Printing statistics.

=== ResetToBool ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== SizedFIFO_a ===

   Number of wires:                 17
   Number of wire bits:            136
   Number of public wires:          17
   Number of public wire bits:     136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_f               1

=== SizedFIFO_b ===

   Number of wires:                 17
   Number of wire bits:            642
   Number of public wires:          17
   Number of public wire bits:     642
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_g               1

=== SizedFIFO_x ===

   Number of wires:                 17
   Number of wire bits:            278
   Number of public wires:          17
   Number of public wire bits:     278
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_x               1

=== arSRLFIFO_a ===

   Number of wires:                 18
   Number of wire bits:             81
   Number of public wires:          18
   Number of public wire bits:      81
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_a               1

=== arSRLFIFO_b ===

   Number of wires:                 18
   Number of wire bits:             81
   Number of public wires:          18
   Number of public wire bits:      81
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_b               1

=== arSRLFIFO_c ===

   Number of wires:                 18
   Number of wire bits:            273
   Number of public wires:          18
   Number of public wire bits:     273
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_c               1

=== arSRLFIFO_d ===

   Number of wires:                 18
   Number of wire bits:            273
   Number of public wires:          18
   Number of public wire bits:     273
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_d               1

=== generic_fifo_sc_a ===

   Number of wires:                 93
   Number of wire bits:            253
   Number of public wires:          27
   Number of public wire bits:     171
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $and                           25
     $eq                             4
     $ge                             2
     $le                             2
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9
     dual_port_ram                   1

=== generic_fifo_sc_b ===

   Number of wires:                 93
   Number of wire bits:            253
   Number of public wires:          27
   Number of public wire bits:     171
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $and                           25
     $eq                             4
     $ge                             2
     $le                             2
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9
     dual_port_ram                   1

=== generic_fifo_sc_c ===

   Number of wires:                 93
   Number of wire bits:            637
   Number of public wires:          27
   Number of public wire bits:     555
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $and                           25
     $eq                             4
     $ge                             2
     $le                             2
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9
     dual_port_ram                   1

=== generic_fifo_sc_d ===

   Number of wires:                 93
   Number of wire bits:            637
   Number of public wires:          27
   Number of public wire bits:     555
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $and                           25
     $eq                             4
     $ge                             2
     $le                             2
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9
     dual_port_ram                   1

=== generic_fifo_sc_f ===

   Number of wires:                 93
   Number of wire bits:            355
   Number of public wires:          27
   Number of public wire bits:     277
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $and                           25
     $eq                             4
     $ge                             2
     $le                             2
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9
     dual_port_ram                   1

=== generic_fifo_sc_g ===

   Number of wires:                 93
   Number of wire bits:           1367
   Number of public wires:          27
   Number of public wire bits:    1289
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $and                           25
     $eq                             4
     $ge                             2
     $le                             2
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9
     dual_port_ram                   1

=== generic_fifo_sc_x ===

   Number of wires:                 93
   Number of wire bits:            629
   Number of public wires:          27
   Number of public wire bits:     555
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $and                           25
     $eq                             4
     $ge                             2
     $le                             2
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9
     dual_port_ram                   1

=== mkDelayWorker32B ===

   Number of wires:               1165
   Number of wire bits:          19057
   Number of public wires:         837
   Number of public wire bits:   18585
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                719
     $add                           35
     $and                            8
     $dff                            3
     $dffe                           7
     $eq                            61
     $ge                             2
     $gt                             4
     $logic_and                    204
     $logic_not                     52
     $logic_or                      98
     $mux                           76
     $ne                            25
     $not                            1
     $pmux                          16
     $reduce_and                     9
     $reduce_bool                   15
     $reduce_or                      3
     $sdff                           8
     $sdffe                         67
     $sub                           10
     $xor                            2
     ResetToBool                     4
     SizedFIFO_a                     1
     SizedFIFO_b                     1
     SizedFIFO_x                     1
     arSRLFIFO_a                     1
     arSRLFIFO_b                     1
     arSRLFIFO_c                     1
     arSRLFIFO_d                     1
     dual_port_ram                   2

=== design hierarchy ===

   mkDelayWorker32B                  1
     ResetToBool                     4
     SizedFIFO_a                     1
       generic_fifo_sc_f             1
     SizedFIFO_b                     1
       generic_fifo_sc_g             1
     SizedFIFO_x                     1
       generic_fifo_sc_x             1
     arSRLFIFO_a                     1
       generic_fifo_sc_a             1
     arSRLFIFO_b                     1
       generic_fifo_sc_b             1
     arSRLFIFO_c                     1
       generic_fifo_sc_c             1
     arSRLFIFO_d                     1
       generic_fifo_sc_d             1

   Number of wires:               1947
   Number of wire bits:          24960
   Number of public wires:        1157
   Number of public wire bits:   23930
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1296
     $add                           70
     $and                          183
     $dff                            3
     $dffe                           7
     $eq                            89
     $ge                            16
     $gt                             4
     $le                            14
     $logic_and                    204
     $logic_not                     87
     $logic_or                      98
     $lt                            14
     $mux                          174
     $ne                            46
     $not                            8
     $or                            21
     $pmux                          16
     $reduce_and                     9
     $reduce_bool                   64
     $reduce_or                     10
     $sdff                           8
     $sdffe                        130
     $sub                           10
     $xor                            2
     dual_port_ram                   9

