# do latch_FDDP_FDDN_board.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:40 on Mar 21,2019
# vlog -work work latch_FDDP_FDDN_board.vo 
# -- Compiling module latch_FDDP_FDDN_board
# 
# Top level modules:
# 	latch_FDDP_FDDN_board
# End time: 09:12:40 on Mar 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:40 on Mar 21,2019
# vlog -work work Waveform2.vwf.vt 
# -- Compiling module latch_FDDP_FDDN_board_vlg_vec_tst
# 
# Top level modules:
# 	latch_FDDP_FDDN_board_vlg_vec_tst
# End time: 09:12:40 on Mar 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.latch_FDDP_FDDN_board_vlg_vec_tst 
# Start time: 09:12:40 on Mar 21,2019
# Loading work.latch_FDDP_FDDN_board_vlg_vec_tst
# Loading work.latch_FDDP_FDDN_board
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : Waveform2.vwf.vt(44)
#    Time: 30 ns  Iteration: 0  Instance: /latch_FDDP_FDDN_board_vlg_vec_tst
# End time: 09:12:41 on Mar 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
