{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1525705578341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1525705578342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 07 18:06:18 2018 " "Processing started: Mon May 07 18:06:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1525705578342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1525705578342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1525705578343 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1525705578544 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EP2C20F484C6 " "Selected device EP2C20F484C6 for design \"test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1525705578570 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1525705578604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1525705578604 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1525705578868 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1525705578880 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C6 " "Device EP2C15AF484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1525705579238 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C6 " "Device EP2C35F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1525705579238 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C6 " "Device EP2C50F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1525705579238 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1525705579238 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 3523 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1525705579241 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 3524 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1525705579241 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 3525 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1525705579241 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1525705579241 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "77 77 " "No exact pin location assignment(s) for 77 pins of 77 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[0\] " "Pin HI\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI[0] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 26 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1084 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[1\] " "Pin HI\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI[1] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 26 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1085 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[2\] " "Pin HI\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI[2] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 26 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1086 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[3\] " "Pin HI\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI[3] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 26 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1087 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[4\] " "Pin HI\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI[4] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 26 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1088 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[5\] " "Pin HI\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI[5] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 26 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1089 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[6\] " "Pin HI\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI[6] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 26 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1090 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[7\] " "Pin HI\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI[7] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 26 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1091 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[8\] " "Pin HI\[8\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI[8] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 26 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1092 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[9\] " "Pin HI\[9\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI[9] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 26 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1093 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[10\] " "Pin HI\[10\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI[10] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 26 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1094 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[11\] " "Pin HI\[11\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI[11] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 26 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1095 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[12\] " "Pin HI\[12\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI[12] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 26 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1096 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[13\] " "Pin HI\[13\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI[13] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 26 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1097 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[14\] " "Pin HI\[14\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI[14] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 26 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1098 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[15\] " "Pin HI\[15\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { HI[15] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 26 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HI[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1099 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[0\] " "Pin LO\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO[0] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 27 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1100 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[1\] " "Pin LO\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO[1] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 27 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1101 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[2\] " "Pin LO\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO[2] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 27 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1102 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[3\] " "Pin LO\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO[3] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 27 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1103 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[4\] " "Pin LO\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO[4] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 27 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1104 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[5\] " "Pin LO\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO[5] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 27 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1105 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[6\] " "Pin LO\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO[6] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 27 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1106 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[7\] " "Pin LO\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO[7] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 27 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1107 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[8\] " "Pin LO\[8\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO[8] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 27 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1108 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[9\] " "Pin LO\[9\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO[9] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 27 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1109 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[10\] " "Pin LO\[10\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO[10] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 27 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1110 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[11\] " "Pin LO\[11\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO[11] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 27 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1111 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[12\] " "Pin LO\[12\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO[12] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 27 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1112 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[13\] " "Pin LO\[13\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO[13] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 27 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1113 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[14\] " "Pin LO\[14\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO[14] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 27 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1114 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[15\] " "Pin LO\[15\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { LO[15] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 27 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1115 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STATUS\[0\] " "Pin STATUS\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { STATUS[0] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 29 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1116 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STATUS\[1\] " "Pin STATUS\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { STATUS[1] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 29 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1117 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STATUS\[2\] " "Pin STATUS\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { STATUS[2] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 29 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1118 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STATUS\[3\] " "Pin STATUS\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { STATUS[3] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 29 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1119 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STATUS\[4\] " "Pin STATUS\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { STATUS[4] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 29 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1120 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STATUS\[5\] " "Pin STATUS\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { STATUS[5] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 29 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1121 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 20 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1122 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPP\[3\] " "Pin OPP\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { OPP[3] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 25 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPP[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1083 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPU_SW_8 " "Pin FPU_SW_8 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { FPU_SW_8 } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 24 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPU_SW_8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1124 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPP\[0\] " "Pin OPP\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { OPP[0] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 25 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPP[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1080 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPP\[2\] " "Pin OPP\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { OPP[2] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 25 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPP[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1082 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPP\[1\] " "Pin OPP\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { OPP[1] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 25 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPP[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1081 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { rst } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 21 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1123 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin1\[7\] " "Pin numin1\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin1[7] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 22 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1055 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin2\[7\] " "Pin numin2\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin2[7] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 23 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1071 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin1\[3\] " "Pin numin1\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin1[3] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 22 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1051 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin1\[4\] " "Pin numin1\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin1[4] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 22 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1052 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin1\[5\] " "Pin numin1\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin1[5] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 22 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1053 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin1\[6\] " "Pin numin1\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin1[6] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 22 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1054 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin2\[3\] " "Pin numin2\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin2[3] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 23 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1067 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin2\[4\] " "Pin numin2\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin2[4] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 23 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1068 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin2\[5\] " "Pin numin2\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin2[5] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 23 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1069 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin2\[6\] " "Pin numin2\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin2[6] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 23 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1070 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin1\[2\] " "Pin numin1\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin1[2] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 22 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1050 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin2\[2\] " "Pin numin2\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin2[2] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 23 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1066 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin1\[1\] " "Pin numin1\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin1[1] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 22 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1049 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin1\[0\] " "Pin numin1\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin1[0] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 22 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1048 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin2\[1\] " "Pin numin2\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin2[1] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 23 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1065 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin2\[0\] " "Pin numin2\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin2[0] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 23 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1064 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin1\[8\] " "Pin numin1\[8\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin1[8] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 22 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1056 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin1\[9\] " "Pin numin1\[9\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin1[9] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 22 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1057 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin1\[10\] " "Pin numin1\[10\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin1[10] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 22 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1058 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin1\[11\] " "Pin numin1\[11\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin1[11] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 22 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1059 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin1\[12\] " "Pin numin1\[12\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin1[12] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 22 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1060 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin1\[13\] " "Pin numin1\[13\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin1[13] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 22 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1061 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin1\[14\] " "Pin numin1\[14\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin1[14] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 22 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1062 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin1\[15\] " "Pin numin1\[15\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin1[15] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 22 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1063 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin2\[14\] " "Pin numin2\[14\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin2[14] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 23 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1078 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin2\[8\] " "Pin numin2\[8\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin2[8] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 23 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1072 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin2\[9\] " "Pin numin2\[9\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin2[9] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 23 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1073 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin2\[10\] " "Pin numin2\[10\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin2[10] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 23 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1074 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin2\[11\] " "Pin numin2\[11\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin2[11] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 23 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1075 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin2\[12\] " "Pin numin2\[12\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin2[12] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 23 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1076 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin2\[13\] " "Pin numin2\[13\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin2[13] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 23 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1077 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numin2\[15\] " "Pin numin2\[15\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { numin2[15] } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 23 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { numin2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1079 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1525705579302 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1525705579302 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1525705579529 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1525705579732 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1525705579732 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1525705579732 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1525705579732 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1525705579732 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1525705579936 ""}  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 20 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 0 { 0 ""} 0 1122 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1525705579936 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1525705580277 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1525705580279 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1525705580279 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1525705580282 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1525705580284 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1525705580285 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1525705580384 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Embedded multiplier block " "Packed 32 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1525705580639 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "32 " "Created 32 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1525705580639 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1525705580639 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "76 unused 3.3V 38 38 0 " "Number of I/O pins in group: 76 (unused VREF, 3.3V VCCIO, 38 input, 38 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1525705580644 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1525705580644 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1525705580644 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1525705580645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1525705580645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1525705580645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1525705580645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1525705580645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1525705580645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1525705580645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1525705580645 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1525705580645 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1525705580645 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1525705580691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1525705582115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1525705582973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1525705582982 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1525705586881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1525705586881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1525705587449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1525705589027 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1525705589027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1525705591471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1525705591474 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1525705591474 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1525705591532 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "38 " "Found 38 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[0\] 0 " "Pin \"HI\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[1\] 0 " "Pin \"HI\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[2\] 0 " "Pin \"HI\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[3\] 0 " "Pin \"HI\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[4\] 0 " "Pin \"HI\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[5\] 0 " "Pin \"HI\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[6\] 0 " "Pin \"HI\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[7\] 0 " "Pin \"HI\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[8\] 0 " "Pin \"HI\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[9\] 0 " "Pin \"HI\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[10\] 0 " "Pin \"HI\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[11\] 0 " "Pin \"HI\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[12\] 0 " "Pin \"HI\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[13\] 0 " "Pin \"HI\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[14\] 0 " "Pin \"HI\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[15\] 0 " "Pin \"HI\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[0\] 0 " "Pin \"LO\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[1\] 0 " "Pin \"LO\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[2\] 0 " "Pin \"LO\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[3\] 0 " "Pin \"LO\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[4\] 0 " "Pin \"LO\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[5\] 0 " "Pin \"LO\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[6\] 0 " "Pin \"LO\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[7\] 0 " "Pin \"LO\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[8\] 0 " "Pin \"LO\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[9\] 0 " "Pin \"LO\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[10\] 0 " "Pin \"LO\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[11\] 0 " "Pin \"LO\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[12\] 0 " "Pin \"LO\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[13\] 0 " "Pin \"LO\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[14\] 0 " "Pin \"LO\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[15\] 0 " "Pin \"LO\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS\[0\] 0 " "Pin \"STATUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS\[1\] 0 " "Pin \"STATUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS\[2\] 0 " "Pin \"STATUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS\[3\] 0 " "Pin \"STATUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS\[4\] 0 " "Pin \"STATUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS\[5\] 0 " "Pin \"STATUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1525705591600 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1525705591600 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1525705592020 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1525705592136 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1525705592674 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1525705592956 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1525705593011 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/output_files/test.fit.smsg " "Generated suppressed messages file C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/output_files/test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1525705593312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1525705594105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 07 18:06:34 2018 " "Processing ended: Mon May 07 18:06:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1525705594105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1525705594105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1525705594105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1525705594105 ""}
