{
  "sha": "93925576e90a2d5ce84176bf2638f685d1a13ec6",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6OTM5MjU1NzZlOTBhMmQ1Y2U4NDE3NmJmMjYzOGY2ODVkMWExM2VjNg==",
  "commit": {
    "author": {
      "name": "Andre Vieira",
      "email": "andre.simoesdiasvieira@arm.com",
      "date": "2019-05-16T10:45:46Z"
    },
    "committer": {
      "name": "Andre Vieira",
      "email": "andre.simoesdiasvieira@arm.com",
      "date": "2019-05-16T15:36:14Z"
    },
    "message": "[PATCH 22/57][Arm][GAS] Add support for MVE instructions: vmlaldav, vmlalv, vmlsldav, vrmlaldavh, vrmlalvh and vrmlsldavh\n\ngas/ChangeLog:\n2019-05-16  Andre Vieira  <andre.simoesdiasvieira@arm.com>\n\n\t* config/tc-arm.c (M_MNEM_vmlaldav, M_MNEM_vmlaldava,\n\t M_MNEM_vmlaldavx, M_MNEM_vmlaldavax, M_MNEM_vmlsldav,\n\t M_MNEM_vmlsldava, M_MNEM_vmlsldavx, M_MNEM_vmlsldavax,\n\t M_MNEM_vrmlaldavhx, M_MNEM_vrmlaldavhax, M_MNEM_vrmlsldavh,\n\t M_MNEM_vrmlsldavha, M_MNEM_vrmlsldavhx, M_MNEM_vrmlsldavhax): New\n\tinstruction encodings.\n\t(NEON_SHAPE_DEF): New shape\n\t(mve_encode_rrqq): New encoding helper function.\n\t(do_mve_vmlaldav): New encoding function.\n\t(do_mve_vrmlaldavh): New encoding function.\n\t(insns): Add entries for MVE mnemonics.\n\t* testsuite/gas/arm/mve-vmlaldav-bad.d: New test.\n\t* testsuite/gas/arm/mve-vmlaldav-bad.l: New test.\n\t* testsuite/gas/arm/mve-vmlaldav-bad.s: New test.\n\t* testsuite/gas/arm/mve-vmlalv-bad.d: New test.\n\t* testsuite/gas/arm/mve-vmlalv-bad.l: New test.\n\t* testsuite/gas/arm/mve-vmlalv-bad.s: New test.\n\t* testsuite/gas/arm/mve-vmlsldav-bad.d: New test.\n\t* testsuite/gas/arm/mve-vmlsldav-bad.l: New test.\n\t* testsuite/gas/arm/mve-vmlsldav-bad.s: New test.\n\t* testsuite/gas/arm/mve-vrmlaldavh-bad.d: New test.\n\t* testsuite/gas/arm/mve-vrmlaldavh-bad.l: New test.\n\t* testsuite/gas/arm/mve-vrmlaldavh-bad.s: New test.",
    "tree": {
      "sha": "c9de29a3b1155f4d175c999b77418bf37cf08feb",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/c9de29a3b1155f4d175c999b77418bf37cf08feb"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/93925576e90a2d5ce84176bf2638f685d1a13ec6",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/93925576e90a2d5ce84176bf2638f685d1a13ec6",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/93925576e90a2d5ce84176bf2638f685d1a13ec6",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/93925576e90a2d5ce84176bf2638f685d1a13ec6/comments",
  "author": {
    "login": "avieira-arm",
    "id": 68072104,
    "node_id": "MDQ6VXNlcjY4MDcyMTA0",
    "avatar_url": "https://avatars.githubusercontent.com/u/68072104?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/avieira-arm",
    "html_url": "https://github.com/avieira-arm",
    "followers_url": "https://api.github.com/users/avieira-arm/followers",
    "following_url": "https://api.github.com/users/avieira-arm/following{/other_user}",
    "gists_url": "https://api.github.com/users/avieira-arm/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/avieira-arm/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/avieira-arm/subscriptions",
    "organizations_url": "https://api.github.com/users/avieira-arm/orgs",
    "repos_url": "https://api.github.com/users/avieira-arm/repos",
    "events_url": "https://api.github.com/users/avieira-arm/events{/privacy}",
    "received_events_url": "https://api.github.com/users/avieira-arm/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "avieira-arm",
    "id": 68072104,
    "node_id": "MDQ6VXNlcjY4MDcyMTA0",
    "avatar_url": "https://avatars.githubusercontent.com/u/68072104?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/avieira-arm",
    "html_url": "https://github.com/avieira-arm",
    "followers_url": "https://api.github.com/users/avieira-arm/followers",
    "following_url": "https://api.github.com/users/avieira-arm/following{/other_user}",
    "gists_url": "https://api.github.com/users/avieira-arm/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/avieira-arm/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/avieira-arm/subscriptions",
    "organizations_url": "https://api.github.com/users/avieira-arm/orgs",
    "repos_url": "https://api.github.com/users/avieira-arm/repos",
    "events_url": "https://api.github.com/users/avieira-arm/events{/privacy}",
    "received_events_url": "https://api.github.com/users/avieira-arm/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "13ccd4c06fdccad1cb97f15878cd411aa22bf12f",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/13ccd4c06fdccad1cb97f15878cd411aa22bf12f",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/13ccd4c06fdccad1cb97f15878cd411aa22bf12f"
    }
  ],
  "stats": {
    "total": 805,
    "additions": 805,
    "deletions": 0
  },
  "files": [
    {
      "sha": "533c162ea39d19679d39d649695307daca9aa518",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 26,
      "deletions": 0,
      "changes": 26,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/93925576e90a2d5ce84176bf2638f685d1a13ec6/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/93925576e90a2d5ce84176bf2638f685d1a13ec6/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=93925576e90a2d5ce84176bf2638f685d1a13ec6",
      "patch": "@@ -1,3 +1,29 @@\n+2019-05-16  Andre Vieira  <andre.simoesdiasvieira@arm.com>\n+\n+\t* config/tc-arm.c (M_MNEM_vmlaldav, M_MNEM_vmlaldava,\n+\t M_MNEM_vmlaldavx, M_MNEM_vmlaldavax, M_MNEM_vmlsldav,\n+\t M_MNEM_vmlsldava, M_MNEM_vmlsldavx, M_MNEM_vmlsldavax,\n+\t M_MNEM_vrmlaldavhx, M_MNEM_vrmlaldavhax, M_MNEM_vrmlsldavh,\n+\t M_MNEM_vrmlsldavha, M_MNEM_vrmlsldavhx, M_MNEM_vrmlsldavhax): New\n+\tinstruction encodings.\n+\t(NEON_SHAPE_DEF): New shape\n+\t(mve_encode_rrqq): New encoding helper function.\n+\t(do_mve_vmlaldav): New encoding function.\n+\t(do_mve_vrmlaldavh): New encoding function.\n+\t(insns): Add entries for MVE mnemonics.\n+\t* testsuite/gas/arm/mve-vmlaldav-bad.d: New test.\n+\t* testsuite/gas/arm/mve-vmlaldav-bad.l: New test.\n+\t* testsuite/gas/arm/mve-vmlaldav-bad.s: New test.\n+\t* testsuite/gas/arm/mve-vmlalv-bad.d: New test.\n+\t* testsuite/gas/arm/mve-vmlalv-bad.l: New test.\n+\t* testsuite/gas/arm/mve-vmlalv-bad.s: New test.\n+\t* testsuite/gas/arm/mve-vmlsldav-bad.d: New test.\n+\t* testsuite/gas/arm/mve-vmlsldav-bad.l: New test.\n+\t* testsuite/gas/arm/mve-vmlsldav-bad.s: New test.\n+\t* testsuite/gas/arm/mve-vrmlaldavh-bad.d: New test.\n+\t* testsuite/gas/arm/mve-vrmlaldavh-bad.l: New test.\n+\t* testsuite/gas/arm/mve-vrmlaldavh-bad.s: New test.\n+\n 2019-05-16  Andre Vieira  <andre.simoesdiasvieira@arm.com>\n \n \t* config/tc-arm.c (M_MNEM_vmaxv, M_MNEM_vmaxav, M_MNEM_vminv,"
    },
    {
      "sha": "f6872864dc604c2fb34eb0dbeb523fac4a6f99aa",
      "filename": "gas/config/tc-arm.c",
      "status": "modified",
      "additions": 118,
      "deletions": 0,
      "changes": 118,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/93925576e90a2d5ce84176bf2638f685d1a13ec6/gas/config/tc-arm.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/93925576e90a2d5ce84176bf2638f685d1a13ec6/gas/config/tc-arm.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/config/tc-arm.c?ref=93925576e90a2d5ce84176bf2638f685d1a13ec6",
      "patch": "@@ -14167,6 +14167,20 @@ do_t_loloop (void)\n #define M_MNEM_vmaxav\t0xeee00f00\n #define M_MNEM_vminv\t0xeee20f80\n #define M_MNEM_vminav\t0xeee00f80\n+#define M_MNEM_vmlaldav\t  0xee800e00\n+#define M_MNEM_vmlaldava  0xee800e20\n+#define M_MNEM_vmlaldavx  0xee801e00\n+#define M_MNEM_vmlaldavax 0xee801e20\n+#define M_MNEM_vmlsldav\t  0xee800e01\n+#define M_MNEM_vmlsldava  0xee800e21\n+#define M_MNEM_vmlsldavx  0xee801e01\n+#define M_MNEM_vmlsldavax 0xee801e21\n+#define M_MNEM_vrmlaldavhx  0xee801f00\n+#define M_MNEM_vrmlaldavhax 0xee801f20\n+#define M_MNEM_vrmlsldavh   0xfe800e01\n+#define M_MNEM_vrmlsldavha  0xfe800e21\n+#define M_MNEM_vrmlsldavhx  0xfe801e01\n+#define M_MNEM_vrmlsldavhax 0xfe801e21\n \n /* Neon instruction encoder helpers.  */\n \n@@ -14331,6 +14345,7 @@ NEON_ENC_TAB\n      - a table used to drive neon_select_shape.  */\n \n #define NEON_SHAPE_DEF\t\t\t\\\n+  X(4, (R, R, Q, Q), QUAD),\t\t\\\n   X(4, (Q, R, R, I), QUAD),\t\t\\\n   X(4, (R, R, S, S), QUAD),\t\t\\\n   X(4, (S, S, R, R), QUAD),\t\t\\\n@@ -15956,6 +15971,21 @@ mve_encode_rq (unsigned bit28, unsigned size)\n   inst.is_neon = 1;\n }\n \n+static void\n+mve_encode_rrqq (unsigned U, unsigned size)\n+{\n+  constraint (inst.operands[3].reg > 14, MVE_BAD_QREG);\n+\n+  inst.instruction |= U << 28;\n+  inst.instruction |= (inst.operands[1].reg >> 1) << 20;\n+  inst.instruction |= LOW4 (inst.operands[2].reg) << 16;\n+  inst.instruction |= (size == 32) << 16;\n+  inst.instruction |= inst.operands[0].reg << 12;\n+  inst.instruction |= HI1 (inst.operands[2].reg) << 7;\n+  inst.instruction |= inst.operands[3].reg;\n+  inst.is_neon = 1;\n+}\n+\n /* Encode insns with bit pattern:\n \n   |28/24|23|22 |21 20|19 16|15 12|11    8|7|6|5|4|3  0|\n@@ -17252,6 +17282,73 @@ do_mve_vmladav (void)\n   inst.instruction |= (et.size == 32) << 16;\n }\n \n+static void\n+do_mve_vmlaldav (void)\n+{\n+  enum neon_shape rs = neon_select_shape (NS_RRQQ, NS_NULL);\n+  struct neon_type_el et\n+    = neon_check_type (4, rs, N_EQK, N_EQK, N_EQK,\n+\t\t       N_S16 | N_S32 | N_U16 | N_U32 | N_KEY);\n+\n+  if (et.type == NT_unsigned\n+      && (inst.instruction == M_MNEM_vmlsldav\n+\t  || inst.instruction == M_MNEM_vmlsldava\n+\t  || inst.instruction == M_MNEM_vmlsldavx\n+\t  || inst.instruction == M_MNEM_vmlsldavax))\n+    first_error (BAD_SIMD_TYPE);\n+\n+  if (inst.cond > COND_ALWAYS)\n+    inst.pred_insn_type = INSIDE_VPT_INSN;\n+  else\n+    inst.pred_insn_type = MVE_OUTSIDE_PRED_INSN;\n+\n+  mve_encode_rrqq (et.type == NT_unsigned, et.size);\n+}\n+\n+static void\n+do_mve_vrmlaldavh (void)\n+{\n+  struct neon_type_el et;\n+  if (inst.instruction == M_MNEM_vrmlsldavh\n+     || inst.instruction == M_MNEM_vrmlsldavha\n+     || inst.instruction == M_MNEM_vrmlsldavhx\n+     || inst.instruction == M_MNEM_vrmlsldavhax)\n+    {\n+      et = neon_check_type (4, NS_RRQQ, N_EQK, N_EQK, N_EQK, N_S32 | N_KEY);\n+      if (inst.operands[1].reg == REG_SP)\n+\tas_tsktsk (MVE_BAD_SP);\n+    }\n+  else\n+    {\n+      if (inst.instruction == M_MNEM_vrmlaldavhx\n+\t  || inst.instruction == M_MNEM_vrmlaldavhax)\n+\tet = neon_check_type (4, NS_RRQQ, N_EQK, N_EQK, N_EQK, N_S32 | N_KEY);\n+      else\n+\tet = neon_check_type (4, NS_RRQQ, N_EQK, N_EQK, N_EQK,\n+\t\t\t      N_U32 | N_S32 | N_KEY);\n+      /* vrmlaldavh's encoding with SP as the second, odd, GPR operand may alias\n+\t with vmax/min instructions, making the use of SP in assembly really\n+\t nonsensical, so instead of issuing a warning like we do for other uses\n+\t of SP for the odd register operand we error out.  */\n+      constraint (inst.operands[1].reg == REG_SP, BAD_SP);\n+    }\n+\n+  /* Make sure we still check the second operand is an odd one and that PC is\n+     disallowed.  This because we are parsing for any GPR operand, to be able\n+     to distinguish between giving a warning or an error for SP as described\n+     above.  */\n+  constraint ((inst.operands[1].reg % 2) != 1, BAD_EVEN);\n+  constraint (inst.operands[1].reg == REG_PC, BAD_PC);\n+\n+  if (inst.cond > COND_ALWAYS)\n+    inst.pred_insn_type = INSIDE_VPT_INSN;\n+  else\n+    inst.pred_insn_type = MVE_OUTSIDE_PRED_INSN;\n+\n+  mve_encode_rrqq (et.type == NT_unsigned, 0);\n+}\n+\n+\n static void\n do_mve_vmaxnmv (void)\n {\n@@ -24468,6 +24565,27 @@ static const struct asm_opcode insns[] =\n  mCEF(vminv,\t_vminv,\t  2, (RR, RMQ),\t\t\t\t  mve_vmaxv),\n  mCEF(vminav,\t_vminav,  2, (RR, RMQ),\t\t\t\t  mve_vmaxv),\n \n+ mCEF(vmlaldav,\t  _vmlaldav,\t4, (RRe, RRo, RMQ, RMQ),\tmve_vmlaldav),\n+ mCEF(vmlaldava,  _vmlaldava,\t4, (RRe, RRo, RMQ, RMQ),\tmve_vmlaldav),\n+ mCEF(vmlaldavx,  _vmlaldavx,\t4, (RRe, RRo, RMQ, RMQ),\tmve_vmlaldav),\n+ mCEF(vmlaldavax, _vmlaldavax,\t4, (RRe, RRo, RMQ, RMQ),\tmve_vmlaldav),\n+ mCEF(vmlalv,\t  _vmlaldav,\t4, (RRe, RRo, RMQ, RMQ),\tmve_vmlaldav),\n+ mCEF(vmlalva,\t  _vmlaldava,\t4, (RRe, RRo, RMQ, RMQ),\tmve_vmlaldav),\n+ mCEF(vmlsldav,\t  _vmlsldav,\t4, (RRe, RRo, RMQ, RMQ),\tmve_vmlaldav),\n+ mCEF(vmlsldava,  _vmlsldava,\t4, (RRe, RRo, RMQ, RMQ),\tmve_vmlaldav),\n+ mCEF(vmlsldavx,  _vmlsldavx,\t4, (RRe, RRo, RMQ, RMQ),\tmve_vmlaldav),\n+ mCEF(vmlsldavax, _vmlsldavax,\t4, (RRe, RRo, RMQ, RMQ),\tmve_vmlaldav),\n+ mToC(\"vrmlaldavh\", ee800f00,\t   4, (RRe, RR, RMQ, RMQ),  mve_vrmlaldavh),\n+ mToC(\"vrmlaldavha\",ee800f20,\t   4, (RRe, RR, RMQ, RMQ),  mve_vrmlaldavh),\n+ mCEF(vrmlaldavhx,  _vrmlaldavhx,  4, (RRe, RR, RMQ, RMQ),  mve_vrmlaldavh),\n+ mCEF(vrmlaldavhax, _vrmlaldavhax, 4, (RRe, RR, RMQ, RMQ),  mve_vrmlaldavh),\n+ mToC(\"vrmlalvh\",   ee800f00,\t   4, (RRe, RR, RMQ, RMQ),  mve_vrmlaldavh),\n+ mToC(\"vrmlalvha\",  ee800f20,\t   4, (RRe, RR, RMQ, RMQ),  mve_vrmlaldavh),\n+ mCEF(vrmlsldavh,   _vrmlsldavh,   4, (RRe, RR, RMQ, RMQ),  mve_vrmlaldavh),\n+ mCEF(vrmlsldavha,  _vrmlsldavha,  4, (RRe, RR, RMQ, RMQ),  mve_vrmlaldavh),\n+ mCEF(vrmlsldavhx,  _vrmlsldavhx,  4, (RRe, RR, RMQ, RMQ),  mve_vrmlaldavh),\n+ mCEF(vrmlsldavhax, _vrmlsldavhax, 4, (RRe, RR, RMQ, RMQ),  mve_vrmlaldavh),\n+\n #undef THUMB_VARIANT\n #define THUMB_VARIANT & mve_fp_ext\n  mToC(\"vcmul\", ee300e00,   4, (RMQ, RMQ, RMQ, EXPi),\t\t  mve_vcmul),"
    },
    {
      "sha": "af5fdb16fb6c67b89ae87c2283945016c02a2e5f",
      "filename": "gas/testsuite/gas/arm/mve-vmlaldav-bad.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/93925576e90a2d5ce84176bf2638f685d1a13ec6/gas/testsuite/gas/arm/mve-vmlaldav-bad.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/93925576e90a2d5ce84176bf2638f685d1a13ec6/gas/testsuite/gas/arm/mve-vmlaldav-bad.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/mve-vmlaldav-bad.d?ref=93925576e90a2d5ce84176bf2638f685d1a13ec6",
      "patch": "@@ -0,0 +1,5 @@\n+#name: Bad MVE VMLALDAV instructions\n+#as: -march=armv8.1-m.main+mve\n+#error_output: mve-vmlaldav-bad.l\n+\n+.*: +file format .*arm.*"
    },
    {
      "sha": "4789176383e0cf8415a4001a901b96d760a54877",
      "filename": "gas/testsuite/gas/arm/mve-vmlaldav-bad.l",
      "status": "added",
      "additions": 62,
      "deletions": 0,
      "changes": 62,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/93925576e90a2d5ce84176bf2638f685d1a13ec6/gas/testsuite/gas/arm/mve-vmlaldav-bad.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/93925576e90a2d5ce84176bf2638f685d1a13ec6/gas/testsuite/gas/arm/mve-vmlaldav-bad.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/mve-vmlaldav-bad.l?ref=93925576e90a2d5ce84176bf2638f685d1a13ec6",
      "patch": "@@ -0,0 +1,62 @@\n+[^:]*: Assembler messages:\n+[^:]*:10: Warning: instruction is UNPREDICTABLE with SP operand\n+[^:]*:11: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:11: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:11: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:11: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:11: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:11: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:12: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:12: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:12: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:12: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:12: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:12: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:13: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:13: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:13: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:13: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:13: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:13: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:14: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:14: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:14: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:14: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:14: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:14: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:15: Error: bad type in SIMD instruction -- `vmlaldav.s64 r0,r1,q1,q2'\n+[^:]*:16: Error: bad type in SIMD instruction -- `vmlaldav.f32 r0,r1,q1,q2'\n+[^:]*:17: Error: bad type in SIMD instruction -- `vmlaldav.s8 r0,r1,q1,q2'\n+[^:]*:18: Error: ARM register expected -- `vmlaldav.s16 r0,q1,q2'\n+[^:]*:19: Error: bad type in SIMD instruction -- `vmlaldava.s64 r0,r1,q1,q2'\n+[^:]*:20: Error: bad type in SIMD instruction -- `vmlaldava.f32 r0,r1,q1,q2'\n+[^:]*:21: Error: bad type in SIMD instruction -- `vmlaldava.s8 r0,r1,q1,q2'\n+[^:]*:22: Error: ARM register expected -- `vmlaldava.s16 r0,q1,q2'\n+[^:]*:23: Error: bad type in SIMD instruction -- `vmlaldavx.s64 r0,r1,q1,q2'\n+[^:]*:24: Error: bad type in SIMD instruction -- `vmlaldavx.f32 r0,r1,q1,q2'\n+[^:]*:25: Error: bad type in SIMD instruction -- `vmlaldavx.s8 r0,r1,q1,q2'\n+[^:]*:26: Error: ARM register expected -- `vmlaldavx.s16 r0,q1,q2'\n+[^:]*:27: Error: bad type in SIMD instruction -- `vmlaldavax.s64 r0,r1,q1,q2'\n+[^:]*:28: Error: bad type in SIMD instruction -- `vmlaldavax.f32 r0,r1,q1,q2'\n+[^:]*:29: Error: bad type in SIMD instruction -- `vmlaldavax.s8 r0,r1,q1,q2'\n+[^:]*:30: Error: ARM register expected -- `vmlaldavax.s16 r0,q1,q2'\n+[^:]*:32: Error: syntax error -- `vmlaldaveq.s16 r0,r1,q1,q2'\n+[^:]*:33: Error: syntax error -- `vmlaldaveq.s16 r0,r1,q1,q2'\n+[^:]*:34: Error: syntax error -- `vmlaldaveq.s16 r0,r1,q1,q2'\n+[^:]*:35: Error: vector predicated instruction should be in VPT/VPST block -- `vmlaldavt.s16 r0,r1,q1,q2'\n+[^:]*:37: Error: instruction missing MVE vector predication code -- `vmlaldav.s16 r0,r1,q1,q2'\n+[^:]*:39: Error: syntax error -- `vmlaldavaeq.s16 r0,r1,q1,q2'\n+[^:]*:40: Error: syntax error -- `vmlaldavaeq.s16 r0,r1,q1,q2'\n+[^:]*:41: Error: syntax error -- `vmlaldavaeq.s16 r0,r1,q1,q2'\n+[^:]*:42: Error: vector predicated instruction should be in VPT/VPST block -- `vmlaldavat.s16 r0,r1,q1,q2'\n+[^:]*:44: Error: instruction missing MVE vector predication code -- `vmlaldava.s16 r0,r1,q1,q2'\n+[^:]*:46: Error: syntax error -- `vmlaldavxeq.s16 r0,r1,q1,q2'\n+[^:]*:47: Error: syntax error -- `vmlaldavxeq.s16 r0,r1,q1,q2'\n+[^:]*:48: Error: syntax error -- `vmlaldavxeq.s16 r0,r1,q1,q2'\n+[^:]*:49: Error: vector predicated instruction should be in VPT/VPST block -- `vmlaldavxt.s16 r0,r1,q1,q2'\n+[^:]*:51: Error: instruction missing MVE vector predication code -- `vmlaldavx.s16 r0,r1,q1,q2'\n+[^:]*:53: Error: syntax error -- `vmlaldavaxeq.s16 r0,r1,q1,q2'\n+[^:]*:54: Error: syntax error -- `vmlaldavaxeq.s16 r0,r1,q1,q2'\n+[^:]*:55: Error: syntax error -- `vmlaldavaxeq.s16 r0,r1,q1,q2'\n+[^:]*:56: Error: vector predicated instruction should be in VPT/VPST block -- `vmlaldavaxt.s16 r0,r1,q1,q2'\n+[^:]*:58: Error: instruction missing MVE vector predication code -- `vmlaldavax.s16 r0,r1,q1,q2'"
    },
    {
      "sha": "6ae484314ddb9dd75163b5b070a0ba757f7042ad",
      "filename": "gas/testsuite/gas/arm/mve-vmlaldav-bad.s",
      "status": "added",
      "additions": 58,
      "deletions": 0,
      "changes": 58,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/93925576e90a2d5ce84176bf2638f685d1a13ec6/gas/testsuite/gas/arm/mve-vmlaldav-bad.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/93925576e90a2d5ce84176bf2638f685d1a13ec6/gas/testsuite/gas/arm/mve-vmlaldav-bad.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/mve-vmlaldav-bad.s?ref=93925576e90a2d5ce84176bf2638f685d1a13ec6",
      "patch": "@@ -0,0 +1,58 @@\n+.macro cond, op\n+.irp cond, eq, ne, gt, ge, lt, le\n+it \\cond\n+\\op\\().s16 r0, r1, q1, q2\n+.endr\n+.endm\n+\n+.syntax unified\n+.thumb\n+vmlaldav.s16 r0, sp, q1, q2\n+cond vmlaldav\n+cond vmlaldava\n+cond vmlaldavx\n+cond vmlaldavax\n+vmlaldav.s64 r0, r1, q1, q2\n+vmlaldav.f32 r0, r1, q1, q2\n+vmlaldav.s8 r0, r1, q1, q2\n+vmlaldav.s16 r0, q1, q2\n+vmlaldava.s64 r0, r1, q1, q2\n+vmlaldava.f32 r0, r1, q1, q2\n+vmlaldava.s8 r0, r1, q1, q2\n+vmlaldava.s16 r0, q1, q2\n+vmlaldavx.s64 r0, r1, q1, q2\n+vmlaldavx.f32 r0, r1, q1, q2\n+vmlaldavx.s8 r0, r1, q1, q2\n+vmlaldavx.s16 r0, q1, q2\n+vmlaldavax.s64 r0, r1, q1, q2\n+vmlaldavax.f32 r0, r1, q1, q2\n+vmlaldavax.s8 r0, r1, q1, q2\n+vmlaldavax.s16 r0, q1, q2\n+it eq\n+vmlaldaveq.s16 r0, r1, q1, q2\n+vmlaldaveq.s16 r0, r1, q1, q2\n+vmlaldaveq.s16 r0, r1, q1, q2\n+vmlaldavt.s16 r0, r1, q1, q2\n+vpst\n+vmlaldav.s16 r0, r1, q1, q2\n+it eq\n+vmlaldavaeq.s16 r0, r1, q1, q2\n+vmlaldavaeq.s16 r0, r1, q1, q2\n+vmlaldavaeq.s16 r0, r1, q1, q2\n+vmlaldavat.s16 r0, r1, q1, q2\n+vpst\n+vmlaldava.s16 r0, r1, q1, q2\n+it eq\n+vmlaldavxeq.s16 r0, r1, q1, q2\n+vmlaldavxeq.s16 r0, r1, q1, q2\n+vmlaldavxeq.s16 r0, r1, q1, q2\n+vmlaldavxt.s16 r0, r1, q1, q2\n+vpst\n+vmlaldavx.s16 r0, r1, q1, q2\n+it eq\n+vmlaldavaxeq.s16 r0, r1, q1, q2\n+vmlaldavaxeq.s16 r0, r1, q1, q2\n+vmlaldavaxeq.s16 r0, r1, q1, q2\n+vmlaldavaxt.s16 r0, r1, q1, q2\n+vpst\n+vmlaldavax.s16 r0, r1, q1, q2"
    },
    {
      "sha": "dbd3b7705de87b27d7dde3a401f22253cc38d537",
      "filename": "gas/testsuite/gas/arm/mve-vmlalv-bad.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/93925576e90a2d5ce84176bf2638f685d1a13ec6/gas/testsuite/gas/arm/mve-vmlalv-bad.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/93925576e90a2d5ce84176bf2638f685d1a13ec6/gas/testsuite/gas/arm/mve-vmlalv-bad.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/mve-vmlalv-bad.d?ref=93925576e90a2d5ce84176bf2638f685d1a13ec6",
      "patch": "@@ -0,0 +1,5 @@\n+#name: Bad MVE VMLADALV instructions\n+#as: -march=armv8.1-m.main+mve\n+#error_output: mve-vmlalv-bad.l\n+\n+.*: +file format .*arm.*"
    },
    {
      "sha": "0f6ee63d5db9113a662bba019758c84698743ca3",
      "filename": "gas/testsuite/gas/arm/mve-vmlalv-bad.l",
      "status": "added",
      "additions": 33,
      "deletions": 0,
      "changes": 33,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/93925576e90a2d5ce84176bf2638f685d1a13ec6/gas/testsuite/gas/arm/mve-vmlalv-bad.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/93925576e90a2d5ce84176bf2638f685d1a13ec6/gas/testsuite/gas/arm/mve-vmlalv-bad.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/mve-vmlalv-bad.l?ref=93925576e90a2d5ce84176bf2638f685d1a13ec6",
      "patch": "@@ -0,0 +1,33 @@\n+[^:]*: Assembler messages:\n+[^:]*:10: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:10: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:10: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:10: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:10: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:10: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:11: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:11: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:11: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:11: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:11: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:11: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:12: Error: bad type in SIMD instruction -- `vmlalv.s64 r0,r1,q1,q2'\n+[^:]*:13: Error: bad type in SIMD instruction -- `vmlalv.f32 r0,r1,q1,q2'\n+[^:]*:14: Error: bad type in SIMD instruction -- `vmlalv.s8 r0,r1,q1,q2'\n+[^:]*:15: Error: ARM register expected -- `vmlalv.s16 r0,q1,q2'\n+[^:]*:16: Error: bad type in SIMD instruction -- `vmlalva.s64 r0,r1,q1,q2'\n+[^:]*:17: Error: bad type in SIMD instruction -- `vmlalva.f32 r0,r1,q1,q2'\n+[^:]*:18: Error: bad type in SIMD instruction -- `vmlalva.s8 r0,r1,q1,q2'\n+[^:]*:19: Error: ARM register expected -- `vmlalva.s16 r0,q1,q2'\n+[^:]*:20: Error: bad instruction `vmlalvx.s16 r0,r1,q1,q2'\n+[^:]*:21: Error: bad instruction `vmlalvax.s16 r0,r1,q1,q2'\n+[^:]*:23: Error: syntax error -- `vmlalveq.s16 r0,r1,q1,q2'\n+[^:]*:24: Error: syntax error -- `vmlalveq.s16 r0,r1,q1,q2'\n+[^:]*:25: Error: syntax error -- `vmlalveq.s16 r0,r1,q1,q2'\n+[^:]*:26: Error: vector predicated instruction should be in VPT/VPST block -- `vmlalvt.s16 r0,r1,q1,q2'\n+[^:]*:28: Error: instruction missing MVE vector predication code -- `vmlalv.s16 r0,r1,q1,q2'\n+[^:]*:30: Error: syntax error -- `vmlalvaeq.s16 r0,r1,q1,q2'\n+[^:]*:31: Error: syntax error -- `vmlalvaeq.s16 r0,r1,q1,q2'\n+[^:]*:32: Error: syntax error -- `vmlalvaeq.s16 r0,r1,q1,q2'\n+[^:]*:33: Error: vector predicated instruction should be in VPT/VPST block -- `vmlalvat.s16 r0,r1,q1,q2'\n+[^:]*:35: Error: instruction missing MVE vector predication code -- `vmlalva.s16 r0,r1,q1,q2'"
    },
    {
      "sha": "b390739d221459381a3e27c427c6c7316b63e69b",
      "filename": "gas/testsuite/gas/arm/mve-vmlalv-bad.s",
      "status": "added",
      "additions": 35,
      "deletions": 0,
      "changes": 35,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/93925576e90a2d5ce84176bf2638f685d1a13ec6/gas/testsuite/gas/arm/mve-vmlalv-bad.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/93925576e90a2d5ce84176bf2638f685d1a13ec6/gas/testsuite/gas/arm/mve-vmlalv-bad.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/mve-vmlalv-bad.s?ref=93925576e90a2d5ce84176bf2638f685d1a13ec6",
      "patch": "@@ -0,0 +1,35 @@\n+.macro cond, op\n+.irp cond, eq, ne, gt, ge, lt, le\n+it \\cond\n+\\op\\().s16 r0, r1, q1, q2\n+.endr\n+.endm\n+\n+.syntax unified\n+.thumb\n+cond vmlalv\n+cond vmlalva\n+vmlalv.s64 r0, r1, q1, q2\n+vmlalv.f32 r0, r1, q1, q2\n+vmlalv.s8 r0, r1, q1, q2\n+vmlalv.s16 r0, q1, q2\n+vmlalva.s64 r0, r1, q1, q2\n+vmlalva.f32 r0, r1, q1, q2\n+vmlalva.s8 r0, r1, q1, q2\n+vmlalva.s16 r0, q1, q2\n+vmlalvx.s16 r0, r1, q1, q2\n+vmlalvax.s16 r0, r1, q1, q2\n+it eq\n+vmlalveq.s16 r0, r1, q1, q2\n+vmlalveq.s16 r0, r1, q1, q2\n+vmlalveq.s16 r0, r1, q1, q2\n+vmlalvt.s16 r0, r1, q1, q2\n+vpst\n+vmlalv.s16 r0, r1, q1, q2\n+it eq\n+vmlalvaeq.s16 r0, r1, q1, q2\n+vmlalvaeq.s16 r0, r1, q1, q2\n+vmlalvaeq.s16 r0, r1, q1, q2\n+vmlalvat.s16 r0, r1, q1, q2\n+vpst\n+vmlalva.s16 r0, r1, q1, q2"
    },
    {
      "sha": "06f9f123290e7fa0c09155162d2c3729299c5e11",
      "filename": "gas/testsuite/gas/arm/mve-vmlsldav-bad.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/93925576e90a2d5ce84176bf2638f685d1a13ec6/gas/testsuite/gas/arm/mve-vmlsldav-bad.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/93925576e90a2d5ce84176bf2638f685d1a13ec6/gas/testsuite/gas/arm/mve-vmlsldav-bad.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/mve-vmlsldav-bad.d?ref=93925576e90a2d5ce84176bf2638f685d1a13ec6",
      "patch": "@@ -0,0 +1,5 @@\n+#name: Bad MVE VMLSLDAV instructions\n+#as: -march=armv8.1-m.main+mve\n+#error_output: mve-vmlsldav-bad.l\n+\n+.*: +file format .*arm.*"
    },
    {
      "sha": "15212e9f9d0ba53eea1d7718caa163f3baf42947",
      "filename": "gas/testsuite/gas/arm/mve-vmlsldav-bad.l",
      "status": "added",
      "additions": 63,
      "deletions": 0,
      "changes": 63,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/93925576e90a2d5ce84176bf2638f685d1a13ec6/gas/testsuite/gas/arm/mve-vmlsldav-bad.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/93925576e90a2d5ce84176bf2638f685d1a13ec6/gas/testsuite/gas/arm/mve-vmlsldav-bad.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/mve-vmlsldav-bad.l?ref=93925576e90a2d5ce84176bf2638f685d1a13ec6",
      "patch": "@@ -0,0 +1,63 @@\n+[^:]*: Assembler messages:\n+[^:]*:10: Warning: instruction is UNPREDICTABLE with SP operand\n+[^:]*:11: Error: bad type in SIMD instruction -- `vmlsldav.u16 r0,r1,q1,q2'\n+[^:]*:12: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:12: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:12: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:12: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:12: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:12: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:13: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:13: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:13: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:13: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:13: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:13: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:14: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:14: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:14: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:14: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:14: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:14: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:15: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:15: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:15: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:15: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:15: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:15: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:16: Error: bad type in SIMD instruction -- `vmlsldav.s64 r0,r1,q1,q2'\n+[^:]*:17: Error: bad type in SIMD instruction -- `vmlsldav.f32 r0,r1,q1,q2'\n+[^:]*:18: Error: bad type in SIMD instruction -- `vmlsldav.s8 r0,r1,q1,q2'\n+[^:]*:19: Error: ARM register expected -- `vmlsldav.s16 r0,q1,q2'\n+[^:]*:20: Error: bad type in SIMD instruction -- `vmlsldava.s64 r0,r1,q1,q2'\n+[^:]*:21: Error: bad type in SIMD instruction -- `vmlsldava.f32 r0,r1,q1,q2'\n+[^:]*:22: Error: bad type in SIMD instruction -- `vmlsldava.s8 r0,r1,q1,q2'\n+[^:]*:23: Error: ARM register expected -- `vmlsldava.s16 r0,q1,q2'\n+[^:]*:24: Error: bad type in SIMD instruction -- `vmlsldavx.s64 r0,r1,q1,q2'\n+[^:]*:25: Error: bad type in SIMD instruction -- `vmlsldavx.f32 r0,r1,q1,q2'\n+[^:]*:26: Error: bad type in SIMD instruction -- `vmlsldavx.s8 r0,r1,q1,q2'\n+[^:]*:27: Error: ARM register expected -- `vmlsldavx.s16 r0,q1,q2'\n+[^:]*:28: Error: bad type in SIMD instruction -- `vmlsldavax.s64 r0,r1,q1,q2'\n+[^:]*:29: Error: bad type in SIMD instruction -- `vmlsldavax.f32 r0,r1,q1,q2'\n+[^:]*:30: Error: bad type in SIMD instruction -- `vmlsldavax.s8 r0,r1,q1,q2'\n+[^:]*:31: Error: ARM register expected -- `vmlsldavax.s16 r0,q1,q2'\n+[^:]*:33: Error: syntax error -- `vmlsldaveq.s16 r0,r1,q1,q2'\n+[^:]*:34: Error: syntax error -- `vmlsldaveq.s16 r0,r1,q1,q2'\n+[^:]*:35: Error: syntax error -- `vmlsldaveq.s16 r0,r1,q1,q2'\n+[^:]*:36: Error: vector predicated instruction should be in VPT/VPST block -- `vmlsldavt.s16 r0,r1,q1,q2'\n+[^:]*:38: Error: instruction missing MVE vector predication code -- `vmlsldav.s16 r0,r1,q1,q2'\n+[^:]*:40: Error: syntax error -- `vmlsldavaeq.s16 r0,r1,q1,q2'\n+[^:]*:41: Error: syntax error -- `vmlsldavaeq.s16 r0,r1,q1,q2'\n+[^:]*:42: Error: syntax error -- `vmlsldavaeq.s16 r0,r1,q1,q2'\n+[^:]*:43: Error: vector predicated instruction should be in VPT/VPST block -- `vmlsldavat.s16 r0,r1,q1,q2'\n+[^:]*:45: Error: instruction missing MVE vector predication code -- `vmlsldava.s16 r0,r1,q1,q2'\n+[^:]*:47: Error: syntax error -- `vmlsldavxeq.s16 r0,r1,q1,q2'\n+[^:]*:48: Error: syntax error -- `vmlsldavxeq.s16 r0,r1,q1,q2'\n+[^:]*:49: Error: syntax error -- `vmlsldavxeq.s16 r0,r1,q1,q2'\n+[^:]*:50: Error: vector predicated instruction should be in VPT/VPST block -- `vmlsldavxt.s16 r0,r1,q1,q2'\n+[^:]*:52: Error: instruction missing MVE vector predication code -- `vmlsldavx.s16 r0,r1,q1,q2'\n+[^:]*:54: Error: syntax error -- `vmlsldavaxeq.s16 r0,r1,q1,q2'\n+[^:]*:55: Error: syntax error -- `vmlsldavaxeq.s16 r0,r1,q1,q2'\n+[^:]*:56: Error: syntax error -- `vmlsldavaxeq.s16 r0,r1,q1,q2'\n+[^:]*:57: Error: vector predicated instruction should be in VPT/VPST block -- `vmlsldavaxt.s16 r0,r1,q1,q2'\n+[^:]*:59: Error: instruction missing MVE vector predication code -- `vmlsldavax.s16 r0,r1,q1,q2'"
    },
    {
      "sha": "6cabd3831945db296590dc1587fd7faf273f185e",
      "filename": "gas/testsuite/gas/arm/mve-vmlsldav-bad.s",
      "status": "added",
      "additions": 60,
      "deletions": 0,
      "changes": 60,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/93925576e90a2d5ce84176bf2638f685d1a13ec6/gas/testsuite/gas/arm/mve-vmlsldav-bad.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/93925576e90a2d5ce84176bf2638f685d1a13ec6/gas/testsuite/gas/arm/mve-vmlsldav-bad.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/mve-vmlsldav-bad.s?ref=93925576e90a2d5ce84176bf2638f685d1a13ec6",
      "patch": "@@ -0,0 +1,60 @@\n+.macro cond, op\n+.irp cond, eq, ne, gt, ge, lt, le\n+it \\cond\n+\\op\\().s16 r0, r1, q1, q2\n+.endr\n+.endm\n+\n+.syntax unified\n+.thumb\n+vmlsldav.s16 r0, sp, q1, q2\n+vmlsldav.u16 r0, r1, q1, q2\n+cond vmlsldav\n+cond vmlsldava\n+cond vmlsldavx\n+cond vmlsldavax\n+vmlsldav.s64 r0, r1, q1, q2\n+vmlsldav.f32 r0, r1, q1, q2\n+vmlsldav.s8 r0, r1, q1, q2\n+vmlsldav.s16 r0, q1, q2\n+vmlsldava.s64 r0, r1, q1, q2\n+vmlsldava.f32 r0, r1, q1, q2\n+vmlsldava.s8 r0, r1, q1, q2\n+vmlsldava.s16 r0, q1, q2\n+vmlsldavx.s64 r0, r1, q1, q2\n+vmlsldavx.f32 r0, r1, q1, q2\n+vmlsldavx.s8 r0, r1, q1, q2\n+vmlsldavx.s16 r0, q1, q2\n+vmlsldavax.s64 r0, r1, q1, q2\n+vmlsldavax.f32 r0, r1, q1, q2\n+vmlsldavax.s8 r0, r1, q1, q2\n+vmlsldavax.s16 r0, q1, q2\n+it eq\n+vmlsldaveq.s16 r0, r1, q1, q2\n+vmlsldaveq.s16 r0, r1, q1, q2\n+vmlsldaveq.s16 r0, r1, q1, q2\n+vmlsldavt.s16 r0, r1, q1, q2\n+vpst\n+vmlsldav.s16 r0, r1, q1, q2\n+it eq\n+vmlsldavaeq.s16 r0, r1, q1, q2\n+vmlsldavaeq.s16 r0, r1, q1, q2\n+vmlsldavaeq.s16 r0, r1, q1, q2\n+vmlsldavat.s16 r0, r1, q1, q2\n+vpst\n+vmlsldava.s16 r0, r1, q1, q2\n+it eq\n+vmlsldavxeq.s16 r0, r1, q1, q2\n+vmlsldavxeq.s16 r0, r1, q1, q2\n+vmlsldavxeq.s16 r0, r1, q1, q2\n+vmlsldavxt.s16 r0, r1, q1, q2\n+vpst\n+vmlsldavx.s16 r0, r1, q1, q2\n+it eq\n+vmlsldavaxeq.s16 r0, r1, q1, q2\n+vmlsldavaxeq.s16 r0, r1, q1, q2\n+vmlsldavaxeq.s16 r0, r1, q1, q2\n+vmlsldavaxt.s16 r0, r1, q1, q2\n+vpst\n+vmlsldavax.s16 r0, r1, q1, q2\n+"
    },
    {
      "sha": "49f3162e0fe55e17d00541abc51276f9ce3634b3",
      "filename": "gas/testsuite/gas/arm/mve-vrmlaldavh-bad.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/93925576e90a2d5ce84176bf2638f685d1a13ec6/gas/testsuite/gas/arm/mve-vrmlaldavh-bad.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/93925576e90a2d5ce84176bf2638f685d1a13ec6/gas/testsuite/gas/arm/mve-vrmlaldavh-bad.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/mve-vrmlaldavh-bad.d?ref=93925576e90a2d5ce84176bf2638f685d1a13ec6",
      "patch": "@@ -0,0 +1,5 @@\n+#name: bad VRMLALDAVH, VRMLALVH and VRMLSLDAVH instructions\n+#as: -march=armv8.1-m.main+mve\n+#error_output: mve-vrmlaldavh-bad.l\n+\n+.*: +file format .*arm.*"
    },
    {
      "sha": "507cc13755e8c3b392482d754af0b043742cc556",
      "filename": "gas/testsuite/gas/arm/mve-vrmlaldavh-bad.l",
      "status": "added",
      "additions": 171,
      "deletions": 0,
      "changes": 171,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/93925576e90a2d5ce84176bf2638f685d1a13ec6/gas/testsuite/gas/arm/mve-vrmlaldavh-bad.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/93925576e90a2d5ce84176bf2638f685d1a13ec6/gas/testsuite/gas/arm/mve-vrmlaldavh-bad.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/mve-vrmlaldavh-bad.l?ref=93925576e90a2d5ce84176bf2638f685d1a13ec6",
      "patch": "@@ -0,0 +1,171 @@\n+[^:]*: Assembler messages:\n+[^:]*:10: Error: bad type in SIMD instruction -- `vrmlaldavh.s16 r0,r1,q2,q3'\n+[^:]*:11: Error: bad type in SIMD instruction -- `vrmlaldavh.i32 r0,r1,q2,q3'\n+[^:]*:12: Error: bad type in SIMD instruction -- `vrmlaldavha.s16 r0,r1,q2,q3'\n+[^:]*:13: Error: bad type in SIMD instruction -- `vrmlaldavha.i32 r0,r1,q2,q3'\n+[^:]*:14: Error: bad type in SIMD instruction -- `vrmlalvh.s16 r0,r1,q2,q3'\n+[^:]*:15: Error: bad type in SIMD instruction -- `vrmlalvh.i32 r0,r1,q2,q3'\n+[^:]*:16: Error: bad type in SIMD instruction -- `vrmlalvha.s16 r0,r1,q2,q3'\n+[^:]*:17: Error: bad type in SIMD instruction -- `vrmlalvha.i32 r0,r1,q2,q3'\n+[^:]*:18: Error: bad type in SIMD instruction -- `vrmlaldavhx.u32 r0,r1,q2,q3'\n+[^:]*:19: Error: bad type in SIMD instruction -- `vrmlaldavhax.u32 r0,r1,q2,q3'\n+[^:]*:20: Error: bad type in SIMD instruction -- `vrmlaldavhx.i32 r0,r1,q2,q3'\n+[^:]*:21: Error: bad type in SIMD instruction -- `vrmlaldavhax.i32 r0,r1,q2,q3'\n+[^:]*:22: Error: bad type in SIMD instruction -- `vrmlsldavh.s16 r0,r1,q2,q3'\n+[^:]*:23: Error: bad type in SIMD instruction -- `vrmlsldavh.u32 r0,r1,q2,q3'\n+[^:]*:24: Error: bad type in SIMD instruction -- `vrmlsldavha.s16 r0,r1,q2,q3'\n+[^:]*:25: Error: bad type in SIMD instruction -- `vrmlsldavha.u32 r0,r1,q2,q3'\n+[^:]*:26: Error: bad type in SIMD instruction -- `vrmlsldavhx.s16 r0,r1,q2,q3'\n+[^:]*:27: Error: bad type in SIMD instruction -- `vrmlsldavhx.u32 r0,r1,q2,q3'\n+[^:]*:28: Error: bad type in SIMD instruction -- `vrmlsldavhax.s16 r0,r1,q2,q3'\n+[^:]*:29: Error: bad type in SIMD instruction -- `vrmlsldavhax.u32 r0,r1,q2,q3'\n+[^:]*:30: Error: Odd register not allowed here -- `vrmlaldavh.s32 r1,r1,q2,q3'\n+[^:]*:31: Error: Even register not allowed here -- `vrmlaldavh.s32 r0,r0,q2,q3'\n+[^:]*:32: Error: r13 not allowed here -- `vrmlaldavh.s32 r0,sp,q2,q3'\n+[^:]*:33: Error: r15 not allowed here -- `vrmlaldavh.s32 r0,pc,q2,q3'\n+[^:]*:34: Error: Odd register not allowed here -- `vrmlaldavha.s32 r1,r1,q2,q3'\n+[^:]*:35: Error: Even register not allowed here -- `vrmlaldavha.s32 r0,r0,q2,q3'\n+[^:]*:36: Error: r13 not allowed here -- `vrmlaldavha.s32 r0,sp,q2,q3'\n+[^:]*:37: Error: r15 not allowed here -- `vrmlaldavha.s32 r0,pc,q2,q3'\n+[^:]*:38: Error: Odd register not allowed here -- `vrmlaldavhx.s32 r1,r1,q2,q3'\n+[^:]*:39: Error: Even register not allowed here -- `vrmlaldavhx.s32 r0,r0,q2,q3'\n+[^:]*:40: Error: r13 not allowed here -- `vrmlaldavhx.s32 r0,sp,q2,q3'\n+[^:]*:41: Error: r15 not allowed here -- `vrmlaldavhx.s32 r0,pc,q2,q3'\n+[^:]*:42: Error: Odd register not allowed here -- `vrmlaldavhax.s32 r1,r1,q2,q3'\n+[^:]*:43: Error: Even register not allowed here -- `vrmlaldavhax.s32 r0,r0,q2,q3'\n+[^:]*:44: Error: r13 not allowed here -- `vrmlaldavhax.s32 r0,sp,q2,q3'\n+[^:]*:45: Error: r15 not allowed here -- `vrmlaldavhax.s32 r0,pc,q2,q3'\n+[^:]*:46: Error: Odd register not allowed here -- `vrmlalvh.s32 r1,r1,q2,q3'\n+[^:]*:47: Error: Even register not allowed here -- `vrmlalvh.s32 r0,r0,q2,q3'\n+[^:]*:48: Error: r13 not allowed here -- `vrmlalvh.s32 r0,sp,q2,q3'\n+[^:]*:49: Error: r15 not allowed here -- `vrmlalvh.s32 r0,pc,q2,q3'\n+[^:]*:50: Error: Odd register not allowed here -- `vrmlalvha.s32 r1,r1,q2,q3'\n+[^:]*:51: Error: Even register not allowed here -- `vrmlalvha.s32 r0,r0,q2,q3'\n+[^:]*:52: Error: r13 not allowed here -- `vrmlalvha.s32 r0,sp,q2,q3'\n+[^:]*:53: Error: r15 not allowed here -- `vrmlalvha.s32 r0,pc,q2,q3'\n+[^:]*:54: Error: Odd register not allowed here -- `vrmlsldavh.s32 r1,r1,q2,q3'\n+[^:]*:55: Error: Even register not allowed here -- `vrmlsldavh.s32 r0,r0,q2,q3'\n+[^:]*:56: Warning: instruction is UNPREDICTABLE with SP operand\n+[^:]*:57: Error: r15 not allowed here -- `vrmlsldavh.s32 r0,pc,q2,q3'\n+[^:]*:58: Error: Odd register not allowed here -- `vrmlsldavha.s32 r1,r1,q2,q3'\n+[^:]*:59: Error: Even register not allowed here -- `vrmlsldavha.s32 r0,r0,q2,q3'\n+[^:]*:60: Warning: instruction is UNPREDICTABLE with SP operand\n+[^:]*:61: Error: r15 not allowed here -- `vrmlsldavha.s32 r0,pc,q2,q3'\n+[^:]*:62: Error: Odd register not allowed here -- `vrmlsldavhx.s32 r1,r1,q2,q3'\n+[^:]*:63: Error: Even register not allowed here -- `vrmlsldavhx.s32 r0,r0,q2,q3'\n+[^:]*:64: Warning: instruction is UNPREDICTABLE with SP operand\n+[^:]*:65: Error: r15 not allowed here -- `vrmlsldavhx.s32 r0,pc,q2,q3'\n+[^:]*:66: Error: Odd register not allowed here -- `vrmlsldavhax.s32 r1,r1,q2,q3'\n+[^:]*:67: Error: Even register not allowed here -- `vrmlsldavhax.s32 r0,r0,q2,q3'\n+[^:]*:68: Warning: instruction is UNPREDICTABLE with SP operand\n+[^:]*:69: Error: r15 not allowed here -- `vrmlsldavhax.s32 r0,pc,q2,q3'\n+[^:]*:70: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:70: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:70: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:70: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:70: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:70: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:71: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:71: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:71: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:71: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:71: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:71: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:72: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:72: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:72: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:72: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:72: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:72: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:73: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:73: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:73: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:73: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:73: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:73: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:74: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:74: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:74: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:74: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:74: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:74: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:75: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:75: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:75: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:75: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:75: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:75: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:76: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:76: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:76: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:76: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:76: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:76: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:77: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:77: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:77: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:77: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:77: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:77: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:78: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:78: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:78: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:78: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:78: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:78: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:79: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:79: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:79: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:79: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:79: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:79: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:81: Error: syntax error -- `vrmlaldavheq.s32 r0,r1,q2,q3'\n+[^:]*:82: Error: syntax error -- `vrmlaldavheq.s32 r0,r1,q2,q3'\n+[^:]*:84: Error: syntax error -- `vrmlaldavheq.s32 r0,r1,q2,q3'\n+[^:]*:85: Error: vector predicated instruction should be in VPT/VPST block -- `vrmlaldavht.s32 r0,r1,q2,q3'\n+[^:]*:87: Error: instruction missing MVE vector predication code -- `vrmlaldavh.s32 r0,r1,q2,q3'\n+[^:]*:89: Error: syntax error -- `vrmlaldavhaeq.s32 r0,r1,q2,q3'\n+[^:]*:90: Error: syntax error -- `vrmlaldavhaeq.s32 r0,r1,q2,q3'\n+[^:]*:92: Error: syntax error -- `vrmlaldavhaeq.s32 r0,r1,q2,q3'\n+[^:]*:93: Error: vector predicated instruction should be in VPT/VPST block -- `vrmlaldavhat.s32 r0,r1,q2,q3'\n+[^:]*:95: Error: instruction missing MVE vector predication code -- `vrmlaldavha.s32 r0,r1,q2,q3'\n+[^:]*:97: Error: syntax error -- `vrmlaldavhxeq.s32 r0,r1,q2,q3'\n+[^:]*:98: Error: syntax error -- `vrmlaldavhxeq.s32 r0,r1,q2,q3'\n+[^:]*:100: Error: syntax error -- `vrmlaldavhxeq.s32 r0,r1,q2,q3'\n+[^:]*:101: Error: vector predicated instruction should be in VPT/VPST block -- `vrmlaldavhxt.s32 r0,r1,q2,q3'\n+[^:]*:103: Error: instruction missing MVE vector predication code -- `vrmlaldavhx.s32 r0,r1,q2,q3'\n+[^:]*:105: Error: syntax error -- `vrmlaldavhaxeq.s32 r0,r1,q2,q3'\n+[^:]*:106: Error: syntax error -- `vrmlaldavhaxeq.s32 r0,r1,q2,q3'\n+[^:]*:108: Error: syntax error -- `vrmlaldavhaxeq.s32 r0,r1,q2,q3'\n+[^:]*:109: Error: vector predicated instruction should be in VPT/VPST block -- `vrmlaldavhaxt.s32 r0,r1,q2,q3'\n+[^:]*:111: Error: instruction missing MVE vector predication code -- `vrmlaldavhax.s32 r0,r1,q2,q3'\n+[^:]*:113: Error: syntax error -- `vrmlalvheq.s32 r0,r1,q2,q3'\n+[^:]*:114: Error: syntax error -- `vrmlalvheq.s32 r0,r1,q2,q3'\n+[^:]*:116: Error: syntax error -- `vrmlalvheq.s32 r0,r1,q2,q3'\n+[^:]*:117: Error: vector predicated instruction should be in VPT/VPST block -- `vrmlalvht.s32 r0,r1,q2,q3'\n+[^:]*:119: Error: instruction missing MVE vector predication code -- `vrmlalvh.s32 r0,r1,q2,q3'\n+[^:]*:121: Error: syntax error -- `vrmlalvhaeq.s32 r0,r1,q2,q3'\n+[^:]*:122: Error: syntax error -- `vrmlalvhaeq.s32 r0,r1,q2,q3'\n+[^:]*:124: Error: syntax error -- `vrmlalvhaeq.s32 r0,r1,q2,q3'\n+[^:]*:125: Error: vector predicated instruction should be in VPT/VPST block -- `vrmlalvhat.s32 r0,r1,q2,q3'\n+[^:]*:127: Error: instruction missing MVE vector predication code -- `vrmlalvha.s32 r0,r1,q2,q3'\n+[^:]*:129: Error: syntax error -- `vrmlsldavheq.s32 r0,r1,q2,q3'\n+[^:]*:130: Error: syntax error -- `vrmlsldavheq.s32 r0,r1,q2,q3'\n+[^:]*:132: Error: syntax error -- `vrmlsldavheq.s32 r0,r1,q2,q3'\n+[^:]*:133: Error: vector predicated instruction should be in VPT/VPST block -- `vrmlsldavht.s32 r0,r1,q2,q3'\n+[^:]*:135: Error: instruction missing MVE vector predication code -- `vrmlsldavh.s32 r0,r1,q2,q3'\n+[^:]*:137: Error: syntax error -- `vrmlsldavhaeq.s32 r0,r1,q2,q3'\n+[^:]*:138: Error: syntax error -- `vrmlsldavhaeq.s32 r0,r1,q2,q3'\n+[^:]*:140: Error: syntax error -- `vrmlsldavhaeq.s32 r0,r1,q2,q3'\n+[^:]*:141: Error: vector predicated instruction should be in VPT/VPST block -- `vrmlsldavhat.s32 r0,r1,q2,q3'\n+[^:]*:143: Error: instruction missing MVE vector predication code -- `vrmlsldavha.s32 r0,r1,q2,q3'\n+[^:]*:145: Error: syntax error -- `vrmlsldavhxeq.s32 r0,r1,q2,q3'\n+[^:]*:146: Error: syntax error -- `vrmlsldavhxeq.s32 r0,r1,q2,q3'\n+[^:]*:148: Error: syntax error -- `vrmlsldavhxeq.s32 r0,r1,q2,q3'\n+[^:]*:149: Error: vector predicated instruction should be in VPT/VPST block -- `vrmlsldavhxt.s32 r0,r1,q2,q3'\n+[^:]*:151: Error: instruction missing MVE vector predication code -- `vrmlsldavhx.s32 r0,r1,q2,q3'\n+[^:]*:153: Error: syntax error -- `vrmlsldavhaxeq.s32 r0,r1,q2,q3'\n+[^:]*:154: Error: syntax error -- `vrmlsldavhaxeq.s32 r0,r1,q2,q3'\n+[^:]*:156: Error: syntax error -- `vrmlsldavhaxeq.s32 r0,r1,q2,q3'\n+[^:]*:157: Error: vector predicated instruction should be in VPT/VPST block -- `vrmlsldavhaxt.s32 r0,r1,q2,q3'\n+[^:]*:159: Error: instruction missing MVE vector predication code -- `vrmlsldavhax.s32 r0,r1,q2,q3'"
    },
    {
      "sha": "0bd6a853ef3a6837f2cb51a100c09b89aed55f40",
      "filename": "gas/testsuite/gas/arm/mve-vrmlaldavh-bad.s",
      "status": "added",
      "additions": 159,
      "deletions": 0,
      "changes": 159,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/93925576e90a2d5ce84176bf2638f685d1a13ec6/gas/testsuite/gas/arm/mve-vrmlaldavh-bad.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/93925576e90a2d5ce84176bf2638f685d1a13ec6/gas/testsuite/gas/arm/mve-vrmlaldavh-bad.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/mve-vrmlaldavh-bad.s?ref=93925576e90a2d5ce84176bf2638f685d1a13ec6",
      "patch": "@@ -0,0 +1,159 @@\n+.macro cond op\n+.irp cond, eq, ne, gt, ge, lt, le\n+it \\cond\n+\\op\\().s32 r0, r1, q2, q3\n+.endr\n+.endm\n+\n+.syntax unified\n+.thumb\n+vrmlaldavh.s16 r0, r1, q2, q3\n+vrmlaldavh.i32 r0, r1, q2, q3\n+vrmlaldavha.s16 r0, r1, q2, q3\n+vrmlaldavha.i32 r0, r1, q2, q3\n+vrmlalvh.s16 r0, r1, q2, q3\n+vrmlalvh.i32 r0, r1, q2, q3\n+vrmlalvha.s16 r0, r1, q2, q3\n+vrmlalvha.i32 r0, r1, q2, q3\n+vrmlaldavhx.u32 r0, r1, q2, q3\n+vrmlaldavhax.u32 r0, r1, q2, q3\n+vrmlaldavhx.i32 r0, r1, q2, q3\n+vrmlaldavhax.i32 r0, r1, q2, q3\n+vrmlsldavh.s16 r0, r1, q2, q3\n+vrmlsldavh.u32 r0, r1, q2, q3\n+vrmlsldavha.s16 r0, r1, q2, q3\n+vrmlsldavha.u32 r0, r1, q2, q3\n+vrmlsldavhx.s16 r0, r1, q2, q3\n+vrmlsldavhx.u32 r0, r1, q2, q3\n+vrmlsldavhax.s16 r0, r1, q2, q3\n+vrmlsldavhax.u32 r0, r1, q2, q3\n+vrmlaldavh.s32 r1, r1, q2, q3\n+vrmlaldavh.s32 r0, r0, q2, q3\n+vrmlaldavh.s32 r0, sp, q2, q3\n+vrmlaldavh.s32 r0, pc, q2, q3\n+vrmlaldavha.s32 r1, r1, q2, q3\n+vrmlaldavha.s32 r0, r0, q2, q3\n+vrmlaldavha.s32 r0, sp, q2, q3\n+vrmlaldavha.s32 r0, pc, q2, q3\n+vrmlaldavhx.s32 r1, r1, q2, q3\n+vrmlaldavhx.s32 r0, r0, q2, q3\n+vrmlaldavhx.s32 r0, sp, q2, q3\n+vrmlaldavhx.s32 r0, pc, q2, q3\n+vrmlaldavhax.s32 r1, r1, q2, q3\n+vrmlaldavhax.s32 r0, r0, q2, q3\n+vrmlaldavhax.s32 r0, sp, q2, q3\n+vrmlaldavhax.s32 r0, pc, q2, q3\n+vrmlalvh.s32 r1, r1, q2, q3\n+vrmlalvh.s32 r0, r0, q2, q3\n+vrmlalvh.s32 r0, sp, q2, q3\n+vrmlalvh.s32 r0, pc, q2, q3\n+vrmlalvha.s32 r1, r1, q2, q3\n+vrmlalvha.s32 r0, r0, q2, q3\n+vrmlalvha.s32 r0, sp, q2, q3\n+vrmlalvha.s32 r0, pc, q2, q3\n+vrmlsldavh.s32 r1, r1, q2, q3\n+vrmlsldavh.s32 r0, r0, q2, q3\n+vrmlsldavh.s32 r0, sp, q2, q3\n+vrmlsldavh.s32 r0, pc, q2, q3\n+vrmlsldavha.s32 r1, r1, q2, q3\n+vrmlsldavha.s32 r0, r0, q2, q3\n+vrmlsldavha.s32 r0, sp, q2, q3\n+vrmlsldavha.s32 r0, pc, q2, q3\n+vrmlsldavhx.s32 r1, r1, q2, q3\n+vrmlsldavhx.s32 r0, r0, q2, q3\n+vrmlsldavhx.s32 r0, sp, q2, q3\n+vrmlsldavhx.s32 r0, pc, q2, q3\n+vrmlsldavhax.s32 r1, r1, q2, q3\n+vrmlsldavhax.s32 r0, r0, q2, q3\n+vrmlsldavhax.s32 r0, sp, q2, q3\n+vrmlsldavhax.s32 r0, pc, q2, q3\n+cond vrmlaldavh\n+cond vrmlaldavha\n+cond vrmlaldavhx\n+cond vrmlaldavhax\n+cond vrmlalvh\n+cond vrmlalvha\n+cond vrmlsldavh\n+cond vrmlsldavha\n+cond vrmlsldavhx\n+cond vrmlsldavhax\n+it eq\n+vrmlaldavheq.s32 r0, r1, q2, q3\n+vrmlaldavheq.s32 r0, r1, q2, q3\n+vpst\n+vrmlaldavheq.s32 r0, r1, q2, q3\n+vrmlaldavht.s32 r0, r1, q2, q3\n+vpst\n+vrmlaldavh.s32 r0, r1, q2, q3\n+it eq\n+vrmlaldavhaeq.s32 r0, r1, q2, q3\n+vrmlaldavhaeq.s32 r0, r1, q2, q3\n+vpst\n+vrmlaldavhaeq.s32 r0, r1, q2, q3\n+vrmlaldavhat.s32 r0, r1, q2, q3\n+vpst\n+vrmlaldavha.s32 r0, r1, q2, q3\n+it eq\n+vrmlaldavhxeq.s32 r0, r1, q2, q3\n+vrmlaldavhxeq.s32 r0, r1, q2, q3\n+vpst\n+vrmlaldavhxeq.s32 r0, r1, q2, q3\n+vrmlaldavhxt.s32 r0, r1, q2, q3\n+vpst\n+vrmlaldavhx.s32 r0, r1, q2, q3\n+it eq\n+vrmlaldavhaxeq.s32 r0, r1, q2, q3\n+vrmlaldavhaxeq.s32 r0, r1, q2, q3\n+vpst\n+vrmlaldavhaxeq.s32 r0, r1, q2, q3\n+vrmlaldavhaxt.s32 r0, r1, q2, q3\n+vpst\n+vrmlaldavhax.s32 r0, r1, q2, q3\n+it eq\n+vrmlalvheq.s32 r0, r1, q2, q3\n+vrmlalvheq.s32 r0, r1, q2, q3\n+vpst\n+vrmlalvheq.s32 r0, r1, q2, q3\n+vrmlalvht.s32 r0, r1, q2, q3\n+vpst\n+vrmlalvh.s32 r0, r1, q2, q3\n+it eq\n+vrmlalvhaeq.s32 r0, r1, q2, q3\n+vrmlalvhaeq.s32 r0, r1, q2, q3\n+vpst\n+vrmlalvhaeq.s32 r0, r1, q2, q3\n+vrmlalvhat.s32 r0, r1, q2, q3\n+vpst\n+vrmlalvha.s32 r0, r1, q2, q3\n+it eq\n+vrmlsldavheq.s32 r0, r1, q2, q3\n+vrmlsldavheq.s32 r0, r1, q2, q3\n+vpst\n+vrmlsldavheq.s32 r0, r1, q2, q3\n+vrmlsldavht.s32 r0, r1, q2, q3\n+vpst\n+vrmlsldavh.s32 r0, r1, q2, q3\n+it eq\n+vrmlsldavhaeq.s32 r0, r1, q2, q3\n+vrmlsldavhaeq.s32 r0, r1, q2, q3\n+vpst\n+vrmlsldavhaeq.s32 r0, r1, q2, q3\n+vrmlsldavhat.s32 r0, r1, q2, q3\n+vpst\n+vrmlsldavha.s32 r0, r1, q2, q3\n+it eq\n+vrmlsldavhxeq.s32 r0, r1, q2, q3\n+vrmlsldavhxeq.s32 r0, r1, q2, q3\n+vpst\n+vrmlsldavhxeq.s32 r0, r1, q2, q3\n+vrmlsldavhxt.s32 r0, r1, q2, q3\n+vpst\n+vrmlsldavhx.s32 r0, r1, q2, q3\n+it eq\n+vrmlsldavhaxeq.s32 r0, r1, q2, q3\n+vrmlsldavhaxeq.s32 r0, r1, q2, q3\n+vpst\n+vrmlsldavhaxeq.s32 r0, r1, q2, q3\n+vrmlsldavhaxt.s32 r0, r1, q2, q3\n+vpst\n+vrmlsldavhax.s32 r0, r1, q2, q3"
    }
  ]
}