#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Dec 18 21:57:33 2024
# Process ID: 14940
# Current directory: D:/VerlilogCode/ComputerStructure/exp6/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18276 D:\VerlilogCode\ComputerStructure\exp6\CPU\CPU.xpr
# Log file: D:/VerlilogCode/ComputerStructure/exp6/CPU/vivado.log
# Journal file: D:/VerlilogCode/ComputerStructure/exp6/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/alu_noclk.v w ]
add_files D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/alu_noclk.v
close [ open D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v w ]
add_files D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/alu_noclk.v] -no_script -reset -force -quiet
remove_files  D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/alu_noclk.v
export_ip_user_files -of_objects  [get_files D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v] -no_script -reset -force -quiet
remove_files  D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v
close [ open D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v w ]
add_files D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v
update_compile_order -fileset sources_1
close [ open D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ALU_noclk.v w ]
add_files D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ALU_noclk.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: SimpleCycleCPU
ERROR: [Synth 8-1031] Rst is not declared [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v:24]
ERROR: [Synth 8-1031] clk is not declared [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v:24]
ERROR: [Synth 8-2576] procedural assignment to a non-register ReadData is not permitted [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v:41]
ERROR: [Synth 8-1031] MemWriteM is not declared [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v:42]
INFO: [Synth 8-2350] module DataMemory ignored due to previous errors [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v:23]
Failed to read verilog 'D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: SimpleCycleCPU
ERROR: [Synth 8-1031] clk is not declared [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v:24]
ERROR: [Synth 8-1031] MemWriteM is not declared [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v:42]
INFO: [Synth 8-2350] module DataMemory ignored due to previous errors [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v:23]
Failed to read verilog 'D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: SimpleCycleCPU
ERROR: [Synth 8-1031] MemWriteM is not declared [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v:42]
INFO: [Synth 8-2350] module DataMemory ignored due to previous errors [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v:23]
Failed to read verilog 'D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: SimpleCycleCPU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 932.387 ; gain = 3.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SimpleCycleCPU' [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:23]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ProgramCounter.v:23]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ProgramCounter.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [D:/VerlilogCode/ComputerStructure/exp4/IMem/IMem.srcs/sources_1/new/IMem.v:23]
	Parameter Instruction_Width bound to: 32 - type: integer 
	Parameter IMEM_Size bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (2#1) [D:/VerlilogCode/ComputerStructure/exp4/IMem/IMem.srcs/sources_1/new/IMem.v:23]
INFO: [Synth 8-638] synthesizing module 'RegFile' [D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.srcs/sources_1/new/RegFile.v:24]
	Parameter ADDR_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegFile' (3#1) [D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.srcs/sources_1/new/RegFile.v:24]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v:23]
	Parameter Addr_Width bound to: 12 - type: integer 
	Parameter Data_Width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (4#1) [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'Address' does not match port width (12) of module 'DataMemory' [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:102]
ERROR: [Synth 8-448] named port connection 'Rst' does not exist for instance 'DM' of module 'DataMemory' [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:105]
INFO: [Synth 8-638] synthesizing module 'CU_completed' [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/CU_completed.v:23]
ERROR: [Synth 8-285] failed synthesizing module 'CU_completed' [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/CU_completed.v:23]
ERROR: [Synth 8-285] failed synthesizing module 'SimpleCycleCPU' [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1264.941 ; gain = 335.629
---------------------------------------------------------------------------------
RTL Elaboration failed
10 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: SimpleCycleCPU
ERROR: [Synth 8-2543] port connections cannot be mixed ordered and named [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:98]
INFO: [Synth 8-2350] module SimpleCycleCPU ignored due to previous errors [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:23]
Failed to read verilog 'D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: SimpleCycleCPU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1264.941 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SimpleCycleCPU' [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:23]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ProgramCounter.v:23]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ProgramCounter.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [D:/VerlilogCode/ComputerStructure/exp4/IMem/IMem.srcs/sources_1/new/IMem.v:23]
	Parameter Instruction_Width bound to: 32 - type: integer 
	Parameter IMEM_Size bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (2#1) [D:/VerlilogCode/ComputerStructure/exp4/IMem/IMem.srcs/sources_1/new/IMem.v:23]
INFO: [Synth 8-638] synthesizing module 'RegFile' [D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.srcs/sources_1/new/RegFile.v:24]
	Parameter ADDR_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegFile' (3#1) [D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.srcs/sources_1/new/RegFile.v:24]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v:23]
	Parameter Addr_Width bound to: 12 - type: integer 
	Parameter Data_Width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (4#1) [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'Address' does not match port width (12) of module 'DataMemory' [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:102]
INFO: [Synth 8-638] synthesizing module 'CU_completed' [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/CU_completed.v:23]
INFO: [Synth 8-256] done synthesizing module 'CU_completed' (5#1) [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/CU_completed.v:23]
INFO: [Synth 8-638] synthesizing module 'ALUControlUnit' [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ALUControlUnit.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALUControlUnit' (6#1) [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ALUControlUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU_noclk' [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ALU_noclk.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU_noclk' (7#1) [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ALU_noclk.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'IR_reg' and it is trimmed from '32' to '21' bits. [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:84]
INFO: [Synth 8-256] done synthesizing module 'SimpleCycleCPU' (8#1) [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1267.379 ; gain = 2.438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1267.379 ; gain = 2.438
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1668.352 ; gain = 403.410
20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1668.352 ; gain = 403.410
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_SimpleCycleCPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_SimpleCycleCPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ALUControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ALU_noclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_noclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/CU_completed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_completed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp4/IMem/IMem.srcs/sources_1/new/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleCycleCPU
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:93]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:101]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sim_1/new/sim_SimpleCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_SimpleCycleCPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a73c5940f3e9493296d2d1d3fe4c1ebd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_SimpleCycleCPU_behav xil_defaultlib.sim_SimpleCycleCPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 12 for port Address [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.CU_completed
Compiling module xil_defaultlib.ALUControlUnit
Compiling module xil_defaultlib.ALU_noclk
Compiling module xil_defaultlib.SimpleCycleCPU
Compiling module xil_defaultlib.sim_SimpleCycleCPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_SimpleCycleCPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_SimpleCycleCPU_behav -key {Behavioral:sim_1:Functional:sim_SimpleCycleCPU} -tclbatch {sim_SimpleCycleCPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_SimpleCycleCPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_SimpleCycleCPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1668.352 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_SimpleCycleCPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_SimpleCycleCPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ALUControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ALU_noclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_noclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/CU_completed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_completed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp4/IMem/IMem.srcs/sources_1/new/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
ERROR: [VRFC 10-1280] procedural assignment to a non-register ReadData1 is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.srcs/sources_1/new/RegFile.v:46]
ERROR: [VRFC 10-1280] procedural assignment to a non-register ReadData1 is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.srcs/sources_1/new/RegFile.v:46]
ERROR: [VRFC 10-1280] procedural assignment to a non-register ReadData1 is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.srcs/sources_1/new/RegFile.v:47]
ERROR: [VRFC 10-1280] procedural assignment to a non-register ReadData1 is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.srcs/sources_1/new/RegFile.v:47]
ERROR: [VRFC 10-1280] procedural assignment to a non-register ReadData2 is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.srcs/sources_1/new/RegFile.v:48]
ERROR: [VRFC 10-1280] procedural assignment to a non-register ReadData2 is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.srcs/sources_1/new/RegFile.v:48]
ERROR: [VRFC 10-1280] procedural assignment to a non-register ReadData2 is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.srcs/sources_1/new/RegFile.v:49]
ERROR: [VRFC 10-1280] procedural assignment to a non-register ReadData2 is not permitted, left-hand side should be reg/integer/time/genvar [D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.srcs/sources_1/new/RegFile.v:49]
ERROR: [VRFC 10-1040] module RegFile ignored due to previous errors [D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.srcs/sources_1/new/RegFile.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_SimpleCycleCPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_SimpleCycleCPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ALUControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ALU_noclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_noclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/CU_completed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_completed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp4/IMem/IMem.srcs/sources_1/new/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleCycleCPU
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:93]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:101]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sim_1/new/sim_SimpleCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_SimpleCycleCPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a73c5940f3e9493296d2d1d3fe4c1ebd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_SimpleCycleCPU_behav xil_defaultlib.sim_SimpleCycleCPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 12 for port Address [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.CU_completed
Compiling module xil_defaultlib.ALUControlUnit
Compiling module xil_defaultlib.ALU_noclk
Compiling module xil_defaultlib.SimpleCycleCPU
Compiling module xil_defaultlib.sim_SimpleCycleCPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_SimpleCycleCPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_SimpleCycleCPU_behav -key {Behavioral:sim_1:Functional:sim_SimpleCycleCPU} -tclbatch {sim_SimpleCycleCPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_SimpleCycleCPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_SimpleCycleCPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1668.352 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 19 00:53:55 2024...
