
MyFirstProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001f78  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  08002128  08002128  00012128  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080021dc  080021dc  000121dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080021e0  080021e0  000121e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000080  20000000  080021e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020080  2**0
                  CONTENTS
  7 .bss          00000038  20000080  20000080  00020080  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  200000b8  200000b8  00020080  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 10 .debug_info   000075e0  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000013bf  00000000  00000000  00027690  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000008c8  00000000  00000000  00028a50  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000800  00000000  00000000  00029318  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000319d  00000000  00000000  00029b18  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000311d  00000000  00000000  0002ccb5  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0002fdd2  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002c14  00000000  00000000  0002fe50  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000080 	.word	0x20000080
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08002110 	.word	0x08002110

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000084 	.word	0x20000084
 80001ec:	08002110 	.word	0x08002110

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000290:	b480      	push	{r7}
 8000292:	b085      	sub	sp, #20
 8000294:	af00      	add	r7, sp, #0
 8000296:	6078      	str	r0, [r7, #4]
 8000298:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 800029a:	2300      	movs	r3, #0
 800029c:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 800029e:	2300      	movs	r3, #0
 80002a0:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	685b      	ldr	r3, [r3, #4]
 80002a6:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 80002a8:	68fb      	ldr	r3, [r7, #12]
 80002aa:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80002ae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80002b2:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80002b4:	683b      	ldr	r3, [r7, #0]
 80002b6:	791b      	ldrb	r3, [r3, #4]
 80002b8:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 80002ba:	683b      	ldr	r3, [r7, #0]
 80002bc:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80002be:	4313      	orrs	r3, r2
 80002c0:	68fa      	ldr	r2, [r7, #12]
 80002c2:	4313      	orrs	r3, r2
 80002c4:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	68fa      	ldr	r2, [r7, #12]
 80002ca:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	689b      	ldr	r3, [r3, #8]
 80002d0:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 80002d2:	68fa      	ldr	r2, [r7, #12]
 80002d4:	4b18      	ldr	r3, [pc, #96]	; (8000338 <ADC_Init+0xa8>)
 80002d6:	4013      	ands	r3, r2
 80002d8:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80002da:	683b      	ldr	r3, [r7, #0]
 80002dc:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 80002de:	683b      	ldr	r3, [r7, #0]
 80002e0:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80002e2:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 80002e4:	683b      	ldr	r3, [r7, #0]
 80002e6:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 80002e8:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80002ea:	683b      	ldr	r3, [r7, #0]
 80002ec:	795b      	ldrb	r3, [r3, #5]
 80002ee:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80002f0:	4313      	orrs	r3, r2
 80002f2:	68fa      	ldr	r2, [r7, #12]
 80002f4:	4313      	orrs	r3, r2
 80002f6:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	68fa      	ldr	r2, [r7, #12]
 80002fc:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000302:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000304:	68fb      	ldr	r3, [r7, #12]
 8000306:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800030a:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 800030c:	683b      	ldr	r3, [r7, #0]
 800030e:	7d1b      	ldrb	r3, [r3, #20]
 8000310:	3b01      	subs	r3, #1
 8000312:	b2da      	uxtb	r2, r3
 8000314:	7afb      	ldrb	r3, [r7, #11]
 8000316:	4313      	orrs	r3, r2
 8000318:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 800031a:	7afb      	ldrb	r3, [r7, #11]
 800031c:	051b      	lsls	r3, r3, #20
 800031e:	68fa      	ldr	r2, [r7, #12]
 8000320:	4313      	orrs	r3, r2
 8000322:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	68fa      	ldr	r2, [r7, #12]
 8000328:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800032a:	bf00      	nop
 800032c:	3714      	adds	r7, #20
 800032e:	46bd      	mov	sp, r7
 8000330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000334:	4770      	bx	lr
 8000336:	bf00      	nop
 8000338:	c0fff7fd 	.word	0xc0fff7fd

0800033c <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 800033c:	b480      	push	{r7}
 800033e:	b085      	sub	sp, #20
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 8000344:	2300      	movs	r3, #0
 8000346:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8000348:	4b0e      	ldr	r3, [pc, #56]	; (8000384 <ADC_CommonInit+0x48>)
 800034a:	685b      	ldr	r3, [r3, #4]
 800034c:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 800034e:	68fa      	ldr	r2, [r7, #12]
 8000350:	4b0d      	ldr	r3, [pc, #52]	; (8000388 <ADC_CommonInit+0x4c>)
 8000352:	4013      	ands	r3, r2
 8000354:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 800035e:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	689b      	ldr	r3, [r3, #8]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000364:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 8000366:	687b      	ldr	r3, [r7, #4]
 8000368:	68db      	ldr	r3, [r3, #12]
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 800036a:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 800036c:	68fa      	ldr	r2, [r7, #12]
 800036e:	4313      	orrs	r3, r2
 8000370:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 8000372:	4a04      	ldr	r2, [pc, #16]	; (8000384 <ADC_CommonInit+0x48>)
 8000374:	68fb      	ldr	r3, [r7, #12]
 8000376:	6053      	str	r3, [r2, #4]
}
 8000378:	bf00      	nop
 800037a:	3714      	adds	r7, #20
 800037c:	46bd      	mov	sp, r7
 800037e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000382:	4770      	bx	lr
 8000384:	40012300 	.word	0x40012300
 8000388:	fffc30e0 	.word	0xfffc30e0

0800038c <ADC_CommonStructInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 800038c:	b480      	push	{r7}
 800038e:	b083      	sub	sp, #12
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_CommonInitStruct->ADC_Mode = ADC_Mode_Independent;
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	2200      	movs	r2, #0
 8000398:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_Prescaler member */
  ADC_CommonInitStruct->ADC_Prescaler = ADC_Prescaler_Div2;
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	2200      	movs	r2, #0
 800039e:	605a      	str	r2, [r3, #4]

  /* Initialize the ADC_DMAAccessMode member */
  ADC_CommonInitStruct->ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	2200      	movs	r2, #0
 80003a4:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_TwoSamplingDelay member */
  ADC_CommonInitStruct->ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	2200      	movs	r2, #0
 80003aa:	60da      	str	r2, [r3, #12]
}
 80003ac:	bf00      	nop
 80003ae:	370c      	adds	r7, #12
 80003b0:	46bd      	mov	sp, r7
 80003b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b6:	4770      	bx	lr

080003b8 <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80003b8:	b480      	push	{r7}
 80003ba:	b085      	sub	sp, #20
 80003bc:	af00      	add	r7, sp, #0
 80003be:	6078      	str	r0, [r7, #4]
 80003c0:	4608      	mov	r0, r1
 80003c2:	4611      	mov	r1, r2
 80003c4:	461a      	mov	r2, r3
 80003c6:	4603      	mov	r3, r0
 80003c8:	70fb      	strb	r3, [r7, #3]
 80003ca:	460b      	mov	r3, r1
 80003cc:	70bb      	strb	r3, [r7, #2]
 80003ce:	4613      	mov	r3, r2
 80003d0:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 80003d2:	2300      	movs	r3, #0
 80003d4:	60fb      	str	r3, [r7, #12]
 80003d6:	2300      	movs	r3, #0
 80003d8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80003da:	78fb      	ldrb	r3, [r7, #3]
 80003dc:	2b09      	cmp	r3, #9
 80003de:	d923      	bls.n	8000428 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	68db      	ldr	r3, [r3, #12]
 80003e4:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 80003e6:	78fb      	ldrb	r3, [r7, #3]
 80003e8:	f1a3 020a 	sub.w	r2, r3, #10
 80003ec:	4613      	mov	r3, r2
 80003ee:	005b      	lsls	r3, r3, #1
 80003f0:	4413      	add	r3, r2
 80003f2:	2207      	movs	r2, #7
 80003f4:	fa02 f303 	lsl.w	r3, r2, r3
 80003f8:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80003fa:	68bb      	ldr	r3, [r7, #8]
 80003fc:	43db      	mvns	r3, r3
 80003fe:	68fa      	ldr	r2, [r7, #12]
 8000400:	4013      	ands	r3, r2
 8000402:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000404:	7879      	ldrb	r1, [r7, #1]
 8000406:	78fb      	ldrb	r3, [r7, #3]
 8000408:	f1a3 020a 	sub.w	r2, r3, #10
 800040c:	4613      	mov	r3, r2
 800040e:	005b      	lsls	r3, r3, #1
 8000410:	4413      	add	r3, r2
 8000412:	fa01 f303 	lsl.w	r3, r1, r3
 8000416:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000418:	68fa      	ldr	r2, [r7, #12]
 800041a:	68bb      	ldr	r3, [r7, #8]
 800041c:	4313      	orrs	r3, r2
 800041e:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	68fa      	ldr	r2, [r7, #12]
 8000424:	60da      	str	r2, [r3, #12]
 8000426:	e01e      	b.n	8000466 <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	691b      	ldr	r3, [r3, #16]
 800042c:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 800042e:	78fa      	ldrb	r2, [r7, #3]
 8000430:	4613      	mov	r3, r2
 8000432:	005b      	lsls	r3, r3, #1
 8000434:	4413      	add	r3, r2
 8000436:	2207      	movs	r2, #7
 8000438:	fa02 f303 	lsl.w	r3, r2, r3
 800043c:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800043e:	68bb      	ldr	r3, [r7, #8]
 8000440:	43db      	mvns	r3, r3
 8000442:	68fa      	ldr	r2, [r7, #12]
 8000444:	4013      	ands	r3, r2
 8000446:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8000448:	7879      	ldrb	r1, [r7, #1]
 800044a:	78fa      	ldrb	r2, [r7, #3]
 800044c:	4613      	mov	r3, r2
 800044e:	005b      	lsls	r3, r3, #1
 8000450:	4413      	add	r3, r2
 8000452:	fa01 f303 	lsl.w	r3, r1, r3
 8000456:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000458:	68fa      	ldr	r2, [r7, #12]
 800045a:	68bb      	ldr	r3, [r7, #8]
 800045c:	4313      	orrs	r3, r2
 800045e:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	68fa      	ldr	r2, [r7, #12]
 8000464:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8000466:	78bb      	ldrb	r3, [r7, #2]
 8000468:	2b06      	cmp	r3, #6
 800046a:	d821      	bhi.n	80004b0 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000470:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 8000472:	78bb      	ldrb	r3, [r7, #2]
 8000474:	1e5a      	subs	r2, r3, #1
 8000476:	4613      	mov	r3, r2
 8000478:	009b      	lsls	r3, r3, #2
 800047a:	4413      	add	r3, r2
 800047c:	221f      	movs	r2, #31
 800047e:	fa02 f303 	lsl.w	r3, r2, r3
 8000482:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000484:	68bb      	ldr	r3, [r7, #8]
 8000486:	43db      	mvns	r3, r3
 8000488:	68fa      	ldr	r2, [r7, #12]
 800048a:	4013      	ands	r3, r2
 800048c:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 800048e:	78f9      	ldrb	r1, [r7, #3]
 8000490:	78bb      	ldrb	r3, [r7, #2]
 8000492:	1e5a      	subs	r2, r3, #1
 8000494:	4613      	mov	r3, r2
 8000496:	009b      	lsls	r3, r3, #2
 8000498:	4413      	add	r3, r2
 800049a:	fa01 f303 	lsl.w	r3, r1, r3
 800049e:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80004a0:	68fa      	ldr	r2, [r7, #12]
 80004a2:	68bb      	ldr	r3, [r7, #8]
 80004a4:	4313      	orrs	r3, r2
 80004a6:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	68fa      	ldr	r2, [r7, #12]
 80004ac:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80004ae:	e047      	b.n	8000540 <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
 80004b0:	78bb      	ldrb	r3, [r7, #2]
 80004b2:	2b0c      	cmp	r3, #12
 80004b4:	d821      	bhi.n	80004fa <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004ba:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 80004bc:	78bb      	ldrb	r3, [r7, #2]
 80004be:	1fda      	subs	r2, r3, #7
 80004c0:	4613      	mov	r3, r2
 80004c2:	009b      	lsls	r3, r3, #2
 80004c4:	4413      	add	r3, r2
 80004c6:	221f      	movs	r2, #31
 80004c8:	fa02 f303 	lsl.w	r3, r2, r3
 80004cc:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 80004ce:	68bb      	ldr	r3, [r7, #8]
 80004d0:	43db      	mvns	r3, r3
 80004d2:	68fa      	ldr	r2, [r7, #12]
 80004d4:	4013      	ands	r3, r2
 80004d6:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 80004d8:	78f9      	ldrb	r1, [r7, #3]
 80004da:	78bb      	ldrb	r3, [r7, #2]
 80004dc:	1fda      	subs	r2, r3, #7
 80004de:	4613      	mov	r3, r2
 80004e0:	009b      	lsls	r3, r3, #2
 80004e2:	4413      	add	r3, r2
 80004e4:	fa01 f303 	lsl.w	r3, r1, r3
 80004e8:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 80004ea:	68fa      	ldr	r2, [r7, #12]
 80004ec:	68bb      	ldr	r3, [r7, #8]
 80004ee:	4313      	orrs	r3, r2
 80004f0:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	68fa      	ldr	r2, [r7, #12]
 80004f6:	631a      	str	r2, [r3, #48]	; 0x30
}
 80004f8:	e022      	b.n	8000540 <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004fe:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8000500:	78bb      	ldrb	r3, [r7, #2]
 8000502:	f1a3 020d 	sub.w	r2, r3, #13
 8000506:	4613      	mov	r3, r2
 8000508:	009b      	lsls	r3, r3, #2
 800050a:	4413      	add	r3, r2
 800050c:	221f      	movs	r2, #31
 800050e:	fa02 f303 	lsl.w	r3, r2, r3
 8000512:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8000514:	68bb      	ldr	r3, [r7, #8]
 8000516:	43db      	mvns	r3, r3
 8000518:	68fa      	ldr	r2, [r7, #12]
 800051a:	4013      	ands	r3, r2
 800051c:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 800051e:	78f9      	ldrb	r1, [r7, #3]
 8000520:	78bb      	ldrb	r3, [r7, #2]
 8000522:	f1a3 020d 	sub.w	r2, r3, #13
 8000526:	4613      	mov	r3, r2
 8000528:	009b      	lsls	r3, r3, #2
 800052a:	4413      	add	r3, r2
 800052c:	fa01 f303 	lsl.w	r3, r1, r3
 8000530:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 8000532:	68fa      	ldr	r2, [r7, #12]
 8000534:	68bb      	ldr	r3, [r7, #8]
 8000536:	4313      	orrs	r3, r2
 8000538:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	68fa      	ldr	r2, [r7, #12]
 800053e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000540:	bf00      	nop
 8000542:	3714      	adds	r7, #20
 8000544:	46bd      	mov	sp, r7
 8000546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054a:	4770      	bx	lr

0800054c <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 800054c:	b480      	push	{r7}
 800054e:	b083      	sub	sp, #12
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
 8000554:	460b      	mov	r3, r1
 8000556:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000558:	78fb      	ldrb	r3, [r7, #3]
 800055a:	2b00      	cmp	r3, #0
 800055c:	d006      	beq.n	800056c <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	f043 0201 	orr.w	r2, r3, #1
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 800056a:	e005      	b.n	8000578 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	f023 0201 	bic.w	r2, r3, #1
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	601a      	str	r2, [r3, #0]
}
 8000578:	bf00      	nop
 800057a:	370c      	adds	r7, #12
 800057c:	46bd      	mov	sp, r7
 800057e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000582:	4770      	bx	lr

08000584 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000584:	b480      	push	{r7}
 8000586:	b087      	sub	sp, #28
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
 800058c:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800058e:	2300      	movs	r3, #0
 8000590:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 8000592:	2300      	movs	r3, #0
 8000594:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	4a15      	ldr	r2, [pc, #84]	; (80005f0 <DMA_GetFlagStatus+0x6c>)
 800059a:	4293      	cmp	r3, r2
 800059c:	d802      	bhi.n	80005a4 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800059e:	4b15      	ldr	r3, [pc, #84]	; (80005f4 <DMA_GetFlagStatus+0x70>)
 80005a0:	613b      	str	r3, [r7, #16]
 80005a2:	e001      	b.n	80005a8 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80005a4:	4b14      	ldr	r3, [pc, #80]	; (80005f8 <DMA_GetFlagStatus+0x74>)
 80005a6:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80005a8:	683b      	ldr	r3, [r7, #0]
 80005aa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d003      	beq.n	80005ba <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 80005b2:	693b      	ldr	r3, [r7, #16]
 80005b4:	685b      	ldr	r3, [r3, #4]
 80005b6:	60fb      	str	r3, [r7, #12]
 80005b8:	e002      	b.n	80005c0 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 80005ba:	693b      	ldr	r3, [r7, #16]
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80005c6:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80005ca:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 80005cc:	68fa      	ldr	r2, [r7, #12]
 80005ce:	683b      	ldr	r3, [r7, #0]
 80005d0:	4013      	ands	r3, r2
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d002      	beq.n	80005dc <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 80005d6:	2301      	movs	r3, #1
 80005d8:	75fb      	strb	r3, [r7, #23]
 80005da:	e001      	b.n	80005e0 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 80005dc:	2300      	movs	r3, #0
 80005de:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 80005e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80005e2:	4618      	mov	r0, r3
 80005e4:	371c      	adds	r7, #28
 80005e6:	46bd      	mov	sp, r7
 80005e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop
 80005f0:	4002640f 	.word	0x4002640f
 80005f4:	40026000 	.word	0x40026000
 80005f8:	40026400 	.word	0x40026400

080005fc <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b085      	sub	sp, #20
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	4a10      	ldr	r2, [pc, #64]	; (800064c <DMA_ClearFlag+0x50>)
 800060a:	4293      	cmp	r3, r2
 800060c:	d802      	bhi.n	8000614 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800060e:	4b10      	ldr	r3, [pc, #64]	; (8000650 <DMA_ClearFlag+0x54>)
 8000610:	60fb      	str	r3, [r7, #12]
 8000612:	e001      	b.n	8000618 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000614:	4b0f      	ldr	r3, [pc, #60]	; (8000654 <DMA_ClearFlag+0x58>)
 8000616:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000618:	683b      	ldr	r3, [r7, #0]
 800061a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800061e:	2b00      	cmp	r3, #0
 8000620:	d007      	beq.n	8000632 <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000622:	683b      	ldr	r3, [r7, #0]
 8000624:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000628:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800062c:	68fa      	ldr	r2, [r7, #12]
 800062e:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8000630:	e006      	b.n	8000640 <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000632:	683b      	ldr	r3, [r7, #0]
 8000634:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000638:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800063c:	68fa      	ldr	r2, [r7, #12]
 800063e:	6093      	str	r3, [r2, #8]
}
 8000640:	bf00      	nop
 8000642:	3714      	adds	r7, #20
 8000644:	46bd      	mov	sp, r7
 8000646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064a:	4770      	bx	lr
 800064c:	4002640f 	.word	0x4002640f
 8000650:	40026000 	.word	0x40026000
 8000654:	40026400 	.word	0x40026400

08000658 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000658:	b480      	push	{r7}
 800065a:	b087      	sub	sp, #28
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
 8000660:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000662:	2300      	movs	r3, #0
 8000664:	617b      	str	r3, [r7, #20]
 8000666:	2300      	movs	r3, #0
 8000668:	613b      	str	r3, [r7, #16]
 800066a:	2300      	movs	r3, #0
 800066c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800066e:	2300      	movs	r3, #0
 8000670:	617b      	str	r3, [r7, #20]
 8000672:	e076      	b.n	8000762 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000674:	2201      	movs	r2, #1
 8000676:	697b      	ldr	r3, [r7, #20]
 8000678:	fa02 f303 	lsl.w	r3, r2, r3
 800067c:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800067e:	683b      	ldr	r3, [r7, #0]
 8000680:	681a      	ldr	r2, [r3, #0]
 8000682:	693b      	ldr	r3, [r7, #16]
 8000684:	4013      	ands	r3, r2
 8000686:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000688:	68fa      	ldr	r2, [r7, #12]
 800068a:	693b      	ldr	r3, [r7, #16]
 800068c:	429a      	cmp	r2, r3
 800068e:	d165      	bne.n	800075c <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	681a      	ldr	r2, [r3, #0]
 8000694:	697b      	ldr	r3, [r7, #20]
 8000696:	005b      	lsls	r3, r3, #1
 8000698:	2103      	movs	r1, #3
 800069a:	fa01 f303 	lsl.w	r3, r1, r3
 800069e:	43db      	mvns	r3, r3
 80006a0:	401a      	ands	r2, r3
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	681a      	ldr	r2, [r3, #0]
 80006aa:	683b      	ldr	r3, [r7, #0]
 80006ac:	791b      	ldrb	r3, [r3, #4]
 80006ae:	4619      	mov	r1, r3
 80006b0:	697b      	ldr	r3, [r7, #20]
 80006b2:	005b      	lsls	r3, r3, #1
 80006b4:	fa01 f303 	lsl.w	r3, r1, r3
 80006b8:	431a      	orrs	r2, r3
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80006be:	683b      	ldr	r3, [r7, #0]
 80006c0:	791b      	ldrb	r3, [r3, #4]
 80006c2:	2b01      	cmp	r3, #1
 80006c4:	d003      	beq.n	80006ce <GPIO_Init+0x76>
 80006c6:	683b      	ldr	r3, [r7, #0]
 80006c8:	791b      	ldrb	r3, [r3, #4]
 80006ca:	2b02      	cmp	r3, #2
 80006cc:	d12e      	bne.n	800072c <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	689a      	ldr	r2, [r3, #8]
 80006d2:	697b      	ldr	r3, [r7, #20]
 80006d4:	005b      	lsls	r3, r3, #1
 80006d6:	2103      	movs	r1, #3
 80006d8:	fa01 f303 	lsl.w	r3, r1, r3
 80006dc:	43db      	mvns	r3, r3
 80006de:	401a      	ands	r2, r3
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	689a      	ldr	r2, [r3, #8]
 80006e8:	683b      	ldr	r3, [r7, #0]
 80006ea:	795b      	ldrb	r3, [r3, #5]
 80006ec:	4619      	mov	r1, r3
 80006ee:	697b      	ldr	r3, [r7, #20]
 80006f0:	005b      	lsls	r3, r3, #1
 80006f2:	fa01 f303 	lsl.w	r3, r1, r3
 80006f6:	431a      	orrs	r2, r3
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	685a      	ldr	r2, [r3, #4]
 8000700:	697b      	ldr	r3, [r7, #20]
 8000702:	b29b      	uxth	r3, r3
 8000704:	4619      	mov	r1, r3
 8000706:	2301      	movs	r3, #1
 8000708:	408b      	lsls	r3, r1
 800070a:	43db      	mvns	r3, r3
 800070c:	401a      	ands	r2, r3
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	685b      	ldr	r3, [r3, #4]
 8000716:	683a      	ldr	r2, [r7, #0]
 8000718:	7992      	ldrb	r2, [r2, #6]
 800071a:	4611      	mov	r1, r2
 800071c:	697a      	ldr	r2, [r7, #20]
 800071e:	b292      	uxth	r2, r2
 8000720:	fa01 f202 	lsl.w	r2, r1, r2
 8000724:	b292      	uxth	r2, r2
 8000726:	431a      	orrs	r2, r3
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	68da      	ldr	r2, [r3, #12]
 8000730:	697b      	ldr	r3, [r7, #20]
 8000732:	b29b      	uxth	r3, r3
 8000734:	005b      	lsls	r3, r3, #1
 8000736:	2103      	movs	r1, #3
 8000738:	fa01 f303 	lsl.w	r3, r1, r3
 800073c:	43db      	mvns	r3, r3
 800073e:	401a      	ands	r2, r3
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	68da      	ldr	r2, [r3, #12]
 8000748:	683b      	ldr	r3, [r7, #0]
 800074a:	79db      	ldrb	r3, [r3, #7]
 800074c:	4619      	mov	r1, r3
 800074e:	697b      	ldr	r3, [r7, #20]
 8000750:	005b      	lsls	r3, r3, #1
 8000752:	fa01 f303 	lsl.w	r3, r1, r3
 8000756:	431a      	orrs	r2, r3
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800075c:	697b      	ldr	r3, [r7, #20]
 800075e:	3301      	adds	r3, #1
 8000760:	617b      	str	r3, [r7, #20]
 8000762:	697b      	ldr	r3, [r7, #20]
 8000764:	2b0f      	cmp	r3, #15
 8000766:	d985      	bls.n	8000674 <GPIO_Init+0x1c>
    }
  }
}
 8000768:	bf00      	nop
 800076a:	371c      	adds	r7, #28
 800076c:	46bd      	mov	sp, r7
 800076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000772:	4770      	bx	lr

08000774 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_LTDC: Connect LTDC pins to AF14 for STM32F429xx/439xx devices. 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000774:	b480      	push	{r7}
 8000776:	b085      	sub	sp, #20
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
 800077c:	460b      	mov	r3, r1
 800077e:	807b      	strh	r3, [r7, #2]
 8000780:	4613      	mov	r3, r2
 8000782:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000784:	2300      	movs	r3, #0
 8000786:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000788:	2300      	movs	r3, #0
 800078a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800078c:	787a      	ldrb	r2, [r7, #1]
 800078e:	887b      	ldrh	r3, [r7, #2]
 8000790:	f003 0307 	and.w	r3, r3, #7
 8000794:	009b      	lsls	r3, r3, #2
 8000796:	fa02 f303 	lsl.w	r3, r2, r3
 800079a:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800079c:	887b      	ldrh	r3, [r7, #2]
 800079e:	08db      	lsrs	r3, r3, #3
 80007a0:	b29b      	uxth	r3, r3
 80007a2:	4618      	mov	r0, r3
 80007a4:	887b      	ldrh	r3, [r7, #2]
 80007a6:	08db      	lsrs	r3, r3, #3
 80007a8:	b29b      	uxth	r3, r3
 80007aa:	461a      	mov	r2, r3
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	3208      	adds	r2, #8
 80007b0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80007b4:	887b      	ldrh	r3, [r7, #2]
 80007b6:	f003 0307 	and.w	r3, r3, #7
 80007ba:	009b      	lsls	r3, r3, #2
 80007bc:	210f      	movs	r1, #15
 80007be:	fa01 f303 	lsl.w	r3, r1, r3
 80007c2:	43db      	mvns	r3, r3
 80007c4:	ea02 0103 	and.w	r1, r2, r3
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	f100 0208 	add.w	r2, r0, #8
 80007ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80007d2:	887b      	ldrh	r3, [r7, #2]
 80007d4:	08db      	lsrs	r3, r3, #3
 80007d6:	b29b      	uxth	r3, r3
 80007d8:	461a      	mov	r2, r3
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	3208      	adds	r2, #8
 80007de:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80007e2:	68fb      	ldr	r3, [r7, #12]
 80007e4:	4313      	orrs	r3, r2
 80007e6:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80007e8:	887b      	ldrh	r3, [r7, #2]
 80007ea:	08db      	lsrs	r3, r3, #3
 80007ec:	b29b      	uxth	r3, r3
 80007ee:	461a      	mov	r2, r3
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	3208      	adds	r2, #8
 80007f4:	68b9      	ldr	r1, [r7, #8]
 80007f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80007fa:	bf00      	nop
 80007fc:	3714      	adds	r7, #20
 80007fe:	46bd      	mov	sp, r7
 8000800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000804:	4770      	bx	lr

08000806 <I2C_GenerateSTOP>:
  * @param  NewState: new state of the I2C STOP condition generation.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8000806:	b480      	push	{r7}
 8000808:	b083      	sub	sp, #12
 800080a:	af00      	add	r7, sp, #0
 800080c:	6078      	str	r0, [r7, #4]
 800080e:	460b      	mov	r3, r1
 8000810:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000812:	78fb      	ldrb	r3, [r7, #3]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d008      	beq.n	800082a <I2C_GenerateSTOP+0x24>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= I2C_CR1_STOP;
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	881b      	ldrh	r3, [r3, #0]
 800081c:	b29b      	uxth	r3, r3
 800081e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000822:	b29a      	uxth	r2, r3
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
  }
}
 8000828:	e007      	b.n	800083a <I2C_GenerateSTOP+0x34>
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	881b      	ldrh	r3, [r3, #0]
 800082e:	b29b      	uxth	r3, r3
 8000830:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000834:	b29a      	uxth	r2, r3
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	801a      	strh	r2, [r3, #0]
}
 800083a:	bf00      	nop
 800083c:	370c      	adds	r7, #12
 800083e:	46bd      	mov	sp, r7
 8000840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000844:	4770      	bx	lr

08000846 <I2C_GetFlagStatus>:
  *                                Address matched flag (Slave mode)"ENDAD"
  *            @arg I2C_FLAG_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 8000846:	b480      	push	{r7}
 8000848:	b087      	sub	sp, #28
 800084a:	af00      	add	r7, sp, #0
 800084c:	6078      	str	r0, [r7, #4]
 800084e:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8000850:	2300      	movs	r3, #0
 8000852:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 8000854:	2300      	movs	r3, #0
 8000856:	613b      	str	r3, [r7, #16]
 8000858:	2300      	movs	r3, #0
 800085a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	60fb      	str	r3, [r7, #12]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 8000860:	683b      	ldr	r3, [r7, #0]
 8000862:	0f1b      	lsrs	r3, r3, #28
 8000864:	613b      	str	r3, [r7, #16]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_MASK;
 8000866:	683b      	ldr	r3, [r7, #0]
 8000868:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800086c:	603b      	str	r3, [r7, #0]
  
  if(i2creg != 0)
 800086e:	693b      	ldr	r3, [r7, #16]
 8000870:	2b00      	cmp	r3, #0
 8000872:	d003      	beq.n	800087c <I2C_GetFlagStatus+0x36>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	3314      	adds	r3, #20
 8000878:	60fb      	str	r3, [r7, #12]
 800087a:	e005      	b.n	8000888 <I2C_GetFlagStatus+0x42>
  }
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 800087c:	683b      	ldr	r3, [r7, #0]
 800087e:	0c1b      	lsrs	r3, r3, #16
 8000880:	603b      	str	r3, [r7, #0]
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	3318      	adds	r3, #24
 8000886:	60fb      	str	r3, [r7, #12]
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 8000888:	68fb      	ldr	r3, [r7, #12]
 800088a:	681a      	ldr	r2, [r3, #0]
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	4013      	ands	r3, r2
 8000890:	2b00      	cmp	r3, #0
 8000892:	d002      	beq.n	800089a <I2C_GetFlagStatus+0x54>
  {
    /* I2C_FLAG is set */
    bitstatus = SET;
 8000894:	2301      	movs	r3, #1
 8000896:	75fb      	strb	r3, [r7, #23]
 8000898:	e001      	b.n	800089e <I2C_GetFlagStatus+0x58>
  }
  else
  {
    /* I2C_FLAG is reset */
    bitstatus = RESET;
 800089a:	2300      	movs	r3, #0
 800089c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
 800089e:	7dfb      	ldrb	r3, [r7, #23]
}
 80008a0:	4618      	mov	r0, r3
 80008a2:	371c      	adds	r7, #28
 80008a4:	46bd      	mov	sp, r7
 80008a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008aa:	4770      	bx	lr

080008ac <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b089      	sub	sp, #36	; 0x24
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80008b4:	2300      	movs	r3, #0
 80008b6:	61bb      	str	r3, [r7, #24]
 80008b8:	2300      	movs	r3, #0
 80008ba:	617b      	str	r3, [r7, #20]
 80008bc:	2300      	movs	r3, #0
 80008be:	61fb      	str	r3, [r7, #28]
 80008c0:	2302      	movs	r3, #2
 80008c2:	613b      	str	r3, [r7, #16]
 80008c4:	2300      	movs	r3, #0
 80008c6:	60fb      	str	r3, [r7, #12]
 80008c8:	2302      	movs	r3, #2
 80008ca:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80008cc:	4b47      	ldr	r3, [pc, #284]	; (80009ec <RCC_GetClocksFreq+0x140>)
 80008ce:	689b      	ldr	r3, [r3, #8]
 80008d0:	f003 030c 	and.w	r3, r3, #12
 80008d4:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 80008d6:	69bb      	ldr	r3, [r7, #24]
 80008d8:	2b04      	cmp	r3, #4
 80008da:	d007      	beq.n	80008ec <RCC_GetClocksFreq+0x40>
 80008dc:	2b08      	cmp	r3, #8
 80008de:	d009      	beq.n	80008f4 <RCC_GetClocksFreq+0x48>
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d13d      	bne.n	8000960 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	4a42      	ldr	r2, [pc, #264]	; (80009f0 <RCC_GetClocksFreq+0x144>)
 80008e8:	601a      	str	r2, [r3, #0]
      break;
 80008ea:	e03d      	b.n	8000968 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	4a41      	ldr	r2, [pc, #260]	; (80009f4 <RCC_GetClocksFreq+0x148>)
 80008f0:	601a      	str	r2, [r3, #0]
      break;
 80008f2:	e039      	b.n	8000968 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80008f4:	4b3d      	ldr	r3, [pc, #244]	; (80009ec <RCC_GetClocksFreq+0x140>)
 80008f6:	685b      	ldr	r3, [r3, #4]
 80008f8:	0d9b      	lsrs	r3, r3, #22
 80008fa:	f003 0301 	and.w	r3, r3, #1
 80008fe:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000900:	4b3a      	ldr	r3, [pc, #232]	; (80009ec <RCC_GetClocksFreq+0x140>)
 8000902:	685b      	ldr	r3, [r3, #4]
 8000904:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000908:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 800090a:	68fb      	ldr	r3, [r7, #12]
 800090c:	2b00      	cmp	r3, #0
 800090e:	d00c      	beq.n	800092a <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000910:	4a38      	ldr	r2, [pc, #224]	; (80009f4 <RCC_GetClocksFreq+0x148>)
 8000912:	68bb      	ldr	r3, [r7, #8]
 8000914:	fbb2 f3f3 	udiv	r3, r2, r3
 8000918:	4a34      	ldr	r2, [pc, #208]	; (80009ec <RCC_GetClocksFreq+0x140>)
 800091a:	6852      	ldr	r2, [r2, #4]
 800091c:	0992      	lsrs	r2, r2, #6
 800091e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000922:	fb02 f303 	mul.w	r3, r2, r3
 8000926:	61fb      	str	r3, [r7, #28]
 8000928:	e00b      	b.n	8000942 <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800092a:	4a31      	ldr	r2, [pc, #196]	; (80009f0 <RCC_GetClocksFreq+0x144>)
 800092c:	68bb      	ldr	r3, [r7, #8]
 800092e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000932:	4a2e      	ldr	r2, [pc, #184]	; (80009ec <RCC_GetClocksFreq+0x140>)
 8000934:	6852      	ldr	r2, [r2, #4]
 8000936:	0992      	lsrs	r2, r2, #6
 8000938:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800093c:	fb02 f303 	mul.w	r3, r2, r3
 8000940:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000942:	4b2a      	ldr	r3, [pc, #168]	; (80009ec <RCC_GetClocksFreq+0x140>)
 8000944:	685b      	ldr	r3, [r3, #4]
 8000946:	0c1b      	lsrs	r3, r3, #16
 8000948:	f003 0303 	and.w	r3, r3, #3
 800094c:	3301      	adds	r3, #1
 800094e:	005b      	lsls	r3, r3, #1
 8000950:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8000952:	69fa      	ldr	r2, [r7, #28]
 8000954:	693b      	ldr	r3, [r7, #16]
 8000956:	fbb2 f2f3 	udiv	r2, r2, r3
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	601a      	str	r2, [r3, #0]
      break;
 800095e:	e003      	b.n	8000968 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	4a23      	ldr	r2, [pc, #140]	; (80009f0 <RCC_GetClocksFreq+0x144>)
 8000964:	601a      	str	r2, [r3, #0]
      break;
 8000966:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000968:	4b20      	ldr	r3, [pc, #128]	; (80009ec <RCC_GetClocksFreq+0x140>)
 800096a:	689b      	ldr	r3, [r3, #8]
 800096c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000970:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8000972:	69bb      	ldr	r3, [r7, #24]
 8000974:	091b      	lsrs	r3, r3, #4
 8000976:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000978:	4a1f      	ldr	r2, [pc, #124]	; (80009f8 <RCC_GetClocksFreq+0x14c>)
 800097a:	69bb      	ldr	r3, [r7, #24]
 800097c:	4413      	add	r3, r2
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	b2db      	uxtb	r3, r3
 8000982:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	681a      	ldr	r2, [r3, #0]
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	40da      	lsrs	r2, r3
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000990:	4b16      	ldr	r3, [pc, #88]	; (80009ec <RCC_GetClocksFreq+0x140>)
 8000992:	689b      	ldr	r3, [r3, #8]
 8000994:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000998:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 800099a:	69bb      	ldr	r3, [r7, #24]
 800099c:	0a9b      	lsrs	r3, r3, #10
 800099e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80009a0:	4a15      	ldr	r2, [pc, #84]	; (80009f8 <RCC_GetClocksFreq+0x14c>)
 80009a2:	69bb      	ldr	r3, [r7, #24]
 80009a4:	4413      	add	r3, r2
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	b2db      	uxtb	r3, r3
 80009aa:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	685a      	ldr	r2, [r3, #4]
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	40da      	lsrs	r2, r3
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80009b8:	4b0c      	ldr	r3, [pc, #48]	; (80009ec <RCC_GetClocksFreq+0x140>)
 80009ba:	689b      	ldr	r3, [r3, #8]
 80009bc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80009c0:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 80009c2:	69bb      	ldr	r3, [r7, #24]
 80009c4:	0b5b      	lsrs	r3, r3, #13
 80009c6:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80009c8:	4a0b      	ldr	r2, [pc, #44]	; (80009f8 <RCC_GetClocksFreq+0x14c>)
 80009ca:	69bb      	ldr	r3, [r7, #24]
 80009cc:	4413      	add	r3, r2
 80009ce:	781b      	ldrb	r3, [r3, #0]
 80009d0:	b2db      	uxtb	r3, r3
 80009d2:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	685a      	ldr	r2, [r3, #4]
 80009d8:	697b      	ldr	r3, [r7, #20]
 80009da:	40da      	lsrs	r2, r3
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	60da      	str	r2, [r3, #12]
}
 80009e0:	bf00      	nop
 80009e2:	3724      	adds	r7, #36	; 0x24
 80009e4:	46bd      	mov	sp, r7
 80009e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ea:	4770      	bx	lr
 80009ec:	40023800 	.word	0x40023800
 80009f0:	00f42400 	.word	0x00f42400
 80009f4:	007a1200 	.word	0x007a1200
 80009f8:	20000000 	.word	0x20000000

080009fc <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80009fc:	b480      	push	{r7}
 80009fe:	b083      	sub	sp, #12
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
 8000a04:	460b      	mov	r3, r1
 8000a06:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000a08:	78fb      	ldrb	r3, [r7, #3]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d006      	beq.n	8000a1c <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000a0e:	490a      	ldr	r1, [pc, #40]	; (8000a38 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000a10:	4b09      	ldr	r3, [pc, #36]	; (8000a38 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000a12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	4313      	orrs	r3, r2
 8000a18:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000a1a:	e006      	b.n	8000a2a <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000a1c:	4906      	ldr	r1, [pc, #24]	; (8000a38 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000a1e:	4b06      	ldr	r3, [pc, #24]	; (8000a38 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000a20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	43db      	mvns	r3, r3
 8000a26:	4013      	ands	r3, r2
 8000a28:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000a2a:	bf00      	nop
 8000a2c:	370c      	adds	r7, #12
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop
 8000a38:	40023800 	.word	0x40023800

08000a3c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b083      	sub	sp, #12
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
 8000a44:	460b      	mov	r3, r1
 8000a46:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000a48:	78fb      	ldrb	r3, [r7, #3]
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d006      	beq.n	8000a5c <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000a4e:	490a      	ldr	r1, [pc, #40]	; (8000a78 <RCC_APB2PeriphClockCmd+0x3c>)
 8000a50:	4b09      	ldr	r3, [pc, #36]	; (8000a78 <RCC_APB2PeriphClockCmd+0x3c>)
 8000a52:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	4313      	orrs	r3, r2
 8000a58:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000a5a:	e006      	b.n	8000a6a <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000a5c:	4906      	ldr	r1, [pc, #24]	; (8000a78 <RCC_APB2PeriphClockCmd+0x3c>)
 8000a5e:	4b06      	ldr	r3, [pc, #24]	; (8000a78 <RCC_APB2PeriphClockCmd+0x3c>)
 8000a60:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	43db      	mvns	r3, r3
 8000a66:	4013      	ands	r3, r2
 8000a68:	644b      	str	r3, [r1, #68]	; 0x44
}
 8000a6a:	bf00      	nop
 8000a6c:	370c      	adds	r7, #12
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop
 8000a78:	40023800 	.word	0x40023800

08000a7c <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b08a      	sub	sp, #40	; 0x28
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
 8000a84:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000a86:	2300      	movs	r3, #0
 8000a88:	627b      	str	r3, [r7, #36]	; 0x24
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8000a92:	2300      	movs	r3, #0
 8000a94:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	8a1b      	ldrh	r3, [r3, #16]
 8000a9a:	b29b      	uxth	r3, r3
 8000a9c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aa0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000aa4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000aa6:	683b      	ldr	r3, [r7, #0]
 8000aa8:	88db      	ldrh	r3, [r3, #6]
 8000aaa:	461a      	mov	r2, r3
 8000aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aae:	4313      	orrs	r3, r2
 8000ab0:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ab4:	b29a      	uxth	r2, r3
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	899b      	ldrh	r3, [r3, #12]
 8000abe:	b29b      	uxth	r3, r3
 8000ac0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ac4:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000ac8:	f023 030c 	bic.w	r3, r3, #12
 8000acc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	889a      	ldrh	r2, [r3, #4]
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	891b      	ldrh	r3, [r3, #8]
 8000ad6:	4313      	orrs	r3, r2
 8000ad8:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000ade:	4313      	orrs	r3, r2
 8000ae0:	b29b      	uxth	r3, r3
 8000ae2:	461a      	mov	r2, r3
 8000ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ae6:	4313      	orrs	r3, r2
 8000ae8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aec:	b29a      	uxth	r2, r3
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	8a9b      	ldrh	r3, [r3, #20]
 8000af6:	b29b      	uxth	r3, r3
 8000af8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8000afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000afc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000b00:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	899b      	ldrh	r3, [r3, #12]
 8000b06:	461a      	mov	r2, r3
 8000b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b0a:	4313      	orrs	r3, r2
 8000b0c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b10:	b29a      	uxth	r2, r3
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000b16:	f107 0308 	add.w	r3, r7, #8
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	f7ff fec6 	bl	80008ac <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	4a30      	ldr	r2, [pc, #192]	; (8000be4 <USART_Init+0x168>)
 8000b24:	4293      	cmp	r3, r2
 8000b26:	d003      	beq.n	8000b30 <USART_Init+0xb4>
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	4a2f      	ldr	r2, [pc, #188]	; (8000be8 <USART_Init+0x16c>)
 8000b2c:	4293      	cmp	r3, r2
 8000b2e:	d102      	bne.n	8000b36 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000b30:	697b      	ldr	r3, [r7, #20]
 8000b32:	623b      	str	r3, [r7, #32]
 8000b34:	e001      	b.n	8000b3a <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000b36:	693b      	ldr	r3, [r7, #16]
 8000b38:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	899b      	ldrh	r3, [r3, #12]
 8000b3e:	b29b      	uxth	r3, r3
 8000b40:	b21b      	sxth	r3, r3
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	da0c      	bge.n	8000b60 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000b46:	6a3a      	ldr	r2, [r7, #32]
 8000b48:	4613      	mov	r3, r2
 8000b4a:	009b      	lsls	r3, r3, #2
 8000b4c:	4413      	add	r3, r2
 8000b4e:	009a      	lsls	r2, r3, #2
 8000b50:	441a      	add	r2, r3
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	005b      	lsls	r3, r3, #1
 8000b58:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b5c:	61fb      	str	r3, [r7, #28]
 8000b5e:	e00b      	b.n	8000b78 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000b60:	6a3a      	ldr	r2, [r7, #32]
 8000b62:	4613      	mov	r3, r2
 8000b64:	009b      	lsls	r3, r3, #2
 8000b66:	4413      	add	r3, r2
 8000b68:	009a      	lsls	r2, r3, #2
 8000b6a:	441a      	add	r2, r3
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	009b      	lsls	r3, r3, #2
 8000b72:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b76:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8000b78:	69fb      	ldr	r3, [r7, #28]
 8000b7a:	4a1c      	ldr	r2, [pc, #112]	; (8000bec <USART_Init+0x170>)
 8000b7c:	fba2 2303 	umull	r2, r3, r2, r3
 8000b80:	095b      	lsrs	r3, r3, #5
 8000b82:	011b      	lsls	r3, r3, #4
 8000b84:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b88:	091b      	lsrs	r3, r3, #4
 8000b8a:	2264      	movs	r2, #100	; 0x64
 8000b8c:	fb02 f303 	mul.w	r3, r2, r3
 8000b90:	69fa      	ldr	r2, [r7, #28]
 8000b92:	1ad3      	subs	r3, r2, r3
 8000b94:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	899b      	ldrh	r3, [r3, #12]
 8000b9a:	b29b      	uxth	r3, r3
 8000b9c:	b21b      	sxth	r3, r3
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	da0c      	bge.n	8000bbc <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000ba2:	69bb      	ldr	r3, [r7, #24]
 8000ba4:	00db      	lsls	r3, r3, #3
 8000ba6:	3332      	adds	r3, #50	; 0x32
 8000ba8:	4a10      	ldr	r2, [pc, #64]	; (8000bec <USART_Init+0x170>)
 8000baa:	fba2 2303 	umull	r2, r3, r2, r3
 8000bae:	095b      	lsrs	r3, r3, #5
 8000bb0:	f003 0307 	and.w	r3, r3, #7
 8000bb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000bb6:	4313      	orrs	r3, r2
 8000bb8:	627b      	str	r3, [r7, #36]	; 0x24
 8000bba:	e00b      	b.n	8000bd4 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000bbc:	69bb      	ldr	r3, [r7, #24]
 8000bbe:	011b      	lsls	r3, r3, #4
 8000bc0:	3332      	adds	r3, #50	; 0x32
 8000bc2:	4a0a      	ldr	r2, [pc, #40]	; (8000bec <USART_Init+0x170>)
 8000bc4:	fba2 2303 	umull	r2, r3, r2, r3
 8000bc8:	095b      	lsrs	r3, r3, #5
 8000bca:	f003 030f 	and.w	r3, r3, #15
 8000bce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8000bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bd6:	b29a      	uxth	r2, r3
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	811a      	strh	r2, [r3, #8]
}
 8000bdc:	bf00      	nop
 8000bde:	3728      	adds	r7, #40	; 0x28
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	40011000 	.word	0x40011000
 8000be8:	40011400 	.word	0x40011400
 8000bec:	51eb851f 	.word	0x51eb851f

08000bf0 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b083      	sub	sp, #12
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
 8000bf8:	460b      	mov	r3, r1
 8000bfa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000bfc:	78fb      	ldrb	r3, [r7, #3]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d008      	beq.n	8000c14 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	899b      	ldrh	r3, [r3, #12]
 8000c06:	b29b      	uxth	r3, r3
 8000c08:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000c0c:	b29a      	uxth	r2, r3
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8000c12:	e007      	b.n	8000c24 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	899b      	ldrh	r3, [r3, #12]
 8000c18:	b29b      	uxth	r3, r3
 8000c1a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000c1e:	b29a      	uxth	r2, r3
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	819a      	strh	r2, [r3, #12]
}
 8000c24:	bf00      	nop
 8000c26:	370c      	adds	r7, #12
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr

08000c30 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
 8000c38:	460b      	mov	r3, r1
 8000c3a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8000c3c:	887b      	ldrh	r3, [r7, #2]
 8000c3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000c42:	b29a      	uxth	r2, r3
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	809a      	strh	r2, [r3, #4]
}
 8000c48:	bf00      	nop
 8000c4a:	370c      	adds	r7, #12
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c52:	4770      	bx	lr

08000c54 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b085      	sub	sp, #20
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
 8000c5c:	460b      	mov	r3, r1
 8000c5e:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000c60:	2300      	movs	r3, #0
 8000c62:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	881b      	ldrh	r3, [r3, #0]
 8000c68:	b29a      	uxth	r2, r3
 8000c6a:	887b      	ldrh	r3, [r7, #2]
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	b29b      	uxth	r3, r3
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d002      	beq.n	8000c7a <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8000c74:	2301      	movs	r3, #1
 8000c76:	73fb      	strb	r3, [r7, #15]
 8000c78:	e001      	b.n	8000c7e <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000c7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c80:	4618      	mov	r0, r3
 8000c82:	3714      	adds	r7, #20
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr

08000c8c <STM_EVAL_LEDInit>:
  *     @arg LED3
  *     @arg LED4
  * @retval None
  */
void STM_EVAL_LEDInit(Led_TypeDef Led)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b084      	sub	sp, #16
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	4603      	mov	r3, r0
 8000c94:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStructure;
  
  /* Enable the GPIO_LED Clock */
  RCC_AHB1PeriphClockCmd(GPIO_CLK[Led], ENABLE);
 8000c96:	79fb      	ldrb	r3, [r7, #7]
 8000c98:	4a10      	ldr	r2, [pc, #64]	; (8000cdc <STM_EVAL_LEDInit+0x50>)
 8000c9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c9e:	2101      	movs	r1, #1
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f7ff feab 	bl	80009fc <RCC_AHB1PeriphClockCmd>

  /* Configure the GPIO_LED pin */
  GPIO_InitStructure.GPIO_Pin = GPIO_PIN[Led];
 8000ca6:	79fb      	ldrb	r3, [r7, #7]
 8000ca8:	4a0d      	ldr	r2, [pc, #52]	; (8000ce0 <STM_EVAL_LEDInit+0x54>)
 8000caa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000cae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	733b      	strb	r3, [r7, #12]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	73bb      	strb	r3, [r7, #14]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8000cb8:	2301      	movs	r3, #1
 8000cba:	73fb      	strb	r3, [r7, #15]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000cbc:	2302      	movs	r3, #2
 8000cbe:	737b      	strb	r3, [r7, #13]
  GPIO_Init(GPIO_PORT[Led], &GPIO_InitStructure);
 8000cc0:	79fb      	ldrb	r3, [r7, #7]
 8000cc2:	4a08      	ldr	r2, [pc, #32]	; (8000ce4 <STM_EVAL_LEDInit+0x58>)
 8000cc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cc8:	f107 0208 	add.w	r2, r7, #8
 8000ccc:	4611      	mov	r1, r2
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f7ff fcc2 	bl	8000658 <GPIO_Init>
}
 8000cd4:	bf00      	nop
 8000cd6:	3710      	adds	r7, #16
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	0800213c 	.word	0x0800213c
 8000ce0:	08002138 	.word	0x08002138
 8000ce4:	20000010 	.word	0x20000010

08000ce8 <STM_EVAL_LEDOn>:
  *     @arg LED3
  *     @arg LED4 
  * @retval None
  */
void STM_EVAL_LEDOn(Led_TypeDef Led)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b083      	sub	sp, #12
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	4603      	mov	r3, r0
 8000cf0:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->BSRRL = GPIO_PIN[Led];
 8000cf2:	79fb      	ldrb	r3, [r7, #7]
 8000cf4:	4a06      	ldr	r2, [pc, #24]	; (8000d10 <STM_EVAL_LEDOn+0x28>)
 8000cf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cfa:	79fa      	ldrb	r2, [r7, #7]
 8000cfc:	4905      	ldr	r1, [pc, #20]	; (8000d14 <STM_EVAL_LEDOn+0x2c>)
 8000cfe:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000d02:	831a      	strh	r2, [r3, #24]
}
 8000d04:	bf00      	nop
 8000d06:	370c      	adds	r7, #12
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0e:	4770      	bx	lr
 8000d10:	20000010 	.word	0x20000010
 8000d14:	08002138 	.word	0x08002138

08000d18 <STM_EVAL_LEDToggle>:
  *     @arg LED3
  *     @arg LED4  
  * @retval None
  */
void STM_EVAL_LEDToggle(Led_TypeDef Led)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	b083      	sub	sp, #12
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	4603      	mov	r3, r0
 8000d20:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->ODR ^= GPIO_PIN[Led];
 8000d22:	79fb      	ldrb	r3, [r7, #7]
 8000d24:	4a09      	ldr	r2, [pc, #36]	; (8000d4c <STM_EVAL_LEDToggle+0x34>)
 8000d26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d2a:	79fa      	ldrb	r2, [r7, #7]
 8000d2c:	4907      	ldr	r1, [pc, #28]	; (8000d4c <STM_EVAL_LEDToggle+0x34>)
 8000d2e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000d32:	6952      	ldr	r2, [r2, #20]
 8000d34:	79f9      	ldrb	r1, [r7, #7]
 8000d36:	4806      	ldr	r0, [pc, #24]	; (8000d50 <STM_EVAL_LEDToggle+0x38>)
 8000d38:	f830 1011 	ldrh.w	r1, [r0, r1, lsl #1]
 8000d3c:	404a      	eors	r2, r1
 8000d3e:	615a      	str	r2, [r3, #20]
}
 8000d40:	bf00      	nop
 8000d42:	370c      	adds	r7, #12
 8000d44:	46bd      	mov	sp, r7
 8000d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4a:	4770      	bx	lr
 8000d4c:	20000010 	.word	0x20000010
 8000d50:	08002138 	.word	0x08002138

08000d54 <DMA1_Stream4_IRQHandler>:
  * @brief  This function handles the DMA Tx Channel interrupt Handler.
  * @param  None
  * @retval None
  */
void sEE_I2C_DMA_TX_IRQHandler(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
  /* Check if the DMA transfer is complete */
  if(DMA_GetFlagStatus(sEE_I2C_DMA_STREAM_TX, sEE_TX_DMA_FLAG_TCIF) != RESET)
 8000d58:	4916      	ldr	r1, [pc, #88]	; (8000db4 <DMA1_Stream4_IRQHandler+0x60>)
 8000d5a:	4817      	ldr	r0, [pc, #92]	; (8000db8 <DMA1_Stream4_IRQHandler+0x64>)
 8000d5c:	f7ff fc12 	bl	8000584 <DMA_GetFlagStatus>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d024      	beq.n	8000db0 <DMA1_Stream4_IRQHandler+0x5c>
  {  
    /* Disable the DMA Tx Stream and Clear TC flag */  
    DMA_Cmd(sEE_I2C_DMA_STREAM_TX, DISABLE);
 8000d66:	2100      	movs	r1, #0
 8000d68:	4813      	ldr	r0, [pc, #76]	; (8000db8 <DMA1_Stream4_IRQHandler+0x64>)
 8000d6a:	f7ff fbef 	bl	800054c <DMA_Cmd>
    DMA_ClearFlag(sEE_I2C_DMA_STREAM_TX, sEE_TX_DMA_FLAG_TCIF);
 8000d6e:	4911      	ldr	r1, [pc, #68]	; (8000db4 <DMA1_Stream4_IRQHandler+0x60>)
 8000d70:	4811      	ldr	r0, [pc, #68]	; (8000db8 <DMA1_Stream4_IRQHandler+0x64>)
 8000d72:	f7ff fc43 	bl	80005fc <DMA_ClearFlag>

    /*!< Wait till all data have been physically transferred on the bus */
    sEETimeout = sEE_LONG_TIMEOUT;
 8000d76:	4b11      	ldr	r3, [pc, #68]	; (8000dbc <DMA1_Stream4_IRQHandler+0x68>)
 8000d78:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 8000d7c:	601a      	str	r2, [r3, #0]
    while(!I2C_GetFlagStatus(sEE_I2C, I2C_FLAG_BTF))
 8000d7e:	e008      	b.n	8000d92 <DMA1_Stream4_IRQHandler+0x3e>
    {
      if((sEETimeout--) == 0) sEE_TIMEOUT_UserCallback();
 8000d80:	4b0e      	ldr	r3, [pc, #56]	; (8000dbc <DMA1_Stream4_IRQHandler+0x68>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	1e5a      	subs	r2, r3, #1
 8000d86:	490d      	ldr	r1, [pc, #52]	; (8000dbc <DMA1_Stream4_IRQHandler+0x68>)
 8000d88:	600a      	str	r2, [r1, #0]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d101      	bne.n	8000d92 <DMA1_Stream4_IRQHandler+0x3e>
 8000d8e:	f000 f8e3 	bl	8000f58 <sEE_TIMEOUT_UserCallback>
    while(!I2C_GetFlagStatus(sEE_I2C, I2C_FLAG_BTF))
 8000d92:	490b      	ldr	r1, [pc, #44]	; (8000dc0 <DMA1_Stream4_IRQHandler+0x6c>)
 8000d94:	480b      	ldr	r0, [pc, #44]	; (8000dc4 <DMA1_Stream4_IRQHandler+0x70>)
 8000d96:	f7ff fd56 	bl	8000846 <I2C_GetFlagStatus>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d0ef      	beq.n	8000d80 <DMA1_Stream4_IRQHandler+0x2c>
    }
    
    /*!< Send STOP condition */
    I2C_GenerateSTOP(sEE_I2C, ENABLE);
 8000da0:	2101      	movs	r1, #1
 8000da2:	4808      	ldr	r0, [pc, #32]	; (8000dc4 <DMA1_Stream4_IRQHandler+0x70>)
 8000da4:	f7ff fd2f 	bl	8000806 <I2C_GenerateSTOP>
    
    /* Reset the variable holding the number of data to be written */
    *sEEDataWritePointer = 0;  
 8000da8:	4b07      	ldr	r3, [pc, #28]	; (8000dc8 <DMA1_Stream4_IRQHandler+0x74>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	2200      	movs	r2, #0
 8000dae:	701a      	strb	r2, [r3, #0]
  }
}
 8000db0:	bf00      	nop
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	20000020 	.word	0x20000020
 8000db8:	40026070 	.word	0x40026070
 8000dbc:	20000018 	.word	0x20000018
 8000dc0:	10000004 	.word	0x10000004
 8000dc4:	40005c00 	.word	0x40005c00
 8000dc8:	200000a8 	.word	0x200000a8

08000dcc <DMA1_Stream2_IRQHandler>:
  * @brief  This function handles the DMA Rx Channel interrupt Handler.
  * @param  None
  * @retval None
  */
void sEE_I2C_DMA_RX_IRQHandler(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
  /* Check if the DMA transfer is complete */
  if(DMA_GetFlagStatus(sEE_I2C_DMA_STREAM_RX, sEE_RX_DMA_FLAG_TCIF) != RESET)
 8000dd0:	f04f 5181 	mov.w	r1, #270532608	; 0x10200000
 8000dd4:	480c      	ldr	r0, [pc, #48]	; (8000e08 <DMA1_Stream2_IRQHandler+0x3c>)
 8000dd6:	f7ff fbd5 	bl	8000584 <DMA_GetFlagStatus>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d010      	beq.n	8000e02 <DMA1_Stream2_IRQHandler+0x36>
  {      
    /*!< Send STOP Condition */
    I2C_GenerateSTOP(sEE_I2C, ENABLE);    
 8000de0:	2101      	movs	r1, #1
 8000de2:	480a      	ldr	r0, [pc, #40]	; (8000e0c <DMA1_Stream2_IRQHandler+0x40>)
 8000de4:	f7ff fd0f 	bl	8000806 <I2C_GenerateSTOP>
    
    /* Disable the DMA Rx Stream and Clear TC Flag */  
    DMA_Cmd(sEE_I2C_DMA_STREAM_RX, DISABLE);
 8000de8:	2100      	movs	r1, #0
 8000dea:	4807      	ldr	r0, [pc, #28]	; (8000e08 <DMA1_Stream2_IRQHandler+0x3c>)
 8000dec:	f7ff fbae 	bl	800054c <DMA_Cmd>
    DMA_ClearFlag(sEE_I2C_DMA_STREAM_RX, sEE_RX_DMA_FLAG_TCIF);
 8000df0:	f04f 5181 	mov.w	r1, #270532608	; 0x10200000
 8000df4:	4804      	ldr	r0, [pc, #16]	; (8000e08 <DMA1_Stream2_IRQHandler+0x3c>)
 8000df6:	f7ff fc01 	bl	80005fc <DMA_ClearFlag>
    
    /* Reset the variable holding the number of data to be read */
    *sEEDataReadPointer = 0;
 8000dfa:	4b05      	ldr	r3, [pc, #20]	; (8000e10 <DMA1_Stream2_IRQHandler+0x44>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	2200      	movs	r2, #0
 8000e00:	801a      	strh	r2, [r3, #0]
  }
}
 8000e02:	bf00      	nop
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop
 8000e08:	40026040 	.word	0x40026040
 8000e0c:	40005c00 	.word	0x40005c00
 8000e10:	200000b0 	.word	0x200000b0

08000e14 <main>:
**===========================================================================
*/


int main(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b092      	sub	sp, #72	; 0x48
 8000e18:	af00      	add	r7, sp, #0

  /*Declaration of variables, initialization structures*/

   GPIO_InitTypeDef  GPIO_InitStructure;
   USART_InitTypeDef USART_InitStruct;
   int i = 0;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	647b      	str	r3, [r7, #68]	; 0x44
  /*Initialize Clock to ADC, LTDC, USART, GPIO*/

  /*ADC1 and LTDC, both the peripherals on ABP2. Hence we initialize the clock to these
   *Peripherals with following functions: */

  RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 8000e1e:	2101      	movs	r1, #1
 8000e20:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000e24:	f7ff fe0a 	bl	8000a3c <RCC_APB2PeriphClockCmd>
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_LTDC, ENABLE);
 8000e28:	2101      	movs	r1, #1
 8000e2a:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8000e2e:	f7ff fe05 	bl	8000a3c <RCC_APB2PeriphClockCmd>

  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8000e32:	2101      	movs	r1, #1
 8000e34:	2001      	movs	r0, #1
 8000e36:	f7ff fde1 	bl	80009fc <RCC_AHB1PeriphClockCmd>
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1,ENABLE);
 8000e3a:	2101      	movs	r1, #1
 8000e3c:	2010      	movs	r0, #16
 8000e3e:	f7ff fdfd 	bl	8000a3c <RCC_APB2PeriphClockCmd>

  /*Set PA9 and PA10 to alternate function of USART*/
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource9, GPIO_AF_USART1);
 8000e42:	2207      	movs	r2, #7
 8000e44:	2109      	movs	r1, #9
 8000e46:	483f      	ldr	r0, [pc, #252]	; (8000f44 <main+0x130>)
 8000e48:	f7ff fc94 	bl	8000774 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource10, GPIO_AF_USART1);
 8000e4c:	2207      	movs	r2, #7
 8000e4e:	210a      	movs	r1, #10
 8000e50:	483c      	ldr	r0, [pc, #240]	; (8000f44 <main+0x130>)
 8000e52:	f7ff fc8f 	bl	8000774 <GPIO_PinAFConfig>

  /*GPIOA Initialization for PA9 and PA10*/
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 8000e56:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e5a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8000e5c:	2302      	movs	r3, #2
 8000e5e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000e62:	2300      	movs	r3, #0
 8000e64:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000e6e:	2302      	movs	r3, #2
 8000e70:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000e74:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000e78:	4619      	mov	r1, r3
 8000e7a:	4832      	ldr	r0, [pc, #200]	; (8000f44 <main+0x130>)
 8000e7c:	f7ff fbec 	bl	8000658 <GPIO_Init>
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 8000e80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e84:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000e86:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	482d      	ldr	r0, [pc, #180]	; (8000f44 <main+0x130>)
 8000e8e:	f7ff fbe3 	bl	8000658 <GPIO_Init>


  /*USART Initialization*/

  USART_InitStruct.USART_BaudRate = 115200;
 8000e92:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000e96:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	86bb      	strh	r3, [r7, #52]	; 0x34
  USART_InitStruct.USART_Mode = USART_Mode_Tx;
 8000e9c:	2308      	movs	r3, #8
 8000e9e:	867b      	strh	r3, [r7, #50]	; 0x32
  USART_InitStruct.USART_Parity = USART_Parity_No;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	863b      	strh	r3, [r7, #48]	; 0x30
  USART_InitStruct.USART_StopBits = USART_StopBits_1;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	85fb      	strh	r3, [r7, #46]	; 0x2e
  USART_InitStruct.USART_WordLength = USART_WordLength_8b;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	85bb      	strh	r3, [r7, #44]	; 0x2c
  USART_Init(USART1, &USART_InitStruct);
 8000eac:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	4825      	ldr	r0, [pc, #148]	; (8000f48 <main+0x134>)
 8000eb4:	f7ff fde2 	bl	8000a7c <USART_Init>
  USART_Cmd	(USART1, ENABLE);
 8000eb8:	2101      	movs	r1, #1
 8000eba:	4823      	ldr	r0, [pc, #140]	; (8000f48 <main+0x134>)
 8000ebc:	f7ff fe98 	bl	8000bf0 <USART_Cmd>

  /*ADC Initialization*/

  ADC_InitTypeDef ADC1_Init_Type;
  ADC1_Init_Type.ADC_Resolution = ADC_Resolution_12b; //Set-up ADC in 12-bit resolution mode
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	613b      	str	r3, [r7, #16]
  ADC1_Init_Type.ADC_ScanConvMode = DISABLE; //Set-up ADC for single channel mode
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	753b      	strb	r3, [r7, #20]
  ADC1_Init_Type.ADC_NbrOfConversion = 1; //Number of "Regular" conversions set at 1
 8000ec8:	2301      	movs	r3, #1
 8000eca:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  ADC1_Init_Type.ADC_DataAlign = ADC_DataAlign_Right; //Conversion result will be stored in right-aligned mode
 8000ece:	2300      	movs	r3, #0
 8000ed0:	623b      	str	r3, [r7, #32]
  ADC1_Init_Type.ADC_ContinuousConvMode = ENABLE; //Conversion does not stop at EOC signal
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	757b      	strb	r3, [r7, #21]

  ADC_CommonInitTypeDef ADC1_Common_Init_Type;
  ADC_CommonStructInit(&ADC1_Common_Init_Type); /*Initialize ADC1_Common_Init_Type.ADC_Mode to Independent,
 8000ed6:	463b      	mov	r3, r7
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f7ff fa57 	bl	800038c <ADC_CommonStructInit>
  ADC1_Common_Init_Type.ADC_Prescaler to 2, ADC1_Common_Init_Type.ADC_DMAAccessMode to disabled,
  ADC1_Common_Init_Type.ADC_TwoSamplingDelay to 5  cycles*/


  ADC_CommonInit(&ADC1_Common_Init_Type);
 8000ede:	463b      	mov	r3, r7
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f7ff fa2b 	bl	800033c <ADC_CommonInit>
  ADC_Init(ADC1, &ADC1_Init_Type);
 8000ee6:	f107 0310 	add.w	r3, r7, #16
 8000eea:	4619      	mov	r1, r3
 8000eec:	4817      	ldr	r0, [pc, #92]	; (8000f4c <main+0x138>)
 8000eee:	f7ff f9cf 	bl	8000290 <ADC_Init>
  ADC_RegularChannelConfig( ADC1, ADC_Channel_0, 1, ADC_SampleTime_3Cycles);
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	4814      	ldr	r0, [pc, #80]	; (8000f4c <main+0x138>)
 8000efa:	f7ff fa5d 	bl	80003b8 <ADC_RegularChannelConfig>


  /* Initialize LTCD*/


  STM_EVAL_LEDInit(LED3);
 8000efe:	2000      	movs	r0, #0
 8000f00:	f7ff fec4 	bl	8000c8c <STM_EVAL_LEDInit>
  STM_EVAL_LEDInit(LED4);
 8000f04:	2001      	movs	r0, #1
 8000f06:	f7ff fec1 	bl	8000c8c <STM_EVAL_LEDInit>

  STM_EVAL_LEDOn(LED3);
 8000f0a:	2000      	movs	r0, #0
 8000f0c:	f7ff feec 	bl	8000ce8 <STM_EVAL_LEDOn>
  STM_EVAL_LEDOn(LED4);
 8000f10:	2001      	movs	r0, #1
 8000f12:	f7ff fee9 	bl	8000ce8 <STM_EVAL_LEDOn>

  int count =0;
 8000f16:	2300      	movs	r3, #0
 8000f18:	643b      	str	r3, [r7, #64]	; 0x40
//	  STM_EVAL_LEDOff(LED3);
//	  STM_EVAL_LEDOff(LED4);
//	  for(i=0; i<2000000; i++);


	  printf("Count = %d \r\n", count++);
 8000f1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000f1c:	1c5a      	adds	r2, r3, #1
 8000f1e:	643a      	str	r2, [r7, #64]	; 0x40
 8000f20:	4619      	mov	r1, r3
 8000f22:	480b      	ldr	r0, [pc, #44]	; (8000f50 <main+0x13c>)
 8000f24:	f000 f9f4 	bl	8001310 <iprintf>
	  STM_EVAL_LEDToggle(LED4);
 8000f28:	2001      	movs	r0, #1
 8000f2a:	f7ff fef5 	bl	8000d18 <STM_EVAL_LEDToggle>
	  for(i=0;i<1000000;i++);
 8000f2e:	2300      	movs	r3, #0
 8000f30:	647b      	str	r3, [r7, #68]	; 0x44
 8000f32:	e002      	b.n	8000f3a <main+0x126>
 8000f34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000f36:	3301      	adds	r3, #1
 8000f38:	647b      	str	r3, [r7, #68]	; 0x44
 8000f3a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000f3c:	4a05      	ldr	r2, [pc, #20]	; (8000f54 <main+0x140>)
 8000f3e:	4293      	cmp	r3, r2
 8000f40:	ddf8      	ble.n	8000f34 <main+0x120>
	  printf("Count = %d \r\n", count++);
 8000f42:	e7ea      	b.n	8000f1a <main+0x106>
 8000f44:	40020000 	.word	0x40020000
 8000f48:	40011000 	.word	0x40011000
 8000f4c:	40012000 	.word	0x40012000
 8000f50:	08002128 	.word	0x08002128
 8000f54:	000f423f 	.word	0x000f423f

08000f58 <sEE_TIMEOUT_UserCallback>:
/*
 * Callback used by stm324xg_eval_i2c_ee.c.
 * Refer to stm324xg_eval_i2c_ee.h for more info.
 */
uint32_t sEE_TIMEOUT_UserCallback(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  while (1)
 8000f5c:	e7fe      	b.n	8000f5c <sEE_TIMEOUT_UserCallback+0x4>
	...

08000f60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000f60:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f98 <LoopFillZerobss+0x14>
  
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000f64:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000f66:	e003      	b.n	8000f70 <LoopCopyDataInit>

08000f68 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000f68:	4b0c      	ldr	r3, [pc, #48]	; (8000f9c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000f6a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000f6c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000f6e:	3104      	adds	r1, #4

08000f70 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000f70:	480b      	ldr	r0, [pc, #44]	; (8000fa0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000f72:	4b0c      	ldr	r3, [pc, #48]	; (8000fa4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000f74:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000f76:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000f78:	d3f6      	bcc.n	8000f68 <CopyDataInit>
  ldr  r2, =_sbss
 8000f7a:	4a0b      	ldr	r2, [pc, #44]	; (8000fa8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000f7c:	e002      	b.n	8000f84 <LoopFillZerobss>

08000f7e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000f7e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000f80:	f842 3b04 	str.w	r3, [r2], #4

08000f84 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000f84:	4b09      	ldr	r3, [pc, #36]	; (8000fac <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000f86:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000f88:	d3f9      	bcc.n	8000f7e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000f8a:	f000 f8eb 	bl	8001164 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f8e:	f000 f99b 	bl	80012c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f92:	f7ff ff3f 	bl	8000e14 <main>
  bx  lr    
 8000f96:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000f98:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8000f9c:	080021e4 	.word	0x080021e4
  ldr  r0, =_sdata
 8000fa0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000fa4:	20000080 	.word	0x20000080
  ldr  r2, =_sbss
 8000fa8:	20000080 	.word	0x20000080
  ldr  r3, = _ebss
 8000fac:	200000b8 	.word	0x200000b8

08000fb0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fb0:	e7fe      	b.n	8000fb0 <ADC_IRQHandler>

08000fb2 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000fb2:	b480      	push	{r7}
 8000fb4:	af00      	add	r7, sp, #0
}
 8000fb6:	bf00      	nop
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr

08000fc0 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000fc4:	e7fe      	b.n	8000fc4 <HardFault_Handler+0x4>

08000fc6 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000fc6:	b480      	push	{r7}
 8000fc8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000fca:	e7fe      	b.n	8000fca <MemManage_Handler+0x4>

08000fcc <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000fd0:	e7fe      	b.n	8000fd0 <BusFault_Handler+0x4>

08000fd2 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000fd2:	b480      	push	{r7}
 8000fd4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000fd6:	e7fe      	b.n	8000fd6 <UsageFault_Handler+0x4>

08000fd8 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
}
 8000fdc:	bf00      	nop
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr

08000fe6 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000fe6:	b480      	push	{r7}
 8000fe8:	af00      	add	r7, sp, #0
}
 8000fea:	bf00      	nop
 8000fec:	46bd      	mov	sp, r7
 8000fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff2:	4770      	bx	lr

08000ff4 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
}
 8000ff8:	bf00      	nop
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr

08001002 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001002:	b480      	push	{r7}
 8001004:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8001006:	bf00      	nop
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr

08001010 <_write>:
{
	while (1) {}		/* Make sure we hang here */
}

int _write(int32_t file, uint8_t *ptr, int32_t len)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b086      	sub	sp, #24
 8001014:	af00      	add	r7, sp, #0
 8001016:	60f8      	str	r0, [r7, #12]
 8001018:	60b9      	str	r1, [r7, #8]
 800101a:	607a      	str	r2, [r7, #4]
	/* Implement your write code here, this is used by puts and printf for example */
	/* return len; */
	for(int i = 0; i< len; i++)
 800101c:	2300      	movs	r3, #0
 800101e:	617b      	str	r3, [r7, #20]
 8001020:	e013      	b.n	800104a <_write+0x3a>
	{
		USART_SendData(USART1, ptr[i]);
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	68ba      	ldr	r2, [r7, #8]
 8001026:	4413      	add	r3, r2
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	b29b      	uxth	r3, r3
 800102c:	4619      	mov	r1, r3
 800102e:	480d      	ldr	r0, [pc, #52]	; (8001064 <_write+0x54>)
 8001030:	f7ff fdfe 	bl	8000c30 <USART_SendData>
		while(SET != USART_GetFlagStatus(USART1, USART_FLAG_TC));
 8001034:	bf00      	nop
 8001036:	2140      	movs	r1, #64	; 0x40
 8001038:	480a      	ldr	r0, [pc, #40]	; (8001064 <_write+0x54>)
 800103a:	f7ff fe0b 	bl	8000c54 <USART_GetFlagStatus>
 800103e:	4603      	mov	r3, r0
 8001040:	2b01      	cmp	r3, #1
 8001042:	d1f8      	bne.n	8001036 <_write+0x26>
	for(int i = 0; i< len; i++)
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	3301      	adds	r3, #1
 8001048:	617b      	str	r3, [r7, #20]
 800104a:	697a      	ldr	r2, [r7, #20]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	429a      	cmp	r2, r3
 8001050:	dbe7      	blt.n	8001022 <_write+0x12>
	}
	errno = ENOSYS;
 8001052:	4b05      	ldr	r3, [pc, #20]	; (8001068 <_write+0x58>)
 8001054:	2258      	movs	r2, #88	; 0x58
 8001056:	601a      	str	r2, [r3, #0]
	return -1;
 8001058:	f04f 33ff 	mov.w	r3, #4294967295
}
 800105c:	4618      	mov	r0, r3
 800105e:	3718      	adds	r7, #24
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	40011000 	.word	0x40011000
 8001068:	200000b4 	.word	0x200000b4

0800106c <_sbrk>:

void * _sbrk(int32_t incr)
{
 800106c:	b480      	push	{r7}
 800106e:	b085      	sub	sp, #20
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
	extern char   end; /* Set by linker.  */
	static char * heap_end;
	char *        prev_heap_end;

	if (heap_end == 0) {
 8001074:	4b0b      	ldr	r3, [pc, #44]	; (80010a4 <_sbrk+0x38>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d102      	bne.n	8001082 <_sbrk+0x16>
		heap_end = & end;
 800107c:	4b09      	ldr	r3, [pc, #36]	; (80010a4 <_sbrk+0x38>)
 800107e:	4a0a      	ldr	r2, [pc, #40]	; (80010a8 <_sbrk+0x3c>)
 8001080:	601a      	str	r2, [r3, #0]
	}

	prev_heap_end = heap_end;
 8001082:	4b08      	ldr	r3, [pc, #32]	; (80010a4 <_sbrk+0x38>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	60fb      	str	r3, [r7, #12]
	heap_end += incr;
 8001088:	4b06      	ldr	r3, [pc, #24]	; (80010a4 <_sbrk+0x38>)
 800108a:	681a      	ldr	r2, [r3, #0]
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	4413      	add	r3, r2
 8001090:	4a04      	ldr	r2, [pc, #16]	; (80010a4 <_sbrk+0x38>)
 8001092:	6013      	str	r3, [r2, #0]

	return (void *) prev_heap_end;
 8001094:	68fb      	ldr	r3, [r7, #12]
}
 8001096:	4618      	mov	r0, r3
 8001098:	3714      	adds	r7, #20
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop
 80010a4:	2000009c 	.word	0x2000009c
 80010a8:	200000b8 	.word	0x200000b8

080010ac <_close>:

int _close(int32_t file)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
	errno = ENOSYS;
 80010b4:	4b05      	ldr	r3, [pc, #20]	; (80010cc <_close+0x20>)
 80010b6:	2258      	movs	r2, #88	; 0x58
 80010b8:	601a      	str	r2, [r3, #0]
	return -1;
 80010ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010be:	4618      	mov	r0, r3
 80010c0:	370c      	adds	r7, #12
 80010c2:	46bd      	mov	sp, r7
 80010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop
 80010cc:	200000b4 	.word	0x200000b4

080010d0 <_fstat>:


int _fstat(int32_t file, struct stat *st)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	6039      	str	r1, [r7, #0]
	errno = ENOSYS;
 80010da:	4b05      	ldr	r3, [pc, #20]	; (80010f0 <_fstat+0x20>)
 80010dc:	2258      	movs	r2, #88	; 0x58
 80010de:	601a      	str	r2, [r3, #0]
	return -1;
 80010e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	370c      	adds	r7, #12
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr
 80010f0:	200000b4 	.word	0x200000b4

080010f4 <_isatty>:

int _isatty(int32_t file)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
	errno = ENOSYS;
 80010fc:	4b04      	ldr	r3, [pc, #16]	; (8001110 <_isatty+0x1c>)
 80010fe:	2258      	movs	r2, #88	; 0x58
 8001100:	601a      	str	r2, [r3, #0]
	return 0;
 8001102:	2300      	movs	r3, #0
}
 8001104:	4618      	mov	r0, r3
 8001106:	370c      	adds	r7, #12
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr
 8001110:	200000b4 	.word	0x200000b4

08001114 <_lseek>:

int _lseek(int32_t file, int32_t ptr, int32_t dir)
{
 8001114:	b480      	push	{r7}
 8001116:	b085      	sub	sp, #20
 8001118:	af00      	add	r7, sp, #0
 800111a:	60f8      	str	r0, [r7, #12]
 800111c:	60b9      	str	r1, [r7, #8]
 800111e:	607a      	str	r2, [r7, #4]
	errno = ENOSYS;
 8001120:	4b05      	ldr	r3, [pc, #20]	; (8001138 <_lseek+0x24>)
 8001122:	2258      	movs	r2, #88	; 0x58
 8001124:	601a      	str	r2, [r3, #0]
	return -1;
 8001126:	f04f 33ff 	mov.w	r3, #4294967295
}
 800112a:	4618      	mov	r0, r3
 800112c:	3714      	adds	r7, #20
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr
 8001136:	bf00      	nop
 8001138:	200000b4 	.word	0x200000b4

0800113c <_read>:

int _read(int32_t file, uint8_t *ptr, int32_t len)
{
 800113c:	b480      	push	{r7}
 800113e:	b085      	sub	sp, #20
 8001140:	af00      	add	r7, sp, #0
 8001142:	60f8      	str	r0, [r7, #12]
 8001144:	60b9      	str	r1, [r7, #8]
 8001146:	607a      	str	r2, [r7, #4]
	errno = ENOSYS;
 8001148:	4b05      	ldr	r3, [pc, #20]	; (8001160 <_read+0x24>)
 800114a:	2258      	movs	r2, #88	; 0x58
 800114c:	601a      	str	r2, [r3, #0]
	return -1;
 800114e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001152:	4618      	mov	r0, r3
 8001154:	3714      	adds	r7, #20
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop
 8001160:	200000b4 	.word	0x200000b4

08001164 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001168:	4a16      	ldr	r2, [pc, #88]	; (80011c4 <SystemInit+0x60>)
 800116a:	4b16      	ldr	r3, [pc, #88]	; (80011c4 <SystemInit+0x60>)
 800116c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001170:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001174:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001178:	4a13      	ldr	r2, [pc, #76]	; (80011c8 <SystemInit+0x64>)
 800117a:	4b13      	ldr	r3, [pc, #76]	; (80011c8 <SystemInit+0x64>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f043 0301 	orr.w	r3, r3, #1
 8001182:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001184:	4b10      	ldr	r3, [pc, #64]	; (80011c8 <SystemInit+0x64>)
 8001186:	2200      	movs	r2, #0
 8001188:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800118a:	4a0f      	ldr	r2, [pc, #60]	; (80011c8 <SystemInit+0x64>)
 800118c:	4b0e      	ldr	r3, [pc, #56]	; (80011c8 <SystemInit+0x64>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001194:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001198:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800119a:	4b0b      	ldr	r3, [pc, #44]	; (80011c8 <SystemInit+0x64>)
 800119c:	4a0b      	ldr	r2, [pc, #44]	; (80011cc <SystemInit+0x68>)
 800119e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80011a0:	4a09      	ldr	r2, [pc, #36]	; (80011c8 <SystemInit+0x64>)
 80011a2:	4b09      	ldr	r3, [pc, #36]	; (80011c8 <SystemInit+0x64>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011aa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80011ac:	4b06      	ldr	r3, [pc, #24]	; (80011c8 <SystemInit+0x64>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80011b2:	f000 f80d 	bl	80011d0 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80011b6:	4b03      	ldr	r3, [pc, #12]	; (80011c4 <SystemInit+0x60>)
 80011b8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80011bc:	609a      	str	r2, [r3, #8]
#endif
}
 80011be:	bf00      	nop
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	e000ed00 	.word	0xe000ed00
 80011c8:	40023800 	.word	0x40023800
 80011cc:	24003010 	.word	0x24003010

080011d0 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80011d6:	2300      	movs	r3, #0
 80011d8:	607b      	str	r3, [r7, #4]
 80011da:	2300      	movs	r3, #0
 80011dc:	603b      	str	r3, [r7, #0]
                   (RCC_PLLCFGR_PLLSRC_HSI) | (PLL_Q << 24);

#else /* PLL_SOURCE_HSE_BYPASS or PLL_SOURCE_HSE */

  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80011de:	4a36      	ldr	r2, [pc, #216]	; (80012b8 <SetSysClock+0xe8>)
 80011e0:	4b35      	ldr	r3, [pc, #212]	; (80012b8 <SetSysClock+0xe8>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011e8:	6013      	str	r3, [r2, #0]
  RCC->CR |= ((uint32_t)RCC_CR_HSEBYP);
#endif   /* PLL_SOURCE_HSE_BYPASS */
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80011ea:	4b33      	ldr	r3, [pc, #204]	; (80012b8 <SetSysClock+0xe8>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011f2:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	3301      	adds	r3, #1
 80011f8:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d103      	bne.n	8001208 <SetSysClock+0x38>
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001206:	d1f0      	bne.n	80011ea <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001208:	4b2b      	ldr	r3, [pc, #172]	; (80012b8 <SetSysClock+0xe8>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001210:	2b00      	cmp	r3, #0
 8001212:	d002      	beq.n	800121a <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001214:	2301      	movs	r3, #1
 8001216:	603b      	str	r3, [r7, #0]
 8001218:	e001      	b.n	800121e <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800121a:	2300      	movs	r3, #0
 800121c:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	2b01      	cmp	r3, #1
 8001222:	d102      	bne.n	800122a <SetSysClock+0x5a>
  {
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8001224:	4b24      	ldr	r3, [pc, #144]	; (80012b8 <SetSysClock+0xe8>)
 8001226:	4a25      	ldr	r2, [pc, #148]	; (80012bc <SetSysClock+0xec>)
 8001228:	605a      	str	r2, [r3, #4]
         configuration. User can add here some code to deal with this error */
  }
#endif /*PLL_SOURCE_HSI*/
  
      /* Select regulator voltage output Scale 1 mode, System frequency up to 180 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800122a:	4a23      	ldr	r2, [pc, #140]	; (80012b8 <SetSysClock+0xe8>)
 800122c:	4b22      	ldr	r3, [pc, #136]	; (80012b8 <SetSysClock+0xe8>)
 800122e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001230:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001234:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8001236:	4a22      	ldr	r2, [pc, #136]	; (80012c0 <SetSysClock+0xf0>)
 8001238:	4b21      	ldr	r3, [pc, #132]	; (80012c0 <SetSysClock+0xf0>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001240:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001242:	4a1d      	ldr	r2, [pc, #116]	; (80012b8 <SetSysClock+0xe8>)
 8001244:	4b1c      	ldr	r3, [pc, #112]	; (80012b8 <SetSysClock+0xe8>)
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800124a:	4a1b      	ldr	r2, [pc, #108]	; (80012b8 <SetSysClock+0xe8>)
 800124c:	4b1a      	ldr	r3, [pc, #104]	; (80012b8 <SetSysClock+0xe8>)
 800124e:	689b      	ldr	r3, [r3, #8]
 8001250:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001254:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8001256:	4a18      	ldr	r2, [pc, #96]	; (80012b8 <SetSysClock+0xe8>)
 8001258:	4b17      	ldr	r3, [pc, #92]	; (80012b8 <SetSysClock+0xe8>)
 800125a:	689b      	ldr	r3, [r3, #8]
 800125c:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8001260:	6093      	str	r3, [r2, #8]

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001262:	4a15      	ldr	r2, [pc, #84]	; (80012b8 <SetSysClock+0xe8>)
 8001264:	4b14      	ldr	r3, [pc, #80]	; (80012b8 <SetSysClock+0xe8>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800126c:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800126e:	bf00      	nop
 8001270:	4b11      	ldr	r3, [pc, #68]	; (80012b8 <SetSysClock+0xe8>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001278:	2b00      	cmp	r3, #0
 800127a:	d0f9      	beq.n	8001270 <SetSysClock+0xa0>
    {
    }

    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 800127c:	4b11      	ldr	r3, [pc, #68]	; (80012c4 <SetSysClock+0xf4>)
 800127e:	f240 7205 	movw	r2, #1797	; 0x705
 8001282:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001284:	4a0c      	ldr	r2, [pc, #48]	; (80012b8 <SetSysClock+0xe8>)
 8001286:	4b0c      	ldr	r3, [pc, #48]	; (80012b8 <SetSysClock+0xe8>)
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	f023 0303 	bic.w	r3, r3, #3
 800128e:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001290:	4a09      	ldr	r2, [pc, #36]	; (80012b8 <SetSysClock+0xe8>)
 8001292:	4b09      	ldr	r3, [pc, #36]	; (80012b8 <SetSysClock+0xe8>)
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	f043 0302 	orr.w	r3, r3, #2
 800129a:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 800129c:	bf00      	nop
 800129e:	4b06      	ldr	r3, [pc, #24]	; (80012b8 <SetSysClock+0xe8>)
 80012a0:	689b      	ldr	r3, [r3, #8]
 80012a2:	f003 030c 	and.w	r3, r3, #12
 80012a6:	2b08      	cmp	r3, #8
 80012a8:	d1f9      	bne.n	800129e <SetSysClock+0xce>
    {
    }
}
 80012aa:	bf00      	nop
 80012ac:	370c      	adds	r7, #12
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop
 80012b8:	40023800 	.word	0x40023800
 80012bc:	07405a08 	.word	0x07405a08
 80012c0:	40007000 	.word	0x40007000
 80012c4:	40023c00 	.word	0x40023c00

080012c8 <__libc_init_array>:
 80012c8:	b570      	push	{r4, r5, r6, lr}
 80012ca:	4e0d      	ldr	r6, [pc, #52]	; (8001300 <__libc_init_array+0x38>)
 80012cc:	4c0d      	ldr	r4, [pc, #52]	; (8001304 <__libc_init_array+0x3c>)
 80012ce:	1ba4      	subs	r4, r4, r6
 80012d0:	10a4      	asrs	r4, r4, #2
 80012d2:	2500      	movs	r5, #0
 80012d4:	42a5      	cmp	r5, r4
 80012d6:	d109      	bne.n	80012ec <__libc_init_array+0x24>
 80012d8:	4e0b      	ldr	r6, [pc, #44]	; (8001308 <__libc_init_array+0x40>)
 80012da:	4c0c      	ldr	r4, [pc, #48]	; (800130c <__libc_init_array+0x44>)
 80012dc:	f000 ff18 	bl	8002110 <_init>
 80012e0:	1ba4      	subs	r4, r4, r6
 80012e2:	10a4      	asrs	r4, r4, #2
 80012e4:	2500      	movs	r5, #0
 80012e6:	42a5      	cmp	r5, r4
 80012e8:	d105      	bne.n	80012f6 <__libc_init_array+0x2e>
 80012ea:	bd70      	pop	{r4, r5, r6, pc}
 80012ec:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80012f0:	4798      	blx	r3
 80012f2:	3501      	adds	r5, #1
 80012f4:	e7ee      	b.n	80012d4 <__libc_init_array+0xc>
 80012f6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80012fa:	4798      	blx	r3
 80012fc:	3501      	adds	r5, #1
 80012fe:	e7f2      	b.n	80012e6 <__libc_init_array+0x1e>
 8001300:	080021dc 	.word	0x080021dc
 8001304:	080021dc 	.word	0x080021dc
 8001308:	080021dc 	.word	0x080021dc
 800130c:	080021e0 	.word	0x080021e0

08001310 <iprintf>:
 8001310:	b40f      	push	{r0, r1, r2, r3}
 8001312:	4b0a      	ldr	r3, [pc, #40]	; (800133c <iprintf+0x2c>)
 8001314:	b513      	push	{r0, r1, r4, lr}
 8001316:	681c      	ldr	r4, [r3, #0]
 8001318:	b124      	cbz	r4, 8001324 <iprintf+0x14>
 800131a:	69a3      	ldr	r3, [r4, #24]
 800131c:	b913      	cbnz	r3, 8001324 <iprintf+0x14>
 800131e:	4620      	mov	r0, r4
 8001320:	f000 f84e 	bl	80013c0 <__sinit>
 8001324:	ab05      	add	r3, sp, #20
 8001326:	9a04      	ldr	r2, [sp, #16]
 8001328:	68a1      	ldr	r1, [r4, #8]
 800132a:	9301      	str	r3, [sp, #4]
 800132c:	4620      	mov	r0, r4
 800132e:	f000 f9af 	bl	8001690 <_vfiprintf_r>
 8001332:	b002      	add	sp, #8
 8001334:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001338:	b004      	add	sp, #16
 800133a:	4770      	bx	lr
 800133c:	2000001c 	.word	0x2000001c

08001340 <_cleanup_r>:
 8001340:	4901      	ldr	r1, [pc, #4]	; (8001348 <_cleanup_r+0x8>)
 8001342:	f000 b8a9 	b.w	8001498 <_fwalk_reent>
 8001346:	bf00      	nop
 8001348:	08001f65 	.word	0x08001f65

0800134c <std.isra.0>:
 800134c:	2300      	movs	r3, #0
 800134e:	b510      	push	{r4, lr}
 8001350:	4604      	mov	r4, r0
 8001352:	6003      	str	r3, [r0, #0]
 8001354:	6043      	str	r3, [r0, #4]
 8001356:	6083      	str	r3, [r0, #8]
 8001358:	8181      	strh	r1, [r0, #12]
 800135a:	6643      	str	r3, [r0, #100]	; 0x64
 800135c:	81c2      	strh	r2, [r0, #14]
 800135e:	6103      	str	r3, [r0, #16]
 8001360:	6143      	str	r3, [r0, #20]
 8001362:	6183      	str	r3, [r0, #24]
 8001364:	4619      	mov	r1, r3
 8001366:	2208      	movs	r2, #8
 8001368:	305c      	adds	r0, #92	; 0x5c
 800136a:	f000 f8b3 	bl	80014d4 <memset>
 800136e:	4b05      	ldr	r3, [pc, #20]	; (8001384 <std.isra.0+0x38>)
 8001370:	6263      	str	r3, [r4, #36]	; 0x24
 8001372:	4b05      	ldr	r3, [pc, #20]	; (8001388 <std.isra.0+0x3c>)
 8001374:	62a3      	str	r3, [r4, #40]	; 0x28
 8001376:	4b05      	ldr	r3, [pc, #20]	; (800138c <std.isra.0+0x40>)
 8001378:	62e3      	str	r3, [r4, #44]	; 0x2c
 800137a:	4b05      	ldr	r3, [pc, #20]	; (8001390 <std.isra.0+0x44>)
 800137c:	6224      	str	r4, [r4, #32]
 800137e:	6323      	str	r3, [r4, #48]	; 0x30
 8001380:	bd10      	pop	{r4, pc}
 8001382:	bf00      	nop
 8001384:	08001c09 	.word	0x08001c09
 8001388:	08001c2b 	.word	0x08001c2b
 800138c:	08001c63 	.word	0x08001c63
 8001390:	08001c87 	.word	0x08001c87

08001394 <__sfmoreglue>:
 8001394:	b570      	push	{r4, r5, r6, lr}
 8001396:	1e4a      	subs	r2, r1, #1
 8001398:	2568      	movs	r5, #104	; 0x68
 800139a:	4355      	muls	r5, r2
 800139c:	460e      	mov	r6, r1
 800139e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80013a2:	f000 f8ed 	bl	8001580 <_malloc_r>
 80013a6:	4604      	mov	r4, r0
 80013a8:	b140      	cbz	r0, 80013bc <__sfmoreglue+0x28>
 80013aa:	2100      	movs	r1, #0
 80013ac:	e880 0042 	stmia.w	r0, {r1, r6}
 80013b0:	300c      	adds	r0, #12
 80013b2:	60a0      	str	r0, [r4, #8]
 80013b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80013b8:	f000 f88c 	bl	80014d4 <memset>
 80013bc:	4620      	mov	r0, r4
 80013be:	bd70      	pop	{r4, r5, r6, pc}

080013c0 <__sinit>:
 80013c0:	6983      	ldr	r3, [r0, #24]
 80013c2:	b510      	push	{r4, lr}
 80013c4:	4604      	mov	r4, r0
 80013c6:	bb33      	cbnz	r3, 8001416 <__sinit+0x56>
 80013c8:	6483      	str	r3, [r0, #72]	; 0x48
 80013ca:	64c3      	str	r3, [r0, #76]	; 0x4c
 80013cc:	6503      	str	r3, [r0, #80]	; 0x50
 80013ce:	4b12      	ldr	r3, [pc, #72]	; (8001418 <__sinit+0x58>)
 80013d0:	4a12      	ldr	r2, [pc, #72]	; (800141c <__sinit+0x5c>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	6282      	str	r2, [r0, #40]	; 0x28
 80013d6:	4298      	cmp	r0, r3
 80013d8:	bf04      	itt	eq
 80013da:	2301      	moveq	r3, #1
 80013dc:	6183      	streq	r3, [r0, #24]
 80013de:	f000 f81f 	bl	8001420 <__sfp>
 80013e2:	6060      	str	r0, [r4, #4]
 80013e4:	4620      	mov	r0, r4
 80013e6:	f000 f81b 	bl	8001420 <__sfp>
 80013ea:	60a0      	str	r0, [r4, #8]
 80013ec:	4620      	mov	r0, r4
 80013ee:	f000 f817 	bl	8001420 <__sfp>
 80013f2:	2200      	movs	r2, #0
 80013f4:	60e0      	str	r0, [r4, #12]
 80013f6:	2104      	movs	r1, #4
 80013f8:	6860      	ldr	r0, [r4, #4]
 80013fa:	f7ff ffa7 	bl	800134c <std.isra.0>
 80013fe:	2201      	movs	r2, #1
 8001400:	2109      	movs	r1, #9
 8001402:	68a0      	ldr	r0, [r4, #8]
 8001404:	f7ff ffa2 	bl	800134c <std.isra.0>
 8001408:	2202      	movs	r2, #2
 800140a:	2112      	movs	r1, #18
 800140c:	68e0      	ldr	r0, [r4, #12]
 800140e:	f7ff ff9d 	bl	800134c <std.isra.0>
 8001412:	2301      	movs	r3, #1
 8001414:	61a3      	str	r3, [r4, #24]
 8001416:	bd10      	pop	{r4, pc}
 8001418:	080021a4 	.word	0x080021a4
 800141c:	08001341 	.word	0x08001341

08001420 <__sfp>:
 8001420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001422:	4b1c      	ldr	r3, [pc, #112]	; (8001494 <__sfp+0x74>)
 8001424:	681e      	ldr	r6, [r3, #0]
 8001426:	69b3      	ldr	r3, [r6, #24]
 8001428:	4607      	mov	r7, r0
 800142a:	b913      	cbnz	r3, 8001432 <__sfp+0x12>
 800142c:	4630      	mov	r0, r6
 800142e:	f7ff ffc7 	bl	80013c0 <__sinit>
 8001432:	3648      	adds	r6, #72	; 0x48
 8001434:	68b4      	ldr	r4, [r6, #8]
 8001436:	6873      	ldr	r3, [r6, #4]
 8001438:	3b01      	subs	r3, #1
 800143a:	d503      	bpl.n	8001444 <__sfp+0x24>
 800143c:	6833      	ldr	r3, [r6, #0]
 800143e:	b133      	cbz	r3, 800144e <__sfp+0x2e>
 8001440:	6836      	ldr	r6, [r6, #0]
 8001442:	e7f7      	b.n	8001434 <__sfp+0x14>
 8001444:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8001448:	b16d      	cbz	r5, 8001466 <__sfp+0x46>
 800144a:	3468      	adds	r4, #104	; 0x68
 800144c:	e7f4      	b.n	8001438 <__sfp+0x18>
 800144e:	2104      	movs	r1, #4
 8001450:	4638      	mov	r0, r7
 8001452:	f7ff ff9f 	bl	8001394 <__sfmoreglue>
 8001456:	6030      	str	r0, [r6, #0]
 8001458:	2800      	cmp	r0, #0
 800145a:	d1f1      	bne.n	8001440 <__sfp+0x20>
 800145c:	230c      	movs	r3, #12
 800145e:	603b      	str	r3, [r7, #0]
 8001460:	4604      	mov	r4, r0
 8001462:	4620      	mov	r0, r4
 8001464:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001466:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800146a:	81e3      	strh	r3, [r4, #14]
 800146c:	2301      	movs	r3, #1
 800146e:	81a3      	strh	r3, [r4, #12]
 8001470:	6665      	str	r5, [r4, #100]	; 0x64
 8001472:	6025      	str	r5, [r4, #0]
 8001474:	60a5      	str	r5, [r4, #8]
 8001476:	6065      	str	r5, [r4, #4]
 8001478:	6125      	str	r5, [r4, #16]
 800147a:	6165      	str	r5, [r4, #20]
 800147c:	61a5      	str	r5, [r4, #24]
 800147e:	2208      	movs	r2, #8
 8001480:	4629      	mov	r1, r5
 8001482:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8001486:	f000 f825 	bl	80014d4 <memset>
 800148a:	6365      	str	r5, [r4, #52]	; 0x34
 800148c:	63a5      	str	r5, [r4, #56]	; 0x38
 800148e:	64a5      	str	r5, [r4, #72]	; 0x48
 8001490:	64e5      	str	r5, [r4, #76]	; 0x4c
 8001492:	e7e6      	b.n	8001462 <__sfp+0x42>
 8001494:	080021a4 	.word	0x080021a4

08001498 <_fwalk_reent>:
 8001498:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800149c:	4680      	mov	r8, r0
 800149e:	4689      	mov	r9, r1
 80014a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80014a4:	2600      	movs	r6, #0
 80014a6:	b914      	cbnz	r4, 80014ae <_fwalk_reent+0x16>
 80014a8:	4630      	mov	r0, r6
 80014aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80014ae:	68a5      	ldr	r5, [r4, #8]
 80014b0:	6867      	ldr	r7, [r4, #4]
 80014b2:	3f01      	subs	r7, #1
 80014b4:	d501      	bpl.n	80014ba <_fwalk_reent+0x22>
 80014b6:	6824      	ldr	r4, [r4, #0]
 80014b8:	e7f5      	b.n	80014a6 <_fwalk_reent+0xe>
 80014ba:	89ab      	ldrh	r3, [r5, #12]
 80014bc:	2b01      	cmp	r3, #1
 80014be:	d907      	bls.n	80014d0 <_fwalk_reent+0x38>
 80014c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80014c4:	3301      	adds	r3, #1
 80014c6:	d003      	beq.n	80014d0 <_fwalk_reent+0x38>
 80014c8:	4629      	mov	r1, r5
 80014ca:	4640      	mov	r0, r8
 80014cc:	47c8      	blx	r9
 80014ce:	4306      	orrs	r6, r0
 80014d0:	3568      	adds	r5, #104	; 0x68
 80014d2:	e7ee      	b.n	80014b2 <_fwalk_reent+0x1a>

080014d4 <memset>:
 80014d4:	4402      	add	r2, r0
 80014d6:	4603      	mov	r3, r0
 80014d8:	4293      	cmp	r3, r2
 80014da:	d100      	bne.n	80014de <memset+0xa>
 80014dc:	4770      	bx	lr
 80014de:	f803 1b01 	strb.w	r1, [r3], #1
 80014e2:	e7f9      	b.n	80014d8 <memset+0x4>

080014e4 <_free_r>:
 80014e4:	b538      	push	{r3, r4, r5, lr}
 80014e6:	4605      	mov	r5, r0
 80014e8:	2900      	cmp	r1, #0
 80014ea:	d045      	beq.n	8001578 <_free_r+0x94>
 80014ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80014f0:	1f0c      	subs	r4, r1, #4
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	bfb8      	it	lt
 80014f6:	18e4      	addlt	r4, r4, r3
 80014f8:	f000 fdd4 	bl	80020a4 <__malloc_lock>
 80014fc:	4a1f      	ldr	r2, [pc, #124]	; (800157c <_free_r+0x98>)
 80014fe:	6813      	ldr	r3, [r2, #0]
 8001500:	4610      	mov	r0, r2
 8001502:	b933      	cbnz	r3, 8001512 <_free_r+0x2e>
 8001504:	6063      	str	r3, [r4, #4]
 8001506:	6014      	str	r4, [r2, #0]
 8001508:	4628      	mov	r0, r5
 800150a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800150e:	f000 bdca 	b.w	80020a6 <__malloc_unlock>
 8001512:	42a3      	cmp	r3, r4
 8001514:	d90c      	bls.n	8001530 <_free_r+0x4c>
 8001516:	6821      	ldr	r1, [r4, #0]
 8001518:	1862      	adds	r2, r4, r1
 800151a:	4293      	cmp	r3, r2
 800151c:	bf04      	itt	eq
 800151e:	681a      	ldreq	r2, [r3, #0]
 8001520:	685b      	ldreq	r3, [r3, #4]
 8001522:	6063      	str	r3, [r4, #4]
 8001524:	bf04      	itt	eq
 8001526:	1852      	addeq	r2, r2, r1
 8001528:	6022      	streq	r2, [r4, #0]
 800152a:	6004      	str	r4, [r0, #0]
 800152c:	e7ec      	b.n	8001508 <_free_r+0x24>
 800152e:	4613      	mov	r3, r2
 8001530:	685a      	ldr	r2, [r3, #4]
 8001532:	b10a      	cbz	r2, 8001538 <_free_r+0x54>
 8001534:	42a2      	cmp	r2, r4
 8001536:	d9fa      	bls.n	800152e <_free_r+0x4a>
 8001538:	6819      	ldr	r1, [r3, #0]
 800153a:	1858      	adds	r0, r3, r1
 800153c:	42a0      	cmp	r0, r4
 800153e:	d10b      	bne.n	8001558 <_free_r+0x74>
 8001540:	6820      	ldr	r0, [r4, #0]
 8001542:	4401      	add	r1, r0
 8001544:	1858      	adds	r0, r3, r1
 8001546:	4282      	cmp	r2, r0
 8001548:	6019      	str	r1, [r3, #0]
 800154a:	d1dd      	bne.n	8001508 <_free_r+0x24>
 800154c:	6810      	ldr	r0, [r2, #0]
 800154e:	6852      	ldr	r2, [r2, #4]
 8001550:	605a      	str	r2, [r3, #4]
 8001552:	4401      	add	r1, r0
 8001554:	6019      	str	r1, [r3, #0]
 8001556:	e7d7      	b.n	8001508 <_free_r+0x24>
 8001558:	d902      	bls.n	8001560 <_free_r+0x7c>
 800155a:	230c      	movs	r3, #12
 800155c:	602b      	str	r3, [r5, #0]
 800155e:	e7d3      	b.n	8001508 <_free_r+0x24>
 8001560:	6820      	ldr	r0, [r4, #0]
 8001562:	1821      	adds	r1, r4, r0
 8001564:	428a      	cmp	r2, r1
 8001566:	bf04      	itt	eq
 8001568:	6811      	ldreq	r1, [r2, #0]
 800156a:	6852      	ldreq	r2, [r2, #4]
 800156c:	6062      	str	r2, [r4, #4]
 800156e:	bf04      	itt	eq
 8001570:	1809      	addeq	r1, r1, r0
 8001572:	6021      	streq	r1, [r4, #0]
 8001574:	605c      	str	r4, [r3, #4]
 8001576:	e7c7      	b.n	8001508 <_free_r+0x24>
 8001578:	bd38      	pop	{r3, r4, r5, pc}
 800157a:	bf00      	nop
 800157c:	200000a0 	.word	0x200000a0

08001580 <_malloc_r>:
 8001580:	b570      	push	{r4, r5, r6, lr}
 8001582:	1ccd      	adds	r5, r1, #3
 8001584:	f025 0503 	bic.w	r5, r5, #3
 8001588:	3508      	adds	r5, #8
 800158a:	2d0c      	cmp	r5, #12
 800158c:	bf38      	it	cc
 800158e:	250c      	movcc	r5, #12
 8001590:	2d00      	cmp	r5, #0
 8001592:	4606      	mov	r6, r0
 8001594:	db01      	blt.n	800159a <_malloc_r+0x1a>
 8001596:	42a9      	cmp	r1, r5
 8001598:	d903      	bls.n	80015a2 <_malloc_r+0x22>
 800159a:	230c      	movs	r3, #12
 800159c:	6033      	str	r3, [r6, #0]
 800159e:	2000      	movs	r0, #0
 80015a0:	bd70      	pop	{r4, r5, r6, pc}
 80015a2:	f000 fd7f 	bl	80020a4 <__malloc_lock>
 80015a6:	4a23      	ldr	r2, [pc, #140]	; (8001634 <_malloc_r+0xb4>)
 80015a8:	6814      	ldr	r4, [r2, #0]
 80015aa:	4621      	mov	r1, r4
 80015ac:	b991      	cbnz	r1, 80015d4 <_malloc_r+0x54>
 80015ae:	4c22      	ldr	r4, [pc, #136]	; (8001638 <_malloc_r+0xb8>)
 80015b0:	6823      	ldr	r3, [r4, #0]
 80015b2:	b91b      	cbnz	r3, 80015bc <_malloc_r+0x3c>
 80015b4:	4630      	mov	r0, r6
 80015b6:	f000 fb17 	bl	8001be8 <_sbrk_r>
 80015ba:	6020      	str	r0, [r4, #0]
 80015bc:	4629      	mov	r1, r5
 80015be:	4630      	mov	r0, r6
 80015c0:	f000 fb12 	bl	8001be8 <_sbrk_r>
 80015c4:	1c43      	adds	r3, r0, #1
 80015c6:	d126      	bne.n	8001616 <_malloc_r+0x96>
 80015c8:	230c      	movs	r3, #12
 80015ca:	6033      	str	r3, [r6, #0]
 80015cc:	4630      	mov	r0, r6
 80015ce:	f000 fd6a 	bl	80020a6 <__malloc_unlock>
 80015d2:	e7e4      	b.n	800159e <_malloc_r+0x1e>
 80015d4:	680b      	ldr	r3, [r1, #0]
 80015d6:	1b5b      	subs	r3, r3, r5
 80015d8:	d41a      	bmi.n	8001610 <_malloc_r+0x90>
 80015da:	2b0b      	cmp	r3, #11
 80015dc:	d90f      	bls.n	80015fe <_malloc_r+0x7e>
 80015de:	600b      	str	r3, [r1, #0]
 80015e0:	50cd      	str	r5, [r1, r3]
 80015e2:	18cc      	adds	r4, r1, r3
 80015e4:	4630      	mov	r0, r6
 80015e6:	f000 fd5e 	bl	80020a6 <__malloc_unlock>
 80015ea:	f104 000b 	add.w	r0, r4, #11
 80015ee:	1d23      	adds	r3, r4, #4
 80015f0:	f020 0007 	bic.w	r0, r0, #7
 80015f4:	1ac3      	subs	r3, r0, r3
 80015f6:	d01b      	beq.n	8001630 <_malloc_r+0xb0>
 80015f8:	425a      	negs	r2, r3
 80015fa:	50e2      	str	r2, [r4, r3]
 80015fc:	bd70      	pop	{r4, r5, r6, pc}
 80015fe:	428c      	cmp	r4, r1
 8001600:	bf0d      	iteet	eq
 8001602:	6863      	ldreq	r3, [r4, #4]
 8001604:	684b      	ldrne	r3, [r1, #4]
 8001606:	6063      	strne	r3, [r4, #4]
 8001608:	6013      	streq	r3, [r2, #0]
 800160a:	bf18      	it	ne
 800160c:	460c      	movne	r4, r1
 800160e:	e7e9      	b.n	80015e4 <_malloc_r+0x64>
 8001610:	460c      	mov	r4, r1
 8001612:	6849      	ldr	r1, [r1, #4]
 8001614:	e7ca      	b.n	80015ac <_malloc_r+0x2c>
 8001616:	1cc4      	adds	r4, r0, #3
 8001618:	f024 0403 	bic.w	r4, r4, #3
 800161c:	42a0      	cmp	r0, r4
 800161e:	d005      	beq.n	800162c <_malloc_r+0xac>
 8001620:	1a21      	subs	r1, r4, r0
 8001622:	4630      	mov	r0, r6
 8001624:	f000 fae0 	bl	8001be8 <_sbrk_r>
 8001628:	3001      	adds	r0, #1
 800162a:	d0cd      	beq.n	80015c8 <_malloc_r+0x48>
 800162c:	6025      	str	r5, [r4, #0]
 800162e:	e7d9      	b.n	80015e4 <_malloc_r+0x64>
 8001630:	bd70      	pop	{r4, r5, r6, pc}
 8001632:	bf00      	nop
 8001634:	200000a0 	.word	0x200000a0
 8001638:	200000a4 	.word	0x200000a4

0800163c <__sfputc_r>:
 800163c:	6893      	ldr	r3, [r2, #8]
 800163e:	3b01      	subs	r3, #1
 8001640:	2b00      	cmp	r3, #0
 8001642:	b410      	push	{r4}
 8001644:	6093      	str	r3, [r2, #8]
 8001646:	da09      	bge.n	800165c <__sfputc_r+0x20>
 8001648:	6994      	ldr	r4, [r2, #24]
 800164a:	42a3      	cmp	r3, r4
 800164c:	db02      	blt.n	8001654 <__sfputc_r+0x18>
 800164e:	b2cb      	uxtb	r3, r1
 8001650:	2b0a      	cmp	r3, #10
 8001652:	d103      	bne.n	800165c <__sfputc_r+0x20>
 8001654:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001658:	f000 bb1a 	b.w	8001c90 <__swbuf_r>
 800165c:	6813      	ldr	r3, [r2, #0]
 800165e:	1c58      	adds	r0, r3, #1
 8001660:	6010      	str	r0, [r2, #0]
 8001662:	7019      	strb	r1, [r3, #0]
 8001664:	b2c8      	uxtb	r0, r1
 8001666:	f85d 4b04 	ldr.w	r4, [sp], #4
 800166a:	4770      	bx	lr

0800166c <__sfputs_r>:
 800166c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800166e:	4606      	mov	r6, r0
 8001670:	460f      	mov	r7, r1
 8001672:	4614      	mov	r4, r2
 8001674:	18d5      	adds	r5, r2, r3
 8001676:	42ac      	cmp	r4, r5
 8001678:	d101      	bne.n	800167e <__sfputs_r+0x12>
 800167a:	2000      	movs	r0, #0
 800167c:	e007      	b.n	800168e <__sfputs_r+0x22>
 800167e:	463a      	mov	r2, r7
 8001680:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001684:	4630      	mov	r0, r6
 8001686:	f7ff ffd9 	bl	800163c <__sfputc_r>
 800168a:	1c43      	adds	r3, r0, #1
 800168c:	d1f3      	bne.n	8001676 <__sfputs_r+0xa>
 800168e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001690 <_vfiprintf_r>:
 8001690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001694:	b09d      	sub	sp, #116	; 0x74
 8001696:	460c      	mov	r4, r1
 8001698:	4617      	mov	r7, r2
 800169a:	9303      	str	r3, [sp, #12]
 800169c:	4606      	mov	r6, r0
 800169e:	b118      	cbz	r0, 80016a8 <_vfiprintf_r+0x18>
 80016a0:	6983      	ldr	r3, [r0, #24]
 80016a2:	b90b      	cbnz	r3, 80016a8 <_vfiprintf_r+0x18>
 80016a4:	f7ff fe8c 	bl	80013c0 <__sinit>
 80016a8:	4b7c      	ldr	r3, [pc, #496]	; (800189c <_vfiprintf_r+0x20c>)
 80016aa:	429c      	cmp	r4, r3
 80016ac:	d157      	bne.n	800175e <_vfiprintf_r+0xce>
 80016ae:	6874      	ldr	r4, [r6, #4]
 80016b0:	89a3      	ldrh	r3, [r4, #12]
 80016b2:	0718      	lsls	r0, r3, #28
 80016b4:	d55d      	bpl.n	8001772 <_vfiprintf_r+0xe2>
 80016b6:	6923      	ldr	r3, [r4, #16]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d05a      	beq.n	8001772 <_vfiprintf_r+0xe2>
 80016bc:	2300      	movs	r3, #0
 80016be:	9309      	str	r3, [sp, #36]	; 0x24
 80016c0:	2320      	movs	r3, #32
 80016c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80016c6:	2330      	movs	r3, #48	; 0x30
 80016c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80016cc:	f04f 0b01 	mov.w	fp, #1
 80016d0:	46b8      	mov	r8, r7
 80016d2:	4645      	mov	r5, r8
 80016d4:	f815 3b01 	ldrb.w	r3, [r5], #1
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d155      	bne.n	8001788 <_vfiprintf_r+0xf8>
 80016dc:	ebb8 0a07 	subs.w	sl, r8, r7
 80016e0:	d00b      	beq.n	80016fa <_vfiprintf_r+0x6a>
 80016e2:	4653      	mov	r3, sl
 80016e4:	463a      	mov	r2, r7
 80016e6:	4621      	mov	r1, r4
 80016e8:	4630      	mov	r0, r6
 80016ea:	f7ff ffbf 	bl	800166c <__sfputs_r>
 80016ee:	3001      	adds	r0, #1
 80016f0:	f000 80c4 	beq.w	800187c <_vfiprintf_r+0x1ec>
 80016f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80016f6:	4453      	add	r3, sl
 80016f8:	9309      	str	r3, [sp, #36]	; 0x24
 80016fa:	f898 3000 	ldrb.w	r3, [r8]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	f000 80bc 	beq.w	800187c <_vfiprintf_r+0x1ec>
 8001704:	2300      	movs	r3, #0
 8001706:	f04f 32ff 	mov.w	r2, #4294967295
 800170a:	9304      	str	r3, [sp, #16]
 800170c:	9307      	str	r3, [sp, #28]
 800170e:	9205      	str	r2, [sp, #20]
 8001710:	9306      	str	r3, [sp, #24]
 8001712:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001716:	931a      	str	r3, [sp, #104]	; 0x68
 8001718:	2205      	movs	r2, #5
 800171a:	7829      	ldrb	r1, [r5, #0]
 800171c:	4860      	ldr	r0, [pc, #384]	; (80018a0 <_vfiprintf_r+0x210>)
 800171e:	f7fe fd67 	bl	80001f0 <memchr>
 8001722:	f105 0801 	add.w	r8, r5, #1
 8001726:	9b04      	ldr	r3, [sp, #16]
 8001728:	2800      	cmp	r0, #0
 800172a:	d131      	bne.n	8001790 <_vfiprintf_r+0x100>
 800172c:	06d9      	lsls	r1, r3, #27
 800172e:	bf44      	itt	mi
 8001730:	2220      	movmi	r2, #32
 8001732:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001736:	071a      	lsls	r2, r3, #28
 8001738:	bf44      	itt	mi
 800173a:	222b      	movmi	r2, #43	; 0x2b
 800173c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001740:	782a      	ldrb	r2, [r5, #0]
 8001742:	2a2a      	cmp	r2, #42	; 0x2a
 8001744:	d02c      	beq.n	80017a0 <_vfiprintf_r+0x110>
 8001746:	9a07      	ldr	r2, [sp, #28]
 8001748:	2100      	movs	r1, #0
 800174a:	200a      	movs	r0, #10
 800174c:	46a8      	mov	r8, r5
 800174e:	3501      	adds	r5, #1
 8001750:	f898 3000 	ldrb.w	r3, [r8]
 8001754:	3b30      	subs	r3, #48	; 0x30
 8001756:	2b09      	cmp	r3, #9
 8001758:	d96d      	bls.n	8001836 <_vfiprintf_r+0x1a6>
 800175a:	b371      	cbz	r1, 80017ba <_vfiprintf_r+0x12a>
 800175c:	e026      	b.n	80017ac <_vfiprintf_r+0x11c>
 800175e:	4b51      	ldr	r3, [pc, #324]	; (80018a4 <_vfiprintf_r+0x214>)
 8001760:	429c      	cmp	r4, r3
 8001762:	d101      	bne.n	8001768 <_vfiprintf_r+0xd8>
 8001764:	68b4      	ldr	r4, [r6, #8]
 8001766:	e7a3      	b.n	80016b0 <_vfiprintf_r+0x20>
 8001768:	4b4f      	ldr	r3, [pc, #316]	; (80018a8 <_vfiprintf_r+0x218>)
 800176a:	429c      	cmp	r4, r3
 800176c:	bf08      	it	eq
 800176e:	68f4      	ldreq	r4, [r6, #12]
 8001770:	e79e      	b.n	80016b0 <_vfiprintf_r+0x20>
 8001772:	4621      	mov	r1, r4
 8001774:	4630      	mov	r0, r6
 8001776:	f000 faef 	bl	8001d58 <__swsetup_r>
 800177a:	2800      	cmp	r0, #0
 800177c:	d09e      	beq.n	80016bc <_vfiprintf_r+0x2c>
 800177e:	f04f 30ff 	mov.w	r0, #4294967295
 8001782:	b01d      	add	sp, #116	; 0x74
 8001784:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001788:	2b25      	cmp	r3, #37	; 0x25
 800178a:	d0a7      	beq.n	80016dc <_vfiprintf_r+0x4c>
 800178c:	46a8      	mov	r8, r5
 800178e:	e7a0      	b.n	80016d2 <_vfiprintf_r+0x42>
 8001790:	4a43      	ldr	r2, [pc, #268]	; (80018a0 <_vfiprintf_r+0x210>)
 8001792:	1a80      	subs	r0, r0, r2
 8001794:	fa0b f000 	lsl.w	r0, fp, r0
 8001798:	4318      	orrs	r0, r3
 800179a:	9004      	str	r0, [sp, #16]
 800179c:	4645      	mov	r5, r8
 800179e:	e7bb      	b.n	8001718 <_vfiprintf_r+0x88>
 80017a0:	9a03      	ldr	r2, [sp, #12]
 80017a2:	1d11      	adds	r1, r2, #4
 80017a4:	6812      	ldr	r2, [r2, #0]
 80017a6:	9103      	str	r1, [sp, #12]
 80017a8:	2a00      	cmp	r2, #0
 80017aa:	db01      	blt.n	80017b0 <_vfiprintf_r+0x120>
 80017ac:	9207      	str	r2, [sp, #28]
 80017ae:	e004      	b.n	80017ba <_vfiprintf_r+0x12a>
 80017b0:	4252      	negs	r2, r2
 80017b2:	f043 0302 	orr.w	r3, r3, #2
 80017b6:	9207      	str	r2, [sp, #28]
 80017b8:	9304      	str	r3, [sp, #16]
 80017ba:	f898 3000 	ldrb.w	r3, [r8]
 80017be:	2b2e      	cmp	r3, #46	; 0x2e
 80017c0:	d110      	bne.n	80017e4 <_vfiprintf_r+0x154>
 80017c2:	f898 3001 	ldrb.w	r3, [r8, #1]
 80017c6:	2b2a      	cmp	r3, #42	; 0x2a
 80017c8:	f108 0101 	add.w	r1, r8, #1
 80017cc:	d137      	bne.n	800183e <_vfiprintf_r+0x1ae>
 80017ce:	9b03      	ldr	r3, [sp, #12]
 80017d0:	1d1a      	adds	r2, r3, #4
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	9203      	str	r2, [sp, #12]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	bfb8      	it	lt
 80017da:	f04f 33ff 	movlt.w	r3, #4294967295
 80017de:	f108 0802 	add.w	r8, r8, #2
 80017e2:	9305      	str	r3, [sp, #20]
 80017e4:	4d31      	ldr	r5, [pc, #196]	; (80018ac <_vfiprintf_r+0x21c>)
 80017e6:	f898 1000 	ldrb.w	r1, [r8]
 80017ea:	2203      	movs	r2, #3
 80017ec:	4628      	mov	r0, r5
 80017ee:	f7fe fcff 	bl	80001f0 <memchr>
 80017f2:	b140      	cbz	r0, 8001806 <_vfiprintf_r+0x176>
 80017f4:	2340      	movs	r3, #64	; 0x40
 80017f6:	1b40      	subs	r0, r0, r5
 80017f8:	fa03 f000 	lsl.w	r0, r3, r0
 80017fc:	9b04      	ldr	r3, [sp, #16]
 80017fe:	4303      	orrs	r3, r0
 8001800:	9304      	str	r3, [sp, #16]
 8001802:	f108 0801 	add.w	r8, r8, #1
 8001806:	f898 1000 	ldrb.w	r1, [r8]
 800180a:	4829      	ldr	r0, [pc, #164]	; (80018b0 <_vfiprintf_r+0x220>)
 800180c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001810:	2206      	movs	r2, #6
 8001812:	f108 0701 	add.w	r7, r8, #1
 8001816:	f7fe fceb 	bl	80001f0 <memchr>
 800181a:	2800      	cmp	r0, #0
 800181c:	d034      	beq.n	8001888 <_vfiprintf_r+0x1f8>
 800181e:	4b25      	ldr	r3, [pc, #148]	; (80018b4 <_vfiprintf_r+0x224>)
 8001820:	bb03      	cbnz	r3, 8001864 <_vfiprintf_r+0x1d4>
 8001822:	9b03      	ldr	r3, [sp, #12]
 8001824:	3307      	adds	r3, #7
 8001826:	f023 0307 	bic.w	r3, r3, #7
 800182a:	3308      	adds	r3, #8
 800182c:	9303      	str	r3, [sp, #12]
 800182e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001830:	444b      	add	r3, r9
 8001832:	9309      	str	r3, [sp, #36]	; 0x24
 8001834:	e74c      	b.n	80016d0 <_vfiprintf_r+0x40>
 8001836:	fb00 3202 	mla	r2, r0, r2, r3
 800183a:	2101      	movs	r1, #1
 800183c:	e786      	b.n	800174c <_vfiprintf_r+0xbc>
 800183e:	2300      	movs	r3, #0
 8001840:	9305      	str	r3, [sp, #20]
 8001842:	4618      	mov	r0, r3
 8001844:	250a      	movs	r5, #10
 8001846:	4688      	mov	r8, r1
 8001848:	3101      	adds	r1, #1
 800184a:	f898 2000 	ldrb.w	r2, [r8]
 800184e:	3a30      	subs	r2, #48	; 0x30
 8001850:	2a09      	cmp	r2, #9
 8001852:	d903      	bls.n	800185c <_vfiprintf_r+0x1cc>
 8001854:	2b00      	cmp	r3, #0
 8001856:	d0c5      	beq.n	80017e4 <_vfiprintf_r+0x154>
 8001858:	9005      	str	r0, [sp, #20]
 800185a:	e7c3      	b.n	80017e4 <_vfiprintf_r+0x154>
 800185c:	fb05 2000 	mla	r0, r5, r0, r2
 8001860:	2301      	movs	r3, #1
 8001862:	e7f0      	b.n	8001846 <_vfiprintf_r+0x1b6>
 8001864:	ab03      	add	r3, sp, #12
 8001866:	9300      	str	r3, [sp, #0]
 8001868:	4622      	mov	r2, r4
 800186a:	4b13      	ldr	r3, [pc, #76]	; (80018b8 <_vfiprintf_r+0x228>)
 800186c:	a904      	add	r1, sp, #16
 800186e:	4630      	mov	r0, r6
 8001870:	f3af 8000 	nop.w
 8001874:	f1b0 3fff 	cmp.w	r0, #4294967295
 8001878:	4681      	mov	r9, r0
 800187a:	d1d8      	bne.n	800182e <_vfiprintf_r+0x19e>
 800187c:	89a3      	ldrh	r3, [r4, #12]
 800187e:	065b      	lsls	r3, r3, #25
 8001880:	f53f af7d 	bmi.w	800177e <_vfiprintf_r+0xee>
 8001884:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001886:	e77c      	b.n	8001782 <_vfiprintf_r+0xf2>
 8001888:	ab03      	add	r3, sp, #12
 800188a:	9300      	str	r3, [sp, #0]
 800188c:	4622      	mov	r2, r4
 800188e:	4b0a      	ldr	r3, [pc, #40]	; (80018b8 <_vfiprintf_r+0x228>)
 8001890:	a904      	add	r1, sp, #16
 8001892:	4630      	mov	r0, r6
 8001894:	f000 f888 	bl	80019a8 <_printf_i>
 8001898:	e7ec      	b.n	8001874 <_vfiprintf_r+0x1e4>
 800189a:	bf00      	nop
 800189c:	08002164 	.word	0x08002164
 80018a0:	080021a8 	.word	0x080021a8
 80018a4:	08002184 	.word	0x08002184
 80018a8:	08002144 	.word	0x08002144
 80018ac:	080021ae 	.word	0x080021ae
 80018b0:	080021b2 	.word	0x080021b2
 80018b4:	00000000 	.word	0x00000000
 80018b8:	0800166d 	.word	0x0800166d

080018bc <_printf_common>:
 80018bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80018c0:	4691      	mov	r9, r2
 80018c2:	461f      	mov	r7, r3
 80018c4:	688a      	ldr	r2, [r1, #8]
 80018c6:	690b      	ldr	r3, [r1, #16]
 80018c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80018cc:	4293      	cmp	r3, r2
 80018ce:	bfb8      	it	lt
 80018d0:	4613      	movlt	r3, r2
 80018d2:	f8c9 3000 	str.w	r3, [r9]
 80018d6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80018da:	4606      	mov	r6, r0
 80018dc:	460c      	mov	r4, r1
 80018de:	b112      	cbz	r2, 80018e6 <_printf_common+0x2a>
 80018e0:	3301      	adds	r3, #1
 80018e2:	f8c9 3000 	str.w	r3, [r9]
 80018e6:	6823      	ldr	r3, [r4, #0]
 80018e8:	0699      	lsls	r1, r3, #26
 80018ea:	bf42      	ittt	mi
 80018ec:	f8d9 3000 	ldrmi.w	r3, [r9]
 80018f0:	3302      	addmi	r3, #2
 80018f2:	f8c9 3000 	strmi.w	r3, [r9]
 80018f6:	6825      	ldr	r5, [r4, #0]
 80018f8:	f015 0506 	ands.w	r5, r5, #6
 80018fc:	d107      	bne.n	800190e <_printf_common+0x52>
 80018fe:	f104 0a19 	add.w	sl, r4, #25
 8001902:	68e3      	ldr	r3, [r4, #12]
 8001904:	f8d9 2000 	ldr.w	r2, [r9]
 8001908:	1a9b      	subs	r3, r3, r2
 800190a:	429d      	cmp	r5, r3
 800190c:	db29      	blt.n	8001962 <_printf_common+0xa6>
 800190e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8001912:	6822      	ldr	r2, [r4, #0]
 8001914:	3300      	adds	r3, #0
 8001916:	bf18      	it	ne
 8001918:	2301      	movne	r3, #1
 800191a:	0692      	lsls	r2, r2, #26
 800191c:	d42e      	bmi.n	800197c <_printf_common+0xc0>
 800191e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001922:	4639      	mov	r1, r7
 8001924:	4630      	mov	r0, r6
 8001926:	47c0      	blx	r8
 8001928:	3001      	adds	r0, #1
 800192a:	d021      	beq.n	8001970 <_printf_common+0xb4>
 800192c:	6823      	ldr	r3, [r4, #0]
 800192e:	68e5      	ldr	r5, [r4, #12]
 8001930:	f8d9 2000 	ldr.w	r2, [r9]
 8001934:	f003 0306 	and.w	r3, r3, #6
 8001938:	2b04      	cmp	r3, #4
 800193a:	bf08      	it	eq
 800193c:	1aad      	subeq	r5, r5, r2
 800193e:	68a3      	ldr	r3, [r4, #8]
 8001940:	6922      	ldr	r2, [r4, #16]
 8001942:	bf0c      	ite	eq
 8001944:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001948:	2500      	movne	r5, #0
 800194a:	4293      	cmp	r3, r2
 800194c:	bfc4      	itt	gt
 800194e:	1a9b      	subgt	r3, r3, r2
 8001950:	18ed      	addgt	r5, r5, r3
 8001952:	f04f 0900 	mov.w	r9, #0
 8001956:	341a      	adds	r4, #26
 8001958:	454d      	cmp	r5, r9
 800195a:	d11b      	bne.n	8001994 <_printf_common+0xd8>
 800195c:	2000      	movs	r0, #0
 800195e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001962:	2301      	movs	r3, #1
 8001964:	4652      	mov	r2, sl
 8001966:	4639      	mov	r1, r7
 8001968:	4630      	mov	r0, r6
 800196a:	47c0      	blx	r8
 800196c:	3001      	adds	r0, #1
 800196e:	d103      	bne.n	8001978 <_printf_common+0xbc>
 8001970:	f04f 30ff 	mov.w	r0, #4294967295
 8001974:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001978:	3501      	adds	r5, #1
 800197a:	e7c2      	b.n	8001902 <_printf_common+0x46>
 800197c:	18e1      	adds	r1, r4, r3
 800197e:	1c5a      	adds	r2, r3, #1
 8001980:	2030      	movs	r0, #48	; 0x30
 8001982:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001986:	4422      	add	r2, r4
 8001988:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800198c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001990:	3302      	adds	r3, #2
 8001992:	e7c4      	b.n	800191e <_printf_common+0x62>
 8001994:	2301      	movs	r3, #1
 8001996:	4622      	mov	r2, r4
 8001998:	4639      	mov	r1, r7
 800199a:	4630      	mov	r0, r6
 800199c:	47c0      	blx	r8
 800199e:	3001      	adds	r0, #1
 80019a0:	d0e6      	beq.n	8001970 <_printf_common+0xb4>
 80019a2:	f109 0901 	add.w	r9, r9, #1
 80019a6:	e7d7      	b.n	8001958 <_printf_common+0x9c>

080019a8 <_printf_i>:
 80019a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80019ac:	4617      	mov	r7, r2
 80019ae:	7e0a      	ldrb	r2, [r1, #24]
 80019b0:	b085      	sub	sp, #20
 80019b2:	2a6e      	cmp	r2, #110	; 0x6e
 80019b4:	4698      	mov	r8, r3
 80019b6:	4606      	mov	r6, r0
 80019b8:	460c      	mov	r4, r1
 80019ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80019bc:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80019c0:	f000 80bc 	beq.w	8001b3c <_printf_i+0x194>
 80019c4:	d81a      	bhi.n	80019fc <_printf_i+0x54>
 80019c6:	2a63      	cmp	r2, #99	; 0x63
 80019c8:	d02e      	beq.n	8001a28 <_printf_i+0x80>
 80019ca:	d80a      	bhi.n	80019e2 <_printf_i+0x3a>
 80019cc:	2a00      	cmp	r2, #0
 80019ce:	f000 80c8 	beq.w	8001b62 <_printf_i+0x1ba>
 80019d2:	2a58      	cmp	r2, #88	; 0x58
 80019d4:	f000 808a 	beq.w	8001aec <_printf_i+0x144>
 80019d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80019dc:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80019e0:	e02a      	b.n	8001a38 <_printf_i+0x90>
 80019e2:	2a64      	cmp	r2, #100	; 0x64
 80019e4:	d001      	beq.n	80019ea <_printf_i+0x42>
 80019e6:	2a69      	cmp	r2, #105	; 0x69
 80019e8:	d1f6      	bne.n	80019d8 <_printf_i+0x30>
 80019ea:	6821      	ldr	r1, [r4, #0]
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	f011 0f80 	tst.w	r1, #128	; 0x80
 80019f2:	d023      	beq.n	8001a3c <_printf_i+0x94>
 80019f4:	1d11      	adds	r1, r2, #4
 80019f6:	6019      	str	r1, [r3, #0]
 80019f8:	6813      	ldr	r3, [r2, #0]
 80019fa:	e027      	b.n	8001a4c <_printf_i+0xa4>
 80019fc:	2a73      	cmp	r2, #115	; 0x73
 80019fe:	f000 80b4 	beq.w	8001b6a <_printf_i+0x1c2>
 8001a02:	d808      	bhi.n	8001a16 <_printf_i+0x6e>
 8001a04:	2a6f      	cmp	r2, #111	; 0x6f
 8001a06:	d02a      	beq.n	8001a5e <_printf_i+0xb6>
 8001a08:	2a70      	cmp	r2, #112	; 0x70
 8001a0a:	d1e5      	bne.n	80019d8 <_printf_i+0x30>
 8001a0c:	680a      	ldr	r2, [r1, #0]
 8001a0e:	f042 0220 	orr.w	r2, r2, #32
 8001a12:	600a      	str	r2, [r1, #0]
 8001a14:	e003      	b.n	8001a1e <_printf_i+0x76>
 8001a16:	2a75      	cmp	r2, #117	; 0x75
 8001a18:	d021      	beq.n	8001a5e <_printf_i+0xb6>
 8001a1a:	2a78      	cmp	r2, #120	; 0x78
 8001a1c:	d1dc      	bne.n	80019d8 <_printf_i+0x30>
 8001a1e:	2278      	movs	r2, #120	; 0x78
 8001a20:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8001a24:	496e      	ldr	r1, [pc, #440]	; (8001be0 <_printf_i+0x238>)
 8001a26:	e064      	b.n	8001af2 <_printf_i+0x14a>
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8001a2e:	1d11      	adds	r1, r2, #4
 8001a30:	6019      	str	r1, [r3, #0]
 8001a32:	6813      	ldr	r3, [r2, #0]
 8001a34:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001a38:	2301      	movs	r3, #1
 8001a3a:	e0a3      	b.n	8001b84 <_printf_i+0x1dc>
 8001a3c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8001a40:	f102 0104 	add.w	r1, r2, #4
 8001a44:	6019      	str	r1, [r3, #0]
 8001a46:	d0d7      	beq.n	80019f8 <_printf_i+0x50>
 8001a48:	f9b2 3000 	ldrsh.w	r3, [r2]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	da03      	bge.n	8001a58 <_printf_i+0xb0>
 8001a50:	222d      	movs	r2, #45	; 0x2d
 8001a52:	425b      	negs	r3, r3
 8001a54:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8001a58:	4962      	ldr	r1, [pc, #392]	; (8001be4 <_printf_i+0x23c>)
 8001a5a:	220a      	movs	r2, #10
 8001a5c:	e017      	b.n	8001a8e <_printf_i+0xe6>
 8001a5e:	6820      	ldr	r0, [r4, #0]
 8001a60:	6819      	ldr	r1, [r3, #0]
 8001a62:	f010 0f80 	tst.w	r0, #128	; 0x80
 8001a66:	d003      	beq.n	8001a70 <_printf_i+0xc8>
 8001a68:	1d08      	adds	r0, r1, #4
 8001a6a:	6018      	str	r0, [r3, #0]
 8001a6c:	680b      	ldr	r3, [r1, #0]
 8001a6e:	e006      	b.n	8001a7e <_printf_i+0xd6>
 8001a70:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001a74:	f101 0004 	add.w	r0, r1, #4
 8001a78:	6018      	str	r0, [r3, #0]
 8001a7a:	d0f7      	beq.n	8001a6c <_printf_i+0xc4>
 8001a7c:	880b      	ldrh	r3, [r1, #0]
 8001a7e:	4959      	ldr	r1, [pc, #356]	; (8001be4 <_printf_i+0x23c>)
 8001a80:	2a6f      	cmp	r2, #111	; 0x6f
 8001a82:	bf14      	ite	ne
 8001a84:	220a      	movne	r2, #10
 8001a86:	2208      	moveq	r2, #8
 8001a88:	2000      	movs	r0, #0
 8001a8a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8001a8e:	6865      	ldr	r5, [r4, #4]
 8001a90:	60a5      	str	r5, [r4, #8]
 8001a92:	2d00      	cmp	r5, #0
 8001a94:	f2c0 809c 	blt.w	8001bd0 <_printf_i+0x228>
 8001a98:	6820      	ldr	r0, [r4, #0]
 8001a9a:	f020 0004 	bic.w	r0, r0, #4
 8001a9e:	6020      	str	r0, [r4, #0]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d13f      	bne.n	8001b24 <_printf_i+0x17c>
 8001aa4:	2d00      	cmp	r5, #0
 8001aa6:	f040 8095 	bne.w	8001bd4 <_printf_i+0x22c>
 8001aaa:	4675      	mov	r5, lr
 8001aac:	2a08      	cmp	r2, #8
 8001aae:	d10b      	bne.n	8001ac8 <_printf_i+0x120>
 8001ab0:	6823      	ldr	r3, [r4, #0]
 8001ab2:	07da      	lsls	r2, r3, #31
 8001ab4:	d508      	bpl.n	8001ac8 <_printf_i+0x120>
 8001ab6:	6923      	ldr	r3, [r4, #16]
 8001ab8:	6862      	ldr	r2, [r4, #4]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	bfde      	ittt	le
 8001abe:	2330      	movle	r3, #48	; 0x30
 8001ac0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001ac4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8001ac8:	ebae 0305 	sub.w	r3, lr, r5
 8001acc:	6123      	str	r3, [r4, #16]
 8001ace:	f8cd 8000 	str.w	r8, [sp]
 8001ad2:	463b      	mov	r3, r7
 8001ad4:	aa03      	add	r2, sp, #12
 8001ad6:	4621      	mov	r1, r4
 8001ad8:	4630      	mov	r0, r6
 8001ada:	f7ff feef 	bl	80018bc <_printf_common>
 8001ade:	3001      	adds	r0, #1
 8001ae0:	d155      	bne.n	8001b8e <_printf_i+0x1e6>
 8001ae2:	f04f 30ff 	mov.w	r0, #4294967295
 8001ae6:	b005      	add	sp, #20
 8001ae8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001aec:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8001af0:	493c      	ldr	r1, [pc, #240]	; (8001be4 <_printf_i+0x23c>)
 8001af2:	6822      	ldr	r2, [r4, #0]
 8001af4:	6818      	ldr	r0, [r3, #0]
 8001af6:	f012 0f80 	tst.w	r2, #128	; 0x80
 8001afa:	f100 0504 	add.w	r5, r0, #4
 8001afe:	601d      	str	r5, [r3, #0]
 8001b00:	d001      	beq.n	8001b06 <_printf_i+0x15e>
 8001b02:	6803      	ldr	r3, [r0, #0]
 8001b04:	e002      	b.n	8001b0c <_printf_i+0x164>
 8001b06:	0655      	lsls	r5, r2, #25
 8001b08:	d5fb      	bpl.n	8001b02 <_printf_i+0x15a>
 8001b0a:	8803      	ldrh	r3, [r0, #0]
 8001b0c:	07d0      	lsls	r0, r2, #31
 8001b0e:	bf44      	itt	mi
 8001b10:	f042 0220 	orrmi.w	r2, r2, #32
 8001b14:	6022      	strmi	r2, [r4, #0]
 8001b16:	b91b      	cbnz	r3, 8001b20 <_printf_i+0x178>
 8001b18:	6822      	ldr	r2, [r4, #0]
 8001b1a:	f022 0220 	bic.w	r2, r2, #32
 8001b1e:	6022      	str	r2, [r4, #0]
 8001b20:	2210      	movs	r2, #16
 8001b22:	e7b1      	b.n	8001a88 <_printf_i+0xe0>
 8001b24:	4675      	mov	r5, lr
 8001b26:	fbb3 f0f2 	udiv	r0, r3, r2
 8001b2a:	fb02 3310 	mls	r3, r2, r0, r3
 8001b2e:	5ccb      	ldrb	r3, [r1, r3]
 8001b30:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8001b34:	4603      	mov	r3, r0
 8001b36:	2800      	cmp	r0, #0
 8001b38:	d1f5      	bne.n	8001b26 <_printf_i+0x17e>
 8001b3a:	e7b7      	b.n	8001aac <_printf_i+0x104>
 8001b3c:	6808      	ldr	r0, [r1, #0]
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	6949      	ldr	r1, [r1, #20]
 8001b42:	f010 0f80 	tst.w	r0, #128	; 0x80
 8001b46:	d004      	beq.n	8001b52 <_printf_i+0x1aa>
 8001b48:	1d10      	adds	r0, r2, #4
 8001b4a:	6018      	str	r0, [r3, #0]
 8001b4c:	6813      	ldr	r3, [r2, #0]
 8001b4e:	6019      	str	r1, [r3, #0]
 8001b50:	e007      	b.n	8001b62 <_printf_i+0x1ba>
 8001b52:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001b56:	f102 0004 	add.w	r0, r2, #4
 8001b5a:	6018      	str	r0, [r3, #0]
 8001b5c:	6813      	ldr	r3, [r2, #0]
 8001b5e:	d0f6      	beq.n	8001b4e <_printf_i+0x1a6>
 8001b60:	8019      	strh	r1, [r3, #0]
 8001b62:	2300      	movs	r3, #0
 8001b64:	6123      	str	r3, [r4, #16]
 8001b66:	4675      	mov	r5, lr
 8001b68:	e7b1      	b.n	8001ace <_printf_i+0x126>
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	1d11      	adds	r1, r2, #4
 8001b6e:	6019      	str	r1, [r3, #0]
 8001b70:	6815      	ldr	r5, [r2, #0]
 8001b72:	6862      	ldr	r2, [r4, #4]
 8001b74:	2100      	movs	r1, #0
 8001b76:	4628      	mov	r0, r5
 8001b78:	f7fe fb3a 	bl	80001f0 <memchr>
 8001b7c:	b108      	cbz	r0, 8001b82 <_printf_i+0x1da>
 8001b7e:	1b40      	subs	r0, r0, r5
 8001b80:	6060      	str	r0, [r4, #4]
 8001b82:	6863      	ldr	r3, [r4, #4]
 8001b84:	6123      	str	r3, [r4, #16]
 8001b86:	2300      	movs	r3, #0
 8001b88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001b8c:	e79f      	b.n	8001ace <_printf_i+0x126>
 8001b8e:	6923      	ldr	r3, [r4, #16]
 8001b90:	462a      	mov	r2, r5
 8001b92:	4639      	mov	r1, r7
 8001b94:	4630      	mov	r0, r6
 8001b96:	47c0      	blx	r8
 8001b98:	3001      	adds	r0, #1
 8001b9a:	d0a2      	beq.n	8001ae2 <_printf_i+0x13a>
 8001b9c:	6823      	ldr	r3, [r4, #0]
 8001b9e:	079b      	lsls	r3, r3, #30
 8001ba0:	d507      	bpl.n	8001bb2 <_printf_i+0x20a>
 8001ba2:	2500      	movs	r5, #0
 8001ba4:	f104 0919 	add.w	r9, r4, #25
 8001ba8:	68e3      	ldr	r3, [r4, #12]
 8001baa:	9a03      	ldr	r2, [sp, #12]
 8001bac:	1a9b      	subs	r3, r3, r2
 8001bae:	429d      	cmp	r5, r3
 8001bb0:	db05      	blt.n	8001bbe <_printf_i+0x216>
 8001bb2:	68e0      	ldr	r0, [r4, #12]
 8001bb4:	9b03      	ldr	r3, [sp, #12]
 8001bb6:	4298      	cmp	r0, r3
 8001bb8:	bfb8      	it	lt
 8001bba:	4618      	movlt	r0, r3
 8001bbc:	e793      	b.n	8001ae6 <_printf_i+0x13e>
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	464a      	mov	r2, r9
 8001bc2:	4639      	mov	r1, r7
 8001bc4:	4630      	mov	r0, r6
 8001bc6:	47c0      	blx	r8
 8001bc8:	3001      	adds	r0, #1
 8001bca:	d08a      	beq.n	8001ae2 <_printf_i+0x13a>
 8001bcc:	3501      	adds	r5, #1
 8001bce:	e7eb      	b.n	8001ba8 <_printf_i+0x200>
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d1a7      	bne.n	8001b24 <_printf_i+0x17c>
 8001bd4:	780b      	ldrb	r3, [r1, #0]
 8001bd6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001bda:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001bde:	e765      	b.n	8001aac <_printf_i+0x104>
 8001be0:	080021ca 	.word	0x080021ca
 8001be4:	080021b9 	.word	0x080021b9

08001be8 <_sbrk_r>:
 8001be8:	b538      	push	{r3, r4, r5, lr}
 8001bea:	4c06      	ldr	r4, [pc, #24]	; (8001c04 <_sbrk_r+0x1c>)
 8001bec:	2300      	movs	r3, #0
 8001bee:	4605      	mov	r5, r0
 8001bf0:	4608      	mov	r0, r1
 8001bf2:	6023      	str	r3, [r4, #0]
 8001bf4:	f7ff fa3a 	bl	800106c <_sbrk>
 8001bf8:	1c43      	adds	r3, r0, #1
 8001bfa:	d102      	bne.n	8001c02 <_sbrk_r+0x1a>
 8001bfc:	6823      	ldr	r3, [r4, #0]
 8001bfe:	b103      	cbz	r3, 8001c02 <_sbrk_r+0x1a>
 8001c00:	602b      	str	r3, [r5, #0]
 8001c02:	bd38      	pop	{r3, r4, r5, pc}
 8001c04:	200000b4 	.word	0x200000b4

08001c08 <__sread>:
 8001c08:	b510      	push	{r4, lr}
 8001c0a:	460c      	mov	r4, r1
 8001c0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001c10:	f000 fa4a 	bl	80020a8 <_read_r>
 8001c14:	2800      	cmp	r0, #0
 8001c16:	bfab      	itete	ge
 8001c18:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8001c1a:	89a3      	ldrhlt	r3, [r4, #12]
 8001c1c:	181b      	addge	r3, r3, r0
 8001c1e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8001c22:	bfac      	ite	ge
 8001c24:	6563      	strge	r3, [r4, #84]	; 0x54
 8001c26:	81a3      	strhlt	r3, [r4, #12]
 8001c28:	bd10      	pop	{r4, pc}

08001c2a <__swrite>:
 8001c2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001c2e:	461f      	mov	r7, r3
 8001c30:	898b      	ldrh	r3, [r1, #12]
 8001c32:	05db      	lsls	r3, r3, #23
 8001c34:	4605      	mov	r5, r0
 8001c36:	460c      	mov	r4, r1
 8001c38:	4616      	mov	r6, r2
 8001c3a:	d505      	bpl.n	8001c48 <__swrite+0x1e>
 8001c3c:	2302      	movs	r3, #2
 8001c3e:	2200      	movs	r2, #0
 8001c40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001c44:	f000 f9b8 	bl	8001fb8 <_lseek_r>
 8001c48:	89a3      	ldrh	r3, [r4, #12]
 8001c4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001c4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001c52:	81a3      	strh	r3, [r4, #12]
 8001c54:	4632      	mov	r2, r6
 8001c56:	463b      	mov	r3, r7
 8001c58:	4628      	mov	r0, r5
 8001c5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001c5e:	f000 b869 	b.w	8001d34 <_write_r>

08001c62 <__sseek>:
 8001c62:	b510      	push	{r4, lr}
 8001c64:	460c      	mov	r4, r1
 8001c66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001c6a:	f000 f9a5 	bl	8001fb8 <_lseek_r>
 8001c6e:	1c43      	adds	r3, r0, #1
 8001c70:	89a3      	ldrh	r3, [r4, #12]
 8001c72:	bf15      	itete	ne
 8001c74:	6560      	strne	r0, [r4, #84]	; 0x54
 8001c76:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8001c7a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8001c7e:	81a3      	strheq	r3, [r4, #12]
 8001c80:	bf18      	it	ne
 8001c82:	81a3      	strhne	r3, [r4, #12]
 8001c84:	bd10      	pop	{r4, pc}

08001c86 <__sclose>:
 8001c86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001c8a:	f000 b8d3 	b.w	8001e34 <_close_r>
	...

08001c90 <__swbuf_r>:
 8001c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c92:	460e      	mov	r6, r1
 8001c94:	4614      	mov	r4, r2
 8001c96:	4605      	mov	r5, r0
 8001c98:	b118      	cbz	r0, 8001ca2 <__swbuf_r+0x12>
 8001c9a:	6983      	ldr	r3, [r0, #24]
 8001c9c:	b90b      	cbnz	r3, 8001ca2 <__swbuf_r+0x12>
 8001c9e:	f7ff fb8f 	bl	80013c0 <__sinit>
 8001ca2:	4b21      	ldr	r3, [pc, #132]	; (8001d28 <__swbuf_r+0x98>)
 8001ca4:	429c      	cmp	r4, r3
 8001ca6:	d12a      	bne.n	8001cfe <__swbuf_r+0x6e>
 8001ca8:	686c      	ldr	r4, [r5, #4]
 8001caa:	69a3      	ldr	r3, [r4, #24]
 8001cac:	60a3      	str	r3, [r4, #8]
 8001cae:	89a3      	ldrh	r3, [r4, #12]
 8001cb0:	071a      	lsls	r2, r3, #28
 8001cb2:	d52e      	bpl.n	8001d12 <__swbuf_r+0x82>
 8001cb4:	6923      	ldr	r3, [r4, #16]
 8001cb6:	b363      	cbz	r3, 8001d12 <__swbuf_r+0x82>
 8001cb8:	6923      	ldr	r3, [r4, #16]
 8001cba:	6820      	ldr	r0, [r4, #0]
 8001cbc:	1ac0      	subs	r0, r0, r3
 8001cbe:	6963      	ldr	r3, [r4, #20]
 8001cc0:	b2f6      	uxtb	r6, r6
 8001cc2:	4298      	cmp	r0, r3
 8001cc4:	4637      	mov	r7, r6
 8001cc6:	db04      	blt.n	8001cd2 <__swbuf_r+0x42>
 8001cc8:	4621      	mov	r1, r4
 8001cca:	4628      	mov	r0, r5
 8001ccc:	f000 f94a 	bl	8001f64 <_fflush_r>
 8001cd0:	bb28      	cbnz	r0, 8001d1e <__swbuf_r+0x8e>
 8001cd2:	68a3      	ldr	r3, [r4, #8]
 8001cd4:	3b01      	subs	r3, #1
 8001cd6:	60a3      	str	r3, [r4, #8]
 8001cd8:	6823      	ldr	r3, [r4, #0]
 8001cda:	1c5a      	adds	r2, r3, #1
 8001cdc:	6022      	str	r2, [r4, #0]
 8001cde:	701e      	strb	r6, [r3, #0]
 8001ce0:	6963      	ldr	r3, [r4, #20]
 8001ce2:	3001      	adds	r0, #1
 8001ce4:	4298      	cmp	r0, r3
 8001ce6:	d004      	beq.n	8001cf2 <__swbuf_r+0x62>
 8001ce8:	89a3      	ldrh	r3, [r4, #12]
 8001cea:	07db      	lsls	r3, r3, #31
 8001cec:	d519      	bpl.n	8001d22 <__swbuf_r+0x92>
 8001cee:	2e0a      	cmp	r6, #10
 8001cf0:	d117      	bne.n	8001d22 <__swbuf_r+0x92>
 8001cf2:	4621      	mov	r1, r4
 8001cf4:	4628      	mov	r0, r5
 8001cf6:	f000 f935 	bl	8001f64 <_fflush_r>
 8001cfa:	b190      	cbz	r0, 8001d22 <__swbuf_r+0x92>
 8001cfc:	e00f      	b.n	8001d1e <__swbuf_r+0x8e>
 8001cfe:	4b0b      	ldr	r3, [pc, #44]	; (8001d2c <__swbuf_r+0x9c>)
 8001d00:	429c      	cmp	r4, r3
 8001d02:	d101      	bne.n	8001d08 <__swbuf_r+0x78>
 8001d04:	68ac      	ldr	r4, [r5, #8]
 8001d06:	e7d0      	b.n	8001caa <__swbuf_r+0x1a>
 8001d08:	4b09      	ldr	r3, [pc, #36]	; (8001d30 <__swbuf_r+0xa0>)
 8001d0a:	429c      	cmp	r4, r3
 8001d0c:	bf08      	it	eq
 8001d0e:	68ec      	ldreq	r4, [r5, #12]
 8001d10:	e7cb      	b.n	8001caa <__swbuf_r+0x1a>
 8001d12:	4621      	mov	r1, r4
 8001d14:	4628      	mov	r0, r5
 8001d16:	f000 f81f 	bl	8001d58 <__swsetup_r>
 8001d1a:	2800      	cmp	r0, #0
 8001d1c:	d0cc      	beq.n	8001cb8 <__swbuf_r+0x28>
 8001d1e:	f04f 37ff 	mov.w	r7, #4294967295
 8001d22:	4638      	mov	r0, r7
 8001d24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001d26:	bf00      	nop
 8001d28:	08002164 	.word	0x08002164
 8001d2c:	08002184 	.word	0x08002184
 8001d30:	08002144 	.word	0x08002144

08001d34 <_write_r>:
 8001d34:	b538      	push	{r3, r4, r5, lr}
 8001d36:	4c07      	ldr	r4, [pc, #28]	; (8001d54 <_write_r+0x20>)
 8001d38:	4605      	mov	r5, r0
 8001d3a:	4608      	mov	r0, r1
 8001d3c:	4611      	mov	r1, r2
 8001d3e:	2200      	movs	r2, #0
 8001d40:	6022      	str	r2, [r4, #0]
 8001d42:	461a      	mov	r2, r3
 8001d44:	f7ff f964 	bl	8001010 <_write>
 8001d48:	1c43      	adds	r3, r0, #1
 8001d4a:	d102      	bne.n	8001d52 <_write_r+0x1e>
 8001d4c:	6823      	ldr	r3, [r4, #0]
 8001d4e:	b103      	cbz	r3, 8001d52 <_write_r+0x1e>
 8001d50:	602b      	str	r3, [r5, #0]
 8001d52:	bd38      	pop	{r3, r4, r5, pc}
 8001d54:	200000b4 	.word	0x200000b4

08001d58 <__swsetup_r>:
 8001d58:	4b32      	ldr	r3, [pc, #200]	; (8001e24 <__swsetup_r+0xcc>)
 8001d5a:	b570      	push	{r4, r5, r6, lr}
 8001d5c:	681d      	ldr	r5, [r3, #0]
 8001d5e:	4606      	mov	r6, r0
 8001d60:	460c      	mov	r4, r1
 8001d62:	b125      	cbz	r5, 8001d6e <__swsetup_r+0x16>
 8001d64:	69ab      	ldr	r3, [r5, #24]
 8001d66:	b913      	cbnz	r3, 8001d6e <__swsetup_r+0x16>
 8001d68:	4628      	mov	r0, r5
 8001d6a:	f7ff fb29 	bl	80013c0 <__sinit>
 8001d6e:	4b2e      	ldr	r3, [pc, #184]	; (8001e28 <__swsetup_r+0xd0>)
 8001d70:	429c      	cmp	r4, r3
 8001d72:	d10f      	bne.n	8001d94 <__swsetup_r+0x3c>
 8001d74:	686c      	ldr	r4, [r5, #4]
 8001d76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001d7a:	b29a      	uxth	r2, r3
 8001d7c:	0715      	lsls	r5, r2, #28
 8001d7e:	d42c      	bmi.n	8001dda <__swsetup_r+0x82>
 8001d80:	06d0      	lsls	r0, r2, #27
 8001d82:	d411      	bmi.n	8001da8 <__swsetup_r+0x50>
 8001d84:	2209      	movs	r2, #9
 8001d86:	6032      	str	r2, [r6, #0]
 8001d88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d8c:	81a3      	strh	r3, [r4, #12]
 8001d8e:	f04f 30ff 	mov.w	r0, #4294967295
 8001d92:	bd70      	pop	{r4, r5, r6, pc}
 8001d94:	4b25      	ldr	r3, [pc, #148]	; (8001e2c <__swsetup_r+0xd4>)
 8001d96:	429c      	cmp	r4, r3
 8001d98:	d101      	bne.n	8001d9e <__swsetup_r+0x46>
 8001d9a:	68ac      	ldr	r4, [r5, #8]
 8001d9c:	e7eb      	b.n	8001d76 <__swsetup_r+0x1e>
 8001d9e:	4b24      	ldr	r3, [pc, #144]	; (8001e30 <__swsetup_r+0xd8>)
 8001da0:	429c      	cmp	r4, r3
 8001da2:	bf08      	it	eq
 8001da4:	68ec      	ldreq	r4, [r5, #12]
 8001da6:	e7e6      	b.n	8001d76 <__swsetup_r+0x1e>
 8001da8:	0751      	lsls	r1, r2, #29
 8001daa:	d512      	bpl.n	8001dd2 <__swsetup_r+0x7a>
 8001dac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001dae:	b141      	cbz	r1, 8001dc2 <__swsetup_r+0x6a>
 8001db0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001db4:	4299      	cmp	r1, r3
 8001db6:	d002      	beq.n	8001dbe <__swsetup_r+0x66>
 8001db8:	4630      	mov	r0, r6
 8001dba:	f7ff fb93 	bl	80014e4 <_free_r>
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	6363      	str	r3, [r4, #52]	; 0x34
 8001dc2:	89a3      	ldrh	r3, [r4, #12]
 8001dc4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8001dc8:	81a3      	strh	r3, [r4, #12]
 8001dca:	2300      	movs	r3, #0
 8001dcc:	6063      	str	r3, [r4, #4]
 8001dce:	6923      	ldr	r3, [r4, #16]
 8001dd0:	6023      	str	r3, [r4, #0]
 8001dd2:	89a3      	ldrh	r3, [r4, #12]
 8001dd4:	f043 0308 	orr.w	r3, r3, #8
 8001dd8:	81a3      	strh	r3, [r4, #12]
 8001dda:	6923      	ldr	r3, [r4, #16]
 8001ddc:	b94b      	cbnz	r3, 8001df2 <__swsetup_r+0x9a>
 8001dde:	89a3      	ldrh	r3, [r4, #12]
 8001de0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8001de4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001de8:	d003      	beq.n	8001df2 <__swsetup_r+0x9a>
 8001dea:	4621      	mov	r1, r4
 8001dec:	4630      	mov	r0, r6
 8001dee:	f000 f919 	bl	8002024 <__smakebuf_r>
 8001df2:	89a2      	ldrh	r2, [r4, #12]
 8001df4:	f012 0301 	ands.w	r3, r2, #1
 8001df8:	d00c      	beq.n	8001e14 <__swsetup_r+0xbc>
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	60a3      	str	r3, [r4, #8]
 8001dfe:	6963      	ldr	r3, [r4, #20]
 8001e00:	425b      	negs	r3, r3
 8001e02:	61a3      	str	r3, [r4, #24]
 8001e04:	6923      	ldr	r3, [r4, #16]
 8001e06:	b953      	cbnz	r3, 8001e1e <__swsetup_r+0xc6>
 8001e08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001e0c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8001e10:	d1ba      	bne.n	8001d88 <__swsetup_r+0x30>
 8001e12:	bd70      	pop	{r4, r5, r6, pc}
 8001e14:	0792      	lsls	r2, r2, #30
 8001e16:	bf58      	it	pl
 8001e18:	6963      	ldrpl	r3, [r4, #20]
 8001e1a:	60a3      	str	r3, [r4, #8]
 8001e1c:	e7f2      	b.n	8001e04 <__swsetup_r+0xac>
 8001e1e:	2000      	movs	r0, #0
 8001e20:	e7f7      	b.n	8001e12 <__swsetup_r+0xba>
 8001e22:	bf00      	nop
 8001e24:	2000001c 	.word	0x2000001c
 8001e28:	08002164 	.word	0x08002164
 8001e2c:	08002184 	.word	0x08002184
 8001e30:	08002144 	.word	0x08002144

08001e34 <_close_r>:
 8001e34:	b538      	push	{r3, r4, r5, lr}
 8001e36:	4c06      	ldr	r4, [pc, #24]	; (8001e50 <_close_r+0x1c>)
 8001e38:	2300      	movs	r3, #0
 8001e3a:	4605      	mov	r5, r0
 8001e3c:	4608      	mov	r0, r1
 8001e3e:	6023      	str	r3, [r4, #0]
 8001e40:	f7ff f934 	bl	80010ac <_close>
 8001e44:	1c43      	adds	r3, r0, #1
 8001e46:	d102      	bne.n	8001e4e <_close_r+0x1a>
 8001e48:	6823      	ldr	r3, [r4, #0]
 8001e4a:	b103      	cbz	r3, 8001e4e <_close_r+0x1a>
 8001e4c:	602b      	str	r3, [r5, #0]
 8001e4e:	bd38      	pop	{r3, r4, r5, pc}
 8001e50:	200000b4 	.word	0x200000b4

08001e54 <__sflush_r>:
 8001e54:	898a      	ldrh	r2, [r1, #12]
 8001e56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e5a:	4605      	mov	r5, r0
 8001e5c:	0710      	lsls	r0, r2, #28
 8001e5e:	460c      	mov	r4, r1
 8001e60:	d45a      	bmi.n	8001f18 <__sflush_r+0xc4>
 8001e62:	684b      	ldr	r3, [r1, #4]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	dc05      	bgt.n	8001e74 <__sflush_r+0x20>
 8001e68:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	dc02      	bgt.n	8001e74 <__sflush_r+0x20>
 8001e6e:	2000      	movs	r0, #0
 8001e70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001e74:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001e76:	2e00      	cmp	r6, #0
 8001e78:	d0f9      	beq.n	8001e6e <__sflush_r+0x1a>
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8001e80:	682f      	ldr	r7, [r5, #0]
 8001e82:	602b      	str	r3, [r5, #0]
 8001e84:	d033      	beq.n	8001eee <__sflush_r+0x9a>
 8001e86:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001e88:	89a3      	ldrh	r3, [r4, #12]
 8001e8a:	075a      	lsls	r2, r3, #29
 8001e8c:	d505      	bpl.n	8001e9a <__sflush_r+0x46>
 8001e8e:	6863      	ldr	r3, [r4, #4]
 8001e90:	1ac0      	subs	r0, r0, r3
 8001e92:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001e94:	b10b      	cbz	r3, 8001e9a <__sflush_r+0x46>
 8001e96:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001e98:	1ac0      	subs	r0, r0, r3
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001ea0:	6a21      	ldr	r1, [r4, #32]
 8001ea2:	4628      	mov	r0, r5
 8001ea4:	47b0      	blx	r6
 8001ea6:	1c43      	adds	r3, r0, #1
 8001ea8:	89a3      	ldrh	r3, [r4, #12]
 8001eaa:	d106      	bne.n	8001eba <__sflush_r+0x66>
 8001eac:	6829      	ldr	r1, [r5, #0]
 8001eae:	291d      	cmp	r1, #29
 8001eb0:	d84b      	bhi.n	8001f4a <__sflush_r+0xf6>
 8001eb2:	4a2b      	ldr	r2, [pc, #172]	; (8001f60 <__sflush_r+0x10c>)
 8001eb4:	40ca      	lsrs	r2, r1
 8001eb6:	07d6      	lsls	r6, r2, #31
 8001eb8:	d547      	bpl.n	8001f4a <__sflush_r+0xf6>
 8001eba:	2200      	movs	r2, #0
 8001ebc:	6062      	str	r2, [r4, #4]
 8001ebe:	04d9      	lsls	r1, r3, #19
 8001ec0:	6922      	ldr	r2, [r4, #16]
 8001ec2:	6022      	str	r2, [r4, #0]
 8001ec4:	d504      	bpl.n	8001ed0 <__sflush_r+0x7c>
 8001ec6:	1c42      	adds	r2, r0, #1
 8001ec8:	d101      	bne.n	8001ece <__sflush_r+0x7a>
 8001eca:	682b      	ldr	r3, [r5, #0]
 8001ecc:	b903      	cbnz	r3, 8001ed0 <__sflush_r+0x7c>
 8001ece:	6560      	str	r0, [r4, #84]	; 0x54
 8001ed0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001ed2:	602f      	str	r7, [r5, #0]
 8001ed4:	2900      	cmp	r1, #0
 8001ed6:	d0ca      	beq.n	8001e6e <__sflush_r+0x1a>
 8001ed8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001edc:	4299      	cmp	r1, r3
 8001ede:	d002      	beq.n	8001ee6 <__sflush_r+0x92>
 8001ee0:	4628      	mov	r0, r5
 8001ee2:	f7ff faff 	bl	80014e4 <_free_r>
 8001ee6:	2000      	movs	r0, #0
 8001ee8:	6360      	str	r0, [r4, #52]	; 0x34
 8001eea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001eee:	6a21      	ldr	r1, [r4, #32]
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	4628      	mov	r0, r5
 8001ef4:	47b0      	blx	r6
 8001ef6:	1c41      	adds	r1, r0, #1
 8001ef8:	d1c6      	bne.n	8001e88 <__sflush_r+0x34>
 8001efa:	682b      	ldr	r3, [r5, #0]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d0c3      	beq.n	8001e88 <__sflush_r+0x34>
 8001f00:	2b1d      	cmp	r3, #29
 8001f02:	d001      	beq.n	8001f08 <__sflush_r+0xb4>
 8001f04:	2b16      	cmp	r3, #22
 8001f06:	d101      	bne.n	8001f0c <__sflush_r+0xb8>
 8001f08:	602f      	str	r7, [r5, #0]
 8001f0a:	e7b0      	b.n	8001e6e <__sflush_r+0x1a>
 8001f0c:	89a3      	ldrh	r3, [r4, #12]
 8001f0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f12:	81a3      	strh	r3, [r4, #12]
 8001f14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001f18:	690f      	ldr	r7, [r1, #16]
 8001f1a:	2f00      	cmp	r7, #0
 8001f1c:	d0a7      	beq.n	8001e6e <__sflush_r+0x1a>
 8001f1e:	0793      	lsls	r3, r2, #30
 8001f20:	680e      	ldr	r6, [r1, #0]
 8001f22:	bf08      	it	eq
 8001f24:	694b      	ldreq	r3, [r1, #20]
 8001f26:	600f      	str	r7, [r1, #0]
 8001f28:	bf18      	it	ne
 8001f2a:	2300      	movne	r3, #0
 8001f2c:	eba6 0807 	sub.w	r8, r6, r7
 8001f30:	608b      	str	r3, [r1, #8]
 8001f32:	f1b8 0f00 	cmp.w	r8, #0
 8001f36:	dd9a      	ble.n	8001e6e <__sflush_r+0x1a>
 8001f38:	4643      	mov	r3, r8
 8001f3a:	463a      	mov	r2, r7
 8001f3c:	6a21      	ldr	r1, [r4, #32]
 8001f3e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8001f40:	4628      	mov	r0, r5
 8001f42:	47b0      	blx	r6
 8001f44:	2800      	cmp	r0, #0
 8001f46:	dc07      	bgt.n	8001f58 <__sflush_r+0x104>
 8001f48:	89a3      	ldrh	r3, [r4, #12]
 8001f4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f4e:	81a3      	strh	r3, [r4, #12]
 8001f50:	f04f 30ff 	mov.w	r0, #4294967295
 8001f54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001f58:	4407      	add	r7, r0
 8001f5a:	eba8 0800 	sub.w	r8, r8, r0
 8001f5e:	e7e8      	b.n	8001f32 <__sflush_r+0xde>
 8001f60:	20400001 	.word	0x20400001

08001f64 <_fflush_r>:
 8001f64:	b538      	push	{r3, r4, r5, lr}
 8001f66:	690b      	ldr	r3, [r1, #16]
 8001f68:	4605      	mov	r5, r0
 8001f6a:	460c      	mov	r4, r1
 8001f6c:	b1db      	cbz	r3, 8001fa6 <_fflush_r+0x42>
 8001f6e:	b118      	cbz	r0, 8001f78 <_fflush_r+0x14>
 8001f70:	6983      	ldr	r3, [r0, #24]
 8001f72:	b90b      	cbnz	r3, 8001f78 <_fflush_r+0x14>
 8001f74:	f7ff fa24 	bl	80013c0 <__sinit>
 8001f78:	4b0c      	ldr	r3, [pc, #48]	; (8001fac <_fflush_r+0x48>)
 8001f7a:	429c      	cmp	r4, r3
 8001f7c:	d109      	bne.n	8001f92 <_fflush_r+0x2e>
 8001f7e:	686c      	ldr	r4, [r5, #4]
 8001f80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001f84:	b17b      	cbz	r3, 8001fa6 <_fflush_r+0x42>
 8001f86:	4621      	mov	r1, r4
 8001f88:	4628      	mov	r0, r5
 8001f8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001f8e:	f7ff bf61 	b.w	8001e54 <__sflush_r>
 8001f92:	4b07      	ldr	r3, [pc, #28]	; (8001fb0 <_fflush_r+0x4c>)
 8001f94:	429c      	cmp	r4, r3
 8001f96:	d101      	bne.n	8001f9c <_fflush_r+0x38>
 8001f98:	68ac      	ldr	r4, [r5, #8]
 8001f9a:	e7f1      	b.n	8001f80 <_fflush_r+0x1c>
 8001f9c:	4b05      	ldr	r3, [pc, #20]	; (8001fb4 <_fflush_r+0x50>)
 8001f9e:	429c      	cmp	r4, r3
 8001fa0:	bf08      	it	eq
 8001fa2:	68ec      	ldreq	r4, [r5, #12]
 8001fa4:	e7ec      	b.n	8001f80 <_fflush_r+0x1c>
 8001fa6:	2000      	movs	r0, #0
 8001fa8:	bd38      	pop	{r3, r4, r5, pc}
 8001faa:	bf00      	nop
 8001fac:	08002164 	.word	0x08002164
 8001fb0:	08002184 	.word	0x08002184
 8001fb4:	08002144 	.word	0x08002144

08001fb8 <_lseek_r>:
 8001fb8:	b538      	push	{r3, r4, r5, lr}
 8001fba:	4c07      	ldr	r4, [pc, #28]	; (8001fd8 <_lseek_r+0x20>)
 8001fbc:	4605      	mov	r5, r0
 8001fbe:	4608      	mov	r0, r1
 8001fc0:	4611      	mov	r1, r2
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	6022      	str	r2, [r4, #0]
 8001fc6:	461a      	mov	r2, r3
 8001fc8:	f7ff f8a4 	bl	8001114 <_lseek>
 8001fcc:	1c43      	adds	r3, r0, #1
 8001fce:	d102      	bne.n	8001fd6 <_lseek_r+0x1e>
 8001fd0:	6823      	ldr	r3, [r4, #0]
 8001fd2:	b103      	cbz	r3, 8001fd6 <_lseek_r+0x1e>
 8001fd4:	602b      	str	r3, [r5, #0]
 8001fd6:	bd38      	pop	{r3, r4, r5, pc}
 8001fd8:	200000b4 	.word	0x200000b4

08001fdc <__swhatbuf_r>:
 8001fdc:	b570      	push	{r4, r5, r6, lr}
 8001fde:	460e      	mov	r6, r1
 8001fe0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001fe4:	2900      	cmp	r1, #0
 8001fe6:	b090      	sub	sp, #64	; 0x40
 8001fe8:	4614      	mov	r4, r2
 8001fea:	461d      	mov	r5, r3
 8001fec:	da07      	bge.n	8001ffe <__swhatbuf_r+0x22>
 8001fee:	2300      	movs	r3, #0
 8001ff0:	602b      	str	r3, [r5, #0]
 8001ff2:	89b3      	ldrh	r3, [r6, #12]
 8001ff4:	061a      	lsls	r2, r3, #24
 8001ff6:	d410      	bmi.n	800201a <__swhatbuf_r+0x3e>
 8001ff8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ffc:	e00e      	b.n	800201c <__swhatbuf_r+0x40>
 8001ffe:	aa01      	add	r2, sp, #4
 8002000:	f000 f864 	bl	80020cc <_fstat_r>
 8002004:	2800      	cmp	r0, #0
 8002006:	dbf2      	blt.n	8001fee <__swhatbuf_r+0x12>
 8002008:	9a02      	ldr	r2, [sp, #8]
 800200a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800200e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002012:	425a      	negs	r2, r3
 8002014:	415a      	adcs	r2, r3
 8002016:	602a      	str	r2, [r5, #0]
 8002018:	e7ee      	b.n	8001ff8 <__swhatbuf_r+0x1c>
 800201a:	2340      	movs	r3, #64	; 0x40
 800201c:	2000      	movs	r0, #0
 800201e:	6023      	str	r3, [r4, #0]
 8002020:	b010      	add	sp, #64	; 0x40
 8002022:	bd70      	pop	{r4, r5, r6, pc}

08002024 <__smakebuf_r>:
 8002024:	898b      	ldrh	r3, [r1, #12]
 8002026:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002028:	079d      	lsls	r5, r3, #30
 800202a:	4606      	mov	r6, r0
 800202c:	460c      	mov	r4, r1
 800202e:	d507      	bpl.n	8002040 <__smakebuf_r+0x1c>
 8002030:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002034:	6023      	str	r3, [r4, #0]
 8002036:	6123      	str	r3, [r4, #16]
 8002038:	2301      	movs	r3, #1
 800203a:	6163      	str	r3, [r4, #20]
 800203c:	b002      	add	sp, #8
 800203e:	bd70      	pop	{r4, r5, r6, pc}
 8002040:	ab01      	add	r3, sp, #4
 8002042:	466a      	mov	r2, sp
 8002044:	f7ff ffca 	bl	8001fdc <__swhatbuf_r>
 8002048:	9900      	ldr	r1, [sp, #0]
 800204a:	4605      	mov	r5, r0
 800204c:	4630      	mov	r0, r6
 800204e:	f7ff fa97 	bl	8001580 <_malloc_r>
 8002052:	b948      	cbnz	r0, 8002068 <__smakebuf_r+0x44>
 8002054:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002058:	059a      	lsls	r2, r3, #22
 800205a:	d4ef      	bmi.n	800203c <__smakebuf_r+0x18>
 800205c:	f023 0303 	bic.w	r3, r3, #3
 8002060:	f043 0302 	orr.w	r3, r3, #2
 8002064:	81a3      	strh	r3, [r4, #12]
 8002066:	e7e3      	b.n	8002030 <__smakebuf_r+0xc>
 8002068:	4b0d      	ldr	r3, [pc, #52]	; (80020a0 <__smakebuf_r+0x7c>)
 800206a:	62b3      	str	r3, [r6, #40]	; 0x28
 800206c:	89a3      	ldrh	r3, [r4, #12]
 800206e:	6020      	str	r0, [r4, #0]
 8002070:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002074:	81a3      	strh	r3, [r4, #12]
 8002076:	9b00      	ldr	r3, [sp, #0]
 8002078:	6163      	str	r3, [r4, #20]
 800207a:	9b01      	ldr	r3, [sp, #4]
 800207c:	6120      	str	r0, [r4, #16]
 800207e:	b15b      	cbz	r3, 8002098 <__smakebuf_r+0x74>
 8002080:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002084:	4630      	mov	r0, r6
 8002086:	f000 f833 	bl	80020f0 <_isatty_r>
 800208a:	b128      	cbz	r0, 8002098 <__smakebuf_r+0x74>
 800208c:	89a3      	ldrh	r3, [r4, #12]
 800208e:	f023 0303 	bic.w	r3, r3, #3
 8002092:	f043 0301 	orr.w	r3, r3, #1
 8002096:	81a3      	strh	r3, [r4, #12]
 8002098:	89a3      	ldrh	r3, [r4, #12]
 800209a:	431d      	orrs	r5, r3
 800209c:	81a5      	strh	r5, [r4, #12]
 800209e:	e7cd      	b.n	800203c <__smakebuf_r+0x18>
 80020a0:	08001341 	.word	0x08001341

080020a4 <__malloc_lock>:
 80020a4:	4770      	bx	lr

080020a6 <__malloc_unlock>:
 80020a6:	4770      	bx	lr

080020a8 <_read_r>:
 80020a8:	b538      	push	{r3, r4, r5, lr}
 80020aa:	4c07      	ldr	r4, [pc, #28]	; (80020c8 <_read_r+0x20>)
 80020ac:	4605      	mov	r5, r0
 80020ae:	4608      	mov	r0, r1
 80020b0:	4611      	mov	r1, r2
 80020b2:	2200      	movs	r2, #0
 80020b4:	6022      	str	r2, [r4, #0]
 80020b6:	461a      	mov	r2, r3
 80020b8:	f7ff f840 	bl	800113c <_read>
 80020bc:	1c43      	adds	r3, r0, #1
 80020be:	d102      	bne.n	80020c6 <_read_r+0x1e>
 80020c0:	6823      	ldr	r3, [r4, #0]
 80020c2:	b103      	cbz	r3, 80020c6 <_read_r+0x1e>
 80020c4:	602b      	str	r3, [r5, #0]
 80020c6:	bd38      	pop	{r3, r4, r5, pc}
 80020c8:	200000b4 	.word	0x200000b4

080020cc <_fstat_r>:
 80020cc:	b538      	push	{r3, r4, r5, lr}
 80020ce:	4c07      	ldr	r4, [pc, #28]	; (80020ec <_fstat_r+0x20>)
 80020d0:	2300      	movs	r3, #0
 80020d2:	4605      	mov	r5, r0
 80020d4:	4608      	mov	r0, r1
 80020d6:	4611      	mov	r1, r2
 80020d8:	6023      	str	r3, [r4, #0]
 80020da:	f7fe fff9 	bl	80010d0 <_fstat>
 80020de:	1c43      	adds	r3, r0, #1
 80020e0:	d102      	bne.n	80020e8 <_fstat_r+0x1c>
 80020e2:	6823      	ldr	r3, [r4, #0]
 80020e4:	b103      	cbz	r3, 80020e8 <_fstat_r+0x1c>
 80020e6:	602b      	str	r3, [r5, #0]
 80020e8:	bd38      	pop	{r3, r4, r5, pc}
 80020ea:	bf00      	nop
 80020ec:	200000b4 	.word	0x200000b4

080020f0 <_isatty_r>:
 80020f0:	b538      	push	{r3, r4, r5, lr}
 80020f2:	4c06      	ldr	r4, [pc, #24]	; (800210c <_isatty_r+0x1c>)
 80020f4:	2300      	movs	r3, #0
 80020f6:	4605      	mov	r5, r0
 80020f8:	4608      	mov	r0, r1
 80020fa:	6023      	str	r3, [r4, #0]
 80020fc:	f7fe fffa 	bl	80010f4 <_isatty>
 8002100:	1c43      	adds	r3, r0, #1
 8002102:	d102      	bne.n	800210a <_isatty_r+0x1a>
 8002104:	6823      	ldr	r3, [r4, #0]
 8002106:	b103      	cbz	r3, 800210a <_isatty_r+0x1a>
 8002108:	602b      	str	r3, [r5, #0]
 800210a:	bd38      	pop	{r3, r4, r5, pc}
 800210c:	200000b4 	.word	0x200000b4

08002110 <_init>:
 8002110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002112:	bf00      	nop
 8002114:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002116:	bc08      	pop	{r3}
 8002118:	469e      	mov	lr, r3
 800211a:	4770      	bx	lr

0800211c <_fini>:
 800211c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800211e:	bf00      	nop
 8002120:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002122:	bc08      	pop	{r3}
 8002124:	469e      	mov	lr, r3
 8002126:	4770      	bx	lr
