Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct 12 12:17:15 2023
| Host         : DESKTOP-J2M8M7A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m/SLOW_CLOCK_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line105/nolabel_line21/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 282 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.225        0.000                      0                  484        0.099        0.000                      0                  484        4.500        0.000                       0                   276  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.225        0.000                      0                  484        0.099        0.000                      0                  484        4.500        0.000                       0                   276  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 nolabel_line105/nolabel_line21/COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line105/nolabel_line21/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.472ns (35.918%)  route 2.626ns (64.082%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.630     5.151    nolabel_line105/nolabel_line21/clock_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  nolabel_line105/nolabel_line21/COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  nolabel_line105/nolabel_line21/COUNT_reg[5]/Q
                         net (fo=3, routed)           1.233     6.840    nolabel_line105/nolabel_line21/COUNT_reg[5]
    SLICE_X62Y19         LUT3 (Prop_lut3_I0_O)        0.124     6.964 r  nolabel_line105/nolabel_line21/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.964    nolabel_line105/nolabel_line21/COUNT0_carry_i_3_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.514 r  nolabel_line105/nolabel_line21/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.514    nolabel_line105/nolabel_line21/COUNT0_carry_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  nolabel_line105/nolabel_line21/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.628    nolabel_line105/nolabel_line21/COUNT0_carry__0_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.856 r  nolabel_line105/nolabel_line21/COUNT0_carry__1/CO[2]
                         net (fo=33, routed)          1.394     9.250    nolabel_line105/nolabel_line21/clear
    SLICE_X63Y15         FDRE                                         r  nolabel_line105/nolabel_line21/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.513    14.854    nolabel_line105/nolabel_line21/clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  nolabel_line105/nolabel_line21/COUNT_reg[0]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X63Y15         FDRE (Setup_fdre_C_R)       -0.618    14.475    nolabel_line105/nolabel_line21/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                          -9.250    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 nolabel_line105/nolabel_line21/COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line105/nolabel_line21/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.472ns (35.918%)  route 2.626ns (64.082%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.630     5.151    nolabel_line105/nolabel_line21/clock_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  nolabel_line105/nolabel_line21/COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  nolabel_line105/nolabel_line21/COUNT_reg[5]/Q
                         net (fo=3, routed)           1.233     6.840    nolabel_line105/nolabel_line21/COUNT_reg[5]
    SLICE_X62Y19         LUT3 (Prop_lut3_I0_O)        0.124     6.964 r  nolabel_line105/nolabel_line21/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.964    nolabel_line105/nolabel_line21/COUNT0_carry_i_3_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.514 r  nolabel_line105/nolabel_line21/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.514    nolabel_line105/nolabel_line21/COUNT0_carry_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  nolabel_line105/nolabel_line21/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.628    nolabel_line105/nolabel_line21/COUNT0_carry__0_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.856 r  nolabel_line105/nolabel_line21/COUNT0_carry__1/CO[2]
                         net (fo=33, routed)          1.394     9.250    nolabel_line105/nolabel_line21/clear
    SLICE_X63Y15         FDRE                                         r  nolabel_line105/nolabel_line21/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.513    14.854    nolabel_line105/nolabel_line21/clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  nolabel_line105/nolabel_line21/COUNT_reg[1]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X63Y15         FDRE (Setup_fdre_C_R)       -0.618    14.475    nolabel_line105/nolabel_line21/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                          -9.250    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 nolabel_line105/nolabel_line21/COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line105/nolabel_line21/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.472ns (35.918%)  route 2.626ns (64.082%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.630     5.151    nolabel_line105/nolabel_line21/clock_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  nolabel_line105/nolabel_line21/COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  nolabel_line105/nolabel_line21/COUNT_reg[5]/Q
                         net (fo=3, routed)           1.233     6.840    nolabel_line105/nolabel_line21/COUNT_reg[5]
    SLICE_X62Y19         LUT3 (Prop_lut3_I0_O)        0.124     6.964 r  nolabel_line105/nolabel_line21/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.964    nolabel_line105/nolabel_line21/COUNT0_carry_i_3_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.514 r  nolabel_line105/nolabel_line21/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.514    nolabel_line105/nolabel_line21/COUNT0_carry_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  nolabel_line105/nolabel_line21/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.628    nolabel_line105/nolabel_line21/COUNT0_carry__0_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.856 r  nolabel_line105/nolabel_line21/COUNT0_carry__1/CO[2]
                         net (fo=33, routed)          1.394     9.250    nolabel_line105/nolabel_line21/clear
    SLICE_X63Y15         FDRE                                         r  nolabel_line105/nolabel_line21/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.513    14.854    nolabel_line105/nolabel_line21/clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  nolabel_line105/nolabel_line21/COUNT_reg[2]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X63Y15         FDRE (Setup_fdre_C_R)       -0.618    14.475    nolabel_line105/nolabel_line21/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                          -9.250    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 nolabel_line105/nolabel_line21/COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line105/nolabel_line21/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.472ns (35.918%)  route 2.626ns (64.082%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.630     5.151    nolabel_line105/nolabel_line21/clock_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  nolabel_line105/nolabel_line21/COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  nolabel_line105/nolabel_line21/COUNT_reg[5]/Q
                         net (fo=3, routed)           1.233     6.840    nolabel_line105/nolabel_line21/COUNT_reg[5]
    SLICE_X62Y19         LUT3 (Prop_lut3_I0_O)        0.124     6.964 r  nolabel_line105/nolabel_line21/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.964    nolabel_line105/nolabel_line21/COUNT0_carry_i_3_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.514 r  nolabel_line105/nolabel_line21/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.514    nolabel_line105/nolabel_line21/COUNT0_carry_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  nolabel_line105/nolabel_line21/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.628    nolabel_line105/nolabel_line21/COUNT0_carry__0_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.856 r  nolabel_line105/nolabel_line21/COUNT0_carry__1/CO[2]
                         net (fo=33, routed)          1.394     9.250    nolabel_line105/nolabel_line21/clear
    SLICE_X63Y15         FDRE                                         r  nolabel_line105/nolabel_line21/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.513    14.854    nolabel_line105/nolabel_line21/clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  nolabel_line105/nolabel_line21/COUNT_reg[3]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X63Y15         FDRE (Setup_fdre_C_R)       -0.618    14.475    nolabel_line105/nolabel_line21/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                          -9.250    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 nolabel_line74/Inst_Ps2Interface/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 1.182ns (25.149%)  route 3.518ns (74.851%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.792     5.313    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  nolabel_line74/Inst_Ps2Interface/rx_data_reg[0]/Q
                         net (fo=5, routed)           1.267     7.036    nolabel_line74/Inst_Ps2Interface/rx_data_reg_n_0_[0]
    SLICE_X3Y122         LUT4 (Prop_lut4_I3_O)        0.152     7.188 r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state[36]_i_10/O
                         net (fo=2, routed)           0.653     7.841    nolabel_line74/Inst_Ps2Interface/FSM_onehot_state[36]_i_10_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I5_O)        0.326     8.167 r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state[36]_i_3/O
                         net (fo=16, routed)          1.172     9.339    nolabel_line74/Inst_Ps2Interface/FSM_onehot_state[36]_i_3_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.124     9.463 r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state[0]_i_3/O
                         net (fo=1, routed)           0.426     9.889    nolabel_line74/Inst_Ps2Interface/FSM_onehot_state[0]_i_3_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I1_O)        0.124    10.013 r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.013    nolabel_line74/Inst_Ps2Interface_n_4
    SLICE_X4Y119         FDRE                                         r  nolabel_line74/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.671    15.012    nolabel_line74/clock_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  nolabel_line74/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.267    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y119         FDRE (Setup_fdre_C_D)        0.029    15.273    nolabel_line74/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 nolabel_line105/nolabel_line21/COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line105/nolabel_line21/COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.472ns (37.196%)  route 2.485ns (62.804%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.630     5.151    nolabel_line105/nolabel_line21/clock_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  nolabel_line105/nolabel_line21/COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  nolabel_line105/nolabel_line21/COUNT_reg[5]/Q
                         net (fo=3, routed)           1.233     6.840    nolabel_line105/nolabel_line21/COUNT_reg[5]
    SLICE_X62Y19         LUT3 (Prop_lut3_I0_O)        0.124     6.964 r  nolabel_line105/nolabel_line21/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.964    nolabel_line105/nolabel_line21/COUNT0_carry_i_3_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.514 r  nolabel_line105/nolabel_line21/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.514    nolabel_line105/nolabel_line21/COUNT0_carry_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  nolabel_line105/nolabel_line21/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.628    nolabel_line105/nolabel_line21/COUNT0_carry__0_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.856 r  nolabel_line105/nolabel_line21/COUNT0_carry__1/CO[2]
                         net (fo=33, routed)          1.253     9.109    nolabel_line105/nolabel_line21/clear
    SLICE_X63Y16         FDRE                                         r  nolabel_line105/nolabel_line21/COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.512    14.853    nolabel_line105/nolabel_line21/clock_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  nolabel_line105/nolabel_line21/COUNT_reg[4]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X63Y16         FDRE (Setup_fdre_C_R)       -0.618    14.498    nolabel_line105/nolabel_line21/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 nolabel_line105/nolabel_line21/COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line105/nolabel_line21/COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.472ns (37.196%)  route 2.485ns (62.804%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.630     5.151    nolabel_line105/nolabel_line21/clock_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  nolabel_line105/nolabel_line21/COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  nolabel_line105/nolabel_line21/COUNT_reg[5]/Q
                         net (fo=3, routed)           1.233     6.840    nolabel_line105/nolabel_line21/COUNT_reg[5]
    SLICE_X62Y19         LUT3 (Prop_lut3_I0_O)        0.124     6.964 r  nolabel_line105/nolabel_line21/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.964    nolabel_line105/nolabel_line21/COUNT0_carry_i_3_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.514 r  nolabel_line105/nolabel_line21/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.514    nolabel_line105/nolabel_line21/COUNT0_carry_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  nolabel_line105/nolabel_line21/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.628    nolabel_line105/nolabel_line21/COUNT0_carry__0_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.856 r  nolabel_line105/nolabel_line21/COUNT0_carry__1/CO[2]
                         net (fo=33, routed)          1.253     9.109    nolabel_line105/nolabel_line21/clear
    SLICE_X63Y16         FDRE                                         r  nolabel_line105/nolabel_line21/COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.512    14.853    nolabel_line105/nolabel_line21/clock_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  nolabel_line105/nolabel_line21/COUNT_reg[5]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X63Y16         FDRE (Setup_fdre_C_R)       -0.618    14.498    nolabel_line105/nolabel_line21/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 nolabel_line105/nolabel_line21/COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line105/nolabel_line21/COUNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.472ns (37.196%)  route 2.485ns (62.804%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.630     5.151    nolabel_line105/nolabel_line21/clock_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  nolabel_line105/nolabel_line21/COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  nolabel_line105/nolabel_line21/COUNT_reg[5]/Q
                         net (fo=3, routed)           1.233     6.840    nolabel_line105/nolabel_line21/COUNT_reg[5]
    SLICE_X62Y19         LUT3 (Prop_lut3_I0_O)        0.124     6.964 r  nolabel_line105/nolabel_line21/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.964    nolabel_line105/nolabel_line21/COUNT0_carry_i_3_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.514 r  nolabel_line105/nolabel_line21/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.514    nolabel_line105/nolabel_line21/COUNT0_carry_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  nolabel_line105/nolabel_line21/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.628    nolabel_line105/nolabel_line21/COUNT0_carry__0_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.856 r  nolabel_line105/nolabel_line21/COUNT0_carry__1/CO[2]
                         net (fo=33, routed)          1.253     9.109    nolabel_line105/nolabel_line21/clear
    SLICE_X63Y16         FDRE                                         r  nolabel_line105/nolabel_line21/COUNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.512    14.853    nolabel_line105/nolabel_line21/clock_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  nolabel_line105/nolabel_line21/COUNT_reg[6]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X63Y16         FDRE (Setup_fdre_C_R)       -0.618    14.498    nolabel_line105/nolabel_line21/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 nolabel_line105/nolabel_line21/COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line105/nolabel_line21/COUNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.472ns (37.196%)  route 2.485ns (62.804%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.630     5.151    nolabel_line105/nolabel_line21/clock_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  nolabel_line105/nolabel_line21/COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  nolabel_line105/nolabel_line21/COUNT_reg[5]/Q
                         net (fo=3, routed)           1.233     6.840    nolabel_line105/nolabel_line21/COUNT_reg[5]
    SLICE_X62Y19         LUT3 (Prop_lut3_I0_O)        0.124     6.964 r  nolabel_line105/nolabel_line21/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.964    nolabel_line105/nolabel_line21/COUNT0_carry_i_3_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.514 r  nolabel_line105/nolabel_line21/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.514    nolabel_line105/nolabel_line21/COUNT0_carry_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  nolabel_line105/nolabel_line21/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.628    nolabel_line105/nolabel_line21/COUNT0_carry__0_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.856 r  nolabel_line105/nolabel_line21/COUNT0_carry__1/CO[2]
                         net (fo=33, routed)          1.253     9.109    nolabel_line105/nolabel_line21/clear
    SLICE_X63Y16         FDRE                                         r  nolabel_line105/nolabel_line21/COUNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.512    14.853    nolabel_line105/nolabel_line21/clock_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  nolabel_line105/nolabel_line21/COUNT_reg[7]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X63Y16         FDRE (Setup_fdre_C_R)       -0.618    14.498    nolabel_line105/nolabel_line21/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.440ns  (required time - arrival time)
  Source:                 clk6p25m/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 1.420ns (38.571%)  route 2.261ns (61.429%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.564     5.085    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clk6p25m/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  clk6p25m/COUNT_reg[17]/Q
                         net (fo=3, routed)           0.993     6.596    clk6p25m/COUNT_reg[17]
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.720 r  clk6p25m/COUNT[0]_i_11/O
                         net (fo=1, routed)           0.000     6.720    clk6p25m/COUNT[0]_i_11_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.270 r  clk6p25m/COUNT_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.270    clk6p25m/COUNT_reg[0]_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.498 r  clk6p25m/COUNT_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          1.269     8.767    clk6p25m/clear
    SLICE_X34Y50         FDRE                                         r  clk6p25m/COUNT_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.435    14.776    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk6p25m/COUNT_reg[32]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.713    14.207    clk6p25m/COUNT_reg[32]
  -------------------------------------------------------------------
                         required time                         14.207    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                  5.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.563     1.446    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk6p25m/COUNT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk6p25m/COUNT_reg[30]/Q
                         net (fo=3, routed)           0.127     1.737    clk6p25m/COUNT_reg[30]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clk6p25m/COUNT_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk6p25m/COUNT_reg[28]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  clk6p25m/COUNT_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    clk6p25m/COUNT_reg[32]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  clk6p25m/COUNT_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.829     1.957    clk6p25m/clock_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk6p25m/COUNT_reg[32]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk6p25m/COUNT_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 nolabel_line74/Inst_Ps2Interface/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/Inst_Ps2Interface/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.198%)  route 0.069ns (32.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.662     1.546    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  nolabel_line74/Inst_Ps2Interface/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.069     1.755    nolabel_line74/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X0Y124         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.934     2.062    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/ps2_clk_s_reg/C
                         clock pessimism             -0.516     1.546    
    SLICE_X0Y124         FDRE (Hold_fdre_C_D)         0.071     1.617    nolabel_line74/Inst_Ps2Interface/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 nolabel_line74/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/Inst_Ps2Interface/frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.665     1.549    nolabel_line74/clock_IBUF_BUFG
    SLICE_X3Y121         FDRE                                         r  nolabel_line74/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  nolabel_line74/tx_data_reg[2]/Q
                         net (fo=2, routed)           0.102     1.792    nolabel_line74/Inst_Ps2Interface/Q[2]
    SLICE_X2Y121         LUT3 (Prop_lut3_I0_O)        0.045     1.837 r  nolabel_line74/Inst_Ps2Interface/frame[3]_i_1/O
                         net (fo=1, routed)           0.000     1.837    nolabel_line74/Inst_Ps2Interface/p_1_in[3]
    SLICE_X2Y121         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.938     2.066    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X2Y121         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/frame_reg[3]/C
                         clock pessimism             -0.504     1.562    
    SLICE_X2Y121         FDRE (Hold_fdre_C_D)         0.121     1.683    nolabel_line74/Inst_Ps2Interface/frame_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/Inst_Ps2Interface/ps2_clk_h_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.671%)  route 0.077ns (29.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.663     1.547    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[15]/Q
                         net (fo=5, routed)           0.077     1.765    nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[15]
    SLICE_X1Y123         LUT6 (Prop_lut6_I2_O)        0.045     1.810 r  nolabel_line74/Inst_Ps2Interface/ps2_clk_h_inv_i_2/O
                         net (fo=1, routed)           0.000     1.810    nolabel_line74/Inst_Ps2Interface/ps2_clk_h_inv_i_1_n_0
    SLICE_X1Y123         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/ps2_clk_h_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.935     2.063    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                         clock pessimism             -0.503     1.560    
    SLICE_X1Y123         FDRE (Hold_fdre_C_D)         0.091     1.651    nolabel_line74/Inst_Ps2Interface/ps2_clk_h_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 nolabel_line74/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.114%)  route 0.123ns (39.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.667     1.551    nolabel_line74/clock_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  nolabel_line74/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  nolabel_line74/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.123     1.815    nolabel_line74/Inst_Ps2Interface/out[1]
    SLICE_X2Y119         LUT5 (Prop_lut5_I4_O)        0.045     1.860 r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.860    nolabel_line74/Inst_Ps2Interface_n_13
    SLICE_X2Y119         FDRE                                         r  nolabel_line74/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.940     2.068    nolabel_line74/clock_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  nolabel_line74/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.503     1.565    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.121     1.686    nolabel_line74/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 nolabel_line74/Inst_Ps2Interface/frame_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/Inst_Ps2Interface/rx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.148ns (62.493%)  route 0.089ns (37.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.665     1.549    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/frame_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.148     1.697 r  nolabel_line74/Inst_Ps2Interface/frame_reg[7]/Q
                         net (fo=3, routed)           0.089     1.785    nolabel_line74/Inst_Ps2Interface/CONV_INTEGER[6]
    SLICE_X3Y122         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.937     2.065    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/rx_data_reg[6]/C
                         clock pessimism             -0.503     1.562    
    SLICE_X3Y122         FDRE (Hold_fdre_C_D)         0.023     1.585    nolabel_line74/Inst_Ps2Interface/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 nolabel_line74/Inst_Ps2Interface/delay_20us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/Inst_Ps2Interface/delay_20us_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.172%)  route 0.131ns (40.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.671     1.555    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/delay_20us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  nolabel_line74/Inst_Ps2Interface/delay_20us_count_reg[0]/Q
                         net (fo=8, routed)           0.131     1.827    nolabel_line74/Inst_Ps2Interface/delay_20us_count_reg__0[0]
    SLICE_X1Y115         LUT4 (Prop_lut4_I2_O)        0.049     1.876 r  nolabel_line74/Inst_Ps2Interface/delay_20us_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.876    nolabel_line74/Inst_Ps2Interface/plusOp__0[3]
    SLICE_X1Y115         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/delay_20us_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.944     2.072    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/delay_20us_count_reg[3]/C
                         clock pessimism             -0.504     1.568    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.107     1.675    nolabel_line74/Inst_Ps2Interface/delay_20us_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 nolabel_line74/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/Inst_Ps2Interface/tx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.665     1.549    nolabel_line74/clock_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  nolabel_line74/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  nolabel_line74/tx_data_reg[1]/Q
                         net (fo=2, routed)           0.120     1.810    nolabel_line74/Inst_Ps2Interface/Q[1]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.045     1.855 r  nolabel_line74/Inst_Ps2Interface/tx_parity_i_1/O
                         net (fo=1, routed)           0.000     1.855    nolabel_line74/Inst_Ps2Interface/tx_parity_i_1_n_0
    SLICE_X1Y122         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/tx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.937     2.065    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/tx_parity_reg/C
                         clock pessimism             -0.503     1.562    
    SLICE_X1Y122         FDRE (Hold_fdre_C_D)         0.092     1.654    nolabel_line74/Inst_Ps2Interface/tx_parity_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 nolabel_line74/Inst_Ps2Interface/data_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.665     1.549    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.128     1.677 r  nolabel_line74/Inst_Ps2Interface/data_inter_reg/Q
                         net (fo=2, routed)           0.069     1.745    nolabel_line74/Inst_Ps2Interface/data_inter
    SLICE_X1Y127         LUT4 (Prop_lut4_I1_O)        0.099     1.844 r  nolabel_line74/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     1.844    nolabel_line74/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.937     2.065    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/ps2_data_clean_reg/C
                         clock pessimism             -0.516     1.549    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.091     1.640    nolabel_line74/Inst_Ps2Interface/ps2_data_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 nolabel_line74/Inst_Ps2Interface/frame_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/Inst_Ps2Interface/rx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.755%)  route 0.130ns (44.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.663     1.547    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/frame_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.164     1.711 r  nolabel_line74/Inst_Ps2Interface/frame_reg[5]/Q
                         net (fo=3, routed)           0.130     1.841    nolabel_line74/Inst_Ps2Interface/CONV_INTEGER[4]
    SLICE_X3Y122         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.937     2.065    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/rx_data_reg[4]/C
                         clock pessimism             -0.503     1.562    
    SLICE_X3Y122         FDRE (Hold_fdre_C_D)         0.071     1.633    nolabel_line74/Inst_Ps2Interface/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y42   clk6p25m/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   clk6p25m/COUNT_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   clk6p25m/COUNT_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   clk6p25m/COUNT_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   clk6p25m/COUNT_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   clk6p25m/COUNT_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   clk6p25m/COUNT_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   clk6p25m/COUNT_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   clk6p25m/COUNT_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   clk6p25m/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   clk6p25m/COUNT_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   clk6p25m/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   clk6p25m/COUNT_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   clk6p25m/COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   clk6p25m/COUNT_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   clk6p25m/COUNT_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   clk6p25m/COUNT_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   clk6p25m/COUNT_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   clk6p25m/COUNT_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   nolabel_line105/nolabel_line21/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   nolabel_line105/nolabel_line21/COUNT_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   nolabel_line105/nolabel_line21/COUNT_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   nolabel_line105/nolabel_line21/COUNT_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   nolabel_line105/nolabel_line21/COUNT_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   nolabel_line105/nolabel_line21/COUNT_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   nolabel_line105/nolabel_line21/COUNT_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y17   nolabel_line105/nolabel_line21/COUNT_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y17   nolabel_line105/nolabel_line21/COUNT_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y119   nolabel_line74/FSM_onehot_state_reg[0]/C



