-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

-- DATE "12/04/2018 18:44:03"

-- 
-- Device: Altera 5CGXFC7C7F23C8 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Chumusuke IS
    PORT (
	Clock : IN std_logic;
	out_PC_IN : OUT std_logic_vector(15 DOWNTO 0);
	out_ROM_OUTPUT : OUT std_logic_vector(15 DOWNTO 0);
	out_ROM_INPUT : OUT std_logic_vector(15 DOWNTO 0);
	out_reg_a_data : OUT std_logic_vector(15 DOWNTO 0);
	out_reg_b_data : OUT std_logic_vector(15 DOWNTO 0);
	out_write_data : OUT std_logic_vector(15 DOWNTO 0);
	out_reg_a_addr : OUT std_logic_vector(3 DOWNTO 0);
	out_reg_b_addr : OUT std_logic_vector(3 DOWNTO 0);
	out_reg_dst_addr : OUT std_logic_vector(3 DOWNTO 0);
	out_op_code : OUT std_logic_vector(3 DOWNTO 0);
	out_flag_Esc_Mem : OUT std_logic;
	out_flag_Reg_Dst : OUT std_logic;
	out_flag_Le_Mem : OUT std_logic;
	out_flag_Esc_Reg : OUT std_logic;
	out_flag_Mem_2_Reg : OUT std_logic;
	out_flag_branch : OUT std_logic;
	out_flag_ULAFonte : OUT std_logic;
	out_flag_Jump : OUT std_logic;
	out_OP_ULA : OUT std_logic_vector(2 DOWNTO 0);
	out_muxRD_out : OUT std_logic_vector(3 DOWNTO 0);
	out_signal_ula_in : OUT std_logic_vector(15 DOWNTO 0);
	out_branch_sel : OUT std_logic;
	out_mux_branch : OUT std_logic_vector(15 DOWNTO 0);
	out_signal_extender : OUT std_logic_vector(15 DOWNTO 0);
	out_jump_address : OUT std_logic_vector(11 DOWNTO 0);
	out_jump_shift : OUT std_logic_vector(15 DOWNTO 0);
	out_ula_zero : OUT std_logic;
	out_ula_resultado : OUT std_logic_vector(15 DOWNTO 0);
	out_ula_high : OUT std_logic_vector(15 DOWNTO 0);
	out_overflow : OUT std_logic;
	out_ula_flag : OUT std_logic
	);
END Chumusuke;

ARCHITECTURE structure OF Chumusuke IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_Clock : std_logic;
SIGNAL ww_out_PC_IN : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_out_ROM_OUTPUT : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_out_ROM_INPUT : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_out_reg_a_data : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_out_reg_b_data : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_out_write_data : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_out_reg_a_addr : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_out_reg_b_addr : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_out_reg_dst_addr : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_out_op_code : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_out_flag_Esc_Mem : std_logic;
SIGNAL ww_out_flag_Reg_Dst : std_logic;
SIGNAL ww_out_flag_Le_Mem : std_logic;
SIGNAL ww_out_flag_Esc_Reg : std_logic;
SIGNAL ww_out_flag_Mem_2_Reg : std_logic;
SIGNAL ww_out_flag_branch : std_logic;
SIGNAL ww_out_flag_ULAFonte : std_logic;
SIGNAL ww_out_flag_Jump : std_logic;
SIGNAL ww_out_OP_ULA : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_out_muxRD_out : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_out_signal_ula_in : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_out_branch_sel : std_logic;
SIGNAL ww_out_mux_branch : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_out_signal_extender : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_out_jump_address : std_logic_vector(11 DOWNTO 0);
SIGNAL ww_out_jump_shift : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_out_ula_zero : std_logic;
SIGNAL ww_out_ula_resultado : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_out_ula_high : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_out_overflow : std_logic;
SIGNAL ww_out_ula_flag : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \out_PC_IN[0]~output_o\ : std_logic;
SIGNAL \out_PC_IN[1]~output_o\ : std_logic;
SIGNAL \out_PC_IN[2]~output_o\ : std_logic;
SIGNAL \out_PC_IN[3]~output_o\ : std_logic;
SIGNAL \out_PC_IN[4]~output_o\ : std_logic;
SIGNAL \out_PC_IN[5]~output_o\ : std_logic;
SIGNAL \out_PC_IN[6]~output_o\ : std_logic;
SIGNAL \out_PC_IN[7]~output_o\ : std_logic;
SIGNAL \out_PC_IN[8]~output_o\ : std_logic;
SIGNAL \out_PC_IN[9]~output_o\ : std_logic;
SIGNAL \out_PC_IN[10]~output_o\ : std_logic;
SIGNAL \out_PC_IN[11]~output_o\ : std_logic;
SIGNAL \out_PC_IN[12]~output_o\ : std_logic;
SIGNAL \out_PC_IN[13]~output_o\ : std_logic;
SIGNAL \out_PC_IN[14]~output_o\ : std_logic;
SIGNAL \out_PC_IN[15]~output_o\ : std_logic;
SIGNAL \out_ROM_OUTPUT[0]~output_o\ : std_logic;
SIGNAL \out_ROM_OUTPUT[1]~output_o\ : std_logic;
SIGNAL \out_ROM_OUTPUT[2]~output_o\ : std_logic;
SIGNAL \out_ROM_OUTPUT[3]~output_o\ : std_logic;
SIGNAL \out_ROM_OUTPUT[4]~output_o\ : std_logic;
SIGNAL \out_ROM_OUTPUT[5]~output_o\ : std_logic;
SIGNAL \out_ROM_OUTPUT[6]~output_o\ : std_logic;
SIGNAL \out_ROM_OUTPUT[7]~output_o\ : std_logic;
SIGNAL \out_ROM_OUTPUT[8]~output_o\ : std_logic;
SIGNAL \out_ROM_OUTPUT[9]~output_o\ : std_logic;
SIGNAL \out_ROM_OUTPUT[10]~output_o\ : std_logic;
SIGNAL \out_ROM_OUTPUT[11]~output_o\ : std_logic;
SIGNAL \out_ROM_OUTPUT[12]~output_o\ : std_logic;
SIGNAL \out_ROM_OUTPUT[13]~output_o\ : std_logic;
SIGNAL \out_ROM_OUTPUT[14]~output_o\ : std_logic;
SIGNAL \out_ROM_OUTPUT[15]~output_o\ : std_logic;
SIGNAL \out_ROM_INPUT[0]~output_o\ : std_logic;
SIGNAL \out_ROM_INPUT[1]~output_o\ : std_logic;
SIGNAL \out_ROM_INPUT[2]~output_o\ : std_logic;
SIGNAL \out_ROM_INPUT[3]~output_o\ : std_logic;
SIGNAL \out_ROM_INPUT[4]~output_o\ : std_logic;
SIGNAL \out_ROM_INPUT[5]~output_o\ : std_logic;
SIGNAL \out_ROM_INPUT[6]~output_o\ : std_logic;
SIGNAL \out_ROM_INPUT[7]~output_o\ : std_logic;
SIGNAL \out_ROM_INPUT[8]~output_o\ : std_logic;
SIGNAL \out_ROM_INPUT[9]~output_o\ : std_logic;
SIGNAL \out_ROM_INPUT[10]~output_o\ : std_logic;
SIGNAL \out_ROM_INPUT[11]~output_o\ : std_logic;
SIGNAL \out_ROM_INPUT[12]~output_o\ : std_logic;
SIGNAL \out_ROM_INPUT[13]~output_o\ : std_logic;
SIGNAL \out_ROM_INPUT[14]~output_o\ : std_logic;
SIGNAL \out_ROM_INPUT[15]~output_o\ : std_logic;
SIGNAL \out_reg_a_data[0]~output_o\ : std_logic;
SIGNAL \out_reg_a_data[1]~output_o\ : std_logic;
SIGNAL \out_reg_a_data[2]~output_o\ : std_logic;
SIGNAL \out_reg_a_data[3]~output_o\ : std_logic;
SIGNAL \out_reg_a_data[4]~output_o\ : std_logic;
SIGNAL \out_reg_a_data[5]~output_o\ : std_logic;
SIGNAL \out_reg_a_data[6]~output_o\ : std_logic;
SIGNAL \out_reg_a_data[7]~output_o\ : std_logic;
SIGNAL \out_reg_a_data[8]~output_o\ : std_logic;
SIGNAL \out_reg_a_data[9]~output_o\ : std_logic;
SIGNAL \out_reg_a_data[10]~output_o\ : std_logic;
SIGNAL \out_reg_a_data[11]~output_o\ : std_logic;
SIGNAL \out_reg_a_data[12]~output_o\ : std_logic;
SIGNAL \out_reg_a_data[13]~output_o\ : std_logic;
SIGNAL \out_reg_a_data[14]~output_o\ : std_logic;
SIGNAL \out_reg_a_data[15]~output_o\ : std_logic;
SIGNAL \out_reg_b_data[0]~output_o\ : std_logic;
SIGNAL \out_reg_b_data[1]~output_o\ : std_logic;
SIGNAL \out_reg_b_data[2]~output_o\ : std_logic;
SIGNAL \out_reg_b_data[3]~output_o\ : std_logic;
SIGNAL \out_reg_b_data[4]~output_o\ : std_logic;
SIGNAL \out_reg_b_data[5]~output_o\ : std_logic;
SIGNAL \out_reg_b_data[6]~output_o\ : std_logic;
SIGNAL \out_reg_b_data[7]~output_o\ : std_logic;
SIGNAL \out_reg_b_data[8]~output_o\ : std_logic;
SIGNAL \out_reg_b_data[9]~output_o\ : std_logic;
SIGNAL \out_reg_b_data[10]~output_o\ : std_logic;
SIGNAL \out_reg_b_data[11]~output_o\ : std_logic;
SIGNAL \out_reg_b_data[12]~output_o\ : std_logic;
SIGNAL \out_reg_b_data[13]~output_o\ : std_logic;
SIGNAL \out_reg_b_data[14]~output_o\ : std_logic;
SIGNAL \out_reg_b_data[15]~output_o\ : std_logic;
SIGNAL \out_write_data[0]~output_o\ : std_logic;
SIGNAL \out_write_data[1]~output_o\ : std_logic;
SIGNAL \out_write_data[2]~output_o\ : std_logic;
SIGNAL \out_write_data[3]~output_o\ : std_logic;
SIGNAL \out_write_data[4]~output_o\ : std_logic;
SIGNAL \out_write_data[5]~output_o\ : std_logic;
SIGNAL \out_write_data[6]~output_o\ : std_logic;
SIGNAL \out_write_data[7]~output_o\ : std_logic;
SIGNAL \out_write_data[8]~output_o\ : std_logic;
SIGNAL \out_write_data[9]~output_o\ : std_logic;
SIGNAL \out_write_data[10]~output_o\ : std_logic;
SIGNAL \out_write_data[11]~output_o\ : std_logic;
SIGNAL \out_write_data[12]~output_o\ : std_logic;
SIGNAL \out_write_data[13]~output_o\ : std_logic;
SIGNAL \out_write_data[14]~output_o\ : std_logic;
SIGNAL \out_write_data[15]~output_o\ : std_logic;
SIGNAL \out_reg_a_addr[0]~output_o\ : std_logic;
SIGNAL \out_reg_a_addr[1]~output_o\ : std_logic;
SIGNAL \out_reg_a_addr[2]~output_o\ : std_logic;
SIGNAL \out_reg_a_addr[3]~output_o\ : std_logic;
SIGNAL \out_reg_b_addr[0]~output_o\ : std_logic;
SIGNAL \out_reg_b_addr[1]~output_o\ : std_logic;
SIGNAL \out_reg_b_addr[2]~output_o\ : std_logic;
SIGNAL \out_reg_b_addr[3]~output_o\ : std_logic;
SIGNAL \out_reg_dst_addr[0]~output_o\ : std_logic;
SIGNAL \out_reg_dst_addr[1]~output_o\ : std_logic;
SIGNAL \out_reg_dst_addr[2]~output_o\ : std_logic;
SIGNAL \out_reg_dst_addr[3]~output_o\ : std_logic;
SIGNAL \out_op_code[0]~output_o\ : std_logic;
SIGNAL \out_op_code[1]~output_o\ : std_logic;
SIGNAL \out_op_code[2]~output_o\ : std_logic;
SIGNAL \out_op_code[3]~output_o\ : std_logic;
SIGNAL \out_flag_Esc_Mem~output_o\ : std_logic;
SIGNAL \out_flag_Reg_Dst~output_o\ : std_logic;
SIGNAL \out_flag_Le_Mem~output_o\ : std_logic;
SIGNAL \out_flag_Esc_Reg~output_o\ : std_logic;
SIGNAL \out_flag_Mem_2_Reg~output_o\ : std_logic;
SIGNAL \out_flag_branch~output_o\ : std_logic;
SIGNAL \out_flag_ULAFonte~output_o\ : std_logic;
SIGNAL \out_flag_Jump~output_o\ : std_logic;
SIGNAL \out_OP_ULA[0]~output_o\ : std_logic;
SIGNAL \out_OP_ULA[1]~output_o\ : std_logic;
SIGNAL \out_OP_ULA[2]~output_o\ : std_logic;
SIGNAL \out_muxRD_out[0]~output_o\ : std_logic;
SIGNAL \out_muxRD_out[1]~output_o\ : std_logic;
SIGNAL \out_muxRD_out[2]~output_o\ : std_logic;
SIGNAL \out_muxRD_out[3]~output_o\ : std_logic;
SIGNAL \out_signal_ula_in[0]~output_o\ : std_logic;
SIGNAL \out_signal_ula_in[1]~output_o\ : std_logic;
SIGNAL \out_signal_ula_in[2]~output_o\ : std_logic;
SIGNAL \out_signal_ula_in[3]~output_o\ : std_logic;
SIGNAL \out_signal_ula_in[4]~output_o\ : std_logic;
SIGNAL \out_signal_ula_in[5]~output_o\ : std_logic;
SIGNAL \out_signal_ula_in[6]~output_o\ : std_logic;
SIGNAL \out_signal_ula_in[7]~output_o\ : std_logic;
SIGNAL \out_signal_ula_in[8]~output_o\ : std_logic;
SIGNAL \out_signal_ula_in[9]~output_o\ : std_logic;
SIGNAL \out_signal_ula_in[10]~output_o\ : std_logic;
SIGNAL \out_signal_ula_in[11]~output_o\ : std_logic;
SIGNAL \out_signal_ula_in[12]~output_o\ : std_logic;
SIGNAL \out_signal_ula_in[13]~output_o\ : std_logic;
SIGNAL \out_signal_ula_in[14]~output_o\ : std_logic;
SIGNAL \out_signal_ula_in[15]~output_o\ : std_logic;
SIGNAL \out_branch_sel~output_o\ : std_logic;
SIGNAL \out_mux_branch[0]~output_o\ : std_logic;
SIGNAL \out_mux_branch[1]~output_o\ : std_logic;
SIGNAL \out_mux_branch[2]~output_o\ : std_logic;
SIGNAL \out_mux_branch[3]~output_o\ : std_logic;
SIGNAL \out_mux_branch[4]~output_o\ : std_logic;
SIGNAL \out_mux_branch[5]~output_o\ : std_logic;
SIGNAL \out_mux_branch[6]~output_o\ : std_logic;
SIGNAL \out_mux_branch[7]~output_o\ : std_logic;
SIGNAL \out_mux_branch[8]~output_o\ : std_logic;
SIGNAL \out_mux_branch[9]~output_o\ : std_logic;
SIGNAL \out_mux_branch[10]~output_o\ : std_logic;
SIGNAL \out_mux_branch[11]~output_o\ : std_logic;
SIGNAL \out_mux_branch[12]~output_o\ : std_logic;
SIGNAL \out_mux_branch[13]~output_o\ : std_logic;
SIGNAL \out_mux_branch[14]~output_o\ : std_logic;
SIGNAL \out_mux_branch[15]~output_o\ : std_logic;
SIGNAL \out_signal_extender[0]~output_o\ : std_logic;
SIGNAL \out_signal_extender[1]~output_o\ : std_logic;
SIGNAL \out_signal_extender[2]~output_o\ : std_logic;
SIGNAL \out_signal_extender[3]~output_o\ : std_logic;
SIGNAL \out_signal_extender[4]~output_o\ : std_logic;
SIGNAL \out_signal_extender[5]~output_o\ : std_logic;
SIGNAL \out_signal_extender[6]~output_o\ : std_logic;
SIGNAL \out_signal_extender[7]~output_o\ : std_logic;
SIGNAL \out_signal_extender[8]~output_o\ : std_logic;
SIGNAL \out_signal_extender[9]~output_o\ : std_logic;
SIGNAL \out_signal_extender[10]~output_o\ : std_logic;
SIGNAL \out_signal_extender[11]~output_o\ : std_logic;
SIGNAL \out_signal_extender[12]~output_o\ : std_logic;
SIGNAL \out_signal_extender[13]~output_o\ : std_logic;
SIGNAL \out_signal_extender[14]~output_o\ : std_logic;
SIGNAL \out_signal_extender[15]~output_o\ : std_logic;
SIGNAL \out_jump_address[0]~output_o\ : std_logic;
SIGNAL \out_jump_address[1]~output_o\ : std_logic;
SIGNAL \out_jump_address[2]~output_o\ : std_logic;
SIGNAL \out_jump_address[3]~output_o\ : std_logic;
SIGNAL \out_jump_address[4]~output_o\ : std_logic;
SIGNAL \out_jump_address[5]~output_o\ : std_logic;
SIGNAL \out_jump_address[6]~output_o\ : std_logic;
SIGNAL \out_jump_address[7]~output_o\ : std_logic;
SIGNAL \out_jump_address[8]~output_o\ : std_logic;
SIGNAL \out_jump_address[9]~output_o\ : std_logic;
SIGNAL \out_jump_address[10]~output_o\ : std_logic;
SIGNAL \out_jump_address[11]~output_o\ : std_logic;
SIGNAL \out_jump_shift[0]~output_o\ : std_logic;
SIGNAL \out_jump_shift[1]~output_o\ : std_logic;
SIGNAL \out_jump_shift[2]~output_o\ : std_logic;
SIGNAL \out_jump_shift[3]~output_o\ : std_logic;
SIGNAL \out_jump_shift[4]~output_o\ : std_logic;
SIGNAL \out_jump_shift[5]~output_o\ : std_logic;
SIGNAL \out_jump_shift[6]~output_o\ : std_logic;
SIGNAL \out_jump_shift[7]~output_o\ : std_logic;
SIGNAL \out_jump_shift[8]~output_o\ : std_logic;
SIGNAL \out_jump_shift[9]~output_o\ : std_logic;
SIGNAL \out_jump_shift[10]~output_o\ : std_logic;
SIGNAL \out_jump_shift[11]~output_o\ : std_logic;
SIGNAL \out_jump_shift[12]~output_o\ : std_logic;
SIGNAL \out_jump_shift[13]~output_o\ : std_logic;
SIGNAL \out_jump_shift[14]~output_o\ : std_logic;
SIGNAL \out_jump_shift[15]~output_o\ : std_logic;
SIGNAL \out_ula_zero~output_o\ : std_logic;
SIGNAL \out_ula_resultado[0]~output_o\ : std_logic;
SIGNAL \out_ula_resultado[1]~output_o\ : std_logic;
SIGNAL \out_ula_resultado[2]~output_o\ : std_logic;
SIGNAL \out_ula_resultado[3]~output_o\ : std_logic;
SIGNAL \out_ula_resultado[4]~output_o\ : std_logic;
SIGNAL \out_ula_resultado[5]~output_o\ : std_logic;
SIGNAL \out_ula_resultado[6]~output_o\ : std_logic;
SIGNAL \out_ula_resultado[7]~output_o\ : std_logic;
SIGNAL \out_ula_resultado[8]~output_o\ : std_logic;
SIGNAL \out_ula_resultado[9]~output_o\ : std_logic;
SIGNAL \out_ula_resultado[10]~output_o\ : std_logic;
SIGNAL \out_ula_resultado[11]~output_o\ : std_logic;
SIGNAL \out_ula_resultado[12]~output_o\ : std_logic;
SIGNAL \out_ula_resultado[13]~output_o\ : std_logic;
SIGNAL \out_ula_resultado[14]~output_o\ : std_logic;
SIGNAL \out_ula_resultado[15]~output_o\ : std_logic;
SIGNAL \out_ula_high[0]~output_o\ : std_logic;
SIGNAL \out_ula_high[1]~output_o\ : std_logic;
SIGNAL \out_ula_high[2]~output_o\ : std_logic;
SIGNAL \out_ula_high[3]~output_o\ : std_logic;
SIGNAL \out_ula_high[4]~output_o\ : std_logic;
SIGNAL \out_ula_high[5]~output_o\ : std_logic;
SIGNAL \out_ula_high[6]~output_o\ : std_logic;
SIGNAL \out_ula_high[7]~output_o\ : std_logic;
SIGNAL \out_ula_high[8]~output_o\ : std_logic;
SIGNAL \out_ula_high[9]~output_o\ : std_logic;
SIGNAL \out_ula_high[10]~output_o\ : std_logic;
SIGNAL \out_ula_high[11]~output_o\ : std_logic;
SIGNAL \out_ula_high[12]~output_o\ : std_logic;
SIGNAL \out_ula_high[13]~output_o\ : std_logic;
SIGNAL \out_ula_high[14]~output_o\ : std_logic;
SIGNAL \out_ula_high[15]~output_o\ : std_logic;
SIGNAL \out_overflow~output_o\ : std_logic;
SIGNAL \out_ula_flag~output_o\ : std_logic;
SIGNAL \Clock~input_o\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~46\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~49_sumout\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~21_sumout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~0_combout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~21_combout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~26_combout\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~1_sumout\ : std_logic;
SIGNAL \Branch_Adder|Add0~1_sumout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~19_combout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~28_combout\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~9_sumout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~23_combout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~27_combout\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~2\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~5_sumout\ : std_logic;
SIGNAL \Branch_Adder|Add0~2\ : std_logic;
SIGNAL \Branch_Adder|Add0~6\ : std_logic;
SIGNAL \Branch_Adder|Add0~10\ : std_logic;
SIGNAL \Branch_Adder|Add0~14\ : std_logic;
SIGNAL \Branch_Adder|Add0~18\ : std_logic;
SIGNAL \Branch_Adder|Add0~22\ : std_logic;
SIGNAL \Branch_Adder|Add0~26\ : std_logic;
SIGNAL \Branch_Adder|Add0~30\ : std_logic;
SIGNAL \Branch_Adder|Add0~34\ : std_logic;
SIGNAL \Branch_Adder|Add0~38\ : std_logic;
SIGNAL \Branch_Adder|Add0~42\ : std_logic;
SIGNAL \Branch_Adder|Add0~46\ : std_logic;
SIGNAL \Branch_Adder|Add0~49_sumout\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~50\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~53_sumout\ : std_logic;
SIGNAL \Branch_Adder|Add0~50\ : std_logic;
SIGNAL \Branch_Adder|Add0~53_sumout\ : std_logic;
SIGNAL \Branch_Adder|Add0~5_sumout\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~6\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~10\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~13_sumout\ : std_logic;
SIGNAL \Branch_Adder|Add0~13_sumout\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~14\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~17_sumout\ : std_logic;
SIGNAL \Branch_Adder|Add0~17_sumout\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~18\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~22\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~25_sumout\ : std_logic;
SIGNAL \Branch_Adder|Add0~25_sumout\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~26\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~29_sumout\ : std_logic;
SIGNAL \Branch_Adder|Add0~29_sumout\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~30\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~33_sumout\ : std_logic;
SIGNAL \Branch_Adder|Add0~33_sumout\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~34\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~37_sumout\ : std_logic;
SIGNAL \Branch_Adder|Add0~37_sumout\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~38\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~41_sumout\ : std_logic;
SIGNAL \Branch_Adder|Add0~41_sumout\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~42\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~45_sumout\ : std_logic;
SIGNAL \Branch_Adder|Add0~45_sumout\ : std_logic;
SIGNAL \Branch_Adder|Add0~9_sumout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~1_combout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~8_combout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~9_combout\ : std_logic;
SIGNAL \Branch_Adder|Add0~21_sumout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~2_combout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~3_combout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~4_combout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~5_combout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~6_combout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~7_combout\ : std_logic;
SIGNAL \Control_Unit|Mux8~0_combout\ : std_logic;
SIGNAL \Control_Unit|Mux5~0_combout\ : std_logic;
SIGNAL \Control_Unit|Mux3~0_combout\ : std_logic;
SIGNAL \Register_File|Reg[1][0]~0_combout\ : std_logic;
SIGNAL \Control_Unit|Mux6~0_combout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~25_combout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~10_combout\ : std_logic;
SIGNAL \Control_Unit|Mux0~0_combout\ : std_logic;
SIGNAL \Mux_Reg_Dst|SAIDA[0]~0_combout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~12_combout\ : std_logic;
SIGNAL \Mux_Reg_Dst|SAIDA[1]~1_combout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~18_combout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~20_combout\ : std_logic;
SIGNAL \Mux_Reg_Dst|SAIDA[2]~2_combout\ : std_logic;
SIGNAL \Mux_Reg_Dst|SAIDA[3]~3_combout\ : std_logic;
SIGNAL \Register_File|Decoder0~1_combout\ : std_logic;
SIGNAL \Register_File|Reg[1][0]~q\ : std_logic;
SIGNAL \Register_File|Decoder0~2_combout\ : std_logic;
SIGNAL \Register_File|Reg[2][0]~q\ : std_logic;
SIGNAL \Register_File|Reg[3][0]~1_combout\ : std_logic;
SIGNAL \Register_File|Decoder0~3_combout\ : std_logic;
SIGNAL \Register_File|Reg[3][0]~q\ : std_logic;
SIGNAL \Instruction_Mem|ROM~11_combout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~13_combout\ : std_logic;
SIGNAL \Register_File|Mux31~0_combout\ : std_logic;
SIGNAL \Register_File|Reg[1][1]~q\ : std_logic;
SIGNAL \Register_File|Reg[2][1]~q\ : std_logic;
SIGNAL \Register_File|Reg[3][1]~q\ : std_logic;
SIGNAL \Register_File|Mux30~0_combout\ : std_logic;
SIGNAL \Register_File|Reg[1][2]~q\ : std_logic;
SIGNAL \Register_File|Reg[2][2]~q\ : std_logic;
SIGNAL \Register_File|Reg[3][2]~q\ : std_logic;
SIGNAL \Register_File|Mux29~0_combout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \Write_Back_Mux|SAIDA[9]~9_combout\ : std_logic;
SIGNAL \Register_File|Decoder0~0_combout\ : std_logic;
SIGNAL \Register_File|Reg[0][9]~q\ : std_logic;
SIGNAL \Register_File|Reg[1][9]~q\ : std_logic;
SIGNAL \Register_File|Reg[2][9]~q\ : std_logic;
SIGNAL \Register_File|Reg[3][9]~q\ : std_logic;
SIGNAL \Register_File|Mux22~0_combout\ : std_logic;
SIGNAL \Mux_ULA_In|SAIDA[9]~11_combout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~14_combout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~15_combout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~16_combout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~17_combout\ : std_logic;
SIGNAL \Register_File|Mux6~0_combout\ : std_logic;
SIGNAL \Control_Unit|Mux7~0_combout\ : std_logic;
SIGNAL \Control_Unit|Mux9~0_combout\ : std_logic;
SIGNAL \Register_File|Reg[1][8]~q\ : std_logic;
SIGNAL \Register_File|Reg[2][8]~q\ : std_logic;
SIGNAL \Register_File|Reg[3][8]~q\ : std_logic;
SIGNAL \Register_File|Mux7~0_combout\ : std_logic;
SIGNAL \Register_File|Reg[1][7]~q\ : std_logic;
SIGNAL \Register_File|Reg[2][7]~q\ : std_logic;
SIGNAL \Register_File|Reg[3][7]~q\ : std_logic;
SIGNAL \Register_File|Mux8~0_combout\ : std_logic;
SIGNAL \Register_File|Reg[1][6]~q\ : std_logic;
SIGNAL \Register_File|Reg[2][6]~q\ : std_logic;
SIGNAL \Register_File|Reg[3][6]~q\ : std_logic;
SIGNAL \Register_File|Mux9~0_combout\ : std_logic;
SIGNAL \Register_File|Reg[1][5]~q\ : std_logic;
SIGNAL \Register_File|Reg[2][5]~q\ : std_logic;
SIGNAL \Register_File|Reg[3][5]~q\ : std_logic;
SIGNAL \Register_File|Mux10~0_combout\ : std_logic;
SIGNAL \Register_File|Reg[1][4]~q\ : std_logic;
SIGNAL \Register_File|Reg[2][4]~2_combout\ : std_logic;
SIGNAL \Register_File|Reg[2][4]~q\ : std_logic;
SIGNAL \Register_File|Reg[3][4]~3_combout\ : std_logic;
SIGNAL \Register_File|Reg[3][4]~q\ : std_logic;
SIGNAL \Register_File|Mux11~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|mult~5_combout\ : std_logic;
SIGNAL \Register_File|Reg[1][3]~q\ : std_logic;
SIGNAL \Register_File|Reg[2][3]~q\ : std_logic;
SIGNAL \Register_File|Reg[3][3]~q\ : std_logic;
SIGNAL \Register_File|Mux12~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|mult~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|mult~6_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|mult~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|mult~3_combout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~31_combout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~30_combout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~29_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~5_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~2_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~62_cout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~41_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~32_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~140_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~136_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~133_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~9_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~6_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~3_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~58_cout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|mult~4_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~131_combout\ : std_logic;
SIGNAL \Mux_ULA_In|SAIDA[2]~4_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~42_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~33_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~24_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~139_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~18_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~135_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~13_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~14_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~10_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~7_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~54_cout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|mult~2_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~132_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~43_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~34_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~25_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~138_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~19_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~20_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~15_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~11_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~50_cout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|mult~7_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~134_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~44_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~142_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~26_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~27_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~21_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~16_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~46_cout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|mult~9_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~137_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~144_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~31_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~35_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~36_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~28_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~22_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~42_cout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|mult~11_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~141_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~40_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~45_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~143_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~37_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~29_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~46_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~38_cout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~47_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~38_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~34_cout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~48_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~30_cout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~49_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~66_cout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux7~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux7~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux51~0_combout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \Write_Back_Mux|SAIDA[8]~8_combout\ : std_logic;
SIGNAL \Register_File|Reg[0][8]~q\ : std_logic;
SIGNAL \Register_File|Mux23~0_combout\ : std_logic;
SIGNAL \Mux_ULA_In|SAIDA[8]~10_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~39_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux8~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux8~0_combout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \Write_Back_Mux|SAIDA[7]~7_combout\ : std_logic;
SIGNAL \Register_File|Reg[0][7]~q\ : std_logic;
SIGNAL \Register_File|Mux24~0_combout\ : std_logic;
SIGNAL \Mux_ULA_In|SAIDA[7]~9_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~30_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux9~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux9~0_combout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \Write_Back_Mux|SAIDA[6]~6_combout\ : std_logic;
SIGNAL \Register_File|Reg[0][6]~q\ : std_logic;
SIGNAL \Register_File|Mux25~0_combout\ : std_logic;
SIGNAL \Mux_ULA_In|SAIDA[6]~8_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~23_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux10~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux10~0_combout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \Write_Back_Mux|SAIDA[5]~5_combout\ : std_logic;
SIGNAL \Register_File|Reg[0][5]~q\ : std_logic;
SIGNAL \Register_File|Mux26~0_combout\ : std_logic;
SIGNAL \Mux_ULA_In|SAIDA[5]~7_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~17_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux11~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux11~0_combout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \Write_Back_Mux|SAIDA[4]~4_combout\ : std_logic;
SIGNAL \Register_File|Reg[0][4]~q\ : std_logic;
SIGNAL \Register_File|Mux27~0_combout\ : std_logic;
SIGNAL \Mux_ULA_In|SAIDA[4]~6_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~12_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux12~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux12~0_combout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \Write_Back_Mux|SAIDA[3]~3_combout\ : std_logic;
SIGNAL \Register_File|Reg[0][3]~q\ : std_logic;
SIGNAL \Register_File|Mux28~0_combout\ : std_logic;
SIGNAL \Mux_ULA_In|SAIDA[3]~5_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~8_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux13~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux13~0_combout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \Write_Back_Mux|SAIDA[2]~2_combout\ : std_logic;
SIGNAL \Register_File|Reg[0][2]~q\ : std_logic;
SIGNAL \Register_File|Mux13~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~4_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux14~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux14~0_combout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \Write_Back_Mux|SAIDA[1]~1_combout\ : std_logic;
SIGNAL \Register_File|Reg[0][1]~q\ : std_logic;
SIGNAL \Register_File|Mux14~0_combout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~24_combout\ : std_logic;
SIGNAL \Mux_ULA_In|SAIDA[1]~3_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux15~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux15~0_combout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \Write_Back_Mux|SAIDA[0]~0_combout\ : std_logic;
SIGNAL \Register_File|Reg[0][0]~q\ : std_logic;
SIGNAL \Register_File|Mux15~0_combout\ : std_logic;
SIGNAL \Instruction_Mem|ROM~22_combout\ : std_logic;
SIGNAL \Mux_ULA_In|SAIDA[0]~2_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux16~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux16~0_combout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \Mux_ULA_In|SAIDA[10]~12_combout\ : std_logic;
SIGNAL \Register_File|Reg[1][10]~q\ : std_logic;
SIGNAL \Register_File|Reg[2][10]~q\ : std_logic;
SIGNAL \Register_File|Reg[3][10]~q\ : std_logic;
SIGNAL \Register_File|Mux5~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|mult~8_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~51_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~52_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~53_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~54_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~55_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~146_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|mult~13_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~50_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~56_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~145_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~57_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~58_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~59_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~26_cout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~60_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux6~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux6~0_combout\ : std_logic;
SIGNAL \Write_Back_Mux|SAIDA[10]~10_combout\ : std_logic;
SIGNAL \Register_File|Reg[0][10]~q\ : std_logic;
SIGNAL \Register_File|Mux21~0_combout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \Mux_ULA_In|SAIDA[11]~13_combout\ : std_logic;
SIGNAL \Register_File|Reg[1][11]~q\ : std_logic;
SIGNAL \Register_File|Reg[2][11]~q\ : std_logic;
SIGNAL \Register_File|Reg[3][11]~q\ : std_logic;
SIGNAL \Register_File|Mux4~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|mult~10_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~62_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~63_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~64_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~65_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~66_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~67_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~148_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|mult~15_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~61_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~68_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~147_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~69_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~70_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~71_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~22_cout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~72_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux5~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux5~0_combout\ : std_logic;
SIGNAL \Write_Back_Mux|SAIDA[11]~11_combout\ : std_logic;
SIGNAL \Register_File|Reg[0][11]~q\ : std_logic;
SIGNAL \Register_File|Mux20~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Equal0~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Equal0~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Equal0~2_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Equal0~3_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Equal0~4_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Equal0~5_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Equal0~6_combout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \Register_File|Reg[1][12]~q\ : std_logic;
SIGNAL \Register_File|Reg[2][12]~q\ : std_logic;
SIGNAL \Register_File|Reg[3][12]~q\ : std_logic;
SIGNAL \Register_File|Mux3~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|mult~12_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~74_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~75_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~76_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~77_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~78_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~79_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~80_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~150_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|mult~17_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~73_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~81_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~149_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~82_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~83_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~84_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~18_cout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~85_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux4~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux4~0_combout\ : std_logic;
SIGNAL \Write_Back_Mux|SAIDA[12]~12_combout\ : std_logic;
SIGNAL \Register_File|Reg[0][12]~q\ : std_logic;
SIGNAL \Register_File|Mux19~0_combout\ : std_logic;
SIGNAL \Mux_ULA_In|SAIDA[12]~0_combout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \Register_File|Reg[1][13]~q\ : std_logic;
SIGNAL \Register_File|Reg[2][13]~q\ : std_logic;
SIGNAL \Register_File|Reg[3][13]~q\ : std_logic;
SIGNAL \Register_File|Mux2~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|mult~14_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~87_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~88_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~89_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~90_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~91_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~92_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~93_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~94_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~152_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|mult~19_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~86_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~95_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~151_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~96_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~97_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~98_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~14_cout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~99_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux3~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux3~0_combout\ : std_logic;
SIGNAL \Write_Back_Mux|SAIDA[13]~13_combout\ : std_logic;
SIGNAL \Register_File|Reg[0][13]~q\ : std_logic;
SIGNAL \Register_File|Mux18~0_combout\ : std_logic;
SIGNAL \Mux_ULA_In|SAIDA[13]~1_combout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \Mux_ULA_In|SAIDA[14]~14_combout\ : std_logic;
SIGNAL \Register_File|Reg[1][14]~q\ : std_logic;
SIGNAL \Register_File|Reg[2][14]~q\ : std_logic;
SIGNAL \Register_File|Reg[3][14]~q\ : std_logic;
SIGNAL \Register_File|Mux1~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|mult~16_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~101_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~102_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~103_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~104_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~105_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~106_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~107_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~108_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~109_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~154_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|mult~20_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~100_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~110_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~153_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~111_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~112_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~113_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~10_cout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~114_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux2~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux2~0_combout\ : std_logic;
SIGNAL \Write_Back_Mux|SAIDA[14]~14_combout\ : std_logic;
SIGNAL \Register_File|Reg[0][14]~q\ : std_logic;
SIGNAL \Register_File|Mux17~0_combout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \Mux_ULA_In|SAIDA[15]~15_combout\ : std_logic;
SIGNAL \Register_File|Reg[1][15]~q\ : std_logic;
SIGNAL \Register_File|Reg[2][15]~q\ : std_logic;
SIGNAL \Register_File|Reg[3][15]~q\ : std_logic;
SIGNAL \Register_File|Mux0~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|mult~18_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add2~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~116_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~117_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~118_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~119_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~120_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~121_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~122_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~123_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~124_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~125_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~156_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|mult~21_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~115_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~126_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~155_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~127_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~128_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~129_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~6_cout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~130_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add1~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add0~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux1~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux1~0_combout\ : std_logic;
SIGNAL \Write_Back_Mux|SAIDA[15]~15_combout\ : std_logic;
SIGNAL \Register_File|Reg[0][15]~q\ : std_logic;
SIGNAL \Register_File|Mux16~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Equal0~7_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Equal0~8_combout\ : std_logic;
SIGNAL \Control_Unit|Mux1~0_combout\ : std_logic;
SIGNAL \Branch_AND_Gate|S~combout\ : std_logic;
SIGNAL \Branch_Mux|SAIDA[0]~0_combout\ : std_logic;
SIGNAL \Branch_Mux|SAIDA[1]~1_combout\ : std_logic;
SIGNAL \Branch_Mux|SAIDA[2]~2_combout\ : std_logic;
SIGNAL \Branch_Mux|SAIDA[3]~3_combout\ : std_logic;
SIGNAL \Branch_Mux|SAIDA[4]~4_combout\ : std_logic;
SIGNAL \Branch_Mux|SAIDA[5]~5_combout\ : std_logic;
SIGNAL \Branch_Mux|SAIDA[6]~6_combout\ : std_logic;
SIGNAL \Branch_Mux|SAIDA[7]~7_combout\ : std_logic;
SIGNAL \Branch_Mux|SAIDA[8]~8_combout\ : std_logic;
SIGNAL \Branch_Mux|SAIDA[9]~9_combout\ : std_logic;
SIGNAL \Branch_Mux|SAIDA[10]~10_combout\ : std_logic;
SIGNAL \Branch_Mux|SAIDA[11]~11_combout\ : std_logic;
SIGNAL \Branch_Mux|SAIDA[12]~12_combout\ : std_logic;
SIGNAL \Branch_Mux|SAIDA[13]~13_combout\ : std_logic;
SIGNAL \Branch_Adder|Add0~54\ : std_logic;
SIGNAL \Branch_Adder|Add0~57_sumout\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~54\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~57_sumout\ : std_logic;
SIGNAL \Branch_Mux|SAIDA[14]~14_combout\ : std_logic;
SIGNAL \Branch_Adder|Add0~58\ : std_logic;
SIGNAL \Branch_Adder|Add0~61_sumout\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~58\ : std_logic;
SIGNAL \Prog_Coun_Adder|Add0~61_sumout\ : std_logic;
SIGNAL \Branch_Mux|SAIDA[15]~15_combout\ : std_logic;
SIGNAL \Control_Unit|Mux4~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux51~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|mult~22_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add3~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add4~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~158_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~159_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~160_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~161_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~162_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~163_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~164_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~165_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~166_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~167_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~168_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~254_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|mult~25_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~157_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~169_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~253_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~170_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~171_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~2\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux33~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux52~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|mult~23_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~62\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add5~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add6~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~173_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~174_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~175_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~176_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~177_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~178_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~179_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~180_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~181_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~182_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~183_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~255_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~172_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~184_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~185_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|mult~26_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~256_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~6\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux32~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~62\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add7~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add8~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~186_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~187_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~188_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~189_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~190_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~191_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~192_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~193_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~194_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~195_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~196_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|mult~24_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~257_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux31~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~10\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux31~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~62\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add9~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add10~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~197_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~198_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~199_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~200_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~201_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~202_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~203_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~204_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~205_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~206_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~258_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux30~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~14\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux30~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~62\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add11~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add12~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~207_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~208_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~209_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~210_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~211_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~212_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~213_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~214_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~215_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~259_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux29~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~18\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux29~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~62\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add13~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add14~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~216_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~217_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~218_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~219_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~220_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~221_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~222_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~223_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~260_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux28~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~22\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux28~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~62\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add15~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add16~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~224_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~225_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~226_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~227_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~228_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~229_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~230_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~261_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux27~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~26\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux27~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~62\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add17~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add18~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~231_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~232_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~233_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~234_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~235_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~236_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~262_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux26~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~30\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux26~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~62\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add19~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add20~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~237_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~238_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~239_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~240_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~241_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~263_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux25~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~34\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux25~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~62\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add21~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add22~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~242_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~243_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~244_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~245_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~264_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux24~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~38\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux24~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~62\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add23~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add24~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~246_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~247_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~248_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~265_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux23~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~42\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux23~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~62\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add25~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add26~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~268_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~249_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~250_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~267_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~251_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~266_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~46\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux22~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux22~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~62\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add27~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add28~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~270_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~252_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~269_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~50\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux21~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux21~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~62\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add29~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add30~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|prod~271_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~54\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux20~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux20~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~62\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add31~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~58\ : std_logic;
SIGNAL \Arith_Logi_Unit|Add32~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|Mux19~0_combout\ : std_logic;
SIGNAL \Program_Counter|pout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Arith_Logi_Unit|resultado\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Arith_Logi_Unit|prod_h\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Arith_Logi_Unit|high_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Program_Counter|ALT_INV_pout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Arith_Logi_Unit|ALT_INV_Add5~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add6~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add4~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add6~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add5~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add4~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add4~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a15~portbdataout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a14~portbdataout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a13~portbdataout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a12~portbdataout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a11~portbdataout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a10~portbdataout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a9~portbdataout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a8~portbdataout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a7~portbdataout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a6~portbdataout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a3~portbdataout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a2~portbdataout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a1~portbdataout\ : std_logic;
SIGNAL \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \Branch_Adder|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \Prog_Coun_Adder|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \Branch_Adder|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \Prog_Coun_Adder|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \Branch_Adder|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \Prog_Coun_Adder|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \Branch_Adder|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \Prog_Coun_Adder|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \Branch_Adder|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \Prog_Coun_Adder|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \Branch_Adder|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \Prog_Coun_Adder|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \Branch_Adder|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \Prog_Coun_Adder|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \Branch_Adder|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \Prog_Coun_Adder|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \Branch_Adder|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \Prog_Coun_Adder|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \Branch_Adder|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \Prog_Coun_Adder|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \Branch_Adder|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \Prog_Coun_Adder|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \Branch_Adder|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \Prog_Coun_Adder|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \Branch_Adder|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \Prog_Coun_Adder|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \Branch_Adder|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \Prog_Coun_Adder|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \Branch_Adder|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \Prog_Coun_Adder|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \Branch_Adder|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \Prog_Coun_Adder|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add9~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add12~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add11~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add14~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add16~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add15~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add13~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add14~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add11~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add4~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add3~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add6~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add5~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add8~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add7~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add10~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add9~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add12~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add14~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add13~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add11~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add12~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add9~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add4~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add6~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add5~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add8~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add7~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add10~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add12~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add11~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add9~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add10~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add7~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add4~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add6~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add5~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add8~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add10~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add9~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add7~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add8~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add5~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add4~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add6~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add8~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add7~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add15~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add18~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add17~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add20~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add22~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add21~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add19~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add20~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add17~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add14~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add12~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add10~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add8~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add6~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add4~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add3~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add5~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add7~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add9~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add11~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add13~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add16~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add15~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add18~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add20~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add19~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add17~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add18~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add15~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add12~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add10~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add8~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add6~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add4~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add3~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add5~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add7~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add9~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add11~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add14~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add13~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add16~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add18~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add17~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add15~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add16~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add13~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add10~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add8~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add6~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add4~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add3~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add5~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add7~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add8~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add6~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add4~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add2~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add3~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add5~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add7~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add9~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add11~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add13~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add15~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add17~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add19~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add22~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add21~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add24~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add1~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add26~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add25~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add23~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add24~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add21~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add18~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add16~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add14~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add12~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add10~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add8~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add6~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add4~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add2~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add3~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add5~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add7~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add9~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add11~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add13~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add15~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add17~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add20~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add19~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add22~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add24~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add23~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add21~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add22~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add19~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add16~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add14~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add12~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add10~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add8~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add6~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add4~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add2~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add3~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add5~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add7~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add9~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add11~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add13~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add14~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add12~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add10~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add8~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add6~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add4~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add2~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add3~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add5~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add7~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add9~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add11~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add13~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add15~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add17~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add19~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add21~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add23~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add26~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add25~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add28~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add1~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add30~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add29~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add27~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add28~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add25~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add22~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add20~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add18~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add16~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add14~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add12~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add10~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add8~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add6~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add4~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add2~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add3~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add5~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add7~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add9~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add11~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add13~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add15~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add17~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add19~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add21~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add24~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add23~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add26~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add1~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add28~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add27~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add25~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add26~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add23~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add20~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add18~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add16~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add14~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add12~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add10~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add10~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add8~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add6~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add5~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add7~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add9~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add11~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add13~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add15~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add17~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add19~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add21~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add23~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add25~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add27~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add30~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add29~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add32~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add31~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add29~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add26~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add24~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add22~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add20~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add18~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add16~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add14~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add12~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add10~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add8~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add6~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add4~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add3~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add5~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add7~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add9~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add11~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add13~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add15~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add17~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add19~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add21~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add23~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add25~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add28~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add27~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add30~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add32~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add31~1_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add29~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add30~5_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add27~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add24~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add22~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add20~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add18~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add16~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add25~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add27~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add29~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add32~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add31~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add30~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add28~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add26~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add24~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add22~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add20~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add18~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add16~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add14~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add12~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add10~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add9~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add11~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add13~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add15~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add17~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add19~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add21~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add23~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add25~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add27~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add29~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add32~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add31~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add30~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add28~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add26~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add24~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add22~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add20~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add18~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add16~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add14~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add12~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add10~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add8~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add7~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add9~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add11~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add13~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add15~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add17~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add19~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add21~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add23~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add25~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add27~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add29~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add32~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add31~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add32~9_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add31~13_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add28~17_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add26~21_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add24~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add22~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add20~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add18~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add16~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add14~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add12~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add22~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add20~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add18~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add17~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add19~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add21~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add23~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add25~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add27~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add29~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add32~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add31~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add30~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add28~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add26~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add24~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add22~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add20~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add18~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add16~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add15~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add17~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add19~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add21~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add23~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add25~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add27~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add29~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add32~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add31~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add30~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add28~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add26~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add24~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add22~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add20~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add18~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add16~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add14~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add13~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add15~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add17~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add19~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add21~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add23~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add25~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add27~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add29~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add32~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add31~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add30~25_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add28~29_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add26~33_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add24~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add22~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add20~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add18~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add16~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add14~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add12~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add11~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add13~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add15~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add17~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add19~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add21~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add23~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add32~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add31~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add30~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add29~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add32~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add31~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add28~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add27~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add30~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add29~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add32~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add31~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add26~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add25~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add28~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add27~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add30~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add29~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add32~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add31~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add30~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add28~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add26~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add24~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add23~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add25~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add27~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add29~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add32~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add31~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add30~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add28~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add26~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add24~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add22~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add21~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add23~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add25~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add27~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add29~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add32~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add31~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add30~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add28~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add26~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add24~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add22~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add20~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add19~65_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add21~61_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add23~57_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add25~53_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add27~49_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add29~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add32~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add31~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add30~37_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add28~41_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add26~45_sumout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Add24~49_sumout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[2][14]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[1][14]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[0][14]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \Mux_ULA_In|ALT_INV_SAIDA[13]~1_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[3][13]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[2][13]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[1][13]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[0][13]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \Mux_ULA_In|ALT_INV_SAIDA[12]~0_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[3][12]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[2][12]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[1][12]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[0][12]~q\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[3][4]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[2][4]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[1][4]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[0][4]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~24_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~23_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[3][1]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[2][1]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[1][1]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[0][1]~q\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[3][3]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[2][3]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[1][3]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[0][3]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~22_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~21_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[3][0]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[2][0]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[1][0]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[0][0]~q\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[3][5]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[2][5]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[1][5]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[0][5]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~20_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~19_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~18_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[3][2]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[2][2]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[1][2]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[0][2]~q\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[3][7]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[2][7]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[1][7]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[0][7]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[3][6]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[2][6]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[1][6]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[0][6]~q\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[3][9]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[2][9]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[1][9]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[0][9]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[3][8]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[2][8]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[1][8]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[0][8]~q\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[3][11]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[2][11]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[1][11]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[0][11]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~17_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~16_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~15_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~14_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~13_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~12_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~11_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~10_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[3][10]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[2][10]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[1][10]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[0][10]~q\ : std_logic;
SIGNAL \Control_Unit|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \Control_Unit|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~9_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~8_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~7_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~6_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~5_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~4_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~3_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~2_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~1_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~33_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~32_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_mult~4_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_mult~3_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_mult~2_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_mult~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~31_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_mult~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~30_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~29_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~28_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~27_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~26_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~25_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~24_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~23_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~22_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~21_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~20_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~19_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~18_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~17_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~16_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~15_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~14_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~13_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~12_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~11_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~10_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~9_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~8_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~7_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~6_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~5_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~4_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~3_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~2_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~28_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~27_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~26_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\ : std_logic;
SIGNAL \Mux_ULA_In|ALT_INV_SAIDA[15]~15_combout\ : std_logic;
SIGNAL \Mux_ULA_In|ALT_INV_SAIDA[14]~14_combout\ : std_logic;
SIGNAL \Mux_ULA_In|ALT_INV_SAIDA[11]~13_combout\ : std_logic;
SIGNAL \Mux_ULA_In|ALT_INV_SAIDA[10]~12_combout\ : std_logic;
SIGNAL \Mux_ULA_In|ALT_INV_SAIDA[9]~11_combout\ : std_logic;
SIGNAL \Mux_ULA_In|ALT_INV_SAIDA[8]~10_combout\ : std_logic;
SIGNAL \Mux_ULA_In|ALT_INV_SAIDA[7]~9_combout\ : std_logic;
SIGNAL \Mux_ULA_In|ALT_INV_SAIDA[6]~8_combout\ : std_logic;
SIGNAL \Mux_ULA_In|ALT_INV_SAIDA[5]~7_combout\ : std_logic;
SIGNAL \Mux_ULA_In|ALT_INV_SAIDA[4]~6_combout\ : std_logic;
SIGNAL \Mux_ULA_In|ALT_INV_SAIDA[3]~5_combout\ : std_logic;
SIGNAL \Mux_ULA_In|ALT_INV_SAIDA[2]~4_combout\ : std_logic;
SIGNAL \Mux_ULA_In|ALT_INV_SAIDA[1]~3_combout\ : std_logic;
SIGNAL \Mux_ULA_In|ALT_INV_SAIDA[0]~2_combout\ : std_logic;
SIGNAL \Mux_Reg_Dst|ALT_INV_SAIDA[3]~3_combout\ : std_logic;
SIGNAL \Mux_Reg_Dst|ALT_INV_SAIDA[2]~2_combout\ : std_logic;
SIGNAL \Mux_Reg_Dst|ALT_INV_SAIDA[1]~1_combout\ : std_logic;
SIGNAL \Mux_Reg_Dst|ALT_INV_SAIDA[0]~0_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~25_combout\ : std_logic;
SIGNAL \Control_Unit|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \Control_Unit|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \Control_Unit|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \Write_Back_Mux|ALT_INV_SAIDA[4]~4_combout\ : std_logic;
SIGNAL \Write_Back_Mux|ALT_INV_SAIDA[0]~0_combout\ : std_logic;
SIGNAL \Branch_AND_Gate|ALT_INV_S~combout\ : std_logic;
SIGNAL \Control_Unit|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux51~0_combout\ : std_logic;
SIGNAL \Control_Unit|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \Control_Unit|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Equal0~8_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Equal0~7_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[3][15]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[2][15]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[1][15]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[0][15]~q\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \Register_File|ALT_INV_Reg[3][14]~q\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~134_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~133_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~132_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~131_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~31_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~30_combout\ : std_logic;
SIGNAL \Instruction_Mem|ALT_INV_ROM~29_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~130_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~129_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~128_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~127_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~126_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~125_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~124_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~123_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~122_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~121_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~120_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~119_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~118_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~117_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~116_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_mult~19_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~115_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_mult~18_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~114_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~113_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~112_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~111_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~110_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~109_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~108_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~107_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~106_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~105_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~104_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~103_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~102_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~101_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_mult~17_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~100_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_mult~16_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~99_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~98_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~97_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~96_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~95_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~94_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~93_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~92_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~91_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~90_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~89_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~88_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~87_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_mult~15_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~86_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_mult~14_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~85_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~84_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~83_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~82_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~81_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~80_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~79_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~78_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~77_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~76_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~75_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~74_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_mult~13_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~73_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_mult~12_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~72_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~71_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~70_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~69_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~68_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~67_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~66_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~65_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~64_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~63_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~62_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_mult~11_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~61_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_mult~10_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~60_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~59_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~58_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~57_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~56_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~55_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~54_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~53_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~52_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~51_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_mult~9_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~50_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_mult~8_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~49_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~48_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~47_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~46_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~45_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~44_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~43_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~42_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~41_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_mult~7_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_mult~6_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~40_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_mult~5_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~39_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~38_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~37_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~36_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~35_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~34_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~245_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~244_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~243_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~242_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~241_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~240_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~239_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~238_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~237_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~236_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~235_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~234_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~233_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~232_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~231_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~230_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~229_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~228_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~227_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~226_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~225_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~224_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~223_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~222_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~221_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~220_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~219_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~218_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~217_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~216_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~215_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~214_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~213_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~212_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~211_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~210_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~209_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~208_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~207_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~206_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~205_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~204_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~203_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~202_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~201_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~200_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~199_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~198_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~197_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~196_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~195_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~194_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~193_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~192_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~191_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~190_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~189_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~188_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~187_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~186_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_mult~25_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_mult~24_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~185_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~184_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~183_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~182_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~181_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~180_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~179_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~178_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~177_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~176_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~175_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~174_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~173_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~172_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_mult~23_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux33~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~171_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~170_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~169_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~168_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~167_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~166_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~165_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~164_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~163_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~162_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~161_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~160_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~159_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~158_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~157_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_mult~22_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~156_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~155_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_mult~21_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~154_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~153_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_mult~20_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~152_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~151_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~150_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~149_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~148_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~147_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~146_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~145_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~144_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~143_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~142_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~141_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~140_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~139_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~138_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~137_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~136_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~135_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_high_out\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \Arith_Logi_Unit|ALT_INV_prod_h\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \Arith_Logi_Unit|ALT_INV_resultado\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~271_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~270_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~269_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~268_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~267_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~266_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~265_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~264_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~263_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~262_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~261_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~260_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~259_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~258_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~257_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~256_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_mult~26_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~255_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~254_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~253_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~252_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~251_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~250_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~249_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~248_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~247_combout\ : std_logic;
SIGNAL \Arith_Logi_Unit|ALT_INV_prod~246_combout\ : std_logic;

BEGIN

ww_Clock <= Clock;
out_PC_IN <= ww_out_PC_IN;
out_ROM_OUTPUT <= ww_out_ROM_OUTPUT;
out_ROM_INPUT <= ww_out_ROM_INPUT;
out_reg_a_data <= ww_out_reg_a_data;
out_reg_b_data <= ww_out_reg_b_data;
out_write_data <= ww_out_write_data;
out_reg_a_addr <= ww_out_reg_a_addr;
out_reg_b_addr <= ww_out_reg_b_addr;
out_reg_dst_addr <= ww_out_reg_dst_addr;
out_op_code <= ww_out_op_code;
out_flag_Esc_Mem <= ww_out_flag_Esc_Mem;
out_flag_Reg_Dst <= ww_out_flag_Reg_Dst;
out_flag_Le_Mem <= ww_out_flag_Le_Mem;
out_flag_Esc_Reg <= ww_out_flag_Esc_Reg;
out_flag_Mem_2_Reg <= ww_out_flag_Mem_2_Reg;
out_flag_branch <= ww_out_flag_branch;
out_flag_ULAFonte <= ww_out_flag_ULAFonte;
out_flag_Jump <= ww_out_flag_Jump;
out_OP_ULA <= ww_out_OP_ULA;
out_muxRD_out <= ww_out_muxRD_out;
out_signal_ula_in <= ww_out_signal_ula_in;
out_branch_sel <= ww_out_branch_sel;
out_mux_branch <= ww_out_mux_branch;
out_signal_extender <= ww_out_signal_extender;
out_jump_address <= ww_out_jump_address;
out_jump_shift <= ww_out_jump_shift;
out_ula_zero <= ww_out_ula_zero;
out_ula_resultado <= ww_out_ula_resultado;
out_ula_high <= ww_out_ula_high;
out_overflow <= ww_out_overflow;
out_ula_flag <= ww_out_ula_flag;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \Register_File|Mux31~0_combout\;

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \Register_File|Mux30~0_combout\;

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a1~portbdataout\ <= \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \Register_File|Mux29~0_combout\;

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a2~portbdataout\ <= \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \Register_File|Mux28~0_combout\;

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout\ <= \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \Register_File|Mux27~0_combout\;

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout\ <= \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \Register_File|Mux26~0_combout\;

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout\ <= \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \Register_File|Mux25~0_combout\;

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout\ <= \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \Register_File|Mux24~0_combout\;

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout\ <= \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \Register_File|Mux23~0_combout\;

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout\ <= \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \Register_File|Mux22~0_combout\;

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout\ <= \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \Register_File|Mux21~0_combout\;

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a10~portbdataout\ <= \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \Register_File|Mux20~0_combout\;

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout\ <= \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \Register_File|Mux19~0_combout\;

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout\ <= \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \Register_File|Mux18~0_combout\;

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout\ <= \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \Register_File|Mux17~0_combout\;

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout\ <= \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \Register_File|Mux16~0_combout\;

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\Arith_Logi_Unit|resultado\(9) & \Arith_Logi_Unit|resultado\(8) & \Arith_Logi_Unit|resultado\(7) & \Arith_Logi_Unit|resultado\(6) & \Arith_Logi_Unit|resultado\(5) & 
\Arith_Logi_Unit|resultado\(4) & \Arith_Logi_Unit|resultado\(3) & \Arith_Logi_Unit|resultado\(2) & \Arith_Logi_Unit|resultado\(1) & \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout\ <= \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);
\Program_Counter|ALT_INV_pout\(0) <= NOT \Program_Counter|pout\(0);
\Program_Counter|ALT_INV_pout\(11) <= NOT \Program_Counter|pout\(11);
\Program_Counter|ALT_INV_pout\(12) <= NOT \Program_Counter|pout\(12);
\Program_Counter|ALT_INV_pout\(13) <= NOT \Program_Counter|pout\(13);
\Program_Counter|ALT_INV_pout\(6) <= NOT \Program_Counter|pout\(6);
\Program_Counter|ALT_INV_pout\(7) <= NOT \Program_Counter|pout\(7);
\Program_Counter|ALT_INV_pout\(8) <= NOT \Program_Counter|pout\(8);
\Program_Counter|ALT_INV_pout\(9) <= NOT \Program_Counter|pout\(9);
\Program_Counter|ALT_INV_pout\(10) <= NOT \Program_Counter|pout\(10);
\Program_Counter|ALT_INV_pout\(4) <= NOT \Program_Counter|pout\(4);
\Program_Counter|ALT_INV_pout\(5) <= NOT \Program_Counter|pout\(5);
\Arith_Logi_Unit|ALT_INV_Add5~5_sumout\ <= NOT \Arith_Logi_Unit|Add5~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add6~5_sumout\ <= NOT \Arith_Logi_Unit|Add6~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add3~9_sumout\ <= NOT \Arith_Logi_Unit|Add3~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add2~13_sumout\ <= NOT \Arith_Logi_Unit|Add2~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add4~9_sumout\ <= NOT \Arith_Logi_Unit|Add4~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add1~13_sumout\ <= NOT \Arith_Logi_Unit|Add1~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add0~13_sumout\ <= NOT \Arith_Logi_Unit|Add0~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add6~1_sumout\ <= NOT \Arith_Logi_Unit|Add6~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add5~1_sumout\ <= NOT \Arith_Logi_Unit|Add5~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add3~5_sumout\ <= NOT \Arith_Logi_Unit|Add3~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add4~5_sumout\ <= NOT \Arith_Logi_Unit|Add4~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add2~9_sumout\ <= NOT \Arith_Logi_Unit|Add2~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add1~9_sumout\ <= NOT \Arith_Logi_Unit|Add1~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add0~9_sumout\ <= NOT \Arith_Logi_Unit|Add0~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add3~1_sumout\ <= NOT \Arith_Logi_Unit|Add3~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add4~1_sumout\ <= NOT \Arith_Logi_Unit|Add4~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add2~5_sumout\ <= NOT \Arith_Logi_Unit|Add2~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add1~5_sumout\ <= NOT \Arith_Logi_Unit|Add1~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add0~5_sumout\ <= NOT \Arith_Logi_Unit|Add0~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add2~1_sumout\ <= NOT \Arith_Logi_Unit|Add2~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add1~1_sumout\ <= NOT \Arith_Logi_Unit|Add1~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add0~1_sumout\ <= NOT \Arith_Logi_Unit|Add0~1_sumout\;
\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a15~portbdataout\ <= NOT \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout\;
\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a14~portbdataout\ <= NOT \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout\;
\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a13~portbdataout\ <= NOT \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout\;
\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a12~portbdataout\ <= NOT \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout\;
\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a11~portbdataout\ <= NOT \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout\;
\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a10~portbdataout\ <= NOT \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a10~portbdataout\;
\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a9~portbdataout\ <= NOT \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout\;
\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a8~portbdataout\ <= NOT \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout\;
\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a7~portbdataout\ <= NOT \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout\;
\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a6~portbdataout\ <= NOT \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout\;
\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout\;
\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout\;
\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a3~portbdataout\ <= NOT \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout\;
\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a2~portbdataout\ <= NOT \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a2~portbdataout\;
\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a1~portbdataout\ <= NOT \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a1~portbdataout\;
\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout\;
\Program_Counter|ALT_INV_pout\(15) <= NOT \Program_Counter|pout\(15);
\Program_Counter|ALT_INV_pout\(14) <= NOT \Program_Counter|pout\(14);
\Branch_Adder|ALT_INV_Add0~61_sumout\ <= NOT \Branch_Adder|Add0~61_sumout\;
\Prog_Coun_Adder|ALT_INV_Add0~61_sumout\ <= NOT \Prog_Coun_Adder|Add0~61_sumout\;
\Branch_Adder|ALT_INV_Add0~57_sumout\ <= NOT \Branch_Adder|Add0~57_sumout\;
\Prog_Coun_Adder|ALT_INV_Add0~57_sumout\ <= NOT \Prog_Coun_Adder|Add0~57_sumout\;
\Branch_Adder|ALT_INV_Add0~53_sumout\ <= NOT \Branch_Adder|Add0~53_sumout\;
\Prog_Coun_Adder|ALT_INV_Add0~53_sumout\ <= NOT \Prog_Coun_Adder|Add0~53_sumout\;
\Branch_Adder|ALT_INV_Add0~49_sumout\ <= NOT \Branch_Adder|Add0~49_sumout\;
\Prog_Coun_Adder|ALT_INV_Add0~49_sumout\ <= NOT \Prog_Coun_Adder|Add0~49_sumout\;
\Branch_Adder|ALT_INV_Add0~45_sumout\ <= NOT \Branch_Adder|Add0~45_sumout\;
\Prog_Coun_Adder|ALT_INV_Add0~45_sumout\ <= NOT \Prog_Coun_Adder|Add0~45_sumout\;
\Branch_Adder|ALT_INV_Add0~41_sumout\ <= NOT \Branch_Adder|Add0~41_sumout\;
\Prog_Coun_Adder|ALT_INV_Add0~41_sumout\ <= NOT \Prog_Coun_Adder|Add0~41_sumout\;
\Branch_Adder|ALT_INV_Add0~37_sumout\ <= NOT \Branch_Adder|Add0~37_sumout\;
\Prog_Coun_Adder|ALT_INV_Add0~37_sumout\ <= NOT \Prog_Coun_Adder|Add0~37_sumout\;
\Branch_Adder|ALT_INV_Add0~33_sumout\ <= NOT \Branch_Adder|Add0~33_sumout\;
\Prog_Coun_Adder|ALT_INV_Add0~33_sumout\ <= NOT \Prog_Coun_Adder|Add0~33_sumout\;
\Branch_Adder|ALT_INV_Add0~29_sumout\ <= NOT \Branch_Adder|Add0~29_sumout\;
\Prog_Coun_Adder|ALT_INV_Add0~29_sumout\ <= NOT \Prog_Coun_Adder|Add0~29_sumout\;
\Branch_Adder|ALT_INV_Add0~25_sumout\ <= NOT \Branch_Adder|Add0~25_sumout\;
\Prog_Coun_Adder|ALT_INV_Add0~25_sumout\ <= NOT \Prog_Coun_Adder|Add0~25_sumout\;
\Branch_Adder|ALT_INV_Add0~21_sumout\ <= NOT \Branch_Adder|Add0~21_sumout\;
\Prog_Coun_Adder|ALT_INV_Add0~21_sumout\ <= NOT \Prog_Coun_Adder|Add0~21_sumout\;
\Branch_Adder|ALT_INV_Add0~17_sumout\ <= NOT \Branch_Adder|Add0~17_sumout\;
\Prog_Coun_Adder|ALT_INV_Add0~17_sumout\ <= NOT \Prog_Coun_Adder|Add0~17_sumout\;
\Branch_Adder|ALT_INV_Add0~13_sumout\ <= NOT \Branch_Adder|Add0~13_sumout\;
\Prog_Coun_Adder|ALT_INV_Add0~13_sumout\ <= NOT \Prog_Coun_Adder|Add0~13_sumout\;
\Branch_Adder|ALT_INV_Add0~9_sumout\ <= NOT \Branch_Adder|Add0~9_sumout\;
\Prog_Coun_Adder|ALT_INV_Add0~9_sumout\ <= NOT \Prog_Coun_Adder|Add0~9_sumout\;
\Branch_Adder|ALT_INV_Add0~5_sumout\ <= NOT \Branch_Adder|Add0~5_sumout\;
\Prog_Coun_Adder|ALT_INV_Add0~5_sumout\ <= NOT \Prog_Coun_Adder|Add0~5_sumout\;
\Branch_Adder|ALT_INV_Add0~1_sumout\ <= NOT \Branch_Adder|Add0~1_sumout\;
\Prog_Coun_Adder|ALT_INV_Add0~1_sumout\ <= NOT \Prog_Coun_Adder|Add0~1_sumout\;
\Program_Counter|ALT_INV_pout\(3) <= NOT \Program_Counter|pout\(3);
\Program_Counter|ALT_INV_pout\(2) <= NOT \Program_Counter|pout\(2);
\Program_Counter|ALT_INV_pout\(1) <= NOT \Program_Counter|pout\(1);
\Arith_Logi_Unit|ALT_INV_Add9~17_sumout\ <= NOT \Arith_Logi_Unit|Add9~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add12~13_sumout\ <= NOT \Arith_Logi_Unit|Add12~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add11~13_sumout\ <= NOT \Arith_Logi_Unit|Add11~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add14~9_sumout\ <= NOT \Arith_Logi_Unit|Add14~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add1~33_sumout\ <= NOT \Arith_Logi_Unit|Add1~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add0~33_sumout\ <= NOT \Arith_Logi_Unit|Add0~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add16~1_sumout\ <= NOT \Arith_Logi_Unit|Add16~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add15~1_sumout\ <= NOT \Arith_Logi_Unit|Add15~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add13~5_sumout\ <= NOT \Arith_Logi_Unit|Add13~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add14~5_sumout\ <= NOT \Arith_Logi_Unit|Add14~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add11~9_sumout\ <= NOT \Arith_Logi_Unit|Add11~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add4~25_sumout\ <= NOT \Arith_Logi_Unit|Add4~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add3~25_sumout\ <= NOT \Arith_Logi_Unit|Add3~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add2~29_sumout\ <= NOT \Arith_Logi_Unit|Add2~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add6~21_sumout\ <= NOT \Arith_Logi_Unit|Add6~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add5~21_sumout\ <= NOT \Arith_Logi_Unit|Add5~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add8~17_sumout\ <= NOT \Arith_Logi_Unit|Add8~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add7~17_sumout\ <= NOT \Arith_Logi_Unit|Add7~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add10~13_sumout\ <= NOT \Arith_Logi_Unit|Add10~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add9~13_sumout\ <= NOT \Arith_Logi_Unit|Add9~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add12~9_sumout\ <= NOT \Arith_Logi_Unit|Add12~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add1~29_sumout\ <= NOT \Arith_Logi_Unit|Add1~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add0~29_sumout\ <= NOT \Arith_Logi_Unit|Add0~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add14~1_sumout\ <= NOT \Arith_Logi_Unit|Add14~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add13~1_sumout\ <= NOT \Arith_Logi_Unit|Add13~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add11~5_sumout\ <= NOT \Arith_Logi_Unit|Add11~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add12~5_sumout\ <= NOT \Arith_Logi_Unit|Add12~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add9~9_sumout\ <= NOT \Arith_Logi_Unit|Add9~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add4~21_sumout\ <= NOT \Arith_Logi_Unit|Add4~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add3~21_sumout\ <= NOT \Arith_Logi_Unit|Add3~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add2~25_sumout\ <= NOT \Arith_Logi_Unit|Add2~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add6~17_sumout\ <= NOT \Arith_Logi_Unit|Add6~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add5~17_sumout\ <= NOT \Arith_Logi_Unit|Add5~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add8~13_sumout\ <= NOT \Arith_Logi_Unit|Add8~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add7~13_sumout\ <= NOT \Arith_Logi_Unit|Add7~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add10~9_sumout\ <= NOT \Arith_Logi_Unit|Add10~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add1~25_sumout\ <= NOT \Arith_Logi_Unit|Add1~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add0~25_sumout\ <= NOT \Arith_Logi_Unit|Add0~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add12~1_sumout\ <= NOT \Arith_Logi_Unit|Add12~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add11~1_sumout\ <= NOT \Arith_Logi_Unit|Add11~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add9~5_sumout\ <= NOT \Arith_Logi_Unit|Add9~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add10~5_sumout\ <= NOT \Arith_Logi_Unit|Add10~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add7~9_sumout\ <= NOT \Arith_Logi_Unit|Add7~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add4~17_sumout\ <= NOT \Arith_Logi_Unit|Add4~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add3~17_sumout\ <= NOT \Arith_Logi_Unit|Add3~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add2~21_sumout\ <= NOT \Arith_Logi_Unit|Add2~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add6~13_sumout\ <= NOT \Arith_Logi_Unit|Add6~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add5~13_sumout\ <= NOT \Arith_Logi_Unit|Add5~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add8~9_sumout\ <= NOT \Arith_Logi_Unit|Add8~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add1~21_sumout\ <= NOT \Arith_Logi_Unit|Add1~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add0~21_sumout\ <= NOT \Arith_Logi_Unit|Add0~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add10~1_sumout\ <= NOT \Arith_Logi_Unit|Add10~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add9~1_sumout\ <= NOT \Arith_Logi_Unit|Add9~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add7~5_sumout\ <= NOT \Arith_Logi_Unit|Add7~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add8~5_sumout\ <= NOT \Arith_Logi_Unit|Add8~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add5~9_sumout\ <= NOT \Arith_Logi_Unit|Add5~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add4~13_sumout\ <= NOT \Arith_Logi_Unit|Add4~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add3~13_sumout\ <= NOT \Arith_Logi_Unit|Add3~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add2~17_sumout\ <= NOT \Arith_Logi_Unit|Add2~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add6~9_sumout\ <= NOT \Arith_Logi_Unit|Add6~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add1~17_sumout\ <= NOT \Arith_Logi_Unit|Add1~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add0~17_sumout\ <= NOT \Arith_Logi_Unit|Add0~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add8~1_sumout\ <= NOT \Arith_Logi_Unit|Add8~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add7~1_sumout\ <= NOT \Arith_Logi_Unit|Add7~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add15~17_sumout\ <= NOT \Arith_Logi_Unit|Add15~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add18~13_sumout\ <= NOT \Arith_Logi_Unit|Add18~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add17~13_sumout\ <= NOT \Arith_Logi_Unit|Add17~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add20~9_sumout\ <= NOT \Arith_Logi_Unit|Add20~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add1~45_sumout\ <= NOT \Arith_Logi_Unit|Add1~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add0~45_sumout\ <= NOT \Arith_Logi_Unit|Add0~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add22~1_sumout\ <= NOT \Arith_Logi_Unit|Add22~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add21~1_sumout\ <= NOT \Arith_Logi_Unit|Add21~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add19~5_sumout\ <= NOT \Arith_Logi_Unit|Add19~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add20~5_sumout\ <= NOT \Arith_Logi_Unit|Add20~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add17~9_sumout\ <= NOT \Arith_Logi_Unit|Add17~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add14~17_sumout\ <= NOT \Arith_Logi_Unit|Add14~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add12~21_sumout\ <= NOT \Arith_Logi_Unit|Add12~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add10~25_sumout\ <= NOT \Arith_Logi_Unit|Add10~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add8~29_sumout\ <= NOT \Arith_Logi_Unit|Add8~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add6~33_sumout\ <= NOT \Arith_Logi_Unit|Add6~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add4~37_sumout\ <= NOT \Arith_Logi_Unit|Add4~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add2~41_sumout\ <= NOT \Arith_Logi_Unit|Add2~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add3~37_sumout\ <= NOT \Arith_Logi_Unit|Add3~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add5~33_sumout\ <= NOT \Arith_Logi_Unit|Add5~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add7~29_sumout\ <= NOT \Arith_Logi_Unit|Add7~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add9~25_sumout\ <= NOT \Arith_Logi_Unit|Add9~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add11~21_sumout\ <= NOT \Arith_Logi_Unit|Add11~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add13~17_sumout\ <= NOT \Arith_Logi_Unit|Add13~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add16~13_sumout\ <= NOT \Arith_Logi_Unit|Add16~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add15~13_sumout\ <= NOT \Arith_Logi_Unit|Add15~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add18~9_sumout\ <= NOT \Arith_Logi_Unit|Add18~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add1~41_sumout\ <= NOT \Arith_Logi_Unit|Add1~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add0~41_sumout\ <= NOT \Arith_Logi_Unit|Add0~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add20~1_sumout\ <= NOT \Arith_Logi_Unit|Add20~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add19~1_sumout\ <= NOT \Arith_Logi_Unit|Add19~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add17~5_sumout\ <= NOT \Arith_Logi_Unit|Add17~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add18~5_sumout\ <= NOT \Arith_Logi_Unit|Add18~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add15~9_sumout\ <= NOT \Arith_Logi_Unit|Add15~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add12~17_sumout\ <= NOT \Arith_Logi_Unit|Add12~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add10~21_sumout\ <= NOT \Arith_Logi_Unit|Add10~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add8~25_sumout\ <= NOT \Arith_Logi_Unit|Add8~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add6~29_sumout\ <= NOT \Arith_Logi_Unit|Add6~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add4~33_sumout\ <= NOT \Arith_Logi_Unit|Add4~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add2~37_sumout\ <= NOT \Arith_Logi_Unit|Add2~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add3~33_sumout\ <= NOT \Arith_Logi_Unit|Add3~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add5~29_sumout\ <= NOT \Arith_Logi_Unit|Add5~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add7~25_sumout\ <= NOT \Arith_Logi_Unit|Add7~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add9~21_sumout\ <= NOT \Arith_Logi_Unit|Add9~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add11~17_sumout\ <= NOT \Arith_Logi_Unit|Add11~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add14~13_sumout\ <= NOT \Arith_Logi_Unit|Add14~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add13~13_sumout\ <= NOT \Arith_Logi_Unit|Add13~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add16~9_sumout\ <= NOT \Arith_Logi_Unit|Add16~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add1~37_sumout\ <= NOT \Arith_Logi_Unit|Add1~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add0~37_sumout\ <= NOT \Arith_Logi_Unit|Add0~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add18~1_sumout\ <= NOT \Arith_Logi_Unit|Add18~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add17~1_sumout\ <= NOT \Arith_Logi_Unit|Add17~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add15~5_sumout\ <= NOT \Arith_Logi_Unit|Add15~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add16~5_sumout\ <= NOT \Arith_Logi_Unit|Add16~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add13~9_sumout\ <= NOT \Arith_Logi_Unit|Add13~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add10~17_sumout\ <= NOT \Arith_Logi_Unit|Add10~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add8~21_sumout\ <= NOT \Arith_Logi_Unit|Add8~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add6~25_sumout\ <= NOT \Arith_Logi_Unit|Add6~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add4~29_sumout\ <= NOT \Arith_Logi_Unit|Add4~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add2~33_sumout\ <= NOT \Arith_Logi_Unit|Add2~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add3~29_sumout\ <= NOT \Arith_Logi_Unit|Add3~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add5~25_sumout\ <= NOT \Arith_Logi_Unit|Add5~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add7~21_sumout\ <= NOT \Arith_Logi_Unit|Add7~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add8~41_sumout\ <= NOT \Arith_Logi_Unit|Add8~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add6~45_sumout\ <= NOT \Arith_Logi_Unit|Add6~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add4~49_sumout\ <= NOT \Arith_Logi_Unit|Add4~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add2~53_sumout\ <= NOT \Arith_Logi_Unit|Add2~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add3~49_sumout\ <= NOT \Arith_Logi_Unit|Add3~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add5~45_sumout\ <= NOT \Arith_Logi_Unit|Add5~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add7~41_sumout\ <= NOT \Arith_Logi_Unit|Add7~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add9~37_sumout\ <= NOT \Arith_Logi_Unit|Add9~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add11~33_sumout\ <= NOT \Arith_Logi_Unit|Add11~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add13~29_sumout\ <= NOT \Arith_Logi_Unit|Add13~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add15~25_sumout\ <= NOT \Arith_Logi_Unit|Add15~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add17~21_sumout\ <= NOT \Arith_Logi_Unit|Add17~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add19~17_sumout\ <= NOT \Arith_Logi_Unit|Add19~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add22~13_sumout\ <= NOT \Arith_Logi_Unit|Add22~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add21~13_sumout\ <= NOT \Arith_Logi_Unit|Add21~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add24~9_sumout\ <= NOT \Arith_Logi_Unit|Add24~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add1~53_sumout\ <= NOT \Arith_Logi_Unit|Add1~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add0~53_sumout\ <= NOT \Arith_Logi_Unit|Add0~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add26~1_sumout\ <= NOT \Arith_Logi_Unit|Add26~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add25~1_sumout\ <= NOT \Arith_Logi_Unit|Add25~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add23~5_sumout\ <= NOT \Arith_Logi_Unit|Add23~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add24~5_sumout\ <= NOT \Arith_Logi_Unit|Add24~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add21~9_sumout\ <= NOT \Arith_Logi_Unit|Add21~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add18~17_sumout\ <= NOT \Arith_Logi_Unit|Add18~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add16~21_sumout\ <= NOT \Arith_Logi_Unit|Add16~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add14~25_sumout\ <= NOT \Arith_Logi_Unit|Add14~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add12~29_sumout\ <= NOT \Arith_Logi_Unit|Add12~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add10~33_sumout\ <= NOT \Arith_Logi_Unit|Add10~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add8~37_sumout\ <= NOT \Arith_Logi_Unit|Add8~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add6~41_sumout\ <= NOT \Arith_Logi_Unit|Add6~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add4~45_sumout\ <= NOT \Arith_Logi_Unit|Add4~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add2~49_sumout\ <= NOT \Arith_Logi_Unit|Add2~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add3~45_sumout\ <= NOT \Arith_Logi_Unit|Add3~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add5~41_sumout\ <= NOT \Arith_Logi_Unit|Add5~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add7~37_sumout\ <= NOT \Arith_Logi_Unit|Add7~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add9~33_sumout\ <= NOT \Arith_Logi_Unit|Add9~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add11~29_sumout\ <= NOT \Arith_Logi_Unit|Add11~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add13~25_sumout\ <= NOT \Arith_Logi_Unit|Add13~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add15~21_sumout\ <= NOT \Arith_Logi_Unit|Add15~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add17~17_sumout\ <= NOT \Arith_Logi_Unit|Add17~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add20~13_sumout\ <= NOT \Arith_Logi_Unit|Add20~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add19~13_sumout\ <= NOT \Arith_Logi_Unit|Add19~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add22~9_sumout\ <= NOT \Arith_Logi_Unit|Add22~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add1~49_sumout\ <= NOT \Arith_Logi_Unit|Add1~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add0~49_sumout\ <= NOT \Arith_Logi_Unit|Add0~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add24~1_sumout\ <= NOT \Arith_Logi_Unit|Add24~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add23~1_sumout\ <= NOT \Arith_Logi_Unit|Add23~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add21~5_sumout\ <= NOT \Arith_Logi_Unit|Add21~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add22~5_sumout\ <= NOT \Arith_Logi_Unit|Add22~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add19~9_sumout\ <= NOT \Arith_Logi_Unit|Add19~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add16~17_sumout\ <= NOT \Arith_Logi_Unit|Add16~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add14~21_sumout\ <= NOT \Arith_Logi_Unit|Add14~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add12~25_sumout\ <= NOT \Arith_Logi_Unit|Add12~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add10~29_sumout\ <= NOT \Arith_Logi_Unit|Add10~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add8~33_sumout\ <= NOT \Arith_Logi_Unit|Add8~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add6~37_sumout\ <= NOT \Arith_Logi_Unit|Add6~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add4~41_sumout\ <= NOT \Arith_Logi_Unit|Add4~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add2~45_sumout\ <= NOT \Arith_Logi_Unit|Add2~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add3~41_sumout\ <= NOT \Arith_Logi_Unit|Add3~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add5~37_sumout\ <= NOT \Arith_Logi_Unit|Add5~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add7~33_sumout\ <= NOT \Arith_Logi_Unit|Add7~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add9~29_sumout\ <= NOT \Arith_Logi_Unit|Add9~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add11~25_sumout\ <= NOT \Arith_Logi_Unit|Add11~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add13~21_sumout\ <= NOT \Arith_Logi_Unit|Add13~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add14~37_sumout\ <= NOT \Arith_Logi_Unit|Add14~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add12~41_sumout\ <= NOT \Arith_Logi_Unit|Add12~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add10~45_sumout\ <= NOT \Arith_Logi_Unit|Add10~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add8~49_sumout\ <= NOT \Arith_Logi_Unit|Add8~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add6~53_sumout\ <= NOT \Arith_Logi_Unit|Add6~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add4~57_sumout\ <= NOT \Arith_Logi_Unit|Add4~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add2~61_sumout\ <= NOT \Arith_Logi_Unit|Add2~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add3~57_sumout\ <= NOT \Arith_Logi_Unit|Add3~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add5~53_sumout\ <= NOT \Arith_Logi_Unit|Add5~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add7~49_sumout\ <= NOT \Arith_Logi_Unit|Add7~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add9~45_sumout\ <= NOT \Arith_Logi_Unit|Add9~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add11~41_sumout\ <= NOT \Arith_Logi_Unit|Add11~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add13~37_sumout\ <= NOT \Arith_Logi_Unit|Add13~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add15~33_sumout\ <= NOT \Arith_Logi_Unit|Add15~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add17~29_sumout\ <= NOT \Arith_Logi_Unit|Add17~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add19~25_sumout\ <= NOT \Arith_Logi_Unit|Add19~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add21~21_sumout\ <= NOT \Arith_Logi_Unit|Add21~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add23~17_sumout\ <= NOT \Arith_Logi_Unit|Add23~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add26~13_sumout\ <= NOT \Arith_Logi_Unit|Add26~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add25~13_sumout\ <= NOT \Arith_Logi_Unit|Add25~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add28~9_sumout\ <= NOT \Arith_Logi_Unit|Add28~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add1~61_sumout\ <= NOT \Arith_Logi_Unit|Add1~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add0~61_sumout\ <= NOT \Arith_Logi_Unit|Add0~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add30~1_sumout\ <= NOT \Arith_Logi_Unit|Add30~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add29~1_sumout\ <= NOT \Arith_Logi_Unit|Add29~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add27~5_sumout\ <= NOT \Arith_Logi_Unit|Add27~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add28~5_sumout\ <= NOT \Arith_Logi_Unit|Add28~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add25~9_sumout\ <= NOT \Arith_Logi_Unit|Add25~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add22~17_sumout\ <= NOT \Arith_Logi_Unit|Add22~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add20~21_sumout\ <= NOT \Arith_Logi_Unit|Add20~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add18~25_sumout\ <= NOT \Arith_Logi_Unit|Add18~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add16~29_sumout\ <= NOT \Arith_Logi_Unit|Add16~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add14~33_sumout\ <= NOT \Arith_Logi_Unit|Add14~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add12~37_sumout\ <= NOT \Arith_Logi_Unit|Add12~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add10~41_sumout\ <= NOT \Arith_Logi_Unit|Add10~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add8~45_sumout\ <= NOT \Arith_Logi_Unit|Add8~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add6~49_sumout\ <= NOT \Arith_Logi_Unit|Add6~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add4~53_sumout\ <= NOT \Arith_Logi_Unit|Add4~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add2~57_sumout\ <= NOT \Arith_Logi_Unit|Add2~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add3~53_sumout\ <= NOT \Arith_Logi_Unit|Add3~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add5~49_sumout\ <= NOT \Arith_Logi_Unit|Add5~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add7~45_sumout\ <= NOT \Arith_Logi_Unit|Add7~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add9~41_sumout\ <= NOT \Arith_Logi_Unit|Add9~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add11~37_sumout\ <= NOT \Arith_Logi_Unit|Add11~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add13~33_sumout\ <= NOT \Arith_Logi_Unit|Add13~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add15~29_sumout\ <= NOT \Arith_Logi_Unit|Add15~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add17~25_sumout\ <= NOT \Arith_Logi_Unit|Add17~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add19~21_sumout\ <= NOT \Arith_Logi_Unit|Add19~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add21~17_sumout\ <= NOT \Arith_Logi_Unit|Add21~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add24~13_sumout\ <= NOT \Arith_Logi_Unit|Add24~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add23~13_sumout\ <= NOT \Arith_Logi_Unit|Add23~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add26~9_sumout\ <= NOT \Arith_Logi_Unit|Add26~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add1~57_sumout\ <= NOT \Arith_Logi_Unit|Add1~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add0~57_sumout\ <= NOT \Arith_Logi_Unit|Add0~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add28~1_sumout\ <= NOT \Arith_Logi_Unit|Add28~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add27~1_sumout\ <= NOT \Arith_Logi_Unit|Add27~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add25~5_sumout\ <= NOT \Arith_Logi_Unit|Add25~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add26~5_sumout\ <= NOT \Arith_Logi_Unit|Add26~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add23~9_sumout\ <= NOT \Arith_Logi_Unit|Add23~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add20~17_sumout\ <= NOT \Arith_Logi_Unit|Add20~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add18~21_sumout\ <= NOT \Arith_Logi_Unit|Add18~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add16~25_sumout\ <= NOT \Arith_Logi_Unit|Add16~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add14~29_sumout\ <= NOT \Arith_Logi_Unit|Add14~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add12~33_sumout\ <= NOT \Arith_Logi_Unit|Add12~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add10~37_sumout\ <= NOT \Arith_Logi_Unit|Add10~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add10~53_sumout\ <= NOT \Arith_Logi_Unit|Add10~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add8~57_sumout\ <= NOT \Arith_Logi_Unit|Add8~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add6~61_sumout\ <= NOT \Arith_Logi_Unit|Add6~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add5~65_sumout\ <= NOT \Arith_Logi_Unit|Add5~65_sumout\;
\Arith_Logi_Unit|ALT_INV_Add7~61_sumout\ <= NOT \Arith_Logi_Unit|Add7~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add9~57_sumout\ <= NOT \Arith_Logi_Unit|Add9~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add11~53_sumout\ <= NOT \Arith_Logi_Unit|Add11~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add13~49_sumout\ <= NOT \Arith_Logi_Unit|Add13~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add15~45_sumout\ <= NOT \Arith_Logi_Unit|Add15~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add17~41_sumout\ <= NOT \Arith_Logi_Unit|Add17~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add19~37_sumout\ <= NOT \Arith_Logi_Unit|Add19~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add21~33_sumout\ <= NOT \Arith_Logi_Unit|Add21~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add23~29_sumout\ <= NOT \Arith_Logi_Unit|Add23~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add25~25_sumout\ <= NOT \Arith_Logi_Unit|Add25~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add27~21_sumout\ <= NOT \Arith_Logi_Unit|Add27~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add30~13_sumout\ <= NOT \Arith_Logi_Unit|Add30~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add29~17_sumout\ <= NOT \Arith_Logi_Unit|Add29~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add32~5_sumout\ <= NOT \Arith_Logi_Unit|Add32~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add31~9_sumout\ <= NOT \Arith_Logi_Unit|Add31~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add29~13_sumout\ <= NOT \Arith_Logi_Unit|Add29~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add26~17_sumout\ <= NOT \Arith_Logi_Unit|Add26~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add24~21_sumout\ <= NOT \Arith_Logi_Unit|Add24~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add22~25_sumout\ <= NOT \Arith_Logi_Unit|Add22~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add20~29_sumout\ <= NOT \Arith_Logi_Unit|Add20~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add18~33_sumout\ <= NOT \Arith_Logi_Unit|Add18~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add16~37_sumout\ <= NOT \Arith_Logi_Unit|Add16~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add14~41_sumout\ <= NOT \Arith_Logi_Unit|Add14~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add12~45_sumout\ <= NOT \Arith_Logi_Unit|Add12~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add10~49_sumout\ <= NOT \Arith_Logi_Unit|Add10~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add8~53_sumout\ <= NOT \Arith_Logi_Unit|Add8~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add6~57_sumout\ <= NOT \Arith_Logi_Unit|Add6~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add4~61_sumout\ <= NOT \Arith_Logi_Unit|Add4~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add3~65_sumout\ <= NOT \Arith_Logi_Unit|Add3~65_sumout\;
\Arith_Logi_Unit|ALT_INV_Add5~61_sumout\ <= NOT \Arith_Logi_Unit|Add5~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add7~57_sumout\ <= NOT \Arith_Logi_Unit|Add7~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add9~53_sumout\ <= NOT \Arith_Logi_Unit|Add9~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add11~49_sumout\ <= NOT \Arith_Logi_Unit|Add11~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add13~45_sumout\ <= NOT \Arith_Logi_Unit|Add13~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add15~41_sumout\ <= NOT \Arith_Logi_Unit|Add15~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add17~37_sumout\ <= NOT \Arith_Logi_Unit|Add17~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add19~33_sumout\ <= NOT \Arith_Logi_Unit|Add19~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add21~29_sumout\ <= NOT \Arith_Logi_Unit|Add21~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add23~25_sumout\ <= NOT \Arith_Logi_Unit|Add23~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add25~21_sumout\ <= NOT \Arith_Logi_Unit|Add25~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add28~13_sumout\ <= NOT \Arith_Logi_Unit|Add28~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add27~17_sumout\ <= NOT \Arith_Logi_Unit|Add27~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add30~9_sumout\ <= NOT \Arith_Logi_Unit|Add30~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add32~1_sumout\ <= NOT \Arith_Logi_Unit|Add32~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add31~1_sumout\ <= NOT \Arith_Logi_Unit|Add31~1_sumout\;
\Arith_Logi_Unit|ALT_INV_Add29~5_sumout\ <= NOT \Arith_Logi_Unit|Add29~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add30~5_sumout\ <= NOT \Arith_Logi_Unit|Add30~5_sumout\;
\Arith_Logi_Unit|ALT_INV_Add27~9_sumout\ <= NOT \Arith_Logi_Unit|Add27~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add24~17_sumout\ <= NOT \Arith_Logi_Unit|Add24~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add22~21_sumout\ <= NOT \Arith_Logi_Unit|Add22~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add20~25_sumout\ <= NOT \Arith_Logi_Unit|Add20~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add18~29_sumout\ <= NOT \Arith_Logi_Unit|Add18~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add16~33_sumout\ <= NOT \Arith_Logi_Unit|Add16~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add25~37_sumout\ <= NOT \Arith_Logi_Unit|Add25~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add27~33_sumout\ <= NOT \Arith_Logi_Unit|Add27~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add29~29_sumout\ <= NOT \Arith_Logi_Unit|Add29~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add32~21_sumout\ <= NOT \Arith_Logi_Unit|Add32~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add31~25_sumout\ <= NOT \Arith_Logi_Unit|Add31~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add30~21_sumout\ <= NOT \Arith_Logi_Unit|Add30~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add28~25_sumout\ <= NOT \Arith_Logi_Unit|Add28~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add26~29_sumout\ <= NOT \Arith_Logi_Unit|Add26~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add24~33_sumout\ <= NOT \Arith_Logi_Unit|Add24~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add22~37_sumout\ <= NOT \Arith_Logi_Unit|Add22~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add20~41_sumout\ <= NOT \Arith_Logi_Unit|Add20~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add18~45_sumout\ <= NOT \Arith_Logi_Unit|Add18~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add16~49_sumout\ <= NOT \Arith_Logi_Unit|Add16~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add14~53_sumout\ <= NOT \Arith_Logi_Unit|Add14~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add12~57_sumout\ <= NOT \Arith_Logi_Unit|Add12~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add10~61_sumout\ <= NOT \Arith_Logi_Unit|Add10~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add9~65_sumout\ <= NOT \Arith_Logi_Unit|Add9~65_sumout\;
\Arith_Logi_Unit|ALT_INV_Add11~61_sumout\ <= NOT \Arith_Logi_Unit|Add11~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add13~57_sumout\ <= NOT \Arith_Logi_Unit|Add13~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add15~53_sumout\ <= NOT \Arith_Logi_Unit|Add15~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add17~49_sumout\ <= NOT \Arith_Logi_Unit|Add17~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add19~45_sumout\ <= NOT \Arith_Logi_Unit|Add19~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add21~41_sumout\ <= NOT \Arith_Logi_Unit|Add21~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add23~37_sumout\ <= NOT \Arith_Logi_Unit|Add23~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add25~33_sumout\ <= NOT \Arith_Logi_Unit|Add25~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add27~29_sumout\ <= NOT \Arith_Logi_Unit|Add27~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add29~25_sumout\ <= NOT \Arith_Logi_Unit|Add29~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add32~17_sumout\ <= NOT \Arith_Logi_Unit|Add32~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add31~21_sumout\ <= NOT \Arith_Logi_Unit|Add31~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add30~17_sumout\ <= NOT \Arith_Logi_Unit|Add30~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add28~21_sumout\ <= NOT \Arith_Logi_Unit|Add28~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add26~25_sumout\ <= NOT \Arith_Logi_Unit|Add26~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add24~29_sumout\ <= NOT \Arith_Logi_Unit|Add24~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add22~33_sumout\ <= NOT \Arith_Logi_Unit|Add22~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add20~37_sumout\ <= NOT \Arith_Logi_Unit|Add20~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add18~41_sumout\ <= NOT \Arith_Logi_Unit|Add18~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add16~45_sumout\ <= NOT \Arith_Logi_Unit|Add16~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add14~49_sumout\ <= NOT \Arith_Logi_Unit|Add14~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add12~53_sumout\ <= NOT \Arith_Logi_Unit|Add12~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add10~57_sumout\ <= NOT \Arith_Logi_Unit|Add10~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add8~61_sumout\ <= NOT \Arith_Logi_Unit|Add8~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add7~65_sumout\ <= NOT \Arith_Logi_Unit|Add7~65_sumout\;
\Arith_Logi_Unit|ALT_INV_Add9~61_sumout\ <= NOT \Arith_Logi_Unit|Add9~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add11~57_sumout\ <= NOT \Arith_Logi_Unit|Add11~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add13~53_sumout\ <= NOT \Arith_Logi_Unit|Add13~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add15~49_sumout\ <= NOT \Arith_Logi_Unit|Add15~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add17~45_sumout\ <= NOT \Arith_Logi_Unit|Add17~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add19~41_sumout\ <= NOT \Arith_Logi_Unit|Add19~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add21~37_sumout\ <= NOT \Arith_Logi_Unit|Add21~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add23~33_sumout\ <= NOT \Arith_Logi_Unit|Add23~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add25~29_sumout\ <= NOT \Arith_Logi_Unit|Add25~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add27~25_sumout\ <= NOT \Arith_Logi_Unit|Add27~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add29~21_sumout\ <= NOT \Arith_Logi_Unit|Add29~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add32~13_sumout\ <= NOT \Arith_Logi_Unit|Add32~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add31~17_sumout\ <= NOT \Arith_Logi_Unit|Add31~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add32~9_sumout\ <= NOT \Arith_Logi_Unit|Add32~9_sumout\;
\Arith_Logi_Unit|ALT_INV_Add31~13_sumout\ <= NOT \Arith_Logi_Unit|Add31~13_sumout\;
\Arith_Logi_Unit|ALT_INV_Add28~17_sumout\ <= NOT \Arith_Logi_Unit|Add28~17_sumout\;
\Arith_Logi_Unit|ALT_INV_Add26~21_sumout\ <= NOT \Arith_Logi_Unit|Add26~21_sumout\;
\Arith_Logi_Unit|ALT_INV_Add24~25_sumout\ <= NOT \Arith_Logi_Unit|Add24~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add22~29_sumout\ <= NOT \Arith_Logi_Unit|Add22~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add20~33_sumout\ <= NOT \Arith_Logi_Unit|Add20~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add18~37_sumout\ <= NOT \Arith_Logi_Unit|Add18~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add16~41_sumout\ <= NOT \Arith_Logi_Unit|Add16~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add14~45_sumout\ <= NOT \Arith_Logi_Unit|Add14~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add12~49_sumout\ <= NOT \Arith_Logi_Unit|Add12~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add22~53_sumout\ <= NOT \Arith_Logi_Unit|Add22~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add20~57_sumout\ <= NOT \Arith_Logi_Unit|Add20~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add18~61_sumout\ <= NOT \Arith_Logi_Unit|Add18~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add17~65_sumout\ <= NOT \Arith_Logi_Unit|Add17~65_sumout\;
\Arith_Logi_Unit|ALT_INV_Add19~61_sumout\ <= NOT \Arith_Logi_Unit|Add19~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add21~57_sumout\ <= NOT \Arith_Logi_Unit|Add21~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add23~53_sumout\ <= NOT \Arith_Logi_Unit|Add23~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add25~49_sumout\ <= NOT \Arith_Logi_Unit|Add25~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add27~45_sumout\ <= NOT \Arith_Logi_Unit|Add27~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add29~41_sumout\ <= NOT \Arith_Logi_Unit|Add29~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add32~33_sumout\ <= NOT \Arith_Logi_Unit|Add32~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add31~37_sumout\ <= NOT \Arith_Logi_Unit|Add31~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add30~33_sumout\ <= NOT \Arith_Logi_Unit|Add30~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add28~37_sumout\ <= NOT \Arith_Logi_Unit|Add28~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add26~41_sumout\ <= NOT \Arith_Logi_Unit|Add26~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add24~45_sumout\ <= NOT \Arith_Logi_Unit|Add24~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add22~49_sumout\ <= NOT \Arith_Logi_Unit|Add22~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add20~53_sumout\ <= NOT \Arith_Logi_Unit|Add20~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add18~57_sumout\ <= NOT \Arith_Logi_Unit|Add18~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add16~61_sumout\ <= NOT \Arith_Logi_Unit|Add16~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add15~65_sumout\ <= NOT \Arith_Logi_Unit|Add15~65_sumout\;
\Arith_Logi_Unit|ALT_INV_Add17~61_sumout\ <= NOT \Arith_Logi_Unit|Add17~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add19~57_sumout\ <= NOT \Arith_Logi_Unit|Add19~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add21~53_sumout\ <= NOT \Arith_Logi_Unit|Add21~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add23~49_sumout\ <= NOT \Arith_Logi_Unit|Add23~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add25~45_sumout\ <= NOT \Arith_Logi_Unit|Add25~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add27~41_sumout\ <= NOT \Arith_Logi_Unit|Add27~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add29~37_sumout\ <= NOT \Arith_Logi_Unit|Add29~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add32~29_sumout\ <= NOT \Arith_Logi_Unit|Add32~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add31~33_sumout\ <= NOT \Arith_Logi_Unit|Add31~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add30~29_sumout\ <= NOT \Arith_Logi_Unit|Add30~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add28~33_sumout\ <= NOT \Arith_Logi_Unit|Add28~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add26~37_sumout\ <= NOT \Arith_Logi_Unit|Add26~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add24~41_sumout\ <= NOT \Arith_Logi_Unit|Add24~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add22~45_sumout\ <= NOT \Arith_Logi_Unit|Add22~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add20~49_sumout\ <= NOT \Arith_Logi_Unit|Add20~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add18~53_sumout\ <= NOT \Arith_Logi_Unit|Add18~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add16~57_sumout\ <= NOT \Arith_Logi_Unit|Add16~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add14~61_sumout\ <= NOT \Arith_Logi_Unit|Add14~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add13~65_sumout\ <= NOT \Arith_Logi_Unit|Add13~65_sumout\;
\Arith_Logi_Unit|ALT_INV_Add15~61_sumout\ <= NOT \Arith_Logi_Unit|Add15~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add17~57_sumout\ <= NOT \Arith_Logi_Unit|Add17~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add19~53_sumout\ <= NOT \Arith_Logi_Unit|Add19~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add21~49_sumout\ <= NOT \Arith_Logi_Unit|Add21~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add23~45_sumout\ <= NOT \Arith_Logi_Unit|Add23~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add25~41_sumout\ <= NOT \Arith_Logi_Unit|Add25~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add27~37_sumout\ <= NOT \Arith_Logi_Unit|Add27~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add29~33_sumout\ <= NOT \Arith_Logi_Unit|Add29~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add32~25_sumout\ <= NOT \Arith_Logi_Unit|Add32~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add31~29_sumout\ <= NOT \Arith_Logi_Unit|Add31~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add30~25_sumout\ <= NOT \Arith_Logi_Unit|Add30~25_sumout\;
\Arith_Logi_Unit|ALT_INV_Add28~29_sumout\ <= NOT \Arith_Logi_Unit|Add28~29_sumout\;
\Arith_Logi_Unit|ALT_INV_Add26~33_sumout\ <= NOT \Arith_Logi_Unit|Add26~33_sumout\;
\Arith_Logi_Unit|ALT_INV_Add24~37_sumout\ <= NOT \Arith_Logi_Unit|Add24~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add22~41_sumout\ <= NOT \Arith_Logi_Unit|Add22~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add20~45_sumout\ <= NOT \Arith_Logi_Unit|Add20~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add18~49_sumout\ <= NOT \Arith_Logi_Unit|Add18~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add16~53_sumout\ <= NOT \Arith_Logi_Unit|Add16~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add14~57_sumout\ <= NOT \Arith_Logi_Unit|Add14~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add12~61_sumout\ <= NOT \Arith_Logi_Unit|Add12~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add11~65_sumout\ <= NOT \Arith_Logi_Unit|Add11~65_sumout\;
\Arith_Logi_Unit|ALT_INV_Add13~61_sumout\ <= NOT \Arith_Logi_Unit|Add13~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add15~57_sumout\ <= NOT \Arith_Logi_Unit|Add15~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add17~53_sumout\ <= NOT \Arith_Logi_Unit|Add17~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add19~49_sumout\ <= NOT \Arith_Logi_Unit|Add19~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add21~45_sumout\ <= NOT \Arith_Logi_Unit|Add21~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add23~41_sumout\ <= NOT \Arith_Logi_Unit|Add23~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Mux12~1_combout\ <= NOT \Arith_Logi_Unit|Mux12~1_combout\;
\Arith_Logi_Unit|ALT_INV_Mux11~1_combout\ <= NOT \Arith_Logi_Unit|Mux11~1_combout\;
\Arith_Logi_Unit|ALT_INV_Mux10~1_combout\ <= NOT \Arith_Logi_Unit|Mux10~1_combout\;
\Arith_Logi_Unit|ALT_INV_Mux9~1_combout\ <= NOT \Arith_Logi_Unit|Mux9~1_combout\;
\Arith_Logi_Unit|ALT_INV_Mux8~1_combout\ <= NOT \Arith_Logi_Unit|Mux8~1_combout\;
\Arith_Logi_Unit|ALT_INV_Mux7~1_combout\ <= NOT \Arith_Logi_Unit|Mux7~1_combout\;
\Arith_Logi_Unit|ALT_INV_Mux6~1_combout\ <= NOT \Arith_Logi_Unit|Mux6~1_combout\;
\Arith_Logi_Unit|ALT_INV_Mux5~1_combout\ <= NOT \Arith_Logi_Unit|Mux5~1_combout\;
\Arith_Logi_Unit|ALT_INV_Mux4~1_combout\ <= NOT \Arith_Logi_Unit|Mux4~1_combout\;
\Arith_Logi_Unit|ALT_INV_Mux3~1_combout\ <= NOT \Arith_Logi_Unit|Mux3~1_combout\;
\Arith_Logi_Unit|ALT_INV_Mux2~1_combout\ <= NOT \Arith_Logi_Unit|Mux2~1_combout\;
\Arith_Logi_Unit|ALT_INV_Mux1~1_combout\ <= NOT \Arith_Logi_Unit|Mux1~1_combout\;
\Arith_Logi_Unit|ALT_INV_Mux31~1_combout\ <= NOT \Arith_Logi_Unit|Mux31~1_combout\;
\Arith_Logi_Unit|ALT_INV_Mux30~1_combout\ <= NOT \Arith_Logi_Unit|Mux30~1_combout\;
\Arith_Logi_Unit|ALT_INV_Mux29~1_combout\ <= NOT \Arith_Logi_Unit|Mux29~1_combout\;
\Arith_Logi_Unit|ALT_INV_Mux28~1_combout\ <= NOT \Arith_Logi_Unit|Mux28~1_combout\;
\Arith_Logi_Unit|ALT_INV_Mux27~1_combout\ <= NOT \Arith_Logi_Unit|Mux27~1_combout\;
\Arith_Logi_Unit|ALT_INV_Mux26~1_combout\ <= NOT \Arith_Logi_Unit|Mux26~1_combout\;
\Arith_Logi_Unit|ALT_INV_Mux25~1_combout\ <= NOT \Arith_Logi_Unit|Mux25~1_combout\;
\Arith_Logi_Unit|ALT_INV_Mux24~1_combout\ <= NOT \Arith_Logi_Unit|Mux24~1_combout\;
\Arith_Logi_Unit|ALT_INV_Mux23~1_combout\ <= NOT \Arith_Logi_Unit|Mux23~1_combout\;
\Arith_Logi_Unit|ALT_INV_Add32~61_sumout\ <= NOT \Arith_Logi_Unit|Add32~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add31~65_sumout\ <= NOT \Arith_Logi_Unit|Add31~65_sumout\;
\Arith_Logi_Unit|ALT_INV_Add30~61_sumout\ <= NOT \Arith_Logi_Unit|Add30~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add29~65_sumout\ <= NOT \Arith_Logi_Unit|Add29~65_sumout\;
\Arith_Logi_Unit|ALT_INV_Add32~57_sumout\ <= NOT \Arith_Logi_Unit|Add32~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add31~61_sumout\ <= NOT \Arith_Logi_Unit|Add31~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add28~61_sumout\ <= NOT \Arith_Logi_Unit|Add28~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add27~65_sumout\ <= NOT \Arith_Logi_Unit|Add27~65_sumout\;
\Arith_Logi_Unit|ALT_INV_Add30~57_sumout\ <= NOT \Arith_Logi_Unit|Add30~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add29~61_sumout\ <= NOT \Arith_Logi_Unit|Add29~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add32~53_sumout\ <= NOT \Arith_Logi_Unit|Add32~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add31~57_sumout\ <= NOT \Arith_Logi_Unit|Add31~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add26~61_sumout\ <= NOT \Arith_Logi_Unit|Add26~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add25~65_sumout\ <= NOT \Arith_Logi_Unit|Add25~65_sumout\;
\Arith_Logi_Unit|ALT_INV_Add28~57_sumout\ <= NOT \Arith_Logi_Unit|Add28~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add27~61_sumout\ <= NOT \Arith_Logi_Unit|Add27~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add30~53_sumout\ <= NOT \Arith_Logi_Unit|Add30~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add29~57_sumout\ <= NOT \Arith_Logi_Unit|Add29~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add32~49_sumout\ <= NOT \Arith_Logi_Unit|Add32~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add31~53_sumout\ <= NOT \Arith_Logi_Unit|Add31~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add30~49_sumout\ <= NOT \Arith_Logi_Unit|Add30~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add28~53_sumout\ <= NOT \Arith_Logi_Unit|Add28~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add26~57_sumout\ <= NOT \Arith_Logi_Unit|Add26~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add24~61_sumout\ <= NOT \Arith_Logi_Unit|Add24~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add23~65_sumout\ <= NOT \Arith_Logi_Unit|Add23~65_sumout\;
\Arith_Logi_Unit|ALT_INV_Add25~61_sumout\ <= NOT \Arith_Logi_Unit|Add25~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add27~57_sumout\ <= NOT \Arith_Logi_Unit|Add27~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add29~53_sumout\ <= NOT \Arith_Logi_Unit|Add29~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add32~45_sumout\ <= NOT \Arith_Logi_Unit|Add32~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add31~49_sumout\ <= NOT \Arith_Logi_Unit|Add31~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add30~45_sumout\ <= NOT \Arith_Logi_Unit|Add30~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add28~49_sumout\ <= NOT \Arith_Logi_Unit|Add28~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add26~53_sumout\ <= NOT \Arith_Logi_Unit|Add26~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add24~57_sumout\ <= NOT \Arith_Logi_Unit|Add24~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add22~61_sumout\ <= NOT \Arith_Logi_Unit|Add22~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add21~65_sumout\ <= NOT \Arith_Logi_Unit|Add21~65_sumout\;
\Arith_Logi_Unit|ALT_INV_Add23~61_sumout\ <= NOT \Arith_Logi_Unit|Add23~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add25~57_sumout\ <= NOT \Arith_Logi_Unit|Add25~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add27~53_sumout\ <= NOT \Arith_Logi_Unit|Add27~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add29~49_sumout\ <= NOT \Arith_Logi_Unit|Add29~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add32~41_sumout\ <= NOT \Arith_Logi_Unit|Add32~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add31~45_sumout\ <= NOT \Arith_Logi_Unit|Add31~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add30~41_sumout\ <= NOT \Arith_Logi_Unit|Add30~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add28~45_sumout\ <= NOT \Arith_Logi_Unit|Add28~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add26~49_sumout\ <= NOT \Arith_Logi_Unit|Add26~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add24~53_sumout\ <= NOT \Arith_Logi_Unit|Add24~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add22~57_sumout\ <= NOT \Arith_Logi_Unit|Add22~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add20~61_sumout\ <= NOT \Arith_Logi_Unit|Add20~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add19~65_sumout\ <= NOT \Arith_Logi_Unit|Add19~65_sumout\;
\Arith_Logi_Unit|ALT_INV_Add21~61_sumout\ <= NOT \Arith_Logi_Unit|Add21~61_sumout\;
\Arith_Logi_Unit|ALT_INV_Add23~57_sumout\ <= NOT \Arith_Logi_Unit|Add23~57_sumout\;
\Arith_Logi_Unit|ALT_INV_Add25~53_sumout\ <= NOT \Arith_Logi_Unit|Add25~53_sumout\;
\Arith_Logi_Unit|ALT_INV_Add27~49_sumout\ <= NOT \Arith_Logi_Unit|Add27~49_sumout\;
\Arith_Logi_Unit|ALT_INV_Add29~45_sumout\ <= NOT \Arith_Logi_Unit|Add29~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add32~37_sumout\ <= NOT \Arith_Logi_Unit|Add32~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add31~41_sumout\ <= NOT \Arith_Logi_Unit|Add31~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add30~37_sumout\ <= NOT \Arith_Logi_Unit|Add30~37_sumout\;
\Arith_Logi_Unit|ALT_INV_Add28~41_sumout\ <= NOT \Arith_Logi_Unit|Add28~41_sumout\;
\Arith_Logi_Unit|ALT_INV_Add26~45_sumout\ <= NOT \Arith_Logi_Unit|Add26~45_sumout\;
\Arith_Logi_Unit|ALT_INV_Add24~49_sumout\ <= NOT \Arith_Logi_Unit|Add24~49_sumout\;
\Register_File|ALT_INV_Reg[2][14]~q\ <= NOT \Register_File|Reg[2][14]~q\;
\Register_File|ALT_INV_Reg[1][14]~q\ <= NOT \Register_File|Reg[1][14]~q\;
\Register_File|ALT_INV_Reg[0][14]~q\ <= NOT \Register_File|Reg[0][14]~q\;
\Register_File|ALT_INV_Mux2~0_combout\ <= NOT \Register_File|Mux2~0_combout\;
\Mux_ULA_In|ALT_INV_SAIDA[13]~1_combout\ <= NOT \Mux_ULA_In|SAIDA[13]~1_combout\;
\Register_File|ALT_INV_Mux18~0_combout\ <= NOT \Register_File|Mux18~0_combout\;
\Register_File|ALT_INV_Reg[3][13]~q\ <= NOT \Register_File|Reg[3][13]~q\;
\Register_File|ALT_INV_Reg[2][13]~q\ <= NOT \Register_File|Reg[2][13]~q\;
\Register_File|ALT_INV_Reg[1][13]~q\ <= NOT \Register_File|Reg[1][13]~q\;
\Register_File|ALT_INV_Reg[0][13]~q\ <= NOT \Register_File|Reg[0][13]~q\;
\Register_File|ALT_INV_Mux3~0_combout\ <= NOT \Register_File|Mux3~0_combout\;
\Mux_ULA_In|ALT_INV_SAIDA[12]~0_combout\ <= NOT \Mux_ULA_In|SAIDA[12]~0_combout\;
\Register_File|ALT_INV_Mux19~0_combout\ <= NOT \Register_File|Mux19~0_combout\;
\Register_File|ALT_INV_Reg[3][12]~q\ <= NOT \Register_File|Reg[3][12]~q\;
\Register_File|ALT_INV_Reg[2][12]~q\ <= NOT \Register_File|Reg[2][12]~q\;
\Register_File|ALT_INV_Reg[1][12]~q\ <= NOT \Register_File|Reg[1][12]~q\;
\Register_File|ALT_INV_Reg[0][12]~q\ <= NOT \Register_File|Reg[0][12]~q\;
\Arith_Logi_Unit|ALT_INV_Equal0~6_combout\ <= NOT \Arith_Logi_Unit|Equal0~6_combout\;
\Arith_Logi_Unit|ALT_INV_Equal0~5_combout\ <= NOT \Arith_Logi_Unit|Equal0~5_combout\;
\Register_File|ALT_INV_Mux11~0_combout\ <= NOT \Register_File|Mux11~0_combout\;
\Register_File|ALT_INV_Mux27~0_combout\ <= NOT \Register_File|Mux27~0_combout\;
\Register_File|ALT_INV_Reg[3][4]~q\ <= NOT \Register_File|Reg[3][4]~q\;
\Register_File|ALT_INV_Reg[2][4]~q\ <= NOT \Register_File|Reg[2][4]~q\;
\Register_File|ALT_INV_Reg[1][4]~q\ <= NOT \Register_File|Reg[1][4]~q\;
\Register_File|ALT_INV_Reg[0][4]~q\ <= NOT \Register_File|Reg[0][4]~q\;
\Register_File|ALT_INV_Mux30~0_combout\ <= NOT \Register_File|Mux30~0_combout\;
\Instruction_Mem|ALT_INV_ROM~24_combout\ <= NOT \Instruction_Mem|ROM~24_combout\;
\Instruction_Mem|ALT_INV_ROM~23_combout\ <= NOT \Instruction_Mem|ROM~23_combout\;
\Register_File|ALT_INV_Mux14~0_combout\ <= NOT \Register_File|Mux14~0_combout\;
\Register_File|ALT_INV_Reg[3][1]~q\ <= NOT \Register_File|Reg[3][1]~q\;
\Register_File|ALT_INV_Reg[2][1]~q\ <= NOT \Register_File|Reg[2][1]~q\;
\Register_File|ALT_INV_Reg[1][1]~q\ <= NOT \Register_File|Reg[1][1]~q\;
\Register_File|ALT_INV_Reg[0][1]~q\ <= NOT \Register_File|Reg[0][1]~q\;
\Arith_Logi_Unit|ALT_INV_Equal0~4_combout\ <= NOT \Arith_Logi_Unit|Equal0~4_combout\;
\Register_File|ALT_INV_Mux12~0_combout\ <= NOT \Register_File|Mux12~0_combout\;
\Register_File|ALT_INV_Mux28~0_combout\ <= NOT \Register_File|Mux28~0_combout\;
\Register_File|ALT_INV_Reg[3][3]~q\ <= NOT \Register_File|Reg[3][3]~q\;
\Register_File|ALT_INV_Reg[2][3]~q\ <= NOT \Register_File|Reg[2][3]~q\;
\Register_File|ALT_INV_Reg[1][3]~q\ <= NOT \Register_File|Reg[1][3]~q\;
\Register_File|ALT_INV_Reg[0][3]~q\ <= NOT \Register_File|Reg[0][3]~q\;
\Register_File|ALT_INV_Mux31~0_combout\ <= NOT \Register_File|Mux31~0_combout\;
\Instruction_Mem|ALT_INV_ROM~22_combout\ <= NOT \Instruction_Mem|ROM~22_combout\;
\Instruction_Mem|ALT_INV_ROM~21_combout\ <= NOT \Instruction_Mem|ROM~21_combout\;
\Register_File|ALT_INV_Mux15~0_combout\ <= NOT \Register_File|Mux15~0_combout\;
\Register_File|ALT_INV_Reg[3][0]~q\ <= NOT \Register_File|Reg[3][0]~q\;
\Register_File|ALT_INV_Reg[2][0]~q\ <= NOT \Register_File|Reg[2][0]~q\;
\Register_File|ALT_INV_Reg[1][0]~q\ <= NOT \Register_File|Reg[1][0]~q\;
\Register_File|ALT_INV_Reg[0][0]~q\ <= NOT \Register_File|Reg[0][0]~q\;
\Arith_Logi_Unit|ALT_INV_Equal0~3_combout\ <= NOT \Arith_Logi_Unit|Equal0~3_combout\;
\Register_File|ALT_INV_Mux10~0_combout\ <= NOT \Register_File|Mux10~0_combout\;
\Register_File|ALT_INV_Mux26~0_combout\ <= NOT \Register_File|Mux26~0_combout\;
\Register_File|ALT_INV_Reg[3][5]~q\ <= NOT \Register_File|Reg[3][5]~q\;
\Register_File|ALT_INV_Reg[2][5]~q\ <= NOT \Register_File|Reg[2][5]~q\;
\Register_File|ALT_INV_Reg[1][5]~q\ <= NOT \Register_File|Reg[1][5]~q\;
\Register_File|ALT_INV_Reg[0][5]~q\ <= NOT \Register_File|Reg[0][5]~q\;
\Register_File|ALT_INV_Mux29~0_combout\ <= NOT \Register_File|Mux29~0_combout\;
\Instruction_Mem|ALT_INV_ROM~20_combout\ <= NOT \Instruction_Mem|ROM~20_combout\;
\Instruction_Mem|ALT_INV_ROM~19_combout\ <= NOT \Instruction_Mem|ROM~19_combout\;
\Instruction_Mem|ALT_INV_ROM~18_combout\ <= NOT \Instruction_Mem|ROM~18_combout\;
\Register_File|ALT_INV_Mux13~0_combout\ <= NOT \Register_File|Mux13~0_combout\;
\Register_File|ALT_INV_Reg[3][2]~q\ <= NOT \Register_File|Reg[3][2]~q\;
\Register_File|ALT_INV_Reg[2][2]~q\ <= NOT \Register_File|Reg[2][2]~q\;
\Register_File|ALT_INV_Reg[1][2]~q\ <= NOT \Register_File|Reg[1][2]~q\;
\Register_File|ALT_INV_Reg[0][2]~q\ <= NOT \Register_File|Reg[0][2]~q\;
\Arith_Logi_Unit|ALT_INV_Equal0~2_combout\ <= NOT \Arith_Logi_Unit|Equal0~2_combout\;
\Register_File|ALT_INV_Mux8~0_combout\ <= NOT \Register_File|Mux8~0_combout\;
\Register_File|ALT_INV_Mux24~0_combout\ <= NOT \Register_File|Mux24~0_combout\;
\Register_File|ALT_INV_Reg[3][7]~q\ <= NOT \Register_File|Reg[3][7]~q\;
\Register_File|ALT_INV_Reg[2][7]~q\ <= NOT \Register_File|Reg[2][7]~q\;
\Register_File|ALT_INV_Reg[1][7]~q\ <= NOT \Register_File|Reg[1][7]~q\;
\Register_File|ALT_INV_Reg[0][7]~q\ <= NOT \Register_File|Reg[0][7]~q\;
\Register_File|ALT_INV_Mux9~0_combout\ <= NOT \Register_File|Mux9~0_combout\;
\Register_File|ALT_INV_Mux25~0_combout\ <= NOT \Register_File|Mux25~0_combout\;
\Register_File|ALT_INV_Reg[3][6]~q\ <= NOT \Register_File|Reg[3][6]~q\;
\Register_File|ALT_INV_Reg[2][6]~q\ <= NOT \Register_File|Reg[2][6]~q\;
\Register_File|ALT_INV_Reg[1][6]~q\ <= NOT \Register_File|Reg[1][6]~q\;
\Register_File|ALT_INV_Reg[0][6]~q\ <= NOT \Register_File|Reg[0][6]~q\;
\Arith_Logi_Unit|ALT_INV_Equal0~1_combout\ <= NOT \Arith_Logi_Unit|Equal0~1_combout\;
\Register_File|ALT_INV_Mux6~0_combout\ <= NOT \Register_File|Mux6~0_combout\;
\Register_File|ALT_INV_Mux22~0_combout\ <= NOT \Register_File|Mux22~0_combout\;
\Register_File|ALT_INV_Reg[3][9]~q\ <= NOT \Register_File|Reg[3][9]~q\;
\Register_File|ALT_INV_Reg[2][9]~q\ <= NOT \Register_File|Reg[2][9]~q\;
\Register_File|ALT_INV_Reg[1][9]~q\ <= NOT \Register_File|Reg[1][9]~q\;
\Register_File|ALT_INV_Reg[0][9]~q\ <= NOT \Register_File|Reg[0][9]~q\;
\Register_File|ALT_INV_Mux7~0_combout\ <= NOT \Register_File|Mux7~0_combout\;
\Register_File|ALT_INV_Mux23~0_combout\ <= NOT \Register_File|Mux23~0_combout\;
\Register_File|ALT_INV_Reg[3][8]~q\ <= NOT \Register_File|Reg[3][8]~q\;
\Register_File|ALT_INV_Reg[2][8]~q\ <= NOT \Register_File|Reg[2][8]~q\;
\Register_File|ALT_INV_Reg[1][8]~q\ <= NOT \Register_File|Reg[1][8]~q\;
\Register_File|ALT_INV_Reg[0][8]~q\ <= NOT \Register_File|Reg[0][8]~q\;
\Arith_Logi_Unit|ALT_INV_Equal0~0_combout\ <= NOT \Arith_Logi_Unit|Equal0~0_combout\;
\Register_File|ALT_INV_Mux4~0_combout\ <= NOT \Register_File|Mux4~0_combout\;
\Register_File|ALT_INV_Mux20~0_combout\ <= NOT \Register_File|Mux20~0_combout\;
\Register_File|ALT_INV_Reg[3][11]~q\ <= NOT \Register_File|Reg[3][11]~q\;
\Register_File|ALT_INV_Reg[2][11]~q\ <= NOT \Register_File|Reg[2][11]~q\;
\Register_File|ALT_INV_Reg[1][11]~q\ <= NOT \Register_File|Reg[1][11]~q\;
\Register_File|ALT_INV_Reg[0][11]~q\ <= NOT \Register_File|Reg[0][11]~q\;
\Register_File|ALT_INV_Mux5~0_combout\ <= NOT \Register_File|Mux5~0_combout\;
\Instruction_Mem|ALT_INV_ROM~17_combout\ <= NOT \Instruction_Mem|ROM~17_combout\;
\Instruction_Mem|ALT_INV_ROM~16_combout\ <= NOT \Instruction_Mem|ROM~16_combout\;
\Instruction_Mem|ALT_INV_ROM~15_combout\ <= NOT \Instruction_Mem|ROM~15_combout\;
\Instruction_Mem|ALT_INV_ROM~14_combout\ <= NOT \Instruction_Mem|ROM~14_combout\;
\Register_File|ALT_INV_Mux21~0_combout\ <= NOT \Register_File|Mux21~0_combout\;
\Instruction_Mem|ALT_INV_ROM~13_combout\ <= NOT \Instruction_Mem|ROM~13_combout\;
\Instruction_Mem|ALT_INV_ROM~12_combout\ <= NOT \Instruction_Mem|ROM~12_combout\;
\Instruction_Mem|ALT_INV_ROM~11_combout\ <= NOT \Instruction_Mem|ROM~11_combout\;
\Instruction_Mem|ALT_INV_ROM~10_combout\ <= NOT \Instruction_Mem|ROM~10_combout\;
\Register_File|ALT_INV_Reg[3][10]~q\ <= NOT \Register_File|Reg[3][10]~q\;
\Register_File|ALT_INV_Reg[2][10]~q\ <= NOT \Register_File|Reg[2][10]~q\;
\Register_File|ALT_INV_Reg[1][10]~q\ <= NOT \Register_File|Reg[1][10]~q\;
\Register_File|ALT_INV_Reg[0][10]~q\ <= NOT \Register_File|Reg[0][10]~q\;
\Control_Unit|ALT_INV_Mux5~0_combout\ <= NOT \Control_Unit|Mux5~0_combout\;
\Control_Unit|ALT_INV_Mux8~0_combout\ <= NOT \Control_Unit|Mux8~0_combout\;
\Instruction_Mem|ALT_INV_ROM~9_combout\ <= NOT \Instruction_Mem|ROM~9_combout\;
\Instruction_Mem|ALT_INV_ROM~8_combout\ <= NOT \Instruction_Mem|ROM~8_combout\;
\Instruction_Mem|ALT_INV_ROM~7_combout\ <= NOT \Instruction_Mem|ROM~7_combout\;
\Instruction_Mem|ALT_INV_ROM~6_combout\ <= NOT \Instruction_Mem|ROM~6_combout\;
\Instruction_Mem|ALT_INV_ROM~5_combout\ <= NOT \Instruction_Mem|ROM~5_combout\;
\Instruction_Mem|ALT_INV_ROM~4_combout\ <= NOT \Instruction_Mem|ROM~4_combout\;
\Instruction_Mem|ALT_INV_ROM~3_combout\ <= NOT \Instruction_Mem|ROM~3_combout\;
\Instruction_Mem|ALT_INV_ROM~2_combout\ <= NOT \Instruction_Mem|ROM~2_combout\;
\Instruction_Mem|ALT_INV_ROM~1_combout\ <= NOT \Instruction_Mem|ROM~1_combout\;
\Instruction_Mem|ALT_INV_ROM~0_combout\ <= NOT \Instruction_Mem|ROM~0_combout\;
\Arith_Logi_Unit|ALT_INV_Mux16~1_combout\ <= NOT \Arith_Logi_Unit|Mux16~1_combout\;
\Arith_Logi_Unit|ALT_INV_Mux15~1_combout\ <= NOT \Arith_Logi_Unit|Mux15~1_combout\;
\Arith_Logi_Unit|ALT_INV_Mux14~1_combout\ <= NOT \Arith_Logi_Unit|Mux14~1_combout\;
\Arith_Logi_Unit|ALT_INV_Mux13~1_combout\ <= NOT \Arith_Logi_Unit|Mux13~1_combout\;
\Arith_Logi_Unit|ALT_INV_prod~33_combout\ <= NOT \Arith_Logi_Unit|prod~33_combout\;
\Arith_Logi_Unit|ALT_INV_prod~32_combout\ <= NOT \Arith_Logi_Unit|prod~32_combout\;
\Arith_Logi_Unit|ALT_INV_mult~4_combout\ <= NOT \Arith_Logi_Unit|mult~4_combout\;
\Arith_Logi_Unit|ALT_INV_mult~3_combout\ <= NOT \Arith_Logi_Unit|mult~3_combout\;
\Arith_Logi_Unit|ALT_INV_mult~2_combout\ <= NOT \Arith_Logi_Unit|mult~2_combout\;
\Arith_Logi_Unit|ALT_INV_mult~1_combout\ <= NOT \Arith_Logi_Unit|mult~1_combout\;
\Arith_Logi_Unit|ALT_INV_prod~31_combout\ <= NOT \Arith_Logi_Unit|prod~31_combout\;
\Arith_Logi_Unit|ALT_INV_mult~0_combout\ <= NOT \Arith_Logi_Unit|mult~0_combout\;
\Arith_Logi_Unit|ALT_INV_Mux9~0_combout\ <= NOT \Arith_Logi_Unit|Mux9~0_combout\;
\Arith_Logi_Unit|ALT_INV_prod~30_combout\ <= NOT \Arith_Logi_Unit|prod~30_combout\;
\Arith_Logi_Unit|ALT_INV_prod~29_combout\ <= NOT \Arith_Logi_Unit|prod~29_combout\;
\Arith_Logi_Unit|ALT_INV_prod~28_combout\ <= NOT \Arith_Logi_Unit|prod~28_combout\;
\Arith_Logi_Unit|ALT_INV_prod~27_combout\ <= NOT \Arith_Logi_Unit|prod~27_combout\;
\Arith_Logi_Unit|ALT_INV_prod~26_combout\ <= NOT \Arith_Logi_Unit|prod~26_combout\;
\Arith_Logi_Unit|ALT_INV_prod~25_combout\ <= NOT \Arith_Logi_Unit|prod~25_combout\;
\Arith_Logi_Unit|ALT_INV_prod~24_combout\ <= NOT \Arith_Logi_Unit|prod~24_combout\;
\Arith_Logi_Unit|ALT_INV_Mux10~0_combout\ <= NOT \Arith_Logi_Unit|Mux10~0_combout\;
\Arith_Logi_Unit|ALT_INV_prod~23_combout\ <= NOT \Arith_Logi_Unit|prod~23_combout\;
\Arith_Logi_Unit|ALT_INV_prod~22_combout\ <= NOT \Arith_Logi_Unit|prod~22_combout\;
\Arith_Logi_Unit|ALT_INV_prod~21_combout\ <= NOT \Arith_Logi_Unit|prod~21_combout\;
\Arith_Logi_Unit|ALT_INV_prod~20_combout\ <= NOT \Arith_Logi_Unit|prod~20_combout\;
\Arith_Logi_Unit|ALT_INV_prod~19_combout\ <= NOT \Arith_Logi_Unit|prod~19_combout\;
\Arith_Logi_Unit|ALT_INV_prod~18_combout\ <= NOT \Arith_Logi_Unit|prod~18_combout\;
\Arith_Logi_Unit|ALT_INV_Mux11~0_combout\ <= NOT \Arith_Logi_Unit|Mux11~0_combout\;
\Arith_Logi_Unit|ALT_INV_prod~17_combout\ <= NOT \Arith_Logi_Unit|prod~17_combout\;
\Arith_Logi_Unit|ALT_INV_prod~16_combout\ <= NOT \Arith_Logi_Unit|prod~16_combout\;
\Arith_Logi_Unit|ALT_INV_prod~15_combout\ <= NOT \Arith_Logi_Unit|prod~15_combout\;
\Arith_Logi_Unit|ALT_INV_prod~14_combout\ <= NOT \Arith_Logi_Unit|prod~14_combout\;
\Arith_Logi_Unit|ALT_INV_prod~13_combout\ <= NOT \Arith_Logi_Unit|prod~13_combout\;
\Arith_Logi_Unit|ALT_INV_Mux12~0_combout\ <= NOT \Arith_Logi_Unit|Mux12~0_combout\;
\Arith_Logi_Unit|ALT_INV_prod~12_combout\ <= NOT \Arith_Logi_Unit|prod~12_combout\;
\Arith_Logi_Unit|ALT_INV_prod~11_combout\ <= NOT \Arith_Logi_Unit|prod~11_combout\;
\Arith_Logi_Unit|ALT_INV_prod~10_combout\ <= NOT \Arith_Logi_Unit|prod~10_combout\;
\Arith_Logi_Unit|ALT_INV_prod~9_combout\ <= NOT \Arith_Logi_Unit|prod~9_combout\;
\Arith_Logi_Unit|ALT_INV_Mux13~0_combout\ <= NOT \Arith_Logi_Unit|Mux13~0_combout\;
\Arith_Logi_Unit|ALT_INV_prod~8_combout\ <= NOT \Arith_Logi_Unit|prod~8_combout\;
\Arith_Logi_Unit|ALT_INV_prod~7_combout\ <= NOT \Arith_Logi_Unit|prod~7_combout\;
\Arith_Logi_Unit|ALT_INV_prod~6_combout\ <= NOT \Arith_Logi_Unit|prod~6_combout\;
\Arith_Logi_Unit|ALT_INV_prod~5_combout\ <= NOT \Arith_Logi_Unit|prod~5_combout\;
\Arith_Logi_Unit|ALT_INV_Mux14~0_combout\ <= NOT \Arith_Logi_Unit|Mux14~0_combout\;
\Arith_Logi_Unit|ALT_INV_prod~4_combout\ <= NOT \Arith_Logi_Unit|prod~4_combout\;
\Arith_Logi_Unit|ALT_INV_prod~3_combout\ <= NOT \Arith_Logi_Unit|prod~3_combout\;
\Arith_Logi_Unit|ALT_INV_prod~2_combout\ <= NOT \Arith_Logi_Unit|prod~2_combout\;
\Arith_Logi_Unit|ALT_INV_Mux15~0_combout\ <= NOT \Arith_Logi_Unit|Mux15~0_combout\;
\Arith_Logi_Unit|ALT_INV_prod~1_combout\ <= NOT \Arith_Logi_Unit|prod~1_combout\;
\Arith_Logi_Unit|ALT_INV_prod~0_combout\ <= NOT \Arith_Logi_Unit|prod~0_combout\;
\Arith_Logi_Unit|ALT_INV_Mux16~0_combout\ <= NOT \Arith_Logi_Unit|Mux16~0_combout\;
\Instruction_Mem|ALT_INV_ROM~28_combout\ <= NOT \Instruction_Mem|ROM~28_combout\;
\Instruction_Mem|ALT_INV_ROM~27_combout\ <= NOT \Instruction_Mem|ROM~27_combout\;
\Instruction_Mem|ALT_INV_ROM~26_combout\ <= NOT \Instruction_Mem|ROM~26_combout\;
\Arith_Logi_Unit|ALT_INV_Mux52~0_combout\ <= NOT \Arith_Logi_Unit|Mux52~0_combout\;
\Mux_ULA_In|ALT_INV_SAIDA[15]~15_combout\ <= NOT \Mux_ULA_In|SAIDA[15]~15_combout\;
\Mux_ULA_In|ALT_INV_SAIDA[14]~14_combout\ <= NOT \Mux_ULA_In|SAIDA[14]~14_combout\;
\Mux_ULA_In|ALT_INV_SAIDA[11]~13_combout\ <= NOT \Mux_ULA_In|SAIDA[11]~13_combout\;
\Mux_ULA_In|ALT_INV_SAIDA[10]~12_combout\ <= NOT \Mux_ULA_In|SAIDA[10]~12_combout\;
\Mux_ULA_In|ALT_INV_SAIDA[9]~11_combout\ <= NOT \Mux_ULA_In|SAIDA[9]~11_combout\;
\Mux_ULA_In|ALT_INV_SAIDA[8]~10_combout\ <= NOT \Mux_ULA_In|SAIDA[8]~10_combout\;
\Mux_ULA_In|ALT_INV_SAIDA[7]~9_combout\ <= NOT \Mux_ULA_In|SAIDA[7]~9_combout\;
\Mux_ULA_In|ALT_INV_SAIDA[6]~8_combout\ <= NOT \Mux_ULA_In|SAIDA[6]~8_combout\;
\Mux_ULA_In|ALT_INV_SAIDA[5]~7_combout\ <= NOT \Mux_ULA_In|SAIDA[5]~7_combout\;
\Mux_ULA_In|ALT_INV_SAIDA[4]~6_combout\ <= NOT \Mux_ULA_In|SAIDA[4]~6_combout\;
\Mux_ULA_In|ALT_INV_SAIDA[3]~5_combout\ <= NOT \Mux_ULA_In|SAIDA[3]~5_combout\;
\Mux_ULA_In|ALT_INV_SAIDA[2]~4_combout\ <= NOT \Mux_ULA_In|SAIDA[2]~4_combout\;
\Mux_ULA_In|ALT_INV_SAIDA[1]~3_combout\ <= NOT \Mux_ULA_In|SAIDA[1]~3_combout\;
\Mux_ULA_In|ALT_INV_SAIDA[0]~2_combout\ <= NOT \Mux_ULA_In|SAIDA[0]~2_combout\;
\Mux_Reg_Dst|ALT_INV_SAIDA[3]~3_combout\ <= NOT \Mux_Reg_Dst|SAIDA[3]~3_combout\;
\Mux_Reg_Dst|ALT_INV_SAIDA[2]~2_combout\ <= NOT \Mux_Reg_Dst|SAIDA[2]~2_combout\;
\Mux_Reg_Dst|ALT_INV_SAIDA[1]~1_combout\ <= NOT \Mux_Reg_Dst|SAIDA[1]~1_combout\;
\Mux_Reg_Dst|ALT_INV_SAIDA[0]~0_combout\ <= NOT \Mux_Reg_Dst|SAIDA[0]~0_combout\;
\Instruction_Mem|ALT_INV_ROM~25_combout\ <= NOT \Instruction_Mem|ROM~25_combout\;
\Control_Unit|ALT_INV_Mux6~0_combout\ <= NOT \Control_Unit|Mux6~0_combout\;
\Control_Unit|ALT_INV_Mux0~0_combout\ <= NOT \Control_Unit|Mux0~0_combout\;
\Control_Unit|ALT_INV_Mux3~0_combout\ <= NOT \Control_Unit|Mux3~0_combout\;
\Write_Back_Mux|ALT_INV_SAIDA[4]~4_combout\ <= NOT \Write_Back_Mux|SAIDA[4]~4_combout\;
\Write_Back_Mux|ALT_INV_SAIDA[0]~0_combout\ <= NOT \Write_Back_Mux|SAIDA[0]~0_combout\;
\Branch_AND_Gate|ALT_INV_S~combout\ <= NOT \Branch_AND_Gate|S~combout\;
\Control_Unit|ALT_INV_Mux1~0_combout\ <= NOT \Control_Unit|Mux1~0_combout\;
\Arith_Logi_Unit|ALT_INV_Mux51~0_combout\ <= NOT \Arith_Logi_Unit|Mux51~0_combout\;
\Control_Unit|ALT_INV_Mux9~0_combout\ <= NOT \Control_Unit|Mux9~0_combout\;
\Control_Unit|ALT_INV_Mux7~0_combout\ <= NOT \Control_Unit|Mux7~0_combout\;
\Arith_Logi_Unit|ALT_INV_Equal0~8_combout\ <= NOT \Arith_Logi_Unit|Equal0~8_combout\;
\Arith_Logi_Unit|ALT_INV_Equal0~7_combout\ <= NOT \Arith_Logi_Unit|Equal0~7_combout\;
\Register_File|ALT_INV_Mux0~0_combout\ <= NOT \Register_File|Mux0~0_combout\;
\Register_File|ALT_INV_Mux16~0_combout\ <= NOT \Register_File|Mux16~0_combout\;
\Register_File|ALT_INV_Reg[3][15]~q\ <= NOT \Register_File|Reg[3][15]~q\;
\Register_File|ALT_INV_Reg[2][15]~q\ <= NOT \Register_File|Reg[2][15]~q\;
\Register_File|ALT_INV_Reg[1][15]~q\ <= NOT \Register_File|Reg[1][15]~q\;
\Register_File|ALT_INV_Reg[0][15]~q\ <= NOT \Register_File|Reg[0][15]~q\;
\Register_File|ALT_INV_Mux1~0_combout\ <= NOT \Register_File|Mux1~0_combout\;
\Register_File|ALT_INV_Mux17~0_combout\ <= NOT \Register_File|Mux17~0_combout\;
\Register_File|ALT_INV_Reg[3][14]~q\ <= NOT \Register_File|Reg[3][14]~q\;
\Arith_Logi_Unit|ALT_INV_prod~134_combout\ <= NOT \Arith_Logi_Unit|prod~134_combout\;
\Arith_Logi_Unit|ALT_INV_prod~133_combout\ <= NOT \Arith_Logi_Unit|prod~133_combout\;
\Arith_Logi_Unit|ALT_INV_prod~132_combout\ <= NOT \Arith_Logi_Unit|prod~132_combout\;
\Arith_Logi_Unit|ALT_INV_prod~131_combout\ <= NOT \Arith_Logi_Unit|prod~131_combout\;
\Instruction_Mem|ALT_INV_ROM~31_combout\ <= NOT \Instruction_Mem|ROM~31_combout\;
\Instruction_Mem|ALT_INV_ROM~30_combout\ <= NOT \Instruction_Mem|ROM~30_combout\;
\Instruction_Mem|ALT_INV_ROM~29_combout\ <= NOT \Instruction_Mem|ROM~29_combout\;
\Arith_Logi_Unit|ALT_INV_Mux1~0_combout\ <= NOT \Arith_Logi_Unit|Mux1~0_combout\;
\Arith_Logi_Unit|ALT_INV_prod~130_combout\ <= NOT \Arith_Logi_Unit|prod~130_combout\;
\Arith_Logi_Unit|ALT_INV_prod~129_combout\ <= NOT \Arith_Logi_Unit|prod~129_combout\;
\Arith_Logi_Unit|ALT_INV_prod~128_combout\ <= NOT \Arith_Logi_Unit|prod~128_combout\;
\Arith_Logi_Unit|ALT_INV_prod~127_combout\ <= NOT \Arith_Logi_Unit|prod~127_combout\;
\Arith_Logi_Unit|ALT_INV_prod~126_combout\ <= NOT \Arith_Logi_Unit|prod~126_combout\;
\Arith_Logi_Unit|ALT_INV_prod~125_combout\ <= NOT \Arith_Logi_Unit|prod~125_combout\;
\Arith_Logi_Unit|ALT_INV_prod~124_combout\ <= NOT \Arith_Logi_Unit|prod~124_combout\;
\Arith_Logi_Unit|ALT_INV_prod~123_combout\ <= NOT \Arith_Logi_Unit|prod~123_combout\;
\Arith_Logi_Unit|ALT_INV_prod~122_combout\ <= NOT \Arith_Logi_Unit|prod~122_combout\;
\Arith_Logi_Unit|ALT_INV_prod~121_combout\ <= NOT \Arith_Logi_Unit|prod~121_combout\;
\Arith_Logi_Unit|ALT_INV_prod~120_combout\ <= NOT \Arith_Logi_Unit|prod~120_combout\;
\Arith_Logi_Unit|ALT_INV_prod~119_combout\ <= NOT \Arith_Logi_Unit|prod~119_combout\;
\Arith_Logi_Unit|ALT_INV_prod~118_combout\ <= NOT \Arith_Logi_Unit|prod~118_combout\;
\Arith_Logi_Unit|ALT_INV_prod~117_combout\ <= NOT \Arith_Logi_Unit|prod~117_combout\;
\Arith_Logi_Unit|ALT_INV_prod~116_combout\ <= NOT \Arith_Logi_Unit|prod~116_combout\;
\Arith_Logi_Unit|ALT_INV_mult~19_combout\ <= NOT \Arith_Logi_Unit|mult~19_combout\;
\Arith_Logi_Unit|ALT_INV_prod~115_combout\ <= NOT \Arith_Logi_Unit|prod~115_combout\;
\Arith_Logi_Unit|ALT_INV_mult~18_combout\ <= NOT \Arith_Logi_Unit|mult~18_combout\;
\Arith_Logi_Unit|ALT_INV_Mux2~0_combout\ <= NOT \Arith_Logi_Unit|Mux2~0_combout\;
\Arith_Logi_Unit|ALT_INV_prod~114_combout\ <= NOT \Arith_Logi_Unit|prod~114_combout\;
\Arith_Logi_Unit|ALT_INV_prod~113_combout\ <= NOT \Arith_Logi_Unit|prod~113_combout\;
\Arith_Logi_Unit|ALT_INV_prod~112_combout\ <= NOT \Arith_Logi_Unit|prod~112_combout\;
\Arith_Logi_Unit|ALT_INV_prod~111_combout\ <= NOT \Arith_Logi_Unit|prod~111_combout\;
\Arith_Logi_Unit|ALT_INV_prod~110_combout\ <= NOT \Arith_Logi_Unit|prod~110_combout\;
\Arith_Logi_Unit|ALT_INV_prod~109_combout\ <= NOT \Arith_Logi_Unit|prod~109_combout\;
\Arith_Logi_Unit|ALT_INV_prod~108_combout\ <= NOT \Arith_Logi_Unit|prod~108_combout\;
\Arith_Logi_Unit|ALT_INV_prod~107_combout\ <= NOT \Arith_Logi_Unit|prod~107_combout\;
\Arith_Logi_Unit|ALT_INV_prod~106_combout\ <= NOT \Arith_Logi_Unit|prod~106_combout\;
\Arith_Logi_Unit|ALT_INV_prod~105_combout\ <= NOT \Arith_Logi_Unit|prod~105_combout\;
\Arith_Logi_Unit|ALT_INV_prod~104_combout\ <= NOT \Arith_Logi_Unit|prod~104_combout\;
\Arith_Logi_Unit|ALT_INV_prod~103_combout\ <= NOT \Arith_Logi_Unit|prod~103_combout\;
\Arith_Logi_Unit|ALT_INV_prod~102_combout\ <= NOT \Arith_Logi_Unit|prod~102_combout\;
\Arith_Logi_Unit|ALT_INV_prod~101_combout\ <= NOT \Arith_Logi_Unit|prod~101_combout\;
\Arith_Logi_Unit|ALT_INV_mult~17_combout\ <= NOT \Arith_Logi_Unit|mult~17_combout\;
\Arith_Logi_Unit|ALT_INV_prod~100_combout\ <= NOT \Arith_Logi_Unit|prod~100_combout\;
\Arith_Logi_Unit|ALT_INV_mult~16_combout\ <= NOT \Arith_Logi_Unit|mult~16_combout\;
\Arith_Logi_Unit|ALT_INV_Mux3~0_combout\ <= NOT \Arith_Logi_Unit|Mux3~0_combout\;
\Arith_Logi_Unit|ALT_INV_prod~99_combout\ <= NOT \Arith_Logi_Unit|prod~99_combout\;
\Arith_Logi_Unit|ALT_INV_prod~98_combout\ <= NOT \Arith_Logi_Unit|prod~98_combout\;
\Arith_Logi_Unit|ALT_INV_prod~97_combout\ <= NOT \Arith_Logi_Unit|prod~97_combout\;
\Arith_Logi_Unit|ALT_INV_prod~96_combout\ <= NOT \Arith_Logi_Unit|prod~96_combout\;
\Arith_Logi_Unit|ALT_INV_prod~95_combout\ <= NOT \Arith_Logi_Unit|prod~95_combout\;
\Arith_Logi_Unit|ALT_INV_prod~94_combout\ <= NOT \Arith_Logi_Unit|prod~94_combout\;
\Arith_Logi_Unit|ALT_INV_prod~93_combout\ <= NOT \Arith_Logi_Unit|prod~93_combout\;
\Arith_Logi_Unit|ALT_INV_prod~92_combout\ <= NOT \Arith_Logi_Unit|prod~92_combout\;
\Arith_Logi_Unit|ALT_INV_prod~91_combout\ <= NOT \Arith_Logi_Unit|prod~91_combout\;
\Arith_Logi_Unit|ALT_INV_prod~90_combout\ <= NOT \Arith_Logi_Unit|prod~90_combout\;
\Arith_Logi_Unit|ALT_INV_prod~89_combout\ <= NOT \Arith_Logi_Unit|prod~89_combout\;
\Arith_Logi_Unit|ALT_INV_prod~88_combout\ <= NOT \Arith_Logi_Unit|prod~88_combout\;
\Arith_Logi_Unit|ALT_INV_prod~87_combout\ <= NOT \Arith_Logi_Unit|prod~87_combout\;
\Arith_Logi_Unit|ALT_INV_mult~15_combout\ <= NOT \Arith_Logi_Unit|mult~15_combout\;
\Arith_Logi_Unit|ALT_INV_prod~86_combout\ <= NOT \Arith_Logi_Unit|prod~86_combout\;
\Arith_Logi_Unit|ALT_INV_mult~14_combout\ <= NOT \Arith_Logi_Unit|mult~14_combout\;
\Arith_Logi_Unit|ALT_INV_Mux4~0_combout\ <= NOT \Arith_Logi_Unit|Mux4~0_combout\;
\Arith_Logi_Unit|ALT_INV_prod~85_combout\ <= NOT \Arith_Logi_Unit|prod~85_combout\;
\Arith_Logi_Unit|ALT_INV_prod~84_combout\ <= NOT \Arith_Logi_Unit|prod~84_combout\;
\Arith_Logi_Unit|ALT_INV_prod~83_combout\ <= NOT \Arith_Logi_Unit|prod~83_combout\;
\Arith_Logi_Unit|ALT_INV_prod~82_combout\ <= NOT \Arith_Logi_Unit|prod~82_combout\;
\Arith_Logi_Unit|ALT_INV_prod~81_combout\ <= NOT \Arith_Logi_Unit|prod~81_combout\;
\Arith_Logi_Unit|ALT_INV_prod~80_combout\ <= NOT \Arith_Logi_Unit|prod~80_combout\;
\Arith_Logi_Unit|ALT_INV_prod~79_combout\ <= NOT \Arith_Logi_Unit|prod~79_combout\;
\Arith_Logi_Unit|ALT_INV_prod~78_combout\ <= NOT \Arith_Logi_Unit|prod~78_combout\;
\Arith_Logi_Unit|ALT_INV_prod~77_combout\ <= NOT \Arith_Logi_Unit|prod~77_combout\;
\Arith_Logi_Unit|ALT_INV_prod~76_combout\ <= NOT \Arith_Logi_Unit|prod~76_combout\;
\Arith_Logi_Unit|ALT_INV_prod~75_combout\ <= NOT \Arith_Logi_Unit|prod~75_combout\;
\Arith_Logi_Unit|ALT_INV_prod~74_combout\ <= NOT \Arith_Logi_Unit|prod~74_combout\;
\Arith_Logi_Unit|ALT_INV_mult~13_combout\ <= NOT \Arith_Logi_Unit|mult~13_combout\;
\Arith_Logi_Unit|ALT_INV_prod~73_combout\ <= NOT \Arith_Logi_Unit|prod~73_combout\;
\Arith_Logi_Unit|ALT_INV_mult~12_combout\ <= NOT \Arith_Logi_Unit|mult~12_combout\;
\Arith_Logi_Unit|ALT_INV_Mux5~0_combout\ <= NOT \Arith_Logi_Unit|Mux5~0_combout\;
\Arith_Logi_Unit|ALT_INV_prod~72_combout\ <= NOT \Arith_Logi_Unit|prod~72_combout\;
\Arith_Logi_Unit|ALT_INV_prod~71_combout\ <= NOT \Arith_Logi_Unit|prod~71_combout\;
\Arith_Logi_Unit|ALT_INV_prod~70_combout\ <= NOT \Arith_Logi_Unit|prod~70_combout\;
\Arith_Logi_Unit|ALT_INV_prod~69_combout\ <= NOT \Arith_Logi_Unit|prod~69_combout\;
\Arith_Logi_Unit|ALT_INV_prod~68_combout\ <= NOT \Arith_Logi_Unit|prod~68_combout\;
\Arith_Logi_Unit|ALT_INV_prod~67_combout\ <= NOT \Arith_Logi_Unit|prod~67_combout\;
\Arith_Logi_Unit|ALT_INV_prod~66_combout\ <= NOT \Arith_Logi_Unit|prod~66_combout\;
\Arith_Logi_Unit|ALT_INV_prod~65_combout\ <= NOT \Arith_Logi_Unit|prod~65_combout\;
\Arith_Logi_Unit|ALT_INV_prod~64_combout\ <= NOT \Arith_Logi_Unit|prod~64_combout\;
\Arith_Logi_Unit|ALT_INV_prod~63_combout\ <= NOT \Arith_Logi_Unit|prod~63_combout\;
\Arith_Logi_Unit|ALT_INV_prod~62_combout\ <= NOT \Arith_Logi_Unit|prod~62_combout\;
\Arith_Logi_Unit|ALT_INV_mult~11_combout\ <= NOT \Arith_Logi_Unit|mult~11_combout\;
\Arith_Logi_Unit|ALT_INV_prod~61_combout\ <= NOT \Arith_Logi_Unit|prod~61_combout\;
\Arith_Logi_Unit|ALT_INV_mult~10_combout\ <= NOT \Arith_Logi_Unit|mult~10_combout\;
\Arith_Logi_Unit|ALT_INV_Mux6~0_combout\ <= NOT \Arith_Logi_Unit|Mux6~0_combout\;
\Arith_Logi_Unit|ALT_INV_prod~60_combout\ <= NOT \Arith_Logi_Unit|prod~60_combout\;
\Arith_Logi_Unit|ALT_INV_prod~59_combout\ <= NOT \Arith_Logi_Unit|prod~59_combout\;
\Arith_Logi_Unit|ALT_INV_prod~58_combout\ <= NOT \Arith_Logi_Unit|prod~58_combout\;
\Arith_Logi_Unit|ALT_INV_prod~57_combout\ <= NOT \Arith_Logi_Unit|prod~57_combout\;
\Arith_Logi_Unit|ALT_INV_prod~56_combout\ <= NOT \Arith_Logi_Unit|prod~56_combout\;
\Arith_Logi_Unit|ALT_INV_prod~55_combout\ <= NOT \Arith_Logi_Unit|prod~55_combout\;
\Arith_Logi_Unit|ALT_INV_prod~54_combout\ <= NOT \Arith_Logi_Unit|prod~54_combout\;
\Arith_Logi_Unit|ALT_INV_prod~53_combout\ <= NOT \Arith_Logi_Unit|prod~53_combout\;
\Arith_Logi_Unit|ALT_INV_prod~52_combout\ <= NOT \Arith_Logi_Unit|prod~52_combout\;
\Arith_Logi_Unit|ALT_INV_prod~51_combout\ <= NOT \Arith_Logi_Unit|prod~51_combout\;
\Arith_Logi_Unit|ALT_INV_mult~9_combout\ <= NOT \Arith_Logi_Unit|mult~9_combout\;
\Arith_Logi_Unit|ALT_INV_prod~50_combout\ <= NOT \Arith_Logi_Unit|prod~50_combout\;
\Arith_Logi_Unit|ALT_INV_mult~8_combout\ <= NOT \Arith_Logi_Unit|mult~8_combout\;
\Arith_Logi_Unit|ALT_INV_Mux7~0_combout\ <= NOT \Arith_Logi_Unit|Mux7~0_combout\;
\Arith_Logi_Unit|ALT_INV_prod~49_combout\ <= NOT \Arith_Logi_Unit|prod~49_combout\;
\Arith_Logi_Unit|ALT_INV_prod~48_combout\ <= NOT \Arith_Logi_Unit|prod~48_combout\;
\Arith_Logi_Unit|ALT_INV_prod~47_combout\ <= NOT \Arith_Logi_Unit|prod~47_combout\;
\Arith_Logi_Unit|ALT_INV_prod~46_combout\ <= NOT \Arith_Logi_Unit|prod~46_combout\;
\Arith_Logi_Unit|ALT_INV_prod~45_combout\ <= NOT \Arith_Logi_Unit|prod~45_combout\;
\Arith_Logi_Unit|ALT_INV_prod~44_combout\ <= NOT \Arith_Logi_Unit|prod~44_combout\;
\Arith_Logi_Unit|ALT_INV_prod~43_combout\ <= NOT \Arith_Logi_Unit|prod~43_combout\;
\Arith_Logi_Unit|ALT_INV_prod~42_combout\ <= NOT \Arith_Logi_Unit|prod~42_combout\;
\Arith_Logi_Unit|ALT_INV_prod~41_combout\ <= NOT \Arith_Logi_Unit|prod~41_combout\;
\Arith_Logi_Unit|ALT_INV_mult~7_combout\ <= NOT \Arith_Logi_Unit|mult~7_combout\;
\Arith_Logi_Unit|ALT_INV_mult~6_combout\ <= NOT \Arith_Logi_Unit|mult~6_combout\;
\Arith_Logi_Unit|ALT_INV_prod~40_combout\ <= NOT \Arith_Logi_Unit|prod~40_combout\;
\Arith_Logi_Unit|ALT_INV_mult~5_combout\ <= NOT \Arith_Logi_Unit|mult~5_combout\;
\Arith_Logi_Unit|ALT_INV_Mux8~0_combout\ <= NOT \Arith_Logi_Unit|Mux8~0_combout\;
\Arith_Logi_Unit|ALT_INV_prod~39_combout\ <= NOT \Arith_Logi_Unit|prod~39_combout\;
\Arith_Logi_Unit|ALT_INV_prod~38_combout\ <= NOT \Arith_Logi_Unit|prod~38_combout\;
\Arith_Logi_Unit|ALT_INV_prod~37_combout\ <= NOT \Arith_Logi_Unit|prod~37_combout\;
\Arith_Logi_Unit|ALT_INV_prod~36_combout\ <= NOT \Arith_Logi_Unit|prod~36_combout\;
\Arith_Logi_Unit|ALT_INV_prod~35_combout\ <= NOT \Arith_Logi_Unit|prod~35_combout\;
\Arith_Logi_Unit|ALT_INV_prod~34_combout\ <= NOT \Arith_Logi_Unit|prod~34_combout\;
\Arith_Logi_Unit|ALT_INV_Mux24~0_combout\ <= NOT \Arith_Logi_Unit|Mux24~0_combout\;
\Arith_Logi_Unit|ALT_INV_prod~245_combout\ <= NOT \Arith_Logi_Unit|prod~245_combout\;
\Arith_Logi_Unit|ALT_INV_prod~244_combout\ <= NOT \Arith_Logi_Unit|prod~244_combout\;
\Arith_Logi_Unit|ALT_INV_prod~243_combout\ <= NOT \Arith_Logi_Unit|prod~243_combout\;
\Arith_Logi_Unit|ALT_INV_prod~242_combout\ <= NOT \Arith_Logi_Unit|prod~242_combout\;
\Arith_Logi_Unit|ALT_INV_Mux25~0_combout\ <= NOT \Arith_Logi_Unit|Mux25~0_combout\;
\Arith_Logi_Unit|ALT_INV_prod~241_combout\ <= NOT \Arith_Logi_Unit|prod~241_combout\;
\Arith_Logi_Unit|ALT_INV_prod~240_combout\ <= NOT \Arith_Logi_Unit|prod~240_combout\;
\Arith_Logi_Unit|ALT_INV_prod~239_combout\ <= NOT \Arith_Logi_Unit|prod~239_combout\;
\Arith_Logi_Unit|ALT_INV_prod~238_combout\ <= NOT \Arith_Logi_Unit|prod~238_combout\;
\Arith_Logi_Unit|ALT_INV_prod~237_combout\ <= NOT \Arith_Logi_Unit|prod~237_combout\;
\Arith_Logi_Unit|ALT_INV_Mux26~0_combout\ <= NOT \Arith_Logi_Unit|Mux26~0_combout\;
\Arith_Logi_Unit|ALT_INV_prod~236_combout\ <= NOT \Arith_Logi_Unit|prod~236_combout\;
\Arith_Logi_Unit|ALT_INV_prod~235_combout\ <= NOT \Arith_Logi_Unit|prod~235_combout\;
\Arith_Logi_Unit|ALT_INV_prod~234_combout\ <= NOT \Arith_Logi_Unit|prod~234_combout\;
\Arith_Logi_Unit|ALT_INV_prod~233_combout\ <= NOT \Arith_Logi_Unit|prod~233_combout\;
\Arith_Logi_Unit|ALT_INV_prod~232_combout\ <= NOT \Arith_Logi_Unit|prod~232_combout\;
\Arith_Logi_Unit|ALT_INV_prod~231_combout\ <= NOT \Arith_Logi_Unit|prod~231_combout\;
\Arith_Logi_Unit|ALT_INV_Mux27~0_combout\ <= NOT \Arith_Logi_Unit|Mux27~0_combout\;
\Arith_Logi_Unit|ALT_INV_prod~230_combout\ <= NOT \Arith_Logi_Unit|prod~230_combout\;
\Arith_Logi_Unit|ALT_INV_prod~229_combout\ <= NOT \Arith_Logi_Unit|prod~229_combout\;
\Arith_Logi_Unit|ALT_INV_prod~228_combout\ <= NOT \Arith_Logi_Unit|prod~228_combout\;
\Arith_Logi_Unit|ALT_INV_prod~227_combout\ <= NOT \Arith_Logi_Unit|prod~227_combout\;
\Arith_Logi_Unit|ALT_INV_prod~226_combout\ <= NOT \Arith_Logi_Unit|prod~226_combout\;
\Arith_Logi_Unit|ALT_INV_prod~225_combout\ <= NOT \Arith_Logi_Unit|prod~225_combout\;
\Arith_Logi_Unit|ALT_INV_prod~224_combout\ <= NOT \Arith_Logi_Unit|prod~224_combout\;
\Arith_Logi_Unit|ALT_INV_Mux28~0_combout\ <= NOT \Arith_Logi_Unit|Mux28~0_combout\;
\Arith_Logi_Unit|ALT_INV_prod~223_combout\ <= NOT \Arith_Logi_Unit|prod~223_combout\;
\Arith_Logi_Unit|ALT_INV_prod~222_combout\ <= NOT \Arith_Logi_Unit|prod~222_combout\;
\Arith_Logi_Unit|ALT_INV_prod~221_combout\ <= NOT \Arith_Logi_Unit|prod~221_combout\;
\Arith_Logi_Unit|ALT_INV_prod~220_combout\ <= NOT \Arith_Logi_Unit|prod~220_combout\;
\Arith_Logi_Unit|ALT_INV_prod~219_combout\ <= NOT \Arith_Logi_Unit|prod~219_combout\;
\Arith_Logi_Unit|ALT_INV_prod~218_combout\ <= NOT \Arith_Logi_Unit|prod~218_combout\;
\Arith_Logi_Unit|ALT_INV_prod~217_combout\ <= NOT \Arith_Logi_Unit|prod~217_combout\;
\Arith_Logi_Unit|ALT_INV_prod~216_combout\ <= NOT \Arith_Logi_Unit|prod~216_combout\;
\Arith_Logi_Unit|ALT_INV_Mux29~0_combout\ <= NOT \Arith_Logi_Unit|Mux29~0_combout\;
\Arith_Logi_Unit|ALT_INV_prod~215_combout\ <= NOT \Arith_Logi_Unit|prod~215_combout\;
\Arith_Logi_Unit|ALT_INV_prod~214_combout\ <= NOT \Arith_Logi_Unit|prod~214_combout\;
\Arith_Logi_Unit|ALT_INV_prod~213_combout\ <= NOT \Arith_Logi_Unit|prod~213_combout\;
\Arith_Logi_Unit|ALT_INV_prod~212_combout\ <= NOT \Arith_Logi_Unit|prod~212_combout\;
\Arith_Logi_Unit|ALT_INV_prod~211_combout\ <= NOT \Arith_Logi_Unit|prod~211_combout\;
\Arith_Logi_Unit|ALT_INV_prod~210_combout\ <= NOT \Arith_Logi_Unit|prod~210_combout\;
\Arith_Logi_Unit|ALT_INV_prod~209_combout\ <= NOT \Arith_Logi_Unit|prod~209_combout\;
\Arith_Logi_Unit|ALT_INV_prod~208_combout\ <= NOT \Arith_Logi_Unit|prod~208_combout\;
\Arith_Logi_Unit|ALT_INV_prod~207_combout\ <= NOT \Arith_Logi_Unit|prod~207_combout\;
\Arith_Logi_Unit|ALT_INV_Mux30~0_combout\ <= NOT \Arith_Logi_Unit|Mux30~0_combout\;
\Arith_Logi_Unit|ALT_INV_prod~206_combout\ <= NOT \Arith_Logi_Unit|prod~206_combout\;
\Arith_Logi_Unit|ALT_INV_prod~205_combout\ <= NOT \Arith_Logi_Unit|prod~205_combout\;
\Arith_Logi_Unit|ALT_INV_prod~204_combout\ <= NOT \Arith_Logi_Unit|prod~204_combout\;
\Arith_Logi_Unit|ALT_INV_prod~203_combout\ <= NOT \Arith_Logi_Unit|prod~203_combout\;
\Arith_Logi_Unit|ALT_INV_prod~202_combout\ <= NOT \Arith_Logi_Unit|prod~202_combout\;
\Arith_Logi_Unit|ALT_INV_prod~201_combout\ <= NOT \Arith_Logi_Unit|prod~201_combout\;
\Arith_Logi_Unit|ALT_INV_prod~200_combout\ <= NOT \Arith_Logi_Unit|prod~200_combout\;
\Arith_Logi_Unit|ALT_INV_prod~199_combout\ <= NOT \Arith_Logi_Unit|prod~199_combout\;
\Arith_Logi_Unit|ALT_INV_prod~198_combout\ <= NOT \Arith_Logi_Unit|prod~198_combout\;
\Arith_Logi_Unit|ALT_INV_prod~197_combout\ <= NOT \Arith_Logi_Unit|prod~197_combout\;
\Arith_Logi_Unit|ALT_INV_Mux31~0_combout\ <= NOT \Arith_Logi_Unit|Mux31~0_combout\;
\Arith_Logi_Unit|ALT_INV_prod~196_combout\ <= NOT \Arith_Logi_Unit|prod~196_combout\;
\Arith_Logi_Unit|ALT_INV_prod~195_combout\ <= NOT \Arith_Logi_Unit|prod~195_combout\;
\Arith_Logi_Unit|ALT_INV_prod~194_combout\ <= NOT \Arith_Logi_Unit|prod~194_combout\;
\Arith_Logi_Unit|ALT_INV_prod~193_combout\ <= NOT \Arith_Logi_Unit|prod~193_combout\;
\Arith_Logi_Unit|ALT_INV_prod~192_combout\ <= NOT \Arith_Logi_Unit|prod~192_combout\;
\Arith_Logi_Unit|ALT_INV_prod~191_combout\ <= NOT \Arith_Logi_Unit|prod~191_combout\;
\Arith_Logi_Unit|ALT_INV_prod~190_combout\ <= NOT \Arith_Logi_Unit|prod~190_combout\;
\Arith_Logi_Unit|ALT_INV_prod~189_combout\ <= NOT \Arith_Logi_Unit|prod~189_combout\;
\Arith_Logi_Unit|ALT_INV_prod~188_combout\ <= NOT \Arith_Logi_Unit|prod~188_combout\;
\Arith_Logi_Unit|ALT_INV_prod~187_combout\ <= NOT \Arith_Logi_Unit|prod~187_combout\;
\Arith_Logi_Unit|ALT_INV_prod~186_combout\ <= NOT \Arith_Logi_Unit|prod~186_combout\;
\Arith_Logi_Unit|ALT_INV_mult~25_combout\ <= NOT \Arith_Logi_Unit|mult~25_combout\;
\Arith_Logi_Unit|ALT_INV_mult~24_combout\ <= NOT \Arith_Logi_Unit|mult~24_combout\;
\Arith_Logi_Unit|ALT_INV_Mux32~0_combout\ <= NOT \Arith_Logi_Unit|Mux32~0_combout\;
\Arith_Logi_Unit|ALT_INV_prod~185_combout\ <= NOT \Arith_Logi_Unit|prod~185_combout\;
\Arith_Logi_Unit|ALT_INV_prod~184_combout\ <= NOT \Arith_Logi_Unit|prod~184_combout\;
\Arith_Logi_Unit|ALT_INV_prod~183_combout\ <= NOT \Arith_Logi_Unit|prod~183_combout\;
\Arith_Logi_Unit|ALT_INV_prod~182_combout\ <= NOT \Arith_Logi_Unit|prod~182_combout\;
\Arith_Logi_Unit|ALT_INV_prod~181_combout\ <= NOT \Arith_Logi_Unit|prod~181_combout\;
\Arith_Logi_Unit|ALT_INV_prod~180_combout\ <= NOT \Arith_Logi_Unit|prod~180_combout\;
\Arith_Logi_Unit|ALT_INV_prod~179_combout\ <= NOT \Arith_Logi_Unit|prod~179_combout\;
\Arith_Logi_Unit|ALT_INV_prod~178_combout\ <= NOT \Arith_Logi_Unit|prod~178_combout\;
\Arith_Logi_Unit|ALT_INV_prod~177_combout\ <= NOT \Arith_Logi_Unit|prod~177_combout\;
\Arith_Logi_Unit|ALT_INV_prod~176_combout\ <= NOT \Arith_Logi_Unit|prod~176_combout\;
\Arith_Logi_Unit|ALT_INV_prod~175_combout\ <= NOT \Arith_Logi_Unit|prod~175_combout\;
\Arith_Logi_Unit|ALT_INV_prod~174_combout\ <= NOT \Arith_Logi_Unit|prod~174_combout\;
\Arith_Logi_Unit|ALT_INV_prod~173_combout\ <= NOT \Arith_Logi_Unit|prod~173_combout\;
\Arith_Logi_Unit|ALT_INV_prod~172_combout\ <= NOT \Arith_Logi_Unit|prod~172_combout\;
\Arith_Logi_Unit|ALT_INV_mult~23_combout\ <= NOT \Arith_Logi_Unit|mult~23_combout\;
\Arith_Logi_Unit|ALT_INV_Mux33~0_combout\ <= NOT \Arith_Logi_Unit|Mux33~0_combout\;
\Arith_Logi_Unit|ALT_INV_prod~171_combout\ <= NOT \Arith_Logi_Unit|prod~171_combout\;
\Arith_Logi_Unit|ALT_INV_prod~170_combout\ <= NOT \Arith_Logi_Unit|prod~170_combout\;
\Arith_Logi_Unit|ALT_INV_prod~169_combout\ <= NOT \Arith_Logi_Unit|prod~169_combout\;
\Arith_Logi_Unit|ALT_INV_prod~168_combout\ <= NOT \Arith_Logi_Unit|prod~168_combout\;
\Arith_Logi_Unit|ALT_INV_prod~167_combout\ <= NOT \Arith_Logi_Unit|prod~167_combout\;
\Arith_Logi_Unit|ALT_INV_prod~166_combout\ <= NOT \Arith_Logi_Unit|prod~166_combout\;
\Arith_Logi_Unit|ALT_INV_prod~165_combout\ <= NOT \Arith_Logi_Unit|prod~165_combout\;
\Arith_Logi_Unit|ALT_INV_prod~164_combout\ <= NOT \Arith_Logi_Unit|prod~164_combout\;
\Arith_Logi_Unit|ALT_INV_prod~163_combout\ <= NOT \Arith_Logi_Unit|prod~163_combout\;
\Arith_Logi_Unit|ALT_INV_prod~162_combout\ <= NOT \Arith_Logi_Unit|prod~162_combout\;
\Arith_Logi_Unit|ALT_INV_prod~161_combout\ <= NOT \Arith_Logi_Unit|prod~161_combout\;
\Arith_Logi_Unit|ALT_INV_prod~160_combout\ <= NOT \Arith_Logi_Unit|prod~160_combout\;
\Arith_Logi_Unit|ALT_INV_prod~159_combout\ <= NOT \Arith_Logi_Unit|prod~159_combout\;
\Arith_Logi_Unit|ALT_INV_prod~158_combout\ <= NOT \Arith_Logi_Unit|prod~158_combout\;
\Arith_Logi_Unit|ALT_INV_prod~157_combout\ <= NOT \Arith_Logi_Unit|prod~157_combout\;
\Arith_Logi_Unit|ALT_INV_mult~22_combout\ <= NOT \Arith_Logi_Unit|mult~22_combout\;
\Arith_Logi_Unit|ALT_INV_prod~156_combout\ <= NOT \Arith_Logi_Unit|prod~156_combout\;
\Arith_Logi_Unit|ALT_INV_prod~155_combout\ <= NOT \Arith_Logi_Unit|prod~155_combout\;
\Arith_Logi_Unit|ALT_INV_mult~21_combout\ <= NOT \Arith_Logi_Unit|mult~21_combout\;
\Arith_Logi_Unit|ALT_INV_prod~154_combout\ <= NOT \Arith_Logi_Unit|prod~154_combout\;
\Arith_Logi_Unit|ALT_INV_prod~153_combout\ <= NOT \Arith_Logi_Unit|prod~153_combout\;
\Arith_Logi_Unit|ALT_INV_mult~20_combout\ <= NOT \Arith_Logi_Unit|mult~20_combout\;
\Arith_Logi_Unit|ALT_INV_prod~152_combout\ <= NOT \Arith_Logi_Unit|prod~152_combout\;
\Arith_Logi_Unit|ALT_INV_prod~151_combout\ <= NOT \Arith_Logi_Unit|prod~151_combout\;
\Arith_Logi_Unit|ALT_INV_prod~150_combout\ <= NOT \Arith_Logi_Unit|prod~150_combout\;
\Arith_Logi_Unit|ALT_INV_prod~149_combout\ <= NOT \Arith_Logi_Unit|prod~149_combout\;
\Arith_Logi_Unit|ALT_INV_prod~148_combout\ <= NOT \Arith_Logi_Unit|prod~148_combout\;
\Arith_Logi_Unit|ALT_INV_prod~147_combout\ <= NOT \Arith_Logi_Unit|prod~147_combout\;
\Arith_Logi_Unit|ALT_INV_prod~146_combout\ <= NOT \Arith_Logi_Unit|prod~146_combout\;
\Arith_Logi_Unit|ALT_INV_prod~145_combout\ <= NOT \Arith_Logi_Unit|prod~145_combout\;
\Arith_Logi_Unit|ALT_INV_prod~144_combout\ <= NOT \Arith_Logi_Unit|prod~144_combout\;
\Arith_Logi_Unit|ALT_INV_prod~143_combout\ <= NOT \Arith_Logi_Unit|prod~143_combout\;
\Arith_Logi_Unit|ALT_INV_prod~142_combout\ <= NOT \Arith_Logi_Unit|prod~142_combout\;
\Arith_Logi_Unit|ALT_INV_prod~141_combout\ <= NOT \Arith_Logi_Unit|prod~141_combout\;
\Arith_Logi_Unit|ALT_INV_prod~140_combout\ <= NOT \Arith_Logi_Unit|prod~140_combout\;
\Arith_Logi_Unit|ALT_INV_prod~139_combout\ <= NOT \Arith_Logi_Unit|prod~139_combout\;
\Arith_Logi_Unit|ALT_INV_prod~138_combout\ <= NOT \Arith_Logi_Unit|prod~138_combout\;
\Arith_Logi_Unit|ALT_INV_prod~137_combout\ <= NOT \Arith_Logi_Unit|prod~137_combout\;
\Arith_Logi_Unit|ALT_INV_prod~136_combout\ <= NOT \Arith_Logi_Unit|prod~136_combout\;
\Arith_Logi_Unit|ALT_INV_prod~135_combout\ <= NOT \Arith_Logi_Unit|prod~135_combout\;
\Arith_Logi_Unit|ALT_INV_high_out\(14) <= NOT \Arith_Logi_Unit|high_out\(14);
\Arith_Logi_Unit|ALT_INV_high_out\(13) <= NOT \Arith_Logi_Unit|high_out\(13);
\Arith_Logi_Unit|ALT_INV_high_out\(12) <= NOT \Arith_Logi_Unit|high_out\(12);
\Arith_Logi_Unit|ALT_INV_high_out\(11) <= NOT \Arith_Logi_Unit|high_out\(11);
\Arith_Logi_Unit|ALT_INV_high_out\(10) <= NOT \Arith_Logi_Unit|high_out\(10);
\Arith_Logi_Unit|ALT_INV_high_out\(9) <= NOT \Arith_Logi_Unit|high_out\(9);
\Arith_Logi_Unit|ALT_INV_high_out\(8) <= NOT \Arith_Logi_Unit|high_out\(8);
\Arith_Logi_Unit|ALT_INV_high_out\(7) <= NOT \Arith_Logi_Unit|high_out\(7);
\Arith_Logi_Unit|ALT_INV_high_out\(6) <= NOT \Arith_Logi_Unit|high_out\(6);
\Arith_Logi_Unit|ALT_INV_high_out\(5) <= NOT \Arith_Logi_Unit|high_out\(5);
\Arith_Logi_Unit|ALT_INV_high_out\(4) <= NOT \Arith_Logi_Unit|high_out\(4);
\Arith_Logi_Unit|ALT_INV_high_out\(3) <= NOT \Arith_Logi_Unit|high_out\(3);
\Arith_Logi_Unit|ALT_INV_high_out\(2) <= NOT \Arith_Logi_Unit|high_out\(2);
\Arith_Logi_Unit|ALT_INV_high_out\(1) <= NOT \Arith_Logi_Unit|high_out\(1);
\Arith_Logi_Unit|ALT_INV_high_out\(0) <= NOT \Arith_Logi_Unit|high_out\(0);
\Arith_Logi_Unit|ALT_INV_prod_h\(14) <= NOT \Arith_Logi_Unit|prod_h\(14);
\Arith_Logi_Unit|ALT_INV_prod_h\(13) <= NOT \Arith_Logi_Unit|prod_h\(13);
\Arith_Logi_Unit|ALT_INV_prod_h\(12) <= NOT \Arith_Logi_Unit|prod_h\(12);
\Arith_Logi_Unit|ALT_INV_prod_h\(11) <= NOT \Arith_Logi_Unit|prod_h\(11);
\Arith_Logi_Unit|ALT_INV_prod_h\(10) <= NOT \Arith_Logi_Unit|prod_h\(10);
\Arith_Logi_Unit|ALT_INV_prod_h\(9) <= NOT \Arith_Logi_Unit|prod_h\(9);
\Arith_Logi_Unit|ALT_INV_prod_h\(8) <= NOT \Arith_Logi_Unit|prod_h\(8);
\Arith_Logi_Unit|ALT_INV_prod_h\(7) <= NOT \Arith_Logi_Unit|prod_h\(7);
\Arith_Logi_Unit|ALT_INV_prod_h\(6) <= NOT \Arith_Logi_Unit|prod_h\(6);
\Arith_Logi_Unit|ALT_INV_prod_h\(5) <= NOT \Arith_Logi_Unit|prod_h\(5);
\Arith_Logi_Unit|ALT_INV_prod_h\(4) <= NOT \Arith_Logi_Unit|prod_h\(4);
\Arith_Logi_Unit|ALT_INV_prod_h\(3) <= NOT \Arith_Logi_Unit|prod_h\(3);
\Arith_Logi_Unit|ALT_INV_prod_h\(2) <= NOT \Arith_Logi_Unit|prod_h\(2);
\Arith_Logi_Unit|ALT_INV_prod_h\(1) <= NOT \Arith_Logi_Unit|prod_h\(1);
\Arith_Logi_Unit|ALT_INV_prod_h\(0) <= NOT \Arith_Logi_Unit|prod_h\(0);
\Arith_Logi_Unit|ALT_INV_resultado\(15) <= NOT \Arith_Logi_Unit|resultado\(15);
\Arith_Logi_Unit|ALT_INV_resultado\(14) <= NOT \Arith_Logi_Unit|resultado\(14);
\Arith_Logi_Unit|ALT_INV_resultado\(13) <= NOT \Arith_Logi_Unit|resultado\(13);
\Arith_Logi_Unit|ALT_INV_resultado\(12) <= NOT \Arith_Logi_Unit|resultado\(12);
\Arith_Logi_Unit|ALT_INV_resultado\(11) <= NOT \Arith_Logi_Unit|resultado\(11);
\Arith_Logi_Unit|ALT_INV_resultado\(10) <= NOT \Arith_Logi_Unit|resultado\(10);
\Arith_Logi_Unit|ALT_INV_resultado\(9) <= NOT \Arith_Logi_Unit|resultado\(9);
\Arith_Logi_Unit|ALT_INV_resultado\(8) <= NOT \Arith_Logi_Unit|resultado\(8);
\Arith_Logi_Unit|ALT_INV_resultado\(7) <= NOT \Arith_Logi_Unit|resultado\(7);
\Arith_Logi_Unit|ALT_INV_resultado\(6) <= NOT \Arith_Logi_Unit|resultado\(6);
\Arith_Logi_Unit|ALT_INV_resultado\(5) <= NOT \Arith_Logi_Unit|resultado\(5);
\Arith_Logi_Unit|ALT_INV_resultado\(4) <= NOT \Arith_Logi_Unit|resultado\(4);
\Arith_Logi_Unit|ALT_INV_resultado\(3) <= NOT \Arith_Logi_Unit|resultado\(3);
\Arith_Logi_Unit|ALT_INV_resultado\(2) <= NOT \Arith_Logi_Unit|resultado\(2);
\Arith_Logi_Unit|ALT_INV_resultado\(1) <= NOT \Arith_Logi_Unit|resultado\(1);
\Arith_Logi_Unit|ALT_INV_resultado\(0) <= NOT \Arith_Logi_Unit|resultado\(0);
\Arith_Logi_Unit|ALT_INV_prod~271_combout\ <= NOT \Arith_Logi_Unit|prod~271_combout\;
\Arith_Logi_Unit|ALT_INV_prod~270_combout\ <= NOT \Arith_Logi_Unit|prod~270_combout\;
\Arith_Logi_Unit|ALT_INV_prod~269_combout\ <= NOT \Arith_Logi_Unit|prod~269_combout\;
\Arith_Logi_Unit|ALT_INV_prod~268_combout\ <= NOT \Arith_Logi_Unit|prod~268_combout\;
\Arith_Logi_Unit|ALT_INV_prod~267_combout\ <= NOT \Arith_Logi_Unit|prod~267_combout\;
\Arith_Logi_Unit|ALT_INV_prod~266_combout\ <= NOT \Arith_Logi_Unit|prod~266_combout\;
\Arith_Logi_Unit|ALT_INV_prod~265_combout\ <= NOT \Arith_Logi_Unit|prod~265_combout\;
\Arith_Logi_Unit|ALT_INV_prod~264_combout\ <= NOT \Arith_Logi_Unit|prod~264_combout\;
\Arith_Logi_Unit|ALT_INV_prod~263_combout\ <= NOT \Arith_Logi_Unit|prod~263_combout\;
\Arith_Logi_Unit|ALT_INV_prod~262_combout\ <= NOT \Arith_Logi_Unit|prod~262_combout\;
\Arith_Logi_Unit|ALT_INV_prod~261_combout\ <= NOT \Arith_Logi_Unit|prod~261_combout\;
\Arith_Logi_Unit|ALT_INV_prod~260_combout\ <= NOT \Arith_Logi_Unit|prod~260_combout\;
\Arith_Logi_Unit|ALT_INV_prod~259_combout\ <= NOT \Arith_Logi_Unit|prod~259_combout\;
\Arith_Logi_Unit|ALT_INV_prod~258_combout\ <= NOT \Arith_Logi_Unit|prod~258_combout\;
\Arith_Logi_Unit|ALT_INV_prod~257_combout\ <= NOT \Arith_Logi_Unit|prod~257_combout\;
\Arith_Logi_Unit|ALT_INV_prod~256_combout\ <= NOT \Arith_Logi_Unit|prod~256_combout\;
\Arith_Logi_Unit|ALT_INV_mult~26_combout\ <= NOT \Arith_Logi_Unit|mult~26_combout\;
\Arith_Logi_Unit|ALT_INV_prod~255_combout\ <= NOT \Arith_Logi_Unit|prod~255_combout\;
\Arith_Logi_Unit|ALT_INV_prod~254_combout\ <= NOT \Arith_Logi_Unit|prod~254_combout\;
\Arith_Logi_Unit|ALT_INV_prod~253_combout\ <= NOT \Arith_Logi_Unit|prod~253_combout\;
\Arith_Logi_Unit|ALT_INV_Mux19~0_combout\ <= NOT \Arith_Logi_Unit|Mux19~0_combout\;
\Arith_Logi_Unit|ALT_INV_Mux20~1_combout\ <= NOT \Arith_Logi_Unit|Mux20~1_combout\;
\Arith_Logi_Unit|ALT_INV_Mux20~0_combout\ <= NOT \Arith_Logi_Unit|Mux20~0_combout\;
\Arith_Logi_Unit|ALT_INV_Mux21~1_combout\ <= NOT \Arith_Logi_Unit|Mux21~1_combout\;
\Arith_Logi_Unit|ALT_INV_Mux21~0_combout\ <= NOT \Arith_Logi_Unit|Mux21~0_combout\;
\Arith_Logi_Unit|ALT_INV_prod~252_combout\ <= NOT \Arith_Logi_Unit|prod~252_combout\;
\Arith_Logi_Unit|ALT_INV_Mux22~1_combout\ <= NOT \Arith_Logi_Unit|Mux22~1_combout\;
\Arith_Logi_Unit|ALT_INV_Mux22~0_combout\ <= NOT \Arith_Logi_Unit|Mux22~0_combout\;
\Arith_Logi_Unit|ALT_INV_prod~251_combout\ <= NOT \Arith_Logi_Unit|prod~251_combout\;
\Arith_Logi_Unit|ALT_INV_prod~250_combout\ <= NOT \Arith_Logi_Unit|prod~250_combout\;
\Arith_Logi_Unit|ALT_INV_prod~249_combout\ <= NOT \Arith_Logi_Unit|prod~249_combout\;
\Arith_Logi_Unit|ALT_INV_Mux23~0_combout\ <= NOT \Arith_Logi_Unit|Mux23~0_combout\;
\Arith_Logi_Unit|ALT_INV_prod~248_combout\ <= NOT \Arith_Logi_Unit|prod~248_combout\;
\Arith_Logi_Unit|ALT_INV_prod~247_combout\ <= NOT \Arith_Logi_Unit|prod~247_combout\;
\Arith_Logi_Unit|ALT_INV_prod~246_combout\ <= NOT \Arith_Logi_Unit|prod~246_combout\;

\out_PC_IN[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[0]~0_combout\,
	devoe => ww_devoe,
	o => \out_PC_IN[0]~output_o\);

\out_PC_IN[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[1]~1_combout\,
	devoe => ww_devoe,
	o => \out_PC_IN[1]~output_o\);

\out_PC_IN[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[2]~2_combout\,
	devoe => ww_devoe,
	o => \out_PC_IN[2]~output_o\);

\out_PC_IN[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[3]~3_combout\,
	devoe => ww_devoe,
	o => \out_PC_IN[3]~output_o\);

\out_PC_IN[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[4]~4_combout\,
	devoe => ww_devoe,
	o => \out_PC_IN[4]~output_o\);

\out_PC_IN[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[5]~5_combout\,
	devoe => ww_devoe,
	o => \out_PC_IN[5]~output_o\);

\out_PC_IN[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[6]~6_combout\,
	devoe => ww_devoe,
	o => \out_PC_IN[6]~output_o\);

\out_PC_IN[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[7]~7_combout\,
	devoe => ww_devoe,
	o => \out_PC_IN[7]~output_o\);

\out_PC_IN[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[8]~8_combout\,
	devoe => ww_devoe,
	o => \out_PC_IN[8]~output_o\);

\out_PC_IN[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[9]~9_combout\,
	devoe => ww_devoe,
	o => \out_PC_IN[9]~output_o\);

\out_PC_IN[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[10]~10_combout\,
	devoe => ww_devoe,
	o => \out_PC_IN[10]~output_o\);

\out_PC_IN[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[11]~11_combout\,
	devoe => ww_devoe,
	o => \out_PC_IN[11]~output_o\);

\out_PC_IN[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[12]~12_combout\,
	devoe => ww_devoe,
	o => \out_PC_IN[12]~output_o\);

\out_PC_IN[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[13]~13_combout\,
	devoe => ww_devoe,
	o => \out_PC_IN[13]~output_o\);

\out_PC_IN[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[14]~14_combout\,
	devoe => ww_devoe,
	o => \out_PC_IN[14]~output_o\);

\out_PC_IN[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[15]~15_combout\,
	devoe => ww_devoe,
	o => \out_PC_IN[15]~output_o\);

\out_ROM_OUTPUT[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~22_combout\,
	devoe => ww_devoe,
	o => \out_ROM_OUTPUT[0]~output_o\);

\out_ROM_OUTPUT[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~24_combout\,
	devoe => ww_devoe,
	o => \out_ROM_OUTPUT[1]~output_o\);

\out_ROM_OUTPUT[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~20_combout\,
	devoe => ww_devoe,
	o => \out_ROM_OUTPUT[2]~output_o\);

\out_ROM_OUTPUT[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~9_combout\,
	devoe => ww_devoe,
	o => \out_ROM_OUTPUT[3]~output_o\);

\out_ROM_OUTPUT[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~11_combout\,
	devoe => ww_devoe,
	o => \out_ROM_OUTPUT[4]~output_o\);

\out_ROM_OUTPUT[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~13_combout\,
	devoe => ww_devoe,
	o => \out_ROM_OUTPUT[5]~output_o\);

\out_ROM_OUTPUT[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \out_ROM_OUTPUT[6]~output_o\);

\out_ROM_OUTPUT[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \out_ROM_OUTPUT[7]~output_o\);

\out_ROM_OUTPUT[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~15_combout\,
	devoe => ww_devoe,
	o => \out_ROM_OUTPUT[8]~output_o\);

\out_ROM_OUTPUT[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~17_combout\,
	devoe => ww_devoe,
	o => \out_ROM_OUTPUT[9]~output_o\);

\out_ROM_OUTPUT[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \out_ROM_OUTPUT[10]~output_o\);

\out_ROM_OUTPUT[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \out_ROM_OUTPUT[11]~output_o\);

\out_ROM_OUTPUT[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~3_combout\,
	devoe => ww_devoe,
	o => \out_ROM_OUTPUT[12]~output_o\);

\out_ROM_OUTPUT[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~5_combout\,
	devoe => ww_devoe,
	o => \out_ROM_OUTPUT[13]~output_o\);

\out_ROM_OUTPUT[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~7_combout\,
	devoe => ww_devoe,
	o => \out_ROM_OUTPUT[14]~output_o\);

\out_ROM_OUTPUT[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~9_combout\,
	devoe => ww_devoe,
	o => \out_ROM_OUTPUT[15]~output_o\);

\out_ROM_INPUT[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Program_Counter|pout\(0),
	devoe => ww_devoe,
	o => \out_ROM_INPUT[0]~output_o\);

\out_ROM_INPUT[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Program_Counter|pout\(1),
	devoe => ww_devoe,
	o => \out_ROM_INPUT[1]~output_o\);

\out_ROM_INPUT[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Program_Counter|pout\(2),
	devoe => ww_devoe,
	o => \out_ROM_INPUT[2]~output_o\);

\out_ROM_INPUT[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Program_Counter|pout\(3),
	devoe => ww_devoe,
	o => \out_ROM_INPUT[3]~output_o\);

\out_ROM_INPUT[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Program_Counter|pout\(4),
	devoe => ww_devoe,
	o => \out_ROM_INPUT[4]~output_o\);

\out_ROM_INPUT[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Program_Counter|pout\(5),
	devoe => ww_devoe,
	o => \out_ROM_INPUT[5]~output_o\);

\out_ROM_INPUT[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Program_Counter|pout\(6),
	devoe => ww_devoe,
	o => \out_ROM_INPUT[6]~output_o\);

\out_ROM_INPUT[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Program_Counter|pout\(7),
	devoe => ww_devoe,
	o => \out_ROM_INPUT[7]~output_o\);

\out_ROM_INPUT[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Program_Counter|pout\(8),
	devoe => ww_devoe,
	o => \out_ROM_INPUT[8]~output_o\);

\out_ROM_INPUT[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Program_Counter|pout\(9),
	devoe => ww_devoe,
	o => \out_ROM_INPUT[9]~output_o\);

\out_ROM_INPUT[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Program_Counter|pout\(10),
	devoe => ww_devoe,
	o => \out_ROM_INPUT[10]~output_o\);

\out_ROM_INPUT[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Program_Counter|pout\(11),
	devoe => ww_devoe,
	o => \out_ROM_INPUT[11]~output_o\);

\out_ROM_INPUT[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Program_Counter|pout\(12),
	devoe => ww_devoe,
	o => \out_ROM_INPUT[12]~output_o\);

\out_ROM_INPUT[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Program_Counter|pout\(13),
	devoe => ww_devoe,
	o => \out_ROM_INPUT[13]~output_o\);

\out_ROM_INPUT[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Program_Counter|pout\(14),
	devoe => ww_devoe,
	o => \out_ROM_INPUT[14]~output_o\);

\out_ROM_INPUT[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Program_Counter|pout\(15),
	devoe => ww_devoe,
	o => \out_ROM_INPUT[15]~output_o\);

\out_reg_a_data[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux15~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_a_data[0]~output_o\);

\out_reg_a_data[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux14~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_a_data[1]~output_o\);

\out_reg_a_data[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux13~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_a_data[2]~output_o\);

\out_reg_a_data[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux12~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_a_data[3]~output_o\);

\out_reg_a_data[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux11~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_a_data[4]~output_o\);

\out_reg_a_data[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux10~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_a_data[5]~output_o\);

\out_reg_a_data[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux9~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_a_data[6]~output_o\);

\out_reg_a_data[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux8~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_a_data[7]~output_o\);

\out_reg_a_data[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux7~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_a_data[8]~output_o\);

\out_reg_a_data[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux6~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_a_data[9]~output_o\);

\out_reg_a_data[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_a_data[10]~output_o\);

\out_reg_a_data[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_a_data[11]~output_o\);

\out_reg_a_data[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_a_data[12]~output_o\);

\out_reg_a_data[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_a_data[13]~output_o\);

\out_reg_a_data[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_a_data[14]~output_o\);

\out_reg_a_data[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_a_data[15]~output_o\);

\out_reg_b_data[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux31~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_b_data[0]~output_o\);

\out_reg_b_data[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux30~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_b_data[1]~output_o\);

\out_reg_b_data[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux29~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_b_data[2]~output_o\);

\out_reg_b_data[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux28~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_b_data[3]~output_o\);

\out_reg_b_data[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux27~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_b_data[4]~output_o\);

\out_reg_b_data[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux26~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_b_data[5]~output_o\);

\out_reg_b_data[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux25~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_b_data[6]~output_o\);

\out_reg_b_data[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux24~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_b_data[7]~output_o\);

\out_reg_b_data[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux23~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_b_data[8]~output_o\);

\out_reg_b_data[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux22~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_b_data[9]~output_o\);

\out_reg_b_data[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux21~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_b_data[10]~output_o\);

\out_reg_b_data[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux20~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_b_data[11]~output_o\);

\out_reg_b_data[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux19~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_b_data[12]~output_o\);

\out_reg_b_data[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux18~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_b_data[13]~output_o\);

\out_reg_b_data[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux17~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_b_data[14]~output_o\);

\out_reg_b_data[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Register_File|Mux16~0_combout\,
	devoe => ww_devoe,
	o => \out_reg_b_data[15]~output_o\);

\out_write_data[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Write_Back_Mux|SAIDA[0]~0_combout\,
	devoe => ww_devoe,
	o => \out_write_data[0]~output_o\);

\out_write_data[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Write_Back_Mux|SAIDA[1]~1_combout\,
	devoe => ww_devoe,
	o => \out_write_data[1]~output_o\);

\out_write_data[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Write_Back_Mux|SAIDA[2]~2_combout\,
	devoe => ww_devoe,
	o => \out_write_data[2]~output_o\);

\out_write_data[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Write_Back_Mux|SAIDA[3]~3_combout\,
	devoe => ww_devoe,
	o => \out_write_data[3]~output_o\);

\out_write_data[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Write_Back_Mux|SAIDA[4]~4_combout\,
	devoe => ww_devoe,
	o => \out_write_data[4]~output_o\);

\out_write_data[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Write_Back_Mux|SAIDA[5]~5_combout\,
	devoe => ww_devoe,
	o => \out_write_data[5]~output_o\);

\out_write_data[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Write_Back_Mux|SAIDA[6]~6_combout\,
	devoe => ww_devoe,
	o => \out_write_data[6]~output_o\);

\out_write_data[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Write_Back_Mux|SAIDA[7]~7_combout\,
	devoe => ww_devoe,
	o => \out_write_data[7]~output_o\);

\out_write_data[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Write_Back_Mux|SAIDA[8]~8_combout\,
	devoe => ww_devoe,
	o => \out_write_data[8]~output_o\);

\out_write_data[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Write_Back_Mux|SAIDA[9]~9_combout\,
	devoe => ww_devoe,
	o => \out_write_data[9]~output_o\);

\out_write_data[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Write_Back_Mux|SAIDA[10]~10_combout\,
	devoe => ww_devoe,
	o => \out_write_data[10]~output_o\);

\out_write_data[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Write_Back_Mux|SAIDA[11]~11_combout\,
	devoe => ww_devoe,
	o => \out_write_data[11]~output_o\);

\out_write_data[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Write_Back_Mux|SAIDA[12]~12_combout\,
	devoe => ww_devoe,
	o => \out_write_data[12]~output_o\);

\out_write_data[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Write_Back_Mux|SAIDA[13]~13_combout\,
	devoe => ww_devoe,
	o => \out_write_data[13]~output_o\);

\out_write_data[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Write_Back_Mux|SAIDA[14]~14_combout\,
	devoe => ww_devoe,
	o => \out_write_data[14]~output_o\);

\out_write_data[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Write_Back_Mux|SAIDA[15]~15_combout\,
	devoe => ww_devoe,
	o => \out_write_data[15]~output_o\);

\out_reg_a_addr[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~15_combout\,
	devoe => ww_devoe,
	o => \out_reg_a_addr[0]~output_o\);

\out_reg_a_addr[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~17_combout\,
	devoe => ww_devoe,
	o => \out_reg_a_addr[1]~output_o\);

\out_reg_a_addr[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \out_reg_a_addr[2]~output_o\);

\out_reg_a_addr[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \out_reg_a_addr[3]~output_o\);

\out_reg_b_addr[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~11_combout\,
	devoe => ww_devoe,
	o => \out_reg_b_addr[0]~output_o\);

\out_reg_b_addr[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~13_combout\,
	devoe => ww_devoe,
	o => \out_reg_b_addr[1]~output_o\);

\out_reg_b_addr[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \out_reg_b_addr[2]~output_o\);

\out_reg_b_addr[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \out_reg_b_addr[3]~output_o\);

\out_reg_dst_addr[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~22_combout\,
	devoe => ww_devoe,
	o => \out_reg_dst_addr[0]~output_o\);

\out_reg_dst_addr[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~24_combout\,
	devoe => ww_devoe,
	o => \out_reg_dst_addr[1]~output_o\);

\out_reg_dst_addr[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~20_combout\,
	devoe => ww_devoe,
	o => \out_reg_dst_addr[2]~output_o\);

\out_reg_dst_addr[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~9_combout\,
	devoe => ww_devoe,
	o => \out_reg_dst_addr[3]~output_o\);

\out_op_code[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~3_combout\,
	devoe => ww_devoe,
	o => \out_op_code[0]~output_o\);

\out_op_code[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~5_combout\,
	devoe => ww_devoe,
	o => \out_op_code[1]~output_o\);

\out_op_code[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~7_combout\,
	devoe => ww_devoe,
	o => \out_op_code[2]~output_o\);

\out_op_code[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~9_combout\,
	devoe => ww_devoe,
	o => \out_op_code[3]~output_o\);

\out_flag_Esc_Mem~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Control_Unit|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \out_flag_Esc_Mem~output_o\);

\out_flag_Reg_Dst~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Control_Unit|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => \out_flag_Reg_Dst~output_o\);

\out_flag_Le_Mem~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Control_Unit|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \out_flag_Le_Mem~output_o\);

\out_flag_Esc_Reg~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Control_Unit|ALT_INV_Mux6~0_combout\,
	devoe => ww_devoe,
	o => \out_flag_Esc_Reg~output_o\);

\out_flag_Mem_2_Reg~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Control_Unit|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \out_flag_Mem_2_Reg~output_o\);

\out_flag_branch~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Control_Unit|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \out_flag_branch~output_o\);

\out_flag_ULAFonte~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Control_Unit|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \out_flag_ULAFonte~output_o\);

\out_flag_Jump~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \out_flag_Jump~output_o\);

\out_OP_ULA[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Control_Unit|Mux9~0_combout\,
	devoe => ww_devoe,
	o => \out_OP_ULA[0]~output_o\);

\out_OP_ULA[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Control_Unit|Mux8~0_combout\,
	devoe => ww_devoe,
	o => \out_OP_ULA[1]~output_o\);

\out_OP_ULA[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Control_Unit|Mux7~0_combout\,
	devoe => ww_devoe,
	o => \out_OP_ULA[2]~output_o\);

\out_muxRD_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux_Reg_Dst|SAIDA[0]~0_combout\,
	devoe => ww_devoe,
	o => \out_muxRD_out[0]~output_o\);

\out_muxRD_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux_Reg_Dst|SAIDA[1]~1_combout\,
	devoe => ww_devoe,
	o => \out_muxRD_out[1]~output_o\);

\out_muxRD_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux_Reg_Dst|SAIDA[2]~2_combout\,
	devoe => ww_devoe,
	o => \out_muxRD_out[2]~output_o\);

\out_muxRD_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux_Reg_Dst|SAIDA[3]~3_combout\,
	devoe => ww_devoe,
	o => \out_muxRD_out[3]~output_o\);

\out_signal_ula_in[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux_ULA_In|SAIDA[0]~2_combout\,
	devoe => ww_devoe,
	o => \out_signal_ula_in[0]~output_o\);

\out_signal_ula_in[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux_ULA_In|SAIDA[1]~3_combout\,
	devoe => ww_devoe,
	o => \out_signal_ula_in[1]~output_o\);

\out_signal_ula_in[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux_ULA_In|SAIDA[2]~4_combout\,
	devoe => ww_devoe,
	o => \out_signal_ula_in[2]~output_o\);

\out_signal_ula_in[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux_ULA_In|SAIDA[3]~5_combout\,
	devoe => ww_devoe,
	o => \out_signal_ula_in[3]~output_o\);

\out_signal_ula_in[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux_ULA_In|SAIDA[4]~6_combout\,
	devoe => ww_devoe,
	o => \out_signal_ula_in[4]~output_o\);

\out_signal_ula_in[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux_ULA_In|SAIDA[5]~7_combout\,
	devoe => ww_devoe,
	o => \out_signal_ula_in[5]~output_o\);

\out_signal_ula_in[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux_ULA_In|SAIDA[6]~8_combout\,
	devoe => ww_devoe,
	o => \out_signal_ula_in[6]~output_o\);

\out_signal_ula_in[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux_ULA_In|SAIDA[7]~9_combout\,
	devoe => ww_devoe,
	o => \out_signal_ula_in[7]~output_o\);

\out_signal_ula_in[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux_ULA_In|SAIDA[8]~10_combout\,
	devoe => ww_devoe,
	o => \out_signal_ula_in[8]~output_o\);

\out_signal_ula_in[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux_ULA_In|SAIDA[9]~11_combout\,
	devoe => ww_devoe,
	o => \out_signal_ula_in[9]~output_o\);

\out_signal_ula_in[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux_ULA_In|SAIDA[10]~12_combout\,
	devoe => ww_devoe,
	o => \out_signal_ula_in[10]~output_o\);

\out_signal_ula_in[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux_ULA_In|SAIDA[11]~13_combout\,
	devoe => ww_devoe,
	o => \out_signal_ula_in[11]~output_o\);

\out_signal_ula_in[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux_ULA_In|SAIDA[12]~0_combout\,
	devoe => ww_devoe,
	o => \out_signal_ula_in[12]~output_o\);

\out_signal_ula_in[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux_ULA_In|SAIDA[13]~1_combout\,
	devoe => ww_devoe,
	o => \out_signal_ula_in[13]~output_o\);

\out_signal_ula_in[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux_ULA_In|SAIDA[14]~14_combout\,
	devoe => ww_devoe,
	o => \out_signal_ula_in[14]~output_o\);

\out_signal_ula_in[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux_ULA_In|SAIDA[15]~15_combout\,
	devoe => ww_devoe,
	o => \out_signal_ula_in[15]~output_o\);

\out_branch_sel~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_AND_Gate|S~combout\,
	devoe => ww_devoe,
	o => \out_branch_sel~output_o\);

\out_mux_branch[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[0]~0_combout\,
	devoe => ww_devoe,
	o => \out_mux_branch[0]~output_o\);

\out_mux_branch[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[1]~1_combout\,
	devoe => ww_devoe,
	o => \out_mux_branch[1]~output_o\);

\out_mux_branch[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[2]~2_combout\,
	devoe => ww_devoe,
	o => \out_mux_branch[2]~output_o\);

\out_mux_branch[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[3]~3_combout\,
	devoe => ww_devoe,
	o => \out_mux_branch[3]~output_o\);

\out_mux_branch[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[4]~4_combout\,
	devoe => ww_devoe,
	o => \out_mux_branch[4]~output_o\);

\out_mux_branch[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[5]~5_combout\,
	devoe => ww_devoe,
	o => \out_mux_branch[5]~output_o\);

\out_mux_branch[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[6]~6_combout\,
	devoe => ww_devoe,
	o => \out_mux_branch[6]~output_o\);

\out_mux_branch[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[7]~7_combout\,
	devoe => ww_devoe,
	o => \out_mux_branch[7]~output_o\);

\out_mux_branch[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[8]~8_combout\,
	devoe => ww_devoe,
	o => \out_mux_branch[8]~output_o\);

\out_mux_branch[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[9]~9_combout\,
	devoe => ww_devoe,
	o => \out_mux_branch[9]~output_o\);

\out_mux_branch[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[10]~10_combout\,
	devoe => ww_devoe,
	o => \out_mux_branch[10]~output_o\);

\out_mux_branch[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[11]~11_combout\,
	devoe => ww_devoe,
	o => \out_mux_branch[11]~output_o\);

\out_mux_branch[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[12]~12_combout\,
	devoe => ww_devoe,
	o => \out_mux_branch[12]~output_o\);

\out_mux_branch[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[13]~13_combout\,
	devoe => ww_devoe,
	o => \out_mux_branch[13]~output_o\);

\out_mux_branch[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[14]~14_combout\,
	devoe => ww_devoe,
	o => \out_mux_branch[14]~output_o\);

\out_mux_branch[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Branch_Mux|SAIDA[15]~15_combout\,
	devoe => ww_devoe,
	o => \out_mux_branch[15]~output_o\);

\out_signal_extender[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~22_combout\,
	devoe => ww_devoe,
	o => \out_signal_extender[0]~output_o\);

\out_signal_extender[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~24_combout\,
	devoe => ww_devoe,
	o => \out_signal_extender[1]~output_o\);

\out_signal_extender[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~20_combout\,
	devoe => ww_devoe,
	o => \out_signal_extender[2]~output_o\);

\out_signal_extender[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~9_combout\,
	devoe => ww_devoe,
	o => \out_signal_extender[3]~output_o\);

\out_signal_extender[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~9_combout\,
	devoe => ww_devoe,
	o => \out_signal_extender[4]~output_o\);

\out_signal_extender[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~9_combout\,
	devoe => ww_devoe,
	o => \out_signal_extender[5]~output_o\);

\out_signal_extender[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~9_combout\,
	devoe => ww_devoe,
	o => \out_signal_extender[6]~output_o\);

\out_signal_extender[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~9_combout\,
	devoe => ww_devoe,
	o => \out_signal_extender[7]~output_o\);

\out_signal_extender[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~9_combout\,
	devoe => ww_devoe,
	o => \out_signal_extender[8]~output_o\);

\out_signal_extender[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~9_combout\,
	devoe => ww_devoe,
	o => \out_signal_extender[9]~output_o\);

\out_signal_extender[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~9_combout\,
	devoe => ww_devoe,
	o => \out_signal_extender[10]~output_o\);

\out_signal_extender[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~9_combout\,
	devoe => ww_devoe,
	o => \out_signal_extender[11]~output_o\);

\out_signal_extender[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~9_combout\,
	devoe => ww_devoe,
	o => \out_signal_extender[12]~output_o\);

\out_signal_extender[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~9_combout\,
	devoe => ww_devoe,
	o => \out_signal_extender[13]~output_o\);

\out_signal_extender[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~9_combout\,
	devoe => ww_devoe,
	o => \out_signal_extender[14]~output_o\);

\out_signal_extender[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~9_combout\,
	devoe => ww_devoe,
	o => \out_signal_extender[15]~output_o\);

\out_jump_address[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~22_combout\,
	devoe => ww_devoe,
	o => \out_jump_address[0]~output_o\);

\out_jump_address[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~24_combout\,
	devoe => ww_devoe,
	o => \out_jump_address[1]~output_o\);

\out_jump_address[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~20_combout\,
	devoe => ww_devoe,
	o => \out_jump_address[2]~output_o\);

\out_jump_address[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~9_combout\,
	devoe => ww_devoe,
	o => \out_jump_address[3]~output_o\);

\out_jump_address[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~11_combout\,
	devoe => ww_devoe,
	o => \out_jump_address[4]~output_o\);

\out_jump_address[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~13_combout\,
	devoe => ww_devoe,
	o => \out_jump_address[5]~output_o\);

\out_jump_address[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \out_jump_address[6]~output_o\);

\out_jump_address[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \out_jump_address[7]~output_o\);

\out_jump_address[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~15_combout\,
	devoe => ww_devoe,
	o => \out_jump_address[8]~output_o\);

\out_jump_address[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~17_combout\,
	devoe => ww_devoe,
	o => \out_jump_address[9]~output_o\);

\out_jump_address[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \out_jump_address[10]~output_o\);

\out_jump_address[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \out_jump_address[11]~output_o\);

\out_jump_shift[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~22_combout\,
	devoe => ww_devoe,
	o => \out_jump_shift[0]~output_o\);

\out_jump_shift[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~24_combout\,
	devoe => ww_devoe,
	o => \out_jump_shift[1]~output_o\);

\out_jump_shift[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~20_combout\,
	devoe => ww_devoe,
	o => \out_jump_shift[2]~output_o\);

\out_jump_shift[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~9_combout\,
	devoe => ww_devoe,
	o => \out_jump_shift[3]~output_o\);

\out_jump_shift[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~11_combout\,
	devoe => ww_devoe,
	o => \out_jump_shift[4]~output_o\);

\out_jump_shift[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~13_combout\,
	devoe => ww_devoe,
	o => \out_jump_shift[5]~output_o\);

\out_jump_shift[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \out_jump_shift[6]~output_o\);

\out_jump_shift[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \out_jump_shift[7]~output_o\);

\out_jump_shift[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~15_combout\,
	devoe => ww_devoe,
	o => \out_jump_shift[8]~output_o\);

\out_jump_shift[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instruction_Mem|ROM~17_combout\,
	devoe => ww_devoe,
	o => \out_jump_shift[9]~output_o\);

\out_jump_shift[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \out_jump_shift[10]~output_o\);

\out_jump_shift[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \out_jump_shift[11]~output_o\);

\out_jump_shift[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Program_Counter|pout\(12),
	devoe => ww_devoe,
	o => \out_jump_shift[12]~output_o\);

\out_jump_shift[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Program_Counter|pout\(13),
	devoe => ww_devoe,
	o => \out_jump_shift[13]~output_o\);

\out_jump_shift[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Program_Counter|pout\(14),
	devoe => ww_devoe,
	o => \out_jump_shift[14]~output_o\);

\out_jump_shift[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Program_Counter|pout\(15),
	devoe => ww_devoe,
	o => \out_jump_shift[15]~output_o\);

\out_ula_zero~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|Mux51~1_combout\,
	devoe => ww_devoe,
	o => \out_ula_zero~output_o\);

\out_ula_resultado[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|resultado\(0),
	devoe => ww_devoe,
	o => \out_ula_resultado[0]~output_o\);

\out_ula_resultado[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|resultado\(1),
	devoe => ww_devoe,
	o => \out_ula_resultado[1]~output_o\);

\out_ula_resultado[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|resultado\(2),
	devoe => ww_devoe,
	o => \out_ula_resultado[2]~output_o\);

\out_ula_resultado[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|resultado\(3),
	devoe => ww_devoe,
	o => \out_ula_resultado[3]~output_o\);

\out_ula_resultado[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|resultado\(4),
	devoe => ww_devoe,
	o => \out_ula_resultado[4]~output_o\);

\out_ula_resultado[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|resultado\(5),
	devoe => ww_devoe,
	o => \out_ula_resultado[5]~output_o\);

\out_ula_resultado[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|resultado\(6),
	devoe => ww_devoe,
	o => \out_ula_resultado[6]~output_o\);

\out_ula_resultado[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|resultado\(7),
	devoe => ww_devoe,
	o => \out_ula_resultado[7]~output_o\);

\out_ula_resultado[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|resultado\(8),
	devoe => ww_devoe,
	o => \out_ula_resultado[8]~output_o\);

\out_ula_resultado[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|resultado\(9),
	devoe => ww_devoe,
	o => \out_ula_resultado[9]~output_o\);

\out_ula_resultado[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|resultado\(10),
	devoe => ww_devoe,
	o => \out_ula_resultado[10]~output_o\);

\out_ula_resultado[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|resultado\(11),
	devoe => ww_devoe,
	o => \out_ula_resultado[11]~output_o\);

\out_ula_resultado[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|resultado\(12),
	devoe => ww_devoe,
	o => \out_ula_resultado[12]~output_o\);

\out_ula_resultado[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|resultado\(13),
	devoe => ww_devoe,
	o => \out_ula_resultado[13]~output_o\);

\out_ula_resultado[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|resultado\(14),
	devoe => ww_devoe,
	o => \out_ula_resultado[14]~output_o\);

\out_ula_resultado[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|resultado\(15),
	devoe => ww_devoe,
	o => \out_ula_resultado[15]~output_o\);

\out_ula_high[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|prod_h\(0),
	devoe => ww_devoe,
	o => \out_ula_high[0]~output_o\);

\out_ula_high[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|prod_h\(1),
	devoe => ww_devoe,
	o => \out_ula_high[1]~output_o\);

\out_ula_high[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|prod_h\(2),
	devoe => ww_devoe,
	o => \out_ula_high[2]~output_o\);

\out_ula_high[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|prod_h\(3),
	devoe => ww_devoe,
	o => \out_ula_high[3]~output_o\);

\out_ula_high[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|prod_h\(4),
	devoe => ww_devoe,
	o => \out_ula_high[4]~output_o\);

\out_ula_high[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|prod_h\(5),
	devoe => ww_devoe,
	o => \out_ula_high[5]~output_o\);

\out_ula_high[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|prod_h\(6),
	devoe => ww_devoe,
	o => \out_ula_high[6]~output_o\);

\out_ula_high[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|prod_h\(7),
	devoe => ww_devoe,
	o => \out_ula_high[7]~output_o\);

\out_ula_high[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|prod_h\(8),
	devoe => ww_devoe,
	o => \out_ula_high[8]~output_o\);

\out_ula_high[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|prod_h\(9),
	devoe => ww_devoe,
	o => \out_ula_high[9]~output_o\);

\out_ula_high[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|prod_h\(10),
	devoe => ww_devoe,
	o => \out_ula_high[10]~output_o\);

\out_ula_high[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|prod_h\(11),
	devoe => ww_devoe,
	o => \out_ula_high[11]~output_o\);

\out_ula_high[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|prod_h\(12),
	devoe => ww_devoe,
	o => \out_ula_high[12]~output_o\);

\out_ula_high[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|prod_h\(13),
	devoe => ww_devoe,
	o => \out_ula_high[13]~output_o\);

\out_ula_high[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|prod_h\(14),
	devoe => ww_devoe,
	o => \out_ula_high[14]~output_o\);

\out_ula_high[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|prod_h\(14),
	devoe => ww_devoe,
	o => \out_ula_high[15]~output_o\);

\out_overflow~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \out_overflow~output_o\);

\out_ula_flag~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Arith_Logi_Unit|Mux52~0_combout\,
	devoe => ww_devoe,
	o => \out_ula_flag~output_o\);

\Clock~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Clock,
	o => \Clock~input_o\);

\Prog_Coun_Adder|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Prog_Coun_Adder|Add0~45_sumout\ = SUM(( \Program_Counter|pout\(11) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~42\ ))
-- \Prog_Coun_Adder|Add0~46\ = CARRY(( \Program_Counter|pout\(11) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Program_Counter|ALT_INV_pout\(11),
	cin => \Prog_Coun_Adder|Add0~42\,
	sumout => \Prog_Coun_Adder|Add0~45_sumout\,
	cout => \Prog_Coun_Adder|Add0~46\);

\Prog_Coun_Adder|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Prog_Coun_Adder|Add0~49_sumout\ = SUM(( \Program_Counter|pout\(12) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~46\ ))
-- \Prog_Coun_Adder|Add0~50\ = CARRY(( \Program_Counter|pout\(12) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Program_Counter|ALT_INV_pout\(12),
	cin => \Prog_Coun_Adder|Add0~46\,
	sumout => \Prog_Coun_Adder|Add0~49_sumout\,
	cout => \Prog_Coun_Adder|Add0~50\);

\Prog_Coun_Adder|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Prog_Coun_Adder|Add0~21_sumout\ = SUM(( \Program_Counter|pout\(5) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~18\ ))
-- \Prog_Coun_Adder|Add0~22\ = CARRY(( \Program_Counter|pout\(5) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Program_Counter|ALT_INV_pout\(5),
	cin => \Prog_Coun_Adder|Add0~18\,
	sumout => \Prog_Coun_Adder|Add0~21_sumout\,
	cout => \Prog_Coun_Adder|Add0~22\);

\Instruction_Mem|ROM~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~0_combout\ = ( !\Program_Counter|pout\(6) & ( (!\Program_Counter|pout\(10) & (!\Program_Counter|pout\(9) & (!\Program_Counter|pout\(8) & !\Program_Counter|pout\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(10),
	datab => \Program_Counter|ALT_INV_pout\(9),
	datac => \Program_Counter|ALT_INV_pout\(8),
	datad => \Program_Counter|ALT_INV_pout\(7),
	datae => \Program_Counter|ALT_INV_pout\(6),
	combout => \Instruction_Mem|ROM~0_combout\);

\Instruction_Mem|ROM~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~21_combout\ = (!\Program_Counter|pout\(0) & (!\Program_Counter|pout\(1) & (!\Program_Counter|pout\(2) & \Program_Counter|pout\(3)))) # (\Program_Counter|pout\(0) & (((!\Program_Counter|pout\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110000000010101011000000001010101100000000101010110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(0),
	datab => \Program_Counter|ALT_INV_pout\(1),
	datac => \Program_Counter|ALT_INV_pout\(2),
	datad => \Program_Counter|ALT_INV_pout\(3),
	combout => \Instruction_Mem|ROM~21_combout\);

\Instruction_Mem|ROM~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~26_combout\ = (!\Program_Counter|pout\(5) & (!\Program_Counter|pout\(4) & (\Instruction_Mem|ROM~0_combout\ & \Instruction_Mem|ROM~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(5),
	datab => \Program_Counter|ALT_INV_pout\(4),
	datac => \Instruction_Mem|ALT_INV_ROM~0_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~21_combout\,
	combout => \Instruction_Mem|ROM~26_combout\);

\Prog_Coun_Adder|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Prog_Coun_Adder|Add0~1_sumout\ = SUM(( \Program_Counter|pout\(0) ) + ( VCC ) + ( !VCC ))
-- \Prog_Coun_Adder|Add0~2\ = CARRY(( \Program_Counter|pout\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Program_Counter|ALT_INV_pout\(0),
	cin => GND,
	sumout => \Prog_Coun_Adder|Add0~1_sumout\,
	cout => \Prog_Coun_Adder|Add0~2\);

\Branch_Adder|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Adder|Add0~1_sumout\ = SUM(( (!\Program_Counter|pout\(11) & (!\Program_Counter|pout\(13) & (!\Program_Counter|pout\(12) & \Instruction_Mem|ROM~26_combout\))) ) + ( \Prog_Coun_Adder|Add0~1_sumout\ ) + ( !VCC ))
-- \Branch_Adder|Add0~2\ = CARRY(( (!\Program_Counter|pout\(11) & (!\Program_Counter|pout\(13) & (!\Program_Counter|pout\(12) & \Instruction_Mem|ROM~26_combout\))) ) + ( \Prog_Coun_Adder|Add0~1_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(11),
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Program_Counter|ALT_INV_pout\(12),
	datad => \Instruction_Mem|ALT_INV_ROM~26_combout\,
	dataf => \Prog_Coun_Adder|ALT_INV_Add0~1_sumout\,
	cin => GND,
	sumout => \Branch_Adder|Add0~1_sumout\,
	cout => \Branch_Adder|Add0~2\);

\Program_Counter|pout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Branch_Adder|Add0~1_sumout\,
	asdata => \Prog_Coun_Adder|Add0~1_sumout\,
	sload => \Branch_AND_Gate|ALT_INV_S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Program_Counter|pout\(0));

\Instruction_Mem|ROM~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~19_combout\ = (!\Program_Counter|pout\(0) & (!\Program_Counter|pout\(1) & (!\Program_Counter|pout\(2) $ (!\Program_Counter|pout\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010000000000010001000000000001000100000000000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(0),
	datab => \Program_Counter|ALT_INV_pout\(1),
	datac => \Program_Counter|ALT_INV_pout\(2),
	datad => \Program_Counter|ALT_INV_pout\(3),
	combout => \Instruction_Mem|ROM~19_combout\);

\Instruction_Mem|ROM~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~28_combout\ = (!\Program_Counter|pout\(5) & (!\Program_Counter|pout\(4) & (\Instruction_Mem|ROM~0_combout\ & \Instruction_Mem|ROM~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(5),
	datab => \Program_Counter|ALT_INV_pout\(4),
	datac => \Instruction_Mem|ALT_INV_ROM~0_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~19_combout\,
	combout => \Instruction_Mem|ROM~28_combout\);

\Prog_Coun_Adder|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Prog_Coun_Adder|Add0~9_sumout\ = SUM(( \Program_Counter|pout\(2) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~6\ ))
-- \Prog_Coun_Adder|Add0~10\ = CARRY(( \Program_Counter|pout\(2) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Program_Counter|ALT_INV_pout\(2),
	cin => \Prog_Coun_Adder|Add0~6\,
	sumout => \Prog_Coun_Adder|Add0~9_sumout\,
	cout => \Prog_Coun_Adder|Add0~10\);

\Instruction_Mem|ROM~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~23_combout\ = (!\Program_Counter|pout\(3) & ((!\Program_Counter|pout\(1) & (\Program_Counter|pout\(0) & \Program_Counter|pout\(2))) # (\Program_Counter|pout\(1) & ((!\Program_Counter|pout\(2))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010000000000001101000000000000110100000000000011010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(0),
	datab => \Program_Counter|ALT_INV_pout\(1),
	datac => \Program_Counter|ALT_INV_pout\(2),
	datad => \Program_Counter|ALT_INV_pout\(3),
	combout => \Instruction_Mem|ROM~23_combout\);

\Instruction_Mem|ROM~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~27_combout\ = (!\Program_Counter|pout\(5) & (!\Program_Counter|pout\(4) & (\Instruction_Mem|ROM~0_combout\ & \Instruction_Mem|ROM~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(5),
	datab => \Program_Counter|ALT_INV_pout\(4),
	datac => \Instruction_Mem|ALT_INV_ROM~0_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~23_combout\,
	combout => \Instruction_Mem|ROM~27_combout\);

\Prog_Coun_Adder|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Prog_Coun_Adder|Add0~5_sumout\ = SUM(( \Program_Counter|pout\(1) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~2\ ))
-- \Prog_Coun_Adder|Add0~6\ = CARRY(( \Program_Counter|pout\(1) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Program_Counter|ALT_INV_pout\(1),
	cin => \Prog_Coun_Adder|Add0~2\,
	sumout => \Prog_Coun_Adder|Add0~5_sumout\,
	cout => \Prog_Coun_Adder|Add0~6\);

\Branch_Adder|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Adder|Add0~5_sumout\ = SUM(( (!\Program_Counter|pout\(11) & (!\Program_Counter|pout\(13) & (!\Program_Counter|pout\(12) & \Instruction_Mem|ROM~27_combout\))) ) + ( \Prog_Coun_Adder|Add0~5_sumout\ ) + ( \Branch_Adder|Add0~2\ ))
-- \Branch_Adder|Add0~6\ = CARRY(( (!\Program_Counter|pout\(11) & (!\Program_Counter|pout\(13) & (!\Program_Counter|pout\(12) & \Instruction_Mem|ROM~27_combout\))) ) + ( \Prog_Coun_Adder|Add0~5_sumout\ ) + ( \Branch_Adder|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(11),
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Program_Counter|ALT_INV_pout\(12),
	datad => \Instruction_Mem|ALT_INV_ROM~27_combout\,
	dataf => \Prog_Coun_Adder|ALT_INV_Add0~5_sumout\,
	cin => \Branch_Adder|Add0~2\,
	sumout => \Branch_Adder|Add0~5_sumout\,
	cout => \Branch_Adder|Add0~6\);

\Branch_Adder|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Adder|Add0~9_sumout\ = SUM(( (!\Program_Counter|pout\(11) & (!\Program_Counter|pout\(12) & (!\Program_Counter|pout\(13) & \Instruction_Mem|ROM~28_combout\))) ) + ( \Prog_Coun_Adder|Add0~9_sumout\ ) + ( \Branch_Adder|Add0~6\ ))
-- \Branch_Adder|Add0~10\ = CARRY(( (!\Program_Counter|pout\(11) & (!\Program_Counter|pout\(12) & (!\Program_Counter|pout\(13) & \Instruction_Mem|ROM~28_combout\))) ) + ( \Prog_Coun_Adder|Add0~9_sumout\ ) + ( \Branch_Adder|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(11),
	datab => \Program_Counter|ALT_INV_pout\(12),
	datac => \Program_Counter|ALT_INV_pout\(13),
	datad => \Instruction_Mem|ALT_INV_ROM~28_combout\,
	dataf => \Prog_Coun_Adder|ALT_INV_Add0~9_sumout\,
	cin => \Branch_Adder|Add0~6\,
	sumout => \Branch_Adder|Add0~9_sumout\,
	cout => \Branch_Adder|Add0~10\);

\Branch_Adder|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Adder|Add0~13_sumout\ = SUM(( \Instruction_Mem|ROM~9_combout\ ) + ( \Prog_Coun_Adder|Add0~13_sumout\ ) + ( \Branch_Adder|Add0~10\ ))
-- \Branch_Adder|Add0~14\ = CARRY(( \Instruction_Mem|ROM~9_combout\ ) + ( \Prog_Coun_Adder|Add0~13_sumout\ ) + ( \Branch_Adder|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	dataf => \Prog_Coun_Adder|ALT_INV_Add0~13_sumout\,
	cin => \Branch_Adder|Add0~10\,
	sumout => \Branch_Adder|Add0~13_sumout\,
	cout => \Branch_Adder|Add0~14\);

\Branch_Adder|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Adder|Add0~17_sumout\ = SUM(( \Instruction_Mem|ROM~9_combout\ ) + ( \Prog_Coun_Adder|Add0~17_sumout\ ) + ( \Branch_Adder|Add0~14\ ))
-- \Branch_Adder|Add0~18\ = CARRY(( \Instruction_Mem|ROM~9_combout\ ) + ( \Prog_Coun_Adder|Add0~17_sumout\ ) + ( \Branch_Adder|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	dataf => \Prog_Coun_Adder|ALT_INV_Add0~17_sumout\,
	cin => \Branch_Adder|Add0~14\,
	sumout => \Branch_Adder|Add0~17_sumout\,
	cout => \Branch_Adder|Add0~18\);

\Branch_Adder|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Adder|Add0~21_sumout\ = SUM(( \Instruction_Mem|ROM~9_combout\ ) + ( \Prog_Coun_Adder|Add0~21_sumout\ ) + ( \Branch_Adder|Add0~18\ ))
-- \Branch_Adder|Add0~22\ = CARRY(( \Instruction_Mem|ROM~9_combout\ ) + ( \Prog_Coun_Adder|Add0~21_sumout\ ) + ( \Branch_Adder|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	dataf => \Prog_Coun_Adder|ALT_INV_Add0~21_sumout\,
	cin => \Branch_Adder|Add0~18\,
	sumout => \Branch_Adder|Add0~21_sumout\,
	cout => \Branch_Adder|Add0~22\);

\Branch_Adder|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Adder|Add0~25_sumout\ = SUM(( \Instruction_Mem|ROM~9_combout\ ) + ( \Prog_Coun_Adder|Add0~25_sumout\ ) + ( \Branch_Adder|Add0~22\ ))
-- \Branch_Adder|Add0~26\ = CARRY(( \Instruction_Mem|ROM~9_combout\ ) + ( \Prog_Coun_Adder|Add0~25_sumout\ ) + ( \Branch_Adder|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	dataf => \Prog_Coun_Adder|ALT_INV_Add0~25_sumout\,
	cin => \Branch_Adder|Add0~22\,
	sumout => \Branch_Adder|Add0~25_sumout\,
	cout => \Branch_Adder|Add0~26\);

\Branch_Adder|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Adder|Add0~29_sumout\ = SUM(( \Instruction_Mem|ROM~9_combout\ ) + ( \Prog_Coun_Adder|Add0~29_sumout\ ) + ( \Branch_Adder|Add0~26\ ))
-- \Branch_Adder|Add0~30\ = CARRY(( \Instruction_Mem|ROM~9_combout\ ) + ( \Prog_Coun_Adder|Add0~29_sumout\ ) + ( \Branch_Adder|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	dataf => \Prog_Coun_Adder|ALT_INV_Add0~29_sumout\,
	cin => \Branch_Adder|Add0~26\,
	sumout => \Branch_Adder|Add0~29_sumout\,
	cout => \Branch_Adder|Add0~30\);

\Branch_Adder|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Adder|Add0~33_sumout\ = SUM(( \Instruction_Mem|ROM~9_combout\ ) + ( \Prog_Coun_Adder|Add0~33_sumout\ ) + ( \Branch_Adder|Add0~30\ ))
-- \Branch_Adder|Add0~34\ = CARRY(( \Instruction_Mem|ROM~9_combout\ ) + ( \Prog_Coun_Adder|Add0~33_sumout\ ) + ( \Branch_Adder|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	dataf => \Prog_Coun_Adder|ALT_INV_Add0~33_sumout\,
	cin => \Branch_Adder|Add0~30\,
	sumout => \Branch_Adder|Add0~33_sumout\,
	cout => \Branch_Adder|Add0~34\);

\Branch_Adder|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Adder|Add0~37_sumout\ = SUM(( \Instruction_Mem|ROM~9_combout\ ) + ( \Prog_Coun_Adder|Add0~37_sumout\ ) + ( \Branch_Adder|Add0~34\ ))
-- \Branch_Adder|Add0~38\ = CARRY(( \Instruction_Mem|ROM~9_combout\ ) + ( \Prog_Coun_Adder|Add0~37_sumout\ ) + ( \Branch_Adder|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	dataf => \Prog_Coun_Adder|ALT_INV_Add0~37_sumout\,
	cin => \Branch_Adder|Add0~34\,
	sumout => \Branch_Adder|Add0~37_sumout\,
	cout => \Branch_Adder|Add0~38\);

\Branch_Adder|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Adder|Add0~41_sumout\ = SUM(( \Instruction_Mem|ROM~9_combout\ ) + ( \Prog_Coun_Adder|Add0~41_sumout\ ) + ( \Branch_Adder|Add0~38\ ))
-- \Branch_Adder|Add0~42\ = CARRY(( \Instruction_Mem|ROM~9_combout\ ) + ( \Prog_Coun_Adder|Add0~41_sumout\ ) + ( \Branch_Adder|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	dataf => \Prog_Coun_Adder|ALT_INV_Add0~41_sumout\,
	cin => \Branch_Adder|Add0~38\,
	sumout => \Branch_Adder|Add0~41_sumout\,
	cout => \Branch_Adder|Add0~42\);

\Branch_Adder|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Adder|Add0~45_sumout\ = SUM(( \Instruction_Mem|ROM~9_combout\ ) + ( \Prog_Coun_Adder|Add0~45_sumout\ ) + ( \Branch_Adder|Add0~42\ ))
-- \Branch_Adder|Add0~46\ = CARRY(( \Instruction_Mem|ROM~9_combout\ ) + ( \Prog_Coun_Adder|Add0~45_sumout\ ) + ( \Branch_Adder|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	dataf => \Prog_Coun_Adder|ALT_INV_Add0~45_sumout\,
	cin => \Branch_Adder|Add0~42\,
	sumout => \Branch_Adder|Add0~45_sumout\,
	cout => \Branch_Adder|Add0~46\);

\Branch_Adder|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Adder|Add0~49_sumout\ = SUM(( \Instruction_Mem|ROM~9_combout\ ) + ( \Prog_Coun_Adder|Add0~49_sumout\ ) + ( \Branch_Adder|Add0~46\ ))
-- \Branch_Adder|Add0~50\ = CARRY(( \Instruction_Mem|ROM~9_combout\ ) + ( \Prog_Coun_Adder|Add0~49_sumout\ ) + ( \Branch_Adder|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	dataf => \Prog_Coun_Adder|ALT_INV_Add0~49_sumout\,
	cin => \Branch_Adder|Add0~46\,
	sumout => \Branch_Adder|Add0~49_sumout\,
	cout => \Branch_Adder|Add0~50\);

\Program_Counter|pout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Branch_Adder|Add0~49_sumout\,
	asdata => \Prog_Coun_Adder|Add0~49_sumout\,
	sload => \Branch_AND_Gate|ALT_INV_S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Program_Counter|pout\(12));

\Prog_Coun_Adder|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Prog_Coun_Adder|Add0~53_sumout\ = SUM(( \Program_Counter|pout\(13) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~50\ ))
-- \Prog_Coun_Adder|Add0~54\ = CARRY(( \Program_Counter|pout\(13) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Program_Counter|ALT_INV_pout\(13),
	cin => \Prog_Coun_Adder|Add0~50\,
	sumout => \Prog_Coun_Adder|Add0~53_sumout\,
	cout => \Prog_Coun_Adder|Add0~54\);

\Branch_Adder|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Adder|Add0~53_sumout\ = SUM(( \Instruction_Mem|ROM~9_combout\ ) + ( \Prog_Coun_Adder|Add0~53_sumout\ ) + ( \Branch_Adder|Add0~50\ ))
-- \Branch_Adder|Add0~54\ = CARRY(( \Instruction_Mem|ROM~9_combout\ ) + ( \Prog_Coun_Adder|Add0~53_sumout\ ) + ( \Branch_Adder|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	dataf => \Prog_Coun_Adder|ALT_INV_Add0~53_sumout\,
	cin => \Branch_Adder|Add0~50\,
	sumout => \Branch_Adder|Add0~53_sumout\,
	cout => \Branch_Adder|Add0~54\);

\Program_Counter|pout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Branch_Adder|Add0~53_sumout\,
	asdata => \Prog_Coun_Adder|Add0~53_sumout\,
	sload => \Branch_AND_Gate|ALT_INV_S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Program_Counter|pout\(13));

\Program_Counter|pout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Branch_Adder|Add0~5_sumout\,
	asdata => \Prog_Coun_Adder|Add0~5_sumout\,
	sload => \Branch_AND_Gate|ALT_INV_S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Program_Counter|pout\(1));

\Prog_Coun_Adder|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Prog_Coun_Adder|Add0~13_sumout\ = SUM(( \Program_Counter|pout\(3) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~10\ ))
-- \Prog_Coun_Adder|Add0~14\ = CARRY(( \Program_Counter|pout\(3) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Program_Counter|ALT_INV_pout\(3),
	cin => \Prog_Coun_Adder|Add0~10\,
	sumout => \Prog_Coun_Adder|Add0~13_sumout\,
	cout => \Prog_Coun_Adder|Add0~14\);

\Program_Counter|pout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Branch_Adder|Add0~13_sumout\,
	asdata => \Prog_Coun_Adder|Add0~13_sumout\,
	sload => \Branch_AND_Gate|ALT_INV_S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Program_Counter|pout\(3));

\Prog_Coun_Adder|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Prog_Coun_Adder|Add0~17_sumout\ = SUM(( \Program_Counter|pout\(4) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~14\ ))
-- \Prog_Coun_Adder|Add0~18\ = CARRY(( \Program_Counter|pout\(4) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Program_Counter|ALT_INV_pout\(4),
	cin => \Prog_Coun_Adder|Add0~14\,
	sumout => \Prog_Coun_Adder|Add0~17_sumout\,
	cout => \Prog_Coun_Adder|Add0~18\);

\Program_Counter|pout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Branch_Adder|Add0~17_sumout\,
	asdata => \Prog_Coun_Adder|Add0~17_sumout\,
	sload => \Branch_AND_Gate|ALT_INV_S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Program_Counter|pout\(4));

\Prog_Coun_Adder|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Prog_Coun_Adder|Add0~25_sumout\ = SUM(( \Program_Counter|pout\(6) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~22\ ))
-- \Prog_Coun_Adder|Add0~26\ = CARRY(( \Program_Counter|pout\(6) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Program_Counter|ALT_INV_pout\(6),
	cin => \Prog_Coun_Adder|Add0~22\,
	sumout => \Prog_Coun_Adder|Add0~25_sumout\,
	cout => \Prog_Coun_Adder|Add0~26\);

\Program_Counter|pout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Branch_Adder|Add0~25_sumout\,
	asdata => \Prog_Coun_Adder|Add0~25_sumout\,
	sload => \Branch_AND_Gate|ALT_INV_S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Program_Counter|pout\(6));

\Prog_Coun_Adder|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Prog_Coun_Adder|Add0~29_sumout\ = SUM(( \Program_Counter|pout\(7) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~26\ ))
-- \Prog_Coun_Adder|Add0~30\ = CARRY(( \Program_Counter|pout\(7) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Program_Counter|ALT_INV_pout\(7),
	cin => \Prog_Coun_Adder|Add0~26\,
	sumout => \Prog_Coun_Adder|Add0~29_sumout\,
	cout => \Prog_Coun_Adder|Add0~30\);

\Program_Counter|pout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Branch_Adder|Add0~29_sumout\,
	asdata => \Prog_Coun_Adder|Add0~29_sumout\,
	sload => \Branch_AND_Gate|ALT_INV_S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Program_Counter|pout\(7));

\Prog_Coun_Adder|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Prog_Coun_Adder|Add0~33_sumout\ = SUM(( \Program_Counter|pout\(8) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~30\ ))
-- \Prog_Coun_Adder|Add0~34\ = CARRY(( \Program_Counter|pout\(8) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Program_Counter|ALT_INV_pout\(8),
	cin => \Prog_Coun_Adder|Add0~30\,
	sumout => \Prog_Coun_Adder|Add0~33_sumout\,
	cout => \Prog_Coun_Adder|Add0~34\);

\Program_Counter|pout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Branch_Adder|Add0~33_sumout\,
	asdata => \Prog_Coun_Adder|Add0~33_sumout\,
	sload => \Branch_AND_Gate|ALT_INV_S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Program_Counter|pout\(8));

\Prog_Coun_Adder|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Prog_Coun_Adder|Add0~37_sumout\ = SUM(( \Program_Counter|pout\(9) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~34\ ))
-- \Prog_Coun_Adder|Add0~38\ = CARRY(( \Program_Counter|pout\(9) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Program_Counter|ALT_INV_pout\(9),
	cin => \Prog_Coun_Adder|Add0~34\,
	sumout => \Prog_Coun_Adder|Add0~37_sumout\,
	cout => \Prog_Coun_Adder|Add0~38\);

\Program_Counter|pout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Branch_Adder|Add0~37_sumout\,
	asdata => \Prog_Coun_Adder|Add0~37_sumout\,
	sload => \Branch_AND_Gate|ALT_INV_S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Program_Counter|pout\(9));

\Prog_Coun_Adder|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Prog_Coun_Adder|Add0~41_sumout\ = SUM(( \Program_Counter|pout\(10) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~38\ ))
-- \Prog_Coun_Adder|Add0~42\ = CARRY(( \Program_Counter|pout\(10) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Program_Counter|ALT_INV_pout\(10),
	cin => \Prog_Coun_Adder|Add0~38\,
	sumout => \Prog_Coun_Adder|Add0~41_sumout\,
	cout => \Prog_Coun_Adder|Add0~42\);

\Program_Counter|pout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Branch_Adder|Add0~41_sumout\,
	asdata => \Prog_Coun_Adder|Add0~41_sumout\,
	sload => \Branch_AND_Gate|ALT_INV_S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Program_Counter|pout\(10));

\Program_Counter|pout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Branch_Adder|Add0~45_sumout\,
	asdata => \Prog_Coun_Adder|Add0~45_sumout\,
	sload => \Branch_AND_Gate|ALT_INV_S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Program_Counter|pout\(11));

\Program_Counter|pout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Branch_Adder|Add0~9_sumout\,
	asdata => \Prog_Coun_Adder|Add0~9_sumout\,
	sload => \Branch_AND_Gate|ALT_INV_S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Program_Counter|pout\(2));

\Instruction_Mem|ROM~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~1_combout\ = (!\Program_Counter|pout\(13) & (!\Program_Counter|pout\(12) & !\Program_Counter|pout\(11)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(13),
	datab => \Program_Counter|ALT_INV_pout\(12),
	datac => \Program_Counter|ALT_INV_pout\(11),
	combout => \Instruction_Mem|ROM~1_combout\);

\Instruction_Mem|ROM~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~8_combout\ = (!\Program_Counter|pout\(0) & (!\Program_Counter|pout\(1) & \Program_Counter|pout\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(0),
	datab => \Program_Counter|ALT_INV_pout\(1),
	datac => \Program_Counter|ALT_INV_pout\(3),
	combout => \Instruction_Mem|ROM~8_combout\);

\Instruction_Mem|ROM~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~9_combout\ = ( \Instruction_Mem|ROM~1_combout\ & ( \Instruction_Mem|ROM~8_combout\ & ( (!\Program_Counter|pout\(2) & (!\Program_Counter|pout\(5) & (!\Program_Counter|pout\(4) & \Instruction_Mem|ROM~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(2),
	datab => \Program_Counter|ALT_INV_pout\(5),
	datac => \Program_Counter|ALT_INV_pout\(4),
	datad => \Instruction_Mem|ALT_INV_ROM~0_combout\,
	datae => \Instruction_Mem|ALT_INV_ROM~1_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~8_combout\,
	combout => \Instruction_Mem|ROM~9_combout\);

\Program_Counter|pout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Branch_Adder|Add0~21_sumout\,
	asdata => \Prog_Coun_Adder|Add0~21_sumout\,
	sload => \Branch_AND_Gate|ALT_INV_S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Program_Counter|pout\(5));

\Instruction_Mem|ROM~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~2_combout\ = (!\Program_Counter|pout\(0) & (!\Program_Counter|pout\(1) & (!\Program_Counter|pout\(2) & \Program_Counter|pout\(3)))) # (\Program_Counter|pout\(0) & (\Program_Counter|pout\(1) & (\Program_Counter|pout\(2) & 
-- !\Program_Counter|pout\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110000000000000011000000000000001100000000000000110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(0),
	datab => \Program_Counter|ALT_INV_pout\(1),
	datac => \Program_Counter|ALT_INV_pout\(2),
	datad => \Program_Counter|ALT_INV_pout\(3),
	combout => \Instruction_Mem|ROM~2_combout\);

\Instruction_Mem|ROM~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~3_combout\ = ( \Instruction_Mem|ROM~2_combout\ & ( (!\Program_Counter|pout\(5) & (!\Program_Counter|pout\(4) & (\Instruction_Mem|ROM~0_combout\ & \Instruction_Mem|ROM~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(5),
	datab => \Program_Counter|ALT_INV_pout\(4),
	datac => \Instruction_Mem|ALT_INV_ROM~0_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~1_combout\,
	datae => \Instruction_Mem|ALT_INV_ROM~2_combout\,
	combout => \Instruction_Mem|ROM~3_combout\);

\Instruction_Mem|ROM~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~4_combout\ = !\Program_Counter|pout\(3) $ (((!\Program_Counter|pout\(0) & (!\Program_Counter|pout\(1) & !\Program_Counter|pout\(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111110000000011111111000000001111111100000000111111110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(0),
	datab => \Program_Counter|ALT_INV_pout\(1),
	datac => \Program_Counter|ALT_INV_pout\(2),
	datad => \Program_Counter|ALT_INV_pout\(3),
	combout => \Instruction_Mem|ROM~4_combout\);

\Instruction_Mem|ROM~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~5_combout\ = ( \Instruction_Mem|ROM~1_combout\ & ( (\Instruction_Mem|ROM~4_combout\ & (!\Program_Counter|pout\(5) & (!\Program_Counter|pout\(4) & \Instruction_Mem|ROM~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~4_combout\,
	datab => \Program_Counter|ALT_INV_pout\(5),
	datac => \Program_Counter|ALT_INV_pout\(4),
	datad => \Instruction_Mem|ALT_INV_ROM~0_combout\,
	datae => \Instruction_Mem|ALT_INV_ROM~1_combout\,
	combout => \Instruction_Mem|ROM~5_combout\);

\Instruction_Mem|ROM~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~6_combout\ = (!\Program_Counter|pout\(3) & ((!\Program_Counter|pout\(0) & (!\Program_Counter|pout\(1))) # (\Program_Counter|pout\(0) & ((\Program_Counter|pout\(2))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110100000000100011010000000010001101000000001000110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(0),
	datab => \Program_Counter|ALT_INV_pout\(1),
	datac => \Program_Counter|ALT_INV_pout\(2),
	datad => \Program_Counter|ALT_INV_pout\(3),
	combout => \Instruction_Mem|ROM~6_combout\);

\Instruction_Mem|ROM~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~7_combout\ = ( \Instruction_Mem|ROM~6_combout\ & ( (!\Program_Counter|pout\(5) & (!\Program_Counter|pout\(4) & (\Instruction_Mem|ROM~0_combout\ & \Instruction_Mem|ROM~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(5),
	datab => \Program_Counter|ALT_INV_pout\(4),
	datac => \Instruction_Mem|ALT_INV_ROM~0_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~1_combout\,
	datae => \Instruction_Mem|ALT_INV_ROM~6_combout\,
	combout => \Instruction_Mem|ROM~7_combout\);

\Control_Unit|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Control_Unit|Mux8~0_combout\ = (!\Instruction_Mem|ROM~3_combout\ & (((\Instruction_Mem|ROM~5_combout\ & !\Instruction_Mem|ROM~7_combout\)) # (\Instruction_Mem|ROM~9_combout\))) # (\Instruction_Mem|ROM~3_combout\ & (\Instruction_Mem|ROM~9_combout\ & 
-- ((\Instruction_Mem|ROM~7_combout\) # (\Instruction_Mem|ROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010111111001000001011111100100000101111110010000010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~3_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~5_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~7_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	combout => \Control_Unit|Mux8~0_combout\);

\Control_Unit|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Control_Unit|Mux5~0_combout\ = (\Instruction_Mem|ROM~5_combout\ & (\Instruction_Mem|ROM~7_combout\ & !\Instruction_Mem|ROM~9_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~5_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~7_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	combout => \Control_Unit|Mux5~0_combout\);

\Control_Unit|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Control_Unit|Mux3~0_combout\ = (!\Instruction_Mem|ROM~5_combout\ & (\Instruction_Mem|ROM~7_combout\ & (\Instruction_Mem|ROM~3_combout\ & !\Instruction_Mem|ROM~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~5_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~7_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~3_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	combout => \Control_Unit|Mux3~0_combout\);

\Register_File|Reg[1][0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Reg[1][0]~0_combout\ = !\Write_Back_Mux|SAIDA[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Write_Back_Mux|ALT_INV_SAIDA[0]~0_combout\,
	combout => \Register_File|Reg[1][0]~0_combout\);

\Control_Unit|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Control_Unit|Mux6~0_combout\ = (!\Instruction_Mem|ROM~9_combout\ & (\Instruction_Mem|ROM~3_combout\ & (!\Instruction_Mem|ROM~5_combout\ $ (!\Instruction_Mem|ROM~7_combout\)))) # (\Instruction_Mem|ROM~9_combout\ & (((\Instruction_Mem|ROM~7_combout\) # 
-- (\Instruction_Mem|ROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000111111000101000011111100010100001111110001010000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~3_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~5_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~7_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	combout => \Control_Unit|Mux6~0_combout\);

\Instruction_Mem|ROM~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~25_combout\ = (!\Program_Counter|pout\(5) & (!\Program_Counter|pout\(4) & (\Instruction_Mem|ROM~0_combout\ & \Instruction_Mem|ROM~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(5),
	datab => \Program_Counter|ALT_INV_pout\(4),
	datac => \Instruction_Mem|ALT_INV_ROM~0_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~1_combout\,
	combout => \Instruction_Mem|ROM~25_combout\);

\Instruction_Mem|ROM~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~10_combout\ = (!\Program_Counter|pout\(3) & (((\Program_Counter|pout\(1) & \Program_Counter|pout\(2))) # (\Program_Counter|pout\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011100000000010101110000000001010111000000000101011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(0),
	datab => \Program_Counter|ALT_INV_pout\(1),
	datac => \Program_Counter|ALT_INV_pout\(2),
	datad => \Program_Counter|ALT_INV_pout\(3),
	combout => \Instruction_Mem|ROM~10_combout\);

\Control_Unit|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Control_Unit|Mux0~0_combout\ = ((\Instruction_Mem|ROM~5_combout\ & ((\Instruction_Mem|ROM~9_combout\) # (\Instruction_Mem|ROM~3_combout\)))) # (\Instruction_Mem|ROM~7_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100111111000111110011111100011111001111110001111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~3_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~5_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~7_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	combout => \Control_Unit|Mux0~0_combout\);

\Mux_Reg_Dst|SAIDA[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux_Reg_Dst|SAIDA[0]~0_combout\ = (\Instruction_Mem|ROM~25_combout\ & ((!\Control_Unit|Mux0~0_combout\ & (\Instruction_Mem|ROM~21_combout\)) # (\Control_Unit|Mux0~0_combout\ & ((\Instruction_Mem|ROM~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100010000010100010001000001010001000100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~25_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~21_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~10_combout\,
	datad => \Control_Unit|ALT_INV_Mux0~0_combout\,
	combout => \Mux_Reg_Dst|SAIDA[0]~0_combout\);

\Instruction_Mem|ROM~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~12_combout\ = (!\Program_Counter|pout\(2) & ((!\Program_Counter|pout\(1) & (!\Program_Counter|pout\(0) & \Program_Counter|pout\(3))) # (\Program_Counter|pout\(1) & ((!\Program_Counter|pout\(3))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000010000000001100001000000000110000100000000011000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(0),
	datab => \Program_Counter|ALT_INV_pout\(1),
	datac => \Program_Counter|ALT_INV_pout\(2),
	datad => \Program_Counter|ALT_INV_pout\(3),
	combout => \Instruction_Mem|ROM~12_combout\);

\Mux_Reg_Dst|SAIDA[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux_Reg_Dst|SAIDA[1]~1_combout\ = (\Instruction_Mem|ROM~25_combout\ & ((!\Control_Unit|Mux0~0_combout\ & ((\Instruction_Mem|ROM~23_combout\))) # (\Control_Unit|Mux0~0_combout\ & (\Instruction_Mem|ROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001010001000100000101000100010000010100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~25_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~12_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~23_combout\,
	datad => \Control_Unit|ALT_INV_Mux0~0_combout\,
	combout => \Mux_Reg_Dst|SAIDA[1]~1_combout\);

\Instruction_Mem|ROM~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~18_combout\ = (!\Program_Counter|pout\(12) & !\Program_Counter|pout\(11))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(12),
	datab => \Program_Counter|ALT_INV_pout\(11),
	combout => \Instruction_Mem|ROM~18_combout\);

\Instruction_Mem|ROM~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~20_combout\ = ( \Instruction_Mem|ROM~0_combout\ & ( \Instruction_Mem|ROM~19_combout\ & ( (!\Program_Counter|pout\(13) & (!\Program_Counter|pout\(5) & (!\Program_Counter|pout\(4) & \Instruction_Mem|ROM~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(13),
	datab => \Program_Counter|ALT_INV_pout\(5),
	datac => \Program_Counter|ALT_INV_pout\(4),
	datad => \Instruction_Mem|ALT_INV_ROM~18_combout\,
	datae => \Instruction_Mem|ALT_INV_ROM~0_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~19_combout\,
	combout => \Instruction_Mem|ROM~20_combout\);

\Mux_Reg_Dst|SAIDA[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux_Reg_Dst|SAIDA[2]~2_combout\ = (\Instruction_Mem|ROM~20_combout\ & !\Control_Unit|Mux0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~20_combout\,
	datab => \Control_Unit|ALT_INV_Mux0~0_combout\,
	combout => \Mux_Reg_Dst|SAIDA[2]~2_combout\);

\Mux_Reg_Dst|SAIDA[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux_Reg_Dst|SAIDA[3]~3_combout\ = (\Instruction_Mem|ROM~9_combout\ & !\Control_Unit|Mux0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	datab => \Control_Unit|ALT_INV_Mux0~0_combout\,
	combout => \Mux_Reg_Dst|SAIDA[3]~3_combout\);

\Register_File|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Decoder0~1_combout\ = ( !\Mux_Reg_Dst|SAIDA[3]~3_combout\ & ( (!\Control_Unit|Mux6~0_combout\ & (\Mux_Reg_Dst|SAIDA[0]~0_combout\ & (!\Mux_Reg_Dst|SAIDA[1]~1_combout\ & !\Mux_Reg_Dst|SAIDA[2]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux6~0_combout\,
	datab => \Mux_Reg_Dst|ALT_INV_SAIDA[0]~0_combout\,
	datac => \Mux_Reg_Dst|ALT_INV_SAIDA[1]~1_combout\,
	datad => \Mux_Reg_Dst|ALT_INV_SAIDA[2]~2_combout\,
	datae => \Mux_Reg_Dst|ALT_INV_SAIDA[3]~3_combout\,
	combout => \Register_File|Decoder0~1_combout\);

\Register_File|Reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Register_File|Reg[1][0]~0_combout\,
	ena => \Register_File|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[1][0]~q\);

\Register_File|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Decoder0~2_combout\ = ( !\Mux_Reg_Dst|SAIDA[3]~3_combout\ & ( (!\Control_Unit|Mux6~0_combout\ & (!\Mux_Reg_Dst|SAIDA[0]~0_combout\ & (\Mux_Reg_Dst|SAIDA[1]~1_combout\ & !\Mux_Reg_Dst|SAIDA[2]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux6~0_combout\,
	datab => \Mux_Reg_Dst|ALT_INV_SAIDA[0]~0_combout\,
	datac => \Mux_Reg_Dst|ALT_INV_SAIDA[1]~1_combout\,
	datad => \Mux_Reg_Dst|ALT_INV_SAIDA[2]~2_combout\,
	datae => \Mux_Reg_Dst|ALT_INV_SAIDA[3]~3_combout\,
	combout => \Register_File|Decoder0~2_combout\);

\Register_File|Reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[0]~0_combout\,
	ena => \Register_File|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[2][0]~q\);

\Register_File|Reg[3][0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Reg[3][0]~1_combout\ = !\Write_Back_Mux|SAIDA[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Write_Back_Mux|ALT_INV_SAIDA[0]~0_combout\,
	combout => \Register_File|Reg[3][0]~1_combout\);

\Register_File|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Decoder0~3_combout\ = ( !\Mux_Reg_Dst|SAIDA[3]~3_combout\ & ( (!\Control_Unit|Mux6~0_combout\ & (\Mux_Reg_Dst|SAIDA[0]~0_combout\ & (\Mux_Reg_Dst|SAIDA[1]~1_combout\ & !\Mux_Reg_Dst|SAIDA[2]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux6~0_combout\,
	datab => \Mux_Reg_Dst|ALT_INV_SAIDA[0]~0_combout\,
	datac => \Mux_Reg_Dst|ALT_INV_SAIDA[1]~1_combout\,
	datad => \Mux_Reg_Dst|ALT_INV_SAIDA[2]~2_combout\,
	datae => \Mux_Reg_Dst|ALT_INV_SAIDA[3]~3_combout\,
	combout => \Register_File|Decoder0~3_combout\);

\Register_File|Reg[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Register_File|Reg[3][0]~1_combout\,
	ena => \Register_File|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[3][0]~q\);

\Instruction_Mem|ROM~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~11_combout\ = ( \Instruction_Mem|ROM~10_combout\ & ( (!\Program_Counter|pout\(5) & (!\Program_Counter|pout\(4) & (\Instruction_Mem|ROM~0_combout\ & \Instruction_Mem|ROM~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(5),
	datab => \Program_Counter|ALT_INV_pout\(4),
	datac => \Instruction_Mem|ALT_INV_ROM~0_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~1_combout\,
	datae => \Instruction_Mem|ALT_INV_ROM~10_combout\,
	combout => \Instruction_Mem|ROM~11_combout\);

\Instruction_Mem|ROM~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~13_combout\ = ( \Instruction_Mem|ROM~12_combout\ & ( (!\Program_Counter|pout\(5) & (!\Program_Counter|pout\(4) & (\Instruction_Mem|ROM~0_combout\ & \Instruction_Mem|ROM~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(5),
	datab => \Program_Counter|ALT_INV_pout\(4),
	datac => \Instruction_Mem|ALT_INV_ROM~0_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~1_combout\,
	datae => \Instruction_Mem|ALT_INV_ROM~12_combout\,
	combout => \Instruction_Mem|ROM~13_combout\);

\Register_File|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux31~0_combout\ = ( \Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( !\Register_File|Reg[3][0]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[2][0]~q\ ) ) 
-- ) # ( \Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( !\Register_File|Reg[1][0]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[0][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101110011001100110000001111000011111111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][0]~q\,
	datab => \Register_File|ALT_INV_Reg[1][0]~q\,
	datac => \Register_File|ALT_INV_Reg[2][0]~q\,
	datad => \Register_File|ALT_INV_Reg[3][0]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~11_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~13_combout\,
	combout => \Register_File|Mux31~0_combout\);

\Register_File|Reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[1]~1_combout\,
	ena => \Register_File|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[1][1]~q\);

\Register_File|Reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[1]~1_combout\,
	ena => \Register_File|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[2][1]~q\);

\Register_File|Reg[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[1]~1_combout\,
	ena => \Register_File|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[3][1]~q\);

\Register_File|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux30~0_combout\ = ( \Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[3][1]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[2][1]~q\ ) ) 
-- ) # ( \Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[1][1]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[0][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][1]~q\,
	datab => \Register_File|ALT_INV_Reg[1][1]~q\,
	datac => \Register_File|ALT_INV_Reg[2][1]~q\,
	datad => \Register_File|ALT_INV_Reg[3][1]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~11_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~13_combout\,
	combout => \Register_File|Mux30~0_combout\);

\Register_File|Reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[2]~2_combout\,
	ena => \Register_File|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[1][2]~q\);

\Register_File|Reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[2]~2_combout\,
	ena => \Register_File|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[2][2]~q\);

\Register_File|Reg[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[2]~2_combout\,
	ena => \Register_File|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[3][2]~q\);

\Register_File|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux29~0_combout\ = ( \Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[3][2]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[2][2]~q\ ) ) 
-- ) # ( \Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[1][2]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[0][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][2]~q\,
	datab => \Register_File|ALT_INV_Reg[1][2]~q\,
	datac => \Register_File|ALT_INV_Reg[2][2]~q\,
	datad => \Register_File|ALT_INV_Reg[3][2]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~11_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~13_combout\,
	combout => \Register_File|Mux29~0_combout\);

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Chumusuke.ram0_MemoriaRAM_d424482c.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "MemoriaRAM:Rand_Acess_Mem|altsyncram:RAM_rtl_0|altsyncram_8cv1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 1000,
	port_a_logical_ram_depth => 1001,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 1000,
	port_b_logical_ram_depth => 1001,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Control_Unit|Mux3~0_combout\,
	portbre => \Control_Unit|ALT_INV_Mux3~0_combout\,
	clk0 => \Clock~input_o\,
	portadatain => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

\Write_Back_Mux|SAIDA[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Write_Back_Mux|SAIDA[9]~9_combout\ = ( \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout\ & ( \Arith_Logi_Unit|resultado\(9) ) ) # ( !\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout\ & ( \Arith_Logi_Unit|resultado\(9) 
-- & ( ((!\Instruction_Mem|ROM~7_combout\) # ((\Instruction_Mem|ROM~9_combout\) # (\Instruction_Mem|ROM~3_combout\))) # (\Instruction_Mem|ROM~5_combout\) ) ) ) # ( \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout\ & ( 
-- !\Arith_Logi_Unit|resultado\(9) & ( (!\Instruction_Mem|ROM~5_combout\ & (\Instruction_Mem|ROM~7_combout\ & (!\Instruction_Mem|ROM~3_combout\ & !\Instruction_Mem|ROM~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000011011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~5_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~7_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~3_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	datae => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a9~portbdataout\,
	dataf => \Arith_Logi_Unit|ALT_INV_resultado\(9),
	combout => \Write_Back_Mux|SAIDA[9]~9_combout\);

\Register_File|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Decoder0~0_combout\ = ( !\Mux_Reg_Dst|SAIDA[3]~3_combout\ & ( (!\Control_Unit|Mux6~0_combout\ & (!\Mux_Reg_Dst|SAIDA[0]~0_combout\ & (!\Mux_Reg_Dst|SAIDA[1]~1_combout\ & !\Mux_Reg_Dst|SAIDA[2]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux6~0_combout\,
	datab => \Mux_Reg_Dst|ALT_INV_SAIDA[0]~0_combout\,
	datac => \Mux_Reg_Dst|ALT_INV_SAIDA[1]~1_combout\,
	datad => \Mux_Reg_Dst|ALT_INV_SAIDA[2]~2_combout\,
	datae => \Mux_Reg_Dst|ALT_INV_SAIDA[3]~3_combout\,
	combout => \Register_File|Decoder0~0_combout\);

\Register_File|Reg[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[9]~9_combout\,
	ena => \Register_File|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[0][9]~q\);

\Register_File|Reg[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[9]~9_combout\,
	ena => \Register_File|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[1][9]~q\);

\Register_File|Reg[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[9]~9_combout\,
	ena => \Register_File|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[2][9]~q\);

\Register_File|Reg[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[9]~9_combout\,
	ena => \Register_File|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[3][9]~q\);

\Register_File|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux22~0_combout\ = ( \Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[3][9]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[2][9]~q\ ) ) 
-- ) # ( \Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[1][9]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[0][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][9]~q\,
	datab => \Register_File|ALT_INV_Reg[1][9]~q\,
	datac => \Register_File|ALT_INV_Reg[2][9]~q\,
	datad => \Register_File|ALT_INV_Reg[3][9]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~11_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~13_combout\,
	combout => \Register_File|Mux22~0_combout\);

\Mux_ULA_In|SAIDA[9]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux_ULA_In|SAIDA[9]~11_combout\ = (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux22~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux22~0_combout\,
	combout => \Mux_ULA_In|SAIDA[9]~11_combout\);

\Instruction_Mem|ROM~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~14_combout\ = (!\Program_Counter|pout\(0) & (!\Program_Counter|pout\(2) & (!\Program_Counter|pout\(1) $ (!\Program_Counter|pout\(3))))) # (\Program_Counter|pout\(0) & (((\Program_Counter|pout\(2) & !\Program_Counter|pout\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010110000000001001011000000000100101100000000010010110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(0),
	datab => \Program_Counter|ALT_INV_pout\(1),
	datac => \Program_Counter|ALT_INV_pout\(2),
	datad => \Program_Counter|ALT_INV_pout\(3),
	combout => \Instruction_Mem|ROM~14_combout\);

\Instruction_Mem|ROM~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~15_combout\ = ( \Instruction_Mem|ROM~14_combout\ & ( (!\Program_Counter|pout\(5) & (!\Program_Counter|pout\(4) & (\Instruction_Mem|ROM~0_combout\ & \Instruction_Mem|ROM~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(5),
	datab => \Program_Counter|ALT_INV_pout\(4),
	datac => \Instruction_Mem|ALT_INV_ROM~0_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~1_combout\,
	datae => \Instruction_Mem|ALT_INV_ROM~14_combout\,
	combout => \Instruction_Mem|ROM~15_combout\);

\Instruction_Mem|ROM~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~16_combout\ = (\Program_Counter|pout\(0) & (\Program_Counter|pout\(1) & !\Program_Counter|pout\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(0),
	datab => \Program_Counter|ALT_INV_pout\(1),
	datac => \Program_Counter|ALT_INV_pout\(3),
	combout => \Instruction_Mem|ROM~16_combout\);

\Instruction_Mem|ROM~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~17_combout\ = ( \Instruction_Mem|ROM~1_combout\ & ( \Instruction_Mem|ROM~16_combout\ & ( (!\Program_Counter|pout\(2) & (!\Program_Counter|pout\(5) & (!\Program_Counter|pout\(4) & \Instruction_Mem|ROM~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(2),
	datab => \Program_Counter|ALT_INV_pout\(5),
	datac => \Program_Counter|ALT_INV_pout\(4),
	datad => \Instruction_Mem|ALT_INV_ROM~0_combout\,
	datae => \Instruction_Mem|ALT_INV_ROM~1_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~16_combout\,
	combout => \Instruction_Mem|ROM~17_combout\);

\Register_File|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux6~0_combout\ = ( \Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[3][9]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[2][9]~q\ ) ) ) 
-- # ( \Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[1][9]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[0][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][9]~q\,
	datab => \Register_File|ALT_INV_Reg[1][9]~q\,
	datac => \Register_File|ALT_INV_Reg[2][9]~q\,
	datad => \Register_File|ALT_INV_Reg[3][9]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~15_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~17_combout\,
	combout => \Register_File|Mux6~0_combout\);

\Control_Unit|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Control_Unit|Mux7~0_combout\ = (!\Instruction_Mem|ROM~3_combout\ & (\Instruction_Mem|ROM~9_combout\ & ((\Instruction_Mem|ROM~7_combout\) # (\Instruction_Mem|ROM~5_combout\)))) # (\Instruction_Mem|ROM~3_combout\ & (((\Instruction_Mem|ROM~5_combout\ & 
-- !\Instruction_Mem|ROM~7_combout\)) # (\Instruction_Mem|ROM~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001111111000100000111111100010000011111110001000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~3_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~5_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~7_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	combout => \Control_Unit|Mux7~0_combout\);

\Control_Unit|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Control_Unit|Mux9~0_combout\ = (!\Instruction_Mem|ROM~3_combout\ & (((\Instruction_Mem|ROM~9_combout\)))) # (\Instruction_Mem|ROM~3_combout\ & ((!\Instruction_Mem|ROM~7_combout\ & ((!\Instruction_Mem|ROM~9_combout\))) # (\Instruction_Mem|ROM~7_combout\ & 
-- ((\Instruction_Mem|ROM~9_combout\) # (\Instruction_Mem|ROM~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000110101111010100011010111101010001101011110101000110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~3_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~5_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~7_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	combout => \Control_Unit|Mux9~0_combout\);

\Register_File|Reg[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[8]~8_combout\,
	ena => \Register_File|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[1][8]~q\);

\Register_File|Reg[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[8]~8_combout\,
	ena => \Register_File|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[2][8]~q\);

\Register_File|Reg[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[8]~8_combout\,
	ena => \Register_File|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[3][8]~q\);

\Register_File|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux7~0_combout\ = ( \Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[3][8]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[2][8]~q\ ) ) ) 
-- # ( \Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[1][8]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[0][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][8]~q\,
	datab => \Register_File|ALT_INV_Reg[1][8]~q\,
	datac => \Register_File|ALT_INV_Reg[2][8]~q\,
	datad => \Register_File|ALT_INV_Reg[3][8]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~15_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~17_combout\,
	combout => \Register_File|Mux7~0_combout\);

\Register_File|Reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[7]~7_combout\,
	ena => \Register_File|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[1][7]~q\);

\Register_File|Reg[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[7]~7_combout\,
	ena => \Register_File|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[2][7]~q\);

\Register_File|Reg[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[7]~7_combout\,
	ena => \Register_File|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[3][7]~q\);

\Register_File|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux8~0_combout\ = ( \Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[3][7]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[2][7]~q\ ) ) ) 
-- # ( \Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[1][7]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[0][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][7]~q\,
	datab => \Register_File|ALT_INV_Reg[1][7]~q\,
	datac => \Register_File|ALT_INV_Reg[2][7]~q\,
	datad => \Register_File|ALT_INV_Reg[3][7]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~15_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~17_combout\,
	combout => \Register_File|Mux8~0_combout\);

\Register_File|Reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[6]~6_combout\,
	ena => \Register_File|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[1][6]~q\);

\Register_File|Reg[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[6]~6_combout\,
	ena => \Register_File|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[2][6]~q\);

\Register_File|Reg[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[6]~6_combout\,
	ena => \Register_File|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[3][6]~q\);

\Register_File|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux9~0_combout\ = ( \Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[3][6]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[2][6]~q\ ) ) ) 
-- # ( \Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[1][6]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[0][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][6]~q\,
	datab => \Register_File|ALT_INV_Reg[1][6]~q\,
	datac => \Register_File|ALT_INV_Reg[2][6]~q\,
	datad => \Register_File|ALT_INV_Reg[3][6]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~15_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~17_combout\,
	combout => \Register_File|Mux9~0_combout\);

\Register_File|Reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[5]~5_combout\,
	ena => \Register_File|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[1][5]~q\);

\Register_File|Reg[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[5]~5_combout\,
	ena => \Register_File|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[2][5]~q\);

\Register_File|Reg[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[5]~5_combout\,
	ena => \Register_File|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[3][5]~q\);

\Register_File|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux10~0_combout\ = ( \Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[3][5]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[2][5]~q\ ) ) 
-- ) # ( \Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[1][5]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[0][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][5]~q\,
	datab => \Register_File|ALT_INV_Reg[1][5]~q\,
	datac => \Register_File|ALT_INV_Reg[2][5]~q\,
	datad => \Register_File|ALT_INV_Reg[3][5]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~15_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~17_combout\,
	combout => \Register_File|Mux10~0_combout\);

\Register_File|Reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[4]~4_combout\,
	ena => \Register_File|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[1][4]~q\);

\Register_File|Reg[2][4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Reg[2][4]~2_combout\ = !\Write_Back_Mux|SAIDA[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Write_Back_Mux|ALT_INV_SAIDA[4]~4_combout\,
	combout => \Register_File|Reg[2][4]~2_combout\);

\Register_File|Reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Register_File|Reg[2][4]~2_combout\,
	ena => \Register_File|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[2][4]~q\);

\Register_File|Reg[3][4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Reg[3][4]~3_combout\ = !\Write_Back_Mux|SAIDA[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Write_Back_Mux|ALT_INV_SAIDA[4]~4_combout\,
	combout => \Register_File|Reg[3][4]~3_combout\);

\Register_File|Reg[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Register_File|Reg[3][4]~3_combout\,
	ena => \Register_File|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[3][4]~q\);

\Register_File|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux11~0_combout\ = ( \Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( !\Register_File|Reg[3][4]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( !\Register_File|Reg[2][4]~q\ ) 
-- ) ) # ( \Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[1][4]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[0][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001111110000111100001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][4]~q\,
	datab => \Register_File|ALT_INV_Reg[1][4]~q\,
	datac => \Register_File|ALT_INV_Reg[2][4]~q\,
	datad => \Register_File|ALT_INV_Reg[3][4]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~15_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~17_combout\,
	combout => \Register_File|Mux11~0_combout\);

\Arith_Logi_Unit|mult~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|mult~5_combout\ = (!\Register_File|Mux11~0_combout\ & \Register_File|Mux10~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux11~0_combout\,
	datab => \Register_File|ALT_INV_Mux10~0_combout\,
	combout => \Arith_Logi_Unit|mult~5_combout\);

\Register_File|Reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[3]~3_combout\,
	ena => \Register_File|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[1][3]~q\);

\Register_File|Reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[3]~3_combout\,
	ena => \Register_File|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[2][3]~q\);

\Register_File|Reg[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[3]~3_combout\,
	ena => \Register_File|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[3][3]~q\);

\Register_File|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux12~0_combout\ = ( \Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[3][3]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[2][3]~q\ ) ) 
-- ) # ( \Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[1][3]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[0][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][3]~q\,
	datab => \Register_File|ALT_INV_Reg[1][3]~q\,
	datac => \Register_File|ALT_INV_Reg[2][3]~q\,
	datad => \Register_File|ALT_INV_Reg[3][3]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~15_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~17_combout\,
	combout => \Register_File|Mux12~0_combout\);

\Arith_Logi_Unit|mult~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|mult~0_combout\ = (!\Register_File|Mux12~0_combout\ & \Register_File|Mux11~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux12~0_combout\,
	datab => \Register_File|ALT_INV_Mux11~0_combout\,
	combout => \Arith_Logi_Unit|mult~0_combout\);

\Arith_Logi_Unit|mult~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|mult~6_combout\ = (!\Register_File|Mux13~0_combout\ & \Register_File|Mux12~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux13~0_combout\,
	datab => \Register_File|ALT_INV_Mux12~0_combout\,
	combout => \Arith_Logi_Unit|mult~6_combout\);

\Arith_Logi_Unit|mult~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|mult~1_combout\ = (!\Register_File|Mux14~0_combout\ & \Register_File|Mux13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux14~0_combout\,
	datab => \Register_File|ALT_INV_Mux13~0_combout\,
	combout => \Arith_Logi_Unit|mult~1_combout\);

\Arith_Logi_Unit|mult~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|mult~3_combout\ = (!\Register_File|Mux15~0_combout\ & \Register_File|Mux14~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Register_File|ALT_INV_Mux14~0_combout\,
	combout => \Arith_Logi_Unit|mult~3_combout\);

\Instruction_Mem|ROM~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~31_combout\ = ( \Instruction_Mem|ROM~19_combout\ & ( (!\Program_Counter|pout\(5) & (!\Program_Counter|pout\(4) & (\Instruction_Mem|ROM~18_combout\ & \Instruction_Mem|ROM~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(5),
	datab => \Program_Counter|ALT_INV_pout\(4),
	datac => \Instruction_Mem|ALT_INV_ROM~18_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~0_combout\,
	datae => \Instruction_Mem|ALT_INV_ROM~19_combout\,
	combout => \Instruction_Mem|ROM~31_combout\);

\Instruction_Mem|ROM~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~30_combout\ = ( \Instruction_Mem|ROM~23_combout\ & ( (!\Program_Counter|pout\(5) & (!\Program_Counter|pout\(4) & (\Instruction_Mem|ROM~18_combout\ & \Instruction_Mem|ROM~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(5),
	datab => \Program_Counter|ALT_INV_pout\(4),
	datac => \Instruction_Mem|ALT_INV_ROM~18_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~0_combout\,
	datae => \Instruction_Mem|ALT_INV_ROM~23_combout\,
	combout => \Instruction_Mem|ROM~30_combout\);

\Instruction_Mem|ROM~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~29_combout\ = ( \Instruction_Mem|ROM~21_combout\ & ( (!\Program_Counter|pout\(5) & (!\Program_Counter|pout\(4) & (\Instruction_Mem|ROM~18_combout\ & \Instruction_Mem|ROM~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(5),
	datab => \Program_Counter|ALT_INV_pout\(4),
	datac => \Instruction_Mem|ALT_INV_ROM~18_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~0_combout\,
	datae => \Instruction_Mem|ALT_INV_ROM~21_combout\,
	combout => \Instruction_Mem|ROM~29_combout\);

\Arith_Logi_Unit|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add2~1_sumout\ = SUM(( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\)) # (\Program_Counter|pout\(13)))) ) + ( VCC ) + ( !VCC ))
-- \Arith_Logi_Unit|Add2~2\ = CARRY(( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\)) # (\Program_Counter|pout\(13)))) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111010110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux31~0_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => GND,
	sumout => \Arith_Logi_Unit|Add2~1_sumout\,
	cout => \Arith_Logi_Unit|Add2~2\);

\Arith_Logi_Unit|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add2~5_sumout\ = SUM(( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # (\Program_Counter|pout\(13)))) ) + ( GND ) + ( 
-- \Arith_Logi_Unit|Add2~2\ ))
-- \Arith_Logi_Unit|Add2~6\ = CARRY(( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # (\Program_Counter|pout\(13)))) ) + ( GND ) + ( 
-- \Arith_Logi_Unit|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111010110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add2~2\,
	sumout => \Arith_Logi_Unit|Add2~5_sumout\,
	cout => \Arith_Logi_Unit|Add2~6\);

\Arith_Logi_Unit|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add2~9_sumout\ = SUM(( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux29~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\) # (\Program_Counter|pout\(13))))) ) + ( GND ) + ( 
-- \Arith_Logi_Unit|Add2~6\ ))
-- \Arith_Logi_Unit|Add2~10\ = CARRY(( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux29~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\) # (\Program_Counter|pout\(13))))) ) + ( GND ) + ( \Arith_Logi_Unit|Add2~6\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001101110110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux29~0_combout\,
	datac => \Program_Counter|ALT_INV_pout\(13),
	datad => \Instruction_Mem|ALT_INV_ROM~31_combout\,
	cin => \Arith_Logi_Unit|Add2~6\,
	sumout => \Arith_Logi_Unit|Add2~9_sumout\,
	cout => \Arith_Logi_Unit|Add2~10\);

\Arith_Logi_Unit|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add2~13_sumout\ = SUM(( (!\Register_File|Mux28~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( GND ) + ( \Arith_Logi_Unit|Add2~10\ ))
-- \Arith_Logi_Unit|Add2~14\ = CARRY(( (!\Register_File|Mux28~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( GND ) + ( \Arith_Logi_Unit|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux28~0_combout\,
	cin => \Arith_Logi_Unit|Add2~10\,
	sumout => \Arith_Logi_Unit|Add2~13_sumout\,
	cout => \Arith_Logi_Unit|Add2~14\);

\Arith_Logi_Unit|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add2~17_sumout\ = SUM(( (!\Register_File|Mux27~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( GND ) + ( \Arith_Logi_Unit|Add2~14\ ))
-- \Arith_Logi_Unit|Add2~18\ = CARRY(( (!\Register_File|Mux27~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( GND ) + ( \Arith_Logi_Unit|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add2~14\,
	sumout => \Arith_Logi_Unit|Add2~17_sumout\,
	cout => \Arith_Logi_Unit|Add2~18\);

\Arith_Logi_Unit|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add2~21_sumout\ = SUM(( (!\Register_File|Mux26~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( GND ) + ( \Arith_Logi_Unit|Add2~18\ ))
-- \Arith_Logi_Unit|Add2~22\ = CARRY(( (!\Register_File|Mux26~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( GND ) + ( \Arith_Logi_Unit|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add2~18\,
	sumout => \Arith_Logi_Unit|Add2~21_sumout\,
	cout => \Arith_Logi_Unit|Add2~22\);

\Arith_Logi_Unit|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add2~25_sumout\ = SUM(( (!\Register_File|Mux25~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( GND ) + ( \Arith_Logi_Unit|Add2~22\ ))
-- \Arith_Logi_Unit|Add2~26\ = CARRY(( (!\Register_File|Mux25~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( GND ) + ( \Arith_Logi_Unit|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add2~22\,
	sumout => \Arith_Logi_Unit|Add2~25_sumout\,
	cout => \Arith_Logi_Unit|Add2~26\);

\Arith_Logi_Unit|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add2~29_sumout\ = SUM(( (!\Register_File|Mux24~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( GND ) + ( \Arith_Logi_Unit|Add2~26\ ))
-- \Arith_Logi_Unit|Add2~30\ = CARRY(( (!\Register_File|Mux24~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( GND ) + ( \Arith_Logi_Unit|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add2~26\,
	sumout => \Arith_Logi_Unit|Add2~29_sumout\,
	cout => \Arith_Logi_Unit|Add2~30\);

\Arith_Logi_Unit|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add2~33_sumout\ = SUM(( (!\Register_File|Mux23~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( GND ) + ( \Arith_Logi_Unit|Add2~30\ ))
-- \Arith_Logi_Unit|Add2~34\ = CARRY(( (!\Register_File|Mux23~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( GND ) + ( \Arith_Logi_Unit|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add2~30\,
	sumout => \Arith_Logi_Unit|Add2~33_sumout\,
	cout => \Arith_Logi_Unit|Add2~34\);

\Arith_Logi_Unit|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add2~37_sumout\ = SUM(( (!\Register_File|Mux22~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( GND ) + ( \Arith_Logi_Unit|Add2~34\ ))
-- \Arith_Logi_Unit|Add2~38\ = CARRY(( (!\Register_File|Mux22~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( GND ) + ( \Arith_Logi_Unit|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add2~34\,
	sumout => \Arith_Logi_Unit|Add2~37_sumout\,
	cout => \Arith_Logi_Unit|Add2~38\);

\Arith_Logi_Unit|prod~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~5_combout\ = (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add2~13_sumout\,
	combout => \Arith_Logi_Unit|prod~5_combout\);

\Arith_Logi_Unit|prod~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~2_combout\ = (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add2~9_sumout\,
	combout => \Arith_Logi_Unit|prod~2_combout\);

\Arith_Logi_Unit|prod~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~0_combout\ = (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add2~5_sumout\,
	combout => \Arith_Logi_Unit|prod~0_combout\);

\Arith_Logi_Unit|Add3~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add3~62_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Arith_Logi_Unit|Add3~62_cout\);

\Arith_Logi_Unit|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add3~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # (\Program_Counter|pout\(13))))) 
-- ) + ( \Arith_Logi_Unit|Add3~62_cout\ ))
-- \Arith_Logi_Unit|Add3~2\ = CARRY(( \Arith_Logi_Unit|prod~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # (\Program_Counter|pout\(13))))) ) + 
-- ( \Arith_Logi_Unit|Add3~62_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100111001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux31~0_combout\,
	datac => \Program_Counter|ALT_INV_pout\(13),
	datad => \Arith_Logi_Unit|ALT_INV_prod~0_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => \Arith_Logi_Unit|Add3~62_cout\,
	sumout => \Arith_Logi_Unit|Add3~1_sumout\,
	cout => \Arith_Logi_Unit|Add3~2\);

\Arith_Logi_Unit|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add3~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~2_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add3~2\ ))
-- \Arith_Logi_Unit|Add3~6\ = CARRY(( \Arith_Logi_Unit|prod~2_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # (\Program_Counter|pout\(13)))) 
-- ) + ( \Arith_Logi_Unit|Add3~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~2_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add3~2\,
	sumout => \Arith_Logi_Unit|Add3~5_sumout\,
	cout => \Arith_Logi_Unit|Add3~6\);

\Arith_Logi_Unit|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add3~9_sumout\ = SUM(( \Arith_Logi_Unit|prod~5_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add3~6\ ))
-- \Arith_Logi_Unit|Add3~10\ = CARRY(( \Arith_Logi_Unit|prod~5_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # (\Program_Counter|pout\(13)))) 
-- ) + ( \Arith_Logi_Unit|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux29~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~5_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~31_combout\,
	cin => \Arith_Logi_Unit|Add3~6\,
	sumout => \Arith_Logi_Unit|Add3~9_sumout\,
	cout => \Arith_Logi_Unit|Add3~10\);

\Arith_Logi_Unit|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add3~13_sumout\ = SUM(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~17_sumout\) ) + ( (!\Register_File|Mux28~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add3~10\ ))
-- \Arith_Logi_Unit|Add3~14\ = CARRY(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~17_sumout\) ) + ( (!\Register_File|Mux28~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add2~17_sumout\,
	dataf => \Register_File|ALT_INV_Mux28~0_combout\,
	cin => \Arith_Logi_Unit|Add3~10\,
	sumout => \Arith_Logi_Unit|Add3~13_sumout\,
	cout => \Arith_Logi_Unit|Add3~14\);

\Arith_Logi_Unit|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add3~17_sumout\ = SUM(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~21_sumout\) ) + ( (!\Register_File|Mux27~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add3~14\ ))
-- \Arith_Logi_Unit|Add3~18\ = CARRY(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~21_sumout\) ) + ( (!\Register_File|Mux27~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add2~21_sumout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add3~14\,
	sumout => \Arith_Logi_Unit|Add3~17_sumout\,
	cout => \Arith_Logi_Unit|Add3~18\);

\Arith_Logi_Unit|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add3~21_sumout\ = SUM(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~25_sumout\) ) + ( (!\Register_File|Mux26~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add3~18\ ))
-- \Arith_Logi_Unit|Add3~22\ = CARRY(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~25_sumout\) ) + ( (!\Register_File|Mux26~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add2~25_sumout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add3~18\,
	sumout => \Arith_Logi_Unit|Add3~21_sumout\,
	cout => \Arith_Logi_Unit|Add3~22\);

\Arith_Logi_Unit|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add3~25_sumout\ = SUM(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~29_sumout\) ) + ( (!\Register_File|Mux25~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add3~22\ ))
-- \Arith_Logi_Unit|Add3~26\ = CARRY(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~29_sumout\) ) + ( (!\Register_File|Mux25~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add2~29_sumout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add3~22\,
	sumout => \Arith_Logi_Unit|Add3~25_sumout\,
	cout => \Arith_Logi_Unit|Add3~26\);

\Arith_Logi_Unit|Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add3~29_sumout\ = SUM(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~33_sumout\) ) + ( (!\Register_File|Mux24~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add3~26\ ))
-- \Arith_Logi_Unit|Add3~30\ = CARRY(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~33_sumout\) ) + ( (!\Register_File|Mux24~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add2~33_sumout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add3~26\,
	sumout => \Arith_Logi_Unit|Add3~29_sumout\,
	cout => \Arith_Logi_Unit|Add3~30\);

\Arith_Logi_Unit|Add3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add3~33_sumout\ = SUM(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~37_sumout\) ) + ( (!\Register_File|Mux23~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add3~30\ ))
-- \Arith_Logi_Unit|Add3~34\ = CARRY(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~37_sumout\) ) + ( (!\Register_File|Mux23~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add2~37_sumout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add3~30\,
	sumout => \Arith_Logi_Unit|Add3~33_sumout\,
	cout => \Arith_Logi_Unit|Add3~34\);

\Arith_Logi_Unit|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add4~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~29_combout\)))) ) + ( !VCC ))
-- \Arith_Logi_Unit|Add4~2\ = CARRY(( \Arith_Logi_Unit|prod~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~29_combout\)))) ) + 
-- ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux31~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~0_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => GND,
	sumout => \Arith_Logi_Unit|Add4~1_sumout\,
	cout => \Arith_Logi_Unit|Add4~2\);

\Arith_Logi_Unit|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add4~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~2_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~30_combout\)))) ) + ( \Arith_Logi_Unit|Add4~2\ ))
-- \Arith_Logi_Unit|Add4~6\ = CARRY(( \Arith_Logi_Unit|prod~2_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~30_combout\)))) ) + 
-- ( \Arith_Logi_Unit|Add4~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~2_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add4~2\,
	sumout => \Arith_Logi_Unit|Add4~5_sumout\,
	cout => \Arith_Logi_Unit|Add4~6\);

\Arith_Logi_Unit|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add4~9_sumout\ = SUM(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~13_sumout\) ) + ( (!\Control_Unit|Mux5~0_combout\ & ((\Register_File|Mux29~0_combout\))) # (\Control_Unit|Mux5~0_combout\ & 
-- (\Instruction_Mem|ROM~20_combout\)) ) + ( \Arith_Logi_Unit|Add4~6\ ))
-- \Arith_Logi_Unit|Add4~10\ = CARRY(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~13_sumout\) ) + ( (!\Control_Unit|Mux5~0_combout\ & ((\Register_File|Mux29~0_combout\))) # (\Control_Unit|Mux5~0_combout\ & (\Instruction_Mem|ROM~20_combout\)) ) 
-- + ( \Arith_Logi_Unit|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~20_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add2~13_sumout\,
	dataf => \Register_File|ALT_INV_Mux29~0_combout\,
	cin => \Arith_Logi_Unit|Add4~6\,
	sumout => \Arith_Logi_Unit|Add4~9_sumout\,
	cout => \Arith_Logi_Unit|Add4~10\);

\Arith_Logi_Unit|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add4~13_sumout\ = SUM(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~17_sumout\) ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux28~0_combout\) ) + ( \Arith_Logi_Unit|Add4~10\ ))
-- \Arith_Logi_Unit|Add4~14\ = CARRY(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~17_sumout\) ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux28~0_combout\) ) + ( \Arith_Logi_Unit|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add2~17_sumout\,
	dataf => \Register_File|ALT_INV_Mux28~0_combout\,
	cin => \Arith_Logi_Unit|Add4~10\,
	sumout => \Arith_Logi_Unit|Add4~13_sumout\,
	cout => \Arith_Logi_Unit|Add4~14\);

\Arith_Logi_Unit|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add4~17_sumout\ = SUM(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~21_sumout\) ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add4~14\ ))
-- \Arith_Logi_Unit|Add4~18\ = CARRY(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~21_sumout\) ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add2~21_sumout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add4~14\,
	sumout => \Arith_Logi_Unit|Add4~17_sumout\,
	cout => \Arith_Logi_Unit|Add4~18\);

\Arith_Logi_Unit|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add4~21_sumout\ = SUM(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~25_sumout\) ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add4~18\ ))
-- \Arith_Logi_Unit|Add4~22\ = CARRY(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~25_sumout\) ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add2~25_sumout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add4~18\,
	sumout => \Arith_Logi_Unit|Add4~21_sumout\,
	cout => \Arith_Logi_Unit|Add4~22\);

\Arith_Logi_Unit|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add4~25_sumout\ = SUM(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~29_sumout\) ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add4~22\ ))
-- \Arith_Logi_Unit|Add4~26\ = CARRY(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~29_sumout\) ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add2~29_sumout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add4~22\,
	sumout => \Arith_Logi_Unit|Add4~25_sumout\,
	cout => \Arith_Logi_Unit|Add4~26\);

\Arith_Logi_Unit|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add4~29_sumout\ = SUM(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~33_sumout\) ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add4~26\ ))
-- \Arith_Logi_Unit|Add4~30\ = CARRY(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~33_sumout\) ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add2~33_sumout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add4~26\,
	sumout => \Arith_Logi_Unit|Add4~29_sumout\,
	cout => \Arith_Logi_Unit|Add4~30\);

\Arith_Logi_Unit|Add4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add4~33_sumout\ = SUM(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~37_sumout\) ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add4~30\ ))
-- \Arith_Logi_Unit|Add4~34\ = CARRY(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~37_sumout\) ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add2~37_sumout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add4~30\,
	sumout => \Arith_Logi_Unit|Add4~33_sumout\,
	cout => \Arith_Logi_Unit|Add4~34\);

\Arith_Logi_Unit|prod~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~41_combout\ = (\Register_File|Mux15~0_combout\ & ((!\Register_File|Mux14~0_combout\ & ((\Arith_Logi_Unit|Add4~33_sumout\))) # (\Register_File|Mux14~0_combout\ & (\Arith_Logi_Unit|Add2~37_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100000001010001010000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Register_File|ALT_INV_Mux14~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add2~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add4~33_sumout\,
	combout => \Arith_Logi_Unit|prod~41_combout\);

\Arith_Logi_Unit|prod~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~32_combout\ = (\Register_File|Mux15~0_combout\ & ((!\Register_File|Mux14~0_combout\ & ((\Arith_Logi_Unit|Add4~29_sumout\))) # (\Register_File|Mux14~0_combout\ & (\Arith_Logi_Unit|Add2~33_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100000001010001010000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Register_File|ALT_INV_Mux14~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add2~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add4~29_sumout\,
	combout => \Arith_Logi_Unit|prod~32_combout\);

\Arith_Logi_Unit|prod~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~140_combout\ = (\Register_File|Mux15~0_combout\ & ((!\Register_File|Mux14~0_combout\ & ((\Arith_Logi_Unit|Add4~25_sumout\))) # (\Register_File|Mux14~0_combout\ & (\Arith_Logi_Unit|Add2~29_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100000001010001010000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Register_File|ALT_INV_Mux14~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add2~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add4~25_sumout\,
	combout => \Arith_Logi_Unit|prod~140_combout\);

\Arith_Logi_Unit|prod~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~136_combout\ = (\Register_File|Mux15~0_combout\ & ((!\Register_File|Mux14~0_combout\ & ((\Arith_Logi_Unit|Add4~21_sumout\))) # (\Register_File|Mux14~0_combout\ & (\Arith_Logi_Unit|Add2~25_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100000001010001010000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Register_File|ALT_INV_Mux14~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add2~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add4~21_sumout\,
	combout => \Arith_Logi_Unit|prod~136_combout\);

\Arith_Logi_Unit|prod~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~133_combout\ = (\Register_File|Mux15~0_combout\ & ((!\Register_File|Mux14~0_combout\ & ((\Arith_Logi_Unit|Add4~17_sumout\))) # (\Register_File|Mux14~0_combout\ & (\Arith_Logi_Unit|Add2~21_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100000001010001010000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Register_File|ALT_INV_Mux14~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add2~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add4~17_sumout\,
	combout => \Arith_Logi_Unit|prod~133_combout\);

\Arith_Logi_Unit|prod~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~9_combout\ = ( \Arith_Logi_Unit|Add4~13_sumout\ & ( (!\Register_File|Mux15~0_combout\ & (\Register_File|Mux14~0_combout\ & ((\Arith_Logi_Unit|Add3~13_sumout\)))) # (\Register_File|Mux15~0_combout\ & 
-- ((!\Register_File|Mux14~0_combout\) # ((\Arith_Logi_Unit|Add2~17_sumout\)))) ) ) # ( !\Arith_Logi_Unit|Add4~13_sumout\ & ( (\Register_File|Mux14~0_combout\ & ((!\Register_File|Mux15~0_combout\ & ((\Arith_Logi_Unit|Add3~13_sumout\))) # 
-- (\Register_File|Mux15~0_combout\ & (\Arith_Logi_Unit|Add2~17_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011100000001001000110100010101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Register_File|ALT_INV_Mux14~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add2~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add3~13_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add4~13_sumout\,
	combout => \Arith_Logi_Unit|prod~9_combout\);

\Arith_Logi_Unit|prod~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~6_combout\ = ( \Arith_Logi_Unit|Add3~9_sumout\ & ( (!\Register_File|Mux15~0_combout\ & (((\Arith_Logi_Unit|prod~5_combout\)) # (\Register_File|Mux14~0_combout\))) # (\Register_File|Mux15~0_combout\ & 
-- ((!\Register_File|Mux14~0_combout\ & (\Arith_Logi_Unit|Add4~9_sumout\)) # (\Register_File|Mux14~0_combout\ & ((\Arith_Logi_Unit|prod~5_combout\))))) ) ) # ( !\Arith_Logi_Unit|Add3~9_sumout\ & ( (!\Register_File|Mux15~0_combout\ & 
-- (!\Register_File|Mux14~0_combout\ & ((\Arith_Logi_Unit|prod~5_combout\)))) # (\Register_File|Mux15~0_combout\ & ((!\Register_File|Mux14~0_combout\ & (\Arith_Logi_Unit|Add4~9_sumout\)) # (\Register_File|Mux14~0_combout\ & 
-- ((\Arith_Logi_Unit|prod~5_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010011101001001101011111100000100100111010010011010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Register_File|ALT_INV_Mux14~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add4~9_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~5_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add3~9_sumout\,
	combout => \Arith_Logi_Unit|prod~6_combout\);

\Arith_Logi_Unit|prod~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~3_combout\ = ( \Arith_Logi_Unit|Add3~5_sumout\ & ( (!\Register_File|Mux15~0_combout\ & (((\Arith_Logi_Unit|prod~2_combout\)) # (\Register_File|Mux14~0_combout\))) # (\Register_File|Mux15~0_combout\ & 
-- ((!\Register_File|Mux14~0_combout\ & ((\Arith_Logi_Unit|Add4~5_sumout\))) # (\Register_File|Mux14~0_combout\ & (\Arith_Logi_Unit|prod~2_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add3~5_sumout\ & ( (!\Register_File|Mux15~0_combout\ & 
-- (!\Register_File|Mux14~0_combout\ & (\Arith_Logi_Unit|prod~2_combout\))) # (\Register_File|Mux15~0_combout\ & ((!\Register_File|Mux14~0_combout\ & ((\Arith_Logi_Unit|Add4~5_sumout\))) # (\Register_File|Mux14~0_combout\ & 
-- (\Arith_Logi_Unit|prod~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100101001101001010110110111100001001010011010010101101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Register_File|ALT_INV_Mux14~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~2_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add4~5_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add3~5_sumout\,
	combout => \Arith_Logi_Unit|prod~3_combout\);

\Arith_Logi_Unit|Add5~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add5~58_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Arith_Logi_Unit|Add5~58_cout\);

\Arith_Logi_Unit|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add5~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~3_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # (\Program_Counter|pout\(13))))) 
-- ) + ( \Arith_Logi_Unit|Add5~58_cout\ ))
-- \Arith_Logi_Unit|Add5~2\ = CARRY(( \Arith_Logi_Unit|prod~3_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # (\Program_Counter|pout\(13))))) ) + 
-- ( \Arith_Logi_Unit|Add5~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100111001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux31~0_combout\,
	datac => \Program_Counter|ALT_INV_pout\(13),
	datad => \Arith_Logi_Unit|ALT_INV_prod~3_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => \Arith_Logi_Unit|Add5~58_cout\,
	sumout => \Arith_Logi_Unit|Add5~1_sumout\,
	cout => \Arith_Logi_Unit|Add5~2\);

\Arith_Logi_Unit|Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add5~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~6_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add5~2\ ))
-- \Arith_Logi_Unit|Add5~6\ = CARRY(( \Arith_Logi_Unit|prod~6_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # (\Program_Counter|pout\(13)))) 
-- ) + ( \Arith_Logi_Unit|Add5~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~6_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add5~2\,
	sumout => \Arith_Logi_Unit|Add5~5_sumout\,
	cout => \Arith_Logi_Unit|Add5~6\);

\Arith_Logi_Unit|Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add5~9_sumout\ = SUM(( \Arith_Logi_Unit|prod~9_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add5~6\ ))
-- \Arith_Logi_Unit|Add5~10\ = CARRY(( \Arith_Logi_Unit|prod~9_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # (\Program_Counter|pout\(13)))) 
-- ) + ( \Arith_Logi_Unit|Add5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux29~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~9_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~31_combout\,
	cin => \Arith_Logi_Unit|Add5~6\,
	sumout => \Arith_Logi_Unit|Add5~9_sumout\,
	cout => \Arith_Logi_Unit|Add5~10\);

\Arith_Logi_Unit|Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add5~13_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~133_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~17_sumout\)) ) + ( (!\Register_File|Mux28~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add5~10\ ))
-- \Arith_Logi_Unit|Add5~14\ = CARRY(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~133_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~17_sumout\)) ) + ( (!\Register_File|Mux28~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~133_combout\,
	dataf => \Register_File|ALT_INV_Mux28~0_combout\,
	cin => \Arith_Logi_Unit|Add5~10\,
	sumout => \Arith_Logi_Unit|Add5~13_sumout\,
	cout => \Arith_Logi_Unit|Add5~14\);

\Arith_Logi_Unit|Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add5~17_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~136_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~21_sumout\)) ) + ( (!\Register_File|Mux27~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add5~14\ ))
-- \Arith_Logi_Unit|Add5~18\ = CARRY(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~136_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~21_sumout\)) ) + ( (!\Register_File|Mux27~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~136_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add5~14\,
	sumout => \Arith_Logi_Unit|Add5~17_sumout\,
	cout => \Arith_Logi_Unit|Add5~18\);

\Arith_Logi_Unit|Add5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add5~21_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~140_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~25_sumout\)) ) + ( (!\Register_File|Mux26~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add5~18\ ))
-- \Arith_Logi_Unit|Add5~22\ = CARRY(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~140_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~25_sumout\)) ) + ( (!\Register_File|Mux26~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~140_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add5~18\,
	sumout => \Arith_Logi_Unit|Add5~21_sumout\,
	cout => \Arith_Logi_Unit|Add5~22\);

\Arith_Logi_Unit|Add5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add5~25_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~32_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~29_sumout\)) ) + ( (!\Register_File|Mux25~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add5~22\ ))
-- \Arith_Logi_Unit|Add5~26\ = CARRY(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~32_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~29_sumout\)) ) + ( (!\Register_File|Mux25~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~32_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add5~22\,
	sumout => \Arith_Logi_Unit|Add5~25_sumout\,
	cout => \Arith_Logi_Unit|Add5~26\);

\Arith_Logi_Unit|Add5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add5~29_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~41_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~33_sumout\)) ) + ( (!\Register_File|Mux24~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add5~26\ ))
-- \Arith_Logi_Unit|Add5~30\ = CARRY(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~41_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~33_sumout\)) ) + ( (!\Register_File|Mux24~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~41_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add5~26\,
	sumout => \Arith_Logi_Unit|Add5~29_sumout\,
	cout => \Arith_Logi_Unit|Add5~30\);

\Arith_Logi_Unit|mult~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|mult~4_combout\ = (\Register_File|Mux14~0_combout\ & !\Register_File|Mux13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux14~0_combout\,
	datab => \Register_File|ALT_INV_Mux13~0_combout\,
	combout => \Arith_Logi_Unit|mult~4_combout\);

\Arith_Logi_Unit|prod~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~131_combout\ = (\Register_File|Mux15~0_combout\ & ((!\Register_File|Mux14~0_combout\ & ((\Arith_Logi_Unit|Add4~13_sumout\))) # (\Register_File|Mux14~0_combout\ & (\Arith_Logi_Unit|Add2~17_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100000001010001010000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Register_File|ALT_INV_Mux14~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add2~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add4~13_sumout\,
	combout => \Arith_Logi_Unit|prod~131_combout\);

\Mux_ULA_In|SAIDA[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux_ULA_In|SAIDA[2]~4_combout\ = (!\Control_Unit|Mux5~0_combout\ & ((\Register_File|Mux29~0_combout\))) # (\Control_Unit|Mux5~0_combout\ & (\Instruction_Mem|ROM~20_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~20_combout\,
	datac => \Register_File|ALT_INV_Mux29~0_combout\,
	combout => \Mux_ULA_In|SAIDA[2]~4_combout\);

\Arith_Logi_Unit|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add6~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~3_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~29_combout\)))) ) + ( !VCC ))
-- \Arith_Logi_Unit|Add6~2\ = CARRY(( \Arith_Logi_Unit|prod~3_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~29_combout\)))) ) + 
-- ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux31~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~3_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => GND,
	sumout => \Arith_Logi_Unit|Add6~1_sumout\,
	cout => \Arith_Logi_Unit|Add6~2\);

\Arith_Logi_Unit|Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add6~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~6_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~30_combout\)))) ) + ( \Arith_Logi_Unit|Add6~2\ ))
-- \Arith_Logi_Unit|Add6~6\ = CARRY(( \Arith_Logi_Unit|prod~6_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~30_combout\)))) ) + 
-- ( \Arith_Logi_Unit|Add6~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~6_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add6~2\,
	sumout => \Arith_Logi_Unit|Add6~5_sumout\,
	cout => \Arith_Logi_Unit|Add6~6\);

\Arith_Logi_Unit|Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add6~9_sumout\ = SUM(( (!\Register_File|Mux14~0_combout\ & (((\Arith_Logi_Unit|prod~131_combout\)))) # (\Register_File|Mux14~0_combout\ & ((!\Register_File|Mux15~0_combout\ & (\Arith_Logi_Unit|Add3~13_sumout\)) # 
-- (\Register_File|Mux15~0_combout\ & ((\Arith_Logi_Unit|prod~131_combout\))))) ) + ( \Mux_ULA_In|SAIDA[2]~4_combout\ ) + ( \Arith_Logi_Unit|Add6~6\ ))
-- \Arith_Logi_Unit|Add6~10\ = CARRY(( (!\Register_File|Mux14~0_combout\ & (((\Arith_Logi_Unit|prod~131_combout\)))) # (\Register_File|Mux14~0_combout\ & ((!\Register_File|Mux15~0_combout\ & (\Arith_Logi_Unit|Add3~13_sumout\)) # 
-- (\Register_File|Mux15~0_combout\ & ((\Arith_Logi_Unit|prod~131_combout\))))) ) + ( \Mux_ULA_In|SAIDA[2]~4_combout\ ) + ( \Arith_Logi_Unit|Add6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux14~0_combout\,
	datab => \Register_File|ALT_INV_Mux15~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~13_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~131_combout\,
	dataf => \Mux_ULA_In|ALT_INV_SAIDA[2]~4_combout\,
	cin => \Arith_Logi_Unit|Add6~6\,
	sumout => \Arith_Logi_Unit|Add6~9_sumout\,
	cout => \Arith_Logi_Unit|Add6~10\);

\Arith_Logi_Unit|Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add6~13_sumout\ = SUM(( (!\Register_File|Mux14~0_combout\ & (((\Arith_Logi_Unit|prod~133_combout\)))) # (\Register_File|Mux14~0_combout\ & ((!\Register_File|Mux15~0_combout\ & (\Arith_Logi_Unit|Add3~17_sumout\)) # 
-- (\Register_File|Mux15~0_combout\ & ((\Arith_Logi_Unit|prod~133_combout\))))) ) + ( \Mux_ULA_In|SAIDA[3]~5_combout\ ) + ( \Arith_Logi_Unit|Add6~10\ ))
-- \Arith_Logi_Unit|Add6~14\ = CARRY(( (!\Register_File|Mux14~0_combout\ & (((\Arith_Logi_Unit|prod~133_combout\)))) # (\Register_File|Mux14~0_combout\ & ((!\Register_File|Mux15~0_combout\ & (\Arith_Logi_Unit|Add3~17_sumout\)) # 
-- (\Register_File|Mux15~0_combout\ & ((\Arith_Logi_Unit|prod~133_combout\))))) ) + ( \Mux_ULA_In|SAIDA[3]~5_combout\ ) + ( \Arith_Logi_Unit|Add6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux14~0_combout\,
	datab => \Register_File|ALT_INV_Mux15~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~133_combout\,
	dataf => \Mux_ULA_In|ALT_INV_SAIDA[3]~5_combout\,
	cin => \Arith_Logi_Unit|Add6~10\,
	sumout => \Arith_Logi_Unit|Add6~13_sumout\,
	cout => \Arith_Logi_Unit|Add6~14\);

\Arith_Logi_Unit|Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add6~17_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~136_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~21_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add6~14\ ))
-- \Arith_Logi_Unit|Add6~18\ = CARRY(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~136_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~21_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~136_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add6~14\,
	sumout => \Arith_Logi_Unit|Add6~17_sumout\,
	cout => \Arith_Logi_Unit|Add6~18\);

\Arith_Logi_Unit|Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add6~21_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~140_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~25_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add6~18\ ))
-- \Arith_Logi_Unit|Add6~22\ = CARRY(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~140_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~25_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~140_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add6~18\,
	sumout => \Arith_Logi_Unit|Add6~21_sumout\,
	cout => \Arith_Logi_Unit|Add6~22\);

\Arith_Logi_Unit|Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add6~25_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~32_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~29_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add6~22\ ))
-- \Arith_Logi_Unit|Add6~26\ = CARRY(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~32_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~29_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~32_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add6~22\,
	sumout => \Arith_Logi_Unit|Add6~25_sumout\,
	cout => \Arith_Logi_Unit|Add6~26\);

\Arith_Logi_Unit|Add6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add6~29_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~41_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~33_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add6~26\ ))
-- \Arith_Logi_Unit|Add6~30\ = CARRY(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~41_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~33_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~41_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add6~26\,
	sumout => \Arith_Logi_Unit|Add6~29_sumout\,
	cout => \Arith_Logi_Unit|Add6~30\);

\Arith_Logi_Unit|prod~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~42_combout\ = ( \Arith_Logi_Unit|Add6~29_sumout\ & ( ((!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~41_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~33_sumout\))) # 
-- (\Arith_Logi_Unit|mult~4_combout\) ) ) # ( !\Arith_Logi_Unit|Add6~29_sumout\ & ( (!\Arith_Logi_Unit|mult~4_combout\ & ((!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~41_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & 
-- (\Arith_Logi_Unit|Add3~33_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~4_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~41_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add6~29_sumout\,
	combout => \Arith_Logi_Unit|prod~42_combout\);

\Arith_Logi_Unit|prod~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~33_combout\ = ( \Arith_Logi_Unit|Add6~25_sumout\ & ( ((!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~32_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~29_sumout\))) # 
-- (\Arith_Logi_Unit|mult~4_combout\) ) ) # ( !\Arith_Logi_Unit|Add6~25_sumout\ & ( (!\Arith_Logi_Unit|mult~4_combout\ & ((!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~32_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & 
-- (\Arith_Logi_Unit|Add3~29_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~4_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~32_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add6~25_sumout\,
	combout => \Arith_Logi_Unit|prod~33_combout\);

\Arith_Logi_Unit|prod~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~24_combout\ = ( \Arith_Logi_Unit|Add4~25_sumout\ & ( (!\Register_File|Mux15~0_combout\ & (\Register_File|Mux14~0_combout\ & ((\Arith_Logi_Unit|Add3~25_sumout\)))) # (\Register_File|Mux15~0_combout\ & 
-- ((!\Register_File|Mux14~0_combout\) # ((\Arith_Logi_Unit|Add2~29_sumout\)))) ) ) # ( !\Arith_Logi_Unit|Add4~25_sumout\ & ( (\Register_File|Mux14~0_combout\ & ((!\Register_File|Mux15~0_combout\ & ((\Arith_Logi_Unit|Add3~25_sumout\))) # 
-- (\Register_File|Mux15~0_combout\ & (\Arith_Logi_Unit|Add2~29_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011100000001001000110100010101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Register_File|ALT_INV_Mux14~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add2~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add3~25_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add4~25_sumout\,
	combout => \Arith_Logi_Unit|prod~24_combout\);

\Arith_Logi_Unit|prod~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~139_combout\ = (!\Arith_Logi_Unit|mult~4_combout\ & ((\Arith_Logi_Unit|prod~24_combout\))) # (\Arith_Logi_Unit|mult~4_combout\ & (\Arith_Logi_Unit|Add6~21_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~4_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add6~21_sumout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~24_combout\,
	combout => \Arith_Logi_Unit|prod~139_combout\);

\Arith_Logi_Unit|prod~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~18_combout\ = ( \Arith_Logi_Unit|Add4~21_sumout\ & ( (!\Register_File|Mux15~0_combout\ & (\Register_File|Mux14~0_combout\ & ((\Arith_Logi_Unit|Add3~21_sumout\)))) # (\Register_File|Mux15~0_combout\ & 
-- ((!\Register_File|Mux14~0_combout\) # ((\Arith_Logi_Unit|Add2~25_sumout\)))) ) ) # ( !\Arith_Logi_Unit|Add4~21_sumout\ & ( (\Register_File|Mux14~0_combout\ & ((!\Register_File|Mux15~0_combout\ & ((\Arith_Logi_Unit|Add3~21_sumout\))) # 
-- (\Register_File|Mux15~0_combout\ & (\Arith_Logi_Unit|Add2~25_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011100000001001000110100010101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Register_File|ALT_INV_Mux14~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add2~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add3~21_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add4~21_sumout\,
	combout => \Arith_Logi_Unit|prod~18_combout\);

\Arith_Logi_Unit|prod~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~135_combout\ = (!\Arith_Logi_Unit|mult~4_combout\ & ((\Arith_Logi_Unit|prod~18_combout\))) # (\Arith_Logi_Unit|mult~4_combout\ & (\Arith_Logi_Unit|Add6~17_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~4_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add6~17_sumout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~18_combout\,
	combout => \Arith_Logi_Unit|prod~135_combout\);

\Arith_Logi_Unit|prod~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~13_combout\ = ( \Arith_Logi_Unit|Add4~17_sumout\ & ( (!\Register_File|Mux15~0_combout\ & (\Register_File|Mux14~0_combout\ & ((\Arith_Logi_Unit|Add3~17_sumout\)))) # (\Register_File|Mux15~0_combout\ & 
-- ((!\Register_File|Mux14~0_combout\) # ((\Arith_Logi_Unit|Add2~21_sumout\)))) ) ) # ( !\Arith_Logi_Unit|Add4~17_sumout\ & ( (\Register_File|Mux14~0_combout\ & ((!\Register_File|Mux15~0_combout\ & ((\Arith_Logi_Unit|Add3~17_sumout\))) # 
-- (\Register_File|Mux15~0_combout\ & (\Arith_Logi_Unit|Add2~21_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011100000001001000110100010101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Register_File|ALT_INV_Mux14~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add2~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add3~17_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add4~17_sumout\,
	combout => \Arith_Logi_Unit|prod~13_combout\);

\Arith_Logi_Unit|prod~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~14_combout\ = ( \Arith_Logi_Unit|prod~13_combout\ & ( (!\Register_File|Mux14~0_combout\ & ((!\Register_File|Mux13~0_combout\) # ((\Arith_Logi_Unit|Add5~13_sumout\)))) # (\Register_File|Mux14~0_combout\ & 
-- (((\Arith_Logi_Unit|Add6~13_sumout\)) # (\Register_File|Mux13~0_combout\))) ) ) # ( !\Arith_Logi_Unit|prod~13_combout\ & ( (!\Register_File|Mux14~0_combout\ & (\Register_File|Mux13~0_combout\ & (\Arith_Logi_Unit|Add5~13_sumout\))) # 
-- (\Register_File|Mux14~0_combout\ & (!\Register_File|Mux13~0_combout\ & ((\Arith_Logi_Unit|Add6~13_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100110111101111100000010010001101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux14~0_combout\,
	datab => \Register_File|ALT_INV_Mux13~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~13_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add6~13_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~13_combout\,
	combout => \Arith_Logi_Unit|prod~14_combout\);

\Arith_Logi_Unit|prod~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~10_combout\ = ( \Arith_Logi_Unit|Add5~9_sumout\ & ( (!\Register_File|Mux14~0_combout\ & (((\Arith_Logi_Unit|prod~9_combout\)) # (\Register_File|Mux13~0_combout\))) # (\Register_File|Mux14~0_combout\ & 
-- ((!\Register_File|Mux13~0_combout\ & (\Arith_Logi_Unit|Add6~9_sumout\)) # (\Register_File|Mux13~0_combout\ & ((\Arith_Logi_Unit|prod~9_combout\))))) ) ) # ( !\Arith_Logi_Unit|Add5~9_sumout\ & ( (!\Register_File|Mux14~0_combout\ & 
-- (!\Register_File|Mux13~0_combout\ & ((\Arith_Logi_Unit|prod~9_combout\)))) # (\Register_File|Mux14~0_combout\ & ((!\Register_File|Mux13~0_combout\ & (\Arith_Logi_Unit|Add6~9_sumout\)) # (\Register_File|Mux13~0_combout\ & 
-- ((\Arith_Logi_Unit|prod~9_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010011101001001101011111100000100100111010010011010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux14~0_combout\,
	datab => \Register_File|ALT_INV_Mux13~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add6~9_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~9_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add5~9_sumout\,
	combout => \Arith_Logi_Unit|prod~10_combout\);

\Arith_Logi_Unit|prod~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~7_combout\ = ( \Arith_Logi_Unit|Add5~5_sumout\ & ( (!\Register_File|Mux14~0_combout\ & (((\Arith_Logi_Unit|prod~6_combout\)) # (\Register_File|Mux13~0_combout\))) # (\Register_File|Mux14~0_combout\ & 
-- ((!\Register_File|Mux13~0_combout\ & ((\Arith_Logi_Unit|Add6~5_sumout\))) # (\Register_File|Mux13~0_combout\ & (\Arith_Logi_Unit|prod~6_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add5~5_sumout\ & ( (!\Register_File|Mux14~0_combout\ & 
-- (!\Register_File|Mux13~0_combout\ & (\Arith_Logi_Unit|prod~6_combout\))) # (\Register_File|Mux14~0_combout\ & ((!\Register_File|Mux13~0_combout\ & ((\Arith_Logi_Unit|Add6~5_sumout\))) # (\Register_File|Mux13~0_combout\ & 
-- (\Arith_Logi_Unit|prod~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100101001101001010110110111100001001010011010010101101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux14~0_combout\,
	datab => \Register_File|ALT_INV_Mux13~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~6_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add6~5_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add5~5_sumout\,
	combout => \Arith_Logi_Unit|prod~7_combout\);

\Arith_Logi_Unit|Add7~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add7~54_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Arith_Logi_Unit|Add7~54_cout\);

\Arith_Logi_Unit|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add7~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~7_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # (\Program_Counter|pout\(13))))) 
-- ) + ( \Arith_Logi_Unit|Add7~54_cout\ ))
-- \Arith_Logi_Unit|Add7~2\ = CARRY(( \Arith_Logi_Unit|prod~7_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # (\Program_Counter|pout\(13))))) ) + 
-- ( \Arith_Logi_Unit|Add7~54_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100111001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux31~0_combout\,
	datac => \Program_Counter|ALT_INV_pout\(13),
	datad => \Arith_Logi_Unit|ALT_INV_prod~7_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => \Arith_Logi_Unit|Add7~54_cout\,
	sumout => \Arith_Logi_Unit|Add7~1_sumout\,
	cout => \Arith_Logi_Unit|Add7~2\);

\Arith_Logi_Unit|Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add7~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~10_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add7~2\ ))
-- \Arith_Logi_Unit|Add7~6\ = CARRY(( \Arith_Logi_Unit|prod~10_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # (\Program_Counter|pout\(13)))) 
-- ) + ( \Arith_Logi_Unit|Add7~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~10_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add7~2\,
	sumout => \Arith_Logi_Unit|Add7~5_sumout\,
	cout => \Arith_Logi_Unit|Add7~6\);

\Arith_Logi_Unit|Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add7~9_sumout\ = SUM(( \Arith_Logi_Unit|prod~14_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add7~6\ ))
-- \Arith_Logi_Unit|Add7~10\ = CARRY(( \Arith_Logi_Unit|prod~14_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux29~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~14_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~31_combout\,
	cin => \Arith_Logi_Unit|Add7~6\,
	sumout => \Arith_Logi_Unit|Add7~9_sumout\,
	cout => \Arith_Logi_Unit|Add7~10\);

\Arith_Logi_Unit|Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add7~13_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~135_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~17_sumout\)) ) + ( (!\Register_File|Mux28~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add7~10\ ))
-- \Arith_Logi_Unit|Add7~14\ = CARRY(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~135_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~17_sumout\)) ) + ( (!\Register_File|Mux28~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~135_combout\,
	dataf => \Register_File|ALT_INV_Mux28~0_combout\,
	cin => \Arith_Logi_Unit|Add7~10\,
	sumout => \Arith_Logi_Unit|Add7~13_sumout\,
	cout => \Arith_Logi_Unit|Add7~14\);

\Arith_Logi_Unit|Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add7~17_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~139_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~21_sumout\)) ) + ( (!\Register_File|Mux27~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add7~14\ ))
-- \Arith_Logi_Unit|Add7~18\ = CARRY(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~139_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~21_sumout\)) ) + ( (!\Register_File|Mux27~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~139_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add7~14\,
	sumout => \Arith_Logi_Unit|Add7~17_sumout\,
	cout => \Arith_Logi_Unit|Add7~18\);

\Arith_Logi_Unit|Add7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add7~21_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~33_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~25_sumout\)) ) + ( (!\Register_File|Mux26~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add7~18\ ))
-- \Arith_Logi_Unit|Add7~22\ = CARRY(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~33_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~25_sumout\)) ) + ( (!\Register_File|Mux26~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~33_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add7~18\,
	sumout => \Arith_Logi_Unit|Add7~21_sumout\,
	cout => \Arith_Logi_Unit|Add7~22\);

\Arith_Logi_Unit|Add7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add7~25_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~42_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~29_sumout\)) ) + ( (!\Register_File|Mux25~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add7~22\ ))
-- \Arith_Logi_Unit|Add7~26\ = CARRY(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~42_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~29_sumout\)) ) + ( (!\Register_File|Mux25~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~42_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add7~22\,
	sumout => \Arith_Logi_Unit|Add7~25_sumout\,
	cout => \Arith_Logi_Unit|Add7~26\);

\Arith_Logi_Unit|mult~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|mult~2_combout\ = (\Register_File|Mux13~0_combout\ & !\Register_File|Mux12~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux13~0_combout\,
	datab => \Register_File|ALT_INV_Mux12~0_combout\,
	combout => \Arith_Logi_Unit|mult~2_combout\);

\Arith_Logi_Unit|prod~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~132_combout\ = (!\Arith_Logi_Unit|mult~4_combout\ & ((\Arith_Logi_Unit|prod~13_combout\))) # (\Arith_Logi_Unit|mult~4_combout\ & (\Arith_Logi_Unit|Add6~13_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~4_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add6~13_sumout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~13_combout\,
	combout => \Arith_Logi_Unit|prod~132_combout\);

\Arith_Logi_Unit|Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add8~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~7_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~29_combout\)))) ) + ( !VCC ))
-- \Arith_Logi_Unit|Add8~2\ = CARRY(( \Arith_Logi_Unit|prod~7_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~29_combout\)))) ) + 
-- ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux31~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~7_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => GND,
	sumout => \Arith_Logi_Unit|Add8~1_sumout\,
	cout => \Arith_Logi_Unit|Add8~2\);

\Arith_Logi_Unit|Add8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add8~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~10_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~30_combout\)))) ) + ( \Arith_Logi_Unit|Add8~2\ ))
-- \Arith_Logi_Unit|Add8~6\ = CARRY(( \Arith_Logi_Unit|prod~10_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~30_combout\)))) ) 
-- + ( \Arith_Logi_Unit|Add8~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~10_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add8~2\,
	sumout => \Arith_Logi_Unit|Add8~5_sumout\,
	cout => \Arith_Logi_Unit|Add8~6\);

\Arith_Logi_Unit|Add8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add8~9_sumout\ = SUM(( (!\Register_File|Mux13~0_combout\ & (((\Arith_Logi_Unit|prod~132_combout\)))) # (\Register_File|Mux13~0_combout\ & ((!\Register_File|Mux14~0_combout\ & (\Arith_Logi_Unit|Add5~13_sumout\)) # 
-- (\Register_File|Mux14~0_combout\ & ((\Arith_Logi_Unit|prod~132_combout\))))) ) + ( \Mux_ULA_In|SAIDA[2]~4_combout\ ) + ( \Arith_Logi_Unit|Add8~6\ ))
-- \Arith_Logi_Unit|Add8~10\ = CARRY(( (!\Register_File|Mux13~0_combout\ & (((\Arith_Logi_Unit|prod~132_combout\)))) # (\Register_File|Mux13~0_combout\ & ((!\Register_File|Mux14~0_combout\ & (\Arith_Logi_Unit|Add5~13_sumout\)) # 
-- (\Register_File|Mux14~0_combout\ & ((\Arith_Logi_Unit|prod~132_combout\))))) ) + ( \Mux_ULA_In|SAIDA[2]~4_combout\ ) + ( \Arith_Logi_Unit|Add8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux13~0_combout\,
	datab => \Register_File|ALT_INV_Mux14~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~13_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~132_combout\,
	dataf => \Mux_ULA_In|ALT_INV_SAIDA[2]~4_combout\,
	cin => \Arith_Logi_Unit|Add8~6\,
	sumout => \Arith_Logi_Unit|Add8~9_sumout\,
	cout => \Arith_Logi_Unit|Add8~10\);

\Arith_Logi_Unit|Add8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add8~13_sumout\ = SUM(( (!\Register_File|Mux13~0_combout\ & (((\Arith_Logi_Unit|prod~135_combout\)))) # (\Register_File|Mux13~0_combout\ & ((!\Register_File|Mux14~0_combout\ & (\Arith_Logi_Unit|Add5~17_sumout\)) # 
-- (\Register_File|Mux14~0_combout\ & ((\Arith_Logi_Unit|prod~135_combout\))))) ) + ( \Mux_ULA_In|SAIDA[3]~5_combout\ ) + ( \Arith_Logi_Unit|Add8~10\ ))
-- \Arith_Logi_Unit|Add8~14\ = CARRY(( (!\Register_File|Mux13~0_combout\ & (((\Arith_Logi_Unit|prod~135_combout\)))) # (\Register_File|Mux13~0_combout\ & ((!\Register_File|Mux14~0_combout\ & (\Arith_Logi_Unit|Add5~17_sumout\)) # 
-- (\Register_File|Mux14~0_combout\ & ((\Arith_Logi_Unit|prod~135_combout\))))) ) + ( \Mux_ULA_In|SAIDA[3]~5_combout\ ) + ( \Arith_Logi_Unit|Add8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux13~0_combout\,
	datab => \Register_File|ALT_INV_Mux14~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~135_combout\,
	dataf => \Mux_ULA_In|ALT_INV_SAIDA[3]~5_combout\,
	cin => \Arith_Logi_Unit|Add8~10\,
	sumout => \Arith_Logi_Unit|Add8~13_sumout\,
	cout => \Arith_Logi_Unit|Add8~14\);

\Arith_Logi_Unit|Add8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add8~17_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~139_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~21_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add8~14\ ))
-- \Arith_Logi_Unit|Add8~18\ = CARRY(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~139_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~21_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~139_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add8~14\,
	sumout => \Arith_Logi_Unit|Add8~17_sumout\,
	cout => \Arith_Logi_Unit|Add8~18\);

\Arith_Logi_Unit|Add8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add8~21_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~33_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~25_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add8~18\ ))
-- \Arith_Logi_Unit|Add8~22\ = CARRY(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~33_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~25_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~33_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add8~18\,
	sumout => \Arith_Logi_Unit|Add8~21_sumout\,
	cout => \Arith_Logi_Unit|Add8~22\);

\Arith_Logi_Unit|Add8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add8~25_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~42_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~29_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add8~22\ ))
-- \Arith_Logi_Unit|Add8~26\ = CARRY(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~42_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~29_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~42_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add8~22\,
	sumout => \Arith_Logi_Unit|Add8~25_sumout\,
	cout => \Arith_Logi_Unit|Add8~26\);

\Arith_Logi_Unit|prod~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~43_combout\ = ( \Arith_Logi_Unit|Add8~25_sumout\ & ( ((!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~42_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~29_sumout\))) # 
-- (\Arith_Logi_Unit|mult~2_combout\) ) ) # ( !\Arith_Logi_Unit|Add8~25_sumout\ & ( (!\Arith_Logi_Unit|mult~2_combout\ & ((!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~42_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & 
-- (\Arith_Logi_Unit|Add5~29_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~2_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~42_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add8~25_sumout\,
	combout => \Arith_Logi_Unit|prod~43_combout\);

\Arith_Logi_Unit|prod~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~34_combout\ = ( \Arith_Logi_Unit|Add8~21_sumout\ & ( ((!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~33_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~25_sumout\))) # 
-- (\Arith_Logi_Unit|mult~2_combout\) ) ) # ( !\Arith_Logi_Unit|Add8~21_sumout\ & ( (!\Arith_Logi_Unit|mult~2_combout\ & ((!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~33_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & 
-- (\Arith_Logi_Unit|Add5~25_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~2_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~33_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add8~21_sumout\,
	combout => \Arith_Logi_Unit|prod~34_combout\);

\Arith_Logi_Unit|prod~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~25_combout\ = ( \Arith_Logi_Unit|prod~24_combout\ & ( (!\Register_File|Mux14~0_combout\ & ((!\Register_File|Mux13~0_combout\) # ((\Arith_Logi_Unit|Add5~21_sumout\)))) # (\Register_File|Mux14~0_combout\ & 
-- (((\Arith_Logi_Unit|Add6~21_sumout\)) # (\Register_File|Mux13~0_combout\))) ) ) # ( !\Arith_Logi_Unit|prod~24_combout\ & ( (!\Register_File|Mux14~0_combout\ & (\Register_File|Mux13~0_combout\ & (\Arith_Logi_Unit|Add5~21_sumout\))) # 
-- (\Register_File|Mux14~0_combout\ & (!\Register_File|Mux13~0_combout\ & ((\Arith_Logi_Unit|Add6~21_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100110111101111100000010010001101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux14~0_combout\,
	datab => \Register_File|ALT_INV_Mux13~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add6~21_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~24_combout\,
	combout => \Arith_Logi_Unit|prod~25_combout\);

\Arith_Logi_Unit|prod~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~138_combout\ = (!\Arith_Logi_Unit|mult~2_combout\ & ((\Arith_Logi_Unit|prod~25_combout\))) # (\Arith_Logi_Unit|mult~2_combout\ & (\Arith_Logi_Unit|Add8~17_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~2_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add8~17_sumout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~25_combout\,
	combout => \Arith_Logi_Unit|prod~138_combout\);

\Arith_Logi_Unit|prod~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~19_combout\ = ( \Arith_Logi_Unit|prod~18_combout\ & ( (!\Register_File|Mux14~0_combout\ & ((!\Register_File|Mux13~0_combout\) # ((\Arith_Logi_Unit|Add5~17_sumout\)))) # (\Register_File|Mux14~0_combout\ & 
-- (((\Arith_Logi_Unit|Add6~17_sumout\)) # (\Register_File|Mux13~0_combout\))) ) ) # ( !\Arith_Logi_Unit|prod~18_combout\ & ( (!\Register_File|Mux14~0_combout\ & (\Register_File|Mux13~0_combout\ & (\Arith_Logi_Unit|Add5~17_sumout\))) # 
-- (\Register_File|Mux14~0_combout\ & (!\Register_File|Mux13~0_combout\ & ((\Arith_Logi_Unit|Add6~17_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100110111101111100000010010001101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux14~0_combout\,
	datab => \Register_File|ALT_INV_Mux13~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add6~17_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~18_combout\,
	combout => \Arith_Logi_Unit|prod~19_combout\);

\Arith_Logi_Unit|prod~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~20_combout\ = ( \Arith_Logi_Unit|prod~19_combout\ & ( (!\Register_File|Mux13~0_combout\ & ((!\Register_File|Mux12~0_combout\) # ((\Arith_Logi_Unit|Add7~13_sumout\)))) # (\Register_File|Mux13~0_combout\ & 
-- (((\Arith_Logi_Unit|Add8~13_sumout\)) # (\Register_File|Mux12~0_combout\))) ) ) # ( !\Arith_Logi_Unit|prod~19_combout\ & ( (!\Register_File|Mux13~0_combout\ & (\Register_File|Mux12~0_combout\ & (\Arith_Logi_Unit|Add7~13_sumout\))) # 
-- (\Register_File|Mux13~0_combout\ & (!\Register_File|Mux12~0_combout\ & ((\Arith_Logi_Unit|Add8~13_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100110111101111100000010010001101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux13~0_combout\,
	datab => \Register_File|ALT_INV_Mux12~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~13_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add8~13_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~19_combout\,
	combout => \Arith_Logi_Unit|prod~20_combout\);

\Arith_Logi_Unit|prod~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~15_combout\ = ( \Arith_Logi_Unit|Add7~9_sumout\ & ( (!\Register_File|Mux13~0_combout\ & (((\Arith_Logi_Unit|prod~14_combout\)) # (\Register_File|Mux12~0_combout\))) # (\Register_File|Mux13~0_combout\ & 
-- ((!\Register_File|Mux12~0_combout\ & (\Arith_Logi_Unit|Add8~9_sumout\)) # (\Register_File|Mux12~0_combout\ & ((\Arith_Logi_Unit|prod~14_combout\))))) ) ) # ( !\Arith_Logi_Unit|Add7~9_sumout\ & ( (!\Register_File|Mux13~0_combout\ & 
-- (!\Register_File|Mux12~0_combout\ & ((\Arith_Logi_Unit|prod~14_combout\)))) # (\Register_File|Mux13~0_combout\ & ((!\Register_File|Mux12~0_combout\ & (\Arith_Logi_Unit|Add8~9_sumout\)) # (\Register_File|Mux12~0_combout\ & 
-- ((\Arith_Logi_Unit|prod~14_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010011101001001101011111100000100100111010010011010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux13~0_combout\,
	datab => \Register_File|ALT_INV_Mux12~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add8~9_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~14_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add7~9_sumout\,
	combout => \Arith_Logi_Unit|prod~15_combout\);

\Arith_Logi_Unit|prod~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~11_combout\ = ( \Arith_Logi_Unit|Add7~5_sumout\ & ( (!\Register_File|Mux13~0_combout\ & (((\Arith_Logi_Unit|prod~10_combout\)) # (\Register_File|Mux12~0_combout\))) # (\Register_File|Mux13~0_combout\ & 
-- ((!\Register_File|Mux12~0_combout\ & ((\Arith_Logi_Unit|Add8~5_sumout\))) # (\Register_File|Mux12~0_combout\ & (\Arith_Logi_Unit|prod~10_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add7~5_sumout\ & ( (!\Register_File|Mux13~0_combout\ & 
-- (!\Register_File|Mux12~0_combout\ & (\Arith_Logi_Unit|prod~10_combout\))) # (\Register_File|Mux13~0_combout\ & ((!\Register_File|Mux12~0_combout\ & ((\Arith_Logi_Unit|Add8~5_sumout\))) # (\Register_File|Mux12~0_combout\ & 
-- (\Arith_Logi_Unit|prod~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100101001101001010110110111100001001010011010010101101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux13~0_combout\,
	datab => \Register_File|ALT_INV_Mux12~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~10_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add8~5_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add7~5_sumout\,
	combout => \Arith_Logi_Unit|prod~11_combout\);

\Arith_Logi_Unit|Add9~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add9~50_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Arith_Logi_Unit|Add9~50_cout\);

\Arith_Logi_Unit|Add9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add9~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~11_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # 
-- (\Program_Counter|pout\(13))))) ) + ( \Arith_Logi_Unit|Add9~50_cout\ ))
-- \Arith_Logi_Unit|Add9~2\ = CARRY(( \Arith_Logi_Unit|prod~11_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # (\Program_Counter|pout\(13))))) ) + 
-- ( \Arith_Logi_Unit|Add9~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100111001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux31~0_combout\,
	datac => \Program_Counter|ALT_INV_pout\(13),
	datad => \Arith_Logi_Unit|ALT_INV_prod~11_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => \Arith_Logi_Unit|Add9~50_cout\,
	sumout => \Arith_Logi_Unit|Add9~1_sumout\,
	cout => \Arith_Logi_Unit|Add9~2\);

\Arith_Logi_Unit|Add9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add9~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~15_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add9~2\ ))
-- \Arith_Logi_Unit|Add9~6\ = CARRY(( \Arith_Logi_Unit|prod~15_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # (\Program_Counter|pout\(13)))) 
-- ) + ( \Arith_Logi_Unit|Add9~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~15_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add9~2\,
	sumout => \Arith_Logi_Unit|Add9~5_sumout\,
	cout => \Arith_Logi_Unit|Add9~6\);

\Arith_Logi_Unit|Add9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add9~9_sumout\ = SUM(( \Arith_Logi_Unit|prod~20_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add9~6\ ))
-- \Arith_Logi_Unit|Add9~10\ = CARRY(( \Arith_Logi_Unit|prod~20_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add9~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux29~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~20_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~31_combout\,
	cin => \Arith_Logi_Unit|Add9~6\,
	sumout => \Arith_Logi_Unit|Add9~9_sumout\,
	cout => \Arith_Logi_Unit|Add9~10\);

\Arith_Logi_Unit|Add9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add9~13_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~138_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~17_sumout\)) ) + ( (!\Register_File|Mux28~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add9~10\ ))
-- \Arith_Logi_Unit|Add9~14\ = CARRY(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~138_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~17_sumout\)) ) + ( (!\Register_File|Mux28~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~138_combout\,
	dataf => \Register_File|ALT_INV_Mux28~0_combout\,
	cin => \Arith_Logi_Unit|Add9~10\,
	sumout => \Arith_Logi_Unit|Add9~13_sumout\,
	cout => \Arith_Logi_Unit|Add9~14\);

\Arith_Logi_Unit|Add9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add9~17_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~34_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~21_sumout\)) ) + ( (!\Register_File|Mux27~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add9~14\ ))
-- \Arith_Logi_Unit|Add9~18\ = CARRY(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~34_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~21_sumout\)) ) + ( (!\Register_File|Mux27~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~34_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add9~14\,
	sumout => \Arith_Logi_Unit|Add9~17_sumout\,
	cout => \Arith_Logi_Unit|Add9~18\);

\Arith_Logi_Unit|Add9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add9~21_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~43_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~25_sumout\)) ) + ( (!\Register_File|Mux26~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add9~18\ ))
-- \Arith_Logi_Unit|Add9~22\ = CARRY(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~43_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~25_sumout\)) ) + ( (!\Register_File|Mux26~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~43_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add9~18\,
	sumout => \Arith_Logi_Unit|Add9~21_sumout\,
	cout => \Arith_Logi_Unit|Add9~22\);

\Arith_Logi_Unit|mult~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|mult~7_combout\ = (\Register_File|Mux12~0_combout\ & !\Register_File|Mux11~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux12~0_combout\,
	datab => \Register_File|ALT_INV_Mux11~0_combout\,
	combout => \Arith_Logi_Unit|mult~7_combout\);

\Arith_Logi_Unit|prod~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~134_combout\ = (!\Arith_Logi_Unit|mult~2_combout\ & ((\Arith_Logi_Unit|prod~19_combout\))) # (\Arith_Logi_Unit|mult~2_combout\ & (\Arith_Logi_Unit|Add8~13_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~2_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add8~13_sumout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~19_combout\,
	combout => \Arith_Logi_Unit|prod~134_combout\);

\Arith_Logi_Unit|Add10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add10~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~11_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~29_combout\)))) ) + ( !VCC ))
-- \Arith_Logi_Unit|Add10~2\ = CARRY(( \Arith_Logi_Unit|prod~11_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~29_combout\)))) ) 
-- + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux31~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~11_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => GND,
	sumout => \Arith_Logi_Unit|Add10~1_sumout\,
	cout => \Arith_Logi_Unit|Add10~2\);

\Arith_Logi_Unit|Add10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add10~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~15_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~30_combout\)))) ) + ( \Arith_Logi_Unit|Add10~2\ ))
-- \Arith_Logi_Unit|Add10~6\ = CARRY(( \Arith_Logi_Unit|prod~15_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~30_combout\)))) ) 
-- + ( \Arith_Logi_Unit|Add10~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~15_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add10~2\,
	sumout => \Arith_Logi_Unit|Add10~5_sumout\,
	cout => \Arith_Logi_Unit|Add10~6\);

\Arith_Logi_Unit|Add10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add10~9_sumout\ = SUM(( (!\Register_File|Mux12~0_combout\ & (((\Arith_Logi_Unit|prod~134_combout\)))) # (\Register_File|Mux12~0_combout\ & ((!\Register_File|Mux13~0_combout\ & (\Arith_Logi_Unit|Add7~13_sumout\)) # 
-- (\Register_File|Mux13~0_combout\ & ((\Arith_Logi_Unit|prod~134_combout\))))) ) + ( \Mux_ULA_In|SAIDA[2]~4_combout\ ) + ( \Arith_Logi_Unit|Add10~6\ ))
-- \Arith_Logi_Unit|Add10~10\ = CARRY(( (!\Register_File|Mux12~0_combout\ & (((\Arith_Logi_Unit|prod~134_combout\)))) # (\Register_File|Mux12~0_combout\ & ((!\Register_File|Mux13~0_combout\ & (\Arith_Logi_Unit|Add7~13_sumout\)) # 
-- (\Register_File|Mux13~0_combout\ & ((\Arith_Logi_Unit|prod~134_combout\))))) ) + ( \Mux_ULA_In|SAIDA[2]~4_combout\ ) + ( \Arith_Logi_Unit|Add10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux12~0_combout\,
	datab => \Register_File|ALT_INV_Mux13~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~13_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~134_combout\,
	dataf => \Mux_ULA_In|ALT_INV_SAIDA[2]~4_combout\,
	cin => \Arith_Logi_Unit|Add10~6\,
	sumout => \Arith_Logi_Unit|Add10~9_sumout\,
	cout => \Arith_Logi_Unit|Add10~10\);

\Arith_Logi_Unit|Add10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add10~13_sumout\ = SUM(( (!\Register_File|Mux12~0_combout\ & (((\Arith_Logi_Unit|prod~138_combout\)))) # (\Register_File|Mux12~0_combout\ & ((!\Register_File|Mux13~0_combout\ & (\Arith_Logi_Unit|Add7~17_sumout\)) # 
-- (\Register_File|Mux13~0_combout\ & ((\Arith_Logi_Unit|prod~138_combout\))))) ) + ( \Mux_ULA_In|SAIDA[3]~5_combout\ ) + ( \Arith_Logi_Unit|Add10~10\ ))
-- \Arith_Logi_Unit|Add10~14\ = CARRY(( (!\Register_File|Mux12~0_combout\ & (((\Arith_Logi_Unit|prod~138_combout\)))) # (\Register_File|Mux12~0_combout\ & ((!\Register_File|Mux13~0_combout\ & (\Arith_Logi_Unit|Add7~17_sumout\)) # 
-- (\Register_File|Mux13~0_combout\ & ((\Arith_Logi_Unit|prod~138_combout\))))) ) + ( \Mux_ULA_In|SAIDA[3]~5_combout\ ) + ( \Arith_Logi_Unit|Add10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux12~0_combout\,
	datab => \Register_File|ALT_INV_Mux13~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~138_combout\,
	dataf => \Mux_ULA_In|ALT_INV_SAIDA[3]~5_combout\,
	cin => \Arith_Logi_Unit|Add10~10\,
	sumout => \Arith_Logi_Unit|Add10~13_sumout\,
	cout => \Arith_Logi_Unit|Add10~14\);

\Arith_Logi_Unit|Add10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add10~17_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~34_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~21_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add10~14\ ))
-- \Arith_Logi_Unit|Add10~18\ = CARRY(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~34_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~21_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~34_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add10~14\,
	sumout => \Arith_Logi_Unit|Add10~17_sumout\,
	cout => \Arith_Logi_Unit|Add10~18\);

\Arith_Logi_Unit|Add10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add10~21_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~43_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~25_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add10~18\ ))
-- \Arith_Logi_Unit|Add10~22\ = CARRY(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~43_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~25_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~43_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add10~18\,
	sumout => \Arith_Logi_Unit|Add10~21_sumout\,
	cout => \Arith_Logi_Unit|Add10~22\);

\Arith_Logi_Unit|prod~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~44_combout\ = ( \Arith_Logi_Unit|Add10~21_sumout\ & ( ((!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~43_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~25_sumout\))) # 
-- (\Arith_Logi_Unit|mult~7_combout\) ) ) # ( !\Arith_Logi_Unit|Add10~21_sumout\ & ( (!\Arith_Logi_Unit|mult~7_combout\ & ((!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~43_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & 
-- (\Arith_Logi_Unit|Add7~25_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~7_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~43_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add10~21_sumout\,
	combout => \Arith_Logi_Unit|prod~44_combout\);

\Arith_Logi_Unit|prod~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~142_combout\ = ( \Arith_Logi_Unit|Add10~17_sumout\ & ( ((!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~34_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~21_sumout\))) # 
-- (\Arith_Logi_Unit|mult~7_combout\) ) ) # ( !\Arith_Logi_Unit|Add10~17_sumout\ & ( (!\Arith_Logi_Unit|mult~7_combout\ & ((!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~34_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & 
-- (\Arith_Logi_Unit|Add7~21_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~7_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~34_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add10~17_sumout\,
	combout => \Arith_Logi_Unit|prod~142_combout\);

\Arith_Logi_Unit|prod~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~26_combout\ = ( \Arith_Logi_Unit|prod~25_combout\ & ( (!\Register_File|Mux13~0_combout\ & ((!\Register_File|Mux12~0_combout\) # ((\Arith_Logi_Unit|Add7~17_sumout\)))) # (\Register_File|Mux13~0_combout\ & 
-- (((\Arith_Logi_Unit|Add8~17_sumout\)) # (\Register_File|Mux12~0_combout\))) ) ) # ( !\Arith_Logi_Unit|prod~25_combout\ & ( (!\Register_File|Mux13~0_combout\ & (\Register_File|Mux12~0_combout\ & (\Arith_Logi_Unit|Add7~17_sumout\))) # 
-- (\Register_File|Mux13~0_combout\ & (!\Register_File|Mux12~0_combout\ & ((\Arith_Logi_Unit|Add8~17_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100110111101111100000010010001101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux13~0_combout\,
	datab => \Register_File|ALT_INV_Mux12~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add8~17_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~25_combout\,
	combout => \Arith_Logi_Unit|prod~26_combout\);

\Arith_Logi_Unit|prod~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~27_combout\ = ( \Arith_Logi_Unit|prod~26_combout\ & ( (!\Register_File|Mux12~0_combout\ & ((!\Register_File|Mux11~0_combout\) # ((\Arith_Logi_Unit|Add9~13_sumout\)))) # (\Register_File|Mux12~0_combout\ & 
-- (((\Arith_Logi_Unit|Add10~13_sumout\)) # (\Register_File|Mux11~0_combout\))) ) ) # ( !\Arith_Logi_Unit|prod~26_combout\ & ( (!\Register_File|Mux12~0_combout\ & (\Register_File|Mux11~0_combout\ & (\Arith_Logi_Unit|Add9~13_sumout\))) # 
-- (\Register_File|Mux12~0_combout\ & (!\Register_File|Mux11~0_combout\ & ((\Arith_Logi_Unit|Add10~13_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100110111101111100000010010001101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux12~0_combout\,
	datab => \Register_File|ALT_INV_Mux11~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~13_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add10~13_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~26_combout\,
	combout => \Arith_Logi_Unit|prod~27_combout\);

\Arith_Logi_Unit|prod~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~21_combout\ = ( \Arith_Logi_Unit|Add9~9_sumout\ & ( (!\Register_File|Mux12~0_combout\ & (((\Arith_Logi_Unit|prod~20_combout\)) # (\Register_File|Mux11~0_combout\))) # (\Register_File|Mux12~0_combout\ & 
-- ((!\Register_File|Mux11~0_combout\ & (\Arith_Logi_Unit|Add10~9_sumout\)) # (\Register_File|Mux11~0_combout\ & ((\Arith_Logi_Unit|prod~20_combout\))))) ) ) # ( !\Arith_Logi_Unit|Add9~9_sumout\ & ( (!\Register_File|Mux12~0_combout\ & 
-- (!\Register_File|Mux11~0_combout\ & ((\Arith_Logi_Unit|prod~20_combout\)))) # (\Register_File|Mux12~0_combout\ & ((!\Register_File|Mux11~0_combout\ & (\Arith_Logi_Unit|Add10~9_sumout\)) # (\Register_File|Mux11~0_combout\ & 
-- ((\Arith_Logi_Unit|prod~20_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010011101001001101011111100000100100111010010011010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux12~0_combout\,
	datab => \Register_File|ALT_INV_Mux11~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add10~9_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~20_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add9~9_sumout\,
	combout => \Arith_Logi_Unit|prod~21_combout\);

\Arith_Logi_Unit|prod~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~16_combout\ = ( \Arith_Logi_Unit|Add9~5_sumout\ & ( (!\Register_File|Mux12~0_combout\ & (((\Arith_Logi_Unit|prod~15_combout\)) # (\Register_File|Mux11~0_combout\))) # (\Register_File|Mux12~0_combout\ & 
-- ((!\Register_File|Mux11~0_combout\ & ((\Arith_Logi_Unit|Add10~5_sumout\))) # (\Register_File|Mux11~0_combout\ & (\Arith_Logi_Unit|prod~15_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add9~5_sumout\ & ( (!\Register_File|Mux12~0_combout\ & 
-- (!\Register_File|Mux11~0_combout\ & (\Arith_Logi_Unit|prod~15_combout\))) # (\Register_File|Mux12~0_combout\ & ((!\Register_File|Mux11~0_combout\ & ((\Arith_Logi_Unit|Add10~5_sumout\))) # (\Register_File|Mux11~0_combout\ & 
-- (\Arith_Logi_Unit|prod~15_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100101001101001010110110111100001001010011010010101101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux12~0_combout\,
	datab => \Register_File|ALT_INV_Mux11~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~15_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add10~5_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add9~5_sumout\,
	combout => \Arith_Logi_Unit|prod~16_combout\);

\Arith_Logi_Unit|Add11~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add11~46_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Arith_Logi_Unit|Add11~46_cout\);

\Arith_Logi_Unit|Add11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add11~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~16_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # 
-- (\Program_Counter|pout\(13))))) ) + ( \Arith_Logi_Unit|Add11~46_cout\ ))
-- \Arith_Logi_Unit|Add11~2\ = CARRY(( \Arith_Logi_Unit|prod~16_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # (\Program_Counter|pout\(13))))) ) 
-- + ( \Arith_Logi_Unit|Add11~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100111001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux31~0_combout\,
	datac => \Program_Counter|ALT_INV_pout\(13),
	datad => \Arith_Logi_Unit|ALT_INV_prod~16_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => \Arith_Logi_Unit|Add11~46_cout\,
	sumout => \Arith_Logi_Unit|Add11~1_sumout\,
	cout => \Arith_Logi_Unit|Add11~2\);

\Arith_Logi_Unit|Add11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add11~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~21_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add11~2\ ))
-- \Arith_Logi_Unit|Add11~6\ = CARRY(( \Arith_Logi_Unit|prod~21_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add11~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~21_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add11~2\,
	sumout => \Arith_Logi_Unit|Add11~5_sumout\,
	cout => \Arith_Logi_Unit|Add11~6\);

\Arith_Logi_Unit|Add11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add11~9_sumout\ = SUM(( \Arith_Logi_Unit|prod~27_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add11~6\ ))
-- \Arith_Logi_Unit|Add11~10\ = CARRY(( \Arith_Logi_Unit|prod~27_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add11~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux29~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~27_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~31_combout\,
	cin => \Arith_Logi_Unit|Add11~6\,
	sumout => \Arith_Logi_Unit|Add11~9_sumout\,
	cout => \Arith_Logi_Unit|Add11~10\);

\Arith_Logi_Unit|Add11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add11~13_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~142_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~17_sumout\)) ) + ( (!\Register_File|Mux28~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add11~10\ ))
-- \Arith_Logi_Unit|Add11~14\ = CARRY(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~142_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~17_sumout\)) ) + ( (!\Register_File|Mux28~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~142_combout\,
	dataf => \Register_File|ALT_INV_Mux28~0_combout\,
	cin => \Arith_Logi_Unit|Add11~10\,
	sumout => \Arith_Logi_Unit|Add11~13_sumout\,
	cout => \Arith_Logi_Unit|Add11~14\);

\Arith_Logi_Unit|Add11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add11~17_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~44_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~21_sumout\)) ) + ( (!\Register_File|Mux27~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add11~14\ ))
-- \Arith_Logi_Unit|Add11~18\ = CARRY(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~44_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~21_sumout\)) ) + ( (!\Register_File|Mux27~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~44_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add11~14\,
	sumout => \Arith_Logi_Unit|Add11~17_sumout\,
	cout => \Arith_Logi_Unit|Add11~18\);

\Arith_Logi_Unit|mult~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|mult~9_combout\ = (\Register_File|Mux11~0_combout\ & !\Register_File|Mux10~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux11~0_combout\,
	datab => \Register_File|ALT_INV_Mux10~0_combout\,
	combout => \Arith_Logi_Unit|mult~9_combout\);

\Arith_Logi_Unit|prod~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~137_combout\ = (!\Arith_Logi_Unit|mult~7_combout\ & ((\Arith_Logi_Unit|prod~26_combout\))) # (\Arith_Logi_Unit|mult~7_combout\ & (\Arith_Logi_Unit|Add10~13_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~7_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add10~13_sumout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~26_combout\,
	combout => \Arith_Logi_Unit|prod~137_combout\);

\Arith_Logi_Unit|Add12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add12~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~16_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~29_combout\)))) ) + ( !VCC ))
-- \Arith_Logi_Unit|Add12~2\ = CARRY(( \Arith_Logi_Unit|prod~16_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~29_combout\)))) ) 
-- + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux31~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~16_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => GND,
	sumout => \Arith_Logi_Unit|Add12~1_sumout\,
	cout => \Arith_Logi_Unit|Add12~2\);

\Arith_Logi_Unit|Add12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add12~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~21_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~30_combout\)))) ) + ( \Arith_Logi_Unit|Add12~2\ ))
-- \Arith_Logi_Unit|Add12~6\ = CARRY(( \Arith_Logi_Unit|prod~21_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~30_combout\)))) ) 
-- + ( \Arith_Logi_Unit|Add12~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~21_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add12~2\,
	sumout => \Arith_Logi_Unit|Add12~5_sumout\,
	cout => \Arith_Logi_Unit|Add12~6\);

\Arith_Logi_Unit|Add12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add12~9_sumout\ = SUM(( (!\Register_File|Mux11~0_combout\ & (((\Arith_Logi_Unit|prod~137_combout\)))) # (\Register_File|Mux11~0_combout\ & ((!\Register_File|Mux12~0_combout\ & (\Arith_Logi_Unit|Add9~13_sumout\)) # 
-- (\Register_File|Mux12~0_combout\ & ((\Arith_Logi_Unit|prod~137_combout\))))) ) + ( \Mux_ULA_In|SAIDA[2]~4_combout\ ) + ( \Arith_Logi_Unit|Add12~6\ ))
-- \Arith_Logi_Unit|Add12~10\ = CARRY(( (!\Register_File|Mux11~0_combout\ & (((\Arith_Logi_Unit|prod~137_combout\)))) # (\Register_File|Mux11~0_combout\ & ((!\Register_File|Mux12~0_combout\ & (\Arith_Logi_Unit|Add9~13_sumout\)) # 
-- (\Register_File|Mux12~0_combout\ & ((\Arith_Logi_Unit|prod~137_combout\))))) ) + ( \Mux_ULA_In|SAIDA[2]~4_combout\ ) + ( \Arith_Logi_Unit|Add12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux11~0_combout\,
	datab => \Register_File|ALT_INV_Mux12~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~13_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~137_combout\,
	dataf => \Mux_ULA_In|ALT_INV_SAIDA[2]~4_combout\,
	cin => \Arith_Logi_Unit|Add12~6\,
	sumout => \Arith_Logi_Unit|Add12~9_sumout\,
	cout => \Arith_Logi_Unit|Add12~10\);

\Arith_Logi_Unit|Add12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add12~13_sumout\ = SUM(( (!\Register_File|Mux11~0_combout\ & (((\Arith_Logi_Unit|prod~142_combout\)))) # (\Register_File|Mux11~0_combout\ & ((!\Register_File|Mux12~0_combout\ & (\Arith_Logi_Unit|Add9~17_sumout\)) # 
-- (\Register_File|Mux12~0_combout\ & ((\Arith_Logi_Unit|prod~142_combout\))))) ) + ( \Mux_ULA_In|SAIDA[3]~5_combout\ ) + ( \Arith_Logi_Unit|Add12~10\ ))
-- \Arith_Logi_Unit|Add12~14\ = CARRY(( (!\Register_File|Mux11~0_combout\ & (((\Arith_Logi_Unit|prod~142_combout\)))) # (\Register_File|Mux11~0_combout\ & ((!\Register_File|Mux12~0_combout\ & (\Arith_Logi_Unit|Add9~17_sumout\)) # 
-- (\Register_File|Mux12~0_combout\ & ((\Arith_Logi_Unit|prod~142_combout\))))) ) + ( \Mux_ULA_In|SAIDA[3]~5_combout\ ) + ( \Arith_Logi_Unit|Add12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux11~0_combout\,
	datab => \Register_File|ALT_INV_Mux12~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~142_combout\,
	dataf => \Mux_ULA_In|ALT_INV_SAIDA[3]~5_combout\,
	cin => \Arith_Logi_Unit|Add12~10\,
	sumout => \Arith_Logi_Unit|Add12~13_sumout\,
	cout => \Arith_Logi_Unit|Add12~14\);

\Arith_Logi_Unit|Add12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add12~17_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~44_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~21_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add12~14\ ))
-- \Arith_Logi_Unit|Add12~18\ = CARRY(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~44_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~21_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~44_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add12~14\,
	sumout => \Arith_Logi_Unit|Add12~17_sumout\,
	cout => \Arith_Logi_Unit|Add12~18\);

\Arith_Logi_Unit|prod~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~144_combout\ = ( \Arith_Logi_Unit|Add12~17_sumout\ & ( ((!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~44_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~21_sumout\))) # 
-- (\Arith_Logi_Unit|mult~9_combout\) ) ) # ( !\Arith_Logi_Unit|Add12~17_sumout\ & ( (!\Arith_Logi_Unit|mult~9_combout\ & ((!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~44_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & 
-- (\Arith_Logi_Unit|Add9~21_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~9_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~44_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add12~17_sumout\,
	combout => \Arith_Logi_Unit|prod~144_combout\);

\Arith_Logi_Unit|prod~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~31_combout\ = (\Arith_Logi_Unit|mult~0_combout\ & \Arith_Logi_Unit|Add9~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add9~17_sumout\,
	combout => \Arith_Logi_Unit|prod~31_combout\);

\Arith_Logi_Unit|prod~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~35_combout\ = ( \Arith_Logi_Unit|prod~34_combout\ & ( \Arith_Logi_Unit|Add10~17_sumout\ & ( (!\Register_File|Mux11~0_combout\) # ((\Register_File|Mux12~0_combout\ & ((\Arith_Logi_Unit|Add7~21_sumout\) # 
-- (\Register_File|Mux13~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~34_combout\ & ( \Arith_Logi_Unit|Add10~17_sumout\ & ( (\Register_File|Mux12~0_combout\ & ((!\Register_File|Mux11~0_combout\) # ((!\Register_File|Mux13~0_combout\ & 
-- \Arith_Logi_Unit|Add7~21_sumout\)))) ) ) ) # ( \Arith_Logi_Unit|prod~34_combout\ & ( !\Arith_Logi_Unit|Add10~17_sumout\ & ( (!\Register_File|Mux12~0_combout\ & (((!\Register_File|Mux11~0_combout\)))) # (\Register_File|Mux12~0_combout\ & 
-- (\Register_File|Mux11~0_combout\ & ((\Arith_Logi_Unit|Add7~21_sumout\) # (\Register_File|Mux13~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~34_combout\ & ( !\Arith_Logi_Unit|Add10~17_sumout\ & ( (!\Register_File|Mux13~0_combout\ & 
-- (\Register_File|Mux12~0_combout\ & (\Register_File|Mux11~0_combout\ & \Arith_Logi_Unit|Add7~21_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010110000011100001100110000001100101111000111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux13~0_combout\,
	datab => \Register_File|ALT_INV_Mux12~0_combout\,
	datac => \Register_File|ALT_INV_Mux11~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add7~21_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~34_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add10~17_sumout\,
	combout => \Arith_Logi_Unit|prod~35_combout\);

\Arith_Logi_Unit|prod~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~36_combout\ = ( \Arith_Logi_Unit|prod~31_combout\ & ( \Arith_Logi_Unit|prod~35_combout\ & ( (!\Register_File|Mux11~0_combout\ & ((!\Register_File|Mux10~0_combout\) # ((\Arith_Logi_Unit|Add11~13_sumout\)))) # 
-- (\Register_File|Mux11~0_combout\ & (((\Arith_Logi_Unit|Add12~13_sumout\)) # (\Register_File|Mux10~0_combout\))) ) ) ) # ( !\Arith_Logi_Unit|prod~31_combout\ & ( \Arith_Logi_Unit|prod~35_combout\ & ( (!\Register_File|Mux11~0_combout\ & 
-- ((!\Register_File|Mux10~0_combout\) # ((\Arith_Logi_Unit|Add11~13_sumout\)))) # (\Register_File|Mux11~0_combout\ & (((\Arith_Logi_Unit|Add12~13_sumout\)) # (\Register_File|Mux10~0_combout\))) ) ) ) # ( \Arith_Logi_Unit|prod~31_combout\ & ( 
-- !\Arith_Logi_Unit|prod~35_combout\ & ( (!\Register_File|Mux11~0_combout\ & ((!\Register_File|Mux10~0_combout\) # ((\Arith_Logi_Unit|Add11~13_sumout\)))) # (\Register_File|Mux11~0_combout\ & (((\Arith_Logi_Unit|Add12~13_sumout\)) # 
-- (\Register_File|Mux10~0_combout\))) ) ) ) # ( !\Arith_Logi_Unit|prod~31_combout\ & ( !\Arith_Logi_Unit|prod~35_combout\ & ( (!\Register_File|Mux11~0_combout\ & (\Register_File|Mux10~0_combout\ & (\Arith_Logi_Unit|Add11~13_sumout\))) # 
-- (\Register_File|Mux11~0_combout\ & (!\Register_File|Mux10~0_combout\ & ((\Arith_Logi_Unit|Add12~13_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100110111101111110011011110111111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux11~0_combout\,
	datab => \Register_File|ALT_INV_Mux10~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~13_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add12~13_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~31_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_prod~35_combout\,
	combout => \Arith_Logi_Unit|prod~36_combout\);

\Arith_Logi_Unit|prod~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~28_combout\ = ( \Arith_Logi_Unit|Add11~9_sumout\ & ( (!\Register_File|Mux11~0_combout\ & (((\Arith_Logi_Unit|prod~27_combout\)) # (\Register_File|Mux10~0_combout\))) # (\Register_File|Mux11~0_combout\ & 
-- ((!\Register_File|Mux10~0_combout\ & (\Arith_Logi_Unit|Add12~9_sumout\)) # (\Register_File|Mux10~0_combout\ & ((\Arith_Logi_Unit|prod~27_combout\))))) ) ) # ( !\Arith_Logi_Unit|Add11~9_sumout\ & ( (!\Register_File|Mux11~0_combout\ & 
-- (!\Register_File|Mux10~0_combout\ & ((\Arith_Logi_Unit|prod~27_combout\)))) # (\Register_File|Mux11~0_combout\ & ((!\Register_File|Mux10~0_combout\ & (\Arith_Logi_Unit|Add12~9_sumout\)) # (\Register_File|Mux10~0_combout\ & 
-- ((\Arith_Logi_Unit|prod~27_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010011101001001101011111100000100100111010010011010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux11~0_combout\,
	datab => \Register_File|ALT_INV_Mux10~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add12~9_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~27_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add11~9_sumout\,
	combout => \Arith_Logi_Unit|prod~28_combout\);

\Arith_Logi_Unit|prod~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~22_combout\ = ( \Arith_Logi_Unit|Add11~5_sumout\ & ( (!\Register_File|Mux11~0_combout\ & (((\Arith_Logi_Unit|prod~21_combout\)) # (\Register_File|Mux10~0_combout\))) # (\Register_File|Mux11~0_combout\ & 
-- ((!\Register_File|Mux10~0_combout\ & ((\Arith_Logi_Unit|Add12~5_sumout\))) # (\Register_File|Mux10~0_combout\ & (\Arith_Logi_Unit|prod~21_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add11~5_sumout\ & ( (!\Register_File|Mux11~0_combout\ & 
-- (!\Register_File|Mux10~0_combout\ & (\Arith_Logi_Unit|prod~21_combout\))) # (\Register_File|Mux11~0_combout\ & ((!\Register_File|Mux10~0_combout\ & ((\Arith_Logi_Unit|Add12~5_sumout\))) # (\Register_File|Mux10~0_combout\ & 
-- (\Arith_Logi_Unit|prod~21_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100101001101001010110110111100001001010011010010101101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux11~0_combout\,
	datab => \Register_File|ALT_INV_Mux10~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~21_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add12~5_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add11~5_sumout\,
	combout => \Arith_Logi_Unit|prod~22_combout\);

\Arith_Logi_Unit|Add13~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add13~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Arith_Logi_Unit|Add13~42_cout\);

\Arith_Logi_Unit|Add13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add13~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~22_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # 
-- (\Program_Counter|pout\(13))))) ) + ( \Arith_Logi_Unit|Add13~42_cout\ ))
-- \Arith_Logi_Unit|Add13~2\ = CARRY(( \Arith_Logi_Unit|prod~22_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # (\Program_Counter|pout\(13))))) ) 
-- + ( \Arith_Logi_Unit|Add13~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100111001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux31~0_combout\,
	datac => \Program_Counter|ALT_INV_pout\(13),
	datad => \Arith_Logi_Unit|ALT_INV_prod~22_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => \Arith_Logi_Unit|Add13~42_cout\,
	sumout => \Arith_Logi_Unit|Add13~1_sumout\,
	cout => \Arith_Logi_Unit|Add13~2\);

\Arith_Logi_Unit|Add13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add13~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~28_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add13~2\ ))
-- \Arith_Logi_Unit|Add13~6\ = CARRY(( \Arith_Logi_Unit|prod~28_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add13~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~28_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add13~2\,
	sumout => \Arith_Logi_Unit|Add13~5_sumout\,
	cout => \Arith_Logi_Unit|Add13~6\);

\Arith_Logi_Unit|Add13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add13~9_sumout\ = SUM(( \Arith_Logi_Unit|prod~36_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add13~6\ ))
-- \Arith_Logi_Unit|Add13~10\ = CARRY(( \Arith_Logi_Unit|prod~36_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux29~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~36_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~31_combout\,
	cin => \Arith_Logi_Unit|Add13~6\,
	sumout => \Arith_Logi_Unit|Add13~9_sumout\,
	cout => \Arith_Logi_Unit|Add13~10\);

\Arith_Logi_Unit|Add13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add13~13_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~144_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~17_sumout\)) ) + ( (!\Register_File|Mux28~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add13~10\ ))
-- \Arith_Logi_Unit|Add13~14\ = CARRY(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~144_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~17_sumout\)) ) + ( (!\Register_File|Mux28~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~144_combout\,
	dataf => \Register_File|ALT_INV_Mux28~0_combout\,
	cin => \Arith_Logi_Unit|Add13~10\,
	sumout => \Arith_Logi_Unit|Add13~13_sumout\,
	cout => \Arith_Logi_Unit|Add13~14\);

\Arith_Logi_Unit|mult~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|mult~11_combout\ = (\Register_File|Mux10~0_combout\ & !\Register_File|Mux9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux10~0_combout\,
	datab => \Register_File|ALT_INV_Mux9~0_combout\,
	combout => \Arith_Logi_Unit|mult~11_combout\);

\Arith_Logi_Unit|prod~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~141_combout\ = (!\Arith_Logi_Unit|mult~9_combout\ & (((\Arith_Logi_Unit|prod~35_combout\) # (\Arith_Logi_Unit|prod~31_combout\)))) # (\Arith_Logi_Unit|mult~9_combout\ & (\Arith_Logi_Unit|Add12~13_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101110111011000110111011101100011011101110110001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~9_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add12~13_sumout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~31_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~35_combout\,
	combout => \Arith_Logi_Unit|prod~141_combout\);

\Arith_Logi_Unit|Add14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add14~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~22_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~29_combout\)))) ) + ( !VCC ))
-- \Arith_Logi_Unit|Add14~2\ = CARRY(( \Arith_Logi_Unit|prod~22_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~29_combout\)))) ) 
-- + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux31~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~22_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => GND,
	sumout => \Arith_Logi_Unit|Add14~1_sumout\,
	cout => \Arith_Logi_Unit|Add14~2\);

\Arith_Logi_Unit|Add14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add14~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~28_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~30_combout\)))) ) + ( \Arith_Logi_Unit|Add14~2\ ))
-- \Arith_Logi_Unit|Add14~6\ = CARRY(( \Arith_Logi_Unit|prod~28_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~30_combout\)))) ) 
-- + ( \Arith_Logi_Unit|Add14~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~28_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add14~2\,
	sumout => \Arith_Logi_Unit|Add14~5_sumout\,
	cout => \Arith_Logi_Unit|Add14~6\);

\Arith_Logi_Unit|Add14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add14~9_sumout\ = SUM(( (!\Register_File|Mux10~0_combout\ & (((\Arith_Logi_Unit|prod~141_combout\)))) # (\Register_File|Mux10~0_combout\ & ((!\Register_File|Mux11~0_combout\ & (\Arith_Logi_Unit|Add11~13_sumout\)) # 
-- (\Register_File|Mux11~0_combout\ & ((\Arith_Logi_Unit|prod~141_combout\))))) ) + ( \Mux_ULA_In|SAIDA[2]~4_combout\ ) + ( \Arith_Logi_Unit|Add14~6\ ))
-- \Arith_Logi_Unit|Add14~10\ = CARRY(( (!\Register_File|Mux10~0_combout\ & (((\Arith_Logi_Unit|prod~141_combout\)))) # (\Register_File|Mux10~0_combout\ & ((!\Register_File|Mux11~0_combout\ & (\Arith_Logi_Unit|Add11~13_sumout\)) # 
-- (\Register_File|Mux11~0_combout\ & ((\Arith_Logi_Unit|prod~141_combout\))))) ) + ( \Mux_ULA_In|SAIDA[2]~4_combout\ ) + ( \Arith_Logi_Unit|Add14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux10~0_combout\,
	datab => \Register_File|ALT_INV_Mux11~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~13_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~141_combout\,
	dataf => \Mux_ULA_In|ALT_INV_SAIDA[2]~4_combout\,
	cin => \Arith_Logi_Unit|Add14~6\,
	sumout => \Arith_Logi_Unit|Add14~9_sumout\,
	cout => \Arith_Logi_Unit|Add14~10\);

\Arith_Logi_Unit|Add14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add14~13_sumout\ = SUM(( (!\Register_File|Mux10~0_combout\ & (((\Arith_Logi_Unit|prod~144_combout\)))) # (\Register_File|Mux10~0_combout\ & ((!\Register_File|Mux11~0_combout\ & (\Arith_Logi_Unit|Add11~17_sumout\)) # 
-- (\Register_File|Mux11~0_combout\ & ((\Arith_Logi_Unit|prod~144_combout\))))) ) + ( \Mux_ULA_In|SAIDA[3]~5_combout\ ) + ( \Arith_Logi_Unit|Add14~10\ ))
-- \Arith_Logi_Unit|Add14~14\ = CARRY(( (!\Register_File|Mux10~0_combout\ & (((\Arith_Logi_Unit|prod~144_combout\)))) # (\Register_File|Mux10~0_combout\ & ((!\Register_File|Mux11~0_combout\ & (\Arith_Logi_Unit|Add11~17_sumout\)) # 
-- (\Register_File|Mux11~0_combout\ & ((\Arith_Logi_Unit|prod~144_combout\))))) ) + ( \Mux_ULA_In|SAIDA[3]~5_combout\ ) + ( \Arith_Logi_Unit|Add14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux10~0_combout\,
	datab => \Register_File|ALT_INV_Mux11~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~144_combout\,
	dataf => \Mux_ULA_In|ALT_INV_SAIDA[3]~5_combout\,
	cin => \Arith_Logi_Unit|Add14~10\,
	sumout => \Arith_Logi_Unit|Add14~13_sumout\,
	cout => \Arith_Logi_Unit|Add14~14\);

\Arith_Logi_Unit|prod~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~40_combout\ = (\Arith_Logi_Unit|mult~5_combout\ & \Arith_Logi_Unit|Add11~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add11~17_sumout\,
	combout => \Arith_Logi_Unit|prod~40_combout\);

\Arith_Logi_Unit|prod~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~45_combout\ = ( \Arith_Logi_Unit|prod~44_combout\ & ( \Arith_Logi_Unit|Add12~17_sumout\ & ( (!\Register_File|Mux10~0_combout\) # ((\Register_File|Mux11~0_combout\ & ((\Arith_Logi_Unit|Add9~21_sumout\) # 
-- (\Register_File|Mux12~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~44_combout\ & ( \Arith_Logi_Unit|Add12~17_sumout\ & ( (\Register_File|Mux11~0_combout\ & ((!\Register_File|Mux10~0_combout\) # ((!\Register_File|Mux12~0_combout\ & 
-- \Arith_Logi_Unit|Add9~21_sumout\)))) ) ) ) # ( \Arith_Logi_Unit|prod~44_combout\ & ( !\Arith_Logi_Unit|Add12~17_sumout\ & ( (!\Register_File|Mux11~0_combout\ & (((!\Register_File|Mux10~0_combout\)))) # (\Register_File|Mux11~0_combout\ & 
-- (\Register_File|Mux10~0_combout\ & ((\Arith_Logi_Unit|Add9~21_sumout\) # (\Register_File|Mux12~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~44_combout\ & ( !\Arith_Logi_Unit|Add12~17_sumout\ & ( (!\Register_File|Mux12~0_combout\ & 
-- (\Register_File|Mux11~0_combout\ & (\Register_File|Mux10~0_combout\ & \Arith_Logi_Unit|Add9~21_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010110000011100001100110000001100101111000111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux12~0_combout\,
	datab => \Register_File|ALT_INV_Mux11~0_combout\,
	datac => \Register_File|ALT_INV_Mux10~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add9~21_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~44_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add12~17_sumout\,
	combout => \Arith_Logi_Unit|prod~45_combout\);

\Arith_Logi_Unit|prod~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~143_combout\ = (!\Arith_Logi_Unit|mult~11_combout\ & (((\Arith_Logi_Unit|prod~45_combout\) # (\Arith_Logi_Unit|prod~40_combout\)))) # (\Arith_Logi_Unit|mult~11_combout\ & (\Arith_Logi_Unit|Add14~13_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101110111011000110111011101100011011101110110001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~11_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add14~13_sumout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~40_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~45_combout\,
	combout => \Arith_Logi_Unit|prod~143_combout\);

\Arith_Logi_Unit|prod~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~37_combout\ = ( \Arith_Logi_Unit|Add13~9_sumout\ & ( (!\Register_File|Mux10~0_combout\ & (((\Arith_Logi_Unit|prod~36_combout\)) # (\Register_File|Mux9~0_combout\))) # (\Register_File|Mux10~0_combout\ & 
-- ((!\Register_File|Mux9~0_combout\ & (\Arith_Logi_Unit|Add14~9_sumout\)) # (\Register_File|Mux9~0_combout\ & ((\Arith_Logi_Unit|prod~36_combout\))))) ) ) # ( !\Arith_Logi_Unit|Add13~9_sumout\ & ( (!\Register_File|Mux10~0_combout\ & 
-- (!\Register_File|Mux9~0_combout\ & ((\Arith_Logi_Unit|prod~36_combout\)))) # (\Register_File|Mux10~0_combout\ & ((!\Register_File|Mux9~0_combout\ & (\Arith_Logi_Unit|Add14~9_sumout\)) # (\Register_File|Mux9~0_combout\ & 
-- ((\Arith_Logi_Unit|prod~36_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010011101001001101011111100000100100111010010011010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux10~0_combout\,
	datab => \Register_File|ALT_INV_Mux9~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add14~9_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~36_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add13~9_sumout\,
	combout => \Arith_Logi_Unit|prod~37_combout\);

\Arith_Logi_Unit|prod~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~29_combout\ = ( \Arith_Logi_Unit|Add13~5_sumout\ & ( (!\Register_File|Mux10~0_combout\ & (((\Arith_Logi_Unit|prod~28_combout\)) # (\Register_File|Mux9~0_combout\))) # (\Register_File|Mux10~0_combout\ & 
-- ((!\Register_File|Mux9~0_combout\ & ((\Arith_Logi_Unit|Add14~5_sumout\))) # (\Register_File|Mux9~0_combout\ & (\Arith_Logi_Unit|prod~28_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add13~5_sumout\ & ( (!\Register_File|Mux10~0_combout\ & 
-- (!\Register_File|Mux9~0_combout\ & (\Arith_Logi_Unit|prod~28_combout\))) # (\Register_File|Mux10~0_combout\ & ((!\Register_File|Mux9~0_combout\ & ((\Arith_Logi_Unit|Add14~5_sumout\))) # (\Register_File|Mux9~0_combout\ & 
-- (\Arith_Logi_Unit|prod~28_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100101001101001010110110111100001001010011010010101101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux10~0_combout\,
	datab => \Register_File|ALT_INV_Mux9~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~28_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add14~5_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add13~5_sumout\,
	combout => \Arith_Logi_Unit|prod~29_combout\);

\Arith_Logi_Unit|Add16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add16~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~29_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~29_combout\)))) ) + ( !VCC ))
-- \Arith_Logi_Unit|Add16~2\ = CARRY(( \Arith_Logi_Unit|prod~29_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~29_combout\)))) ) 
-- + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux31~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~29_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => GND,
	sumout => \Arith_Logi_Unit|Add16~1_sumout\,
	cout => \Arith_Logi_Unit|Add16~2\);

\Arith_Logi_Unit|Add16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add16~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~37_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~30_combout\)))) ) + ( \Arith_Logi_Unit|Add16~2\ ))
-- \Arith_Logi_Unit|Add16~6\ = CARRY(( \Arith_Logi_Unit|prod~37_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~30_combout\)))) ) 
-- + ( \Arith_Logi_Unit|Add16~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~37_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add16~2\,
	sumout => \Arith_Logi_Unit|Add16~5_sumout\,
	cout => \Arith_Logi_Unit|Add16~6\);

\Arith_Logi_Unit|Add16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add16~9_sumout\ = SUM(( (!\Register_File|Mux9~0_combout\ & (((\Arith_Logi_Unit|prod~143_combout\)))) # (\Register_File|Mux9~0_combout\ & ((!\Register_File|Mux10~0_combout\ & (\Arith_Logi_Unit|Add13~13_sumout\)) # 
-- (\Register_File|Mux10~0_combout\ & ((\Arith_Logi_Unit|prod~143_combout\))))) ) + ( \Mux_ULA_In|SAIDA[2]~4_combout\ ) + ( \Arith_Logi_Unit|Add16~6\ ))
-- \Arith_Logi_Unit|Add16~10\ = CARRY(( (!\Register_File|Mux9~0_combout\ & (((\Arith_Logi_Unit|prod~143_combout\)))) # (\Register_File|Mux9~0_combout\ & ((!\Register_File|Mux10~0_combout\ & (\Arith_Logi_Unit|Add13~13_sumout\)) # 
-- (\Register_File|Mux10~0_combout\ & ((\Arith_Logi_Unit|prod~143_combout\))))) ) + ( \Mux_ULA_In|SAIDA[2]~4_combout\ ) + ( \Arith_Logi_Unit|Add16~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux9~0_combout\,
	datab => \Register_File|ALT_INV_Mux10~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~13_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~143_combout\,
	dataf => \Mux_ULA_In|ALT_INV_SAIDA[2]~4_combout\,
	cin => \Arith_Logi_Unit|Add16~6\,
	sumout => \Arith_Logi_Unit|Add16~9_sumout\,
	cout => \Arith_Logi_Unit|Add16~10\);

\Arith_Logi_Unit|prod~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~46_combout\ = ( \Arith_Logi_Unit|prod~40_combout\ & ( \Arith_Logi_Unit|prod~45_combout\ & ( (!\Register_File|Mux10~0_combout\ & ((!\Register_File|Mux9~0_combout\) # ((\Arith_Logi_Unit|Add13~13_sumout\)))) # 
-- (\Register_File|Mux10~0_combout\ & (((\Arith_Logi_Unit|Add14~13_sumout\)) # (\Register_File|Mux9~0_combout\))) ) ) ) # ( !\Arith_Logi_Unit|prod~40_combout\ & ( \Arith_Logi_Unit|prod~45_combout\ & ( (!\Register_File|Mux10~0_combout\ & 
-- ((!\Register_File|Mux9~0_combout\) # ((\Arith_Logi_Unit|Add13~13_sumout\)))) # (\Register_File|Mux10~0_combout\ & (((\Arith_Logi_Unit|Add14~13_sumout\)) # (\Register_File|Mux9~0_combout\))) ) ) ) # ( \Arith_Logi_Unit|prod~40_combout\ & ( 
-- !\Arith_Logi_Unit|prod~45_combout\ & ( (!\Register_File|Mux10~0_combout\ & ((!\Register_File|Mux9~0_combout\) # ((\Arith_Logi_Unit|Add13~13_sumout\)))) # (\Register_File|Mux10~0_combout\ & (((\Arith_Logi_Unit|Add14~13_sumout\)) # 
-- (\Register_File|Mux9~0_combout\))) ) ) ) # ( !\Arith_Logi_Unit|prod~40_combout\ & ( !\Arith_Logi_Unit|prod~45_combout\ & ( (!\Register_File|Mux10~0_combout\ & (\Register_File|Mux9~0_combout\ & (\Arith_Logi_Unit|Add13~13_sumout\))) # 
-- (\Register_File|Mux10~0_combout\ & (!\Register_File|Mux9~0_combout\ & ((\Arith_Logi_Unit|Add14~13_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100110111101111110011011110111111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux10~0_combout\,
	datab => \Register_File|ALT_INV_Mux9~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~13_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add14~13_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~40_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_prod~45_combout\,
	combout => \Arith_Logi_Unit|prod~46_combout\);

\Arith_Logi_Unit|Add15~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add15~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Arith_Logi_Unit|Add15~38_cout\);

\Arith_Logi_Unit|Add15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add15~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~29_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # 
-- (\Program_Counter|pout\(13))))) ) + ( \Arith_Logi_Unit|Add15~38_cout\ ))
-- \Arith_Logi_Unit|Add15~2\ = CARRY(( \Arith_Logi_Unit|prod~29_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # (\Program_Counter|pout\(13))))) ) 
-- + ( \Arith_Logi_Unit|Add15~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100111001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux31~0_combout\,
	datac => \Program_Counter|ALT_INV_pout\(13),
	datad => \Arith_Logi_Unit|ALT_INV_prod~29_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => \Arith_Logi_Unit|Add15~38_cout\,
	sumout => \Arith_Logi_Unit|Add15~1_sumout\,
	cout => \Arith_Logi_Unit|Add15~2\);

\Arith_Logi_Unit|Add15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add15~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~37_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add15~2\ ))
-- \Arith_Logi_Unit|Add15~6\ = CARRY(( \Arith_Logi_Unit|prod~37_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add15~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~37_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add15~2\,
	sumout => \Arith_Logi_Unit|Add15~5_sumout\,
	cout => \Arith_Logi_Unit|Add15~6\);

\Arith_Logi_Unit|Add15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add15~9_sumout\ = SUM(( \Arith_Logi_Unit|prod~46_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add15~6\ ))
-- \Arith_Logi_Unit|Add15~10\ = CARRY(( \Arith_Logi_Unit|prod~46_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add15~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux29~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~46_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~31_combout\,
	cin => \Arith_Logi_Unit|Add15~6\,
	sumout => \Arith_Logi_Unit|Add15~9_sumout\,
	cout => \Arith_Logi_Unit|Add15~10\);

\Arith_Logi_Unit|prod~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~47_combout\ = ( \Arith_Logi_Unit|Add15~9_sumout\ & ( (!\Register_File|Mux9~0_combout\ & (((\Arith_Logi_Unit|prod~46_combout\)) # (\Register_File|Mux8~0_combout\))) # (\Register_File|Mux9~0_combout\ & ((!\Register_File|Mux8~0_combout\ 
-- & (\Arith_Logi_Unit|Add16~9_sumout\)) # (\Register_File|Mux8~0_combout\ & ((\Arith_Logi_Unit|prod~46_combout\))))) ) ) # ( !\Arith_Logi_Unit|Add15~9_sumout\ & ( (!\Register_File|Mux9~0_combout\ & (!\Register_File|Mux8~0_combout\ & 
-- ((\Arith_Logi_Unit|prod~46_combout\)))) # (\Register_File|Mux9~0_combout\ & ((!\Register_File|Mux8~0_combout\ & (\Arith_Logi_Unit|Add16~9_sumout\)) # (\Register_File|Mux8~0_combout\ & ((\Arith_Logi_Unit|prod~46_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010011101001001101011111100000100100111010010011010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux9~0_combout\,
	datab => \Register_File|ALT_INV_Mux8~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add16~9_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~46_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add15~9_sumout\,
	combout => \Arith_Logi_Unit|prod~47_combout\);

\Arith_Logi_Unit|prod~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~38_combout\ = ( \Arith_Logi_Unit|Add15~5_sumout\ & ( (!\Register_File|Mux9~0_combout\ & (((\Arith_Logi_Unit|prod~37_combout\)) # (\Register_File|Mux8~0_combout\))) # (\Register_File|Mux9~0_combout\ & ((!\Register_File|Mux8~0_combout\ 
-- & ((\Arith_Logi_Unit|Add16~5_sumout\))) # (\Register_File|Mux8~0_combout\ & (\Arith_Logi_Unit|prod~37_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add15~5_sumout\ & ( (!\Register_File|Mux9~0_combout\ & (!\Register_File|Mux8~0_combout\ & 
-- (\Arith_Logi_Unit|prod~37_combout\))) # (\Register_File|Mux9~0_combout\ & ((!\Register_File|Mux8~0_combout\ & ((\Arith_Logi_Unit|Add16~5_sumout\))) # (\Register_File|Mux8~0_combout\ & (\Arith_Logi_Unit|prod~37_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100101001101001010110110111100001001010011010010101101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux9~0_combout\,
	datab => \Register_File|ALT_INV_Mux8~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~37_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add16~5_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add15~5_sumout\,
	combout => \Arith_Logi_Unit|prod~38_combout\);

\Arith_Logi_Unit|Add18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add18~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~38_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~29_combout\)))) ) + ( !VCC ))
-- \Arith_Logi_Unit|Add18~2\ = CARRY(( \Arith_Logi_Unit|prod~38_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~29_combout\)))) ) 
-- + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux31~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~38_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => GND,
	sumout => \Arith_Logi_Unit|Add18~1_sumout\,
	cout => \Arith_Logi_Unit|Add18~2\);

\Arith_Logi_Unit|Add18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add18~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~47_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~30_combout\)))) ) + ( \Arith_Logi_Unit|Add18~2\ ))
-- \Arith_Logi_Unit|Add18~6\ = CARRY(( \Arith_Logi_Unit|prod~47_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~30_combout\)))) ) 
-- + ( \Arith_Logi_Unit|Add18~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~47_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add18~2\,
	sumout => \Arith_Logi_Unit|Add18~5_sumout\,
	cout => \Arith_Logi_Unit|Add18~6\);

\Arith_Logi_Unit|Add17~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add17~34_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Arith_Logi_Unit|Add17~34_cout\);

\Arith_Logi_Unit|Add17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add17~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~38_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # 
-- (\Program_Counter|pout\(13))))) ) + ( \Arith_Logi_Unit|Add17~34_cout\ ))
-- \Arith_Logi_Unit|Add17~2\ = CARRY(( \Arith_Logi_Unit|prod~38_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # (\Program_Counter|pout\(13))))) ) 
-- + ( \Arith_Logi_Unit|Add17~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100111001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux31~0_combout\,
	datac => \Program_Counter|ALT_INV_pout\(13),
	datad => \Arith_Logi_Unit|ALT_INV_prod~38_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => \Arith_Logi_Unit|Add17~34_cout\,
	sumout => \Arith_Logi_Unit|Add17~1_sumout\,
	cout => \Arith_Logi_Unit|Add17~2\);

\Arith_Logi_Unit|Add17~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add17~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~47_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add17~2\ ))
-- \Arith_Logi_Unit|Add17~6\ = CARRY(( \Arith_Logi_Unit|prod~47_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add17~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~47_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add17~2\,
	sumout => \Arith_Logi_Unit|Add17~5_sumout\,
	cout => \Arith_Logi_Unit|Add17~6\);

\Arith_Logi_Unit|prod~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~48_combout\ = ( \Arith_Logi_Unit|Add17~5_sumout\ & ( (!\Register_File|Mux8~0_combout\ & (((\Arith_Logi_Unit|prod~47_combout\)) # (\Register_File|Mux7~0_combout\))) # (\Register_File|Mux8~0_combout\ & ((!\Register_File|Mux7~0_combout\ 
-- & ((\Arith_Logi_Unit|Add18~5_sumout\))) # (\Register_File|Mux7~0_combout\ & (\Arith_Logi_Unit|prod~47_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add17~5_sumout\ & ( (!\Register_File|Mux8~0_combout\ & (!\Register_File|Mux7~0_combout\ & 
-- (\Arith_Logi_Unit|prod~47_combout\))) # (\Register_File|Mux8~0_combout\ & ((!\Register_File|Mux7~0_combout\ & ((\Arith_Logi_Unit|Add18~5_sumout\))) # (\Register_File|Mux7~0_combout\ & (\Arith_Logi_Unit|prod~47_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100101001101001010110110111100001001010011010010101101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux8~0_combout\,
	datab => \Register_File|ALT_INV_Mux7~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~47_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add18~5_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add17~5_sumout\,
	combout => \Arith_Logi_Unit|prod~48_combout\);

\Arith_Logi_Unit|Add19~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add19~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Arith_Logi_Unit|Add19~30_cout\);

\Arith_Logi_Unit|Add19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add19~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~48_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # 
-- (\Program_Counter|pout\(13))))) ) + ( \Arith_Logi_Unit|Add19~30_cout\ ))
-- \Arith_Logi_Unit|Add19~2\ = CARRY(( \Arith_Logi_Unit|prod~48_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # (\Program_Counter|pout\(13))))) ) 
-- + ( \Arith_Logi_Unit|Add19~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100111001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux31~0_combout\,
	datac => \Program_Counter|ALT_INV_pout\(13),
	datad => \Arith_Logi_Unit|ALT_INV_prod~48_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => \Arith_Logi_Unit|Add19~30_cout\,
	sumout => \Arith_Logi_Unit|Add19~1_sumout\,
	cout => \Arith_Logi_Unit|Add19~2\);

\Arith_Logi_Unit|Add20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add20~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~48_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~29_combout\)))) ) + ( !VCC ))
-- \Arith_Logi_Unit|Add20~2\ = CARRY(( \Arith_Logi_Unit|prod~48_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~29_combout\)))) ) 
-- + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux31~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~48_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => GND,
	sumout => \Arith_Logi_Unit|Add20~1_sumout\,
	cout => \Arith_Logi_Unit|Add20~2\);

\Arith_Logi_Unit|prod~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~49_combout\ = ( \Arith_Logi_Unit|Add20~1_sumout\ & ( (!\Register_File|Mux7~0_combout\ & ((!\Register_File|Mux6~0_combout\ & (\Arith_Logi_Unit|prod~48_combout\)) # (\Register_File|Mux6~0_combout\ & 
-- ((\Arith_Logi_Unit|Add19~1_sumout\))))) # (\Register_File|Mux7~0_combout\ & ((!\Register_File|Mux6~0_combout\) # ((\Arith_Logi_Unit|prod~48_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add20~1_sumout\ & ( (!\Register_File|Mux7~0_combout\ & 
-- ((!\Register_File|Mux6~0_combout\ & (\Arith_Logi_Unit|prod~48_combout\)) # (\Register_File|Mux6~0_combout\ & ((\Arith_Logi_Unit|Add19~1_sumout\))))) # (\Register_File|Mux7~0_combout\ & (\Register_File|Mux6~0_combout\ & 
-- (\Arith_Logi_Unit|prod~48_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100101011010011010110111100001001001010110100110101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux7~0_combout\,
	datab => \Register_File|ALT_INV_Mux6~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~48_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add19~1_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add20~1_sumout\,
	combout => \Arith_Logi_Unit|prod~49_combout\);

\Arith_Logi_Unit|Add1~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add1~66_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Arith_Logi_Unit|Add1~66_cout\);

\Arith_Logi_Unit|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add1~1_sumout\ = SUM(( \Register_File|Mux15~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # (\Program_Counter|pout\(13))))) 
-- ) + ( \Arith_Logi_Unit|Add1~66_cout\ ))
-- \Arith_Logi_Unit|Add1~2\ = CARRY(( \Register_File|Mux15~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # (\Program_Counter|pout\(13))))) ) + ( 
-- \Arith_Logi_Unit|Add1~66_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100111001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux31~0_combout\,
	datac => \Program_Counter|ALT_INV_pout\(13),
	datad => \Register_File|ALT_INV_Mux15~0_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => \Arith_Logi_Unit|Add1~66_cout\,
	sumout => \Arith_Logi_Unit|Add1~1_sumout\,
	cout => \Arith_Logi_Unit|Add1~2\);

\Arith_Logi_Unit|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add1~5_sumout\ = SUM(( \Register_File|Mux14~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add1~2\ ))
-- \Arith_Logi_Unit|Add1~6\ = CARRY(( \Register_File|Mux14~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # (\Program_Counter|pout\(13)))) ) 
-- + ( \Arith_Logi_Unit|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Register_File|ALT_INV_Mux14~0_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add1~2\,
	sumout => \Arith_Logi_Unit|Add1~5_sumout\,
	cout => \Arith_Logi_Unit|Add1~6\);

\Arith_Logi_Unit|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add1~9_sumout\ = SUM(( \Register_File|Mux13~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add1~6\ ))
-- \Arith_Logi_Unit|Add1~10\ = CARRY(( \Register_File|Mux13~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # (\Program_Counter|pout\(13)))) 
-- ) + ( \Arith_Logi_Unit|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux29~0_combout\,
	datad => \Register_File|ALT_INV_Mux13~0_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~31_combout\,
	cin => \Arith_Logi_Unit|Add1~6\,
	sumout => \Arith_Logi_Unit|Add1~9_sumout\,
	cout => \Arith_Logi_Unit|Add1~10\);

\Arith_Logi_Unit|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add1~13_sumout\ = SUM(( \Register_File|Mux12~0_combout\ ) + ( (!\Register_File|Mux28~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add1~10\ ))
-- \Arith_Logi_Unit|Add1~14\ = CARRY(( \Register_File|Mux12~0_combout\ ) + ( (!\Register_File|Mux28~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux12~0_combout\,
	dataf => \Register_File|ALT_INV_Mux28~0_combout\,
	cin => \Arith_Logi_Unit|Add1~10\,
	sumout => \Arith_Logi_Unit|Add1~13_sumout\,
	cout => \Arith_Logi_Unit|Add1~14\);

\Arith_Logi_Unit|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add1~17_sumout\ = SUM(( \Register_File|Mux11~0_combout\ ) + ( (!\Register_File|Mux27~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add1~14\ ))
-- \Arith_Logi_Unit|Add1~18\ = CARRY(( \Register_File|Mux11~0_combout\ ) + ( (!\Register_File|Mux27~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux11~0_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add1~14\,
	sumout => \Arith_Logi_Unit|Add1~17_sumout\,
	cout => \Arith_Logi_Unit|Add1~18\);

\Arith_Logi_Unit|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add1~21_sumout\ = SUM(( \Register_File|Mux10~0_combout\ ) + ( (!\Register_File|Mux26~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add1~18\ ))
-- \Arith_Logi_Unit|Add1~22\ = CARRY(( \Register_File|Mux10~0_combout\ ) + ( (!\Register_File|Mux26~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux10~0_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add1~18\,
	sumout => \Arith_Logi_Unit|Add1~21_sumout\,
	cout => \Arith_Logi_Unit|Add1~22\);

\Arith_Logi_Unit|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add1~25_sumout\ = SUM(( \Register_File|Mux9~0_combout\ ) + ( (!\Register_File|Mux25~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add1~22\ ))
-- \Arith_Logi_Unit|Add1~26\ = CARRY(( \Register_File|Mux9~0_combout\ ) + ( (!\Register_File|Mux25~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux9~0_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add1~22\,
	sumout => \Arith_Logi_Unit|Add1~25_sumout\,
	cout => \Arith_Logi_Unit|Add1~26\);

\Arith_Logi_Unit|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add1~29_sumout\ = SUM(( \Register_File|Mux8~0_combout\ ) + ( (!\Register_File|Mux24~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add1~26\ ))
-- \Arith_Logi_Unit|Add1~30\ = CARRY(( \Register_File|Mux8~0_combout\ ) + ( (!\Register_File|Mux24~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux8~0_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add1~26\,
	sumout => \Arith_Logi_Unit|Add1~29_sumout\,
	cout => \Arith_Logi_Unit|Add1~30\);

\Arith_Logi_Unit|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add1~33_sumout\ = SUM(( \Register_File|Mux7~0_combout\ ) + ( (!\Register_File|Mux23~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add1~30\ ))
-- \Arith_Logi_Unit|Add1~34\ = CARRY(( \Register_File|Mux7~0_combout\ ) + ( (!\Register_File|Mux23~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux7~0_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add1~30\,
	sumout => \Arith_Logi_Unit|Add1~33_sumout\,
	cout => \Arith_Logi_Unit|Add1~34\);

\Arith_Logi_Unit|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add1~37_sumout\ = SUM(( \Register_File|Mux6~0_combout\ ) + ( (!\Register_File|Mux22~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add1~34\ ))
-- \Arith_Logi_Unit|Add1~38\ = CARRY(( \Register_File|Mux6~0_combout\ ) + ( (!\Register_File|Mux22~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux6~0_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add1~34\,
	sumout => \Arith_Logi_Unit|Add1~37_sumout\,
	cout => \Arith_Logi_Unit|Add1~38\);

\Arith_Logi_Unit|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add0~1_sumout\ = SUM(( \Register_File|Mux15~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~29_combout\)))) 
-- ) + ( !VCC ))
-- \Arith_Logi_Unit|Add0~2\ = CARRY(( \Register_File|Mux15~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~29_combout\)))) ) + 
-- ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux31~0_combout\,
	datad => \Register_File|ALT_INV_Mux15~0_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => GND,
	sumout => \Arith_Logi_Unit|Add0~1_sumout\,
	cout => \Arith_Logi_Unit|Add0~2\);

\Arith_Logi_Unit|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add0~5_sumout\ = SUM(( \Register_File|Mux14~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~30_combout\)))) 
-- ) + ( \Arith_Logi_Unit|Add0~2\ ))
-- \Arith_Logi_Unit|Add0~6\ = CARRY(( \Register_File|Mux14~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~30_combout\)))) ) + 
-- ( \Arith_Logi_Unit|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Register_File|ALT_INV_Mux14~0_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add0~2\,
	sumout => \Arith_Logi_Unit|Add0~5_sumout\,
	cout => \Arith_Logi_Unit|Add0~6\);

\Arith_Logi_Unit|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add0~9_sumout\ = SUM(( \Register_File|Mux13~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (\Register_File|Mux29~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Program_Counter|pout\(13) & \Instruction_Mem|ROM~31_combout\)))) ) + 
-- ( \Arith_Logi_Unit|Add0~6\ ))
-- \Arith_Logi_Unit|Add0~10\ = CARRY(( \Register_File|Mux13~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (\Register_File|Mux29~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Program_Counter|pout\(13) & \Instruction_Mem|ROM~31_combout\)))) ) + ( 
-- \Arith_Logi_Unit|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111011000110100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux29~0_combout\,
	datac => \Program_Counter|ALT_INV_pout\(13),
	datad => \Register_File|ALT_INV_Mux13~0_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~31_combout\,
	cin => \Arith_Logi_Unit|Add0~6\,
	sumout => \Arith_Logi_Unit|Add0~9_sumout\,
	cout => \Arith_Logi_Unit|Add0~10\);

\Arith_Logi_Unit|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add0~13_sumout\ = SUM(( \Register_File|Mux12~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux28~0_combout\) ) + ( \Arith_Logi_Unit|Add0~10\ ))
-- \Arith_Logi_Unit|Add0~14\ = CARRY(( \Register_File|Mux12~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux28~0_combout\) ) + ( \Arith_Logi_Unit|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux12~0_combout\,
	dataf => \Register_File|ALT_INV_Mux28~0_combout\,
	cin => \Arith_Logi_Unit|Add0~10\,
	sumout => \Arith_Logi_Unit|Add0~13_sumout\,
	cout => \Arith_Logi_Unit|Add0~14\);

\Arith_Logi_Unit|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add0~17_sumout\ = SUM(( \Register_File|Mux11~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add0~14\ ))
-- \Arith_Logi_Unit|Add0~18\ = CARRY(( \Register_File|Mux11~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux11~0_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add0~14\,
	sumout => \Arith_Logi_Unit|Add0~17_sumout\,
	cout => \Arith_Logi_Unit|Add0~18\);

\Arith_Logi_Unit|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add0~21_sumout\ = SUM(( \Register_File|Mux10~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add0~18\ ))
-- \Arith_Logi_Unit|Add0~22\ = CARRY(( \Register_File|Mux10~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux10~0_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add0~18\,
	sumout => \Arith_Logi_Unit|Add0~21_sumout\,
	cout => \Arith_Logi_Unit|Add0~22\);

\Arith_Logi_Unit|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add0~25_sumout\ = SUM(( \Register_File|Mux9~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add0~22\ ))
-- \Arith_Logi_Unit|Add0~26\ = CARRY(( \Register_File|Mux9~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux9~0_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add0~22\,
	sumout => \Arith_Logi_Unit|Add0~25_sumout\,
	cout => \Arith_Logi_Unit|Add0~26\);

\Arith_Logi_Unit|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add0~29_sumout\ = SUM(( \Register_File|Mux8~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add0~26\ ))
-- \Arith_Logi_Unit|Add0~30\ = CARRY(( \Register_File|Mux8~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux8~0_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add0~26\,
	sumout => \Arith_Logi_Unit|Add0~29_sumout\,
	cout => \Arith_Logi_Unit|Add0~30\);

\Arith_Logi_Unit|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add0~33_sumout\ = SUM(( \Register_File|Mux7~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add0~30\ ))
-- \Arith_Logi_Unit|Add0~34\ = CARRY(( \Register_File|Mux7~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux7~0_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add0~30\,
	sumout => \Arith_Logi_Unit|Add0~33_sumout\,
	cout => \Arith_Logi_Unit|Add0~34\);

\Arith_Logi_Unit|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add0~37_sumout\ = SUM(( \Register_File|Mux6~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add0~34\ ))
-- \Arith_Logi_Unit|Add0~38\ = CARRY(( \Register_File|Mux6~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux6~0_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add0~34\,
	sumout => \Arith_Logi_Unit|Add0~37_sumout\,
	cout => \Arith_Logi_Unit|Add0~38\);

\Arith_Logi_Unit|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux7~1_combout\ = ( !\Control_Unit|Mux8~0_combout\ & ( ((!\Control_Unit|Mux9~0_combout\ & (\Arith_Logi_Unit|Add0~37_sumout\)) # (\Control_Unit|Mux9~0_combout\ & (((\Arith_Logi_Unit|Add1~37_sumout\))))) ) ) # ( 
-- \Control_Unit|Mux8~0_combout\ & ( (!\Control_Unit|Mux9~0_combout\ & ((((\Arith_Logi_Unit|prod~49_combout\))))) # (\Control_Unit|Mux9~0_combout\ & (\Mux_ULA_In|SAIDA[9]~11_combout\ & (\Register_File|Mux6~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000000011100110100111111001111110000000111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ULA_In|ALT_INV_SAIDA[9]~11_combout\,
	datab => \Control_Unit|ALT_INV_Mux9~0_combout\,
	datac => \Register_File|ALT_INV_Mux6~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~49_combout\,
	datae => \Control_Unit|ALT_INV_Mux8~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add1~37_sumout\,
	datag => \Arith_Logi_Unit|ALT_INV_Add0~37_sumout\,
	combout => \Arith_Logi_Unit|Mux7~1_combout\);

\Arith_Logi_Unit|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux7~0_combout\ = ( \Control_Unit|Mux9~0_combout\ & ( \Arith_Logi_Unit|Mux7~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((\Control_Unit|Mux8~0_combout\ & \Register_File|Mux6~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & ( 
-- \Arith_Logi_Unit|Mux7~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((!\Control_Unit|Mux8~0_combout\ & ((\Register_File|Mux6~0_combout\) # (\Mux_ULA_In|SAIDA[9]~11_combout\)))) ) ) ) # ( \Control_Unit|Mux9~0_combout\ & ( 
-- !\Arith_Logi_Unit|Mux7~1_combout\ & ( (\Control_Unit|Mux8~0_combout\ & (\Register_File|Mux6~0_combout\ & \Control_Unit|Mux7~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & ( !\Arith_Logi_Unit|Mux7~1_combout\ & ( (!\Control_Unit|Mux8~0_combout\ & 
-- (\Control_Unit|Mux7~0_combout\ & ((\Register_File|Mux6~0_combout\) # (\Mux_ULA_In|SAIDA[9]~11_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000000010111111111001010101111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux8~0_combout\,
	datab => \Mux_ULA_In|ALT_INV_SAIDA[9]~11_combout\,
	datac => \Register_File|ALT_INV_Mux6~0_combout\,
	datad => \Control_Unit|ALT_INV_Mux7~0_combout\,
	datae => \Control_Unit|ALT_INV_Mux9~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Mux7~1_combout\,
	combout => \Arith_Logi_Unit|Mux7~0_combout\);

\Arith_Logi_Unit|Mux51~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux51~0_combout\ = (\Control_Unit|Mux7~0_combout\ & (!\Control_Unit|Mux8~0_combout\ $ (!\Control_Unit|Mux9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000100100001001000010010000100100001001000010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux8~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux7~0_combout\,
	datac => \Control_Unit|ALT_INV_Mux9~0_combout\,
	combout => \Arith_Logi_Unit|Mux51~0_combout\);

\Arith_Logi_Unit|resultado[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|resultado\(9) = ( \Arith_Logi_Unit|resultado\(9) & ( \Arith_Logi_Unit|Mux51~0_combout\ ) ) # ( \Arith_Logi_Unit|resultado\(9) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux7~0_combout\ ) ) ) # ( 
-- !\Arith_Logi_Unit|resultado\(9) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux7~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux7~0_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_resultado\(9),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux51~0_combout\,
	combout => \Arith_Logi_Unit|resultado\(9));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Chumusuke.ram0_MemoriaRAM_d424482c.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "MemoriaRAM:Rand_Acess_Mem|altsyncram:RAM_rtl_0|altsyncram_8cv1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 1000,
	port_a_logical_ram_depth => 1001,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 1000,
	port_b_logical_ram_depth => 1001,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Control_Unit|Mux3~0_combout\,
	portbre => \Control_Unit|ALT_INV_Mux3~0_combout\,
	clk0 => \Clock~input_o\,
	portadatain => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

\Write_Back_Mux|SAIDA[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Write_Back_Mux|SAIDA[8]~8_combout\ = ( \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout\ & ( \Arith_Logi_Unit|resultado\(8) ) ) # ( !\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout\ & ( \Arith_Logi_Unit|resultado\(8) 
-- & ( ((!\Instruction_Mem|ROM~7_combout\) # ((\Instruction_Mem|ROM~9_combout\) # (\Instruction_Mem|ROM~3_combout\))) # (\Instruction_Mem|ROM~5_combout\) ) ) ) # ( \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout\ & ( 
-- !\Arith_Logi_Unit|resultado\(8) & ( (!\Instruction_Mem|ROM~5_combout\ & (\Instruction_Mem|ROM~7_combout\ & (!\Instruction_Mem|ROM~3_combout\ & !\Instruction_Mem|ROM~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000011011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~5_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~7_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~3_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	datae => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a8~portbdataout\,
	dataf => \Arith_Logi_Unit|ALT_INV_resultado\(8),
	combout => \Write_Back_Mux|SAIDA[8]~8_combout\);

\Register_File|Reg[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[8]~8_combout\,
	ena => \Register_File|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[0][8]~q\);

\Register_File|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux23~0_combout\ = ( \Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[3][8]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[2][8]~q\ ) ) 
-- ) # ( \Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[1][8]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[0][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][8]~q\,
	datab => \Register_File|ALT_INV_Reg[1][8]~q\,
	datac => \Register_File|ALT_INV_Reg[2][8]~q\,
	datad => \Register_File|ALT_INV_Reg[3][8]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~11_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~13_combout\,
	combout => \Register_File|Mux23~0_combout\);

\Mux_ULA_In|SAIDA[8]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux_ULA_In|SAIDA[8]~10_combout\ = (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux23~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux23~0_combout\,
	combout => \Mux_ULA_In|SAIDA[8]~10_combout\);

\Arith_Logi_Unit|prod~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~39_combout\ = ( \Arith_Logi_Unit|Add18~1_sumout\ & ( (!\Register_File|Mux8~0_combout\ & ((!\Register_File|Mux7~0_combout\ & (\Arith_Logi_Unit|prod~38_combout\)) # (\Register_File|Mux7~0_combout\ & 
-- ((\Arith_Logi_Unit|Add17~1_sumout\))))) # (\Register_File|Mux8~0_combout\ & ((!\Register_File|Mux7~0_combout\) # ((\Arith_Logi_Unit|prod~38_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add18~1_sumout\ & ( (!\Register_File|Mux8~0_combout\ & 
-- ((!\Register_File|Mux7~0_combout\ & (\Arith_Logi_Unit|prod~38_combout\)) # (\Register_File|Mux7~0_combout\ & ((\Arith_Logi_Unit|Add17~1_sumout\))))) # (\Register_File|Mux8~0_combout\ & (\Register_File|Mux7~0_combout\ & 
-- (\Arith_Logi_Unit|prod~38_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100101011010011010110111100001001001010110100110101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux8~0_combout\,
	datab => \Register_File|ALT_INV_Mux7~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~38_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add17~1_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add18~1_sumout\,
	combout => \Arith_Logi_Unit|prod~39_combout\);

\Arith_Logi_Unit|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux8~1_combout\ = ( !\Control_Unit|Mux8~0_combout\ & ( ((!\Control_Unit|Mux9~0_combout\ & (\Arith_Logi_Unit|Add0~33_sumout\)) # (\Control_Unit|Mux9~0_combout\ & (((\Arith_Logi_Unit|Add1~33_sumout\))))) ) ) # ( 
-- \Control_Unit|Mux8~0_combout\ & ( (!\Control_Unit|Mux9~0_combout\ & ((((\Arith_Logi_Unit|prod~39_combout\))))) # (\Control_Unit|Mux9~0_combout\ & (\Mux_ULA_In|SAIDA[8]~10_combout\ & (\Register_File|Mux7~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000000011100110100111111001111110000000111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ULA_In|ALT_INV_SAIDA[8]~10_combout\,
	datab => \Control_Unit|ALT_INV_Mux9~0_combout\,
	datac => \Register_File|ALT_INV_Mux7~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~39_combout\,
	datae => \Control_Unit|ALT_INV_Mux8~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add1~33_sumout\,
	datag => \Arith_Logi_Unit|ALT_INV_Add0~33_sumout\,
	combout => \Arith_Logi_Unit|Mux8~1_combout\);

\Arith_Logi_Unit|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux8~0_combout\ = ( \Control_Unit|Mux9~0_combout\ & ( \Arith_Logi_Unit|Mux8~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((\Control_Unit|Mux8~0_combout\ & \Register_File|Mux7~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & ( 
-- \Arith_Logi_Unit|Mux8~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((!\Control_Unit|Mux8~0_combout\ & ((\Register_File|Mux7~0_combout\) # (\Mux_ULA_In|SAIDA[8]~10_combout\)))) ) ) ) # ( \Control_Unit|Mux9~0_combout\ & ( 
-- !\Arith_Logi_Unit|Mux8~1_combout\ & ( (\Control_Unit|Mux8~0_combout\ & (\Register_File|Mux7~0_combout\ & \Control_Unit|Mux7~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & ( !\Arith_Logi_Unit|Mux8~1_combout\ & ( (!\Control_Unit|Mux8~0_combout\ & 
-- (\Control_Unit|Mux7~0_combout\ & ((\Register_File|Mux7~0_combout\) # (\Mux_ULA_In|SAIDA[8]~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000000010111111111001010101111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux8~0_combout\,
	datab => \Mux_ULA_In|ALT_INV_SAIDA[8]~10_combout\,
	datac => \Register_File|ALT_INV_Mux7~0_combout\,
	datad => \Control_Unit|ALT_INV_Mux7~0_combout\,
	datae => \Control_Unit|ALT_INV_Mux9~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Mux8~1_combout\,
	combout => \Arith_Logi_Unit|Mux8~0_combout\);

\Arith_Logi_Unit|resultado[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|resultado\(8) = ( \Arith_Logi_Unit|resultado\(8) & ( \Arith_Logi_Unit|Mux51~0_combout\ ) ) # ( \Arith_Logi_Unit|resultado\(8) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux8~0_combout\ ) ) ) # ( 
-- !\Arith_Logi_Unit|resultado\(8) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux8~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux8~0_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_resultado\(8),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux51~0_combout\,
	combout => \Arith_Logi_Unit|resultado\(8));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Chumusuke.ram0_MemoriaRAM_d424482c.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "MemoriaRAM:Rand_Acess_Mem|altsyncram:RAM_rtl_0|altsyncram_8cv1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 1000,
	port_a_logical_ram_depth => 1001,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 1000,
	port_b_logical_ram_depth => 1001,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Control_Unit|Mux3~0_combout\,
	portbre => \Control_Unit|ALT_INV_Mux3~0_combout\,
	clk0 => \Clock~input_o\,
	portadatain => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

\Write_Back_Mux|SAIDA[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Write_Back_Mux|SAIDA[7]~7_combout\ = ( \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout\ & ( \Arith_Logi_Unit|resultado\(7) ) ) # ( !\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout\ & ( \Arith_Logi_Unit|resultado\(7) 
-- & ( ((!\Instruction_Mem|ROM~7_combout\) # ((\Instruction_Mem|ROM~9_combout\) # (\Instruction_Mem|ROM~3_combout\))) # (\Instruction_Mem|ROM~5_combout\) ) ) ) # ( \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout\ & ( 
-- !\Arith_Logi_Unit|resultado\(7) & ( (!\Instruction_Mem|ROM~5_combout\ & (\Instruction_Mem|ROM~7_combout\ & (!\Instruction_Mem|ROM~3_combout\ & !\Instruction_Mem|ROM~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000011011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~5_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~7_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~3_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	datae => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a7~portbdataout\,
	dataf => \Arith_Logi_Unit|ALT_INV_resultado\(7),
	combout => \Write_Back_Mux|SAIDA[7]~7_combout\);

\Register_File|Reg[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[7]~7_combout\,
	ena => \Register_File|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[0][7]~q\);

\Register_File|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux24~0_combout\ = ( \Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[3][7]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[2][7]~q\ ) ) 
-- ) # ( \Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[1][7]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[0][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][7]~q\,
	datab => \Register_File|ALT_INV_Reg[1][7]~q\,
	datac => \Register_File|ALT_INV_Reg[2][7]~q\,
	datad => \Register_File|ALT_INV_Reg[3][7]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~11_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~13_combout\,
	combout => \Register_File|Mux24~0_combout\);

\Mux_ULA_In|SAIDA[7]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux_ULA_In|SAIDA[7]~9_combout\ = (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux24~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux24~0_combout\,
	combout => \Mux_ULA_In|SAIDA[7]~9_combout\);

\Arith_Logi_Unit|prod~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~30_combout\ = ( \Arith_Logi_Unit|Add16~1_sumout\ & ( (!\Register_File|Mux9~0_combout\ & ((!\Register_File|Mux8~0_combout\ & (\Arith_Logi_Unit|prod~29_combout\)) # (\Register_File|Mux8~0_combout\ & 
-- ((\Arith_Logi_Unit|Add15~1_sumout\))))) # (\Register_File|Mux9~0_combout\ & ((!\Register_File|Mux8~0_combout\) # ((\Arith_Logi_Unit|prod~29_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add16~1_sumout\ & ( (!\Register_File|Mux9~0_combout\ & 
-- ((!\Register_File|Mux8~0_combout\ & (\Arith_Logi_Unit|prod~29_combout\)) # (\Register_File|Mux8~0_combout\ & ((\Arith_Logi_Unit|Add15~1_sumout\))))) # (\Register_File|Mux9~0_combout\ & (\Register_File|Mux8~0_combout\ & 
-- (\Arith_Logi_Unit|prod~29_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100101011010011010110111100001001001010110100110101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux9~0_combout\,
	datab => \Register_File|ALT_INV_Mux8~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~29_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add15~1_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add16~1_sumout\,
	combout => \Arith_Logi_Unit|prod~30_combout\);

\Arith_Logi_Unit|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux9~1_combout\ = ( !\Control_Unit|Mux8~0_combout\ & ( ((!\Control_Unit|Mux9~0_combout\ & (\Arith_Logi_Unit|Add0~29_sumout\)) # (\Control_Unit|Mux9~0_combout\ & (((\Arith_Logi_Unit|Add1~29_sumout\))))) ) ) # ( 
-- \Control_Unit|Mux8~0_combout\ & ( (!\Control_Unit|Mux9~0_combout\ & ((((\Arith_Logi_Unit|prod~30_combout\))))) # (\Control_Unit|Mux9~0_combout\ & (\Mux_ULA_In|SAIDA[7]~9_combout\ & (\Register_File|Mux8~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000000011100110100111111001111110000000111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ULA_In|ALT_INV_SAIDA[7]~9_combout\,
	datab => \Control_Unit|ALT_INV_Mux9~0_combout\,
	datac => \Register_File|ALT_INV_Mux8~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~30_combout\,
	datae => \Control_Unit|ALT_INV_Mux8~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add1~29_sumout\,
	datag => \Arith_Logi_Unit|ALT_INV_Add0~29_sumout\,
	combout => \Arith_Logi_Unit|Mux9~1_combout\);

\Arith_Logi_Unit|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux9~0_combout\ = ( \Control_Unit|Mux9~0_combout\ & ( \Arith_Logi_Unit|Mux9~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((\Control_Unit|Mux8~0_combout\ & \Register_File|Mux8~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & ( 
-- \Arith_Logi_Unit|Mux9~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((!\Control_Unit|Mux8~0_combout\ & ((\Register_File|Mux8~0_combout\) # (\Mux_ULA_In|SAIDA[7]~9_combout\)))) ) ) ) # ( \Control_Unit|Mux9~0_combout\ & ( 
-- !\Arith_Logi_Unit|Mux9~1_combout\ & ( (\Control_Unit|Mux8~0_combout\ & (\Register_File|Mux8~0_combout\ & \Control_Unit|Mux7~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & ( !\Arith_Logi_Unit|Mux9~1_combout\ & ( (!\Control_Unit|Mux8~0_combout\ & 
-- (\Control_Unit|Mux7~0_combout\ & ((\Register_File|Mux8~0_combout\) # (\Mux_ULA_In|SAIDA[7]~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000000010111111111001010101111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux8~0_combout\,
	datab => \Mux_ULA_In|ALT_INV_SAIDA[7]~9_combout\,
	datac => \Register_File|ALT_INV_Mux8~0_combout\,
	datad => \Control_Unit|ALT_INV_Mux7~0_combout\,
	datae => \Control_Unit|ALT_INV_Mux9~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Mux9~1_combout\,
	combout => \Arith_Logi_Unit|Mux9~0_combout\);

\Arith_Logi_Unit|resultado[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|resultado\(7) = ( \Arith_Logi_Unit|resultado\(7) & ( \Arith_Logi_Unit|Mux51~0_combout\ ) ) # ( \Arith_Logi_Unit|resultado\(7) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux9~0_combout\ ) ) ) # ( 
-- !\Arith_Logi_Unit|resultado\(7) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux9~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux9~0_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_resultado\(7),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux51~0_combout\,
	combout => \Arith_Logi_Unit|resultado\(7));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Chumusuke.ram0_MemoriaRAM_d424482c.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "MemoriaRAM:Rand_Acess_Mem|altsyncram:RAM_rtl_0|altsyncram_8cv1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 1000,
	port_a_logical_ram_depth => 1001,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 1000,
	port_b_logical_ram_depth => 1001,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Control_Unit|Mux3~0_combout\,
	portbre => \Control_Unit|ALT_INV_Mux3~0_combout\,
	clk0 => \Clock~input_o\,
	portadatain => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

\Write_Back_Mux|SAIDA[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Write_Back_Mux|SAIDA[6]~6_combout\ = ( \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout\ & ( \Arith_Logi_Unit|resultado\(6) ) ) # ( !\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout\ & ( \Arith_Logi_Unit|resultado\(6) 
-- & ( ((!\Instruction_Mem|ROM~7_combout\) # ((\Instruction_Mem|ROM~9_combout\) # (\Instruction_Mem|ROM~3_combout\))) # (\Instruction_Mem|ROM~5_combout\) ) ) ) # ( \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout\ & ( 
-- !\Arith_Logi_Unit|resultado\(6) & ( (!\Instruction_Mem|ROM~5_combout\ & (\Instruction_Mem|ROM~7_combout\ & (!\Instruction_Mem|ROM~3_combout\ & !\Instruction_Mem|ROM~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000011011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~5_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~7_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~3_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	datae => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a6~portbdataout\,
	dataf => \Arith_Logi_Unit|ALT_INV_resultado\(6),
	combout => \Write_Back_Mux|SAIDA[6]~6_combout\);

\Register_File|Reg[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[6]~6_combout\,
	ena => \Register_File|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[0][6]~q\);

\Register_File|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux25~0_combout\ = ( \Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[3][6]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[2][6]~q\ ) ) 
-- ) # ( \Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[1][6]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[0][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][6]~q\,
	datab => \Register_File|ALT_INV_Reg[1][6]~q\,
	datac => \Register_File|ALT_INV_Reg[2][6]~q\,
	datad => \Register_File|ALT_INV_Reg[3][6]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~11_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~13_combout\,
	combout => \Register_File|Mux25~0_combout\);

\Mux_ULA_In|SAIDA[6]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux_ULA_In|SAIDA[6]~8_combout\ = (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux25~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux25~0_combout\,
	combout => \Mux_ULA_In|SAIDA[6]~8_combout\);

\Arith_Logi_Unit|prod~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~23_combout\ = ( \Arith_Logi_Unit|Add14~1_sumout\ & ( (!\Register_File|Mux10~0_combout\ & ((!\Register_File|Mux9~0_combout\ & (\Arith_Logi_Unit|prod~22_combout\)) # (\Register_File|Mux9~0_combout\ & 
-- ((\Arith_Logi_Unit|Add13~1_sumout\))))) # (\Register_File|Mux10~0_combout\ & ((!\Register_File|Mux9~0_combout\) # ((\Arith_Logi_Unit|prod~22_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add14~1_sumout\ & ( (!\Register_File|Mux10~0_combout\ & 
-- ((!\Register_File|Mux9~0_combout\ & (\Arith_Logi_Unit|prod~22_combout\)) # (\Register_File|Mux9~0_combout\ & ((\Arith_Logi_Unit|Add13~1_sumout\))))) # (\Register_File|Mux10~0_combout\ & (\Register_File|Mux9~0_combout\ & 
-- (\Arith_Logi_Unit|prod~22_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100101011010011010110111100001001001010110100110101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux10~0_combout\,
	datab => \Register_File|ALT_INV_Mux9~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~22_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add13~1_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add14~1_sumout\,
	combout => \Arith_Logi_Unit|prod~23_combout\);

\Arith_Logi_Unit|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux10~1_combout\ = ( !\Control_Unit|Mux8~0_combout\ & ( ((!\Control_Unit|Mux9~0_combout\ & (\Arith_Logi_Unit|Add0~25_sumout\)) # (\Control_Unit|Mux9~0_combout\ & (((\Arith_Logi_Unit|Add1~25_sumout\))))) ) ) # ( 
-- \Control_Unit|Mux8~0_combout\ & ( (!\Control_Unit|Mux9~0_combout\ & ((((\Arith_Logi_Unit|prod~23_combout\))))) # (\Control_Unit|Mux9~0_combout\ & (\Mux_ULA_In|SAIDA[6]~8_combout\ & (\Register_File|Mux9~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000000011100110100111111001111110000000111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ULA_In|ALT_INV_SAIDA[6]~8_combout\,
	datab => \Control_Unit|ALT_INV_Mux9~0_combout\,
	datac => \Register_File|ALT_INV_Mux9~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~23_combout\,
	datae => \Control_Unit|ALT_INV_Mux8~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add1~25_sumout\,
	datag => \Arith_Logi_Unit|ALT_INV_Add0~25_sumout\,
	combout => \Arith_Logi_Unit|Mux10~1_combout\);

\Arith_Logi_Unit|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux10~0_combout\ = ( \Control_Unit|Mux9~0_combout\ & ( \Arith_Logi_Unit|Mux10~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((\Control_Unit|Mux8~0_combout\ & \Register_File|Mux9~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & 
-- ( \Arith_Logi_Unit|Mux10~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((!\Control_Unit|Mux8~0_combout\ & ((\Register_File|Mux9~0_combout\) # (\Mux_ULA_In|SAIDA[6]~8_combout\)))) ) ) ) # ( \Control_Unit|Mux9~0_combout\ & ( 
-- !\Arith_Logi_Unit|Mux10~1_combout\ & ( (\Control_Unit|Mux8~0_combout\ & (\Register_File|Mux9~0_combout\ & \Control_Unit|Mux7~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & ( !\Arith_Logi_Unit|Mux10~1_combout\ & ( (!\Control_Unit|Mux8~0_combout\ & 
-- (\Control_Unit|Mux7~0_combout\ & ((\Register_File|Mux9~0_combout\) # (\Mux_ULA_In|SAIDA[6]~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000000010111111111001010101111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux8~0_combout\,
	datab => \Mux_ULA_In|ALT_INV_SAIDA[6]~8_combout\,
	datac => \Register_File|ALT_INV_Mux9~0_combout\,
	datad => \Control_Unit|ALT_INV_Mux7~0_combout\,
	datae => \Control_Unit|ALT_INV_Mux9~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Mux10~1_combout\,
	combout => \Arith_Logi_Unit|Mux10~0_combout\);

\Arith_Logi_Unit|resultado[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|resultado\(6) = ( \Arith_Logi_Unit|resultado\(6) & ( \Arith_Logi_Unit|Mux51~0_combout\ ) ) # ( \Arith_Logi_Unit|resultado\(6) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux10~0_combout\ ) ) ) # ( 
-- !\Arith_Logi_Unit|resultado\(6) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux10~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux10~0_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_resultado\(6),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux51~0_combout\,
	combout => \Arith_Logi_Unit|resultado\(6));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Chumusuke.ram0_MemoriaRAM_d424482c.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "MemoriaRAM:Rand_Acess_Mem|altsyncram:RAM_rtl_0|altsyncram_8cv1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 1000,
	port_a_logical_ram_depth => 1001,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 1000,
	port_b_logical_ram_depth => 1001,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Control_Unit|Mux3~0_combout\,
	portbre => \Control_Unit|ALT_INV_Mux3~0_combout\,
	clk0 => \Clock~input_o\,
	portadatain => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

\Write_Back_Mux|SAIDA[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Write_Back_Mux|SAIDA[5]~5_combout\ = ( \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout\ & ( \Arith_Logi_Unit|resultado\(5) ) ) # ( !\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout\ & ( \Arith_Logi_Unit|resultado\(5) 
-- & ( ((!\Instruction_Mem|ROM~7_combout\) # ((\Instruction_Mem|ROM~9_combout\) # (\Instruction_Mem|ROM~3_combout\))) # (\Instruction_Mem|ROM~5_combout\) ) ) ) # ( \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout\ & ( 
-- !\Arith_Logi_Unit|resultado\(5) & ( (!\Instruction_Mem|ROM~5_combout\ & (\Instruction_Mem|ROM~7_combout\ & (!\Instruction_Mem|ROM~3_combout\ & !\Instruction_Mem|ROM~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000011011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~5_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~7_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~3_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	datae => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	dataf => \Arith_Logi_Unit|ALT_INV_resultado\(5),
	combout => \Write_Back_Mux|SAIDA[5]~5_combout\);

\Register_File|Reg[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[5]~5_combout\,
	ena => \Register_File|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[0][5]~q\);

\Register_File|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux26~0_combout\ = ( \Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[3][5]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[2][5]~q\ ) ) 
-- ) # ( \Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[1][5]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[0][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][5]~q\,
	datab => \Register_File|ALT_INV_Reg[1][5]~q\,
	datac => \Register_File|ALT_INV_Reg[2][5]~q\,
	datad => \Register_File|ALT_INV_Reg[3][5]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~11_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~13_combout\,
	combout => \Register_File|Mux26~0_combout\);

\Mux_ULA_In|SAIDA[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux_ULA_In|SAIDA[5]~7_combout\ = (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux26~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux26~0_combout\,
	combout => \Mux_ULA_In|SAIDA[5]~7_combout\);

\Arith_Logi_Unit|prod~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~17_combout\ = ( \Arith_Logi_Unit|Add12~1_sumout\ & ( (!\Register_File|Mux11~0_combout\ & ((!\Register_File|Mux10~0_combout\ & (\Arith_Logi_Unit|prod~16_combout\)) # (\Register_File|Mux10~0_combout\ & 
-- ((\Arith_Logi_Unit|Add11~1_sumout\))))) # (\Register_File|Mux11~0_combout\ & ((!\Register_File|Mux10~0_combout\) # ((\Arith_Logi_Unit|prod~16_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add12~1_sumout\ & ( (!\Register_File|Mux11~0_combout\ & 
-- ((!\Register_File|Mux10~0_combout\ & (\Arith_Logi_Unit|prod~16_combout\)) # (\Register_File|Mux10~0_combout\ & ((\Arith_Logi_Unit|Add11~1_sumout\))))) # (\Register_File|Mux11~0_combout\ & (\Register_File|Mux10~0_combout\ & 
-- (\Arith_Logi_Unit|prod~16_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100101011010011010110111100001001001010110100110101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux11~0_combout\,
	datab => \Register_File|ALT_INV_Mux10~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~16_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add11~1_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add12~1_sumout\,
	combout => \Arith_Logi_Unit|prod~17_combout\);

\Arith_Logi_Unit|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux11~1_combout\ = ( !\Control_Unit|Mux8~0_combout\ & ( ((!\Control_Unit|Mux9~0_combout\ & (\Arith_Logi_Unit|Add0~21_sumout\)) # (\Control_Unit|Mux9~0_combout\ & (((\Arith_Logi_Unit|Add1~21_sumout\))))) ) ) # ( 
-- \Control_Unit|Mux8~0_combout\ & ( (!\Control_Unit|Mux9~0_combout\ & ((((\Arith_Logi_Unit|prod~17_combout\))))) # (\Control_Unit|Mux9~0_combout\ & (\Mux_ULA_In|SAIDA[5]~7_combout\ & (\Register_File|Mux10~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000000011100110100111111001111110000000111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ULA_In|ALT_INV_SAIDA[5]~7_combout\,
	datab => \Control_Unit|ALT_INV_Mux9~0_combout\,
	datac => \Register_File|ALT_INV_Mux10~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~17_combout\,
	datae => \Control_Unit|ALT_INV_Mux8~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add1~21_sumout\,
	datag => \Arith_Logi_Unit|ALT_INV_Add0~21_sumout\,
	combout => \Arith_Logi_Unit|Mux11~1_combout\);

\Arith_Logi_Unit|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux11~0_combout\ = ( \Control_Unit|Mux9~0_combout\ & ( \Arith_Logi_Unit|Mux11~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((\Control_Unit|Mux8~0_combout\ & \Register_File|Mux10~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & 
-- ( \Arith_Logi_Unit|Mux11~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((!\Control_Unit|Mux8~0_combout\ & ((\Register_File|Mux10~0_combout\) # (\Mux_ULA_In|SAIDA[5]~7_combout\)))) ) ) ) # ( \Control_Unit|Mux9~0_combout\ & ( 
-- !\Arith_Logi_Unit|Mux11~1_combout\ & ( (\Control_Unit|Mux8~0_combout\ & (\Register_File|Mux10~0_combout\ & \Control_Unit|Mux7~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & ( !\Arith_Logi_Unit|Mux11~1_combout\ & ( (!\Control_Unit|Mux8~0_combout\ 
-- & (\Control_Unit|Mux7~0_combout\ & ((\Register_File|Mux10~0_combout\) # (\Mux_ULA_In|SAIDA[5]~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000000010111111111001010101111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux8~0_combout\,
	datab => \Mux_ULA_In|ALT_INV_SAIDA[5]~7_combout\,
	datac => \Register_File|ALT_INV_Mux10~0_combout\,
	datad => \Control_Unit|ALT_INV_Mux7~0_combout\,
	datae => \Control_Unit|ALT_INV_Mux9~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Mux11~1_combout\,
	combout => \Arith_Logi_Unit|Mux11~0_combout\);

\Arith_Logi_Unit|resultado[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|resultado\(5) = ( \Arith_Logi_Unit|resultado\(5) & ( \Arith_Logi_Unit|Mux51~0_combout\ ) ) # ( \Arith_Logi_Unit|resultado\(5) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux11~0_combout\ ) ) ) # ( 
-- !\Arith_Logi_Unit|resultado\(5) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux11~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux11~0_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_resultado\(5),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux51~0_combout\,
	combout => \Arith_Logi_Unit|resultado\(5));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Chumusuke.ram0_MemoriaRAM_d424482c.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "MemoriaRAM:Rand_Acess_Mem|altsyncram:RAM_rtl_0|altsyncram_8cv1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 1000,
	port_a_logical_ram_depth => 1001,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 1000,
	port_b_logical_ram_depth => 1001,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Control_Unit|Mux3~0_combout\,
	portbre => \Control_Unit|ALT_INV_Mux3~0_combout\,
	clk0 => \Clock~input_o\,
	portadatain => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

\Write_Back_Mux|SAIDA[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Write_Back_Mux|SAIDA[4]~4_combout\ = ( \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout\ & ( \Arith_Logi_Unit|resultado\(4) ) ) # ( !\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout\ & ( \Arith_Logi_Unit|resultado\(4) 
-- & ( ((!\Instruction_Mem|ROM~7_combout\) # ((\Instruction_Mem|ROM~9_combout\) # (\Instruction_Mem|ROM~3_combout\))) # (\Instruction_Mem|ROM~5_combout\) ) ) ) # ( \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout\ & ( 
-- !\Arith_Logi_Unit|resultado\(4) & ( (!\Instruction_Mem|ROM~5_combout\ & (\Instruction_Mem|ROM~7_combout\ & (!\Instruction_Mem|ROM~3_combout\ & !\Instruction_Mem|ROM~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000011011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~5_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~7_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~3_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	datae => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	dataf => \Arith_Logi_Unit|ALT_INV_resultado\(4),
	combout => \Write_Back_Mux|SAIDA[4]~4_combout\);

\Register_File|Reg[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[4]~4_combout\,
	ena => \Register_File|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[0][4]~q\);

\Register_File|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux27~0_combout\ = ( \Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( !\Register_File|Reg[3][4]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( !\Register_File|Reg[2][4]~q\ ) 
-- ) ) # ( \Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[1][4]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[0][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001111110000111100001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][4]~q\,
	datab => \Register_File|ALT_INV_Reg[1][4]~q\,
	datac => \Register_File|ALT_INV_Reg[2][4]~q\,
	datad => \Register_File|ALT_INV_Reg[3][4]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~11_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~13_combout\,
	combout => \Register_File|Mux27~0_combout\);

\Mux_ULA_In|SAIDA[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux_ULA_In|SAIDA[4]~6_combout\ = (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux27~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux27~0_combout\,
	combout => \Mux_ULA_In|SAIDA[4]~6_combout\);

\Arith_Logi_Unit|prod~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~12_combout\ = ( \Arith_Logi_Unit|Add10~1_sumout\ & ( (!\Register_File|Mux12~0_combout\ & ((!\Register_File|Mux11~0_combout\ & (\Arith_Logi_Unit|prod~11_combout\)) # (\Register_File|Mux11~0_combout\ & 
-- ((\Arith_Logi_Unit|Add9~1_sumout\))))) # (\Register_File|Mux12~0_combout\ & ((!\Register_File|Mux11~0_combout\) # ((\Arith_Logi_Unit|prod~11_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add10~1_sumout\ & ( (!\Register_File|Mux12~0_combout\ & 
-- ((!\Register_File|Mux11~0_combout\ & (\Arith_Logi_Unit|prod~11_combout\)) # (\Register_File|Mux11~0_combout\ & ((\Arith_Logi_Unit|Add9~1_sumout\))))) # (\Register_File|Mux12~0_combout\ & (\Register_File|Mux11~0_combout\ & 
-- (\Arith_Logi_Unit|prod~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100101011010011010110111100001001001010110100110101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux12~0_combout\,
	datab => \Register_File|ALT_INV_Mux11~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~11_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add9~1_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add10~1_sumout\,
	combout => \Arith_Logi_Unit|prod~12_combout\);

\Arith_Logi_Unit|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux12~1_combout\ = ( !\Control_Unit|Mux8~0_combout\ & ( ((!\Control_Unit|Mux9~0_combout\ & (\Arith_Logi_Unit|Add0~17_sumout\)) # (\Control_Unit|Mux9~0_combout\ & (((\Arith_Logi_Unit|Add1~17_sumout\))))) ) ) # ( 
-- \Control_Unit|Mux8~0_combout\ & ( (!\Control_Unit|Mux9~0_combout\ & ((((\Arith_Logi_Unit|prod~12_combout\))))) # (\Control_Unit|Mux9~0_combout\ & (\Mux_ULA_In|SAIDA[4]~6_combout\ & (\Register_File|Mux11~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000000011100110100111111001111110000000111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ULA_In|ALT_INV_SAIDA[4]~6_combout\,
	datab => \Control_Unit|ALT_INV_Mux9~0_combout\,
	datac => \Register_File|ALT_INV_Mux11~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~12_combout\,
	datae => \Control_Unit|ALT_INV_Mux8~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add1~17_sumout\,
	datag => \Arith_Logi_Unit|ALT_INV_Add0~17_sumout\,
	combout => \Arith_Logi_Unit|Mux12~1_combout\);

\Arith_Logi_Unit|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux12~0_combout\ = ( \Control_Unit|Mux9~0_combout\ & ( \Arith_Logi_Unit|Mux12~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((\Control_Unit|Mux8~0_combout\ & \Register_File|Mux11~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & 
-- ( \Arith_Logi_Unit|Mux12~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((!\Control_Unit|Mux8~0_combout\ & ((\Register_File|Mux11~0_combout\) # (\Mux_ULA_In|SAIDA[4]~6_combout\)))) ) ) ) # ( \Control_Unit|Mux9~0_combout\ & ( 
-- !\Arith_Logi_Unit|Mux12~1_combout\ & ( (\Control_Unit|Mux8~0_combout\ & (\Register_File|Mux11~0_combout\ & \Control_Unit|Mux7~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & ( !\Arith_Logi_Unit|Mux12~1_combout\ & ( (!\Control_Unit|Mux8~0_combout\ 
-- & (\Control_Unit|Mux7~0_combout\ & ((\Register_File|Mux11~0_combout\) # (\Mux_ULA_In|SAIDA[4]~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000000010111111111001010101111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux8~0_combout\,
	datab => \Mux_ULA_In|ALT_INV_SAIDA[4]~6_combout\,
	datac => \Register_File|ALT_INV_Mux11~0_combout\,
	datad => \Control_Unit|ALT_INV_Mux7~0_combout\,
	datae => \Control_Unit|ALT_INV_Mux9~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Mux12~1_combout\,
	combout => \Arith_Logi_Unit|Mux12~0_combout\);

\Arith_Logi_Unit|resultado[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|resultado\(4) = ( \Arith_Logi_Unit|resultado\(4) & ( \Arith_Logi_Unit|Mux51~0_combout\ ) ) # ( \Arith_Logi_Unit|resultado\(4) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux12~0_combout\ ) ) ) # ( 
-- !\Arith_Logi_Unit|resultado\(4) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux12~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux12~0_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_resultado\(4),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux51~0_combout\,
	combout => \Arith_Logi_Unit|resultado\(4));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Chumusuke.ram0_MemoriaRAM_d424482c.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "MemoriaRAM:Rand_Acess_Mem|altsyncram:RAM_rtl_0|altsyncram_8cv1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 1000,
	port_a_logical_ram_depth => 1001,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 1000,
	port_b_logical_ram_depth => 1001,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Control_Unit|Mux3~0_combout\,
	portbre => \Control_Unit|ALT_INV_Mux3~0_combout\,
	clk0 => \Clock~input_o\,
	portadatain => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

\Write_Back_Mux|SAIDA[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Write_Back_Mux|SAIDA[3]~3_combout\ = ( \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout\ & ( \Arith_Logi_Unit|resultado\(3) ) ) # ( !\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout\ & ( \Arith_Logi_Unit|resultado\(3) 
-- & ( ((!\Instruction_Mem|ROM~7_combout\) # ((\Instruction_Mem|ROM~9_combout\) # (\Instruction_Mem|ROM~3_combout\))) # (\Instruction_Mem|ROM~5_combout\) ) ) ) # ( \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout\ & ( 
-- !\Arith_Logi_Unit|resultado\(3) & ( (!\Instruction_Mem|ROM~5_combout\ & (\Instruction_Mem|ROM~7_combout\ & (!\Instruction_Mem|ROM~3_combout\ & !\Instruction_Mem|ROM~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000011011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~5_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~7_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~3_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	datae => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a3~portbdataout\,
	dataf => \Arith_Logi_Unit|ALT_INV_resultado\(3),
	combout => \Write_Back_Mux|SAIDA[3]~3_combout\);

\Register_File|Reg[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[3]~3_combout\,
	ena => \Register_File|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[0][3]~q\);

\Register_File|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux28~0_combout\ = ( \Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[3][3]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[2][3]~q\ ) ) 
-- ) # ( \Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[1][3]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[0][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][3]~q\,
	datab => \Register_File|ALT_INV_Reg[1][3]~q\,
	datac => \Register_File|ALT_INV_Reg[2][3]~q\,
	datad => \Register_File|ALT_INV_Reg[3][3]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~11_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~13_combout\,
	combout => \Register_File|Mux28~0_combout\);

\Mux_ULA_In|SAIDA[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux_ULA_In|SAIDA[3]~5_combout\ = (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux28~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux28~0_combout\,
	combout => \Mux_ULA_In|SAIDA[3]~5_combout\);

\Arith_Logi_Unit|prod~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~8_combout\ = ( \Arith_Logi_Unit|Add8~1_sumout\ & ( (!\Register_File|Mux13~0_combout\ & ((!\Register_File|Mux12~0_combout\ & (\Arith_Logi_Unit|prod~7_combout\)) # (\Register_File|Mux12~0_combout\ & 
-- ((\Arith_Logi_Unit|Add7~1_sumout\))))) # (\Register_File|Mux13~0_combout\ & ((!\Register_File|Mux12~0_combout\) # ((\Arith_Logi_Unit|prod~7_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add8~1_sumout\ & ( (!\Register_File|Mux13~0_combout\ & 
-- ((!\Register_File|Mux12~0_combout\ & (\Arith_Logi_Unit|prod~7_combout\)) # (\Register_File|Mux12~0_combout\ & ((\Arith_Logi_Unit|Add7~1_sumout\))))) # (\Register_File|Mux13~0_combout\ & (\Register_File|Mux12~0_combout\ & 
-- (\Arith_Logi_Unit|prod~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100101011010011010110111100001001001010110100110101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux13~0_combout\,
	datab => \Register_File|ALT_INV_Mux12~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~7_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add7~1_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add8~1_sumout\,
	combout => \Arith_Logi_Unit|prod~8_combout\);

\Arith_Logi_Unit|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux13~1_combout\ = ( !\Control_Unit|Mux8~0_combout\ & ( ((!\Control_Unit|Mux9~0_combout\ & (\Arith_Logi_Unit|Add0~13_sumout\)) # (\Control_Unit|Mux9~0_combout\ & (((\Arith_Logi_Unit|Add1~13_sumout\))))) ) ) # ( 
-- \Control_Unit|Mux8~0_combout\ & ( (!\Control_Unit|Mux9~0_combout\ & ((((\Arith_Logi_Unit|prod~8_combout\))))) # (\Control_Unit|Mux9~0_combout\ & (\Mux_ULA_In|SAIDA[3]~5_combout\ & (\Register_File|Mux12~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000000011100110100111111001111110000000111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ULA_In|ALT_INV_SAIDA[3]~5_combout\,
	datab => \Control_Unit|ALT_INV_Mux9~0_combout\,
	datac => \Register_File|ALT_INV_Mux12~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~8_combout\,
	datae => \Control_Unit|ALT_INV_Mux8~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add1~13_sumout\,
	datag => \Arith_Logi_Unit|ALT_INV_Add0~13_sumout\,
	combout => \Arith_Logi_Unit|Mux13~1_combout\);

\Arith_Logi_Unit|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux13~0_combout\ = ( \Control_Unit|Mux9~0_combout\ & ( \Arith_Logi_Unit|Mux13~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((\Control_Unit|Mux8~0_combout\ & \Register_File|Mux12~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & 
-- ( \Arith_Logi_Unit|Mux13~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((!\Control_Unit|Mux8~0_combout\ & ((\Register_File|Mux12~0_combout\) # (\Mux_ULA_In|SAIDA[3]~5_combout\)))) ) ) ) # ( \Control_Unit|Mux9~0_combout\ & ( 
-- !\Arith_Logi_Unit|Mux13~1_combout\ & ( (\Control_Unit|Mux8~0_combout\ & (\Register_File|Mux12~0_combout\ & \Control_Unit|Mux7~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & ( !\Arith_Logi_Unit|Mux13~1_combout\ & ( (!\Control_Unit|Mux8~0_combout\ 
-- & (\Control_Unit|Mux7~0_combout\ & ((\Register_File|Mux12~0_combout\) # (\Mux_ULA_In|SAIDA[3]~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000000010111111111001010101111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux8~0_combout\,
	datab => \Mux_ULA_In|ALT_INV_SAIDA[3]~5_combout\,
	datac => \Register_File|ALT_INV_Mux12~0_combout\,
	datad => \Control_Unit|ALT_INV_Mux7~0_combout\,
	datae => \Control_Unit|ALT_INV_Mux9~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Mux13~1_combout\,
	combout => \Arith_Logi_Unit|Mux13~0_combout\);

\Arith_Logi_Unit|resultado[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|resultado\(3) = ( \Arith_Logi_Unit|resultado\(3) & ( \Arith_Logi_Unit|Mux51~0_combout\ ) ) # ( \Arith_Logi_Unit|resultado\(3) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux13~0_combout\ ) ) ) # ( 
-- !\Arith_Logi_Unit|resultado\(3) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux13~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux13~0_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_resultado\(3),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux51~0_combout\,
	combout => \Arith_Logi_Unit|resultado\(3));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Chumusuke.ram0_MemoriaRAM_d424482c.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "MemoriaRAM:Rand_Acess_Mem|altsyncram:RAM_rtl_0|altsyncram_8cv1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 1000,
	port_a_logical_ram_depth => 1001,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 1000,
	port_b_logical_ram_depth => 1001,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Control_Unit|Mux3~0_combout\,
	portbre => \Control_Unit|ALT_INV_Mux3~0_combout\,
	clk0 => \Clock~input_o\,
	portadatain => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

\Write_Back_Mux|SAIDA[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Write_Back_Mux|SAIDA[2]~2_combout\ = ( \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a2~portbdataout\ & ( \Arith_Logi_Unit|resultado\(2) ) ) # ( !\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a2~portbdataout\ & ( \Arith_Logi_Unit|resultado\(2) 
-- & ( ((!\Instruction_Mem|ROM~7_combout\) # ((\Instruction_Mem|ROM~9_combout\) # (\Instruction_Mem|ROM~3_combout\))) # (\Instruction_Mem|ROM~5_combout\) ) ) ) # ( \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a2~portbdataout\ & ( 
-- !\Arith_Logi_Unit|resultado\(2) & ( (!\Instruction_Mem|ROM~5_combout\ & (\Instruction_Mem|ROM~7_combout\ & (!\Instruction_Mem|ROM~3_combout\ & !\Instruction_Mem|ROM~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000011011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~5_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~7_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~3_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	datae => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a2~portbdataout\,
	dataf => \Arith_Logi_Unit|ALT_INV_resultado\(2),
	combout => \Write_Back_Mux|SAIDA[2]~2_combout\);

\Register_File|Reg[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[2]~2_combout\,
	ena => \Register_File|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[0][2]~q\);

\Register_File|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux13~0_combout\ = ( \Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[3][2]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[2][2]~q\ ) ) 
-- ) # ( \Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[1][2]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[0][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][2]~q\,
	datab => \Register_File|ALT_INV_Reg[1][2]~q\,
	datac => \Register_File|ALT_INV_Reg[2][2]~q\,
	datad => \Register_File|ALT_INV_Reg[3][2]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~15_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~17_combout\,
	combout => \Register_File|Mux13~0_combout\);

\Arith_Logi_Unit|prod~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~4_combout\ = ( \Arith_Logi_Unit|Add6~1_sumout\ & ( (!\Register_File|Mux14~0_combout\ & ((!\Register_File|Mux13~0_combout\ & (\Arith_Logi_Unit|prod~3_combout\)) # (\Register_File|Mux13~0_combout\ & 
-- ((\Arith_Logi_Unit|Add5~1_sumout\))))) # (\Register_File|Mux14~0_combout\ & ((!\Register_File|Mux13~0_combout\) # ((\Arith_Logi_Unit|prod~3_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add6~1_sumout\ & ( (!\Register_File|Mux14~0_combout\ & 
-- ((!\Register_File|Mux13~0_combout\ & (\Arith_Logi_Unit|prod~3_combout\)) # (\Register_File|Mux13~0_combout\ & ((\Arith_Logi_Unit|Add5~1_sumout\))))) # (\Register_File|Mux14~0_combout\ & (\Register_File|Mux13~0_combout\ & 
-- (\Arith_Logi_Unit|prod~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100101011010011010110111100001001001010110100110101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux14~0_combout\,
	datab => \Register_File|ALT_INV_Mux13~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~3_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add5~1_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add6~1_sumout\,
	combout => \Arith_Logi_Unit|prod~4_combout\);

\Arith_Logi_Unit|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux14~1_combout\ = ( !\Control_Unit|Mux8~0_combout\ & ( ((!\Control_Unit|Mux9~0_combout\ & (\Arith_Logi_Unit|Add0~9_sumout\)) # (\Control_Unit|Mux9~0_combout\ & (((\Arith_Logi_Unit|Add1~9_sumout\))))) ) ) # ( \Control_Unit|Mux8~0_combout\ 
-- & ( (!\Control_Unit|Mux9~0_combout\ & ((((\Arith_Logi_Unit|prod~4_combout\))))) # (\Control_Unit|Mux9~0_combout\ & (\Mux_ULA_In|SAIDA[2]~4_combout\ & (\Register_File|Mux13~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000000011100110100111111001111110000000111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ULA_In|ALT_INV_SAIDA[2]~4_combout\,
	datab => \Control_Unit|ALT_INV_Mux9~0_combout\,
	datac => \Register_File|ALT_INV_Mux13~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~4_combout\,
	datae => \Control_Unit|ALT_INV_Mux8~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add1~9_sumout\,
	datag => \Arith_Logi_Unit|ALT_INV_Add0~9_sumout\,
	combout => \Arith_Logi_Unit|Mux14~1_combout\);

\Arith_Logi_Unit|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux14~0_combout\ = ( \Control_Unit|Mux9~0_combout\ & ( \Arith_Logi_Unit|Mux14~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((\Control_Unit|Mux8~0_combout\ & \Register_File|Mux13~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & 
-- ( \Arith_Logi_Unit|Mux14~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((!\Control_Unit|Mux8~0_combout\ & ((\Mux_ULA_In|SAIDA[2]~4_combout\) # (\Register_File|Mux13~0_combout\)))) ) ) ) # ( \Control_Unit|Mux9~0_combout\ & ( 
-- !\Arith_Logi_Unit|Mux14~1_combout\ & ( (\Control_Unit|Mux8~0_combout\ & (\Register_File|Mux13~0_combout\ & \Control_Unit|Mux7~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & ( !\Arith_Logi_Unit|Mux14~1_combout\ & ( (!\Control_Unit|Mux8~0_combout\ 
-- & (\Control_Unit|Mux7~0_combout\ & ((\Mux_ULA_In|SAIDA[2]~4_combout\) # (\Register_File|Mux13~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000001000111111111001010101111111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux8~0_combout\,
	datab => \Register_File|ALT_INV_Mux13~0_combout\,
	datac => \Mux_ULA_In|ALT_INV_SAIDA[2]~4_combout\,
	datad => \Control_Unit|ALT_INV_Mux7~0_combout\,
	datae => \Control_Unit|ALT_INV_Mux9~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Mux14~1_combout\,
	combout => \Arith_Logi_Unit|Mux14~0_combout\);

\Arith_Logi_Unit|resultado[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|resultado\(2) = ( \Arith_Logi_Unit|resultado\(2) & ( \Arith_Logi_Unit|Mux51~0_combout\ ) ) # ( \Arith_Logi_Unit|resultado\(2) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux14~0_combout\ ) ) ) # ( 
-- !\Arith_Logi_Unit|resultado\(2) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux14~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux14~0_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_resultado\(2),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux51~0_combout\,
	combout => \Arith_Logi_Unit|resultado\(2));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Chumusuke.ram0_MemoriaRAM_d424482c.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "MemoriaRAM:Rand_Acess_Mem|altsyncram:RAM_rtl_0|altsyncram_8cv1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 1000,
	port_a_logical_ram_depth => 1001,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 1000,
	port_b_logical_ram_depth => 1001,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Control_Unit|Mux3~0_combout\,
	portbre => \Control_Unit|ALT_INV_Mux3~0_combout\,
	clk0 => \Clock~input_o\,
	portadatain => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

\Write_Back_Mux|SAIDA[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Write_Back_Mux|SAIDA[1]~1_combout\ = ( \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a1~portbdataout\ & ( \Arith_Logi_Unit|resultado\(1) ) ) # ( !\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a1~portbdataout\ & ( \Arith_Logi_Unit|resultado\(1) 
-- & ( ((!\Instruction_Mem|ROM~7_combout\) # ((\Instruction_Mem|ROM~9_combout\) # (\Instruction_Mem|ROM~3_combout\))) # (\Instruction_Mem|ROM~5_combout\) ) ) ) # ( \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a1~portbdataout\ & ( 
-- !\Arith_Logi_Unit|resultado\(1) & ( (!\Instruction_Mem|ROM~5_combout\ & (\Instruction_Mem|ROM~7_combout\ & (!\Instruction_Mem|ROM~3_combout\ & !\Instruction_Mem|ROM~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000011011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~5_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~7_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~3_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	datae => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a1~portbdataout\,
	dataf => \Arith_Logi_Unit|ALT_INV_resultado\(1),
	combout => \Write_Back_Mux|SAIDA[1]~1_combout\);

\Register_File|Reg[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[1]~1_combout\,
	ena => \Register_File|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[0][1]~q\);

\Register_File|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux14~0_combout\ = ( \Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[3][1]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[2][1]~q\ ) ) 
-- ) # ( \Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[1][1]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[0][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][1]~q\,
	datab => \Register_File|ALT_INV_Reg[1][1]~q\,
	datac => \Register_File|ALT_INV_Reg[2][1]~q\,
	datad => \Register_File|ALT_INV_Reg[3][1]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~15_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~17_combout\,
	combout => \Register_File|Mux14~0_combout\);

\Instruction_Mem|ROM~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~24_combout\ = ( \Instruction_Mem|ROM~0_combout\ & ( \Instruction_Mem|ROM~23_combout\ & ( (!\Program_Counter|pout\(13) & (!\Program_Counter|pout\(5) & (!\Program_Counter|pout\(4) & \Instruction_Mem|ROM~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(13),
	datab => \Program_Counter|ALT_INV_pout\(5),
	datac => \Program_Counter|ALT_INV_pout\(4),
	datad => \Instruction_Mem|ALT_INV_ROM~18_combout\,
	datae => \Instruction_Mem|ALT_INV_ROM~0_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~23_combout\,
	combout => \Instruction_Mem|ROM~24_combout\);

\Mux_ULA_In|SAIDA[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux_ULA_In|SAIDA[1]~3_combout\ = (!\Control_Unit|Mux5~0_combout\ & ((\Register_File|Mux30~0_combout\))) # (\Control_Unit|Mux5~0_combout\ & (\Instruction_Mem|ROM~24_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~24_combout\,
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	combout => \Mux_ULA_In|SAIDA[1]~3_combout\);

\Arith_Logi_Unit|prod~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~1_combout\ = ( \Arith_Logi_Unit|Add3~1_sumout\ & ( (!\Register_File|Mux15~0_combout\ & (\Register_File|Mux14~0_combout\)) # (\Register_File|Mux15~0_combout\ & ((!\Register_File|Mux14~0_combout\ & ((\Arith_Logi_Unit|Add4~1_sumout\))) 
-- # (\Register_File|Mux14~0_combout\ & (\Arith_Logi_Unit|prod~0_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add3~1_sumout\ & ( (!\Register_File|Mux14~0_combout\ & (\Register_File|Mux15~0_combout\ & ((\Arith_Logi_Unit|Add4~1_sumout\)))) # 
-- (\Register_File|Mux14~0_combout\ & (((\Arith_Logi_Unit|prod~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111001000110110011100000011010001110010001101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Register_File|ALT_INV_Mux14~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add4~1_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add3~1_sumout\,
	combout => \Arith_Logi_Unit|prod~1_combout\);

\Arith_Logi_Unit|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux15~1_combout\ = ( !\Control_Unit|Mux8~0_combout\ & ( ((!\Control_Unit|Mux9~0_combout\ & (\Arith_Logi_Unit|Add0~5_sumout\)) # (\Control_Unit|Mux9~0_combout\ & (((\Arith_Logi_Unit|Add1~5_sumout\))))) ) ) # ( \Control_Unit|Mux8~0_combout\ 
-- & ( (!\Control_Unit|Mux9~0_combout\ & ((((\Arith_Logi_Unit|prod~1_combout\))))) # (\Control_Unit|Mux9~0_combout\ & (\Mux_ULA_In|SAIDA[1]~3_combout\ & (\Register_File|Mux14~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000000011100110100111111001111110000000111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ULA_In|ALT_INV_SAIDA[1]~3_combout\,
	datab => \Control_Unit|ALT_INV_Mux9~0_combout\,
	datac => \Register_File|ALT_INV_Mux14~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~1_combout\,
	datae => \Control_Unit|ALT_INV_Mux8~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add1~5_sumout\,
	datag => \Arith_Logi_Unit|ALT_INV_Add0~5_sumout\,
	combout => \Arith_Logi_Unit|Mux15~1_combout\);

\Arith_Logi_Unit|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux15~0_combout\ = ( \Control_Unit|Mux9~0_combout\ & ( \Arith_Logi_Unit|Mux15~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((\Control_Unit|Mux8~0_combout\ & \Register_File|Mux14~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & 
-- ( \Arith_Logi_Unit|Mux15~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((!\Control_Unit|Mux8~0_combout\ & ((\Mux_ULA_In|SAIDA[1]~3_combout\) # (\Register_File|Mux14~0_combout\)))) ) ) ) # ( \Control_Unit|Mux9~0_combout\ & ( 
-- !\Arith_Logi_Unit|Mux15~1_combout\ & ( (\Control_Unit|Mux8~0_combout\ & (\Register_File|Mux14~0_combout\ & \Control_Unit|Mux7~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & ( !\Arith_Logi_Unit|Mux15~1_combout\ & ( (!\Control_Unit|Mux8~0_combout\ 
-- & (\Control_Unit|Mux7~0_combout\ & ((\Mux_ULA_In|SAIDA[1]~3_combout\) # (\Register_File|Mux14~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000001000111111111001010101111111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux8~0_combout\,
	datab => \Register_File|ALT_INV_Mux14~0_combout\,
	datac => \Mux_ULA_In|ALT_INV_SAIDA[1]~3_combout\,
	datad => \Control_Unit|ALT_INV_Mux7~0_combout\,
	datae => \Control_Unit|ALT_INV_Mux9~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Mux15~1_combout\,
	combout => \Arith_Logi_Unit|Mux15~0_combout\);

\Arith_Logi_Unit|resultado[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|resultado\(1) = ( \Arith_Logi_Unit|resultado\(1) & ( \Arith_Logi_Unit|Mux51~0_combout\ ) ) # ( \Arith_Logi_Unit|resultado\(1) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux15~0_combout\ ) ) ) # ( 
-- !\Arith_Logi_Unit|resultado\(1) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux15~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux15~0_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_resultado\(1),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux51~0_combout\,
	combout => \Arith_Logi_Unit|resultado\(1));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Chumusuke.ram0_MemoriaRAM_d424482c.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "MemoriaRAM:Rand_Acess_Mem|altsyncram:RAM_rtl_0|altsyncram_8cv1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1000,
	port_a_logical_ram_depth => 1001,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1000,
	port_b_logical_ram_depth => 1001,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Control_Unit|Mux3~0_combout\,
	portbre => \Control_Unit|ALT_INV_Mux3~0_combout\,
	clk0 => \Clock~input_o\,
	portadatain => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

\Write_Back_Mux|SAIDA[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Write_Back_Mux|SAIDA[0]~0_combout\ = ( \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout\ & ( \Arith_Logi_Unit|resultado\(0) ) ) # ( !\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout\ & ( \Arith_Logi_Unit|resultado\(0) 
-- & ( ((!\Instruction_Mem|ROM~7_combout\) # ((\Instruction_Mem|ROM~9_combout\) # (\Instruction_Mem|ROM~3_combout\))) # (\Instruction_Mem|ROM~5_combout\) ) ) ) # ( \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout\ & ( 
-- !\Arith_Logi_Unit|resultado\(0) & ( (!\Instruction_Mem|ROM~5_combout\ & (\Instruction_Mem|ROM~7_combout\ & (!\Instruction_Mem|ROM~3_combout\ & !\Instruction_Mem|ROM~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000011011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~5_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~7_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~3_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	datae => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	dataf => \Arith_Logi_Unit|ALT_INV_resultado\(0),
	combout => \Write_Back_Mux|SAIDA[0]~0_combout\);

\Register_File|Reg[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[0]~0_combout\,
	ena => \Register_File|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[0][0]~q\);

\Register_File|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux15~0_combout\ = ( \Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( !\Register_File|Reg[3][0]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[2][0]~q\ ) ) 
-- ) # ( \Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( !\Register_File|Reg[1][0]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[0][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101110011001100110000001111000011111111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][0]~q\,
	datab => \Register_File|ALT_INV_Reg[1][0]~q\,
	datac => \Register_File|ALT_INV_Reg[2][0]~q\,
	datad => \Register_File|ALT_INV_Reg[3][0]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~15_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~17_combout\,
	combout => \Register_File|Mux15~0_combout\);

\Instruction_Mem|ROM~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Instruction_Mem|ROM~22_combout\ = ( \Instruction_Mem|ROM~0_combout\ & ( \Instruction_Mem|ROM~21_combout\ & ( (!\Program_Counter|pout\(13) & (!\Program_Counter|pout\(5) & (!\Program_Counter|pout\(4) & \Instruction_Mem|ROM~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Program_Counter|ALT_INV_pout\(13),
	datab => \Program_Counter|ALT_INV_pout\(5),
	datac => \Program_Counter|ALT_INV_pout\(4),
	datad => \Instruction_Mem|ALT_INV_ROM~18_combout\,
	datae => \Instruction_Mem|ALT_INV_ROM~0_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~21_combout\,
	combout => \Instruction_Mem|ROM~22_combout\);

\Mux_ULA_In|SAIDA[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux_ULA_In|SAIDA[0]~2_combout\ = (!\Control_Unit|Mux5~0_combout\ & ((\Register_File|Mux31~0_combout\))) # (\Control_Unit|Mux5~0_combout\ & (\Instruction_Mem|ROM~22_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~22_combout\,
	datac => \Register_File|ALT_INV_Mux31~0_combout\,
	combout => \Mux_ULA_In|SAIDA[0]~2_combout\);

\Arith_Logi_Unit|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux16~1_combout\ = ( !\Control_Unit|Mux8~0_combout\ & ( (((!\Control_Unit|Mux9~0_combout\ & (\Arith_Logi_Unit|Add0~1_sumout\)) # (\Control_Unit|Mux9~0_combout\ & ((\Arith_Logi_Unit|Add1~1_sumout\))))) ) ) # ( \Control_Unit|Mux8~0_combout\ 
-- & ( (\Register_File|Mux15~0_combout\ & ((!\Control_Unit|Mux9~0_combout\ & (((\Arith_Logi_Unit|Add2~1_sumout\)))) # (\Control_Unit|Mux9~0_combout\ & (\Mux_ULA_In|SAIDA[0]~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000000110000010100001111111111110000001100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ULA_In|ALT_INV_SAIDA[0]~2_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add2~1_sumout\,
	datac => \Register_File|ALT_INV_Mux15~0_combout\,
	datad => \Control_Unit|ALT_INV_Mux9~0_combout\,
	datae => \Control_Unit|ALT_INV_Mux8~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add1~1_sumout\,
	datag => \Arith_Logi_Unit|ALT_INV_Add0~1_sumout\,
	combout => \Arith_Logi_Unit|Mux16~1_combout\);

\Arith_Logi_Unit|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux16~0_combout\ = ( \Control_Unit|Mux9~0_combout\ & ( \Arith_Logi_Unit|Mux16~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((\Control_Unit|Mux8~0_combout\ & \Register_File|Mux15~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & 
-- ( \Arith_Logi_Unit|Mux16~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((!\Control_Unit|Mux8~0_combout\ & ((\Mux_ULA_In|SAIDA[0]~2_combout\) # (\Register_File|Mux15~0_combout\)))) ) ) ) # ( \Control_Unit|Mux9~0_combout\ & ( 
-- !\Arith_Logi_Unit|Mux16~1_combout\ & ( (\Control_Unit|Mux8~0_combout\ & (\Register_File|Mux15~0_combout\ & \Control_Unit|Mux7~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & ( !\Arith_Logi_Unit|Mux16~1_combout\ & ( (!\Control_Unit|Mux8~0_combout\ 
-- & (\Control_Unit|Mux7~0_combout\ & ((\Mux_ULA_In|SAIDA[0]~2_combout\) # (\Register_File|Mux15~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000001000111111111001010101111111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux8~0_combout\,
	datab => \Register_File|ALT_INV_Mux15~0_combout\,
	datac => \Mux_ULA_In|ALT_INV_SAIDA[0]~2_combout\,
	datad => \Control_Unit|ALT_INV_Mux7~0_combout\,
	datae => \Control_Unit|ALT_INV_Mux9~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Mux16~1_combout\,
	combout => \Arith_Logi_Unit|Mux16~0_combout\);

\Arith_Logi_Unit|resultado[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|resultado\(0) = ( \Arith_Logi_Unit|resultado\(0) & ( \Arith_Logi_Unit|Mux51~0_combout\ ) ) # ( \Arith_Logi_Unit|resultado\(0) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux16~0_combout\ ) ) ) # ( 
-- !\Arith_Logi_Unit|resultado\(0) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux16~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux16~0_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_resultado\(0),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux51~0_combout\,
	combout => \Arith_Logi_Unit|resultado\(0));

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Chumusuke.ram0_MemoriaRAM_d424482c.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "MemoriaRAM:Rand_Acess_Mem|altsyncram:RAM_rtl_0|altsyncram_8cv1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 1000,
	port_a_logical_ram_depth => 1001,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 1000,
	port_b_logical_ram_depth => 1001,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Control_Unit|Mux3~0_combout\,
	portbre => \Control_Unit|ALT_INV_Mux3~0_combout\,
	clk0 => \Clock~input_o\,
	portadatain => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

\Mux_ULA_In|SAIDA[10]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux_ULA_In|SAIDA[10]~12_combout\ = (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux21~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux21~0_combout\,
	combout => \Mux_ULA_In|SAIDA[10]~12_combout\);

\Register_File|Reg[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[10]~10_combout\,
	ena => \Register_File|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[1][10]~q\);

\Register_File|Reg[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[10]~10_combout\,
	ena => \Register_File|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[2][10]~q\);

\Register_File|Reg[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[10]~10_combout\,
	ena => \Register_File|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[3][10]~q\);

\Register_File|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux5~0_combout\ = ( \Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[3][10]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[2][10]~q\ ) ) 
-- ) # ( \Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[1][10]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[0][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][10]~q\,
	datab => \Register_File|ALT_INV_Reg[1][10]~q\,
	datac => \Register_File|ALT_INV_Reg[2][10]~q\,
	datad => \Register_File|ALT_INV_Reg[3][10]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~15_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~17_combout\,
	combout => \Register_File|Mux5~0_combout\);

\Arith_Logi_Unit|mult~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|mult~8_combout\ = (!\Register_File|Mux10~0_combout\ & \Register_File|Mux9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux10~0_combout\,
	datab => \Register_File|ALT_INV_Mux9~0_combout\,
	combout => \Arith_Logi_Unit|mult~8_combout\);

\Arith_Logi_Unit|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add2~41_sumout\ = SUM(( (!\Register_File|Mux21~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( GND ) + ( \Arith_Logi_Unit|Add2~38\ ))
-- \Arith_Logi_Unit|Add2~42\ = CARRY(( (!\Register_File|Mux21~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( GND ) + ( \Arith_Logi_Unit|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add2~38\,
	sumout => \Arith_Logi_Unit|Add2~41_sumout\,
	cout => \Arith_Logi_Unit|Add2~42\);

\Arith_Logi_Unit|Add3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add3~37_sumout\ = SUM(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~41_sumout\) ) + ( (!\Register_File|Mux22~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add3~34\ ))
-- \Arith_Logi_Unit|Add3~38\ = CARRY(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~41_sumout\) ) + ( (!\Register_File|Mux22~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add2~41_sumout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add3~34\,
	sumout => \Arith_Logi_Unit|Add3~37_sumout\,
	cout => \Arith_Logi_Unit|Add3~38\);

\Arith_Logi_Unit|Add4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add4~37_sumout\ = SUM(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~41_sumout\) ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add4~34\ ))
-- \Arith_Logi_Unit|Add4~38\ = CARRY(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~41_sumout\) ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add2~41_sumout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add4~34\,
	sumout => \Arith_Logi_Unit|Add4~37_sumout\,
	cout => \Arith_Logi_Unit|Add4~38\);

\Arith_Logi_Unit|prod~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~51_combout\ = (\Register_File|Mux15~0_combout\ & ((!\Register_File|Mux14~0_combout\ & ((\Arith_Logi_Unit|Add4~37_sumout\))) # (\Register_File|Mux14~0_combout\ & (\Arith_Logi_Unit|Add2~41_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100000001010001010000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Register_File|ALT_INV_Mux14~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add2~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add4~37_sumout\,
	combout => \Arith_Logi_Unit|prod~51_combout\);

\Arith_Logi_Unit|Add5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add5~33_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~51_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~37_sumout\)) ) + ( (!\Register_File|Mux23~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add5~30\ ))
-- \Arith_Logi_Unit|Add5~34\ = CARRY(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~51_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~37_sumout\)) ) + ( (!\Register_File|Mux23~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~51_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add5~30\,
	sumout => \Arith_Logi_Unit|Add5~33_sumout\,
	cout => \Arith_Logi_Unit|Add5~34\);

\Arith_Logi_Unit|Add6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add6~33_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~51_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~37_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add6~30\ ))
-- \Arith_Logi_Unit|Add6~34\ = CARRY(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~51_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~37_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~51_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add6~30\,
	sumout => \Arith_Logi_Unit|Add6~33_sumout\,
	cout => \Arith_Logi_Unit|Add6~34\);

\Arith_Logi_Unit|prod~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~52_combout\ = ( \Arith_Logi_Unit|Add6~33_sumout\ & ( ((!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~51_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~37_sumout\))) # 
-- (\Arith_Logi_Unit|mult~4_combout\) ) ) # ( !\Arith_Logi_Unit|Add6~33_sumout\ & ( (!\Arith_Logi_Unit|mult~4_combout\ & ((!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~51_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & 
-- (\Arith_Logi_Unit|Add3~37_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~4_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~51_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add6~33_sumout\,
	combout => \Arith_Logi_Unit|prod~52_combout\);

\Arith_Logi_Unit|Add7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add7~29_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~52_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~33_sumout\)) ) + ( (!\Register_File|Mux24~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add7~26\ ))
-- \Arith_Logi_Unit|Add7~30\ = CARRY(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~52_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~33_sumout\)) ) + ( (!\Register_File|Mux24~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~52_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add7~26\,
	sumout => \Arith_Logi_Unit|Add7~29_sumout\,
	cout => \Arith_Logi_Unit|Add7~30\);

\Arith_Logi_Unit|Add8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add8~29_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~52_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~33_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add8~26\ ))
-- \Arith_Logi_Unit|Add8~30\ = CARRY(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~52_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~33_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~52_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add8~26\,
	sumout => \Arith_Logi_Unit|Add8~29_sumout\,
	cout => \Arith_Logi_Unit|Add8~30\);

\Arith_Logi_Unit|prod~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~53_combout\ = ( \Arith_Logi_Unit|Add8~29_sumout\ & ( ((!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~52_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~33_sumout\))) # 
-- (\Arith_Logi_Unit|mult~2_combout\) ) ) # ( !\Arith_Logi_Unit|Add8~29_sumout\ & ( (!\Arith_Logi_Unit|mult~2_combout\ & ((!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~52_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & 
-- (\Arith_Logi_Unit|Add5~33_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~2_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~52_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add8~29_sumout\,
	combout => \Arith_Logi_Unit|prod~53_combout\);

\Arith_Logi_Unit|Add9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add9~25_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~53_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~29_sumout\)) ) + ( (!\Register_File|Mux25~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add9~22\ ))
-- \Arith_Logi_Unit|Add9~26\ = CARRY(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~53_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~29_sumout\)) ) + ( (!\Register_File|Mux25~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~53_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add9~22\,
	sumout => \Arith_Logi_Unit|Add9~25_sumout\,
	cout => \Arith_Logi_Unit|Add9~26\);

\Arith_Logi_Unit|Add10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add10~25_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~53_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~29_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add10~22\ ))
-- \Arith_Logi_Unit|Add10~26\ = CARRY(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~53_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~29_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~53_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add10~22\,
	sumout => \Arith_Logi_Unit|Add10~25_sumout\,
	cout => \Arith_Logi_Unit|Add10~26\);

\Arith_Logi_Unit|prod~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~54_combout\ = ( \Arith_Logi_Unit|Add10~25_sumout\ & ( ((!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~53_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~29_sumout\))) # 
-- (\Arith_Logi_Unit|mult~7_combout\) ) ) # ( !\Arith_Logi_Unit|Add10~25_sumout\ & ( (!\Arith_Logi_Unit|mult~7_combout\ & ((!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~53_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & 
-- (\Arith_Logi_Unit|Add7~29_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~7_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~53_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add10~25_sumout\,
	combout => \Arith_Logi_Unit|prod~54_combout\);

\Arith_Logi_Unit|Add11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add11~21_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~54_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~25_sumout\)) ) + ( (!\Register_File|Mux26~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add11~18\ ))
-- \Arith_Logi_Unit|Add11~22\ = CARRY(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~54_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~25_sumout\)) ) + ( (!\Register_File|Mux26~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~54_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add11~18\,
	sumout => \Arith_Logi_Unit|Add11~21_sumout\,
	cout => \Arith_Logi_Unit|Add11~22\);

\Arith_Logi_Unit|Add12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add12~21_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~54_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~25_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add12~18\ ))
-- \Arith_Logi_Unit|Add12~22\ = CARRY(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~54_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~25_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~54_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add12~18\,
	sumout => \Arith_Logi_Unit|Add12~21_sumout\,
	cout => \Arith_Logi_Unit|Add12~22\);

\Arith_Logi_Unit|prod~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~55_combout\ = ( \Arith_Logi_Unit|Add12~21_sumout\ & ( ((!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~54_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~25_sumout\))) # 
-- (\Arith_Logi_Unit|mult~9_combout\) ) ) # ( !\Arith_Logi_Unit|Add12~21_sumout\ & ( (!\Arith_Logi_Unit|mult~9_combout\ & ((!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~54_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & 
-- (\Arith_Logi_Unit|Add9~25_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~9_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~54_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add12~21_sumout\,
	combout => \Arith_Logi_Unit|prod~55_combout\);

\Arith_Logi_Unit|Add13~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add13~17_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~55_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~21_sumout\)) ) + ( (!\Register_File|Mux27~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add13~14\ ))
-- \Arith_Logi_Unit|Add13~18\ = CARRY(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~55_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~21_sumout\)) ) + ( (!\Register_File|Mux27~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~55_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add13~14\,
	sumout => \Arith_Logi_Unit|Add13~17_sumout\,
	cout => \Arith_Logi_Unit|Add13~18\);

\Arith_Logi_Unit|Add14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add14~17_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~55_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~21_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add14~14\ ))
-- \Arith_Logi_Unit|Add14~18\ = CARRY(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~55_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~21_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~55_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add14~14\,
	sumout => \Arith_Logi_Unit|Add14~17_sumout\,
	cout => \Arith_Logi_Unit|Add14~18\);

\Arith_Logi_Unit|prod~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~146_combout\ = ( \Arith_Logi_Unit|Add14~17_sumout\ & ( ((!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~55_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~21_sumout\))) # 
-- (\Arith_Logi_Unit|mult~11_combout\) ) ) # ( !\Arith_Logi_Unit|Add14~17_sumout\ & ( (!\Arith_Logi_Unit|mult~11_combout\ & ((!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~55_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & 
-- (\Arith_Logi_Unit|Add11~21_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~11_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~55_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add14~17_sumout\,
	combout => \Arith_Logi_Unit|prod~146_combout\);

\Arith_Logi_Unit|Add15~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add15~13_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~146_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~17_sumout\)) ) + ( (!\Register_File|Mux28~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add15~10\ ))
-- \Arith_Logi_Unit|Add15~14\ = CARRY(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~146_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~17_sumout\)) ) + ( (!\Register_File|Mux28~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add15~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~146_combout\,
	dataf => \Register_File|ALT_INV_Mux28~0_combout\,
	cin => \Arith_Logi_Unit|Add15~10\,
	sumout => \Arith_Logi_Unit|Add15~13_sumout\,
	cout => \Arith_Logi_Unit|Add15~14\);

\Arith_Logi_Unit|mult~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|mult~13_combout\ = (\Register_File|Mux9~0_combout\ & !\Register_File|Mux8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux9~0_combout\,
	datab => \Register_File|ALT_INV_Mux8~0_combout\,
	combout => \Arith_Logi_Unit|mult~13_combout\);

\Arith_Logi_Unit|Add16~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add16~13_sumout\ = SUM(( (!\Register_File|Mux9~0_combout\ & (((\Arith_Logi_Unit|prod~146_combout\)))) # (\Register_File|Mux9~0_combout\ & ((!\Register_File|Mux10~0_combout\ & (\Arith_Logi_Unit|Add13~17_sumout\)) # 
-- (\Register_File|Mux10~0_combout\ & ((\Arith_Logi_Unit|prod~146_combout\))))) ) + ( \Mux_ULA_In|SAIDA[3]~5_combout\ ) + ( \Arith_Logi_Unit|Add16~10\ ))
-- \Arith_Logi_Unit|Add16~14\ = CARRY(( (!\Register_File|Mux9~0_combout\ & (((\Arith_Logi_Unit|prod~146_combout\)))) # (\Register_File|Mux9~0_combout\ & ((!\Register_File|Mux10~0_combout\ & (\Arith_Logi_Unit|Add13~17_sumout\)) # 
-- (\Register_File|Mux10~0_combout\ & ((\Arith_Logi_Unit|prod~146_combout\))))) ) + ( \Mux_ULA_In|SAIDA[3]~5_combout\ ) + ( \Arith_Logi_Unit|Add16~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux9~0_combout\,
	datab => \Register_File|ALT_INV_Mux10~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~146_combout\,
	dataf => \Mux_ULA_In|ALT_INV_SAIDA[3]~5_combout\,
	cin => \Arith_Logi_Unit|Add16~10\,
	sumout => \Arith_Logi_Unit|Add16~13_sumout\,
	cout => \Arith_Logi_Unit|Add16~14\);

\Arith_Logi_Unit|prod~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~50_combout\ = (\Arith_Logi_Unit|mult~8_combout\ & \Arith_Logi_Unit|Add13~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add13~17_sumout\,
	combout => \Arith_Logi_Unit|prod~50_combout\);

\Arith_Logi_Unit|prod~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~56_combout\ = ( \Arith_Logi_Unit|prod~55_combout\ & ( \Arith_Logi_Unit|Add14~17_sumout\ & ( (!\Register_File|Mux9~0_combout\) # ((\Register_File|Mux10~0_combout\ & ((\Arith_Logi_Unit|Add11~21_sumout\) # 
-- (\Register_File|Mux11~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~55_combout\ & ( \Arith_Logi_Unit|Add14~17_sumout\ & ( (\Register_File|Mux10~0_combout\ & ((!\Register_File|Mux9~0_combout\) # ((!\Register_File|Mux11~0_combout\ & 
-- \Arith_Logi_Unit|Add11~21_sumout\)))) ) ) ) # ( \Arith_Logi_Unit|prod~55_combout\ & ( !\Arith_Logi_Unit|Add14~17_sumout\ & ( (!\Register_File|Mux10~0_combout\ & (((!\Register_File|Mux9~0_combout\)))) # (\Register_File|Mux10~0_combout\ & 
-- (\Register_File|Mux9~0_combout\ & ((\Arith_Logi_Unit|Add11~21_sumout\) # (\Register_File|Mux11~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~55_combout\ & ( !\Arith_Logi_Unit|Add14~17_sumout\ & ( (!\Register_File|Mux11~0_combout\ & 
-- (\Register_File|Mux10~0_combout\ & (\Register_File|Mux9~0_combout\ & \Arith_Logi_Unit|Add11~21_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010110000011100001100110000001100101111000111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux11~0_combout\,
	datab => \Register_File|ALT_INV_Mux10~0_combout\,
	datac => \Register_File|ALT_INV_Mux9~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add11~21_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~55_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add14~17_sumout\,
	combout => \Arith_Logi_Unit|prod~56_combout\);

\Arith_Logi_Unit|prod~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~145_combout\ = (!\Arith_Logi_Unit|mult~13_combout\ & (((\Arith_Logi_Unit|prod~56_combout\) # (\Arith_Logi_Unit|prod~50_combout\)))) # (\Arith_Logi_Unit|mult~13_combout\ & (\Arith_Logi_Unit|Add16~13_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101110111011000110111011101100011011101110110001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~13_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add16~13_sumout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~50_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~56_combout\,
	combout => \Arith_Logi_Unit|prod~145_combout\);

\Arith_Logi_Unit|Add18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add18~9_sumout\ = SUM(( (!\Register_File|Mux8~0_combout\ & (((\Arith_Logi_Unit|prod~145_combout\)))) # (\Register_File|Mux8~0_combout\ & ((!\Register_File|Mux9~0_combout\ & (\Arith_Logi_Unit|Add15~13_sumout\)) # 
-- (\Register_File|Mux9~0_combout\ & ((\Arith_Logi_Unit|prod~145_combout\))))) ) + ( \Mux_ULA_In|SAIDA[2]~4_combout\ ) + ( \Arith_Logi_Unit|Add18~6\ ))
-- \Arith_Logi_Unit|Add18~10\ = CARRY(( (!\Register_File|Mux8~0_combout\ & (((\Arith_Logi_Unit|prod~145_combout\)))) # (\Register_File|Mux8~0_combout\ & ((!\Register_File|Mux9~0_combout\ & (\Arith_Logi_Unit|Add15~13_sumout\)) # 
-- (\Register_File|Mux9~0_combout\ & ((\Arith_Logi_Unit|prod~145_combout\))))) ) + ( \Mux_ULA_In|SAIDA[2]~4_combout\ ) + ( \Arith_Logi_Unit|Add18~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux8~0_combout\,
	datab => \Register_File|ALT_INV_Mux9~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~13_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~145_combout\,
	dataf => \Mux_ULA_In|ALT_INV_SAIDA[2]~4_combout\,
	cin => \Arith_Logi_Unit|Add18~6\,
	sumout => \Arith_Logi_Unit|Add18~9_sumout\,
	cout => \Arith_Logi_Unit|Add18~10\);

\Arith_Logi_Unit|prod~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~57_combout\ = ( \Arith_Logi_Unit|prod~50_combout\ & ( \Arith_Logi_Unit|prod~56_combout\ & ( (!\Register_File|Mux9~0_combout\ & ((!\Register_File|Mux8~0_combout\) # ((\Arith_Logi_Unit|Add15~13_sumout\)))) # 
-- (\Register_File|Mux9~0_combout\ & (((\Arith_Logi_Unit|Add16~13_sumout\)) # (\Register_File|Mux8~0_combout\))) ) ) ) # ( !\Arith_Logi_Unit|prod~50_combout\ & ( \Arith_Logi_Unit|prod~56_combout\ & ( (!\Register_File|Mux9~0_combout\ & 
-- ((!\Register_File|Mux8~0_combout\) # ((\Arith_Logi_Unit|Add15~13_sumout\)))) # (\Register_File|Mux9~0_combout\ & (((\Arith_Logi_Unit|Add16~13_sumout\)) # (\Register_File|Mux8~0_combout\))) ) ) ) # ( \Arith_Logi_Unit|prod~50_combout\ & ( 
-- !\Arith_Logi_Unit|prod~56_combout\ & ( (!\Register_File|Mux9~0_combout\ & ((!\Register_File|Mux8~0_combout\) # ((\Arith_Logi_Unit|Add15~13_sumout\)))) # (\Register_File|Mux9~0_combout\ & (((\Arith_Logi_Unit|Add16~13_sumout\)) # 
-- (\Register_File|Mux8~0_combout\))) ) ) ) # ( !\Arith_Logi_Unit|prod~50_combout\ & ( !\Arith_Logi_Unit|prod~56_combout\ & ( (!\Register_File|Mux9~0_combout\ & (\Register_File|Mux8~0_combout\ & (\Arith_Logi_Unit|Add15~13_sumout\))) # 
-- (\Register_File|Mux9~0_combout\ & (!\Register_File|Mux8~0_combout\ & ((\Arith_Logi_Unit|Add16~13_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100110111101111110011011110111111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux9~0_combout\,
	datab => \Register_File|ALT_INV_Mux8~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~13_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add16~13_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~50_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_prod~56_combout\,
	combout => \Arith_Logi_Unit|prod~57_combout\);

\Arith_Logi_Unit|Add17~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add17~9_sumout\ = SUM(( \Arith_Logi_Unit|prod~57_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add17~6\ ))
-- \Arith_Logi_Unit|Add17~10\ = CARRY(( \Arith_Logi_Unit|prod~57_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add17~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux29~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~57_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~31_combout\,
	cin => \Arith_Logi_Unit|Add17~6\,
	sumout => \Arith_Logi_Unit|Add17~9_sumout\,
	cout => \Arith_Logi_Unit|Add17~10\);

\Arith_Logi_Unit|prod~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~58_combout\ = ( \Arith_Logi_Unit|Add17~9_sumout\ & ( (!\Register_File|Mux8~0_combout\ & (((\Arith_Logi_Unit|prod~57_combout\)) # (\Register_File|Mux7~0_combout\))) # (\Register_File|Mux8~0_combout\ & ((!\Register_File|Mux7~0_combout\ 
-- & (\Arith_Logi_Unit|Add18~9_sumout\)) # (\Register_File|Mux7~0_combout\ & ((\Arith_Logi_Unit|prod~57_combout\))))) ) ) # ( !\Arith_Logi_Unit|Add17~9_sumout\ & ( (!\Register_File|Mux8~0_combout\ & (!\Register_File|Mux7~0_combout\ & 
-- ((\Arith_Logi_Unit|prod~57_combout\)))) # (\Register_File|Mux8~0_combout\ & ((!\Register_File|Mux7~0_combout\ & (\Arith_Logi_Unit|Add18~9_sumout\)) # (\Register_File|Mux7~0_combout\ & ((\Arith_Logi_Unit|prod~57_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010011101001001101011111100000100100111010010011010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux8~0_combout\,
	datab => \Register_File|ALT_INV_Mux7~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add18~9_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~57_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add17~9_sumout\,
	combout => \Arith_Logi_Unit|prod~58_combout\);

\Arith_Logi_Unit|Add20~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add20~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~58_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~30_combout\)))) ) + ( \Arith_Logi_Unit|Add20~2\ ))
-- \Arith_Logi_Unit|Add20~6\ = CARRY(( \Arith_Logi_Unit|prod~58_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~30_combout\)))) ) 
-- + ( \Arith_Logi_Unit|Add20~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~58_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add20~2\,
	sumout => \Arith_Logi_Unit|Add20~5_sumout\,
	cout => \Arith_Logi_Unit|Add20~6\);

\Arith_Logi_Unit|Add19~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add19~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~58_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add19~2\ ))
-- \Arith_Logi_Unit|Add19~6\ = CARRY(( \Arith_Logi_Unit|prod~58_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add19~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~58_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add19~2\,
	sumout => \Arith_Logi_Unit|Add19~5_sumout\,
	cout => \Arith_Logi_Unit|Add19~6\);

\Arith_Logi_Unit|prod~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~59_combout\ = ( \Arith_Logi_Unit|Add19~5_sumout\ & ( (!\Register_File|Mux7~0_combout\ & (((\Arith_Logi_Unit|prod~58_combout\)) # (\Register_File|Mux6~0_combout\))) # (\Register_File|Mux7~0_combout\ & ((!\Register_File|Mux6~0_combout\ 
-- & ((\Arith_Logi_Unit|Add20~5_sumout\))) # (\Register_File|Mux6~0_combout\ & (\Arith_Logi_Unit|prod~58_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add19~5_sumout\ & ( (!\Register_File|Mux7~0_combout\ & (!\Register_File|Mux6~0_combout\ & 
-- (\Arith_Logi_Unit|prod~58_combout\))) # (\Register_File|Mux7~0_combout\ & ((!\Register_File|Mux6~0_combout\ & ((\Arith_Logi_Unit|Add20~5_sumout\))) # (\Register_File|Mux6~0_combout\ & (\Arith_Logi_Unit|prod~58_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100101001101001010110110111100001001010011010010101101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux7~0_combout\,
	datab => \Register_File|ALT_INV_Mux6~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~58_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add20~5_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add19~5_sumout\,
	combout => \Arith_Logi_Unit|prod~59_combout\);

\Arith_Logi_Unit|Add21~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add21~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Arith_Logi_Unit|Add21~26_cout\);

\Arith_Logi_Unit|Add21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add21~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~59_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # 
-- (\Program_Counter|pout\(13))))) ) + ( \Arith_Logi_Unit|Add21~26_cout\ ))
-- \Arith_Logi_Unit|Add21~2\ = CARRY(( \Arith_Logi_Unit|prod~59_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # (\Program_Counter|pout\(13))))) ) 
-- + ( \Arith_Logi_Unit|Add21~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100111001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux31~0_combout\,
	datac => \Program_Counter|ALT_INV_pout\(13),
	datad => \Arith_Logi_Unit|ALT_INV_prod~59_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => \Arith_Logi_Unit|Add21~26_cout\,
	sumout => \Arith_Logi_Unit|Add21~1_sumout\,
	cout => \Arith_Logi_Unit|Add21~2\);

\Arith_Logi_Unit|Add22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add22~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~59_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~29_combout\)))) ) + ( !VCC ))
-- \Arith_Logi_Unit|Add22~2\ = CARRY(( \Arith_Logi_Unit|prod~59_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~29_combout\)))) ) 
-- + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux31~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~59_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => GND,
	sumout => \Arith_Logi_Unit|Add22~1_sumout\,
	cout => \Arith_Logi_Unit|Add22~2\);

\Arith_Logi_Unit|prod~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~60_combout\ = ( \Arith_Logi_Unit|Add22~1_sumout\ & ( (!\Register_File|Mux6~0_combout\ & ((!\Register_File|Mux5~0_combout\ & (\Arith_Logi_Unit|prod~59_combout\)) # (\Register_File|Mux5~0_combout\ & 
-- ((\Arith_Logi_Unit|Add21~1_sumout\))))) # (\Register_File|Mux6~0_combout\ & ((!\Register_File|Mux5~0_combout\) # ((\Arith_Logi_Unit|prod~59_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add22~1_sumout\ & ( (!\Register_File|Mux6~0_combout\ & 
-- ((!\Register_File|Mux5~0_combout\ & (\Arith_Logi_Unit|prod~59_combout\)) # (\Register_File|Mux5~0_combout\ & ((\Arith_Logi_Unit|Add21~1_sumout\))))) # (\Register_File|Mux6~0_combout\ & (\Register_File|Mux5~0_combout\ & 
-- (\Arith_Logi_Unit|prod~59_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100101011010011010110111100001001001010110100110101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux6~0_combout\,
	datab => \Register_File|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~59_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add21~1_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add22~1_sumout\,
	combout => \Arith_Logi_Unit|prod~60_combout\);

\Arith_Logi_Unit|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add1~41_sumout\ = SUM(( \Register_File|Mux5~0_combout\ ) + ( (!\Register_File|Mux21~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add1~38\ ))
-- \Arith_Logi_Unit|Add1~42\ = CARRY(( \Register_File|Mux5~0_combout\ ) + ( (!\Register_File|Mux21~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux5~0_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add1~38\,
	sumout => \Arith_Logi_Unit|Add1~41_sumout\,
	cout => \Arith_Logi_Unit|Add1~42\);

\Arith_Logi_Unit|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add0~41_sumout\ = SUM(( \Register_File|Mux5~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add0~38\ ))
-- \Arith_Logi_Unit|Add0~42\ = CARRY(( \Register_File|Mux5~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux5~0_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add0~38\,
	sumout => \Arith_Logi_Unit|Add0~41_sumout\,
	cout => \Arith_Logi_Unit|Add0~42\);

\Arith_Logi_Unit|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux6~1_combout\ = ( !\Control_Unit|Mux8~0_combout\ & ( ((!\Control_Unit|Mux9~0_combout\ & (\Arith_Logi_Unit|Add0~41_sumout\)) # (\Control_Unit|Mux9~0_combout\ & (((\Arith_Logi_Unit|Add1~41_sumout\))))) ) ) # ( 
-- \Control_Unit|Mux8~0_combout\ & ( (!\Control_Unit|Mux9~0_combout\ & ((((\Arith_Logi_Unit|prod~60_combout\))))) # (\Control_Unit|Mux9~0_combout\ & (\Mux_ULA_In|SAIDA[10]~12_combout\ & (\Register_File|Mux5~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000000011100110100111111001111110000000111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ULA_In|ALT_INV_SAIDA[10]~12_combout\,
	datab => \Control_Unit|ALT_INV_Mux9~0_combout\,
	datac => \Register_File|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~60_combout\,
	datae => \Control_Unit|ALT_INV_Mux8~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add1~41_sumout\,
	datag => \Arith_Logi_Unit|ALT_INV_Add0~41_sumout\,
	combout => \Arith_Logi_Unit|Mux6~1_combout\);

\Arith_Logi_Unit|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux6~0_combout\ = ( \Control_Unit|Mux9~0_combout\ & ( \Arith_Logi_Unit|Mux6~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((\Control_Unit|Mux8~0_combout\ & \Register_File|Mux5~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & ( 
-- \Arith_Logi_Unit|Mux6~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((!\Control_Unit|Mux8~0_combout\ & ((\Register_File|Mux5~0_combout\) # (\Mux_ULA_In|SAIDA[10]~12_combout\)))) ) ) ) # ( \Control_Unit|Mux9~0_combout\ & ( 
-- !\Arith_Logi_Unit|Mux6~1_combout\ & ( (\Control_Unit|Mux8~0_combout\ & (\Register_File|Mux5~0_combout\ & \Control_Unit|Mux7~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & ( !\Arith_Logi_Unit|Mux6~1_combout\ & ( (!\Control_Unit|Mux8~0_combout\ & 
-- (\Control_Unit|Mux7~0_combout\ & ((\Register_File|Mux5~0_combout\) # (\Mux_ULA_In|SAIDA[10]~12_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000000010111111111001010101111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux8~0_combout\,
	datab => \Mux_ULA_In|ALT_INV_SAIDA[10]~12_combout\,
	datac => \Register_File|ALT_INV_Mux5~0_combout\,
	datad => \Control_Unit|ALT_INV_Mux7~0_combout\,
	datae => \Control_Unit|ALT_INV_Mux9~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Mux6~1_combout\,
	combout => \Arith_Logi_Unit|Mux6~0_combout\);

\Arith_Logi_Unit|resultado[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|resultado\(10) = ( \Arith_Logi_Unit|resultado\(10) & ( \Arith_Logi_Unit|Mux51~0_combout\ ) ) # ( \Arith_Logi_Unit|resultado\(10) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux6~0_combout\ ) ) ) # ( 
-- !\Arith_Logi_Unit|resultado\(10) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux6~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux6~0_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_resultado\(10),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux51~0_combout\,
	combout => \Arith_Logi_Unit|resultado\(10));

\Write_Back_Mux|SAIDA[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Write_Back_Mux|SAIDA[10]~10_combout\ = ( \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a10~portbdataout\ & ( \Arith_Logi_Unit|resultado\(10) ) ) # ( !\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a10~portbdataout\ & ( 
-- \Arith_Logi_Unit|resultado\(10) & ( ((!\Instruction_Mem|ROM~7_combout\) # ((\Instruction_Mem|ROM~9_combout\) # (\Instruction_Mem|ROM~3_combout\))) # (\Instruction_Mem|ROM~5_combout\) ) ) ) # ( 
-- \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a10~portbdataout\ & ( !\Arith_Logi_Unit|resultado\(10) & ( (!\Instruction_Mem|ROM~5_combout\ & (\Instruction_Mem|ROM~7_combout\ & (!\Instruction_Mem|ROM~3_combout\ & !\Instruction_Mem|ROM~9_combout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000011011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~5_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~7_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~3_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	datae => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a10~portbdataout\,
	dataf => \Arith_Logi_Unit|ALT_INV_resultado\(10),
	combout => \Write_Back_Mux|SAIDA[10]~10_combout\);

\Register_File|Reg[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[10]~10_combout\,
	ena => \Register_File|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[0][10]~q\);

\Register_File|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux21~0_combout\ = ( \Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[3][10]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[2][10]~q\ ) 
-- ) ) # ( \Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[1][10]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[0][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][10]~q\,
	datab => \Register_File|ALT_INV_Reg[1][10]~q\,
	datac => \Register_File|ALT_INV_Reg[2][10]~q\,
	datad => \Register_File|ALT_INV_Reg[3][10]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~11_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~13_combout\,
	combout => \Register_File|Mux21~0_combout\);

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Chumusuke.ram0_MemoriaRAM_d424482c.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "MemoriaRAM:Rand_Acess_Mem|altsyncram:RAM_rtl_0|altsyncram_8cv1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 1000,
	port_a_logical_ram_depth => 1001,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 1000,
	port_b_logical_ram_depth => 1001,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Control_Unit|Mux3~0_combout\,
	portbre => \Control_Unit|ALT_INV_Mux3~0_combout\,
	clk0 => \Clock~input_o\,
	portadatain => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

\Mux_ULA_In|SAIDA[11]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux_ULA_In|SAIDA[11]~13_combout\ = (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux20~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux20~0_combout\,
	combout => \Mux_ULA_In|SAIDA[11]~13_combout\);

\Register_File|Reg[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[11]~11_combout\,
	ena => \Register_File|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[1][11]~q\);

\Register_File|Reg[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[11]~11_combout\,
	ena => \Register_File|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[2][11]~q\);

\Register_File|Reg[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[11]~11_combout\,
	ena => \Register_File|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[3][11]~q\);

\Register_File|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux4~0_combout\ = ( \Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[3][11]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[2][11]~q\ ) ) 
-- ) # ( \Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[1][11]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[0][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][11]~q\,
	datab => \Register_File|ALT_INV_Reg[1][11]~q\,
	datac => \Register_File|ALT_INV_Reg[2][11]~q\,
	datad => \Register_File|ALT_INV_Reg[3][11]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~15_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~17_combout\,
	combout => \Register_File|Mux4~0_combout\);

\Arith_Logi_Unit|mult~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|mult~10_combout\ = (!\Register_File|Mux9~0_combout\ & \Register_File|Mux8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux9~0_combout\,
	datab => \Register_File|ALT_INV_Mux8~0_combout\,
	combout => \Arith_Logi_Unit|mult~10_combout\);

\Arith_Logi_Unit|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add2~45_sumout\ = SUM(( (!\Register_File|Mux20~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( GND ) + ( \Arith_Logi_Unit|Add2~42\ ))
-- \Arith_Logi_Unit|Add2~46\ = CARRY(( (!\Register_File|Mux20~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( GND ) + ( \Arith_Logi_Unit|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add2~42\,
	sumout => \Arith_Logi_Unit|Add2~45_sumout\,
	cout => \Arith_Logi_Unit|Add2~46\);

\Arith_Logi_Unit|Add3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add3~41_sumout\ = SUM(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~45_sumout\) ) + ( (!\Register_File|Mux21~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add3~38\ ))
-- \Arith_Logi_Unit|Add3~42\ = CARRY(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~45_sumout\) ) + ( (!\Register_File|Mux21~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add2~45_sumout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add3~38\,
	sumout => \Arith_Logi_Unit|Add3~41_sumout\,
	cout => \Arith_Logi_Unit|Add3~42\);

\Arith_Logi_Unit|Add4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add4~41_sumout\ = SUM(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~45_sumout\) ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add4~38\ ))
-- \Arith_Logi_Unit|Add4~42\ = CARRY(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~45_sumout\) ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add2~45_sumout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add4~38\,
	sumout => \Arith_Logi_Unit|Add4~41_sumout\,
	cout => \Arith_Logi_Unit|Add4~42\);

\Arith_Logi_Unit|prod~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~62_combout\ = (\Register_File|Mux15~0_combout\ & ((!\Register_File|Mux14~0_combout\ & ((\Arith_Logi_Unit|Add4~41_sumout\))) # (\Register_File|Mux14~0_combout\ & (\Arith_Logi_Unit|Add2~45_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100000001010001010000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Register_File|ALT_INV_Mux14~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add2~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add4~41_sumout\,
	combout => \Arith_Logi_Unit|prod~62_combout\);

\Arith_Logi_Unit|Add5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add5~37_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~62_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~41_sumout\)) ) + ( (!\Register_File|Mux22~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add5~34\ ))
-- \Arith_Logi_Unit|Add5~38\ = CARRY(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~62_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~41_sumout\)) ) + ( (!\Register_File|Mux22~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~62_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add5~34\,
	sumout => \Arith_Logi_Unit|Add5~37_sumout\,
	cout => \Arith_Logi_Unit|Add5~38\);

\Arith_Logi_Unit|Add6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add6~37_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~62_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~41_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add6~34\ ))
-- \Arith_Logi_Unit|Add6~38\ = CARRY(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~62_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~41_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~62_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add6~34\,
	sumout => \Arith_Logi_Unit|Add6~37_sumout\,
	cout => \Arith_Logi_Unit|Add6~38\);

\Arith_Logi_Unit|prod~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~63_combout\ = ( \Arith_Logi_Unit|Add6~37_sumout\ & ( ((!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~62_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~41_sumout\))) # 
-- (\Arith_Logi_Unit|mult~4_combout\) ) ) # ( !\Arith_Logi_Unit|Add6~37_sumout\ & ( (!\Arith_Logi_Unit|mult~4_combout\ & ((!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~62_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & 
-- (\Arith_Logi_Unit|Add3~41_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~4_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~62_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add6~37_sumout\,
	combout => \Arith_Logi_Unit|prod~63_combout\);

\Arith_Logi_Unit|Add7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add7~33_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~63_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~37_sumout\)) ) + ( (!\Register_File|Mux23~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add7~30\ ))
-- \Arith_Logi_Unit|Add7~34\ = CARRY(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~63_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~37_sumout\)) ) + ( (!\Register_File|Mux23~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~63_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add7~30\,
	sumout => \Arith_Logi_Unit|Add7~33_sumout\,
	cout => \Arith_Logi_Unit|Add7~34\);

\Arith_Logi_Unit|Add8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add8~33_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~63_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~37_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add8~30\ ))
-- \Arith_Logi_Unit|Add8~34\ = CARRY(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~63_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~37_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~63_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add8~30\,
	sumout => \Arith_Logi_Unit|Add8~33_sumout\,
	cout => \Arith_Logi_Unit|Add8~34\);

\Arith_Logi_Unit|prod~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~64_combout\ = ( \Arith_Logi_Unit|Add8~33_sumout\ & ( ((!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~63_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~37_sumout\))) # 
-- (\Arith_Logi_Unit|mult~2_combout\) ) ) # ( !\Arith_Logi_Unit|Add8~33_sumout\ & ( (!\Arith_Logi_Unit|mult~2_combout\ & ((!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~63_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & 
-- (\Arith_Logi_Unit|Add5~37_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~2_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~63_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add8~33_sumout\,
	combout => \Arith_Logi_Unit|prod~64_combout\);

\Arith_Logi_Unit|Add9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add9~29_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~64_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~33_sumout\)) ) + ( (!\Register_File|Mux24~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add9~26\ ))
-- \Arith_Logi_Unit|Add9~30\ = CARRY(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~64_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~33_sumout\)) ) + ( (!\Register_File|Mux24~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~64_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add9~26\,
	sumout => \Arith_Logi_Unit|Add9~29_sumout\,
	cout => \Arith_Logi_Unit|Add9~30\);

\Arith_Logi_Unit|Add10~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add10~29_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~64_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~33_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add10~26\ ))
-- \Arith_Logi_Unit|Add10~30\ = CARRY(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~64_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~33_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add10~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~64_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add10~26\,
	sumout => \Arith_Logi_Unit|Add10~29_sumout\,
	cout => \Arith_Logi_Unit|Add10~30\);

\Arith_Logi_Unit|prod~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~65_combout\ = ( \Arith_Logi_Unit|Add10~29_sumout\ & ( ((!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~64_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~33_sumout\))) # 
-- (\Arith_Logi_Unit|mult~7_combout\) ) ) # ( !\Arith_Logi_Unit|Add10~29_sumout\ & ( (!\Arith_Logi_Unit|mult~7_combout\ & ((!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~64_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & 
-- (\Arith_Logi_Unit|Add7~33_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~7_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~64_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add10~29_sumout\,
	combout => \Arith_Logi_Unit|prod~65_combout\);

\Arith_Logi_Unit|Add11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add11~25_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~65_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~29_sumout\)) ) + ( (!\Register_File|Mux25~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add11~22\ ))
-- \Arith_Logi_Unit|Add11~26\ = CARRY(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~65_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~29_sumout\)) ) + ( (!\Register_File|Mux25~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~65_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add11~22\,
	sumout => \Arith_Logi_Unit|Add11~25_sumout\,
	cout => \Arith_Logi_Unit|Add11~26\);

\Arith_Logi_Unit|Add12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add12~25_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~65_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~29_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add12~22\ ))
-- \Arith_Logi_Unit|Add12~26\ = CARRY(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~65_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~29_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~65_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add12~22\,
	sumout => \Arith_Logi_Unit|Add12~25_sumout\,
	cout => \Arith_Logi_Unit|Add12~26\);

\Arith_Logi_Unit|prod~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~66_combout\ = ( \Arith_Logi_Unit|Add12~25_sumout\ & ( ((!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~65_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~29_sumout\))) # 
-- (\Arith_Logi_Unit|mult~9_combout\) ) ) # ( !\Arith_Logi_Unit|Add12~25_sumout\ & ( (!\Arith_Logi_Unit|mult~9_combout\ & ((!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~65_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & 
-- (\Arith_Logi_Unit|Add9~29_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~9_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~65_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add12~25_sumout\,
	combout => \Arith_Logi_Unit|prod~66_combout\);

\Arith_Logi_Unit|Add13~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add13~21_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~66_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~25_sumout\)) ) + ( (!\Register_File|Mux26~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add13~18\ ))
-- \Arith_Logi_Unit|Add13~22\ = CARRY(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~66_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~25_sumout\)) ) + ( (!\Register_File|Mux26~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add13~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~66_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add13~18\,
	sumout => \Arith_Logi_Unit|Add13~21_sumout\,
	cout => \Arith_Logi_Unit|Add13~22\);

\Arith_Logi_Unit|Add14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add14~21_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~66_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~25_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add14~18\ ))
-- \Arith_Logi_Unit|Add14~22\ = CARRY(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~66_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~25_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~66_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add14~18\,
	sumout => \Arith_Logi_Unit|Add14~21_sumout\,
	cout => \Arith_Logi_Unit|Add14~22\);

\Arith_Logi_Unit|prod~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~67_combout\ = ( \Arith_Logi_Unit|Add14~21_sumout\ & ( ((!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~66_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~25_sumout\))) # 
-- (\Arith_Logi_Unit|mult~11_combout\) ) ) # ( !\Arith_Logi_Unit|Add14~21_sumout\ & ( (!\Arith_Logi_Unit|mult~11_combout\ & ((!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~66_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & 
-- (\Arith_Logi_Unit|Add11~25_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~11_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~66_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add14~21_sumout\,
	combout => \Arith_Logi_Unit|prod~67_combout\);

\Arith_Logi_Unit|Add15~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add15~17_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~67_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~21_sumout\)) ) + ( (!\Register_File|Mux27~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add15~14\ ))
-- \Arith_Logi_Unit|Add15~18\ = CARRY(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~67_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~21_sumout\)) ) + ( (!\Register_File|Mux27~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add15~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~67_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add15~14\,
	sumout => \Arith_Logi_Unit|Add15~17_sumout\,
	cout => \Arith_Logi_Unit|Add15~18\);

\Arith_Logi_Unit|Add16~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add16~17_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~67_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~21_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add16~14\ ))
-- \Arith_Logi_Unit|Add16~18\ = CARRY(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~67_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~21_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add16~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~67_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add16~14\,
	sumout => \Arith_Logi_Unit|Add16~17_sumout\,
	cout => \Arith_Logi_Unit|Add16~18\);

\Arith_Logi_Unit|prod~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~148_combout\ = ( \Arith_Logi_Unit|Add16~17_sumout\ & ( ((!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~67_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~21_sumout\))) # 
-- (\Arith_Logi_Unit|mult~13_combout\) ) ) # ( !\Arith_Logi_Unit|Add16~17_sumout\ & ( (!\Arith_Logi_Unit|mult~13_combout\ & ((!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~67_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & 
-- (\Arith_Logi_Unit|Add13~21_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~13_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~67_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add16~17_sumout\,
	combout => \Arith_Logi_Unit|prod~148_combout\);

\Arith_Logi_Unit|Add17~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add17~13_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~148_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~17_sumout\)) ) + ( (!\Register_File|Mux28~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add17~10\ ))
-- \Arith_Logi_Unit|Add17~14\ = CARRY(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~148_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~17_sumout\)) ) + ( (!\Register_File|Mux28~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add17~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~148_combout\,
	dataf => \Register_File|ALT_INV_Mux28~0_combout\,
	cin => \Arith_Logi_Unit|Add17~10\,
	sumout => \Arith_Logi_Unit|Add17~13_sumout\,
	cout => \Arith_Logi_Unit|Add17~14\);

\Arith_Logi_Unit|mult~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|mult~15_combout\ = (\Register_File|Mux8~0_combout\ & !\Register_File|Mux7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux8~0_combout\,
	datab => \Register_File|ALT_INV_Mux7~0_combout\,
	combout => \Arith_Logi_Unit|mult~15_combout\);

\Arith_Logi_Unit|Add18~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add18~13_sumout\ = SUM(( (!\Register_File|Mux8~0_combout\ & (((\Arith_Logi_Unit|prod~148_combout\)))) # (\Register_File|Mux8~0_combout\ & ((!\Register_File|Mux9~0_combout\ & (\Arith_Logi_Unit|Add15~17_sumout\)) # 
-- (\Register_File|Mux9~0_combout\ & ((\Arith_Logi_Unit|prod~148_combout\))))) ) + ( \Mux_ULA_In|SAIDA[3]~5_combout\ ) + ( \Arith_Logi_Unit|Add18~10\ ))
-- \Arith_Logi_Unit|Add18~14\ = CARRY(( (!\Register_File|Mux8~0_combout\ & (((\Arith_Logi_Unit|prod~148_combout\)))) # (\Register_File|Mux8~0_combout\ & ((!\Register_File|Mux9~0_combout\ & (\Arith_Logi_Unit|Add15~17_sumout\)) # 
-- (\Register_File|Mux9~0_combout\ & ((\Arith_Logi_Unit|prod~148_combout\))))) ) + ( \Mux_ULA_In|SAIDA[3]~5_combout\ ) + ( \Arith_Logi_Unit|Add18~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux8~0_combout\,
	datab => \Register_File|ALT_INV_Mux9~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~148_combout\,
	dataf => \Mux_ULA_In|ALT_INV_SAIDA[3]~5_combout\,
	cin => \Arith_Logi_Unit|Add18~10\,
	sumout => \Arith_Logi_Unit|Add18~13_sumout\,
	cout => \Arith_Logi_Unit|Add18~14\);

\Arith_Logi_Unit|prod~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~61_combout\ = (\Arith_Logi_Unit|mult~10_combout\ & \Arith_Logi_Unit|Add15~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add15~17_sumout\,
	combout => \Arith_Logi_Unit|prod~61_combout\);

\Arith_Logi_Unit|prod~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~68_combout\ = ( \Arith_Logi_Unit|prod~67_combout\ & ( \Arith_Logi_Unit|Add16~17_sumout\ & ( (!\Register_File|Mux8~0_combout\) # ((\Register_File|Mux9~0_combout\ & ((\Arith_Logi_Unit|Add13~21_sumout\) # 
-- (\Register_File|Mux10~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~67_combout\ & ( \Arith_Logi_Unit|Add16~17_sumout\ & ( (\Register_File|Mux9~0_combout\ & ((!\Register_File|Mux8~0_combout\) # ((!\Register_File|Mux10~0_combout\ & 
-- \Arith_Logi_Unit|Add13~21_sumout\)))) ) ) ) # ( \Arith_Logi_Unit|prod~67_combout\ & ( !\Arith_Logi_Unit|Add16~17_sumout\ & ( (!\Register_File|Mux9~0_combout\ & (((!\Register_File|Mux8~0_combout\)))) # (\Register_File|Mux9~0_combout\ & 
-- (\Register_File|Mux8~0_combout\ & ((\Arith_Logi_Unit|Add13~21_sumout\) # (\Register_File|Mux10~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~67_combout\ & ( !\Arith_Logi_Unit|Add16~17_sumout\ & ( (!\Register_File|Mux10~0_combout\ & 
-- (\Register_File|Mux9~0_combout\ & (\Register_File|Mux8~0_combout\ & \Arith_Logi_Unit|Add13~21_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010110000011100001100110000001100101111000111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux10~0_combout\,
	datab => \Register_File|ALT_INV_Mux9~0_combout\,
	datac => \Register_File|ALT_INV_Mux8~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add13~21_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~67_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add16~17_sumout\,
	combout => \Arith_Logi_Unit|prod~68_combout\);

\Arith_Logi_Unit|prod~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~147_combout\ = (!\Arith_Logi_Unit|mult~15_combout\ & (((\Arith_Logi_Unit|prod~68_combout\) # (\Arith_Logi_Unit|prod~61_combout\)))) # (\Arith_Logi_Unit|mult~15_combout\ & (\Arith_Logi_Unit|Add18~13_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101110111011000110111011101100011011101110110001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~15_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add18~13_sumout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~61_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~68_combout\,
	combout => \Arith_Logi_Unit|prod~147_combout\);

\Arith_Logi_Unit|Add20~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add20~9_sumout\ = SUM(( (!\Register_File|Mux7~0_combout\ & (((\Arith_Logi_Unit|prod~147_combout\)))) # (\Register_File|Mux7~0_combout\ & ((!\Register_File|Mux8~0_combout\ & (\Arith_Logi_Unit|Add17~13_sumout\)) # 
-- (\Register_File|Mux8~0_combout\ & ((\Arith_Logi_Unit|prod~147_combout\))))) ) + ( \Mux_ULA_In|SAIDA[2]~4_combout\ ) + ( \Arith_Logi_Unit|Add20~6\ ))
-- \Arith_Logi_Unit|Add20~10\ = CARRY(( (!\Register_File|Mux7~0_combout\ & (((\Arith_Logi_Unit|prod~147_combout\)))) # (\Register_File|Mux7~0_combout\ & ((!\Register_File|Mux8~0_combout\ & (\Arith_Logi_Unit|Add17~13_sumout\)) # 
-- (\Register_File|Mux8~0_combout\ & ((\Arith_Logi_Unit|prod~147_combout\))))) ) + ( \Mux_ULA_In|SAIDA[2]~4_combout\ ) + ( \Arith_Logi_Unit|Add20~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux7~0_combout\,
	datab => \Register_File|ALT_INV_Mux8~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~13_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~147_combout\,
	dataf => \Mux_ULA_In|ALT_INV_SAIDA[2]~4_combout\,
	cin => \Arith_Logi_Unit|Add20~6\,
	sumout => \Arith_Logi_Unit|Add20~9_sumout\,
	cout => \Arith_Logi_Unit|Add20~10\);

\Arith_Logi_Unit|prod~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~69_combout\ = ( \Arith_Logi_Unit|prod~61_combout\ & ( \Arith_Logi_Unit|prod~68_combout\ & ( (!\Register_File|Mux8~0_combout\ & ((!\Register_File|Mux7~0_combout\) # ((\Arith_Logi_Unit|Add17~13_sumout\)))) # 
-- (\Register_File|Mux8~0_combout\ & (((\Arith_Logi_Unit|Add18~13_sumout\)) # (\Register_File|Mux7~0_combout\))) ) ) ) # ( !\Arith_Logi_Unit|prod~61_combout\ & ( \Arith_Logi_Unit|prod~68_combout\ & ( (!\Register_File|Mux8~0_combout\ & 
-- ((!\Register_File|Mux7~0_combout\) # ((\Arith_Logi_Unit|Add17~13_sumout\)))) # (\Register_File|Mux8~0_combout\ & (((\Arith_Logi_Unit|Add18~13_sumout\)) # (\Register_File|Mux7~0_combout\))) ) ) ) # ( \Arith_Logi_Unit|prod~61_combout\ & ( 
-- !\Arith_Logi_Unit|prod~68_combout\ & ( (!\Register_File|Mux8~0_combout\ & ((!\Register_File|Mux7~0_combout\) # ((\Arith_Logi_Unit|Add17~13_sumout\)))) # (\Register_File|Mux8~0_combout\ & (((\Arith_Logi_Unit|Add18~13_sumout\)) # 
-- (\Register_File|Mux7~0_combout\))) ) ) ) # ( !\Arith_Logi_Unit|prod~61_combout\ & ( !\Arith_Logi_Unit|prod~68_combout\ & ( (!\Register_File|Mux8~0_combout\ & (\Register_File|Mux7~0_combout\ & (\Arith_Logi_Unit|Add17~13_sumout\))) # 
-- (\Register_File|Mux8~0_combout\ & (!\Register_File|Mux7~0_combout\ & ((\Arith_Logi_Unit|Add18~13_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100110111101111110011011110111111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux8~0_combout\,
	datab => \Register_File|ALT_INV_Mux7~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~13_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add18~13_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~61_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_prod~68_combout\,
	combout => \Arith_Logi_Unit|prod~69_combout\);

\Arith_Logi_Unit|Add19~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add19~9_sumout\ = SUM(( \Arith_Logi_Unit|prod~69_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add19~6\ ))
-- \Arith_Logi_Unit|Add19~10\ = CARRY(( \Arith_Logi_Unit|prod~69_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add19~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux29~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~69_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~31_combout\,
	cin => \Arith_Logi_Unit|Add19~6\,
	sumout => \Arith_Logi_Unit|Add19~9_sumout\,
	cout => \Arith_Logi_Unit|Add19~10\);

\Arith_Logi_Unit|prod~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~70_combout\ = ( \Arith_Logi_Unit|Add19~9_sumout\ & ( (!\Register_File|Mux7~0_combout\ & (((\Arith_Logi_Unit|prod~69_combout\)) # (\Register_File|Mux6~0_combout\))) # (\Register_File|Mux7~0_combout\ & ((!\Register_File|Mux6~0_combout\ 
-- & (\Arith_Logi_Unit|Add20~9_sumout\)) # (\Register_File|Mux6~0_combout\ & ((\Arith_Logi_Unit|prod~69_combout\))))) ) ) # ( !\Arith_Logi_Unit|Add19~9_sumout\ & ( (!\Register_File|Mux7~0_combout\ & (!\Register_File|Mux6~0_combout\ & 
-- ((\Arith_Logi_Unit|prod~69_combout\)))) # (\Register_File|Mux7~0_combout\ & ((!\Register_File|Mux6~0_combout\ & (\Arith_Logi_Unit|Add20~9_sumout\)) # (\Register_File|Mux6~0_combout\ & ((\Arith_Logi_Unit|prod~69_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010011101001001101011111100000100100111010010011010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux7~0_combout\,
	datab => \Register_File|ALT_INV_Mux6~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add20~9_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~69_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add19~9_sumout\,
	combout => \Arith_Logi_Unit|prod~70_combout\);

\Arith_Logi_Unit|Add22~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add22~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~70_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~30_combout\)))) ) + ( \Arith_Logi_Unit|Add22~2\ ))
-- \Arith_Logi_Unit|Add22~6\ = CARRY(( \Arith_Logi_Unit|prod~70_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~30_combout\)))) ) 
-- + ( \Arith_Logi_Unit|Add22~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~70_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add22~2\,
	sumout => \Arith_Logi_Unit|Add22~5_sumout\,
	cout => \Arith_Logi_Unit|Add22~6\);

\Arith_Logi_Unit|Add21~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add21~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~70_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add21~2\ ))
-- \Arith_Logi_Unit|Add21~6\ = CARRY(( \Arith_Logi_Unit|prod~70_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add21~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~70_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add21~2\,
	sumout => \Arith_Logi_Unit|Add21~5_sumout\,
	cout => \Arith_Logi_Unit|Add21~6\);

\Arith_Logi_Unit|prod~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~71_combout\ = ( \Arith_Logi_Unit|Add21~5_sumout\ & ( (!\Register_File|Mux6~0_combout\ & (((\Arith_Logi_Unit|prod~70_combout\)) # (\Register_File|Mux5~0_combout\))) # (\Register_File|Mux6~0_combout\ & ((!\Register_File|Mux5~0_combout\ 
-- & ((\Arith_Logi_Unit|Add22~5_sumout\))) # (\Register_File|Mux5~0_combout\ & (\Arith_Logi_Unit|prod~70_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add21~5_sumout\ & ( (!\Register_File|Mux6~0_combout\ & (!\Register_File|Mux5~0_combout\ & 
-- (\Arith_Logi_Unit|prod~70_combout\))) # (\Register_File|Mux6~0_combout\ & ((!\Register_File|Mux5~0_combout\ & ((\Arith_Logi_Unit|Add22~5_sumout\))) # (\Register_File|Mux5~0_combout\ & (\Arith_Logi_Unit|prod~70_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100101001101001010110110111100001001010011010010101101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux6~0_combout\,
	datab => \Register_File|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~70_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add22~5_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add21~5_sumout\,
	combout => \Arith_Logi_Unit|prod~71_combout\);

\Arith_Logi_Unit|Add23~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add23~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Arith_Logi_Unit|Add23~22_cout\);

\Arith_Logi_Unit|Add23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add23~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~71_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # 
-- (\Program_Counter|pout\(13))))) ) + ( \Arith_Logi_Unit|Add23~22_cout\ ))
-- \Arith_Logi_Unit|Add23~2\ = CARRY(( \Arith_Logi_Unit|prod~71_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # (\Program_Counter|pout\(13))))) ) 
-- + ( \Arith_Logi_Unit|Add23~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100111001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux31~0_combout\,
	datac => \Program_Counter|ALT_INV_pout\(13),
	datad => \Arith_Logi_Unit|ALT_INV_prod~71_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => \Arith_Logi_Unit|Add23~22_cout\,
	sumout => \Arith_Logi_Unit|Add23~1_sumout\,
	cout => \Arith_Logi_Unit|Add23~2\);

\Arith_Logi_Unit|Add24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add24~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~71_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~29_combout\)))) ) + ( !VCC ))
-- \Arith_Logi_Unit|Add24~2\ = CARRY(( \Arith_Logi_Unit|prod~71_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~29_combout\)))) ) 
-- + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux31~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~71_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => GND,
	sumout => \Arith_Logi_Unit|Add24~1_sumout\,
	cout => \Arith_Logi_Unit|Add24~2\);

\Arith_Logi_Unit|prod~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~72_combout\ = ( \Arith_Logi_Unit|Add24~1_sumout\ & ( (!\Register_File|Mux5~0_combout\ & ((!\Register_File|Mux4~0_combout\ & (\Arith_Logi_Unit|prod~71_combout\)) # (\Register_File|Mux4~0_combout\ & 
-- ((\Arith_Logi_Unit|Add23~1_sumout\))))) # (\Register_File|Mux5~0_combout\ & ((!\Register_File|Mux4~0_combout\) # ((\Arith_Logi_Unit|prod~71_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add24~1_sumout\ & ( (!\Register_File|Mux5~0_combout\ & 
-- ((!\Register_File|Mux4~0_combout\ & (\Arith_Logi_Unit|prod~71_combout\)) # (\Register_File|Mux4~0_combout\ & ((\Arith_Logi_Unit|Add23~1_sumout\))))) # (\Register_File|Mux5~0_combout\ & (\Register_File|Mux4~0_combout\ & 
-- (\Arith_Logi_Unit|prod~71_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100101011010011010110111100001001001010110100110101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux4~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~71_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add23~1_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add24~1_sumout\,
	combout => \Arith_Logi_Unit|prod~72_combout\);

\Arith_Logi_Unit|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add1~45_sumout\ = SUM(( \Register_File|Mux4~0_combout\ ) + ( (!\Register_File|Mux20~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add1~42\ ))
-- \Arith_Logi_Unit|Add1~46\ = CARRY(( \Register_File|Mux4~0_combout\ ) + ( (!\Register_File|Mux20~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux4~0_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add1~42\,
	sumout => \Arith_Logi_Unit|Add1~45_sumout\,
	cout => \Arith_Logi_Unit|Add1~46\);

\Arith_Logi_Unit|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add0~45_sumout\ = SUM(( \Register_File|Mux4~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add0~42\ ))
-- \Arith_Logi_Unit|Add0~46\ = CARRY(( \Register_File|Mux4~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux4~0_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add0~42\,
	sumout => \Arith_Logi_Unit|Add0~45_sumout\,
	cout => \Arith_Logi_Unit|Add0~46\);

\Arith_Logi_Unit|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux5~1_combout\ = ( !\Control_Unit|Mux8~0_combout\ & ( ((!\Control_Unit|Mux9~0_combout\ & (\Arith_Logi_Unit|Add0~45_sumout\)) # (\Control_Unit|Mux9~0_combout\ & (((\Arith_Logi_Unit|Add1~45_sumout\))))) ) ) # ( 
-- \Control_Unit|Mux8~0_combout\ & ( (!\Control_Unit|Mux9~0_combout\ & ((((\Arith_Logi_Unit|prod~72_combout\))))) # (\Control_Unit|Mux9~0_combout\ & (\Mux_ULA_In|SAIDA[11]~13_combout\ & (\Register_File|Mux4~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000000011100110100111111001111110000000111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ULA_In|ALT_INV_SAIDA[11]~13_combout\,
	datab => \Control_Unit|ALT_INV_Mux9~0_combout\,
	datac => \Register_File|ALT_INV_Mux4~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~72_combout\,
	datae => \Control_Unit|ALT_INV_Mux8~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add1~45_sumout\,
	datag => \Arith_Logi_Unit|ALT_INV_Add0~45_sumout\,
	combout => \Arith_Logi_Unit|Mux5~1_combout\);

\Arith_Logi_Unit|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux5~0_combout\ = ( \Control_Unit|Mux9~0_combout\ & ( \Arith_Logi_Unit|Mux5~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((\Control_Unit|Mux8~0_combout\ & \Register_File|Mux4~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & ( 
-- \Arith_Logi_Unit|Mux5~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((!\Control_Unit|Mux8~0_combout\ & ((\Register_File|Mux4~0_combout\) # (\Mux_ULA_In|SAIDA[11]~13_combout\)))) ) ) ) # ( \Control_Unit|Mux9~0_combout\ & ( 
-- !\Arith_Logi_Unit|Mux5~1_combout\ & ( (\Control_Unit|Mux8~0_combout\ & (\Register_File|Mux4~0_combout\ & \Control_Unit|Mux7~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & ( !\Arith_Logi_Unit|Mux5~1_combout\ & ( (!\Control_Unit|Mux8~0_combout\ & 
-- (\Control_Unit|Mux7~0_combout\ & ((\Register_File|Mux4~0_combout\) # (\Mux_ULA_In|SAIDA[11]~13_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000000010111111111001010101111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux8~0_combout\,
	datab => \Mux_ULA_In|ALT_INV_SAIDA[11]~13_combout\,
	datac => \Register_File|ALT_INV_Mux4~0_combout\,
	datad => \Control_Unit|ALT_INV_Mux7~0_combout\,
	datae => \Control_Unit|ALT_INV_Mux9~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Mux5~1_combout\,
	combout => \Arith_Logi_Unit|Mux5~0_combout\);

\Arith_Logi_Unit|resultado[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|resultado\(11) = ( \Arith_Logi_Unit|resultado\(11) & ( \Arith_Logi_Unit|Mux51~0_combout\ ) ) # ( \Arith_Logi_Unit|resultado\(11) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux5~0_combout\ ) ) ) # ( 
-- !\Arith_Logi_Unit|resultado\(11) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux5~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux5~0_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_resultado\(11),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux51~0_combout\,
	combout => \Arith_Logi_Unit|resultado\(11));

\Write_Back_Mux|SAIDA[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Write_Back_Mux|SAIDA[11]~11_combout\ = ( \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout\ & ( \Arith_Logi_Unit|resultado\(11) ) ) # ( !\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout\ & ( 
-- \Arith_Logi_Unit|resultado\(11) & ( ((!\Instruction_Mem|ROM~7_combout\) # ((\Instruction_Mem|ROM~9_combout\) # (\Instruction_Mem|ROM~3_combout\))) # (\Instruction_Mem|ROM~5_combout\) ) ) ) # ( 
-- \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout\ & ( !\Arith_Logi_Unit|resultado\(11) & ( (!\Instruction_Mem|ROM~5_combout\ & (\Instruction_Mem|ROM~7_combout\ & (!\Instruction_Mem|ROM~3_combout\ & !\Instruction_Mem|ROM~9_combout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000011011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~5_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~7_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~3_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	datae => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a11~portbdataout\,
	dataf => \Arith_Logi_Unit|ALT_INV_resultado\(11),
	combout => \Write_Back_Mux|SAIDA[11]~11_combout\);

\Register_File|Reg[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[11]~11_combout\,
	ena => \Register_File|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[0][11]~q\);

\Register_File|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux20~0_combout\ = ( \Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[3][11]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[2][11]~q\ ) 
-- ) ) # ( \Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[1][11]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[0][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][11]~q\,
	datab => \Register_File|ALT_INV_Reg[1][11]~q\,
	datac => \Register_File|ALT_INV_Reg[2][11]~q\,
	datad => \Register_File|ALT_INV_Reg[3][11]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~11_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~13_combout\,
	combout => \Register_File|Mux20~0_combout\);

\Arith_Logi_Unit|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Equal0~0_combout\ = ( \Register_File|Mux4~0_combout\ & ( (!\Control_Unit|Mux5~0_combout\ & (\Register_File|Mux20~0_combout\ & (!\Register_File|Mux21~0_combout\ $ (\Register_File|Mux5~0_combout\)))) ) ) # ( !\Register_File|Mux4~0_combout\ 
-- & ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux20~0_combout\ & (!\Register_File|Mux21~0_combout\ $ (\Register_File|Mux5~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux5~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101001001010000000000001000001011010010010100000000000010000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux21~0_combout\,
	datac => \Register_File|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux20~0_combout\,
	datae => \Register_File|ALT_INV_Mux4~0_combout\,
	combout => \Arith_Logi_Unit|Equal0~0_combout\);

\Arith_Logi_Unit|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Equal0~1_combout\ = ( \Register_File|Mux6~0_combout\ & ( (!\Control_Unit|Mux5~0_combout\ & (\Register_File|Mux22~0_combout\ & (!\Register_File|Mux23~0_combout\ $ (\Register_File|Mux7~0_combout\)))) ) ) # ( !\Register_File|Mux6~0_combout\ 
-- & ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux22~0_combout\ & (!\Register_File|Mux23~0_combout\ $ (\Register_File|Mux7~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux7~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101001001010000000000001000001011010010010100000000000010000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux23~0_combout\,
	datac => \Register_File|ALT_INV_Mux7~0_combout\,
	datad => \Register_File|ALT_INV_Mux22~0_combout\,
	datae => \Register_File|ALT_INV_Mux6~0_combout\,
	combout => \Arith_Logi_Unit|Equal0~1_combout\);

\Arith_Logi_Unit|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Equal0~2_combout\ = ( \Register_File|Mux8~0_combout\ & ( (!\Control_Unit|Mux5~0_combout\ & (\Register_File|Mux24~0_combout\ & (!\Register_File|Mux25~0_combout\ $ (\Register_File|Mux9~0_combout\)))) ) ) # ( !\Register_File|Mux8~0_combout\ 
-- & ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux24~0_combout\ & (!\Register_File|Mux25~0_combout\ $ (\Register_File|Mux9~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux9~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101001001010000000000001000001011010010010100000000000010000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux25~0_combout\,
	datac => \Register_File|ALT_INV_Mux9~0_combout\,
	datad => \Register_File|ALT_INV_Mux24~0_combout\,
	datae => \Register_File|ALT_INV_Mux8~0_combout\,
	combout => \Arith_Logi_Unit|Equal0~2_combout\);

\Arith_Logi_Unit|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Equal0~3_combout\ = ( \Register_File|Mux26~0_combout\ & ( \Register_File|Mux10~0_combout\ & ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux13~0_combout\ $ (\Register_File|Mux29~0_combout\))) ) ) ) # ( 
-- \Register_File|Mux26~0_combout\ & ( !\Register_File|Mux10~0_combout\ & ( (\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux13~0_combout\ $ (\Instruction_Mem|ROM~20_combout\))) ) ) ) # ( !\Register_File|Mux26~0_combout\ & ( 
-- !\Register_File|Mux10~0_combout\ & ( !\Register_File|Mux13~0_combout\ $ (((!\Control_Unit|Mux5~0_combout\ & ((\Register_File|Mux29~0_combout\))) # (\Control_Unit|Mux5~0_combout\ & (\Instruction_Mem|ROM~20_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100101100011010000010100000100000000000000001000100000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux13~0_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~20_combout\,
	datad => \Register_File|ALT_INV_Mux29~0_combout\,
	datae => \Register_File|ALT_INV_Mux26~0_combout\,
	dataf => \Register_File|ALT_INV_Mux10~0_combout\,
	combout => \Arith_Logi_Unit|Equal0~3_combout\);

\Arith_Logi_Unit|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Equal0~4_combout\ = ( \Register_File|Mux28~0_combout\ & ( \Register_File|Mux12~0_combout\ & ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux15~0_combout\ $ (\Register_File|Mux31~0_combout\))) ) ) ) # ( 
-- \Register_File|Mux28~0_combout\ & ( !\Register_File|Mux12~0_combout\ & ( (\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux15~0_combout\ $ (\Instruction_Mem|ROM~22_combout\))) ) ) ) # ( !\Register_File|Mux28~0_combout\ & ( 
-- !\Register_File|Mux12~0_combout\ & ( !\Register_File|Mux15~0_combout\ $ (((!\Control_Unit|Mux5~0_combout\ & ((\Register_File|Mux31~0_combout\))) # (\Control_Unit|Mux5~0_combout\ & (\Instruction_Mem|ROM~22_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100101100101001000010010000100000000000000001000100001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~22_combout\,
	datad => \Register_File|ALT_INV_Mux31~0_combout\,
	datae => \Register_File|ALT_INV_Mux28~0_combout\,
	dataf => \Register_File|ALT_INV_Mux12~0_combout\,
	combout => \Arith_Logi_Unit|Equal0~4_combout\);

\Arith_Logi_Unit|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Equal0~5_combout\ = ( \Register_File|Mux27~0_combout\ & ( \Register_File|Mux11~0_combout\ & ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux14~0_combout\ $ (\Register_File|Mux30~0_combout\))) ) ) ) # ( 
-- \Register_File|Mux27~0_combout\ & ( !\Register_File|Mux11~0_combout\ & ( (\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux14~0_combout\ $ (\Instruction_Mem|ROM~24_combout\))) ) ) ) # ( !\Register_File|Mux27~0_combout\ & ( 
-- !\Register_File|Mux11~0_combout\ & ( !\Register_File|Mux14~0_combout\ $ (((!\Control_Unit|Mux5~0_combout\ & ((\Register_File|Mux30~0_combout\))) # (\Control_Unit|Mux5~0_combout\ & (\Instruction_Mem|ROM~24_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100101100011010000010100000100000000000000001000100000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux14~0_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~24_combout\,
	datad => \Register_File|ALT_INV_Mux30~0_combout\,
	datae => \Register_File|ALT_INV_Mux27~0_combout\,
	dataf => \Register_File|ALT_INV_Mux11~0_combout\,
	combout => \Arith_Logi_Unit|Equal0~5_combout\);

\Arith_Logi_Unit|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Equal0~6_combout\ = ( \Arith_Logi_Unit|Equal0~5_combout\ & ( (\Arith_Logi_Unit|Equal0~1_combout\ & (\Arith_Logi_Unit|Equal0~2_combout\ & (\Arith_Logi_Unit|Equal0~3_combout\ & \Arith_Logi_Unit|Equal0~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_Equal0~1_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Equal0~2_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Equal0~3_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Equal0~4_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Equal0~5_combout\,
	combout => \Arith_Logi_Unit|Equal0~6_combout\);

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Chumusuke.ram0_MemoriaRAM_d424482c.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "MemoriaRAM:Rand_Acess_Mem|altsyncram:RAM_rtl_0|altsyncram_8cv1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 1000,
	port_a_logical_ram_depth => 1001,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 1000,
	port_b_logical_ram_depth => 1001,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Control_Unit|Mux3~0_combout\,
	portbre => \Control_Unit|ALT_INV_Mux3~0_combout\,
	clk0 => \Clock~input_o\,
	portadatain => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

\Register_File|Reg[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[12]~12_combout\,
	ena => \Register_File|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[1][12]~q\);

\Register_File|Reg[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[12]~12_combout\,
	ena => \Register_File|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[2][12]~q\);

\Register_File|Reg[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[12]~12_combout\,
	ena => \Register_File|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[3][12]~q\);

\Register_File|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux3~0_combout\ = ( \Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[3][12]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[2][12]~q\ ) ) 
-- ) # ( \Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[1][12]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[0][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][12]~q\,
	datab => \Register_File|ALT_INV_Reg[1][12]~q\,
	datac => \Register_File|ALT_INV_Reg[2][12]~q\,
	datad => \Register_File|ALT_INV_Reg[3][12]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~15_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~17_combout\,
	combout => \Register_File|Mux3~0_combout\);

\Arith_Logi_Unit|mult~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|mult~12_combout\ = (!\Register_File|Mux8~0_combout\ & \Register_File|Mux7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux8~0_combout\,
	datab => \Register_File|ALT_INV_Mux7~0_combout\,
	combout => \Arith_Logi_Unit|mult~12_combout\);

\Arith_Logi_Unit|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add2~49_sumout\ = SUM(( (!\Register_File|Mux19~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( GND ) + ( \Arith_Logi_Unit|Add2~46\ ))
-- \Arith_Logi_Unit|Add2~50\ = CARRY(( (!\Register_File|Mux19~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( GND ) + ( \Arith_Logi_Unit|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add2~46\,
	sumout => \Arith_Logi_Unit|Add2~49_sumout\,
	cout => \Arith_Logi_Unit|Add2~50\);

\Arith_Logi_Unit|Add3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add3~45_sumout\ = SUM(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~49_sumout\) ) + ( (!\Register_File|Mux20~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add3~42\ ))
-- \Arith_Logi_Unit|Add3~46\ = CARRY(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~49_sumout\) ) + ( (!\Register_File|Mux20~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add2~49_sumout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add3~42\,
	sumout => \Arith_Logi_Unit|Add3~45_sumout\,
	cout => \Arith_Logi_Unit|Add3~46\);

\Arith_Logi_Unit|Add4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add4~45_sumout\ = SUM(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~49_sumout\) ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add4~42\ ))
-- \Arith_Logi_Unit|Add4~46\ = CARRY(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~49_sumout\) ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add2~49_sumout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add4~42\,
	sumout => \Arith_Logi_Unit|Add4~45_sumout\,
	cout => \Arith_Logi_Unit|Add4~46\);

\Arith_Logi_Unit|prod~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~74_combout\ = (\Register_File|Mux15~0_combout\ & ((!\Register_File|Mux14~0_combout\ & ((\Arith_Logi_Unit|Add4~45_sumout\))) # (\Register_File|Mux14~0_combout\ & (\Arith_Logi_Unit|Add2~49_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100000001010001010000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Register_File|ALT_INV_Mux14~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add2~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add4~45_sumout\,
	combout => \Arith_Logi_Unit|prod~74_combout\);

\Arith_Logi_Unit|Add5~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add5~41_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~74_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~45_sumout\)) ) + ( (!\Register_File|Mux21~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add5~38\ ))
-- \Arith_Logi_Unit|Add5~42\ = CARRY(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~74_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~45_sumout\)) ) + ( (!\Register_File|Mux21~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~74_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add5~38\,
	sumout => \Arith_Logi_Unit|Add5~41_sumout\,
	cout => \Arith_Logi_Unit|Add5~42\);

\Arith_Logi_Unit|Add6~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add6~41_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~74_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~45_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add6~38\ ))
-- \Arith_Logi_Unit|Add6~42\ = CARRY(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~74_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~45_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add6~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~74_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add6~38\,
	sumout => \Arith_Logi_Unit|Add6~41_sumout\,
	cout => \Arith_Logi_Unit|Add6~42\);

\Arith_Logi_Unit|prod~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~75_combout\ = ( \Arith_Logi_Unit|Add6~41_sumout\ & ( ((!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~74_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~45_sumout\))) # 
-- (\Arith_Logi_Unit|mult~4_combout\) ) ) # ( !\Arith_Logi_Unit|Add6~41_sumout\ & ( (!\Arith_Logi_Unit|mult~4_combout\ & ((!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~74_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & 
-- (\Arith_Logi_Unit|Add3~45_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~4_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~74_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add6~41_sumout\,
	combout => \Arith_Logi_Unit|prod~75_combout\);

\Arith_Logi_Unit|Add7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add7~37_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~75_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~41_sumout\)) ) + ( (!\Register_File|Mux22~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add7~34\ ))
-- \Arith_Logi_Unit|Add7~38\ = CARRY(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~75_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~41_sumout\)) ) + ( (!\Register_File|Mux22~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~75_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add7~34\,
	sumout => \Arith_Logi_Unit|Add7~37_sumout\,
	cout => \Arith_Logi_Unit|Add7~38\);

\Arith_Logi_Unit|Add8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add8~37_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~75_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~41_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add8~34\ ))
-- \Arith_Logi_Unit|Add8~38\ = CARRY(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~75_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~41_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~75_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add8~34\,
	sumout => \Arith_Logi_Unit|Add8~37_sumout\,
	cout => \Arith_Logi_Unit|Add8~38\);

\Arith_Logi_Unit|prod~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~76_combout\ = ( \Arith_Logi_Unit|Add8~37_sumout\ & ( ((!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~75_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~41_sumout\))) # 
-- (\Arith_Logi_Unit|mult~2_combout\) ) ) # ( !\Arith_Logi_Unit|Add8~37_sumout\ & ( (!\Arith_Logi_Unit|mult~2_combout\ & ((!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~75_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & 
-- (\Arith_Logi_Unit|Add5~41_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~2_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~75_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add8~37_sumout\,
	combout => \Arith_Logi_Unit|prod~76_combout\);

\Arith_Logi_Unit|Add9~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add9~33_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~76_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~37_sumout\)) ) + ( (!\Register_File|Mux23~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add9~30\ ))
-- \Arith_Logi_Unit|Add9~34\ = CARRY(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~76_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~37_sumout\)) ) + ( (!\Register_File|Mux23~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add9~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~76_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add9~30\,
	sumout => \Arith_Logi_Unit|Add9~33_sumout\,
	cout => \Arith_Logi_Unit|Add9~34\);

\Arith_Logi_Unit|Add10~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add10~33_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~76_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~37_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add10~30\ ))
-- \Arith_Logi_Unit|Add10~34\ = CARRY(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~76_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~37_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add10~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~76_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add10~30\,
	sumout => \Arith_Logi_Unit|Add10~33_sumout\,
	cout => \Arith_Logi_Unit|Add10~34\);

\Arith_Logi_Unit|prod~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~77_combout\ = ( \Arith_Logi_Unit|Add10~33_sumout\ & ( ((!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~76_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~37_sumout\))) # 
-- (\Arith_Logi_Unit|mult~7_combout\) ) ) # ( !\Arith_Logi_Unit|Add10~33_sumout\ & ( (!\Arith_Logi_Unit|mult~7_combout\ & ((!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~76_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & 
-- (\Arith_Logi_Unit|Add7~37_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~7_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~76_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add10~33_sumout\,
	combout => \Arith_Logi_Unit|prod~77_combout\);

\Arith_Logi_Unit|Add11~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add11~29_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~77_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~33_sumout\)) ) + ( (!\Register_File|Mux24~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add11~26\ ))
-- \Arith_Logi_Unit|Add11~30\ = CARRY(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~77_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~33_sumout\)) ) + ( (!\Register_File|Mux24~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~77_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add11~26\,
	sumout => \Arith_Logi_Unit|Add11~29_sumout\,
	cout => \Arith_Logi_Unit|Add11~30\);

\Arith_Logi_Unit|Add12~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add12~29_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~77_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~33_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add12~26\ ))
-- \Arith_Logi_Unit|Add12~30\ = CARRY(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~77_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~33_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~77_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add12~26\,
	sumout => \Arith_Logi_Unit|Add12~29_sumout\,
	cout => \Arith_Logi_Unit|Add12~30\);

\Arith_Logi_Unit|prod~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~78_combout\ = ( \Arith_Logi_Unit|Add12~29_sumout\ & ( ((!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~77_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~33_sumout\))) # 
-- (\Arith_Logi_Unit|mult~9_combout\) ) ) # ( !\Arith_Logi_Unit|Add12~29_sumout\ & ( (!\Arith_Logi_Unit|mult~9_combout\ & ((!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~77_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & 
-- (\Arith_Logi_Unit|Add9~33_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~9_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~77_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add12~29_sumout\,
	combout => \Arith_Logi_Unit|prod~78_combout\);

\Arith_Logi_Unit|Add13~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add13~25_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~78_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~29_sumout\)) ) + ( (!\Register_File|Mux25~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add13~22\ ))
-- \Arith_Logi_Unit|Add13~26\ = CARRY(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~78_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~29_sumout\)) ) + ( (!\Register_File|Mux25~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add13~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~78_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add13~22\,
	sumout => \Arith_Logi_Unit|Add13~25_sumout\,
	cout => \Arith_Logi_Unit|Add13~26\);

\Arith_Logi_Unit|Add14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add14~25_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~78_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~29_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add14~22\ ))
-- \Arith_Logi_Unit|Add14~26\ = CARRY(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~78_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~29_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~78_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add14~22\,
	sumout => \Arith_Logi_Unit|Add14~25_sumout\,
	cout => \Arith_Logi_Unit|Add14~26\);

\Arith_Logi_Unit|prod~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~79_combout\ = ( \Arith_Logi_Unit|Add14~25_sumout\ & ( ((!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~78_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~29_sumout\))) # 
-- (\Arith_Logi_Unit|mult~11_combout\) ) ) # ( !\Arith_Logi_Unit|Add14~25_sumout\ & ( (!\Arith_Logi_Unit|mult~11_combout\ & ((!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~78_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & 
-- (\Arith_Logi_Unit|Add11~29_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~11_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~78_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add14~25_sumout\,
	combout => \Arith_Logi_Unit|prod~79_combout\);

\Arith_Logi_Unit|Add15~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add15~21_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~79_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~25_sumout\)) ) + ( (!\Register_File|Mux26~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add15~18\ ))
-- \Arith_Logi_Unit|Add15~22\ = CARRY(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~79_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~25_sumout\)) ) + ( (!\Register_File|Mux26~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add15~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~79_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add15~18\,
	sumout => \Arith_Logi_Unit|Add15~21_sumout\,
	cout => \Arith_Logi_Unit|Add15~22\);

\Arith_Logi_Unit|Add16~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add16~21_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~79_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~25_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add16~18\ ))
-- \Arith_Logi_Unit|Add16~22\ = CARRY(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~79_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~25_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add16~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~79_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add16~18\,
	sumout => \Arith_Logi_Unit|Add16~21_sumout\,
	cout => \Arith_Logi_Unit|Add16~22\);

\Arith_Logi_Unit|prod~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~80_combout\ = ( \Arith_Logi_Unit|Add16~21_sumout\ & ( ((!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~79_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~25_sumout\))) # 
-- (\Arith_Logi_Unit|mult~13_combout\) ) ) # ( !\Arith_Logi_Unit|Add16~21_sumout\ & ( (!\Arith_Logi_Unit|mult~13_combout\ & ((!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~79_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & 
-- (\Arith_Logi_Unit|Add13~25_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~13_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~79_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add16~21_sumout\,
	combout => \Arith_Logi_Unit|prod~80_combout\);

\Arith_Logi_Unit|Add17~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add17~17_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~80_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~21_sumout\)) ) + ( (!\Register_File|Mux27~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add17~14\ ))
-- \Arith_Logi_Unit|Add17~18\ = CARRY(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~80_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~21_sumout\)) ) + ( (!\Register_File|Mux27~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add17~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~80_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add17~14\,
	sumout => \Arith_Logi_Unit|Add17~17_sumout\,
	cout => \Arith_Logi_Unit|Add17~18\);

\Arith_Logi_Unit|Add18~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add18~17_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~80_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~21_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add18~14\ ))
-- \Arith_Logi_Unit|Add18~18\ = CARRY(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~80_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~21_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add18~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~80_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add18~14\,
	sumout => \Arith_Logi_Unit|Add18~17_sumout\,
	cout => \Arith_Logi_Unit|Add18~18\);

\Arith_Logi_Unit|prod~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~150_combout\ = ( \Arith_Logi_Unit|Add18~17_sumout\ & ( ((!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~80_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~21_sumout\))) # 
-- (\Arith_Logi_Unit|mult~15_combout\) ) ) # ( !\Arith_Logi_Unit|Add18~17_sumout\ & ( (!\Arith_Logi_Unit|mult~15_combout\ & ((!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~80_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & 
-- (\Arith_Logi_Unit|Add15~21_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~15_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~80_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add18~17_sumout\,
	combout => \Arith_Logi_Unit|prod~150_combout\);

\Arith_Logi_Unit|Add19~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add19~13_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~150_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~17_sumout\)) ) + ( (!\Register_File|Mux28~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add19~10\ ))
-- \Arith_Logi_Unit|Add19~14\ = CARRY(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~150_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~17_sumout\)) ) + ( (!\Register_File|Mux28~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add19~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~150_combout\,
	dataf => \Register_File|ALT_INV_Mux28~0_combout\,
	cin => \Arith_Logi_Unit|Add19~10\,
	sumout => \Arith_Logi_Unit|Add19~13_sumout\,
	cout => \Arith_Logi_Unit|Add19~14\);

\Arith_Logi_Unit|mult~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|mult~17_combout\ = (\Register_File|Mux7~0_combout\ & !\Register_File|Mux6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux7~0_combout\,
	datab => \Register_File|ALT_INV_Mux6~0_combout\,
	combout => \Arith_Logi_Unit|mult~17_combout\);

\Arith_Logi_Unit|Add20~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add20~13_sumout\ = SUM(( (!\Register_File|Mux7~0_combout\ & (((\Arith_Logi_Unit|prod~150_combout\)))) # (\Register_File|Mux7~0_combout\ & ((!\Register_File|Mux8~0_combout\ & (\Arith_Logi_Unit|Add17~17_sumout\)) # 
-- (\Register_File|Mux8~0_combout\ & ((\Arith_Logi_Unit|prod~150_combout\))))) ) + ( \Mux_ULA_In|SAIDA[3]~5_combout\ ) + ( \Arith_Logi_Unit|Add20~10\ ))
-- \Arith_Logi_Unit|Add20~14\ = CARRY(( (!\Register_File|Mux7~0_combout\ & (((\Arith_Logi_Unit|prod~150_combout\)))) # (\Register_File|Mux7~0_combout\ & ((!\Register_File|Mux8~0_combout\ & (\Arith_Logi_Unit|Add17~17_sumout\)) # 
-- (\Register_File|Mux8~0_combout\ & ((\Arith_Logi_Unit|prod~150_combout\))))) ) + ( \Mux_ULA_In|SAIDA[3]~5_combout\ ) + ( \Arith_Logi_Unit|Add20~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux7~0_combout\,
	datab => \Register_File|ALT_INV_Mux8~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~150_combout\,
	dataf => \Mux_ULA_In|ALT_INV_SAIDA[3]~5_combout\,
	cin => \Arith_Logi_Unit|Add20~10\,
	sumout => \Arith_Logi_Unit|Add20~13_sumout\,
	cout => \Arith_Logi_Unit|Add20~14\);

\Arith_Logi_Unit|prod~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~73_combout\ = (\Arith_Logi_Unit|mult~12_combout\ & \Arith_Logi_Unit|Add17~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add17~17_sumout\,
	combout => \Arith_Logi_Unit|prod~73_combout\);

\Arith_Logi_Unit|prod~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~81_combout\ = ( \Arith_Logi_Unit|prod~80_combout\ & ( \Arith_Logi_Unit|Add18~17_sumout\ & ( (!\Register_File|Mux7~0_combout\) # ((\Register_File|Mux8~0_combout\ & ((\Arith_Logi_Unit|Add15~21_sumout\) # 
-- (\Register_File|Mux9~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~80_combout\ & ( \Arith_Logi_Unit|Add18~17_sumout\ & ( (\Register_File|Mux8~0_combout\ & ((!\Register_File|Mux7~0_combout\) # ((!\Register_File|Mux9~0_combout\ & 
-- \Arith_Logi_Unit|Add15~21_sumout\)))) ) ) ) # ( \Arith_Logi_Unit|prod~80_combout\ & ( !\Arith_Logi_Unit|Add18~17_sumout\ & ( (!\Register_File|Mux8~0_combout\ & (((!\Register_File|Mux7~0_combout\)))) # (\Register_File|Mux8~0_combout\ & 
-- (\Register_File|Mux7~0_combout\ & ((\Arith_Logi_Unit|Add15~21_sumout\) # (\Register_File|Mux9~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~80_combout\ & ( !\Arith_Logi_Unit|Add18~17_sumout\ & ( (!\Register_File|Mux9~0_combout\ & 
-- (\Register_File|Mux8~0_combout\ & (\Register_File|Mux7~0_combout\ & \Arith_Logi_Unit|Add15~21_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010110000011100001100110000001100101111000111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux9~0_combout\,
	datab => \Register_File|ALT_INV_Mux8~0_combout\,
	datac => \Register_File|ALT_INV_Mux7~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add15~21_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~80_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add18~17_sumout\,
	combout => \Arith_Logi_Unit|prod~81_combout\);

\Arith_Logi_Unit|prod~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~149_combout\ = (!\Arith_Logi_Unit|mult~17_combout\ & (((\Arith_Logi_Unit|prod~81_combout\) # (\Arith_Logi_Unit|prod~73_combout\)))) # (\Arith_Logi_Unit|mult~17_combout\ & (\Arith_Logi_Unit|Add20~13_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101110111011000110111011101100011011101110110001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~17_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add20~13_sumout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~73_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~81_combout\,
	combout => \Arith_Logi_Unit|prod~149_combout\);

\Arith_Logi_Unit|Add22~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add22~9_sumout\ = SUM(( (!\Register_File|Mux6~0_combout\ & (((\Arith_Logi_Unit|prod~149_combout\)))) # (\Register_File|Mux6~0_combout\ & ((!\Register_File|Mux7~0_combout\ & (\Arith_Logi_Unit|Add19~13_sumout\)) # 
-- (\Register_File|Mux7~0_combout\ & ((\Arith_Logi_Unit|prod~149_combout\))))) ) + ( \Mux_ULA_In|SAIDA[2]~4_combout\ ) + ( \Arith_Logi_Unit|Add22~6\ ))
-- \Arith_Logi_Unit|Add22~10\ = CARRY(( (!\Register_File|Mux6~0_combout\ & (((\Arith_Logi_Unit|prod~149_combout\)))) # (\Register_File|Mux6~0_combout\ & ((!\Register_File|Mux7~0_combout\ & (\Arith_Logi_Unit|Add19~13_sumout\)) # 
-- (\Register_File|Mux7~0_combout\ & ((\Arith_Logi_Unit|prod~149_combout\))))) ) + ( \Mux_ULA_In|SAIDA[2]~4_combout\ ) + ( \Arith_Logi_Unit|Add22~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux6~0_combout\,
	datab => \Register_File|ALT_INV_Mux7~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~13_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~149_combout\,
	dataf => \Mux_ULA_In|ALT_INV_SAIDA[2]~4_combout\,
	cin => \Arith_Logi_Unit|Add22~6\,
	sumout => \Arith_Logi_Unit|Add22~9_sumout\,
	cout => \Arith_Logi_Unit|Add22~10\);

\Arith_Logi_Unit|prod~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~82_combout\ = ( \Arith_Logi_Unit|prod~73_combout\ & ( \Arith_Logi_Unit|prod~81_combout\ & ( (!\Register_File|Mux7~0_combout\ & ((!\Register_File|Mux6~0_combout\) # ((\Arith_Logi_Unit|Add19~13_sumout\)))) # 
-- (\Register_File|Mux7~0_combout\ & (((\Arith_Logi_Unit|Add20~13_sumout\)) # (\Register_File|Mux6~0_combout\))) ) ) ) # ( !\Arith_Logi_Unit|prod~73_combout\ & ( \Arith_Logi_Unit|prod~81_combout\ & ( (!\Register_File|Mux7~0_combout\ & 
-- ((!\Register_File|Mux6~0_combout\) # ((\Arith_Logi_Unit|Add19~13_sumout\)))) # (\Register_File|Mux7~0_combout\ & (((\Arith_Logi_Unit|Add20~13_sumout\)) # (\Register_File|Mux6~0_combout\))) ) ) ) # ( \Arith_Logi_Unit|prod~73_combout\ & ( 
-- !\Arith_Logi_Unit|prod~81_combout\ & ( (!\Register_File|Mux7~0_combout\ & ((!\Register_File|Mux6~0_combout\) # ((\Arith_Logi_Unit|Add19~13_sumout\)))) # (\Register_File|Mux7~0_combout\ & (((\Arith_Logi_Unit|Add20~13_sumout\)) # 
-- (\Register_File|Mux6~0_combout\))) ) ) ) # ( !\Arith_Logi_Unit|prod~73_combout\ & ( !\Arith_Logi_Unit|prod~81_combout\ & ( (!\Register_File|Mux7~0_combout\ & (\Register_File|Mux6~0_combout\ & (\Arith_Logi_Unit|Add19~13_sumout\))) # 
-- (\Register_File|Mux7~0_combout\ & (!\Register_File|Mux6~0_combout\ & ((\Arith_Logi_Unit|Add20~13_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100110111101111110011011110111111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux7~0_combout\,
	datab => \Register_File|ALT_INV_Mux6~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~13_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add20~13_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~73_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_prod~81_combout\,
	combout => \Arith_Logi_Unit|prod~82_combout\);

\Arith_Logi_Unit|Add21~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add21~9_sumout\ = SUM(( \Arith_Logi_Unit|prod~82_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add21~6\ ))
-- \Arith_Logi_Unit|Add21~10\ = CARRY(( \Arith_Logi_Unit|prod~82_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add21~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux29~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~82_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~31_combout\,
	cin => \Arith_Logi_Unit|Add21~6\,
	sumout => \Arith_Logi_Unit|Add21~9_sumout\,
	cout => \Arith_Logi_Unit|Add21~10\);

\Arith_Logi_Unit|prod~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~83_combout\ = ( \Arith_Logi_Unit|Add21~9_sumout\ & ( (!\Register_File|Mux6~0_combout\ & (((\Arith_Logi_Unit|prod~82_combout\)) # (\Register_File|Mux5~0_combout\))) # (\Register_File|Mux6~0_combout\ & ((!\Register_File|Mux5~0_combout\ 
-- & (\Arith_Logi_Unit|Add22~9_sumout\)) # (\Register_File|Mux5~0_combout\ & ((\Arith_Logi_Unit|prod~82_combout\))))) ) ) # ( !\Arith_Logi_Unit|Add21~9_sumout\ & ( (!\Register_File|Mux6~0_combout\ & (!\Register_File|Mux5~0_combout\ & 
-- ((\Arith_Logi_Unit|prod~82_combout\)))) # (\Register_File|Mux6~0_combout\ & ((!\Register_File|Mux5~0_combout\ & (\Arith_Logi_Unit|Add22~9_sumout\)) # (\Register_File|Mux5~0_combout\ & ((\Arith_Logi_Unit|prod~82_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010011101001001101011111100000100100111010010011010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux6~0_combout\,
	datab => \Register_File|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add22~9_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~82_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add21~9_sumout\,
	combout => \Arith_Logi_Unit|prod~83_combout\);

\Arith_Logi_Unit|Add24~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add24~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~83_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~30_combout\)))) ) + ( \Arith_Logi_Unit|Add24~2\ ))
-- \Arith_Logi_Unit|Add24~6\ = CARRY(( \Arith_Logi_Unit|prod~83_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~30_combout\)))) ) 
-- + ( \Arith_Logi_Unit|Add24~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~83_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add24~2\,
	sumout => \Arith_Logi_Unit|Add24~5_sumout\,
	cout => \Arith_Logi_Unit|Add24~6\);

\Arith_Logi_Unit|Add23~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add23~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~83_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add23~2\ ))
-- \Arith_Logi_Unit|Add23~6\ = CARRY(( \Arith_Logi_Unit|prod~83_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add23~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~83_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add23~2\,
	sumout => \Arith_Logi_Unit|Add23~5_sumout\,
	cout => \Arith_Logi_Unit|Add23~6\);

\Arith_Logi_Unit|prod~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~84_combout\ = ( \Arith_Logi_Unit|Add23~5_sumout\ & ( (!\Register_File|Mux5~0_combout\ & (((\Arith_Logi_Unit|prod~83_combout\)) # (\Register_File|Mux4~0_combout\))) # (\Register_File|Mux5~0_combout\ & ((!\Register_File|Mux4~0_combout\ 
-- & ((\Arith_Logi_Unit|Add24~5_sumout\))) # (\Register_File|Mux4~0_combout\ & (\Arith_Logi_Unit|prod~83_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add23~5_sumout\ & ( (!\Register_File|Mux5~0_combout\ & (!\Register_File|Mux4~0_combout\ & 
-- (\Arith_Logi_Unit|prod~83_combout\))) # (\Register_File|Mux5~0_combout\ & ((!\Register_File|Mux4~0_combout\ & ((\Arith_Logi_Unit|Add24~5_sumout\))) # (\Register_File|Mux4~0_combout\ & (\Arith_Logi_Unit|prod~83_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100101001101001010110110111100001001010011010010101101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux4~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~83_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add24~5_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add23~5_sumout\,
	combout => \Arith_Logi_Unit|prod~84_combout\);

\Arith_Logi_Unit|Add25~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add25~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Arith_Logi_Unit|Add25~18_cout\);

\Arith_Logi_Unit|Add25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add25~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~84_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # 
-- (\Program_Counter|pout\(13))))) ) + ( \Arith_Logi_Unit|Add25~18_cout\ ))
-- \Arith_Logi_Unit|Add25~2\ = CARRY(( \Arith_Logi_Unit|prod~84_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # (\Program_Counter|pout\(13))))) ) 
-- + ( \Arith_Logi_Unit|Add25~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100111001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux31~0_combout\,
	datac => \Program_Counter|ALT_INV_pout\(13),
	datad => \Arith_Logi_Unit|ALT_INV_prod~84_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => \Arith_Logi_Unit|Add25~18_cout\,
	sumout => \Arith_Logi_Unit|Add25~1_sumout\,
	cout => \Arith_Logi_Unit|Add25~2\);

\Arith_Logi_Unit|Add26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add26~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~84_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~29_combout\)))) ) + ( !VCC ))
-- \Arith_Logi_Unit|Add26~2\ = CARRY(( \Arith_Logi_Unit|prod~84_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~29_combout\)))) ) 
-- + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux31~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~84_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => GND,
	sumout => \Arith_Logi_Unit|Add26~1_sumout\,
	cout => \Arith_Logi_Unit|Add26~2\);

\Arith_Logi_Unit|prod~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~85_combout\ = ( \Arith_Logi_Unit|Add26~1_sumout\ & ( (!\Register_File|Mux4~0_combout\ & ((!\Register_File|Mux3~0_combout\ & (\Arith_Logi_Unit|prod~84_combout\)) # (\Register_File|Mux3~0_combout\ & 
-- ((\Arith_Logi_Unit|Add25~1_sumout\))))) # (\Register_File|Mux4~0_combout\ & ((!\Register_File|Mux3~0_combout\) # ((\Arith_Logi_Unit|prod~84_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add26~1_sumout\ & ( (!\Register_File|Mux4~0_combout\ & 
-- ((!\Register_File|Mux3~0_combout\ & (\Arith_Logi_Unit|prod~84_combout\)) # (\Register_File|Mux3~0_combout\ & ((\Arith_Logi_Unit|Add25~1_sumout\))))) # (\Register_File|Mux4~0_combout\ & (\Register_File|Mux3~0_combout\ & 
-- (\Arith_Logi_Unit|prod~84_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100101011010011010110111100001001001010110100110101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux4~0_combout\,
	datab => \Register_File|ALT_INV_Mux3~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~84_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add25~1_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add26~1_sumout\,
	combout => \Arith_Logi_Unit|prod~85_combout\);

\Arith_Logi_Unit|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add1~49_sumout\ = SUM(( \Register_File|Mux3~0_combout\ ) + ( (!\Register_File|Mux19~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add1~46\ ))
-- \Arith_Logi_Unit|Add1~50\ = CARRY(( \Register_File|Mux3~0_combout\ ) + ( (!\Register_File|Mux19~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux3~0_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add1~46\,
	sumout => \Arith_Logi_Unit|Add1~49_sumout\,
	cout => \Arith_Logi_Unit|Add1~50\);

\Arith_Logi_Unit|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add0~49_sumout\ = SUM(( \Register_File|Mux3~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add0~46\ ))
-- \Arith_Logi_Unit|Add0~50\ = CARRY(( \Register_File|Mux3~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux3~0_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add0~46\,
	sumout => \Arith_Logi_Unit|Add0~49_sumout\,
	cout => \Arith_Logi_Unit|Add0~50\);

\Arith_Logi_Unit|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux4~1_combout\ = ( !\Control_Unit|Mux8~0_combout\ & ( ((!\Control_Unit|Mux9~0_combout\ & (\Arith_Logi_Unit|Add0~49_sumout\)) # (\Control_Unit|Mux9~0_combout\ & (((\Arith_Logi_Unit|Add1~49_sumout\))))) ) ) # ( 
-- \Control_Unit|Mux8~0_combout\ & ( (!\Control_Unit|Mux9~0_combout\ & ((((\Arith_Logi_Unit|prod~85_combout\))))) # (\Control_Unit|Mux9~0_combout\ & (\Mux_ULA_In|SAIDA[12]~0_combout\ & (\Register_File|Mux3~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000000011100110100111111001111110000000111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ULA_In|ALT_INV_SAIDA[12]~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux9~0_combout\,
	datac => \Register_File|ALT_INV_Mux3~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~85_combout\,
	datae => \Control_Unit|ALT_INV_Mux8~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add1~49_sumout\,
	datag => \Arith_Logi_Unit|ALT_INV_Add0~49_sumout\,
	combout => \Arith_Logi_Unit|Mux4~1_combout\);

\Arith_Logi_Unit|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux4~0_combout\ = ( \Control_Unit|Mux9~0_combout\ & ( \Arith_Logi_Unit|Mux4~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((\Control_Unit|Mux8~0_combout\ & \Register_File|Mux3~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & ( 
-- \Arith_Logi_Unit|Mux4~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((!\Control_Unit|Mux8~0_combout\ & ((\Register_File|Mux3~0_combout\) # (\Mux_ULA_In|SAIDA[12]~0_combout\)))) ) ) ) # ( \Control_Unit|Mux9~0_combout\ & ( 
-- !\Arith_Logi_Unit|Mux4~1_combout\ & ( (\Control_Unit|Mux8~0_combout\ & (\Register_File|Mux3~0_combout\ & \Control_Unit|Mux7~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & ( !\Arith_Logi_Unit|Mux4~1_combout\ & ( (!\Control_Unit|Mux8~0_combout\ & 
-- (\Control_Unit|Mux7~0_combout\ & ((\Register_File|Mux3~0_combout\) # (\Mux_ULA_In|SAIDA[12]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000000010111111111001010101111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux8~0_combout\,
	datab => \Mux_ULA_In|ALT_INV_SAIDA[12]~0_combout\,
	datac => \Register_File|ALT_INV_Mux3~0_combout\,
	datad => \Control_Unit|ALT_INV_Mux7~0_combout\,
	datae => \Control_Unit|ALT_INV_Mux9~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Mux4~1_combout\,
	combout => \Arith_Logi_Unit|Mux4~0_combout\);

\Arith_Logi_Unit|resultado[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|resultado\(12) = ( \Arith_Logi_Unit|resultado\(12) & ( \Arith_Logi_Unit|Mux51~0_combout\ ) ) # ( \Arith_Logi_Unit|resultado\(12) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux4~0_combout\ ) ) ) # ( 
-- !\Arith_Logi_Unit|resultado\(12) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux4~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux4~0_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_resultado\(12),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux51~0_combout\,
	combout => \Arith_Logi_Unit|resultado\(12));

\Write_Back_Mux|SAIDA[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Write_Back_Mux|SAIDA[12]~12_combout\ = ( \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout\ & ( \Arith_Logi_Unit|resultado\(12) ) ) # ( !\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout\ & ( 
-- \Arith_Logi_Unit|resultado\(12) & ( ((!\Instruction_Mem|ROM~7_combout\) # ((\Instruction_Mem|ROM~9_combout\) # (\Instruction_Mem|ROM~3_combout\))) # (\Instruction_Mem|ROM~5_combout\) ) ) ) # ( 
-- \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout\ & ( !\Arith_Logi_Unit|resultado\(12) & ( (!\Instruction_Mem|ROM~5_combout\ & (\Instruction_Mem|ROM~7_combout\ & (!\Instruction_Mem|ROM~3_combout\ & !\Instruction_Mem|ROM~9_combout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000011011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~5_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~7_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~3_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	datae => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a12~portbdataout\,
	dataf => \Arith_Logi_Unit|ALT_INV_resultado\(12),
	combout => \Write_Back_Mux|SAIDA[12]~12_combout\);

\Register_File|Reg[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[12]~12_combout\,
	ena => \Register_File|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[0][12]~q\);

\Register_File|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux19~0_combout\ = ( \Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[3][12]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[2][12]~q\ ) 
-- ) ) # ( \Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[1][12]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[0][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][12]~q\,
	datab => \Register_File|ALT_INV_Reg[1][12]~q\,
	datac => \Register_File|ALT_INV_Reg[2][12]~q\,
	datad => \Register_File|ALT_INV_Reg[3][12]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~11_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~13_combout\,
	combout => \Register_File|Mux19~0_combout\);

\Mux_ULA_In|SAIDA[12]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux_ULA_In|SAIDA[12]~0_combout\ = (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux19~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux19~0_combout\,
	combout => \Mux_ULA_In|SAIDA[12]~0_combout\);

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Chumusuke.ram0_MemoriaRAM_d424482c.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "MemoriaRAM:Rand_Acess_Mem|altsyncram:RAM_rtl_0|altsyncram_8cv1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 1000,
	port_a_logical_ram_depth => 1001,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 1000,
	port_b_logical_ram_depth => 1001,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Control_Unit|Mux3~0_combout\,
	portbre => \Control_Unit|ALT_INV_Mux3~0_combout\,
	clk0 => \Clock~input_o\,
	portadatain => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

\Register_File|Reg[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[13]~13_combout\,
	ena => \Register_File|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[1][13]~q\);

\Register_File|Reg[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[13]~13_combout\,
	ena => \Register_File|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[2][13]~q\);

\Register_File|Reg[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[13]~13_combout\,
	ena => \Register_File|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[3][13]~q\);

\Register_File|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux2~0_combout\ = ( \Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[3][13]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[2][13]~q\ ) ) 
-- ) # ( \Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[1][13]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[0][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][13]~q\,
	datab => \Register_File|ALT_INV_Reg[1][13]~q\,
	datac => \Register_File|ALT_INV_Reg[2][13]~q\,
	datad => \Register_File|ALT_INV_Reg[3][13]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~15_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~17_combout\,
	combout => \Register_File|Mux2~0_combout\);

\Arith_Logi_Unit|mult~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|mult~14_combout\ = (!\Register_File|Mux7~0_combout\ & \Register_File|Mux6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux7~0_combout\,
	datab => \Register_File|ALT_INV_Mux6~0_combout\,
	combout => \Arith_Logi_Unit|mult~14_combout\);

\Arith_Logi_Unit|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add2~53_sumout\ = SUM(( (!\Register_File|Mux18~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( GND ) + ( \Arith_Logi_Unit|Add2~50\ ))
-- \Arith_Logi_Unit|Add2~54\ = CARRY(( (!\Register_File|Mux18~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( GND ) + ( \Arith_Logi_Unit|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add2~50\,
	sumout => \Arith_Logi_Unit|Add2~53_sumout\,
	cout => \Arith_Logi_Unit|Add2~54\);

\Arith_Logi_Unit|Add3~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add3~49_sumout\ = SUM(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~53_sumout\) ) + ( (!\Register_File|Mux19~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add3~46\ ))
-- \Arith_Logi_Unit|Add3~50\ = CARRY(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~53_sumout\) ) + ( (!\Register_File|Mux19~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add3~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add2~53_sumout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add3~46\,
	sumout => \Arith_Logi_Unit|Add3~49_sumout\,
	cout => \Arith_Logi_Unit|Add3~50\);

\Arith_Logi_Unit|Add4~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add4~49_sumout\ = SUM(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~53_sumout\) ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add4~46\ ))
-- \Arith_Logi_Unit|Add4~50\ = CARRY(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~53_sumout\) ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add2~53_sumout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add4~46\,
	sumout => \Arith_Logi_Unit|Add4~49_sumout\,
	cout => \Arith_Logi_Unit|Add4~50\);

\Arith_Logi_Unit|prod~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~87_combout\ = (\Register_File|Mux15~0_combout\ & ((!\Register_File|Mux14~0_combout\ & ((\Arith_Logi_Unit|Add4~49_sumout\))) # (\Register_File|Mux14~0_combout\ & (\Arith_Logi_Unit|Add2~53_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100000001010001010000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Register_File|ALT_INV_Mux14~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add2~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add4~49_sumout\,
	combout => \Arith_Logi_Unit|prod~87_combout\);

\Arith_Logi_Unit|Add5~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add5~45_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~87_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~49_sumout\)) ) + ( (!\Register_File|Mux20~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add5~42\ ))
-- \Arith_Logi_Unit|Add5~46\ = CARRY(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~87_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~49_sumout\)) ) + ( (!\Register_File|Mux20~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add5~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~87_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add5~42\,
	sumout => \Arith_Logi_Unit|Add5~45_sumout\,
	cout => \Arith_Logi_Unit|Add5~46\);

\Arith_Logi_Unit|Add6~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add6~45_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~87_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~49_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add6~42\ ))
-- \Arith_Logi_Unit|Add6~46\ = CARRY(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~87_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~49_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add6~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~87_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add6~42\,
	sumout => \Arith_Logi_Unit|Add6~45_sumout\,
	cout => \Arith_Logi_Unit|Add6~46\);

\Arith_Logi_Unit|prod~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~88_combout\ = ( \Arith_Logi_Unit|Add6~45_sumout\ & ( ((!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~87_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~49_sumout\))) # 
-- (\Arith_Logi_Unit|mult~4_combout\) ) ) # ( !\Arith_Logi_Unit|Add6~45_sumout\ & ( (!\Arith_Logi_Unit|mult~4_combout\ & ((!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~87_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & 
-- (\Arith_Logi_Unit|Add3~49_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~4_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~87_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add6~45_sumout\,
	combout => \Arith_Logi_Unit|prod~88_combout\);

\Arith_Logi_Unit|Add7~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add7~41_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~88_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~45_sumout\)) ) + ( (!\Register_File|Mux21~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add7~38\ ))
-- \Arith_Logi_Unit|Add7~42\ = CARRY(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~88_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~45_sumout\)) ) + ( (!\Register_File|Mux21~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~88_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add7~38\,
	sumout => \Arith_Logi_Unit|Add7~41_sumout\,
	cout => \Arith_Logi_Unit|Add7~42\);

\Arith_Logi_Unit|Add8~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add8~41_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~88_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~45_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add8~38\ ))
-- \Arith_Logi_Unit|Add8~42\ = CARRY(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~88_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~45_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add8~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~88_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add8~38\,
	sumout => \Arith_Logi_Unit|Add8~41_sumout\,
	cout => \Arith_Logi_Unit|Add8~42\);

\Arith_Logi_Unit|prod~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~89_combout\ = ( \Arith_Logi_Unit|Add8~41_sumout\ & ( ((!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~88_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~45_sumout\))) # 
-- (\Arith_Logi_Unit|mult~2_combout\) ) ) # ( !\Arith_Logi_Unit|Add8~41_sumout\ & ( (!\Arith_Logi_Unit|mult~2_combout\ & ((!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~88_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & 
-- (\Arith_Logi_Unit|Add5~45_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~2_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~88_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add8~41_sumout\,
	combout => \Arith_Logi_Unit|prod~89_combout\);

\Arith_Logi_Unit|Add9~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add9~37_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~89_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~41_sumout\)) ) + ( (!\Register_File|Mux22~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add9~34\ ))
-- \Arith_Logi_Unit|Add9~38\ = CARRY(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~89_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~41_sumout\)) ) + ( (!\Register_File|Mux22~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add9~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~89_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add9~34\,
	sumout => \Arith_Logi_Unit|Add9~37_sumout\,
	cout => \Arith_Logi_Unit|Add9~38\);

\Arith_Logi_Unit|Add10~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add10~37_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~89_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~41_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add10~34\ ))
-- \Arith_Logi_Unit|Add10~38\ = CARRY(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~89_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~41_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add10~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~89_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add10~34\,
	sumout => \Arith_Logi_Unit|Add10~37_sumout\,
	cout => \Arith_Logi_Unit|Add10~38\);

\Arith_Logi_Unit|prod~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~90_combout\ = ( \Arith_Logi_Unit|Add10~37_sumout\ & ( ((!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~89_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~41_sumout\))) # 
-- (\Arith_Logi_Unit|mult~7_combout\) ) ) # ( !\Arith_Logi_Unit|Add10~37_sumout\ & ( (!\Arith_Logi_Unit|mult~7_combout\ & ((!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~89_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & 
-- (\Arith_Logi_Unit|Add7~41_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~7_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~89_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add10~37_sumout\,
	combout => \Arith_Logi_Unit|prod~90_combout\);

\Arith_Logi_Unit|Add11~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add11~33_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~90_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~37_sumout\)) ) + ( (!\Register_File|Mux23~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add11~30\ ))
-- \Arith_Logi_Unit|Add11~34\ = CARRY(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~90_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~37_sumout\)) ) + ( (!\Register_File|Mux23~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add11~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~90_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add11~30\,
	sumout => \Arith_Logi_Unit|Add11~33_sumout\,
	cout => \Arith_Logi_Unit|Add11~34\);

\Arith_Logi_Unit|Add12~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add12~33_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~90_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~37_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add12~30\ ))
-- \Arith_Logi_Unit|Add12~34\ = CARRY(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~90_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~37_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add12~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~90_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add12~30\,
	sumout => \Arith_Logi_Unit|Add12~33_sumout\,
	cout => \Arith_Logi_Unit|Add12~34\);

\Arith_Logi_Unit|prod~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~91_combout\ = ( \Arith_Logi_Unit|Add12~33_sumout\ & ( ((!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~90_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~37_sumout\))) # 
-- (\Arith_Logi_Unit|mult~9_combout\) ) ) # ( !\Arith_Logi_Unit|Add12~33_sumout\ & ( (!\Arith_Logi_Unit|mult~9_combout\ & ((!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~90_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & 
-- (\Arith_Logi_Unit|Add9~37_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~9_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~90_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add12~33_sumout\,
	combout => \Arith_Logi_Unit|prod~91_combout\);

\Arith_Logi_Unit|Add13~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add13~29_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~91_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~33_sumout\)) ) + ( (!\Register_File|Mux24~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add13~26\ ))
-- \Arith_Logi_Unit|Add13~30\ = CARRY(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~91_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~33_sumout\)) ) + ( (!\Register_File|Mux24~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add13~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~91_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add13~26\,
	sumout => \Arith_Logi_Unit|Add13~29_sumout\,
	cout => \Arith_Logi_Unit|Add13~30\);

\Arith_Logi_Unit|Add14~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add14~29_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~91_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~33_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add14~26\ ))
-- \Arith_Logi_Unit|Add14~30\ = CARRY(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~91_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~33_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add14~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~91_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add14~26\,
	sumout => \Arith_Logi_Unit|Add14~29_sumout\,
	cout => \Arith_Logi_Unit|Add14~30\);

\Arith_Logi_Unit|prod~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~92_combout\ = ( \Arith_Logi_Unit|Add14~29_sumout\ & ( ((!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~91_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~33_sumout\))) # 
-- (\Arith_Logi_Unit|mult~11_combout\) ) ) # ( !\Arith_Logi_Unit|Add14~29_sumout\ & ( (!\Arith_Logi_Unit|mult~11_combout\ & ((!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~91_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & 
-- (\Arith_Logi_Unit|Add11~33_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~11_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~91_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add14~29_sumout\,
	combout => \Arith_Logi_Unit|prod~92_combout\);

\Arith_Logi_Unit|Add15~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add15~25_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~92_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~29_sumout\)) ) + ( (!\Register_File|Mux25~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add15~22\ ))
-- \Arith_Logi_Unit|Add15~26\ = CARRY(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~92_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~29_sumout\)) ) + ( (!\Register_File|Mux25~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add15~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~92_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add15~22\,
	sumout => \Arith_Logi_Unit|Add15~25_sumout\,
	cout => \Arith_Logi_Unit|Add15~26\);

\Arith_Logi_Unit|Add16~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add16~25_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~92_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~29_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add16~22\ ))
-- \Arith_Logi_Unit|Add16~26\ = CARRY(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~92_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~29_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add16~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~92_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add16~22\,
	sumout => \Arith_Logi_Unit|Add16~25_sumout\,
	cout => \Arith_Logi_Unit|Add16~26\);

\Arith_Logi_Unit|prod~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~93_combout\ = ( \Arith_Logi_Unit|Add16~25_sumout\ & ( ((!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~92_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~29_sumout\))) # 
-- (\Arith_Logi_Unit|mult~13_combout\) ) ) # ( !\Arith_Logi_Unit|Add16~25_sumout\ & ( (!\Arith_Logi_Unit|mult~13_combout\ & ((!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~92_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & 
-- (\Arith_Logi_Unit|Add13~29_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~13_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~92_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add16~25_sumout\,
	combout => \Arith_Logi_Unit|prod~93_combout\);

\Arith_Logi_Unit|Add17~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add17~21_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~93_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~25_sumout\)) ) + ( (!\Register_File|Mux26~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add17~18\ ))
-- \Arith_Logi_Unit|Add17~22\ = CARRY(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~93_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~25_sumout\)) ) + ( (!\Register_File|Mux26~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add17~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~93_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add17~18\,
	sumout => \Arith_Logi_Unit|Add17~21_sumout\,
	cout => \Arith_Logi_Unit|Add17~22\);

\Arith_Logi_Unit|Add18~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add18~21_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~93_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~25_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add18~18\ ))
-- \Arith_Logi_Unit|Add18~22\ = CARRY(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~93_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~25_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add18~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~93_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add18~18\,
	sumout => \Arith_Logi_Unit|Add18~21_sumout\,
	cout => \Arith_Logi_Unit|Add18~22\);

\Arith_Logi_Unit|prod~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~94_combout\ = ( \Arith_Logi_Unit|Add18~21_sumout\ & ( ((!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~93_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~25_sumout\))) # 
-- (\Arith_Logi_Unit|mult~15_combout\) ) ) # ( !\Arith_Logi_Unit|Add18~21_sumout\ & ( (!\Arith_Logi_Unit|mult~15_combout\ & ((!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~93_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & 
-- (\Arith_Logi_Unit|Add15~25_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~15_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~93_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add18~21_sumout\,
	combout => \Arith_Logi_Unit|prod~94_combout\);

\Arith_Logi_Unit|Add19~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add19~17_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~94_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~21_sumout\)) ) + ( (!\Register_File|Mux27~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add19~14\ ))
-- \Arith_Logi_Unit|Add19~18\ = CARRY(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~94_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~21_sumout\)) ) + ( (!\Register_File|Mux27~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add19~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~94_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add19~14\,
	sumout => \Arith_Logi_Unit|Add19~17_sumout\,
	cout => \Arith_Logi_Unit|Add19~18\);

\Arith_Logi_Unit|Add20~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add20~17_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~94_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~21_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add20~14\ ))
-- \Arith_Logi_Unit|Add20~18\ = CARRY(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~94_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~21_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add20~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~94_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add20~14\,
	sumout => \Arith_Logi_Unit|Add20~17_sumout\,
	cout => \Arith_Logi_Unit|Add20~18\);

\Arith_Logi_Unit|prod~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~152_combout\ = ( \Arith_Logi_Unit|Add20~17_sumout\ & ( ((!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~94_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~21_sumout\))) # 
-- (\Arith_Logi_Unit|mult~17_combout\) ) ) # ( !\Arith_Logi_Unit|Add20~17_sumout\ & ( (!\Arith_Logi_Unit|mult~17_combout\ & ((!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~94_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & 
-- (\Arith_Logi_Unit|Add17~21_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~17_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~94_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add20~17_sumout\,
	combout => \Arith_Logi_Unit|prod~152_combout\);

\Arith_Logi_Unit|Add21~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add21~13_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~152_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~17_sumout\)) ) + ( (!\Register_File|Mux28~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add21~10\ ))
-- \Arith_Logi_Unit|Add21~14\ = CARRY(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~152_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~17_sumout\)) ) + ( (!\Register_File|Mux28~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add21~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~152_combout\,
	dataf => \Register_File|ALT_INV_Mux28~0_combout\,
	cin => \Arith_Logi_Unit|Add21~10\,
	sumout => \Arith_Logi_Unit|Add21~13_sumout\,
	cout => \Arith_Logi_Unit|Add21~14\);

\Arith_Logi_Unit|mult~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|mult~19_combout\ = (\Register_File|Mux6~0_combout\ & !\Register_File|Mux5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux6~0_combout\,
	datab => \Register_File|ALT_INV_Mux5~0_combout\,
	combout => \Arith_Logi_Unit|mult~19_combout\);

\Arith_Logi_Unit|Add22~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add22~13_sumout\ = SUM(( (!\Register_File|Mux6~0_combout\ & (((\Arith_Logi_Unit|prod~152_combout\)))) # (\Register_File|Mux6~0_combout\ & ((!\Register_File|Mux7~0_combout\ & (\Arith_Logi_Unit|Add19~17_sumout\)) # 
-- (\Register_File|Mux7~0_combout\ & ((\Arith_Logi_Unit|prod~152_combout\))))) ) + ( \Mux_ULA_In|SAIDA[3]~5_combout\ ) + ( \Arith_Logi_Unit|Add22~10\ ))
-- \Arith_Logi_Unit|Add22~14\ = CARRY(( (!\Register_File|Mux6~0_combout\ & (((\Arith_Logi_Unit|prod~152_combout\)))) # (\Register_File|Mux6~0_combout\ & ((!\Register_File|Mux7~0_combout\ & (\Arith_Logi_Unit|Add19~17_sumout\)) # 
-- (\Register_File|Mux7~0_combout\ & ((\Arith_Logi_Unit|prod~152_combout\))))) ) + ( \Mux_ULA_In|SAIDA[3]~5_combout\ ) + ( \Arith_Logi_Unit|Add22~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux6~0_combout\,
	datab => \Register_File|ALT_INV_Mux7~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~152_combout\,
	dataf => \Mux_ULA_In|ALT_INV_SAIDA[3]~5_combout\,
	cin => \Arith_Logi_Unit|Add22~10\,
	sumout => \Arith_Logi_Unit|Add22~13_sumout\,
	cout => \Arith_Logi_Unit|Add22~14\);

\Arith_Logi_Unit|prod~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~86_combout\ = (\Arith_Logi_Unit|mult~14_combout\ & \Arith_Logi_Unit|Add19~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add19~17_sumout\,
	combout => \Arith_Logi_Unit|prod~86_combout\);

\Arith_Logi_Unit|prod~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~95_combout\ = ( \Arith_Logi_Unit|prod~94_combout\ & ( \Arith_Logi_Unit|Add20~17_sumout\ & ( (!\Register_File|Mux6~0_combout\) # ((\Register_File|Mux7~0_combout\ & ((\Arith_Logi_Unit|Add17~21_sumout\) # 
-- (\Register_File|Mux8~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~94_combout\ & ( \Arith_Logi_Unit|Add20~17_sumout\ & ( (\Register_File|Mux7~0_combout\ & ((!\Register_File|Mux6~0_combout\) # ((!\Register_File|Mux8~0_combout\ & 
-- \Arith_Logi_Unit|Add17~21_sumout\)))) ) ) ) # ( \Arith_Logi_Unit|prod~94_combout\ & ( !\Arith_Logi_Unit|Add20~17_sumout\ & ( (!\Register_File|Mux7~0_combout\ & (((!\Register_File|Mux6~0_combout\)))) # (\Register_File|Mux7~0_combout\ & 
-- (\Register_File|Mux6~0_combout\ & ((\Arith_Logi_Unit|Add17~21_sumout\) # (\Register_File|Mux8~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~94_combout\ & ( !\Arith_Logi_Unit|Add20~17_sumout\ & ( (!\Register_File|Mux8~0_combout\ & 
-- (\Register_File|Mux7~0_combout\ & (\Register_File|Mux6~0_combout\ & \Arith_Logi_Unit|Add17~21_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010110000011100001100110000001100101111000111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux8~0_combout\,
	datab => \Register_File|ALT_INV_Mux7~0_combout\,
	datac => \Register_File|ALT_INV_Mux6~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add17~21_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~94_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add20~17_sumout\,
	combout => \Arith_Logi_Unit|prod~95_combout\);

\Arith_Logi_Unit|prod~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~151_combout\ = (!\Arith_Logi_Unit|mult~19_combout\ & (((\Arith_Logi_Unit|prod~95_combout\) # (\Arith_Logi_Unit|prod~86_combout\)))) # (\Arith_Logi_Unit|mult~19_combout\ & (\Arith_Logi_Unit|Add22~13_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101110111011000110111011101100011011101110110001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~19_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add22~13_sumout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~86_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~95_combout\,
	combout => \Arith_Logi_Unit|prod~151_combout\);

\Arith_Logi_Unit|Add24~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add24~9_sumout\ = SUM(( (!\Register_File|Mux5~0_combout\ & (((\Arith_Logi_Unit|prod~151_combout\)))) # (\Register_File|Mux5~0_combout\ & ((!\Register_File|Mux6~0_combout\ & (\Arith_Logi_Unit|Add21~13_sumout\)) # 
-- (\Register_File|Mux6~0_combout\ & ((\Arith_Logi_Unit|prod~151_combout\))))) ) + ( \Mux_ULA_In|SAIDA[2]~4_combout\ ) + ( \Arith_Logi_Unit|Add24~6\ ))
-- \Arith_Logi_Unit|Add24~10\ = CARRY(( (!\Register_File|Mux5~0_combout\ & (((\Arith_Logi_Unit|prod~151_combout\)))) # (\Register_File|Mux5~0_combout\ & ((!\Register_File|Mux6~0_combout\ & (\Arith_Logi_Unit|Add21~13_sumout\)) # 
-- (\Register_File|Mux6~0_combout\ & ((\Arith_Logi_Unit|prod~151_combout\))))) ) + ( \Mux_ULA_In|SAIDA[2]~4_combout\ ) + ( \Arith_Logi_Unit|Add24~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux6~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~13_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~151_combout\,
	dataf => \Mux_ULA_In|ALT_INV_SAIDA[2]~4_combout\,
	cin => \Arith_Logi_Unit|Add24~6\,
	sumout => \Arith_Logi_Unit|Add24~9_sumout\,
	cout => \Arith_Logi_Unit|Add24~10\);

\Arith_Logi_Unit|prod~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~96_combout\ = ( \Arith_Logi_Unit|prod~86_combout\ & ( \Arith_Logi_Unit|prod~95_combout\ & ( (!\Register_File|Mux6~0_combout\ & ((!\Register_File|Mux5~0_combout\) # ((\Arith_Logi_Unit|Add21~13_sumout\)))) # 
-- (\Register_File|Mux6~0_combout\ & (((\Arith_Logi_Unit|Add22~13_sumout\)) # (\Register_File|Mux5~0_combout\))) ) ) ) # ( !\Arith_Logi_Unit|prod~86_combout\ & ( \Arith_Logi_Unit|prod~95_combout\ & ( (!\Register_File|Mux6~0_combout\ & 
-- ((!\Register_File|Mux5~0_combout\) # ((\Arith_Logi_Unit|Add21~13_sumout\)))) # (\Register_File|Mux6~0_combout\ & (((\Arith_Logi_Unit|Add22~13_sumout\)) # (\Register_File|Mux5~0_combout\))) ) ) ) # ( \Arith_Logi_Unit|prod~86_combout\ & ( 
-- !\Arith_Logi_Unit|prod~95_combout\ & ( (!\Register_File|Mux6~0_combout\ & ((!\Register_File|Mux5~0_combout\) # ((\Arith_Logi_Unit|Add21~13_sumout\)))) # (\Register_File|Mux6~0_combout\ & (((\Arith_Logi_Unit|Add22~13_sumout\)) # 
-- (\Register_File|Mux5~0_combout\))) ) ) ) # ( !\Arith_Logi_Unit|prod~86_combout\ & ( !\Arith_Logi_Unit|prod~95_combout\ & ( (!\Register_File|Mux6~0_combout\ & (\Register_File|Mux5~0_combout\ & (\Arith_Logi_Unit|Add21~13_sumout\))) # 
-- (\Register_File|Mux6~0_combout\ & (!\Register_File|Mux5~0_combout\ & ((\Arith_Logi_Unit|Add22~13_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100110111101111110011011110111111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux6~0_combout\,
	datab => \Register_File|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~13_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add22~13_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~86_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_prod~95_combout\,
	combout => \Arith_Logi_Unit|prod~96_combout\);

\Arith_Logi_Unit|Add23~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add23~9_sumout\ = SUM(( \Arith_Logi_Unit|prod~96_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add23~6\ ))
-- \Arith_Logi_Unit|Add23~10\ = CARRY(( \Arith_Logi_Unit|prod~96_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add23~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux29~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~96_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~31_combout\,
	cin => \Arith_Logi_Unit|Add23~6\,
	sumout => \Arith_Logi_Unit|Add23~9_sumout\,
	cout => \Arith_Logi_Unit|Add23~10\);

\Arith_Logi_Unit|prod~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~97_combout\ = ( \Arith_Logi_Unit|Add23~9_sumout\ & ( (!\Register_File|Mux5~0_combout\ & (((\Arith_Logi_Unit|prod~96_combout\)) # (\Register_File|Mux4~0_combout\))) # (\Register_File|Mux5~0_combout\ & ((!\Register_File|Mux4~0_combout\ 
-- & (\Arith_Logi_Unit|Add24~9_sumout\)) # (\Register_File|Mux4~0_combout\ & ((\Arith_Logi_Unit|prod~96_combout\))))) ) ) # ( !\Arith_Logi_Unit|Add23~9_sumout\ & ( (!\Register_File|Mux5~0_combout\ & (!\Register_File|Mux4~0_combout\ & 
-- ((\Arith_Logi_Unit|prod~96_combout\)))) # (\Register_File|Mux5~0_combout\ & ((!\Register_File|Mux4~0_combout\ & (\Arith_Logi_Unit|Add24~9_sumout\)) # (\Register_File|Mux4~0_combout\ & ((\Arith_Logi_Unit|prod~96_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010011101001001101011111100000100100111010010011010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux4~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add24~9_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~96_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add23~9_sumout\,
	combout => \Arith_Logi_Unit|prod~97_combout\);

\Arith_Logi_Unit|Add26~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add26~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~97_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~30_combout\)))) ) + ( \Arith_Logi_Unit|Add26~2\ ))
-- \Arith_Logi_Unit|Add26~6\ = CARRY(( \Arith_Logi_Unit|prod~97_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~30_combout\)))) ) 
-- + ( \Arith_Logi_Unit|Add26~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~97_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add26~2\,
	sumout => \Arith_Logi_Unit|Add26~5_sumout\,
	cout => \Arith_Logi_Unit|Add26~6\);

\Arith_Logi_Unit|Add25~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add25~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~97_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add25~2\ ))
-- \Arith_Logi_Unit|Add25~6\ = CARRY(( \Arith_Logi_Unit|prod~97_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add25~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~97_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add25~2\,
	sumout => \Arith_Logi_Unit|Add25~5_sumout\,
	cout => \Arith_Logi_Unit|Add25~6\);

\Arith_Logi_Unit|prod~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~98_combout\ = ( \Arith_Logi_Unit|Add25~5_sumout\ & ( (!\Register_File|Mux4~0_combout\ & (((\Arith_Logi_Unit|prod~97_combout\)) # (\Register_File|Mux3~0_combout\))) # (\Register_File|Mux4~0_combout\ & ((!\Register_File|Mux3~0_combout\ 
-- & ((\Arith_Logi_Unit|Add26~5_sumout\))) # (\Register_File|Mux3~0_combout\ & (\Arith_Logi_Unit|prod~97_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add25~5_sumout\ & ( (!\Register_File|Mux4~0_combout\ & (!\Register_File|Mux3~0_combout\ & 
-- (\Arith_Logi_Unit|prod~97_combout\))) # (\Register_File|Mux4~0_combout\ & ((!\Register_File|Mux3~0_combout\ & ((\Arith_Logi_Unit|Add26~5_sumout\))) # (\Register_File|Mux3~0_combout\ & (\Arith_Logi_Unit|prod~97_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100101001101001010110110111100001001010011010010101101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux4~0_combout\,
	datab => \Register_File|ALT_INV_Mux3~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~97_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add26~5_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add25~5_sumout\,
	combout => \Arith_Logi_Unit|prod~98_combout\);

\Arith_Logi_Unit|Add27~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add27~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Arith_Logi_Unit|Add27~14_cout\);

\Arith_Logi_Unit|Add27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add27~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~98_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # 
-- (\Program_Counter|pout\(13))))) ) + ( \Arith_Logi_Unit|Add27~14_cout\ ))
-- \Arith_Logi_Unit|Add27~2\ = CARRY(( \Arith_Logi_Unit|prod~98_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # (\Program_Counter|pout\(13))))) ) 
-- + ( \Arith_Logi_Unit|Add27~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100111001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux31~0_combout\,
	datac => \Program_Counter|ALT_INV_pout\(13),
	datad => \Arith_Logi_Unit|ALT_INV_prod~98_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => \Arith_Logi_Unit|Add27~14_cout\,
	sumout => \Arith_Logi_Unit|Add27~1_sumout\,
	cout => \Arith_Logi_Unit|Add27~2\);

\Arith_Logi_Unit|Add28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add28~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~98_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~29_combout\)))) ) + ( !VCC ))
-- \Arith_Logi_Unit|Add28~2\ = CARRY(( \Arith_Logi_Unit|prod~98_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~29_combout\)))) ) 
-- + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux31~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~98_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => GND,
	sumout => \Arith_Logi_Unit|Add28~1_sumout\,
	cout => \Arith_Logi_Unit|Add28~2\);

\Arith_Logi_Unit|prod~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~99_combout\ = ( \Arith_Logi_Unit|Add28~1_sumout\ & ( (!\Register_File|Mux3~0_combout\ & ((!\Register_File|Mux2~0_combout\ & (\Arith_Logi_Unit|prod~98_combout\)) # (\Register_File|Mux2~0_combout\ & 
-- ((\Arith_Logi_Unit|Add27~1_sumout\))))) # (\Register_File|Mux3~0_combout\ & ((!\Register_File|Mux2~0_combout\) # ((\Arith_Logi_Unit|prod~98_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add28~1_sumout\ & ( (!\Register_File|Mux3~0_combout\ & 
-- ((!\Register_File|Mux2~0_combout\ & (\Arith_Logi_Unit|prod~98_combout\)) # (\Register_File|Mux2~0_combout\ & ((\Arith_Logi_Unit|Add27~1_sumout\))))) # (\Register_File|Mux3~0_combout\ & (\Register_File|Mux2~0_combout\ & 
-- (\Arith_Logi_Unit|prod~98_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100101011010011010110111100001001001010110100110101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux3~0_combout\,
	datab => \Register_File|ALT_INV_Mux2~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~98_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add27~1_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add28~1_sumout\,
	combout => \Arith_Logi_Unit|prod~99_combout\);

\Arith_Logi_Unit|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add1~53_sumout\ = SUM(( \Register_File|Mux2~0_combout\ ) + ( (!\Register_File|Mux18~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add1~50\ ))
-- \Arith_Logi_Unit|Add1~54\ = CARRY(( \Register_File|Mux2~0_combout\ ) + ( (!\Register_File|Mux18~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux2~0_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add1~50\,
	sumout => \Arith_Logi_Unit|Add1~53_sumout\,
	cout => \Arith_Logi_Unit|Add1~54\);

\Arith_Logi_Unit|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add0~53_sumout\ = SUM(( \Register_File|Mux2~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add0~50\ ))
-- \Arith_Logi_Unit|Add0~54\ = CARRY(( \Register_File|Mux2~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux2~0_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add0~50\,
	sumout => \Arith_Logi_Unit|Add0~53_sumout\,
	cout => \Arith_Logi_Unit|Add0~54\);

\Arith_Logi_Unit|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux3~1_combout\ = ( !\Control_Unit|Mux8~0_combout\ & ( ((!\Control_Unit|Mux9~0_combout\ & (\Arith_Logi_Unit|Add0~53_sumout\)) # (\Control_Unit|Mux9~0_combout\ & (((\Arith_Logi_Unit|Add1~53_sumout\))))) ) ) # ( 
-- \Control_Unit|Mux8~0_combout\ & ( (!\Control_Unit|Mux9~0_combout\ & ((((\Arith_Logi_Unit|prod~99_combout\))))) # (\Control_Unit|Mux9~0_combout\ & (\Mux_ULA_In|SAIDA[13]~1_combout\ & (\Register_File|Mux2~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000000011100110100111111001111110000000111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ULA_In|ALT_INV_SAIDA[13]~1_combout\,
	datab => \Control_Unit|ALT_INV_Mux9~0_combout\,
	datac => \Register_File|ALT_INV_Mux2~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~99_combout\,
	datae => \Control_Unit|ALT_INV_Mux8~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add1~53_sumout\,
	datag => \Arith_Logi_Unit|ALT_INV_Add0~53_sumout\,
	combout => \Arith_Logi_Unit|Mux3~1_combout\);

\Arith_Logi_Unit|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux3~0_combout\ = ( \Control_Unit|Mux9~0_combout\ & ( \Arith_Logi_Unit|Mux3~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((\Control_Unit|Mux8~0_combout\ & \Register_File|Mux2~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & ( 
-- \Arith_Logi_Unit|Mux3~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((!\Control_Unit|Mux8~0_combout\ & ((\Register_File|Mux2~0_combout\) # (\Mux_ULA_In|SAIDA[13]~1_combout\)))) ) ) ) # ( \Control_Unit|Mux9~0_combout\ & ( 
-- !\Arith_Logi_Unit|Mux3~1_combout\ & ( (\Control_Unit|Mux8~0_combout\ & (\Register_File|Mux2~0_combout\ & \Control_Unit|Mux7~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & ( !\Arith_Logi_Unit|Mux3~1_combout\ & ( (!\Control_Unit|Mux8~0_combout\ & 
-- (\Control_Unit|Mux7~0_combout\ & ((\Register_File|Mux2~0_combout\) # (\Mux_ULA_In|SAIDA[13]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000000010111111111001010101111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux8~0_combout\,
	datab => \Mux_ULA_In|ALT_INV_SAIDA[13]~1_combout\,
	datac => \Register_File|ALT_INV_Mux2~0_combout\,
	datad => \Control_Unit|ALT_INV_Mux7~0_combout\,
	datae => \Control_Unit|ALT_INV_Mux9~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Mux3~1_combout\,
	combout => \Arith_Logi_Unit|Mux3~0_combout\);

\Arith_Logi_Unit|resultado[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|resultado\(13) = ( \Arith_Logi_Unit|resultado\(13) & ( \Arith_Logi_Unit|Mux51~0_combout\ ) ) # ( \Arith_Logi_Unit|resultado\(13) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux3~0_combout\ ) ) ) # ( 
-- !\Arith_Logi_Unit|resultado\(13) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux3~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux3~0_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_resultado\(13),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux51~0_combout\,
	combout => \Arith_Logi_Unit|resultado\(13));

\Write_Back_Mux|SAIDA[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Write_Back_Mux|SAIDA[13]~13_combout\ = ( \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout\ & ( \Arith_Logi_Unit|resultado\(13) ) ) # ( !\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout\ & ( 
-- \Arith_Logi_Unit|resultado\(13) & ( ((!\Instruction_Mem|ROM~7_combout\) # ((\Instruction_Mem|ROM~9_combout\) # (\Instruction_Mem|ROM~3_combout\))) # (\Instruction_Mem|ROM~5_combout\) ) ) ) # ( 
-- \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout\ & ( !\Arith_Logi_Unit|resultado\(13) & ( (!\Instruction_Mem|ROM~5_combout\ & (\Instruction_Mem|ROM~7_combout\ & (!\Instruction_Mem|ROM~3_combout\ & !\Instruction_Mem|ROM~9_combout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000011011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~5_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~7_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~3_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	datae => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a13~portbdataout\,
	dataf => \Arith_Logi_Unit|ALT_INV_resultado\(13),
	combout => \Write_Back_Mux|SAIDA[13]~13_combout\);

\Register_File|Reg[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[13]~13_combout\,
	ena => \Register_File|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[0][13]~q\);

\Register_File|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux18~0_combout\ = ( \Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[3][13]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[2][13]~q\ ) 
-- ) ) # ( \Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[1][13]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[0][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][13]~q\,
	datab => \Register_File|ALT_INV_Reg[1][13]~q\,
	datac => \Register_File|ALT_INV_Reg[2][13]~q\,
	datad => \Register_File|ALT_INV_Reg[3][13]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~11_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~13_combout\,
	combout => \Register_File|Mux18~0_combout\);

\Mux_ULA_In|SAIDA[13]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux_ULA_In|SAIDA[13]~1_combout\ = (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux18~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux18~0_combout\,
	combout => \Mux_ULA_In|SAIDA[13]~1_combout\);

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Chumusuke.ram0_MemoriaRAM_d424482c.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "MemoriaRAM:Rand_Acess_Mem|altsyncram:RAM_rtl_0|altsyncram_8cv1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 1000,
	port_a_logical_ram_depth => 1001,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 1000,
	port_b_logical_ram_depth => 1001,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Control_Unit|Mux3~0_combout\,
	portbre => \Control_Unit|ALT_INV_Mux3~0_combout\,
	clk0 => \Clock~input_o\,
	portadatain => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

\Mux_ULA_In|SAIDA[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux_ULA_In|SAIDA[14]~14_combout\ = (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux17~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux17~0_combout\,
	combout => \Mux_ULA_In|SAIDA[14]~14_combout\);

\Register_File|Reg[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[14]~14_combout\,
	ena => \Register_File|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[1][14]~q\);

\Register_File|Reg[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[14]~14_combout\,
	ena => \Register_File|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[2][14]~q\);

\Register_File|Reg[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[14]~14_combout\,
	ena => \Register_File|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[3][14]~q\);

\Register_File|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux1~0_combout\ = ( \Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[3][14]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[2][14]~q\ ) ) 
-- ) # ( \Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[1][14]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[0][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][14]~q\,
	datab => \Register_File|ALT_INV_Reg[1][14]~q\,
	datac => \Register_File|ALT_INV_Reg[2][14]~q\,
	datad => \Register_File|ALT_INV_Reg[3][14]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~15_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~17_combout\,
	combout => \Register_File|Mux1~0_combout\);

\Arith_Logi_Unit|mult~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|mult~16_combout\ = (!\Register_File|Mux6~0_combout\ & \Register_File|Mux5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux6~0_combout\,
	datab => \Register_File|ALT_INV_Mux5~0_combout\,
	combout => \Arith_Logi_Unit|mult~16_combout\);

\Arith_Logi_Unit|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add2~57_sumout\ = SUM(( (!\Register_File|Mux17~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( GND ) + ( \Arith_Logi_Unit|Add2~54\ ))
-- \Arith_Logi_Unit|Add2~58\ = CARRY(( (!\Register_File|Mux17~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( GND ) + ( \Arith_Logi_Unit|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add2~54\,
	sumout => \Arith_Logi_Unit|Add2~57_sumout\,
	cout => \Arith_Logi_Unit|Add2~58\);

\Arith_Logi_Unit|Add3~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add3~53_sumout\ = SUM(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~57_sumout\) ) + ( (!\Register_File|Mux18~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add3~50\ ))
-- \Arith_Logi_Unit|Add3~54\ = CARRY(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~57_sumout\) ) + ( (!\Register_File|Mux18~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add3~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add2~57_sumout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add3~50\,
	sumout => \Arith_Logi_Unit|Add3~53_sumout\,
	cout => \Arith_Logi_Unit|Add3~54\);

\Arith_Logi_Unit|Add4~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add4~53_sumout\ = SUM(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~57_sumout\) ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add4~50\ ))
-- \Arith_Logi_Unit|Add4~54\ = CARRY(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~57_sumout\) ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add4~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add2~57_sumout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add4~50\,
	sumout => \Arith_Logi_Unit|Add4~53_sumout\,
	cout => \Arith_Logi_Unit|Add4~54\);

\Arith_Logi_Unit|prod~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~101_combout\ = (\Register_File|Mux15~0_combout\ & ((!\Register_File|Mux14~0_combout\ & ((\Arith_Logi_Unit|Add4~53_sumout\))) # (\Register_File|Mux14~0_combout\ & (\Arith_Logi_Unit|Add2~57_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100000001010001010000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Register_File|ALT_INV_Mux14~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add2~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add4~53_sumout\,
	combout => \Arith_Logi_Unit|prod~101_combout\);

\Arith_Logi_Unit|Add5~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add5~49_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~101_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~53_sumout\)) ) + ( (!\Register_File|Mux19~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add5~46\ ))
-- \Arith_Logi_Unit|Add5~50\ = CARRY(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~101_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~53_sumout\)) ) + ( (!\Register_File|Mux19~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add5~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~101_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add5~46\,
	sumout => \Arith_Logi_Unit|Add5~49_sumout\,
	cout => \Arith_Logi_Unit|Add5~50\);

\Arith_Logi_Unit|Add6~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add6~49_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~101_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~53_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add6~46\ ))
-- \Arith_Logi_Unit|Add6~50\ = CARRY(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~101_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~53_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add6~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~101_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add6~46\,
	sumout => \Arith_Logi_Unit|Add6~49_sumout\,
	cout => \Arith_Logi_Unit|Add6~50\);

\Arith_Logi_Unit|prod~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~102_combout\ = ( \Arith_Logi_Unit|Add6~49_sumout\ & ( ((!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~101_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~53_sumout\))) # 
-- (\Arith_Logi_Unit|mult~4_combout\) ) ) # ( !\Arith_Logi_Unit|Add6~49_sumout\ & ( (!\Arith_Logi_Unit|mult~4_combout\ & ((!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~101_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & 
-- (\Arith_Logi_Unit|Add3~53_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~4_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~101_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add6~49_sumout\,
	combout => \Arith_Logi_Unit|prod~102_combout\);

\Arith_Logi_Unit|Add7~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add7~45_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~102_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~49_sumout\)) ) + ( (!\Register_File|Mux20~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add7~42\ ))
-- \Arith_Logi_Unit|Add7~46\ = CARRY(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~102_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~49_sumout\)) ) + ( (!\Register_File|Mux20~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add7~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~102_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add7~42\,
	sumout => \Arith_Logi_Unit|Add7~45_sumout\,
	cout => \Arith_Logi_Unit|Add7~46\);

\Arith_Logi_Unit|Add8~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add8~45_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~102_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~49_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add8~42\ ))
-- \Arith_Logi_Unit|Add8~46\ = CARRY(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~102_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~49_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add8~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~102_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add8~42\,
	sumout => \Arith_Logi_Unit|Add8~45_sumout\,
	cout => \Arith_Logi_Unit|Add8~46\);

\Arith_Logi_Unit|prod~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~103_combout\ = ( \Arith_Logi_Unit|Add8~45_sumout\ & ( ((!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~102_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~49_sumout\))) # 
-- (\Arith_Logi_Unit|mult~2_combout\) ) ) # ( !\Arith_Logi_Unit|Add8~45_sumout\ & ( (!\Arith_Logi_Unit|mult~2_combout\ & ((!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~102_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & 
-- (\Arith_Logi_Unit|Add5~49_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~2_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~102_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add8~45_sumout\,
	combout => \Arith_Logi_Unit|prod~103_combout\);

\Arith_Logi_Unit|Add9~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add9~41_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~103_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~45_sumout\)) ) + ( (!\Register_File|Mux21~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add9~38\ ))
-- \Arith_Logi_Unit|Add9~42\ = CARRY(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~103_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~45_sumout\)) ) + ( (!\Register_File|Mux21~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add9~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~103_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add9~38\,
	sumout => \Arith_Logi_Unit|Add9~41_sumout\,
	cout => \Arith_Logi_Unit|Add9~42\);

\Arith_Logi_Unit|Add10~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add10~41_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~103_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~45_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add10~38\ ))
-- \Arith_Logi_Unit|Add10~42\ = CARRY(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~103_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~45_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add10~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~103_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add10~38\,
	sumout => \Arith_Logi_Unit|Add10~41_sumout\,
	cout => \Arith_Logi_Unit|Add10~42\);

\Arith_Logi_Unit|prod~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~104_combout\ = ( \Arith_Logi_Unit|Add10~41_sumout\ & ( ((!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~103_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~45_sumout\))) # 
-- (\Arith_Logi_Unit|mult~7_combout\) ) ) # ( !\Arith_Logi_Unit|Add10~41_sumout\ & ( (!\Arith_Logi_Unit|mult~7_combout\ & ((!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~103_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & 
-- (\Arith_Logi_Unit|Add7~45_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~7_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~103_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add10~41_sumout\,
	combout => \Arith_Logi_Unit|prod~104_combout\);

\Arith_Logi_Unit|Add11~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add11~37_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~104_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~41_sumout\)) ) + ( (!\Register_File|Mux22~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add11~34\ ))
-- \Arith_Logi_Unit|Add11~38\ = CARRY(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~104_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~41_sumout\)) ) + ( (!\Register_File|Mux22~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add11~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~104_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add11~34\,
	sumout => \Arith_Logi_Unit|Add11~37_sumout\,
	cout => \Arith_Logi_Unit|Add11~38\);

\Arith_Logi_Unit|Add12~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add12~37_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~104_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~41_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add12~34\ ))
-- \Arith_Logi_Unit|Add12~38\ = CARRY(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~104_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~41_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add12~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~104_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add12~34\,
	sumout => \Arith_Logi_Unit|Add12~37_sumout\,
	cout => \Arith_Logi_Unit|Add12~38\);

\Arith_Logi_Unit|prod~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~105_combout\ = ( \Arith_Logi_Unit|Add12~37_sumout\ & ( ((!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~104_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~41_sumout\))) # 
-- (\Arith_Logi_Unit|mult~9_combout\) ) ) # ( !\Arith_Logi_Unit|Add12~37_sumout\ & ( (!\Arith_Logi_Unit|mult~9_combout\ & ((!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~104_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & 
-- (\Arith_Logi_Unit|Add9~41_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~9_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~104_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add12~37_sumout\,
	combout => \Arith_Logi_Unit|prod~105_combout\);

\Arith_Logi_Unit|Add13~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add13~33_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~105_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~37_sumout\)) ) + ( (!\Register_File|Mux23~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add13~30\ ))
-- \Arith_Logi_Unit|Add13~34\ = CARRY(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~105_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~37_sumout\)) ) + ( (!\Register_File|Mux23~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add13~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~105_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add13~30\,
	sumout => \Arith_Logi_Unit|Add13~33_sumout\,
	cout => \Arith_Logi_Unit|Add13~34\);

\Arith_Logi_Unit|Add14~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add14~33_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~105_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~37_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add14~30\ ))
-- \Arith_Logi_Unit|Add14~34\ = CARRY(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~105_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~37_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add14~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~105_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add14~30\,
	sumout => \Arith_Logi_Unit|Add14~33_sumout\,
	cout => \Arith_Logi_Unit|Add14~34\);

\Arith_Logi_Unit|prod~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~106_combout\ = ( \Arith_Logi_Unit|Add14~33_sumout\ & ( ((!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~105_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~37_sumout\))) # 
-- (\Arith_Logi_Unit|mult~11_combout\) ) ) # ( !\Arith_Logi_Unit|Add14~33_sumout\ & ( (!\Arith_Logi_Unit|mult~11_combout\ & ((!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~105_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & 
-- (\Arith_Logi_Unit|Add11~37_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~11_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~105_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add14~33_sumout\,
	combout => \Arith_Logi_Unit|prod~106_combout\);

\Arith_Logi_Unit|Add15~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add15~29_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~106_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~33_sumout\)) ) + ( (!\Register_File|Mux24~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add15~26\ ))
-- \Arith_Logi_Unit|Add15~30\ = CARRY(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~106_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~33_sumout\)) ) + ( (!\Register_File|Mux24~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add15~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~106_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add15~26\,
	sumout => \Arith_Logi_Unit|Add15~29_sumout\,
	cout => \Arith_Logi_Unit|Add15~30\);

\Arith_Logi_Unit|Add16~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add16~29_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~106_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~33_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add16~26\ ))
-- \Arith_Logi_Unit|Add16~30\ = CARRY(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~106_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~33_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add16~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~106_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add16~26\,
	sumout => \Arith_Logi_Unit|Add16~29_sumout\,
	cout => \Arith_Logi_Unit|Add16~30\);

\Arith_Logi_Unit|prod~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~107_combout\ = ( \Arith_Logi_Unit|Add16~29_sumout\ & ( ((!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~106_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~33_sumout\))) # 
-- (\Arith_Logi_Unit|mult~13_combout\) ) ) # ( !\Arith_Logi_Unit|Add16~29_sumout\ & ( (!\Arith_Logi_Unit|mult~13_combout\ & ((!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~106_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & 
-- (\Arith_Logi_Unit|Add13~33_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~13_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~106_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add16~29_sumout\,
	combout => \Arith_Logi_Unit|prod~107_combout\);

\Arith_Logi_Unit|Add17~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add17~25_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~107_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~29_sumout\)) ) + ( (!\Register_File|Mux25~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add17~22\ ))
-- \Arith_Logi_Unit|Add17~26\ = CARRY(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~107_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~29_sumout\)) ) + ( (!\Register_File|Mux25~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add17~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~107_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add17~22\,
	sumout => \Arith_Logi_Unit|Add17~25_sumout\,
	cout => \Arith_Logi_Unit|Add17~26\);

\Arith_Logi_Unit|Add18~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add18~25_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~107_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~29_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add18~22\ ))
-- \Arith_Logi_Unit|Add18~26\ = CARRY(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~107_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~29_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add18~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~107_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add18~22\,
	sumout => \Arith_Logi_Unit|Add18~25_sumout\,
	cout => \Arith_Logi_Unit|Add18~26\);

\Arith_Logi_Unit|prod~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~108_combout\ = ( \Arith_Logi_Unit|Add18~25_sumout\ & ( ((!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~107_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~29_sumout\))) # 
-- (\Arith_Logi_Unit|mult~15_combout\) ) ) # ( !\Arith_Logi_Unit|Add18~25_sumout\ & ( (!\Arith_Logi_Unit|mult~15_combout\ & ((!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~107_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & 
-- (\Arith_Logi_Unit|Add15~29_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~15_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~107_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add18~25_sumout\,
	combout => \Arith_Logi_Unit|prod~108_combout\);

\Arith_Logi_Unit|Add19~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add19~21_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~108_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~25_sumout\)) ) + ( (!\Register_File|Mux26~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add19~18\ ))
-- \Arith_Logi_Unit|Add19~22\ = CARRY(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~108_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~25_sumout\)) ) + ( (!\Register_File|Mux26~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add19~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~108_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add19~18\,
	sumout => \Arith_Logi_Unit|Add19~21_sumout\,
	cout => \Arith_Logi_Unit|Add19~22\);

\Arith_Logi_Unit|Add20~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add20~21_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~108_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~25_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add20~18\ ))
-- \Arith_Logi_Unit|Add20~22\ = CARRY(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~108_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~25_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add20~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~108_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add20~18\,
	sumout => \Arith_Logi_Unit|Add20~21_sumout\,
	cout => \Arith_Logi_Unit|Add20~22\);

\Arith_Logi_Unit|prod~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~109_combout\ = ( \Arith_Logi_Unit|Add20~21_sumout\ & ( ((!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~108_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~25_sumout\))) # 
-- (\Arith_Logi_Unit|mult~17_combout\) ) ) # ( !\Arith_Logi_Unit|Add20~21_sumout\ & ( (!\Arith_Logi_Unit|mult~17_combout\ & ((!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~108_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & 
-- (\Arith_Logi_Unit|Add17~25_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~17_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~108_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add20~21_sumout\,
	combout => \Arith_Logi_Unit|prod~109_combout\);

\Arith_Logi_Unit|Add21~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add21~17_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~109_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~21_sumout\)) ) + ( (!\Register_File|Mux27~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add21~14\ ))
-- \Arith_Logi_Unit|Add21~18\ = CARRY(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~109_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~21_sumout\)) ) + ( (!\Register_File|Mux27~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add21~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~109_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add21~14\,
	sumout => \Arith_Logi_Unit|Add21~17_sumout\,
	cout => \Arith_Logi_Unit|Add21~18\);

\Arith_Logi_Unit|Add22~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add22~17_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~109_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~21_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add22~14\ ))
-- \Arith_Logi_Unit|Add22~18\ = CARRY(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~109_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~21_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add22~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~109_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add22~14\,
	sumout => \Arith_Logi_Unit|Add22~17_sumout\,
	cout => \Arith_Logi_Unit|Add22~18\);

\Arith_Logi_Unit|prod~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~154_combout\ = ( \Arith_Logi_Unit|Add22~17_sumout\ & ( ((!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~109_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~21_sumout\))) # 
-- (\Arith_Logi_Unit|mult~19_combout\) ) ) # ( !\Arith_Logi_Unit|Add22~17_sumout\ & ( (!\Arith_Logi_Unit|mult~19_combout\ & ((!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~109_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & 
-- (\Arith_Logi_Unit|Add19~21_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~19_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~109_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add22~17_sumout\,
	combout => \Arith_Logi_Unit|prod~154_combout\);

\Arith_Logi_Unit|Add23~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add23~13_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~154_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~17_sumout\)) ) + ( (!\Register_File|Mux28~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add23~10\ ))
-- \Arith_Logi_Unit|Add23~14\ = CARRY(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~154_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~17_sumout\)) ) + ( (!\Register_File|Mux28~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add23~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~154_combout\,
	dataf => \Register_File|ALT_INV_Mux28~0_combout\,
	cin => \Arith_Logi_Unit|Add23~10\,
	sumout => \Arith_Logi_Unit|Add23~13_sumout\,
	cout => \Arith_Logi_Unit|Add23~14\);

\Arith_Logi_Unit|mult~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|mult~20_combout\ = (\Register_File|Mux5~0_combout\ & !\Register_File|Mux4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux4~0_combout\,
	combout => \Arith_Logi_Unit|mult~20_combout\);

\Arith_Logi_Unit|Add24~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add24~13_sumout\ = SUM(( (!\Register_File|Mux5~0_combout\ & (((\Arith_Logi_Unit|prod~154_combout\)))) # (\Register_File|Mux5~0_combout\ & ((!\Register_File|Mux6~0_combout\ & (\Arith_Logi_Unit|Add21~17_sumout\)) # 
-- (\Register_File|Mux6~0_combout\ & ((\Arith_Logi_Unit|prod~154_combout\))))) ) + ( \Mux_ULA_In|SAIDA[3]~5_combout\ ) + ( \Arith_Logi_Unit|Add24~10\ ))
-- \Arith_Logi_Unit|Add24~14\ = CARRY(( (!\Register_File|Mux5~0_combout\ & (((\Arith_Logi_Unit|prod~154_combout\)))) # (\Register_File|Mux5~0_combout\ & ((!\Register_File|Mux6~0_combout\ & (\Arith_Logi_Unit|Add21~17_sumout\)) # 
-- (\Register_File|Mux6~0_combout\ & ((\Arith_Logi_Unit|prod~154_combout\))))) ) + ( \Mux_ULA_In|SAIDA[3]~5_combout\ ) + ( \Arith_Logi_Unit|Add24~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux6~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~154_combout\,
	dataf => \Mux_ULA_In|ALT_INV_SAIDA[3]~5_combout\,
	cin => \Arith_Logi_Unit|Add24~10\,
	sumout => \Arith_Logi_Unit|Add24~13_sumout\,
	cout => \Arith_Logi_Unit|Add24~14\);

\Arith_Logi_Unit|prod~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~100_combout\ = (\Arith_Logi_Unit|mult~16_combout\ & \Arith_Logi_Unit|Add21~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add21~17_sumout\,
	combout => \Arith_Logi_Unit|prod~100_combout\);

\Arith_Logi_Unit|prod~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~110_combout\ = ( \Arith_Logi_Unit|prod~109_combout\ & ( \Arith_Logi_Unit|Add22~17_sumout\ & ( (!\Register_File|Mux5~0_combout\) # ((\Register_File|Mux6~0_combout\ & ((\Arith_Logi_Unit|Add19~21_sumout\) # 
-- (\Register_File|Mux7~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~109_combout\ & ( \Arith_Logi_Unit|Add22~17_sumout\ & ( (\Register_File|Mux6~0_combout\ & ((!\Register_File|Mux5~0_combout\) # ((!\Register_File|Mux7~0_combout\ & 
-- \Arith_Logi_Unit|Add19~21_sumout\)))) ) ) ) # ( \Arith_Logi_Unit|prod~109_combout\ & ( !\Arith_Logi_Unit|Add22~17_sumout\ & ( (!\Register_File|Mux6~0_combout\ & (((!\Register_File|Mux5~0_combout\)))) # (\Register_File|Mux6~0_combout\ & 
-- (\Register_File|Mux5~0_combout\ & ((\Arith_Logi_Unit|Add19~21_sumout\) # (\Register_File|Mux7~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~109_combout\ & ( !\Arith_Logi_Unit|Add22~17_sumout\ & ( (!\Register_File|Mux7~0_combout\ & 
-- (\Register_File|Mux6~0_combout\ & (\Register_File|Mux5~0_combout\ & \Arith_Logi_Unit|Add19~21_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010110000011100001100110000001100101111000111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux7~0_combout\,
	datab => \Register_File|ALT_INV_Mux6~0_combout\,
	datac => \Register_File|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add19~21_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~109_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add22~17_sumout\,
	combout => \Arith_Logi_Unit|prod~110_combout\);

\Arith_Logi_Unit|prod~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~153_combout\ = (!\Arith_Logi_Unit|mult~20_combout\ & (((\Arith_Logi_Unit|prod~110_combout\) # (\Arith_Logi_Unit|prod~100_combout\)))) # (\Arith_Logi_Unit|mult~20_combout\ & (\Arith_Logi_Unit|Add24~13_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101110111011000110111011101100011011101110110001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~20_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add24~13_sumout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~100_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~110_combout\,
	combout => \Arith_Logi_Unit|prod~153_combout\);

\Arith_Logi_Unit|Add26~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add26~9_sumout\ = SUM(( (!\Register_File|Mux4~0_combout\ & (((\Arith_Logi_Unit|prod~153_combout\)))) # (\Register_File|Mux4~0_combout\ & ((!\Register_File|Mux5~0_combout\ & (\Arith_Logi_Unit|Add23~13_sumout\)) # 
-- (\Register_File|Mux5~0_combout\ & ((\Arith_Logi_Unit|prod~153_combout\))))) ) + ( \Mux_ULA_In|SAIDA[2]~4_combout\ ) + ( \Arith_Logi_Unit|Add26~6\ ))
-- \Arith_Logi_Unit|Add26~10\ = CARRY(( (!\Register_File|Mux4~0_combout\ & (((\Arith_Logi_Unit|prod~153_combout\)))) # (\Register_File|Mux4~0_combout\ & ((!\Register_File|Mux5~0_combout\ & (\Arith_Logi_Unit|Add23~13_sumout\)) # 
-- (\Register_File|Mux5~0_combout\ & ((\Arith_Logi_Unit|prod~153_combout\))))) ) + ( \Mux_ULA_In|SAIDA[2]~4_combout\ ) + ( \Arith_Logi_Unit|Add26~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux4~0_combout\,
	datab => \Register_File|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~13_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~153_combout\,
	dataf => \Mux_ULA_In|ALT_INV_SAIDA[2]~4_combout\,
	cin => \Arith_Logi_Unit|Add26~6\,
	sumout => \Arith_Logi_Unit|Add26~9_sumout\,
	cout => \Arith_Logi_Unit|Add26~10\);

\Arith_Logi_Unit|prod~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~111_combout\ = ( \Arith_Logi_Unit|prod~100_combout\ & ( \Arith_Logi_Unit|prod~110_combout\ & ( (!\Register_File|Mux5~0_combout\ & ((!\Register_File|Mux4~0_combout\) # ((\Arith_Logi_Unit|Add23~13_sumout\)))) # 
-- (\Register_File|Mux5~0_combout\ & (((\Arith_Logi_Unit|Add24~13_sumout\)) # (\Register_File|Mux4~0_combout\))) ) ) ) # ( !\Arith_Logi_Unit|prod~100_combout\ & ( \Arith_Logi_Unit|prod~110_combout\ & ( (!\Register_File|Mux5~0_combout\ & 
-- ((!\Register_File|Mux4~0_combout\) # ((\Arith_Logi_Unit|Add23~13_sumout\)))) # (\Register_File|Mux5~0_combout\ & (((\Arith_Logi_Unit|Add24~13_sumout\)) # (\Register_File|Mux4~0_combout\))) ) ) ) # ( \Arith_Logi_Unit|prod~100_combout\ & ( 
-- !\Arith_Logi_Unit|prod~110_combout\ & ( (!\Register_File|Mux5~0_combout\ & ((!\Register_File|Mux4~0_combout\) # ((\Arith_Logi_Unit|Add23~13_sumout\)))) # (\Register_File|Mux5~0_combout\ & (((\Arith_Logi_Unit|Add24~13_sumout\)) # 
-- (\Register_File|Mux4~0_combout\))) ) ) ) # ( !\Arith_Logi_Unit|prod~100_combout\ & ( !\Arith_Logi_Unit|prod~110_combout\ & ( (!\Register_File|Mux5~0_combout\ & (\Register_File|Mux4~0_combout\ & (\Arith_Logi_Unit|Add23~13_sumout\))) # 
-- (\Register_File|Mux5~0_combout\ & (!\Register_File|Mux4~0_combout\ & ((\Arith_Logi_Unit|Add24~13_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100110111101111110011011110111111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux4~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~13_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add24~13_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~100_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_prod~110_combout\,
	combout => \Arith_Logi_Unit|prod~111_combout\);

\Arith_Logi_Unit|Add25~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add25~9_sumout\ = SUM(( \Arith_Logi_Unit|prod~111_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add25~6\ ))
-- \Arith_Logi_Unit|Add25~10\ = CARRY(( \Arith_Logi_Unit|prod~111_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add25~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux29~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~111_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~31_combout\,
	cin => \Arith_Logi_Unit|Add25~6\,
	sumout => \Arith_Logi_Unit|Add25~9_sumout\,
	cout => \Arith_Logi_Unit|Add25~10\);

\Arith_Logi_Unit|prod~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~112_combout\ = ( \Arith_Logi_Unit|Add25~9_sumout\ & ( (!\Register_File|Mux4~0_combout\ & (((\Arith_Logi_Unit|prod~111_combout\)) # (\Register_File|Mux3~0_combout\))) # (\Register_File|Mux4~0_combout\ & 
-- ((!\Register_File|Mux3~0_combout\ & (\Arith_Logi_Unit|Add26~9_sumout\)) # (\Register_File|Mux3~0_combout\ & ((\Arith_Logi_Unit|prod~111_combout\))))) ) ) # ( !\Arith_Logi_Unit|Add25~9_sumout\ & ( (!\Register_File|Mux4~0_combout\ & 
-- (!\Register_File|Mux3~0_combout\ & ((\Arith_Logi_Unit|prod~111_combout\)))) # (\Register_File|Mux4~0_combout\ & ((!\Register_File|Mux3~0_combout\ & (\Arith_Logi_Unit|Add26~9_sumout\)) # (\Register_File|Mux3~0_combout\ & 
-- ((\Arith_Logi_Unit|prod~111_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010011101001001101011111100000100100111010010011010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux4~0_combout\,
	datab => \Register_File|ALT_INV_Mux3~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add26~9_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~111_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add25~9_sumout\,
	combout => \Arith_Logi_Unit|prod~112_combout\);

\Arith_Logi_Unit|Add28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add28~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~112_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~30_combout\)))) ) + ( \Arith_Logi_Unit|Add28~2\ ))
-- \Arith_Logi_Unit|Add28~6\ = CARRY(( \Arith_Logi_Unit|prod~112_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~30_combout\)))) 
-- ) + ( \Arith_Logi_Unit|Add28~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~112_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add28~2\,
	sumout => \Arith_Logi_Unit|Add28~5_sumout\,
	cout => \Arith_Logi_Unit|Add28~6\);

\Arith_Logi_Unit|Add27~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add27~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~112_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add27~2\ ))
-- \Arith_Logi_Unit|Add27~6\ = CARRY(( \Arith_Logi_Unit|prod~112_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add27~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~112_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add27~2\,
	sumout => \Arith_Logi_Unit|Add27~5_sumout\,
	cout => \Arith_Logi_Unit|Add27~6\);

\Arith_Logi_Unit|prod~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~113_combout\ = ( \Arith_Logi_Unit|Add27~5_sumout\ & ( (!\Register_File|Mux3~0_combout\ & (((\Arith_Logi_Unit|prod~112_combout\)) # (\Register_File|Mux2~0_combout\))) # (\Register_File|Mux3~0_combout\ & 
-- ((!\Register_File|Mux2~0_combout\ & ((\Arith_Logi_Unit|Add28~5_sumout\))) # (\Register_File|Mux2~0_combout\ & (\Arith_Logi_Unit|prod~112_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add27~5_sumout\ & ( (!\Register_File|Mux3~0_combout\ & 
-- (!\Register_File|Mux2~0_combout\ & (\Arith_Logi_Unit|prod~112_combout\))) # (\Register_File|Mux3~0_combout\ & ((!\Register_File|Mux2~0_combout\ & ((\Arith_Logi_Unit|Add28~5_sumout\))) # (\Register_File|Mux2~0_combout\ & 
-- (\Arith_Logi_Unit|prod~112_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100101001101001010110110111100001001010011010010101101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux3~0_combout\,
	datab => \Register_File|ALT_INV_Mux2~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~112_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add28~5_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add27~5_sumout\,
	combout => \Arith_Logi_Unit|prod~113_combout\);

\Arith_Logi_Unit|Add29~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add29~10_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Arith_Logi_Unit|Add29~10_cout\);

\Arith_Logi_Unit|Add29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add29~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~113_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # 
-- (\Program_Counter|pout\(13))))) ) + ( \Arith_Logi_Unit|Add29~10_cout\ ))
-- \Arith_Logi_Unit|Add29~2\ = CARRY(( \Arith_Logi_Unit|prod~113_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # (\Program_Counter|pout\(13))))) ) 
-- + ( \Arith_Logi_Unit|Add29~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100111001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux31~0_combout\,
	datac => \Program_Counter|ALT_INV_pout\(13),
	datad => \Arith_Logi_Unit|ALT_INV_prod~113_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => \Arith_Logi_Unit|Add29~10_cout\,
	sumout => \Arith_Logi_Unit|Add29~1_sumout\,
	cout => \Arith_Logi_Unit|Add29~2\);

\Arith_Logi_Unit|Add30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add30~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~113_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~29_combout\)))) ) + ( !VCC ))
-- \Arith_Logi_Unit|Add30~2\ = CARRY(( \Arith_Logi_Unit|prod~113_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~29_combout\)))) 
-- ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux31~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~113_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => GND,
	sumout => \Arith_Logi_Unit|Add30~1_sumout\,
	cout => \Arith_Logi_Unit|Add30~2\);

\Arith_Logi_Unit|prod~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~114_combout\ = ( \Arith_Logi_Unit|Add30~1_sumout\ & ( (!\Register_File|Mux2~0_combout\ & ((!\Register_File|Mux1~0_combout\ & (\Arith_Logi_Unit|prod~113_combout\)) # (\Register_File|Mux1~0_combout\ & 
-- ((\Arith_Logi_Unit|Add29~1_sumout\))))) # (\Register_File|Mux2~0_combout\ & ((!\Register_File|Mux1~0_combout\) # ((\Arith_Logi_Unit|prod~113_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add30~1_sumout\ & ( (!\Register_File|Mux2~0_combout\ & 
-- ((!\Register_File|Mux1~0_combout\ & (\Arith_Logi_Unit|prod~113_combout\)) # (\Register_File|Mux1~0_combout\ & ((\Arith_Logi_Unit|Add29~1_sumout\))))) # (\Register_File|Mux2~0_combout\ & (\Register_File|Mux1~0_combout\ & 
-- (\Arith_Logi_Unit|prod~113_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100101011010011010110111100001001001010110100110101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux2~0_combout\,
	datab => \Register_File|ALT_INV_Mux1~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~113_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add29~1_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add30~1_sumout\,
	combout => \Arith_Logi_Unit|prod~114_combout\);

\Arith_Logi_Unit|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add1~57_sumout\ = SUM(( \Register_File|Mux1~0_combout\ ) + ( (!\Register_File|Mux17~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add1~54\ ))
-- \Arith_Logi_Unit|Add1~58\ = CARRY(( \Register_File|Mux1~0_combout\ ) + ( (!\Register_File|Mux17~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux1~0_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add1~54\,
	sumout => \Arith_Logi_Unit|Add1~57_sumout\,
	cout => \Arith_Logi_Unit|Add1~58\);

\Arith_Logi_Unit|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add0~57_sumout\ = SUM(( \Register_File|Mux1~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add0~54\ ))
-- \Arith_Logi_Unit|Add0~58\ = CARRY(( \Register_File|Mux1~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux1~0_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add0~54\,
	sumout => \Arith_Logi_Unit|Add0~57_sumout\,
	cout => \Arith_Logi_Unit|Add0~58\);

\Arith_Logi_Unit|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux2~1_combout\ = ( !\Control_Unit|Mux8~0_combout\ & ( ((!\Control_Unit|Mux9~0_combout\ & (\Arith_Logi_Unit|Add0~57_sumout\)) # (\Control_Unit|Mux9~0_combout\ & (((\Arith_Logi_Unit|Add1~57_sumout\))))) ) ) # ( 
-- \Control_Unit|Mux8~0_combout\ & ( (!\Control_Unit|Mux9~0_combout\ & ((((\Arith_Logi_Unit|prod~114_combout\))))) # (\Control_Unit|Mux9~0_combout\ & (\Mux_ULA_In|SAIDA[14]~14_combout\ & (\Register_File|Mux1~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000000011100110100111111001111110000000111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ULA_In|ALT_INV_SAIDA[14]~14_combout\,
	datab => \Control_Unit|ALT_INV_Mux9~0_combout\,
	datac => \Register_File|ALT_INV_Mux1~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~114_combout\,
	datae => \Control_Unit|ALT_INV_Mux8~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add1~57_sumout\,
	datag => \Arith_Logi_Unit|ALT_INV_Add0~57_sumout\,
	combout => \Arith_Logi_Unit|Mux2~1_combout\);

\Arith_Logi_Unit|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux2~0_combout\ = ( \Control_Unit|Mux9~0_combout\ & ( \Arith_Logi_Unit|Mux2~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((\Control_Unit|Mux8~0_combout\ & \Register_File|Mux1~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & ( 
-- \Arith_Logi_Unit|Mux2~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((!\Control_Unit|Mux8~0_combout\ & ((\Register_File|Mux1~0_combout\) # (\Mux_ULA_In|SAIDA[14]~14_combout\)))) ) ) ) # ( \Control_Unit|Mux9~0_combout\ & ( 
-- !\Arith_Logi_Unit|Mux2~1_combout\ & ( (\Control_Unit|Mux8~0_combout\ & (\Register_File|Mux1~0_combout\ & \Control_Unit|Mux7~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & ( !\Arith_Logi_Unit|Mux2~1_combout\ & ( (!\Control_Unit|Mux8~0_combout\ & 
-- (\Control_Unit|Mux7~0_combout\ & ((\Register_File|Mux1~0_combout\) # (\Mux_ULA_In|SAIDA[14]~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000000010111111111001010101111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux8~0_combout\,
	datab => \Mux_ULA_In|ALT_INV_SAIDA[14]~14_combout\,
	datac => \Register_File|ALT_INV_Mux1~0_combout\,
	datad => \Control_Unit|ALT_INV_Mux7~0_combout\,
	datae => \Control_Unit|ALT_INV_Mux9~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Mux2~1_combout\,
	combout => \Arith_Logi_Unit|Mux2~0_combout\);

\Arith_Logi_Unit|resultado[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|resultado\(14) = ( \Arith_Logi_Unit|resultado\(14) & ( \Arith_Logi_Unit|Mux51~0_combout\ ) ) # ( \Arith_Logi_Unit|resultado\(14) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux2~0_combout\ ) ) ) # ( 
-- !\Arith_Logi_Unit|resultado\(14) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux2~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux2~0_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_resultado\(14),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux51~0_combout\,
	combout => \Arith_Logi_Unit|resultado\(14));

\Write_Back_Mux|SAIDA[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Write_Back_Mux|SAIDA[14]~14_combout\ = ( \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout\ & ( \Arith_Logi_Unit|resultado\(14) ) ) # ( !\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout\ & ( 
-- \Arith_Logi_Unit|resultado\(14) & ( ((!\Instruction_Mem|ROM~7_combout\) # ((\Instruction_Mem|ROM~9_combout\) # (\Instruction_Mem|ROM~3_combout\))) # (\Instruction_Mem|ROM~5_combout\) ) ) ) # ( 
-- \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout\ & ( !\Arith_Logi_Unit|resultado\(14) & ( (!\Instruction_Mem|ROM~5_combout\ & (\Instruction_Mem|ROM~7_combout\ & (!\Instruction_Mem|ROM~3_combout\ & !\Instruction_Mem|ROM~9_combout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000011011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~5_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~7_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~3_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	datae => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a14~portbdataout\,
	dataf => \Arith_Logi_Unit|ALT_INV_resultado\(14),
	combout => \Write_Back_Mux|SAIDA[14]~14_combout\);

\Register_File|Reg[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[14]~14_combout\,
	ena => \Register_File|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[0][14]~q\);

\Register_File|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux17~0_combout\ = ( \Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[3][14]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[2][14]~q\ ) 
-- ) ) # ( \Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[1][14]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[0][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][14]~q\,
	datab => \Register_File|ALT_INV_Reg[1][14]~q\,
	datac => \Register_File|ALT_INV_Reg[2][14]~q\,
	datad => \Register_File|ALT_INV_Reg[3][14]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~11_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~13_combout\,
	combout => \Register_File|Mux17~0_combout\);

\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Chumusuke.ram0_MemoriaRAM_d424482c.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "MemoriaRAM:Rand_Acess_Mem|altsyncram:RAM_rtl_0|altsyncram_8cv1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 1000,
	port_a_logical_ram_depth => 1001,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 1000,
	port_b_logical_ram_depth => 1001,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Control_Unit|Mux3~0_combout\,
	portbre => \Control_Unit|ALT_INV_Mux3~0_combout\,
	clk0 => \Clock~input_o\,
	portadatain => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

\Mux_ULA_In|SAIDA[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux_ULA_In|SAIDA[15]~15_combout\ = (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux16~0_combout\,
	combout => \Mux_ULA_In|SAIDA[15]~15_combout\);

\Register_File|Reg[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[15]~15_combout\,
	ena => \Register_File|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[1][15]~q\);

\Register_File|Reg[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[15]~15_combout\,
	ena => \Register_File|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[2][15]~q\);

\Register_File|Reg[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[15]~15_combout\,
	ena => \Register_File|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[3][15]~q\);

\Register_File|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux0~0_combout\ = ( \Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[3][15]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( \Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[2][15]~q\ ) ) 
-- ) # ( \Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[1][15]~q\ ) ) ) # ( !\Instruction_Mem|ROM~15_combout\ & ( !\Instruction_Mem|ROM~17_combout\ & ( \Register_File|Reg[0][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][15]~q\,
	datab => \Register_File|ALT_INV_Reg[1][15]~q\,
	datac => \Register_File|ALT_INV_Reg[2][15]~q\,
	datad => \Register_File|ALT_INV_Reg[3][15]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~15_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~17_combout\,
	combout => \Register_File|Mux0~0_combout\);

\Arith_Logi_Unit|mult~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|mult~18_combout\ = (!\Register_File|Mux5~0_combout\ & \Register_File|Mux4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux4~0_combout\,
	combout => \Arith_Logi_Unit|mult~18_combout\);

\Arith_Logi_Unit|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add2~61_sumout\ = SUM(( (!\Register_File|Mux16~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( GND ) + ( \Arith_Logi_Unit|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add2~58\,
	sumout => \Arith_Logi_Unit|Add2~61_sumout\);

\Arith_Logi_Unit|Add3~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add3~57_sumout\ = SUM(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~61_sumout\) ) + ( (!\Register_File|Mux17~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add3~54\ ))
-- \Arith_Logi_Unit|Add3~58\ = CARRY(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~61_sumout\) ) + ( (!\Register_File|Mux17~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add3~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add2~61_sumout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add3~54\,
	sumout => \Arith_Logi_Unit|Add3~57_sumout\,
	cout => \Arith_Logi_Unit|Add3~58\);

\Arith_Logi_Unit|Add4~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add4~57_sumout\ = SUM(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~61_sumout\) ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add4~54\ ))
-- \Arith_Logi_Unit|Add4~58\ = CARRY(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~61_sumout\) ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add4~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add2~61_sumout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add4~54\,
	sumout => \Arith_Logi_Unit|Add4~57_sumout\,
	cout => \Arith_Logi_Unit|Add4~58\);

\Arith_Logi_Unit|prod~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~116_combout\ = (\Register_File|Mux15~0_combout\ & ((!\Register_File|Mux14~0_combout\ & ((\Arith_Logi_Unit|Add4~57_sumout\))) # (\Register_File|Mux14~0_combout\ & (\Arith_Logi_Unit|Add2~61_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100000001010001010000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Register_File|ALT_INV_Mux14~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add2~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add4~57_sumout\,
	combout => \Arith_Logi_Unit|prod~116_combout\);

\Arith_Logi_Unit|Add5~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add5~53_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~116_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~57_sumout\)) ) + ( (!\Register_File|Mux18~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add5~50\ ))
-- \Arith_Logi_Unit|Add5~54\ = CARRY(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~116_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~57_sumout\)) ) + ( (!\Register_File|Mux18~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add5~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~116_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add5~50\,
	sumout => \Arith_Logi_Unit|Add5~53_sumout\,
	cout => \Arith_Logi_Unit|Add5~54\);

\Arith_Logi_Unit|Add6~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add6~53_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~116_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~57_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add6~50\ ))
-- \Arith_Logi_Unit|Add6~54\ = CARRY(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~116_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~57_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add6~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~116_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add6~50\,
	sumout => \Arith_Logi_Unit|Add6~53_sumout\,
	cout => \Arith_Logi_Unit|Add6~54\);

\Arith_Logi_Unit|prod~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~117_combout\ = ( \Arith_Logi_Unit|Add6~53_sumout\ & ( ((!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~116_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~57_sumout\))) # 
-- (\Arith_Logi_Unit|mult~4_combout\) ) ) # ( !\Arith_Logi_Unit|Add6~53_sumout\ & ( (!\Arith_Logi_Unit|mult~4_combout\ & ((!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~116_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & 
-- (\Arith_Logi_Unit|Add3~57_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~4_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~116_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add6~53_sumout\,
	combout => \Arith_Logi_Unit|prod~117_combout\);

\Arith_Logi_Unit|Add7~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add7~49_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~117_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~53_sumout\)) ) + ( (!\Register_File|Mux19~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add7~46\ ))
-- \Arith_Logi_Unit|Add7~50\ = CARRY(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~117_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~53_sumout\)) ) + ( (!\Register_File|Mux19~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add7~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~117_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add7~46\,
	sumout => \Arith_Logi_Unit|Add7~49_sumout\,
	cout => \Arith_Logi_Unit|Add7~50\);

\Arith_Logi_Unit|Add8~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add8~49_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~117_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~53_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add8~46\ ))
-- \Arith_Logi_Unit|Add8~50\ = CARRY(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~117_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~53_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add8~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~117_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add8~46\,
	sumout => \Arith_Logi_Unit|Add8~49_sumout\,
	cout => \Arith_Logi_Unit|Add8~50\);

\Arith_Logi_Unit|prod~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~118_combout\ = ( \Arith_Logi_Unit|Add8~49_sumout\ & ( ((!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~117_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~53_sumout\))) # 
-- (\Arith_Logi_Unit|mult~2_combout\) ) ) # ( !\Arith_Logi_Unit|Add8~49_sumout\ & ( (!\Arith_Logi_Unit|mult~2_combout\ & ((!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~117_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & 
-- (\Arith_Logi_Unit|Add5~53_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~2_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~117_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add8~49_sumout\,
	combout => \Arith_Logi_Unit|prod~118_combout\);

\Arith_Logi_Unit|Add9~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add9~45_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~118_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~49_sumout\)) ) + ( (!\Register_File|Mux20~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add9~42\ ))
-- \Arith_Logi_Unit|Add9~46\ = CARRY(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~118_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~49_sumout\)) ) + ( (!\Register_File|Mux20~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add9~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~118_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add9~42\,
	sumout => \Arith_Logi_Unit|Add9~45_sumout\,
	cout => \Arith_Logi_Unit|Add9~46\);

\Arith_Logi_Unit|Add10~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add10~45_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~118_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~49_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add10~42\ ))
-- \Arith_Logi_Unit|Add10~46\ = CARRY(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~118_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~49_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add10~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~118_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add10~42\,
	sumout => \Arith_Logi_Unit|Add10~45_sumout\,
	cout => \Arith_Logi_Unit|Add10~46\);

\Arith_Logi_Unit|prod~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~119_combout\ = ( \Arith_Logi_Unit|Add10~45_sumout\ & ( ((!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~118_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~49_sumout\))) # 
-- (\Arith_Logi_Unit|mult~7_combout\) ) ) # ( !\Arith_Logi_Unit|Add10~45_sumout\ & ( (!\Arith_Logi_Unit|mult~7_combout\ & ((!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~118_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & 
-- (\Arith_Logi_Unit|Add7~49_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~7_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~118_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add10~45_sumout\,
	combout => \Arith_Logi_Unit|prod~119_combout\);

\Arith_Logi_Unit|Add11~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add11~41_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~119_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~45_sumout\)) ) + ( (!\Register_File|Mux21~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add11~38\ ))
-- \Arith_Logi_Unit|Add11~42\ = CARRY(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~119_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~45_sumout\)) ) + ( (!\Register_File|Mux21~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add11~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~119_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add11~38\,
	sumout => \Arith_Logi_Unit|Add11~41_sumout\,
	cout => \Arith_Logi_Unit|Add11~42\);

\Arith_Logi_Unit|Add12~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add12~41_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~119_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~45_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add12~38\ ))
-- \Arith_Logi_Unit|Add12~42\ = CARRY(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~119_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~45_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add12~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~119_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add12~38\,
	sumout => \Arith_Logi_Unit|Add12~41_sumout\,
	cout => \Arith_Logi_Unit|Add12~42\);

\Arith_Logi_Unit|prod~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~120_combout\ = ( \Arith_Logi_Unit|Add12~41_sumout\ & ( ((!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~119_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~45_sumout\))) # 
-- (\Arith_Logi_Unit|mult~9_combout\) ) ) # ( !\Arith_Logi_Unit|Add12~41_sumout\ & ( (!\Arith_Logi_Unit|mult~9_combout\ & ((!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~119_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & 
-- (\Arith_Logi_Unit|Add9~45_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~9_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~119_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add12~41_sumout\,
	combout => \Arith_Logi_Unit|prod~120_combout\);

\Arith_Logi_Unit|Add13~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add13~37_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~120_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~41_sumout\)) ) + ( (!\Register_File|Mux22~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add13~34\ ))
-- \Arith_Logi_Unit|Add13~38\ = CARRY(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~120_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~41_sumout\)) ) + ( (!\Register_File|Mux22~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add13~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~120_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add13~34\,
	sumout => \Arith_Logi_Unit|Add13~37_sumout\,
	cout => \Arith_Logi_Unit|Add13~38\);

\Arith_Logi_Unit|Add14~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add14~37_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~120_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~41_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add14~34\ ))
-- \Arith_Logi_Unit|Add14~38\ = CARRY(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~120_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~41_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add14~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~120_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add14~34\,
	sumout => \Arith_Logi_Unit|Add14~37_sumout\,
	cout => \Arith_Logi_Unit|Add14~38\);

\Arith_Logi_Unit|prod~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~121_combout\ = ( \Arith_Logi_Unit|Add14~37_sumout\ & ( ((!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~120_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~41_sumout\))) # 
-- (\Arith_Logi_Unit|mult~11_combout\) ) ) # ( !\Arith_Logi_Unit|Add14~37_sumout\ & ( (!\Arith_Logi_Unit|mult~11_combout\ & ((!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~120_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & 
-- (\Arith_Logi_Unit|Add11~41_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~11_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~120_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add14~37_sumout\,
	combout => \Arith_Logi_Unit|prod~121_combout\);

\Arith_Logi_Unit|Add15~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add15~33_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~121_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~37_sumout\)) ) + ( (!\Register_File|Mux23~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add15~30\ ))
-- \Arith_Logi_Unit|Add15~34\ = CARRY(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~121_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~37_sumout\)) ) + ( (!\Register_File|Mux23~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add15~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~121_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add15~30\,
	sumout => \Arith_Logi_Unit|Add15~33_sumout\,
	cout => \Arith_Logi_Unit|Add15~34\);

\Arith_Logi_Unit|Add16~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add16~33_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~121_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~37_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add16~30\ ))
-- \Arith_Logi_Unit|Add16~34\ = CARRY(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~121_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~37_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add16~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~121_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add16~30\,
	sumout => \Arith_Logi_Unit|Add16~33_sumout\,
	cout => \Arith_Logi_Unit|Add16~34\);

\Arith_Logi_Unit|prod~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~122_combout\ = ( \Arith_Logi_Unit|Add16~33_sumout\ & ( ((!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~121_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~37_sumout\))) # 
-- (\Arith_Logi_Unit|mult~13_combout\) ) ) # ( !\Arith_Logi_Unit|Add16~33_sumout\ & ( (!\Arith_Logi_Unit|mult~13_combout\ & ((!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~121_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & 
-- (\Arith_Logi_Unit|Add13~37_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~13_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~121_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add16~33_sumout\,
	combout => \Arith_Logi_Unit|prod~122_combout\);

\Arith_Logi_Unit|Add17~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add17~29_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~122_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~33_sumout\)) ) + ( (!\Register_File|Mux24~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add17~26\ ))
-- \Arith_Logi_Unit|Add17~30\ = CARRY(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~122_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~33_sumout\)) ) + ( (!\Register_File|Mux24~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add17~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~122_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add17~26\,
	sumout => \Arith_Logi_Unit|Add17~29_sumout\,
	cout => \Arith_Logi_Unit|Add17~30\);

\Arith_Logi_Unit|Add18~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add18~29_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~122_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~33_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add18~26\ ))
-- \Arith_Logi_Unit|Add18~30\ = CARRY(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~122_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~33_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add18~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~122_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add18~26\,
	sumout => \Arith_Logi_Unit|Add18~29_sumout\,
	cout => \Arith_Logi_Unit|Add18~30\);

\Arith_Logi_Unit|prod~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~123_combout\ = ( \Arith_Logi_Unit|Add18~29_sumout\ & ( ((!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~122_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~33_sumout\))) # 
-- (\Arith_Logi_Unit|mult~15_combout\) ) ) # ( !\Arith_Logi_Unit|Add18~29_sumout\ & ( (!\Arith_Logi_Unit|mult~15_combout\ & ((!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~122_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & 
-- (\Arith_Logi_Unit|Add15~33_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~15_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~122_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add18~29_sumout\,
	combout => \Arith_Logi_Unit|prod~123_combout\);

\Arith_Logi_Unit|Add19~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add19~25_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~123_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~29_sumout\)) ) + ( (!\Register_File|Mux25~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add19~22\ ))
-- \Arith_Logi_Unit|Add19~26\ = CARRY(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~123_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~29_sumout\)) ) + ( (!\Register_File|Mux25~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add19~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~123_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add19~22\,
	sumout => \Arith_Logi_Unit|Add19~25_sumout\,
	cout => \Arith_Logi_Unit|Add19~26\);

\Arith_Logi_Unit|Add20~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add20~25_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~123_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~29_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add20~22\ ))
-- \Arith_Logi_Unit|Add20~26\ = CARRY(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~123_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~29_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add20~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~123_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add20~22\,
	sumout => \Arith_Logi_Unit|Add20~25_sumout\,
	cout => \Arith_Logi_Unit|Add20~26\);

\Arith_Logi_Unit|prod~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~124_combout\ = ( \Arith_Logi_Unit|Add20~25_sumout\ & ( ((!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~123_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~29_sumout\))) # 
-- (\Arith_Logi_Unit|mult~17_combout\) ) ) # ( !\Arith_Logi_Unit|Add20~25_sumout\ & ( (!\Arith_Logi_Unit|mult~17_combout\ & ((!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~123_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & 
-- (\Arith_Logi_Unit|Add17~29_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~17_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~123_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add20~25_sumout\,
	combout => \Arith_Logi_Unit|prod~124_combout\);

\Arith_Logi_Unit|Add21~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add21~21_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~124_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~25_sumout\)) ) + ( (!\Register_File|Mux26~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add21~18\ ))
-- \Arith_Logi_Unit|Add21~22\ = CARRY(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~124_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~25_sumout\)) ) + ( (!\Register_File|Mux26~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add21~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~124_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add21~18\,
	sumout => \Arith_Logi_Unit|Add21~21_sumout\,
	cout => \Arith_Logi_Unit|Add21~22\);

\Arith_Logi_Unit|Add22~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add22~21_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~124_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~25_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add22~18\ ))
-- \Arith_Logi_Unit|Add22~22\ = CARRY(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~124_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~25_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add22~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~124_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add22~18\,
	sumout => \Arith_Logi_Unit|Add22~21_sumout\,
	cout => \Arith_Logi_Unit|Add22~22\);

\Arith_Logi_Unit|prod~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~125_combout\ = ( \Arith_Logi_Unit|Add22~21_sumout\ & ( ((!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~124_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~25_sumout\))) # 
-- (\Arith_Logi_Unit|mult~19_combout\) ) ) # ( !\Arith_Logi_Unit|Add22~21_sumout\ & ( (!\Arith_Logi_Unit|mult~19_combout\ & ((!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~124_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & 
-- (\Arith_Logi_Unit|Add19~25_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~19_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~124_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add22~21_sumout\,
	combout => \Arith_Logi_Unit|prod~125_combout\);

\Arith_Logi_Unit|Add23~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add23~17_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~125_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~21_sumout\)) ) + ( (!\Register_File|Mux27~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add23~14\ ))
-- \Arith_Logi_Unit|Add23~18\ = CARRY(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~125_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~21_sumout\)) ) + ( (!\Register_File|Mux27~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add23~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~125_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add23~14\,
	sumout => \Arith_Logi_Unit|Add23~17_sumout\,
	cout => \Arith_Logi_Unit|Add23~18\);

\Arith_Logi_Unit|Add24~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add24~17_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~125_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~21_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add24~14\ ))
-- \Arith_Logi_Unit|Add24~18\ = CARRY(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~125_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~21_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add24~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~125_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add24~14\,
	sumout => \Arith_Logi_Unit|Add24~17_sumout\,
	cout => \Arith_Logi_Unit|Add24~18\);

\Arith_Logi_Unit|prod~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~156_combout\ = ( \Arith_Logi_Unit|Add24~17_sumout\ & ( ((!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~125_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~21_sumout\))) # 
-- (\Arith_Logi_Unit|mult~20_combout\) ) ) # ( !\Arith_Logi_Unit|Add24~17_sumout\ & ( (!\Arith_Logi_Unit|mult~20_combout\ & ((!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~125_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & 
-- (\Arith_Logi_Unit|Add21~21_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~20_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~125_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add24~17_sumout\,
	combout => \Arith_Logi_Unit|prod~156_combout\);

\Arith_Logi_Unit|Add25~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add25~13_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~156_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~17_sumout\)) ) + ( (!\Register_File|Mux28~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add25~10\ ))
-- \Arith_Logi_Unit|Add25~14\ = CARRY(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~156_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~17_sumout\)) ) + ( (!\Register_File|Mux28~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add25~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~156_combout\,
	dataf => \Register_File|ALT_INV_Mux28~0_combout\,
	cin => \Arith_Logi_Unit|Add25~10\,
	sumout => \Arith_Logi_Unit|Add25~13_sumout\,
	cout => \Arith_Logi_Unit|Add25~14\);

\Arith_Logi_Unit|mult~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|mult~21_combout\ = (\Register_File|Mux4~0_combout\ & !\Register_File|Mux3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux4~0_combout\,
	datab => \Register_File|ALT_INV_Mux3~0_combout\,
	combout => \Arith_Logi_Unit|mult~21_combout\);

\Arith_Logi_Unit|Add26~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add26~13_sumout\ = SUM(( (!\Register_File|Mux4~0_combout\ & (((\Arith_Logi_Unit|prod~156_combout\)))) # (\Register_File|Mux4~0_combout\ & ((!\Register_File|Mux5~0_combout\ & (\Arith_Logi_Unit|Add23~17_sumout\)) # 
-- (\Register_File|Mux5~0_combout\ & ((\Arith_Logi_Unit|prod~156_combout\))))) ) + ( \Mux_ULA_In|SAIDA[3]~5_combout\ ) + ( \Arith_Logi_Unit|Add26~10\ ))
-- \Arith_Logi_Unit|Add26~14\ = CARRY(( (!\Register_File|Mux4~0_combout\ & (((\Arith_Logi_Unit|prod~156_combout\)))) # (\Register_File|Mux4~0_combout\ & ((!\Register_File|Mux5~0_combout\ & (\Arith_Logi_Unit|Add23~17_sumout\)) # 
-- (\Register_File|Mux5~0_combout\ & ((\Arith_Logi_Unit|prod~156_combout\))))) ) + ( \Mux_ULA_In|SAIDA[3]~5_combout\ ) + ( \Arith_Logi_Unit|Add26~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux4~0_combout\,
	datab => \Register_File|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~156_combout\,
	dataf => \Mux_ULA_In|ALT_INV_SAIDA[3]~5_combout\,
	cin => \Arith_Logi_Unit|Add26~10\,
	sumout => \Arith_Logi_Unit|Add26~13_sumout\,
	cout => \Arith_Logi_Unit|Add26~14\);

\Arith_Logi_Unit|prod~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~115_combout\ = (\Arith_Logi_Unit|mult~18_combout\ & \Arith_Logi_Unit|Add23~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add23~17_sumout\,
	combout => \Arith_Logi_Unit|prod~115_combout\);

\Arith_Logi_Unit|prod~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~126_combout\ = ( \Arith_Logi_Unit|prod~125_combout\ & ( \Arith_Logi_Unit|Add24~17_sumout\ & ( (!\Register_File|Mux4~0_combout\) # ((\Register_File|Mux5~0_combout\ & ((\Arith_Logi_Unit|Add21~21_sumout\) # 
-- (\Register_File|Mux6~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~125_combout\ & ( \Arith_Logi_Unit|Add24~17_sumout\ & ( (\Register_File|Mux5~0_combout\ & ((!\Register_File|Mux4~0_combout\) # ((!\Register_File|Mux6~0_combout\ & 
-- \Arith_Logi_Unit|Add21~21_sumout\)))) ) ) ) # ( \Arith_Logi_Unit|prod~125_combout\ & ( !\Arith_Logi_Unit|Add24~17_sumout\ & ( (!\Register_File|Mux5~0_combout\ & (((!\Register_File|Mux4~0_combout\)))) # (\Register_File|Mux5~0_combout\ & 
-- (\Register_File|Mux4~0_combout\ & ((\Arith_Logi_Unit|Add21~21_sumout\) # (\Register_File|Mux6~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~125_combout\ & ( !\Arith_Logi_Unit|Add24~17_sumout\ & ( (!\Register_File|Mux6~0_combout\ & 
-- (\Register_File|Mux5~0_combout\ & (\Register_File|Mux4~0_combout\ & \Arith_Logi_Unit|Add21~21_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010110000011100001100110000001100101111000111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux6~0_combout\,
	datab => \Register_File|ALT_INV_Mux5~0_combout\,
	datac => \Register_File|ALT_INV_Mux4~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add21~21_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~125_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add24~17_sumout\,
	combout => \Arith_Logi_Unit|prod~126_combout\);

\Arith_Logi_Unit|prod~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~155_combout\ = (!\Arith_Logi_Unit|mult~21_combout\ & (((\Arith_Logi_Unit|prod~126_combout\) # (\Arith_Logi_Unit|prod~115_combout\)))) # (\Arith_Logi_Unit|mult~21_combout\ & (\Arith_Logi_Unit|Add26~13_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101110111011000110111011101100011011101110110001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~21_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add26~13_sumout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~115_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~126_combout\,
	combout => \Arith_Logi_Unit|prod~155_combout\);

\Arith_Logi_Unit|Add28~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add28~9_sumout\ = SUM(( (!\Register_File|Mux3~0_combout\ & (((\Arith_Logi_Unit|prod~155_combout\)))) # (\Register_File|Mux3~0_combout\ & ((!\Register_File|Mux4~0_combout\ & (\Arith_Logi_Unit|Add25~13_sumout\)) # 
-- (\Register_File|Mux4~0_combout\ & ((\Arith_Logi_Unit|prod~155_combout\))))) ) + ( \Mux_ULA_In|SAIDA[2]~4_combout\ ) + ( \Arith_Logi_Unit|Add28~6\ ))
-- \Arith_Logi_Unit|Add28~10\ = CARRY(( (!\Register_File|Mux3~0_combout\ & (((\Arith_Logi_Unit|prod~155_combout\)))) # (\Register_File|Mux3~0_combout\ & ((!\Register_File|Mux4~0_combout\ & (\Arith_Logi_Unit|Add25~13_sumout\)) # 
-- (\Register_File|Mux4~0_combout\ & ((\Arith_Logi_Unit|prod~155_combout\))))) ) + ( \Mux_ULA_In|SAIDA[2]~4_combout\ ) + ( \Arith_Logi_Unit|Add28~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux3~0_combout\,
	datab => \Register_File|ALT_INV_Mux4~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~13_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~155_combout\,
	dataf => \Mux_ULA_In|ALT_INV_SAIDA[2]~4_combout\,
	cin => \Arith_Logi_Unit|Add28~6\,
	sumout => \Arith_Logi_Unit|Add28~9_sumout\,
	cout => \Arith_Logi_Unit|Add28~10\);

\Arith_Logi_Unit|prod~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~127_combout\ = ( \Arith_Logi_Unit|prod~115_combout\ & ( \Arith_Logi_Unit|prod~126_combout\ & ( (!\Register_File|Mux4~0_combout\ & ((!\Register_File|Mux3~0_combout\) # ((\Arith_Logi_Unit|Add25~13_sumout\)))) # 
-- (\Register_File|Mux4~0_combout\ & (((\Arith_Logi_Unit|Add26~13_sumout\)) # (\Register_File|Mux3~0_combout\))) ) ) ) # ( !\Arith_Logi_Unit|prod~115_combout\ & ( \Arith_Logi_Unit|prod~126_combout\ & ( (!\Register_File|Mux4~0_combout\ & 
-- ((!\Register_File|Mux3~0_combout\) # ((\Arith_Logi_Unit|Add25~13_sumout\)))) # (\Register_File|Mux4~0_combout\ & (((\Arith_Logi_Unit|Add26~13_sumout\)) # (\Register_File|Mux3~0_combout\))) ) ) ) # ( \Arith_Logi_Unit|prod~115_combout\ & ( 
-- !\Arith_Logi_Unit|prod~126_combout\ & ( (!\Register_File|Mux4~0_combout\ & ((!\Register_File|Mux3~0_combout\) # ((\Arith_Logi_Unit|Add25~13_sumout\)))) # (\Register_File|Mux4~0_combout\ & (((\Arith_Logi_Unit|Add26~13_sumout\)) # 
-- (\Register_File|Mux3~0_combout\))) ) ) ) # ( !\Arith_Logi_Unit|prod~115_combout\ & ( !\Arith_Logi_Unit|prod~126_combout\ & ( (!\Register_File|Mux4~0_combout\ & (\Register_File|Mux3~0_combout\ & (\Arith_Logi_Unit|Add25~13_sumout\))) # 
-- (\Register_File|Mux4~0_combout\ & (!\Register_File|Mux3~0_combout\ & ((\Arith_Logi_Unit|Add26~13_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100110111101111110011011110111111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux4~0_combout\,
	datab => \Register_File|ALT_INV_Mux3~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~13_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add26~13_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~115_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_prod~126_combout\,
	combout => \Arith_Logi_Unit|prod~127_combout\);

\Arith_Logi_Unit|Add27~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add27~9_sumout\ = SUM(( \Arith_Logi_Unit|prod~127_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add27~6\ ))
-- \Arith_Logi_Unit|Add27~10\ = CARRY(( \Arith_Logi_Unit|prod~127_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add27~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux29~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~127_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~31_combout\,
	cin => \Arith_Logi_Unit|Add27~6\,
	sumout => \Arith_Logi_Unit|Add27~9_sumout\,
	cout => \Arith_Logi_Unit|Add27~10\);

\Arith_Logi_Unit|prod~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~128_combout\ = ( \Arith_Logi_Unit|Add27~9_sumout\ & ( (!\Register_File|Mux3~0_combout\ & (((\Arith_Logi_Unit|prod~127_combout\)) # (\Register_File|Mux2~0_combout\))) # (\Register_File|Mux3~0_combout\ & 
-- ((!\Register_File|Mux2~0_combout\ & (\Arith_Logi_Unit|Add28~9_sumout\)) # (\Register_File|Mux2~0_combout\ & ((\Arith_Logi_Unit|prod~127_combout\))))) ) ) # ( !\Arith_Logi_Unit|Add27~9_sumout\ & ( (!\Register_File|Mux3~0_combout\ & 
-- (!\Register_File|Mux2~0_combout\ & ((\Arith_Logi_Unit|prod~127_combout\)))) # (\Register_File|Mux3~0_combout\ & ((!\Register_File|Mux2~0_combout\ & (\Arith_Logi_Unit|Add28~9_sumout\)) # (\Register_File|Mux2~0_combout\ & 
-- ((\Arith_Logi_Unit|prod~127_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010011101001001101011111100000100100111010010011010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux3~0_combout\,
	datab => \Register_File|ALT_INV_Mux2~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add28~9_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~127_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add27~9_sumout\,
	combout => \Arith_Logi_Unit|prod~128_combout\);

\Arith_Logi_Unit|Add30~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add30~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~128_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~30_combout\)))) ) + ( \Arith_Logi_Unit|Add30~2\ ))
-- \Arith_Logi_Unit|Add30~6\ = CARRY(( \Arith_Logi_Unit|prod~128_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~30_combout\)))) 
-- ) + ( \Arith_Logi_Unit|Add30~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~128_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add30~2\,
	sumout => \Arith_Logi_Unit|Add30~5_sumout\,
	cout => \Arith_Logi_Unit|Add30~6\);

\Arith_Logi_Unit|Add29~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add29~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~128_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add29~2\ ))
-- \Arith_Logi_Unit|Add29~6\ = CARRY(( \Arith_Logi_Unit|prod~128_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add29~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~128_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add29~2\,
	sumout => \Arith_Logi_Unit|Add29~5_sumout\,
	cout => \Arith_Logi_Unit|Add29~6\);

\Arith_Logi_Unit|prod~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~129_combout\ = ( \Arith_Logi_Unit|Add29~5_sumout\ & ( (!\Register_File|Mux2~0_combout\ & (((\Arith_Logi_Unit|prod~128_combout\)) # (\Register_File|Mux1~0_combout\))) # (\Register_File|Mux2~0_combout\ & 
-- ((!\Register_File|Mux1~0_combout\ & ((\Arith_Logi_Unit|Add30~5_sumout\))) # (\Register_File|Mux1~0_combout\ & (\Arith_Logi_Unit|prod~128_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add29~5_sumout\ & ( (!\Register_File|Mux2~0_combout\ & 
-- (!\Register_File|Mux1~0_combout\ & (\Arith_Logi_Unit|prod~128_combout\))) # (\Register_File|Mux2~0_combout\ & ((!\Register_File|Mux1~0_combout\ & ((\Arith_Logi_Unit|Add30~5_sumout\))) # (\Register_File|Mux1~0_combout\ & 
-- (\Arith_Logi_Unit|prod~128_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100101001101001010110110111100001001010011010010101101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux2~0_combout\,
	datab => \Register_File|ALT_INV_Mux1~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~128_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add30~5_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add29~5_sumout\,
	combout => \Arith_Logi_Unit|prod~129_combout\);

\Arith_Logi_Unit|Add31~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add31~6_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Arith_Logi_Unit|Add31~6_cout\);

\Arith_Logi_Unit|Add31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add31~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~129_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # 
-- (\Program_Counter|pout\(13))))) ) + ( \Arith_Logi_Unit|Add31~6_cout\ ))
-- \Arith_Logi_Unit|Add31~2\ = CARRY(( \Arith_Logi_Unit|prod~129_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux31~0_combout\)) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~29_combout\) # (\Program_Counter|pout\(13))))) ) 
-- + ( \Arith_Logi_Unit|Add31~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100111001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux31~0_combout\,
	datac => \Program_Counter|ALT_INV_pout\(13),
	datad => \Arith_Logi_Unit|ALT_INV_prod~129_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => \Arith_Logi_Unit|Add31~6_cout\,
	sumout => \Arith_Logi_Unit|Add31~1_sumout\,
	cout => \Arith_Logi_Unit|Add31~2\);

\Arith_Logi_Unit|Add32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add32~1_sumout\ = SUM(( \Arith_Logi_Unit|prod~129_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~29_combout\)))) ) + ( !VCC ))
-- \Arith_Logi_Unit|Add32~2\ = CARRY(( \Arith_Logi_Unit|prod~129_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux31~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~29_combout\)))) 
-- ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux31~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~129_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~29_combout\,
	cin => GND,
	sumout => \Arith_Logi_Unit|Add32~1_sumout\,
	cout => \Arith_Logi_Unit|Add32~2\);

\Arith_Logi_Unit|prod~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~130_combout\ = ( \Arith_Logi_Unit|Add32~1_sumout\ & ( (!\Register_File|Mux1~0_combout\ & ((!\Register_File|Mux0~0_combout\ & (\Arith_Logi_Unit|prod~129_combout\)) # (\Register_File|Mux0~0_combout\ & 
-- ((\Arith_Logi_Unit|Add31~1_sumout\))))) # (\Register_File|Mux1~0_combout\ & ((!\Register_File|Mux0~0_combout\) # ((\Arith_Logi_Unit|prod~129_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add32~1_sumout\ & ( (!\Register_File|Mux1~0_combout\ & 
-- ((!\Register_File|Mux0~0_combout\ & (\Arith_Logi_Unit|prod~129_combout\)) # (\Register_File|Mux0~0_combout\ & ((\Arith_Logi_Unit|Add31~1_sumout\))))) # (\Register_File|Mux1~0_combout\ & (\Register_File|Mux0~0_combout\ & 
-- (\Arith_Logi_Unit|prod~129_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100101011010011010110111100001001001010110100110101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux1~0_combout\,
	datab => \Register_File|ALT_INV_Mux0~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~129_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add31~1_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add32~1_sumout\,
	combout => \Arith_Logi_Unit|prod~130_combout\);

\Arith_Logi_Unit|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add1~61_sumout\ = SUM(( \Register_File|Mux0~0_combout\ ) + ( (!\Register_File|Mux16~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux0~0_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add1~58\,
	sumout => \Arith_Logi_Unit|Add1~61_sumout\);

\Arith_Logi_Unit|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add0~61_sumout\ = SUM(( \Register_File|Mux0~0_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux16~0_combout\) ) + ( \Arith_Logi_Unit|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Register_File|ALT_INV_Mux0~0_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add0~58\,
	sumout => \Arith_Logi_Unit|Add0~61_sumout\);

\Arith_Logi_Unit|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux1~1_combout\ = ( !\Control_Unit|Mux8~0_combout\ & ( ((!\Control_Unit|Mux9~0_combout\ & (\Arith_Logi_Unit|Add0~61_sumout\)) # (\Control_Unit|Mux9~0_combout\ & (((\Arith_Logi_Unit|Add1~61_sumout\))))) ) ) # ( 
-- \Control_Unit|Mux8~0_combout\ & ( (!\Control_Unit|Mux9~0_combout\ & ((((\Arith_Logi_Unit|prod~130_combout\))))) # (\Control_Unit|Mux9~0_combout\ & (\Mux_ULA_In|SAIDA[15]~15_combout\ & (\Register_File|Mux0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000000011100110100111111001111110000000111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ULA_In|ALT_INV_SAIDA[15]~15_combout\,
	datab => \Control_Unit|ALT_INV_Mux9~0_combout\,
	datac => \Register_File|ALT_INV_Mux0~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~130_combout\,
	datae => \Control_Unit|ALT_INV_Mux8~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add1~61_sumout\,
	datag => \Arith_Logi_Unit|ALT_INV_Add0~61_sumout\,
	combout => \Arith_Logi_Unit|Mux1~1_combout\);

\Arith_Logi_Unit|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux1~0_combout\ = ( \Control_Unit|Mux9~0_combout\ & ( \Arith_Logi_Unit|Mux1~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((\Control_Unit|Mux8~0_combout\ & \Register_File|Mux0~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & ( 
-- \Arith_Logi_Unit|Mux1~1_combout\ & ( (!\Control_Unit|Mux7~0_combout\) # ((!\Control_Unit|Mux8~0_combout\ & ((\Register_File|Mux0~0_combout\) # (\Mux_ULA_In|SAIDA[15]~15_combout\)))) ) ) ) # ( \Control_Unit|Mux9~0_combout\ & ( 
-- !\Arith_Logi_Unit|Mux1~1_combout\ & ( (\Control_Unit|Mux8~0_combout\ & (\Register_File|Mux0~0_combout\ & \Control_Unit|Mux7~0_combout\)) ) ) ) # ( !\Control_Unit|Mux9~0_combout\ & ( !\Arith_Logi_Unit|Mux1~1_combout\ & ( (!\Control_Unit|Mux8~0_combout\ & 
-- (\Control_Unit|Mux7~0_combout\ & ((\Register_File|Mux0~0_combout\) # (\Mux_ULA_In|SAIDA[15]~15_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000000010111111111001010101111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux8~0_combout\,
	datab => \Mux_ULA_In|ALT_INV_SAIDA[15]~15_combout\,
	datac => \Register_File|ALT_INV_Mux0~0_combout\,
	datad => \Control_Unit|ALT_INV_Mux7~0_combout\,
	datae => \Control_Unit|ALT_INV_Mux9~0_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Mux1~1_combout\,
	combout => \Arith_Logi_Unit|Mux1~0_combout\);

\Arith_Logi_Unit|resultado[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|resultado\(15) = ( \Arith_Logi_Unit|resultado\(15) & ( \Arith_Logi_Unit|Mux51~0_combout\ ) ) # ( \Arith_Logi_Unit|resultado\(15) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux1~0_combout\ ) ) ) # ( 
-- !\Arith_Logi_Unit|resultado\(15) & ( !\Arith_Logi_Unit|Mux51~0_combout\ & ( \Arith_Logi_Unit|Mux1~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux1~0_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_resultado\(15),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux51~0_combout\,
	combout => \Arith_Logi_Unit|resultado\(15));

\Write_Back_Mux|SAIDA[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Write_Back_Mux|SAIDA[15]~15_combout\ = ( \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout\ & ( \Arith_Logi_Unit|resultado\(15) ) ) # ( !\Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout\ & ( 
-- \Arith_Logi_Unit|resultado\(15) & ( ((!\Instruction_Mem|ROM~7_combout\) # ((\Instruction_Mem|ROM~9_combout\) # (\Instruction_Mem|ROM~3_combout\))) # (\Instruction_Mem|ROM~5_combout\) ) ) ) # ( 
-- \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout\ & ( !\Arith_Logi_Unit|resultado\(15) & ( (!\Instruction_Mem|ROM~5_combout\ & (\Instruction_Mem|ROM~7_combout\ & (!\Instruction_Mem|ROM~3_combout\ & !\Instruction_Mem|ROM~9_combout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000011011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~5_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~7_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~3_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	datae => \Rand_Acess_Mem|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a15~portbdataout\,
	dataf => \Arith_Logi_Unit|ALT_INV_resultado\(15),
	combout => \Write_Back_Mux|SAIDA[15]~15_combout\);

\Register_File|Reg[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Write_Back_Mux|SAIDA[15]~15_combout\,
	ena => \Register_File|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Register_File|Reg[0][15]~q\);

\Register_File|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Register_File|Mux16~0_combout\ = ( \Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[3][15]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( \Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[2][15]~q\ ) 
-- ) ) # ( \Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[1][15]~q\ ) ) ) # ( !\Instruction_Mem|ROM~11_combout\ & ( !\Instruction_Mem|ROM~13_combout\ & ( \Register_File|Reg[0][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Reg[0][15]~q\,
	datab => \Register_File|ALT_INV_Reg[1][15]~q\,
	datac => \Register_File|ALT_INV_Reg[2][15]~q\,
	datad => \Register_File|ALT_INV_Reg[3][15]~q\,
	datae => \Instruction_Mem|ALT_INV_ROM~11_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~13_combout\,
	combout => \Register_File|Mux16~0_combout\);

\Arith_Logi_Unit|Equal0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Equal0~7_combout\ = ( \Register_File|Mux0~0_combout\ & ( (!\Control_Unit|Mux5~0_combout\ & (\Register_File|Mux16~0_combout\ & (!\Register_File|Mux17~0_combout\ $ (\Register_File|Mux1~0_combout\)))) ) ) # ( !\Register_File|Mux0~0_combout\ 
-- & ( (!\Control_Unit|Mux5~0_combout\ & (!\Register_File|Mux16~0_combout\ & (!\Register_File|Mux17~0_combout\ $ (\Register_File|Mux1~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101001001010000000000001000001011010010010100000000000010000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux17~0_combout\,
	datac => \Register_File|ALT_INV_Mux1~0_combout\,
	datad => \Register_File|ALT_INV_Mux16~0_combout\,
	datae => \Register_File|ALT_INV_Mux0~0_combout\,
	combout => \Arith_Logi_Unit|Equal0~7_combout\);

\Arith_Logi_Unit|Equal0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Equal0~8_combout\ = ( \Arith_Logi_Unit|Equal0~7_combout\ & ( (!\Mux_ULA_In|SAIDA[12]~0_combout\ & (!\Register_File|Mux3~0_combout\ & (!\Mux_ULA_In|SAIDA[13]~1_combout\ $ (\Register_File|Mux2~0_combout\)))) # 
-- (\Mux_ULA_In|SAIDA[12]~0_combout\ & (\Register_File|Mux3~0_combout\ & (!\Mux_ULA_In|SAIDA[13]~1_combout\ $ (\Register_File|Mux2~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100100000000100100000000000000001001000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ULA_In|ALT_INV_SAIDA[12]~0_combout\,
	datab => \Register_File|ALT_INV_Mux3~0_combout\,
	datac => \Mux_ULA_In|ALT_INV_SAIDA[13]~1_combout\,
	datad => \Register_File|ALT_INV_Mux2~0_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Equal0~7_combout\,
	combout => \Arith_Logi_Unit|Equal0~8_combout\);

\Control_Unit|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Control_Unit|Mux1~0_combout\ = (\Instruction_Mem|ROM~5_combout\ & (!\Instruction_Mem|ROM~7_combout\ & \Instruction_Mem|ROM~3_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~5_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~7_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~3_combout\,
	combout => \Control_Unit|Mux1~0_combout\);

\Branch_AND_Gate|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_AND_Gate|S~combout\ = ( \Arith_Logi_Unit|Mux51~0_combout\ & ( \Control_Unit|Mux1~0_combout\ & ( !\Control_Unit|Mux8~0_combout\ $ (((!\Arith_Logi_Unit|Equal0~0_combout\) # ((!\Arith_Logi_Unit|Equal0~6_combout\) # 
-- (!\Arith_Logi_Unit|Equal0~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux8~0_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Equal0~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Equal0~6_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Equal0~8_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Mux51~0_combout\,
	dataf => \Control_Unit|ALT_INV_Mux1~0_combout\,
	combout => \Branch_AND_Gate|S~combout\);

\Branch_Mux|SAIDA[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Mux|SAIDA[0]~0_combout\ = (!\Branch_AND_Gate|S~combout\ & (\Prog_Coun_Adder|Add0~1_sumout\)) # (\Branch_AND_Gate|S~combout\ & ((\Branch_Adder|Add0~1_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Branch_AND_Gate|ALT_INV_S~combout\,
	datab => \Prog_Coun_Adder|ALT_INV_Add0~1_sumout\,
	datac => \Branch_Adder|ALT_INV_Add0~1_sumout\,
	combout => \Branch_Mux|SAIDA[0]~0_combout\);

\Branch_Mux|SAIDA[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Mux|SAIDA[1]~1_combout\ = (!\Branch_AND_Gate|S~combout\ & (\Prog_Coun_Adder|Add0~5_sumout\)) # (\Branch_AND_Gate|S~combout\ & ((\Branch_Adder|Add0~5_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Branch_AND_Gate|ALT_INV_S~combout\,
	datab => \Prog_Coun_Adder|ALT_INV_Add0~5_sumout\,
	datac => \Branch_Adder|ALT_INV_Add0~5_sumout\,
	combout => \Branch_Mux|SAIDA[1]~1_combout\);

\Branch_Mux|SAIDA[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Mux|SAIDA[2]~2_combout\ = (!\Branch_AND_Gate|S~combout\ & (\Prog_Coun_Adder|Add0~9_sumout\)) # (\Branch_AND_Gate|S~combout\ & ((\Branch_Adder|Add0~9_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Branch_AND_Gate|ALT_INV_S~combout\,
	datab => \Prog_Coun_Adder|ALT_INV_Add0~9_sumout\,
	datac => \Branch_Adder|ALT_INV_Add0~9_sumout\,
	combout => \Branch_Mux|SAIDA[2]~2_combout\);

\Branch_Mux|SAIDA[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Mux|SAIDA[3]~3_combout\ = (!\Branch_AND_Gate|S~combout\ & (\Prog_Coun_Adder|Add0~13_sumout\)) # (\Branch_AND_Gate|S~combout\ & ((\Branch_Adder|Add0~13_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Branch_AND_Gate|ALT_INV_S~combout\,
	datab => \Prog_Coun_Adder|ALT_INV_Add0~13_sumout\,
	datac => \Branch_Adder|ALT_INV_Add0~13_sumout\,
	combout => \Branch_Mux|SAIDA[3]~3_combout\);

\Branch_Mux|SAIDA[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Mux|SAIDA[4]~4_combout\ = (!\Branch_AND_Gate|S~combout\ & (\Prog_Coun_Adder|Add0~17_sumout\)) # (\Branch_AND_Gate|S~combout\ & ((\Branch_Adder|Add0~17_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Branch_AND_Gate|ALT_INV_S~combout\,
	datab => \Prog_Coun_Adder|ALT_INV_Add0~17_sumout\,
	datac => \Branch_Adder|ALT_INV_Add0~17_sumout\,
	combout => \Branch_Mux|SAIDA[4]~4_combout\);

\Branch_Mux|SAIDA[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Mux|SAIDA[5]~5_combout\ = (!\Branch_AND_Gate|S~combout\ & (\Prog_Coun_Adder|Add0~21_sumout\)) # (\Branch_AND_Gate|S~combout\ & ((\Branch_Adder|Add0~21_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Branch_AND_Gate|ALT_INV_S~combout\,
	datab => \Prog_Coun_Adder|ALT_INV_Add0~21_sumout\,
	datac => \Branch_Adder|ALT_INV_Add0~21_sumout\,
	combout => \Branch_Mux|SAIDA[5]~5_combout\);

\Branch_Mux|SAIDA[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Mux|SAIDA[6]~6_combout\ = (!\Branch_AND_Gate|S~combout\ & (\Prog_Coun_Adder|Add0~25_sumout\)) # (\Branch_AND_Gate|S~combout\ & ((\Branch_Adder|Add0~25_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Branch_AND_Gate|ALT_INV_S~combout\,
	datab => \Prog_Coun_Adder|ALT_INV_Add0~25_sumout\,
	datac => \Branch_Adder|ALT_INV_Add0~25_sumout\,
	combout => \Branch_Mux|SAIDA[6]~6_combout\);

\Branch_Mux|SAIDA[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Mux|SAIDA[7]~7_combout\ = (!\Branch_AND_Gate|S~combout\ & (\Prog_Coun_Adder|Add0~29_sumout\)) # (\Branch_AND_Gate|S~combout\ & ((\Branch_Adder|Add0~29_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Branch_AND_Gate|ALT_INV_S~combout\,
	datab => \Prog_Coun_Adder|ALT_INV_Add0~29_sumout\,
	datac => \Branch_Adder|ALT_INV_Add0~29_sumout\,
	combout => \Branch_Mux|SAIDA[7]~7_combout\);

\Branch_Mux|SAIDA[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Mux|SAIDA[8]~8_combout\ = (!\Branch_AND_Gate|S~combout\ & (\Prog_Coun_Adder|Add0~33_sumout\)) # (\Branch_AND_Gate|S~combout\ & ((\Branch_Adder|Add0~33_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Branch_AND_Gate|ALT_INV_S~combout\,
	datab => \Prog_Coun_Adder|ALT_INV_Add0~33_sumout\,
	datac => \Branch_Adder|ALT_INV_Add0~33_sumout\,
	combout => \Branch_Mux|SAIDA[8]~8_combout\);

\Branch_Mux|SAIDA[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Mux|SAIDA[9]~9_combout\ = (!\Branch_AND_Gate|S~combout\ & (\Prog_Coun_Adder|Add0~37_sumout\)) # (\Branch_AND_Gate|S~combout\ & ((\Branch_Adder|Add0~37_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Branch_AND_Gate|ALT_INV_S~combout\,
	datab => \Prog_Coun_Adder|ALT_INV_Add0~37_sumout\,
	datac => \Branch_Adder|ALT_INV_Add0~37_sumout\,
	combout => \Branch_Mux|SAIDA[9]~9_combout\);

\Branch_Mux|SAIDA[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Mux|SAIDA[10]~10_combout\ = (!\Branch_AND_Gate|S~combout\ & (\Prog_Coun_Adder|Add0~41_sumout\)) # (\Branch_AND_Gate|S~combout\ & ((\Branch_Adder|Add0~41_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Branch_AND_Gate|ALT_INV_S~combout\,
	datab => \Prog_Coun_Adder|ALT_INV_Add0~41_sumout\,
	datac => \Branch_Adder|ALT_INV_Add0~41_sumout\,
	combout => \Branch_Mux|SAIDA[10]~10_combout\);

\Branch_Mux|SAIDA[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Mux|SAIDA[11]~11_combout\ = (!\Branch_AND_Gate|S~combout\ & (\Prog_Coun_Adder|Add0~45_sumout\)) # (\Branch_AND_Gate|S~combout\ & ((\Branch_Adder|Add0~45_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Branch_AND_Gate|ALT_INV_S~combout\,
	datab => \Prog_Coun_Adder|ALT_INV_Add0~45_sumout\,
	datac => \Branch_Adder|ALT_INV_Add0~45_sumout\,
	combout => \Branch_Mux|SAIDA[11]~11_combout\);

\Branch_Mux|SAIDA[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Mux|SAIDA[12]~12_combout\ = (!\Branch_AND_Gate|S~combout\ & (\Prog_Coun_Adder|Add0~49_sumout\)) # (\Branch_AND_Gate|S~combout\ & ((\Branch_Adder|Add0~49_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Branch_AND_Gate|ALT_INV_S~combout\,
	datab => \Prog_Coun_Adder|ALT_INV_Add0~49_sumout\,
	datac => \Branch_Adder|ALT_INV_Add0~49_sumout\,
	combout => \Branch_Mux|SAIDA[12]~12_combout\);

\Branch_Mux|SAIDA[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Mux|SAIDA[13]~13_combout\ = (!\Branch_AND_Gate|S~combout\ & (\Prog_Coun_Adder|Add0~53_sumout\)) # (\Branch_AND_Gate|S~combout\ & ((\Branch_Adder|Add0~53_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Branch_AND_Gate|ALT_INV_S~combout\,
	datab => \Prog_Coun_Adder|ALT_INV_Add0~53_sumout\,
	datac => \Branch_Adder|ALT_INV_Add0~53_sumout\,
	combout => \Branch_Mux|SAIDA[13]~13_combout\);

\Branch_Adder|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Adder|Add0~57_sumout\ = SUM(( \Instruction_Mem|ROM~9_combout\ ) + ( \Prog_Coun_Adder|Add0~57_sumout\ ) + ( \Branch_Adder|Add0~54\ ))
-- \Branch_Adder|Add0~58\ = CARRY(( \Instruction_Mem|ROM~9_combout\ ) + ( \Prog_Coun_Adder|Add0~57_sumout\ ) + ( \Branch_Adder|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	dataf => \Prog_Coun_Adder|ALT_INV_Add0~57_sumout\,
	cin => \Branch_Adder|Add0~54\,
	sumout => \Branch_Adder|Add0~57_sumout\,
	cout => \Branch_Adder|Add0~58\);

\Program_Counter|pout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Branch_Adder|Add0~57_sumout\,
	asdata => \Prog_Coun_Adder|Add0~57_sumout\,
	sload => \Branch_AND_Gate|ALT_INV_S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Program_Counter|pout\(14));

\Prog_Coun_Adder|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Prog_Coun_Adder|Add0~57_sumout\ = SUM(( \Program_Counter|pout\(14) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~54\ ))
-- \Prog_Coun_Adder|Add0~58\ = CARRY(( \Program_Counter|pout\(14) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Program_Counter|ALT_INV_pout\(14),
	cin => \Prog_Coun_Adder|Add0~54\,
	sumout => \Prog_Coun_Adder|Add0~57_sumout\,
	cout => \Prog_Coun_Adder|Add0~58\);

\Branch_Mux|SAIDA[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Mux|SAIDA[14]~14_combout\ = (!\Branch_AND_Gate|S~combout\ & (\Prog_Coun_Adder|Add0~57_sumout\)) # (\Branch_AND_Gate|S~combout\ & ((\Branch_Adder|Add0~57_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Branch_AND_Gate|ALT_INV_S~combout\,
	datab => \Prog_Coun_Adder|ALT_INV_Add0~57_sumout\,
	datac => \Branch_Adder|ALT_INV_Add0~57_sumout\,
	combout => \Branch_Mux|SAIDA[14]~14_combout\);

\Branch_Adder|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Adder|Add0~61_sumout\ = SUM(( \Instruction_Mem|ROM~9_combout\ ) + ( \Prog_Coun_Adder|Add0~61_sumout\ ) + ( \Branch_Adder|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	dataf => \Prog_Coun_Adder|ALT_INV_Add0~61_sumout\,
	cin => \Branch_Adder|Add0~58\,
	sumout => \Branch_Adder|Add0~61_sumout\);

\Program_Counter|pout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \Branch_Adder|Add0~61_sumout\,
	asdata => \Prog_Coun_Adder|Add0~61_sumout\,
	sload => \Branch_AND_Gate|ALT_INV_S~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Program_Counter|pout\(15));

\Prog_Coun_Adder|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Prog_Coun_Adder|Add0~61_sumout\ = SUM(( \Program_Counter|pout\(15) ) + ( GND ) + ( \Prog_Coun_Adder|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Program_Counter|ALT_INV_pout\(15),
	cin => \Prog_Coun_Adder|Add0~58\,
	sumout => \Prog_Coun_Adder|Add0~61_sumout\);

\Branch_Mux|SAIDA[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Branch_Mux|SAIDA[15]~15_combout\ = (!\Branch_AND_Gate|S~combout\ & (\Prog_Coun_Adder|Add0~61_sumout\)) # (\Branch_AND_Gate|S~combout\ & ((\Branch_Adder|Add0~61_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Branch_AND_Gate|ALT_INV_S~combout\,
	datab => \Prog_Coun_Adder|ALT_INV_Add0~61_sumout\,
	datac => \Branch_Adder|ALT_INV_Add0~61_sumout\,
	combout => \Branch_Mux|SAIDA[15]~15_combout\);

\Control_Unit|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Control_Unit|Mux4~0_combout\ = (!\Instruction_Mem|ROM~5_combout\ & (\Instruction_Mem|ROM~7_combout\ & (!\Instruction_Mem|ROM~3_combout\ & !\Instruction_Mem|ROM~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_Mem|ALT_INV_ROM~5_combout\,
	datab => \Instruction_Mem|ALT_INV_ROM~7_combout\,
	datac => \Instruction_Mem|ALT_INV_ROM~3_combout\,
	datad => \Instruction_Mem|ALT_INV_ROM~9_combout\,
	combout => \Control_Unit|Mux4~0_combout\);

\Arith_Logi_Unit|Mux51~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux51~1_combout\ = ( \Arith_Logi_Unit|Mux51~0_combout\ & ( !\Control_Unit|Mux8~0_combout\ $ (((!\Arith_Logi_Unit|Equal0~0_combout\) # ((!\Arith_Logi_Unit|Equal0~6_combout\) # (!\Arith_Logi_Unit|Equal0~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101011000000000000000000101010101010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux8~0_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Equal0~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Equal0~6_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Equal0~8_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Mux51~0_combout\,
	combout => \Arith_Logi_Unit|Mux51~1_combout\);

\Arith_Logi_Unit|mult~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|mult~22_combout\ = (!\Register_File|Mux4~0_combout\ & \Register_File|Mux3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux4~0_combout\,
	datab => \Register_File|ALT_INV_Mux3~0_combout\,
	combout => \Arith_Logi_Unit|mult~22_combout\);

\Arith_Logi_Unit|Add3~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add3~65_sumout\ = SUM(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~61_sumout\) ) + ( (!\Register_File|Mux16~0_combout\) # (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add3~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add2~61_sumout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add3~58\,
	sumout => \Arith_Logi_Unit|Add3~65_sumout\);

\Arith_Logi_Unit|Add4~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add4~61_sumout\ = SUM(( (\Register_File|Mux15~0_combout\ & \Arith_Logi_Unit|Add2~61_sumout\) ) + ( (!\Control_Unit|Mux5~0_combout\ & \Register_File|Mux16~0_combout\) ) + ( \Arith_Logi_Unit|Add4~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add2~61_sumout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add4~58\,
	sumout => \Arith_Logi_Unit|Add4~61_sumout\);

\Arith_Logi_Unit|prod~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~158_combout\ = (\Register_File|Mux15~0_combout\ & ((!\Register_File|Mux14~0_combout\ & ((\Arith_Logi_Unit|Add4~61_sumout\))) # (\Register_File|Mux14~0_combout\ & (\Arith_Logi_Unit|Add2~61_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100000001010001010000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux15~0_combout\,
	datab => \Register_File|ALT_INV_Mux14~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add2~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add4~61_sumout\,
	combout => \Arith_Logi_Unit|prod~158_combout\);

\Arith_Logi_Unit|Add5~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add5~61_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~158_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~65_sumout\)) ) + ( (!\Register_File|Mux17~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add5~54\ ))
-- \Arith_Logi_Unit|Add5~62\ = CARRY(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~158_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~65_sumout\)) ) + ( (!\Register_File|Mux17~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add5~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~158_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add5~54\,
	sumout => \Arith_Logi_Unit|Add5~61_sumout\,
	cout => \Arith_Logi_Unit|Add5~62\);

\Arith_Logi_Unit|Add6~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add6~57_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|prod~158_combout\)) # (\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|Add3~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add6~54\ ))
-- \Arith_Logi_Unit|Add6~58\ = CARRY(( (!\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|prod~158_combout\)) # (\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|Add3~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add6~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_prod~158_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add3~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add6~54\,
	sumout => \Arith_Logi_Unit|Add6~57_sumout\,
	cout => \Arith_Logi_Unit|Add6~58\);

\Arith_Logi_Unit|prod~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~159_combout\ = ( \Arith_Logi_Unit|Add6~57_sumout\ & ( ((!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~158_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~65_sumout\))) # 
-- (\Arith_Logi_Unit|mult~4_combout\) ) ) # ( !\Arith_Logi_Unit|Add6~57_sumout\ & ( (!\Arith_Logi_Unit|mult~4_combout\ & ((!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~158_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & 
-- (\Arith_Logi_Unit|Add3~65_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~4_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~158_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add6~57_sumout\,
	combout => \Arith_Logi_Unit|prod~159_combout\);

\Arith_Logi_Unit|Add7~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add7~57_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~159_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~61_sumout\)) ) + ( (!\Register_File|Mux18~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add7~50\ ))
-- \Arith_Logi_Unit|Add7~58\ = CARRY(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~159_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~61_sumout\)) ) + ( (!\Register_File|Mux18~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add7~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~159_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add7~50\,
	sumout => \Arith_Logi_Unit|Add7~57_sumout\,
	cout => \Arith_Logi_Unit|Add7~58\);

\Arith_Logi_Unit|Add8~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add8~53_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~159_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~61_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add8~50\ ))
-- \Arith_Logi_Unit|Add8~54\ = CARRY(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~159_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~61_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add8~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~159_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add8~50\,
	sumout => \Arith_Logi_Unit|Add8~53_sumout\,
	cout => \Arith_Logi_Unit|Add8~54\);

\Arith_Logi_Unit|prod~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~160_combout\ = ( \Arith_Logi_Unit|Add8~53_sumout\ & ( ((!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~159_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~61_sumout\))) # 
-- (\Arith_Logi_Unit|mult~2_combout\) ) ) # ( !\Arith_Logi_Unit|Add8~53_sumout\ & ( (!\Arith_Logi_Unit|mult~2_combout\ & ((!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~159_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & 
-- (\Arith_Logi_Unit|Add5~61_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~2_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~159_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add8~53_sumout\,
	combout => \Arith_Logi_Unit|prod~160_combout\);

\Arith_Logi_Unit|Add9~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add9~53_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~160_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~57_sumout\)) ) + ( (!\Register_File|Mux19~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add9~46\ ))
-- \Arith_Logi_Unit|Add9~54\ = CARRY(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~160_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~57_sumout\)) ) + ( (!\Register_File|Mux19~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add9~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~160_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add9~46\,
	sumout => \Arith_Logi_Unit|Add9~53_sumout\,
	cout => \Arith_Logi_Unit|Add9~54\);

\Arith_Logi_Unit|Add10~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add10~49_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~160_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~57_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add10~46\ ))
-- \Arith_Logi_Unit|Add10~50\ = CARRY(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~160_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~57_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add10~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~160_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add10~46\,
	sumout => \Arith_Logi_Unit|Add10~49_sumout\,
	cout => \Arith_Logi_Unit|Add10~50\);

\Arith_Logi_Unit|prod~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~161_combout\ = ( \Arith_Logi_Unit|Add10~49_sumout\ & ( ((!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~160_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~57_sumout\))) # 
-- (\Arith_Logi_Unit|mult~7_combout\) ) ) # ( !\Arith_Logi_Unit|Add10~49_sumout\ & ( (!\Arith_Logi_Unit|mult~7_combout\ & ((!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~160_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & 
-- (\Arith_Logi_Unit|Add7~57_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~7_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~160_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add10~49_sumout\,
	combout => \Arith_Logi_Unit|prod~161_combout\);

\Arith_Logi_Unit|Add11~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add11~49_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~161_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~53_sumout\)) ) + ( (!\Register_File|Mux20~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add11~42\ ))
-- \Arith_Logi_Unit|Add11~50\ = CARRY(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~161_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~53_sumout\)) ) + ( (!\Register_File|Mux20~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add11~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~161_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add11~42\,
	sumout => \Arith_Logi_Unit|Add11~49_sumout\,
	cout => \Arith_Logi_Unit|Add11~50\);

\Arith_Logi_Unit|Add12~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add12~45_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~161_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~53_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add12~42\ ))
-- \Arith_Logi_Unit|Add12~46\ = CARRY(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~161_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~53_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add12~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~161_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add12~42\,
	sumout => \Arith_Logi_Unit|Add12~45_sumout\,
	cout => \Arith_Logi_Unit|Add12~46\);

\Arith_Logi_Unit|prod~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~162_combout\ = ( \Arith_Logi_Unit|Add12~45_sumout\ & ( ((!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~161_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~53_sumout\))) # 
-- (\Arith_Logi_Unit|mult~9_combout\) ) ) # ( !\Arith_Logi_Unit|Add12~45_sumout\ & ( (!\Arith_Logi_Unit|mult~9_combout\ & ((!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~161_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & 
-- (\Arith_Logi_Unit|Add9~53_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~9_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~161_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add12~45_sumout\,
	combout => \Arith_Logi_Unit|prod~162_combout\);

\Arith_Logi_Unit|Add13~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add13~45_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~162_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~49_sumout\)) ) + ( (!\Register_File|Mux21~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add13~38\ ))
-- \Arith_Logi_Unit|Add13~46\ = CARRY(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~162_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~49_sumout\)) ) + ( (!\Register_File|Mux21~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add13~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~162_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add13~38\,
	sumout => \Arith_Logi_Unit|Add13~45_sumout\,
	cout => \Arith_Logi_Unit|Add13~46\);

\Arith_Logi_Unit|Add14~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add14~41_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~162_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~49_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add14~38\ ))
-- \Arith_Logi_Unit|Add14~42\ = CARRY(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~162_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~49_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add14~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~162_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add14~38\,
	sumout => \Arith_Logi_Unit|Add14~41_sumout\,
	cout => \Arith_Logi_Unit|Add14~42\);

\Arith_Logi_Unit|prod~163\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~163_combout\ = ( \Arith_Logi_Unit|Add14~41_sumout\ & ( ((!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~162_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~49_sumout\))) # 
-- (\Arith_Logi_Unit|mult~11_combout\) ) ) # ( !\Arith_Logi_Unit|Add14~41_sumout\ & ( (!\Arith_Logi_Unit|mult~11_combout\ & ((!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~162_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & 
-- (\Arith_Logi_Unit|Add11~49_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~11_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~162_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add14~41_sumout\,
	combout => \Arith_Logi_Unit|prod~163_combout\);

\Arith_Logi_Unit|Add15~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add15~41_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~163_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~45_sumout\)) ) + ( (!\Register_File|Mux22~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add15~34\ ))
-- \Arith_Logi_Unit|Add15~42\ = CARRY(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~163_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~45_sumout\)) ) + ( (!\Register_File|Mux22~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add15~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~163_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add15~34\,
	sumout => \Arith_Logi_Unit|Add15~41_sumout\,
	cout => \Arith_Logi_Unit|Add15~42\);

\Arith_Logi_Unit|Add16~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add16~37_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~163_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~45_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add16~34\ ))
-- \Arith_Logi_Unit|Add16~38\ = CARRY(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~163_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~45_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add16~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~163_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add16~34\,
	sumout => \Arith_Logi_Unit|Add16~37_sumout\,
	cout => \Arith_Logi_Unit|Add16~38\);

\Arith_Logi_Unit|prod~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~164_combout\ = ( \Arith_Logi_Unit|Add16~37_sumout\ & ( ((!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~163_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~45_sumout\))) # 
-- (\Arith_Logi_Unit|mult~13_combout\) ) ) # ( !\Arith_Logi_Unit|Add16~37_sumout\ & ( (!\Arith_Logi_Unit|mult~13_combout\ & ((!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~163_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & 
-- (\Arith_Logi_Unit|Add13~45_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~13_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~163_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add16~37_sumout\,
	combout => \Arith_Logi_Unit|prod~164_combout\);

\Arith_Logi_Unit|Add17~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add17~37_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~164_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~41_sumout\)) ) + ( (!\Register_File|Mux23~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add17~30\ ))
-- \Arith_Logi_Unit|Add17~38\ = CARRY(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~164_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~41_sumout\)) ) + ( (!\Register_File|Mux23~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add17~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~164_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add17~30\,
	sumout => \Arith_Logi_Unit|Add17~37_sumout\,
	cout => \Arith_Logi_Unit|Add17~38\);

\Arith_Logi_Unit|Add18~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add18~33_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~164_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~41_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add18~30\ ))
-- \Arith_Logi_Unit|Add18~34\ = CARRY(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~164_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~41_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add18~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~164_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add18~30\,
	sumout => \Arith_Logi_Unit|Add18~33_sumout\,
	cout => \Arith_Logi_Unit|Add18~34\);

\Arith_Logi_Unit|prod~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~165_combout\ = ( \Arith_Logi_Unit|Add18~33_sumout\ & ( ((!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~164_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~41_sumout\))) # 
-- (\Arith_Logi_Unit|mult~15_combout\) ) ) # ( !\Arith_Logi_Unit|Add18~33_sumout\ & ( (!\Arith_Logi_Unit|mult~15_combout\ & ((!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~164_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & 
-- (\Arith_Logi_Unit|Add15~41_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~15_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~164_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add18~33_sumout\,
	combout => \Arith_Logi_Unit|prod~165_combout\);

\Arith_Logi_Unit|Add19~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add19~33_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~165_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~37_sumout\)) ) + ( (!\Register_File|Mux24~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add19~26\ ))
-- \Arith_Logi_Unit|Add19~34\ = CARRY(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~165_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~37_sumout\)) ) + ( (!\Register_File|Mux24~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add19~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~165_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add19~26\,
	sumout => \Arith_Logi_Unit|Add19~33_sumout\,
	cout => \Arith_Logi_Unit|Add19~34\);

\Arith_Logi_Unit|Add20~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add20~29_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~165_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~37_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add20~26\ ))
-- \Arith_Logi_Unit|Add20~30\ = CARRY(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~165_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~37_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add20~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~165_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add20~26\,
	sumout => \Arith_Logi_Unit|Add20~29_sumout\,
	cout => \Arith_Logi_Unit|Add20~30\);

\Arith_Logi_Unit|prod~166\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~166_combout\ = ( \Arith_Logi_Unit|Add20~29_sumout\ & ( ((!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~165_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~37_sumout\))) # 
-- (\Arith_Logi_Unit|mult~17_combout\) ) ) # ( !\Arith_Logi_Unit|Add20~29_sumout\ & ( (!\Arith_Logi_Unit|mult~17_combout\ & ((!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~165_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & 
-- (\Arith_Logi_Unit|Add17~37_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~17_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~165_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add20~29_sumout\,
	combout => \Arith_Logi_Unit|prod~166_combout\);

\Arith_Logi_Unit|Add21~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add21~29_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~166_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~33_sumout\)) ) + ( (!\Register_File|Mux25~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add21~22\ ))
-- \Arith_Logi_Unit|Add21~30\ = CARRY(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~166_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~33_sumout\)) ) + ( (!\Register_File|Mux25~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add21~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~166_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add21~22\,
	sumout => \Arith_Logi_Unit|Add21~29_sumout\,
	cout => \Arith_Logi_Unit|Add21~30\);

\Arith_Logi_Unit|Add22~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add22~25_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~166_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~33_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add22~22\ ))
-- \Arith_Logi_Unit|Add22~26\ = CARRY(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~166_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~33_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add22~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~166_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add22~22\,
	sumout => \Arith_Logi_Unit|Add22~25_sumout\,
	cout => \Arith_Logi_Unit|Add22~26\);

\Arith_Logi_Unit|prod~167\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~167_combout\ = ( \Arith_Logi_Unit|Add22~25_sumout\ & ( ((!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~166_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~33_sumout\))) # 
-- (\Arith_Logi_Unit|mult~19_combout\) ) ) # ( !\Arith_Logi_Unit|Add22~25_sumout\ & ( (!\Arith_Logi_Unit|mult~19_combout\ & ((!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~166_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & 
-- (\Arith_Logi_Unit|Add19~33_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~19_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~166_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add22~25_sumout\,
	combout => \Arith_Logi_Unit|prod~167_combout\);

\Arith_Logi_Unit|Add23~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add23~25_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~167_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~29_sumout\)) ) + ( (!\Register_File|Mux26~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add23~18\ ))
-- \Arith_Logi_Unit|Add23~26\ = CARRY(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~167_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~29_sumout\)) ) + ( (!\Register_File|Mux26~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add23~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~167_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add23~18\,
	sumout => \Arith_Logi_Unit|Add23~25_sumout\,
	cout => \Arith_Logi_Unit|Add23~26\);

\Arith_Logi_Unit|Add24~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add24~21_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~167_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~29_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add24~18\ ))
-- \Arith_Logi_Unit|Add24~22\ = CARRY(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~167_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~29_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add24~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~167_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add24~18\,
	sumout => \Arith_Logi_Unit|Add24~21_sumout\,
	cout => \Arith_Logi_Unit|Add24~22\);

\Arith_Logi_Unit|prod~168\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~168_combout\ = ( \Arith_Logi_Unit|Add24~21_sumout\ & ( ((!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~167_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~29_sumout\))) # 
-- (\Arith_Logi_Unit|mult~20_combout\) ) ) # ( !\Arith_Logi_Unit|Add24~21_sumout\ & ( (!\Arith_Logi_Unit|mult~20_combout\ & ((!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~167_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & 
-- (\Arith_Logi_Unit|Add21~29_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~20_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~167_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add24~21_sumout\,
	combout => \Arith_Logi_Unit|prod~168_combout\);

\Arith_Logi_Unit|Add25~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add25~21_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~168_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~25_sumout\)) ) + ( (!\Register_File|Mux27~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add25~14\ ))
-- \Arith_Logi_Unit|Add25~22\ = CARRY(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~168_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~25_sumout\)) ) + ( (!\Register_File|Mux27~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add25~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~168_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add25~14\,
	sumout => \Arith_Logi_Unit|Add25~21_sumout\,
	cout => \Arith_Logi_Unit|Add25~22\);

\Arith_Logi_Unit|Add26~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add26~17_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~168_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~25_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add26~14\ ))
-- \Arith_Logi_Unit|Add26~18\ = CARRY(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~168_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~25_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add26~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~168_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add26~14\,
	sumout => \Arith_Logi_Unit|Add26~17_sumout\,
	cout => \Arith_Logi_Unit|Add26~18\);

\Arith_Logi_Unit|prod~254\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~254_combout\ = ( \Arith_Logi_Unit|Add26~17_sumout\ & ( ((!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~168_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~25_sumout\))) # 
-- (\Arith_Logi_Unit|mult~21_combout\) ) ) # ( !\Arith_Logi_Unit|Add26~17_sumout\ & ( (!\Arith_Logi_Unit|mult~21_combout\ & ((!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~168_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & 
-- (\Arith_Logi_Unit|Add23~25_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~21_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~168_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add26~17_sumout\,
	combout => \Arith_Logi_Unit|prod~254_combout\);

\Arith_Logi_Unit|Add27~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add27~17_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~254_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~21_sumout\)) ) + ( (!\Register_File|Mux28~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add27~10\ ))
-- \Arith_Logi_Unit|Add27~18\ = CARRY(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~254_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~21_sumout\)) ) + ( (!\Register_File|Mux28~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add27~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~254_combout\,
	dataf => \Register_File|ALT_INV_Mux28~0_combout\,
	cin => \Arith_Logi_Unit|Add27~10\,
	sumout => \Arith_Logi_Unit|Add27~17_sumout\,
	cout => \Arith_Logi_Unit|Add27~18\);

\Arith_Logi_Unit|mult~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|mult~25_combout\ = (\Register_File|Mux3~0_combout\ & !\Register_File|Mux2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux3~0_combout\,
	datab => \Register_File|ALT_INV_Mux2~0_combout\,
	combout => \Arith_Logi_Unit|mult~25_combout\);

\Arith_Logi_Unit|Add28~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add28~13_sumout\ = SUM(( (!\Register_File|Mux3~0_combout\ & (((\Arith_Logi_Unit|prod~254_combout\)))) # (\Register_File|Mux3~0_combout\ & ((!\Register_File|Mux4~0_combout\ & (\Arith_Logi_Unit|Add25~21_sumout\)) # 
-- (\Register_File|Mux4~0_combout\ & ((\Arith_Logi_Unit|prod~254_combout\))))) ) + ( \Mux_ULA_In|SAIDA[3]~5_combout\ ) + ( \Arith_Logi_Unit|Add28~10\ ))
-- \Arith_Logi_Unit|Add28~14\ = CARRY(( (!\Register_File|Mux3~0_combout\ & (((\Arith_Logi_Unit|prod~254_combout\)))) # (\Register_File|Mux3~0_combout\ & ((!\Register_File|Mux4~0_combout\ & (\Arith_Logi_Unit|Add25~21_sumout\)) # 
-- (\Register_File|Mux4~0_combout\ & ((\Arith_Logi_Unit|prod~254_combout\))))) ) + ( \Mux_ULA_In|SAIDA[3]~5_combout\ ) + ( \Arith_Logi_Unit|Add28~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux3~0_combout\,
	datab => \Register_File|ALT_INV_Mux4~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~254_combout\,
	dataf => \Mux_ULA_In|ALT_INV_SAIDA[3]~5_combout\,
	cin => \Arith_Logi_Unit|Add28~10\,
	sumout => \Arith_Logi_Unit|Add28~13_sumout\,
	cout => \Arith_Logi_Unit|Add28~14\);

\Arith_Logi_Unit|prod~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~157_combout\ = (\Arith_Logi_Unit|mult~22_combout\ & \Arith_Logi_Unit|Add25~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add25~21_sumout\,
	combout => \Arith_Logi_Unit|prod~157_combout\);

\Arith_Logi_Unit|prod~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~169_combout\ = ( \Arith_Logi_Unit|prod~168_combout\ & ( \Arith_Logi_Unit|Add26~17_sumout\ & ( (!\Register_File|Mux3~0_combout\) # ((\Register_File|Mux4~0_combout\ & ((\Arith_Logi_Unit|Add23~25_sumout\) # 
-- (\Register_File|Mux5~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~168_combout\ & ( \Arith_Logi_Unit|Add26~17_sumout\ & ( (\Register_File|Mux4~0_combout\ & ((!\Register_File|Mux3~0_combout\) # ((!\Register_File|Mux5~0_combout\ & 
-- \Arith_Logi_Unit|Add23~25_sumout\)))) ) ) ) # ( \Arith_Logi_Unit|prod~168_combout\ & ( !\Arith_Logi_Unit|Add26~17_sumout\ & ( (!\Register_File|Mux4~0_combout\ & (((!\Register_File|Mux3~0_combout\)))) # (\Register_File|Mux4~0_combout\ & 
-- (\Register_File|Mux3~0_combout\ & ((\Arith_Logi_Unit|Add23~25_sumout\) # (\Register_File|Mux5~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~168_combout\ & ( !\Arith_Logi_Unit|Add26~17_sumout\ & ( (!\Register_File|Mux5~0_combout\ & 
-- (\Register_File|Mux4~0_combout\ & (\Register_File|Mux3~0_combout\ & \Arith_Logi_Unit|Add23~25_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010110000011100001100110000001100101111000111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux4~0_combout\,
	datac => \Register_File|ALT_INV_Mux3~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add23~25_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~168_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add26~17_sumout\,
	combout => \Arith_Logi_Unit|prod~169_combout\);

\Arith_Logi_Unit|prod~253\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~253_combout\ = (!\Arith_Logi_Unit|mult~25_combout\ & (((\Arith_Logi_Unit|prod~169_combout\) # (\Arith_Logi_Unit|prod~157_combout\)))) # (\Arith_Logi_Unit|mult~25_combout\ & (\Arith_Logi_Unit|Add28~13_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101110111011000110111011101100011011101110110001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~25_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add28~13_sumout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~157_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~169_combout\,
	combout => \Arith_Logi_Unit|prod~253_combout\);

\Arith_Logi_Unit|Add30~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add30~9_sumout\ = SUM(( (!\Register_File|Mux2~0_combout\ & (((\Arith_Logi_Unit|prod~253_combout\)))) # (\Register_File|Mux2~0_combout\ & ((!\Register_File|Mux3~0_combout\ & (\Arith_Logi_Unit|Add27~17_sumout\)) # 
-- (\Register_File|Mux3~0_combout\ & ((\Arith_Logi_Unit|prod~253_combout\))))) ) + ( \Mux_ULA_In|SAIDA[2]~4_combout\ ) + ( \Arith_Logi_Unit|Add30~6\ ))
-- \Arith_Logi_Unit|Add30~10\ = CARRY(( (!\Register_File|Mux2~0_combout\ & (((\Arith_Logi_Unit|prod~253_combout\)))) # (\Register_File|Mux2~0_combout\ & ((!\Register_File|Mux3~0_combout\ & (\Arith_Logi_Unit|Add27~17_sumout\)) # 
-- (\Register_File|Mux3~0_combout\ & ((\Arith_Logi_Unit|prod~253_combout\))))) ) + ( \Mux_ULA_In|SAIDA[2]~4_combout\ ) + ( \Arith_Logi_Unit|Add30~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux2~0_combout\,
	datab => \Register_File|ALT_INV_Mux3~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~253_combout\,
	dataf => \Mux_ULA_In|ALT_INV_SAIDA[2]~4_combout\,
	cin => \Arith_Logi_Unit|Add30~6\,
	sumout => \Arith_Logi_Unit|Add30~9_sumout\,
	cout => \Arith_Logi_Unit|Add30~10\);

\Arith_Logi_Unit|prod~170\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~170_combout\ = ( \Arith_Logi_Unit|prod~157_combout\ & ( \Arith_Logi_Unit|prod~169_combout\ & ( (!\Register_File|Mux3~0_combout\ & ((!\Register_File|Mux2~0_combout\) # ((\Arith_Logi_Unit|Add27~17_sumout\)))) # 
-- (\Register_File|Mux3~0_combout\ & (((\Arith_Logi_Unit|Add28~13_sumout\)) # (\Register_File|Mux2~0_combout\))) ) ) ) # ( !\Arith_Logi_Unit|prod~157_combout\ & ( \Arith_Logi_Unit|prod~169_combout\ & ( (!\Register_File|Mux3~0_combout\ & 
-- ((!\Register_File|Mux2~0_combout\) # ((\Arith_Logi_Unit|Add27~17_sumout\)))) # (\Register_File|Mux3~0_combout\ & (((\Arith_Logi_Unit|Add28~13_sumout\)) # (\Register_File|Mux2~0_combout\))) ) ) ) # ( \Arith_Logi_Unit|prod~157_combout\ & ( 
-- !\Arith_Logi_Unit|prod~169_combout\ & ( (!\Register_File|Mux3~0_combout\ & ((!\Register_File|Mux2~0_combout\) # ((\Arith_Logi_Unit|Add27~17_sumout\)))) # (\Register_File|Mux3~0_combout\ & (((\Arith_Logi_Unit|Add28~13_sumout\)) # 
-- (\Register_File|Mux2~0_combout\))) ) ) ) # ( !\Arith_Logi_Unit|prod~157_combout\ & ( !\Arith_Logi_Unit|prod~169_combout\ & ( (!\Register_File|Mux3~0_combout\ & (\Register_File|Mux2~0_combout\ & (\Arith_Logi_Unit|Add27~17_sumout\))) # 
-- (\Register_File|Mux3~0_combout\ & (!\Register_File|Mux2~0_combout\ & ((\Arith_Logi_Unit|Add28~13_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100110111101111110011011110111111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux3~0_combout\,
	datab => \Register_File|ALT_INV_Mux2~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add28~13_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~157_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_prod~169_combout\,
	combout => \Arith_Logi_Unit|prod~170_combout\);

\Arith_Logi_Unit|Add29~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add29~13_sumout\ = SUM(( \Arith_Logi_Unit|prod~170_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add29~6\ ))
-- \Arith_Logi_Unit|Add29~14\ = CARRY(( \Arith_Logi_Unit|prod~170_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add29~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux29~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~170_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~31_combout\,
	cin => \Arith_Logi_Unit|Add29~6\,
	sumout => \Arith_Logi_Unit|Add29~13_sumout\,
	cout => \Arith_Logi_Unit|Add29~14\);

\Arith_Logi_Unit|prod~171\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~171_combout\ = ( \Arith_Logi_Unit|Add29~13_sumout\ & ( (!\Register_File|Mux2~0_combout\ & (((\Arith_Logi_Unit|prod~170_combout\)) # (\Register_File|Mux1~0_combout\))) # (\Register_File|Mux2~0_combout\ & 
-- ((!\Register_File|Mux1~0_combout\ & (\Arith_Logi_Unit|Add30~9_sumout\)) # (\Register_File|Mux1~0_combout\ & ((\Arith_Logi_Unit|prod~170_combout\))))) ) ) # ( !\Arith_Logi_Unit|Add29~13_sumout\ & ( (!\Register_File|Mux2~0_combout\ & 
-- (!\Register_File|Mux1~0_combout\ & ((\Arith_Logi_Unit|prod~170_combout\)))) # (\Register_File|Mux2~0_combout\ & ((!\Register_File|Mux1~0_combout\ & (\Arith_Logi_Unit|Add30~9_sumout\)) # (\Register_File|Mux1~0_combout\ & 
-- ((\Arith_Logi_Unit|prod~170_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010011101001001101011111100000100100111010010011010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux2~0_combout\,
	datab => \Register_File|ALT_INV_Mux1~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add30~9_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~170_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add29~13_sumout\,
	combout => \Arith_Logi_Unit|prod~171_combout\);

\Arith_Logi_Unit|Add31~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add31~9_sumout\ = SUM(( \Arith_Logi_Unit|prod~171_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add31~2\ ))
-- \Arith_Logi_Unit|Add31~10\ = CARRY(( \Arith_Logi_Unit|prod~171_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~30_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add31~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~171_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add31~2\,
	sumout => \Arith_Logi_Unit|Add31~9_sumout\,
	cout => \Arith_Logi_Unit|Add31~10\);

\Arith_Logi_Unit|Add32~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add32~5_sumout\ = SUM(( \Arith_Logi_Unit|prod~171_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & 
-- ((\Instruction_Mem|ROM~30_combout\)))) ) + ( \Arith_Logi_Unit|Add32~2\ ))
-- \Arith_Logi_Unit|Add32~6\ = CARRY(( \Arith_Logi_Unit|prod~171_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((\Register_File|Mux30~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (!\Program_Counter|pout\(13) & ((\Instruction_Mem|ROM~30_combout\)))) 
-- ) + ( \Arith_Logi_Unit|Add32~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux30~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~171_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~30_combout\,
	cin => \Arith_Logi_Unit|Add32~2\,
	sumout => \Arith_Logi_Unit|Add32~5_sumout\,
	cout => \Arith_Logi_Unit|Add32~6\);

\Arith_Logi_Unit|Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux33~0_combout\ = ( \Arith_Logi_Unit|Add32~5_sumout\ & ( (!\Register_File|Mux1~0_combout\ & ((!\Register_File|Mux0~0_combout\ & (\Arith_Logi_Unit|prod~171_combout\)) # (\Register_File|Mux0~0_combout\ & 
-- ((\Arith_Logi_Unit|Add31~9_sumout\))))) # (\Register_File|Mux1~0_combout\ & ((!\Register_File|Mux0~0_combout\) # ((\Arith_Logi_Unit|prod~171_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add32~5_sumout\ & ( (!\Register_File|Mux1~0_combout\ & 
-- ((!\Register_File|Mux0~0_combout\ & (\Arith_Logi_Unit|prod~171_combout\)) # (\Register_File|Mux0~0_combout\ & ((\Arith_Logi_Unit|Add31~9_sumout\))))) # (\Register_File|Mux1~0_combout\ & (\Register_File|Mux0~0_combout\ & 
-- (\Arith_Logi_Unit|prod~171_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100101011010011010110111100001001001010110100110101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux1~0_combout\,
	datab => \Register_File|ALT_INV_Mux0~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~171_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add31~9_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add32~5_sumout\,
	combout => \Arith_Logi_Unit|Mux33~0_combout\);

\Arith_Logi_Unit|Mux52~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux52~0_combout\ = (\Control_Unit|Mux8~0_combout\ & (!\Control_Unit|Mux7~0_combout\ & !\Control_Unit|Mux9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux8~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux7~0_combout\,
	datac => \Control_Unit|ALT_INV_Mux9~0_combout\,
	combout => \Arith_Logi_Unit|Mux52~0_combout\);

\Arith_Logi_Unit|high_out[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|high_out\(0) = ( \Arith_Logi_Unit|high_out\(0) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|Mux33~0_combout\ ) ) ) # ( !\Arith_Logi_Unit|high_out\(0) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( 
-- \Arith_Logi_Unit|Mux33~0_combout\ ) ) ) # ( \Arith_Logi_Unit|high_out\(0) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux33~0_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_high_out\(0),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|high_out\(0));

\Arith_Logi_Unit|prod_h[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod_h\(0) = ( \Arith_Logi_Unit|prod_h\(0) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(0) ) ) ) # ( !\Arith_Logi_Unit|prod_h\(0) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(0) ) ) ) # ( 
-- \Arith_Logi_Unit|prod_h\(0) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_high_out\(0),
	datae => \Arith_Logi_Unit|ALT_INV_prod_h\(0),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|prod_h\(0));

\Arith_Logi_Unit|mult~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|mult~23_combout\ = (!\Register_File|Mux3~0_combout\ & \Register_File|Mux2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux3~0_combout\,
	datab => \Register_File|ALT_INV_Mux2~0_combout\,
	combout => \Arith_Logi_Unit|mult~23_combout\);

\Arith_Logi_Unit|Add5~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add5~65_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~158_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~65_sumout\)) ) + ( (!\Register_File|Mux16~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add5~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add3~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~158_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add5~62\,
	sumout => \Arith_Logi_Unit|Add5~65_sumout\);

\Arith_Logi_Unit|Add6~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add6~61_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|prod~158_combout\)) # (\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|Add3~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux16~0_combout\) ) + ( \Arith_Logi_Unit|Add6~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_prod~158_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add3~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add6~58\,
	sumout => \Arith_Logi_Unit|Add6~61_sumout\);

\Arith_Logi_Unit|prod~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~173_combout\ = ( \Arith_Logi_Unit|Add6~61_sumout\ & ( ((!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~158_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & (\Arith_Logi_Unit|Add3~65_sumout\))) # 
-- (\Arith_Logi_Unit|mult~4_combout\) ) ) # ( !\Arith_Logi_Unit|Add6~61_sumout\ & ( (!\Arith_Logi_Unit|mult~4_combout\ & ((!\Arith_Logi_Unit|mult~3_combout\ & ((\Arith_Logi_Unit|prod~158_combout\))) # (\Arith_Logi_Unit|mult~3_combout\ & 
-- (\Arith_Logi_Unit|Add3~65_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~3_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~4_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add3~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~158_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add6~61_sumout\,
	combout => \Arith_Logi_Unit|prod~173_combout\);

\Arith_Logi_Unit|Add7~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add7~61_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~173_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~65_sumout\)) ) + ( (!\Register_File|Mux17~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add7~58\ ))
-- \Arith_Logi_Unit|Add7~62\ = CARRY(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~173_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~65_sumout\)) ) + ( (!\Register_File|Mux17~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add7~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~173_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add7~58\,
	sumout => \Arith_Logi_Unit|Add7~61_sumout\,
	cout => \Arith_Logi_Unit|Add7~62\);

\Arith_Logi_Unit|Add8~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add8~57_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|prod~173_combout\)) # (\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|Add5~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add8~54\ ))
-- \Arith_Logi_Unit|Add8~58\ = CARRY(( (!\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|prod~173_combout\)) # (\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|Add5~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add8~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_prod~173_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add5~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add8~54\,
	sumout => \Arith_Logi_Unit|Add8~57_sumout\,
	cout => \Arith_Logi_Unit|Add8~58\);

\Arith_Logi_Unit|prod~174\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~174_combout\ = ( \Arith_Logi_Unit|Add8~57_sumout\ & ( ((!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~173_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~65_sumout\))) # 
-- (\Arith_Logi_Unit|mult~2_combout\) ) ) # ( !\Arith_Logi_Unit|Add8~57_sumout\ & ( (!\Arith_Logi_Unit|mult~2_combout\ & ((!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~173_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & 
-- (\Arith_Logi_Unit|Add5~65_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~2_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~173_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add8~57_sumout\,
	combout => \Arith_Logi_Unit|prod~174_combout\);

\Arith_Logi_Unit|Add9~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add9~57_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~174_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~61_sumout\)) ) + ( (!\Register_File|Mux18~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add9~54\ ))
-- \Arith_Logi_Unit|Add9~58\ = CARRY(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~174_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~61_sumout\)) ) + ( (!\Register_File|Mux18~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add9~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~174_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add9~54\,
	sumout => \Arith_Logi_Unit|Add9~57_sumout\,
	cout => \Arith_Logi_Unit|Add9~58\);

\Arith_Logi_Unit|Add10~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add10~53_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~174_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~61_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add10~50\ ))
-- \Arith_Logi_Unit|Add10~54\ = CARRY(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~174_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~61_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add10~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~174_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add10~50\,
	sumout => \Arith_Logi_Unit|Add10~53_sumout\,
	cout => \Arith_Logi_Unit|Add10~54\);

\Arith_Logi_Unit|prod~175\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~175_combout\ = ( \Arith_Logi_Unit|Add10~53_sumout\ & ( ((!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~174_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~61_sumout\))) # 
-- (\Arith_Logi_Unit|mult~7_combout\) ) ) # ( !\Arith_Logi_Unit|Add10~53_sumout\ & ( (!\Arith_Logi_Unit|mult~7_combout\ & ((!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~174_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & 
-- (\Arith_Logi_Unit|Add7~61_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~7_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~174_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add10~53_sumout\,
	combout => \Arith_Logi_Unit|prod~175_combout\);

\Arith_Logi_Unit|Add11~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add11~53_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~175_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~57_sumout\)) ) + ( (!\Register_File|Mux19~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add11~50\ ))
-- \Arith_Logi_Unit|Add11~54\ = CARRY(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~175_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~57_sumout\)) ) + ( (!\Register_File|Mux19~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add11~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~175_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add11~50\,
	sumout => \Arith_Logi_Unit|Add11~53_sumout\,
	cout => \Arith_Logi_Unit|Add11~54\);

\Arith_Logi_Unit|Add12~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add12~49_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~175_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~57_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add12~46\ ))
-- \Arith_Logi_Unit|Add12~50\ = CARRY(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~175_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~57_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add12~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~175_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add12~46\,
	sumout => \Arith_Logi_Unit|Add12~49_sumout\,
	cout => \Arith_Logi_Unit|Add12~50\);

\Arith_Logi_Unit|prod~176\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~176_combout\ = ( \Arith_Logi_Unit|Add12~49_sumout\ & ( ((!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~175_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~57_sumout\))) # 
-- (\Arith_Logi_Unit|mult~9_combout\) ) ) # ( !\Arith_Logi_Unit|Add12~49_sumout\ & ( (!\Arith_Logi_Unit|mult~9_combout\ & ((!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~175_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & 
-- (\Arith_Logi_Unit|Add9~57_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~9_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~175_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add12~49_sumout\,
	combout => \Arith_Logi_Unit|prod~176_combout\);

\Arith_Logi_Unit|Add13~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add13~49_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~176_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~53_sumout\)) ) + ( (!\Register_File|Mux20~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add13~46\ ))
-- \Arith_Logi_Unit|Add13~50\ = CARRY(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~176_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~53_sumout\)) ) + ( (!\Register_File|Mux20~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add13~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~176_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add13~46\,
	sumout => \Arith_Logi_Unit|Add13~49_sumout\,
	cout => \Arith_Logi_Unit|Add13~50\);

\Arith_Logi_Unit|Add14~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add14~45_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~176_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~53_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add14~42\ ))
-- \Arith_Logi_Unit|Add14~46\ = CARRY(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~176_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~53_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add14~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~176_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add14~42\,
	sumout => \Arith_Logi_Unit|Add14~45_sumout\,
	cout => \Arith_Logi_Unit|Add14~46\);

\Arith_Logi_Unit|prod~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~177_combout\ = ( \Arith_Logi_Unit|Add14~45_sumout\ & ( ((!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~176_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~53_sumout\))) # 
-- (\Arith_Logi_Unit|mult~11_combout\) ) ) # ( !\Arith_Logi_Unit|Add14~45_sumout\ & ( (!\Arith_Logi_Unit|mult~11_combout\ & ((!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~176_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & 
-- (\Arith_Logi_Unit|Add11~53_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~11_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~176_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add14~45_sumout\,
	combout => \Arith_Logi_Unit|prod~177_combout\);

\Arith_Logi_Unit|Add15~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add15~45_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~177_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~49_sumout\)) ) + ( (!\Register_File|Mux21~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add15~42\ ))
-- \Arith_Logi_Unit|Add15~46\ = CARRY(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~177_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~49_sumout\)) ) + ( (!\Register_File|Mux21~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add15~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~177_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add15~42\,
	sumout => \Arith_Logi_Unit|Add15~45_sumout\,
	cout => \Arith_Logi_Unit|Add15~46\);

\Arith_Logi_Unit|Add16~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add16~41_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~177_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~49_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add16~38\ ))
-- \Arith_Logi_Unit|Add16~42\ = CARRY(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~177_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~49_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add16~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~177_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add16~38\,
	sumout => \Arith_Logi_Unit|Add16~41_sumout\,
	cout => \Arith_Logi_Unit|Add16~42\);

\Arith_Logi_Unit|prod~178\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~178_combout\ = ( \Arith_Logi_Unit|Add16~41_sumout\ & ( ((!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~177_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~49_sumout\))) # 
-- (\Arith_Logi_Unit|mult~13_combout\) ) ) # ( !\Arith_Logi_Unit|Add16~41_sumout\ & ( (!\Arith_Logi_Unit|mult~13_combout\ & ((!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~177_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & 
-- (\Arith_Logi_Unit|Add13~49_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~13_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~177_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add16~41_sumout\,
	combout => \Arith_Logi_Unit|prod~178_combout\);

\Arith_Logi_Unit|Add17~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add17~41_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~178_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~45_sumout\)) ) + ( (!\Register_File|Mux22~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add17~38\ ))
-- \Arith_Logi_Unit|Add17~42\ = CARRY(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~178_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~45_sumout\)) ) + ( (!\Register_File|Mux22~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add17~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~178_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add17~38\,
	sumout => \Arith_Logi_Unit|Add17~41_sumout\,
	cout => \Arith_Logi_Unit|Add17~42\);

\Arith_Logi_Unit|Add18~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add18~37_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~178_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~45_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add18~34\ ))
-- \Arith_Logi_Unit|Add18~38\ = CARRY(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~178_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~45_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add18~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~178_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add18~34\,
	sumout => \Arith_Logi_Unit|Add18~37_sumout\,
	cout => \Arith_Logi_Unit|Add18~38\);

\Arith_Logi_Unit|prod~179\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~179_combout\ = ( \Arith_Logi_Unit|Add18~37_sumout\ & ( ((!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~178_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~45_sumout\))) # 
-- (\Arith_Logi_Unit|mult~15_combout\) ) ) # ( !\Arith_Logi_Unit|Add18~37_sumout\ & ( (!\Arith_Logi_Unit|mult~15_combout\ & ((!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~178_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & 
-- (\Arith_Logi_Unit|Add15~45_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~15_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~178_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add18~37_sumout\,
	combout => \Arith_Logi_Unit|prod~179_combout\);

\Arith_Logi_Unit|Add19~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add19~37_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~179_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~41_sumout\)) ) + ( (!\Register_File|Mux23~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add19~34\ ))
-- \Arith_Logi_Unit|Add19~38\ = CARRY(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~179_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~41_sumout\)) ) + ( (!\Register_File|Mux23~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add19~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~179_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add19~34\,
	sumout => \Arith_Logi_Unit|Add19~37_sumout\,
	cout => \Arith_Logi_Unit|Add19~38\);

\Arith_Logi_Unit|Add20~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add20~33_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~179_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~41_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add20~30\ ))
-- \Arith_Logi_Unit|Add20~34\ = CARRY(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~179_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~41_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add20~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~179_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add20~30\,
	sumout => \Arith_Logi_Unit|Add20~33_sumout\,
	cout => \Arith_Logi_Unit|Add20~34\);

\Arith_Logi_Unit|prod~180\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~180_combout\ = ( \Arith_Logi_Unit|Add20~33_sumout\ & ( ((!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~179_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~41_sumout\))) # 
-- (\Arith_Logi_Unit|mult~17_combout\) ) ) # ( !\Arith_Logi_Unit|Add20~33_sumout\ & ( (!\Arith_Logi_Unit|mult~17_combout\ & ((!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~179_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & 
-- (\Arith_Logi_Unit|Add17~41_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~17_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~179_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add20~33_sumout\,
	combout => \Arith_Logi_Unit|prod~180_combout\);

\Arith_Logi_Unit|Add21~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add21~33_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~180_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~37_sumout\)) ) + ( (!\Register_File|Mux24~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add21~30\ ))
-- \Arith_Logi_Unit|Add21~34\ = CARRY(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~180_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~37_sumout\)) ) + ( (!\Register_File|Mux24~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add21~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~180_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add21~30\,
	sumout => \Arith_Logi_Unit|Add21~33_sumout\,
	cout => \Arith_Logi_Unit|Add21~34\);

\Arith_Logi_Unit|Add22~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add22~29_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~180_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~37_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add22~26\ ))
-- \Arith_Logi_Unit|Add22~30\ = CARRY(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~180_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~37_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add22~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~180_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add22~26\,
	sumout => \Arith_Logi_Unit|Add22~29_sumout\,
	cout => \Arith_Logi_Unit|Add22~30\);

\Arith_Logi_Unit|prod~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~181_combout\ = ( \Arith_Logi_Unit|Add22~29_sumout\ & ( ((!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~180_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~37_sumout\))) # 
-- (\Arith_Logi_Unit|mult~19_combout\) ) ) # ( !\Arith_Logi_Unit|Add22~29_sumout\ & ( (!\Arith_Logi_Unit|mult~19_combout\ & ((!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~180_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & 
-- (\Arith_Logi_Unit|Add19~37_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~19_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~180_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add22~29_sumout\,
	combout => \Arith_Logi_Unit|prod~181_combout\);

\Arith_Logi_Unit|Add23~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add23~29_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~181_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~33_sumout\)) ) + ( (!\Register_File|Mux25~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add23~26\ ))
-- \Arith_Logi_Unit|Add23~30\ = CARRY(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~181_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~33_sumout\)) ) + ( (!\Register_File|Mux25~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add23~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~181_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add23~26\,
	sumout => \Arith_Logi_Unit|Add23~29_sumout\,
	cout => \Arith_Logi_Unit|Add23~30\);

\Arith_Logi_Unit|Add24~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add24~25_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~181_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~33_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add24~22\ ))
-- \Arith_Logi_Unit|Add24~26\ = CARRY(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~181_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~33_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add24~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~181_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add24~22\,
	sumout => \Arith_Logi_Unit|Add24~25_sumout\,
	cout => \Arith_Logi_Unit|Add24~26\);

\Arith_Logi_Unit|prod~182\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~182_combout\ = ( \Arith_Logi_Unit|Add24~25_sumout\ & ( ((!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~181_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~33_sumout\))) # 
-- (\Arith_Logi_Unit|mult~20_combout\) ) ) # ( !\Arith_Logi_Unit|Add24~25_sumout\ & ( (!\Arith_Logi_Unit|mult~20_combout\ & ((!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~181_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & 
-- (\Arith_Logi_Unit|Add21~33_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~20_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~181_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add24~25_sumout\,
	combout => \Arith_Logi_Unit|prod~182_combout\);

\Arith_Logi_Unit|Add25~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add25~25_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~182_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~29_sumout\)) ) + ( (!\Register_File|Mux26~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add25~22\ ))
-- \Arith_Logi_Unit|Add25~26\ = CARRY(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~182_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~29_sumout\)) ) + ( (!\Register_File|Mux26~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add25~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~182_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add25~22\,
	sumout => \Arith_Logi_Unit|Add25~25_sumout\,
	cout => \Arith_Logi_Unit|Add25~26\);

\Arith_Logi_Unit|Add26~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add26~21_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~182_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~29_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add26~18\ ))
-- \Arith_Logi_Unit|Add26~22\ = CARRY(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~182_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~29_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add26~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~182_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add26~18\,
	sumout => \Arith_Logi_Unit|Add26~21_sumout\,
	cout => \Arith_Logi_Unit|Add26~22\);

\Arith_Logi_Unit|prod~183\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~183_combout\ = ( \Arith_Logi_Unit|Add26~21_sumout\ & ( ((!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~182_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~29_sumout\))) # 
-- (\Arith_Logi_Unit|mult~21_combout\) ) ) # ( !\Arith_Logi_Unit|Add26~21_sumout\ & ( (!\Arith_Logi_Unit|mult~21_combout\ & ((!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~182_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & 
-- (\Arith_Logi_Unit|Add23~29_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~21_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~182_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add26~21_sumout\,
	combout => \Arith_Logi_Unit|prod~183_combout\);

\Arith_Logi_Unit|Add27~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add27~21_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~183_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~25_sumout\)) ) + ( (!\Register_File|Mux27~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add27~18\ ))
-- \Arith_Logi_Unit|Add27~22\ = CARRY(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~183_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~25_sumout\)) ) + ( (!\Register_File|Mux27~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add27~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~183_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add27~18\,
	sumout => \Arith_Logi_Unit|Add27~21_sumout\,
	cout => \Arith_Logi_Unit|Add27~22\);

\Arith_Logi_Unit|Add28~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add28~17_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~183_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~25_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add28~14\ ))
-- \Arith_Logi_Unit|Add28~18\ = CARRY(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~183_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~25_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add28~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~183_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add28~14\,
	sumout => \Arith_Logi_Unit|Add28~17_sumout\,
	cout => \Arith_Logi_Unit|Add28~18\);

\Arith_Logi_Unit|prod~255\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~255_combout\ = ( \Arith_Logi_Unit|Add28~17_sumout\ & ( ((!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~183_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~25_sumout\))) # 
-- (\Arith_Logi_Unit|mult~25_combout\) ) ) # ( !\Arith_Logi_Unit|Add28~17_sumout\ & ( (!\Arith_Logi_Unit|mult~25_combout\ & ((!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~183_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & 
-- (\Arith_Logi_Unit|Add25~25_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~25_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~183_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add28~17_sumout\,
	combout => \Arith_Logi_Unit|prod~255_combout\);

\Arith_Logi_Unit|Add29~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add29~17_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~255_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~21_sumout\)) ) + ( (!\Register_File|Mux28~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add29~14\ ))
-- \Arith_Logi_Unit|Add29~18\ = CARRY(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~255_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~21_sumout\)) ) + ( (!\Register_File|Mux28~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add29~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~255_combout\,
	dataf => \Register_File|ALT_INV_Mux28~0_combout\,
	cin => \Arith_Logi_Unit|Add29~14\,
	sumout => \Arith_Logi_Unit|Add29~17_sumout\,
	cout => \Arith_Logi_Unit|Add29~18\);

\Arith_Logi_Unit|Add30~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add30~13_sumout\ = SUM(( (!\Register_File|Mux2~0_combout\ & (((\Arith_Logi_Unit|prod~255_combout\)))) # (\Register_File|Mux2~0_combout\ & ((!\Register_File|Mux3~0_combout\ & (\Arith_Logi_Unit|Add27~21_sumout\)) # 
-- (\Register_File|Mux3~0_combout\ & ((\Arith_Logi_Unit|prod~255_combout\))))) ) + ( \Mux_ULA_In|SAIDA[3]~5_combout\ ) + ( \Arith_Logi_Unit|Add30~10\ ))
-- \Arith_Logi_Unit|Add30~14\ = CARRY(( (!\Register_File|Mux2~0_combout\ & (((\Arith_Logi_Unit|prod~255_combout\)))) # (\Register_File|Mux2~0_combout\ & ((!\Register_File|Mux3~0_combout\ & (\Arith_Logi_Unit|Add27~21_sumout\)) # 
-- (\Register_File|Mux3~0_combout\ & ((\Arith_Logi_Unit|prod~255_combout\))))) ) + ( \Mux_ULA_In|SAIDA[3]~5_combout\ ) + ( \Arith_Logi_Unit|Add30~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux2~0_combout\,
	datab => \Register_File|ALT_INV_Mux3~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~255_combout\,
	dataf => \Mux_ULA_In|ALT_INV_SAIDA[3]~5_combout\,
	cin => \Arith_Logi_Unit|Add30~10\,
	sumout => \Arith_Logi_Unit|Add30~13_sumout\,
	cout => \Arith_Logi_Unit|Add30~14\);

\Arith_Logi_Unit|prod~172\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~172_combout\ = (\Arith_Logi_Unit|mult~23_combout\ & \Arith_Logi_Unit|Add27~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add27~21_sumout\,
	combout => \Arith_Logi_Unit|prod~172_combout\);

\Arith_Logi_Unit|prod~184\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~184_combout\ = ( \Arith_Logi_Unit|prod~183_combout\ & ( \Arith_Logi_Unit|Add28~17_sumout\ & ( (!\Register_File|Mux2~0_combout\) # ((\Register_File|Mux3~0_combout\ & ((\Arith_Logi_Unit|Add25~25_sumout\) # 
-- (\Register_File|Mux4~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~183_combout\ & ( \Arith_Logi_Unit|Add28~17_sumout\ & ( (\Register_File|Mux3~0_combout\ & ((!\Register_File|Mux2~0_combout\) # ((!\Register_File|Mux4~0_combout\ & 
-- \Arith_Logi_Unit|Add25~25_sumout\)))) ) ) ) # ( \Arith_Logi_Unit|prod~183_combout\ & ( !\Arith_Logi_Unit|Add28~17_sumout\ & ( (!\Register_File|Mux3~0_combout\ & (((!\Register_File|Mux2~0_combout\)))) # (\Register_File|Mux3~0_combout\ & 
-- (\Register_File|Mux2~0_combout\ & ((\Arith_Logi_Unit|Add25~25_sumout\) # (\Register_File|Mux4~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~183_combout\ & ( !\Arith_Logi_Unit|Add28~17_sumout\ & ( (!\Register_File|Mux4~0_combout\ & 
-- (\Register_File|Mux3~0_combout\ & (\Register_File|Mux2~0_combout\ & \Arith_Logi_Unit|Add25~25_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010110000011100001100110000001100101111000111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux4~0_combout\,
	datab => \Register_File|ALT_INV_Mux3~0_combout\,
	datac => \Register_File|ALT_INV_Mux2~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add25~25_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~183_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add28~17_sumout\,
	combout => \Arith_Logi_Unit|prod~184_combout\);

\Arith_Logi_Unit|prod~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~185_combout\ = ( \Arith_Logi_Unit|prod~172_combout\ & ( \Arith_Logi_Unit|prod~184_combout\ & ( (!\Register_File|Mux2~0_combout\ & ((!\Register_File|Mux1~0_combout\) # ((\Arith_Logi_Unit|Add29~17_sumout\)))) # 
-- (\Register_File|Mux2~0_combout\ & (((\Arith_Logi_Unit|Add30~13_sumout\)) # (\Register_File|Mux1~0_combout\))) ) ) ) # ( !\Arith_Logi_Unit|prod~172_combout\ & ( \Arith_Logi_Unit|prod~184_combout\ & ( (!\Register_File|Mux2~0_combout\ & 
-- ((!\Register_File|Mux1~0_combout\) # ((\Arith_Logi_Unit|Add29~17_sumout\)))) # (\Register_File|Mux2~0_combout\ & (((\Arith_Logi_Unit|Add30~13_sumout\)) # (\Register_File|Mux1~0_combout\))) ) ) ) # ( \Arith_Logi_Unit|prod~172_combout\ & ( 
-- !\Arith_Logi_Unit|prod~184_combout\ & ( (!\Register_File|Mux2~0_combout\ & ((!\Register_File|Mux1~0_combout\) # ((\Arith_Logi_Unit|Add29~17_sumout\)))) # (\Register_File|Mux2~0_combout\ & (((\Arith_Logi_Unit|Add30~13_sumout\)) # 
-- (\Register_File|Mux1~0_combout\))) ) ) ) # ( !\Arith_Logi_Unit|prod~172_combout\ & ( !\Arith_Logi_Unit|prod~184_combout\ & ( (!\Register_File|Mux2~0_combout\ & (\Register_File|Mux1~0_combout\ & (\Arith_Logi_Unit|Add29~17_sumout\))) # 
-- (\Register_File|Mux2~0_combout\ & (!\Register_File|Mux1~0_combout\ & ((\Arith_Logi_Unit|Add30~13_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100110111101111110011011110111111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux2~0_combout\,
	datab => \Register_File|ALT_INV_Mux1~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add29~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add30~13_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~172_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_prod~184_combout\,
	combout => \Arith_Logi_Unit|prod~185_combout\);

\Arith_Logi_Unit|Add31~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add31~13_sumout\ = SUM(( \Arith_Logi_Unit|prod~185_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add31~10\ ))
-- \Arith_Logi_Unit|Add31~14\ = CARRY(( \Arith_Logi_Unit|prod~185_combout\ ) + ( (!\Control_Unit|Mux5~0_combout\ & (((!\Register_File|Mux29~0_combout\)))) # (\Control_Unit|Mux5~0_combout\ & (((!\Instruction_Mem|ROM~31_combout\)) # 
-- (\Program_Counter|pout\(13)))) ) + ( \Arith_Logi_Unit|Add31~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datab => \Program_Counter|ALT_INV_pout\(13),
	datac => \Register_File|ALT_INV_Mux29~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~185_combout\,
	dataf => \Instruction_Mem|ALT_INV_ROM~31_combout\,
	cin => \Arith_Logi_Unit|Add31~10\,
	sumout => \Arith_Logi_Unit|Add31~13_sumout\,
	cout => \Arith_Logi_Unit|Add31~14\);

\Arith_Logi_Unit|mult~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|mult~26_combout\ = (\Register_File|Mux2~0_combout\ & !\Register_File|Mux1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux2~0_combout\,
	datab => \Register_File|ALT_INV_Mux1~0_combout\,
	combout => \Arith_Logi_Unit|mult~26_combout\);

\Arith_Logi_Unit|prod~256\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~256_combout\ = (!\Arith_Logi_Unit|mult~26_combout\ & (((\Arith_Logi_Unit|prod~184_combout\) # (\Arith_Logi_Unit|prod~172_combout\)))) # (\Arith_Logi_Unit|mult~26_combout\ & (\Arith_Logi_Unit|Add30~13_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101110111011000110111011101100011011101110110001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~26_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add30~13_sumout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~172_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~184_combout\,
	combout => \Arith_Logi_Unit|prod~256_combout\);

\Arith_Logi_Unit|Add32~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add32~9_sumout\ = SUM(( (!\Register_File|Mux1~0_combout\ & (((\Arith_Logi_Unit|prod~256_combout\)))) # (\Register_File|Mux1~0_combout\ & ((!\Register_File|Mux2~0_combout\ & (\Arith_Logi_Unit|Add29~17_sumout\)) # 
-- (\Register_File|Mux2~0_combout\ & ((\Arith_Logi_Unit|prod~256_combout\))))) ) + ( \Mux_ULA_In|SAIDA[2]~4_combout\ ) + ( \Arith_Logi_Unit|Add32~6\ ))
-- \Arith_Logi_Unit|Add32~10\ = CARRY(( (!\Register_File|Mux1~0_combout\ & (((\Arith_Logi_Unit|prod~256_combout\)))) # (\Register_File|Mux1~0_combout\ & ((!\Register_File|Mux2~0_combout\ & (\Arith_Logi_Unit|Add29~17_sumout\)) # 
-- (\Register_File|Mux2~0_combout\ & ((\Arith_Logi_Unit|prod~256_combout\))))) ) + ( \Mux_ULA_In|SAIDA[2]~4_combout\ ) + ( \Arith_Logi_Unit|Add32~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux1~0_combout\,
	datab => \Register_File|ALT_INV_Mux2~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add29~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~256_combout\,
	dataf => \Mux_ULA_In|ALT_INV_SAIDA[2]~4_combout\,
	cin => \Arith_Logi_Unit|Add32~6\,
	sumout => \Arith_Logi_Unit|Add32~9_sumout\,
	cout => \Arith_Logi_Unit|Add32~10\);

\Arith_Logi_Unit|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux32~0_combout\ = ( \Arith_Logi_Unit|Add32~9_sumout\ & ( (!\Register_File|Mux1~0_combout\ & ((!\Register_File|Mux0~0_combout\ & (\Arith_Logi_Unit|prod~185_combout\)) # (\Register_File|Mux0~0_combout\ & 
-- ((\Arith_Logi_Unit|Add31~13_sumout\))))) # (\Register_File|Mux1~0_combout\ & ((!\Register_File|Mux0~0_combout\) # ((\Arith_Logi_Unit|prod~185_combout\)))) ) ) # ( !\Arith_Logi_Unit|Add32~9_sumout\ & ( (!\Register_File|Mux1~0_combout\ & 
-- ((!\Register_File|Mux0~0_combout\ & (\Arith_Logi_Unit|prod~185_combout\)) # (\Register_File|Mux0~0_combout\ & ((\Arith_Logi_Unit|Add31~13_sumout\))))) # (\Register_File|Mux1~0_combout\ & (\Register_File|Mux0~0_combout\ & 
-- (\Arith_Logi_Unit|prod~185_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100101011010011010110111100001001001010110100110101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux1~0_combout\,
	datab => \Register_File|ALT_INV_Mux0~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~185_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add31~13_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add32~9_sumout\,
	combout => \Arith_Logi_Unit|Mux32~0_combout\);

\Arith_Logi_Unit|high_out[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|high_out\(1) = ( \Arith_Logi_Unit|high_out\(1) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|Mux32~0_combout\ ) ) ) # ( !\Arith_Logi_Unit|high_out\(1) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( 
-- \Arith_Logi_Unit|Mux32~0_combout\ ) ) ) # ( \Arith_Logi_Unit|high_out\(1) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux32~0_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_high_out\(1),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|high_out\(1));

\Arith_Logi_Unit|prod_h[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod_h\(1) = ( \Arith_Logi_Unit|prod_h\(1) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(1) ) ) ) # ( !\Arith_Logi_Unit|prod_h\(1) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(1) ) ) ) # ( 
-- \Arith_Logi_Unit|prod_h\(1) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_high_out\(1),
	datae => \Arith_Logi_Unit|ALT_INV_prod_h\(1),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|prod_h\(1));

\Arith_Logi_Unit|Add7~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add7~65_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~173_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~65_sumout\)) ) + ( (!\Register_File|Mux16~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add7~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add5~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~173_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add7~62\,
	sumout => \Arith_Logi_Unit|Add7~65_sumout\);

\Arith_Logi_Unit|Add8~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add8~61_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|prod~173_combout\)) # (\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|Add5~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux16~0_combout\) ) + ( \Arith_Logi_Unit|Add8~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_prod~173_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add5~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add8~58\,
	sumout => \Arith_Logi_Unit|Add8~61_sumout\);

\Arith_Logi_Unit|prod~186\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~186_combout\ = ( \Arith_Logi_Unit|Add8~61_sumout\ & ( ((!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~173_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & (\Arith_Logi_Unit|Add5~65_sumout\))) # 
-- (\Arith_Logi_Unit|mult~2_combout\) ) ) # ( !\Arith_Logi_Unit|Add8~61_sumout\ & ( (!\Arith_Logi_Unit|mult~2_combout\ & ((!\Arith_Logi_Unit|mult~1_combout\ & ((\Arith_Logi_Unit|prod~173_combout\))) # (\Arith_Logi_Unit|mult~1_combout\ & 
-- (\Arith_Logi_Unit|Add5~65_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~1_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~2_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add5~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~173_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add8~61_sumout\,
	combout => \Arith_Logi_Unit|prod~186_combout\);

\Arith_Logi_Unit|Add9~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add9~61_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~186_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~65_sumout\)) ) + ( (!\Register_File|Mux17~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add9~58\ ))
-- \Arith_Logi_Unit|Add9~62\ = CARRY(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~186_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~65_sumout\)) ) + ( (!\Register_File|Mux17~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add9~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~186_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add9~58\,
	sumout => \Arith_Logi_Unit|Add9~61_sumout\,
	cout => \Arith_Logi_Unit|Add9~62\);

\Arith_Logi_Unit|Add10~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add10~57_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|prod~186_combout\)) # (\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|Add7~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add10~54\ ))
-- \Arith_Logi_Unit|Add10~58\ = CARRY(( (!\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|prod~186_combout\)) # (\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|Add7~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add10~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_prod~186_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add7~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add10~54\,
	sumout => \Arith_Logi_Unit|Add10~57_sumout\,
	cout => \Arith_Logi_Unit|Add10~58\);

\Arith_Logi_Unit|prod~187\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~187_combout\ = ( \Arith_Logi_Unit|Add10~57_sumout\ & ( ((!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~186_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~65_sumout\))) # 
-- (\Arith_Logi_Unit|mult~7_combout\) ) ) # ( !\Arith_Logi_Unit|Add10~57_sumout\ & ( (!\Arith_Logi_Unit|mult~7_combout\ & ((!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~186_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & 
-- (\Arith_Logi_Unit|Add7~65_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~7_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~186_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add10~57_sumout\,
	combout => \Arith_Logi_Unit|prod~187_combout\);

\Arith_Logi_Unit|Add11~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add11~57_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~187_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~61_sumout\)) ) + ( (!\Register_File|Mux18~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add11~54\ ))
-- \Arith_Logi_Unit|Add11~58\ = CARRY(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~187_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~61_sumout\)) ) + ( (!\Register_File|Mux18~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add11~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~187_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add11~54\,
	sumout => \Arith_Logi_Unit|Add11~57_sumout\,
	cout => \Arith_Logi_Unit|Add11~58\);

\Arith_Logi_Unit|Add12~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add12~53_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~187_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~61_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add12~50\ ))
-- \Arith_Logi_Unit|Add12~54\ = CARRY(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~187_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~61_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add12~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~187_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add12~50\,
	sumout => \Arith_Logi_Unit|Add12~53_sumout\,
	cout => \Arith_Logi_Unit|Add12~54\);

\Arith_Logi_Unit|prod~188\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~188_combout\ = ( \Arith_Logi_Unit|Add12~53_sumout\ & ( ((!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~187_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~61_sumout\))) # 
-- (\Arith_Logi_Unit|mult~9_combout\) ) ) # ( !\Arith_Logi_Unit|Add12~53_sumout\ & ( (!\Arith_Logi_Unit|mult~9_combout\ & ((!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~187_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & 
-- (\Arith_Logi_Unit|Add9~61_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~9_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~187_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add12~53_sumout\,
	combout => \Arith_Logi_Unit|prod~188_combout\);

\Arith_Logi_Unit|Add13~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add13~53_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~188_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~57_sumout\)) ) + ( (!\Register_File|Mux19~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add13~50\ ))
-- \Arith_Logi_Unit|Add13~54\ = CARRY(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~188_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~57_sumout\)) ) + ( (!\Register_File|Mux19~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add13~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~188_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add13~50\,
	sumout => \Arith_Logi_Unit|Add13~53_sumout\,
	cout => \Arith_Logi_Unit|Add13~54\);

\Arith_Logi_Unit|Add14~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add14~49_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~188_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~57_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add14~46\ ))
-- \Arith_Logi_Unit|Add14~50\ = CARRY(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~188_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~57_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add14~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~188_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add14~46\,
	sumout => \Arith_Logi_Unit|Add14~49_sumout\,
	cout => \Arith_Logi_Unit|Add14~50\);

\Arith_Logi_Unit|prod~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~189_combout\ = ( \Arith_Logi_Unit|Add14~49_sumout\ & ( ((!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~188_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~57_sumout\))) # 
-- (\Arith_Logi_Unit|mult~11_combout\) ) ) # ( !\Arith_Logi_Unit|Add14~49_sumout\ & ( (!\Arith_Logi_Unit|mult~11_combout\ & ((!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~188_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & 
-- (\Arith_Logi_Unit|Add11~57_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~11_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~188_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add14~49_sumout\,
	combout => \Arith_Logi_Unit|prod~189_combout\);

\Arith_Logi_Unit|Add15~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add15~49_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~189_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~53_sumout\)) ) + ( (!\Register_File|Mux20~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add15~46\ ))
-- \Arith_Logi_Unit|Add15~50\ = CARRY(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~189_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~53_sumout\)) ) + ( (!\Register_File|Mux20~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add15~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~189_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add15~46\,
	sumout => \Arith_Logi_Unit|Add15~49_sumout\,
	cout => \Arith_Logi_Unit|Add15~50\);

\Arith_Logi_Unit|Add16~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add16~45_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~189_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~53_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add16~42\ ))
-- \Arith_Logi_Unit|Add16~46\ = CARRY(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~189_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~53_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add16~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~189_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add16~42\,
	sumout => \Arith_Logi_Unit|Add16~45_sumout\,
	cout => \Arith_Logi_Unit|Add16~46\);

\Arith_Logi_Unit|prod~190\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~190_combout\ = ( \Arith_Logi_Unit|Add16~45_sumout\ & ( ((!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~189_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~53_sumout\))) # 
-- (\Arith_Logi_Unit|mult~13_combout\) ) ) # ( !\Arith_Logi_Unit|Add16~45_sumout\ & ( (!\Arith_Logi_Unit|mult~13_combout\ & ((!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~189_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & 
-- (\Arith_Logi_Unit|Add13~53_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~13_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~189_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add16~45_sumout\,
	combout => \Arith_Logi_Unit|prod~190_combout\);

\Arith_Logi_Unit|Add17~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add17~45_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~190_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~49_sumout\)) ) + ( (!\Register_File|Mux21~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add17~42\ ))
-- \Arith_Logi_Unit|Add17~46\ = CARRY(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~190_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~49_sumout\)) ) + ( (!\Register_File|Mux21~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add17~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~190_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add17~42\,
	sumout => \Arith_Logi_Unit|Add17~45_sumout\,
	cout => \Arith_Logi_Unit|Add17~46\);

\Arith_Logi_Unit|Add18~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add18~41_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~190_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~49_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add18~38\ ))
-- \Arith_Logi_Unit|Add18~42\ = CARRY(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~190_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~49_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add18~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~190_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add18~38\,
	sumout => \Arith_Logi_Unit|Add18~41_sumout\,
	cout => \Arith_Logi_Unit|Add18~42\);

\Arith_Logi_Unit|prod~191\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~191_combout\ = ( \Arith_Logi_Unit|Add18~41_sumout\ & ( ((!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~190_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~49_sumout\))) # 
-- (\Arith_Logi_Unit|mult~15_combout\) ) ) # ( !\Arith_Logi_Unit|Add18~41_sumout\ & ( (!\Arith_Logi_Unit|mult~15_combout\ & ((!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~190_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & 
-- (\Arith_Logi_Unit|Add15~49_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~15_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~190_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add18~41_sumout\,
	combout => \Arith_Logi_Unit|prod~191_combout\);

\Arith_Logi_Unit|Add19~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add19~41_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~191_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~45_sumout\)) ) + ( (!\Register_File|Mux22~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add19~38\ ))
-- \Arith_Logi_Unit|Add19~42\ = CARRY(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~191_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~45_sumout\)) ) + ( (!\Register_File|Mux22~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add19~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~191_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add19~38\,
	sumout => \Arith_Logi_Unit|Add19~41_sumout\,
	cout => \Arith_Logi_Unit|Add19~42\);

\Arith_Logi_Unit|Add20~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add20~37_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~191_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~45_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add20~34\ ))
-- \Arith_Logi_Unit|Add20~38\ = CARRY(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~191_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~45_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add20~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~191_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add20~34\,
	sumout => \Arith_Logi_Unit|Add20~37_sumout\,
	cout => \Arith_Logi_Unit|Add20~38\);

\Arith_Logi_Unit|prod~192\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~192_combout\ = ( \Arith_Logi_Unit|Add20~37_sumout\ & ( ((!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~191_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~45_sumout\))) # 
-- (\Arith_Logi_Unit|mult~17_combout\) ) ) # ( !\Arith_Logi_Unit|Add20~37_sumout\ & ( (!\Arith_Logi_Unit|mult~17_combout\ & ((!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~191_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & 
-- (\Arith_Logi_Unit|Add17~45_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~17_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~191_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add20~37_sumout\,
	combout => \Arith_Logi_Unit|prod~192_combout\);

\Arith_Logi_Unit|Add21~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add21~37_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~192_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~41_sumout\)) ) + ( (!\Register_File|Mux23~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add21~34\ ))
-- \Arith_Logi_Unit|Add21~38\ = CARRY(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~192_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~41_sumout\)) ) + ( (!\Register_File|Mux23~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add21~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~192_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add21~34\,
	sumout => \Arith_Logi_Unit|Add21~37_sumout\,
	cout => \Arith_Logi_Unit|Add21~38\);

\Arith_Logi_Unit|Add22~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add22~33_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~192_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~41_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add22~30\ ))
-- \Arith_Logi_Unit|Add22~34\ = CARRY(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~192_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~41_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add22~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~192_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add22~30\,
	sumout => \Arith_Logi_Unit|Add22~33_sumout\,
	cout => \Arith_Logi_Unit|Add22~34\);

\Arith_Logi_Unit|prod~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~193_combout\ = ( \Arith_Logi_Unit|Add22~33_sumout\ & ( ((!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~192_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~41_sumout\))) # 
-- (\Arith_Logi_Unit|mult~19_combout\) ) ) # ( !\Arith_Logi_Unit|Add22~33_sumout\ & ( (!\Arith_Logi_Unit|mult~19_combout\ & ((!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~192_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & 
-- (\Arith_Logi_Unit|Add19~41_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~19_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~192_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add22~33_sumout\,
	combout => \Arith_Logi_Unit|prod~193_combout\);

\Arith_Logi_Unit|Add23~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add23~33_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~193_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~37_sumout\)) ) + ( (!\Register_File|Mux24~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add23~30\ ))
-- \Arith_Logi_Unit|Add23~34\ = CARRY(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~193_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~37_sumout\)) ) + ( (!\Register_File|Mux24~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add23~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~193_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add23~30\,
	sumout => \Arith_Logi_Unit|Add23~33_sumout\,
	cout => \Arith_Logi_Unit|Add23~34\);

\Arith_Logi_Unit|Add24~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add24~29_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~193_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~37_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add24~26\ ))
-- \Arith_Logi_Unit|Add24~30\ = CARRY(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~193_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~37_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add24~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~193_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add24~26\,
	sumout => \Arith_Logi_Unit|Add24~29_sumout\,
	cout => \Arith_Logi_Unit|Add24~30\);

\Arith_Logi_Unit|prod~194\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~194_combout\ = ( \Arith_Logi_Unit|Add24~29_sumout\ & ( ((!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~193_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~37_sumout\))) # 
-- (\Arith_Logi_Unit|mult~20_combout\) ) ) # ( !\Arith_Logi_Unit|Add24~29_sumout\ & ( (!\Arith_Logi_Unit|mult~20_combout\ & ((!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~193_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & 
-- (\Arith_Logi_Unit|Add21~37_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~20_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~193_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add24~29_sumout\,
	combout => \Arith_Logi_Unit|prod~194_combout\);

\Arith_Logi_Unit|Add25~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add25~29_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~194_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~33_sumout\)) ) + ( (!\Register_File|Mux25~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add25~26\ ))
-- \Arith_Logi_Unit|Add25~30\ = CARRY(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~194_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~33_sumout\)) ) + ( (!\Register_File|Mux25~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add25~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~194_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add25~26\,
	sumout => \Arith_Logi_Unit|Add25~29_sumout\,
	cout => \Arith_Logi_Unit|Add25~30\);

\Arith_Logi_Unit|Add26~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add26~25_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~194_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~33_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add26~22\ ))
-- \Arith_Logi_Unit|Add26~26\ = CARRY(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~194_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~33_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add26~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~194_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add26~22\,
	sumout => \Arith_Logi_Unit|Add26~25_sumout\,
	cout => \Arith_Logi_Unit|Add26~26\);

\Arith_Logi_Unit|prod~195\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~195_combout\ = ( \Arith_Logi_Unit|Add26~25_sumout\ & ( ((!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~194_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~33_sumout\))) # 
-- (\Arith_Logi_Unit|mult~21_combout\) ) ) # ( !\Arith_Logi_Unit|Add26~25_sumout\ & ( (!\Arith_Logi_Unit|mult~21_combout\ & ((!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~194_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & 
-- (\Arith_Logi_Unit|Add23~33_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~21_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~194_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add26~25_sumout\,
	combout => \Arith_Logi_Unit|prod~195_combout\);

\Arith_Logi_Unit|Add27~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add27~25_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~195_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~29_sumout\)) ) + ( (!\Register_File|Mux26~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add27~22\ ))
-- \Arith_Logi_Unit|Add27~26\ = CARRY(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~195_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~29_sumout\)) ) + ( (!\Register_File|Mux26~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add27~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~195_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add27~22\,
	sumout => \Arith_Logi_Unit|Add27~25_sumout\,
	cout => \Arith_Logi_Unit|Add27~26\);

\Arith_Logi_Unit|Add28~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add28~21_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~195_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~29_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add28~18\ ))
-- \Arith_Logi_Unit|Add28~22\ = CARRY(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~195_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~29_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add28~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~195_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add28~18\,
	sumout => \Arith_Logi_Unit|Add28~21_sumout\,
	cout => \Arith_Logi_Unit|Add28~22\);

\Arith_Logi_Unit|prod~196\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~196_combout\ = ( \Arith_Logi_Unit|Add28~21_sumout\ & ( ((!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~195_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~29_sumout\))) # 
-- (\Arith_Logi_Unit|mult~25_combout\) ) ) # ( !\Arith_Logi_Unit|Add28~21_sumout\ & ( (!\Arith_Logi_Unit|mult~25_combout\ & ((!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~195_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & 
-- (\Arith_Logi_Unit|Add25~29_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~25_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~195_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add28~21_sumout\,
	combout => \Arith_Logi_Unit|prod~196_combout\);

\Arith_Logi_Unit|Add29~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add29~21_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~196_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~25_sumout\)) ) + ( (!\Register_File|Mux27~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add29~18\ ))
-- \Arith_Logi_Unit|Add29~22\ = CARRY(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~196_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~25_sumout\)) ) + ( (!\Register_File|Mux27~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add29~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~196_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add29~18\,
	sumout => \Arith_Logi_Unit|Add29~21_sumout\,
	cout => \Arith_Logi_Unit|Add29~22\);

\Arith_Logi_Unit|mult~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|mult~24_combout\ = (!\Register_File|Mux2~0_combout\ & \Register_File|Mux1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux2~0_combout\,
	datab => \Register_File|ALT_INV_Mux1~0_combout\,
	combout => \Arith_Logi_Unit|mult~24_combout\);

\Arith_Logi_Unit|Add30~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add30~17_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~196_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~25_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add30~14\ ))
-- \Arith_Logi_Unit|Add30~18\ = CARRY(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~196_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~25_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add30~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~196_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add30~14\,
	sumout => \Arith_Logi_Unit|Add30~17_sumout\,
	cout => \Arith_Logi_Unit|Add30~18\);

\Arith_Logi_Unit|prod~257\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~257_combout\ = ( \Arith_Logi_Unit|Add30~17_sumout\ & ( ((!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~196_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~25_sumout\))) # 
-- (\Arith_Logi_Unit|mult~26_combout\) ) ) # ( !\Arith_Logi_Unit|Add30~17_sumout\ & ( (!\Arith_Logi_Unit|mult~26_combout\ & ((!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~196_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & 
-- (\Arith_Logi_Unit|Add27~25_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~26_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~196_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add30~17_sumout\,
	combout => \Arith_Logi_Unit|prod~257_combout\);

\Arith_Logi_Unit|Add31~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add31~17_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~257_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~21_sumout\)) ) + ( (!\Register_File|Mux28~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add31~14\ ))
-- \Arith_Logi_Unit|Add31~18\ = CARRY(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~257_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~21_sumout\)) ) + ( (!\Register_File|Mux28~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add31~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~24_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add29~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~257_combout\,
	dataf => \Register_File|ALT_INV_Mux28~0_combout\,
	cin => \Arith_Logi_Unit|Add31~14\,
	sumout => \Arith_Logi_Unit|Add31~17_sumout\,
	cout => \Arith_Logi_Unit|Add31~18\);

\Arith_Logi_Unit|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux31~0_combout\ = ( \Arith_Logi_Unit|prod~196_combout\ & ( \Arith_Logi_Unit|Add30~17_sumout\ & ( (!\Register_File|Mux1~0_combout\) # ((\Register_File|Mux2~0_combout\ & ((\Arith_Logi_Unit|Add27~25_sumout\) # 
-- (\Register_File|Mux3~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~196_combout\ & ( \Arith_Logi_Unit|Add30~17_sumout\ & ( (\Register_File|Mux2~0_combout\ & ((!\Register_File|Mux1~0_combout\) # ((!\Register_File|Mux3~0_combout\ & 
-- \Arith_Logi_Unit|Add27~25_sumout\)))) ) ) ) # ( \Arith_Logi_Unit|prod~196_combout\ & ( !\Arith_Logi_Unit|Add30~17_sumout\ & ( (!\Register_File|Mux2~0_combout\ & (((!\Register_File|Mux1~0_combout\)))) # (\Register_File|Mux2~0_combout\ & 
-- (\Register_File|Mux1~0_combout\ & ((\Arith_Logi_Unit|Add27~25_sumout\) # (\Register_File|Mux3~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~196_combout\ & ( !\Arith_Logi_Unit|Add30~17_sumout\ & ( (!\Register_File|Mux3~0_combout\ & 
-- (\Register_File|Mux2~0_combout\ & (\Register_File|Mux1~0_combout\ & \Arith_Logi_Unit|Add27~25_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010110000011100001100110000001100101111000111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux3~0_combout\,
	datab => \Register_File|ALT_INV_Mux2~0_combout\,
	datac => \Register_File|ALT_INV_Mux1~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add27~25_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~196_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add30~17_sumout\,
	combout => \Arith_Logi_Unit|Mux31~0_combout\);

\Arith_Logi_Unit|Add32~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add32~13_sumout\ = SUM(( (!\Register_File|Mux1~0_combout\ & (((\Arith_Logi_Unit|prod~257_combout\)))) # (\Register_File|Mux1~0_combout\ & ((!\Register_File|Mux2~0_combout\ & (\Arith_Logi_Unit|Add29~21_sumout\)) # 
-- (\Register_File|Mux2~0_combout\ & ((\Arith_Logi_Unit|prod~257_combout\))))) ) + ( \Mux_ULA_In|SAIDA[3]~5_combout\ ) + ( \Arith_Logi_Unit|Add32~10\ ))
-- \Arith_Logi_Unit|Add32~14\ = CARRY(( (!\Register_File|Mux1~0_combout\ & (((\Arith_Logi_Unit|prod~257_combout\)))) # (\Register_File|Mux1~0_combout\ & ((!\Register_File|Mux2~0_combout\ & (\Arith_Logi_Unit|Add29~21_sumout\)) # 
-- (\Register_File|Mux2~0_combout\ & ((\Arith_Logi_Unit|prod~257_combout\))))) ) + ( \Mux_ULA_In|SAIDA[3]~5_combout\ ) + ( \Arith_Logi_Unit|Add32~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux1~0_combout\,
	datab => \Register_File|ALT_INV_Mux2~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add29~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~257_combout\,
	dataf => \Mux_ULA_In|ALT_INV_SAIDA[3]~5_combout\,
	cin => \Arith_Logi_Unit|Add32~10\,
	sumout => \Arith_Logi_Unit|Add32~13_sumout\,
	cout => \Arith_Logi_Unit|Add32~14\);

\Arith_Logi_Unit|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux31~1_combout\ = ( !\Register_File|Mux0~0_combout\ & ( (((!\Register_File|Mux1~0_combout\ & ((\Arith_Logi_Unit|Mux31~0_combout\))) # (\Register_File|Mux1~0_combout\ & (\Arith_Logi_Unit|Add32~13_sumout\)))) ) ) # ( 
-- \Register_File|Mux0~0_combout\ & ( (!\Register_File|Mux1~0_combout\ & ((((\Arith_Logi_Unit|Add31~17_sumout\))))) # (\Register_File|Mux1~0_combout\ & ((((!\Register_File|Mux2~0_combout\ & \Arith_Logi_Unit|Add29~21_sumout\)) # 
-- (\Arith_Logi_Unit|Mux31~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000011110000111100001111000011110010001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux2~0_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add29~21_sumout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add31~17_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Mux31~0_combout\,
	datae => \Register_File|ALT_INV_Mux0~0_combout\,
	dataf => \Register_File|ALT_INV_Mux1~0_combout\,
	datag => \Arith_Logi_Unit|ALT_INV_Add32~13_sumout\,
	combout => \Arith_Logi_Unit|Mux31~1_combout\);

\Arith_Logi_Unit|high_out[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|high_out\(2) = ( \Arith_Logi_Unit|high_out\(2) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|Mux31~1_combout\ ) ) ) # ( !\Arith_Logi_Unit|high_out\(2) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( 
-- \Arith_Logi_Unit|Mux31~1_combout\ ) ) ) # ( \Arith_Logi_Unit|high_out\(2) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux31~1_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_high_out\(2),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|high_out\(2));

\Arith_Logi_Unit|prod_h[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod_h\(2) = ( \Arith_Logi_Unit|prod_h\(2) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(2) ) ) ) # ( !\Arith_Logi_Unit|prod_h\(2) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(2) ) ) ) # ( 
-- \Arith_Logi_Unit|prod_h\(2) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_high_out\(2),
	datae => \Arith_Logi_Unit|ALT_INV_prod_h\(2),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|prod_h\(2));

\Arith_Logi_Unit|Add9~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add9~65_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~186_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~65_sumout\)) ) + ( (!\Register_File|Mux16~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add9~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add7~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~186_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add9~62\,
	sumout => \Arith_Logi_Unit|Add9~65_sumout\);

\Arith_Logi_Unit|Add10~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add10~61_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|prod~186_combout\)) # (\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|Add7~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux16~0_combout\) ) + ( \Arith_Logi_Unit|Add10~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_prod~186_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add7~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add10~58\,
	sumout => \Arith_Logi_Unit|Add10~61_sumout\);

\Arith_Logi_Unit|prod~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~197_combout\ = ( \Arith_Logi_Unit|Add10~61_sumout\ & ( ((!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~186_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & (\Arith_Logi_Unit|Add7~65_sumout\))) # 
-- (\Arith_Logi_Unit|mult~7_combout\) ) ) # ( !\Arith_Logi_Unit|Add10~61_sumout\ & ( (!\Arith_Logi_Unit|mult~7_combout\ & ((!\Arith_Logi_Unit|mult~6_combout\ & ((\Arith_Logi_Unit|prod~186_combout\))) # (\Arith_Logi_Unit|mult~6_combout\ & 
-- (\Arith_Logi_Unit|Add7~65_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~6_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~7_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add7~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~186_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add10~61_sumout\,
	combout => \Arith_Logi_Unit|prod~197_combout\);

\Arith_Logi_Unit|Add11~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add11~61_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~197_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~65_sumout\)) ) + ( (!\Register_File|Mux17~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add11~58\ ))
-- \Arith_Logi_Unit|Add11~62\ = CARRY(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~197_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~65_sumout\)) ) + ( (!\Register_File|Mux17~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add11~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~197_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add11~58\,
	sumout => \Arith_Logi_Unit|Add11~61_sumout\,
	cout => \Arith_Logi_Unit|Add11~62\);

\Arith_Logi_Unit|Add12~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add12~57_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|prod~197_combout\)) # (\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|Add9~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add12~54\ ))
-- \Arith_Logi_Unit|Add12~58\ = CARRY(( (!\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|prod~197_combout\)) # (\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|Add9~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add12~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_prod~197_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add9~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add12~54\,
	sumout => \Arith_Logi_Unit|Add12~57_sumout\,
	cout => \Arith_Logi_Unit|Add12~58\);

\Arith_Logi_Unit|prod~198\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~198_combout\ = ( \Arith_Logi_Unit|Add12~57_sumout\ & ( ((!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~197_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~65_sumout\))) # 
-- (\Arith_Logi_Unit|mult~9_combout\) ) ) # ( !\Arith_Logi_Unit|Add12~57_sumout\ & ( (!\Arith_Logi_Unit|mult~9_combout\ & ((!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~197_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & 
-- (\Arith_Logi_Unit|Add9~65_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~9_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~197_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add12~57_sumout\,
	combout => \Arith_Logi_Unit|prod~198_combout\);

\Arith_Logi_Unit|Add13~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add13~57_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~198_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~61_sumout\)) ) + ( (!\Register_File|Mux18~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add13~54\ ))
-- \Arith_Logi_Unit|Add13~58\ = CARRY(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~198_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~61_sumout\)) ) + ( (!\Register_File|Mux18~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add13~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~198_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add13~54\,
	sumout => \Arith_Logi_Unit|Add13~57_sumout\,
	cout => \Arith_Logi_Unit|Add13~58\);

\Arith_Logi_Unit|Add14~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add14~53_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~198_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~61_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add14~50\ ))
-- \Arith_Logi_Unit|Add14~54\ = CARRY(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~198_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~61_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add14~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~198_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add14~50\,
	sumout => \Arith_Logi_Unit|Add14~53_sumout\,
	cout => \Arith_Logi_Unit|Add14~54\);

\Arith_Logi_Unit|prod~199\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~199_combout\ = ( \Arith_Logi_Unit|Add14~53_sumout\ & ( ((!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~198_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~61_sumout\))) # 
-- (\Arith_Logi_Unit|mult~11_combout\) ) ) # ( !\Arith_Logi_Unit|Add14~53_sumout\ & ( (!\Arith_Logi_Unit|mult~11_combout\ & ((!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~198_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & 
-- (\Arith_Logi_Unit|Add11~61_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~11_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~198_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add14~53_sumout\,
	combout => \Arith_Logi_Unit|prod~199_combout\);

\Arith_Logi_Unit|Add15~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add15~53_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~199_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~57_sumout\)) ) + ( (!\Register_File|Mux19~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add15~50\ ))
-- \Arith_Logi_Unit|Add15~54\ = CARRY(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~199_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~57_sumout\)) ) + ( (!\Register_File|Mux19~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add15~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~199_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add15~50\,
	sumout => \Arith_Logi_Unit|Add15~53_sumout\,
	cout => \Arith_Logi_Unit|Add15~54\);

\Arith_Logi_Unit|Add16~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add16~49_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~199_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~57_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add16~46\ ))
-- \Arith_Logi_Unit|Add16~50\ = CARRY(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~199_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~57_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add16~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~199_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add16~46\,
	sumout => \Arith_Logi_Unit|Add16~49_sumout\,
	cout => \Arith_Logi_Unit|Add16~50\);

\Arith_Logi_Unit|prod~200\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~200_combout\ = ( \Arith_Logi_Unit|Add16~49_sumout\ & ( ((!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~199_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~57_sumout\))) # 
-- (\Arith_Logi_Unit|mult~13_combout\) ) ) # ( !\Arith_Logi_Unit|Add16~49_sumout\ & ( (!\Arith_Logi_Unit|mult~13_combout\ & ((!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~199_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & 
-- (\Arith_Logi_Unit|Add13~57_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~13_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~199_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add16~49_sumout\,
	combout => \Arith_Logi_Unit|prod~200_combout\);

\Arith_Logi_Unit|Add17~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add17~49_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~200_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~53_sumout\)) ) + ( (!\Register_File|Mux20~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add17~46\ ))
-- \Arith_Logi_Unit|Add17~50\ = CARRY(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~200_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~53_sumout\)) ) + ( (!\Register_File|Mux20~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add17~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~200_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add17~46\,
	sumout => \Arith_Logi_Unit|Add17~49_sumout\,
	cout => \Arith_Logi_Unit|Add17~50\);

\Arith_Logi_Unit|Add18~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add18~45_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~200_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~53_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add18~42\ ))
-- \Arith_Logi_Unit|Add18~46\ = CARRY(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~200_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~53_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add18~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~200_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add18~42\,
	sumout => \Arith_Logi_Unit|Add18~45_sumout\,
	cout => \Arith_Logi_Unit|Add18~46\);

\Arith_Logi_Unit|prod~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~201_combout\ = ( \Arith_Logi_Unit|Add18~45_sumout\ & ( ((!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~200_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~53_sumout\))) # 
-- (\Arith_Logi_Unit|mult~15_combout\) ) ) # ( !\Arith_Logi_Unit|Add18~45_sumout\ & ( (!\Arith_Logi_Unit|mult~15_combout\ & ((!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~200_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & 
-- (\Arith_Logi_Unit|Add15~53_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~15_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~200_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add18~45_sumout\,
	combout => \Arith_Logi_Unit|prod~201_combout\);

\Arith_Logi_Unit|Add19~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add19~45_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~201_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~49_sumout\)) ) + ( (!\Register_File|Mux21~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add19~42\ ))
-- \Arith_Logi_Unit|Add19~46\ = CARRY(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~201_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~49_sumout\)) ) + ( (!\Register_File|Mux21~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add19~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~201_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add19~42\,
	sumout => \Arith_Logi_Unit|Add19~45_sumout\,
	cout => \Arith_Logi_Unit|Add19~46\);

\Arith_Logi_Unit|Add20~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add20~41_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~201_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~49_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add20~38\ ))
-- \Arith_Logi_Unit|Add20~42\ = CARRY(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~201_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~49_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add20~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~201_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add20~38\,
	sumout => \Arith_Logi_Unit|Add20~41_sumout\,
	cout => \Arith_Logi_Unit|Add20~42\);

\Arith_Logi_Unit|prod~202\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~202_combout\ = ( \Arith_Logi_Unit|Add20~41_sumout\ & ( ((!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~201_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~49_sumout\))) # 
-- (\Arith_Logi_Unit|mult~17_combout\) ) ) # ( !\Arith_Logi_Unit|Add20~41_sumout\ & ( (!\Arith_Logi_Unit|mult~17_combout\ & ((!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~201_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & 
-- (\Arith_Logi_Unit|Add17~49_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~17_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~201_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add20~41_sumout\,
	combout => \Arith_Logi_Unit|prod~202_combout\);

\Arith_Logi_Unit|Add21~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add21~41_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~202_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~45_sumout\)) ) + ( (!\Register_File|Mux22~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add21~38\ ))
-- \Arith_Logi_Unit|Add21~42\ = CARRY(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~202_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~45_sumout\)) ) + ( (!\Register_File|Mux22~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add21~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~202_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add21~38\,
	sumout => \Arith_Logi_Unit|Add21~41_sumout\,
	cout => \Arith_Logi_Unit|Add21~42\);

\Arith_Logi_Unit|Add22~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add22~37_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~202_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~45_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add22~34\ ))
-- \Arith_Logi_Unit|Add22~38\ = CARRY(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~202_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~45_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add22~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~202_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add22~34\,
	sumout => \Arith_Logi_Unit|Add22~37_sumout\,
	cout => \Arith_Logi_Unit|Add22~38\);

\Arith_Logi_Unit|prod~203\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~203_combout\ = ( \Arith_Logi_Unit|Add22~37_sumout\ & ( ((!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~202_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~45_sumout\))) # 
-- (\Arith_Logi_Unit|mult~19_combout\) ) ) # ( !\Arith_Logi_Unit|Add22~37_sumout\ & ( (!\Arith_Logi_Unit|mult~19_combout\ & ((!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~202_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & 
-- (\Arith_Logi_Unit|Add19~45_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~19_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~202_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add22~37_sumout\,
	combout => \Arith_Logi_Unit|prod~203_combout\);

\Arith_Logi_Unit|Add23~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add23~37_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~203_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~41_sumout\)) ) + ( (!\Register_File|Mux23~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add23~34\ ))
-- \Arith_Logi_Unit|Add23~38\ = CARRY(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~203_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~41_sumout\)) ) + ( (!\Register_File|Mux23~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add23~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~203_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add23~34\,
	sumout => \Arith_Logi_Unit|Add23~37_sumout\,
	cout => \Arith_Logi_Unit|Add23~38\);

\Arith_Logi_Unit|Add24~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add24~33_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~203_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~41_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add24~30\ ))
-- \Arith_Logi_Unit|Add24~34\ = CARRY(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~203_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~41_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add24~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~203_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add24~30\,
	sumout => \Arith_Logi_Unit|Add24~33_sumout\,
	cout => \Arith_Logi_Unit|Add24~34\);

\Arith_Logi_Unit|prod~204\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~204_combout\ = ( \Arith_Logi_Unit|Add24~33_sumout\ & ( ((!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~203_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~41_sumout\))) # 
-- (\Arith_Logi_Unit|mult~20_combout\) ) ) # ( !\Arith_Logi_Unit|Add24~33_sumout\ & ( (!\Arith_Logi_Unit|mult~20_combout\ & ((!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~203_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & 
-- (\Arith_Logi_Unit|Add21~41_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~20_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~203_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add24~33_sumout\,
	combout => \Arith_Logi_Unit|prod~204_combout\);

\Arith_Logi_Unit|Add25~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add25~33_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~204_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~37_sumout\)) ) + ( (!\Register_File|Mux24~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add25~30\ ))
-- \Arith_Logi_Unit|Add25~34\ = CARRY(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~204_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~37_sumout\)) ) + ( (!\Register_File|Mux24~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add25~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~204_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add25~30\,
	sumout => \Arith_Logi_Unit|Add25~33_sumout\,
	cout => \Arith_Logi_Unit|Add25~34\);

\Arith_Logi_Unit|Add26~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add26~29_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~204_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~37_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add26~26\ ))
-- \Arith_Logi_Unit|Add26~30\ = CARRY(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~204_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~37_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add26~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~204_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add26~26\,
	sumout => \Arith_Logi_Unit|Add26~29_sumout\,
	cout => \Arith_Logi_Unit|Add26~30\);

\Arith_Logi_Unit|prod~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~205_combout\ = ( \Arith_Logi_Unit|Add26~29_sumout\ & ( ((!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~204_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~37_sumout\))) # 
-- (\Arith_Logi_Unit|mult~21_combout\) ) ) # ( !\Arith_Logi_Unit|Add26~29_sumout\ & ( (!\Arith_Logi_Unit|mult~21_combout\ & ((!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~204_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & 
-- (\Arith_Logi_Unit|Add23~37_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~21_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~204_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add26~29_sumout\,
	combout => \Arith_Logi_Unit|prod~205_combout\);

\Arith_Logi_Unit|Add27~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add27~29_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~205_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~33_sumout\)) ) + ( (!\Register_File|Mux25~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add27~26\ ))
-- \Arith_Logi_Unit|Add27~30\ = CARRY(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~205_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~33_sumout\)) ) + ( (!\Register_File|Mux25~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add27~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~205_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add27~26\,
	sumout => \Arith_Logi_Unit|Add27~29_sumout\,
	cout => \Arith_Logi_Unit|Add27~30\);

\Arith_Logi_Unit|Add28~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add28~25_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~205_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~33_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add28~22\ ))
-- \Arith_Logi_Unit|Add28~26\ = CARRY(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~205_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~33_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add28~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~205_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add28~22\,
	sumout => \Arith_Logi_Unit|Add28~25_sumout\,
	cout => \Arith_Logi_Unit|Add28~26\);

\Arith_Logi_Unit|prod~206\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~206_combout\ = ( \Arith_Logi_Unit|Add28~25_sumout\ & ( ((!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~205_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~33_sumout\))) # 
-- (\Arith_Logi_Unit|mult~25_combout\) ) ) # ( !\Arith_Logi_Unit|Add28~25_sumout\ & ( (!\Arith_Logi_Unit|mult~25_combout\ & ((!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~205_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & 
-- (\Arith_Logi_Unit|Add25~33_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~25_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~205_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add28~25_sumout\,
	combout => \Arith_Logi_Unit|prod~206_combout\);

\Arith_Logi_Unit|Add29~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add29~25_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~206_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~29_sumout\)) ) + ( (!\Register_File|Mux26~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add29~22\ ))
-- \Arith_Logi_Unit|Add29~26\ = CARRY(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~206_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~29_sumout\)) ) + ( (!\Register_File|Mux26~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add29~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~206_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add29~22\,
	sumout => \Arith_Logi_Unit|Add29~25_sumout\,
	cout => \Arith_Logi_Unit|Add29~26\);

\Arith_Logi_Unit|Add30~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add30~21_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~206_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~29_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add30~18\ ))
-- \Arith_Logi_Unit|Add30~22\ = CARRY(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~206_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~29_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add30~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~206_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add30~18\,
	sumout => \Arith_Logi_Unit|Add30~21_sumout\,
	cout => \Arith_Logi_Unit|Add30~22\);

\Arith_Logi_Unit|prod~258\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~258_combout\ = ( \Arith_Logi_Unit|Add30~21_sumout\ & ( ((!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~206_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~29_sumout\))) # 
-- (\Arith_Logi_Unit|mult~26_combout\) ) ) # ( !\Arith_Logi_Unit|Add30~21_sumout\ & ( (!\Arith_Logi_Unit|mult~26_combout\ & ((!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~206_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & 
-- (\Arith_Logi_Unit|Add27~29_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~26_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~206_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add30~21_sumout\,
	combout => \Arith_Logi_Unit|prod~258_combout\);

\Arith_Logi_Unit|Add31~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add31~21_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~258_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~25_sumout\)) ) + ( (!\Register_File|Mux27~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add31~18\ ))
-- \Arith_Logi_Unit|Add31~22\ = CARRY(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~258_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~25_sumout\)) ) + ( (!\Register_File|Mux27~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add31~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~24_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add29~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~258_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add31~18\,
	sumout => \Arith_Logi_Unit|Add31~21_sumout\,
	cout => \Arith_Logi_Unit|Add31~22\);

\Arith_Logi_Unit|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux30~0_combout\ = ( \Arith_Logi_Unit|prod~206_combout\ & ( \Arith_Logi_Unit|Add30~21_sumout\ & ( (!\Register_File|Mux1~0_combout\) # ((\Register_File|Mux2~0_combout\ & ((\Arith_Logi_Unit|Add27~29_sumout\) # 
-- (\Register_File|Mux3~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~206_combout\ & ( \Arith_Logi_Unit|Add30~21_sumout\ & ( (\Register_File|Mux2~0_combout\ & ((!\Register_File|Mux1~0_combout\) # ((!\Register_File|Mux3~0_combout\ & 
-- \Arith_Logi_Unit|Add27~29_sumout\)))) ) ) ) # ( \Arith_Logi_Unit|prod~206_combout\ & ( !\Arith_Logi_Unit|Add30~21_sumout\ & ( (!\Register_File|Mux2~0_combout\ & (((!\Register_File|Mux1~0_combout\)))) # (\Register_File|Mux2~0_combout\ & 
-- (\Register_File|Mux1~0_combout\ & ((\Arith_Logi_Unit|Add27~29_sumout\) # (\Register_File|Mux3~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~206_combout\ & ( !\Arith_Logi_Unit|Add30~21_sumout\ & ( (!\Register_File|Mux3~0_combout\ & 
-- (\Register_File|Mux2~0_combout\ & (\Register_File|Mux1~0_combout\ & \Arith_Logi_Unit|Add27~29_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010110000011100001100110000001100101111000111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux3~0_combout\,
	datab => \Register_File|ALT_INV_Mux2~0_combout\,
	datac => \Register_File|ALT_INV_Mux1~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add27~29_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~206_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add30~21_sumout\,
	combout => \Arith_Logi_Unit|Mux30~0_combout\);

\Arith_Logi_Unit|Add32~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add32~17_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~258_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~25_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add32~14\ ))
-- \Arith_Logi_Unit|Add32~18\ = CARRY(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~258_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~25_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux27~0_combout\) ) + ( \Arith_Logi_Unit|Add32~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~24_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add29~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~258_combout\,
	dataf => \Register_File|ALT_INV_Mux27~0_combout\,
	cin => \Arith_Logi_Unit|Add32~14\,
	sumout => \Arith_Logi_Unit|Add32~17_sumout\,
	cout => \Arith_Logi_Unit|Add32~18\);

\Arith_Logi_Unit|Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux30~1_combout\ = ( !\Register_File|Mux0~0_combout\ & ( (((!\Register_File|Mux1~0_combout\ & ((\Arith_Logi_Unit|Mux30~0_combout\))) # (\Register_File|Mux1~0_combout\ & (\Arith_Logi_Unit|Add32~17_sumout\)))) ) ) # ( 
-- \Register_File|Mux0~0_combout\ & ( (!\Register_File|Mux1~0_combout\ & ((((\Arith_Logi_Unit|Add31~21_sumout\))))) # (\Register_File|Mux1~0_combout\ & ((((!\Register_File|Mux2~0_combout\ & \Arith_Logi_Unit|Add29~25_sumout\)) # 
-- (\Arith_Logi_Unit|Mux30~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000011110000111100001111000011110010001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux2~0_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add29~25_sumout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add31~21_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Mux30~0_combout\,
	datae => \Register_File|ALT_INV_Mux0~0_combout\,
	dataf => \Register_File|ALT_INV_Mux1~0_combout\,
	datag => \Arith_Logi_Unit|ALT_INV_Add32~17_sumout\,
	combout => \Arith_Logi_Unit|Mux30~1_combout\);

\Arith_Logi_Unit|high_out[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|high_out\(3) = ( \Arith_Logi_Unit|high_out\(3) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|Mux30~1_combout\ ) ) ) # ( !\Arith_Logi_Unit|high_out\(3) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( 
-- \Arith_Logi_Unit|Mux30~1_combout\ ) ) ) # ( \Arith_Logi_Unit|high_out\(3) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux30~1_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_high_out\(3),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|high_out\(3));

\Arith_Logi_Unit|prod_h[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod_h\(3) = ( \Arith_Logi_Unit|prod_h\(3) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(3) ) ) ) # ( !\Arith_Logi_Unit|prod_h\(3) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(3) ) ) ) # ( 
-- \Arith_Logi_Unit|prod_h\(3) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_high_out\(3),
	datae => \Arith_Logi_Unit|ALT_INV_prod_h\(3),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|prod_h\(3));

\Arith_Logi_Unit|Add11~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add11~65_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~197_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~65_sumout\)) ) + ( (!\Register_File|Mux16~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add11~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add9~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~197_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add11~62\,
	sumout => \Arith_Logi_Unit|Add11~65_sumout\);

\Arith_Logi_Unit|Add12~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add12~61_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|prod~197_combout\)) # (\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|Add9~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux16~0_combout\) ) + ( \Arith_Logi_Unit|Add12~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_prod~197_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add9~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add12~58\,
	sumout => \Arith_Logi_Unit|Add12~61_sumout\);

\Arith_Logi_Unit|prod~207\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~207_combout\ = ( \Arith_Logi_Unit|Add12~61_sumout\ & ( ((!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~197_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & (\Arith_Logi_Unit|Add9~65_sumout\))) # 
-- (\Arith_Logi_Unit|mult~9_combout\) ) ) # ( !\Arith_Logi_Unit|Add12~61_sumout\ & ( (!\Arith_Logi_Unit|mult~9_combout\ & ((!\Arith_Logi_Unit|mult~0_combout\ & ((\Arith_Logi_Unit|prod~197_combout\))) # (\Arith_Logi_Unit|mult~0_combout\ & 
-- (\Arith_Logi_Unit|Add9~65_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~0_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~9_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add9~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~197_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add12~61_sumout\,
	combout => \Arith_Logi_Unit|prod~207_combout\);

\Arith_Logi_Unit|Add13~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add13~61_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~207_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~65_sumout\)) ) + ( (!\Register_File|Mux17~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add13~58\ ))
-- \Arith_Logi_Unit|Add13~62\ = CARRY(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~207_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~65_sumout\)) ) + ( (!\Register_File|Mux17~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add13~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~207_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add13~58\,
	sumout => \Arith_Logi_Unit|Add13~61_sumout\,
	cout => \Arith_Logi_Unit|Add13~62\);

\Arith_Logi_Unit|Add14~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add14~57_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|prod~207_combout\)) # (\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|Add11~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add14~54\ ))
-- \Arith_Logi_Unit|Add14~58\ = CARRY(( (!\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|prod~207_combout\)) # (\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|Add11~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add14~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_prod~207_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add11~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add14~54\,
	sumout => \Arith_Logi_Unit|Add14~57_sumout\,
	cout => \Arith_Logi_Unit|Add14~58\);

\Arith_Logi_Unit|prod~208\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~208_combout\ = ( \Arith_Logi_Unit|Add14~57_sumout\ & ( ((!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~207_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~65_sumout\))) # 
-- (\Arith_Logi_Unit|mult~11_combout\) ) ) # ( !\Arith_Logi_Unit|Add14~57_sumout\ & ( (!\Arith_Logi_Unit|mult~11_combout\ & ((!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~207_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & 
-- (\Arith_Logi_Unit|Add11~65_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~11_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~207_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add14~57_sumout\,
	combout => \Arith_Logi_Unit|prod~208_combout\);

\Arith_Logi_Unit|Add15~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add15~57_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~208_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~61_sumout\)) ) + ( (!\Register_File|Mux18~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add15~54\ ))
-- \Arith_Logi_Unit|Add15~58\ = CARRY(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~208_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~61_sumout\)) ) + ( (!\Register_File|Mux18~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add15~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~208_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add15~54\,
	sumout => \Arith_Logi_Unit|Add15~57_sumout\,
	cout => \Arith_Logi_Unit|Add15~58\);

\Arith_Logi_Unit|Add16~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add16~53_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~208_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~61_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add16~50\ ))
-- \Arith_Logi_Unit|Add16~54\ = CARRY(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~208_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~61_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add16~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~208_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add16~50\,
	sumout => \Arith_Logi_Unit|Add16~53_sumout\,
	cout => \Arith_Logi_Unit|Add16~54\);

\Arith_Logi_Unit|prod~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~209_combout\ = ( \Arith_Logi_Unit|Add16~53_sumout\ & ( ((!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~208_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~61_sumout\))) # 
-- (\Arith_Logi_Unit|mult~13_combout\) ) ) # ( !\Arith_Logi_Unit|Add16~53_sumout\ & ( (!\Arith_Logi_Unit|mult~13_combout\ & ((!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~208_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & 
-- (\Arith_Logi_Unit|Add13~61_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~13_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~208_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add16~53_sumout\,
	combout => \Arith_Logi_Unit|prod~209_combout\);

\Arith_Logi_Unit|Add17~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add17~53_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~209_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~57_sumout\)) ) + ( (!\Register_File|Mux19~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add17~50\ ))
-- \Arith_Logi_Unit|Add17~54\ = CARRY(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~209_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~57_sumout\)) ) + ( (!\Register_File|Mux19~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add17~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~209_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add17~50\,
	sumout => \Arith_Logi_Unit|Add17~53_sumout\,
	cout => \Arith_Logi_Unit|Add17~54\);

\Arith_Logi_Unit|Add18~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add18~49_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~209_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~57_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add18~46\ ))
-- \Arith_Logi_Unit|Add18~50\ = CARRY(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~209_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~57_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add18~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~209_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add18~46\,
	sumout => \Arith_Logi_Unit|Add18~49_sumout\,
	cout => \Arith_Logi_Unit|Add18~50\);

\Arith_Logi_Unit|prod~210\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~210_combout\ = ( \Arith_Logi_Unit|Add18~49_sumout\ & ( ((!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~209_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~57_sumout\))) # 
-- (\Arith_Logi_Unit|mult~15_combout\) ) ) # ( !\Arith_Logi_Unit|Add18~49_sumout\ & ( (!\Arith_Logi_Unit|mult~15_combout\ & ((!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~209_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & 
-- (\Arith_Logi_Unit|Add15~57_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~15_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~209_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add18~49_sumout\,
	combout => \Arith_Logi_Unit|prod~210_combout\);

\Arith_Logi_Unit|Add19~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add19~49_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~210_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~53_sumout\)) ) + ( (!\Register_File|Mux20~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add19~46\ ))
-- \Arith_Logi_Unit|Add19~50\ = CARRY(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~210_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~53_sumout\)) ) + ( (!\Register_File|Mux20~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add19~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~210_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add19~46\,
	sumout => \Arith_Logi_Unit|Add19~49_sumout\,
	cout => \Arith_Logi_Unit|Add19~50\);

\Arith_Logi_Unit|Add20~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add20~45_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~210_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~53_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add20~42\ ))
-- \Arith_Logi_Unit|Add20~46\ = CARRY(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~210_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~53_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add20~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~210_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add20~42\,
	sumout => \Arith_Logi_Unit|Add20~45_sumout\,
	cout => \Arith_Logi_Unit|Add20~46\);

\Arith_Logi_Unit|prod~211\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~211_combout\ = ( \Arith_Logi_Unit|Add20~45_sumout\ & ( ((!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~210_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~53_sumout\))) # 
-- (\Arith_Logi_Unit|mult~17_combout\) ) ) # ( !\Arith_Logi_Unit|Add20~45_sumout\ & ( (!\Arith_Logi_Unit|mult~17_combout\ & ((!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~210_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & 
-- (\Arith_Logi_Unit|Add17~53_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~17_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~210_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add20~45_sumout\,
	combout => \Arith_Logi_Unit|prod~211_combout\);

\Arith_Logi_Unit|Add21~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add21~45_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~211_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~49_sumout\)) ) + ( (!\Register_File|Mux21~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add21~42\ ))
-- \Arith_Logi_Unit|Add21~46\ = CARRY(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~211_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~49_sumout\)) ) + ( (!\Register_File|Mux21~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add21~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~211_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add21~42\,
	sumout => \Arith_Logi_Unit|Add21~45_sumout\,
	cout => \Arith_Logi_Unit|Add21~46\);

\Arith_Logi_Unit|Add22~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add22~41_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~211_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~49_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add22~38\ ))
-- \Arith_Logi_Unit|Add22~42\ = CARRY(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~211_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~49_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add22~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~211_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add22~38\,
	sumout => \Arith_Logi_Unit|Add22~41_sumout\,
	cout => \Arith_Logi_Unit|Add22~42\);

\Arith_Logi_Unit|prod~212\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~212_combout\ = ( \Arith_Logi_Unit|Add22~41_sumout\ & ( ((!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~211_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~49_sumout\))) # 
-- (\Arith_Logi_Unit|mult~19_combout\) ) ) # ( !\Arith_Logi_Unit|Add22~41_sumout\ & ( (!\Arith_Logi_Unit|mult~19_combout\ & ((!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~211_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & 
-- (\Arith_Logi_Unit|Add19~49_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~19_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~211_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add22~41_sumout\,
	combout => \Arith_Logi_Unit|prod~212_combout\);

\Arith_Logi_Unit|Add23~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add23~41_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~212_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~45_sumout\)) ) + ( (!\Register_File|Mux22~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add23~38\ ))
-- \Arith_Logi_Unit|Add23~42\ = CARRY(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~212_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~45_sumout\)) ) + ( (!\Register_File|Mux22~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add23~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~212_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add23~38\,
	sumout => \Arith_Logi_Unit|Add23~41_sumout\,
	cout => \Arith_Logi_Unit|Add23~42\);

\Arith_Logi_Unit|Add24~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add24~37_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~212_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~45_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add24~34\ ))
-- \Arith_Logi_Unit|Add24~38\ = CARRY(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~212_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~45_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add24~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~212_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add24~34\,
	sumout => \Arith_Logi_Unit|Add24~37_sumout\,
	cout => \Arith_Logi_Unit|Add24~38\);

\Arith_Logi_Unit|prod~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~213_combout\ = ( \Arith_Logi_Unit|Add24~37_sumout\ & ( ((!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~212_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~45_sumout\))) # 
-- (\Arith_Logi_Unit|mult~20_combout\) ) ) # ( !\Arith_Logi_Unit|Add24~37_sumout\ & ( (!\Arith_Logi_Unit|mult~20_combout\ & ((!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~212_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & 
-- (\Arith_Logi_Unit|Add21~45_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~20_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~212_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add24~37_sumout\,
	combout => \Arith_Logi_Unit|prod~213_combout\);

\Arith_Logi_Unit|Add25~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add25~37_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~213_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~41_sumout\)) ) + ( (!\Register_File|Mux23~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add25~34\ ))
-- \Arith_Logi_Unit|Add25~38\ = CARRY(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~213_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~41_sumout\)) ) + ( (!\Register_File|Mux23~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add25~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~213_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add25~34\,
	sumout => \Arith_Logi_Unit|Add25~37_sumout\,
	cout => \Arith_Logi_Unit|Add25~38\);

\Arith_Logi_Unit|Add26~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add26~33_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~213_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~41_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add26~30\ ))
-- \Arith_Logi_Unit|Add26~34\ = CARRY(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~213_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~41_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add26~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~213_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add26~30\,
	sumout => \Arith_Logi_Unit|Add26~33_sumout\,
	cout => \Arith_Logi_Unit|Add26~34\);

\Arith_Logi_Unit|prod~214\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~214_combout\ = ( \Arith_Logi_Unit|Add26~33_sumout\ & ( ((!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~213_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~41_sumout\))) # 
-- (\Arith_Logi_Unit|mult~21_combout\) ) ) # ( !\Arith_Logi_Unit|Add26~33_sumout\ & ( (!\Arith_Logi_Unit|mult~21_combout\ & ((!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~213_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & 
-- (\Arith_Logi_Unit|Add23~41_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~21_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~213_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add26~33_sumout\,
	combout => \Arith_Logi_Unit|prod~214_combout\);

\Arith_Logi_Unit|Add27~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add27~33_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~214_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~37_sumout\)) ) + ( (!\Register_File|Mux24~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add27~30\ ))
-- \Arith_Logi_Unit|Add27~34\ = CARRY(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~214_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~37_sumout\)) ) + ( (!\Register_File|Mux24~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add27~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~214_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add27~30\,
	sumout => \Arith_Logi_Unit|Add27~33_sumout\,
	cout => \Arith_Logi_Unit|Add27~34\);

\Arith_Logi_Unit|Add28~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add28~29_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~214_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~37_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add28~26\ ))
-- \Arith_Logi_Unit|Add28~30\ = CARRY(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~214_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~37_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add28~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~214_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add28~26\,
	sumout => \Arith_Logi_Unit|Add28~29_sumout\,
	cout => \Arith_Logi_Unit|Add28~30\);

\Arith_Logi_Unit|prod~215\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~215_combout\ = ( \Arith_Logi_Unit|Add28~29_sumout\ & ( ((!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~214_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~37_sumout\))) # 
-- (\Arith_Logi_Unit|mult~25_combout\) ) ) # ( !\Arith_Logi_Unit|Add28~29_sumout\ & ( (!\Arith_Logi_Unit|mult~25_combout\ & ((!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~214_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & 
-- (\Arith_Logi_Unit|Add25~37_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~25_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~214_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add28~29_sumout\,
	combout => \Arith_Logi_Unit|prod~215_combout\);

\Arith_Logi_Unit|Add29~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add29~29_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~215_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~33_sumout\)) ) + ( (!\Register_File|Mux25~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add29~26\ ))
-- \Arith_Logi_Unit|Add29~30\ = CARRY(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~215_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~33_sumout\)) ) + ( (!\Register_File|Mux25~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add29~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~215_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add29~26\,
	sumout => \Arith_Logi_Unit|Add29~29_sumout\,
	cout => \Arith_Logi_Unit|Add29~30\);

\Arith_Logi_Unit|Add30~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add30~25_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~215_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~33_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add30~22\ ))
-- \Arith_Logi_Unit|Add30~26\ = CARRY(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~215_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~33_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add30~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~215_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add30~22\,
	sumout => \Arith_Logi_Unit|Add30~25_sumout\,
	cout => \Arith_Logi_Unit|Add30~26\);

\Arith_Logi_Unit|prod~259\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~259_combout\ = ( \Arith_Logi_Unit|Add30~25_sumout\ & ( ((!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~215_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~33_sumout\))) # 
-- (\Arith_Logi_Unit|mult~26_combout\) ) ) # ( !\Arith_Logi_Unit|Add30~25_sumout\ & ( (!\Arith_Logi_Unit|mult~26_combout\ & ((!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~215_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & 
-- (\Arith_Logi_Unit|Add27~33_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~26_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~215_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add30~25_sumout\,
	combout => \Arith_Logi_Unit|prod~259_combout\);

\Arith_Logi_Unit|Add31~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add31~25_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~259_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~29_sumout\)) ) + ( (!\Register_File|Mux26~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add31~22\ ))
-- \Arith_Logi_Unit|Add31~26\ = CARRY(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~259_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~29_sumout\)) ) + ( (!\Register_File|Mux26~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add31~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~24_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add29~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~259_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add31~22\,
	sumout => \Arith_Logi_Unit|Add31~25_sumout\,
	cout => \Arith_Logi_Unit|Add31~26\);

\Arith_Logi_Unit|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux29~0_combout\ = ( \Arith_Logi_Unit|prod~215_combout\ & ( \Arith_Logi_Unit|Add30~25_sumout\ & ( (!\Register_File|Mux1~0_combout\) # ((\Register_File|Mux2~0_combout\ & ((\Arith_Logi_Unit|Add27~33_sumout\) # 
-- (\Register_File|Mux3~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~215_combout\ & ( \Arith_Logi_Unit|Add30~25_sumout\ & ( (\Register_File|Mux2~0_combout\ & ((!\Register_File|Mux1~0_combout\) # ((!\Register_File|Mux3~0_combout\ & 
-- \Arith_Logi_Unit|Add27~33_sumout\)))) ) ) ) # ( \Arith_Logi_Unit|prod~215_combout\ & ( !\Arith_Logi_Unit|Add30~25_sumout\ & ( (!\Register_File|Mux2~0_combout\ & (((!\Register_File|Mux1~0_combout\)))) # (\Register_File|Mux2~0_combout\ & 
-- (\Register_File|Mux1~0_combout\ & ((\Arith_Logi_Unit|Add27~33_sumout\) # (\Register_File|Mux3~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~215_combout\ & ( !\Arith_Logi_Unit|Add30~25_sumout\ & ( (!\Register_File|Mux3~0_combout\ & 
-- (\Register_File|Mux2~0_combout\ & (\Register_File|Mux1~0_combout\ & \Arith_Logi_Unit|Add27~33_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010110000011100001100110000001100101111000111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux3~0_combout\,
	datab => \Register_File|ALT_INV_Mux2~0_combout\,
	datac => \Register_File|ALT_INV_Mux1~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add27~33_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~215_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add30~25_sumout\,
	combout => \Arith_Logi_Unit|Mux29~0_combout\);

\Arith_Logi_Unit|Add32~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add32~21_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~259_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~29_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add32~18\ ))
-- \Arith_Logi_Unit|Add32~22\ = CARRY(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~259_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~29_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux26~0_combout\) ) + ( \Arith_Logi_Unit|Add32~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~24_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add29~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~259_combout\,
	dataf => \Register_File|ALT_INV_Mux26~0_combout\,
	cin => \Arith_Logi_Unit|Add32~18\,
	sumout => \Arith_Logi_Unit|Add32~21_sumout\,
	cout => \Arith_Logi_Unit|Add32~22\);

\Arith_Logi_Unit|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux29~1_combout\ = ( !\Register_File|Mux0~0_combout\ & ( (((!\Register_File|Mux1~0_combout\ & ((\Arith_Logi_Unit|Mux29~0_combout\))) # (\Register_File|Mux1~0_combout\ & (\Arith_Logi_Unit|Add32~21_sumout\)))) ) ) # ( 
-- \Register_File|Mux0~0_combout\ & ( (!\Register_File|Mux1~0_combout\ & ((((\Arith_Logi_Unit|Add31~25_sumout\))))) # (\Register_File|Mux1~0_combout\ & ((((!\Register_File|Mux2~0_combout\ & \Arith_Logi_Unit|Add29~29_sumout\)) # 
-- (\Arith_Logi_Unit|Mux29~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000011110000111100001111000011110010001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux2~0_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add29~29_sumout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add31~25_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Mux29~0_combout\,
	datae => \Register_File|ALT_INV_Mux0~0_combout\,
	dataf => \Register_File|ALT_INV_Mux1~0_combout\,
	datag => \Arith_Logi_Unit|ALT_INV_Add32~21_sumout\,
	combout => \Arith_Logi_Unit|Mux29~1_combout\);

\Arith_Logi_Unit|high_out[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|high_out\(4) = ( \Arith_Logi_Unit|high_out\(4) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|Mux29~1_combout\ ) ) ) # ( !\Arith_Logi_Unit|high_out\(4) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( 
-- \Arith_Logi_Unit|Mux29~1_combout\ ) ) ) # ( \Arith_Logi_Unit|high_out\(4) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux29~1_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_high_out\(4),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|high_out\(4));

\Arith_Logi_Unit|prod_h[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod_h\(4) = ( \Arith_Logi_Unit|prod_h\(4) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(4) ) ) ) # ( !\Arith_Logi_Unit|prod_h\(4) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(4) ) ) ) # ( 
-- \Arith_Logi_Unit|prod_h\(4) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_high_out\(4),
	datae => \Arith_Logi_Unit|ALT_INV_prod_h\(4),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|prod_h\(4));

\Arith_Logi_Unit|Add13~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add13~65_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~207_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~65_sumout\)) ) + ( (!\Register_File|Mux16~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add13~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add11~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~207_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add13~62\,
	sumout => \Arith_Logi_Unit|Add13~65_sumout\);

\Arith_Logi_Unit|Add14~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add14~61_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|prod~207_combout\)) # (\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|Add11~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux16~0_combout\) ) + ( \Arith_Logi_Unit|Add14~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_prod~207_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add11~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add14~58\,
	sumout => \Arith_Logi_Unit|Add14~61_sumout\);

\Arith_Logi_Unit|prod~216\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~216_combout\ = ( \Arith_Logi_Unit|Add14~61_sumout\ & ( ((!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~207_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & (\Arith_Logi_Unit|Add11~65_sumout\))) # 
-- (\Arith_Logi_Unit|mult~11_combout\) ) ) # ( !\Arith_Logi_Unit|Add14~61_sumout\ & ( (!\Arith_Logi_Unit|mult~11_combout\ & ((!\Arith_Logi_Unit|mult~5_combout\ & ((\Arith_Logi_Unit|prod~207_combout\))) # (\Arith_Logi_Unit|mult~5_combout\ & 
-- (\Arith_Logi_Unit|Add11~65_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~5_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~11_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add11~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~207_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add14~61_sumout\,
	combout => \Arith_Logi_Unit|prod~216_combout\);

\Arith_Logi_Unit|Add15~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add15~61_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~216_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~65_sumout\)) ) + ( (!\Register_File|Mux17~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add15~58\ ))
-- \Arith_Logi_Unit|Add15~62\ = CARRY(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~216_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~65_sumout\)) ) + ( (!\Register_File|Mux17~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add15~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~216_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add15~58\,
	sumout => \Arith_Logi_Unit|Add15~61_sumout\,
	cout => \Arith_Logi_Unit|Add15~62\);

\Arith_Logi_Unit|Add16~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add16~57_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|prod~216_combout\)) # (\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|Add13~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add16~54\ ))
-- \Arith_Logi_Unit|Add16~58\ = CARRY(( (!\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|prod~216_combout\)) # (\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|Add13~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add16~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_prod~216_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add13~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add16~54\,
	sumout => \Arith_Logi_Unit|Add16~57_sumout\,
	cout => \Arith_Logi_Unit|Add16~58\);

\Arith_Logi_Unit|prod~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~217_combout\ = ( \Arith_Logi_Unit|Add16~57_sumout\ & ( ((!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~216_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~65_sumout\))) # 
-- (\Arith_Logi_Unit|mult~13_combout\) ) ) # ( !\Arith_Logi_Unit|Add16~57_sumout\ & ( (!\Arith_Logi_Unit|mult~13_combout\ & ((!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~216_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & 
-- (\Arith_Logi_Unit|Add13~65_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~13_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~216_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add16~57_sumout\,
	combout => \Arith_Logi_Unit|prod~217_combout\);

\Arith_Logi_Unit|Add17~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add17~57_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~217_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~61_sumout\)) ) + ( (!\Register_File|Mux18~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add17~54\ ))
-- \Arith_Logi_Unit|Add17~58\ = CARRY(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~217_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~61_sumout\)) ) + ( (!\Register_File|Mux18~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add17~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~217_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add17~54\,
	sumout => \Arith_Logi_Unit|Add17~57_sumout\,
	cout => \Arith_Logi_Unit|Add17~58\);

\Arith_Logi_Unit|Add18~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add18~53_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~217_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~61_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add18~50\ ))
-- \Arith_Logi_Unit|Add18~54\ = CARRY(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~217_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~61_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add18~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~217_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add18~50\,
	sumout => \Arith_Logi_Unit|Add18~53_sumout\,
	cout => \Arith_Logi_Unit|Add18~54\);

\Arith_Logi_Unit|prod~218\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~218_combout\ = ( \Arith_Logi_Unit|Add18~53_sumout\ & ( ((!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~217_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~61_sumout\))) # 
-- (\Arith_Logi_Unit|mult~15_combout\) ) ) # ( !\Arith_Logi_Unit|Add18~53_sumout\ & ( (!\Arith_Logi_Unit|mult~15_combout\ & ((!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~217_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & 
-- (\Arith_Logi_Unit|Add15~61_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~15_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~217_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add18~53_sumout\,
	combout => \Arith_Logi_Unit|prod~218_combout\);

\Arith_Logi_Unit|Add19~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add19~53_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~218_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~57_sumout\)) ) + ( (!\Register_File|Mux19~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add19~50\ ))
-- \Arith_Logi_Unit|Add19~54\ = CARRY(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~218_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~57_sumout\)) ) + ( (!\Register_File|Mux19~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add19~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~218_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add19~50\,
	sumout => \Arith_Logi_Unit|Add19~53_sumout\,
	cout => \Arith_Logi_Unit|Add19~54\);

\Arith_Logi_Unit|Add20~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add20~49_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~218_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~57_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add20~46\ ))
-- \Arith_Logi_Unit|Add20~50\ = CARRY(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~218_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~57_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add20~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~218_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add20~46\,
	sumout => \Arith_Logi_Unit|Add20~49_sumout\,
	cout => \Arith_Logi_Unit|Add20~50\);

\Arith_Logi_Unit|prod~219\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~219_combout\ = ( \Arith_Logi_Unit|Add20~49_sumout\ & ( ((!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~218_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~57_sumout\))) # 
-- (\Arith_Logi_Unit|mult~17_combout\) ) ) # ( !\Arith_Logi_Unit|Add20~49_sumout\ & ( (!\Arith_Logi_Unit|mult~17_combout\ & ((!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~218_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & 
-- (\Arith_Logi_Unit|Add17~57_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~17_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~218_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add20~49_sumout\,
	combout => \Arith_Logi_Unit|prod~219_combout\);

\Arith_Logi_Unit|Add21~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add21~49_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~219_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~53_sumout\)) ) + ( (!\Register_File|Mux20~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add21~46\ ))
-- \Arith_Logi_Unit|Add21~50\ = CARRY(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~219_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~53_sumout\)) ) + ( (!\Register_File|Mux20~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add21~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~219_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add21~46\,
	sumout => \Arith_Logi_Unit|Add21~49_sumout\,
	cout => \Arith_Logi_Unit|Add21~50\);

\Arith_Logi_Unit|Add22~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add22~45_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~219_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~53_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add22~42\ ))
-- \Arith_Logi_Unit|Add22~46\ = CARRY(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~219_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~53_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add22~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~219_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add22~42\,
	sumout => \Arith_Logi_Unit|Add22~45_sumout\,
	cout => \Arith_Logi_Unit|Add22~46\);

\Arith_Logi_Unit|prod~220\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~220_combout\ = ( \Arith_Logi_Unit|Add22~45_sumout\ & ( ((!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~219_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~53_sumout\))) # 
-- (\Arith_Logi_Unit|mult~19_combout\) ) ) # ( !\Arith_Logi_Unit|Add22~45_sumout\ & ( (!\Arith_Logi_Unit|mult~19_combout\ & ((!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~219_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & 
-- (\Arith_Logi_Unit|Add19~53_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~19_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~219_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add22~45_sumout\,
	combout => \Arith_Logi_Unit|prod~220_combout\);

\Arith_Logi_Unit|Add23~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add23~45_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~220_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~49_sumout\)) ) + ( (!\Register_File|Mux21~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add23~42\ ))
-- \Arith_Logi_Unit|Add23~46\ = CARRY(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~220_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~49_sumout\)) ) + ( (!\Register_File|Mux21~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add23~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~220_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add23~42\,
	sumout => \Arith_Logi_Unit|Add23~45_sumout\,
	cout => \Arith_Logi_Unit|Add23~46\);

\Arith_Logi_Unit|Add24~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add24~41_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~220_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~49_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add24~38\ ))
-- \Arith_Logi_Unit|Add24~42\ = CARRY(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~220_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~49_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add24~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~220_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add24~38\,
	sumout => \Arith_Logi_Unit|Add24~41_sumout\,
	cout => \Arith_Logi_Unit|Add24~42\);

\Arith_Logi_Unit|prod~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~221_combout\ = ( \Arith_Logi_Unit|Add24~41_sumout\ & ( ((!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~220_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~49_sumout\))) # 
-- (\Arith_Logi_Unit|mult~20_combout\) ) ) # ( !\Arith_Logi_Unit|Add24~41_sumout\ & ( (!\Arith_Logi_Unit|mult~20_combout\ & ((!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~220_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & 
-- (\Arith_Logi_Unit|Add21~49_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~20_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~220_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add24~41_sumout\,
	combout => \Arith_Logi_Unit|prod~221_combout\);

\Arith_Logi_Unit|Add25~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add25~41_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~221_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~45_sumout\)) ) + ( (!\Register_File|Mux22~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add25~38\ ))
-- \Arith_Logi_Unit|Add25~42\ = CARRY(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~221_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~45_sumout\)) ) + ( (!\Register_File|Mux22~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add25~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~221_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add25~38\,
	sumout => \Arith_Logi_Unit|Add25~41_sumout\,
	cout => \Arith_Logi_Unit|Add25~42\);

\Arith_Logi_Unit|Add26~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add26~37_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~221_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~45_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add26~34\ ))
-- \Arith_Logi_Unit|Add26~38\ = CARRY(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~221_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~45_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add26~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~221_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add26~34\,
	sumout => \Arith_Logi_Unit|Add26~37_sumout\,
	cout => \Arith_Logi_Unit|Add26~38\);

\Arith_Logi_Unit|prod~222\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~222_combout\ = ( \Arith_Logi_Unit|Add26~37_sumout\ & ( ((!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~221_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~45_sumout\))) # 
-- (\Arith_Logi_Unit|mult~21_combout\) ) ) # ( !\Arith_Logi_Unit|Add26~37_sumout\ & ( (!\Arith_Logi_Unit|mult~21_combout\ & ((!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~221_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & 
-- (\Arith_Logi_Unit|Add23~45_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~21_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~221_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add26~37_sumout\,
	combout => \Arith_Logi_Unit|prod~222_combout\);

\Arith_Logi_Unit|Add27~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add27~37_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~222_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~41_sumout\)) ) + ( (!\Register_File|Mux23~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add27~34\ ))
-- \Arith_Logi_Unit|Add27~38\ = CARRY(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~222_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~41_sumout\)) ) + ( (!\Register_File|Mux23~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add27~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~222_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add27~34\,
	sumout => \Arith_Logi_Unit|Add27~37_sumout\,
	cout => \Arith_Logi_Unit|Add27~38\);

\Arith_Logi_Unit|Add28~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add28~33_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~222_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~41_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add28~30\ ))
-- \Arith_Logi_Unit|Add28~34\ = CARRY(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~222_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~41_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add28~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~222_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add28~30\,
	sumout => \Arith_Logi_Unit|Add28~33_sumout\,
	cout => \Arith_Logi_Unit|Add28~34\);

\Arith_Logi_Unit|prod~223\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~223_combout\ = ( \Arith_Logi_Unit|Add28~33_sumout\ & ( ((!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~222_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~41_sumout\))) # 
-- (\Arith_Logi_Unit|mult~25_combout\) ) ) # ( !\Arith_Logi_Unit|Add28~33_sumout\ & ( (!\Arith_Logi_Unit|mult~25_combout\ & ((!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~222_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & 
-- (\Arith_Logi_Unit|Add25~41_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~25_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~222_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add28~33_sumout\,
	combout => \Arith_Logi_Unit|prod~223_combout\);

\Arith_Logi_Unit|Add29~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add29~33_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~223_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~37_sumout\)) ) + ( (!\Register_File|Mux24~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add29~30\ ))
-- \Arith_Logi_Unit|Add29~34\ = CARRY(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~223_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~37_sumout\)) ) + ( (!\Register_File|Mux24~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add29~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~223_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add29~30\,
	sumout => \Arith_Logi_Unit|Add29~33_sumout\,
	cout => \Arith_Logi_Unit|Add29~34\);

\Arith_Logi_Unit|Add30~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add30~29_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~223_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~37_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add30~26\ ))
-- \Arith_Logi_Unit|Add30~30\ = CARRY(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~223_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~37_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add30~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~223_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add30~26\,
	sumout => \Arith_Logi_Unit|Add30~29_sumout\,
	cout => \Arith_Logi_Unit|Add30~30\);

\Arith_Logi_Unit|prod~260\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~260_combout\ = ( \Arith_Logi_Unit|Add30~29_sumout\ & ( ((!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~223_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~37_sumout\))) # 
-- (\Arith_Logi_Unit|mult~26_combout\) ) ) # ( !\Arith_Logi_Unit|Add30~29_sumout\ & ( (!\Arith_Logi_Unit|mult~26_combout\ & ((!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~223_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & 
-- (\Arith_Logi_Unit|Add27~37_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~26_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~223_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add30~29_sumout\,
	combout => \Arith_Logi_Unit|prod~260_combout\);

\Arith_Logi_Unit|Add31~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add31~29_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~260_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~33_sumout\)) ) + ( (!\Register_File|Mux25~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add31~26\ ))
-- \Arith_Logi_Unit|Add31~30\ = CARRY(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~260_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~33_sumout\)) ) + ( (!\Register_File|Mux25~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add31~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~24_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add29~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~260_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add31~26\,
	sumout => \Arith_Logi_Unit|Add31~29_sumout\,
	cout => \Arith_Logi_Unit|Add31~30\);

\Arith_Logi_Unit|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux28~0_combout\ = ( \Arith_Logi_Unit|prod~223_combout\ & ( \Arith_Logi_Unit|Add30~29_sumout\ & ( (!\Register_File|Mux1~0_combout\) # ((\Register_File|Mux2~0_combout\ & ((\Arith_Logi_Unit|Add27~37_sumout\) # 
-- (\Register_File|Mux3~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~223_combout\ & ( \Arith_Logi_Unit|Add30~29_sumout\ & ( (\Register_File|Mux2~0_combout\ & ((!\Register_File|Mux1~0_combout\) # ((!\Register_File|Mux3~0_combout\ & 
-- \Arith_Logi_Unit|Add27~37_sumout\)))) ) ) ) # ( \Arith_Logi_Unit|prod~223_combout\ & ( !\Arith_Logi_Unit|Add30~29_sumout\ & ( (!\Register_File|Mux2~0_combout\ & (((!\Register_File|Mux1~0_combout\)))) # (\Register_File|Mux2~0_combout\ & 
-- (\Register_File|Mux1~0_combout\ & ((\Arith_Logi_Unit|Add27~37_sumout\) # (\Register_File|Mux3~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~223_combout\ & ( !\Arith_Logi_Unit|Add30~29_sumout\ & ( (!\Register_File|Mux3~0_combout\ & 
-- (\Register_File|Mux2~0_combout\ & (\Register_File|Mux1~0_combout\ & \Arith_Logi_Unit|Add27~37_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010110000011100001100110000001100101111000111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux3~0_combout\,
	datab => \Register_File|ALT_INV_Mux2~0_combout\,
	datac => \Register_File|ALT_INV_Mux1~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add27~37_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~223_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add30~29_sumout\,
	combout => \Arith_Logi_Unit|Mux28~0_combout\);

\Arith_Logi_Unit|Add32~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add32~25_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~260_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~33_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add32~22\ ))
-- \Arith_Logi_Unit|Add32~26\ = CARRY(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~260_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~33_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux25~0_combout\) ) + ( \Arith_Logi_Unit|Add32~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~24_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add29~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~260_combout\,
	dataf => \Register_File|ALT_INV_Mux25~0_combout\,
	cin => \Arith_Logi_Unit|Add32~22\,
	sumout => \Arith_Logi_Unit|Add32~25_sumout\,
	cout => \Arith_Logi_Unit|Add32~26\);

\Arith_Logi_Unit|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux28~1_combout\ = ( !\Register_File|Mux0~0_combout\ & ( (((!\Register_File|Mux1~0_combout\ & ((\Arith_Logi_Unit|Mux28~0_combout\))) # (\Register_File|Mux1~0_combout\ & (\Arith_Logi_Unit|Add32~25_sumout\)))) ) ) # ( 
-- \Register_File|Mux0~0_combout\ & ( (!\Register_File|Mux1~0_combout\ & ((((\Arith_Logi_Unit|Add31~29_sumout\))))) # (\Register_File|Mux1~0_combout\ & ((((!\Register_File|Mux2~0_combout\ & \Arith_Logi_Unit|Add29~33_sumout\)) # 
-- (\Arith_Logi_Unit|Mux28~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000011110000111100001111000011110010001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux2~0_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add29~33_sumout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add31~29_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Mux28~0_combout\,
	datae => \Register_File|ALT_INV_Mux0~0_combout\,
	dataf => \Register_File|ALT_INV_Mux1~0_combout\,
	datag => \Arith_Logi_Unit|ALT_INV_Add32~25_sumout\,
	combout => \Arith_Logi_Unit|Mux28~1_combout\);

\Arith_Logi_Unit|high_out[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|high_out\(5) = ( \Arith_Logi_Unit|high_out\(5) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|Mux28~1_combout\ ) ) ) # ( !\Arith_Logi_Unit|high_out\(5) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( 
-- \Arith_Logi_Unit|Mux28~1_combout\ ) ) ) # ( \Arith_Logi_Unit|high_out\(5) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux28~1_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_high_out\(5),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|high_out\(5));

\Arith_Logi_Unit|prod_h[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod_h\(5) = ( \Arith_Logi_Unit|prod_h\(5) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(5) ) ) ) # ( !\Arith_Logi_Unit|prod_h\(5) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(5) ) ) ) # ( 
-- \Arith_Logi_Unit|prod_h\(5) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_high_out\(5),
	datae => \Arith_Logi_Unit|ALT_INV_prod_h\(5),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|prod_h\(5));

\Arith_Logi_Unit|Add15~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add15~65_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~216_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~65_sumout\)) ) + ( (!\Register_File|Mux16~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add15~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add13~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~216_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add15~62\,
	sumout => \Arith_Logi_Unit|Add15~65_sumout\);

\Arith_Logi_Unit|Add16~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add16~61_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|prod~216_combout\)) # (\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|Add13~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux16~0_combout\) ) + ( \Arith_Logi_Unit|Add16~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_prod~216_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add13~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add16~58\,
	sumout => \Arith_Logi_Unit|Add16~61_sumout\);

\Arith_Logi_Unit|prod~224\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~224_combout\ = ( \Arith_Logi_Unit|Add16~61_sumout\ & ( ((!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~216_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & (\Arith_Logi_Unit|Add13~65_sumout\))) # 
-- (\Arith_Logi_Unit|mult~13_combout\) ) ) # ( !\Arith_Logi_Unit|Add16~61_sumout\ & ( (!\Arith_Logi_Unit|mult~13_combout\ & ((!\Arith_Logi_Unit|mult~8_combout\ & ((\Arith_Logi_Unit|prod~216_combout\))) # (\Arith_Logi_Unit|mult~8_combout\ & 
-- (\Arith_Logi_Unit|Add13~65_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~8_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~13_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add13~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~216_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add16~61_sumout\,
	combout => \Arith_Logi_Unit|prod~224_combout\);

\Arith_Logi_Unit|Add17~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add17~61_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~224_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~65_sumout\)) ) + ( (!\Register_File|Mux17~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add17~58\ ))
-- \Arith_Logi_Unit|Add17~62\ = CARRY(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~224_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~65_sumout\)) ) + ( (!\Register_File|Mux17~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add17~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~224_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add17~58\,
	sumout => \Arith_Logi_Unit|Add17~61_sumout\,
	cout => \Arith_Logi_Unit|Add17~62\);

\Arith_Logi_Unit|Add18~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add18~57_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|prod~224_combout\)) # (\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|Add15~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add18~54\ ))
-- \Arith_Logi_Unit|Add18~58\ = CARRY(( (!\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|prod~224_combout\)) # (\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|Add15~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add18~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_prod~224_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add15~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add18~54\,
	sumout => \Arith_Logi_Unit|Add18~57_sumout\,
	cout => \Arith_Logi_Unit|Add18~58\);

\Arith_Logi_Unit|prod~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~225_combout\ = ( \Arith_Logi_Unit|Add18~57_sumout\ & ( ((!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~224_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~65_sumout\))) # 
-- (\Arith_Logi_Unit|mult~15_combout\) ) ) # ( !\Arith_Logi_Unit|Add18~57_sumout\ & ( (!\Arith_Logi_Unit|mult~15_combout\ & ((!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~224_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & 
-- (\Arith_Logi_Unit|Add15~65_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~15_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~224_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add18~57_sumout\,
	combout => \Arith_Logi_Unit|prod~225_combout\);

\Arith_Logi_Unit|Add19~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add19~57_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~225_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~61_sumout\)) ) + ( (!\Register_File|Mux18~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add19~54\ ))
-- \Arith_Logi_Unit|Add19~58\ = CARRY(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~225_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~61_sumout\)) ) + ( (!\Register_File|Mux18~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add19~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~225_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add19~54\,
	sumout => \Arith_Logi_Unit|Add19~57_sumout\,
	cout => \Arith_Logi_Unit|Add19~58\);

\Arith_Logi_Unit|Add20~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add20~53_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~225_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~61_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add20~50\ ))
-- \Arith_Logi_Unit|Add20~54\ = CARRY(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~225_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~61_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add20~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~225_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add20~50\,
	sumout => \Arith_Logi_Unit|Add20~53_sumout\,
	cout => \Arith_Logi_Unit|Add20~54\);

\Arith_Logi_Unit|prod~226\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~226_combout\ = ( \Arith_Logi_Unit|Add20~53_sumout\ & ( ((!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~225_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~61_sumout\))) # 
-- (\Arith_Logi_Unit|mult~17_combout\) ) ) # ( !\Arith_Logi_Unit|Add20~53_sumout\ & ( (!\Arith_Logi_Unit|mult~17_combout\ & ((!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~225_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & 
-- (\Arith_Logi_Unit|Add17~61_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~17_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~225_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add20~53_sumout\,
	combout => \Arith_Logi_Unit|prod~226_combout\);

\Arith_Logi_Unit|Add21~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add21~53_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~226_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~57_sumout\)) ) + ( (!\Register_File|Mux19~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add21~50\ ))
-- \Arith_Logi_Unit|Add21~54\ = CARRY(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~226_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~57_sumout\)) ) + ( (!\Register_File|Mux19~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add21~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~226_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add21~50\,
	sumout => \Arith_Logi_Unit|Add21~53_sumout\,
	cout => \Arith_Logi_Unit|Add21~54\);

\Arith_Logi_Unit|Add22~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add22~49_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~226_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~57_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add22~46\ ))
-- \Arith_Logi_Unit|Add22~50\ = CARRY(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~226_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~57_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add22~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~226_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add22~46\,
	sumout => \Arith_Logi_Unit|Add22~49_sumout\,
	cout => \Arith_Logi_Unit|Add22~50\);

\Arith_Logi_Unit|prod~227\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~227_combout\ = ( \Arith_Logi_Unit|Add22~49_sumout\ & ( ((!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~226_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~57_sumout\))) # 
-- (\Arith_Logi_Unit|mult~19_combout\) ) ) # ( !\Arith_Logi_Unit|Add22~49_sumout\ & ( (!\Arith_Logi_Unit|mult~19_combout\ & ((!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~226_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & 
-- (\Arith_Logi_Unit|Add19~57_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~19_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~226_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add22~49_sumout\,
	combout => \Arith_Logi_Unit|prod~227_combout\);

\Arith_Logi_Unit|Add23~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add23~49_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~227_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~53_sumout\)) ) + ( (!\Register_File|Mux20~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add23~46\ ))
-- \Arith_Logi_Unit|Add23~50\ = CARRY(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~227_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~53_sumout\)) ) + ( (!\Register_File|Mux20~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add23~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~227_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add23~46\,
	sumout => \Arith_Logi_Unit|Add23~49_sumout\,
	cout => \Arith_Logi_Unit|Add23~50\);

\Arith_Logi_Unit|Add24~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add24~45_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~227_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~53_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add24~42\ ))
-- \Arith_Logi_Unit|Add24~46\ = CARRY(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~227_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~53_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add24~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~227_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add24~42\,
	sumout => \Arith_Logi_Unit|Add24~45_sumout\,
	cout => \Arith_Logi_Unit|Add24~46\);

\Arith_Logi_Unit|prod~228\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~228_combout\ = ( \Arith_Logi_Unit|Add24~45_sumout\ & ( ((!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~227_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~53_sumout\))) # 
-- (\Arith_Logi_Unit|mult~20_combout\) ) ) # ( !\Arith_Logi_Unit|Add24~45_sumout\ & ( (!\Arith_Logi_Unit|mult~20_combout\ & ((!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~227_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & 
-- (\Arith_Logi_Unit|Add21~53_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~20_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~227_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add24~45_sumout\,
	combout => \Arith_Logi_Unit|prod~228_combout\);

\Arith_Logi_Unit|Add25~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add25~45_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~228_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~49_sumout\)) ) + ( (!\Register_File|Mux21~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add25~42\ ))
-- \Arith_Logi_Unit|Add25~46\ = CARRY(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~228_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~49_sumout\)) ) + ( (!\Register_File|Mux21~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add25~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~228_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add25~42\,
	sumout => \Arith_Logi_Unit|Add25~45_sumout\,
	cout => \Arith_Logi_Unit|Add25~46\);

\Arith_Logi_Unit|Add26~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add26~41_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~228_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~49_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add26~38\ ))
-- \Arith_Logi_Unit|Add26~42\ = CARRY(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~228_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~49_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add26~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~228_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add26~38\,
	sumout => \Arith_Logi_Unit|Add26~41_sumout\,
	cout => \Arith_Logi_Unit|Add26~42\);

\Arith_Logi_Unit|prod~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~229_combout\ = ( \Arith_Logi_Unit|Add26~41_sumout\ & ( ((!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~228_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~49_sumout\))) # 
-- (\Arith_Logi_Unit|mult~21_combout\) ) ) # ( !\Arith_Logi_Unit|Add26~41_sumout\ & ( (!\Arith_Logi_Unit|mult~21_combout\ & ((!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~228_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & 
-- (\Arith_Logi_Unit|Add23~49_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~21_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~228_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add26~41_sumout\,
	combout => \Arith_Logi_Unit|prod~229_combout\);

\Arith_Logi_Unit|Add27~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add27~41_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~229_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~45_sumout\)) ) + ( (!\Register_File|Mux22~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add27~38\ ))
-- \Arith_Logi_Unit|Add27~42\ = CARRY(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~229_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~45_sumout\)) ) + ( (!\Register_File|Mux22~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add27~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~229_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add27~38\,
	sumout => \Arith_Logi_Unit|Add27~41_sumout\,
	cout => \Arith_Logi_Unit|Add27~42\);

\Arith_Logi_Unit|Add28~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add28~37_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~229_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~45_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add28~34\ ))
-- \Arith_Logi_Unit|Add28~38\ = CARRY(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~229_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~45_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add28~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~229_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add28~34\,
	sumout => \Arith_Logi_Unit|Add28~37_sumout\,
	cout => \Arith_Logi_Unit|Add28~38\);

\Arith_Logi_Unit|prod~230\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~230_combout\ = ( \Arith_Logi_Unit|Add28~37_sumout\ & ( ((!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~229_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~45_sumout\))) # 
-- (\Arith_Logi_Unit|mult~25_combout\) ) ) # ( !\Arith_Logi_Unit|Add28~37_sumout\ & ( (!\Arith_Logi_Unit|mult~25_combout\ & ((!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~229_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & 
-- (\Arith_Logi_Unit|Add25~45_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~25_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~229_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add28~37_sumout\,
	combout => \Arith_Logi_Unit|prod~230_combout\);

\Arith_Logi_Unit|Add29~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add29~37_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~230_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~41_sumout\)) ) + ( (!\Register_File|Mux23~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add29~34\ ))
-- \Arith_Logi_Unit|Add29~38\ = CARRY(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~230_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~41_sumout\)) ) + ( (!\Register_File|Mux23~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add29~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~230_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add29~34\,
	sumout => \Arith_Logi_Unit|Add29~37_sumout\,
	cout => \Arith_Logi_Unit|Add29~38\);

\Arith_Logi_Unit|Add30~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add30~33_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~230_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~41_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add30~30\ ))
-- \Arith_Logi_Unit|Add30~34\ = CARRY(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~230_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~41_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add30~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~230_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add30~30\,
	sumout => \Arith_Logi_Unit|Add30~33_sumout\,
	cout => \Arith_Logi_Unit|Add30~34\);

\Arith_Logi_Unit|prod~261\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~261_combout\ = ( \Arith_Logi_Unit|Add30~33_sumout\ & ( ((!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~230_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~41_sumout\))) # 
-- (\Arith_Logi_Unit|mult~26_combout\) ) ) # ( !\Arith_Logi_Unit|Add30~33_sumout\ & ( (!\Arith_Logi_Unit|mult~26_combout\ & ((!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~230_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & 
-- (\Arith_Logi_Unit|Add27~41_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~26_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~230_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add30~33_sumout\,
	combout => \Arith_Logi_Unit|prod~261_combout\);

\Arith_Logi_Unit|Add31~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add31~33_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~261_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~37_sumout\)) ) + ( (!\Register_File|Mux24~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add31~30\ ))
-- \Arith_Logi_Unit|Add31~34\ = CARRY(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~261_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~37_sumout\)) ) + ( (!\Register_File|Mux24~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add31~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~24_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add29~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~261_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add31~30\,
	sumout => \Arith_Logi_Unit|Add31~33_sumout\,
	cout => \Arith_Logi_Unit|Add31~34\);

\Arith_Logi_Unit|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux27~0_combout\ = ( \Arith_Logi_Unit|prod~230_combout\ & ( \Arith_Logi_Unit|Add30~33_sumout\ & ( (!\Register_File|Mux1~0_combout\) # ((\Register_File|Mux2~0_combout\ & ((\Arith_Logi_Unit|Add27~41_sumout\) # 
-- (\Register_File|Mux3~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~230_combout\ & ( \Arith_Logi_Unit|Add30~33_sumout\ & ( (\Register_File|Mux2~0_combout\ & ((!\Register_File|Mux1~0_combout\) # ((!\Register_File|Mux3~0_combout\ & 
-- \Arith_Logi_Unit|Add27~41_sumout\)))) ) ) ) # ( \Arith_Logi_Unit|prod~230_combout\ & ( !\Arith_Logi_Unit|Add30~33_sumout\ & ( (!\Register_File|Mux2~0_combout\ & (((!\Register_File|Mux1~0_combout\)))) # (\Register_File|Mux2~0_combout\ & 
-- (\Register_File|Mux1~0_combout\ & ((\Arith_Logi_Unit|Add27~41_sumout\) # (\Register_File|Mux3~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~230_combout\ & ( !\Arith_Logi_Unit|Add30~33_sumout\ & ( (!\Register_File|Mux3~0_combout\ & 
-- (\Register_File|Mux2~0_combout\ & (\Register_File|Mux1~0_combout\ & \Arith_Logi_Unit|Add27~41_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010110000011100001100110000001100101111000111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux3~0_combout\,
	datab => \Register_File|ALT_INV_Mux2~0_combout\,
	datac => \Register_File|ALT_INV_Mux1~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add27~41_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~230_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add30~33_sumout\,
	combout => \Arith_Logi_Unit|Mux27~0_combout\);

\Arith_Logi_Unit|Add32~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add32~29_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~261_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~37_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add32~26\ ))
-- \Arith_Logi_Unit|Add32~30\ = CARRY(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~261_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~37_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux24~0_combout\) ) + ( \Arith_Logi_Unit|Add32~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~24_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add29~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~261_combout\,
	dataf => \Register_File|ALT_INV_Mux24~0_combout\,
	cin => \Arith_Logi_Unit|Add32~26\,
	sumout => \Arith_Logi_Unit|Add32~29_sumout\,
	cout => \Arith_Logi_Unit|Add32~30\);

\Arith_Logi_Unit|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux27~1_combout\ = ( !\Register_File|Mux0~0_combout\ & ( (((!\Register_File|Mux1~0_combout\ & ((\Arith_Logi_Unit|Mux27~0_combout\))) # (\Register_File|Mux1~0_combout\ & (\Arith_Logi_Unit|Add32~29_sumout\)))) ) ) # ( 
-- \Register_File|Mux0~0_combout\ & ( (!\Register_File|Mux1~0_combout\ & ((((\Arith_Logi_Unit|Add31~33_sumout\))))) # (\Register_File|Mux1~0_combout\ & ((((!\Register_File|Mux2~0_combout\ & \Arith_Logi_Unit|Add29~37_sumout\)) # 
-- (\Arith_Logi_Unit|Mux27~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000011110000111100001111000011110010001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux2~0_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add29~37_sumout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add31~33_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Mux27~0_combout\,
	datae => \Register_File|ALT_INV_Mux0~0_combout\,
	dataf => \Register_File|ALT_INV_Mux1~0_combout\,
	datag => \Arith_Logi_Unit|ALT_INV_Add32~29_sumout\,
	combout => \Arith_Logi_Unit|Mux27~1_combout\);

\Arith_Logi_Unit|high_out[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|high_out\(6) = ( \Arith_Logi_Unit|high_out\(6) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|Mux27~1_combout\ ) ) ) # ( !\Arith_Logi_Unit|high_out\(6) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( 
-- \Arith_Logi_Unit|Mux27~1_combout\ ) ) ) # ( \Arith_Logi_Unit|high_out\(6) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux27~1_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_high_out\(6),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|high_out\(6));

\Arith_Logi_Unit|prod_h[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod_h\(6) = ( \Arith_Logi_Unit|prod_h\(6) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(6) ) ) ) # ( !\Arith_Logi_Unit|prod_h\(6) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(6) ) ) ) # ( 
-- \Arith_Logi_Unit|prod_h\(6) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_high_out\(6),
	datae => \Arith_Logi_Unit|ALT_INV_prod_h\(6),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|prod_h\(6));

\Arith_Logi_Unit|Add17~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add17~65_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~224_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~65_sumout\)) ) + ( (!\Register_File|Mux16~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add17~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add15~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~224_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add17~62\,
	sumout => \Arith_Logi_Unit|Add17~65_sumout\);

\Arith_Logi_Unit|Add18~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add18~61_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|prod~224_combout\)) # (\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|Add15~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux16~0_combout\) ) + ( \Arith_Logi_Unit|Add18~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_prod~224_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add15~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add18~58\,
	sumout => \Arith_Logi_Unit|Add18~61_sumout\);

\Arith_Logi_Unit|prod~231\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~231_combout\ = ( \Arith_Logi_Unit|Add18~61_sumout\ & ( ((!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~224_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & (\Arith_Logi_Unit|Add15~65_sumout\))) # 
-- (\Arith_Logi_Unit|mult~15_combout\) ) ) # ( !\Arith_Logi_Unit|Add18~61_sumout\ & ( (!\Arith_Logi_Unit|mult~15_combout\ & ((!\Arith_Logi_Unit|mult~10_combout\ & ((\Arith_Logi_Unit|prod~224_combout\))) # (\Arith_Logi_Unit|mult~10_combout\ & 
-- (\Arith_Logi_Unit|Add15~65_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~10_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~15_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add15~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~224_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add18~61_sumout\,
	combout => \Arith_Logi_Unit|prod~231_combout\);

\Arith_Logi_Unit|Add19~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add19~61_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~231_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~65_sumout\)) ) + ( (!\Register_File|Mux17~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add19~58\ ))
-- \Arith_Logi_Unit|Add19~62\ = CARRY(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~231_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~65_sumout\)) ) + ( (!\Register_File|Mux17~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add19~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~231_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add19~58\,
	sumout => \Arith_Logi_Unit|Add19~61_sumout\,
	cout => \Arith_Logi_Unit|Add19~62\);

\Arith_Logi_Unit|Add20~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add20~57_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|prod~231_combout\)) # (\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|Add17~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add20~54\ ))
-- \Arith_Logi_Unit|Add20~58\ = CARRY(( (!\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|prod~231_combout\)) # (\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|Add17~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add20~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_prod~231_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add17~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add20~54\,
	sumout => \Arith_Logi_Unit|Add20~57_sumout\,
	cout => \Arith_Logi_Unit|Add20~58\);

\Arith_Logi_Unit|prod~232\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~232_combout\ = ( \Arith_Logi_Unit|Add20~57_sumout\ & ( ((!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~231_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~65_sumout\))) # 
-- (\Arith_Logi_Unit|mult~17_combout\) ) ) # ( !\Arith_Logi_Unit|Add20~57_sumout\ & ( (!\Arith_Logi_Unit|mult~17_combout\ & ((!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~231_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & 
-- (\Arith_Logi_Unit|Add17~65_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~17_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~231_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add20~57_sumout\,
	combout => \Arith_Logi_Unit|prod~232_combout\);

\Arith_Logi_Unit|Add21~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add21~57_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~232_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~61_sumout\)) ) + ( (!\Register_File|Mux18~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add21~54\ ))
-- \Arith_Logi_Unit|Add21~58\ = CARRY(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~232_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~61_sumout\)) ) + ( (!\Register_File|Mux18~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add21~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~232_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add21~54\,
	sumout => \Arith_Logi_Unit|Add21~57_sumout\,
	cout => \Arith_Logi_Unit|Add21~58\);

\Arith_Logi_Unit|Add22~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add22~53_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~232_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~61_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add22~50\ ))
-- \Arith_Logi_Unit|Add22~54\ = CARRY(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~232_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~61_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add22~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~232_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add22~50\,
	sumout => \Arith_Logi_Unit|Add22~53_sumout\,
	cout => \Arith_Logi_Unit|Add22~54\);

\Arith_Logi_Unit|prod~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~233_combout\ = ( \Arith_Logi_Unit|Add22~53_sumout\ & ( ((!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~232_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~61_sumout\))) # 
-- (\Arith_Logi_Unit|mult~19_combout\) ) ) # ( !\Arith_Logi_Unit|Add22~53_sumout\ & ( (!\Arith_Logi_Unit|mult~19_combout\ & ((!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~232_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & 
-- (\Arith_Logi_Unit|Add19~61_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~19_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~232_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add22~53_sumout\,
	combout => \Arith_Logi_Unit|prod~233_combout\);

\Arith_Logi_Unit|Add23~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add23~53_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~233_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~57_sumout\)) ) + ( (!\Register_File|Mux19~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add23~50\ ))
-- \Arith_Logi_Unit|Add23~54\ = CARRY(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~233_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~57_sumout\)) ) + ( (!\Register_File|Mux19~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add23~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~233_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add23~50\,
	sumout => \Arith_Logi_Unit|Add23~53_sumout\,
	cout => \Arith_Logi_Unit|Add23~54\);

\Arith_Logi_Unit|Add24~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add24~49_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~233_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~57_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add24~46\ ))
-- \Arith_Logi_Unit|Add24~50\ = CARRY(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~233_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~57_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add24~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~233_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add24~46\,
	sumout => \Arith_Logi_Unit|Add24~49_sumout\,
	cout => \Arith_Logi_Unit|Add24~50\);

\Arith_Logi_Unit|prod~234\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~234_combout\ = ( \Arith_Logi_Unit|Add24~49_sumout\ & ( ((!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~233_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~57_sumout\))) # 
-- (\Arith_Logi_Unit|mult~20_combout\) ) ) # ( !\Arith_Logi_Unit|Add24~49_sumout\ & ( (!\Arith_Logi_Unit|mult~20_combout\ & ((!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~233_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & 
-- (\Arith_Logi_Unit|Add21~57_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~20_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~233_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add24~49_sumout\,
	combout => \Arith_Logi_Unit|prod~234_combout\);

\Arith_Logi_Unit|Add25~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add25~49_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~234_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~53_sumout\)) ) + ( (!\Register_File|Mux20~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add25~46\ ))
-- \Arith_Logi_Unit|Add25~50\ = CARRY(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~234_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~53_sumout\)) ) + ( (!\Register_File|Mux20~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add25~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~234_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add25~46\,
	sumout => \Arith_Logi_Unit|Add25~49_sumout\,
	cout => \Arith_Logi_Unit|Add25~50\);

\Arith_Logi_Unit|Add26~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add26~45_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~234_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~53_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add26~42\ ))
-- \Arith_Logi_Unit|Add26~46\ = CARRY(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~234_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~53_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add26~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~234_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add26~42\,
	sumout => \Arith_Logi_Unit|Add26~45_sumout\,
	cout => \Arith_Logi_Unit|Add26~46\);

\Arith_Logi_Unit|prod~235\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~235_combout\ = ( \Arith_Logi_Unit|Add26~45_sumout\ & ( ((!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~234_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~53_sumout\))) # 
-- (\Arith_Logi_Unit|mult~21_combout\) ) ) # ( !\Arith_Logi_Unit|Add26~45_sumout\ & ( (!\Arith_Logi_Unit|mult~21_combout\ & ((!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~234_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & 
-- (\Arith_Logi_Unit|Add23~53_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~21_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~234_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add26~45_sumout\,
	combout => \Arith_Logi_Unit|prod~235_combout\);

\Arith_Logi_Unit|Add27~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add27~45_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~235_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~49_sumout\)) ) + ( (!\Register_File|Mux21~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add27~42\ ))
-- \Arith_Logi_Unit|Add27~46\ = CARRY(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~235_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~49_sumout\)) ) + ( (!\Register_File|Mux21~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add27~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~235_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add27~42\,
	sumout => \Arith_Logi_Unit|Add27~45_sumout\,
	cout => \Arith_Logi_Unit|Add27~46\);

\Arith_Logi_Unit|Add28~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add28~41_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~235_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~49_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add28~38\ ))
-- \Arith_Logi_Unit|Add28~42\ = CARRY(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~235_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~49_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add28~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~235_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add28~38\,
	sumout => \Arith_Logi_Unit|Add28~41_sumout\,
	cout => \Arith_Logi_Unit|Add28~42\);

\Arith_Logi_Unit|prod~236\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~236_combout\ = ( \Arith_Logi_Unit|Add28~41_sumout\ & ( ((!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~235_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~49_sumout\))) # 
-- (\Arith_Logi_Unit|mult~25_combout\) ) ) # ( !\Arith_Logi_Unit|Add28~41_sumout\ & ( (!\Arith_Logi_Unit|mult~25_combout\ & ((!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~235_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & 
-- (\Arith_Logi_Unit|Add25~49_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~25_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~235_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add28~41_sumout\,
	combout => \Arith_Logi_Unit|prod~236_combout\);

\Arith_Logi_Unit|Add29~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add29~41_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~236_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~45_sumout\)) ) + ( (!\Register_File|Mux22~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add29~38\ ))
-- \Arith_Logi_Unit|Add29~42\ = CARRY(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~236_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~45_sumout\)) ) + ( (!\Register_File|Mux22~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add29~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~236_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add29~38\,
	sumout => \Arith_Logi_Unit|Add29~41_sumout\,
	cout => \Arith_Logi_Unit|Add29~42\);

\Arith_Logi_Unit|Add30~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add30~37_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~236_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~45_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add30~34\ ))
-- \Arith_Logi_Unit|Add30~38\ = CARRY(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~236_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~45_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add30~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~236_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add30~34\,
	sumout => \Arith_Logi_Unit|Add30~37_sumout\,
	cout => \Arith_Logi_Unit|Add30~38\);

\Arith_Logi_Unit|prod~262\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~262_combout\ = ( \Arith_Logi_Unit|Add30~37_sumout\ & ( ((!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~236_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~45_sumout\))) # 
-- (\Arith_Logi_Unit|mult~26_combout\) ) ) # ( !\Arith_Logi_Unit|Add30~37_sumout\ & ( (!\Arith_Logi_Unit|mult~26_combout\ & ((!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~236_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & 
-- (\Arith_Logi_Unit|Add27~45_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~26_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~236_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add30~37_sumout\,
	combout => \Arith_Logi_Unit|prod~262_combout\);

\Arith_Logi_Unit|Add31~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add31~37_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~262_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~41_sumout\)) ) + ( (!\Register_File|Mux23~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add31~34\ ))
-- \Arith_Logi_Unit|Add31~38\ = CARRY(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~262_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~41_sumout\)) ) + ( (!\Register_File|Mux23~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add31~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~24_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add29~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~262_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add31~34\,
	sumout => \Arith_Logi_Unit|Add31~37_sumout\,
	cout => \Arith_Logi_Unit|Add31~38\);

\Arith_Logi_Unit|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux26~0_combout\ = ( \Arith_Logi_Unit|prod~236_combout\ & ( \Arith_Logi_Unit|Add30~37_sumout\ & ( (!\Register_File|Mux1~0_combout\) # ((\Register_File|Mux2~0_combout\ & ((\Arith_Logi_Unit|Add27~45_sumout\) # 
-- (\Register_File|Mux3~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~236_combout\ & ( \Arith_Logi_Unit|Add30~37_sumout\ & ( (\Register_File|Mux2~0_combout\ & ((!\Register_File|Mux1~0_combout\) # ((!\Register_File|Mux3~0_combout\ & 
-- \Arith_Logi_Unit|Add27~45_sumout\)))) ) ) ) # ( \Arith_Logi_Unit|prod~236_combout\ & ( !\Arith_Logi_Unit|Add30~37_sumout\ & ( (!\Register_File|Mux2~0_combout\ & (((!\Register_File|Mux1~0_combout\)))) # (\Register_File|Mux2~0_combout\ & 
-- (\Register_File|Mux1~0_combout\ & ((\Arith_Logi_Unit|Add27~45_sumout\) # (\Register_File|Mux3~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~236_combout\ & ( !\Arith_Logi_Unit|Add30~37_sumout\ & ( (!\Register_File|Mux3~0_combout\ & 
-- (\Register_File|Mux2~0_combout\ & (\Register_File|Mux1~0_combout\ & \Arith_Logi_Unit|Add27~45_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010110000011100001100110000001100101111000111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux3~0_combout\,
	datab => \Register_File|ALT_INV_Mux2~0_combout\,
	datac => \Register_File|ALT_INV_Mux1~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add27~45_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~236_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add30~37_sumout\,
	combout => \Arith_Logi_Unit|Mux26~0_combout\);

\Arith_Logi_Unit|Add32~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add32~33_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~262_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~41_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add32~30\ ))
-- \Arith_Logi_Unit|Add32~34\ = CARRY(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~262_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~41_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux23~0_combout\) ) + ( \Arith_Logi_Unit|Add32~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~24_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add29~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~262_combout\,
	dataf => \Register_File|ALT_INV_Mux23~0_combout\,
	cin => \Arith_Logi_Unit|Add32~30\,
	sumout => \Arith_Logi_Unit|Add32~33_sumout\,
	cout => \Arith_Logi_Unit|Add32~34\);

\Arith_Logi_Unit|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux26~1_combout\ = ( !\Register_File|Mux0~0_combout\ & ( (((!\Register_File|Mux1~0_combout\ & ((\Arith_Logi_Unit|Mux26~0_combout\))) # (\Register_File|Mux1~0_combout\ & (\Arith_Logi_Unit|Add32~33_sumout\)))) ) ) # ( 
-- \Register_File|Mux0~0_combout\ & ( (!\Register_File|Mux1~0_combout\ & ((((\Arith_Logi_Unit|Add31~37_sumout\))))) # (\Register_File|Mux1~0_combout\ & ((((!\Register_File|Mux2~0_combout\ & \Arith_Logi_Unit|Add29~41_sumout\)) # 
-- (\Arith_Logi_Unit|Mux26~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000011110000111100001111000011110010001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux2~0_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add29~41_sumout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add31~37_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Mux26~0_combout\,
	datae => \Register_File|ALT_INV_Mux0~0_combout\,
	dataf => \Register_File|ALT_INV_Mux1~0_combout\,
	datag => \Arith_Logi_Unit|ALT_INV_Add32~33_sumout\,
	combout => \Arith_Logi_Unit|Mux26~1_combout\);

\Arith_Logi_Unit|high_out[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|high_out\(7) = ( \Arith_Logi_Unit|high_out\(7) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|Mux26~1_combout\ ) ) ) # ( !\Arith_Logi_Unit|high_out\(7) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( 
-- \Arith_Logi_Unit|Mux26~1_combout\ ) ) ) # ( \Arith_Logi_Unit|high_out\(7) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux26~1_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_high_out\(7),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|high_out\(7));

\Arith_Logi_Unit|prod_h[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod_h\(7) = ( \Arith_Logi_Unit|prod_h\(7) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(7) ) ) ) # ( !\Arith_Logi_Unit|prod_h\(7) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(7) ) ) ) # ( 
-- \Arith_Logi_Unit|prod_h\(7) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_high_out\(7),
	datae => \Arith_Logi_Unit|ALT_INV_prod_h\(7),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|prod_h\(7));

\Arith_Logi_Unit|Add19~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add19~65_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~231_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~65_sumout\)) ) + ( (!\Register_File|Mux16~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add19~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add17~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~231_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add19~62\,
	sumout => \Arith_Logi_Unit|Add19~65_sumout\);

\Arith_Logi_Unit|Add20~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add20~61_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|prod~231_combout\)) # (\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|Add17~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux16~0_combout\) ) + ( \Arith_Logi_Unit|Add20~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_prod~231_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add17~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add20~58\,
	sumout => \Arith_Logi_Unit|Add20~61_sumout\);

\Arith_Logi_Unit|prod~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~237_combout\ = ( \Arith_Logi_Unit|Add20~61_sumout\ & ( ((!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~231_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & (\Arith_Logi_Unit|Add17~65_sumout\))) # 
-- (\Arith_Logi_Unit|mult~17_combout\) ) ) # ( !\Arith_Logi_Unit|Add20~61_sumout\ & ( (!\Arith_Logi_Unit|mult~17_combout\ & ((!\Arith_Logi_Unit|mult~12_combout\ & ((\Arith_Logi_Unit|prod~231_combout\))) # (\Arith_Logi_Unit|mult~12_combout\ & 
-- (\Arith_Logi_Unit|Add17~65_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~12_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~17_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add17~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~231_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add20~61_sumout\,
	combout => \Arith_Logi_Unit|prod~237_combout\);

\Arith_Logi_Unit|Add21~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add21~61_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~237_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~65_sumout\)) ) + ( (!\Register_File|Mux17~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add21~58\ ))
-- \Arith_Logi_Unit|Add21~62\ = CARRY(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~237_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~65_sumout\)) ) + ( (!\Register_File|Mux17~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add21~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~237_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add21~58\,
	sumout => \Arith_Logi_Unit|Add21~61_sumout\,
	cout => \Arith_Logi_Unit|Add21~62\);

\Arith_Logi_Unit|Add22~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add22~57_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|prod~237_combout\)) # (\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|Add19~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add22~54\ ))
-- \Arith_Logi_Unit|Add22~58\ = CARRY(( (!\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|prod~237_combout\)) # (\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|Add19~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add22~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_prod~237_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add19~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add22~54\,
	sumout => \Arith_Logi_Unit|Add22~57_sumout\,
	cout => \Arith_Logi_Unit|Add22~58\);

\Arith_Logi_Unit|prod~238\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~238_combout\ = ( \Arith_Logi_Unit|Add22~57_sumout\ & ( ((!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~237_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~65_sumout\))) # 
-- (\Arith_Logi_Unit|mult~19_combout\) ) ) # ( !\Arith_Logi_Unit|Add22~57_sumout\ & ( (!\Arith_Logi_Unit|mult~19_combout\ & ((!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~237_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & 
-- (\Arith_Logi_Unit|Add19~65_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~19_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~237_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add22~57_sumout\,
	combout => \Arith_Logi_Unit|prod~238_combout\);

\Arith_Logi_Unit|Add23~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add23~57_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~238_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~61_sumout\)) ) + ( (!\Register_File|Mux18~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add23~54\ ))
-- \Arith_Logi_Unit|Add23~58\ = CARRY(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~238_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~61_sumout\)) ) + ( (!\Register_File|Mux18~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add23~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~238_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add23~54\,
	sumout => \Arith_Logi_Unit|Add23~57_sumout\,
	cout => \Arith_Logi_Unit|Add23~58\);

\Arith_Logi_Unit|Add24~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add24~53_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~238_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~61_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add24~50\ ))
-- \Arith_Logi_Unit|Add24~54\ = CARRY(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~238_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~61_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add24~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~238_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add24~50\,
	sumout => \Arith_Logi_Unit|Add24~53_sumout\,
	cout => \Arith_Logi_Unit|Add24~54\);

\Arith_Logi_Unit|prod~239\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~239_combout\ = ( \Arith_Logi_Unit|Add24~53_sumout\ & ( ((!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~238_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~61_sumout\))) # 
-- (\Arith_Logi_Unit|mult~20_combout\) ) ) # ( !\Arith_Logi_Unit|Add24~53_sumout\ & ( (!\Arith_Logi_Unit|mult~20_combout\ & ((!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~238_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & 
-- (\Arith_Logi_Unit|Add21~61_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~20_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~238_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add24~53_sumout\,
	combout => \Arith_Logi_Unit|prod~239_combout\);

\Arith_Logi_Unit|Add25~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add25~53_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~239_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~57_sumout\)) ) + ( (!\Register_File|Mux19~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add25~50\ ))
-- \Arith_Logi_Unit|Add25~54\ = CARRY(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~239_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~57_sumout\)) ) + ( (!\Register_File|Mux19~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add25~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~239_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add25~50\,
	sumout => \Arith_Logi_Unit|Add25~53_sumout\,
	cout => \Arith_Logi_Unit|Add25~54\);

\Arith_Logi_Unit|Add26~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add26~49_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~239_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~57_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add26~46\ ))
-- \Arith_Logi_Unit|Add26~50\ = CARRY(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~239_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~57_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add26~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~239_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add26~46\,
	sumout => \Arith_Logi_Unit|Add26~49_sumout\,
	cout => \Arith_Logi_Unit|Add26~50\);

\Arith_Logi_Unit|prod~240\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~240_combout\ = ( \Arith_Logi_Unit|Add26~49_sumout\ & ( ((!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~239_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~57_sumout\))) # 
-- (\Arith_Logi_Unit|mult~21_combout\) ) ) # ( !\Arith_Logi_Unit|Add26~49_sumout\ & ( (!\Arith_Logi_Unit|mult~21_combout\ & ((!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~239_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & 
-- (\Arith_Logi_Unit|Add23~57_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~21_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~239_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add26~49_sumout\,
	combout => \Arith_Logi_Unit|prod~240_combout\);

\Arith_Logi_Unit|Add27~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add27~49_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~240_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~53_sumout\)) ) + ( (!\Register_File|Mux20~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add27~46\ ))
-- \Arith_Logi_Unit|Add27~50\ = CARRY(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~240_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~53_sumout\)) ) + ( (!\Register_File|Mux20~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add27~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~240_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add27~46\,
	sumout => \Arith_Logi_Unit|Add27~49_sumout\,
	cout => \Arith_Logi_Unit|Add27~50\);

\Arith_Logi_Unit|Add28~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add28~45_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~240_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~53_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add28~42\ ))
-- \Arith_Logi_Unit|Add28~46\ = CARRY(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~240_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~53_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add28~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~240_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add28~42\,
	sumout => \Arith_Logi_Unit|Add28~45_sumout\,
	cout => \Arith_Logi_Unit|Add28~46\);

\Arith_Logi_Unit|prod~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~241_combout\ = ( \Arith_Logi_Unit|Add28~45_sumout\ & ( ((!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~240_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~53_sumout\))) # 
-- (\Arith_Logi_Unit|mult~25_combout\) ) ) # ( !\Arith_Logi_Unit|Add28~45_sumout\ & ( (!\Arith_Logi_Unit|mult~25_combout\ & ((!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~240_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & 
-- (\Arith_Logi_Unit|Add25~53_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~25_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~240_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add28~45_sumout\,
	combout => \Arith_Logi_Unit|prod~241_combout\);

\Arith_Logi_Unit|Add29~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add29~45_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~241_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~49_sumout\)) ) + ( (!\Register_File|Mux21~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add29~42\ ))
-- \Arith_Logi_Unit|Add29~46\ = CARRY(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~241_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~49_sumout\)) ) + ( (!\Register_File|Mux21~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add29~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~241_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add29~42\,
	sumout => \Arith_Logi_Unit|Add29~45_sumout\,
	cout => \Arith_Logi_Unit|Add29~46\);

\Arith_Logi_Unit|Add30~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add30~41_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~241_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~49_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add30~38\ ))
-- \Arith_Logi_Unit|Add30~42\ = CARRY(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~241_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~49_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add30~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~241_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add30~38\,
	sumout => \Arith_Logi_Unit|Add30~41_sumout\,
	cout => \Arith_Logi_Unit|Add30~42\);

\Arith_Logi_Unit|prod~263\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~263_combout\ = ( \Arith_Logi_Unit|Add30~41_sumout\ & ( ((!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~241_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~49_sumout\))) # 
-- (\Arith_Logi_Unit|mult~26_combout\) ) ) # ( !\Arith_Logi_Unit|Add30~41_sumout\ & ( (!\Arith_Logi_Unit|mult~26_combout\ & ((!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~241_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & 
-- (\Arith_Logi_Unit|Add27~49_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~26_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~241_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add30~41_sumout\,
	combout => \Arith_Logi_Unit|prod~263_combout\);

\Arith_Logi_Unit|Add31~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add31~41_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~263_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~45_sumout\)) ) + ( (!\Register_File|Mux22~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add31~38\ ))
-- \Arith_Logi_Unit|Add31~42\ = CARRY(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~263_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~45_sumout\)) ) + ( (!\Register_File|Mux22~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add31~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~24_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add29~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~263_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add31~38\,
	sumout => \Arith_Logi_Unit|Add31~41_sumout\,
	cout => \Arith_Logi_Unit|Add31~42\);

\Arith_Logi_Unit|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux25~0_combout\ = ( \Arith_Logi_Unit|prod~241_combout\ & ( \Arith_Logi_Unit|Add30~41_sumout\ & ( (!\Register_File|Mux1~0_combout\) # ((\Register_File|Mux2~0_combout\ & ((\Arith_Logi_Unit|Add27~49_sumout\) # 
-- (\Register_File|Mux3~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~241_combout\ & ( \Arith_Logi_Unit|Add30~41_sumout\ & ( (\Register_File|Mux2~0_combout\ & ((!\Register_File|Mux1~0_combout\) # ((!\Register_File|Mux3~0_combout\ & 
-- \Arith_Logi_Unit|Add27~49_sumout\)))) ) ) ) # ( \Arith_Logi_Unit|prod~241_combout\ & ( !\Arith_Logi_Unit|Add30~41_sumout\ & ( (!\Register_File|Mux2~0_combout\ & (((!\Register_File|Mux1~0_combout\)))) # (\Register_File|Mux2~0_combout\ & 
-- (\Register_File|Mux1~0_combout\ & ((\Arith_Logi_Unit|Add27~49_sumout\) # (\Register_File|Mux3~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~241_combout\ & ( !\Arith_Logi_Unit|Add30~41_sumout\ & ( (!\Register_File|Mux3~0_combout\ & 
-- (\Register_File|Mux2~0_combout\ & (\Register_File|Mux1~0_combout\ & \Arith_Logi_Unit|Add27~49_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010110000011100001100110000001100101111000111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux3~0_combout\,
	datab => \Register_File|ALT_INV_Mux2~0_combout\,
	datac => \Register_File|ALT_INV_Mux1~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add27~49_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~241_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add30~41_sumout\,
	combout => \Arith_Logi_Unit|Mux25~0_combout\);

\Arith_Logi_Unit|Add32~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add32~37_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~263_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~45_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add32~34\ ))
-- \Arith_Logi_Unit|Add32~38\ = CARRY(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~263_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~45_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux22~0_combout\) ) + ( \Arith_Logi_Unit|Add32~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~24_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add29~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~263_combout\,
	dataf => \Register_File|ALT_INV_Mux22~0_combout\,
	cin => \Arith_Logi_Unit|Add32~34\,
	sumout => \Arith_Logi_Unit|Add32~37_sumout\,
	cout => \Arith_Logi_Unit|Add32~38\);

\Arith_Logi_Unit|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux25~1_combout\ = ( !\Register_File|Mux0~0_combout\ & ( (((!\Register_File|Mux1~0_combout\ & ((\Arith_Logi_Unit|Mux25~0_combout\))) # (\Register_File|Mux1~0_combout\ & (\Arith_Logi_Unit|Add32~37_sumout\)))) ) ) # ( 
-- \Register_File|Mux0~0_combout\ & ( (!\Register_File|Mux1~0_combout\ & ((((\Arith_Logi_Unit|Add31~41_sumout\))))) # (\Register_File|Mux1~0_combout\ & ((((!\Register_File|Mux2~0_combout\ & \Arith_Logi_Unit|Add29~45_sumout\)) # 
-- (\Arith_Logi_Unit|Mux25~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000011110000111100001111000011110010001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux2~0_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add29~45_sumout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add31~41_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Mux25~0_combout\,
	datae => \Register_File|ALT_INV_Mux0~0_combout\,
	dataf => \Register_File|ALT_INV_Mux1~0_combout\,
	datag => \Arith_Logi_Unit|ALT_INV_Add32~37_sumout\,
	combout => \Arith_Logi_Unit|Mux25~1_combout\);

\Arith_Logi_Unit|high_out[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|high_out\(8) = ( \Arith_Logi_Unit|high_out\(8) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|Mux25~1_combout\ ) ) ) # ( !\Arith_Logi_Unit|high_out\(8) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( 
-- \Arith_Logi_Unit|Mux25~1_combout\ ) ) ) # ( \Arith_Logi_Unit|high_out\(8) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux25~1_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_high_out\(8),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|high_out\(8));

\Arith_Logi_Unit|prod_h[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod_h\(8) = ( \Arith_Logi_Unit|prod_h\(8) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(8) ) ) ) # ( !\Arith_Logi_Unit|prod_h\(8) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(8) ) ) ) # ( 
-- \Arith_Logi_Unit|prod_h\(8) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_high_out\(8),
	datae => \Arith_Logi_Unit|ALT_INV_prod_h\(8),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|prod_h\(8));

\Arith_Logi_Unit|Add21~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add21~65_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~237_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~65_sumout\)) ) + ( (!\Register_File|Mux16~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add21~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add19~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~237_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add21~62\,
	sumout => \Arith_Logi_Unit|Add21~65_sumout\);

\Arith_Logi_Unit|Add22~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add22~61_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|prod~237_combout\)) # (\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|Add19~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux16~0_combout\) ) + ( \Arith_Logi_Unit|Add22~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_prod~237_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add19~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add22~58\,
	sumout => \Arith_Logi_Unit|Add22~61_sumout\);

\Arith_Logi_Unit|prod~242\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~242_combout\ = ( \Arith_Logi_Unit|Add22~61_sumout\ & ( ((!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~237_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & (\Arith_Logi_Unit|Add19~65_sumout\))) # 
-- (\Arith_Logi_Unit|mult~19_combout\) ) ) # ( !\Arith_Logi_Unit|Add22~61_sumout\ & ( (!\Arith_Logi_Unit|mult~19_combout\ & ((!\Arith_Logi_Unit|mult~14_combout\ & ((\Arith_Logi_Unit|prod~237_combout\))) # (\Arith_Logi_Unit|mult~14_combout\ & 
-- (\Arith_Logi_Unit|Add19~65_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~14_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~19_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add19~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~237_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add22~61_sumout\,
	combout => \Arith_Logi_Unit|prod~242_combout\);

\Arith_Logi_Unit|Add23~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add23~61_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~242_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~65_sumout\)) ) + ( (!\Register_File|Mux17~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add23~58\ ))
-- \Arith_Logi_Unit|Add23~62\ = CARRY(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~242_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~65_sumout\)) ) + ( (!\Register_File|Mux17~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add23~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~242_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add23~58\,
	sumout => \Arith_Logi_Unit|Add23~61_sumout\,
	cout => \Arith_Logi_Unit|Add23~62\);

\Arith_Logi_Unit|Add24~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add24~57_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|prod~242_combout\)) # (\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|Add21~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add24~54\ ))
-- \Arith_Logi_Unit|Add24~58\ = CARRY(( (!\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|prod~242_combout\)) # (\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|Add21~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add24~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_prod~242_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add21~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add24~54\,
	sumout => \Arith_Logi_Unit|Add24~57_sumout\,
	cout => \Arith_Logi_Unit|Add24~58\);

\Arith_Logi_Unit|prod~243\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~243_combout\ = ( \Arith_Logi_Unit|Add24~57_sumout\ & ( ((!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~242_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~65_sumout\))) # 
-- (\Arith_Logi_Unit|mult~20_combout\) ) ) # ( !\Arith_Logi_Unit|Add24~57_sumout\ & ( (!\Arith_Logi_Unit|mult~20_combout\ & ((!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~242_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & 
-- (\Arith_Logi_Unit|Add21~65_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~20_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~242_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add24~57_sumout\,
	combout => \Arith_Logi_Unit|prod~243_combout\);

\Arith_Logi_Unit|Add25~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add25~57_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~243_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~61_sumout\)) ) + ( (!\Register_File|Mux18~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add25~54\ ))
-- \Arith_Logi_Unit|Add25~58\ = CARRY(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~243_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~61_sumout\)) ) + ( (!\Register_File|Mux18~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add25~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~243_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add25~54\,
	sumout => \Arith_Logi_Unit|Add25~57_sumout\,
	cout => \Arith_Logi_Unit|Add25~58\);

\Arith_Logi_Unit|Add26~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add26~53_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~243_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~61_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add26~50\ ))
-- \Arith_Logi_Unit|Add26~54\ = CARRY(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~243_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~61_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add26~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~243_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add26~50\,
	sumout => \Arith_Logi_Unit|Add26~53_sumout\,
	cout => \Arith_Logi_Unit|Add26~54\);

\Arith_Logi_Unit|prod~244\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~244_combout\ = ( \Arith_Logi_Unit|Add26~53_sumout\ & ( ((!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~243_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~61_sumout\))) # 
-- (\Arith_Logi_Unit|mult~21_combout\) ) ) # ( !\Arith_Logi_Unit|Add26~53_sumout\ & ( (!\Arith_Logi_Unit|mult~21_combout\ & ((!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~243_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & 
-- (\Arith_Logi_Unit|Add23~61_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~21_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~243_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add26~53_sumout\,
	combout => \Arith_Logi_Unit|prod~244_combout\);

\Arith_Logi_Unit|Add27~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add27~53_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~244_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~57_sumout\)) ) + ( (!\Register_File|Mux19~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add27~50\ ))
-- \Arith_Logi_Unit|Add27~54\ = CARRY(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~244_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~57_sumout\)) ) + ( (!\Register_File|Mux19~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add27~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~244_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add27~50\,
	sumout => \Arith_Logi_Unit|Add27~53_sumout\,
	cout => \Arith_Logi_Unit|Add27~54\);

\Arith_Logi_Unit|Add28~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add28~49_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~244_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~57_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add28~46\ ))
-- \Arith_Logi_Unit|Add28~50\ = CARRY(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~244_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~57_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add28~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~244_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add28~46\,
	sumout => \Arith_Logi_Unit|Add28~49_sumout\,
	cout => \Arith_Logi_Unit|Add28~50\);

\Arith_Logi_Unit|prod~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~245_combout\ = ( \Arith_Logi_Unit|Add28~49_sumout\ & ( ((!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~244_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~57_sumout\))) # 
-- (\Arith_Logi_Unit|mult~25_combout\) ) ) # ( !\Arith_Logi_Unit|Add28~49_sumout\ & ( (!\Arith_Logi_Unit|mult~25_combout\ & ((!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~244_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & 
-- (\Arith_Logi_Unit|Add25~57_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~25_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~244_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add28~49_sumout\,
	combout => \Arith_Logi_Unit|prod~245_combout\);

\Arith_Logi_Unit|Add29~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add29~49_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~245_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~53_sumout\)) ) + ( (!\Register_File|Mux20~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add29~46\ ))
-- \Arith_Logi_Unit|Add29~50\ = CARRY(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~245_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~53_sumout\)) ) + ( (!\Register_File|Mux20~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add29~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~245_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add29~46\,
	sumout => \Arith_Logi_Unit|Add29~49_sumout\,
	cout => \Arith_Logi_Unit|Add29~50\);

\Arith_Logi_Unit|Add30~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add30~45_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~245_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~53_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add30~42\ ))
-- \Arith_Logi_Unit|Add30~46\ = CARRY(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~245_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~53_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add30~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~245_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add30~42\,
	sumout => \Arith_Logi_Unit|Add30~45_sumout\,
	cout => \Arith_Logi_Unit|Add30~46\);

\Arith_Logi_Unit|prod~264\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~264_combout\ = ( \Arith_Logi_Unit|Add30~45_sumout\ & ( ((!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~245_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~53_sumout\))) # 
-- (\Arith_Logi_Unit|mult~26_combout\) ) ) # ( !\Arith_Logi_Unit|Add30~45_sumout\ & ( (!\Arith_Logi_Unit|mult~26_combout\ & ((!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~245_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & 
-- (\Arith_Logi_Unit|Add27~53_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~26_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~245_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add30~45_sumout\,
	combout => \Arith_Logi_Unit|prod~264_combout\);

\Arith_Logi_Unit|Add31~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add31~45_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~264_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~49_sumout\)) ) + ( (!\Register_File|Mux21~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add31~42\ ))
-- \Arith_Logi_Unit|Add31~46\ = CARRY(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~264_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~49_sumout\)) ) + ( (!\Register_File|Mux21~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add31~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~24_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add29~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~264_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add31~42\,
	sumout => \Arith_Logi_Unit|Add31~45_sumout\,
	cout => \Arith_Logi_Unit|Add31~46\);

\Arith_Logi_Unit|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux24~0_combout\ = ( \Arith_Logi_Unit|prod~245_combout\ & ( \Arith_Logi_Unit|Add30~45_sumout\ & ( (!\Register_File|Mux1~0_combout\) # ((\Register_File|Mux2~0_combout\ & ((\Arith_Logi_Unit|Add27~53_sumout\) # 
-- (\Register_File|Mux3~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~245_combout\ & ( \Arith_Logi_Unit|Add30~45_sumout\ & ( (\Register_File|Mux2~0_combout\ & ((!\Register_File|Mux1~0_combout\) # ((!\Register_File|Mux3~0_combout\ & 
-- \Arith_Logi_Unit|Add27~53_sumout\)))) ) ) ) # ( \Arith_Logi_Unit|prod~245_combout\ & ( !\Arith_Logi_Unit|Add30~45_sumout\ & ( (!\Register_File|Mux2~0_combout\ & (((!\Register_File|Mux1~0_combout\)))) # (\Register_File|Mux2~0_combout\ & 
-- (\Register_File|Mux1~0_combout\ & ((\Arith_Logi_Unit|Add27~53_sumout\) # (\Register_File|Mux3~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~245_combout\ & ( !\Arith_Logi_Unit|Add30~45_sumout\ & ( (!\Register_File|Mux3~0_combout\ & 
-- (\Register_File|Mux2~0_combout\ & (\Register_File|Mux1~0_combout\ & \Arith_Logi_Unit|Add27~53_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010110000011100001100110000001100101111000111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux3~0_combout\,
	datab => \Register_File|ALT_INV_Mux2~0_combout\,
	datac => \Register_File|ALT_INV_Mux1~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add27~53_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~245_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add30~45_sumout\,
	combout => \Arith_Logi_Unit|Mux24~0_combout\);

\Arith_Logi_Unit|Add32~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add32~41_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~264_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~49_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add32~38\ ))
-- \Arith_Logi_Unit|Add32~42\ = CARRY(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~264_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~49_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux21~0_combout\) ) + ( \Arith_Logi_Unit|Add32~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~24_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add29~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~264_combout\,
	dataf => \Register_File|ALT_INV_Mux21~0_combout\,
	cin => \Arith_Logi_Unit|Add32~38\,
	sumout => \Arith_Logi_Unit|Add32~41_sumout\,
	cout => \Arith_Logi_Unit|Add32~42\);

\Arith_Logi_Unit|Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux24~1_combout\ = ( !\Register_File|Mux0~0_combout\ & ( (((!\Register_File|Mux1~0_combout\ & ((\Arith_Logi_Unit|Mux24~0_combout\))) # (\Register_File|Mux1~0_combout\ & (\Arith_Logi_Unit|Add32~41_sumout\)))) ) ) # ( 
-- \Register_File|Mux0~0_combout\ & ( (!\Register_File|Mux1~0_combout\ & ((((\Arith_Logi_Unit|Add31~45_sumout\))))) # (\Register_File|Mux1~0_combout\ & ((((!\Register_File|Mux2~0_combout\ & \Arith_Logi_Unit|Add29~49_sumout\)) # 
-- (\Arith_Logi_Unit|Mux24~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000011110000111100001111000011110010001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux2~0_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add29~49_sumout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add31~45_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Mux24~0_combout\,
	datae => \Register_File|ALT_INV_Mux0~0_combout\,
	dataf => \Register_File|ALT_INV_Mux1~0_combout\,
	datag => \Arith_Logi_Unit|ALT_INV_Add32~41_sumout\,
	combout => \Arith_Logi_Unit|Mux24~1_combout\);

\Arith_Logi_Unit|high_out[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|high_out\(9) = ( \Arith_Logi_Unit|high_out\(9) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|Mux24~1_combout\ ) ) ) # ( !\Arith_Logi_Unit|high_out\(9) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( 
-- \Arith_Logi_Unit|Mux24~1_combout\ ) ) ) # ( \Arith_Logi_Unit|high_out\(9) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux24~1_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_high_out\(9),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|high_out\(9));

\Arith_Logi_Unit|prod_h[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod_h\(9) = ( \Arith_Logi_Unit|prod_h\(9) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(9) ) ) ) # ( !\Arith_Logi_Unit|prod_h\(9) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(9) ) ) ) # ( 
-- \Arith_Logi_Unit|prod_h\(9) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_high_out\(9),
	datae => \Arith_Logi_Unit|ALT_INV_prod_h\(9),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|prod_h\(9));

\Arith_Logi_Unit|Add23~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add23~65_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~242_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~65_sumout\)) ) + ( (!\Register_File|Mux16~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add23~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add21~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~242_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add23~62\,
	sumout => \Arith_Logi_Unit|Add23~65_sumout\);

\Arith_Logi_Unit|Add24~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add24~61_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|prod~242_combout\)) # (\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|Add21~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux16~0_combout\) ) + ( \Arith_Logi_Unit|Add24~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_prod~242_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add21~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add24~58\,
	sumout => \Arith_Logi_Unit|Add24~61_sumout\);

\Arith_Logi_Unit|prod~246\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~246_combout\ = ( \Arith_Logi_Unit|Add24~61_sumout\ & ( ((!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~242_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & (\Arith_Logi_Unit|Add21~65_sumout\))) # 
-- (\Arith_Logi_Unit|mult~20_combout\) ) ) # ( !\Arith_Logi_Unit|Add24~61_sumout\ & ( (!\Arith_Logi_Unit|mult~20_combout\ & ((!\Arith_Logi_Unit|mult~16_combout\ & ((\Arith_Logi_Unit|prod~242_combout\))) # (\Arith_Logi_Unit|mult~16_combout\ & 
-- (\Arith_Logi_Unit|Add21~65_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~16_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~20_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add21~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~242_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add24~61_sumout\,
	combout => \Arith_Logi_Unit|prod~246_combout\);

\Arith_Logi_Unit|Add25~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add25~61_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~246_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~65_sumout\)) ) + ( (!\Register_File|Mux17~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add25~58\ ))
-- \Arith_Logi_Unit|Add25~62\ = CARRY(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~246_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~65_sumout\)) ) + ( (!\Register_File|Mux17~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add25~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~246_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add25~58\,
	sumout => \Arith_Logi_Unit|Add25~61_sumout\,
	cout => \Arith_Logi_Unit|Add25~62\);

\Arith_Logi_Unit|Add26~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add26~57_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|prod~246_combout\)) # (\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|Add23~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add26~54\ ))
-- \Arith_Logi_Unit|Add26~58\ = CARRY(( (!\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|prod~246_combout\)) # (\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|Add23~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add26~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_prod~246_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add23~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add26~54\,
	sumout => \Arith_Logi_Unit|Add26~57_sumout\,
	cout => \Arith_Logi_Unit|Add26~58\);

\Arith_Logi_Unit|prod~247\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~247_combout\ = ( \Arith_Logi_Unit|Add26~57_sumout\ & ( ((!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~246_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~65_sumout\))) # 
-- (\Arith_Logi_Unit|mult~21_combout\) ) ) # ( !\Arith_Logi_Unit|Add26~57_sumout\ & ( (!\Arith_Logi_Unit|mult~21_combout\ & ((!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~246_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & 
-- (\Arith_Logi_Unit|Add23~65_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~21_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~246_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add26~57_sumout\,
	combout => \Arith_Logi_Unit|prod~247_combout\);

\Arith_Logi_Unit|Add27~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add27~57_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~247_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~61_sumout\)) ) + ( (!\Register_File|Mux18~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add27~54\ ))
-- \Arith_Logi_Unit|Add27~58\ = CARRY(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~247_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~61_sumout\)) ) + ( (!\Register_File|Mux18~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add27~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~247_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add27~54\,
	sumout => \Arith_Logi_Unit|Add27~57_sumout\,
	cout => \Arith_Logi_Unit|Add27~58\);

\Arith_Logi_Unit|Add28~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add28~53_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~247_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~61_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add28~50\ ))
-- \Arith_Logi_Unit|Add28~54\ = CARRY(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~247_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~61_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add28~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~247_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add28~50\,
	sumout => \Arith_Logi_Unit|Add28~53_sumout\,
	cout => \Arith_Logi_Unit|Add28~54\);

\Arith_Logi_Unit|prod~248\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~248_combout\ = ( \Arith_Logi_Unit|Add28~53_sumout\ & ( ((!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~247_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~61_sumout\))) # 
-- (\Arith_Logi_Unit|mult~25_combout\) ) ) # ( !\Arith_Logi_Unit|Add28~53_sumout\ & ( (!\Arith_Logi_Unit|mult~25_combout\ & ((!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~247_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & 
-- (\Arith_Logi_Unit|Add25~61_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~25_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~247_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add28~53_sumout\,
	combout => \Arith_Logi_Unit|prod~248_combout\);

\Arith_Logi_Unit|Add29~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add29~53_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~248_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~57_sumout\)) ) + ( (!\Register_File|Mux19~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add29~50\ ))
-- \Arith_Logi_Unit|Add29~54\ = CARRY(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~248_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~57_sumout\)) ) + ( (!\Register_File|Mux19~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add29~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~248_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add29~50\,
	sumout => \Arith_Logi_Unit|Add29~53_sumout\,
	cout => \Arith_Logi_Unit|Add29~54\);

\Arith_Logi_Unit|Add30~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add30~49_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~248_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~57_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add30~46\ ))
-- \Arith_Logi_Unit|Add30~50\ = CARRY(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~248_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~57_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add30~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~248_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add30~46\,
	sumout => \Arith_Logi_Unit|Add30~49_sumout\,
	cout => \Arith_Logi_Unit|Add30~50\);

\Arith_Logi_Unit|prod~265\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~265_combout\ = ( \Arith_Logi_Unit|Add30~49_sumout\ & ( ((!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~248_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~57_sumout\))) # 
-- (\Arith_Logi_Unit|mult~26_combout\) ) ) # ( !\Arith_Logi_Unit|Add30~49_sumout\ & ( (!\Arith_Logi_Unit|mult~26_combout\ & ((!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~248_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & 
-- (\Arith_Logi_Unit|Add27~57_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~26_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~248_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add30~49_sumout\,
	combout => \Arith_Logi_Unit|prod~265_combout\);

\Arith_Logi_Unit|Add31~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add31~49_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~265_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~53_sumout\)) ) + ( (!\Register_File|Mux20~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add31~46\ ))
-- \Arith_Logi_Unit|Add31~50\ = CARRY(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~265_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~53_sumout\)) ) + ( (!\Register_File|Mux20~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add31~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~24_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add29~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~265_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add31~46\,
	sumout => \Arith_Logi_Unit|Add31~49_sumout\,
	cout => \Arith_Logi_Unit|Add31~50\);

\Arith_Logi_Unit|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux23~0_combout\ = ( \Arith_Logi_Unit|prod~248_combout\ & ( \Arith_Logi_Unit|Add30~49_sumout\ & ( (!\Register_File|Mux1~0_combout\) # ((\Register_File|Mux2~0_combout\ & ((\Arith_Logi_Unit|Add27~57_sumout\) # 
-- (\Register_File|Mux3~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~248_combout\ & ( \Arith_Logi_Unit|Add30~49_sumout\ & ( (\Register_File|Mux2~0_combout\ & ((!\Register_File|Mux1~0_combout\) # ((!\Register_File|Mux3~0_combout\ & 
-- \Arith_Logi_Unit|Add27~57_sumout\)))) ) ) ) # ( \Arith_Logi_Unit|prod~248_combout\ & ( !\Arith_Logi_Unit|Add30~49_sumout\ & ( (!\Register_File|Mux2~0_combout\ & (((!\Register_File|Mux1~0_combout\)))) # (\Register_File|Mux2~0_combout\ & 
-- (\Register_File|Mux1~0_combout\ & ((\Arith_Logi_Unit|Add27~57_sumout\) # (\Register_File|Mux3~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~248_combout\ & ( !\Arith_Logi_Unit|Add30~49_sumout\ & ( (!\Register_File|Mux3~0_combout\ & 
-- (\Register_File|Mux2~0_combout\ & (\Register_File|Mux1~0_combout\ & \Arith_Logi_Unit|Add27~57_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010110000011100001100110000001100101111000111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux3~0_combout\,
	datab => \Register_File|ALT_INV_Mux2~0_combout\,
	datac => \Register_File|ALT_INV_Mux1~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add27~57_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~248_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add30~49_sumout\,
	combout => \Arith_Logi_Unit|Mux23~0_combout\);

\Arith_Logi_Unit|Add32~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add32~45_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~265_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~53_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add32~42\ ))
-- \Arith_Logi_Unit|Add32~46\ = CARRY(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~265_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~53_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux20~0_combout\) ) + ( \Arith_Logi_Unit|Add32~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~24_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add29~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~265_combout\,
	dataf => \Register_File|ALT_INV_Mux20~0_combout\,
	cin => \Arith_Logi_Unit|Add32~42\,
	sumout => \Arith_Logi_Unit|Add32~45_sumout\,
	cout => \Arith_Logi_Unit|Add32~46\);

\Arith_Logi_Unit|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux23~1_combout\ = ( !\Register_File|Mux0~0_combout\ & ( (((!\Register_File|Mux1~0_combout\ & ((\Arith_Logi_Unit|Mux23~0_combout\))) # (\Register_File|Mux1~0_combout\ & (\Arith_Logi_Unit|Add32~45_sumout\)))) ) ) # ( 
-- \Register_File|Mux0~0_combout\ & ( (!\Register_File|Mux1~0_combout\ & ((((\Arith_Logi_Unit|Add31~49_sumout\))))) # (\Register_File|Mux1~0_combout\ & ((((!\Register_File|Mux2~0_combout\ & \Arith_Logi_Unit|Add29~53_sumout\)) # 
-- (\Arith_Logi_Unit|Mux23~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000011110000111100001111000011110010001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux2~0_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add29~53_sumout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add31~49_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Mux23~0_combout\,
	datae => \Register_File|ALT_INV_Mux0~0_combout\,
	dataf => \Register_File|ALT_INV_Mux1~0_combout\,
	datag => \Arith_Logi_Unit|ALT_INV_Add32~45_sumout\,
	combout => \Arith_Logi_Unit|Mux23~1_combout\);

\Arith_Logi_Unit|high_out[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|high_out\(10) = ( \Arith_Logi_Unit|high_out\(10) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|Mux23~1_combout\ ) ) ) # ( !\Arith_Logi_Unit|high_out\(10) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( 
-- \Arith_Logi_Unit|Mux23~1_combout\ ) ) ) # ( \Arith_Logi_Unit|high_out\(10) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux23~1_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_high_out\(10),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|high_out\(10));

\Arith_Logi_Unit|prod_h[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod_h\(10) = ( \Arith_Logi_Unit|prod_h\(10) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(10) ) ) ) # ( !\Arith_Logi_Unit|prod_h\(10) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(10) ) ) ) # 
-- ( \Arith_Logi_Unit|prod_h\(10) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_high_out\(10),
	datae => \Arith_Logi_Unit|ALT_INV_prod_h\(10),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|prod_h\(10));

\Arith_Logi_Unit|Add25~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add25~65_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~246_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~65_sumout\)) ) + ( (!\Register_File|Mux16~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add25~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add23~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~246_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add25~62\,
	sumout => \Arith_Logi_Unit|Add25~65_sumout\);

\Arith_Logi_Unit|Add26~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add26~61_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|prod~246_combout\)) # (\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|Add23~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux16~0_combout\) ) + ( \Arith_Logi_Unit|Add26~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_prod~246_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add23~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add26~58\,
	sumout => \Arith_Logi_Unit|Add26~61_sumout\);

\Arith_Logi_Unit|prod~268\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~268_combout\ = ( \Arith_Logi_Unit|Add26~61_sumout\ & ( ((!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~246_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & (\Arith_Logi_Unit|Add23~65_sumout\))) # 
-- (\Arith_Logi_Unit|mult~21_combout\) ) ) # ( !\Arith_Logi_Unit|Add26~61_sumout\ & ( (!\Arith_Logi_Unit|mult~21_combout\ & ((!\Arith_Logi_Unit|mult~18_combout\ & ((\Arith_Logi_Unit|prod~246_combout\))) # (\Arith_Logi_Unit|mult~18_combout\ & 
-- (\Arith_Logi_Unit|Add23~65_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~18_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_mult~21_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add23~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~246_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add26~61_sumout\,
	combout => \Arith_Logi_Unit|prod~268_combout\);

\Arith_Logi_Unit|Add27~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add27~61_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~268_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~65_sumout\)) ) + ( (!\Register_File|Mux17~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add27~58\ ))
-- \Arith_Logi_Unit|Add27~62\ = CARRY(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~268_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~65_sumout\)) ) + ( (!\Register_File|Mux17~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add27~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add25~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~268_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add27~58\,
	sumout => \Arith_Logi_Unit|Add27~61_sumout\,
	cout => \Arith_Logi_Unit|Add27~62\);

\Arith_Logi_Unit|Add28~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add28~57_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|prod~268_combout\)) # (\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|Add25~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add28~54\ ))
-- \Arith_Logi_Unit|Add28~58\ = CARRY(( (!\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|prod~268_combout\)) # (\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|Add25~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add28~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_prod~268_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add25~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add28~54\,
	sumout => \Arith_Logi_Unit|Add28~57_sumout\,
	cout => \Arith_Logi_Unit|Add28~58\);

\Arith_Logi_Unit|prod~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~249_combout\ = (\Arith_Logi_Unit|mult~22_combout\ & \Arith_Logi_Unit|Add25~65_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add25~65_sumout\,
	combout => \Arith_Logi_Unit|prod~249_combout\);

\Arith_Logi_Unit|prod~250\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~250_combout\ = ( \Arith_Logi_Unit|prod~246_combout\ & ( \Arith_Logi_Unit|Add26~61_sumout\ & ( (!\Register_File|Mux3~0_combout\) # ((\Register_File|Mux4~0_combout\ & ((\Arith_Logi_Unit|Add23~65_sumout\) # 
-- (\Register_File|Mux5~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~246_combout\ & ( \Arith_Logi_Unit|Add26~61_sumout\ & ( (\Register_File|Mux4~0_combout\ & ((!\Register_File|Mux3~0_combout\) # ((!\Register_File|Mux5~0_combout\ & 
-- \Arith_Logi_Unit|Add23~65_sumout\)))) ) ) ) # ( \Arith_Logi_Unit|prod~246_combout\ & ( !\Arith_Logi_Unit|Add26~61_sumout\ & ( (!\Register_File|Mux4~0_combout\ & (((!\Register_File|Mux3~0_combout\)))) # (\Register_File|Mux4~0_combout\ & 
-- (\Register_File|Mux3~0_combout\ & ((\Arith_Logi_Unit|Add23~65_sumout\) # (\Register_File|Mux5~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~246_combout\ & ( !\Arith_Logi_Unit|Add26~61_sumout\ & ( (!\Register_File|Mux5~0_combout\ & 
-- (\Register_File|Mux4~0_combout\ & (\Register_File|Mux3~0_combout\ & \Arith_Logi_Unit|Add23~65_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010110000011100001100110000001100101111000111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux5~0_combout\,
	datab => \Register_File|ALT_INV_Mux4~0_combout\,
	datac => \Register_File|ALT_INV_Mux3~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add23~65_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~246_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add26~61_sumout\,
	combout => \Arith_Logi_Unit|prod~250_combout\);

\Arith_Logi_Unit|prod~267\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~267_combout\ = (!\Arith_Logi_Unit|mult~25_combout\ & (((\Arith_Logi_Unit|prod~250_combout\) # (\Arith_Logi_Unit|prod~249_combout\)))) # (\Arith_Logi_Unit|mult~25_combout\ & (\Arith_Logi_Unit|Add28~57_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101110111011000110111011101100011011101110110001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~25_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add28~57_sumout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~249_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~250_combout\,
	combout => \Arith_Logi_Unit|prod~267_combout\);

\Arith_Logi_Unit|Add29~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add29~57_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~267_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~61_sumout\)) ) + ( (!\Register_File|Mux18~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add29~54\ ))
-- \Arith_Logi_Unit|Add29~58\ = CARRY(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~267_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~61_sumout\)) ) + ( (!\Register_File|Mux18~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add29~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~267_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add29~54\,
	sumout => \Arith_Logi_Unit|Add29~57_sumout\,
	cout => \Arith_Logi_Unit|Add29~58\);

\Arith_Logi_Unit|Add30~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add30~53_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~267_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~61_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add30~50\ ))
-- \Arith_Logi_Unit|Add30~54\ = CARRY(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~267_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~61_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add30~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~267_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add30~50\,
	sumout => \Arith_Logi_Unit|Add30~53_sumout\,
	cout => \Arith_Logi_Unit|Add30~54\);

\Arith_Logi_Unit|prod~251\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~251_combout\ = ( \Arith_Logi_Unit|prod~249_combout\ & ( \Arith_Logi_Unit|prod~250_combout\ & ( (!\Register_File|Mux3~0_combout\ & (\Register_File|Mux2~0_combout\ & (!\Arith_Logi_Unit|Add27~61_sumout\))) # 
-- (\Register_File|Mux3~0_combout\ & (!\Register_File|Mux2~0_combout\ & ((!\Arith_Logi_Unit|Add28~57_sumout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~249_combout\ & ( \Arith_Logi_Unit|prod~250_combout\ & ( (!\Register_File|Mux3~0_combout\ & 
-- (\Register_File|Mux2~0_combout\ & (!\Arith_Logi_Unit|Add27~61_sumout\))) # (\Register_File|Mux3~0_combout\ & (!\Register_File|Mux2~0_combout\ & ((!\Arith_Logi_Unit|Add28~57_sumout\)))) ) ) ) # ( \Arith_Logi_Unit|prod~249_combout\ & ( 
-- !\Arith_Logi_Unit|prod~250_combout\ & ( (!\Register_File|Mux3~0_combout\ & (\Register_File|Mux2~0_combout\ & (!\Arith_Logi_Unit|Add27~61_sumout\))) # (\Register_File|Mux3~0_combout\ & (!\Register_File|Mux2~0_combout\ & 
-- ((!\Arith_Logi_Unit|Add28~57_sumout\)))) ) ) ) # ( !\Arith_Logi_Unit|prod~249_combout\ & ( !\Arith_Logi_Unit|prod~250_combout\ & ( (!\Register_File|Mux3~0_combout\ & ((!\Register_File|Mux2~0_combout\) # ((!\Arith_Logi_Unit|Add27~61_sumout\)))) # 
-- (\Register_File|Mux3~0_combout\ & (((!\Arith_Logi_Unit|Add28~57_sumout\)) # (\Register_File|Mux2~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110110111001011001000010000001100100001000000110010000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux3~0_combout\,
	datab => \Register_File|ALT_INV_Mux2~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add28~57_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~249_combout\,
	dataf => \Arith_Logi_Unit|ALT_INV_prod~250_combout\,
	combout => \Arith_Logi_Unit|prod~251_combout\);

\Arith_Logi_Unit|prod~266\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~266_combout\ = (!\Arith_Logi_Unit|mult~26_combout\ & ((!\Arith_Logi_Unit|prod~251_combout\))) # (\Arith_Logi_Unit|mult~26_combout\ & (\Arith_Logi_Unit|Add30~53_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000110110001101100011011000110110001101100011011000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~26_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add30~53_sumout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~251_combout\,
	combout => \Arith_Logi_Unit|prod~266_combout\);

\Arith_Logi_Unit|Add31~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add31~53_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~266_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~57_sumout\)) ) + ( (!\Register_File|Mux19~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add31~50\ ))
-- \Arith_Logi_Unit|Add31~54\ = CARRY(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~266_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~57_sumout\)) ) + ( (!\Register_File|Mux19~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add31~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~24_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add29~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~266_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add31~50\,
	sumout => \Arith_Logi_Unit|Add31~53_sumout\,
	cout => \Arith_Logi_Unit|Add31~54\);

\Arith_Logi_Unit|Add32~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add32~49_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~266_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~57_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add32~46\ ))
-- \Arith_Logi_Unit|Add32~50\ = CARRY(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~266_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~57_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux19~0_combout\) ) + ( \Arith_Logi_Unit|Add32~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~24_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add29~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~266_combout\,
	dataf => \Register_File|ALT_INV_Mux19~0_combout\,
	cin => \Arith_Logi_Unit|Add32~46\,
	sumout => \Arith_Logi_Unit|Add32~49_sumout\,
	cout => \Arith_Logi_Unit|Add32~50\);

\Arith_Logi_Unit|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux22~0_combout\ = ( \Arith_Logi_Unit|prod~251_combout\ & ( (!\Register_File|Mux2~0_combout\ & (\Register_File|Mux1~0_combout\ & (\Arith_Logi_Unit|Add29~57_sumout\))) # (\Register_File|Mux2~0_combout\ & (!\Register_File|Mux1~0_combout\ & 
-- ((\Arith_Logi_Unit|Add30~53_sumout\)))) ) ) # ( !\Arith_Logi_Unit|prod~251_combout\ & ( (!\Register_File|Mux2~0_combout\ & ((!\Register_File|Mux1~0_combout\) # ((\Arith_Logi_Unit|Add29~57_sumout\)))) # (\Register_File|Mux2~0_combout\ & 
-- (((\Arith_Logi_Unit|Add30~53_sumout\)) # (\Register_File|Mux1~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001101111011111000000100100011010011011110111110000001001000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux2~0_combout\,
	datab => \Register_File|ALT_INV_Mux1~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add29~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add30~53_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~251_combout\,
	combout => \Arith_Logi_Unit|Mux22~0_combout\);

\Arith_Logi_Unit|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux22~1_combout\ = ( \Arith_Logi_Unit|Mux22~0_combout\ & ( (!\Register_File|Mux1~0_combout\ & ((!\Register_File|Mux0~0_combout\) # ((\Arith_Logi_Unit|Add31~53_sumout\)))) # (\Register_File|Mux1~0_combout\ & 
-- (((\Arith_Logi_Unit|Add32~49_sumout\)) # (\Register_File|Mux0~0_combout\))) ) ) # ( !\Arith_Logi_Unit|Mux22~0_combout\ & ( (!\Register_File|Mux1~0_combout\ & (\Register_File|Mux0~0_combout\ & (\Arith_Logi_Unit|Add31~53_sumout\))) # 
-- (\Register_File|Mux1~0_combout\ & (!\Register_File|Mux0~0_combout\ & ((\Arith_Logi_Unit|Add32~49_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100110111101111100000010010001101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux1~0_combout\,
	datab => \Register_File|ALT_INV_Mux0~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add31~53_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add32~49_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Mux22~0_combout\,
	combout => \Arith_Logi_Unit|Mux22~1_combout\);

\Arith_Logi_Unit|high_out[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|high_out\(11) = ( \Arith_Logi_Unit|high_out\(11) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|Mux22~1_combout\ ) ) ) # ( !\Arith_Logi_Unit|high_out\(11) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( 
-- \Arith_Logi_Unit|Mux22~1_combout\ ) ) ) # ( \Arith_Logi_Unit|high_out\(11) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux22~1_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_high_out\(11),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|high_out\(11));

\Arith_Logi_Unit|prod_h[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod_h\(11) = ( \Arith_Logi_Unit|prod_h\(11) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(11) ) ) ) # ( !\Arith_Logi_Unit|prod_h\(11) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(11) ) ) ) # 
-- ( \Arith_Logi_Unit|prod_h\(11) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_high_out\(11),
	datae => \Arith_Logi_Unit|ALT_INV_prod_h\(11),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|prod_h\(11));

\Arith_Logi_Unit|Add27~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add27~65_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|prod~268_combout\))) # (\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|Add25~65_sumout\)) ) + ( (!\Register_File|Mux16~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add27~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add25~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~268_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add27~62\,
	sumout => \Arith_Logi_Unit|Add27~65_sumout\);

\Arith_Logi_Unit|Add28~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add28~61_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~22_combout\ & (\Arith_Logi_Unit|prod~268_combout\)) # (\Arith_Logi_Unit|mult~22_combout\ & ((\Arith_Logi_Unit|Add25~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux16~0_combout\) ) + ( \Arith_Logi_Unit|Add28~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_prod~268_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add25~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_mult~22_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add28~58\,
	sumout => \Arith_Logi_Unit|Add28~61_sumout\);

\Arith_Logi_Unit|prod~270\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~270_combout\ = (!\Arith_Logi_Unit|mult~25_combout\ & (((\Arith_Logi_Unit|prod~250_combout\)) # (\Arith_Logi_Unit|prod~249_combout\))) # (\Arith_Logi_Unit|mult~25_combout\ & (((\Arith_Logi_Unit|Add28~61_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101001111111001010100111111100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~25_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_prod~249_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~250_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add28~61_sumout\,
	combout => \Arith_Logi_Unit|prod~270_combout\);

\Arith_Logi_Unit|Add29~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add29~61_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~270_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~65_sumout\)) ) + ( (!\Register_File|Mux17~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add29~58\ ))
-- \Arith_Logi_Unit|Add29~62\ = CARRY(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~270_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~65_sumout\)) ) + ( (!\Register_File|Mux17~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add29~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add27~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~270_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add29~58\,
	sumout => \Arith_Logi_Unit|Add29~61_sumout\,
	cout => \Arith_Logi_Unit|Add29~62\);

\Arith_Logi_Unit|Add30~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add30~57_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|prod~270_combout\)) # (\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|Add27~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add30~54\ ))
-- \Arith_Logi_Unit|Add30~58\ = CARRY(( (!\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|prod~270_combout\)) # (\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|Add27~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add30~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_prod~270_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add27~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add30~54\,
	sumout => \Arith_Logi_Unit|Add30~57_sumout\,
	cout => \Arith_Logi_Unit|Add30~58\);

\Arith_Logi_Unit|prod~252\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~252_combout\ = ( \Arith_Logi_Unit|Add27~65_sumout\ & ( \Arith_Logi_Unit|Add28~61_sumout\ & ( (!\Arith_Logi_Unit|prod~249_combout\ & (!\Arith_Logi_Unit|prod~250_combout\ & (!\Register_File|Mux3~0_combout\ $ 
-- (\Register_File|Mux2~0_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|Add27~65_sumout\ & ( \Arith_Logi_Unit|Add28~61_sumout\ & ( (!\Register_File|Mux3~0_combout\ & (((!\Arith_Logi_Unit|prod~249_combout\ & !\Arith_Logi_Unit|prod~250_combout\)) # 
-- (\Register_File|Mux2~0_combout\))) # (\Register_File|Mux3~0_combout\ & (\Register_File|Mux2~0_combout\ & (!\Arith_Logi_Unit|prod~249_combout\ & !\Arith_Logi_Unit|prod~250_combout\))) ) ) ) # ( \Arith_Logi_Unit|Add27~65_sumout\ & ( 
-- !\Arith_Logi_Unit|Add28~61_sumout\ & ( (!\Register_File|Mux3~0_combout\ & (!\Register_File|Mux2~0_combout\ & (!\Arith_Logi_Unit|prod~249_combout\ & !\Arith_Logi_Unit|prod~250_combout\))) # (\Register_File|Mux3~0_combout\ & 
-- ((!\Register_File|Mux2~0_combout\) # ((!\Arith_Logi_Unit|prod~249_combout\ & !\Arith_Logi_Unit|prod~250_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|Add27~65_sumout\ & ( !\Arith_Logi_Unit|Add28~61_sumout\ & ( (!\Arith_Logi_Unit|prod~249_combout\ & 
-- ((!\Arith_Logi_Unit|prod~250_combout\) # (!\Register_File|Mux3~0_combout\ $ (!\Register_File|Mux2~0_combout\)))) # (\Arith_Logi_Unit|prod~249_combout\ & (!\Register_File|Mux3~0_combout\ $ ((!\Register_File|Mux2~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011001100110110101000100010010110010001000101001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux3~0_combout\,
	datab => \Register_File|ALT_INV_Mux2~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~249_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~250_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add27~65_sumout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add28~61_sumout\,
	combout => \Arith_Logi_Unit|prod~252_combout\);

\Arith_Logi_Unit|prod~269\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~269_combout\ = (!\Arith_Logi_Unit|mult~26_combout\ & ((!\Arith_Logi_Unit|prod~252_combout\))) # (\Arith_Logi_Unit|mult~26_combout\ & (\Arith_Logi_Unit|Add30~57_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000110110001101100011011000110110001101100011011000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~26_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add30~57_sumout\,
	datac => \Arith_Logi_Unit|ALT_INV_prod~252_combout\,
	combout => \Arith_Logi_Unit|prod~269_combout\);

\Arith_Logi_Unit|Add31~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add31~57_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~269_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~61_sumout\)) ) + ( (!\Register_File|Mux18~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add31~54\ ))
-- \Arith_Logi_Unit|Add31~58\ = CARRY(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~269_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~61_sumout\)) ) + ( (!\Register_File|Mux18~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add31~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~24_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add29~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~269_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add31~54\,
	sumout => \Arith_Logi_Unit|Add31~57_sumout\,
	cout => \Arith_Logi_Unit|Add31~58\);

\Arith_Logi_Unit|Add32~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add32~53_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~269_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~61_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add32~50\ ))
-- \Arith_Logi_Unit|Add32~54\ = CARRY(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~269_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~61_sumout\)) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux18~0_combout\) ) + ( \Arith_Logi_Unit|Add32~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~24_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add29~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~269_combout\,
	dataf => \Register_File|ALT_INV_Mux18~0_combout\,
	cin => \Arith_Logi_Unit|Add32~50\,
	sumout => \Arith_Logi_Unit|Add32~53_sumout\,
	cout => \Arith_Logi_Unit|Add32~54\);

\Arith_Logi_Unit|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux21~0_combout\ = ( \Arith_Logi_Unit|prod~252_combout\ & ( (!\Register_File|Mux2~0_combout\ & (\Register_File|Mux1~0_combout\ & (\Arith_Logi_Unit|Add29~61_sumout\))) # (\Register_File|Mux2~0_combout\ & (!\Register_File|Mux1~0_combout\ & 
-- ((\Arith_Logi_Unit|Add30~57_sumout\)))) ) ) # ( !\Arith_Logi_Unit|prod~252_combout\ & ( (!\Register_File|Mux2~0_combout\ & ((!\Register_File|Mux1~0_combout\) # ((\Arith_Logi_Unit|Add29~61_sumout\)))) # (\Register_File|Mux2~0_combout\ & 
-- (((\Arith_Logi_Unit|Add30~57_sumout\)) # (\Register_File|Mux1~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001101111011111000000100100011010011011110111110000001001000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux2~0_combout\,
	datab => \Register_File|ALT_INV_Mux1~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add29~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add30~57_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_prod~252_combout\,
	combout => \Arith_Logi_Unit|Mux21~0_combout\);

\Arith_Logi_Unit|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux21~1_combout\ = ( \Arith_Logi_Unit|Mux21~0_combout\ & ( (!\Register_File|Mux1~0_combout\ & ((!\Register_File|Mux0~0_combout\) # ((\Arith_Logi_Unit|Add31~57_sumout\)))) # (\Register_File|Mux1~0_combout\ & 
-- (((\Arith_Logi_Unit|Add32~53_sumout\)) # (\Register_File|Mux0~0_combout\))) ) ) # ( !\Arith_Logi_Unit|Mux21~0_combout\ & ( (!\Register_File|Mux1~0_combout\ & (\Register_File|Mux0~0_combout\ & (\Arith_Logi_Unit|Add31~57_sumout\))) # 
-- (\Register_File|Mux1~0_combout\ & (!\Register_File|Mux0~0_combout\ & ((\Arith_Logi_Unit|Add32~53_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100110111101111100000010010001101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux1~0_combout\,
	datab => \Register_File|ALT_INV_Mux0~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add31~57_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add32~53_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Mux21~0_combout\,
	combout => \Arith_Logi_Unit|Mux21~1_combout\);

\Arith_Logi_Unit|high_out[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|high_out\(12) = ( \Arith_Logi_Unit|high_out\(12) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|Mux21~1_combout\ ) ) ) # ( !\Arith_Logi_Unit|high_out\(12) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( 
-- \Arith_Logi_Unit|Mux21~1_combout\ ) ) ) # ( \Arith_Logi_Unit|high_out\(12) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux21~1_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_high_out\(12),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|high_out\(12));

\Arith_Logi_Unit|prod_h[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod_h\(12) = ( \Arith_Logi_Unit|prod_h\(12) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(12) ) ) ) # ( !\Arith_Logi_Unit|prod_h\(12) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(12) ) ) ) # 
-- ( \Arith_Logi_Unit|prod_h\(12) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_high_out\(12),
	datae => \Arith_Logi_Unit|ALT_INV_prod_h\(12),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|prod_h\(12));

\Arith_Logi_Unit|Add29~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add29~65_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|prod~270_combout\))) # (\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|Add27~65_sumout\)) ) + ( (!\Register_File|Mux16~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add29~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add27~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~270_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add29~62\,
	sumout => \Arith_Logi_Unit|Add29~65_sumout\);

\Arith_Logi_Unit|Add30~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add30~61_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~23_combout\ & (\Arith_Logi_Unit|prod~270_combout\)) # (\Arith_Logi_Unit|mult~23_combout\ & ((\Arith_Logi_Unit|Add27~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux16~0_combout\) ) + ( \Arith_Logi_Unit|Add30~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_prod~270_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add27~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_mult~23_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add30~58\,
	sumout => \Arith_Logi_Unit|Add30~61_sumout\);

\Arith_Logi_Unit|prod~271\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod~271_combout\ = (!\Arith_Logi_Unit|mult~26_combout\ & (!\Arith_Logi_Unit|prod~252_combout\)) # (\Arith_Logi_Unit|mult~26_combout\ & ((\Arith_Logi_Unit|Add30~61_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110110001101100011011000110110001101100011011000110110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~26_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_prod~252_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add30~61_sumout\,
	combout => \Arith_Logi_Unit|prod~271_combout\);

\Arith_Logi_Unit|Add31~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add31~61_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~271_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~65_sumout\)) ) + ( (!\Register_File|Mux17~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add31~58\ ))
-- \Arith_Logi_Unit|Add31~62\ = CARRY(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~271_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~65_sumout\)) ) + ( (!\Register_File|Mux17~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add31~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~24_combout\,
	datab => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add29~65_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~271_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add31~58\,
	sumout => \Arith_Logi_Unit|Add31~61_sumout\,
	cout => \Arith_Logi_Unit|Add31~62\);

\Arith_Logi_Unit|Add32~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add32~57_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|prod~271_combout\)) # (\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|Add29~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add32~54\ ))
-- \Arith_Logi_Unit|Add32~58\ = CARRY(( (!\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|prod~271_combout\)) # (\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|Add29~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux17~0_combout\) ) + ( \Arith_Logi_Unit|Add32~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_prod~271_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add29~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_mult~24_combout\,
	dataf => \Register_File|ALT_INV_Mux17~0_combout\,
	cin => \Arith_Logi_Unit|Add32~54\,
	sumout => \Arith_Logi_Unit|Add32~57_sumout\,
	cout => \Arith_Logi_Unit|Add32~58\);

\Arith_Logi_Unit|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux20~0_combout\ = ( \Arith_Logi_Unit|Add29~65_sumout\ & ( \Arith_Logi_Unit|Add30~61_sumout\ & ( (!\Register_File|Mux1~0_combout\ & (!\Register_File|Mux0~0_combout\ & ((!\Arith_Logi_Unit|prod~252_combout\) # 
-- (\Register_File|Mux2~0_combout\)))) # (\Register_File|Mux1~0_combout\ & (\Register_File|Mux0~0_combout\ & ((!\Register_File|Mux2~0_combout\) # (!\Arith_Logi_Unit|prod~252_combout\)))) ) ) ) # ( !\Arith_Logi_Unit|Add29~65_sumout\ & ( 
-- \Arith_Logi_Unit|Add30~61_sumout\ & ( (!\Register_File|Mux1~0_combout\ & (!\Register_File|Mux0~0_combout\ & ((!\Arith_Logi_Unit|prod~252_combout\) # (\Register_File|Mux2~0_combout\)))) # (\Register_File|Mux1~0_combout\ & (\Register_File|Mux2~0_combout\ & 
-- (\Register_File|Mux0~0_combout\ & !\Arith_Logi_Unit|prod~252_combout\))) ) ) ) # ( \Arith_Logi_Unit|Add29~65_sumout\ & ( !\Arith_Logi_Unit|Add30~61_sumout\ & ( (!\Register_File|Mux1~0_combout\ & (!\Register_File|Mux2~0_combout\ & 
-- (!\Register_File|Mux0~0_combout\ & !\Arith_Logi_Unit|prod~252_combout\))) # (\Register_File|Mux1~0_combout\ & (\Register_File|Mux0~0_combout\ & ((!\Register_File|Mux2~0_combout\) # (!\Arith_Logi_Unit|prod~252_combout\)))) ) ) ) # ( 
-- !\Arith_Logi_Unit|Add29~65_sumout\ & ( !\Arith_Logi_Unit|Add30~61_sumout\ & ( (!\Arith_Logi_Unit|prod~252_combout\ & ((!\Register_File|Mux2~0_combout\ & (!\Register_File|Mux1~0_combout\ & !\Register_File|Mux0~0_combout\)) # (\Register_File|Mux2~0_combout\ 
-- & (\Register_File|Mux1~0_combout\ & \Register_File|Mux0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000100000000100000110000001011000001010000001100001101000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux2~0_combout\,
	datab => \Register_File|ALT_INV_Mux1~0_combout\,
	datac => \Register_File|ALT_INV_Mux0~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~252_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add29~65_sumout\,
	dataf => \Arith_Logi_Unit|ALT_INV_Add30~61_sumout\,
	combout => \Arith_Logi_Unit|Mux20~0_combout\);

\Arith_Logi_Unit|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux20~1_combout\ = ( \Arith_Logi_Unit|Mux20~0_combout\ ) # ( !\Arith_Logi_Unit|Mux20~0_combout\ & ( (!\Register_File|Mux1~0_combout\ & (\Register_File|Mux0~0_combout\ & (\Arith_Logi_Unit|Add31~61_sumout\))) # 
-- (\Register_File|Mux1~0_combout\ & (!\Register_File|Mux0~0_combout\ & ((\Arith_Logi_Unit|Add32~57_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110111111111111111100000010010001101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux1~0_combout\,
	datab => \Register_File|ALT_INV_Mux0~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Add31~61_sumout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add32~57_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Mux20~0_combout\,
	combout => \Arith_Logi_Unit|Mux20~1_combout\);

\Arith_Logi_Unit|high_out[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|high_out\(13) = ( \Arith_Logi_Unit|high_out\(13) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|Mux20~1_combout\ ) ) ) # ( !\Arith_Logi_Unit|high_out\(13) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( 
-- \Arith_Logi_Unit|Mux20~1_combout\ ) ) ) # ( \Arith_Logi_Unit|high_out\(13) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux20~1_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_high_out\(13),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|high_out\(13));

\Arith_Logi_Unit|prod_h[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod_h\(13) = ( \Arith_Logi_Unit|prod_h\(13) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(13) ) ) ) # ( !\Arith_Logi_Unit|prod_h\(13) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(13) ) ) ) # 
-- ( \Arith_Logi_Unit|prod_h\(13) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_high_out\(13),
	datae => \Arith_Logi_Unit|ALT_INV_prod_h\(13),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|prod_h\(13));

\Arith_Logi_Unit|Add31~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add31~65_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|prod~271_combout\))) # (\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|Add29~65_sumout\)) ) + ( (!\Register_File|Mux16~0_combout\) # 
-- (\Control_Unit|Mux5~0_combout\) ) + ( \Arith_Logi_Unit|Add31~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_mult~24_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add29~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_prod~271_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add31~62\,
	sumout => \Arith_Logi_Unit|Add31~65_sumout\);

\Arith_Logi_Unit|Add32~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Add32~61_sumout\ = SUM(( (!\Arith_Logi_Unit|mult~24_combout\ & (\Arith_Logi_Unit|prod~271_combout\)) # (\Arith_Logi_Unit|mult~24_combout\ & ((\Arith_Logi_Unit|Add29~65_sumout\))) ) + ( (!\Control_Unit|Mux5~0_combout\ & 
-- \Register_File|Mux16~0_combout\) ) + ( \Arith_Logi_Unit|Add32~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Arith_Logi_Unit|ALT_INV_prod~271_combout\,
	datab => \Arith_Logi_Unit|ALT_INV_Add29~65_sumout\,
	datac => \Control_Unit|ALT_INV_Mux5~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_mult~24_combout\,
	dataf => \Register_File|ALT_INV_Mux16~0_combout\,
	cin => \Arith_Logi_Unit|Add32~58\,
	sumout => \Arith_Logi_Unit|Add32~61_sumout\);

\Arith_Logi_Unit|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|Mux19~0_combout\ = ( \Arith_Logi_Unit|Add32~61_sumout\ & ( ((!\Register_File|Mux1~0_combout\ & (\Register_File|Mux0~0_combout\ & \Arith_Logi_Unit|Add31~65_sumout\)) # (\Register_File|Mux1~0_combout\ & (!\Register_File|Mux0~0_combout\))) # 
-- (\Arith_Logi_Unit|Mux20~0_combout\) ) ) # ( !\Arith_Logi_Unit|Add32~61_sumout\ & ( ((!\Register_File|Mux1~0_combout\ & (\Register_File|Mux0~0_combout\ & \Arith_Logi_Unit|Add31~65_sumout\))) # (\Arith_Logi_Unit|Mux20~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100101111010011110110111100001111001011110100111101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Register_File|ALT_INV_Mux1~0_combout\,
	datab => \Register_File|ALT_INV_Mux0~0_combout\,
	datac => \Arith_Logi_Unit|ALT_INV_Mux20~0_combout\,
	datad => \Arith_Logi_Unit|ALT_INV_Add31~65_sumout\,
	datae => \Arith_Logi_Unit|ALT_INV_Add32~61_sumout\,
	combout => \Arith_Logi_Unit|Mux19~0_combout\);

\Arith_Logi_Unit|high_out[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|high_out\(14) = ( \Arith_Logi_Unit|high_out\(14) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|Mux19~0_combout\ ) ) ) # ( !\Arith_Logi_Unit|high_out\(14) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( 
-- \Arith_Logi_Unit|Mux19~0_combout\ ) ) ) # ( \Arith_Logi_Unit|high_out\(14) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_Mux19~0_combout\,
	datae => \Arith_Logi_Unit|ALT_INV_high_out\(14),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|high_out\(14));

\Arith_Logi_Unit|prod_h[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Arith_Logi_Unit|prod_h\(14) = ( \Arith_Logi_Unit|prod_h\(14) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(14) ) ) ) # ( !\Arith_Logi_Unit|prod_h\(14) & ( \Arith_Logi_Unit|Mux52~0_combout\ & ( \Arith_Logi_Unit|high_out\(14) ) ) ) # 
-- ( \Arith_Logi_Unit|prod_h\(14) & ( !\Arith_Logi_Unit|Mux52~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Arith_Logi_Unit|ALT_INV_high_out\(14),
	datae => \Arith_Logi_Unit|ALT_INV_prod_h\(14),
	dataf => \Arith_Logi_Unit|ALT_INV_Mux52~0_combout\,
	combout => \Arith_Logi_Unit|prod_h\(14));

ww_out_PC_IN(0) <= \out_PC_IN[0]~output_o\;

ww_out_PC_IN(1) <= \out_PC_IN[1]~output_o\;

ww_out_PC_IN(2) <= \out_PC_IN[2]~output_o\;

ww_out_PC_IN(3) <= \out_PC_IN[3]~output_o\;

ww_out_PC_IN(4) <= \out_PC_IN[4]~output_o\;

ww_out_PC_IN(5) <= \out_PC_IN[5]~output_o\;

ww_out_PC_IN(6) <= \out_PC_IN[6]~output_o\;

ww_out_PC_IN(7) <= \out_PC_IN[7]~output_o\;

ww_out_PC_IN(8) <= \out_PC_IN[8]~output_o\;

ww_out_PC_IN(9) <= \out_PC_IN[9]~output_o\;

ww_out_PC_IN(10) <= \out_PC_IN[10]~output_o\;

ww_out_PC_IN(11) <= \out_PC_IN[11]~output_o\;

ww_out_PC_IN(12) <= \out_PC_IN[12]~output_o\;

ww_out_PC_IN(13) <= \out_PC_IN[13]~output_o\;

ww_out_PC_IN(14) <= \out_PC_IN[14]~output_o\;

ww_out_PC_IN(15) <= \out_PC_IN[15]~output_o\;

ww_out_ROM_OUTPUT(0) <= \out_ROM_OUTPUT[0]~output_o\;

ww_out_ROM_OUTPUT(1) <= \out_ROM_OUTPUT[1]~output_o\;

ww_out_ROM_OUTPUT(2) <= \out_ROM_OUTPUT[2]~output_o\;

ww_out_ROM_OUTPUT(3) <= \out_ROM_OUTPUT[3]~output_o\;

ww_out_ROM_OUTPUT(4) <= \out_ROM_OUTPUT[4]~output_o\;

ww_out_ROM_OUTPUT(5) <= \out_ROM_OUTPUT[5]~output_o\;

ww_out_ROM_OUTPUT(6) <= \out_ROM_OUTPUT[6]~output_o\;

ww_out_ROM_OUTPUT(7) <= \out_ROM_OUTPUT[7]~output_o\;

ww_out_ROM_OUTPUT(8) <= \out_ROM_OUTPUT[8]~output_o\;

ww_out_ROM_OUTPUT(9) <= \out_ROM_OUTPUT[9]~output_o\;

ww_out_ROM_OUTPUT(10) <= \out_ROM_OUTPUT[10]~output_o\;

ww_out_ROM_OUTPUT(11) <= \out_ROM_OUTPUT[11]~output_o\;

ww_out_ROM_OUTPUT(12) <= \out_ROM_OUTPUT[12]~output_o\;

ww_out_ROM_OUTPUT(13) <= \out_ROM_OUTPUT[13]~output_o\;

ww_out_ROM_OUTPUT(14) <= \out_ROM_OUTPUT[14]~output_o\;

ww_out_ROM_OUTPUT(15) <= \out_ROM_OUTPUT[15]~output_o\;

ww_out_ROM_INPUT(0) <= \out_ROM_INPUT[0]~output_o\;

ww_out_ROM_INPUT(1) <= \out_ROM_INPUT[1]~output_o\;

ww_out_ROM_INPUT(2) <= \out_ROM_INPUT[2]~output_o\;

ww_out_ROM_INPUT(3) <= \out_ROM_INPUT[3]~output_o\;

ww_out_ROM_INPUT(4) <= \out_ROM_INPUT[4]~output_o\;

ww_out_ROM_INPUT(5) <= \out_ROM_INPUT[5]~output_o\;

ww_out_ROM_INPUT(6) <= \out_ROM_INPUT[6]~output_o\;

ww_out_ROM_INPUT(7) <= \out_ROM_INPUT[7]~output_o\;

ww_out_ROM_INPUT(8) <= \out_ROM_INPUT[8]~output_o\;

ww_out_ROM_INPUT(9) <= \out_ROM_INPUT[9]~output_o\;

ww_out_ROM_INPUT(10) <= \out_ROM_INPUT[10]~output_o\;

ww_out_ROM_INPUT(11) <= \out_ROM_INPUT[11]~output_o\;

ww_out_ROM_INPUT(12) <= \out_ROM_INPUT[12]~output_o\;

ww_out_ROM_INPUT(13) <= \out_ROM_INPUT[13]~output_o\;

ww_out_ROM_INPUT(14) <= \out_ROM_INPUT[14]~output_o\;

ww_out_ROM_INPUT(15) <= \out_ROM_INPUT[15]~output_o\;

ww_out_reg_a_data(0) <= \out_reg_a_data[0]~output_o\;

ww_out_reg_a_data(1) <= \out_reg_a_data[1]~output_o\;

ww_out_reg_a_data(2) <= \out_reg_a_data[2]~output_o\;

ww_out_reg_a_data(3) <= \out_reg_a_data[3]~output_o\;

ww_out_reg_a_data(4) <= \out_reg_a_data[4]~output_o\;

ww_out_reg_a_data(5) <= \out_reg_a_data[5]~output_o\;

ww_out_reg_a_data(6) <= \out_reg_a_data[6]~output_o\;

ww_out_reg_a_data(7) <= \out_reg_a_data[7]~output_o\;

ww_out_reg_a_data(8) <= \out_reg_a_data[8]~output_o\;

ww_out_reg_a_data(9) <= \out_reg_a_data[9]~output_o\;

ww_out_reg_a_data(10) <= \out_reg_a_data[10]~output_o\;

ww_out_reg_a_data(11) <= \out_reg_a_data[11]~output_o\;

ww_out_reg_a_data(12) <= \out_reg_a_data[12]~output_o\;

ww_out_reg_a_data(13) <= \out_reg_a_data[13]~output_o\;

ww_out_reg_a_data(14) <= \out_reg_a_data[14]~output_o\;

ww_out_reg_a_data(15) <= \out_reg_a_data[15]~output_o\;

ww_out_reg_b_data(0) <= \out_reg_b_data[0]~output_o\;

ww_out_reg_b_data(1) <= \out_reg_b_data[1]~output_o\;

ww_out_reg_b_data(2) <= \out_reg_b_data[2]~output_o\;

ww_out_reg_b_data(3) <= \out_reg_b_data[3]~output_o\;

ww_out_reg_b_data(4) <= \out_reg_b_data[4]~output_o\;

ww_out_reg_b_data(5) <= \out_reg_b_data[5]~output_o\;

ww_out_reg_b_data(6) <= \out_reg_b_data[6]~output_o\;

ww_out_reg_b_data(7) <= \out_reg_b_data[7]~output_o\;

ww_out_reg_b_data(8) <= \out_reg_b_data[8]~output_o\;

ww_out_reg_b_data(9) <= \out_reg_b_data[9]~output_o\;

ww_out_reg_b_data(10) <= \out_reg_b_data[10]~output_o\;

ww_out_reg_b_data(11) <= \out_reg_b_data[11]~output_o\;

ww_out_reg_b_data(12) <= \out_reg_b_data[12]~output_o\;

ww_out_reg_b_data(13) <= \out_reg_b_data[13]~output_o\;

ww_out_reg_b_data(14) <= \out_reg_b_data[14]~output_o\;

ww_out_reg_b_data(15) <= \out_reg_b_data[15]~output_o\;

ww_out_write_data(0) <= \out_write_data[0]~output_o\;

ww_out_write_data(1) <= \out_write_data[1]~output_o\;

ww_out_write_data(2) <= \out_write_data[2]~output_o\;

ww_out_write_data(3) <= \out_write_data[3]~output_o\;

ww_out_write_data(4) <= \out_write_data[4]~output_o\;

ww_out_write_data(5) <= \out_write_data[5]~output_o\;

ww_out_write_data(6) <= \out_write_data[6]~output_o\;

ww_out_write_data(7) <= \out_write_data[7]~output_o\;

ww_out_write_data(8) <= \out_write_data[8]~output_o\;

ww_out_write_data(9) <= \out_write_data[9]~output_o\;

ww_out_write_data(10) <= \out_write_data[10]~output_o\;

ww_out_write_data(11) <= \out_write_data[11]~output_o\;

ww_out_write_data(12) <= \out_write_data[12]~output_o\;

ww_out_write_data(13) <= \out_write_data[13]~output_o\;

ww_out_write_data(14) <= \out_write_data[14]~output_o\;

ww_out_write_data(15) <= \out_write_data[15]~output_o\;

ww_out_reg_a_addr(0) <= \out_reg_a_addr[0]~output_o\;

ww_out_reg_a_addr(1) <= \out_reg_a_addr[1]~output_o\;

ww_out_reg_a_addr(2) <= \out_reg_a_addr[2]~output_o\;

ww_out_reg_a_addr(3) <= \out_reg_a_addr[3]~output_o\;

ww_out_reg_b_addr(0) <= \out_reg_b_addr[0]~output_o\;

ww_out_reg_b_addr(1) <= \out_reg_b_addr[1]~output_o\;

ww_out_reg_b_addr(2) <= \out_reg_b_addr[2]~output_o\;

ww_out_reg_b_addr(3) <= \out_reg_b_addr[3]~output_o\;

ww_out_reg_dst_addr(0) <= \out_reg_dst_addr[0]~output_o\;

ww_out_reg_dst_addr(1) <= \out_reg_dst_addr[1]~output_o\;

ww_out_reg_dst_addr(2) <= \out_reg_dst_addr[2]~output_o\;

ww_out_reg_dst_addr(3) <= \out_reg_dst_addr[3]~output_o\;

ww_out_op_code(0) <= \out_op_code[0]~output_o\;

ww_out_op_code(1) <= \out_op_code[1]~output_o\;

ww_out_op_code(2) <= \out_op_code[2]~output_o\;

ww_out_op_code(3) <= \out_op_code[3]~output_o\;

ww_out_flag_Esc_Mem <= \out_flag_Esc_Mem~output_o\;

ww_out_flag_Reg_Dst <= \out_flag_Reg_Dst~output_o\;

ww_out_flag_Le_Mem <= \out_flag_Le_Mem~output_o\;

ww_out_flag_Esc_Reg <= \out_flag_Esc_Reg~output_o\;

ww_out_flag_Mem_2_Reg <= \out_flag_Mem_2_Reg~output_o\;

ww_out_flag_branch <= \out_flag_branch~output_o\;

ww_out_flag_ULAFonte <= \out_flag_ULAFonte~output_o\;

ww_out_flag_Jump <= \out_flag_Jump~output_o\;

ww_out_OP_ULA(0) <= \out_OP_ULA[0]~output_o\;

ww_out_OP_ULA(1) <= \out_OP_ULA[1]~output_o\;

ww_out_OP_ULA(2) <= \out_OP_ULA[2]~output_o\;

ww_out_muxRD_out(0) <= \out_muxRD_out[0]~output_o\;

ww_out_muxRD_out(1) <= \out_muxRD_out[1]~output_o\;

ww_out_muxRD_out(2) <= \out_muxRD_out[2]~output_o\;

ww_out_muxRD_out(3) <= \out_muxRD_out[3]~output_o\;

ww_out_signal_ula_in(0) <= \out_signal_ula_in[0]~output_o\;

ww_out_signal_ula_in(1) <= \out_signal_ula_in[1]~output_o\;

ww_out_signal_ula_in(2) <= \out_signal_ula_in[2]~output_o\;

ww_out_signal_ula_in(3) <= \out_signal_ula_in[3]~output_o\;

ww_out_signal_ula_in(4) <= \out_signal_ula_in[4]~output_o\;

ww_out_signal_ula_in(5) <= \out_signal_ula_in[5]~output_o\;

ww_out_signal_ula_in(6) <= \out_signal_ula_in[6]~output_o\;

ww_out_signal_ula_in(7) <= \out_signal_ula_in[7]~output_o\;

ww_out_signal_ula_in(8) <= \out_signal_ula_in[8]~output_o\;

ww_out_signal_ula_in(9) <= \out_signal_ula_in[9]~output_o\;

ww_out_signal_ula_in(10) <= \out_signal_ula_in[10]~output_o\;

ww_out_signal_ula_in(11) <= \out_signal_ula_in[11]~output_o\;

ww_out_signal_ula_in(12) <= \out_signal_ula_in[12]~output_o\;

ww_out_signal_ula_in(13) <= \out_signal_ula_in[13]~output_o\;

ww_out_signal_ula_in(14) <= \out_signal_ula_in[14]~output_o\;

ww_out_signal_ula_in(15) <= \out_signal_ula_in[15]~output_o\;

ww_out_branch_sel <= \out_branch_sel~output_o\;

ww_out_mux_branch(0) <= \out_mux_branch[0]~output_o\;

ww_out_mux_branch(1) <= \out_mux_branch[1]~output_o\;

ww_out_mux_branch(2) <= \out_mux_branch[2]~output_o\;

ww_out_mux_branch(3) <= \out_mux_branch[3]~output_o\;

ww_out_mux_branch(4) <= \out_mux_branch[4]~output_o\;

ww_out_mux_branch(5) <= \out_mux_branch[5]~output_o\;

ww_out_mux_branch(6) <= \out_mux_branch[6]~output_o\;

ww_out_mux_branch(7) <= \out_mux_branch[7]~output_o\;

ww_out_mux_branch(8) <= \out_mux_branch[8]~output_o\;

ww_out_mux_branch(9) <= \out_mux_branch[9]~output_o\;

ww_out_mux_branch(10) <= \out_mux_branch[10]~output_o\;

ww_out_mux_branch(11) <= \out_mux_branch[11]~output_o\;

ww_out_mux_branch(12) <= \out_mux_branch[12]~output_o\;

ww_out_mux_branch(13) <= \out_mux_branch[13]~output_o\;

ww_out_mux_branch(14) <= \out_mux_branch[14]~output_o\;

ww_out_mux_branch(15) <= \out_mux_branch[15]~output_o\;

ww_out_signal_extender(0) <= \out_signal_extender[0]~output_o\;

ww_out_signal_extender(1) <= \out_signal_extender[1]~output_o\;

ww_out_signal_extender(2) <= \out_signal_extender[2]~output_o\;

ww_out_signal_extender(3) <= \out_signal_extender[3]~output_o\;

ww_out_signal_extender(4) <= \out_signal_extender[4]~output_o\;

ww_out_signal_extender(5) <= \out_signal_extender[5]~output_o\;

ww_out_signal_extender(6) <= \out_signal_extender[6]~output_o\;

ww_out_signal_extender(7) <= \out_signal_extender[7]~output_o\;

ww_out_signal_extender(8) <= \out_signal_extender[8]~output_o\;

ww_out_signal_extender(9) <= \out_signal_extender[9]~output_o\;

ww_out_signal_extender(10) <= \out_signal_extender[10]~output_o\;

ww_out_signal_extender(11) <= \out_signal_extender[11]~output_o\;

ww_out_signal_extender(12) <= \out_signal_extender[12]~output_o\;

ww_out_signal_extender(13) <= \out_signal_extender[13]~output_o\;

ww_out_signal_extender(14) <= \out_signal_extender[14]~output_o\;

ww_out_signal_extender(15) <= \out_signal_extender[15]~output_o\;

ww_out_jump_address(0) <= \out_jump_address[0]~output_o\;

ww_out_jump_address(1) <= \out_jump_address[1]~output_o\;

ww_out_jump_address(2) <= \out_jump_address[2]~output_o\;

ww_out_jump_address(3) <= \out_jump_address[3]~output_o\;

ww_out_jump_address(4) <= \out_jump_address[4]~output_o\;

ww_out_jump_address(5) <= \out_jump_address[5]~output_o\;

ww_out_jump_address(6) <= \out_jump_address[6]~output_o\;

ww_out_jump_address(7) <= \out_jump_address[7]~output_o\;

ww_out_jump_address(8) <= \out_jump_address[8]~output_o\;

ww_out_jump_address(9) <= \out_jump_address[9]~output_o\;

ww_out_jump_address(10) <= \out_jump_address[10]~output_o\;

ww_out_jump_address(11) <= \out_jump_address[11]~output_o\;

ww_out_jump_shift(0) <= \out_jump_shift[0]~output_o\;

ww_out_jump_shift(1) <= \out_jump_shift[1]~output_o\;

ww_out_jump_shift(2) <= \out_jump_shift[2]~output_o\;

ww_out_jump_shift(3) <= \out_jump_shift[3]~output_o\;

ww_out_jump_shift(4) <= \out_jump_shift[4]~output_o\;

ww_out_jump_shift(5) <= \out_jump_shift[5]~output_o\;

ww_out_jump_shift(6) <= \out_jump_shift[6]~output_o\;

ww_out_jump_shift(7) <= \out_jump_shift[7]~output_o\;

ww_out_jump_shift(8) <= \out_jump_shift[8]~output_o\;

ww_out_jump_shift(9) <= \out_jump_shift[9]~output_o\;

ww_out_jump_shift(10) <= \out_jump_shift[10]~output_o\;

ww_out_jump_shift(11) <= \out_jump_shift[11]~output_o\;

ww_out_jump_shift(12) <= \out_jump_shift[12]~output_o\;

ww_out_jump_shift(13) <= \out_jump_shift[13]~output_o\;

ww_out_jump_shift(14) <= \out_jump_shift[14]~output_o\;

ww_out_jump_shift(15) <= \out_jump_shift[15]~output_o\;

ww_out_ula_zero <= \out_ula_zero~output_o\;

ww_out_ula_resultado(0) <= \out_ula_resultado[0]~output_o\;

ww_out_ula_resultado(1) <= \out_ula_resultado[1]~output_o\;

ww_out_ula_resultado(2) <= \out_ula_resultado[2]~output_o\;

ww_out_ula_resultado(3) <= \out_ula_resultado[3]~output_o\;

ww_out_ula_resultado(4) <= \out_ula_resultado[4]~output_o\;

ww_out_ula_resultado(5) <= \out_ula_resultado[5]~output_o\;

ww_out_ula_resultado(6) <= \out_ula_resultado[6]~output_o\;

ww_out_ula_resultado(7) <= \out_ula_resultado[7]~output_o\;

ww_out_ula_resultado(8) <= \out_ula_resultado[8]~output_o\;

ww_out_ula_resultado(9) <= \out_ula_resultado[9]~output_o\;

ww_out_ula_resultado(10) <= \out_ula_resultado[10]~output_o\;

ww_out_ula_resultado(11) <= \out_ula_resultado[11]~output_o\;

ww_out_ula_resultado(12) <= \out_ula_resultado[12]~output_o\;

ww_out_ula_resultado(13) <= \out_ula_resultado[13]~output_o\;

ww_out_ula_resultado(14) <= \out_ula_resultado[14]~output_o\;

ww_out_ula_resultado(15) <= \out_ula_resultado[15]~output_o\;

ww_out_ula_high(0) <= \out_ula_high[0]~output_o\;

ww_out_ula_high(1) <= \out_ula_high[1]~output_o\;

ww_out_ula_high(2) <= \out_ula_high[2]~output_o\;

ww_out_ula_high(3) <= \out_ula_high[3]~output_o\;

ww_out_ula_high(4) <= \out_ula_high[4]~output_o\;

ww_out_ula_high(5) <= \out_ula_high[5]~output_o\;

ww_out_ula_high(6) <= \out_ula_high[6]~output_o\;

ww_out_ula_high(7) <= \out_ula_high[7]~output_o\;

ww_out_ula_high(8) <= \out_ula_high[8]~output_o\;

ww_out_ula_high(9) <= \out_ula_high[9]~output_o\;

ww_out_ula_high(10) <= \out_ula_high[10]~output_o\;

ww_out_ula_high(11) <= \out_ula_high[11]~output_o\;

ww_out_ula_high(12) <= \out_ula_high[12]~output_o\;

ww_out_ula_high(13) <= \out_ula_high[13]~output_o\;

ww_out_ula_high(14) <= \out_ula_high[14]~output_o\;

ww_out_ula_high(15) <= \out_ula_high[15]~output_o\;

ww_out_overflow <= \out_overflow~output_o\;

ww_out_ula_flag <= \out_ula_flag~output_o\;
END structure;


