

================================================================
== Vitis HLS Report for 'conv1_Pipeline_KR_KC'
================================================================
* Date:           Thu Nov  2 04:32:11 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      253|      253|  2.530 us|  2.530 us|  253|  253|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- KR_KC   |      251|      251|        12|          3|          3|    81|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    122|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     43|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    119|    -|
|Register         |        -|    -|     241|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     241|    316|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_8_3_32_1_1_U13  |mux_8_3_32_1_1  |        0|   0|  0|  43|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  43|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------------+--------------------------------------+---------------------+
    |                 Instance                 |                Module                |      Expression     |
    +------------------------------------------+--------------------------------------+---------------------+
    |ama_addmuladd_4ns_4ns_9ns_9ns_13_4_1_U14  |ama_addmuladd_4ns_4ns_9ns_9ns_13_4_1  |  (i0 + i1) * i2 + i3|
    +------------------------------------------+--------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln47_2_fu_289_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln47_fu_301_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln48_fu_333_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln53_fu_382_p2       |         +|   0|  0|  16|           9|           9|
    |add_ln55_1_fu_373_p2     |         +|   0|  0|  16|           7|           7|
    |add_ln55_fu_364_p2       |         +|   0|  0|  16|           7|           7|
    |icmp_ln47_fu_283_p2      |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln48_fu_307_p2      |      icmp|   0|  0|  12|           4|           4|
    |select_ln47_1_fu_321_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln47_fu_313_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 122|          52|          44|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  20|          4|    1|          4|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten20_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_kc_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_kr_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_p_load                 |   9|          2|   32|         64|
    |empty_fu_80                             |   9|          2|   32|         64|
    |indvar_flatten20_fu_92                  |   9|          2|    7|         14|
    |kc_fu_84                                |   9|          2|    4|          8|
    |kr_fu_88                                |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 119|         26|   98|        198|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln55_1_reg_506                                                |   7|   0|    7|          0|
    |ap_CS_fsm                                                         |   3|   0|    3|          0|
    |ap_done_reg                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                  |   1|   0|    1|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_reg_566  |  32|   0|   32|          0|
    |empty_fu_80                                                       |  32|   0|   32|          0|
    |icmp_ln47_reg_490                                                 |   1|   0|    1|          0|
    |indvar_flatten20_fu_92                                            |   7|   0|    7|          0|
    |kc_fu_84                                                          |   4|   0|    4|          0|
    |kr_fu_88                                                          |   4|   0|    4|          0|
    |mul_reg_571                                                       |  32|   0|   32|          0|
    |select_ln47_1_reg_500                                             |   4|   0|    4|          0|
    |select_ln47_reg_494                                               |   4|   0|    4|          0|
    |tmp_4_reg_561                                                     |  32|   0|   32|          0|
    |zext_ln45_2_cast_reg_485                                          |   8|   0|    9|          1|
    |icmp_ln47_reg_490                                                 |  64|  32|    1|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 241|  32|  179|          1|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC|  return value|
|grp_fu_1355_p_din0                                                 |  out|   32|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC|  return value|
|grp_fu_1355_p_din1                                                 |  out|   32|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC|  return value|
|grp_fu_1355_p_opcode                                               |  out|    2|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC|  return value|
|grp_fu_1355_p_dout0                                                |   in|   32|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC|  return value|
|grp_fu_1355_p_ce                                                   |  out|    1|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC|  return value|
|grp_fu_1359_p_din0                                                 |  out|   32|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC|  return value|
|grp_fu_1359_p_din1                                                 |  out|   32|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC|  return value|
|grp_fu_1359_p_dout0                                                |   in|   32|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC|  return value|
|grp_fu_1359_p_ce                                                   |  out|    1|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC|  return value|
|tmp                                                                |   in|   32|     ap_none|                                                       tmp|        scalar|
|select_ln44_2                                                      |   in|    4|     ap_none|                                             select_ln44_2|        scalar|
|zext_ln45_2                                                        |   in|    8|     ap_none|                                               zext_ln45_2|        scalar|
|trunc_ln40_mid2                                                    |   in|    3|     ap_none|                                           trunc_ln40_mid2|        scalar|
|p_out                                                              |  out|   32|      ap_vld|                                                     p_out|       pointer|
|p_out_ap_vld                                                       |  out|    1|      ap_vld|                                                     p_out|       pointer|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_7_address0  |  out|    7|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_7_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_7_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0  |  out|    7|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0    |  out|    7|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_we|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_we|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_q0          |   in|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_we|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_6_address0  |  out|    7|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_6_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_6_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_5_address0  |  out|    7|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_5_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_5_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_4_address0  |  out|    7|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_4_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_4_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0  |  out|    7|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0  |  out|    7|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0    |  out|   13|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_q0          |   in|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 3, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.88>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 15 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kc = alloca i32 1"   --->   Operation 16 'alloca' 'kc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kr = alloca i32 1"   --->   Operation 17 'alloca' 'kr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln40_mid2_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln40_mid2"   --->   Operation 19 'read' 'trunc_ln40_mid2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln45_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln45_2"   --->   Operation 20 'read' 'zext_ln45_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%select_ln44_2_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %select_ln44_2"   --->   Operation 21 'read' 'select_ln44_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp"   --->   Operation 22 'read' 'tmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln45_2_cast = zext i8 %zext_ln45_2_read"   --->   Operation 23 'zext' 'zext_ln45_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%select_ln44_2_cast = zext i4 %select_ln44_2_read"   --->   Operation 24 'zext' 'select_ln44_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten20"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %kr"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %kc"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_read, i32 %empty"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i7 %indvar_flatten20" [src/conv1.cpp:47]   --->   Operation 30 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.77ns)   --->   "%icmp_ln47 = icmp_eq  i7 %indvar_flatten20_load, i7 81" [src/conv1.cpp:47]   --->   Operation 31 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.77ns)   --->   "%add_ln47_2 = add i7 %indvar_flatten20_load, i7 1" [src/conv1.cpp:47]   --->   Operation 32 'add' 'add_ln47_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %for.inc53, void %for.inc56.exitStub" [src/conv1.cpp:47]   --->   Operation 33 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%kc_load = load i4 %kc" [src/conv1.cpp:48]   --->   Operation 34 'load' 'kc_load' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%kr_load = load i4 %kr" [src/conv1.cpp:47]   --->   Operation 35 'load' 'kr_load' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%add_ln47 = add i4 %kr_load, i4 1" [src/conv1.cpp:47]   --->   Operation 36 'add' 'add_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%icmp_ln48 = icmp_eq  i4 %kc_load, i4 9" [src/conv1.cpp:48]   --->   Operation 37 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.39ns)   --->   "%select_ln47 = select i1 %icmp_ln48, i4 0, i4 %kc_load" [src/conv1.cpp:47]   --->   Operation 38 'select' 'select_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.39ns)   --->   "%select_ln47_1 = select i1 %icmp_ln48, i4 %add_ln47, i4 %kr_load" [src/conv1.cpp:47]   --->   Operation 39 'select' 'select_ln47_1' <Predicate = (!icmp_ln47)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i4 %select_ln47_1" [src/conv1.cpp:47]   --->   Operation 40 'zext' 'zext_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.69ns) (grouped into DSP with root node add_ln55_2)   --->   "%add_ln47_1 = add i5 %zext_ln47, i5 %select_ln44_2_cast" [src/conv1.cpp:47]   --->   Operation 41 'add' 'add_ln47_1' <Predicate = (!icmp_ln47)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into DSP with root node add_ln55_2)   --->   "%zext_ln48 = zext i5 %add_ln47_1" [src/conv1.cpp:48]   --->   Operation 42 'zext' 'zext_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 43 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_2)   --->   "%mul_ln48 = mul i13 %zext_ln48, i13 263" [src/conv1.cpp:48]   --->   Operation 43 'mul' 'mul_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%add_ln48 = add i4 %select_ln47, i4 1" [src/conv1.cpp:48]   --->   Operation 44 'add' 'add_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln48 = store i7 %add_ln47_2, i7 %indvar_flatten20" [src/conv1.cpp:48]   --->   Operation 45 'store' 'store_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln48 = store i4 %select_ln47_1, i4 %kr" [src/conv1.cpp:48]   --->   Operation 46 'store' 'store_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln48 = store i4 %add_ln48, i4 %kc" [src/conv1.cpp:48]   --->   Operation 47 'store' 'store_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 48 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_2)   --->   "%mul_ln48 = mul i13 %zext_ln48, i13 263" [src/conv1.cpp:48]   --->   Operation 48 'mul' 'mul_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.41>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i4 %select_ln47_1" [src/conv1.cpp:55]   --->   Operation 49 'zext' 'zext_ln55' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln47_1, i3 0" [src/conv1.cpp:55]   --->   Operation 50 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55 = add i7 %tmp_s, i7 %zext_ln55" [src/conv1.cpp:55]   --->   Operation 51 'add' 'add_ln55' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_2)   --->   "%mul_ln48 = mul i13 %zext_ln48, i13 263" [src/conv1.cpp:48]   --->   Operation 52 'mul' 'mul_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i4 %select_ln47" [src/conv1.cpp:55]   --->   Operation 53 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln55_1 = add i7 %add_ln55, i7 %zext_ln55_1" [src/conv1.cpp:55]   --->   Operation 54 'add' 'add_ln55_1' <Predicate = (!icmp_ln47)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i4 %select_ln47" [src/conv1.cpp:48]   --->   Operation 55 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.76ns)   --->   "%add_ln53 = add i9 %zext_ln48_1, i9 %zext_ln45_2_cast" [src/conv1.cpp:53]   --->   Operation 56 'add' 'add_ln53' <Predicate = (!icmp_ln47)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln55_3 = zext i9 %add_ln53" [src/conv1.cpp:55]   --->   Operation 57 'zext' 'zext_ln55_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_2 = add i13 %mul_ln48, i13 %zext_ln55_3" [src/conv1.cpp:55]   --->   Operation 58 'add' 'add_ln55_2' <Predicate = (!icmp_ln47)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.88>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i7 %add_ln55_1" [src/conv1.cpp:55]   --->   Operation 59 'zext' 'zext_ln55_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_16 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_7, i64 0, i64 %zext_ln55_2" [src/conv1.cpp:55]   --->   Operation 60 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_17 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_6, i64 0, i64 %zext_ln55_2" [src/conv1.cpp:55]   --->   Operation 61 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_18 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_5, i64 0, i64 %zext_ln55_2" [src/conv1.cpp:55]   --->   Operation 62 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_19 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_4, i64 0, i64 %zext_ln55_2" [src/conv1.cpp:55]   --->   Operation 63 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_20 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_3, i64 0, i64 %zext_ln55_2" [src/conv1.cpp:55]   --->   Operation 64 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_21 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_2, i64 0, i64 %zext_ln55_2" [src/conv1.cpp:55]   --->   Operation 65 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_22 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_1, i64 0, i64 %zext_ln55_2" [src/conv1.cpp:55]   --->   Operation 66 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_23 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we, i64 0, i64 %zext_ln55_2" [src/conv1.cpp:55]   --->   Operation 67 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_2 = add i13 %mul_ln48, i13 %zext_ln55_3" [src/conv1.cpp:55]   --->   Operation 68 'add' 'add_ln55_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln55_4 = zext i13 %add_ln55_2" [src/conv1.cpp:55]   --->   Operation 69 'zext' 'zext_ln55_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_1 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln55_4" [src/conv1.cpp:55]   --->   Operation 70 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_24 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_16" [src/conv1.cpp:55]   --->   Operation 71 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_4 : Operation 72 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_25 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_22" [src/conv1.cpp:55]   --->   Operation 72 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_4 : Operation 73 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_26 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_23" [src/conv1.cpp:55]   --->   Operation 73 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_4 : Operation 74 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_27 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_17" [src/conv1.cpp:55]   --->   Operation 74 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_4 : Operation 75 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_28 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_18" [src/conv1.cpp:55]   --->   Operation 75 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_4 : Operation 76 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_29 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_19" [src/conv1.cpp:55]   --->   Operation 76 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_4 : Operation 77 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_30 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_20" [src/conv1.cpp:55]   --->   Operation 77 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_4 : Operation 78 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_31 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_21" [src/conv1.cpp:55]   --->   Operation 78 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_4 : Operation 79 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_2 = load i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1" [src/conv1.cpp:55]   --->   Operation 79 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6049> <RAM>

State 5 <SV = 4> <Delay = 1.95>
ST_5 : Operation 80 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_24 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_16" [src/conv1.cpp:55]   --->   Operation 80 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_5 : Operation 81 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_25 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_22" [src/conv1.cpp:55]   --->   Operation 81 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_5 : Operation 82 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_26 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_23" [src/conv1.cpp:55]   --->   Operation 82 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_5 : Operation 83 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_27 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_17" [src/conv1.cpp:55]   --->   Operation 83 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_5 : Operation 84 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_28 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_18" [src/conv1.cpp:55]   --->   Operation 84 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_5 : Operation 85 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_29 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_19" [src/conv1.cpp:55]   --->   Operation 85 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_5 : Operation 86 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_30 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_20" [src/conv1.cpp:55]   --->   Operation 86 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_5 : Operation 87 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_31 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_21" [src/conv1.cpp:55]   --->   Operation 87 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_5 : Operation 88 [1/1] (0.72ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_24, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_25, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_26, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_27, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_28, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_29, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_30, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_31, i3 %trunc_ln40_mid2_read" [src/conv1.cpp:55]   --->   Operation 88 'mux' 'tmp_4' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_2 = load i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1" [src/conv1.cpp:55]   --->   Operation 89 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6049> <RAM>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : [1/1] (0.47ns)   --->   Input mux for Operation 90 '%mul = fmul i32 %tmp_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2'
ST_6 : Operation 90 [3/3] (6.54ns)   --->   "%mul = fmul i32 %tmp_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2" [src/conv1.cpp:55]   --->   Operation 90 'fmul' 'mul' <Predicate = true> <Delay = 6.54> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 91 [2/3] (7.01ns)   --->   "%mul = fmul i32 %tmp_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2" [src/conv1.cpp:55]   --->   Operation 91 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 92 [1/3] (7.01ns)   --->   "%mul = fmul i32 %tmp_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2" [src/conv1.cpp:55]   --->   Operation 92 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [src/conv1.cpp:55]   --->   Operation 93 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_9 : [1/1] (0.77ns)   --->   Input mux for Operation 94 '%add = fadd i32 %p_load, i32 %mul'
ST_9 : Operation 94 [4/4] (5.66ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/conv1.cpp:55]   --->   Operation 94 'fadd' 'add' <Predicate = true> <Delay = 5.66> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%p_load18 = load i32 %empty"   --->   Operation 104 'load' 'p_load18' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load18"   --->   Operation 105 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 106 'ret' 'ret_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 95 [3/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/conv1.cpp:55]   --->   Operation 95 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 96 [2/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/conv1.cpp:55]   --->   Operation 96 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.86>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @KR_KC_str"   --->   Operation 97 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 81, i64 81, i64 81"   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_22" [src/conv1.cpp:50]   --->   Operation 99 'specpipeline' 'specpipeline_ln50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv1.cpp:48]   --->   Operation 100 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/conv1.cpp:55]   --->   Operation 101 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln48 = store i32 %add, i32 %empty" [src/conv1.cpp:48]   --->   Operation 102 'store' 'store_ln48' <Predicate = true> <Delay = 0.42>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.inc" [src/conv1.cpp:48]   --->   Operation 103 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln44_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln45_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln40_mid2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                                                     (alloca           ) [ 0111111111111]
kc                                                        (alloca           ) [ 0100000000000]
kr                                                        (alloca           ) [ 0100000000000]
indvar_flatten20                                          (alloca           ) [ 0100000000000]
trunc_ln40_mid2_read                                      (read             ) [ 0111110000000]
zext_ln45_2_read                                          (read             ) [ 0000000000000]
select_ln44_2_read                                        (read             ) [ 0000000000000]
tmp_read                                                  (read             ) [ 0000000000000]
zext_ln45_2_cast                                          (zext             ) [ 0011000000000]
select_ln44_2_cast                                        (zext             ) [ 0000000000000]
store_ln0                                                 (store            ) [ 0000000000000]
store_ln0                                                 (store            ) [ 0000000000000]
store_ln0                                                 (store            ) [ 0000000000000]
store_ln0                                                 (store            ) [ 0000000000000]
br_ln0                                                    (br               ) [ 0000000000000]
indvar_flatten20_load                                     (load             ) [ 0000000000000]
icmp_ln47                                                 (icmp             ) [ 0111111111000]
add_ln47_2                                                (add              ) [ 0000000000000]
br_ln47                                                   (br               ) [ 0000000000000]
kc_load                                                   (load             ) [ 0000000000000]
kr_load                                                   (load             ) [ 0000000000000]
add_ln47                                                  (add              ) [ 0000000000000]
icmp_ln48                                                 (icmp             ) [ 0000000000000]
select_ln47                                               (select           ) [ 0011000000000]
select_ln47_1                                             (select           ) [ 0011000000000]
zext_ln47                                                 (zext             ) [ 0000000000000]
add_ln47_1                                                (add              ) [ 0000000000000]
zext_ln48                                                 (zext             ) [ 0011000000000]
add_ln48                                                  (add              ) [ 0000000000000]
store_ln48                                                (store            ) [ 0000000000000]
store_ln48                                                (store            ) [ 0000000000000]
store_ln48                                                (store            ) [ 0000000000000]
zext_ln55                                                 (zext             ) [ 0000000000000]
tmp_s                                                     (bitconcatenate   ) [ 0000000000000]
add_ln55                                                  (add              ) [ 0000000000000]
mul_ln48                                                  (mul              ) [ 0100100000000]
zext_ln55_1                                               (zext             ) [ 0000000000000]
add_ln55_1                                                (add              ) [ 0100100000000]
zext_ln48_1                                               (zext             ) [ 0000000000000]
add_ln53                                                  (add              ) [ 0000000000000]
zext_ln55_3                                               (zext             ) [ 0100100000000]
zext_ln55_2                                               (zext             ) [ 0000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_16 (getelementptr    ) [ 0010010000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_17 (getelementptr    ) [ 0010010000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_18 (getelementptr    ) [ 0010010000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_19 (getelementptr    ) [ 0010010000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_20 (getelementptr    ) [ 0010010000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_21 (getelementptr    ) [ 0010010000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_22 (getelementptr    ) [ 0010010000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_23 (getelementptr    ) [ 0010010000000]
add_ln55_2                                                (add              ) [ 0000000000000]
zext_ln55_4                                               (zext             ) [ 0000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_1  (getelementptr    ) [ 0010010000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_24 (load             ) [ 0000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_25 (load             ) [ 0000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_26 (load             ) [ 0000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_27 (load             ) [ 0000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_28 (load             ) [ 0000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_29 (load             ) [ 0000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_30 (load             ) [ 0000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_31 (load             ) [ 0000000000000]
tmp_4                                                     (mux              ) [ 0111001110000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_2  (load             ) [ 0111001110000]
mul                                                       (fmul             ) [ 0111000001111]
p_load                                                    (load             ) [ 0111000000111]
specloopname_ln0                                          (specloopname     ) [ 0000000000000]
speclooptripcount_ln0                                     (speclooptripcount) [ 0000000000000]
specpipeline_ln50                                         (specpipeline     ) [ 0000000000000]
specloopname_ln48                                         (specloopname     ) [ 0000000000000]
add                                                       (fadd             ) [ 0000000000000]
store_ln48                                                (store            ) [ 0000000000000]
br_ln48                                                   (br               ) [ 0000000000000]
p_load18                                                  (load             ) [ 0000000000000]
write_ln0                                                 (write            ) [ 0000000000000]
ret_ln0                                                   (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="select_ln44_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln44_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln45_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln45_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln40_mid2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln40_mid2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8f32.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="KR_KC_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="empty_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="kc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kc/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="kr_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_flatten20_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten20/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="trunc_ln40_mid2_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="0" index="1" bw="3" slack="0"/>
<pin id="99" dir="1" index="2" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln40_mid2_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln45_2_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln45_2_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="select_ln44_2_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln44_2_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln0_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="127" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_16_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="7" slack="0"/>
<pin id="131" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_16/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_17_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="7" slack="0"/>
<pin id="138" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_17/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_18_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="7" slack="0"/>
<pin id="145" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_18/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_19_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="7" slack="0"/>
<pin id="152" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_19/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_20_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="7" slack="0"/>
<pin id="159" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_20/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_21_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="7" slack="0"/>
<pin id="166" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_21/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_22_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="7" slack="0"/>
<pin id="173" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_22/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_23_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="7" slack="0"/>
<pin id="180" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_23/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="13" slack="0"/>
<pin id="187" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="7" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_24/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_25/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_26/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_27/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_28/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_29/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_30/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_31/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="13" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_2/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="1"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/9 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="0" index="1" bw="32" slack="1"/>
<pin id="251" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/6 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln45_2_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_2_cast/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="select_ln44_2_cast_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln44_2_cast/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln0_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="7" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln0_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="4" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln0_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="4" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln0_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="indvar_flatten20_load_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="7" slack="0"/>
<pin id="282" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten20_load/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln47_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="0"/>
<pin id="285" dir="0" index="1" bw="7" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln47_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_2/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="kc_load_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kc_load/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="kr_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kr_load/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_ln47_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln48_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="4" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="select_ln47_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="4" slack="0"/>
<pin id="316" dir="0" index="2" bw="4" slack="0"/>
<pin id="317" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="select_ln47_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="4" slack="0"/>
<pin id="324" dir="0" index="2" bw="4" slack="0"/>
<pin id="325" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47_1/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln47_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln48_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln48_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="7" slack="0"/>
<pin id="341" dir="0" index="1" bw="7" slack="0"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln48_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="0" index="1" bw="4" slack="0"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln48_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="4" slack="0"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln55_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="2"/>
<pin id="356" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_s_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="0"/>
<pin id="359" dir="0" index="1" bw="4" slack="2"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln55_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="7" slack="0"/>
<pin id="366" dir="0" index="1" bw="4" slack="0"/>
<pin id="367" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln55_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="2"/>
<pin id="372" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln55_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="7" slack="0"/>
<pin id="375" dir="0" index="1" bw="4" slack="0"/>
<pin id="376" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_1/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln48_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="2"/>
<pin id="381" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln53_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="2"/>
<pin id="385" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln55_3_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="9" slack="0"/>
<pin id="389" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_3/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln55_2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="7" slack="1"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_2/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln55_4_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="13" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_4/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_4_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="0" index="2" bw="32" slack="0"/>
<pin id="410" dir="0" index="3" bw="32" slack="0"/>
<pin id="411" dir="0" index="4" bw="32" slack="0"/>
<pin id="412" dir="0" index="5" bw="32" slack="0"/>
<pin id="413" dir="0" index="6" bw="32" slack="0"/>
<pin id="414" dir="0" index="7" bw="32" slack="0"/>
<pin id="415" dir="0" index="8" bw="32" slack="0"/>
<pin id="416" dir="0" index="9" bw="3" slack="4"/>
<pin id="417" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_load_load_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="8"/>
<pin id="429" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/9 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln48_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="11"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/12 "/>
</bind>
</comp>

<comp id="436" class="1004" name="p_load18_load_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="8"/>
<pin id="438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load18/9 "/>
</bind>
</comp>

<comp id="440" class="1007" name="grp_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="0"/>
<pin id="442" dir="0" index="1" bw="4" slack="0"/>
<pin id="443" dir="0" index="2" bw="9" slack="0"/>
<pin id="444" dir="0" index="3" bw="9" slack="0"/>
<pin id="445" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln47_1/1 zext_ln48/1 mul_ln48/1 add_ln55_2/3 "/>
</bind>
</comp>

<comp id="451" class="1005" name="empty_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="459" class="1005" name="kc_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="0"/>
<pin id="461" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="kc "/>
</bind>
</comp>

<comp id="466" class="1005" name="kr_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="kr "/>
</bind>
</comp>

<comp id="473" class="1005" name="indvar_flatten20_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="7" slack="0"/>
<pin id="475" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten20 "/>
</bind>
</comp>

<comp id="480" class="1005" name="trunc_ln40_mid2_read_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="3" slack="4"/>
<pin id="482" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln40_mid2_read "/>
</bind>
</comp>

<comp id="485" class="1005" name="zext_ln45_2_cast_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="9" slack="2"/>
<pin id="487" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln45_2_cast "/>
</bind>
</comp>

<comp id="490" class="1005" name="icmp_ln47_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="1"/>
<pin id="492" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln47 "/>
</bind>
</comp>

<comp id="494" class="1005" name="select_ln47_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="2"/>
<pin id="496" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln47 "/>
</bind>
</comp>

<comp id="500" class="1005" name="select_ln47_1_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="2"/>
<pin id="502" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln47_1 "/>
</bind>
</comp>

<comp id="506" class="1005" name="add_ln55_1_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="7" slack="1"/>
<pin id="508" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55_1 "/>
</bind>
</comp>

<comp id="511" class="1005" name="zext_ln55_3_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="13" slack="1"/>
<pin id="513" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln55_3 "/>
</bind>
</comp>

<comp id="516" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_16_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="7" slack="1"/>
<pin id="518" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_16 "/>
</bind>
</comp>

<comp id="521" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_17_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="7" slack="1"/>
<pin id="523" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_17 "/>
</bind>
</comp>

<comp id="526" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_18_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="7" slack="1"/>
<pin id="528" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_18 "/>
</bind>
</comp>

<comp id="531" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_19_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="7" slack="1"/>
<pin id="533" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_19 "/>
</bind>
</comp>

<comp id="536" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_20_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="7" slack="1"/>
<pin id="538" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_20 "/>
</bind>
</comp>

<comp id="541" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_21_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="7" slack="1"/>
<pin id="543" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_21 "/>
</bind>
</comp>

<comp id="546" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_22_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="7" slack="1"/>
<pin id="548" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_22 "/>
</bind>
</comp>

<comp id="551" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_23_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="7" slack="1"/>
<pin id="553" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_23 "/>
</bind>
</comp>

<comp id="556" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="13" slack="1"/>
<pin id="558" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1 "/>
</bind>
</comp>

<comp id="561" class="1005" name="tmp_4_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="566" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_2 "/>
</bind>
</comp>

<comp id="571" class="1005" name="mul_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="576" class="1005" name="p_load_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="78" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="56" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="56" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="56" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="56" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="56" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="56" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="56" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="56" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="56" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="127" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="169" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="176" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="134" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="141" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="148" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="155" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="162" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="183" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="255"><net_src comp="102" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="108" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="38" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="40" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="114" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="287"><net_src comp="280" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="42" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="280" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="44" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="305"><net_src comp="298" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="46" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="295" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="48" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="40" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="295" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="326"><net_src comp="307" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="301" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="298" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="332"><net_src comp="321" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="313" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="46" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="289" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="321" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="333" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="362"><net_src comp="52" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="54" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="368"><net_src comp="357" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="354" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="377"><net_src comp="364" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="370" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="386"><net_src comp="379" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="382" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="391" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="397"><net_src comp="391" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="398"><net_src comp="391" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="400"><net_src comp="391" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="405"><net_src comp="402" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="418"><net_src comp="58" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="419"><net_src comp="190" pin="3"/><net_sink comp="406" pin=1"/></net>

<net id="420"><net_src comp="196" pin="3"/><net_sink comp="406" pin=2"/></net>

<net id="421"><net_src comp="202" pin="3"/><net_sink comp="406" pin=3"/></net>

<net id="422"><net_src comp="208" pin="3"/><net_sink comp="406" pin=4"/></net>

<net id="423"><net_src comp="214" pin="3"/><net_sink comp="406" pin=5"/></net>

<net id="424"><net_src comp="220" pin="3"/><net_sink comp="406" pin=6"/></net>

<net id="425"><net_src comp="226" pin="3"/><net_sink comp="406" pin=7"/></net>

<net id="426"><net_src comp="232" pin="3"/><net_sink comp="406" pin=8"/></net>

<net id="430"><net_src comp="427" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="435"><net_src comp="244" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="436" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="446"><net_src comp="329" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="256" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="448"><net_src comp="50" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="449"><net_src comp="387" pin="1"/><net_sink comp="440" pin=3"/></net>

<net id="450"><net_src comp="440" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="454"><net_src comp="80" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="457"><net_src comp="451" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="458"><net_src comp="451" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="462"><net_src comp="84" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="465"><net_src comp="459" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="469"><net_src comp="88" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="472"><net_src comp="466" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="476"><net_src comp="92" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="479"><net_src comp="473" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="483"><net_src comp="96" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="406" pin=9"/></net>

<net id="488"><net_src comp="252" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="493"><net_src comp="283" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="313" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="503"><net_src comp="321" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="509"><net_src comp="373" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="514"><net_src comp="387" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="519"><net_src comp="127" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="524"><net_src comp="134" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="529"><net_src comp="141" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="534"><net_src comp="148" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="539"><net_src comp="155" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="544"><net_src comp="162" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="549"><net_src comp="169" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="554"><net_src comp="176" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="559"><net_src comp="183" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="564"><net_src comp="406" pin="10"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="569"><net_src comp="238" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="574"><net_src comp="248" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="579"><net_src comp="427" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="244" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {9 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_7 | {}
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_1 | {}
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we | {}
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_6 | {}
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_5 | {}
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_4 | {}
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_3 | {}
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_2 | {}
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in | {}
 - Input state : 
	Port: conv1_Pipeline_KR_KC : tmp | {1 }
	Port: conv1_Pipeline_KR_KC : select_ln44_2 | {1 }
	Port: conv1_Pipeline_KR_KC : zext_ln45_2 | {1 }
	Port: conv1_Pipeline_KR_KC : trunc_ln40_mid2 | {1 }
	Port: conv1_Pipeline_KR_KC : conv1_float_255_255_float_1_9_9_float_float_255_255_we_7 | {4 5 }
	Port: conv1_Pipeline_KR_KC : conv1_float_255_255_float_1_9_9_float_float_255_255_we_1 | {4 5 }
	Port: conv1_Pipeline_KR_KC : conv1_float_255_255_float_1_9_9_float_float_255_255_we | {4 5 }
	Port: conv1_Pipeline_KR_KC : conv1_float_255_255_float_1_9_9_float_float_255_255_we_6 | {4 5 }
	Port: conv1_Pipeline_KR_KC : conv1_float_255_255_float_1_9_9_float_float_255_255_we_5 | {4 5 }
	Port: conv1_Pipeline_KR_KC : conv1_float_255_255_float_1_9_9_float_float_255_255_we_4 | {4 5 }
	Port: conv1_Pipeline_KR_KC : conv1_float_255_255_float_1_9_9_float_float_255_255_we_3 | {4 5 }
	Port: conv1_Pipeline_KR_KC : conv1_float_255_255_float_1_9_9_float_float_255_255_we_2 | {4 5 }
	Port: conv1_Pipeline_KR_KC : conv1_float_255_255_float_1_9_9_float_float_255_255_in | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten20_load : 1
		icmp_ln47 : 2
		add_ln47_2 : 2
		br_ln47 : 3
		kc_load : 1
		kr_load : 1
		add_ln47 : 2
		icmp_ln48 : 2
		select_ln47 : 3
		select_ln47_1 : 3
		zext_ln47 : 4
		add_ln47_1 : 5
		zext_ln48 : 6
		mul_ln48 : 7
		add_ln48 : 4
		store_ln48 : 3
		store_ln48 : 4
		store_ln48 : 5
	State 2
	State 3
		add_ln55 : 1
		add_ln55_1 : 2
		add_ln53 : 1
		zext_ln55_3 : 2
		add_ln55_2 : 3
	State 4
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_16 : 1
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_17 : 1
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_18 : 1
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_19 : 1
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_20 : 1
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_21 : 1
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_22 : 1
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_23 : 1
		zext_ln55_4 : 1
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_1 : 2
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_24 : 2
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_25 : 2
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_26 : 2
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_27 : 2
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_28 : 2
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_29 : 2
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_30 : 2
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_31 : 2
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_2 : 3
	State 5
		tmp_4 : 1
	State 6
	State 7
	State 8
	State 9
		add : 1
		write_ln0 : 1
	State 10
	State 11
	State 12
		store_ln48 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_244           |    2    |   227   |   214   |
|----------|---------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_248           |    3    |   128   |   135   |
|----------|---------------------------------|---------|---------|---------|
|          |        add_ln47_2_fu_289        |    0    |    0    |    14   |
|          |         add_ln47_fu_301         |    0    |    0    |    12   |
|    add   |         add_ln48_fu_333         |    0    |    0    |    12   |
|          |         add_ln55_fu_364         |    0    |    0    |    16   |
|          |        add_ln55_1_fu_373        |    0    |    0    |    16   |
|          |         add_ln53_fu_382         |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|
|    mux   |           tmp_4_fu_406          |    0    |    0    |    43   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln47_fu_283        |    0    |    0    |    14   |
|          |         icmp_ln48_fu_307        |    0    |    0    |    12   |
|----------|---------------------------------|---------|---------|---------|
|  select  |        select_ln47_fu_313       |    0    |    0    |    4    |
|          |       select_ln47_1_fu_321      |    0    |    0    |    4    |
|----------|---------------------------------|---------|---------|---------|
| addmuladd|            grp_fu_440           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          | trunc_ln40_mid2_read_read_fu_96 |    0    |    0    |    0    |
|   read   |   zext_ln45_2_read_read_fu_102  |    0    |    0    |    0    |
|          |  select_ln44_2_read_read_fu_108 |    0    |    0    |    0    |
|          |       tmp_read_read_fu_114      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |      write_ln0_write_fu_120     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |     zext_ln45_2_cast_fu_252     |    0    |    0    |    0    |
|          |    select_ln44_2_cast_fu_256    |    0    |    0    |    0    |
|          |         zext_ln47_fu_329        |    0    |    0    |    0    |
|          |         zext_ln55_fu_354        |    0    |    0    |    0    |
|   zext   |        zext_ln55_1_fu_370       |    0    |    0    |    0    |
|          |        zext_ln48_1_fu_379       |    0    |    0    |    0    |
|          |        zext_ln55_3_fu_387       |    0    |    0    |    0    |
|          |        zext_ln55_2_fu_391       |    0    |    0    |    0    |
|          |        zext_ln55_4_fu_402       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|bitconcatenate|           tmp_s_fu_357          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    6    |   355   |   511   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------------------------+--------+
|                                                                 |   FF   |
+-----------------------------------------------------------------+--------+
|                        add_ln55_1_reg_506                       |    7   |
| conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_reg_556|   13   |
| conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_reg_566|   32   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_16_reg_516|    7   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_17_reg_521|    7   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_18_reg_526|    7   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_19_reg_531|    7   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_20_reg_536|    7   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_21_reg_541|    7   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_22_reg_546|    7   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_23_reg_551|    7   |
|                          empty_reg_451                          |   32   |
|                        icmp_ln47_reg_490                        |    1   |
|                     indvar_flatten20_reg_473                    |    7   |
|                            kc_reg_459                           |    4   |
|                            kr_reg_466                           |    4   |
|                           mul_reg_571                           |   32   |
|                          p_load_reg_576                         |   32   |
|                      select_ln47_1_reg_500                      |    4   |
|                       select_ln47_reg_494                       |    4   |
|                          tmp_4_reg_561                          |   32   |
|                   trunc_ln40_mid2_read_reg_480                  |    3   |
|                     zext_ln45_2_cast_reg_485                    |    9   |
|                       zext_ln55_3_reg_511                       |   13   |
+-----------------------------------------------------------------+--------+
|                              Total                              |   285  |
+-----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_190 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_196 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_202 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_208 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_214 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_220 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_226 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_232 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_238 |  p0  |   2  |  13  |   26   ||    9    |
|     grp_fu_244    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_440    |  p1  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   210  ||  4.697  ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   355  |   511  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   99   |
|  Register |    -   |    -   |   285  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    4   |   640  |   610  |
+-----------+--------+--------+--------+--------+
