INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.gen/sim_1/ip/VIO_UART_DEMO/sim/VIO_UART_DEMO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VIO_UART_DEMO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/imports/UART_MASTER/UART_LOOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/imports/UART_MASTER/UART_MASTER_FUNCTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_MASTER_FUNCTION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/imports/UART_MASTER/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/imports/UART_MASTER/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/new/U_UART_MASTER_DRIVE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_MASTER_DRIVE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/imports/new/UART_LOOP_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_UART_MASTER
