0.7
2020.2
Oct 13 2023
20:21:30
/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/csv_file_dump.svh,1739128777,verilog,,,,,,,,,,,,
/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/dataflow_monitor.sv,1739128777,systemVerilog,/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/nodf_module_interface.svh,,/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/dump_file_agent.svh;/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/csv_file_dump.svh;/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/sample_agent.svh;/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/sample_manager.svh;/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/nodf_module_interface.svh;/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/nodf_module_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/dump_file_agent.svh,1739128777,verilog,,,,,,,,,,,,
/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/fifo_para.vh,1739128777,verilog,,,,,,,,,,,,
/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/myproject.autotb.v,1739128777,systemVerilog,,,/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/fifo_para.vh,apatb_myproject_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/myproject.v,1739128578,systemVerilog,,,,myproject,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/myproject_am_submul_13s_13s_28_1_1.v,1739128583,systemVerilog,,,,myproject_am_submul_13s_13s_28_1_1;myproject_am_submul_13s_13s_28_1_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/myproject_bmm_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s.v,1739128573,systemVerilog,,,,myproject_bmm_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1.v,1739128569,systemVerilog,,,,myproject_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_2.v,1739128570,systemVerilog,,,,myproject_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_3.v,1739128571,systemVerilog,,,,myproject_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s.v,1739128568,systemVerilog,,,,myproject_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/myproject_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s.v,1739128563,systemVerilog,,,,myproject_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/myproject_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_inv_tablcud.v,1739128563,systemVerilog,,,,myproject_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_inv_tablcud,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/myproject_mul_11ns_13s_24_1_1.v,1739128563,systemVerilog,,,,myproject_mul_11ns_13s_24_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/myproject_mul_13s_13s_26_1_1.v,1739128563,systemVerilog,,,,myproject_mul_13s_13s_26_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/myproject_mul_26s_13s_39_1_1.v,1739128563,systemVerilog,,,,myproject_mul_26s_13s_39_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/myproject_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s.v,1739128511,systemVerilog,,,,myproject_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/myproject_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_exp_table_ROM_AUTbkb.v,1739128511,systemVerilog,,,,myproject_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_exp_table_ROM_AUTbkb,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/myproject_sparsemux_27_4_13_1_1.v,1739128568,systemVerilog,,,,myproject_sparsemux_27_4_13_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/myproject_sparsemux_27_5_13_1_1.v,1739128569,systemVerilog,,,,myproject_sparsemux_27_5_13_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/myproject_sparsemux_27_6_13_1_1.v,1739128570,systemVerilog,,,,myproject_sparsemux_27_6_13_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/myproject_transpose_ap_fixed_ap_fixed_13_4_4_0_0_config5_transpose_qk_s.v,1739128502,systemVerilog,,,,myproject_transpose_ap_fixed_ap_fixed_13_4_4_0_0_config5_transpose_qk_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/nodf_module_interface.svh,1739128777,verilog,,,,nodf_module_intf,,,,,,,,
/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/nodf_module_monitor.svh,1739128777,verilog,,,,,,,,,,,,
/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/sample_agent.svh,1739128777,verilog,,,,,,,,,,,,
/data/hlssynt-users/rflynn/hept_model/hls4ml/hls4ml_projects/input_size/hept_kernel_1_4_4_4_6/myproject_prj/solution1/sim/verilog/sample_manager.svh,1739128777,verilog,,,,,,,,,,,,
