0.7
2020.2
Nov 18 2020
09:47:47
C:/verilog_flappy_bird/cpu/single_cycle_riscv/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/mips_cpu/mips_cpu.srcs/sim_1/new/tb.v,1666267292,verilog,,,,tb,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/mips_cpu/mips_cpu.srcs/sources_1/new/MULL.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/plexers/Multiplexer_16.v,,MULL,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/mips_cpu/mips_cpu.srcs/sources_1/new/regfile1.v,1666262940,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/io/sevenseg_dec.v,,regfile1,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/mips_cpu/mips_cpu.srcs/sources_1/new/vga.v,1666272067,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/mips_cpu/mips_cpu.srcs/sim_1/new/tb.v,,vga,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/arithmetic/Adder.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/wiring/Bit_Extender_12_32_SIGN.v,,Adder,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/arithmetic/Comparator.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/io/Counter.v,,Comparator,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/arithmetic/Shifter_32_bit.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/arithmetic/Subtractor.v,,Shifter_32_bit,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/arithmetic/Subtractor.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/XOR_GATE_BUS.v,,Subtractor,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/base/LogisimClockComponent.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/memory/LogisimCounter.v,,LogisimClockComponent,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/base/LogisimTickGenerator.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/toplevel/LogisimToplevelShell.v,,LogisimTickGenerator,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/circuit/ALU.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/AND_GATE.v,,ALU,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/circuit/arithmetic_controller.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/io/decoder3_8.v,,arithmetic_controller,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/circuit/hardwired_controller.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/mips_cpu/mips_cpu.srcs/sources_1/new/regfile1.v,,hardwired_controller,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/circuit/signal_generator.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/circuit/single_cycle_riscv.v,,signal_generator,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/circuit/single_cycle_riscv.v,1666268645,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/mips_cpu/mips_cpu.srcs/sources_1/new/vga.v,,single_cycle_riscv,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/AND_GATE.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/AND_GATE_10_INPUTS.v,,AND_GATE,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/AND_GATE_10_INPUTS.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/AND_GATE_5_INPUTS.v,,AND_GATE_10_INPUTS,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/AND_GATE_5_INPUTS.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/AND_GATE_6_INPUTS.v,,AND_GATE_5_INPUTS,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/AND_GATE_6_INPUTS.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/AND_GATE_7_INPUTS.v,,AND_GATE_6_INPUTS,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/AND_GATE_7_INPUTS.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/AND_GATE_8_INPUTS.v,,AND_GATE_7_INPUTS,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/AND_GATE_8_INPUTS.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/AND_GATE_9_INPUTS.v,,AND_GATE_8_INPUTS,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/AND_GATE_9_INPUTS.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/AND_GATE_BUS.v,,AND_GATE_9_INPUTS,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/AND_GATE_BUS.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/arithmetic/Adder.v,,AND_GATE_BUS,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/NOR_GATE_BUS.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/NOT_GATE.v,,NOR_GATE_BUS,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/NOT_GATE.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/OR_GATE.v,,NOT_GATE,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/OR_GATE.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/OR_GATE_10_INPUTS.v,,OR_GATE,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/OR_GATE_10_INPUTS.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/OR_GATE_11_INPUTS.v,,OR_GATE_10_INPUTS,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/OR_GATE_11_INPUTS.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/OR_GATE_15_INPUTS.v,,OR_GATE_11_INPUTS,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/OR_GATE_15_INPUTS.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/OR_GATE_21_INPUTS.v,,OR_GATE_15_INPUTS,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/OR_GATE_21_INPUTS.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/OR_GATE_3_INPUTS.v,,OR_GATE_21_INPUTS,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/OR_GATE_3_INPUTS.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/OR_GATE_6_INPUTS.v,,OR_GATE_3_INPUTS,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/OR_GATE_6_INPUTS.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/OR_GATE_7_INPUTS.v,,OR_GATE_6_INPUTS,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/OR_GATE_7_INPUTS.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/OR_GATE_8_INPUTS.v,,OR_GATE_7_INPUTS,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/OR_GATE_8_INPUTS.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/OR_GATE_BUS.v,,OR_GATE_8_INPUTS,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/OR_GATE_BUS.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/memory/RAM_Data_RAM.v,,OR_GATE_BUS,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/XOR_GATE_BUS.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/circuit/arithmetic_controller.v,,XOR_GATE_BUS,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/io/Counter.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/io/FPGADigit.v,,Counter,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/io/FPGADigit.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/base/LogisimClockComponent.v,,FPGADigit,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/io/decoder3_8.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/io/display_sel.v,,decoder3_8,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/io/display_sel.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/io/divider.v,,display_sel,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/io/divider.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/circuit/hardwired_controller.v,,divider,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/io/sevenseg_dec.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/circuit/signal_generator.v,,sevenseg_dec,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/memory/LogisimCounter.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/base/LogisimTickGenerator.v,,LogisimCounter,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/memory/RAM_Data_RAM.v,1666275005,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP.v,,RAM_Data_RAM,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_PC.v,,REGISTER_FLIP_FLOP,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_PC.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/memory/ROM_Order_ROM.v,,REGISTER_FLIP_FLOP_PC,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/memory/ROM_Order_ROM.v,1666273177,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/arithmetic/Shifter_32_bit.v,,ROM_Order_ROM,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/plexers/Multiplexer_16.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/plexers/Multiplexer_bus_16.v,,Multiplexer_16,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/plexers/Multiplexer_bus_16.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/plexers/Multiplexer_bus_2.v,,Multiplexer_bus_16,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/plexers/Multiplexer_bus_2.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/plexers/Multiplexer_bus_4.v,,Multiplexer_bus_2,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/plexers/Multiplexer_bus_4.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/gates/NOR_GATE_BUS.v,,Multiplexer_bus_4,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/toplevel/LogisimToplevelShell.v,1666267400,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/mips_cpu/mips_cpu.srcs/sources_1/new/MULL.v,,LogisimToplevelShell,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/wiring/Bit_Extender_12_32_SIGN.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/wiring/Bit_Extender_20_32_SIGN.v,,Bit_Extender_12_32_SIGN,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/wiring/Bit_Extender_20_32_SIGN.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/wiring/Bit_Extender_8_32.v,,Bit_Extender_20_32_SIGN,,,,,,,,
C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/wiring/Bit_Extender_8_32.v,1665497174,verilog,,C:/verilog_flappy_bird/cpu/single_cycle_riscv/verilog/arithmetic/Comparator.v,,Bit_Extender_8_32,,,,,,,,
