Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Feb 27 21:51:55 2025
| Host         : LAPTOP-MT7GT99J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    178         
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (178)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (312)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (178)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: fsm_clk_gen/COUNT_reg[15]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: my_pulse/clk_gen/slowClk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: my_pulse/sec_gen/slowClk_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: top_handler/high_activity/sec_gen/slowClk_reg/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: top_handler/num_over_32/sec_gen/slowClk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_handler/sec_gen/out_clock_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: top_handler/sec_gen/u1/slowClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (312)
--------------------------------------------------
 There are 312 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.085        0.000                      0                  301        0.099        0.000                      0                  301        4.500        0.000                       0                   162  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.085        0.000                      0                  301        0.099        0.000                      0                  301        4.500        0.000                       0                   162  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 my_pulse/clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_pulse/clk_gen/counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 1.699ns (38.174%)  route 2.752ns (61.826%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.564     5.085    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDSE                                         r  my_pulse/clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDSE (Prop_fdse_C_Q)         0.456     5.541 f  my_pulse/clk_gen/counter_reg[0]/Q
                         net (fo=2, routed)           1.120     6.661    my_pulse/clk_gen/counter_reg[0]
    SLICE_X34Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.785 r  my_pulse/clk_gen/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.785    my_pulse/clk_gen/counter0_carry_i_4_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.298 r  my_pulse/clk_gen/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.298    my_pulse/clk_gen/counter0_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  my_pulse/clk_gen/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.415    my_pulse/clk_gen/counter0_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.572 r  my_pulse/clk_gen/counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.603     8.176    my_pulse/clk_gen/counter0_carry__1_n_2
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.332     8.508 r  my_pulse/clk_gen/counter[0]_i_1__2/O
                         net (fo=28, routed)          1.028     9.536    my_pulse/clk_gen/counter[0]_i_1__2_n_0
    SLICE_X33Y41         FDSE                                         r  my_pulse/clk_gen/counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.444    14.785    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDSE                                         r  my_pulse/clk_gen/counter_reg[0]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X33Y41         FDSE (Setup_fdse_C_S)       -0.429    14.621    my_pulse/clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 my_pulse/clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_pulse/clk_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 1.699ns (38.174%)  route 2.752ns (61.826%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.564     5.085    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDSE                                         r  my_pulse/clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDSE (Prop_fdse_C_Q)         0.456     5.541 f  my_pulse/clk_gen/counter_reg[0]/Q
                         net (fo=2, routed)           1.120     6.661    my_pulse/clk_gen/counter_reg[0]
    SLICE_X34Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.785 r  my_pulse/clk_gen/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.785    my_pulse/clk_gen/counter0_carry_i_4_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.298 r  my_pulse/clk_gen/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.298    my_pulse/clk_gen/counter0_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  my_pulse/clk_gen/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.415    my_pulse/clk_gen/counter0_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.572 r  my_pulse/clk_gen/counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.603     8.176    my_pulse/clk_gen/counter0_carry__1_n_2
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.332     8.508 r  my_pulse/clk_gen/counter[0]_i_1__2/O
                         net (fo=28, routed)          1.028     9.536    my_pulse/clk_gen/counter[0]_i_1__2_n_0
    SLICE_X33Y41         FDRE                                         r  my_pulse/clk_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.444    14.785    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  my_pulse/clk_gen/counter_reg[1]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X33Y41         FDRE (Setup_fdre_C_R)       -0.429    14.621    my_pulse/clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 my_pulse/clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_pulse/clk_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 1.699ns (38.174%)  route 2.752ns (61.826%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.564     5.085    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDSE                                         r  my_pulse/clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDSE (Prop_fdse_C_Q)         0.456     5.541 f  my_pulse/clk_gen/counter_reg[0]/Q
                         net (fo=2, routed)           1.120     6.661    my_pulse/clk_gen/counter_reg[0]
    SLICE_X34Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.785 r  my_pulse/clk_gen/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.785    my_pulse/clk_gen/counter0_carry_i_4_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.298 r  my_pulse/clk_gen/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.298    my_pulse/clk_gen/counter0_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  my_pulse/clk_gen/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.415    my_pulse/clk_gen/counter0_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.572 r  my_pulse/clk_gen/counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.603     8.176    my_pulse/clk_gen/counter0_carry__1_n_2
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.332     8.508 r  my_pulse/clk_gen/counter[0]_i_1__2/O
                         net (fo=28, routed)          1.028     9.536    my_pulse/clk_gen/counter[0]_i_1__2_n_0
    SLICE_X33Y41         FDRE                                         r  my_pulse/clk_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.444    14.785    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  my_pulse/clk_gen/counter_reg[2]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X33Y41         FDRE (Setup_fdre_C_R)       -0.429    14.621    my_pulse/clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 my_pulse/clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_pulse/clk_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 1.699ns (38.174%)  route 2.752ns (61.826%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.564     5.085    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDSE                                         r  my_pulse/clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDSE (Prop_fdse_C_Q)         0.456     5.541 f  my_pulse/clk_gen/counter_reg[0]/Q
                         net (fo=2, routed)           1.120     6.661    my_pulse/clk_gen/counter_reg[0]
    SLICE_X34Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.785 r  my_pulse/clk_gen/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.785    my_pulse/clk_gen/counter0_carry_i_4_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.298 r  my_pulse/clk_gen/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.298    my_pulse/clk_gen/counter0_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  my_pulse/clk_gen/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.415    my_pulse/clk_gen/counter0_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.572 r  my_pulse/clk_gen/counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.603     8.176    my_pulse/clk_gen/counter0_carry__1_n_2
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.332     8.508 r  my_pulse/clk_gen/counter[0]_i_1__2/O
                         net (fo=28, routed)          1.028     9.536    my_pulse/clk_gen/counter[0]_i_1__2_n_0
    SLICE_X33Y41         FDRE                                         r  my_pulse/clk_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.444    14.785    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  my_pulse/clk_gen/counter_reg[3]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X33Y41         FDRE (Setup_fdre_C_R)       -0.429    14.621    my_pulse/clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 my_pulse/clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_pulse/clk_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 1.699ns (38.599%)  route 2.703ns (61.401%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.564     5.085    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDSE                                         r  my_pulse/clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDSE (Prop_fdse_C_Q)         0.456     5.541 f  my_pulse/clk_gen/counter_reg[0]/Q
                         net (fo=2, routed)           1.120     6.661    my_pulse/clk_gen/counter_reg[0]
    SLICE_X34Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.785 r  my_pulse/clk_gen/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.785    my_pulse/clk_gen/counter0_carry_i_4_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.298 r  my_pulse/clk_gen/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.298    my_pulse/clk_gen/counter0_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  my_pulse/clk_gen/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.415    my_pulse/clk_gen/counter0_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.572 r  my_pulse/clk_gen/counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.603     8.176    my_pulse/clk_gen/counter0_carry__1_n_2
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.332     8.508 r  my_pulse/clk_gen/counter[0]_i_1__2/O
                         net (fo=28, routed)          0.979     9.487    my_pulse/clk_gen/counter[0]_i_1__2_n_0
    SLICE_X33Y42         FDRE                                         r  my_pulse/clk_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.444    14.785    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  my_pulse/clk_gen/counter_reg[4]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    my_pulse/clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.487    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 my_pulse/clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_pulse/clk_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 1.699ns (38.599%)  route 2.703ns (61.401%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.564     5.085    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDSE                                         r  my_pulse/clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDSE (Prop_fdse_C_Q)         0.456     5.541 f  my_pulse/clk_gen/counter_reg[0]/Q
                         net (fo=2, routed)           1.120     6.661    my_pulse/clk_gen/counter_reg[0]
    SLICE_X34Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.785 r  my_pulse/clk_gen/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.785    my_pulse/clk_gen/counter0_carry_i_4_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.298 r  my_pulse/clk_gen/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.298    my_pulse/clk_gen/counter0_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  my_pulse/clk_gen/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.415    my_pulse/clk_gen/counter0_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.572 r  my_pulse/clk_gen/counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.603     8.176    my_pulse/clk_gen/counter0_carry__1_n_2
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.332     8.508 r  my_pulse/clk_gen/counter[0]_i_1__2/O
                         net (fo=28, routed)          0.979     9.487    my_pulse/clk_gen/counter[0]_i_1__2_n_0
    SLICE_X33Y42         FDRE                                         r  my_pulse/clk_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.444    14.785    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  my_pulse/clk_gen/counter_reg[5]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    my_pulse/clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.487    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 my_pulse/clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_pulse/clk_gen/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 1.699ns (38.599%)  route 2.703ns (61.401%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.564     5.085    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDSE                                         r  my_pulse/clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDSE (Prop_fdse_C_Q)         0.456     5.541 f  my_pulse/clk_gen/counter_reg[0]/Q
                         net (fo=2, routed)           1.120     6.661    my_pulse/clk_gen/counter_reg[0]
    SLICE_X34Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.785 r  my_pulse/clk_gen/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.785    my_pulse/clk_gen/counter0_carry_i_4_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.298 r  my_pulse/clk_gen/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.298    my_pulse/clk_gen/counter0_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  my_pulse/clk_gen/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.415    my_pulse/clk_gen/counter0_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.572 r  my_pulse/clk_gen/counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.603     8.176    my_pulse/clk_gen/counter0_carry__1_n_2
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.332     8.508 r  my_pulse/clk_gen/counter[0]_i_1__2/O
                         net (fo=28, routed)          0.979     9.487    my_pulse/clk_gen/counter[0]_i_1__2_n_0
    SLICE_X33Y42         FDRE                                         r  my_pulse/clk_gen/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.444    14.785    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  my_pulse/clk_gen/counter_reg[6]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    my_pulse/clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.487    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 my_pulse/clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_pulse/clk_gen/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 1.699ns (38.599%)  route 2.703ns (61.401%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.564     5.085    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDSE                                         r  my_pulse/clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDSE (Prop_fdse_C_Q)         0.456     5.541 f  my_pulse/clk_gen/counter_reg[0]/Q
                         net (fo=2, routed)           1.120     6.661    my_pulse/clk_gen/counter_reg[0]
    SLICE_X34Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.785 r  my_pulse/clk_gen/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.785    my_pulse/clk_gen/counter0_carry_i_4_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.298 r  my_pulse/clk_gen/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.298    my_pulse/clk_gen/counter0_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  my_pulse/clk_gen/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.415    my_pulse/clk_gen/counter0_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.572 r  my_pulse/clk_gen/counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.603     8.176    my_pulse/clk_gen/counter0_carry__1_n_2
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.332     8.508 r  my_pulse/clk_gen/counter[0]_i_1__2/O
                         net (fo=28, routed)          0.979     9.487    my_pulse/clk_gen/counter[0]_i_1__2_n_0
    SLICE_X33Y42         FDRE                                         r  my_pulse/clk_gen/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.444    14.785    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  my_pulse/clk_gen/counter_reg[7]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    my_pulse/clk_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.487    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 my_pulse/clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_pulse/clk_gen/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 1.699ns (39.507%)  route 2.602ns (60.493%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.564     5.085    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDSE                                         r  my_pulse/clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDSE (Prop_fdse_C_Q)         0.456     5.541 f  my_pulse/clk_gen/counter_reg[0]/Q
                         net (fo=2, routed)           1.120     6.661    my_pulse/clk_gen/counter_reg[0]
    SLICE_X34Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.785 r  my_pulse/clk_gen/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.785    my_pulse/clk_gen/counter0_carry_i_4_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.298 r  my_pulse/clk_gen/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.298    my_pulse/clk_gen/counter0_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  my_pulse/clk_gen/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.415    my_pulse/clk_gen/counter0_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.572 r  my_pulse/clk_gen/counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.603     8.176    my_pulse/clk_gen/counter0_carry__1_n_2
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.332     8.508 r  my_pulse/clk_gen/counter[0]_i_1__2/O
                         net (fo=28, routed)          0.878     9.386    my_pulse/clk_gen/counter[0]_i_1__2_n_0
    SLICE_X33Y43         FDRE                                         r  my_pulse/clk_gen/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.445    14.786    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  my_pulse/clk_gen/counter_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    my_pulse/clk_gen/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  5.211    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 my_pulse/clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_pulse/clk_gen/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 1.699ns (39.507%)  route 2.602ns (60.493%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.564     5.085    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDSE                                         r  my_pulse/clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDSE (Prop_fdse_C_Q)         0.456     5.541 f  my_pulse/clk_gen/counter_reg[0]/Q
                         net (fo=2, routed)           1.120     6.661    my_pulse/clk_gen/counter_reg[0]
    SLICE_X34Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.785 r  my_pulse/clk_gen/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.785    my_pulse/clk_gen/counter0_carry_i_4_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.298 r  my_pulse/clk_gen/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.298    my_pulse/clk_gen/counter0_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  my_pulse/clk_gen/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.415    my_pulse/clk_gen/counter0_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.572 r  my_pulse/clk_gen/counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.603     8.176    my_pulse/clk_gen/counter0_carry__1_n_2
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.332     8.508 r  my_pulse/clk_gen/counter[0]_i_1__2/O
                         net (fo=28, routed)          0.878     9.386    my_pulse/clk_gen/counter[0]_i_1__2_n_0
    SLICE_X33Y43         FDRE                                         r  my_pulse/clk_gen/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.445    14.786    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  my_pulse/clk_gen/counter_reg[11]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    my_pulse/clk_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  5.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 top_handler/high_activity/sec_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_handler/high_activity/sec_gen/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.564     1.447    top_handler/high_activity/sec_gen/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  top_handler/high_activity/sec_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  top_handler/high_activity/sec_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.127     1.738    top_handler/high_activity/sec_gen/counter_reg[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  top_handler/high_activity/sec_gen/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.894    top_handler/high_activity/sec_gen/counter_reg[20]_i_1__1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.947 r  top_handler/high_activity/sec_gen/counter_reg[24]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.947    top_handler/high_activity/sec_gen/counter_reg[24]_i_1__1_n_7
    SLICE_X38Y50         FDRE                                         r  top_handler/high_activity/sec_gen/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.830     1.958    top_handler/high_activity/sec_gen/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  top_handler/high_activity/sec_gen/counter_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    top_handler/high_activity/sec_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 top_handler/high_activity/sec_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_handler/high_activity/sec_gen/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.564     1.447    top_handler/high_activity/sec_gen/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  top_handler/high_activity/sec_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  top_handler/high_activity/sec_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.127     1.738    top_handler/high_activity/sec_gen/counter_reg[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  top_handler/high_activity/sec_gen/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.894    top_handler/high_activity/sec_gen/counter_reg[20]_i_1__1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.960 r  top_handler/high_activity/sec_gen/counter_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.960    top_handler/high_activity/sec_gen/counter_reg[24]_i_1__1_n_5
    SLICE_X38Y50         FDRE                                         r  top_handler/high_activity/sec_gen/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.830     1.958    top_handler/high_activity/sec_gen/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  top_handler/high_activity/sec_gen/counter_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    top_handler/high_activity/sec_gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 top_handler/high_activity/sec_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_handler/high_activity/sec_gen/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.564     1.447    top_handler/high_activity/sec_gen/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  top_handler/high_activity/sec_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  top_handler/high_activity/sec_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.127     1.738    top_handler/high_activity/sec_gen/counter_reg[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  top_handler/high_activity/sec_gen/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.894    top_handler/high_activity/sec_gen/counter_reg[20]_i_1__1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.983 r  top_handler/high_activity/sec_gen/counter_reg[24]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.983    top_handler/high_activity/sec_gen/counter_reg[24]_i_1__1_n_6
    SLICE_X38Y50         FDRE                                         r  top_handler/high_activity/sec_gen/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.830     1.958    top_handler/high_activity/sec_gen/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  top_handler/high_activity/sec_gen/counter_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    top_handler/high_activity/sec_gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 top_handler/high_activity/sec_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_handler/high_activity/sec_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.564     1.447    top_handler/high_activity/sec_gen/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  top_handler/high_activity/sec_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  top_handler/high_activity/sec_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.127     1.738    top_handler/high_activity/sec_gen/counter_reg[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  top_handler/high_activity/sec_gen/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.894    top_handler/high_activity/sec_gen/counter_reg[20]_i_1__1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.985 r  top_handler/high_activity/sec_gen/counter_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.985    top_handler/high_activity/sec_gen/counter_reg[24]_i_1__1_n_4
    SLICE_X38Y50         FDRE                                         r  top_handler/high_activity/sec_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.830     1.958    top_handler/high_activity/sec_gen/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  top_handler/high_activity/sec_gen/counter_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    top_handler/high_activity/sec_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fsm_clk_gen/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_clk_gen/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.592     1.475    fsm_clk_gen/clk_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  fsm_clk_gen/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  fsm_clk_gen/COUNT_reg[7]/Q
                         net (fo=1, routed)           0.108     1.724    fsm_clk_gen/COUNT_reg_n_0_[7]
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  fsm_clk_gen/COUNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    fsm_clk_gen/COUNT_reg[4]_i_1_n_4
    SLICE_X63Y12         FDRE                                         r  fsm_clk_gen/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.862     1.989    fsm_clk_gen/clk_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  fsm_clk_gen/COUNT_reg[7]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X63Y12         FDRE (Hold_fdre_C_D)         0.105     1.580    fsm_clk_gen/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fsm_clk_gen/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_clk_gen/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.591     1.474    fsm_clk_gen/clk_IBUF_BUFG
    SLICE_X63Y13         FDRE                                         r  fsm_clk_gen/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  fsm_clk_gen/COUNT_reg[11]/Q
                         net (fo=1, routed)           0.108     1.723    fsm_clk_gen/COUNT_reg_n_0_[11]
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  fsm_clk_gen/COUNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    fsm_clk_gen/COUNT_reg[8]_i_1_n_4
    SLICE_X63Y13         FDRE                                         r  fsm_clk_gen/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.861     1.988    fsm_clk_gen/clk_IBUF_BUFG
    SLICE_X63Y13         FDRE                                         r  fsm_clk_gen/COUNT_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y13         FDRE (Hold_fdre_C_D)         0.105     1.579    fsm_clk_gen/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fsm_clk_gen/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_clk_gen/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.593     1.476    fsm_clk_gen/clk_IBUF_BUFG
    SLICE_X63Y11         FDRE                                         r  fsm_clk_gen/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y11         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  fsm_clk_gen/COUNT_reg[3]/Q
                         net (fo=1, routed)           0.108     1.725    fsm_clk_gen/COUNT_reg_n_0_[3]
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  fsm_clk_gen/COUNT_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    fsm_clk_gen/COUNT_reg[0]_i_1_n_4
    SLICE_X63Y11         FDRE                                         r  fsm_clk_gen/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.864     1.991    fsm_clk_gen/clk_IBUF_BUFG
    SLICE_X63Y11         FDRE                                         r  fsm_clk_gen/COUNT_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y11         FDRE (Hold_fdre_C_D)         0.105     1.581    fsm_clk_gen/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 fsm_clk_gen/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_clk_gen/COUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.592     1.475    fsm_clk_gen/clk_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  fsm_clk_gen/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  fsm_clk_gen/COUNT_reg[4]/Q
                         net (fo=1, routed)           0.105     1.721    fsm_clk_gen/COUNT_reg_n_0_[4]
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.836 r  fsm_clk_gen/COUNT_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.836    fsm_clk_gen/COUNT_reg[4]_i_1_n_7
    SLICE_X63Y12         FDRE                                         r  fsm_clk_gen/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.862     1.989    fsm_clk_gen/clk_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  fsm_clk_gen/COUNT_reg[4]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X63Y12         FDRE (Hold_fdre_C_D)         0.105     1.580    fsm_clk_gen/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 fsm_clk_gen/COUNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_clk_gen/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.591     1.474    fsm_clk_gen/clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  fsm_clk_gen/COUNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  fsm_clk_gen/COUNT_reg[12]/Q
                         net (fo=1, routed)           0.105     1.720    fsm_clk_gen/COUNT_reg_n_0_[12]
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.835 r  fsm_clk_gen/COUNT_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.835    fsm_clk_gen/COUNT_reg[12]_i_1_n_7
    SLICE_X63Y14         FDRE                                         r  fsm_clk_gen/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.861     1.988    fsm_clk_gen/clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  fsm_clk_gen/COUNT_reg[12]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y14         FDRE (Hold_fdre_C_D)         0.105     1.579    fsm_clk_gen/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 fsm_clk_gen/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_clk_gen/COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.591     1.474    fsm_clk_gen/clk_IBUF_BUFG
    SLICE_X63Y13         FDRE                                         r  fsm_clk_gen/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  fsm_clk_gen/COUNT_reg[8]/Q
                         net (fo=1, routed)           0.105     1.720    fsm_clk_gen/COUNT_reg_n_0_[8]
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.835 r  fsm_clk_gen/COUNT_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.835    fsm_clk_gen/COUNT_reg[8]_i_1_n_7
    SLICE_X63Y13         FDRE                                         r  fsm_clk_gen/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.861     1.988    fsm_clk_gen/clk_IBUF_BUFG
    SLICE_X63Y13         FDRE                                         r  fsm_clk_gen/COUNT_reg[8]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y13         FDRE (Hold_fdre_C_D)         0.105     1.579    fsm_clk_gen/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y11   fsm_clk_gen/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y13   fsm_clk_gen/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y13   fsm_clk_gen/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y14   fsm_clk_gen/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y14   fsm_clk_gen/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y14   fsm_clk_gen/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y14   fsm_clk_gen/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y11   fsm_clk_gen/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y11   fsm_clk_gen/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y11   fsm_clk_gen/COUNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y11   fsm_clk_gen/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y13   fsm_clk_gen/COUNT_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y13   fsm_clk_gen/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y13   fsm_clk_gen/COUNT_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y13   fsm_clk_gen/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y14   fsm_clk_gen/COUNT_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y14   fsm_clk_gen/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y14   fsm_clk_gen/COUNT_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y14   fsm_clk_gen/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y11   fsm_clk_gen/COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y11   fsm_clk_gen/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y13   fsm_clk_gen/COUNT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y13   fsm_clk_gen/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y13   fsm_clk_gen/COUNT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y13   fsm_clk_gen/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y14   fsm_clk_gen/COUNT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y14   fsm_clk_gen/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y14   fsm_clk_gen/COUNT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y14   fsm_clk_gen/COUNT_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           324 Endpoints
Min Delay           324 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_handler/find_steps/steps_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_handler/out1_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.145ns  (logic 12.108ns (28.729%)  route 30.037ns (71.271%))
  Logic Levels:           40  (CARRY4=20 FDCE=1 LUT2=2 LUT3=5 LUT4=3 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDCE                         0.000     0.000 r  top_handler/find_steps/steps_reg[26]/C
    SLICE_X48Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  top_handler/find_steps/steps_reg[26]/Q
                         net (fo=114, routed)         4.663     5.119    top_handler/out_steps[26]
    SLICE_X37Y10         LUT3 (Prop_lut3_I2_O)        0.150     5.269 r  top_handler/r_i_578/O
                         net (fo=3, routed)           0.796     6.065    top_handler/r_i_578_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     6.793 r  top_handler/r_i_374/CO[3]
                         net (fo=1, routed)           0.000     6.793    top_handler/r_i_374_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.907 r  top_handler/r_i_368/CO[3]
                         net (fo=1, routed)           0.000     6.907    top_handler/r_i_368_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.021 f  top_handler/r_i_371/CO[3]
                         net (fo=36, routed)          2.181     9.202    top_handler/r_i_371_n_0
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.153     9.355 r  top_handler/r_i_392/O
                         net (fo=19, routed)          1.459    10.815    top_handler/r_i_392_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.331    11.146 r  top_handler/r_i_421/O
                         net (fo=1, routed)           0.000    11.146    top_handler/r_i_421_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.679 r  top_handler/r_i_218/CO[3]
                         net (fo=1, routed)           0.000    11.679    top_handler/r_i_218_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.898 r  top_handler/r_i_205/O[0]
                         net (fo=2, routed)           1.161    13.059    top_handler/r_i_205_n_7
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.323    13.382 r  top_handler/r_i_91/O
                         net (fo=2, routed)           1.048    14.430    top_handler/r_i_91_n_0
    SLICE_X39Y21         LUT4 (Prop_lut4_I3_O)        0.326    14.756 r  top_handler/r_i_95/O
                         net (fo=1, routed)           0.000    14.756    top_handler/r_i_95_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.396 r  top_handler/r_i_36/O[3]
                         net (fo=11, routed)          1.744    17.141    top_handler/r_i_36_n_4
    SLICE_X40Y17         LUT2 (Prop_lut2_I0_O)        0.306    17.447 r  top_handler/r_i_84/O
                         net (fo=1, routed)           0.000    17.447    top_handler/r_i_84_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.845 r  top_handler/r_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.845    top_handler/r_i_34_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.179 r  top_handler/r_i_14/O[1]
                         net (fo=46, routed)          2.380    20.559    top_handler/find_steps/r_i_644__0_0[1]
    SLICE_X43Y9          LUT4 (Prop_lut4_I2_O)        0.303    20.862 r  top_handler/find_steps/r_i_32__1/O
                         net (fo=1, routed)           0.000    20.862    top_handler/find_steps_n_121
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    21.353 r  top_handler/r_i_13/CO[1]
                         net (fo=45, routed)          2.436    23.789    top_handler/r_i_13_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.355    24.144 r  top_handler/r_i_472/O
                         net (fo=88, routed)          2.208    26.352    top_handler/find_steps/r_i_436__1_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I3_O)        0.328    26.680 r  top_handler/find_steps/r_i_457/O
                         net (fo=4, routed)           0.827    27.506    top_handler/find_steps/r_i_457_n_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.124    27.630 r  top_handler/find_steps/r_i_869/O
                         net (fo=1, routed)           0.000    27.630    top_handler/find_steps/r_i_869_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.028 r  top_handler/find_steps/r_i_779/CO[3]
                         net (fo=1, routed)           0.000    28.028    top_handler/find_steps/r_i_779_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.142 r  top_handler/find_steps/r_i_642/CO[3]
                         net (fo=1, routed)           0.000    28.142    top_handler/find_steps/r_i_642_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.256 r  top_handler/find_steps/r_i_433/CO[3]
                         net (fo=1, routed)           0.000    28.256    top_handler/find_steps/r_i_433_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.370 r  top_handler/find_steps/r_i_235__1/CO[3]
                         net (fo=1, routed)           0.000    28.370    top_handler/find_steps/r_i_235__1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.592 r  top_handler/find_steps/r_i_482__0/O[0]
                         net (fo=3, routed)           0.757    29.349    top_handler/find_steps/r_i_482__0_n_7
    SLICE_X38Y18         LUT6 (Prop_lut6_I0_O)        0.299    29.648 r  top_handler/find_steps/r_i_256/O
                         net (fo=1, routed)           0.341    29.990    top_handler/find_steps/r_i_256_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.586 r  top_handler/find_steps/r_i_112__1/O[3]
                         net (fo=4, routed)           1.467    32.053    top_handler/find_steps/r_i_112__1_n_4
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.306    32.359 r  top_handler/find_steps/r_i_117/O
                         net (fo=1, routed)           0.794    33.153    top_handler/find_steps/r_i_117_n_0
    SLICE_X46Y16         LUT5 (Prop_lut5_I4_O)        0.124    33.277 r  top_handler/find_steps/r_i_43/O
                         net (fo=2, routed)           0.862    34.139    top_handler/find_steps/r_i_43_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I0_O)        0.124    34.263 r  top_handler/find_steps/r_i_47/O
                         net (fo=1, routed)           0.000    34.263    top_handler/find_steps/r_i_47_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.661 r  top_handler/find_steps/r_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.661    top_handler/find_steps/r_i_17_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.995 r  top_handler/find_steps/r_i_38__0/O[1]
                         net (fo=2, routed)           1.041    36.036    top_handler/find_steps/r_i_38__0_n_6
    SLICE_X46Y10         LUT2 (Prop_lut2_I0_O)        0.303    36.339 r  top_handler/find_steps/r_i_40__0/O
                         net (fo=1, routed)           0.000    36.339    top_handler/find_steps/r_i_40__0_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    36.569 r  top_handler/find_steps/r_i_16__0/O[1]
                         net (fo=1, routed)           0.640    37.209    top_handler/find_steps/r_i_16__0_n_6
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.306    37.515 r  top_handler/find_steps/r_i_7__0/O
                         net (fo=1, routed)           0.000    37.515    top_handler/find_steps/r_i_7__0_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.916 r  top_handler/find_steps/r_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    37.916    top_handler/find_steps/r_i_1__1_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.138 r  top_handler/find_steps/r_i_2__0/O[0]
                         net (fo=4, routed)           0.978    39.116    top_handler/find_steps/steps_reg[31]_rep__0_6[0]
    SLICE_X47Y10         LUT5 (Prop_lut5_I1_O)        0.327    39.443 r  top_handler/find_steps/out1[6]_i_9/O
                         net (fo=6, routed)           1.755    41.198    top_handler/find_steps/D1_steps[2]
    SLICE_X58Y13         LUT6 (Prop_lut6_I2_O)        0.326    41.524 r  top_handler/find_steps/out1[2]_i_2/O
                         net (fo=1, routed)           0.497    42.021    top_handler/high_activity/out1_reg[2]
    SLICE_X59Y13         LUT6 (Prop_lut6_I0_O)        0.124    42.145 r  top_handler/high_activity/out1[2]_i_1/O
                         net (fo=1, routed)           0.000    42.145    top_handler/high_activity_n_60
    SLICE_X59Y13         FDRE                                         r  top_handler/out1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/find_steps/steps_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_handler/out1_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.982ns  (logic 11.878ns (28.293%)  route 30.104ns (71.707%))
  Logic Levels:           40  (CARRY4=20 FDCE=1 LUT2=2 LUT3=5 LUT4=3 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDCE                         0.000     0.000 r  top_handler/find_steps/steps_reg[26]/C
    SLICE_X48Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  top_handler/find_steps/steps_reg[26]/Q
                         net (fo=114, routed)         4.663     5.119    top_handler/out_steps[26]
    SLICE_X37Y10         LUT3 (Prop_lut3_I2_O)        0.150     5.269 r  top_handler/r_i_578/O
                         net (fo=3, routed)           0.796     6.065    top_handler/r_i_578_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     6.793 r  top_handler/r_i_374/CO[3]
                         net (fo=1, routed)           0.000     6.793    top_handler/r_i_374_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.907 r  top_handler/r_i_368/CO[3]
                         net (fo=1, routed)           0.000     6.907    top_handler/r_i_368_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.021 f  top_handler/r_i_371/CO[3]
                         net (fo=36, routed)          2.181     9.202    top_handler/r_i_371_n_0
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.153     9.355 r  top_handler/r_i_392/O
                         net (fo=19, routed)          1.459    10.815    top_handler/r_i_392_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.331    11.146 r  top_handler/r_i_421/O
                         net (fo=1, routed)           0.000    11.146    top_handler/r_i_421_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.679 r  top_handler/r_i_218/CO[3]
                         net (fo=1, routed)           0.000    11.679    top_handler/r_i_218_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.898 r  top_handler/r_i_205/O[0]
                         net (fo=2, routed)           1.161    13.059    top_handler/r_i_205_n_7
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.323    13.382 r  top_handler/r_i_91/O
                         net (fo=2, routed)           1.048    14.430    top_handler/r_i_91_n_0
    SLICE_X39Y21         LUT4 (Prop_lut4_I3_O)        0.326    14.756 r  top_handler/r_i_95/O
                         net (fo=1, routed)           0.000    14.756    top_handler/r_i_95_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.396 r  top_handler/r_i_36/O[3]
                         net (fo=11, routed)          1.744    17.141    top_handler/r_i_36_n_4
    SLICE_X40Y17         LUT2 (Prop_lut2_I0_O)        0.306    17.447 r  top_handler/r_i_84/O
                         net (fo=1, routed)           0.000    17.447    top_handler/r_i_84_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.845 r  top_handler/r_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.845    top_handler/r_i_34_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.179 r  top_handler/r_i_14/O[1]
                         net (fo=46, routed)          2.380    20.559    top_handler/find_steps/r_i_644__0_0[1]
    SLICE_X43Y9          LUT4 (Prop_lut4_I2_O)        0.303    20.862 r  top_handler/find_steps/r_i_32__1/O
                         net (fo=1, routed)           0.000    20.862    top_handler/find_steps_n_121
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    21.353 r  top_handler/r_i_13/CO[1]
                         net (fo=45, routed)          2.436    23.789    top_handler/r_i_13_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.355    24.144 r  top_handler/r_i_472/O
                         net (fo=88, routed)          2.208    26.352    top_handler/find_steps/r_i_436__1_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I3_O)        0.328    26.680 r  top_handler/find_steps/r_i_457/O
                         net (fo=4, routed)           0.827    27.506    top_handler/find_steps/r_i_457_n_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.124    27.630 r  top_handler/find_steps/r_i_869/O
                         net (fo=1, routed)           0.000    27.630    top_handler/find_steps/r_i_869_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.028 r  top_handler/find_steps/r_i_779/CO[3]
                         net (fo=1, routed)           0.000    28.028    top_handler/find_steps/r_i_779_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.142 r  top_handler/find_steps/r_i_642/CO[3]
                         net (fo=1, routed)           0.000    28.142    top_handler/find_steps/r_i_642_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.256 r  top_handler/find_steps/r_i_433/CO[3]
                         net (fo=1, routed)           0.000    28.256    top_handler/find_steps/r_i_433_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.370 r  top_handler/find_steps/r_i_235__1/CO[3]
                         net (fo=1, routed)           0.000    28.370    top_handler/find_steps/r_i_235__1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.592 r  top_handler/find_steps/r_i_482__0/O[0]
                         net (fo=3, routed)           0.757    29.349    top_handler/find_steps/r_i_482__0_n_7
    SLICE_X38Y18         LUT6 (Prop_lut6_I0_O)        0.299    29.648 r  top_handler/find_steps/r_i_256/O
                         net (fo=1, routed)           0.341    29.990    top_handler/find_steps/r_i_256_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.586 r  top_handler/find_steps/r_i_112__1/O[3]
                         net (fo=4, routed)           1.467    32.053    top_handler/find_steps/r_i_112__1_n_4
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.306    32.359 r  top_handler/find_steps/r_i_117/O
                         net (fo=1, routed)           0.794    33.153    top_handler/find_steps/r_i_117_n_0
    SLICE_X46Y16         LUT5 (Prop_lut5_I4_O)        0.124    33.277 r  top_handler/find_steps/r_i_43/O
                         net (fo=2, routed)           0.862    34.139    top_handler/find_steps/r_i_43_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I0_O)        0.124    34.263 r  top_handler/find_steps/r_i_47/O
                         net (fo=1, routed)           0.000    34.263    top_handler/find_steps/r_i_47_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.661 r  top_handler/find_steps/r_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.661    top_handler/find_steps/r_i_17_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.995 r  top_handler/find_steps/r_i_38__0/O[1]
                         net (fo=2, routed)           1.041    36.036    top_handler/find_steps/r_i_38__0_n_6
    SLICE_X46Y10         LUT2 (Prop_lut2_I0_O)        0.303    36.339 r  top_handler/find_steps/r_i_40__0/O
                         net (fo=1, routed)           0.000    36.339    top_handler/find_steps/r_i_40__0_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    36.569 r  top_handler/find_steps/r_i_16__0/O[1]
                         net (fo=1, routed)           0.640    37.209    top_handler/find_steps/r_i_16__0_n_6
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.306    37.515 r  top_handler/find_steps/r_i_7__0/O
                         net (fo=1, routed)           0.000    37.515    top_handler/find_steps/r_i_7__0_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.916 r  top_handler/find_steps/r_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    37.916    top_handler/find_steps/r_i_1__1_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.138 r  top_handler/find_steps/r_i_2__0/O[0]
                         net (fo=4, routed)           0.978    39.116    top_handler/find_steps/steps_reg[31]_rep__0_6[0]
    SLICE_X47Y10         LUT5 (Prop_lut5_I1_O)        0.299    39.415 r  top_handler/find_steps/out1[6]_i_8/O
                         net (fo=6, routed)           1.670    41.085    top_handler/find_steps/D1_steps[3]
    SLICE_X59Y12         LUT6 (Prop_lut6_I0_O)        0.124    41.209 r  top_handler/find_steps/out1[5]_i_2/O
                         net (fo=1, routed)           0.649    41.858    top_handler/high_activity/out1_reg[5]
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124    41.982 r  top_handler/high_activity/out1[5]_i_1/O
                         net (fo=1, routed)           0.000    41.982    top_handler/high_activity_n_57
    SLICE_X60Y12         FDRE                                         r  top_handler/out1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/find_steps/steps_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_handler/out1_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.935ns  (logic 12.108ns (28.873%)  route 29.827ns (71.127%))
  Logic Levels:           40  (CARRY4=20 FDCE=1 LUT2=2 LUT3=5 LUT4=3 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDCE                         0.000     0.000 r  top_handler/find_steps/steps_reg[26]/C
    SLICE_X48Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  top_handler/find_steps/steps_reg[26]/Q
                         net (fo=114, routed)         4.663     5.119    top_handler/out_steps[26]
    SLICE_X37Y10         LUT3 (Prop_lut3_I2_O)        0.150     5.269 r  top_handler/r_i_578/O
                         net (fo=3, routed)           0.796     6.065    top_handler/r_i_578_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     6.793 r  top_handler/r_i_374/CO[3]
                         net (fo=1, routed)           0.000     6.793    top_handler/r_i_374_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.907 r  top_handler/r_i_368/CO[3]
                         net (fo=1, routed)           0.000     6.907    top_handler/r_i_368_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.021 f  top_handler/r_i_371/CO[3]
                         net (fo=36, routed)          2.181     9.202    top_handler/r_i_371_n_0
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.153     9.355 r  top_handler/r_i_392/O
                         net (fo=19, routed)          1.459    10.815    top_handler/r_i_392_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.331    11.146 r  top_handler/r_i_421/O
                         net (fo=1, routed)           0.000    11.146    top_handler/r_i_421_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.679 r  top_handler/r_i_218/CO[3]
                         net (fo=1, routed)           0.000    11.679    top_handler/r_i_218_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.898 r  top_handler/r_i_205/O[0]
                         net (fo=2, routed)           1.161    13.059    top_handler/r_i_205_n_7
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.323    13.382 r  top_handler/r_i_91/O
                         net (fo=2, routed)           1.048    14.430    top_handler/r_i_91_n_0
    SLICE_X39Y21         LUT4 (Prop_lut4_I3_O)        0.326    14.756 r  top_handler/r_i_95/O
                         net (fo=1, routed)           0.000    14.756    top_handler/r_i_95_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.396 r  top_handler/r_i_36/O[3]
                         net (fo=11, routed)          1.744    17.141    top_handler/r_i_36_n_4
    SLICE_X40Y17         LUT2 (Prop_lut2_I0_O)        0.306    17.447 r  top_handler/r_i_84/O
                         net (fo=1, routed)           0.000    17.447    top_handler/r_i_84_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.845 r  top_handler/r_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.845    top_handler/r_i_34_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.179 r  top_handler/r_i_14/O[1]
                         net (fo=46, routed)          2.380    20.559    top_handler/find_steps/r_i_644__0_0[1]
    SLICE_X43Y9          LUT4 (Prop_lut4_I2_O)        0.303    20.862 r  top_handler/find_steps/r_i_32__1/O
                         net (fo=1, routed)           0.000    20.862    top_handler/find_steps_n_121
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    21.353 r  top_handler/r_i_13/CO[1]
                         net (fo=45, routed)          2.436    23.789    top_handler/r_i_13_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.355    24.144 r  top_handler/r_i_472/O
                         net (fo=88, routed)          2.208    26.352    top_handler/find_steps/r_i_436__1_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I3_O)        0.328    26.680 r  top_handler/find_steps/r_i_457/O
                         net (fo=4, routed)           0.827    27.506    top_handler/find_steps/r_i_457_n_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.124    27.630 r  top_handler/find_steps/r_i_869/O
                         net (fo=1, routed)           0.000    27.630    top_handler/find_steps/r_i_869_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.028 r  top_handler/find_steps/r_i_779/CO[3]
                         net (fo=1, routed)           0.000    28.028    top_handler/find_steps/r_i_779_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.142 r  top_handler/find_steps/r_i_642/CO[3]
                         net (fo=1, routed)           0.000    28.142    top_handler/find_steps/r_i_642_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.256 r  top_handler/find_steps/r_i_433/CO[3]
                         net (fo=1, routed)           0.000    28.256    top_handler/find_steps/r_i_433_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.370 r  top_handler/find_steps/r_i_235__1/CO[3]
                         net (fo=1, routed)           0.000    28.370    top_handler/find_steps/r_i_235__1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.592 r  top_handler/find_steps/r_i_482__0/O[0]
                         net (fo=3, routed)           0.757    29.349    top_handler/find_steps/r_i_482__0_n_7
    SLICE_X38Y18         LUT6 (Prop_lut6_I0_O)        0.299    29.648 r  top_handler/find_steps/r_i_256/O
                         net (fo=1, routed)           0.341    29.990    top_handler/find_steps/r_i_256_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.586 r  top_handler/find_steps/r_i_112__1/O[3]
                         net (fo=4, routed)           1.467    32.053    top_handler/find_steps/r_i_112__1_n_4
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.306    32.359 r  top_handler/find_steps/r_i_117/O
                         net (fo=1, routed)           0.794    33.153    top_handler/find_steps/r_i_117_n_0
    SLICE_X46Y16         LUT5 (Prop_lut5_I4_O)        0.124    33.277 r  top_handler/find_steps/r_i_43/O
                         net (fo=2, routed)           0.862    34.139    top_handler/find_steps/r_i_43_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I0_O)        0.124    34.263 r  top_handler/find_steps/r_i_47/O
                         net (fo=1, routed)           0.000    34.263    top_handler/find_steps/r_i_47_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.661 r  top_handler/find_steps/r_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.661    top_handler/find_steps/r_i_17_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.995 r  top_handler/find_steps/r_i_38__0/O[1]
                         net (fo=2, routed)           1.041    36.036    top_handler/find_steps/r_i_38__0_n_6
    SLICE_X46Y10         LUT2 (Prop_lut2_I0_O)        0.303    36.339 r  top_handler/find_steps/r_i_40__0/O
                         net (fo=1, routed)           0.000    36.339    top_handler/find_steps/r_i_40__0_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    36.569 r  top_handler/find_steps/r_i_16__0/O[1]
                         net (fo=1, routed)           0.640    37.209    top_handler/find_steps/r_i_16__0_n_6
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.306    37.515 r  top_handler/find_steps/r_i_7__0/O
                         net (fo=1, routed)           0.000    37.515    top_handler/find_steps/r_i_7__0_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.916 r  top_handler/find_steps/r_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    37.916    top_handler/find_steps/r_i_1__1_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.138 r  top_handler/find_steps/r_i_2__0/O[0]
                         net (fo=4, routed)           0.978    39.116    top_handler/find_steps/steps_reg[31]_rep__0_6[0]
    SLICE_X47Y10         LUT5 (Prop_lut5_I1_O)        0.327    39.443 r  top_handler/find_steps/out1[6]_i_9/O
                         net (fo=6, routed)           1.475    40.918    top_handler/find_steps/D1_steps[2]
    SLICE_X59Y12         LUT6 (Prop_lut6_I1_O)        0.326    41.244 r  top_handler/find_steps/out1[6]_i_2/O
                         net (fo=1, routed)           0.567    41.811    top_handler/high_activity/out1_reg[6]
    SLICE_X61Y12         LUT6 (Prop_lut6_I0_O)        0.124    41.935 r  top_handler/high_activity/out1[6]_i_1/O
                         net (fo=1, routed)           0.000    41.935    top_handler/high_activity_n_56
    SLICE_X61Y12         FDRE                                         r  top_handler/out1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/find_steps/steps_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_handler/out1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.610ns  (logic 12.108ns (29.099%)  route 29.502ns (70.901%))
  Logic Levels:           40  (CARRY4=20 FDCE=1 LUT2=2 LUT3=5 LUT4=3 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDCE                         0.000     0.000 r  top_handler/find_steps/steps_reg[26]/C
    SLICE_X48Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  top_handler/find_steps/steps_reg[26]/Q
                         net (fo=114, routed)         4.663     5.119    top_handler/out_steps[26]
    SLICE_X37Y10         LUT3 (Prop_lut3_I2_O)        0.150     5.269 r  top_handler/r_i_578/O
                         net (fo=3, routed)           0.796     6.065    top_handler/r_i_578_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     6.793 r  top_handler/r_i_374/CO[3]
                         net (fo=1, routed)           0.000     6.793    top_handler/r_i_374_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.907 r  top_handler/r_i_368/CO[3]
                         net (fo=1, routed)           0.000     6.907    top_handler/r_i_368_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.021 f  top_handler/r_i_371/CO[3]
                         net (fo=36, routed)          2.181     9.202    top_handler/r_i_371_n_0
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.153     9.355 r  top_handler/r_i_392/O
                         net (fo=19, routed)          1.459    10.815    top_handler/r_i_392_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.331    11.146 r  top_handler/r_i_421/O
                         net (fo=1, routed)           0.000    11.146    top_handler/r_i_421_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.679 r  top_handler/r_i_218/CO[3]
                         net (fo=1, routed)           0.000    11.679    top_handler/r_i_218_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.898 r  top_handler/r_i_205/O[0]
                         net (fo=2, routed)           1.161    13.059    top_handler/r_i_205_n_7
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.323    13.382 r  top_handler/r_i_91/O
                         net (fo=2, routed)           1.048    14.430    top_handler/r_i_91_n_0
    SLICE_X39Y21         LUT4 (Prop_lut4_I3_O)        0.326    14.756 r  top_handler/r_i_95/O
                         net (fo=1, routed)           0.000    14.756    top_handler/r_i_95_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.396 r  top_handler/r_i_36/O[3]
                         net (fo=11, routed)          1.744    17.141    top_handler/r_i_36_n_4
    SLICE_X40Y17         LUT2 (Prop_lut2_I0_O)        0.306    17.447 r  top_handler/r_i_84/O
                         net (fo=1, routed)           0.000    17.447    top_handler/r_i_84_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.845 r  top_handler/r_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.845    top_handler/r_i_34_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.179 r  top_handler/r_i_14/O[1]
                         net (fo=46, routed)          2.380    20.559    top_handler/find_steps/r_i_644__0_0[1]
    SLICE_X43Y9          LUT4 (Prop_lut4_I2_O)        0.303    20.862 r  top_handler/find_steps/r_i_32__1/O
                         net (fo=1, routed)           0.000    20.862    top_handler/find_steps_n_121
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    21.353 r  top_handler/r_i_13/CO[1]
                         net (fo=45, routed)          2.436    23.789    top_handler/r_i_13_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.355    24.144 r  top_handler/r_i_472/O
                         net (fo=88, routed)          2.208    26.352    top_handler/find_steps/r_i_436__1_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I3_O)        0.328    26.680 r  top_handler/find_steps/r_i_457/O
                         net (fo=4, routed)           0.827    27.506    top_handler/find_steps/r_i_457_n_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.124    27.630 r  top_handler/find_steps/r_i_869/O
                         net (fo=1, routed)           0.000    27.630    top_handler/find_steps/r_i_869_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.028 r  top_handler/find_steps/r_i_779/CO[3]
                         net (fo=1, routed)           0.000    28.028    top_handler/find_steps/r_i_779_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.142 r  top_handler/find_steps/r_i_642/CO[3]
                         net (fo=1, routed)           0.000    28.142    top_handler/find_steps/r_i_642_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.256 r  top_handler/find_steps/r_i_433/CO[3]
                         net (fo=1, routed)           0.000    28.256    top_handler/find_steps/r_i_433_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.370 r  top_handler/find_steps/r_i_235__1/CO[3]
                         net (fo=1, routed)           0.000    28.370    top_handler/find_steps/r_i_235__1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.592 r  top_handler/find_steps/r_i_482__0/O[0]
                         net (fo=3, routed)           0.757    29.349    top_handler/find_steps/r_i_482__0_n_7
    SLICE_X38Y18         LUT6 (Prop_lut6_I0_O)        0.299    29.648 r  top_handler/find_steps/r_i_256/O
                         net (fo=1, routed)           0.341    29.990    top_handler/find_steps/r_i_256_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.586 r  top_handler/find_steps/r_i_112__1/O[3]
                         net (fo=4, routed)           1.467    32.053    top_handler/find_steps/r_i_112__1_n_4
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.306    32.359 r  top_handler/find_steps/r_i_117/O
                         net (fo=1, routed)           0.794    33.153    top_handler/find_steps/r_i_117_n_0
    SLICE_X46Y16         LUT5 (Prop_lut5_I4_O)        0.124    33.277 r  top_handler/find_steps/r_i_43/O
                         net (fo=2, routed)           0.862    34.139    top_handler/find_steps/r_i_43_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I0_O)        0.124    34.263 r  top_handler/find_steps/r_i_47/O
                         net (fo=1, routed)           0.000    34.263    top_handler/find_steps/r_i_47_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.661 r  top_handler/find_steps/r_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.661    top_handler/find_steps/r_i_17_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.995 r  top_handler/find_steps/r_i_38__0/O[1]
                         net (fo=2, routed)           1.041    36.036    top_handler/find_steps/r_i_38__0_n_6
    SLICE_X46Y10         LUT2 (Prop_lut2_I0_O)        0.303    36.339 r  top_handler/find_steps/r_i_40__0/O
                         net (fo=1, routed)           0.000    36.339    top_handler/find_steps/r_i_40__0_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    36.569 r  top_handler/find_steps/r_i_16__0/O[1]
                         net (fo=1, routed)           0.640    37.209    top_handler/find_steps/r_i_16__0_n_6
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.306    37.515 r  top_handler/find_steps/r_i_7__0/O
                         net (fo=1, routed)           0.000    37.515    top_handler/find_steps/r_i_7__0_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.916 r  top_handler/find_steps/r_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    37.916    top_handler/find_steps/r_i_1__1_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.138 r  top_handler/find_steps/r_i_2__0/O[0]
                         net (fo=4, routed)           0.978    39.116    top_handler/find_steps/steps_reg[31]_rep__0_6[0]
    SLICE_X47Y10         LUT5 (Prop_lut5_I1_O)        0.327    39.443 r  top_handler/find_steps/out1[6]_i_9/O
                         net (fo=6, routed)           1.248    40.691    top_handler/find_steps/D1_steps[2]
    SLICE_X59Y13         LUT6 (Prop_lut6_I1_O)        0.326    41.017 r  top_handler/find_steps/out1[1]_i_2/O
                         net (fo=1, routed)           0.469    41.486    top_handler/high_activity/out1_reg[1]
    SLICE_X59Y13         LUT6 (Prop_lut6_I0_O)        0.124    41.610 r  top_handler/high_activity/out1[1]_i_1/O
                         net (fo=1, routed)           0.000    41.610    top_handler/high_activity_n_61
    SLICE_X59Y13         FDRE                                         r  top_handler/out1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/find_steps/steps_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_handler/out1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.559ns  (logic 11.878ns (28.581%)  route 29.681ns (71.419%))
  Logic Levels:           40  (CARRY4=20 FDCE=1 LUT2=2 LUT3=5 LUT4=3 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDCE                         0.000     0.000 r  top_handler/find_steps/steps_reg[26]/C
    SLICE_X48Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  top_handler/find_steps/steps_reg[26]/Q
                         net (fo=114, routed)         4.663     5.119    top_handler/out_steps[26]
    SLICE_X37Y10         LUT3 (Prop_lut3_I2_O)        0.150     5.269 r  top_handler/r_i_578/O
                         net (fo=3, routed)           0.796     6.065    top_handler/r_i_578_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     6.793 r  top_handler/r_i_374/CO[3]
                         net (fo=1, routed)           0.000     6.793    top_handler/r_i_374_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.907 r  top_handler/r_i_368/CO[3]
                         net (fo=1, routed)           0.000     6.907    top_handler/r_i_368_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.021 f  top_handler/r_i_371/CO[3]
                         net (fo=36, routed)          2.181     9.202    top_handler/r_i_371_n_0
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.153     9.355 r  top_handler/r_i_392/O
                         net (fo=19, routed)          1.459    10.815    top_handler/r_i_392_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.331    11.146 r  top_handler/r_i_421/O
                         net (fo=1, routed)           0.000    11.146    top_handler/r_i_421_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.679 r  top_handler/r_i_218/CO[3]
                         net (fo=1, routed)           0.000    11.679    top_handler/r_i_218_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.898 r  top_handler/r_i_205/O[0]
                         net (fo=2, routed)           1.161    13.059    top_handler/r_i_205_n_7
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.323    13.382 r  top_handler/r_i_91/O
                         net (fo=2, routed)           1.048    14.430    top_handler/r_i_91_n_0
    SLICE_X39Y21         LUT4 (Prop_lut4_I3_O)        0.326    14.756 r  top_handler/r_i_95/O
                         net (fo=1, routed)           0.000    14.756    top_handler/r_i_95_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.396 r  top_handler/r_i_36/O[3]
                         net (fo=11, routed)          1.744    17.141    top_handler/r_i_36_n_4
    SLICE_X40Y17         LUT2 (Prop_lut2_I0_O)        0.306    17.447 r  top_handler/r_i_84/O
                         net (fo=1, routed)           0.000    17.447    top_handler/r_i_84_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.845 r  top_handler/r_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.845    top_handler/r_i_34_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.179 r  top_handler/r_i_14/O[1]
                         net (fo=46, routed)          2.380    20.559    top_handler/find_steps/r_i_644__0_0[1]
    SLICE_X43Y9          LUT4 (Prop_lut4_I2_O)        0.303    20.862 r  top_handler/find_steps/r_i_32__1/O
                         net (fo=1, routed)           0.000    20.862    top_handler/find_steps_n_121
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    21.353 r  top_handler/r_i_13/CO[1]
                         net (fo=45, routed)          2.436    23.789    top_handler/r_i_13_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.355    24.144 r  top_handler/r_i_472/O
                         net (fo=88, routed)          2.208    26.352    top_handler/find_steps/r_i_436__1_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I3_O)        0.328    26.680 r  top_handler/find_steps/r_i_457/O
                         net (fo=4, routed)           0.827    27.506    top_handler/find_steps/r_i_457_n_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.124    27.630 r  top_handler/find_steps/r_i_869/O
                         net (fo=1, routed)           0.000    27.630    top_handler/find_steps/r_i_869_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.028 r  top_handler/find_steps/r_i_779/CO[3]
                         net (fo=1, routed)           0.000    28.028    top_handler/find_steps/r_i_779_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.142 r  top_handler/find_steps/r_i_642/CO[3]
                         net (fo=1, routed)           0.000    28.142    top_handler/find_steps/r_i_642_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.256 r  top_handler/find_steps/r_i_433/CO[3]
                         net (fo=1, routed)           0.000    28.256    top_handler/find_steps/r_i_433_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.370 r  top_handler/find_steps/r_i_235__1/CO[3]
                         net (fo=1, routed)           0.000    28.370    top_handler/find_steps/r_i_235__1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.592 r  top_handler/find_steps/r_i_482__0/O[0]
                         net (fo=3, routed)           0.757    29.349    top_handler/find_steps/r_i_482__0_n_7
    SLICE_X38Y18         LUT6 (Prop_lut6_I0_O)        0.299    29.648 r  top_handler/find_steps/r_i_256/O
                         net (fo=1, routed)           0.341    29.990    top_handler/find_steps/r_i_256_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.586 r  top_handler/find_steps/r_i_112__1/O[3]
                         net (fo=4, routed)           1.467    32.053    top_handler/find_steps/r_i_112__1_n_4
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.306    32.359 r  top_handler/find_steps/r_i_117/O
                         net (fo=1, routed)           0.794    33.153    top_handler/find_steps/r_i_117_n_0
    SLICE_X46Y16         LUT5 (Prop_lut5_I4_O)        0.124    33.277 r  top_handler/find_steps/r_i_43/O
                         net (fo=2, routed)           0.862    34.139    top_handler/find_steps/r_i_43_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I0_O)        0.124    34.263 r  top_handler/find_steps/r_i_47/O
                         net (fo=1, routed)           0.000    34.263    top_handler/find_steps/r_i_47_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.661 r  top_handler/find_steps/r_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.661    top_handler/find_steps/r_i_17_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.995 r  top_handler/find_steps/r_i_38__0/O[1]
                         net (fo=2, routed)           1.041    36.036    top_handler/find_steps/r_i_38__0_n_6
    SLICE_X46Y10         LUT2 (Prop_lut2_I0_O)        0.303    36.339 r  top_handler/find_steps/r_i_40__0/O
                         net (fo=1, routed)           0.000    36.339    top_handler/find_steps/r_i_40__0_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    36.569 r  top_handler/find_steps/r_i_16__0/O[1]
                         net (fo=1, routed)           0.640    37.209    top_handler/find_steps/r_i_16__0_n_6
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.306    37.515 r  top_handler/find_steps/r_i_7__0/O
                         net (fo=1, routed)           0.000    37.515    top_handler/find_steps/r_i_7__0_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.916 r  top_handler/find_steps/r_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    37.916    top_handler/find_steps/r_i_1__1_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.138 f  top_handler/find_steps/r_i_2__0/O[0]
                         net (fo=4, routed)           0.978    39.116    top_handler/find_steps/steps_reg[31]_rep__0_6[0]
    SLICE_X47Y10         LUT5 (Prop_lut5_I1_O)        0.299    39.415 f  top_handler/find_steps/out1[6]_i_8/O
                         net (fo=6, routed)           1.452    40.867    top_handler/find_steps/D1_steps[3]
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124    40.991 r  top_handler/find_steps/out1[3]_i_2/O
                         net (fo=1, routed)           0.444    41.435    top_handler/high_activity/out1_reg[3]
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124    41.559 r  top_handler/high_activity/out1[3]_i_1/O
                         net (fo=1, routed)           0.000    41.559    top_handler/high_activity_n_59
    SLICE_X58Y12         FDRE                                         r  top_handler/out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/find_steps/steps_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_handler/out1_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.444ns  (logic 12.108ns (29.215%)  route 29.336ns (70.785%))
  Logic Levels:           40  (CARRY4=20 FDCE=1 LUT2=2 LUT3=5 LUT4=3 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDCE                         0.000     0.000 r  top_handler/find_steps/steps_reg[26]/C
    SLICE_X48Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  top_handler/find_steps/steps_reg[26]/Q
                         net (fo=114, routed)         4.663     5.119    top_handler/out_steps[26]
    SLICE_X37Y10         LUT3 (Prop_lut3_I2_O)        0.150     5.269 r  top_handler/r_i_578/O
                         net (fo=3, routed)           0.796     6.065    top_handler/r_i_578_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     6.793 r  top_handler/r_i_374/CO[3]
                         net (fo=1, routed)           0.000     6.793    top_handler/r_i_374_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.907 r  top_handler/r_i_368/CO[3]
                         net (fo=1, routed)           0.000     6.907    top_handler/r_i_368_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.021 f  top_handler/r_i_371/CO[3]
                         net (fo=36, routed)          2.181     9.202    top_handler/r_i_371_n_0
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.153     9.355 r  top_handler/r_i_392/O
                         net (fo=19, routed)          1.459    10.815    top_handler/r_i_392_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.331    11.146 r  top_handler/r_i_421/O
                         net (fo=1, routed)           0.000    11.146    top_handler/r_i_421_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.679 r  top_handler/r_i_218/CO[3]
                         net (fo=1, routed)           0.000    11.679    top_handler/r_i_218_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.898 r  top_handler/r_i_205/O[0]
                         net (fo=2, routed)           1.161    13.059    top_handler/r_i_205_n_7
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.323    13.382 r  top_handler/r_i_91/O
                         net (fo=2, routed)           1.048    14.430    top_handler/r_i_91_n_0
    SLICE_X39Y21         LUT4 (Prop_lut4_I3_O)        0.326    14.756 r  top_handler/r_i_95/O
                         net (fo=1, routed)           0.000    14.756    top_handler/r_i_95_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.396 r  top_handler/r_i_36/O[3]
                         net (fo=11, routed)          1.744    17.141    top_handler/r_i_36_n_4
    SLICE_X40Y17         LUT2 (Prop_lut2_I0_O)        0.306    17.447 r  top_handler/r_i_84/O
                         net (fo=1, routed)           0.000    17.447    top_handler/r_i_84_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.845 r  top_handler/r_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.845    top_handler/r_i_34_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.179 r  top_handler/r_i_14/O[1]
                         net (fo=46, routed)          2.380    20.559    top_handler/find_steps/r_i_644__0_0[1]
    SLICE_X43Y9          LUT4 (Prop_lut4_I2_O)        0.303    20.862 r  top_handler/find_steps/r_i_32__1/O
                         net (fo=1, routed)           0.000    20.862    top_handler/find_steps_n_121
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    21.353 r  top_handler/r_i_13/CO[1]
                         net (fo=45, routed)          2.436    23.789    top_handler/r_i_13_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.355    24.144 r  top_handler/r_i_472/O
                         net (fo=88, routed)          2.208    26.352    top_handler/find_steps/r_i_436__1_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I3_O)        0.328    26.680 r  top_handler/find_steps/r_i_457/O
                         net (fo=4, routed)           0.827    27.506    top_handler/find_steps/r_i_457_n_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.124    27.630 r  top_handler/find_steps/r_i_869/O
                         net (fo=1, routed)           0.000    27.630    top_handler/find_steps/r_i_869_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.028 r  top_handler/find_steps/r_i_779/CO[3]
                         net (fo=1, routed)           0.000    28.028    top_handler/find_steps/r_i_779_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.142 r  top_handler/find_steps/r_i_642/CO[3]
                         net (fo=1, routed)           0.000    28.142    top_handler/find_steps/r_i_642_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.256 r  top_handler/find_steps/r_i_433/CO[3]
                         net (fo=1, routed)           0.000    28.256    top_handler/find_steps/r_i_433_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.370 r  top_handler/find_steps/r_i_235__1/CO[3]
                         net (fo=1, routed)           0.000    28.370    top_handler/find_steps/r_i_235__1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.592 r  top_handler/find_steps/r_i_482__0/O[0]
                         net (fo=3, routed)           0.757    29.349    top_handler/find_steps/r_i_482__0_n_7
    SLICE_X38Y18         LUT6 (Prop_lut6_I0_O)        0.299    29.648 r  top_handler/find_steps/r_i_256/O
                         net (fo=1, routed)           0.341    29.990    top_handler/find_steps/r_i_256_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.586 r  top_handler/find_steps/r_i_112__1/O[3]
                         net (fo=4, routed)           1.467    32.053    top_handler/find_steps/r_i_112__1_n_4
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.306    32.359 r  top_handler/find_steps/r_i_117/O
                         net (fo=1, routed)           0.794    33.153    top_handler/find_steps/r_i_117_n_0
    SLICE_X46Y16         LUT5 (Prop_lut5_I4_O)        0.124    33.277 r  top_handler/find_steps/r_i_43/O
                         net (fo=2, routed)           0.862    34.139    top_handler/find_steps/r_i_43_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I0_O)        0.124    34.263 r  top_handler/find_steps/r_i_47/O
                         net (fo=1, routed)           0.000    34.263    top_handler/find_steps/r_i_47_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.661 r  top_handler/find_steps/r_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.661    top_handler/find_steps/r_i_17_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.995 r  top_handler/find_steps/r_i_38__0/O[1]
                         net (fo=2, routed)           1.041    36.036    top_handler/find_steps/r_i_38__0_n_6
    SLICE_X46Y10         LUT2 (Prop_lut2_I0_O)        0.303    36.339 r  top_handler/find_steps/r_i_40__0/O
                         net (fo=1, routed)           0.000    36.339    top_handler/find_steps/r_i_40__0_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    36.569 r  top_handler/find_steps/r_i_16__0/O[1]
                         net (fo=1, routed)           0.640    37.209    top_handler/find_steps/r_i_16__0_n_6
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.306    37.515 r  top_handler/find_steps/r_i_7__0/O
                         net (fo=1, routed)           0.000    37.515    top_handler/find_steps/r_i_7__0_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.916 r  top_handler/find_steps/r_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    37.916    top_handler/find_steps/r_i_1__1_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.138 r  top_handler/find_steps/r_i_2__0/O[0]
                         net (fo=4, routed)           0.978    39.116    top_handler/find_steps/steps_reg[31]_rep__0_6[0]
    SLICE_X47Y10         LUT5 (Prop_lut5_I1_O)        0.327    39.443 r  top_handler/find_steps/out1[6]_i_9/O
                         net (fo=6, routed)           1.253    40.696    top_handler/find_steps/D1_steps[2]
    SLICE_X59Y13         LUT6 (Prop_lut6_I3_O)        0.326    41.022 r  top_handler/find_steps/out1[4]_i_2/O
                         net (fo=1, routed)           0.298    41.320    top_handler/high_activity/out1_reg[4]
    SLICE_X60Y13         LUT6 (Prop_lut6_I0_O)        0.124    41.444 r  top_handler/high_activity/out1[4]_i_1/O
                         net (fo=1, routed)           0.000    41.444    top_handler/high_activity_n_58
    SLICE_X60Y13         FDRE                                         r  top_handler/out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/find_steps/steps_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_handler/out1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.879ns  (logic 11.754ns (28.753%)  route 29.125ns (71.247%))
  Logic Levels:           39  (CARRY4=20 FDCE=1 LUT2=2 LUT3=5 LUT4=4 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDCE                         0.000     0.000 r  top_handler/find_steps/steps_reg[26]/C
    SLICE_X48Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  top_handler/find_steps/steps_reg[26]/Q
                         net (fo=114, routed)         4.663     5.119    top_handler/out_steps[26]
    SLICE_X37Y10         LUT3 (Prop_lut3_I2_O)        0.150     5.269 r  top_handler/r_i_578/O
                         net (fo=3, routed)           0.796     6.065    top_handler/r_i_578_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     6.793 r  top_handler/r_i_374/CO[3]
                         net (fo=1, routed)           0.000     6.793    top_handler/r_i_374_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.907 r  top_handler/r_i_368/CO[3]
                         net (fo=1, routed)           0.000     6.907    top_handler/r_i_368_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.021 f  top_handler/r_i_371/CO[3]
                         net (fo=36, routed)          2.181     9.202    top_handler/r_i_371_n_0
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.153     9.355 r  top_handler/r_i_392/O
                         net (fo=19, routed)          1.459    10.815    top_handler/r_i_392_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.331    11.146 r  top_handler/r_i_421/O
                         net (fo=1, routed)           0.000    11.146    top_handler/r_i_421_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.679 r  top_handler/r_i_218/CO[3]
                         net (fo=1, routed)           0.000    11.679    top_handler/r_i_218_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.898 r  top_handler/r_i_205/O[0]
                         net (fo=2, routed)           1.161    13.059    top_handler/r_i_205_n_7
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.323    13.382 r  top_handler/r_i_91/O
                         net (fo=2, routed)           1.048    14.430    top_handler/r_i_91_n_0
    SLICE_X39Y21         LUT4 (Prop_lut4_I3_O)        0.326    14.756 r  top_handler/r_i_95/O
                         net (fo=1, routed)           0.000    14.756    top_handler/r_i_95_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.396 r  top_handler/r_i_36/O[3]
                         net (fo=11, routed)          1.744    17.141    top_handler/r_i_36_n_4
    SLICE_X40Y17         LUT2 (Prop_lut2_I0_O)        0.306    17.447 r  top_handler/r_i_84/O
                         net (fo=1, routed)           0.000    17.447    top_handler/r_i_84_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.845 r  top_handler/r_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.845    top_handler/r_i_34_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.179 r  top_handler/r_i_14/O[1]
                         net (fo=46, routed)          2.380    20.559    top_handler/find_steps/r_i_644__0_0[1]
    SLICE_X43Y9          LUT4 (Prop_lut4_I2_O)        0.303    20.862 r  top_handler/find_steps/r_i_32__1/O
                         net (fo=1, routed)           0.000    20.862    top_handler/find_steps_n_121
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    21.353 r  top_handler/r_i_13/CO[1]
                         net (fo=45, routed)          2.436    23.789    top_handler/r_i_13_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.355    24.144 r  top_handler/r_i_472/O
                         net (fo=88, routed)          2.208    26.352    top_handler/find_steps/r_i_436__1_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I3_O)        0.328    26.680 r  top_handler/find_steps/r_i_457/O
                         net (fo=4, routed)           0.827    27.506    top_handler/find_steps/r_i_457_n_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.124    27.630 r  top_handler/find_steps/r_i_869/O
                         net (fo=1, routed)           0.000    27.630    top_handler/find_steps/r_i_869_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.028 r  top_handler/find_steps/r_i_779/CO[3]
                         net (fo=1, routed)           0.000    28.028    top_handler/find_steps/r_i_779_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.142 r  top_handler/find_steps/r_i_642/CO[3]
                         net (fo=1, routed)           0.000    28.142    top_handler/find_steps/r_i_642_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.256 r  top_handler/find_steps/r_i_433/CO[3]
                         net (fo=1, routed)           0.000    28.256    top_handler/find_steps/r_i_433_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.370 r  top_handler/find_steps/r_i_235__1/CO[3]
                         net (fo=1, routed)           0.000    28.370    top_handler/find_steps/r_i_235__1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.592 r  top_handler/find_steps/r_i_482__0/O[0]
                         net (fo=3, routed)           0.757    29.349    top_handler/find_steps/r_i_482__0_n_7
    SLICE_X38Y18         LUT6 (Prop_lut6_I0_O)        0.299    29.648 r  top_handler/find_steps/r_i_256/O
                         net (fo=1, routed)           0.341    29.990    top_handler/find_steps/r_i_256_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.586 r  top_handler/find_steps/r_i_112__1/O[3]
                         net (fo=4, routed)           1.467    32.053    top_handler/find_steps/r_i_112__1_n_4
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.306    32.359 r  top_handler/find_steps/r_i_117/O
                         net (fo=1, routed)           0.794    33.153    top_handler/find_steps/r_i_117_n_0
    SLICE_X46Y16         LUT5 (Prop_lut5_I4_O)        0.124    33.277 r  top_handler/find_steps/r_i_43/O
                         net (fo=2, routed)           0.862    34.139    top_handler/find_steps/r_i_43_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I0_O)        0.124    34.263 r  top_handler/find_steps/r_i_47/O
                         net (fo=1, routed)           0.000    34.263    top_handler/find_steps/r_i_47_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.661 r  top_handler/find_steps/r_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.661    top_handler/find_steps/r_i_17_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.995 r  top_handler/find_steps/r_i_38__0/O[1]
                         net (fo=2, routed)           1.041    36.036    top_handler/find_steps/r_i_38__0_n_6
    SLICE_X46Y10         LUT2 (Prop_lut2_I0_O)        0.303    36.339 r  top_handler/find_steps/r_i_40__0/O
                         net (fo=1, routed)           0.000    36.339    top_handler/find_steps/r_i_40__0_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    36.569 r  top_handler/find_steps/r_i_16__0/O[1]
                         net (fo=1, routed)           0.640    37.209    top_handler/find_steps/r_i_16__0_n_6
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.306    37.515 r  top_handler/find_steps/r_i_7__0/O
                         net (fo=1, routed)           0.000    37.515    top_handler/find_steps/r_i_7__0_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.916 r  top_handler/find_steps/r_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    37.916    top_handler/find_steps/r_i_1__1_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.138 r  top_handler/find_steps/r_i_2__0/O[0]
                         net (fo=4, routed)           0.980    39.118    top_handler/steps_d1_seg/out1_reg[0]_0[0]
    SLICE_X47Y10         LUT6 (Prop_lut6_I1_O)        0.299    39.417 r  top_handler/steps_d1_seg/r/O
                         net (fo=1, routed)           1.338    40.755    top_handler/find_steps/D1_steps_seg[0]
    SLICE_X61Y10         LUT4 (Prop_lut4_I2_O)        0.124    40.879 r  top_handler/find_steps/out1[0]_i_1/O
                         net (fo=1, routed)           0.000    40.879    top_handler/find_steps_n_296
    SLICE_X61Y10         FDRE                                         r  top_handler/out1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/find_steps/steps_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_handler/out2_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.632ns  (logic 11.164ns (31.331%)  route 24.468ns (68.669%))
  Logic Levels:           37  (CARRY4=20 FDCE=1 LUT2=1 LUT3=4 LUT4=1 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDCE                         0.000     0.000 r  top_handler/find_steps/steps_reg[7]/C
    SLICE_X48Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  top_handler/find_steps/steps_reg[7]/Q
                         net (fo=135, routed)         4.082     4.538    top_handler/find_steps/out[7]
    SLICE_X38Y1          LUT3 (Prop_lut3_I0_O)        0.150     4.688 r  top_handler/find_steps/r_i_554/O
                         net (fo=1, routed)           0.539     5.227    top_handler/find_steps/r_i_554_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     5.957 r  top_handler/find_steps/r_i_390/CO[3]
                         net (fo=1, routed)           0.000     5.957    top_handler/find_steps/r_i_390_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.179 r  top_handler/find_steps/r_i_162__0/O[0]
                         net (fo=4, routed)           1.010     7.189    top_handler/find_steps/r_i_162__0_n_7
    SLICE_X31Y2          LUT3 (Prop_lut3_I2_O)        0.299     7.488 r  top_handler/find_steps/r_i_392__1/O
                         net (fo=1, routed)           0.665     8.154    top_handler/find_steps/r_i_392__1_n_0
    SLICE_X31Y2          LUT5 (Prop_lut5_I4_O)        0.124     8.278 r  top_handler/find_steps/r_i_152__1/O
                         net (fo=2, routed)           1.321     9.599    top_handler/find_steps/r_i_152__1_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.723 r  top_handler/find_steps/r_i_156/O
                         net (fo=1, routed)           0.000     9.723    top_handler/find_steps/r_i_156_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.255 r  top_handler/find_steps/r_i_59__0/CO[3]
                         net (fo=1, routed)           0.000    10.255    top_handler/find_steps/r_i_59__0_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.369 r  top_handler/find_steps/r_i_20__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.369    top_handler/find_steps/r_i_20__0__0_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.483 r  top_handler/find_steps/r_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    10.483    top_handler/find_steps/r_i_12__1_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.597 r  top_handler/find_steps/r_i_19__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.597    top_handler/find_steps/r_i_19__0__0_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.711 r  top_handler/find_steps/r_i_496__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.711    top_handler/find_steps/r_i_496__0__0_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.950 r  top_handler/find_steps/r_i_434__1/O[2]
                         net (fo=15, routed)          1.817    12.767    top_handler/find_steps/r_i_434__1_n_5
    SLICE_X36Y14         LUT3 (Prop_lut3_I2_O)        0.330    13.097 r  top_handler/find_steps/r_i_236/O
                         net (fo=1, routed)           0.476    13.572    top_handler/find_steps/r_i_236_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    14.300 r  top_handler/find_steps/r_i_85__0__0/CO[3]
                         net (fo=1, routed)           0.000    14.300    top_handler/find_steps/r_i_85__0__0_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.417 r  top_handler/find_steps/r_i_29__0__0/CO[3]
                         net (fo=1, routed)           0.000    14.417    top_handler/find_steps/r_i_29__0__0_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.740 r  top_handler/find_steps/r_i_13__0__0/O[1]
                         net (fo=3, routed)           1.010    15.751    top_handler/find_steps/r_i_13__0__0_n_6
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.306    16.057 r  top_handler/find_steps/r_i_101__0/O
                         net (fo=1, routed)           0.000    16.057    top_handler/find_steps/r_i_101__0_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.458 r  top_handler/find_steps/r_i_35__0/CO[3]
                         net (fo=1, routed)           0.000    16.458    top_handler/find_steps/r_i_35__0_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.729 r  top_handler/find_steps/r_i_14__1/CO[0]
                         net (fo=39, routed)          1.881    18.610    top_handler/find_steps/r_i_14__1_n_3
    SLICE_X28Y11         LUT3 (Prop_lut3_I2_O)        0.401    19.011 r  top_handler/find_steps/r_i_471/O
                         net (fo=65, routed)          2.211    21.222    top_handler/find_steps/r_i_471_n_0
    SLICE_X29Y18         LUT6 (Prop_lut6_I3_O)        0.332    21.554 r  top_handler/find_steps/r_i_347/O
                         net (fo=2, routed)           0.791    22.345    top_handler/find_steps/r_i_347_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.852 r  top_handler/find_steps/r_i_466__0/CO[3]
                         net (fo=1, routed)           0.000    22.852    top_handler/find_steps/r_i_466__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.091 r  top_handler/find_steps/r_i_282/O[2]
                         net (fo=2, routed)           0.795    23.886    top_handler/find_steps/r_i_282_n_5
    SLICE_X32Y13         LUT5 (Prop_lut5_I4_O)        0.328    24.214 r  top_handler/find_steps/r_i_284/O
                         net (fo=2, routed)           1.002    25.216    top_handler/find_steps/r_i_284_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I4_O)        0.326    25.542 r  top_handler/find_steps/r_i_113/O
                         net (fo=2, routed)           0.940    26.482    top_handler/find_steps/r_i_113_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.124    26.606 r  top_handler/find_steps/r_i_117__1/O
                         net (fo=1, routed)           0.000    26.606    top_handler/find_steps/r_i_117__1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.156 r  top_handler/find_steps/r_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    27.156    top_handler/find_steps/r_i_42__0_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.469 r  top_handler/find_steps/r_i_17__0/O[3]
                         net (fo=2, routed)           0.961    28.430    top_handler/find_steps/r_i_17__0_n_4
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.306    28.736 r  top_handler/find_steps/r_i_41__1/O
                         net (fo=1, routed)           0.000    28.736    top_handler/find_steps/r_i_41__1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    28.963 r  top_handler/find_steps/r_i_16__1/O[1]
                         net (fo=1, routed)           0.786    29.749    top_handler/find_steps/r_i_16__1_n_6
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.303    30.052 r  top_handler/find_steps/r_i_7__1/O
                         net (fo=1, routed)           0.000    30.052    top_handler/find_steps/r_i_7__1_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.453 r  top_handler/find_steps/r_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    30.453    top_handler/find_steps/r_i_1__2_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.675 r  top_handler/find_steps/r_i_2__1/O[0]
                         net (fo=4, routed)           1.722    32.397    top_handler/find_steps/steps_reg[31]_rep__0_8[0]
    SLICE_X47Y15         LUT5 (Prop_lut5_I1_O)        0.327    32.724 r  top_handler/find_steps/out2[6]_i_8/O
                         net (fo=6, routed)           1.800    34.524    top_handler/find_steps/D2_steps[2]
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.326    34.850 r  top_handler/find_steps/out2[4]_i_2/O
                         net (fo=1, routed)           0.658    35.508    top_handler/high_activity/out2_reg[4]
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124    35.632 r  top_handler/high_activity/out2[4]_i_1/O
                         net (fo=1, routed)           0.000    35.632    top_handler/high_activity_n_65
    SLICE_X60Y12         FDRE                                         r  top_handler/out2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/find_steps/steps_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_handler/out2_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.359ns  (logic 11.164ns (31.573%)  route 24.195ns (68.427%))
  Logic Levels:           37  (CARRY4=20 FDCE=1 LUT2=1 LUT3=4 LUT4=1 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDCE                         0.000     0.000 r  top_handler/find_steps/steps_reg[7]/C
    SLICE_X48Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  top_handler/find_steps/steps_reg[7]/Q
                         net (fo=135, routed)         4.082     4.538    top_handler/find_steps/out[7]
    SLICE_X38Y1          LUT3 (Prop_lut3_I0_O)        0.150     4.688 r  top_handler/find_steps/r_i_554/O
                         net (fo=1, routed)           0.539     5.227    top_handler/find_steps/r_i_554_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     5.957 r  top_handler/find_steps/r_i_390/CO[3]
                         net (fo=1, routed)           0.000     5.957    top_handler/find_steps/r_i_390_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.179 r  top_handler/find_steps/r_i_162__0/O[0]
                         net (fo=4, routed)           1.010     7.189    top_handler/find_steps/r_i_162__0_n_7
    SLICE_X31Y2          LUT3 (Prop_lut3_I2_O)        0.299     7.488 r  top_handler/find_steps/r_i_392__1/O
                         net (fo=1, routed)           0.665     8.154    top_handler/find_steps/r_i_392__1_n_0
    SLICE_X31Y2          LUT5 (Prop_lut5_I4_O)        0.124     8.278 r  top_handler/find_steps/r_i_152__1/O
                         net (fo=2, routed)           1.321     9.599    top_handler/find_steps/r_i_152__1_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.723 r  top_handler/find_steps/r_i_156/O
                         net (fo=1, routed)           0.000     9.723    top_handler/find_steps/r_i_156_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.255 r  top_handler/find_steps/r_i_59__0/CO[3]
                         net (fo=1, routed)           0.000    10.255    top_handler/find_steps/r_i_59__0_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.369 r  top_handler/find_steps/r_i_20__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.369    top_handler/find_steps/r_i_20__0__0_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.483 r  top_handler/find_steps/r_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    10.483    top_handler/find_steps/r_i_12__1_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.597 r  top_handler/find_steps/r_i_19__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.597    top_handler/find_steps/r_i_19__0__0_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.711 r  top_handler/find_steps/r_i_496__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.711    top_handler/find_steps/r_i_496__0__0_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.950 r  top_handler/find_steps/r_i_434__1/O[2]
                         net (fo=15, routed)          1.817    12.767    top_handler/find_steps/r_i_434__1_n_5
    SLICE_X36Y14         LUT3 (Prop_lut3_I2_O)        0.330    13.097 r  top_handler/find_steps/r_i_236/O
                         net (fo=1, routed)           0.476    13.572    top_handler/find_steps/r_i_236_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    14.300 r  top_handler/find_steps/r_i_85__0__0/CO[3]
                         net (fo=1, routed)           0.000    14.300    top_handler/find_steps/r_i_85__0__0_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.417 r  top_handler/find_steps/r_i_29__0__0/CO[3]
                         net (fo=1, routed)           0.000    14.417    top_handler/find_steps/r_i_29__0__0_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.740 r  top_handler/find_steps/r_i_13__0__0/O[1]
                         net (fo=3, routed)           1.010    15.751    top_handler/find_steps/r_i_13__0__0_n_6
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.306    16.057 r  top_handler/find_steps/r_i_101__0/O
                         net (fo=1, routed)           0.000    16.057    top_handler/find_steps/r_i_101__0_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.458 r  top_handler/find_steps/r_i_35__0/CO[3]
                         net (fo=1, routed)           0.000    16.458    top_handler/find_steps/r_i_35__0_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.729 r  top_handler/find_steps/r_i_14__1/CO[0]
                         net (fo=39, routed)          1.881    18.610    top_handler/find_steps/r_i_14__1_n_3
    SLICE_X28Y11         LUT3 (Prop_lut3_I2_O)        0.401    19.011 r  top_handler/find_steps/r_i_471/O
                         net (fo=65, routed)          2.211    21.222    top_handler/find_steps/r_i_471_n_0
    SLICE_X29Y18         LUT6 (Prop_lut6_I3_O)        0.332    21.554 r  top_handler/find_steps/r_i_347/O
                         net (fo=2, routed)           0.791    22.345    top_handler/find_steps/r_i_347_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.852 r  top_handler/find_steps/r_i_466__0/CO[3]
                         net (fo=1, routed)           0.000    22.852    top_handler/find_steps/r_i_466__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.091 r  top_handler/find_steps/r_i_282/O[2]
                         net (fo=2, routed)           0.795    23.886    top_handler/find_steps/r_i_282_n_5
    SLICE_X32Y13         LUT5 (Prop_lut5_I4_O)        0.328    24.214 r  top_handler/find_steps/r_i_284/O
                         net (fo=2, routed)           1.002    25.216    top_handler/find_steps/r_i_284_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I4_O)        0.326    25.542 r  top_handler/find_steps/r_i_113/O
                         net (fo=2, routed)           0.940    26.482    top_handler/find_steps/r_i_113_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.124    26.606 r  top_handler/find_steps/r_i_117__1/O
                         net (fo=1, routed)           0.000    26.606    top_handler/find_steps/r_i_117__1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.156 r  top_handler/find_steps/r_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    27.156    top_handler/find_steps/r_i_42__0_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.469 r  top_handler/find_steps/r_i_17__0/O[3]
                         net (fo=2, routed)           0.961    28.430    top_handler/find_steps/r_i_17__0_n_4
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.306    28.736 r  top_handler/find_steps/r_i_41__1/O
                         net (fo=1, routed)           0.000    28.736    top_handler/find_steps/r_i_41__1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    28.963 r  top_handler/find_steps/r_i_16__1/O[1]
                         net (fo=1, routed)           0.786    29.749    top_handler/find_steps/r_i_16__1_n_6
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.303    30.052 r  top_handler/find_steps/r_i_7__1/O
                         net (fo=1, routed)           0.000    30.052    top_handler/find_steps/r_i_7__1_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.453 r  top_handler/find_steps/r_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    30.453    top_handler/find_steps/r_i_1__2_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.675 r  top_handler/find_steps/r_i_2__1/O[0]
                         net (fo=4, routed)           1.722    32.397    top_handler/find_steps/steps_reg[31]_rep__0_8[0]
    SLICE_X47Y15         LUT5 (Prop_lut5_I1_O)        0.327    32.724 r  top_handler/find_steps/out2[6]_i_8/O
                         net (fo=6, routed)           1.257    33.981    top_handler/find_steps/D2_steps[2]
    SLICE_X58Y14         LUT6 (Prop_lut6_I2_O)        0.326    34.307 r  top_handler/find_steps/out2[5]_i_2/O
                         net (fo=1, routed)           0.928    35.235    top_handler/high_activity/out2_reg[5]
    SLICE_X60Y13         LUT6 (Prop_lut6_I0_O)        0.124    35.359 r  top_handler/high_activity/out2[5]_i_1/O
                         net (fo=1, routed)           0.000    35.359    top_handler/high_activity_n_64
    SLICE_X60Y13         FDRE                                         r  top_handler/out2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/find_steps/steps_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_handler/out2_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.285ns  (logic 10.934ns (30.988%)  route 24.351ns (69.012%))
  Logic Levels:           37  (CARRY4=20 FDCE=1 LUT2=1 LUT3=4 LUT4=1 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDCE                         0.000     0.000 r  top_handler/find_steps/steps_reg[7]/C
    SLICE_X48Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  top_handler/find_steps/steps_reg[7]/Q
                         net (fo=135, routed)         4.082     4.538    top_handler/find_steps/out[7]
    SLICE_X38Y1          LUT3 (Prop_lut3_I0_O)        0.150     4.688 r  top_handler/find_steps/r_i_554/O
                         net (fo=1, routed)           0.539     5.227    top_handler/find_steps/r_i_554_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     5.957 r  top_handler/find_steps/r_i_390/CO[3]
                         net (fo=1, routed)           0.000     5.957    top_handler/find_steps/r_i_390_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.179 r  top_handler/find_steps/r_i_162__0/O[0]
                         net (fo=4, routed)           1.010     7.189    top_handler/find_steps/r_i_162__0_n_7
    SLICE_X31Y2          LUT3 (Prop_lut3_I2_O)        0.299     7.488 r  top_handler/find_steps/r_i_392__1/O
                         net (fo=1, routed)           0.665     8.154    top_handler/find_steps/r_i_392__1_n_0
    SLICE_X31Y2          LUT5 (Prop_lut5_I4_O)        0.124     8.278 r  top_handler/find_steps/r_i_152__1/O
                         net (fo=2, routed)           1.321     9.599    top_handler/find_steps/r_i_152__1_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.723 r  top_handler/find_steps/r_i_156/O
                         net (fo=1, routed)           0.000     9.723    top_handler/find_steps/r_i_156_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.255 r  top_handler/find_steps/r_i_59__0/CO[3]
                         net (fo=1, routed)           0.000    10.255    top_handler/find_steps/r_i_59__0_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.369 r  top_handler/find_steps/r_i_20__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.369    top_handler/find_steps/r_i_20__0__0_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.483 r  top_handler/find_steps/r_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    10.483    top_handler/find_steps/r_i_12__1_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.597 r  top_handler/find_steps/r_i_19__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.597    top_handler/find_steps/r_i_19__0__0_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.711 r  top_handler/find_steps/r_i_496__0__0/CO[3]
                         net (fo=1, routed)           0.000    10.711    top_handler/find_steps/r_i_496__0__0_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.950 r  top_handler/find_steps/r_i_434__1/O[2]
                         net (fo=15, routed)          1.817    12.767    top_handler/find_steps/r_i_434__1_n_5
    SLICE_X36Y14         LUT3 (Prop_lut3_I2_O)        0.330    13.097 r  top_handler/find_steps/r_i_236/O
                         net (fo=1, routed)           0.476    13.572    top_handler/find_steps/r_i_236_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    14.300 r  top_handler/find_steps/r_i_85__0__0/CO[3]
                         net (fo=1, routed)           0.000    14.300    top_handler/find_steps/r_i_85__0__0_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.417 r  top_handler/find_steps/r_i_29__0__0/CO[3]
                         net (fo=1, routed)           0.000    14.417    top_handler/find_steps/r_i_29__0__0_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.740 r  top_handler/find_steps/r_i_13__0__0/O[1]
                         net (fo=3, routed)           1.010    15.751    top_handler/find_steps/r_i_13__0__0_n_6
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.306    16.057 r  top_handler/find_steps/r_i_101__0/O
                         net (fo=1, routed)           0.000    16.057    top_handler/find_steps/r_i_101__0_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.458 r  top_handler/find_steps/r_i_35__0/CO[3]
                         net (fo=1, routed)           0.000    16.458    top_handler/find_steps/r_i_35__0_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.729 r  top_handler/find_steps/r_i_14__1/CO[0]
                         net (fo=39, routed)          1.881    18.610    top_handler/find_steps/r_i_14__1_n_3
    SLICE_X28Y11         LUT3 (Prop_lut3_I2_O)        0.401    19.011 r  top_handler/find_steps/r_i_471/O
                         net (fo=65, routed)          2.211    21.222    top_handler/find_steps/r_i_471_n_0
    SLICE_X29Y18         LUT6 (Prop_lut6_I3_O)        0.332    21.554 r  top_handler/find_steps/r_i_347/O
                         net (fo=2, routed)           0.791    22.345    top_handler/find_steps/r_i_347_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.852 r  top_handler/find_steps/r_i_466__0/CO[3]
                         net (fo=1, routed)           0.000    22.852    top_handler/find_steps/r_i_466__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.091 r  top_handler/find_steps/r_i_282/O[2]
                         net (fo=2, routed)           0.795    23.886    top_handler/find_steps/r_i_282_n_5
    SLICE_X32Y13         LUT5 (Prop_lut5_I4_O)        0.328    24.214 r  top_handler/find_steps/r_i_284/O
                         net (fo=2, routed)           1.002    25.216    top_handler/find_steps/r_i_284_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I4_O)        0.326    25.542 r  top_handler/find_steps/r_i_113/O
                         net (fo=2, routed)           0.940    26.482    top_handler/find_steps/r_i_113_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.124    26.606 r  top_handler/find_steps/r_i_117__1/O
                         net (fo=1, routed)           0.000    26.606    top_handler/find_steps/r_i_117__1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.156 r  top_handler/find_steps/r_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    27.156    top_handler/find_steps/r_i_42__0_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.469 r  top_handler/find_steps/r_i_17__0/O[3]
                         net (fo=2, routed)           0.961    28.430    top_handler/find_steps/r_i_17__0_n_4
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.306    28.736 r  top_handler/find_steps/r_i_41__1/O
                         net (fo=1, routed)           0.000    28.736    top_handler/find_steps/r_i_41__1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    28.963 r  top_handler/find_steps/r_i_16__1/O[1]
                         net (fo=1, routed)           0.786    29.749    top_handler/find_steps/r_i_16__1_n_6
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.303    30.052 r  top_handler/find_steps/r_i_7__1/O
                         net (fo=1, routed)           0.000    30.052    top_handler/find_steps/r_i_7__1_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.453 r  top_handler/find_steps/r_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    30.453    top_handler/find_steps/r_i_1__2_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.675 f  top_handler/find_steps/r_i_2__1/O[0]
                         net (fo=4, routed)           1.722    32.397    top_handler/find_steps/steps_reg[31]_rep__0_8[0]
    SLICE_X47Y15         LUT5 (Prop_lut5_I1_O)        0.299    32.696 f  top_handler/find_steps/out2[6]_i_7/O
                         net (fo=6, routed)           1.538    34.234    top_handler/find_steps/D2_steps[3]
    SLICE_X58Y13         LUT6 (Prop_lut6_I1_O)        0.124    34.358 r  top_handler/find_steps/out2[2]_i_2/O
                         net (fo=1, routed)           0.802    35.161    top_handler/high_activity/out2_reg[2]
    SLICE_X60Y13         LUT6 (Prop_lut6_I0_O)        0.124    35.285 r  top_handler/high_activity/out2[2]_i_1/O
                         net (fo=1, routed)           0.000    35.285    top_handler/high_activity_n_67
    SLICE_X60Y13         FDRE                                         r  top_handler/out2_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_handler/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_handler/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE                         0.000     0.000 r  top_handler/next_state_reg[1]/C
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  top_handler/next_state_reg[1]/Q
                         net (fo=2, routed)           0.119     0.247    top_handler/next_state[1]
    SLICE_X62Y17         FDRE                                         r  top_handler/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_handler/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.867%)  route 0.131ns (48.133%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE                         0.000     0.000 r  top_handler/next_state_reg[0]/C
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_handler/next_state_reg[0]/Q
                         net (fo=3, routed)           0.131     0.272    top_handler/next_state[0]
    SLICE_X62Y17         FDRE                                         r  top_handler/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/high_activity/sec_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_handler/high_activity/sec_cntr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          FDRE                         0.000     0.000 r  top_handler/high_activity/sec_cntr_reg[3]/C
    SLICE_X59Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_handler/high_activity/sec_cntr_reg[3]/Q
                         net (fo=7, routed)           0.143     0.284    top_handler/high_activity/sec_cntr_reg[3]
    SLICE_X58Y0          LUT6 (Prop_lut6_I2_O)        0.045     0.329 r  top_handler/high_activity/sec_cntr[7]_i_2/O
                         net (fo=1, routed)           0.000     0.329    top_handler/high_activity/p_0_in[7]
    SLICE_X58Y0          FDRE                                         r  top_handler/high_activity/sec_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/high_activity/sec_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_handler/high_activity/sec_cntr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.189ns (57.046%)  route 0.142ns (42.954%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          FDRE                         0.000     0.000 r  top_handler/high_activity/sec_cntr_reg[3]/C
    SLICE_X59Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_handler/high_activity/sec_cntr_reg[3]/Q
                         net (fo=7, routed)           0.142     0.283    top_handler/high_activity/sec_cntr_reg[3]
    SLICE_X58Y0          LUT5 (Prop_lut5_I1_O)        0.048     0.331 r  top_handler/high_activity/sec_cntr[6]_i_1/O
                         net (fo=1, routed)           0.000     0.331    top_handler/high_activity/p_0_in[6]
    SLICE_X58Y0          FDRE                                         r  top_handler/high_activity/sec_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/num_over_32/i_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_handler/num_over_32/i_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.709%)  route 0.160ns (46.291%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE                         0.000     0.000 r  top_handler/num_over_32/i_reg[5]/C
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_handler/num_over_32/i_reg[5]/Q
                         net (fo=3, routed)           0.160     0.301    top_handler/num_over_32/i_reg[5]
    SLICE_X29Y0          LUT6 (Prop_lut6_I5_O)        0.045     0.346 r  top_handler/num_over_32/i[5]_i_1/O
                         net (fo=1, routed)           0.000     0.346    top_handler/num_over_32/p_0_in[5]
    SLICE_X29Y0          FDRE                                         r  top_handler/num_over_32/i_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/num_over_32/i_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_handler/num_over_32/i_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE                         0.000     0.000 r  top_handler/num_over_32/i_reg[6]/C
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_handler/num_over_32/i_reg[6]/Q
                         net (fo=3, routed)           0.167     0.308    top_handler/num_over_32/i_reg[6]
    SLICE_X29Y0          LUT3 (Prop_lut3_I0_O)        0.042     0.350 r  top_handler/num_over_32/i[7]_i_2/O
                         net (fo=1, routed)           0.000     0.350    top_handler/num_over_32/p_0_in[7]
    SLICE_X29Y0          FDRE                                         r  top_handler/num_over_32/i_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/num_over_32/i_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_handler/num_over_32/i_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE                         0.000     0.000 r  top_handler/num_over_32/i_reg[6]/C
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_handler/num_over_32/i_reg[6]/Q
                         net (fo=3, routed)           0.167     0.308    top_handler/num_over_32/i_reg[6]
    SLICE_X29Y0          LUT2 (Prop_lut2_I1_O)        0.045     0.353 r  top_handler/num_over_32/i[6]_i_1/O
                         net (fo=1, routed)           0.000     0.353    top_handler/num_over_32/p_0_in[6]
    SLICE_X29Y0          FDRE                                         r  top_handler/num_over_32/i_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/num_over_32/i_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_handler/num_over_32/i_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.476%)  route 0.168ns (47.524%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE                         0.000     0.000 r  top_handler/num_over_32/i_reg[0]/C
    SLICE_X29Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_handler/num_over_32/i_reg[0]/Q
                         net (fo=7, routed)           0.168     0.309    top_handler/num_over_32/i_reg_n_0_[0]
    SLICE_X29Y1          LUT4 (Prop_lut4_I0_O)        0.045     0.354 r  top_handler/num_over_32/i[3]_i_1/O
                         net (fo=1, routed)           0.000     0.354    top_handler/num_over_32/p_0_in[3]
    SLICE_X29Y1          FDRE                                         r  top_handler/num_over_32/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/num_over_32/i_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_handler/num_over_32/i_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.192ns (53.267%)  route 0.168ns (46.733%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE                         0.000     0.000 r  top_handler/num_over_32/i_reg[0]/C
    SLICE_X29Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_handler/num_over_32/i_reg[0]/Q
                         net (fo=7, routed)           0.168     0.309    top_handler/num_over_32/i_reg_n_0_[0]
    SLICE_X29Y1          LUT5 (Prop_lut5_I3_O)        0.051     0.360 r  top_handler/num_over_32/i[4]_i_1/O
                         net (fo=1, routed)           0.000     0.360    top_handler/num_over_32/p_0_in[4]
    SLICE_X29Y1          FDRE                                         r  top_handler/num_over_32/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/high_activity/sec_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_handler/high_activity/sec_cntr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE                         0.000     0.000 r  top_handler/high_activity/sec_cntr_reg[0]/C
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_handler/high_activity/sec_cntr_reg[0]/Q
                         net (fo=8, routed)           0.179     0.320    top_handler/high_activity/sec_cntr_reg[0]
    SLICE_X55Y0          LUT2 (Prop_lut2_I0_O)        0.042     0.362 r  top_handler/high_activity/sec_cntr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    top_handler/high_activity/p_0_in[1]
    SLICE_X55Y0          FDRE                                         r  top_handler/high_activity/sec_cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm_clk_gen/COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.473ns  (logic 1.461ns (22.577%)  route 5.011ns (77.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  reset_IBUF_inst/O
                         net (fo=70, routed)          5.011     6.473    fsm_clk_gen/reset_IBUF
    SLICE_X63Y12         FDRE                                         r  fsm_clk_gen/COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.515     4.856    fsm_clk_gen/clk_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  fsm_clk_gen/COUNT_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm_clk_gen/COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.473ns  (logic 1.461ns (22.577%)  route 5.011ns (77.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  reset_IBUF_inst/O
                         net (fo=70, routed)          5.011     6.473    fsm_clk_gen/reset_IBUF
    SLICE_X63Y12         FDRE                                         r  fsm_clk_gen/COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.515     4.856    fsm_clk_gen/clk_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  fsm_clk_gen/COUNT_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm_clk_gen/COUNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.473ns  (logic 1.461ns (22.577%)  route 5.011ns (77.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  reset_IBUF_inst/O
                         net (fo=70, routed)          5.011     6.473    fsm_clk_gen/reset_IBUF
    SLICE_X63Y12         FDRE                                         r  fsm_clk_gen/COUNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.515     4.856    fsm_clk_gen/clk_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  fsm_clk_gen/COUNT_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm_clk_gen/COUNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.473ns  (logic 1.461ns (22.577%)  route 5.011ns (77.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  reset_IBUF_inst/O
                         net (fo=70, routed)          5.011     6.473    fsm_clk_gen/reset_IBUF
    SLICE_X63Y12         FDRE                                         r  fsm_clk_gen/COUNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.515     4.856    fsm_clk_gen/clk_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  fsm_clk_gen/COUNT_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm_clk_gen/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.336ns  (logic 1.461ns (23.062%)  route 4.875ns (76.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  reset_IBUF_inst/O
                         net (fo=70, routed)          4.875     6.336    fsm_clk_gen/reset_IBUF
    SLICE_X63Y11         FDRE                                         r  fsm_clk_gen/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.516     4.857    fsm_clk_gen/clk_IBUF_BUFG
    SLICE_X63Y11         FDRE                                         r  fsm_clk_gen/COUNT_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm_clk_gen/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.336ns  (logic 1.461ns (23.062%)  route 4.875ns (76.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  reset_IBUF_inst/O
                         net (fo=70, routed)          4.875     6.336    fsm_clk_gen/reset_IBUF
    SLICE_X63Y11         FDRE                                         r  fsm_clk_gen/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.516     4.857    fsm_clk_gen/clk_IBUF_BUFG
    SLICE_X63Y11         FDRE                                         r  fsm_clk_gen/COUNT_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm_clk_gen/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.336ns  (logic 1.461ns (23.062%)  route 4.875ns (76.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  reset_IBUF_inst/O
                         net (fo=70, routed)          4.875     6.336    fsm_clk_gen/reset_IBUF
    SLICE_X63Y11         FDRE                                         r  fsm_clk_gen/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.516     4.857    fsm_clk_gen/clk_IBUF_BUFG
    SLICE_X63Y11         FDRE                                         r  fsm_clk_gen/COUNT_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm_clk_gen/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.336ns  (logic 1.461ns (23.062%)  route 4.875ns (76.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  reset_IBUF_inst/O
                         net (fo=70, routed)          4.875     6.336    fsm_clk_gen/reset_IBUF
    SLICE_X63Y11         FDRE                                         r  fsm_clk_gen/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.516     4.857    fsm_clk_gen/clk_IBUF_BUFG
    SLICE_X63Y11         FDRE                                         r  fsm_clk_gen/COUNT_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm_clk_gen/COUNT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.174ns  (logic 1.461ns (23.669%)  route 4.713ns (76.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  reset_IBUF_inst/O
                         net (fo=70, routed)          4.713     6.174    fsm_clk_gen/reset_IBUF
    SLICE_X63Y13         FDRE                                         r  fsm_clk_gen/COUNT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.514     4.855    fsm_clk_gen/clk_IBUF_BUFG
    SLICE_X63Y13         FDRE                                         r  fsm_clk_gen/COUNT_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm_clk_gen/COUNT_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.174ns  (logic 1.461ns (23.669%)  route 4.713ns (76.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  reset_IBUF_inst/O
                         net (fo=70, routed)          4.713     6.174    fsm_clk_gen/reset_IBUF
    SLICE_X63Y13         FDRE                                         r  fsm_clk_gen/COUNT_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.514     4.855    fsm_clk_gen/clk_IBUF_BUFG
    SLICE_X63Y13         FDRE                                         r  fsm_clk_gen/COUNT_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_pulse/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_pulse/clk_gen/counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.299%)  route 0.258ns (64.701%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE                         0.000     0.000 r  my_pulse/active_reg/C
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_pulse/active_reg/Q
                         net (fo=31, routed)          0.258     0.399    my_pulse/clk_gen/counter_reg[0]_0
    SLICE_X33Y41         FDSE                                         r  my_pulse/clk_gen/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.831     1.958    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDSE                                         r  my_pulse/clk_gen/counter_reg[0]/C

Slack:                    inf
  Source:                 my_pulse/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_pulse/clk_gen/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.299%)  route 0.258ns (64.701%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE                         0.000     0.000 r  my_pulse/active_reg/C
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_pulse/active_reg/Q
                         net (fo=31, routed)          0.258     0.399    my_pulse/clk_gen/counter_reg[0]_0
    SLICE_X33Y41         FDRE                                         r  my_pulse/clk_gen/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.831     1.958    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  my_pulse/clk_gen/counter_reg[1]/C

Slack:                    inf
  Source:                 my_pulse/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_pulse/clk_gen/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.299%)  route 0.258ns (64.701%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE                         0.000     0.000 r  my_pulse/active_reg/C
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_pulse/active_reg/Q
                         net (fo=31, routed)          0.258     0.399    my_pulse/clk_gen/counter_reg[0]_0
    SLICE_X33Y41         FDRE                                         r  my_pulse/clk_gen/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.831     1.958    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  my_pulse/clk_gen/counter_reg[2]/C

Slack:                    inf
  Source:                 my_pulse/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_pulse/clk_gen/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.299%)  route 0.258ns (64.701%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE                         0.000     0.000 r  my_pulse/active_reg/C
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_pulse/active_reg/Q
                         net (fo=31, routed)          0.258     0.399    my_pulse/clk_gen/counter_reg[0]_0
    SLICE_X33Y41         FDRE                                         r  my_pulse/clk_gen/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.831     1.958    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  my_pulse/clk_gen/counter_reg[3]/C

Slack:                    inf
  Source:                 my_pulse/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_pulse/clk_gen/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.653%)  route 0.304ns (68.347%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE                         0.000     0.000 r  my_pulse/active_reg/C
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_pulse/active_reg/Q
                         net (fo=31, routed)          0.304     0.445    my_pulse/clk_gen/counter_reg[0]_0
    SLICE_X33Y42         FDRE                                         r  my_pulse/clk_gen/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.831     1.958    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  my_pulse/clk_gen/counter_reg[4]/C

Slack:                    inf
  Source:                 my_pulse/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_pulse/clk_gen/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.653%)  route 0.304ns (68.347%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE                         0.000     0.000 r  my_pulse/active_reg/C
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_pulse/active_reg/Q
                         net (fo=31, routed)          0.304     0.445    my_pulse/clk_gen/counter_reg[0]_0
    SLICE_X33Y42         FDRE                                         r  my_pulse/clk_gen/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.831     1.958    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  my_pulse/clk_gen/counter_reg[5]/C

Slack:                    inf
  Source:                 my_pulse/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_pulse/clk_gen/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.653%)  route 0.304ns (68.347%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE                         0.000     0.000 r  my_pulse/active_reg/C
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_pulse/active_reg/Q
                         net (fo=31, routed)          0.304     0.445    my_pulse/clk_gen/counter_reg[0]_0
    SLICE_X33Y42         FDRE                                         r  my_pulse/clk_gen/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.831     1.958    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  my_pulse/clk_gen/counter_reg[6]/C

Slack:                    inf
  Source:                 my_pulse/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_pulse/clk_gen/counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.653%)  route 0.304ns (68.347%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE                         0.000     0.000 r  my_pulse/active_reg/C
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_pulse/active_reg/Q
                         net (fo=31, routed)          0.304     0.445    my_pulse/clk_gen/counter_reg[0]_0
    SLICE_X33Y42         FDRE                                         r  my_pulse/clk_gen/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.831     1.958    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  my_pulse/clk_gen/counter_reg[7]/C

Slack:                    inf
  Source:                 my_pulse/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_pulse/clk_gen/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.216%)  route 0.377ns (72.784%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE                         0.000     0.000 r  my_pulse/active_reg/C
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_pulse/active_reg/Q
                         net (fo=31, routed)          0.377     0.518    my_pulse/clk_gen/counter_reg[0]_0
    SLICE_X33Y43         FDRE                                         r  my_pulse/clk_gen/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.832     1.959    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  my_pulse/clk_gen/counter_reg[10]/C

Slack:                    inf
  Source:                 my_pulse/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_pulse/clk_gen/counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.216%)  route 0.377ns (72.784%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE                         0.000     0.000 r  my_pulse/active_reg/C
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_pulse/active_reg/Q
                         net (fo=31, routed)          0.377     0.518    my_pulse/clk_gen/counter_reg[0]_0
    SLICE_X33Y43         FDRE                                         r  my_pulse/clk_gen/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.832     1.959    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  my_pulse/clk_gen/counter_reg[11]/C





