{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650046231301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650046231301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 23:40:31 2022 " "Processing started: Fri Apr 15 23:40:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650046231301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650046231301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bit7shift -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off bit7shift -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650046231301 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650046231526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650046231526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit7shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit7shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit7shift-a1 " "Found design unit 1: bit7shift-a1" {  } { { "bit7shift.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/7bit/bit7shift.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650046238449 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit7shift " "Found entity 1: bit7shift" {  } { { "bit7shift.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/7bit/bit7shift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650046238449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650046238449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/7bit/DUT.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650046238449 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/7bit/DUT.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650046238449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650046238449 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650046238478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit7shift bit7shift:add_instance " "Elaborating entity \"bit7shift\" for hierarchy \"bit7shift:add_instance\"" {  } { { "DUT.vhd" "add_instance" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/7bit/DUT.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650046238485 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[0\] GND " "Pin \"output_vector\[0\]\" is stuck at GND" {  } { { "DUT.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/7bit/DUT.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650046238627 "|DUT|output_vector[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[1\] GND " "Pin \"output_vector\[1\]\" is stuck at GND" {  } { { "DUT.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/7bit/DUT.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650046238627 "|DUT|output_vector[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[2\] GND " "Pin \"output_vector\[2\]\" is stuck at GND" {  } { { "DUT.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/7bit/DUT.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650046238627 "|DUT|output_vector[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[3\] GND " "Pin \"output_vector\[3\]\" is stuck at GND" {  } { { "DUT.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/7bit/DUT.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650046238627 "|DUT|output_vector[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[4\] GND " "Pin \"output_vector\[4\]\" is stuck at GND" {  } { { "DUT.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/7bit/DUT.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650046238627 "|DUT|output_vector[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[5\] GND " "Pin \"output_vector\[5\]\" is stuck at GND" {  } { { "DUT.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/7bit/DUT.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650046238627 "|DUT|output_vector[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[6\] GND " "Pin \"output_vector\[6\]\" is stuck at GND" {  } { { "DUT.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/7bit/DUT.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650046238627 "|DUT|output_vector[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650046238627 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650046238636 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650046238636 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650046238636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650046238661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 23:40:38 2022 " "Processing ended: Fri Apr 15 23:40:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650046238661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650046238661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650046238661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650046238661 ""}
