// Seed: 409640792
module module_0;
  reg id_1 = id_1;
  assign id_1 = id_1;
  always id_1 <= ~id_1;
  tri1 id_2, id_3, id_4;
  uwire id_5;
  specify
    if (1 * 1) (posedge id_6 => (id_7 +: id_2)) = (1, id_3);
  endspecify
  wire id_8;
  assign id_4 = id_4 ^ id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4[1'b0 : 1] = 1;
  module_0 modCall_1 ();
endmodule
