/dts-v1/;
/ {
 soc {
  pinctrl: pin-controller {
   usart3_pins_a: usart3@0 {
    rx_tx {
     rx = <(1 << 4 | 11) ((7 | (0x2<<4)) | ((0x0<<6) | (0x1<<9)))>;
     tx = <(1 << 4 | 10) ((7 | (0x2<<4)) | ((0x0<<6) | (0x1<<9)))>;
    };
   };
   usart3_pins_b: usart3@1 {
    rx_tx {
     rx = <(3 << 4 | 9) ((7 | (0x2<<4)) | ((0x0<<6) | (0x1<<9)))>;
     tx = <(3 << 4 | 8) ((7 | (0x2<<4)) | ((0x0<<6) | (0x1<<9)))>;
    };
   };
   usart6_pins_a: usart6@0 {
    rx_tx {
     rx = <(6 << 4 | 14) ((7 | (0x2<<4)) | ((0x0<<6) | (0x1<<9)))>;
     tx = <(6 << 4 | 9) ((7 | (0x2<<4)) | ((0x0<<6) | (0x1<<9)))>;
    };
   };
   usart6_pins_b: usart6@1 {
    rx_tx {
     rx = <(2 << 4 | 7) ((7 | (0x2<<4)) | ((0x0<<6) | (0x1<<9)))>;
     tx = <(2 << 4 | 6) ((7 | (0x2<<4)) | ((0x0<<6) | (0x1<<9)))>;
    };
   };
  };
 };
};
/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
};
/ {
 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&nvic>;
  ranges;
  nvic: interrupt-controller@e000e100 {
   compatible = "arm,v7m-nvic";
   reg = <0xe000e100 0xc00>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
  systick: timer@e000e010 {
   compatible = "arm,armv7m-systick";
   reg = <0xe000e010 0x10>;
   status = "disabled";
  };
 };
};
/ {
 soc {
  pinctrl: pin-controller {
   usart1_pins_a: usart1@0 {
    rx_tx {
     rx = <(1 << 4 | 7) ((7 | (0x2<<4)) | (0x0<<9))>;
     tx = <(1 << 4 | 6) ((7 | (0x2<<4)) | ((0x0<<6) | (0x0<<9)))>;
    };
   };
   usart1_pins_b: usart1@1 {
    rx_tx {
     rx = <(0 << 4 | 10) ((7 | (0x2<<4)) | (0x0<<9))>;
     tx = <(0 << 4 | 9) ((7 | (0x2<<4)) | ((0x0<<6) | (0x0<<9)))>;
    };
   };
   usart1_pins_c: usart1@2 {
    rx_tx {
     rx = <(6 << 4 | 10) ((7 | (0x2<<4)) | (0x0<<9))>;
     tx = <(1 << 4 | 6) ((7 | (0x2<<4)) | ((0x0<<6) | (0x0<<9)))>;
    };
   };
   usart2_pins_a: usart2@0 {
    rx_tx {
     rx = <(0 << 4 | 3) ((7 | (0x2<<4)) | (0x0<<9))>;
     tx = <(0 << 4 | 2) ((7 | (0x2<<4)) | ((0x0<<6) | (0x0<<9)))>;
    };
   };
   usart3_pins_a: usart3@0 {
    rx_tx {
     rx = <(1 << 4 | 11) ((7 | (0x2<<4)) | (0x0<<9))>;
     tx = <(1 << 4 | 10) ((7 | (0x2<<4)) | ((0x0<<6) | (0x0<<9)))>;
    };
   };
   usart3_pins_b: usart3@1 {
    rx_tx {
     rx = <(3 << 4 | 9) ((7 | (0x2<<4)) | (0x0<<9))>;
     tx = <(3 << 4 | 8) ((7 | (0x2<<4)) | ((0x0<<6) | (0x0<<9)))>;
    };
   };
  };
 };
};
/ {
 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-m4f";
   reg = <0>;
  };
 };
 sram0: memory@20000000 {
  device_type = "memory";
  compatible = "mmio-sram";
  reg = <0x20000000 (192 * 1024)>;
 };
 soc {
  flash-controller@40023c00 {
   compatible = "st,stm32f4-flash-controller";
   label = "FLASH_CTRL";
   reg = <0x40023c00 0x400>;
   interrupts = <4 0>;
   #address-cells = <1>;
   #size-cells = <1>;
   flash0: flash@8000000 {
    compatible = "soc-nv-flash";
    label = "FLASH_STM32";
    reg = <0x08000000 (1024 * 1024)>;
    write-block-size = <1>;
   };
  };
  rcc: rcc@40023800 {
   compatible = "st,stm32-rcc";
   clocks-controller;
   #clocks-cells = <2>;
   reg = <0x40023800 0x400>;
   label = "STM32_CLK_RCC";
  };
  pinctrl: pin-controller {
   compatible = "st,stm32-pinmux";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x40020000 0x1C00>;
  };
  usart1: serial@40011000 {
   compatible = "st,stm32-usart", "st,stm32-uart";
   reg = <0x40011000 0x400>;
   clocks = <&rcc 3 0x00004000>;
   interrupts = <37 0>;
   status = "disabled";
   label = "UART_1";
  };
  usart2: serial@40004400 {
   compatible = "st,stm32-usart", "st,stm32-uart";
   reg = <0x40004400 0x400>;
   clocks = <&rcc 2 0x00020000>;
   interrupts = <38 0>;
   status = "disabled";
   label = "UART_2";
  };
  usart6: serial@40011400 {
   compatible = "st,stm32-usart", "st,stm32-uart";
   reg = <0x40011400 0x400>;
   clocks = <&rcc 3 0x00000020>;
   interrupts = <71 0>;
   status = "disabled";
   label = "UART_6";
  };
  i2c1: i2c@40005400 {
   compatible = "st,stm32-i2c-v1";
   clock-frequency = <100000>;
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x40005400 0x400>;
   interrupts = <31 0>, <32 0>;
   interrupt-names = "event", "error";
   status = "disabled";
   label= "I2C_1";
  };
  i2c2: i2c@40005800 {
   compatible = "st,stm32-i2c-v1";
   clock-frequency = <100000>;
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x40005800 0x400>;
   interrupts = <33 0>, <34 0>;
   interrupt-names = "event", "error";
   status = "disabled";
   label= "I2C_2";
  };
  i2c3: i2c@40005C00 {
   compatible = "st,stm32-i2c-v1";
   clock-frequency = <100000>;
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x40005C00 0x400>;
   interrupts = <72 0>, <73 0>;
   interrupt-names = "event", "error";
   status = "disabled";
   label= "I2C_3";
  };
  spi1: spi@40013000 {
   compatible = "st,stm32-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x40013000 0x400>;
   interrupts = <35 5>;
   status = "disabled";
   label = "SPI_1";
  };
  usbotg_fs: usb@50000000 {
   compatible = "st,stm32-otgfs";
   reg = <0x50000000 0x40000>;
   interrupts = <67 0>;
   interrupt-names = "otgfs";
   num-bidir-endpoints = <1>;
   num-in-endpoints = <3>;
   num-out-endpoints = <3>;
   ram-size = <1280>;
   status = "disabled";
   label= "OTGFS";
  };
 };
};
&nvic {
 arm,num-irq-priority-bits = <4>;
};
/ {
 soc {
  spi2: spi@40003800 {
   compatible = "st,stm32-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x40003800 0x400>;
   interrupts = <36 5>;
   status = "disabled";
   label = "SPI_2";
  };
  spi3: spi@40003C00 {
   compatible = "st,stm32-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x40003C00 0x400>;
   interrupts = <51 5>;
   status = "disabled";
   label = "SPI_3";
  };
 };
};
/ {
 ccm0: memory@10000000 {
  compatible = "st,stm32-ccm";
  reg = <0x10000000 (64 * 1024)>;
 };
 soc {
  pinctrl: pin-controller {
   reg = <0x40020000 0x2800>;
  };
  usart3: serial@40004800 {
   compatible = "st,stm32-usart", "st,stm32-uart";
   reg = <0x40004800 0x400>;
   clocks = <&rcc 2 0x00040000>;
   interrupts = <39 0>;
   status = "disabled";
   label = "UART_3";
  };
  uart4: serial@40004c00 {
   compatible ="st,stm32-uart";
   reg = <0x40004c00 0x400>;
   clocks = <&rcc 2 0x00080000>;
   interrupts = <52 0>;
   status = "disabled";
   label = "UART_4";
  };
  uart5: serial@40005000 {
   compatible = "st,stm32-uart";
   reg = <0x40005000 0x400>;
   clocks = <&rcc 2 0x00100000>;
   interrupts = <53 0>;
   status = "disabled";
   label = "UART_5";
  };
 };
};
/ {
 model = "STMicroelectronics STM32F4DISCOVERY board";
 compatible = "st,stm32f4discovery", "st,stm32f407";
 chosen {
  zephyr,console = &usart2;
  zephyr,sram = &sram0;
  zephyr,flash = &flash0;
 };
};
&usart1 {
 current-speed = <115200>;
 pinctrl-0 = <&usart1_pins_a>;
 pinctrl-names = "default";
 status = "ok";
};
&usart2 {
 current-speed = <115200>;
 pinctrl-0 = <&usart2_pins_a>;
 pinctrl-names = "default";
 status = "ok";
};
