/* SPDX-License-Identifier: BGPL-2.0-only OR BSD-3-Clause */
/*
 * Copyright 2021-2023 NXP
 */

#ifndef __DT_BINDINGS_SCMI_CLOCK_S32R45_H
#define __DT_BINDINGS_SCMI_CLOCK_S32R45_H

#include <dt-bindings/clock/s32cc-scmi-clock.h>

/* GMAC */
#define S32R45_SCMI_CLK_GMAC1_TS				S32CC_PLAT_SCMI_CLK(5)
/* GMAC1 - SGMII */
#define S32R45_SCMI_CLK_GMAC1_RX_SGMII			S32CC_PLAT_SCMI_CLK(6)
#define S32R45_SCMI_CLK_GMAC1_TX_SGMII			S32CC_PLAT_SCMI_CLK(7)
/* GMAC1 - RGMII */
#define S32R45_SCMI_CLK_GMAC1_RX_RGMII			S32CC_PLAT_SCMI_CLK(8)
#define S32R45_SCMI_CLK_GMAC1_TX_RGMII			S32CC_PLAT_SCMI_CLK(9)
/* GMAC1 - RMII */
#define S32R45_SCMI_CLK_GMAC1_RX_RMII			S32CC_PLAT_SCMI_CLK(10)
#define S32R45_SCMI_CLK_GMAC1_TX_RMII			S32CC_PLAT_SCMI_CLK(11)
/* GMAC1 - MII */
#define S32R45_SCMI_CLK_GMAC1_RX_MII			S32CC_PLAT_SCMI_CLK(12)
#define S32R45_SCMI_CLK_GMAC1_TX_MII			S32CC_PLAT_SCMI_CLK(13)
#define S32R45_SCMI_CLK_GMAC1_AXI				S32CC_PLAT_SCMI_CLK(14)

#endif
