#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Feb  8 01:42:01 2025
# Process ID: 12020
# Current directory: E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3884 E:\Accelerator\CNN_Accelerator\CNN_Accelerator_Vivado_project\Accelerator.xpr
# Log file: E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/vivado.log
# Journal file: E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project\vivado.jou
# Running On: DESKTOP-JO2RAF5, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 17041 MB
#-----------------------------------------------------------
start_gui
open_project E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'E:/Accelerator/CNN_Accelerator_Vivado_project' since last save.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files', nor could it be found using path 'E:/Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/relu_tb/Relu_tb_behav.wcfg', nor could it be found using path 'E:/Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/relu_tb/Relu_tb_behav.wcfg'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/conv/conv_tb_behav.wcfg', nor could it be found using path 'E:/Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/conv/conv_tb_behav.wcfg'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/Accelerator/CNN_Accelerator/Accelerator/Accelerator.srcs/utils_1/imports/synth_1/Conv_SystolicArray.dcp', nor could it be found using path 'E:/Accelerator/Accelerator/Accelerator.srcs/utils_1/imports/synth_1/Conv_SystolicArray.dcp'.
WARNING: [Project 1-865] Could not find the file E:/Accelerator/CNN_Accelerator/Accelerator/Accelerator.srcs/utils_1/imports/synth_1/Conv_SystolicArray.dcp
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 1654.438 ; gain = 0.000
update_compile_order -fileset sources_1
INFO: [Vivado 12-5457] ref source:E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_0'...
generate_target all [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/fifo_result/fifo_result.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_result'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_result'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_result'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_result'...
export_ip_user_files -of_objects [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/fifo_result/fifo_result.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/fifo_result/fifo_result.xci] -directory E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files -ipstatic_source_dir E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/modelsim} {questa=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/questa} {riviera=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/riviera} {activehdl=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset fifo_result
set_property top fifo_result [get_fileset fifo_result]
move_files -fileset [get_fileset fifo_result] [get_files -of_objects [get_fileset sources_1] E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/fifo_result/fifo_result.xci]
generate_target all [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/fifo_weightfc/fifo_weightfc.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_weightfc'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_weightfc'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_weightfc'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_weightfc'...
export_ip_user_files -of_objects [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/fifo_weightfc/fifo_weightfc.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/fifo_weightfc/fifo_weightfc.xci] -directory E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files -ipstatic_source_dir E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/modelsim} {questa=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/questa} {riviera=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/riviera} {activehdl=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset fifo_weightfc
set_property top fifo_weightfc [get_fileset fifo_weightfc]
move_files -fileset [get_fileset fifo_weightfc] [get_files -of_objects [get_fileset sources_1] E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/fifo_weightfc/fifo_weightfc.xci]
generate_target all [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/fifo_weight/fifo_weight.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_weight'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_weight'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_weight'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_weight'...
export_ip_user_files -of_objects [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/fifo_weight/fifo_weight.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/fifo_weight/fifo_weight.xci] -directory E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files -ipstatic_source_dir E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/modelsim} {questa=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/questa} {riviera=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/riviera} {activehdl=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/picture_fifo_0/picture_fifo_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'picture_fifo_0'...
export_ip_user_files -of_objects [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/picture_fifo_0/picture_fifo_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/picture_fifo_0/picture_fifo_0.xci] -directory E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files -ipstatic_source_dir E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/modelsim} {questa=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/questa} {riviera=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/riviera} {activehdl=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/fifo_act/fifo_act.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_act'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_act'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_act'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_act'...
export_ip_user_files -of_objects [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/fifo_act/fifo_act.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/fifo_act/fifo_act.xci] -directory E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files -ipstatic_source_dir E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/modelsim} {questa=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/questa} {riviera=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/riviera} {activehdl=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset fifo_act
set_property top fifo_act [get_fileset fifo_act]
move_files -fileset [get_fileset fifo_act] [get_files -of_objects [get_fileset sources_1] E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/fifo_act/fifo_act.xci]
launch_run {fifo_result_synth_1 fifo_weightfc_synth_1 fifo_weight_synth_1 fifo_act_synth_1}
[Sat Feb  8 09:44:37 2025] Launched fifo_result_synth_1, fifo_weightfc_synth_1, fifo_weight_synth_1, fifo_act_synth_1...
Run output will be captured here:
fifo_result_synth_1: E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_result_synth_1/runme.log
fifo_weightfc_synth_1: E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_weightfc_synth_1/runme.log
fifo_weight_synth_1: E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_weight_synth_1/runme.log
fifo_act_synth_1: E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_act_synth_1/runme.log
wait_on_run fifo_result_synth_1

[Sat Feb  8 09:44:37 2025] Waiting for fifo_result_synth_1 to finish...
[Sat Feb  8 09:44:42 2025] Waiting for fifo_result_synth_1 to finish...
[Sat Feb  8 09:44:47 2025] Waiting for fifo_result_synth_1 to finish...
[Sat Feb  8 09:44:52 2025] Waiting for fifo_result_synth_1 to finish...
[Sat Feb  8 09:45:02 2025] Waiting for fifo_result_synth_1 to finish...
[Sat Feb  8 09:45:13 2025] Waiting for fifo_result_synth_1 to finish...
[Sat Feb  8 09:45:23 2025] Waiting for fifo_result_synth_1 to finish...
[Sat Feb  8 09:45:33 2025] Waiting for fifo_result_synth_1 to finish...

*** Running vivado
    with args -log fifo_result.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_result.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fifo_result.tcl -notrace
Command: synth_design -top fifo_result -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15224
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1306.965 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo_result' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/synth/fifo_result.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_8_top' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_infrastructure_v1_1_vl_rfs.v:599]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_infrastructure_v1_1_vl_rfs.v:599]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2342]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2342]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_8_top' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6155] done synthesizing module 'fifo_result' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/synth/fifo_result.v:53]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
WARNING: [Synth 8-7129] Port ACLK in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLKEN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLKEN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk in module xpm_fifo_rst is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[323] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[322] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[321] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[320] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[319] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[318] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[317] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[316] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[315] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[314] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[313] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[312] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[311] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[310] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[309] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[308] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[307] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[306] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[305] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[304] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[303] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[302] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[301] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[300] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[299] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[298] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[297] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[296] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[295] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[294] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[293] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[292] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[291] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[290] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[289] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[288] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[287] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[286] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[285] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[284] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[283] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[282] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[281] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[280] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[279] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[278] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[277] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[276] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[275] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[274] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[273] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[272] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[271] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[270] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[269] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[268] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[267] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[266] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[265] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[264] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[263] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[262] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[261] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[260] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[259] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[258] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[257] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[256] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[255] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[254] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[253] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[252] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[251] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[250] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[249] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[248] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[247] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[246] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[245] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[244] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[243] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[242] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[241] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[240] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[239] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[238] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[237] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[236] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[235] in module xpm_memory_base is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1306.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1306.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1306.965 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1306.965 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/fifo_result_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/fifo_result_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_result_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_result_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fifo_result_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fifo_result_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1366.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1369.254 ; gain = 2.527
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_result_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   10 Bit       Adders := 2     
	   4 Input    9 Bit       Adders := 3     
	   4 Input    2 Bit       Adders := 1     
+---Registers : 
	              324 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---RAMs : 
	             162K Bit	(512 X 324 bit)          RAMs := 1     
+---Muxes : 
	   2 Input    2 Bit        Muxes := 31    
	   4 Input    2 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-5784] Optimized 3 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 324 bits, new ram width 321 bits.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                             | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 324(READ_FIRST)  | W |   | 512 x 324(WRITE_FIRST) |   | R | Port A and B     | 1      | 4      | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                             | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 324(READ_FIRST)  | W |   | 512 x 324(WRITE_FIRST) |   | R | Port A and B     | 1      | 4      | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |     3|
|3     |LUT2     |     9|
|4     |LUT3     |    10|
|5     |LUT4     |    16|
|6     |LUT5     |    10|
|7     |LUT6     |    18|
|8     |RAMB18E1 |     1|
|9     |RAMB36E1 |     4|
|10    |FDRE     |    45|
|11    |FDSE     |     8|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 339 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1369.254 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1369.254 ; gain = 62.289
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1369.254 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1369.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6dd63621
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1369.254 ; gain = 62.289
INFO: [Common 17-1381] The checkpoint 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_result_synth_1/fifo_result.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fifo_result, cache-ID = 8152b3865422d742
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_result_synth_1/fifo_result.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fifo_result_utilization_synth.rpt -pb fifo_result_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb  8 09:45:40 2025...
[Sat Feb  8 09:45:43 2025] fifo_result_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1654.438 ; gain = 0.000
wait_on_run fifo_result_synth_1
wait_on_run fifo_weightfc_synth_1

[Sat Feb  8 09:45:43 2025] Waiting for fifo_result_synth_1 to finish...

*** Running vivado
    with args -log fifo_result.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_result.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fifo_result.tcl -notrace
Command: synth_design -top fifo_result -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15224
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1306.965 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo_result' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/synth/fifo_result.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_8_top' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_infrastructure_v1_1_vl_rfs.v:599]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_infrastructure_v1_1_vl_rfs.v:599]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2342]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2342]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_8_top' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6155] done synthesizing module 'fifo_result' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/synth/fifo_result.v:53]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
WARNING: [Synth 8-7129] Port ACLK in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLKEN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLKEN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk in module xpm_fifo_rst is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[323] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[322] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[321] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[320] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[319] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[318] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[317] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[316] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[315] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[314] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[313] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[312] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[311] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[310] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[309] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[308] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[307] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[306] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[305] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[304] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[303] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[302] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[301] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[300] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[299] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[298] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[297] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[296] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[295] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[294] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[293] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[292] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[291] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[290] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[289] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[288] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[287] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[286] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[285] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[284] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[283] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[282] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[281] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[280] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[279] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[278] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[277] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[276] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[275] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[274] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[273] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[272] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[271] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[270] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[269] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[268] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[267] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[266] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[265] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[264] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[263] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[262] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[261] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[260] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[259] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[258] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[257] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[256] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[255] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[254] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[253] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[252] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[251] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[250] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[249] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[248] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[247] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[246] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[245] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[244] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[243] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[242] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[241] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[240] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[239] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[238] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[237] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[236] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[235] in module xpm_memory_base is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1306.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1306.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1306.965 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1306.965 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/fifo_result_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/fifo_result_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_result_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_result_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fifo_result_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fifo_result_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1366.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1369.254 ; gain = 2.527
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_result_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   10 Bit       Adders := 2     
	   4 Input    9 Bit       Adders := 3     
	   4 Input    2 Bit       Adders := 1     
+---Registers : 
	              324 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---RAMs : 
	             162K Bit	(512 X 324 bit)          RAMs := 1     
+---Muxes : 
	   2 Input    2 Bit        Muxes := 31    
	   4 Input    2 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-5784] Optimized 3 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 324 bits, new ram width 321 bits.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                             | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 324(READ_FIRST)  | W |   | 512 x 324(WRITE_FIRST) |   | R | Port A and B     | 1      | 4      | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                             | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 324(READ_FIRST)  | W |   | 512 x 324(WRITE_FIRST) |   | R | Port A and B     | 1      | 4      | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |     3|
|3     |LUT2     |     9|
|4     |LUT3     |    10|
|5     |LUT4     |    16|
|6     |LUT5     |    10|
|7     |LUT6     |    18|
|8     |RAMB18E1 |     1|
|9     |RAMB36E1 |     4|
|10    |FDRE     |    45|
|11    |FDSE     |     8|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 339 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1369.254 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1369.254 ; gain = 62.289
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1369.254 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1369.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6dd63621
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1369.254 ; gain = 62.289
INFO: [Common 17-1381] The checkpoint 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_result_synth_1/fifo_result.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fifo_result, cache-ID = 8152b3865422d742
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_result_synth_1/fifo_result.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fifo_result_utilization_synth.rpt -pb fifo_result_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb  8 09:45:40 2025...
[Sat Feb  8 09:45:43 2025] fifo_result_synth_1 finished
[Sat Feb  8 09:45:43 2025] Waiting for fifo_weightfc_synth_1 to finish...
[Sat Feb  8 09:45:49 2025] Waiting for fifo_weightfc_synth_1 to finish...
[Sat Feb  8 09:45:54 2025] Waiting for fifo_weightfc_synth_1 to finish...
[Sat Feb  8 09:45:59 2025] Waiting for fifo_weightfc_synth_1 to finish...
[Sat Feb  8 09:46:09 2025] Waiting for fifo_weightfc_synth_1 to finish...
[Sat Feb  8 09:46:19 2025] Waiting for fifo_weightfc_synth_1 to finish...
[Sat Feb  8 09:46:29 2025] Waiting for fifo_weightfc_synth_1 to finish...
[Sat Feb  8 09:46:39 2025] Waiting for fifo_weightfc_synth_1 to finish...

*** Running vivado
    with args -log fifo_weightfc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_weightfc.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fifo_weightfc.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1298.863 ; gain = 0.000
Command: synth_design -top fifo_weightfc -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6568
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1298.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo_weightfc' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/synth/fifo_weightfc.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_8_top' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/hdl/axis_infrastructure_v1_1_vl_rfs.v:599]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/hdl/axis_infrastructure_v1_1_vl_rfs.v:599]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2342]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2342]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_8_top' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6155] done synthesizing module 'fifo_weightfc' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/synth/fifo_weightfc.v:53]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
WARNING: [Synth 8-7129] Port ACLK in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLKEN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLKEN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk in module xpm_fifo_rst is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[103] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[102] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[101] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[100] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[99] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[98] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[97] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[96] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[95] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[94] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[93] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[92] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[91] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[90] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[89] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[88] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[87] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[86] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[85] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[84] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[83] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[82] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[81] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[80] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[79] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[78] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[77] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[76] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[75] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[74] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[73] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[72] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[71] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[70] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[69] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[68] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[67] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[66] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[65] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[64] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[63] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[62] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[61] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[60] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[59] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[58] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[57] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[56] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[55] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[54] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[53] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[52] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[51] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[50] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[49] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[48] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[47] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[46] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[45] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[44] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[43] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[42] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[41] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[40] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[39] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[38] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[37] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[36] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[35] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[34] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[33] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[32] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[31] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[30] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[29] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[28] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[27] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[26] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[25] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[24] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[23] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[22] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[21] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[20] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[19] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[18] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[17] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[16] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[15] in module xpm_memory_base is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1298.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1298.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1298.863 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1298.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/fifo_weightfc_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/fifo_weightfc_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_weightfc_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_weightfc_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fifo_weightfc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fifo_weightfc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1326.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1331.641 ; gain = 5.301
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1331.641 ; gain = 32.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1331.641 ; gain = 32.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_weightfc_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1331.641 ; gain = 32.777
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1331.641 ; gain = 32.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   10 Bit       Adders := 2     
	   4 Input    9 Bit       Adders := 3     
	   4 Input    2 Bit       Adders := 1     
+---Registers : 
	              104 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---RAMs : 
	              52K Bit	(512 X 104 bit)          RAMs := 1     
+---Muxes : 
	   2 Input    2 Bit        Muxes := 31    
	   4 Input    2 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-5784] Optimized 23 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 104 bits, new ram width 81 bits.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1331.641 ; gain = 32.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                             | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 104(READ_FIRST)  | W |   | 512 x 104(WRITE_FIRST) |   | R | Port A and B     | 1      | 1      | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1331.641 ; gain = 32.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1333.816 ; gain = 34.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                             | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 104(READ_FIRST)  | W |   | 512 x 104(WRITE_FIRST) |   | R | Port A and B     | 1      | 1      | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1333.816 ; gain = 34.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1333.816 ; gain = 34.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1333.816 ; gain = 34.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1333.816 ; gain = 34.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1333.816 ; gain = 34.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1333.816 ; gain = 34.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1333.816 ; gain = 34.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |     3|
|3     |LUT2     |     9|
|4     |LUT3     |    10|
|5     |LUT4     |    16|
|6     |LUT5     |    10|
|7     |LUT6     |    18|
|8     |RAMB18E1 |     1|
|9     |RAMB36E1 |     1|
|10    |FDRE     |    45|
|11    |FDSE     |     8|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1333.816 ; gain = 34.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 139 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1333.816 ; gain = 2.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1333.816 ; gain = 34.953
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1344.594 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1348.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: bf22a69a
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1348.246 ; gain = 49.383
INFO: [Common 17-1381] The checkpoint 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_weightfc_synth_1/fifo_weightfc.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fifo_weightfc, cache-ID = 43f5021f26bf2dbf
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_weightfc_synth_1/fifo_weightfc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fifo_weightfc_utilization_synth.rpt -pb fifo_weightfc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb  8 09:46:40 2025...
[Sat Feb  8 09:46:44 2025] fifo_weightfc_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:01:00 . Memory (MB): peak = 1654.438 ; gain = 0.000
wait_on_run fifo_result_synth_1
wait_on_run fifo_weightfc_synth_1
wait_on_run fifo_weight_synth_1

[Sat Feb  8 09:46:44 2025] Waiting for fifo_result_synth_1 to finish...

*** Running vivado
    with args -log fifo_result.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_result.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fifo_result.tcl -notrace
Command: synth_design -top fifo_result -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15224
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1306.965 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo_result' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/synth/fifo_result.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_8_top' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_infrastructure_v1_1_vl_rfs.v:599]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_infrastructure_v1_1_vl_rfs.v:599]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2342]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2342]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_8_top' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6155] done synthesizing module 'fifo_result' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/synth/fifo_result.v:53]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
WARNING: [Synth 8-7129] Port ACLK in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLKEN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLKEN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk in module xpm_fifo_rst is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[323] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[322] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[321] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[320] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[319] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[318] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[317] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[316] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[315] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[314] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[313] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[312] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[311] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[310] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[309] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[308] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[307] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[306] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[305] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[304] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[303] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[302] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[301] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[300] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[299] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[298] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[297] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[296] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[295] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[294] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[293] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[292] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[291] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[290] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[289] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[288] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[287] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[286] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[285] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[284] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[283] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[282] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[281] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[280] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[279] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[278] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[277] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[276] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[275] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[274] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[273] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[272] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[271] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[270] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[269] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[268] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[267] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[266] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[265] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[264] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[263] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[262] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[261] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[260] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[259] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[258] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[257] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[256] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[255] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[254] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[253] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[252] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[251] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[250] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[249] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[248] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[247] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[246] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[245] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[244] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[243] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[242] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[241] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[240] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[239] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[238] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[237] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[236] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[235] in module xpm_memory_base is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1306.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1306.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1306.965 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1306.965 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/fifo_result_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/fifo_result_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_result_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_result_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fifo_result_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fifo_result_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1366.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1369.254 ; gain = 2.527
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_result_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   10 Bit       Adders := 2     
	   4 Input    9 Bit       Adders := 3     
	   4 Input    2 Bit       Adders := 1     
+---Registers : 
	              324 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---RAMs : 
	             162K Bit	(512 X 324 bit)          RAMs := 1     
+---Muxes : 
	   2 Input    2 Bit        Muxes := 31    
	   4 Input    2 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-5784] Optimized 3 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 324 bits, new ram width 321 bits.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                             | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 324(READ_FIRST)  | W |   | 512 x 324(WRITE_FIRST) |   | R | Port A and B     | 1      | 4      | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                             | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 324(READ_FIRST)  | W |   | 512 x 324(WRITE_FIRST) |   | R | Port A and B     | 1      | 4      | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |     3|
|3     |LUT2     |     9|
|4     |LUT3     |    10|
|5     |LUT4     |    16|
|6     |LUT5     |    10|
|7     |LUT6     |    18|
|8     |RAMB18E1 |     1|
|9     |RAMB36E1 |     4|
|10    |FDRE     |    45|
|11    |FDSE     |     8|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 339 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1369.254 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1369.254 ; gain = 62.289
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1369.254 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1369.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6dd63621
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1369.254 ; gain = 62.289
INFO: [Common 17-1381] The checkpoint 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_result_synth_1/fifo_result.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fifo_result, cache-ID = 8152b3865422d742
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_result_synth_1/fifo_result.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fifo_result_utilization_synth.rpt -pb fifo_result_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb  8 09:45:40 2025...
[Sat Feb  8 09:46:44 2025] fifo_result_synth_1 finished
[Sat Feb  8 09:46:44 2025] Waiting for fifo_weightfc_synth_1 to finish...

*** Running vivado
    with args -log fifo_weightfc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_weightfc.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fifo_weightfc.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1298.863 ; gain = 0.000
Command: synth_design -top fifo_weightfc -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6568
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1298.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo_weightfc' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/synth/fifo_weightfc.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_8_top' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/hdl/axis_infrastructure_v1_1_vl_rfs.v:599]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/hdl/axis_infrastructure_v1_1_vl_rfs.v:599]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2342]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2342]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_8_top' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6155] done synthesizing module 'fifo_weightfc' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/synth/fifo_weightfc.v:53]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
WARNING: [Synth 8-7129] Port ACLK in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLKEN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLKEN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk in module xpm_fifo_rst is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[103] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[102] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[101] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[100] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[99] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[98] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[97] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[96] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[95] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[94] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[93] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[92] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[91] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[90] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[89] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[88] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[87] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[86] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[85] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[84] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[83] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[82] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[81] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[80] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[79] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[78] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[77] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[76] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[75] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[74] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[73] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[72] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[71] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[70] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[69] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[68] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[67] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[66] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[65] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[64] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[63] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[62] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[61] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[60] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[59] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[58] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[57] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[56] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[55] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[54] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[53] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[52] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[51] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[50] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[49] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[48] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[47] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[46] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[45] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[44] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[43] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[42] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[41] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[40] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[39] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[38] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[37] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[36] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[35] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[34] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[33] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[32] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[31] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[30] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[29] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[28] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[27] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[26] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[25] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[24] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[23] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[22] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[21] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[20] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[19] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[18] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[17] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[16] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[15] in module xpm_memory_base is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1298.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1298.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1298.863 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1298.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/fifo_weightfc_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/fifo_weightfc_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_weightfc_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_weightfc_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fifo_weightfc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fifo_weightfc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1326.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1331.641 ; gain = 5.301
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1331.641 ; gain = 32.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1331.641 ; gain = 32.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_weightfc_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1331.641 ; gain = 32.777
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1331.641 ; gain = 32.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   10 Bit       Adders := 2     
	   4 Input    9 Bit       Adders := 3     
	   4 Input    2 Bit       Adders := 1     
+---Registers : 
	              104 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---RAMs : 
	              52K Bit	(512 X 104 bit)          RAMs := 1     
+---Muxes : 
	   2 Input    2 Bit        Muxes := 31    
	   4 Input    2 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-5784] Optimized 23 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 104 bits, new ram width 81 bits.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1331.641 ; gain = 32.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                             | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 104(READ_FIRST)  | W |   | 512 x 104(WRITE_FIRST) |   | R | Port A and B     | 1      | 1      | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1331.641 ; gain = 32.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1333.816 ; gain = 34.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                             | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 104(READ_FIRST)  | W |   | 512 x 104(WRITE_FIRST) |   | R | Port A and B     | 1      | 1      | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1333.816 ; gain = 34.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1333.816 ; gain = 34.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1333.816 ; gain = 34.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1333.816 ; gain = 34.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1333.816 ; gain = 34.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1333.816 ; gain = 34.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1333.816 ; gain = 34.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |     3|
|3     |LUT2     |     9|
|4     |LUT3     |    10|
|5     |LUT4     |    16|
|6     |LUT5     |    10|
|7     |LUT6     |    18|
|8     |RAMB18E1 |     1|
|9     |RAMB36E1 |     1|
|10    |FDRE     |    45|
|11    |FDSE     |     8|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1333.816 ; gain = 34.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 139 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1333.816 ; gain = 2.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1333.816 ; gain = 34.953
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1344.594 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1348.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: bf22a69a
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1348.246 ; gain = 49.383
INFO: [Common 17-1381] The checkpoint 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_weightfc_synth_1/fifo_weightfc.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fifo_weightfc, cache-ID = 43f5021f26bf2dbf
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_weightfc_synth_1/fifo_weightfc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fifo_weightfc_utilization_synth.rpt -pb fifo_weightfc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb  8 09:46:40 2025...
[Sat Feb  8 09:46:44 2025] fifo_weightfc_synth_1 finished
[Sat Feb  8 09:46:44 2025] Waiting for fifo_weight_synth_1 to finish...
[Sat Feb  8 09:46:49 2025] Waiting for fifo_weight_synth_1 to finish...
[Sat Feb  8 09:46:54 2025] Waiting for fifo_weight_synth_1 to finish...
[Sat Feb  8 09:46:59 2025] Waiting for fifo_weight_synth_1 to finish...
[Sat Feb  8 09:47:09 2025] Waiting for fifo_weight_synth_1 to finish...
[Sat Feb  8 09:47:19 2025] Waiting for fifo_weight_synth_1 to finish...
[Sat Feb  8 09:47:29 2025] Waiting for fifo_weight_synth_1 to finish...

*** Running vivado
    with args -log fifo_weight.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_weight.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fifo_weight.tcl -notrace
Command: synth_design -top fifo_weight -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21120
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1296.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo_weight' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weight/synth/fifo_weight.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_8_top' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weight/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weight/hdl/axis_infrastructure_v1_1_vl_rfs.v:599]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weight/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weight/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weight/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weight/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weight/hdl/axis_infrastructure_v1_1_vl_rfs.v:599]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2342]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2342]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_8_top' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weight/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6155] done synthesizing module 'fifo_weight' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weight/synth/fifo_weight.v:53]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
WARNING: [Synth 8-7129] Port ACLK in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLKEN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLKEN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk in module xpm_fifo_rst is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[83] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[82] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[81] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[80] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[79] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[78] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[77] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[76] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[75] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[74] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[73] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[72] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[71] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[70] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[69] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[68] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[67] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[66] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[65] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[64] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[63] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[62] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[61] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[60] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[59] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[58] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[57] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[56] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[55] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[54] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[53] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[52] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[51] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[50] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[49] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[48] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[47] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[46] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[45] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[44] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[43] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[42] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[41] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[40] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[39] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[38] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[37] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[36] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[35] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[34] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[33] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[32] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[31] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[30] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[29] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[28] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[27] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[26] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[25] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[24] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[23] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[22] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[21] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[20] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[19] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[18] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[17] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[16] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[15] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[14] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_aclk in module xpm_fifo_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_aclk in module axis_data_fifo_v2_0_8_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1296.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1296.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1296.688 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1296.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weight/fifo_weight_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weight/fifo_weight_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_weight_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_weight_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fifo_weight_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fifo_weight_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1337.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1346.324 ; gain = 8.613
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_weight_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   10 Bit       Adders := 2     
	   4 Input    9 Bit       Adders := 3     
	   4 Input    2 Bit       Adders := 1     
+---Registers : 
	               84 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---RAMs : 
	              42K Bit	(512 X 84 bit)          RAMs := 1     
+---Muxes : 
	   2 Input    2 Bit        Muxes := 31    
	   4 Input    2 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5784] Optimized 19 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 84 bits, new ram width 65 bits.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                             | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 84(READ_FIRST)   | W |   | 512 x 84(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                             | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 84(READ_FIRST)   | W |   | 512 x 84(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |     3|
|3     |LUT2     |     9|
|4     |LUT3     |    10|
|5     |LUT4     |    16|
|6     |LUT5     |    10|
|7     |LUT6     |    18|
|8     |RAMB36E1 |     1|
|9     |FDRE     |    45|
|10    |FDSE     |     8|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 115 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1346.324 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1346.324 ; gain = 49.637
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1346.324 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1348.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c1c30e91
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1348.316 ; gain = 51.629
INFO: [Common 17-1381] The checkpoint 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_weight_synth_1/fifo_weight.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fifo_weight, cache-ID = ec02f183dfac198b
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_weight_synth_1/fifo_weight.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fifo_weight_utilization_synth.rpt -pb fifo_weight_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb  8 09:47:26 2025...
[Sat Feb  8 09:47:29 2025] fifo_weight_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 1654.438 ; gain = 0.000
wait_on_run fifo_result_synth_1
wait_on_run fifo_weightfc_synth_1
wait_on_run fifo_weight_synth_1
wait_on_run fifo_act_synth_1

[Sat Feb  8 09:47:29 2025] Waiting for fifo_result_synth_1 to finish...

*** Running vivado
    with args -log fifo_result.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_result.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fifo_result.tcl -notrace
Command: synth_design -top fifo_result -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15224
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1306.965 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo_result' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/synth/fifo_result.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_8_top' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_infrastructure_v1_1_vl_rfs.v:599]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_infrastructure_v1_1_vl_rfs.v:599]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2342]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2342]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_8_top' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6155] done synthesizing module 'fifo_result' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/synth/fifo_result.v:53]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
WARNING: [Synth 8-7129] Port ACLK in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLKEN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLKEN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk in module xpm_fifo_rst is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[323] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[322] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[321] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[320] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[319] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[318] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[317] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[316] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[315] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[314] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[313] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[312] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[311] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[310] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[309] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[308] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[307] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[306] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[305] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[304] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[303] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[302] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[301] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[300] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[299] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[298] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[297] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[296] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[295] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[294] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[293] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[292] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[291] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[290] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[289] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[288] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[287] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[286] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[285] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[284] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[283] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[282] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[281] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[280] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[279] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[278] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[277] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[276] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[275] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[274] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[273] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[272] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[271] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[270] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[269] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[268] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[267] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[266] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[265] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[264] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[263] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[262] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[261] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[260] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[259] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[258] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[257] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[256] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[255] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[254] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[253] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[252] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[251] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[250] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[249] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[248] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[247] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[246] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[245] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[244] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[243] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[242] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[241] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[240] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[239] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[238] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[237] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[236] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[235] in module xpm_memory_base is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1306.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1306.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1306.965 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1306.965 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/fifo_result_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/fifo_result_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_result_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_result_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fifo_result_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fifo_result_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1366.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1369.254 ; gain = 2.527
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_result_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   10 Bit       Adders := 2     
	   4 Input    9 Bit       Adders := 3     
	   4 Input    2 Bit       Adders := 1     
+---Registers : 
	              324 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---RAMs : 
	             162K Bit	(512 X 324 bit)          RAMs := 1     
+---Muxes : 
	   2 Input    2 Bit        Muxes := 31    
	   4 Input    2 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-5784] Optimized 3 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 324 bits, new ram width 321 bits.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                             | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 324(READ_FIRST)  | W |   | 512 x 324(WRITE_FIRST) |   | R | Port A and B     | 1      | 4      | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                             | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 324(READ_FIRST)  | W |   | 512 x 324(WRITE_FIRST) |   | R | Port A and B     | 1      | 4      | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |     3|
|3     |LUT2     |     9|
|4     |LUT3     |    10|
|5     |LUT4     |    16|
|6     |LUT5     |    10|
|7     |LUT6     |    18|
|8     |RAMB18E1 |     1|
|9     |RAMB36E1 |     4|
|10    |FDRE     |    45|
|11    |FDSE     |     8|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1369.254 ; gain = 62.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 339 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1369.254 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1369.254 ; gain = 62.289
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1369.254 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1369.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6dd63621
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1369.254 ; gain = 62.289
INFO: [Common 17-1381] The checkpoint 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_result_synth_1/fifo_result.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fifo_result, cache-ID = 8152b3865422d742
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_result_synth_1/fifo_result.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fifo_result_utilization_synth.rpt -pb fifo_result_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb  8 09:45:40 2025...
[Sat Feb  8 09:47:29 2025] fifo_result_synth_1 finished
[Sat Feb  8 09:47:29 2025] Waiting for fifo_weightfc_synth_1 to finish...

*** Running vivado
    with args -log fifo_weightfc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_weightfc.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fifo_weightfc.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1298.863 ; gain = 0.000
Command: synth_design -top fifo_weightfc -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6568
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1298.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo_weightfc' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/synth/fifo_weightfc.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_8_top' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/hdl/axis_infrastructure_v1_1_vl_rfs.v:599]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/hdl/axis_infrastructure_v1_1_vl_rfs.v:599]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2342]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2342]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_8_top' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6155] done synthesizing module 'fifo_weightfc' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/synth/fifo_weightfc.v:53]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
WARNING: [Synth 8-7129] Port ACLK in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLKEN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLKEN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk in module xpm_fifo_rst is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[103] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[102] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[101] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[100] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[99] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[98] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[97] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[96] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[95] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[94] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[93] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[92] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[91] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[90] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[89] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[88] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[87] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[86] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[85] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[84] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[83] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[82] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[81] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[80] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[79] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[78] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[77] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[76] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[75] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[74] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[73] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[72] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[71] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[70] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[69] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[68] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[67] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[66] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[65] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[64] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[63] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[62] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[61] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[60] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[59] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[58] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[57] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[56] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[55] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[54] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[53] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[52] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[51] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[50] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[49] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[48] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[47] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[46] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[45] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[44] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[43] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[42] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[41] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[40] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[39] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[38] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[37] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[36] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[35] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[34] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[33] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[32] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[31] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[30] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[29] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[28] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[27] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[26] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[25] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[24] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[23] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[22] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[21] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[20] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[19] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[18] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[17] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[16] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[15] in module xpm_memory_base is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1298.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1298.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1298.863 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1298.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/fifo_weightfc_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/fifo_weightfc_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_weightfc_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_weightfc_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fifo_weightfc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fifo_weightfc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1326.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1331.641 ; gain = 5.301
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1331.641 ; gain = 32.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1331.641 ; gain = 32.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_weightfc_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1331.641 ; gain = 32.777
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1331.641 ; gain = 32.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   10 Bit       Adders := 2     
	   4 Input    9 Bit       Adders := 3     
	   4 Input    2 Bit       Adders := 1     
+---Registers : 
	              104 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---RAMs : 
	              52K Bit	(512 X 104 bit)          RAMs := 1     
+---Muxes : 
	   2 Input    2 Bit        Muxes := 31    
	   4 Input    2 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-5784] Optimized 23 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 104 bits, new ram width 81 bits.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1331.641 ; gain = 32.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                             | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 104(READ_FIRST)  | W |   | 512 x 104(WRITE_FIRST) |   | R | Port A and B     | 1      | 1      | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1331.641 ; gain = 32.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1333.816 ; gain = 34.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                             | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 104(READ_FIRST)  | W |   | 512 x 104(WRITE_FIRST) |   | R | Port A and B     | 1      | 1      | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1333.816 ; gain = 34.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1333.816 ; gain = 34.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1333.816 ; gain = 34.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1333.816 ; gain = 34.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1333.816 ; gain = 34.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1333.816 ; gain = 34.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1333.816 ; gain = 34.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |     3|
|3     |LUT2     |     9|
|4     |LUT3     |    10|
|5     |LUT4     |    16|
|6     |LUT5     |    10|
|7     |LUT6     |    18|
|8     |RAMB18E1 |     1|
|9     |RAMB36E1 |     1|
|10    |FDRE     |    45|
|11    |FDSE     |     8|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1333.816 ; gain = 34.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 139 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1333.816 ; gain = 2.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1333.816 ; gain = 34.953
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1344.594 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1348.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: bf22a69a
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1348.246 ; gain = 49.383
INFO: [Common 17-1381] The checkpoint 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_weightfc_synth_1/fifo_weightfc.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fifo_weightfc, cache-ID = 43f5021f26bf2dbf
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_weightfc_synth_1/fifo_weightfc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fifo_weightfc_utilization_synth.rpt -pb fifo_weightfc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb  8 09:46:40 2025...
[Sat Feb  8 09:47:29 2025] fifo_weightfc_synth_1 finished
[Sat Feb  8 09:47:29 2025] Waiting for fifo_weight_synth_1 to finish...

*** Running vivado
    with args -log fifo_weight.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_weight.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fifo_weight.tcl -notrace
Command: synth_design -top fifo_weight -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21120
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1296.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo_weight' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weight/synth/fifo_weight.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_8_top' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weight/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weight/hdl/axis_infrastructure_v1_1_vl_rfs.v:599]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weight/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weight/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weight/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weight/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weight/hdl/axis_infrastructure_v1_1_vl_rfs.v:599]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2342]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2342]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_8_top' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weight/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6155] done synthesizing module 'fifo_weight' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weight/synth/fifo_weight.v:53]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
WARNING: [Synth 8-7129] Port ACLK in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLKEN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLKEN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk in module xpm_fifo_rst is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[83] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[82] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[81] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[80] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[79] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[78] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[77] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[76] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[75] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[74] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[73] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[72] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[71] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[70] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[69] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[68] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[67] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[66] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[65] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[64] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[63] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[62] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[61] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[60] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[59] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[58] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[57] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[56] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[55] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[54] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[53] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[52] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[51] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[50] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[49] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[48] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[47] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[46] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[45] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[44] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[43] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[42] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[41] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[40] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[39] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[38] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[37] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[36] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[35] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[34] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[33] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[32] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[31] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[30] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[29] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[28] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[27] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[26] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[25] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[24] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[23] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[22] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[21] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[20] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[19] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[18] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[17] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[16] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[15] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[14] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_aclk in module xpm_fifo_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_aclk in module axis_data_fifo_v2_0_8_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1296.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1296.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1296.688 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1296.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weight/fifo_weight_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weight/fifo_weight_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_weight_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_weight_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fifo_weight_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fifo_weight_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1337.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1346.324 ; gain = 8.613
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_weight_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   10 Bit       Adders := 2     
	   4 Input    9 Bit       Adders := 3     
	   4 Input    2 Bit       Adders := 1     
+---Registers : 
	               84 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---RAMs : 
	              42K Bit	(512 X 84 bit)          RAMs := 1     
+---Muxes : 
	   2 Input    2 Bit        Muxes := 31    
	   4 Input    2 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5784] Optimized 19 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 84 bits, new ram width 65 bits.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                             | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 84(READ_FIRST)   | W |   | 512 x 84(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                             | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 84(READ_FIRST)   | W |   | 512 x 84(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |     3|
|3     |LUT2     |     9|
|4     |LUT3     |    10|
|5     |LUT4     |    16|
|6     |LUT5     |    10|
|7     |LUT6     |    18|
|8     |RAMB36E1 |     1|
|9     |FDRE     |    45|
|10    |FDSE     |     8|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1346.324 ; gain = 49.637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 115 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1346.324 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1346.324 ; gain = 49.637
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1346.324 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1348.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c1c30e91
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1348.316 ; gain = 51.629
INFO: [Common 17-1381] The checkpoint 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_weight_synth_1/fifo_weight.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fifo_weight, cache-ID = ec02f183dfac198b
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_weight_synth_1/fifo_weight.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fifo_weight_utilization_synth.rpt -pb fifo_weight_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb  8 09:47:26 2025...
[Sat Feb  8 09:47:29 2025] fifo_weight_synth_1 finished
[Sat Feb  8 09:47:29 2025] Waiting for fifo_act_synth_1 to finish...
[Sat Feb  8 09:47:34 2025] Waiting for fifo_act_synth_1 to finish...
[Sat Feb  8 09:47:39 2025] Waiting for fifo_act_synth_1 to finish...
[Sat Feb  8 09:47:44 2025] Waiting for fifo_act_synth_1 to finish...
[Sat Feb  8 09:47:54 2025] Waiting for fifo_act_synth_1 to finish...
[Sat Feb  8 09:48:04 2025] Waiting for fifo_act_synth_1 to finish...

*** Running vivado
    with args -log fifo_act.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_act.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fifo_act.tcl -notrace
Command: synth_design -top fifo_act -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10836
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1297.711 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo_act' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_act/synth/fifo_act.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_8_top' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_act/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_act/hdl/axis_infrastructure_v1_1_vl_rfs.v:599]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_act/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_act/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_act/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_act/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_act/hdl/axis_infrastructure_v1_1_vl_rfs.v:599]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2342]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (0#1) [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2342]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_8_top' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_act/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6155] done synthesizing module 'fifo_act' (0#1) [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_act/synth/fifo_act.v:53]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
WARNING: [Synth 8-7129] Port ACLK in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLKEN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLKEN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk in module xpm_fifo_rst is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[253] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[252] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[251] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[250] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[249] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[248] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[247] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[246] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[245] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[244] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[243] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[242] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[241] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[240] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[239] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[238] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[237] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[236] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[235] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[234] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[233] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[232] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[231] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[230] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[229] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[228] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[227] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[226] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[225] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[224] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[223] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[222] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[221] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[220] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[219] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[218] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[217] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[216] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[215] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[214] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[213] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[212] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[211] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[210] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[209] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[208] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[207] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[206] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[205] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[204] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[203] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[202] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[201] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[200] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[199] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[198] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[197] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[196] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[195] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[194] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[193] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[192] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[191] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[190] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[189] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[188] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[187] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[186] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[185] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[184] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[183] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[182] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[181] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[180] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[179] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[178] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[177] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[176] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[175] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[174] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[173] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[172] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[171] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[170] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[169] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[168] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[167] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[166] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[165] in module xpm_memory_base is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1297.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1297.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1297.711 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1297.711 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_act/fifo_act_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_act/fifo_act_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_act_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_act_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fifo_act_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fifo_act_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1375.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1378.438 ; gain = 2.734
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1378.438 ; gain = 80.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1378.438 ; gain = 80.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_act_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1378.438 ; gain = 80.727
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1378.438 ; gain = 80.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   11 Bit       Adders := 2     
	   4 Input   10 Bit       Adders := 3     
	   4 Input    2 Bit       Adders := 1     
+---Registers : 
	              254 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---RAMs : 
	             254K Bit	(1024 X 254 bit)          RAMs := 1     
+---Muxes : 
	   2 Input    2 Bit        Muxes := 31    
	   4 Input    2 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-5784] Optimized 3 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 254 bits, new ram width 251 bits.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1378.438 ; gain = 80.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                             | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 254(READ_FIRST)  | W |   | 1 K x 254(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1378.438 ; gain = 80.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1378.438 ; gain = 80.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                             | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 254(READ_FIRST)  | W |   | 1 K x 254(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1378.438 ; gain = 80.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1378.438 ; gain = 80.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1378.438 ; gain = 80.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1378.438 ; gain = 80.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1378.438 ; gain = 80.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1378.438 ; gain = 80.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1378.438 ; gain = 80.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     9|
|2     |LUT1     |     2|
|3     |LUT2     |     7|
|4     |LUT3     |     4|
|5     |LUT4     |    14|
|6     |LUT5     |     9|
|7     |LUT6     |    19|
|8     |RAMB36E1 |     7|
|9     |FDRE     |    49|
|10    |FDSE     |     8|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1378.438 ; gain = 80.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 269 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1378.438 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1378.438 ; gain = 80.727
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1378.438 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1378.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 81166847
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1378.438 ; gain = 80.727
INFO: [Common 17-1381] The checkpoint 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_act_synth_1/fifo_act.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fifo_act, cache-ID = c0e80c100ce0d7c2
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/fifo_act_synth_1/fifo_act.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fifo_act_utilization_synth.rpt -pb fifo_act_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb  8 09:48:07 2025...
[Sat Feb  8 09:48:09 2025] fifo_act_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 1654.438 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CNN_Accelerator_system_Test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CNN_Accelerator_system_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xilinx_vip -prj CNN_Accelerator_system_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/sim/fifo_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_result
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/sim/fifo_weightfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_weightfc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weight/sim/fifo_weight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_weight
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/picture_fifo_0/sim/picture_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picture_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_act/sim/fifo_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_act
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Accelerator
WARNING: [VRFC 10-2938] 'CONV_Load_Act' is already implicitly declared on line 170 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:275]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:122]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:127]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:130]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:140]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:144]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:146]
WARNING: [VRFC 10-3380] identifier 'CONV_State' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:170]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:181]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:183]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:184]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:185]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:199]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:209]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:210]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:214]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:215]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:224]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:232]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:236]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:237]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:241]
WARNING: [VRFC 10-3380] identifier 'CONV_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:242]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:262]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:266]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:268]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:283]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:285]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:318]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:319]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:320]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:321]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:325]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:326]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:329]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:330]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:332]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:333]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:336]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:337]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:347]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:351]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:353]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:359]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:362]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:368]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:372]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:375]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:418]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:419]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:424]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:434]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:441]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:442]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:445]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:447]
WARNING: [VRFC 10-3380] identifier 'POOL_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:450]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:467]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:471]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:474]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:483]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:486]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:488]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:491]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:500]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:504]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:506]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:560]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:561]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:581]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:582]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:586]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:587]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:591]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:608]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:609]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:614]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:615]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:618]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:619]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:627]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:632]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:635]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:641]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:645]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:649]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:651]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_SystolicArray
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/FullCon_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/FullCon_PE_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pool_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_Array_Control
WARNING: [VRFC 10-3380] identifier 'Pool_out_valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_SystolicArray
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Relu_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_M00_AXIS
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S01_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S01_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module windows
WARNING: [VRFC 10-2938] 'divider_out_valid' is already implicitly declared on line 112 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v:115]
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Accelerator_system_Test
WARNING: [VRFC 10-2938] 'mlast' is already implicitly declared on line 151 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:156]
WARNING: [VRFC 10-2938] 'mready' is already implicitly declared on line 152 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:157]
WARNING: [VRFC 10-2938] 'mvalid' is already implicitly declared on line 147 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:158]
WARNING: [VRFC 10-2938] 'mstrb' is already implicitly declared on line 149 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:159]
WARNING: [VRFC 10-2938] 'mkeep' is already implicitly declared on line 150 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:160]
WARNING: [VRFC 10-2938] 'moutdata' is already implicitly declared on line 148 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:161]
WARNING: [VRFC 10-2938] 'plast' is already implicitly declared on line 141 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:185]
WARNING: [VRFC 10-2938] 'pready' is already implicitly declared on line 138 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:186]
WARNING: [VRFC 10-2938] 'pvalid' is already implicitly declared on line 142 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:187]
WARNING: [VRFC 10-3248] data object 'mstrb' is already declared [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:189]
WARNING: [VRFC 10-9364] second declaration of 'mstrb' is ignored [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:189]
WARNING: [VRFC 10-2938] 'pdata' is already implicitly declared on line 139 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:190]
WARNING: [VRFC 10-2938] 'm1_axis_tdata' is already implicitly declared on line 328 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:356]
WARNING: [VRFC 10-2938] 'm1_axis_tlast' is already implicitly declared on line 326 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:357]
WARNING: [VRFC 10-2938] 'm1_axis_tready' is already implicitly declared on line 327 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:358]
WARNING: [VRFC 10-2938] 'm1_axis_tvalid' is already implicitly declared on line 325 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:359]
WARNING: [VRFC 10-2938] 'm2_axis_tdata' is already implicitly declared on line 335 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:467]
WARNING: [VRFC 10-2938] 'm2_axis_tlast' is already implicitly declared on line 333 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:468]
WARNING: [VRFC 10-2938] 'm2_axis_tready' is already implicitly declared on line 334 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:469]
WARNING: [VRFC 10-2938] 'm2_axis_tvalid' is already implicitly declared on line 332 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:470]
WARNING: [VRFC 10-2938] 's3_axis_tdata' is already implicitly declared on line 341 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:541]
WARNING: [VRFC 10-2938] 's3_axis_tlast' is already implicitly declared on line 344 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:542]
WARNING: [VRFC 10-2938] 's3_axis_tready' is already implicitly declared on line 339 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:543]
WARNING: [VRFC 10-2938] 's3_axis_tvalid' is already implicitly declared on line 340 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:544]
WARNING: [VRFC 10-2938] 's3_axis_tstrb' is already implicitly declared on line 343 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:545]
WARNING: [VRFC 10-2938] 's3_axis_tkeep' is already implicitly declared on line 342 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:546]
WARNING: [VRFC 10-3380] identifier 'fp_2' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:211]
WARNING: [VRFC 10-3380] identifier 'fp_2' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:244]
WARNING: [VRFC 10-3380] identifier 'fp_2' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:254]
WARNING: [VRFC 10-3380] identifier 'fp_2' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:265]
WARNING: [VRFC 10-3380] identifier 'fp_1' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:383]
WARNING: [VRFC 10-3380] identifier 'fp_3' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:384]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj CNN_Accelerator_system_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_gen_0'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1654.438 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Accelerator_system_Test_behav xil_defaultlib.CNN_Accelerator_system_Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Accelerator_system_Test_behav xil_defaultlib.CNN_Accelerator_system_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Conv_Kernel_Size' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Conv_Kernel_Num' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:311]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Pool_Kernel_Size' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:312]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Pool_Kernel_Num' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:313]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'FULLCON_Input_Size' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'FULLCON_Output_Size' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:315]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'scaler' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:316]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'scalel' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:317]
WARNING: [VRFC 10-3091] actual bit length 80 differs from formal bit length 64 for port 'weightfc_tdata' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:335]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'result_tkeep' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:342]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'result_tstrb' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:343]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 's_axis_tstrb' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:561]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 's_axis_tkeep' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:562]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_S01_AX...
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_registered=1)(1,0)(1,...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=8)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=7)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=6)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=5)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=4)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=3)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=2)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=8,bus_div=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9)(1,0)(1,0...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.windows(KERNEL_SIZE=5)
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_S00_AX...
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_M00_AX...
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0(KERNEL...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.fifo_act
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=256,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.picture_fifo_0
Compiling module xil_defaultlib.Conv_PE(DATA_WIDTH=8)
Compiling module xil_defaultlib.Conv_SystolicArray(CONV_KERNEL_S...
Compiling module xil_defaultlib.Conv_Array_Control(PARA_WIDTH=8,...
Compiling module xil_defaultlib.Relu
Compiling module xil_defaultlib.Relu_Array_Control(Relu_Num=8)
Compiling module xil_defaultlib.Pool_PE
Compiling module xil_defaultlib.Pooling_SystolicArray(DATA_WIDTH...
Compiling module xil_defaultlib.Pooling_Array_Control(POOL_KERNE...
Compiling module xil_defaultlib.FullCon_PE
Compiling module xil_defaultlib.FullCon_PE_Control(DATA_WIDTH=8,...
Compiling module xil_defaultlib.CNN_Accelerator(RESULT_NUM=8,CON...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.fifo_weight
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.fifo_weightfc
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.fifo_result
Compiling module xil_defaultlib.CNN_Accelerator_system_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CNN_Accelerator_system_Test_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1654.438 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/relu_tb/Relu_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/conv/conv_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/relu_tb/Relu_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/conv/conv_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CNN_Accelerator_system_Test_behav -key {Behavioral:sim_1:Functional:CNN_Accelerator_system_Test} -tclbatch {CNN_Accelerator_system_Test.tcl} -view {E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/imports/behav/window_tb/window_tb_behav.wcfg} -view {E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/imports/behav/cnn/CNN_Accelerator_tb_behav.wcfg} -view {E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/imports/behav/conv/conv_tb_behav.wcfg} -view {E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/imports/behav/window_tb/windows_data_axi_test_behav.wcfg} -view {E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/imports/CNN_System_tb/CNN_Accelerator_system_Test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/imports/behav/window_tb/window_tb_behav.wcfg
WARNING: Simulation object /conv_tb/convtb/clk was not found in the design.
WARNING: Simulation object /conv_tb/convtb/rstn was not found in the design.
WARNING: Simulation object /conv_tb/convtb/Conv_Array_0/\Vertical[3].Horizontal[0].wire_outWtPs  was not found in the design.
WARNING: Simulation object /conv_tb/convtb/Conv_Array_0/\Vertical[3].Horizontal[1].wire_outWtPs  was not found in the design.
WARNING: Simulation object /conv_tb/convtb/Conv_Array_0/\Vertical[3].Horizontal[2].wire_outWtPs  was not found in the design.
WARNING: Simulation object /conv_tb/convtb/Conv_Array_0/\Vertical[3].Horizontal[3].wire_outWtPs  was not found in the design.
WARNING: Simulation object /conv_tb/convtb/Conv_Array_0/reg_outWtPs[3] was not found in the design.
WARNING: Simulation object /conv_tb/convtb/Sum_valid was not found in the design.
WARNING: Simulation object /conv_tb/convtb/io_outSum was not found in the design.
WARNING: Simulation object /conv_tb/convtb/start was not found in the design.
WARNING: Simulation object /conv_tb/convtb/state was not found in the design.
open_wave_config E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/imports/behav/cnn/CNN_Accelerator_tb_behav.wcfg
WARNING: Simulation object /pool_tb/clk was not found in the design.
WARNING: Simulation object /pool_tb/rst_n was not found in the design.
WARNING: Simulation object /pool_tb/io_Max_MeanValid was not found in the design.
WARNING: Simulation object /pool_tb/io_inAct_0 was not found in the design.
WARNING: Simulation object /pool_tb/io_inAct_1 was not found in the design.
WARNING: Simulation object /pool_tb/io_inAct_2 was not found in the design.
WARNING: Simulation object /pool_tb/io_inAct_3 was not found in the design.
WARNING: Simulation object /pool_tb/io_outSum_0 was not found in the design.
WARNING: Simulation object /pool_tb/valid was not found in the design.
open_wave_config E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/imports/behav/conv/conv_tb_behav.wcfg
WARNING: Simulation object /conv_tb/clk was not found in the design.
WARNING: Simulation object /conv_tb/rst_n was not found in the design.
WARNING: Simulation object /conv_tb/io_inAct_0 was not found in the design.
WARNING: Simulation object /conv_tb/io_inAct_1 was not found in the design.
WARNING: Simulation object /conv_tb/io_inAct_2 was not found in the design.
WARNING: Simulation object /conv_tb/io_inAct_3 was not found in the design.
WARNING: Simulation object /conv_tb/io_inWeight_0 was not found in the design.
WARNING: Simulation object /conv_tb/io_inWeight_1 was not found in the design.
WARNING: Simulation object /conv_tb/io_inWeight_2 was not found in the design.
WARNING: Simulation object /conv_tb/io_inWeight_3 was not found in the design.
WARNING: Simulation object /conv_tb/io_outSum_0 was not found in the design.
WARNING: Simulation object /conv_tb/io_outSum_1 was not found in the design.
WARNING: Simulation object /conv_tb/io_outSum_2 was not found in the design.
WARNING: Simulation object /conv_tb/io_outSum_3 was not found in the design.
WARNING: Simulation object /conv_tb/Sum_valid was not found in the design.
open_wave_config E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/imports/behav/window_tb/windows_data_axi_test_behav.wcfg
WARNING: Simulation object /axis_windows_tb/test_aix_windows/s00_axis_aclk was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/s00_axis_aresetn was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/s00_axis_tready was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/s00_axis_tdata was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/s00_axis_tstrb was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/s00_axis_tlast was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/s00_axis_tvalid was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/m00_axis_aclk was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/m00_axis_aresetn was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/m00_axis_tvalid was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/m00_axis_tdata was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/m00_axis_tstrb was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/m00_axis_tkeep was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/m00_axis_tlast was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/m00_axis_tready was not found in the design.
open_wave_config E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/imports/CNN_System_tb/CNN_Accelerator_system_Test_behav.wcfg
source CNN_Accelerator_system_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file E:/Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_testdata/2_2.txt could not be opened
WARNING: file E:/Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_testdata/fifo_pool_act_28_28.txt could not be opened
WARNING: file E:/Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_testdata/Conv1_weight.txt could not be opened
WARNING: file E:/Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_testdata/fifo_fc_act.txt could not be opened
WARNING: file E:/Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_testdata/fifo_fc_weight-1.txt could not be opened
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Accelerator_system_Test.fifo_act_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Accelerator_system_Test/fifo_act_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_261  Scope: CNN_Accelerator_system_Test.fifo_act_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Accelerator_system_Test.fifo0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Accelerator_system_Test/fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_316  Scope: CNN_Accelerator_system_Test.fifo0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Accelerator_system_Test.fifo_weight_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Accelerator_system_Test/fifo_weight_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_937  Scope: CNN_Accelerator_system_Test.fifo_weight_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Accelerator_system_Test.fifo_weightfc_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Accelerator_system_Test/fifo_weightfc_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_994  Scope: CNN_Accelerator_system_Test.fifo_weightfc_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Accelerator_system_Test.fifo_result_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Accelerator_system_Test/fifo_result_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_1051  Scope: CNN_Accelerator_system_Test.fifo_result_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CNN_Accelerator_system_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:52 . Memory (MB): peak = 1654.438 ; gain = 0.000
run all
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 254 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 265 is not valid.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1654.438 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Accelerator_system_Test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CNN_Accelerator_system_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xilinx_vip -prj CNN_Accelerator_system_Test_vlog.prj"
"xvhdl --incr --relax -prj CNN_Accelerator_system_Test_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1654.438 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Accelerator_system_Test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Accelerator_system_Test_behav xil_defaultlib.CNN_Accelerator_system_Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Accelerator_system_Test_behav xil_defaultlib.CNN_Accelerator_system_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Conv_Kernel_Size' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Conv_Kernel_Num' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:311]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Pool_Kernel_Size' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:312]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Pool_Kernel_Num' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:313]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'FULLCON_Input_Size' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'FULLCON_Output_Size' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:315]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'scaler' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:316]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'scalel' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:317]
WARNING: [VRFC 10-3091] actual bit length 80 differs from formal bit length 64 for port 'weightfc_tdata' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:335]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'result_tkeep' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:342]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'result_tstrb' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:343]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 's_axis_tstrb' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:561]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 's_axis_tkeep' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:562]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
WARNING: file E:/Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_testdata/2_2.txt could not be opened
WARNING: file E:/Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_testdata/fifo_pool_act_28_28.txt could not be opened
WARNING: file E:/Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_testdata/Conv1_weight.txt could not be opened
WARNING: file E:/Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_testdata/fifo_fc_act.txt could not be opened
WARNING: file E:/Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_testdata/fifo_fc_weight-1.txt could not be opened
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Accelerator_system_Test.fifo_act_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Accelerator_system_Test/fifo_act_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_261  Scope: CNN_Accelerator_system_Test.fifo_act_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Accelerator_system_Test.fifo0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Accelerator_system_Test/fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_316  Scope: CNN_Accelerator_system_Test.fifo0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Accelerator_system_Test.fifo_weight_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Accelerator_system_Test/fifo_weight_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_937  Scope: CNN_Accelerator_system_Test.fifo_weight_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Accelerator_system_Test.fifo_weightfc_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Accelerator_system_Test/fifo_weightfc_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_994  Scope: CNN_Accelerator_system_Test.fifo_weightfc_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Accelerator_system_Test.fifo_result_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Accelerator_system_Test/fifo_result_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_1051  Scope: CNN_Accelerator_system_Test.fifo_result_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1654.438 ; gain = 0.000
run all
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 254 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 265 is not valid.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1654.438 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Accelerator_system_Test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xilinx_vip -prj CNN_Accelerator_system_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/sim/fifo_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_result
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/sim/fifo_weightfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_weightfc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weight/sim/fifo_weight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_weight
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/picture_fifo_0/sim/picture_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picture_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_act/sim/fifo_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_act
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Accelerator
WARNING: [VRFC 10-2938] 'CONV_Load_Act' is already implicitly declared on line 170 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:275]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:122]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:127]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:130]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:140]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:144]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:146]
WARNING: [VRFC 10-3380] identifier 'CONV_State' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:170]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:181]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:183]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:184]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:185]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:199]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:209]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:210]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:214]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:215]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:224]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:232]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:236]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:237]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:241]
WARNING: [VRFC 10-3380] identifier 'CONV_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:242]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:262]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:266]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:268]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:283]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:285]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:318]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:319]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:320]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:321]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:325]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:326]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:329]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:330]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:332]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:333]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:336]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:337]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:347]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:351]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:353]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:359]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:362]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:368]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:372]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:375]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:418]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:419]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:424]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:434]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:441]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:442]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:445]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:447]
WARNING: [VRFC 10-3380] identifier 'POOL_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:450]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:467]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:471]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:474]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:483]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:486]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:488]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:491]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:500]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:504]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:506]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:560]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:561]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:581]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:582]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:586]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:587]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:591]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:608]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:609]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:614]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:615]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:618]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:619]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:627]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:632]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:635]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:641]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:645]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:649]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:651]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_SystolicArray
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/FullCon_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/FullCon_PE_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pool_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_Array_Control
WARNING: [VRFC 10-3380] identifier 'Pool_out_valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_SystolicArray
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Relu_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_M00_AXIS
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S01_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S01_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module windows
WARNING: [VRFC 10-2938] 'divider_out_valid' is already implicitly declared on line 112 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v:115]
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Accelerator_system_Test
WARNING: [VRFC 10-2938] 'mlast' is already implicitly declared on line 151 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:156]
WARNING: [VRFC 10-2938] 'mready' is already implicitly declared on line 152 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:157]
WARNING: [VRFC 10-2938] 'mvalid' is already implicitly declared on line 147 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:158]
WARNING: [VRFC 10-2938] 'mstrb' is already implicitly declared on line 149 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:159]
WARNING: [VRFC 10-2938] 'mkeep' is already implicitly declared on line 150 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:160]
WARNING: [VRFC 10-2938] 'moutdata' is already implicitly declared on line 148 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:161]
WARNING: [VRFC 10-2938] 'plast' is already implicitly declared on line 141 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:185]
WARNING: [VRFC 10-2938] 'pready' is already implicitly declared on line 138 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:186]
WARNING: [VRFC 10-2938] 'pvalid' is already implicitly declared on line 142 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:187]
WARNING: [VRFC 10-3248] data object 'mstrb' is already declared [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:189]
WARNING: [VRFC 10-9364] second declaration of 'mstrb' is ignored [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:189]
WARNING: [VRFC 10-2938] 'pdata' is already implicitly declared on line 139 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:190]
WARNING: [VRFC 10-2938] 'm1_axis_tdata' is already implicitly declared on line 328 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:356]
WARNING: [VRFC 10-2938] 'm1_axis_tlast' is already implicitly declared on line 326 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:357]
WARNING: [VRFC 10-2938] 'm1_axis_tready' is already implicitly declared on line 327 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:358]
WARNING: [VRFC 10-2938] 'm1_axis_tvalid' is already implicitly declared on line 325 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:359]
WARNING: [VRFC 10-2938] 'm2_axis_tdata' is already implicitly declared on line 335 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:467]
WARNING: [VRFC 10-2938] 'm2_axis_tlast' is already implicitly declared on line 333 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:468]
WARNING: [VRFC 10-2938] 'm2_axis_tready' is already implicitly declared on line 334 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:469]
WARNING: [VRFC 10-2938] 'm2_axis_tvalid' is already implicitly declared on line 332 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:470]
WARNING: [VRFC 10-2938] 's3_axis_tdata' is already implicitly declared on line 341 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:541]
WARNING: [VRFC 10-2938] 's3_axis_tlast' is already implicitly declared on line 344 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:542]
WARNING: [VRFC 10-2938] 's3_axis_tready' is already implicitly declared on line 339 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:543]
WARNING: [VRFC 10-2938] 's3_axis_tvalid' is already implicitly declared on line 340 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:544]
WARNING: [VRFC 10-2938] 's3_axis_tstrb' is already implicitly declared on line 343 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:545]
WARNING: [VRFC 10-2938] 's3_axis_tkeep' is already implicitly declared on line 342 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:546]
WARNING: [VRFC 10-3380] identifier 'fp_2' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:211]
WARNING: [VRFC 10-3380] identifier 'fp_2' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:244]
WARNING: [VRFC 10-3380] identifier 'fp_2' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:254]
WARNING: [VRFC 10-3380] identifier 'fp_2' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:265]
WARNING: [VRFC 10-3380] identifier 'fp_1' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:383]
WARNING: [VRFC 10-3380] identifier 'fp_3' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:384]
"xvhdl --incr --relax -prj CNN_Accelerator_system_Test_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1654.438 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1654.438 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Accelerator_system_Test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Accelerator_system_Test_behav xil_defaultlib.CNN_Accelerator_system_Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Accelerator_system_Test_behav xil_defaultlib.CNN_Accelerator_system_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Conv_Kernel_Size' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Conv_Kernel_Num' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:311]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Pool_Kernel_Size' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:312]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Pool_Kernel_Num' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:313]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'FULLCON_Input_Size' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'FULLCON_Output_Size' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:315]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'scaler' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:316]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'scalel' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:317]
WARNING: [VRFC 10-3091] actual bit length 80 differs from formal bit length 64 for port 'weightfc_tdata' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:335]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'result_tkeep' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:342]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'result_tstrb' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:343]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 's_axis_tstrb' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:561]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 's_axis_tkeep' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:562]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_S01_AX...
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_registered=1)(1,0)(1,...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=8)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=7)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=6)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=5)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=4)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=3)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=2)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=8,bus_div=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9)(1,0)(1,0...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.windows(KERNEL_SIZE=5)
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_S00_AX...
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_M00_AX...
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0(KERNEL...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.fifo_act
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=256,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.picture_fifo_0
Compiling module xil_defaultlib.Conv_PE(DATA_WIDTH=8)
Compiling module xil_defaultlib.Conv_SystolicArray(CONV_KERNEL_S...
Compiling module xil_defaultlib.Conv_Array_Control(PARA_WIDTH=8,...
Compiling module xil_defaultlib.Relu
Compiling module xil_defaultlib.Relu_Array_Control(Relu_Num=8)
Compiling module xil_defaultlib.Pool_PE
Compiling module xil_defaultlib.Pooling_SystolicArray(DATA_WIDTH...
Compiling module xil_defaultlib.Pooling_Array_Control(POOL_KERNE...
Compiling module xil_defaultlib.FullCon_PE
Compiling module xil_defaultlib.FullCon_PE_Control(DATA_WIDTH=8,...
Compiling module xil_defaultlib.CNN_Accelerator(RESULT_NUM=8,CON...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.fifo_weight
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.fifo_weightfc
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.fifo_result
Compiling module xil_defaultlib.CNN_Accelerator_system_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CNN_Accelerator_system_Test_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1654.438 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1654.438 ; gain = 0.000
Time resolution is 1 ps
WARNING: file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_testdata/fifo_pool_act_28_28.txt could not be opened
WARNING: file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_projectE:/Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_testdata/fifo_fc_act.txt could not be opened
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Accelerator_system_Test.fifo_act_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Accelerator_system_Test/fifo_act_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_261  Scope: CNN_Accelerator_system_Test.fifo_act_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Accelerator_system_Test.fifo0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Accelerator_system_Test/fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_316  Scope: CNN_Accelerator_system_Test.fifo0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Accelerator_system_Test.fifo_weight_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Accelerator_system_Test/fifo_weight_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_937  Scope: CNN_Accelerator_system_Test.fifo_weight_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Accelerator_system_Test.fifo_weightfc_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Accelerator_system_Test/fifo_weightfc_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_994  Scope: CNN_Accelerator_system_Test.fifo_weightfc_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Accelerator_system_Test.fifo_result_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Accelerator_system_Test/fifo_result_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_1051  Scope: CNN_Accelerator_system_Test.fifo_result_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 1654.438 ; gain = 0.000
run all
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 244 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 254 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v at line 265 is not valid.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1654.438 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Accelerator_system_Test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xilinx_vip -prj CNN_Accelerator_system_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_result/sim/fifo_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_result
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weightfc/sim/fifo_weightfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_weightfc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_weight/sim/fifo_weight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_weight
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/picture_fifo_0/sim/picture_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picture_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/fifo_act/sim/fifo_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_act
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Accelerator
WARNING: [VRFC 10-2938] 'CONV_Load_Act' is already implicitly declared on line 170 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:275]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:122]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:127]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:130]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:140]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:144]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:146]
WARNING: [VRFC 10-3380] identifier 'CONV_State' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:170]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:181]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:183]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:184]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:185]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:199]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:209]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:210]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:214]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:215]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:224]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:232]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:236]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:237]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:241]
WARNING: [VRFC 10-3380] identifier 'CONV_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:242]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:262]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:266]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:268]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:283]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:285]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:318]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:319]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:320]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:321]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:325]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:326]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:329]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:330]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:332]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:333]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:336]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:337]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:347]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:351]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:353]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:359]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:362]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:368]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:372]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:375]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:418]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:419]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:424]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:434]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:441]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:442]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:445]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:447]
WARNING: [VRFC 10-3380] identifier 'POOL_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:450]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:467]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:471]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:474]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:483]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:486]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:488]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:491]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:500]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:504]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:506]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:560]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:561]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:581]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:582]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:586]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:587]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:591]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:608]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:609]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:614]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:615]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:618]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:619]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:627]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:632]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:635]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:641]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:645]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:649]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:651]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_SystolicArray
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/FullCon_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/FullCon_PE_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pool_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_Array_Control
WARNING: [VRFC 10-3380] identifier 'Pool_out_valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_SystolicArray
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Relu_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_M00_AXIS
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S01_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S01_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module windows
WARNING: [VRFC 10-2938] 'divider_out_valid' is already implicitly declared on line 112 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v:115]
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Accelerator_system_Test
WARNING: [VRFC 10-2938] 'mlast' is already implicitly declared on line 151 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:156]
WARNING: [VRFC 10-2938] 'mready' is already implicitly declared on line 152 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:157]
WARNING: [VRFC 10-2938] 'mvalid' is already implicitly declared on line 147 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:158]
WARNING: [VRFC 10-2938] 'mstrb' is already implicitly declared on line 149 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:159]
WARNING: [VRFC 10-2938] 'mkeep' is already implicitly declared on line 150 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:160]
WARNING: [VRFC 10-2938] 'moutdata' is already implicitly declared on line 148 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:161]
WARNING: [VRFC 10-2938] 'plast' is already implicitly declared on line 141 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:185]
WARNING: [VRFC 10-2938] 'pready' is already implicitly declared on line 138 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:186]
WARNING: [VRFC 10-2938] 'pvalid' is already implicitly declared on line 142 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:187]
WARNING: [VRFC 10-3248] data object 'mstrb' is already declared [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:189]
WARNING: [VRFC 10-9364] second declaration of 'mstrb' is ignored [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:189]
WARNING: [VRFC 10-2938] 'pdata' is already implicitly declared on line 139 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:190]
WARNING: [VRFC 10-2938] 'm1_axis_tdata' is already implicitly declared on line 328 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:356]
WARNING: [VRFC 10-2938] 'm1_axis_tlast' is already implicitly declared on line 326 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:357]
WARNING: [VRFC 10-2938] 'm1_axis_tready' is already implicitly declared on line 327 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:358]
WARNING: [VRFC 10-2938] 'm1_axis_tvalid' is already implicitly declared on line 325 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:359]
WARNING: [VRFC 10-2938] 'm2_axis_tdata' is already implicitly declared on line 335 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:467]
WARNING: [VRFC 10-2938] 'm2_axis_tlast' is already implicitly declared on line 333 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:468]
WARNING: [VRFC 10-2938] 'm2_axis_tready' is already implicitly declared on line 334 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:469]
WARNING: [VRFC 10-2938] 'm2_axis_tvalid' is already implicitly declared on line 332 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:470]
WARNING: [VRFC 10-2938] 's3_axis_tdata' is already implicitly declared on line 341 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:541]
WARNING: [VRFC 10-2938] 's3_axis_tlast' is already implicitly declared on line 344 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:542]
WARNING: [VRFC 10-2938] 's3_axis_tready' is already implicitly declared on line 339 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:543]
WARNING: [VRFC 10-2938] 's3_axis_tvalid' is already implicitly declared on line 340 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:544]
WARNING: [VRFC 10-2938] 's3_axis_tstrb' is already implicitly declared on line 343 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:545]
WARNING: [VRFC 10-2938] 's3_axis_tkeep' is already implicitly declared on line 342 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:546]
WARNING: [VRFC 10-3380] identifier 'fp_2' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:211]
WARNING: [VRFC 10-3380] identifier 'fp_2' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:244]
WARNING: [VRFC 10-3380] identifier 'fp_2' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:254]
WARNING: [VRFC 10-3380] identifier 'fp_2' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:265]
WARNING: [VRFC 10-3380] identifier 'fp_1' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:383]
WARNING: [VRFC 10-3380] identifier 'fp_3' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:384]
"xvhdl --incr --relax -prj CNN_Accelerator_system_Test_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1654.438 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1654.438 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Accelerator_system_Test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Accelerator_system_Test_behav xil_defaultlib.CNN_Accelerator_system_Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Accelerator_system_Test_behav xil_defaultlib.CNN_Accelerator_system_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Conv_Kernel_Size' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Conv_Kernel_Num' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:311]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Pool_Kernel_Size' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:312]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Pool_Kernel_Num' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:313]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'FULLCON_Input_Size' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'FULLCON_Output_Size' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:315]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'scaler' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:316]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'scalel' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:317]
WARNING: [VRFC 10-3091] actual bit length 80 differs from formal bit length 64 for port 'weightfc_tdata' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:335]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'result_tkeep' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:342]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'result_tstrb' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:343]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 's_axis_tstrb' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:561]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 's_axis_tkeep' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:562]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_S01_AX...
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_registered=1)(1,0)(1,...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=8)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=7)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=6)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=5)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=4)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=3)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=2)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=8,bus_div=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9)(1,0)(1,0...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.windows(KERNEL_SIZE=5)
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_S00_AX...
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_M00_AX...
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0(KERNEL...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.fifo_act
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=256,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.picture_fifo_0
Compiling module xil_defaultlib.Conv_PE(DATA_WIDTH=8)
Compiling module xil_defaultlib.Conv_SystolicArray(CONV_KERNEL_S...
Compiling module xil_defaultlib.Conv_Array_Control(PARA_WIDTH=8,...
Compiling module xil_defaultlib.Relu
Compiling module xil_defaultlib.Relu_Array_Control(Relu_Num=8)
Compiling module xil_defaultlib.Pool_PE
Compiling module xil_defaultlib.Pooling_SystolicArray(DATA_WIDTH...
Compiling module xil_defaultlib.Pooling_Array_Control(POOL_KERNE...
Compiling module xil_defaultlib.FullCon_PE
Compiling module xil_defaultlib.FullCon_PE_Control(DATA_WIDTH=8,...
Compiling module xil_defaultlib.CNN_Accelerator(RESULT_NUM=8,CON...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.fifo_weight
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.fifo_weightfc
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.fifo_result
Compiling module xil_defaultlib.CNN_Accelerator_system_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CNN_Accelerator_system_Test_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1654.438 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1654.438 ; gain = 0.000
Time resolution is 1 ps
WARNING: file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_testdata/fifo_pool_act_28_28.txt could not be opened
WARNING: file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_projectE:/Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_testdata/fifo_fc_act.txt could not be opened
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Accelerator_system_Test.fifo_act_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Accelerator_system_Test/fifo_act_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_261  Scope: CNN_Accelerator_system_Test.fifo_act_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Accelerator_system_Test.fifo0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Accelerator_system_Test/fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_316  Scope: CNN_Accelerator_system_Test.fifo0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Accelerator_system_Test.fifo_weight_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Accelerator_system_Test/fifo_weight_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_937  Scope: CNN_Accelerator_system_Test.fifo_weight_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Accelerator_system_Test.fifo_weightfc_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Accelerator_system_Test/fifo_weightfc_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_994  Scope: CNN_Accelerator_system_Test.fifo_weightfc_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Accelerator_system_Test.fifo_result_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Accelerator_system_Test/fifo_result_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_1051  Scope: CNN_Accelerator_system_Test.fifo_result_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
weight read over
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 1654.438 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1654.438 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/CNN_Accelerator_system_Test/fifo_result_1/s_axis_aresetn}} {{/CNN_Accelerator_system_Test/fifo_result_1/s_axis_aclk}} {{/CNN_Accelerator_system_Test/fifo_result_1/s_axis_tvalid}} {{/CNN_Accelerator_system_Test/fifo_result_1/s_axis_tready}} {{/CNN_Accelerator_system_Test/fifo_result_1/s_axis_tdata}} {{/CNN_Accelerator_system_Test/fifo_result_1/s_axis_tstrb}} {{/CNN_Accelerator_system_Test/fifo_result_1/s_axis_tkeep}} {{/CNN_Accelerator_system_Test/fifo_result_1/s_axis_tlast}} {{/CNN_Accelerator_system_Test/fifo_result_1/m_axis_tvalid}} {{/CNN_Accelerator_system_Test/fifo_result_1/m_axis_tready}} {{/CNN_Accelerator_system_Test/fifo_result_1/m_axis_tdata}} {{/CNN_Accelerator_system_Test/fifo_result_1/m_axis_tstrb}} {{/CNN_Accelerator_system_Test/fifo_result_1/m_axis_tkeep}} {{/CNN_Accelerator_system_Test/fifo_result_1/m_axis_tlast}} 
open_bd_design {E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/bd/Accelerator_block_design/Accelerator_block_design.bd}
Reading block design file <E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/bd/Accelerator_block_design/Accelerator_block_design.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_result
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_picture_window
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_weight
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_weight_full
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - RESULT_DATA_FIFO1
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - WEIGHT_FULLCON_FIFO
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - WEIGHT_CONV_ACT_FULLCON_FIFO
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - INACT_DATA_FIFO
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - PICTURE_DATA_FIFO
Adding component instance block -- xilinx.com:module_ref:Windows_Data_Convert_v1_0:1.0 - Windows_Data_Convert_0
Adding component instance block -- xilinx.com:module_ref:CNN_Control:1.0 - CNN_Control_1
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Successfully read diagram <Accelerator_block_design> from block design file <E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/bd/Accelerator_block_design/Accelerator_block_design.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1654.438 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/Accelerator_tb.v w ]
add_files -fileset sim_1 E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/Accelerator_tb.v
update_compile_order -fileset sim_1
open_bd_design {E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/bd/Accelerator_block_design/Accelerator_block_design.bd}
open_bd_design {E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/bd/Accelerator_block_design/Accelerator_block_design.bd}
open_bd_design {E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/bd/Accelerator_block_design/Accelerator_block_design.bd}
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
create_bd_design "CNN_Module"
Wrote  : <E:\Accelerator\CNN_Accelerator\CNN_Accelerator_Vivado_project\Accelerator.srcs\sources_1\bd\CNN_Module\CNN_Module.bd> 
open_bd_design {E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/bd/Accelerator_block_design/Accelerator_block_design.bd}
update_compile_order -fileset sources_1
open_bd_design {E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/bd/Accelerator_block_design/Accelerator_block_design.bd}
open_bd_design {E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/bd/CNN_Module/CNN_Module.bd}
current_bd_design Accelerator_block_design
set tmpCopyObjs [concat  [get_bd_cells {CNN_ACCELERATOR/RESULT_DATA_FIFO1 CNN_ACCELERATOR/WEIGHT_FULLCON_FIFO CNN_ACCELERATOR/PICTURE_DATA_FIFO CNN_ACCELERATOR/WEIGHT_CONV_ACT_FULLCON_FIFO CNN_ACCELERATOR/Windows_Data_Convert_0 CNN_ACCELERATOR/CNN_Control_1 CNN_ACCELERATOR/INACT_DATA_FIFO}] [get_bd_intf_pins {CNN_ACCELERATOR/AXI4_LITE_Control_Accelerator CNN_ACCELERATOR/AXI4_LITE_Control_Window CNN_ACCELERATOR/M_AXIS CNN_ACCELERATOR/S_AXIS2 CNN_ACCELERATOR/S_AXIS1 CNN_ACCELERATOR/S_AXIS}] [get_bd_pins {CNN_ACCELERATOR/s_axis_aresetn CNN_ACCELERATOR/cnn_done CNN_ACCELERATOR/s_axis_aclk CNN_ACCELERATOR/cnn_cnt_0}] [get_bd_intf_nets {CNN_ACCELERATOR/Windows_Data_Convert_0_m00_axis CNN_ACCELERATOR/INACT_DATA_FIFO_M_AXIS CNN_ACCELERATOR/Conn1 CNN_ACCELERATOR/Conn2 CNN_ACCELERATOR/WEIGHT_FULLCON_FIFO_M_AXIS CNN_ACCELERATOR/PICTURE_DATA_FIFO_M_AXIS CNN_ACCELERATOR/Conn4 CNN_ACCELERATOR/Conn5 CNN_ACCELERATOR/WEIGHT_CONV_ACT_FULLCON_FIFO_M_AXIS CNN_ACCELERATOR/Conn6 CNN_ACCELERATOR/s00_axi_1 CNN_ACCELERATOR/CNN_Control_0_result}] [get_bd_nets {CNN_ACCELERATOR/CNN_Control_1_cnn_done CNN_ACCELERATOR/CNN_Control_1_cnn_cnt CNN_ACCELERATOR/s_axis_aclk_1 CNN_ACCELERATOR/s_axis_aresetn_1}]]
current_bd_design CNN_Module
copy_bd_objs -from_design Accelerator_block_design / $tmpCopyObjs
Slave segment '/CNN_Control_1/s00_axi/reg0' is being assigned into address space '/AXI4_LITE_Control_Accelerator' at <0x4000_0000 [ 4K ]>.
Slave segment '/Windows_Data_Convert_0/s01_axi/reg0' is being assigned into address space '/AXI4_LITE_Control_Window' at <0x4000_1000 [ 4K ]>.
regenerate_bd_layout
open_bd_design {E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/bd/CNN_Module/CNN_Module.bd}
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
CRITICAL WARNING: [BD 41-967] AXI interface pin /CNN_Control_1/image is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /CNN_Control_1/weight is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /CNN_Control_1/weightfc is not associated to any clock pin. It may not work correctly.
make_wrapper -files [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/bd/CNN_Module/CNN_Module.bd] -top
INFO: [BD 41-1662] The design 'CNN_Module.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:\Accelerator\CNN_Accelerator\CNN_Accelerator_Vivado_project\Accelerator.srcs\sources_1\bd\CNN_Module\CNN_Module.bd> 
Wrote  : <E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/bd/CNN_Module/ui/bd_7fdb3988.ui> 
Verilog Output written to : E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/bd/CNN_Module/synth/CNN_Module.v
Verilog Output written to : E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/bd/CNN_Module/sim/CNN_Module.v
Verilog Output written to : E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/bd/CNN_Module/hdl/CNN_Module_wrapper.v
add_files -norecurse e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/bd/CNN_Module/hdl/CNN_Module_wrapper.v
update_compile_order -fileset sources_1
open_bd_design {E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/bd/CNN_Module/CNN_Module.bd}
startgroup
set_property -dict [list CONFIG.SCALE_RIGHT {0}] [get_bd_cells CNN_Control_1]
endgroup
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
CRITICAL WARNING: [BD 41-967] AXI interface pin /CNN_Control_1/image is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /CNN_Control_1/weight is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /CNN_Control_1/weightfc is not associated to any clock pin. It may not work correctly.
regenerate_bd_layout
make_wrapper -files [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/bd/CNN_Module/CNN_Module.bd] -top
INFO: [BD 41-1662] The design 'CNN_Module.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:\Accelerator\CNN_Accelerator\CNN_Accelerator_Vivado_project\Accelerator.srcs\sources_1\bd\CNN_Module\CNN_Module.bd> 
Wrote  : <E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/bd/CNN_Module/ui/bd_7fdb3988.ui> 
Verilog Output written to : E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/bd/CNN_Module/synth/CNN_Module.v
Verilog Output written to : E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/bd/CNN_Module/sim/CNN_Module.v
Verilog Output written to : E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/bd/CNN_Module/hdl/CNN_Module_wrapper.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v w ]
add_files -fileset sim_1 E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v
update_compile_order -fileset sim_1
set_property top CNN_Module_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
INFO: [Vivado 12-5457] ref source:E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
generate_target Simulation [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/bd/CNN_Module/CNN_Module.bd]
INFO: [BD 41-1662] The design 'CNN_Module.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/bd/CNN_Module/ui/bd_7fdb3988.ui> 
Verilog Output written to : E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/bd/CNN_Module/synth/CNN_Module.v
Verilog Output written to : E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/bd/CNN_Module/sim/CNN_Module.v
Verilog Output written to : E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/bd/CNN_Module/hdl/CNN_Module_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block CNN_Control_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block INACT_DATA_FIFO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PICTURE_DATA_FIFO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RESULT_DATA_FIFO1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block WEIGHT_CONV_ACT_FULLCON_FIFO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block WEIGHT_FULLCON_FIFO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Windows_Data_Convert_0 .
Exporting to file E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/bd/CNN_Module/hw_handoff/CNN_Module.hwh
Generated Hardware Definition File E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/bd/CNN_Module/synth/CNN_Module.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin image could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /CNN_Control_1
WARNING: [BD 41-2265] Clock pin for protocol instance pin result could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /CNN_Control_1
WARNING: [BD 41-2265] Clock pin for protocol instance pin weight could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /CNN_Control_1
WARNING: [BD 41-2265] Clock pin for protocol instance pin weightfc could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /CNN_Control_1
export_ip_user_files -of_objects [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/bd/CNN_Module/CNN_Module.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/bd/CNN_Module/CNN_Module.bd] -directory E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files -ipstatic_source_dir E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/modelsim} {questa=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/questa} {riviera=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/riviera} {activehdl=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: : "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CNN_Module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xilinx_vip -prj CNN_Module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Accelerator
WARNING: [VRFC 10-2938] 'CONV_Load_Act' is already implicitly declared on line 170 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:275]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:122]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:127]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:130]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:140]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:144]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:146]
WARNING: [VRFC 10-3380] identifier 'CONV_State' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:170]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:181]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:183]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:184]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:185]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:199]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:209]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:210]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:214]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:215]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:224]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:232]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:236]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:237]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:241]
WARNING: [VRFC 10-3380] identifier 'CONV_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:242]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:262]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:266]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:268]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:283]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:285]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:318]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:319]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:320]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:321]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:325]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:326]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:329]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:330]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:332]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:333]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:336]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:337]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:347]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:351]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:353]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:359]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:362]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:368]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:372]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:375]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:418]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:419]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:424]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:434]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:441]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:442]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:445]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:447]
WARNING: [VRFC 10-3380] identifier 'POOL_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:450]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:467]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:471]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:474]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:483]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:486]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:488]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:491]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:500]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:504]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:506]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:560]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:561]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:581]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:582]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:586]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:587]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:591]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:608]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:609]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:614]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:615]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:618]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:619]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:627]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:632]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:635]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:641]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:645]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:649]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:651]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Control_v1_0_S00_AXI
WARNING: [VRFC 10-8497] literal value 'h8 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:370]
WARNING: [VRFC 10-8497] literal value 'h9 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:377]
WARNING: [VRFC 10-8497] literal value 'h8 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:511]
WARNING: [VRFC 10-8497] literal value 'h9 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:512]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_SystolicArray
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/FullCon_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/FullCon_PE_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pool_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_Array_Control
WARNING: [VRFC 10-3380] identifier 'Pool_out_valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_SystolicArray
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Relu_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_M00_AXIS
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S01_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S01_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module windows
WARNING: [VRFC 10-2938] 'divider_out_valid' is already implicitly declared on line 112 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v:115]
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_CNN_Control_1_0/sim/CNN_Module_CNN_Control_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_CNN_Control_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_INACT_DATA_FIFO_0/sim/CNN_Module_INACT_DATA_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_INACT_DATA_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_PICTURE_DATA_FIFO_0/sim/CNN_Module_PICTURE_DATA_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_PICTURE_DATA_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_RESULT_DATA_FIFO1_0/sim/CNN_Module_RESULT_DATA_FIFO1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_RESULT_DATA_FIFO1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0/sim/CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_WEIGHT_FULLCON_FIFO_0/sim/CNN_Module_WEIGHT_FULLCON_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_WEIGHT_FULLCON_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_Windows_Data_Convert_0_0/sim/CNN_Module_Windows_Data_Convert_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_Windows_Data_Convert_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/sim/CNN_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/bd/CNN_Module/hdl/CNN_Module_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj CNN_Module_tb_vhdl.prj"
ERROR: [XSIM 43-4316] Can not find file: e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/div_gen_0/sim/div_gen_0.vhd
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2014.949 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2014.949 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
generate_target all [get_files  E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_0'...
catch { config_ip_cache -export [get_ips -all div_gen_0] }
export_ip_user_files -of_objects [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -sync -force -quiet
launch_runs div_gen_0_synth_1 -jobs 8
[Sat Feb  8 18:09:41 2025] Launched div_gen_0_synth_1...
Run output will be captured here: E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.runs/div_gen_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2045.973 ; gain = 0.000
export_simulation -of_objects [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -directory E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files -ipstatic_source_dir E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/modelsim} {questa=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/questa} {riviera=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/riviera} {activehdl=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'Accelerator_block_design_CNN_Control_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'Accelerator_block_design_CNN_Control_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'Accelerator_block_design_INACT_DATA_FIFO_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'Accelerator_block_design_INACT_DATA_FIFO_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'Accelerator_block_design_Windows_Data_Convert_0_5'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'Accelerator_block_design_Windows_Data_Convert_0_5'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'Accelerator_block_design_axi_dma_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'Accelerator_block_design_axi_dma_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'Accelerator_block_design_axi_dma_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'Accelerator_block_design_axi_dma_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'Accelerator_block_design_axi_dma_0_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'Accelerator_block_design_axi_dma_0_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'Accelerator_block_design_axi_dma_0_3'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'Accelerator_block_design_axi_dma_0_3'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'Accelerator_block_design_axi_intc_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'Accelerator_block_design_axi_intc_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'Accelerator_block_design_proc_sys_reset_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'Accelerator_block_design_proc_sys_reset_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'Accelerator_block_design_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'Accelerator_block_design_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'Accelerator_block_design_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'Accelerator_block_design_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'Accelerator_block_design_xbar_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'Accelerator_block_design_xbar_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'axi_vip_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'axi_vip_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'axis_data_fifo_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'axis_data_fifo_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'div_gen_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'div_gen_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fifo_act'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fifo_act'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fifo_result'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fifo_result'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fifo_weight'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fifo_weight'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fifo_weightfc'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fifo_weightfc'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/relu_tb/Relu_tb_behav.wcfg
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/conv/conv_tb_behav.wcfg
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: E:/Accelerator/CNN_Accelerator/Accelerator/Accelerator.srcs/utils_1/imports/synth_1/Conv_SystolicArray.dcp
INFO: [Vivado 12-5457] ref source:E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CNN_Module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xilinx_vip -prj CNN_Module_tb_vlog.prj"
"xvhdl --incr --relax -prj CNN_Module_tb_vhdl.prj"
ERROR: [XSIM 43-4316] Can not find file: e:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/div_gen_0/sim/div_gen_0.vhd
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2045.973 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
delete_ip_run [get_files -of_objects [get_fileset div_gen_0] E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [Project 1-386] Moving file 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci' from fileset 'div_gen_0' to fileset 'sources_1'.
set_property generate_synth_checkpoint false [get_files  E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
generate_target all [get_files  E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_0'...
export_ip_user_files -of_objects [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -directory E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files -ipstatic_source_dir E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/modelsim} {questa=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/questa} {riviera=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/riviera} {activehdl=E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
INFO: [Vivado 12-5457] ref source:E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CNN_Module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xilinx_vip -prj CNN_Module_tb_vlog.prj"
"xvhdl --incr --relax -prj CNN_Module_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_gen_0'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 256 for port 'M_AXIS_tdata' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v:155]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'select_mode' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling module xil_defaultlib.CNN_Control_v1_0_S00_AXI(CONV_KE...
Compiling module xil_defaultlib.Conv_PE(DATA_WIDTH=8)
Compiling module xil_defaultlib.Conv_SystolicArray(CONV_KERNEL_S...
Compiling module xil_defaultlib.Conv_Array_Control(PARA_WIDTH=8,...
Compiling module xil_defaultlib.Relu
Compiling module xil_defaultlib.Relu_Array_Control(Relu_Num=8)
Compiling module xil_defaultlib.Pool_PE
Compiling module xil_defaultlib.Pooling_SystolicArray(DATA_WIDTH...
Compiling module xil_defaultlib.Pooling_Array_Control(POOL_KERNE...
Compiling module xil_defaultlib.FullCon_PE
Compiling module xil_defaultlib.FullCon_PE_Control(DATA_WIDTH=8,...
Compiling module xil_defaultlib.CNN_Accelerator(RESULT_NUM=8,CON...
Compiling module xil_defaultlib.CNN_Control(RESULT_NUM=8,CONV_KE...
Compiling module xil_defaultlib.CNN_Module_CNN_Control_1_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_INACT_DATA_FIFO_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_PICTURE_DATA_FIFO_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(WRITE_DATA_WIDTH=3...
Compiling module xpm.xpm_fifo_axis(TDATA_WIDTH=256,US...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_RESULT_DATA_FIFO1_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_WEIGHT_CONV_ACT_FULLC...
Compiling module xil_defaultlib.CNN_Module_WEIGHT_FULLCON_FIFO_0
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_S01_AX...
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_registered=1)(1,0)(1,...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=8)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=7)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=6)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=5)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=4)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=3)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=2)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=8,bus_div=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9)(1,0)(1,0...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.windows(KERNEL_SIZE=5)
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_S00_AX...
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_M00_AX...
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0(KERNEL...
Compiling module xil_defaultlib.CNN_Module_Windows_Data_Convert_...
Compiling module xil_defaultlib.CNN_Module
Compiling module xil_defaultlib.CNN_Module_wrapper
Compiling module xil_defaultlib.CNN_Module_tb
WARNING: [XSIM 43-3373] "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 264. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 277. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 289. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot CNN_Module_tb_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 2078.160 ; gain = 21.520
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/relu_tb/Relu_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/conv/conv_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/relu_tb/Relu_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/conv/conv_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CNN_Module_tb_behav -key {Behavioral:sim_1:Functional:CNN_Module_tb} -tclbatch {CNN_Module_tb.tcl} -protoinst "protoinst_files/CNN_Module.protoinst" -view {E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/imports/behav/window_tb/window_tb_behav.wcfg} -view {E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/imports/behav/cnn/CNN_Accelerator_tb_behav.wcfg} -view {E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/imports/behav/conv/conv_tb_behav.wcfg} -view {E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/imports/behav/window_tb/windows_data_axi_test_behav.wcfg} -view {E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/imports/CNN_System_tb/CNN_Accelerator_system_Test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/CNN_Module.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/s00_axi
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s01_axi
WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
open_wave_config E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/imports/behav/window_tb/window_tb_behav.wcfg
WARNING: Simulation object /conv_tb/convtb/clk was not found in the design.
WARNING: Simulation object /conv_tb/convtb/rstn was not found in the design.
WARNING: Simulation object /conv_tb/convtb/Conv_Array_0/\Vertical[3].Horizontal[0].wire_outWtPs  was not found in the design.
WARNING: Simulation object /conv_tb/convtb/Conv_Array_0/\Vertical[3].Horizontal[1].wire_outWtPs  was not found in the design.
WARNING: Simulation object /conv_tb/convtb/Conv_Array_0/\Vertical[3].Horizontal[2].wire_outWtPs  was not found in the design.
WARNING: Simulation object /conv_tb/convtb/Conv_Array_0/\Vertical[3].Horizontal[3].wire_outWtPs  was not found in the design.
WARNING: Simulation object /conv_tb/convtb/Conv_Array_0/reg_outWtPs[3] was not found in the design.
WARNING: Simulation object /conv_tb/convtb/Sum_valid was not found in the design.
WARNING: Simulation object /conv_tb/convtb/io_outSum was not found in the design.
WARNING: Simulation object /conv_tb/convtb/start was not found in the design.
WARNING: Simulation object /conv_tb/convtb/state was not found in the design.
open_wave_config E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/imports/behav/cnn/CNN_Accelerator_tb_behav.wcfg
WARNING: Simulation object /pool_tb/clk was not found in the design.
WARNING: Simulation object /pool_tb/rst_n was not found in the design.
WARNING: Simulation object /pool_tb/io_Max_MeanValid was not found in the design.
WARNING: Simulation object /pool_tb/io_inAct_0 was not found in the design.
WARNING: Simulation object /pool_tb/io_inAct_1 was not found in the design.
WARNING: Simulation object /pool_tb/io_inAct_2 was not found in the design.
WARNING: Simulation object /pool_tb/io_inAct_3 was not found in the design.
WARNING: Simulation object /pool_tb/io_outSum_0 was not found in the design.
WARNING: Simulation object /pool_tb/valid was not found in the design.
open_wave_config E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/imports/behav/conv/conv_tb_behav.wcfg
WARNING: Simulation object /conv_tb/clk was not found in the design.
WARNING: Simulation object /conv_tb/rst_n was not found in the design.
WARNING: Simulation object /conv_tb/io_inAct_0 was not found in the design.
WARNING: Simulation object /conv_tb/io_inAct_1 was not found in the design.
WARNING: Simulation object /conv_tb/io_inAct_2 was not found in the design.
WARNING: Simulation object /conv_tb/io_inAct_3 was not found in the design.
WARNING: Simulation object /conv_tb/io_inWeight_0 was not found in the design.
WARNING: Simulation object /conv_tb/io_inWeight_1 was not found in the design.
WARNING: Simulation object /conv_tb/io_inWeight_2 was not found in the design.
WARNING: Simulation object /conv_tb/io_inWeight_3 was not found in the design.
WARNING: Simulation object /conv_tb/io_outSum_0 was not found in the design.
WARNING: Simulation object /conv_tb/io_outSum_1 was not found in the design.
WARNING: Simulation object /conv_tb/io_outSum_2 was not found in the design.
WARNING: Simulation object /conv_tb/io_outSum_3 was not found in the design.
WARNING: Simulation object /conv_tb/Sum_valid was not found in the design.
open_wave_config E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/imports/behav/window_tb/windows_data_axi_test_behav.wcfg
WARNING: Simulation object /axis_windows_tb/test_aix_windows/s00_axis_aclk was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/s00_axis_aresetn was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/s00_axis_tready was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/s00_axis_tdata was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/s00_axis_tstrb was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/s00_axis_tlast was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/s00_axis_tvalid was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/m00_axis_aclk was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/m00_axis_aresetn was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/m00_axis_tvalid was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/m00_axis_tdata was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/m00_axis_tstrb was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/m00_axis_tkeep was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/m00_axis_tlast was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/m00_axis_tready was not found in the design.
open_wave_config E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/imports/CNN_System_tb/CNN_Accelerator_system_Test_behav.wcfg
WARNING: Simulation object /CNN_Accelerator_system_Test/clk was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/rstn was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/scaler was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/scalel was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/image_tvalid was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/image_tlast was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/image_tready was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/image_tdata was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/image_tkeep was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/image_tstrb was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/weight_tvalid was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/weight_tlast was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/weight_tready was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/weight_tdata was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/weight_tkeep was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/weight_tstrb was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/weightfc_tvalid was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/weightfc_tlast was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/weightfc_tready was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/weightfc_tdata was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/weightfc_tkeep was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/weightfc_tstrb was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/result_tready was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/result_tlast was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/result_tvalid was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/result_tdata was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/result_tkeep was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/result_tstrb was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/cnn_done was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/cnn_cnt was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/CONV_Outsum was not found in the design.
WARNING: Simulation object /CNN_Accelerator_system_Test/CNN_Accelerator_00/CONV_Outsum_Valid was not found in the design.
source CNN_Module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.INACT_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/INACT_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_528  Scope: CNN_Module_tb.uut.CNN_Module_i.INACT_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.PICTURE_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/PICTURE_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_583  Scope: CNN_Module_tb.uut.CNN_Module_i.PICTURE_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.RESULT_DATA_FIFO1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/RESULT_DATA_FIFO1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_638  Scope: CNN_Module_tb.uut.CNN_Module_i.RESULT_DATA_FIFO1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.WEIGHT_CONV_ACT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/WEIGHT_CONV_ACT_FULLCON_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_693  Scope: CNN_Module_tb.uut.CNN_Module_i.WEIGHT_CONV_ACT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.WEIGHT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/WEIGHT_FULLCON_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_693  Scope: CNN_Module_tb.uut.CNN_Module_i.WEIGHT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
WARNING: file /sim_txt/input_fcweight_data.txt could not be opened
WARNING: file ./sim_txt/input_weight_data.txt could not be opened
WARNING: file ./sim_txt/input_feature_data.txt could not be opened

$finish called at time : 135 ns : File "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 256
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CNN_Module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 2132.977 ; gain = 76.336
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xilinx_vip -prj CNN_Module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Accelerator
WARNING: [VRFC 10-2938] 'CONV_Load_Act' is already implicitly declared on line 170 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:275]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:122]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:127]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:130]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:140]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:144]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:146]
WARNING: [VRFC 10-3380] identifier 'CONV_State' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:170]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:181]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:183]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:184]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:185]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:199]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:209]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:210]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:214]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:215]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:224]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:232]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:236]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:237]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:241]
WARNING: [VRFC 10-3380] identifier 'CONV_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:242]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:262]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:266]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:268]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:283]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:285]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:318]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:319]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:320]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:321]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:325]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:326]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:329]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:330]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:332]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:333]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:336]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:337]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:347]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:351]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:353]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:359]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:362]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:368]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:372]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:375]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:418]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:419]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:424]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:434]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:441]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:442]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:445]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:447]
WARNING: [VRFC 10-3380] identifier 'POOL_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:450]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:467]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:471]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:474]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:483]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:486]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:488]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:491]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:500]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:504]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:506]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:560]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:561]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:581]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:582]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:586]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:587]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:591]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:608]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:609]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:614]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:615]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:618]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:619]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:627]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:632]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:635]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:641]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:645]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:649]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:651]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Control_v1_0_S00_AXI
WARNING: [VRFC 10-8497] literal value 'h8 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:370]
WARNING: [VRFC 10-8497] literal value 'h9 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:377]
WARNING: [VRFC 10-8497] literal value 'h8 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:511]
WARNING: [VRFC 10-8497] literal value 'h9 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:512]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_SystolicArray
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/FullCon_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/FullCon_PE_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pool_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_Array_Control
WARNING: [VRFC 10-3380] identifier 'Pool_out_valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_SystolicArray
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Relu_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_M00_AXIS
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S01_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S01_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module windows
WARNING: [VRFC 10-2938] 'divider_out_valid' is already implicitly declared on line 112 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v:115]
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_CNN_Control_1_0/sim/CNN_Module_CNN_Control_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_CNN_Control_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_INACT_DATA_FIFO_0/sim/CNN_Module_INACT_DATA_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_INACT_DATA_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_PICTURE_DATA_FIFO_0/sim/CNN_Module_PICTURE_DATA_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_PICTURE_DATA_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_RESULT_DATA_FIFO1_0/sim/CNN_Module_RESULT_DATA_FIFO1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_RESULT_DATA_FIFO1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0/sim/CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_WEIGHT_FULLCON_FIFO_0/sim/CNN_Module_WEIGHT_FULLCON_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_WEIGHT_FULLCON_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_Windows_Data_Convert_0_0/sim/CNN_Module_Windows_Data_Convert_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_Windows_Data_Convert_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/sim/CNN_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/bd/CNN_Module/hdl/CNN_Module_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_tb
"xvhdl --incr --relax -prj CNN_Module_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2132.977 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2132.977 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 256 for port 'M_AXIS_tdata' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v:155]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'select_mode' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling module xil_defaultlib.CNN_Control_v1_0_S00_AXI(CONV_KE...
Compiling module xil_defaultlib.Conv_PE(DATA_WIDTH=8)
Compiling module xil_defaultlib.Conv_SystolicArray(CONV_KERNEL_S...
Compiling module xil_defaultlib.Conv_Array_Control(PARA_WIDTH=8,...
Compiling module xil_defaultlib.Relu
Compiling module xil_defaultlib.Relu_Array_Control(Relu_Num=8)
Compiling module xil_defaultlib.Pool_PE
Compiling module xil_defaultlib.Pooling_SystolicArray(DATA_WIDTH...
Compiling module xil_defaultlib.Pooling_Array_Control(POOL_KERNE...
Compiling module xil_defaultlib.FullCon_PE
Compiling module xil_defaultlib.FullCon_PE_Control(DATA_WIDTH=8,...
Compiling module xil_defaultlib.CNN_Accelerator(RESULT_NUM=8,CON...
Compiling module xil_defaultlib.CNN_Control(RESULT_NUM=8,CONV_KE...
Compiling module xil_defaultlib.CNN_Module_CNN_Control_1_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_INACT_DATA_FIFO_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_PICTURE_DATA_FIFO_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(WRITE_DATA_WIDTH=3...
Compiling module xpm.xpm_fifo_axis(TDATA_WIDTH=256,US...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_RESULT_DATA_FIFO1_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_WEIGHT_CONV_ACT_FULLC...
Compiling module xil_defaultlib.CNN_Module_WEIGHT_FULLCON_FIFO_0
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_S01_AX...
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_registered=1)(1,0)(1,...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=8)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=7)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=6)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=5)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=4)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=3)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=2)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=8,bus_div=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9)(1,0)(1,0...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.windows(KERNEL_SIZE=5)
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_S00_AX...
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_M00_AX...
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0(KERNEL...
Compiling module xil_defaultlib.CNN_Module_Windows_Data_Convert_...
Compiling module xil_defaultlib.CNN_Module
Compiling module xil_defaultlib.CNN_Module_wrapper
Compiling module xil_defaultlib.CNN_Module_tb
WARNING: [XSIM 43-3373] "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 264. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 277. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 289. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot CNN_Module_tb_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 2138.445 ; gain = 5.469
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 2138.445 ; gain = 5.469
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/CNN_Module.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/s00_axi
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s01_axi
WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.INACT_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/INACT_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_528  Scope: CNN_Module_tb.uut.CNN_Module_i.INACT_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.PICTURE_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/PICTURE_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_583  Scope: CNN_Module_tb.uut.CNN_Module_i.PICTURE_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.RESULT_DATA_FIFO1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/RESULT_DATA_FIFO1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_638  Scope: CNN_Module_tb.uut.CNN_Module_i.RESULT_DATA_FIFO1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.WEIGHT_CONV_ACT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/WEIGHT_CONV_ACT_FULLCON_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_693  Scope: CNN_Module_tb.uut.CNN_Module_i.WEIGHT_CONV_ACT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.WEIGHT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/WEIGHT_FULLCON_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_693  Scope: CNN_Module_tb.uut.CNN_Module_i.WEIGHT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
WARNING: file .sim_txtinput_fcweight_data.txt could not be opened
WARNING: file .sim_txtinput_weight_data.txt could not be opened
WARNING: file .sim_txtinput_feature_data.txt could not be opened

$finish called at time : 135 ns : File "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 256
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 2138.445 ; gain = 5.469
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xilinx_vip -prj CNN_Module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Accelerator
WARNING: [VRFC 10-2938] 'CONV_Load_Act' is already implicitly declared on line 170 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:275]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:122]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:127]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:130]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:140]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:144]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:146]
WARNING: [VRFC 10-3380] identifier 'CONV_State' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:170]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:181]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:183]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:184]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:185]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:199]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:209]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:210]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:214]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:215]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:224]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:232]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:236]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:237]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:241]
WARNING: [VRFC 10-3380] identifier 'CONV_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:242]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:262]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:266]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:268]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:283]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:285]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:318]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:319]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:320]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:321]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:325]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:326]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:329]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:330]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:332]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:333]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:336]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:337]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:347]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:351]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:353]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:359]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:362]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:368]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:372]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:375]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:418]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:419]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:424]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:434]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:441]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:442]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:445]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:447]
WARNING: [VRFC 10-3380] identifier 'POOL_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:450]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:467]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:471]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:474]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:483]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:486]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:488]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:491]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:500]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:504]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:506]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:560]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:561]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:581]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:582]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:586]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:587]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:591]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:608]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:609]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:614]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:615]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:618]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:619]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:627]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:632]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:635]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:641]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:645]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:649]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:651]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Control_v1_0_S00_AXI
WARNING: [VRFC 10-8497] literal value 'h8 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:370]
WARNING: [VRFC 10-8497] literal value 'h9 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:377]
WARNING: [VRFC 10-8497] literal value 'h8 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:511]
WARNING: [VRFC 10-8497] literal value 'h9 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:512]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_SystolicArray
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/FullCon_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/FullCon_PE_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pool_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_Array_Control
WARNING: [VRFC 10-3380] identifier 'Pool_out_valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_SystolicArray
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Relu_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_M00_AXIS
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S01_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S01_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module windows
WARNING: [VRFC 10-2938] 'divider_out_valid' is already implicitly declared on line 112 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v:115]
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_CNN_Control_1_0/sim/CNN_Module_CNN_Control_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_CNN_Control_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_INACT_DATA_FIFO_0/sim/CNN_Module_INACT_DATA_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_INACT_DATA_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_PICTURE_DATA_FIFO_0/sim/CNN_Module_PICTURE_DATA_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_PICTURE_DATA_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_RESULT_DATA_FIFO1_0/sim/CNN_Module_RESULT_DATA_FIFO1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_RESULT_DATA_FIFO1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0/sim/CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_WEIGHT_FULLCON_FIFO_0/sim/CNN_Module_WEIGHT_FULLCON_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_WEIGHT_FULLCON_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_Windows_Data_Convert_0_0/sim/CNN_Module_Windows_Data_Convert_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_Windows_Data_Convert_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/sim/CNN_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/bd/CNN_Module/hdl/CNN_Module_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_tb
"xvhdl --incr --relax -prj CNN_Module_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2138.445 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2138.445 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 256 for port 'M_AXIS_tdata' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v:155]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'select_mode' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling module xil_defaultlib.CNN_Control_v1_0_S00_AXI(CONV_KE...
Compiling module xil_defaultlib.Conv_PE(DATA_WIDTH=8)
Compiling module xil_defaultlib.Conv_SystolicArray(CONV_KERNEL_S...
Compiling module xil_defaultlib.Conv_Array_Control(PARA_WIDTH=8,...
Compiling module xil_defaultlib.Relu
Compiling module xil_defaultlib.Relu_Array_Control(Relu_Num=8)
Compiling module xil_defaultlib.Pool_PE
Compiling module xil_defaultlib.Pooling_SystolicArray(DATA_WIDTH...
Compiling module xil_defaultlib.Pooling_Array_Control(POOL_KERNE...
Compiling module xil_defaultlib.FullCon_PE
Compiling module xil_defaultlib.FullCon_PE_Control(DATA_WIDTH=8,...
Compiling module xil_defaultlib.CNN_Accelerator(RESULT_NUM=8,CON...
Compiling module xil_defaultlib.CNN_Control(RESULT_NUM=8,CONV_KE...
Compiling module xil_defaultlib.CNN_Module_CNN_Control_1_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_INACT_DATA_FIFO_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_PICTURE_DATA_FIFO_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(WRITE_DATA_WIDTH=3...
Compiling module xpm.xpm_fifo_axis(TDATA_WIDTH=256,US...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_RESULT_DATA_FIFO1_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_WEIGHT_CONV_ACT_FULLC...
Compiling module xil_defaultlib.CNN_Module_WEIGHT_FULLCON_FIFO_0
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_S01_AX...
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_registered=1)(1,0)(1,...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=8)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=7)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=6)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=5)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=4)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=3)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=2)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=8,bus_div=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9)(1,0)(1,0...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.windows(KERNEL_SIZE=5)
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_S00_AX...
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_M00_AX...
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0(KERNEL...
Compiling module xil_defaultlib.CNN_Module_Windows_Data_Convert_...
Compiling module xil_defaultlib.CNN_Module
Compiling module xil_defaultlib.CNN_Module_wrapper
Compiling module xil_defaultlib.CNN_Module_tb
WARNING: [XSIM 43-3373] "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 264. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 277. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 289. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot CNN_Module_tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2148.645 ; gain = 10.199
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 2148.645 ; gain = 10.199
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/CNN_Module.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/s00_axi
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s01_axi
WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.INACT_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/INACT_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_528  Scope: CNN_Module_tb.uut.CNN_Module_i.INACT_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.PICTURE_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/PICTURE_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_583  Scope: CNN_Module_tb.uut.CNN_Module_i.PICTURE_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.RESULT_DATA_FIFO1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/RESULT_DATA_FIFO1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_638  Scope: CNN_Module_tb.uut.CNN_Module_i.RESULT_DATA_FIFO1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.WEIGHT_CONV_ACT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/WEIGHT_CONV_ACT_FULLCON_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_693  Scope: CNN_Module_tb.uut.CNN_Module_i.WEIGHT_CONV_ACT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.WEIGHT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/WEIGHT_FULLCON_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_693  Scope: CNN_Module_tb.uut.CNN_Module_i.WEIGHT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
WARNING: file .sim_txtinput_fcweight_data.txt could not be opened
WARNING: file .sim_txtinput_weight_data.txt could not be opened
WARNING: file .sim_txtinput_feature_data.txt could not be opened

$finish called at time : 135 ns : File "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 256
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:38 . Memory (MB): peak = 2148.645 ; gain = 10.199
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xilinx_vip -prj CNN_Module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Accelerator
WARNING: [VRFC 10-2938] 'CONV_Load_Act' is already implicitly declared on line 170 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:275]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:122]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:127]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:130]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:140]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:144]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:146]
WARNING: [VRFC 10-3380] identifier 'CONV_State' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:170]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:181]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:183]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:184]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:185]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:199]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:209]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:210]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:214]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:215]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:224]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:232]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:236]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:237]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:241]
WARNING: [VRFC 10-3380] identifier 'CONV_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:242]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:262]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:266]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:268]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:283]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:285]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:318]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:319]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:320]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:321]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:325]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:326]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:329]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:330]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:332]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:333]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:336]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:337]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:347]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:351]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:353]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:359]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:362]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:368]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:372]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:375]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:418]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:419]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:424]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:434]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:441]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:442]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:445]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:447]
WARNING: [VRFC 10-3380] identifier 'POOL_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:450]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:467]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:471]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:474]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:483]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:486]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:488]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:491]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:500]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:504]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:506]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:560]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:561]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:581]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:582]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:586]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:587]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:591]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:608]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:609]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:614]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:615]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:618]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:619]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:627]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:632]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:635]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:641]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:645]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:649]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:651]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Control_v1_0_S00_AXI
WARNING: [VRFC 10-8497] literal value 'h8 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:370]
WARNING: [VRFC 10-8497] literal value 'h9 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:377]
WARNING: [VRFC 10-8497] literal value 'h8 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:511]
WARNING: [VRFC 10-8497] literal value 'h9 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:512]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_SystolicArray
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/FullCon_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/FullCon_PE_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pool_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_Array_Control
WARNING: [VRFC 10-3380] identifier 'Pool_out_valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_SystolicArray
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Relu_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_M00_AXIS
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S01_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S01_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module windows
WARNING: [VRFC 10-2938] 'divider_out_valid' is already implicitly declared on line 112 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v:115]
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_CNN_Control_1_0/sim/CNN_Module_CNN_Control_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_CNN_Control_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_INACT_DATA_FIFO_0/sim/CNN_Module_INACT_DATA_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_INACT_DATA_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_PICTURE_DATA_FIFO_0/sim/CNN_Module_PICTURE_DATA_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_PICTURE_DATA_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_RESULT_DATA_FIFO1_0/sim/CNN_Module_RESULT_DATA_FIFO1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_RESULT_DATA_FIFO1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0/sim/CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_WEIGHT_FULLCON_FIFO_0/sim/CNN_Module_WEIGHT_FULLCON_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_WEIGHT_FULLCON_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_Windows_Data_Convert_0_0/sim/CNN_Module_Windows_Data_Convert_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_Windows_Data_Convert_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/sim/CNN_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/bd/CNN_Module/hdl/CNN_Module_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_tb
"xvhdl --incr --relax -prj CNN_Module_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2148.645 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 2148.645 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 256 for port 'M_AXIS_tdata' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v:155]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'select_mode' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling module xil_defaultlib.CNN_Control_v1_0_S00_AXI(CONV_KE...
Compiling module xil_defaultlib.Conv_PE(DATA_WIDTH=8)
Compiling module xil_defaultlib.Conv_SystolicArray(CONV_KERNEL_S...
Compiling module xil_defaultlib.Conv_Array_Control(PARA_WIDTH=8,...
Compiling module xil_defaultlib.Relu
Compiling module xil_defaultlib.Relu_Array_Control(Relu_Num=8)
Compiling module xil_defaultlib.Pool_PE
Compiling module xil_defaultlib.Pooling_SystolicArray(DATA_WIDTH...
Compiling module xil_defaultlib.Pooling_Array_Control(POOL_KERNE...
Compiling module xil_defaultlib.FullCon_PE
Compiling module xil_defaultlib.FullCon_PE_Control(DATA_WIDTH=8,...
Compiling module xil_defaultlib.CNN_Accelerator(RESULT_NUM=8,CON...
Compiling module xil_defaultlib.CNN_Control(RESULT_NUM=8,CONV_KE...
Compiling module xil_defaultlib.CNN_Module_CNN_Control_1_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_INACT_DATA_FIFO_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_PICTURE_DATA_FIFO_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(WRITE_DATA_WIDTH=3...
Compiling module xpm.xpm_fifo_axis(TDATA_WIDTH=256,US...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_RESULT_DATA_FIFO1_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_WEIGHT_CONV_ACT_FULLC...
Compiling module xil_defaultlib.CNN_Module_WEIGHT_FULLCON_FIFO_0
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_S01_AX...
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_registered=1)(1,0)(1,...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=8)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=7)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=6)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=5)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=4)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=3)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=2)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=8,bus_div=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9)(1,0)(1,0...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.windows(KERNEL_SIZE=5)
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_S00_AX...
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_M00_AX...
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0(KERNEL...
Compiling module xil_defaultlib.CNN_Module_Windows_Data_Convert_...
Compiling module xil_defaultlib.CNN_Module
Compiling module xil_defaultlib.CNN_Module_wrapper
Compiling module xil_defaultlib.CNN_Module_tb
WARNING: [XSIM 43-3373] "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 264. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 277. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 289. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot CNN_Module_tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2163.828 ; gain = 15.184
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2163.828 ; gain = 15.184
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/CNN_Module.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/s00_axi
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s01_axi
WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.INACT_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/INACT_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_528  Scope: CNN_Module_tb.uut.CNN_Module_i.INACT_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.PICTURE_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/PICTURE_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_583  Scope: CNN_Module_tb.uut.CNN_Module_i.PICTURE_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.RESULT_DATA_FIFO1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/RESULT_DATA_FIFO1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_638  Scope: CNN_Module_tb.uut.CNN_Module_i.RESULT_DATA_FIFO1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.WEIGHT_CONV_ACT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/WEIGHT_CONV_ACT_FULLCON_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_693  Scope: CNN_Module_tb.uut.CNN_Module_i.WEIGHT_CONV_ACT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.WEIGHT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/WEIGHT_FULLCON_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_693  Scope: CNN_Module_tb.uut.CNN_Module_i.WEIGHT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
WARNING: file E:AcceleratorCNN_AcceleratorCNN_Accelerator_Vivado_projectAccelerator.simsim_1sim_txtinput_fcweight_data.txt could not be opened
WARNING: file E:AcceleratorCNN_AcceleratorCNN_Accelerator_Vivado_projectAccelerator.simsim_1sim_txtinput_weight_data.txt could not be opened
WARNING: file E:AcceleratorCNN_AcceleratorCNN_Accelerator_Vivado_projectAccelerator.simsim_1sim_txtinput_feature_data.txt could not be opened

$finish called at time : 135 ns : File "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 256
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:42 . Memory (MB): peak = 2163.828 ; gain = 15.184
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/sim_txt/input_fcweight_data.txt E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/sim_txt/input_feature_data.txt E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/sim_txt/input_weight_data.txt}
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2163.828 ; gain = 0.000
import_files -fileset sim_1 -norecurse {E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/sim_txt/input_fcweight_data.txt E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/sim_txt/input_feature_data.txt E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/sim_txt/input_weight_data.txt}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xilinx_vip -prj CNN_Module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Accelerator
WARNING: [VRFC 10-2938] 'CONV_Load_Act' is already implicitly declared on line 170 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:275]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:122]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:127]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:130]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:140]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:144]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:146]
WARNING: [VRFC 10-3380] identifier 'CONV_State' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:170]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:181]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:183]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:184]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:185]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:199]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:209]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:210]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:214]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:215]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:224]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:232]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:236]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:237]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:241]
WARNING: [VRFC 10-3380] identifier 'CONV_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:242]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:262]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:266]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:268]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:283]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:285]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:318]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:319]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:320]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:321]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:325]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:326]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:329]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:330]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:332]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:333]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:336]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:337]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:347]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:351]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:353]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:359]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:362]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:368]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:372]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:375]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:418]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:419]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:424]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:434]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:441]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:442]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:445]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:447]
WARNING: [VRFC 10-3380] identifier 'POOL_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:450]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:467]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:471]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:474]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:483]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:486]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:488]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:491]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:500]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:504]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:506]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:560]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:561]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:581]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:582]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:586]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:587]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:591]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:608]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:609]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:614]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:615]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:618]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:619]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:627]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:632]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:635]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:641]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:645]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:649]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:651]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Control_v1_0_S00_AXI
WARNING: [VRFC 10-8497] literal value 'h8 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:370]
WARNING: [VRFC 10-8497] literal value 'h9 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:377]
WARNING: [VRFC 10-8497] literal value 'h8 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:511]
WARNING: [VRFC 10-8497] literal value 'h9 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:512]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_SystolicArray
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/FullCon_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/FullCon_PE_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pool_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_Array_Control
WARNING: [VRFC 10-3380] identifier 'Pool_out_valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_SystolicArray
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Relu_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_M00_AXIS
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S01_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S01_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module windows
WARNING: [VRFC 10-2938] 'divider_out_valid' is already implicitly declared on line 112 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v:115]
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_CNN_Control_1_0/sim/CNN_Module_CNN_Control_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_CNN_Control_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_INACT_DATA_FIFO_0/sim/CNN_Module_INACT_DATA_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_INACT_DATA_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_PICTURE_DATA_FIFO_0/sim/CNN_Module_PICTURE_DATA_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_PICTURE_DATA_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_RESULT_DATA_FIFO1_0/sim/CNN_Module_RESULT_DATA_FIFO1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_RESULT_DATA_FIFO1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0/sim/CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_WEIGHT_FULLCON_FIFO_0/sim/CNN_Module_WEIGHT_FULLCON_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_WEIGHT_FULLCON_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_Windows_Data_Convert_0_0/sim/CNN_Module_Windows_Data_Convert_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_Windows_Data_Convert_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/sim/CNN_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/bd/CNN_Module/hdl/CNN_Module_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_tb
"xvhdl --incr --relax -prj CNN_Module_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2163.828 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 2163.828 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 256 for port 'M_AXIS_tdata' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v:155]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'select_mode' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling module xil_defaultlib.CNN_Control_v1_0_S00_AXI(CONV_KE...
Compiling module xil_defaultlib.Conv_PE(DATA_WIDTH=8)
Compiling module xil_defaultlib.Conv_SystolicArray(CONV_KERNEL_S...
Compiling module xil_defaultlib.Conv_Array_Control(PARA_WIDTH=8,...
Compiling module xil_defaultlib.Relu
Compiling module xil_defaultlib.Relu_Array_Control(Relu_Num=8)
Compiling module xil_defaultlib.Pool_PE
Compiling module xil_defaultlib.Pooling_SystolicArray(DATA_WIDTH...
Compiling module xil_defaultlib.Pooling_Array_Control(POOL_KERNE...
Compiling module xil_defaultlib.FullCon_PE
Compiling module xil_defaultlib.FullCon_PE_Control(DATA_WIDTH=8,...
Compiling module xil_defaultlib.CNN_Accelerator(RESULT_NUM=8,CON...
Compiling module xil_defaultlib.CNN_Control(RESULT_NUM=8,CONV_KE...
Compiling module xil_defaultlib.CNN_Module_CNN_Control_1_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_INACT_DATA_FIFO_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_PICTURE_DATA_FIFO_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(WRITE_DATA_WIDTH=3...
Compiling module xpm.xpm_fifo_axis(TDATA_WIDTH=256,US...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_RESULT_DATA_FIFO1_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_WEIGHT_CONV_ACT_FULLC...
Compiling module xil_defaultlib.CNN_Module_WEIGHT_FULLCON_FIFO_0
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_S01_AX...
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_registered=1)(1,0)(1,...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=8)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=7)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=6)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=5)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=4)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=3)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=2)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=8,bus_div=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9)(1,0)(1,0...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.windows(KERNEL_SIZE=5)
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_S00_AX...
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_M00_AX...
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0(KERNEL...
Compiling module xil_defaultlib.CNN_Module_Windows_Data_Convert_...
Compiling module xil_defaultlib.CNN_Module
Compiling module xil_defaultlib.CNN_Module_wrapper
Compiling module xil_defaultlib.CNN_Module_tb
WARNING: [XSIM 43-3373] "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 264. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 277. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 289. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot CNN_Module_tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 2190.586 ; gain = 26.758
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 2190.586 ; gain = 26.758
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/CNN_Module.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/s00_axi
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s01_axi
WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.INACT_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/INACT_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_528  Scope: CNN_Module_tb.uut.CNN_Module_i.INACT_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.PICTURE_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/PICTURE_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_583  Scope: CNN_Module_tb.uut.CNN_Module_i.PICTURE_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.RESULT_DATA_FIFO1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/RESULT_DATA_FIFO1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_638  Scope: CNN_Module_tb.uut.CNN_Module_i.RESULT_DATA_FIFO1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.WEIGHT_CONV_ACT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/WEIGHT_CONV_ACT_FULLCON_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_693  Scope: CNN_Module_tb.uut.CNN_Module_i.WEIGHT_CONV_ACT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.WEIGHT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/WEIGHT_FULLCON_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_693  Scope: CNN_Module_tb.uut.CNN_Module_i.WEIGHT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
WARNING: file ./input_fcweight_data.txt could not be opened
WARNING: file ./input_weight_data.txt could not be opened
WARNING: file ./input_feature_data.txt could not be opened

$finish called at time : 135 ns : File "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 256
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:40 . Memory (MB): peak = 2190.586 ; gain = 26.758
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xilinx_vip -prj CNN_Module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Accelerator
WARNING: [VRFC 10-2938] 'CONV_Load_Act' is already implicitly declared on line 170 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:275]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:122]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:127]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:130]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:140]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:144]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:146]
WARNING: [VRFC 10-3380] identifier 'CONV_State' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:170]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:181]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:183]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:184]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:185]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:199]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:209]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:210]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:214]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:215]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:224]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:232]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:236]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:237]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:241]
WARNING: [VRFC 10-3380] identifier 'CONV_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:242]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:262]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:266]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:268]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:283]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:285]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:318]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:319]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:320]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:321]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:325]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:326]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:329]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:330]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:332]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:333]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:336]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:337]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:347]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:351]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:353]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:359]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:362]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:368]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:372]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:375]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:418]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:419]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:424]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:434]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:441]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:442]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:445]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:447]
WARNING: [VRFC 10-3380] identifier 'POOL_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:450]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:467]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:471]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:474]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:483]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:486]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:488]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:491]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:500]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:504]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:506]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:560]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:561]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:581]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:582]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:586]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:587]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:591]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:608]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:609]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:614]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:615]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:618]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:619]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:627]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:632]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:635]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:641]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:645]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:649]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:651]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Control_v1_0_S00_AXI
WARNING: [VRFC 10-8497] literal value 'h8 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:370]
WARNING: [VRFC 10-8497] literal value 'h9 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:377]
WARNING: [VRFC 10-8497] literal value 'h8 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:511]
WARNING: [VRFC 10-8497] literal value 'h9 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:512]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_SystolicArray
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/FullCon_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/FullCon_PE_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pool_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_Array_Control
WARNING: [VRFC 10-3380] identifier 'Pool_out_valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_SystolicArray
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Relu_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_M00_AXIS
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S01_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S01_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module windows
WARNING: [VRFC 10-2938] 'divider_out_valid' is already implicitly declared on line 112 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v:115]
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_CNN_Control_1_0/sim/CNN_Module_CNN_Control_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_CNN_Control_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_INACT_DATA_FIFO_0/sim/CNN_Module_INACT_DATA_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_INACT_DATA_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_PICTURE_DATA_FIFO_0/sim/CNN_Module_PICTURE_DATA_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_PICTURE_DATA_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_RESULT_DATA_FIFO1_0/sim/CNN_Module_RESULT_DATA_FIFO1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_RESULT_DATA_FIFO1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0/sim/CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_WEIGHT_FULLCON_FIFO_0/sim/CNN_Module_WEIGHT_FULLCON_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_WEIGHT_FULLCON_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_Windows_Data_Convert_0_0/sim/CNN_Module_Windows_Data_Convert_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_Windows_Data_Convert_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/sim/CNN_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/bd/CNN_Module/hdl/CNN_Module_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_tb
"xvhdl --incr --relax -prj CNN_Module_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2199.309 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2199.309 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 256 for port 'M_AXIS_tdata' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v:155]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'select_mode' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling module xil_defaultlib.CNN_Control_v1_0_S00_AXI(CONV_KE...
Compiling module xil_defaultlib.Conv_PE(DATA_WIDTH=8)
Compiling module xil_defaultlib.Conv_SystolicArray(CONV_KERNEL_S...
Compiling module xil_defaultlib.Conv_Array_Control(PARA_WIDTH=8,...
Compiling module xil_defaultlib.Relu
Compiling module xil_defaultlib.Relu_Array_Control(Relu_Num=8)
Compiling module xil_defaultlib.Pool_PE
Compiling module xil_defaultlib.Pooling_SystolicArray(DATA_WIDTH...
Compiling module xil_defaultlib.Pooling_Array_Control(POOL_KERNE...
Compiling module xil_defaultlib.FullCon_PE
Compiling module xil_defaultlib.FullCon_PE_Control(DATA_WIDTH=8,...
Compiling module xil_defaultlib.CNN_Accelerator(RESULT_NUM=8,CON...
Compiling module xil_defaultlib.CNN_Control(RESULT_NUM=8,CONV_KE...
Compiling module xil_defaultlib.CNN_Module_CNN_Control_1_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_INACT_DATA_FIFO_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_PICTURE_DATA_FIFO_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(WRITE_DATA_WIDTH=3...
Compiling module xpm.xpm_fifo_axis(TDATA_WIDTH=256,US...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_RESULT_DATA_FIFO1_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_WEIGHT_CONV_ACT_FULLC...
Compiling module xil_defaultlib.CNN_Module_WEIGHT_FULLCON_FIFO_0
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_S01_AX...
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_registered=1)(1,0)(1,...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=8)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=7)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=6)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=5)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=4)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=3)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=2)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=8,bus_div=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9)(1,0)(1,0...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.windows(KERNEL_SIZE=5)
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_S00_AX...
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_M00_AX...
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0(KERNEL...
Compiling module xil_defaultlib.CNN_Module_Windows_Data_Convert_...
Compiling module xil_defaultlib.CNN_Module
Compiling module xil_defaultlib.CNN_Module_wrapper
Compiling module xil_defaultlib.CNN_Module_tb
WARNING: [XSIM 43-3373] "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 264. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 277. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 289. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot CNN_Module_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2212.395 ; gain = 13.086
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2212.395 ; gain = 13.086
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/CNN_Module.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/s00_axi
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s01_axi
WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.INACT_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/INACT_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_528  Scope: CNN_Module_tb.uut.CNN_Module_i.INACT_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.PICTURE_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/PICTURE_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_583  Scope: CNN_Module_tb.uut.CNN_Module_i.PICTURE_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.RESULT_DATA_FIFO1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/RESULT_DATA_FIFO1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_638  Scope: CNN_Module_tb.uut.CNN_Module_i.RESULT_DATA_FIFO1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.WEIGHT_CONV_ACT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/WEIGHT_CONV_ACT_FULLCON_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_693  Scope: CNN_Module_tb.uut.CNN_Module_i.WEIGHT_CONV_ACT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.WEIGHT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/WEIGHT_FULLCON_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_693  Scope: CNN_Module_tb.uut.CNN_Module_i.WEIGHT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:42 . Memory (MB): peak = 2212.395 ; gain = 13.086
run all
$finish called at time : 2395 ns : File "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 346
current_wave_config {CNN_Accelerator_system_Test_behav.wcfg}
CNN_Accelerator_system_Test_behav.wcfg
add_wave {{/CNN_Module_tb/uut/M_AXIS_tlast}} 
current_wave_config {CNN_Accelerator_system_Test_behav.wcfg}
CNN_Accelerator_system_Test_behav.wcfg
add_wave {{/CNN_Module_tb/uut/AXI4_LITE_Control_Window_rdata}} 
current_wave_config {CNN_Accelerator_system_Test_behav.wcfg}
CNN_Accelerator_system_Test_behav.wcfg
add_wave {{/CNN_Module_tb/uut/M_AXIS_tdata}} {{/CNN_Module_tb/uut/M_AXIS_tlast}} {{/CNN_Module_tb/uut/M_AXIS_tready}} {{/CNN_Module_tb/uut/M_AXIS_tvalid}} {{/CNN_Module_tb/uut/S_AXIS1_tdata}} {{/CNN_Module_tb/uut/S_AXIS1_tkeep}} {{/CNN_Module_tb/uut/S_AXIS1_tlast}} {{/CNN_Module_tb/uut/S_AXIS1_tready}} {{/CNN_Module_tb/uut/S_AXIS1_tstrb}} {{/CNN_Module_tb/uut/S_AXIS1_tvalid}} {{/CNN_Module_tb/uut/S_AXIS2_tdata}} {{/CNN_Module_tb/uut/S_AXIS2_tkeep}} {{/CNN_Module_tb/uut/S_AXIS2_tlast}} {{/CNN_Module_tb/uut/S_AXIS2_tready}} {{/CNN_Module_tb/uut/S_AXIS2_tvalid}} {{/CNN_Module_tb/uut/S_AXIS_tdata}} {{/CNN_Module_tb/uut/S_AXIS_tkeep}} {{/CNN_Module_tb/uut/S_AXIS_tlast}} {{/CNN_Module_tb/uut/S_AXIS_tready}} {{/CNN_Module_tb/uut/S_AXIS_tstrb}} {{/CNN_Module_tb/uut/S_AXIS_tvalid}} {{/CNN_Module_tb/uut/cnn_cnt_0}} {{/CNN_Module_tb/uut/cnn_done}} {{/CNN_Module_tb/uut/s_axis_aclk}} {{/CNN_Module_tb/uut/s_axis_aresetn}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xilinx_vip -prj CNN_Module_tb_vlog.prj"
"xvhdl --incr --relax -prj CNN_Module_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2220.324 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 256 for port 'M_AXIS_tdata' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v:155]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'select_mode' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control.v:143]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2220.324 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/CNN_Module.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/s00_axi
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s01_axi
WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.INACT_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/INACT_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_528  Scope: CNN_Module_tb.uut.CNN_Module_i.INACT_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.PICTURE_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/PICTURE_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_583  Scope: CNN_Module_tb.uut.CNN_Module_i.PICTURE_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.RESULT_DATA_FIFO1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/RESULT_DATA_FIFO1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_638  Scope: CNN_Module_tb.uut.CNN_Module_i.RESULT_DATA_FIFO1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.WEIGHT_CONV_ACT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/WEIGHT_CONV_ACT_FULLCON_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_693  Scope: CNN_Module_tb.uut.CNN_Module_i.WEIGHT_CONV_ACT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.WEIGHT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/WEIGHT_FULLCON_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_693  Scope: CNN_Module_tb.uut.CNN_Module_i.WEIGHT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2220.324 ; gain = 0.000
run all
$finish called at time : 2395 ns : File "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 346
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xilinx_vip -prj CNN_Module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Accelerator
WARNING: [VRFC 10-2938] 'CONV_Load_Act' is already implicitly declared on line 170 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:275]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:122]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:127]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:130]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:140]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:144]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:146]
WARNING: [VRFC 10-3380] identifier 'CONV_State' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:170]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:181]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:183]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:184]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:185]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:199]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:209]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:210]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:214]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:215]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:224]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:232]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:236]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:237]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:241]
WARNING: [VRFC 10-3380] identifier 'CONV_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:242]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:262]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:266]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:268]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:283]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:285]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:318]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:319]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:320]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:321]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:325]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:326]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:329]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:330]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:332]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:333]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:336]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:337]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:347]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:351]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:353]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:359]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:362]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:368]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:372]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:375]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:418]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:419]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:424]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:434]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:441]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:442]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:445]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:447]
WARNING: [VRFC 10-3380] identifier 'POOL_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:450]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:467]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:471]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:474]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:483]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:486]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:488]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:491]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:500]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:504]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:506]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:560]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:561]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:581]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:582]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:586]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:587]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:591]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:608]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:609]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:614]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:615]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:618]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:619]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:627]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:632]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:635]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:641]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:645]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:649]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:651]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Control_v1_0_S00_AXI
WARNING: [VRFC 10-8497] literal value 'h8 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:370]
WARNING: [VRFC 10-8497] literal value 'h9 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:377]
WARNING: [VRFC 10-8497] literal value 'h8 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:511]
WARNING: [VRFC 10-8497] literal value 'h9 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:512]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_SystolicArray
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/FullCon_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/FullCon_PE_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pool_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_Array_Control
WARNING: [VRFC 10-3380] identifier 'Pool_out_valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_SystolicArray
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Relu_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_M00_AXIS
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S01_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S01_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module windows
WARNING: [VRFC 10-2938] 'divider_out_valid' is already implicitly declared on line 112 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v:115]
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_CNN_Control_1_0/sim/CNN_Module_CNN_Control_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_CNN_Control_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_INACT_DATA_FIFO_0/sim/CNN_Module_INACT_DATA_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_INACT_DATA_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_PICTURE_DATA_FIFO_0/sim/CNN_Module_PICTURE_DATA_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_PICTURE_DATA_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_RESULT_DATA_FIFO1_0/sim/CNN_Module_RESULT_DATA_FIFO1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_RESULT_DATA_FIFO1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0/sim/CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_WEIGHT_FULLCON_FIFO_0/sim/CNN_Module_WEIGHT_FULLCON_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_WEIGHT_FULLCON_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_Windows_Data_Convert_0_0/sim/CNN_Module_Windows_Data_Convert_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_Windows_Data_Convert_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/sim/CNN_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/bd/CNN_Module/hdl/CNN_Module_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_tb
"xvhdl --incr --relax -prj CNN_Module_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2239.480 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2239.480 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 256 for port 'M_AXIS_tdata' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v:155]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'select_mode' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling module xil_defaultlib.CNN_Control_v1_0_S00_AXI(CONV_KE...
Compiling module xil_defaultlib.Conv_PE(DATA_WIDTH=8)
Compiling module xil_defaultlib.Conv_SystolicArray(CONV_KERNEL_S...
Compiling module xil_defaultlib.Conv_Array_Control(PARA_WIDTH=8,...
Compiling module xil_defaultlib.Relu
Compiling module xil_defaultlib.Relu_Array_Control(Relu_Num=8)
Compiling module xil_defaultlib.Pool_PE
Compiling module xil_defaultlib.Pooling_SystolicArray(DATA_WIDTH...
Compiling module xil_defaultlib.Pooling_Array_Control(POOL_KERNE...
Compiling module xil_defaultlib.FullCon_PE
Compiling module xil_defaultlib.FullCon_PE_Control(DATA_WIDTH=8,...
Compiling module xil_defaultlib.CNN_Accelerator(RESULT_NUM=8,CON...
Compiling module xil_defaultlib.CNN_Control(RESULT_NUM=8,CONV_KE...
Compiling module xil_defaultlib.CNN_Module_CNN_Control_1_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_INACT_DATA_FIFO_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_PICTURE_DATA_FIFO_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(WRITE_DATA_WIDTH=3...
Compiling module xpm.xpm_fifo_axis(TDATA_WIDTH=256,US...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_RESULT_DATA_FIFO1_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_WEIGHT_CONV_ACT_FULLC...
Compiling module xil_defaultlib.CNN_Module_WEIGHT_FULLCON_FIFO_0
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_S01_AX...
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_registered=1)(1,0)(1,...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=8)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=7)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=6)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=5)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=4)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=3)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=2)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=8,bus_div=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9)(1,0)(1,0...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.windows(KERNEL_SIZE=5)
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_S00_AX...
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_M00_AX...
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0(KERNEL...
Compiling module xil_defaultlib.CNN_Module_Windows_Data_Convert_...
Compiling module xil_defaultlib.CNN_Module
Compiling module xil_defaultlib.CNN_Module_wrapper
Compiling module xil_defaultlib.CNN_Module_tb
WARNING: [XSIM 43-3373] "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 264. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 277. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 289. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot CNN_Module_tb_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 2242.160 ; gain = 2.680
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 2242.160 ; gain = 2.680
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/CNN_Module.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/s00_axi
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s01_axi
WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.INACT_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/INACT_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_528  Scope: CNN_Module_tb.uut.CNN_Module_i.INACT_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.PICTURE_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/PICTURE_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_583  Scope: CNN_Module_tb.uut.CNN_Module_i.PICTURE_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.RESULT_DATA_FIFO1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/RESULT_DATA_FIFO1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_638  Scope: CNN_Module_tb.uut.CNN_Module_i.RESULT_DATA_FIFO1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.WEIGHT_CONV_ACT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/WEIGHT_CONV_ACT_FULLCON_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_693  Scope: CNN_Module_tb.uut.CNN_Module_i.WEIGHT_CONV_ACT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.WEIGHT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/WEIGHT_FULLCON_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_693  Scope: CNN_Module_tb.uut.CNN_Module_i.WEIGHT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:43 . Memory (MB): peak = 2251.824 ; gain = 12.344
run all
$finish called at time : 4195 ns : File "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 346
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xilinx_vip -prj CNN_Module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Accelerator
WARNING: [VRFC 10-2938] 'CONV_Load_Act' is already implicitly declared on line 170 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:275]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:122]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:127]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:130]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:140]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:144]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:146]
WARNING: [VRFC 10-3380] identifier 'CONV_State' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:170]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:181]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:183]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:184]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:185]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:199]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:209]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:210]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:214]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:215]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:224]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:232]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:236]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:237]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:241]
WARNING: [VRFC 10-3380] identifier 'CONV_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:242]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:262]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:266]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:268]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:283]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:285]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:318]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:319]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:320]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:321]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:325]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:326]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:329]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:330]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:332]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:333]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:336]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:337]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:347]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:351]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:353]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:359]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:362]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:368]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:372]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:375]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:418]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:419]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:424]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:434]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:441]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:442]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:445]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:447]
WARNING: [VRFC 10-3380] identifier 'POOL_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:450]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:467]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:471]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:474]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:483]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:486]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:488]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:491]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:500]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:504]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:506]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:560]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:561]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:581]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:582]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:586]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:587]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:591]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:608]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:609]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:614]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:615]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:618]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:619]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:627]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:632]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:635]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:641]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:645]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:649]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:651]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Control_v1_0_S00_AXI
WARNING: [VRFC 10-8497] literal value 'h8 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:370]
WARNING: [VRFC 10-8497] literal value 'h9 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:377]
WARNING: [VRFC 10-8497] literal value 'h8 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:511]
WARNING: [VRFC 10-8497] literal value 'h9 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:512]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_SystolicArray
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/FullCon_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/FullCon_PE_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pool_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_Array_Control
WARNING: [VRFC 10-3380] identifier 'Pool_out_valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_SystolicArray
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Relu_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_M00_AXIS
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S01_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S01_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module windows
WARNING: [VRFC 10-2938] 'divider_out_valid' is already implicitly declared on line 112 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v:115]
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_CNN_Control_1_0/sim/CNN_Module_CNN_Control_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_CNN_Control_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_INACT_DATA_FIFO_0/sim/CNN_Module_INACT_DATA_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_INACT_DATA_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_PICTURE_DATA_FIFO_0/sim/CNN_Module_PICTURE_DATA_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_PICTURE_DATA_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_RESULT_DATA_FIFO1_0/sim/CNN_Module_RESULT_DATA_FIFO1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_RESULT_DATA_FIFO1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0/sim/CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_WEIGHT_FULLCON_FIFO_0/sim/CNN_Module_WEIGHT_FULLCON_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_WEIGHT_FULLCON_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_Windows_Data_Convert_0_0/sim/CNN_Module_Windows_Data_Convert_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_Windows_Data_Convert_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/sim/CNN_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/bd/CNN_Module/hdl/CNN_Module_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register M_AXIS_tready is not permitted, left-hand side should be reg/integer/time/genvar [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v:312]
ERROR: [VRFC 10-8530] module 'CNN_Module_tb' is ignored due to previous errors [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v:23]
"xvhdl --incr --relax -prj CNN_Module_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2270.086 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2270.086 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xilinx_vip -prj CNN_Module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Accelerator
WARNING: [VRFC 10-2938] 'CONV_Load_Act' is already implicitly declared on line 170 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:275]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:122]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:127]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:130]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:140]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:144]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:146]
WARNING: [VRFC 10-3380] identifier 'CONV_State' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:170]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:181]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:183]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:184]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:185]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:199]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:209]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:210]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:214]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:215]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:224]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:232]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:236]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:237]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:241]
WARNING: [VRFC 10-3380] identifier 'CONV_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:242]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:262]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:266]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:268]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:283]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:285]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:318]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:319]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:320]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:321]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:325]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:326]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:329]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:330]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:332]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:333]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:336]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:337]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:347]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:351]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:353]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:359]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:362]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:368]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:372]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:375]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:418]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:419]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:424]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:434]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:441]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:442]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:445]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:447]
WARNING: [VRFC 10-3380] identifier 'POOL_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:450]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:467]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:471]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:474]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:483]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:486]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:488]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:491]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:500]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:504]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:506]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:560]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:561]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:581]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:582]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:586]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:587]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:591]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:608]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:609]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:614]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:615]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:618]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:619]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:627]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:632]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:635]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:641]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:645]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:649]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:651]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Control_v1_0_S00_AXI
WARNING: [VRFC 10-8497] literal value 'h8 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:370]
WARNING: [VRFC 10-8497] literal value 'h9 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:377]
WARNING: [VRFC 10-8497] literal value 'h8 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:511]
WARNING: [VRFC 10-8497] literal value 'h9 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:512]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_SystolicArray
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/FullCon_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/FullCon_PE_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pool_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_Array_Control
WARNING: [VRFC 10-3380] identifier 'Pool_out_valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_SystolicArray
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Relu_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_M00_AXIS
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S01_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S01_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module windows
WARNING: [VRFC 10-2938] 'divider_out_valid' is already implicitly declared on line 112 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v:115]
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_CNN_Control_1_0/sim/CNN_Module_CNN_Control_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_CNN_Control_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_INACT_DATA_FIFO_0/sim/CNN_Module_INACT_DATA_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_INACT_DATA_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_PICTURE_DATA_FIFO_0/sim/CNN_Module_PICTURE_DATA_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_PICTURE_DATA_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_RESULT_DATA_FIFO1_0/sim/CNN_Module_RESULT_DATA_FIFO1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_RESULT_DATA_FIFO1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0/sim/CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_WEIGHT_FULLCON_FIFO_0/sim/CNN_Module_WEIGHT_FULLCON_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_WEIGHT_FULLCON_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_Windows_Data_Convert_0_0/sim/CNN_Module_Windows_Data_Convert_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_Windows_Data_Convert_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/sim/CNN_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/bd/CNN_Module/hdl/CNN_Module_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_tb
"xvhdl --incr --relax -prj CNN_Module_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2270.086 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2270.086 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 256 for port 'M_AXIS_tdata' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v:157]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'select_mode' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling module xil_defaultlib.CNN_Control_v1_0_S00_AXI(CONV_KE...
Compiling module xil_defaultlib.Conv_PE(DATA_WIDTH=8)
Compiling module xil_defaultlib.Conv_SystolicArray(CONV_KERNEL_S...
Compiling module xil_defaultlib.Conv_Array_Control(PARA_WIDTH=8,...
Compiling module xil_defaultlib.Relu
Compiling module xil_defaultlib.Relu_Array_Control(Relu_Num=8)
Compiling module xil_defaultlib.Pool_PE
Compiling module xil_defaultlib.Pooling_SystolicArray(DATA_WIDTH...
Compiling module xil_defaultlib.Pooling_Array_Control(POOL_KERNE...
Compiling module xil_defaultlib.FullCon_PE
Compiling module xil_defaultlib.FullCon_PE_Control(DATA_WIDTH=8,...
Compiling module xil_defaultlib.CNN_Accelerator(RESULT_NUM=8,CON...
Compiling module xil_defaultlib.CNN_Control(RESULT_NUM=8,CONV_KE...
Compiling module xil_defaultlib.CNN_Module_CNN_Control_1_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_INACT_DATA_FIFO_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_PICTURE_DATA_FIFO_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(WRITE_DATA_WIDTH=3...
Compiling module xpm.xpm_fifo_axis(TDATA_WIDTH=256,US...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_RESULT_DATA_FIFO1_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_WEIGHT_CONV_ACT_FULLC...
Compiling module xil_defaultlib.CNN_Module_WEIGHT_FULLCON_FIFO_0
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_S01_AX...
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_registered=1)(1,0)(1,...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=8)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=7)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=6)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=5)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=4)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=3)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=2)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=8,bus_div=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9)(1,0)(1,0...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.windows(KERNEL_SIZE=5)
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_S00_AX...
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_M00_AX...
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0(KERNEL...
Compiling module xil_defaultlib.CNN_Module_Windows_Data_Convert_...
Compiling module xil_defaultlib.CNN_Module
Compiling module xil_defaultlib.CNN_Module_wrapper
Compiling module xil_defaultlib.CNN_Module_tb
WARNING: [XSIM 43-3373] "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 266. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 279. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 291. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot CNN_Module_tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2294.820 ; gain = 24.734
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2294.820 ; gain = 24.734
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/CNN_Module.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/s00_axi
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s01_axi
WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.INACT_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/INACT_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_528  Scope: CNN_Module_tb.uut.CNN_Module_i.INACT_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.PICTURE_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/PICTURE_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_583  Scope: CNN_Module_tb.uut.CNN_Module_i.PICTURE_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.RESULT_DATA_FIFO1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/RESULT_DATA_FIFO1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_638  Scope: CNN_Module_tb.uut.CNN_Module_i.RESULT_DATA_FIFO1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.WEIGHT_CONV_ACT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/WEIGHT_CONV_ACT_FULLCON_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_693  Scope: CNN_Module_tb.uut.CNN_Module_i.WEIGHT_CONV_ACT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.WEIGHT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/WEIGHT_FULLCON_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_693  Scope: CNN_Module_tb.uut.CNN_Module_i.WEIGHT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:41 . Memory (MB): peak = 2294.820 ; gain = 24.734
run all
$finish called at time : 8095 ns : File "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 349
current_wave_config {CNN_Accelerator_system_Test_behav.wcfg}
CNN_Accelerator_system_Test_behav.wcfg
add_wave {{/CNN_Module_tb/uut/CNN_Module_i/Windows_Data_Convert_0/m00_axis}} {{/CNN_Module_tb/uut/CNN_Module_i/Windows_Data_Convert_0/s00_axis}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xilinx_vip -prj CNN_Module_tb_vlog.prj"
"xvhdl --incr --relax -prj CNN_Module_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2303.125 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 256 for port 'M_AXIS_tdata' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v:157]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'select_mode' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control.v:143]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.125 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/CNN_Module.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/s00_axi
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s01_axi
WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.INACT_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/INACT_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_528  Scope: CNN_Module_tb.uut.CNN_Module_i.INACT_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.PICTURE_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/PICTURE_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_583  Scope: CNN_Module_tb.uut.CNN_Module_i.PICTURE_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.RESULT_DATA_FIFO1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/RESULT_DATA_FIFO1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_638  Scope: CNN_Module_tb.uut.CNN_Module_i.RESULT_DATA_FIFO1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.WEIGHT_CONV_ACT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/WEIGHT_CONV_ACT_FULLCON_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_693  Scope: CNN_Module_tb.uut.CNN_Module_i.WEIGHT_CONV_ACT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.WEIGHT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/WEIGHT_FULLCON_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_693  Scope: CNN_Module_tb.uut.CNN_Module_i.WEIGHT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2303.125 ; gain = 0.000
run all
$finish called at time : 8095 ns : File "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 349
current_wave_config {CNN_Accelerator_system_Test_behav.wcfg}
CNN_Accelerator_system_Test_behav.wcfg
add_wave {{/CNN_Module_tb/uut/CNN_Module_i/Windows_Data_Convert_0/s01_axi}} 
run all
current_wave_config {CNN_Accelerator_system_Test_behav.wcfg}
CNN_Accelerator_system_Test_behav.wcfg
add_wave {{/CNN_Module_tb/uut/CNN_Module_i/Windows_Data_Convert_0/s01_axi_wdata}} 
current_wave_config {CNN_Accelerator_system_Test_behav.wcfg}
CNN_Accelerator_system_Test_behav.wcfg
add_wave {{/CNN_Module_tb/uut/CNN_Module_i/Windows_Data_Convert_0/s01_axi_araddr}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xilinx_vip -prj CNN_Module_tb_vlog.prj"
"xvhdl --incr --relax -prj CNN_Module_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2410.070 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 256 for port 'M_AXIS_tdata' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v:157]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'select_mode' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control.v:143]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2410.070 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/CNN_Module.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/s00_axi
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s01_axi
WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.INACT_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/INACT_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_528  Scope: CNN_Module_tb.uut.CNN_Module_i.INACT_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.PICTURE_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/PICTURE_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_583  Scope: CNN_Module_tb.uut.CNN_Module_i.PICTURE_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.RESULT_DATA_FIFO1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/RESULT_DATA_FIFO1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_638  Scope: CNN_Module_tb.uut.CNN_Module_i.RESULT_DATA_FIFO1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.WEIGHT_CONV_ACT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/WEIGHT_CONV_ACT_FULLCON_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_693  Scope: CNN_Module_tb.uut.CNN_Module_i.WEIGHT_CONV_ACT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.WEIGHT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/WEIGHT_FULLCON_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_693  Scope: CNN_Module_tb.uut.CNN_Module_i.WEIGHT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2480.309 ; gain = 70.238
run all
$finish called at time : 8095 ns : File "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 349
current_wave_config {CNN_Accelerator_system_Test_behav.wcfg}
CNN_Accelerator_system_Test_behav.wcfg
add_wave {{/CNN_Module_tb/AXI4_LITE_Control_Accelerator_araddr}} {{/CNN_Module_tb/AXI4_LITE_Control_Accelerator_arprot}} {{/CNN_Module_tb/AXI4_LITE_Control_Accelerator_arvalid}} {{/CNN_Module_tb/AXI4_LITE_Control_Accelerator_arready}} {{/CNN_Module_tb/AXI4_LITE_Control_Accelerator_awaddr}} {{/CNN_Module_tb/AXI4_LITE_Control_Accelerator_awprot}} {{/CNN_Module_tb/AXI4_LITE_Control_Accelerator_awvalid}} {{/CNN_Module_tb/AXI4_LITE_Control_Accelerator_awready}} {{/CNN_Module_tb/AXI4_LITE_Control_Accelerator_bready}} {{/CNN_Module_tb/AXI4_LITE_Control_Accelerator_bresp}} {{/CNN_Module_tb/AXI4_LITE_Control_Accelerator_bvalid}} {{/CNN_Module_tb/AXI4_LITE_Control_Accelerator_rdata}} {{/CNN_Module_tb/AXI4_LITE_Control_Accelerator_rready}} {{/CNN_Module_tb/AXI4_LITE_Control_Accelerator_rresp}} {{/CNN_Module_tb/AXI4_LITE_Control_Accelerator_rvalid}} {{/CNN_Module_tb/AXI4_LITE_Control_Accelerator_wdata}} {{/CNN_Module_tb/AXI4_LITE_Control_Accelerator_wready}} {{/CNN_Module_tb/AXI4_LITE_Control_Accelerator_wstrb}} {{/CNN_Module_tb/AXI4_LITE_Control_Accelerator_wvalid}} {{/CNN_Module_tb/AXI4_LITE_Control_Window_araddr}} {{/CNN_Module_tb/AXI4_LITE_Control_Window_arprot}} {{/CNN_Module_tb/AXI4_LITE_Control_Window_arvalid}} {{/CNN_Module_tb/AXI4_LITE_Control_Window_arready}} {{/CNN_Module_tb/AXI4_LITE_Control_Window_awaddr}} {{/CNN_Module_tb/AXI4_LITE_Control_Window_awprot}} {{/CNN_Module_tb/AXI4_LITE_Control_Window_awvalid}} {{/CNN_Module_tb/AXI4_LITE_Control_Window_awready}} {{/CNN_Module_tb/AXI4_LITE_Control_Window_bready}} {{/CNN_Module_tb/AXI4_LITE_Control_Window_bresp}} {{/CNN_Module_tb/AXI4_LITE_Control_Window_bvalid}} {{/CNN_Module_tb/AXI4_LITE_Control_Window_rdata}} {{/CNN_Module_tb/AXI4_LITE_Control_Window_rready}} {{/CNN_Module_tb/AXI4_LITE_Control_Window_rresp}} {{/CNN_Module_tb/AXI4_LITE_Control_Window_rvalid}} {{/CNN_Module_tb/AXI4_LITE_Control_Window_wdata}} {{/CNN_Module_tb/AXI4_LITE_Control_Window_wready}} {{/CNN_Module_tb/AXI4_LITE_Control_Window_wstrb}} {{/CNN_Module_tb/AXI4_LITE_Control_Window_wvalid}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xilinx_vip -prj CNN_Module_tb_vlog.prj"
"xvhdl --incr --relax -prj CNN_Module_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 256 for port 'M_AXIS_tdata' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v:157]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'select_mode' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control.v:143]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2494.371 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/CNN_Module.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/s00_axi
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s01_axi
WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.INACT_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/INACT_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_528  Scope: CNN_Module_tb.uut.CNN_Module_i.INACT_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.PICTURE_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/PICTURE_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_583  Scope: CNN_Module_tb.uut.CNN_Module_i.PICTURE_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.RESULT_DATA_FIFO1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/RESULT_DATA_FIFO1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_638  Scope: CNN_Module_tb.uut.CNN_Module_i.RESULT_DATA_FIFO1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.WEIGHT_CONV_ACT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/WEIGHT_CONV_ACT_FULLCON_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_693  Scope: CNN_Module_tb.uut.CNN_Module_i.WEIGHT_CONV_ACT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.WEIGHT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/WEIGHT_FULLCON_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_693  Scope: CNN_Module_tb.uut.CNN_Module_i.WEIGHT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2495.340 ; gain = 0.969
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xilinx_vip -prj CNN_Module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Accelerator
WARNING: [VRFC 10-2938] 'CONV_Load_Act' is already implicitly declared on line 170 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:275]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:122]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:127]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:130]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:140]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:144]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:146]
WARNING: [VRFC 10-3380] identifier 'CONV_State' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:170]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:181]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:183]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:184]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:185]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:199]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:209]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:210]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:214]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:215]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:224]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:232]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:236]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:237]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:241]
WARNING: [VRFC 10-3380] identifier 'CONV_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:242]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:262]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:266]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:268]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:283]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:285]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:318]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:319]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:320]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:321]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:325]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:326]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:329]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:330]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:332]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:333]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:336]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:337]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:347]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:351]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:353]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:359]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:362]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:368]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:372]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:375]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:418]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:419]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:424]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:434]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:441]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:442]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:445]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:447]
WARNING: [VRFC 10-3380] identifier 'POOL_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:450]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:467]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:471]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:474]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:483]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:486]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:488]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:491]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:500]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:504]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:506]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:560]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:561]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:581]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:582]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:586]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:587]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Finish' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:591]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:608]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:609]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:614]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:615]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:618]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:619]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:627]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:632]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:635]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:641]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:645]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:649]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:651]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Control_v1_0_S00_AXI
WARNING: [VRFC 10-8497] literal value 'h8 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:370]
WARNING: [VRFC 10-8497] literal value 'h9 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:377]
WARNING: [VRFC 10-8497] literal value 'h8 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:511]
WARNING: [VRFC 10-8497] literal value 'h9 truncated to fit in 3 bits [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v:512]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Conv_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_SystolicArray
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/FullCon_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/FullCon_PE_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pool_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_Array_Control
WARNING: [VRFC 10-3380] identifier 'Pool_out_valid' is used before its declaration [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_SystolicArray
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/Relu_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_M00_AXIS
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S01_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S01_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module windows
WARNING: [VRFC 10-2938] 'divider_out_valid' is already implicitly declared on line 112 [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v:115]
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/windows.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_CNN_Control_1_0/sim/CNN_Module_CNN_Control_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_CNN_Control_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_INACT_DATA_FIFO_0/sim/CNN_Module_INACT_DATA_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_INACT_DATA_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_PICTURE_DATA_FIFO_0/sim/CNN_Module_PICTURE_DATA_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_PICTURE_DATA_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_RESULT_DATA_FIFO1_0/sim/CNN_Module_RESULT_DATA_FIFO1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_RESULT_DATA_FIFO1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0/sim/CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_WEIGHT_CONV_ACT_FULLCON_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_WEIGHT_FULLCON_FIFO_0/sim/CNN_Module_WEIGHT_FULLCON_FIFO_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_WEIGHT_FULLCON_FIFO_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/ip/CNN_Module_Windows_Data_Convert_0_0/sim/CNN_Module_Windows_Data_Convert_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_Windows_Data_Convert_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.ip_user_files/bd/CNN_Module/sim/CNN_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.gen/sources_1/bd/CNN_Module/hdl/CNN_Module_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Module_tb
"xvhdl --incr --relax -prj CNN_Module_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2495.363 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2495.363 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 256 for port 'M_AXIS_tdata' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v:157]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'select_mode' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling module xil_defaultlib.CNN_Control_v1_0_S00_AXI(CONV_KE...
Compiling module xil_defaultlib.Conv_PE(DATA_WIDTH=8)
Compiling module xil_defaultlib.Conv_SystolicArray(CONV_KERNEL_S...
Compiling module xil_defaultlib.Conv_Array_Control(PARA_WIDTH=8,...
Compiling module xil_defaultlib.Relu
Compiling module xil_defaultlib.Relu_Array_Control(Relu_Num=8)
Compiling module xil_defaultlib.Pool_PE
Compiling module xil_defaultlib.Pooling_SystolicArray(DATA_WIDTH...
Compiling module xil_defaultlib.Pooling_Array_Control(POOL_KERNE...
Compiling module xil_defaultlib.FullCon_PE
Compiling module xil_defaultlib.FullCon_PE_Control(DATA_WIDTH=8,...
Compiling module xil_defaultlib.CNN_Accelerator(RESULT_NUM=8,CON...
Compiling module xil_defaultlib.CNN_Control(RESULT_NUM=8,CONV_KE...
Compiling module xil_defaultlib.CNN_Module_CNN_Control_1_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_INACT_DATA_FIFO_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_PICTURE_DATA_FIFO_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(WRITE_DATA_WIDTH=3...
Compiling module xpm.xpm_fifo_axis(TDATA_WIDTH=256,US...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_RESULT_DATA_FIFO1_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.CNN_Module_WEIGHT_CONV_ACT_FULLC...
Compiling module xil_defaultlib.CNN_Module_WEIGHT_FULLCON_FIFO_0
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_S01_AX...
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_registered=1)(1,0)(1,...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=8)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=7)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=6)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=5)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=4)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=3)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=2)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=8,bus_div=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9)(1,0)(1,0...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.windows(KERNEL_SIZE=5)
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_S00_AX...
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_M00_AX...
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0(KERNEL...
Compiling module xil_defaultlib.CNN_Module_Windows_Data_Convert_...
Compiling module xil_defaultlib.CNN_Module
Compiling module xil_defaultlib.CNN_Module_wrapper
Compiling module xil_defaultlib.CNN_Module_tb
WARNING: [XSIM 43-3373] "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 306. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 319. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v" Line 331. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot CNN_Module_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2495.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 2495.363 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/CNN_Module.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/s00_axi
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s01_axi
WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.INACT_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/INACT_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_528  Scope: CNN_Module_tb.uut.CNN_Module_i.INACT_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.PICTURE_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/PICTURE_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_583  Scope: CNN_Module_tb.uut.CNN_Module_i.PICTURE_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.RESULT_DATA_FIFO1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/RESULT_DATA_FIFO1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_638  Scope: CNN_Module_tb.uut.CNN_Module_i.RESULT_DATA_FIFO1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.WEIGHT_CONV_ACT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/WEIGHT_CONV_ACT_FULLCON_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_693  Scope: CNN_Module_tb.uut.CNN_Module_i.WEIGHT_CONV_ACT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.WEIGHT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/WEIGHT_FULLCON_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_693  Scope: CNN_Module_tb.uut.CNN_Module_i.WEIGHT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 2495.363 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2495.500 ; gain = 0.082
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xilinx_vip -prj CNN_Module_tb_vlog.prj"
"xvhdl --incr --relax -prj CNN_Module_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 256 for port 'M_AXIS_tdata' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v:157]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'select_mode' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control.v:143]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2495.590 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/CNN_Module.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/s00_axi
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s01_axi
WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.INACT_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/INACT_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_528  Scope: CNN_Module_tb.uut.CNN_Module_i.INACT_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.PICTURE_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/PICTURE_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_583  Scope: CNN_Module_tb.uut.CNN_Module_i.PICTURE_DATA_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.RESULT_DATA_FIFO1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/RESULT_DATA_FIFO1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_638  Scope: CNN_Module_tb.uut.CNN_Module_i.RESULT_DATA_FIFO1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.WEIGHT_CONV_ACT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/WEIGHT_CONV_ACT_FULLCON_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_693  Scope: CNN_Module_tb.uut.CNN_Module_i.WEIGHT_CONV_ACT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Module_tb.uut.CNN_Module_i.WEIGHT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Module_tb/uut/CNN_Module_i/WEIGHT_FULLCON_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_693  Scope: CNN_Module_tb.uut.CNN_Module_i.WEIGHT_FULLCON_FIFO.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2495.590 ; gain = 0.000
run all
add_bp {E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v} 197
add_bp {E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v} 198
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xilinx_vip -prj CNN_Module_tb_vlog.prj"
"xvhdl --incr --relax -prj CNN_Module_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2495.668 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CNN_Module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Module_tb_behav xil_defaultlib.CNN_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 256 for port 'M_AXIS_tdata' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sim_1/new/CNN_Module_tb.v:157]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'select_mode' [E:/Accelerator/CNN_Accelerator/CNN_Accelerator_Vivado_project/Accelerator.srcs/sources_1/new/CNN_Control.v:143]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2495.668 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2495.668 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/CNN_Module.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/s00_axi
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//INACT_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//PICTURE_DATA_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//RESULT_DATA_FIFO1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_CONV_ACT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//WEIGHT_FULLCON_FIFO/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/m00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s00_axis
INFO: [Wavedata 42-564]   Found protocol instance at /CNN_Module_tb/uut/CNN_Module_i//Windows_Data_Convert_0/s01_axi
WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/image" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/result" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weight" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

WARNING: [Wavedata 42-559] Protocol instance "/CNN_Module_tb/uut/CNN_Module_i//CNN_Control_1/weightfc" was created but is non-functional for the following reason(s):
Required port "ACLK" is missing

