verilog work "full_adder.vf"
verilog work "XOR16_1.vf"
verilog work "adder_16_bit.vf"
verilog work "two_comple_adder_16bit.vf"
verilog work "tb_two_comple_adder_16bit.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
