

================================================================
== Vivado HLS Report for 'hipaccRun'
================================================================
* Date:           Sun Apr 15 06:47:47 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        hipacc_project
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|      5.70|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+----------+
    |      Latency      |      Interval     | Pipeline |
    |   min   |   max   |   min   |   max   |   Type   |
    +---------+---------+---------+---------+----------+
    |  1052884|  1052884|  1052885|  1052885| dataflow |
    +---------+---------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+---------+---------+---------+
        |                         |                      |      Latency      |      Interval     | Pipeline|
        |         Instance        |        Module        |   min   |   max   |   min   |   max   |   Type  |
        +-------------------------+----------------------+---------+---------+---------+---------+---------+
        |ccGaussianFilterGKer_U0  |ccGaussianFilterGKer  |  1052884|  1052884|  1052884|  1052884|   none  |
        +-------------------------+----------------------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        8|    125|   16349|   21930|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        8|    125|   16349|   21930|
+-----------------+---------+-------+--------+--------+
|Available        |     1510|   2020|  554800|  277400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      6|       2|       7|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-------+-------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  |
    +-------------------------+----------------------+---------+-------+-------+-------+
    |ccGaussianFilterGKer_U0  |ccGaussianFilterGKer  |        8|    125|  16349|  21930|
    +-------------------------+----------------------+---------+-------+-------+-------+
    |Total                    |                      |        8|    125|  16349|  21930|
    +-------------------------+----------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|p_strmOut0_V_din     | out |   32|   ap_fifo  | p_strmOut0_V |    pointer   |
|p_strmOut0_V_full_n  |  in |    1|   ap_fifo  | p_strmOut0_V |    pointer   |
|p_strmOut0_V_write   | out |    1|   ap_fifo  | p_strmOut0_V |    pointer   |
|p_strmIN_V_dout      |  in |   32|   ap_fifo  |  p_strmIN_V  |    pointer   |
|p_strmIN_V_empty_n   |  in |    1|   ap_fifo  |  p_strmIN_V  |    pointer   |
|p_strmIN_V_read      | out |    1|   ap_fifo  |  p_strmIN_V  |    pointer   |
|ap_clk               |  in |    1| ap_ctrl_hs |   hipaccRun  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |   hipaccRun  | return value |
|ap_done              | out |    1| ap_ctrl_hs |   hipaccRun  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |   hipaccRun  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |   hipaccRun  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |   hipaccRun  | return value |
+---------------------+-----+-----+------------+--------------+--------------+

