0.7
2020.2
Oct 13 2023
20:47:58
E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sim_1/new/Ascon_Top_tb.v,1720532897,verilog,,,,Ascon_Top_tb,,,../../../../../project_5.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/Ascon.v,1720532002,verilog,,E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/Ascon_Top.v,,Ascon,,,../../../../../project_5.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/Ascon_Top.v,1720584552,verilog,,E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/Decryption.v,,Ascon_Top,,,../../../../../project_5.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/Decryption.v,1720685412,verilog,,E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/Encyption.v,,Decryption,,,../../../../../project_5.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/Encyption.v,1720685405,verilog,,E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/FC.v,,Encryption,,,../../../../../project_5.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/FC.v,1720531925,verilog,,E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/linear_layer.v,,FC,,,../../../../../project_5.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/linear_layer.v,1720504713,verilog,,E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/permutation.v,,linear_layer,,,../../../../../project_5.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/permutation.v,1720504773,verilog,,E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/roundconstant.v,,Permutation,,,../../../../../project_5.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/roundconstant.v,1720504624,verilog,,E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/roundcounter.v,,roundconstant,,,../../../../../project_5.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/roundcounter.v,1720685433,verilog,,E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/sub_layer.v,,RoundCounter,,,../../../../../project_5.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/sub_layer.v,1720675756,verilog,,E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sim_1/new/Ascon_Top_tb.v,,sub_layer,,,../../../../../project_5.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
E:/ascon_debugger/project_5/project_5.sim/sim_1/impl/func/xsim/Ascon_Top_tb_func_impl.v,1720757610,verilog,,E:/ascon_debugger/project_3_encryption/project_3_encryption.srcs/sources_1/new/Ascon.v,,clk_x_pntrs;clk_x_pntrs_8;dbg_hub;design_1;design_1_Ascon_Top_0_0;design_1_Ascon_Top_0_0_Ascon;design_1_Ascon_Top_0_0_Ascon_Top;design_1_Ascon_Top_0_0_Decryption;design_1_Ascon_Top_0_0_Encryption;design_1_Ascon_Top_0_0_FC;design_1_Ascon_Top_0_0_Permutation;design_1_Ascon_Top_0_0_Permutation_1;design_1_Ascon_Top_0_0_RoundCounter;design_1_Ascon_Top_0_0_RoundCounter_0;design_1_clk_wiz_0_0;design_1_clk_wiz_0_0_clk_wiz;design_1_ila_0_0;design_1_ila_0_0_blk_mem_gen_v8_4_7;design_1_ila_0_0_blk_mem_gen_v8_4_7_blk_mem_gen_generic_cstr;design_1_ila_0_0_blk_mem_gen_v8_4_7_blk_mem_gen_prim_width;design_1_ila_0_0_blk_mem_gen_v8_4_7_blk_mem_gen_prim_wrapper;design_1_ila_0_0_blk_mem_gen_v8_4_7_blk_mem_gen_top;design_1_ila_0_0_blk_mem_gen_v8_4_7_synth;design_1_ila_0_0_ila_v6_2_14_ila;design_1_ila_0_0_ila_v6_2_14_ila_cap_addrgen;design_1_ila_0_0_ila_v6_2_14_ila_cap_ctrl_legacy;design_1_ila_0_0_ila_v6_2_14_ila_cap_sample_counter;design_1_ila_0_0_ila_v6_2_14_ila_cap_window_counter;design_1_ila_0_0_ila_v6_2_14_ila_core;design_1_ila_0_0_ila_v6_2_14_ila_register;design_1_ila_0_0_ila_v6_2_14_ila_reset_ctrl;design_1_ila_0_0_ila_v6_2_14_ila_trace_memory;design_1_ila_0_0_ila_v6_2_14_ila_trig_match;design_1_ila_0_0_ila_v6_2_14_ila_trigger;design_1_ila_0_0_ltlib_v1_0_1_all_typeA;design_1_ila_0_0_ltlib_v1_0_1_all_typeA_1;design_1_ila_0_0_ltlib_v1_0_1_all_typeA_4;design_1_ila_0_0_ltlib_v1_0_1_all_typeA_7;design_1_ila_0_0_ltlib_v1_0_1_all_typeA_9;design_1_ila_0_0_ltlib_v1_0_1_all_typeA__parameterized0;design_1_ila_0_0_ltlib_v1_0_1_all_typeA__parameterized0_29;design_1_ila_0_0_ltlib_v1_0_1_all_typeA__parameterized0_33;design_1_ila_0_0_ltlib_v1_0_1_all_typeA_slice;design_1_ila_0_0_ltlib_v1_0_1_all_typeA_slice_10;design_1_ila_0_0_ltlib_v1_0_1_all_typeA_slice_2;design_1_ila_0_0_ltlib_v1_0_1_all_typeA_slice_5;design_1_ila_0_0_ltlib_v1_0_1_all_typeA_slice_8;design_1_ila_0_0_ltlib_v1_0_1_all_typeA_slice__parameterized0;design_1_ila_0_0_ltlib_v1_0_1_all_typeA_slice__parameterized0_30;design_1_ila_0_0_ltlib_v1_0_1_all_typeA_slice__parameterized0_34;design_1_ila_0_0_ltlib_v1_0_1_all_typeA_slice__parameterized1;design_1_ila_0_0_ltlib_v1_0_1_all_typeA_slice__parameterized1_31;design_1_ila_0_0_ltlib_v1_0_1_all_typeA_slice__parameterized1_35;design_1_ila_0_0_ltlib_v1_0_1_allx_typeA;design_1_ila_0_0_ltlib_v1_0_1_allx_typeA__parameterized0;design_1_ila_0_0_ltlib_v1_0_1_allx_typeA__parameterized0_0;design_1_ila_0_0_ltlib_v1_0_1_allx_typeA__parameterized0_3;design_1_ila_0_0_ltlib_v1_0_1_allx_typeA__parameterized0_6;design_1_ila_0_0_ltlib_v1_0_1_allx_typeA_nodelay;design_1_ila_0_0_ltlib_v1_0_1_allx_typeA_nodelay_28;design_1_ila_0_0_ltlib_v1_0_1_allx_typeA_nodelay_32;design_1_ila_0_0_ltlib_v1_0_1_async_edge_xfer;design_1_ila_0_0_ltlib_v1_0_1_async_edge_xfer__1;design_1_ila_0_0_ltlib_v1_0_1_async_edge_xfer__2;design_1_ila_0_0_ltlib_v1_0_1_async_edge_xfer__3;design_1_ila_0_0_ltlib_v1_0_1_cfglut4;design_1_ila_0_0_ltlib_v1_0_1_cfglut4__1;design_1_ila_0_0_ltlib_v1_0_1_cfglut5;design_1_ila_0_0_ltlib_v1_0_1_cfglut5__1;design_1_ila_0_0_ltlib_v1_0_1_cfglut5__2;design_1_ila_0_0_ltlib_v1_0_1_cfglut6;design_1_ila_0_0_ltlib_v1_0_1_cfglut6__1;design_1_ila_0_0_ltlib_v1_0_1_cfglut6__parameterized0;design_1_ila_0_0_ltlib_v1_0_1_cfglut7;design_1_ila_0_0_ltlib_v1_0_1_cfglut7__1;design_1_ila_0_0_ltlib_v1_0_1_generic_memrd;design_1_ila_0_0_ltlib_v1_0_1_match;design_1_ila_0_0_ltlib_v1_0_1_match__parameterized0;design_1_ila_0_0_ltlib_v1_0_1_match__parameterized0__1;design_1_ila_0_0_ltlib_v1_0_1_match__parameterized0__2;design_1_ila_0_0_ltlib_v1_0_1_match__parameterized0__3;design_1_ila_0_0_ltlib_v1_0_1_match_nodelay;design_1_ila_0_0_ltlib_v1_0_1_match_nodelay__1;design_1_ila_0_0_ltlib_v1_0_1_match_nodelay__2;design_1_ila_0_0_ltlib_v1_0_1_rising_edge_detection;design_1_ila_0_0_ltlib_v1_0_1_rising_edge_detection__1;design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized17;design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized18;design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized19;design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized20;design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized32;design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized33;design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized34;design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized35;design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized36;design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized37;design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized38;design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized39;design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized40;design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized41;design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized42;design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized43;design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized45;design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized47;design_1_ila_0_0_xsdbs_v1_0_3_reg__parameterized50;design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl;design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl_14;design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl_15;design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl_16;design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl_17;design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl_20;design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl_21;design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl_22;design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl_23;design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl_24;design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl_27;design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl__parameterized0;design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl__parameterized1;design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl__parameterized1_18;design_1_ila_0_0_xsdbs_v1_0_3_reg_ctl__parameterized1_19;design_1_ila_0_0_xsdbs_v1_0_3_reg_p2s;design_1_ila_0_0_xsdbs_v1_0_3_reg_p2s__parameterized0;design_1_ila_0_0_xsdbs_v1_0_3_reg_p2s__parameterized1;design_1_ila_0_0_xsdbs_v1_0_3_reg_p2s__parameterized2;design_1_ila_0_0_xsdbs_v1_0_3_reg_p2s__parameterized3;design_1_ila_0_0_xsdbs_v1_0_3_reg_p2s__parameterized4;design_1_ila_0_0_xsdbs_v1_0_3_reg_stat;design_1_ila_0_0_xsdbs_v1_0_3_reg_stat_11;design_1_ila_0_0_xsdbs_v1_0_3_reg_stat_12;design_1_ila_0_0_xsdbs_v1_0_3_reg_stat_13;design_1_ila_0_0_xsdbs_v1_0_3_reg_stat_25;design_1_ila_0_0_xsdbs_v1_0_3_reg_stat_26;design_1_ila_0_0_xsdbs_v1_0_3_reg_stream;design_1_ila_0_0_xsdbs_v1_0_3_reg_stream__parameterized0;design_1_ila_0_0_xsdbs_v1_0_3_xsdbs;design_1_vio_0_0;design_1_vio_0_0_vio_v3_0_24_decoder;design_1_vio_0_0_vio_v3_0_24_probe_in_one;design_1_vio_0_0_vio_v3_0_24_probe_out_all;design_1_vio_0_0_vio_v3_0_24_probe_out_one;design_1_vio_0_0_vio_v3_0_24_vio;design_1_vio_0_0_xsdbs_v1_0_3_xsdbs;design_1_wrapper;dmem;dmem_14;fifo_generator_ramfifo;fifo_generator_ramfifo__parameterized0;fifo_generator_top;fifo_generator_top__parameterized0;fifo_generator_v13_1_5;fifo_generator_v13_1_5__parameterized0;fifo_generator_v13_1_5_synth;fifo_generator_v13_1_5_synth__parameterized0;glbl;ltlib_v1_0_1_bscan;ltlib_v1_0_1_generic_mux;memory;memory__parameterized0;rd_bin_cntr;rd_bin_cntr_19;rd_fwft;rd_handshaking_flags;rd_handshaking_flags__parameterized0;rd_logic;rd_logic__parameterized0;rd_status_flags_as;rd_status_flags_as_18;reset_blk_ramfifo;reset_blk_ramfifo_9;synchronizer_ff;synchronizer_ff_10;synchronizer_ff_11;synchronizer_ff_12;synchronizer_ff_13;synchronizer_ff_2;synchronizer_ff_3;synchronizer_ff_4;synchronizer_ff__parameterized0;synchronizer_ff__parameterized0_20;synchronizer_ff__parameterized0_21;synchronizer_ff__parameterized0_22;synchronizer_ff__parameterized0_23;synchronizer_ff__parameterized0_5;synchronizer_ff__parameterized0_6;synchronizer_ff__parameterized0_7;wr_bin_cntr;wr_bin_cntr_17;wr_handshaking_flags;wr_handshaking_flags_16;wr_logic;wr_logic__parameterized0;wr_status_flags_as;wr_status_flags_as_15;xsdbm_v3_0_0_addr_ctl;xsdbm_v3_0_0_bscan_switch;xsdbm_v3_0_0_burst_wdlen_ctl;xsdbm_v3_0_0_bus_ctl;xsdbm_v3_0_0_bus_ctl_cnt;xsdbm_v3_0_0_bus_ctl_flg;xsdbm_v3_0_0_bus_ctl_flg__parameterized0;xsdbm_v3_0_0_bus_mstr2sl_if;xsdbm_v3_0_0_cmd_decode;xsdbm_v3_0_0_ctl_reg;xsdbm_v3_0_0_ctl_reg_1;xsdbm_v3_0_0_ctl_reg__parameterized0;xsdbm_v3_0_0_ctl_reg__parameterized1;xsdbm_v3_0_0_icon;xsdbm_v3_0_0_icon2xsdb;xsdbm_v3_0_0_if;xsdbm_v3_0_0_if_static_status;xsdbm_v3_0_0_rdfifo;xsdbm_v3_0_0_rdreg;xsdbm_v3_0_0_stat;xsdbm_v3_0_0_stat_reg;xsdbm_v3_0_0_stat_reg_0;xsdbm_v3_0_0_stat_reg__parameterized0;xsdbm_v3_0_0_sync;xsdbm_v3_0_0_wrfifo;xsdbm_v3_0_0_wrreg;xsdbm_v3_0_0_xsdbm;xsdbm_v3_0_0_xsdbm_id,,,../../../../../project_5.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
