Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/AMD/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_block_wrapper_behav xil_defaultlib.main_block_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-4940] 'main' remains a black box since it has no binding entity [C:/Entwicklung/SixteenShadesOfCpu/vivado/memory_tryout/memory_tryout.ip_user_files/bd/main_block/ip/main_block_main_0_0/sim/main_block_main_0_0.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.main_block_blk_mem_gen_0_0
Compiling module xil_defaultlib.main_block_blk_mem_gen_1_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.main_block_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.main_block_clk_wiz_0_0
Compiling architecture main_block_main_0_0_arch of entity xil_defaultlib.main_block_main_0_0 [main_block_main_0_0_default]
Compiling architecture structure of entity xil_defaultlib.main_block [main_block_default]
Compiling architecture structure of entity xil_defaultlib.main_block_wrapper
Built simulation snapshot main_block_wrapper_behav
