Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cyclonev
Quartus root          :  c:/intelfpga_lite/24.1std/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/24.1std/quartus/eda/sim_lib
Simulation Tool       :  questa intel fpga
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  top_level.vo
Sim SDF file          :  top_level__verilog.sdo
Sim dir               :  simulation\questa

=======================================================

Info: Starting NativeLink simulation with Questa Intel FPGA software
Sourced NativeLink script c:/intelfpga_lite/24.1std/quartus/common/tcl/internal/nativelink/modelsim.tcl
Probing transcript
Questa Intel FPGA Info: # Reading pref.tcl
Questa Intel FPGA Info: # do top_level_run_msim_gate_verilog.do
Questa Intel FPGA Info: # if {[file exists gate_work]} {
Questa Intel FPGA Info: # 	vdel -lib gate_work -all
Questa Intel FPGA Info: # }
Questa Intel FPGA Info: # vlib gate_work
Questa Intel FPGA Info: # vmap work gate_work
Questa Intel FPGA Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
Questa Intel FPGA Info: # vmap work gate_work 
Questa Intel FPGA Info: # Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
Questa Intel FPGA Info: # Modifying modelsim.ini
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # vlog -vlog01compat -work work +incdir+. {top_level.vo}
Questa Intel FPGA Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
Questa Intel FPGA Info: # Start time: 15:56:03 on Aug 26,2025
Questa Intel FPGA Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+." top_level.vo 
Questa Intel FPGA Info: # -- Compiling module top_level
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # Top level modules:
Questa Intel FPGA Info: # 	top_level
Questa Intel FPGA Info: # End time: 15:56:03 on Aug 26,2025, Elapsed time: 0:00:00
Questa Intel FPGA Info: # Errors: 0, Warnings: 0
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # vlog -vlog01compat -work work +incdir+C:/Users/santi/Arquitectura\ de\ computadores/Laboratorio\ 1/4.3 {C:/Users/santi/Arquitectura de computadores/Laboratorio 1/4.3/tb_top_level.v}
Questa Intel FPGA Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
Questa Intel FPGA Info: # Start time: 15:56:03 on Aug 26,2025
Questa Intel FPGA Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/santi/Arquitectura de computadores/Laboratorio 1/4.3" C:/Users/santi/Arquitectura de computadores/Laboratorio 1/4.3/tb_top_level.v 
Questa Intel FPGA Info: # -- Compiling module tb_top_level
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # Top level modules:
Questa Intel FPGA Info: # 	tb_top_level
Questa Intel FPGA Info: # End time: 15:56:03 on Aug 26,2025, Elapsed time: 0:00:00
Questa Intel FPGA Info: # Errors: 0, Warnings: 0
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  tb_top_level
Questa Intel FPGA Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" tb_top_level 
Questa Intel FPGA Info: # Start time: 15:56:03 on Aug 26,2025
Questa Intel FPGA Info: # Loading work.tb_top_level
Questa Intel FPGA Info: # Loading work.top_level
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_io_obuf
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_io_ibuf
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # add wave *
Questa Intel FPGA Info: # view structure
Questa Intel FPGA Info: # .main_pane.structure.interior.cs.body.struct
Questa Intel FPGA Info: # view signals
Questa Intel FPGA Info: # .main_pane.objects.interior.cs.body.tree
Questa Intel FPGA Info: # run 200 ns
Questa Intel FPGA Info: # Ejercicio 4.3 - NÃºmeros Grandes
Questa Intel FPGA Info: # SW   | Decimal
Questa Intel FPGA Info: #    0 |    0
Questa Intel FPGA Info: #    1 |    1
Questa Intel FPGA Info: #   42 |   42
Questa Intel FPGA Info: #  123 |  123
Questa Intel FPGA Info: #  255 |  255
Questa Intel FPGA Info: #  512 |  512
Questa Intel FPGA Info: # 1023 | 1023
Questa Intel FPGA Info: # ** Note: $finish    : C:/Users/santi/Arquitectura de computadores/Laboratorio 1/4.3/tb_top_level.v(44)
Questa Intel FPGA Info: #    Time: 70 ns  Iteration: 0  Instance: /tb_top_level
Questa Intel FPGA Info: # 1
Questa Intel FPGA Info: # Break in Module tb_top_level at C:/Users/santi/Arquitectura de computadores/Laboratorio 1/4.3/tb_top_level.v line 44
Questa Intel FPGA Info: # End time: 15:57:42 on Aug 26,2025, Elapsed time: 0:01:39
Questa Intel FPGA Info: # Errors: 0, Warnings: 0
Info: NativeLink simulation flow was successful
