// Seed: 274597243
module module_0 (
    input supply0 id_0,
    input supply0 id_1
);
  wire id_3;
  assign module_2.id_3 = 0;
  final $display(id_1);
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output uwire id_2,
    input supply0 id_3,
    output wire id_4,
    input tri1 id_5
);
  always @* disable id_7;
  module_0 modCall_1 (
      id_3,
      id_5
  );
endmodule
module module_2 (
    input wor id_0,
    input tri id_1,
    output tri id_2,
    output supply0 id_3,
    output supply0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output supply1 id_7,
    output supply1 id_8,
    input tri id_9,
    input supply0 id_10,
    input supply0 id_11,
    input wire id_12
);
  module_0 modCall_1 (
      id_11,
      id_5
  );
endmodule
