From 47138a99215233b60cc372a21443ee2ac23cfdcc Mon Sep 17 00:00:00 2001
From: Yaliang Wang <Yaliang.Wang@windriver.com>
Date: Tue, 24 Aug 2021 03:39:43 +0000
Subject: [PATCH 1850/1852] arm64: versal AI: Add DTs for xilinx platforms

Add device tree descriptions v2020.2 for Xilinx boards.

Signed-off-by: Yaliang Wang <Yaliang.Wang@windriver.com>
---
 arch/arm64/boot/dts/xilinx/Makefile           |   1 +
 arch/arm64/boot/dts/xilinx/versal/Makefile    |   2 +
 .../dt-bindings/clock/xlnx-versal-clk.h       | 123 +++
 .../versal/include/dt-bindings/gpio/gpio.h    |  36 +
 .../versal/include/dt-bindings/input/input.h  | 836 ++++++++++++++++++
 .../dt-bindings/interrupt-controller/irq.h    |  20 +
 .../versal/include/dt-bindings/phy/phy.h      |  22 +
 .../dt-bindings/pinctrl/pinctrl-zynqmp.h      |  36 +
 .../dt-bindings/power/xlnx-versal-power.h     |  42 +
 .../dt-bindings/reset/xlnx-zynqmp-resets.h    | 130 +++
 arch/arm64/boot/dts/xilinx/versal/pcw.dtsi    | 107 +++
 arch/arm64/boot/dts/xilinx/versal/pl.dtsi     | 641 ++++++++++++++
 .../boot/dts/xilinx/versal/system-conf.dtsi   |  13 +
 .../boot/dts/xilinx/versal/system-top.dts     |  30 +
 .../boot/dts/xilinx/versal/versal-clk.dtsi    | 246 ++++++
 .../boot/dts/xilinx/versal/versal-spp-pm.dtsi | 214 +++++
 .../versal-vck190-reva-x-ebm-01-reva.dtsi     | 141 +++
 arch/arm64/boot/dts/xilinx/versal/versal.dtsi | 628 +++++++++++++
 18 files changed, 3268 insertions(+)
 create mode 100644 arch/arm64/boot/dts/xilinx/versal/Makefile
 create mode 100644 arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/clock/xlnx-versal-clk.h
 create mode 100644 arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/gpio/gpio.h
 create mode 100644 arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/input/input.h
 create mode 100644 arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/interrupt-controller/irq.h
 create mode 100644 arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/phy/phy.h
 create mode 100644 arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/pinctrl/pinctrl-zynqmp.h
 create mode 100644 arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/power/xlnx-versal-power.h
 create mode 100644 arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/reset/xlnx-zynqmp-resets.h
 create mode 100644 arch/arm64/boot/dts/xilinx/versal/pcw.dtsi
 create mode 100644 arch/arm64/boot/dts/xilinx/versal/pl.dtsi
 create mode 100644 arch/arm64/boot/dts/xilinx/versal/system-conf.dtsi
 create mode 100644 arch/arm64/boot/dts/xilinx/versal/system-top.dts
 create mode 100644 arch/arm64/boot/dts/xilinx/versal/versal-clk.dtsi
 create mode 100644 arch/arm64/boot/dts/xilinx/versal/versal-spp-pm.dtsi
 create mode 100644 arch/arm64/boot/dts/xilinx/versal/versal-vck190-reva-x-ebm-01-reva.dtsi
 create mode 100644 arch/arm64/boot/dts/xilinx/versal/versal.dtsi

diff --git a/arch/arm64/boot/dts/xilinx/Makefile b/arch/arm64/boot/dts/xilinx/Makefile
index c4dd722f4396..6107647fc342 100644
--- a/arch/arm64/boot/dts/xilinx/Makefile
+++ b/arch/arm64/boot/dts/xilinx/Makefile
@@ -1,4 +1,5 @@
 # SPDX-License-Identifier: GPL-2.0
+subdir-y += versal
 dtb-$(CONFIG_ARCH_ZYNQMP) += avnet-ultra96-rev1.dtb
 dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-zc1232-revA.dtb
 dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-zc1254-revA.dtb
diff --git a/arch/arm64/boot/dts/xilinx/versal/Makefile b/arch/arm64/boot/dts/xilinx/versal/Makefile
new file mode 100644
index 000000000000..becfe9c884b6
--- /dev/null
+++ b/arch/arm64/boot/dts/xilinx/versal/Makefile
@@ -0,0 +1,2 @@
+# SPDX-License-Identifier: GPL-2.0
+dtb-$(CONFIG_ARCH_ZYNQMP) += system-top.dtb
diff --git a/arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/clock/xlnx-versal-clk.h b/arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/clock/xlnx-versal-clk.h
new file mode 100644
index 000000000000..264d634d226e
--- /dev/null
+++ b/arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/clock/xlnx-versal-clk.h
@@ -0,0 +1,123 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ *  Copyright (C) 2019 Xilinx Inc.
+ *
+ */
+
+#ifndef _DT_BINDINGS_CLK_VERSAL_H
+#define _DT_BINDINGS_CLK_VERSAL_H
+
+#define PMC_PLL					1
+#define APU_PLL					2
+#define RPU_PLL					3
+#define CPM_PLL					4
+#define NOC_PLL					5
+#define PLL_MAX					6
+#define PMC_PRESRC				7
+#define PMC_POSTCLK				8
+#define PMC_PLL_OUT				9
+#define PPLL					10
+#define NOC_PRESRC				11
+#define NOC_POSTCLK				12
+#define NOC_PLL_OUT				13
+#define NPLL					14
+#define APU_PRESRC				15
+#define APU_POSTCLK				16
+#define APU_PLL_OUT				17
+#define APLL					18
+#define RPU_PRESRC				19
+#define RPU_POSTCLK				20
+#define RPU_PLL_OUT				21
+#define RPLL					22
+#define CPM_PRESRC				23
+#define CPM_POSTCLK				24
+#define CPM_PLL_OUT				25
+#define CPLL					26
+#define PPLL_TO_XPD				27
+#define NPLL_TO_XPD				28
+#define APLL_TO_XPD				29
+#define RPLL_TO_XPD				30
+#define EFUSE_REF				31
+#define SYSMON_REF				32
+#define IRO_SUSPEND_REF				33
+#define USB_SUSPEND				34
+#define SWITCH_TIMEOUT				35
+#define RCLK_PMC				36
+#define RCLK_LPD				37
+#define WDT					38
+#define TTC0					39
+#define TTC1					40
+#define TTC2					41
+#define TTC3					42
+#define GEM_TSU					43
+#define GEM_TSU_LB				44
+#define MUXED_IRO_DIV2				45
+#define MUXED_IRO_DIV4				46
+#define PSM_REF					47
+#define GEM0_RX					48
+#define GEM0_TX					49
+#define GEM1_RX					50
+#define GEM1_TX					51
+#define CPM_CORE_REF				52
+#define CPM_LSBUS_REF				53
+#define CPM_DBG_REF				54
+#define CPM_AUX0_REF				55
+#define CPM_AUX1_REF				56
+#define QSPI_REF				57
+#define OSPI_REF				58
+#define SDIO0_REF				59
+#define SDIO1_REF				60
+#define PMC_LSBUS_REF				61
+#define I2C_REF					62
+#define TEST_PATTERN_REF			63
+#define DFT_OSC_REF				64
+#define PMC_PL0_REF				65
+#define PMC_PL1_REF				66
+#define PMC_PL2_REF				67
+#define PMC_PL3_REF				68
+#define CFU_REF					69
+#define SPARE_REF				70
+#define NPI_REF					71
+#define HSM0_REF				72
+#define HSM1_REF				73
+#define SD_DLL_REF				74
+#define FPD_TOP_SWITCH				75
+#define FPD_LSBUS				76
+#define ACPU					77
+#define DBG_TRACE				78
+#define DBG_FPD					79
+#define LPD_TOP_SWITCH				80
+#define ADMA					81
+#define LPD_LSBUS				82
+#define CPU_R5					83
+#define CPU_R5_CORE				84
+#define CPU_R5_OCM				85
+#define CPU_R5_OCM2				86
+#define IOU_SWITCH				87
+#define GEM0_REF				88
+#define GEM1_REF				89
+#define GEM_TSU_REF				90
+#define USB0_BUS_REF				91
+#define UART0_REF				92
+#define UART1_REF				93
+#define SPI0_REF				94
+#define SPI1_REF				95
+#define CAN0_REF				96
+#define CAN1_REF				97
+#define I2C0_REF				98
+#define I2C1_REF				99
+#define DBG_LPD					100
+#define TIMESTAMP_REF				101
+#define DBG_TSTMP				102
+#define CPM_TOPSW_REF				103
+#define USB3_DUAL_REF				104
+#define OUTCLK_MAX				105
+#define REF_CLK					106
+#define PL_ALT_REF_CLK				107
+#define MUXED_IRO				108
+#define PL_EXT					109
+#define PL_LB					110
+#define MIO_50_OR_51				111
+#define MIO_24_OR_25				112
+
+#endif
diff --git a/arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/gpio/gpio.h b/arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/gpio/gpio.h
new file mode 100644
index 000000000000..881dea862c52
--- /dev/null
+++ b/arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/gpio/gpio.h
@@ -0,0 +1,36 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * This header provides constants for most GPIO bindings.
+ *
+ * Most GPIO bindings include a flags cell as part of the GPIO specifier.
+ * In most cases, the format of the flags cell uses the standard values
+ * defined in this header.
+ */
+
+#ifndef _DT_BINDINGS_GPIO_GPIO_H
+#define _DT_BINDINGS_GPIO_GPIO_H
+
+/* Bit 0 express polarity */
+#define GPIO_ACTIVE_HIGH 0
+#define GPIO_ACTIVE_LOW 1
+
+/* Bit 1 express single-endedness */
+#define GPIO_PUSH_PULL 0
+#define GPIO_SINGLE_ENDED 2
+
+/* Bit 2 express Open drain or open source */
+#define GPIO_LINE_OPEN_SOURCE 0
+#define GPIO_LINE_OPEN_DRAIN 4
+
+/*
+ *  * Open Drain/Collector is the combination of single-ended open drain interface.
+ *   * Open Source/Emitter is the combination of single-ended open source interface.
+ *    */
+#define GPIO_OPEN_DRAIN (GPIO_SINGLE_ENDED | GPIO_LINE_OPEN_DRAIN)
+#define GPIO_OPEN_SOURCE (GPIO_SINGLE_ENDED | GPIO_LINE_OPEN_SOURCE)
+
+/* Bit 3 express GPIO suspend/resume persistence */
+#define GPIO_SLEEP_MAINTAIN_VALUE 0
+#define GPIO_SLEEP_MAY_LOOSE_VALUE 8
+
+#endif
diff --git a/arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/input/input.h b/arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/input/input.h
new file mode 100644
index 000000000000..238910bddb0b
--- /dev/null
+++ b/arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/input/input.h
@@ -0,0 +1,836 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * This header provides constants for most input bindings.
+ *
+ * Most input bindings include key code, matrix key code format.
+ * In most cases, key code and matrix key code format uses
+ * the standard values/macro defined in this header.
+ */
+
+#ifndef _DT_BINDINGS_INPUT_INPUT_H
+#define _DT_BINDINGS_INPUT_INPUT_H
+
+/*
+ * Device properties and quirks
+ */
+
+#define INPUT_PROP_POINTER		0x00	/* needs a pointer */
+#define INPUT_PROP_DIRECT		0x01	/* direct input devices */
+#define INPUT_PROP_BUTTONPAD		0x02	/* has button(s) under pad */
+#define INPUT_PROP_SEMI_MT		0x03	/* touch rectangle only */
+#define INPUT_PROP_TOPBUTTONPAD		0x04	/* softbuttons at top of pad */
+#define INPUT_PROP_POINTING_STICK	0x05	/* is a pointing stick */
+#define INPUT_PROP_ACCELEROMETER	0x06	/* has accelerometer */
+
+#define INPUT_PROP_MAX			0x1f
+#define INPUT_PROP_CNT			(INPUT_PROP_MAX + 1)
+
+
+/*
+ * Event types
+ */
+
+#define EV_SYN			0x00
+#define EV_KEY			0x01
+#define EV_REL			0x02
+#define EV_ABS			0x03
+#define EV_MSC			0x04
+#define EV_SW			0x05
+#define EV_LED			0x11
+#define EV_SND			0x12
+#define EV_REP			0x14
+#define EV_FF			0x15
+#define EV_PWR			0x16
+#define EV_FF_STATUS		0x17
+#define EV_MAX			0x1f
+#define EV_CNT			(EV_MAX+1)
+
+/*
+ * Synchronization events.
+ */
+
+#define SYN_REPORT		0
+#define SYN_CONFIG		1
+#define SYN_MT_REPORT		2
+#define SYN_DROPPED		3
+#define SYN_MAX			0xf
+#define SYN_CNT			(SYN_MAX+1)
+
+/*
+ * Keys and buttons
+ *
+ * Most of the keys/buttons are modeled after USB HUT 1.12
+ * (see http://www.usb.org/developers/hidpage).
+ *  Abbreviations in the comments:
+ *  AC - Application Control
+ *  AL - Application Launch Button
+ *  SC - System Control
+ */
+
+#define KEY_RESERVED		0
+#define KEY_ESC			1
+#define KEY_1			2
+#define KEY_2			3
+#define KEY_3			4
+#define KEY_4			5
+#define KEY_5			6
+#define KEY_6			7
+#define KEY_7			8
+#define KEY_8			9
+#define KEY_9			10
+#define KEY_0			11
+#define KEY_MINUS		12
+#define KEY_EQUAL		13
+#define KEY_BACKSPACE		14
+#define KEY_TAB			15
+#define KEY_Q			16
+#define KEY_W			17
+#define KEY_E			18
+#define KEY_R			19
+#define KEY_T			20
+#define KEY_Y			21
+#define KEY_U			22
+#define KEY_I			23
+#define KEY_O			24
+#define KEY_P			25
+#define KEY_LEFTBRACE		26
+#define KEY_RIGHTBRACE		27
+#define KEY_ENTER		28
+#define KEY_LEFTCTRL		29
+#define KEY_A			30
+#define KEY_S			31
+#define KEY_D			32
+#define KEY_F			33
+#define KEY_G			34
+#define KEY_H			35
+#define KEY_J			36
+#define KEY_K			37
+#define KEY_L			38
+#define KEY_SEMICOLON		39
+#define KEY_APOSTROPHE		40
+#define KEY_GRAVE		41
+#define KEY_LEFTSHIFT		42
+#define KEY_BACKSLASH		43
+#define KEY_Z			44
+#define KEY_X			45
+#define KEY_C			46
+#define KEY_V			47
+#define KEY_B			48
+#define KEY_N			49
+#define KEY_M			50
+#define KEY_COMMA		51
+#define KEY_DOT			52
+#define KEY_SLASH		53
+#define KEY_RIGHTSHIFT		54
+#define KEY_KPASTERISK		55
+#define KEY_LEFTALT		56
+#define KEY_SPACE		57
+#define KEY_CAPSLOCK		58
+#define KEY_F1			59
+#define KEY_F2			60
+#define KEY_F3			61
+#define KEY_F4			62
+#define KEY_F5			63
+#define KEY_F6			64
+#define KEY_F7			65
+#define KEY_F8			66
+#define KEY_F9			67
+#define KEY_F10			68
+#define KEY_NUMLOCK		69
+#define KEY_SCROLLLOCK		70
+#define KEY_KP7			71
+#define KEY_KP8			72
+#define KEY_KP9			73
+#define KEY_KPMINUS		74
+#define KEY_KP4			75
+#define KEY_KP5			76
+#define KEY_KP6			77
+#define KEY_KPPLUS		78
+#define KEY_KP1			79
+#define KEY_KP2			80
+#define KEY_KP3			81
+#define KEY_KP0			82
+#define KEY_KPDOT		83
+
+#define KEY_ZENKAKUHANKAKU	85
+#define KEY_102ND		86
+#define KEY_F11			87
+#define KEY_F12			88
+#define KEY_RO			89
+#define KEY_KATAKANA		90
+#define KEY_HIRAGANA		91
+#define KEY_HENKAN		92
+#define KEY_KATAKANAHIRAGANA	93
+#define KEY_MUHENKAN		94
+#define KEY_KPJPCOMMA		95
+#define KEY_KPENTER		96
+#define KEY_RIGHTCTRL		97
+#define KEY_KPSLASH		98
+#define KEY_SYSRQ		99
+#define KEY_RIGHTALT		100
+#define KEY_LINEFEED		101
+#define KEY_HOME		102
+#define KEY_UP			103
+#define KEY_PAGEUP		104
+#define KEY_LEFT		105
+#define KEY_RIGHT		106
+#define KEY_END			107
+#define KEY_DOWN		108
+#define KEY_PAGEDOWN		109
+#define KEY_INSERT		110
+#define KEY_DELETE		111
+#define KEY_MACRO		112
+#define KEY_MUTE		113
+#define KEY_VOLUMEDOWN		114
+#define KEY_VOLUMEUP		115
+#define KEY_POWER		116	/* SC System Power Down */
+#define KEY_KPEQUAL		117
+#define KEY_KPPLUSMINUS		118
+#define KEY_PAUSE		119
+#define KEY_SCALE		120	/* AL Compiz Scale (Expose) */
+
+#define KEY_KPCOMMA		121
+#define KEY_HANGEUL		122
+#define KEY_HANGUEL		KEY_HANGEUL
+#define KEY_HANJA		123
+#define KEY_YEN			124
+#define KEY_LEFTMETA		125
+#define KEY_RIGHTMETA		126
+#define KEY_COMPOSE		127
+#define KEY_STOP		128	/* AC Stop */
+#define KEY_AGAIN		129
+#define KEY_PROPS		130	/* AC Properties */
+#define KEY_UNDO		131	/* AC Undo */
+#define KEY_FRONT		132
+#define KEY_COPY		133	/* AC Copy */
+#define KEY_OPEN		134	/* AC Open */
+#define KEY_PASTE		135	/* AC Paste */
+#define KEY_FIND		136	/* AC Search */
+#define KEY_CUT			137	/* AC Cut */
+#define KEY_HELP		138	/* AL Integrated Help Center */
+#define KEY_MENU		139	/* Menu (show menu) */
+#define KEY_CALC		140	/* AL Calculator */
+#define KEY_SETUP		141
+#define KEY_SLEEP		142	/* SC System Sleep */
+#define KEY_WAKEUP		143	/* System Wake Up */
+#define KEY_FILE		144	/* AL Local Machine Browser */
+#define KEY_SENDFILE		145
+#define KEY_DELETEFILE		146
+#define KEY_XFER		147
+#define KEY_PROG1		148
+#define KEY_PROG2		149
+#define KEY_WWW			150	/* AL Internet Browser */
+#define KEY_MSDOS		151
+#define KEY_COFFEE		152	/* AL Terminal Lock/Screensaver */
+#define KEY_SCREENLOCK		KEY_COFFEE
+#define KEY_ROTATE_DISPLAY	153	/* Display orientation for e.g. tablets */
+#define KEY_DIRECTION		KEY_ROTATE_DISPLAY
+#define KEY_CYCLEWINDOWS	154
+#define KEY_MAIL		155
+#define KEY_BOOKMARKS		156	/* AC Bookmarks */
+#define KEY_COMPUTER		157
+#define KEY_BACK		158	/* AC Back */
+#define KEY_FORWARD		159	/* AC Forward */
+#define KEY_CLOSECD		160
+#define KEY_EJECTCD		161
+#define KEY_EJECTCLOSECD	162
+#define KEY_NEXTSONG		163
+#define KEY_PLAYPAUSE		164
+#define KEY_PREVIOUSSONG	165
+#define KEY_STOPCD		166
+#define KEY_RECORD		167
+#define KEY_REWIND		168
+#define KEY_PHONE		169	/* Media Select Telephone */
+#define KEY_ISO			170
+#define KEY_CONFIG		171	/* AL Consumer Control Configuration */
+#define KEY_HOMEPAGE		172	/* AC Home */
+#define KEY_REFRESH		173	/* AC Refresh */
+#define KEY_EXIT		174	/* AC Exit */
+#define KEY_MOVE		175
+#define KEY_EDIT		176
+#define KEY_SCROLLUP		177
+#define KEY_SCROLLDOWN		178
+#define KEY_KPLEFTPAREN		179
+#define KEY_KPRIGHTPAREN	180
+#define KEY_NEW			181	/* AC New */
+#define KEY_REDO		182	/* AC Redo/Repeat */
+
+#define KEY_F13			183
+#define KEY_F14			184
+#define KEY_F15			185
+#define KEY_F16			186
+#define KEY_F17			187
+#define KEY_F18			188
+#define KEY_F19			189
+#define KEY_F20			190
+#define KEY_F21			191
+#define KEY_F22			192
+#define KEY_F23			193
+#define KEY_F24			194
+
+#define KEY_PLAYCD		200
+#define KEY_PAUSECD		201
+#define KEY_PROG3		202
+#define KEY_PROG4		203
+#define KEY_DASHBOARD		204	/* AL Dashboard */
+#define KEY_SUSPEND		205
+#define KEY_CLOSE		206	/* AC Close */
+#define KEY_PLAY		207
+#define KEY_FASTFORWARD		208
+#define KEY_BASSBOOST		209
+#define KEY_PRINT		210	/* AC Print */
+#define KEY_HP			211
+#define KEY_CAMERA		212
+#define KEY_SOUND		213
+#define KEY_QUESTION		214
+#define KEY_EMAIL		215
+#define KEY_CHAT		216
+#define KEY_SEARCH		217
+#define KEY_CONNECT		218
+#define KEY_FINANCE		219	/* AL Checkbook/Finance */
+#define KEY_SPORT		220
+#define KEY_SHOP		221
+#define KEY_ALTERASE		222
+#define KEY_CANCEL		223	/* AC Cancel */
+#define KEY_BRIGHTNESSDOWN	224
+#define KEY_BRIGHTNESSUP	225
+#define KEY_MEDIA		226
+
+#define KEY_SWITCHVIDEOMODE	227	/* Cycle between available video
+					   outputs (Monitor/LCD/TV-out/etc) */
+#define KEY_KBDILLUMTOGGLE	228
+#define KEY_KBDILLUMDOWN	229
+#define KEY_KBDILLUMUP		230
+
+#define KEY_SEND		231	/* AC Send */
+#define KEY_REPLY		232	/* AC Reply */
+#define KEY_FORWARDMAIL		233	/* AC Forward Msg */
+#define KEY_SAVE		234	/* AC Save */
+#define KEY_DOCUMENTS		235
+
+#define KEY_BATTERY		236
+
+#define KEY_BLUETOOTH		237
+#define KEY_WLAN		238
+#define KEY_UWB			239
+
+#define KEY_UNKNOWN		240
+#define KEY_VIDEO_NEXT		241	/* drive next video source */
+#define KEY_VIDEO_PREV		242	/* drive previous video source */
+#define KEY_BRIGHTNESS_CYCLE	243	/* brightness up, after max is min */
+#define KEY_BRIGHTNESS_AUTO	244	/* Set Auto Brightness: manual
+					  brightness control is off,
+					  rely on ambient */
+#define KEY_BRIGHTNESS_ZERO	KEY_BRIGHTNESS_AUTO
+#define KEY_DISPLAY_OFF		245	/* display device to off state */
+
+#define KEY_WWAN		246	/* Wireless WAN (LTE, UMTS, GSM, etc.) */
+#define KEY_WIMAX		KEY_WWAN
+#define KEY_RFKILL		247	/* Key that controls all radios */
+
+#define KEY_MICMUTE		248	/* Mute / unmute the microphone */
+
+/* Code 255 is reserved for special needs of AT keyboard driver */
+
+#define BTN_MISC		0x100
+#define BTN_0			0x100
+#define BTN_1			0x101
+#define BTN_2			0x102
+#define BTN_3			0x103
+#define BTN_4			0x104
+#define BTN_5			0x105
+#define BTN_6			0x106
+#define BTN_7			0x107
+#define BTN_8			0x108
+#define BTN_9			0x109
+
+#define BTN_MOUSE		0x110
+#define BTN_LEFT		0x110
+#define BTN_RIGHT		0x111
+#define BTN_MIDDLE		0x112
+#define BTN_SIDE		0x113
+#define BTN_EXTRA		0x114
+#define BTN_FORWARD		0x115
+#define BTN_BACK		0x116
+#define BTN_TASK		0x117
+
+#define BTN_JOYSTICK		0x120
+#define BTN_TRIGGER		0x120
+#define BTN_THUMB		0x121
+#define BTN_THUMB2		0x122
+#define BTN_TOP			0x123
+#define BTN_TOP2		0x124
+#define BTN_PINKIE		0x125
+#define BTN_BASE		0x126
+#define BTN_BASE2		0x127
+#define BTN_BASE3		0x128
+#define BTN_BASE4		0x129
+#define BTN_BASE5		0x12a
+#define BTN_BASE6		0x12b
+#define BTN_DEAD		0x12f
+
+#define BTN_GAMEPAD		0x130
+#define BTN_SOUTH		0x130
+#define BTN_A			BTN_SOUTH
+#define BTN_EAST		0x131
+#define BTN_B			BTN_EAST
+#define BTN_C			0x132
+#define BTN_NORTH		0x133
+#define BTN_X			BTN_NORTH
+#define BTN_WEST		0x134
+#define BTN_Y			BTN_WEST
+#define BTN_Z			0x135
+#define BTN_TL			0x136
+#define BTN_TR			0x137
+#define BTN_TL2			0x138
+#define BTN_TR2			0x139
+#define BTN_SELECT		0x13a
+#define BTN_START		0x13b
+#define BTN_MODE		0x13c
+#define BTN_THUMBL		0x13d
+#define BTN_THUMBR		0x13e
+
+#define BTN_DIGI		0x140
+#define BTN_TOOL_PEN		0x140
+#define BTN_TOOL_RUBBER		0x141
+#define BTN_TOOL_BRUSH		0x142
+#define BTN_TOOL_PENCIL		0x143
+#define BTN_TOOL_AIRBRUSH	0x144
+#define BTN_TOOL_FINGER		0x145
+#define BTN_TOOL_MOUSE		0x146
+#define BTN_TOOL_LENS		0x147
+#define BTN_TOOL_QUINTTAP	0x148	/* Five fingers on trackpad */
+#define BTN_TOUCH		0x14a
+#define BTN_STYLUS		0x14b
+#define BTN_STYLUS2		0x14c
+#define BTN_TOOL_DOUBLETAP	0x14d
+#define BTN_TOOL_TRIPLETAP	0x14e
+#define BTN_TOOL_QUADTAP	0x14f	/* Four fingers on trackpad */
+
+#define BTN_WHEEL		0x150
+#define BTN_GEAR_DOWN		0x150
+#define BTN_GEAR_UP		0x151
+
+#define KEY_OK			0x160
+#define KEY_SELECT		0x161
+#define KEY_GOTO		0x162
+#define KEY_CLEAR		0x163
+#define KEY_POWER2		0x164
+#define KEY_OPTION		0x165
+#define KEY_INFO		0x166	/* AL OEM Features/Tips/Tutorial */
+#define KEY_TIME		0x167
+#define KEY_VENDOR		0x168
+#define KEY_ARCHIVE		0x169
+#define KEY_PROGRAM		0x16a	/* Media Select Program Guide */
+#define KEY_CHANNEL		0x16b
+#define KEY_FAVORITES		0x16c
+#define KEY_EPG			0x16d
+#define KEY_PVR			0x16e	/* Media Select Home */
+#define KEY_MHP			0x16f
+#define KEY_LANGUAGE		0x170
+#define KEY_TITLE		0x171
+#define KEY_SUBTITLE		0x172
+#define KEY_ANGLE		0x173
+#define KEY_ZOOM		0x174
+#define KEY_MODE		0x175
+#define KEY_KEYBOARD		0x176
+#define KEY_SCREEN		0x177
+#define KEY_PC			0x178	/* Media Select Computer */
+#define KEY_TV			0x179	/* Media Select TV */
+#define KEY_TV2			0x17a	/* Media Select Cable */
+#define KEY_VCR			0x17b	/* Media Select VCR */
+#define KEY_VCR2		0x17c	/* VCR Plus */
+#define KEY_SAT			0x17d	/* Media Select Satellite */
+#define KEY_SAT2		0x17e
+#define KEY_CD			0x17f	/* Media Select CD */
+#define KEY_TAPE		0x180	/* Media Select Tape */
+#define KEY_RADIO		0x181
+#define KEY_TUNER		0x182	/* Media Select Tuner */
+#define KEY_PLAYER		0x183
+#define KEY_TEXT		0x184
+#define KEY_DVD			0x185	/* Media Select DVD */
+#define KEY_AUX			0x186
+#define KEY_MP3			0x187
+#define KEY_AUDIO		0x188	/* AL Audio Browser */
+#define KEY_VIDEO		0x189	/* AL Movie Browser */
+#define KEY_DIRECTORY		0x18a
+#define KEY_LIST		0x18b
+#define KEY_MEMO		0x18c	/* Media Select Messages */
+#define KEY_CALENDAR		0x18d
+#define KEY_RED			0x18e
+#define KEY_GREEN		0x18f
+#define KEY_YELLOW		0x190
+#define KEY_BLUE		0x191
+#define KEY_CHANNELUP		0x192	/* Channel Increment */
+#define KEY_CHANNELDOWN		0x193	/* Channel Decrement */
+#define KEY_FIRST		0x194
+#define KEY_LAST		0x195	/* Recall Last */
+#define KEY_AB			0x196
+#define KEY_NEXT		0x197
+#define KEY_RESTART		0x198
+#define KEY_SLOW		0x199
+#define KEY_SHUFFLE		0x19a
+#define KEY_BREAK		0x19b
+#define KEY_PREVIOUS		0x19c
+#define KEY_DIGITS		0x19d
+#define KEY_TEEN		0x19e
+#define KEY_TWEN		0x19f
+#define KEY_VIDEOPHONE		0x1a0	/* Media Select Video Phone */
+#define KEY_GAMES		0x1a1	/* Media Select Games */
+#define KEY_ZOOMIN		0x1a2	/* AC Zoom In */
+#define KEY_ZOOMOUT		0x1a3	/* AC Zoom Out */
+#define KEY_ZOOMRESET		0x1a4	/* AC Zoom */
+#define KEY_WORDPROCESSOR	0x1a5	/* AL Word Processor */
+#define KEY_EDITOR		0x1a6	/* AL Text Editor */
+#define KEY_SPREADSHEET		0x1a7	/* AL Spreadsheet */
+#define KEY_GRAPHICSEDITOR	0x1a8	/* AL Graphics Editor */
+#define KEY_PRESENTATION	0x1a9	/* AL Presentation App */
+#define KEY_DATABASE		0x1aa	/* AL Database App */
+#define KEY_NEWS		0x1ab	/* AL Newsreader */
+#define KEY_VOICEMAIL		0x1ac	/* AL Voicemail */
+#define KEY_ADDRESSBOOK		0x1ad	/* AL Contacts/Address Book */
+#define KEY_MESSENGER		0x1ae	/* AL Instant Messaging */
+#define KEY_DISPLAYTOGGLE	0x1af	/* Turn display (LCD) on and off */
+#define KEY_BRIGHTNESS_TOGGLE	KEY_DISPLAYTOGGLE
+#define KEY_SPELLCHECK		0x1b0   /* AL Spell Check */
+#define KEY_LOGOFF		0x1b1   /* AL Logoff */
+
+#define KEY_DOLLAR		0x1b2
+#define KEY_EURO		0x1b3
+
+#define KEY_FRAMEBACK		0x1b4	/* Consumer - transport controls */
+#define KEY_FRAMEFORWARD	0x1b5
+#define KEY_CONTEXT_MENU	0x1b6	/* GenDesc - system context menu */
+#define KEY_MEDIA_REPEAT	0x1b7	/* Consumer - transport control */
+#define KEY_10CHANNELSUP	0x1b8	/* 10 channels up (10+) */
+#define KEY_10CHANNELSDOWN	0x1b9	/* 10 channels down (10-) */
+#define KEY_IMAGES		0x1ba	/* AL Image Browser */
+
+#define KEY_DEL_EOL		0x1c0
+#define KEY_DEL_EOS		0x1c1
+#define KEY_INS_LINE		0x1c2
+#define KEY_DEL_LINE		0x1c3
+
+#define KEY_FN			0x1d0
+#define KEY_FN_ESC		0x1d1
+#define KEY_FN_F1		0x1d2
+#define KEY_FN_F2		0x1d3
+#define KEY_FN_F3		0x1d4
+#define KEY_FN_F4		0x1d5
+#define KEY_FN_F5		0x1d6
+#define KEY_FN_F6		0x1d7
+#define KEY_FN_F7		0x1d8
+#define KEY_FN_F8		0x1d9
+#define KEY_FN_F9		0x1da
+#define KEY_FN_F10		0x1db
+#define KEY_FN_F11		0x1dc
+#define KEY_FN_F12		0x1dd
+#define KEY_FN_1		0x1de
+#define KEY_FN_2		0x1df
+#define KEY_FN_D		0x1e0
+#define KEY_FN_E		0x1e1
+#define KEY_FN_F		0x1e2
+#define KEY_FN_S		0x1e3
+#define KEY_FN_B		0x1e4
+
+#define KEY_BRL_DOT1		0x1f1
+#define KEY_BRL_DOT2		0x1f2
+#define KEY_BRL_DOT3		0x1f3
+#define KEY_BRL_DOT4		0x1f4
+#define KEY_BRL_DOT5		0x1f5
+#define KEY_BRL_DOT6		0x1f6
+#define KEY_BRL_DOT7		0x1f7
+#define KEY_BRL_DOT8		0x1f8
+#define KEY_BRL_DOT9		0x1f9
+#define KEY_BRL_DOT10		0x1fa
+
+#define KEY_NUMERIC_0		0x200	/* used by phones, remote controls, */
+#define KEY_NUMERIC_1		0x201	/* and other keypads */
+#define KEY_NUMERIC_2		0x202
+#define KEY_NUMERIC_3		0x203
+#define KEY_NUMERIC_4		0x204
+#define KEY_NUMERIC_5		0x205
+#define KEY_NUMERIC_6		0x206
+#define KEY_NUMERIC_7		0x207
+#define KEY_NUMERIC_8		0x208
+#define KEY_NUMERIC_9		0x209
+#define KEY_NUMERIC_STAR	0x20a
+#define KEY_NUMERIC_POUND	0x20b
+#define KEY_NUMERIC_A		0x20c	/* Phone key A - HUT Telephony 0xb9 */
+#define KEY_NUMERIC_B		0x20d
+#define KEY_NUMERIC_C		0x20e
+#define KEY_NUMERIC_D		0x20f
+
+#define KEY_CAMERA_FOCUS	0x210
+#define KEY_WPS_BUTTON		0x211	/* WiFi Protected Setup key */
+
+#define KEY_TOUCHPAD_TOGGLE	0x212	/* Request switch touchpad on or off */
+#define KEY_TOUCHPAD_ON		0x213
+#define KEY_TOUCHPAD_OFF	0x214
+
+#define KEY_CAMERA_ZOOMIN	0x215
+#define KEY_CAMERA_ZOOMOUT	0x216
+#define KEY_CAMERA_UP		0x217
+#define KEY_CAMERA_DOWN		0x218
+#define KEY_CAMERA_LEFT		0x219
+#define KEY_CAMERA_RIGHT	0x21a
+
+#define KEY_ATTENDANT_ON	0x21b
+#define KEY_ATTENDANT_OFF	0x21c
+#define KEY_ATTENDANT_TOGGLE	0x21d	/* Attendant call on or off */
+#define KEY_LIGHTS_TOGGLE	0x21e	/* Reading light on or off */
+
+#define BTN_DPAD_UP		0x220
+#define BTN_DPAD_DOWN		0x221
+#define BTN_DPAD_LEFT		0x222
+#define BTN_DPAD_RIGHT		0x223
+
+#define KEY_ALS_TOGGLE		0x230	/* Ambient light sensor */
+
+#define KEY_BUTTONCONFIG		0x240	/* AL Button Configuration */
+#define KEY_TASKMANAGER		0x241	/* AL Task/Project Manager */
+#define KEY_JOURNAL		0x242	/* AL Log/Journal/Timecard */
+#define KEY_CONTROLPANEL		0x243	/* AL Control Panel */
+#define KEY_APPSELECT		0x244	/* AL Select Task/Application */
+#define KEY_SCREENSAVER		0x245	/* AL Screen Saver */
+#define KEY_VOICECOMMAND		0x246	/* Listening Voice Command */
+#define KEY_ASSISTANT		0x247	/* AL Context-aware desktop assistant */
+
+#define KEY_BRIGHTNESS_MIN		0x250	/* Set Brightness to Minimum */
+#define KEY_BRIGHTNESS_MAX		0x251	/* Set Brightness to Maximum */
+
+#define KEY_KBDINPUTASSIST_PREV		0x260
+#define KEY_KBDINPUTASSIST_NEXT		0x261
+#define KEY_KBDINPUTASSIST_PREVGROUP		0x262
+#define KEY_KBDINPUTASSIST_NEXTGROUP		0x263
+#define KEY_KBDINPUTASSIST_ACCEPT		0x264
+#define KEY_KBDINPUTASSIST_CANCEL		0x265
+
+/* Diagonal movement keys */
+#define KEY_RIGHT_UP			0x266
+#define KEY_RIGHT_DOWN			0x267
+#define KEY_LEFT_UP			0x268
+#define KEY_LEFT_DOWN			0x269
+
+#define KEY_ROOT_MENU			0x26a /* Show Device's Root Menu */
+/* Show Top Menu of the Media (e.g. DVD) */
+#define KEY_MEDIA_TOP_MENU		0x26b
+#define KEY_NUMERIC_11			0x26c
+#define KEY_NUMERIC_12			0x26d
+/*
+ * Toggle Audio Description: refers to an audio service that helps blind and
+ * visually impaired consumers understand the action in a program. Note: in
+ * some countries this is referred to as "Video Description".
+ */
+#define KEY_AUDIO_DESC			0x26e
+#define KEY_3D_MODE			0x26f
+#define KEY_NEXT_FAVORITE		0x270
+#define KEY_STOP_RECORD			0x271
+#define KEY_PAUSE_RECORD		0x272
+#define KEY_VOD				0x273 /* Video on Demand */
+#define KEY_UNMUTE			0x274
+#define KEY_FASTREVERSE			0x275
+#define KEY_SLOWREVERSE			0x276
+/*
+ * Control a data application associated with the currently viewed channel,
+ * e.g. teletext or data broadcast application (MHEG, MHP, HbbTV, etc.)
+ */
+#define KEY_DATA			0x277
+#define KEY_ONSCREEN_KEYBOARD		0x278
+
+#define BTN_TRIGGER_HAPPY		0x2c0
+#define BTN_TRIGGER_HAPPY1		0x2c0
+#define BTN_TRIGGER_HAPPY2		0x2c1
+#define BTN_TRIGGER_HAPPY3		0x2c2
+#define BTN_TRIGGER_HAPPY4		0x2c3
+#define BTN_TRIGGER_HAPPY5		0x2c4
+#define BTN_TRIGGER_HAPPY6		0x2c5
+#define BTN_TRIGGER_HAPPY7		0x2c6
+#define BTN_TRIGGER_HAPPY8		0x2c7
+#define BTN_TRIGGER_HAPPY9		0x2c8
+#define BTN_TRIGGER_HAPPY10		0x2c9
+#define BTN_TRIGGER_HAPPY11		0x2ca
+#define BTN_TRIGGER_HAPPY12		0x2cb
+#define BTN_TRIGGER_HAPPY13		0x2cc
+#define BTN_TRIGGER_HAPPY14		0x2cd
+#define BTN_TRIGGER_HAPPY15		0x2ce
+#define BTN_TRIGGER_HAPPY16		0x2cf
+#define BTN_TRIGGER_HAPPY17		0x2d0
+#define BTN_TRIGGER_HAPPY18		0x2d1
+#define BTN_TRIGGER_HAPPY19		0x2d2
+#define BTN_TRIGGER_HAPPY20		0x2d3
+#define BTN_TRIGGER_HAPPY21		0x2d4
+#define BTN_TRIGGER_HAPPY22		0x2d5
+#define BTN_TRIGGER_HAPPY23		0x2d6
+#define BTN_TRIGGER_HAPPY24		0x2d7
+#define BTN_TRIGGER_HAPPY25		0x2d8
+#define BTN_TRIGGER_HAPPY26		0x2d9
+#define BTN_TRIGGER_HAPPY27		0x2da
+#define BTN_TRIGGER_HAPPY28		0x2db
+#define BTN_TRIGGER_HAPPY29		0x2dc
+#define BTN_TRIGGER_HAPPY30		0x2dd
+#define BTN_TRIGGER_HAPPY31		0x2de
+#define BTN_TRIGGER_HAPPY32		0x2df
+#define BTN_TRIGGER_HAPPY33		0x2e0
+#define BTN_TRIGGER_HAPPY34		0x2e1
+#define BTN_TRIGGER_HAPPY35		0x2e2
+#define BTN_TRIGGER_HAPPY36		0x2e3
+#define BTN_TRIGGER_HAPPY37		0x2e4
+#define BTN_TRIGGER_HAPPY38		0x2e5
+#define BTN_TRIGGER_HAPPY39		0x2e6
+#define BTN_TRIGGER_HAPPY40		0x2e7
+
+/* We avoid low common keys in module aliases so they don't get huge. */
+#define KEY_MIN_INTERESTING	KEY_MUTE
+#define KEY_MAX			0x2ff
+#define KEY_CNT			(KEY_MAX+1)
+
+/*
+ * Relative axes
+ */
+
+#define REL_X			0x00
+#define REL_Y			0x01
+#define REL_Z			0x02
+#define REL_RX			0x03
+#define REL_RY			0x04
+#define REL_RZ			0x05
+#define REL_HWHEEL		0x06
+#define REL_DIAL		0x07
+#define REL_WHEEL		0x08
+#define REL_MISC		0x09
+#define REL_MAX			0x0f
+#define REL_CNT			(REL_MAX+1)
+
+/*
+ * Absolute axes
+ */
+
+#define ABS_X			0x00
+#define ABS_Y			0x01
+#define ABS_Z			0x02
+#define ABS_RX			0x03
+#define ABS_RY			0x04
+#define ABS_RZ			0x05
+#define ABS_THROTTLE		0x06
+#define ABS_RUDDER		0x07
+#define ABS_WHEEL		0x08
+#define ABS_GAS			0x09
+#define ABS_BRAKE		0x0a
+#define ABS_HAT0X		0x10
+#define ABS_HAT0Y		0x11
+#define ABS_HAT1X		0x12
+#define ABS_HAT1Y		0x13
+#define ABS_HAT2X		0x14
+#define ABS_HAT2Y		0x15
+#define ABS_HAT3X		0x16
+#define ABS_HAT3Y		0x17
+#define ABS_PRESSURE		0x18
+#define ABS_DISTANCE		0x19
+#define ABS_TILT_X		0x1a
+#define ABS_TILT_Y		0x1b
+#define ABS_TOOL_WIDTH		0x1c
+
+#define ABS_VOLUME		0x20
+
+#define ABS_MISC		0x28
+
+#define ABS_MT_SLOT		0x2f	/* MT slot being modified */
+#define ABS_MT_TOUCH_MAJOR	0x30	/* Major axis of touching ellipse */
+#define ABS_MT_TOUCH_MINOR	0x31	/* Minor axis (omit if circular) */
+#define ABS_MT_WIDTH_MAJOR	0x32	/* Major axis of approaching ellipse */
+#define ABS_MT_WIDTH_MINOR	0x33	/* Minor axis (omit if circular) */
+#define ABS_MT_ORIENTATION	0x34	/* Ellipse orientation */
+#define ABS_MT_POSITION_X	0x35	/* Center X touch position */
+#define ABS_MT_POSITION_Y	0x36	/* Center Y touch position */
+#define ABS_MT_TOOL_TYPE	0x37	/* Type of touching device */
+#define ABS_MT_BLOB_ID		0x38	/* Group a set of packets as a blob */
+#define ABS_MT_TRACKING_ID	0x39	/* Unique ID of initiated contact */
+#define ABS_MT_PRESSURE		0x3a	/* Pressure on contact area */
+#define ABS_MT_DISTANCE		0x3b	/* Contact hover distance */
+#define ABS_MT_TOOL_X		0x3c	/* Center X tool position */
+#define ABS_MT_TOOL_Y		0x3d	/* Center Y tool position */
+
+
+#define ABS_MAX			0x3f
+#define ABS_CNT			(ABS_MAX+1)
+
+/*
+ * Switch events
+ */
+
+#define SW_LID			0x00  /* set = lid shut */
+#define SW_TABLET_MODE		0x01  /* set = tablet mode */
+#define SW_HEADPHONE_INSERT	0x02  /* set = inserted */
+#define SW_RFKILL_ALL		0x03  /* rfkill master switch, type "any"
+					 set = radio enabled */
+#define SW_RADIO		SW_RFKILL_ALL	/* deprecated */
+#define SW_MICROPHONE_INSERT	0x04  /* set = inserted */
+#define SW_DOCK			0x05  /* set = plugged into dock */
+#define SW_LINEOUT_INSERT	0x06  /* set = inserted */
+#define SW_JACK_PHYSICAL_INSERT 0x07  /* set = mechanical switch set */
+#define SW_VIDEOOUT_INSERT	0x08  /* set = inserted */
+#define SW_CAMERA_LENS_COVER	0x09  /* set = lens covered */
+#define SW_KEYPAD_SLIDE		0x0a  /* set = keypad slide out */
+#define SW_FRONT_PROXIMITY	0x0b  /* set = front proximity sensor active */
+#define SW_ROTATE_LOCK		0x0c  /* set = rotate locked/disabled */
+#define SW_LINEIN_INSERT	0x0d  /* set = inserted */
+#define SW_MUTE_DEVICE		0x0e  /* set = device disabled */
+#define SW_PEN_INSERTED		0x0f  /* set = pen inserted */
+#define SW_MAX			0x0f
+#define SW_CNT			(SW_MAX+1)
+
+/*
+ * Misc events
+ */
+
+#define MSC_SERIAL		0x00
+#define MSC_PULSELED		0x01
+#define MSC_GESTURE		0x02
+#define MSC_RAW			0x03
+#define MSC_SCAN		0x04
+#define MSC_TIMESTAMP		0x05
+#define MSC_MAX			0x07
+#define MSC_CNT			(MSC_MAX+1)
+
+/*
+ * LEDs
+ */
+
+#define LED_NUML		0x00
+#define LED_CAPSL		0x01
+#define LED_SCROLLL		0x02
+#define LED_COMPOSE		0x03
+#define LED_KANA		0x04
+#define LED_SLEEP		0x05
+#define LED_SUSPEND		0x06
+#define LED_MUTE		0x07
+#define LED_MISC		0x08
+#define LED_MAIL		0x09
+#define LED_CHARGING		0x0a
+#define LED_MAX			0x0f
+#define LED_CNT			(LED_MAX+1)
+
+/*
+ * Autorepeat values
+ */
+
+#define REP_DELAY		0x00
+#define REP_PERIOD		0x01
+#define REP_MAX			0x01
+#define REP_CNT			(REP_MAX+1)
+
+/*
+ * Sounds
+ */
+
+#define SND_CLICK		0x00
+#define SND_BELL		0x01
+#define SND_TONE		0x02
+#define SND_MAX			0x07
+#define SND_CNT			(SND_MAX+1)
+
+#define MATRIX_KEY(row, col, code)	\
+	((((row) & 0xFF) << 24) | (((col) & 0xFF) << 16) | ((code) & 0xFFFF))
+
+#endif /* _DT_BINDINGS_INPUT_INPUT_H */
diff --git a/arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/interrupt-controller/irq.h b/arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/interrupt-controller/irq.h
new file mode 100644
index 000000000000..a8b310555f14
--- /dev/null
+++ b/arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/interrupt-controller/irq.h
@@ -0,0 +1,20 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * This header provides constants for most IRQ bindings.
+ *
+ * Most IRQ bindings include a flags cell as part of the IRQ specifier.
+ * In most cases, the format of the flags cell uses the standard values
+ * defined in this header.
+ */
+
+#ifndef _DT_BINDINGS_INTERRUPT_CONTROLLER_IRQ_H
+#define _DT_BINDINGS_INTERRUPT_CONTROLLER_IRQ_H
+
+#define IRQ_TYPE_NONE		0
+#define IRQ_TYPE_EDGE_RISING	1
+#define IRQ_TYPE_EDGE_FALLING	2
+#define IRQ_TYPE_EDGE_BOTH	(IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING)
+#define IRQ_TYPE_LEVEL_HIGH	4
+#define IRQ_TYPE_LEVEL_LOW	8
+
+#endif
diff --git a/arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/phy/phy.h b/arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/phy/phy.h
new file mode 100644
index 000000000000..09cc0a6a50d5
--- /dev/null
+++ b/arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/phy/phy.h
@@ -0,0 +1,22 @@
+/*
+ *
+ * This header provides constants for the phy framework
+ *
+ * Copyright (C) 2014 STMicroelectronics
+ * Author: Gabriel Fernandez <gabriel.fernandez@st.com>
+ * License terms:  GNU General Public License (GPL), version 2
+ */
+
+#ifndef _DT_BINDINGS_PHY
+#define _DT_BINDINGS_PHY
+
+#define PHY_NONE		0
+#define PHY_TYPE_SATA		1
+#define PHY_TYPE_PCIE		2
+#define PHY_TYPE_USB2		3
+#define PHY_TYPE_USB3		4
+#define PHY_TYPE_UFS		5
+#define PHY_TYPE_DP		6
+#define PHY_TYPE_SGMII		7
+
+#endif /* _DT_BINDINGS_PHY */
diff --git a/arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/pinctrl/pinctrl-zynqmp.h b/arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/pinctrl/pinctrl-zynqmp.h
new file mode 100644
index 000000000000..65522a1f032d
--- /dev/null
+++ b/arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/pinctrl/pinctrl-zynqmp.h
@@ -0,0 +1,36 @@
+/*
+ * MIO pin configuration defines for Xilinx ZynqMP
+ *
+ * Copyright (C) 2017 Xilinx, Inc.
+ * Author: Chirag Parekh <chirag.parekh@xilinx.com>
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * version 2 as published by the Free Software Foundation.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program. If not, see <http://www.gnu.org/licenses/>.
+ */
+
+#ifndef _DT_BINDINGS_PINCTRL_ZYNQMP_H
+#define _DT_BINDINGS_PINCTRL_ZYNQMP_H
+
+/* Bit value for IO standards */
+#define IO_STANDARD_LVCMOS33      0
+#define IO_STANDARD_LVCMOS18      1
+
+/* Bit values for Slew Rates */
+#define SLEW_RATE_FAST            0
+#define SLEW_RATE_SLOW            1
+
+/* Bit values for Pin inputs */
+#define PIN_INPUT_TYPE_CMOS       0
+#define PIN_INPUT_TYPE_SCHMITT    1
+
+/* Bit values for drive control*/
+#define DRIVE_STRENGTH_2MA        2
+#define DRIVE_STRENGTH_4MA        4
+#define DRIVE_STRENGTH_8MA        8
+#define DRIVE_STRENGTH_12MA       12
+
+#endif /* _DT_BINDINGS_PINCTRL_ZYNQMP_H */
diff --git a/arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/power/xlnx-versal-power.h b/arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/power/xlnx-versal-power.h
new file mode 100644
index 000000000000..06bf914f57ff
--- /dev/null
+++ b/arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/power/xlnx-versal-power.h
@@ -0,0 +1,42 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * Copyright (C) 2019 Xilinx, Inc.
+ */
+
+#ifndef _DT_BINDINGS_VERSAL_POWER_H
+#define _DT_BINDINGS_VERSAL_POWER_H
+
+#define PM_DEV_USB_0				(0x18224018U)
+#define PM_DEV_GEM_0				(0x18224019U)
+#define PM_DEV_GEM_1				(0x1822401aU)
+#define PM_DEV_SPI_0				(0x1822401bU)
+#define PM_DEV_SPI_1				(0x1822401cU)
+#define PM_DEV_I2C_0				(0x1822401dU)
+#define PM_DEV_I2C_1				(0x1822401eU)
+#define PM_DEV_CAN_FD_0				(0x1822401fU)
+#define PM_DEV_CAN_FD_1				(0x18224020U)
+#define PM_DEV_UART_0				(0x18224021U)
+#define PM_DEV_UART_1				(0x18224022U)
+#define PM_DEV_GPIO				(0x18224023U)
+#define PM_DEV_TTC_0				(0x18224024U)
+#define PM_DEV_TTC_1				(0x18224025U)
+#define PM_DEV_TTC_2				(0x18224026U)
+#define PM_DEV_TTC_3				(0x18224027U)
+#define PM_DEV_SWDT_FPD				(0x18224029U)
+#define PM_DEV_OSPI				(0x1822402aU)
+#define PM_DEV_QSPI				(0x1822402bU)
+#define PM_DEV_GPIO_PMC				(0x1822402cU)
+#define PM_DEV_SDIO_0				(0x1822402eU)
+#define PM_DEV_SDIO_1				(0x1822402fU)
+#define PM_DEV_RTC				(0x18224034U)
+#define PM_DEV_ADMA_0				(0x18224035U)
+#define PM_DEV_ADMA_1				(0x18224036U)
+#define PM_DEV_ADMA_2				(0x18224037U)
+#define PM_DEV_ADMA_3				(0x18224038U)
+#define PM_DEV_ADMA_4				(0x18224039U)
+#define PM_DEV_ADMA_5				(0x1822403aU)
+#define PM_DEV_ADMA_6				(0x1822403bU)
+#define PM_DEV_ADMA_7				(0x1822403cU)
+#define PM_DEV_AI				(0x18224072U)
+
+#endif
diff --git a/arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/reset/xlnx-zynqmp-resets.h b/arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/reset/xlnx-zynqmp-resets.h
new file mode 100644
index 000000000000..8b4859ce91d5
--- /dev/null
+++ b/arch/arm64/boot/dts/xilinx/versal/include/dt-bindings/reset/xlnx-zynqmp-resets.h
@@ -0,0 +1,130 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * Copyright (C) 2018 Xilinx, Inc.
+ */
+
+#ifndef _DT_BINDINGS_ZYNQMP_RESETS_H
+#define _DT_BINDINGS_ZYNQMP_RESETS_H
+
+#define		ZYNQMP_RESET_PCIE_CFG		0
+#define		ZYNQMP_RESET_PCIE_BRIDGE	1
+#define		ZYNQMP_RESET_PCIE_CTRL		2
+#define		ZYNQMP_RESET_DP			3
+#define		ZYNQMP_RESET_SWDT_CRF		4
+#define		ZYNQMP_RESET_AFI_FM5		5
+#define		ZYNQMP_RESET_AFI_FM4		6
+#define		ZYNQMP_RESET_AFI_FM3		7
+#define		ZYNQMP_RESET_AFI_FM2		8
+#define		ZYNQMP_RESET_AFI_FM1		9
+#define		ZYNQMP_RESET_AFI_FM0		10
+#define		ZYNQMP_RESET_GDMA		11
+#define		ZYNQMP_RESET_GPU_PP1		12
+#define		ZYNQMP_RESET_GPU_PP0		13
+#define		ZYNQMP_RESET_GPU		14
+#define		ZYNQMP_RESET_GT			15
+#define		ZYNQMP_RESET_SATA		16
+#define		ZYNQMP_RESET_ACPU3_PWRON	17
+#define		ZYNQMP_RESET_ACPU2_PWRON	18
+#define		ZYNQMP_RESET_ACPU1_PWRON	19
+#define		ZYNQMP_RESET_ACPU0_PWRON	20
+#define		ZYNQMP_RESET_APU_L2		21
+#define		ZYNQMP_RESET_ACPU3		22
+#define		ZYNQMP_RESET_ACPU2		23
+#define		ZYNQMP_RESET_ACPU1		24
+#define		ZYNQMP_RESET_ACPU0		25
+#define		ZYNQMP_RESET_DDR		26
+#define		ZYNQMP_RESET_APM_FPD		27
+#define		ZYNQMP_RESET_SOFT		28
+#define		ZYNQMP_RESET_GEM0		29
+#define		ZYNQMP_RESET_GEM1		30
+#define		ZYNQMP_RESET_GEM2		31
+#define		ZYNQMP_RESET_GEM3		32
+#define		ZYNQMP_RESET_QSPI		33
+#define		ZYNQMP_RESET_UART0		34
+#define		ZYNQMP_RESET_UART1		35
+#define		ZYNQMP_RESET_SPI0		36
+#define		ZYNQMP_RESET_SPI1		37
+#define		ZYNQMP_RESET_SDIO0		38
+#define		ZYNQMP_RESET_SDIO1		39
+#define		ZYNQMP_RESET_CAN0		40
+#define		ZYNQMP_RESET_CAN1		41
+#define		ZYNQMP_RESET_I2C0		42
+#define		ZYNQMP_RESET_I2C1		43
+#define		ZYNQMP_RESET_TTC0		44
+#define		ZYNQMP_RESET_TTC1		45
+#define		ZYNQMP_RESET_TTC2		46
+#define		ZYNQMP_RESET_TTC3		47
+#define		ZYNQMP_RESET_SWDT_CRL		48
+#define		ZYNQMP_RESET_NAND		49
+#define		ZYNQMP_RESET_ADMA		50
+#define		ZYNQMP_RESET_GPIO		51
+#define		ZYNQMP_RESET_IOU_CC		52
+#define		ZYNQMP_RESET_TIMESTAMP		53
+#define		ZYNQMP_RESET_RPU_R50		54
+#define		ZYNQMP_RESET_RPU_R51		55
+#define		ZYNQMP_RESET_RPU_AMBA		56
+#define		ZYNQMP_RESET_OCM		57
+#define		ZYNQMP_RESET_RPU_PGE		58
+#define		ZYNQMP_RESET_USB0_CORERESET	59
+#define		ZYNQMP_RESET_USB1_CORERESET	60
+#define		ZYNQMP_RESET_USB0_HIBERRESET	61
+#define		ZYNQMP_RESET_USB1_HIBERRESET	62
+#define		ZYNQMP_RESET_USB0_APB		63
+#define		ZYNQMP_RESET_USB1_APB		64
+#define		ZYNQMP_RESET_IPI		65
+#define		ZYNQMP_RESET_APM_LPD		66
+#define		ZYNQMP_RESET_RTC		67
+#define		ZYNQMP_RESET_SYSMON		68
+#define		ZYNQMP_RESET_AFI_FM6		69
+#define		ZYNQMP_RESET_LPD_SWDT		70
+#define		ZYNQMP_RESET_FPD		71
+#define		ZYNQMP_RESET_RPU_DBG1		72
+#define		ZYNQMP_RESET_RPU_DBG0		73
+#define		ZYNQMP_RESET_DBG_LPD		74
+#define		ZYNQMP_RESET_DBG_FPD		75
+#define		ZYNQMP_RESET_APLL		76
+#define		ZYNQMP_RESET_DPLL		77
+#define		ZYNQMP_RESET_VPLL		78
+#define		ZYNQMP_RESET_IOPLL		79
+#define		ZYNQMP_RESET_RPLL		80
+#define		ZYNQMP_RESET_GPO3_PL_0		81
+#define		ZYNQMP_RESET_GPO3_PL_1		82
+#define		ZYNQMP_RESET_GPO3_PL_2		83
+#define		ZYNQMP_RESET_GPO3_PL_3		84
+#define		ZYNQMP_RESET_GPO3_PL_4		85
+#define		ZYNQMP_RESET_GPO3_PL_5		86
+#define		ZYNQMP_RESET_GPO3_PL_6		87
+#define		ZYNQMP_RESET_GPO3_PL_7		88
+#define		ZYNQMP_RESET_GPO3_PL_8		89
+#define		ZYNQMP_RESET_GPO3_PL_9		90
+#define		ZYNQMP_RESET_GPO3_PL_10		91
+#define		ZYNQMP_RESET_GPO3_PL_11		92
+#define		ZYNQMP_RESET_GPO3_PL_12		93
+#define		ZYNQMP_RESET_GPO3_PL_13		94
+#define		ZYNQMP_RESET_GPO3_PL_14		95
+#define		ZYNQMP_RESET_GPO3_PL_15		96
+#define		ZYNQMP_RESET_GPO3_PL_16		97
+#define		ZYNQMP_RESET_GPO3_PL_17		98
+#define		ZYNQMP_RESET_GPO3_PL_18		99
+#define		ZYNQMP_RESET_GPO3_PL_19		100
+#define		ZYNQMP_RESET_GPO3_PL_20		101
+#define		ZYNQMP_RESET_GPO3_PL_21		102
+#define		ZYNQMP_RESET_GPO3_PL_22		103
+#define		ZYNQMP_RESET_GPO3_PL_23		104
+#define		ZYNQMP_RESET_GPO3_PL_24		105
+#define		ZYNQMP_RESET_GPO3_PL_25		106
+#define		ZYNQMP_RESET_GPO3_PL_26		107
+#define		ZYNQMP_RESET_GPO3_PL_27		108
+#define		ZYNQMP_RESET_GPO3_PL_28		109
+#define		ZYNQMP_RESET_GPO3_PL_29		110
+#define		ZYNQMP_RESET_GPO3_PL_30		111
+#define		ZYNQMP_RESET_GPO3_PL_31		112
+#define		ZYNQMP_RESET_RPU_LS		113
+#define		ZYNQMP_RESET_PS_ONLY		114
+#define		ZYNQMP_RESET_PL			115
+#define		ZYNQMP_RESET_PS_PL0		116
+#define		ZYNQMP_RESET_PS_PL1		117
+#define		ZYNQMP_RESET_PS_PL2		118
+#define		ZYNQMP_RESET_PS_PL3		119
+
+#endif
diff --git a/arch/arm64/boot/dts/xilinx/versal/pcw.dtsi b/arch/arm64/boot/dts/xilinx/versal/pcw.dtsi
new file mode 100644
index 000000000000..ea75b348f1ac
--- /dev/null
+++ b/arch/arm64/boot/dts/xilinx/versal/pcw.dtsi
@@ -0,0 +1,107 @@
+/*
+ * CAUTION: This file is automatically generated by Xilinx.
+ * Version:  
+ * Today is: Thu Nov 19 09:57:51 2020
+ */
+
+
+&gic {
+	num_cpus = <2>;
+	num_interrupts = <96>;
+};
+&lpd_dma_chan0 {
+	status = "okay";
+};
+&lpd_dma_chan1 {
+	status = "okay";
+};
+&lpd_dma_chan2 {
+	status = "okay";
+};
+&lpd_dma_chan3 {
+	status = "okay";
+};
+&lpd_dma_chan4 {
+	status = "okay";
+};
+&lpd_dma_chan5 {
+	status = "okay";
+};
+&lpd_dma_chan6 {
+	status = "okay";
+};
+&lpd_dma_chan7 {
+	status = "okay";
+};
+&can1 {
+	status = "okay";
+};
+&gem0 {
+	phy-mode = "rgmii-id";
+	status = "okay";
+};
+&gem1 {
+	phy-mode = "rgmii-id";
+	status = "okay";
+};
+&cci {
+	status = "okay";
+};
+&smmu {
+	status = "okay";
+};
+&i2c0 {
+	clock-frequency = <400000>;
+	status = "okay";
+};
+&i2c1 {
+	clock-frequency = <400000>;
+	status = "okay";
+};
+&gpio1 {
+	status = "okay";
+};
+&qspi {
+	is-dual = <1>;
+	num-cs = <1>;
+	spi-rx-bus-width = <4>;
+	spi-tx-bus-width = <4>;
+	status = "okay";
+};
+&rtc {
+	status = "okay";
+};
+&sdhci1 {
+	clock-frequency = <199998001>;
+	status = "okay";
+	xlnx,mio-bank = <0x1>;
+};
+&sysmon {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	xlnx,numchannels = /bits/8 <0>;
+};
+&serial0 {
+	cts-override ;
+	device_type = "serial";
+	port-number = <0>;
+	status = "okay";
+};
+&ttc0 {
+	status = "okay";
+};
+&ttc1 {
+	status = "okay";
+};
+&ttc2 {
+	status = "okay";
+};
+&ttc3 {
+	status = "okay";
+};
+&usb0 {
+	status = "okay";
+};
+&dwc3_0 {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/xilinx/versal/pl.dtsi b/arch/arm64/boot/dts/xilinx/versal/pl.dtsi
new file mode 100644
index 000000000000..9abc3e42b02b
--- /dev/null
+++ b/arch/arm64/boot/dts/xilinx/versal/pl.dtsi
@@ -0,0 +1,641 @@
+/*
+ * CAUTION: This file is automatically generated by Xilinx.
+ * Version:  
+ * Today is: Thu Nov 19 09:57:51 2020
+ */
+
+
+/ {
+	amba_pl: amba_pl@0 {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		compatible = "simple-bus";
+		ranges ;
+		ai_engine_0: ai_engine@20000000000 {
+			#address-cells = <2>;
+			#size-cells = <2>;
+			clock-names = "aclk0";
+			clocks = <&misc_clk_0>;
+			compatible = "xlnx,ai-engine-2.0", "xlnx,ai-engine-v1.0";
+			interrupt-names = "interrupt1", "interrupt2", "interrupt3";
+			interrupt-parent = <&gic>;
+			interrupts = <0x0 0x94 0x4>, <0x0 0x95 0x4>, <0x0 0x96 0x4>;
+			power-domains = <&versal_firmware 0x18224072>;
+			reg = <0x00000200 0x00000000 0x00000001 0x00000000>;
+			aie_partition0: aie_partition@0 {
+				reg = <0 0 50 9>;
+				xlnx,partition-id = <1>;
+			};
+		};
+		misc_clk_0: misc_clk_0 {
+			#clock-cells = <0>;
+			clock-frequency = <99999000>;
+			compatible = "fixed-clock";
+		};
+		axi_bram_ctrl_0: axi_bram_ctrl@2c140000000 {
+			clock-names = "s_axi_aclk";
+			clocks = <&misc_clk_0>;
+			compatible = "xlnx,axi-bram-ctrl-4.1";
+			reg = <0x000002c1 0x40000000 0x0 0x4000>;
+			xlnx,bram-addr-width = <0xa>;
+			xlnx,bram-inst-mode = "EXTERNAL";
+			xlnx,ecc = <0x0>;
+			xlnx,ecc-onoff-reset-value = <0x0>;
+			xlnx,ecc-type = <0x0>;
+			xlnx,fault-inject = <0x0>;
+			xlnx,memory-depth = <0x400>;
+			xlnx,rd-cmd-optimization = <0x0>;
+			xlnx,read-latency = <0x1>;
+			xlnx,s-axi-ctrl-addr-width = <0x20>;
+			xlnx,s-axi-ctrl-data-width = <0x20>;
+			xlnx,s-axi-id-width = <0x2>;
+			xlnx,s-axi-supports-narrow-burst = <0x1>;
+			xlnx,single-port-bram = <0x0>;
+		};
+		axi_dma_0: dma@a6800000 {
+			#dma-cells = <1>;
+			clock-names = "s_axi_lite_aclk", "m_axi_sg_aclk", "m_axi_mm2s_aclk", "m_axi_s2mm_aclk";
+			clocks = <&misc_clk_0>, <&misc_clk_0>, <&misc_clk_0>, <&misc_clk_0>;
+			compatible = "xlnx,axi-dma-7.1", "xlnx,axi-dma-1.00.a";
+			reg = <0x0 0xa6800000 0x0 0x10000>;
+			xlnx,addrwidth = <0x40>;
+			xlnx,include-sg ;
+			xlnx,sg-length-width = <0xe>;
+			dma-channel@a6800000 {
+				compatible = "xlnx,axi-dma-mm2s-channel";
+				dma-channels = <0x1>;
+				xlnx,datawidth = <0x200>;
+				xlnx,device-id = <0x0>;
+				xlnx,include-dre ;
+			};
+			dma-channel@a6800030 {
+				compatible = "xlnx,axi-dma-s2mm-channel";
+				dma-channels = <0x1>;
+				xlnx,datawidth = <0x200>;
+				xlnx,device-id = <0x0>;
+				xlnx,include-dre ;
+			};
+		};
+		axi_dma_1: dma@a6840000 {
+			#dma-cells = <1>;
+			clock-names = "s_axi_lite_aclk", "m_axi_sg_aclk", "m_axi_mm2s_aclk", "m_axi_s2mm_aclk";
+			clocks = <&misc_clk_0>, <&misc_clk_0>, <&misc_clk_0>, <&misc_clk_0>;
+			compatible = "xlnx,axi-dma-7.1", "xlnx,axi-dma-1.00.a";
+			reg = <0x0 0xa6840000 0x0 0x10000>;
+			xlnx,addrwidth = <0x40>;
+			xlnx,include-sg ;
+			xlnx,sg-length-width = <0xe>;
+			dma-channel@a6840000 {
+				compatible = "xlnx,axi-dma-mm2s-channel";
+				dma-channels = <0x1>;
+				xlnx,datawidth = <0x200>;
+				xlnx,device-id = <0x1>;
+				xlnx,include-dre ;
+			};
+			dma-channel@a6840030 {
+				compatible = "xlnx,axi-dma-s2mm-channel";
+				dma-channels = <0x1>;
+				xlnx,datawidth = <0x200>;
+				xlnx,device-id = <0x1>;
+				xlnx,include-dre ;
+			};
+		};
+		mcdma_0_axi_mcdma_0: axi_mcdma@a4000000 {
+			clock-names = "s_axi_aclk", "s_axi_lite_aclk";
+			clocks = <&misc_clk_0>, <&misc_clk_0>;
+			compatible = "xlnx,axi-mcdma-1.1", "xlnx,axi-mcdma-1.00.a";
+			interrupt-names = "mm2s_ch1_introut", "mm2s_ch2_introut", "mm2s_ch3_introut", "mm2s_ch4_introut", "mm2s_ch5_introut", "mm2s_ch6_introut", "s2mm_ch1_introut", "s2mm_ch2_introut", "s2mm_ch3_introut", "s2mm_ch4_introut", "s2mm_ch5_introut", "s2mm_ch6_introut";
+			interrupt-parent = <&gic>;
+			interrupts = <0 84 4 0 84 4 0 84 4 0 84 4 0 84 4 0 84 4 0 84 4 0 84 4 0 84 4 0 84 4 0 84 4 0 84 4>;
+			reg = <0x0 0xa4000000 0x0 0x10000>;
+			xlnx,addrwidth = <0x20>;
+			xlnx,dlytmr-resolution = <0x7d>;
+			xlnx,enable-single-intr = <0x0>;
+			xlnx,group1-mm2s = <0x1b207>;
+			xlnx,group1-s2mm = <0x1b207>;
+			xlnx,group2-mm2s = <0x0>;
+			xlnx,group2-s2mm = <0x0>;
+			xlnx,group3-mm2s = <0x0>;
+			xlnx,group3-s2mm = <0x0>;
+			xlnx,group4-mm2s = <0x0>;
+			xlnx,group4-s2mm = <0x0>;
+			xlnx,group5-mm2s = <0x0>;
+			xlnx,group5-s2mm = <0x0>;
+			xlnx,group6-mm2s = <0x0>;
+			xlnx,group6-s2mm = <0x0>;
+			xlnx,include-mm2s = <0x1>;
+			xlnx,include-mm2s-dre = <0x1>;
+			xlnx,include-mm2s-sf = <0x1>;
+			xlnx,include-s2mm = <0x1>;
+			xlnx,include-s2mm-dre = <0x1>;
+			xlnx,include-s2mm-sf = <0x1>;
+			xlnx,include-sg ;
+			xlnx,mm2s-burst-size = <0x8>;
+			xlnx,mm2s-scheduler = <0x2>;
+			xlnx,num-mm2s-channels = <0x6>;
+			xlnx,num-s2mm-channels = <0x6>;
+			xlnx,prmry-is-aclk-async = <0x0>;
+			xlnx,s2mm-burst-size = <0x10>;
+			xlnx,sg-include-stscntrl-strm = <0x0>;
+			xlnx,sg-length-width = <0xe>;
+			xlnx,sg-use-stsapp-length = <0x0>;
+			dma-channel@a4000000 {
+				compatible = "xlnx,axi-dma-mm2s-channel";
+				dma-channels = <0x6>;
+				interrupt-parent = <&gic>;
+				interrupts = <0 84 4 0 84 4 0 84 4 0 84 4 0 84 4 0 84 4>;
+				xlnx,datawidth = <0x40>;
+				xlnx,device-id = <0x2>;
+				xlnx,include-dre ;
+			};
+			dma-channel@a4000030 {
+				compatible = "xlnx,axi-dma-s2mm-channel";
+				dma-channels = <0x6>;
+				interrupt-parent = <&gic>;
+				interrupts = <0 84 4 0 84 4 0 84 4 0 84 4 0 84 4 0 84 4>;
+				xlnx,datawidth = <0x40>;
+				xlnx,device-id = <0x2>;
+				xlnx,include-dre ;
+			};
+		};
+		mcdma_1_axi_dbg_hub_0: axi_dbg_hub@80000000 {
+			clock-names = "aclk";
+			clocks = <&misc_clk_0>;
+			compatible = "xlnx,axi-dbg-hub-2.0";
+			reg = <0x0 0x80000000 0x0 0x200000>;
+			xlnx,addr-offset = <0x00000000 0x80000000>;
+			xlnx,addr-range = <0x00200000>;
+			xlnx,axi-addr-width = <0x2c>;
+			xlnx,axi-data-width = <0x80>;
+			xlnx,axi-id-width = <0x10>;
+			xlnx,axis-tdata-width = <0x20>;
+			xlnx,num-debug-cores = <0x3>;
+			xlnx,num-rd-outstanding-txn = <0x1>;
+			xlnx,num-wr-outstanding-txn = <0x1>;
+		};
+		mcdma_1_axi_mcdma_0: axi_mcdma@a4010000 {
+			clock-names = "s_axi_aclk", "s_axi_lite_aclk";
+			clocks = <&misc_clk_0>, <&misc_clk_0>;
+			compatible = "xlnx,axi-mcdma-1.1", "xlnx,axi-mcdma-1.00.a";
+			interrupt-names = "mm2s_ch1_introut", "mm2s_ch2_introut", "mm2s_ch3_introut", "mm2s_ch4_introut", "mm2s_ch5_introut", "mm2s_ch6_introut", "s2mm_ch1_introut", "s2mm_ch2_introut", "s2mm_ch3_introut", "s2mm_ch4_introut", "s2mm_ch5_introut", "s2mm_ch6_introut";
+			interrupt-parent = <&gic>;
+			interrupts = <0 85 4 0 85 4 0 85 4 0 85 4 0 85 4 0 85 4 0 85 4 0 85 4 0 85 4 0 85 4 0 85 4 0 85 4>;
+			reg = <0x0 0xa4010000 0x0 0x10000>;
+			xlnx,addrwidth = <0x20>;
+			xlnx,dlytmr-resolution = <0x7d>;
+			xlnx,enable-single-intr = <0x0>;
+			xlnx,group1-mm2s = <0x1b207>;
+			xlnx,group1-s2mm = <0x1b207>;
+			xlnx,group2-mm2s = <0x0>;
+			xlnx,group2-s2mm = <0x0>;
+			xlnx,group3-mm2s = <0x0>;
+			xlnx,group3-s2mm = <0x0>;
+			xlnx,group4-mm2s = <0x0>;
+			xlnx,group4-s2mm = <0x0>;
+			xlnx,group5-mm2s = <0x0>;
+			xlnx,group5-s2mm = <0x0>;
+			xlnx,group6-mm2s = <0x0>;
+			xlnx,group6-s2mm = <0x0>;
+			xlnx,include-mm2s = <0x1>;
+			xlnx,include-mm2s-dre = <0x1>;
+			xlnx,include-mm2s-sf = <0x1>;
+			xlnx,include-s2mm = <0x1>;
+			xlnx,include-s2mm-dre = <0x1>;
+			xlnx,include-s2mm-sf = <0x1>;
+			xlnx,include-sg ;
+			xlnx,mm2s-burst-size = <0x8>;
+			xlnx,mm2s-scheduler = <0x2>;
+			xlnx,num-mm2s-channels = <0x6>;
+			xlnx,num-s2mm-channels = <0x6>;
+			xlnx,prmry-is-aclk-async = <0x0>;
+			xlnx,s2mm-burst-size = <0x10>;
+			xlnx,sg-include-stscntrl-strm = <0x0>;
+			xlnx,sg-length-width = <0xe>;
+			xlnx,sg-use-stsapp-length = <0x0>;
+			dma-channel@a4010000 {
+				compatible = "xlnx,axi-dma-mm2s-channel";
+				dma-channels = <0x6>;
+				interrupt-parent = <&gic>;
+				interrupts = <0 85 4 0 85 4 0 85 4 0 85 4 0 85 4 0 85 4>;
+				xlnx,datawidth = <0x40>;
+				xlnx,device-id = <0x3>;
+				xlnx,include-dre ;
+			};
+			dma-channel@a4010030 {
+				compatible = "xlnx,axi-dma-s2mm-channel";
+				dma-channels = <0x6>;
+				interrupt-parent = <&gic>;
+				interrupts = <0 85 4 0 85 4 0 85 4 0 85 4 0 85 4 0 85 4>;
+				xlnx,datawidth = <0x40>;
+				xlnx,device-id = <0x3>;
+				xlnx,include-dre ;
+			};
+		};
+		mcdma_2_axi_mcdma_0: axi_mcdma@a4020000 {
+			clock-names = "s_axi_aclk", "s_axi_lite_aclk";
+			clocks = <&misc_clk_0>, <&misc_clk_0>;
+			compatible = "xlnx,axi-mcdma-1.1", "xlnx,axi-mcdma-1.00.a";
+			interrupt-names = "mm2s_ch1_introut", "mm2s_ch2_introut", "mm2s_ch3_introut", "mm2s_ch4_introut", "mm2s_ch5_introut", "mm2s_ch6_introut", "s2mm_ch1_introut", "s2mm_ch2_introut", "s2mm_ch3_introut", "s2mm_ch4_introut", "s2mm_ch5_introut", "s2mm_ch6_introut";
+			interrupt-parent = <&gic>;
+			interrupts = <0 86 4 0 86 4 0 86 4 0 86 4 0 86 4 0 86 4 0 86 4 0 86 4 0 86 4 0 86 4 0 86 4 0 86 4>;
+			reg = <0x0 0xa4020000 0x0 0x10000>;
+			xlnx,addrwidth = <0x20>;
+			xlnx,dlytmr-resolution = <0x7d>;
+			xlnx,enable-single-intr = <0x0>;
+			xlnx,group1-mm2s = <0x1b207>;
+			xlnx,group1-s2mm = <0x1b207>;
+			xlnx,group2-mm2s = <0x0>;
+			xlnx,group2-s2mm = <0x0>;
+			xlnx,group3-mm2s = <0x0>;
+			xlnx,group3-s2mm = <0x0>;
+			xlnx,group4-mm2s = <0x0>;
+			xlnx,group4-s2mm = <0x0>;
+			xlnx,group5-mm2s = <0x0>;
+			xlnx,group5-s2mm = <0x0>;
+			xlnx,group6-mm2s = <0x0>;
+			xlnx,group6-s2mm = <0x0>;
+			xlnx,include-mm2s = <0x1>;
+			xlnx,include-mm2s-dre = <0x1>;
+			xlnx,include-mm2s-sf = <0x1>;
+			xlnx,include-s2mm = <0x1>;
+			xlnx,include-s2mm-dre = <0x1>;
+			xlnx,include-s2mm-sf = <0x1>;
+			xlnx,include-sg ;
+			xlnx,mm2s-burst-size = <0x8>;
+			xlnx,mm2s-scheduler = <0x2>;
+			xlnx,num-mm2s-channels = <0x6>;
+			xlnx,num-s2mm-channels = <0x6>;
+			xlnx,prmry-is-aclk-async = <0x0>;
+			xlnx,s2mm-burst-size = <0x10>;
+			xlnx,sg-include-stscntrl-strm = <0x0>;
+			xlnx,sg-length-width = <0xe>;
+			xlnx,sg-use-stsapp-length = <0x0>;
+			dma-channel@a4020000 {
+				compatible = "xlnx,axi-dma-mm2s-channel";
+				dma-channels = <0x6>;
+				interrupt-parent = <&gic>;
+				interrupts = <0 86 4 0 86 4 0 86 4 0 86 4 0 86 4 0 86 4>;
+				xlnx,datawidth = <0x40>;
+				xlnx,device-id = <0x4>;
+				xlnx,include-dre ;
+			};
+			dma-channel@a4020030 {
+				compatible = "xlnx,axi-dma-s2mm-channel";
+				dma-channels = <0x6>;
+				interrupt-parent = <&gic>;
+				interrupts = <0 86 4 0 86 4 0 86 4 0 86 4 0 86 4 0 86 4>;
+				xlnx,datawidth = <0x40>;
+				xlnx,device-id = <0x4>;
+				xlnx,include-dre ;
+			};
+		};
+		mcdma_3_axi_mcdma_0: axi_mcdma@a4030000 {
+			clock-names = "s_axi_aclk", "s_axi_lite_aclk";
+			clocks = <&misc_clk_0>, <&misc_clk_0>;
+			compatible = "xlnx,axi-mcdma-1.1", "xlnx,axi-mcdma-1.00.a";
+			interrupt-names = "mm2s_ch1_introut", "mm2s_ch2_introut", "mm2s_ch3_introut", "mm2s_ch4_introut", "mm2s_ch5_introut", "mm2s_ch6_introut", "s2mm_ch1_introut", "s2mm_ch2_introut", "s2mm_ch3_introut", "s2mm_ch4_introut", "s2mm_ch5_introut", "s2mm_ch6_introut";
+			interrupt-parent = <&gic>;
+			interrupts = <0 87 4 0 87 4 0 87 4 0 87 4 0 87 4 0 87 4 0 87 4 0 87 4 0 87 4 0 87 4 0 87 4 0 87 4>;
+			reg = <0x0 0xa4030000 0x0 0x10000>;
+			xlnx,addrwidth = <0x20>;
+			xlnx,dlytmr-resolution = <0x7d>;
+			xlnx,enable-single-intr = <0x0>;
+			xlnx,group1-mm2s = <0x1b207>;
+			xlnx,group1-s2mm = <0x1b207>;
+			xlnx,group2-mm2s = <0x0>;
+			xlnx,group2-s2mm = <0x0>;
+			xlnx,group3-mm2s = <0x0>;
+			xlnx,group3-s2mm = <0x0>;
+			xlnx,group4-mm2s = <0x0>;
+			xlnx,group4-s2mm = <0x0>;
+			xlnx,group5-mm2s = <0x0>;
+			xlnx,group5-s2mm = <0x0>;
+			xlnx,group6-mm2s = <0x0>;
+			xlnx,group6-s2mm = <0x0>;
+			xlnx,include-mm2s = <0x1>;
+			xlnx,include-mm2s-dre = <0x1>;
+			xlnx,include-mm2s-sf = <0x1>;
+			xlnx,include-s2mm = <0x1>;
+			xlnx,include-s2mm-dre = <0x1>;
+			xlnx,include-s2mm-sf = <0x1>;
+			xlnx,include-sg ;
+			xlnx,mm2s-burst-size = <0x8>;
+			xlnx,mm2s-scheduler = <0x2>;
+			xlnx,num-mm2s-channels = <0x6>;
+			xlnx,num-s2mm-channels = <0x6>;
+			xlnx,prmry-is-aclk-async = <0x0>;
+			xlnx,s2mm-burst-size = <0x10>;
+			xlnx,sg-include-stscntrl-strm = <0x0>;
+			xlnx,sg-length-width = <0xe>;
+			xlnx,sg-use-stsapp-length = <0x0>;
+			dma-channel@a4030000 {
+				compatible = "xlnx,axi-dma-mm2s-channel";
+				dma-channels = <0x6>;
+				interrupt-parent = <&gic>;
+				interrupts = <0 87 4 0 87 4 0 87 4 0 87 4 0 87 4 0 87 4>;
+				xlnx,datawidth = <0x40>;
+				xlnx,device-id = <0x5>;
+				xlnx,include-dre ;
+			};
+			dma-channel@a4030030 {
+				compatible = "xlnx,axi-dma-s2mm-channel";
+				dma-channels = <0x6>;
+				interrupt-parent = <&gic>;
+				interrupts = <0 87 4 0 87 4 0 87 4 0 87 4 0 87 4 0 87 4>;
+				xlnx,datawidth = <0x40>;
+				xlnx,device-id = <0x5>;
+				xlnx,include-dre ;
+			};
+		};
+		mcdma_4_axi_mcdma_0: axi_mcdma@a4040000 {
+			clock-names = "s_axi_aclk", "s_axi_lite_aclk";
+			clocks = <&misc_clk_0>, <&misc_clk_0>;
+			compatible = "xlnx,axi-mcdma-1.1", "xlnx,axi-mcdma-1.00.a";
+			interrupt-names = "mm2s_ch1_introut", "mm2s_ch2_introut", "mm2s_ch3_introut", "mm2s_ch4_introut", "mm2s_ch5_introut", "mm2s_ch6_introut", "s2mm_ch1_introut", "s2mm_ch2_introut", "s2mm_ch3_introut", "s2mm_ch4_introut", "s2mm_ch5_introut", "s2mm_ch6_introut";
+			interrupt-parent = <&gic>;
+			interrupts = <0 88 4 0 88 4 0 88 4 0 88 4 0 88 4 0 88 4 0 88 4 0 88 4 0 88 4 0 88 4 0 88 4 0 88 4>;
+			reg = <0x0 0xa4040000 0x0 0x10000>;
+			xlnx,addrwidth = <0x20>;
+			xlnx,dlytmr-resolution = <0x7d>;
+			xlnx,enable-single-intr = <0x0>;
+			xlnx,group1-mm2s = <0x1b207>;
+			xlnx,group1-s2mm = <0x1b207>;
+			xlnx,group2-mm2s = <0x0>;
+			xlnx,group2-s2mm = <0x0>;
+			xlnx,group3-mm2s = <0x0>;
+			xlnx,group3-s2mm = <0x0>;
+			xlnx,group4-mm2s = <0x0>;
+			xlnx,group4-s2mm = <0x0>;
+			xlnx,group5-mm2s = <0x0>;
+			xlnx,group5-s2mm = <0x0>;
+			xlnx,group6-mm2s = <0x0>;
+			xlnx,group6-s2mm = <0x0>;
+			xlnx,include-mm2s = <0x1>;
+			xlnx,include-mm2s-dre = <0x1>;
+			xlnx,include-mm2s-sf = <0x1>;
+			xlnx,include-s2mm = <0x1>;
+			xlnx,include-s2mm-dre = <0x1>;
+			xlnx,include-s2mm-sf = <0x1>;
+			xlnx,include-sg ;
+			xlnx,mm2s-burst-size = <0x8>;
+			xlnx,mm2s-scheduler = <0x2>;
+			xlnx,num-mm2s-channels = <0x6>;
+			xlnx,num-s2mm-channels = <0x6>;
+			xlnx,prmry-is-aclk-async = <0x0>;
+			xlnx,s2mm-burst-size = <0x10>;
+			xlnx,sg-include-stscntrl-strm = <0x0>;
+			xlnx,sg-length-width = <0xe>;
+			xlnx,sg-use-stsapp-length = <0x0>;
+			dma-channel@a4040000 {
+				compatible = "xlnx,axi-dma-mm2s-channel";
+				dma-channels = <0x6>;
+				interrupt-parent = <&gic>;
+				interrupts = <0 88 4 0 88 4 0 88 4 0 88 4 0 88 4 0 88 4>;
+				xlnx,datawidth = <0x40>;
+				xlnx,device-id = <0x6>;
+				xlnx,include-dre ;
+			};
+			dma-channel@a4040030 {
+				compatible = "xlnx,axi-dma-s2mm-channel";
+				dma-channels = <0x6>;
+				interrupt-parent = <&gic>;
+				interrupts = <0 88 4 0 88 4 0 88 4 0 88 4 0 88 4 0 88 4>;
+				xlnx,datawidth = <0x40>;
+				xlnx,device-id = <0x6>;
+				xlnx,include-dre ;
+			};
+		};
+		mcdma_5_axi_mcdma_0: axi_mcdma@a4050000 {
+			clock-names = "s_axi_aclk", "s_axi_lite_aclk";
+			clocks = <&misc_clk_0>, <&misc_clk_0>;
+			compatible = "xlnx,axi-mcdma-1.1", "xlnx,axi-mcdma-1.00.a";
+			interrupt-names = "mm2s_ch1_introut", "mm2s_ch2_introut", "mm2s_ch3_introut", "mm2s_ch4_introut", "mm2s_ch5_introut", "mm2s_ch6_introut", "s2mm_ch1_introut", "s2mm_ch2_introut", "s2mm_ch3_introut", "s2mm_ch4_introut", "s2mm_ch5_introut", "s2mm_ch6_introut";
+			interrupt-parent = <&gic>;
+			interrupts = <0 89 4 0 89 4 0 89 4 0 89 4 0 89 4 0 89 4 0 89 4 0 89 4 0 89 4 0 89 4 0 89 4 0 89 4>;
+			reg = <0x0 0xa4050000 0x0 0x10000>;
+			xlnx,addrwidth = <0x20>;
+			xlnx,dlytmr-resolution = <0x7d>;
+			xlnx,enable-single-intr = <0x0>;
+			xlnx,group1-mm2s = <0x1b207>;
+			xlnx,group1-s2mm = <0x1b207>;
+			xlnx,group2-mm2s = <0x0>;
+			xlnx,group2-s2mm = <0x0>;
+			xlnx,group3-mm2s = <0x0>;
+			xlnx,group3-s2mm = <0x0>;
+			xlnx,group4-mm2s = <0x0>;
+			xlnx,group4-s2mm = <0x0>;
+			xlnx,group5-mm2s = <0x0>;
+			xlnx,group5-s2mm = <0x0>;
+			xlnx,group6-mm2s = <0x0>;
+			xlnx,group6-s2mm = <0x0>;
+			xlnx,include-mm2s = <0x1>;
+			xlnx,include-mm2s-dre = <0x1>;
+			xlnx,include-mm2s-sf = <0x1>;
+			xlnx,include-s2mm = <0x1>;
+			xlnx,include-s2mm-dre = <0x1>;
+			xlnx,include-s2mm-sf = <0x1>;
+			xlnx,include-sg ;
+			xlnx,mm2s-burst-size = <0x8>;
+			xlnx,mm2s-scheduler = <0x2>;
+			xlnx,num-mm2s-channels = <0x6>;
+			xlnx,num-s2mm-channels = <0x6>;
+			xlnx,prmry-is-aclk-async = <0x0>;
+			xlnx,s2mm-burst-size = <0x10>;
+			xlnx,sg-include-stscntrl-strm = <0x0>;
+			xlnx,sg-length-width = <0xe>;
+			xlnx,sg-use-stsapp-length = <0x0>;
+			dma-channel@a4050000 {
+				compatible = "xlnx,axi-dma-mm2s-channel";
+				dma-channels = <0x6>;
+				interrupt-parent = <&gic>;
+				interrupts = <0 89 4 0 89 4 0 89 4 0 89 4 0 89 4 0 89 4>;
+				xlnx,datawidth = <0x40>;
+				xlnx,device-id = <0x7>;
+				xlnx,include-dre ;
+			};
+			dma-channel@a4050030 {
+				compatible = "xlnx,axi-dma-s2mm-channel";
+				dma-channels = <0x6>;
+				interrupt-parent = <&gic>;
+				interrupts = <0 89 4 0 89 4 0 89 4 0 89 4 0 89 4 0 89 4>;
+				xlnx,datawidth = <0x40>;
+				xlnx,device-id = <0x7>;
+				xlnx,include-dre ;
+			};
+		};
+		mcdma_6_axi_mcdma_0: axi_mcdma@a4060000 {
+			clock-names = "s_axi_aclk", "s_axi_lite_aclk";
+			clocks = <&misc_clk_0>, <&misc_clk_0>;
+			compatible = "xlnx,axi-mcdma-1.1", "xlnx,axi-mcdma-1.00.a";
+			interrupt-names = "mm2s_ch1_introut", "mm2s_ch2_introut", "mm2s_ch3_introut", "mm2s_ch4_introut", "mm2s_ch5_introut", "mm2s_ch6_introut", "s2mm_ch1_introut", "s2mm_ch2_introut", "s2mm_ch3_introut", "s2mm_ch4_introut", "s2mm_ch5_introut", "s2mm_ch6_introut";
+			interrupt-parent = <&gic>;
+			interrupts = <0 90 4 0 90 4 0 90 4 0 90 4 0 90 4 0 90 4 0 90 4 0 90 4 0 90 4 0 90 4 0 90 4 0 90 4>;
+			reg = <0x0 0xa4060000 0x0 0x10000>;
+			xlnx,addrwidth = <0x20>;
+			xlnx,dlytmr-resolution = <0x7d>;
+			xlnx,enable-single-intr = <0x0>;
+			xlnx,group1-mm2s = <0x1b207>;
+			xlnx,group1-s2mm = <0x1b207>;
+			xlnx,group2-mm2s = <0x0>;
+			xlnx,group2-s2mm = <0x0>;
+			xlnx,group3-mm2s = <0x0>;
+			xlnx,group3-s2mm = <0x0>;
+			xlnx,group4-mm2s = <0x0>;
+			xlnx,group4-s2mm = <0x0>;
+			xlnx,group5-mm2s = <0x0>;
+			xlnx,group5-s2mm = <0x0>;
+			xlnx,group6-mm2s = <0x0>;
+			xlnx,group6-s2mm = <0x0>;
+			xlnx,include-mm2s = <0x1>;
+			xlnx,include-mm2s-dre = <0x1>;
+			xlnx,include-mm2s-sf = <0x1>;
+			xlnx,include-s2mm = <0x1>;
+			xlnx,include-s2mm-dre = <0x1>;
+			xlnx,include-s2mm-sf = <0x1>;
+			xlnx,include-sg ;
+			xlnx,mm2s-burst-size = <0x8>;
+			xlnx,mm2s-scheduler = <0x2>;
+			xlnx,num-mm2s-channels = <0x6>;
+			xlnx,num-s2mm-channels = <0x6>;
+			xlnx,prmry-is-aclk-async = <0x0>;
+			xlnx,s2mm-burst-size = <0x10>;
+			xlnx,sg-include-stscntrl-strm = <0x0>;
+			xlnx,sg-length-width = <0xe>;
+			xlnx,sg-use-stsapp-length = <0x0>;
+			dma-channel@a4060000 {
+				compatible = "xlnx,axi-dma-mm2s-channel";
+				dma-channels = <0x6>;
+				interrupt-parent = <&gic>;
+				interrupts = <0 90 4 0 90 4 0 90 4 0 90 4 0 90 4 0 90 4>;
+				xlnx,datawidth = <0x40>;
+				xlnx,device-id = <0x8>;
+				xlnx,include-dre ;
+			};
+			dma-channel@a4060030 {
+				compatible = "xlnx,axi-dma-s2mm-channel";
+				dma-channels = <0x6>;
+				interrupt-parent = <&gic>;
+				interrupts = <0 90 4 0 90 4 0 90 4 0 90 4 0 90 4 0 90 4>;
+				xlnx,datawidth = <0x40>;
+				xlnx,device-id = <0x8>;
+				xlnx,include-dre ;
+			};
+		};
+		mcdma_7_axi_mcdma_0: axi_mcdma@a4070000 {
+			clock-names = "s_axi_aclk", "s_axi_lite_aclk";
+			clocks = <&misc_clk_0>, <&misc_clk_0>;
+			compatible = "xlnx,axi-mcdma-1.1", "xlnx,axi-mcdma-1.00.a";
+			interrupt-names = "mm2s_ch1_introut", "mm2s_ch2_introut", "mm2s_ch3_introut", "mm2s_ch4_introut", "mm2s_ch5_introut", "mm2s_ch6_introut", "s2mm_ch1_introut", "s2mm_ch2_introut", "s2mm_ch3_introut", "s2mm_ch4_introut", "s2mm_ch5_introut", "s2mm_ch6_introut";
+			interrupt-parent = <&gic>;
+			interrupts = <0 91 4 0 91 4 0 91 4 0 91 4 0 91 4 0 91 4 0 91 4 0 91 4 0 91 4 0 91 4 0 91 4 0 91 4>;
+			reg = <0x0 0xa4070000 0x0 0x10000>;
+			xlnx,addrwidth = <0x20>;
+			xlnx,dlytmr-resolution = <0x7d>;
+			xlnx,enable-single-intr = <0x0>;
+			xlnx,group1-mm2s = <0x1b207>;
+			xlnx,group1-s2mm = <0x1b207>;
+			xlnx,group2-mm2s = <0x0>;
+			xlnx,group2-s2mm = <0x0>;
+			xlnx,group3-mm2s = <0x0>;
+			xlnx,group3-s2mm = <0x0>;
+			xlnx,group4-mm2s = <0x0>;
+			xlnx,group4-s2mm = <0x0>;
+			xlnx,group5-mm2s = <0x0>;
+			xlnx,group5-s2mm = <0x0>;
+			xlnx,group6-mm2s = <0x0>;
+			xlnx,group6-s2mm = <0x0>;
+			xlnx,include-mm2s = <0x1>;
+			xlnx,include-mm2s-dre = <0x1>;
+			xlnx,include-mm2s-sf = <0x1>;
+			xlnx,include-s2mm = <0x1>;
+			xlnx,include-s2mm-dre = <0x1>;
+			xlnx,include-s2mm-sf = <0x1>;
+			xlnx,include-sg ;
+			xlnx,mm2s-burst-size = <0x8>;
+			xlnx,mm2s-scheduler = <0x2>;
+			xlnx,num-mm2s-channels = <0x6>;
+			xlnx,num-s2mm-channels = <0x6>;
+			xlnx,prmry-is-aclk-async = <0x0>;
+			xlnx,s2mm-burst-size = <0x10>;
+			xlnx,sg-include-stscntrl-strm = <0x0>;
+			xlnx,sg-length-width = <0xe>;
+			xlnx,sg-use-stsapp-length = <0x0>;
+			dma-channel@a4070000 {
+				compatible = "xlnx,axi-dma-mm2s-channel";
+				dma-channels = <0x6>;
+				interrupt-parent = <&gic>;
+				interrupts = <0 91 4 0 91 4 0 91 4 0 91 4 0 91 4 0 91 4>;
+				xlnx,datawidth = <0x40>;
+				xlnx,device-id = <0x9>;
+				xlnx,include-dre ;
+			};
+			dma-channel@a4070030 {
+				compatible = "xlnx,axi-dma-s2mm-channel";
+				dma-channels = <0x6>;
+				interrupt-parent = <&gic>;
+				interrupts = <0 91 4 0 91 4 0 91 4 0 91 4 0 91 4 0 91 4>;
+				xlnx,datawidth = <0x40>;
+				xlnx,device-id = <0x9>;
+				xlnx,include-dre ;
+			};
+		};
+		mcdma_8_axi_mcdma_0: axi_mcdma@a4080000 {
+			clock-names = "s_axi_aclk", "s_axi_lite_aclk";
+			clocks = <&misc_clk_0>, <&misc_clk_0>;
+			compatible = "xlnx,axi-mcdma-1.1", "xlnx,axi-mcdma-1.00.a";
+			interrupt-names = "mm2s_ch1_introut", "mm2s_ch2_introut", "mm2s_ch3_introut", "mm2s_ch4_introut", "mm2s_ch5_introut", "mm2s_ch6_introut", "s2mm_ch1_introut", "s2mm_ch2_introut", "s2mm_ch3_introut", "s2mm_ch4_introut", "s2mm_ch5_introut", "s2mm_ch6_introut";
+			interrupt-parent = <&gic>;
+			interrupts = <0 92 4 0 92 4 0 92 4 0 92 4 0 92 4 0 92 4 0 92 4 0 92 4 0 92 4 0 92 4 0 92 4 0 92 4>;
+			reg = <0x0 0xa4080000 0x0 0x10000>;
+			xlnx,addrwidth = <0x20>;
+			xlnx,dlytmr-resolution = <0x7d>;
+			xlnx,enable-single-intr = <0x0>;
+			xlnx,group1-mm2s = <0x1b207>;
+			xlnx,group1-s2mm = <0x1b207>;
+			xlnx,group2-mm2s = <0x0>;
+			xlnx,group2-s2mm = <0x0>;
+			xlnx,group3-mm2s = <0x0>;
+			xlnx,group3-s2mm = <0x0>;
+			xlnx,group4-mm2s = <0x0>;
+			xlnx,group4-s2mm = <0x0>;
+			xlnx,group5-mm2s = <0x0>;
+			xlnx,group5-s2mm = <0x0>;
+			xlnx,group6-mm2s = <0x0>;
+			xlnx,group6-s2mm = <0x0>;
+			xlnx,include-mm2s = <0x1>;
+			xlnx,include-mm2s-dre = <0x1>;
+			xlnx,include-mm2s-sf = <0x1>;
+			xlnx,include-s2mm = <0x1>;
+			xlnx,include-s2mm-dre = <0x1>;
+			xlnx,include-s2mm-sf = <0x1>;
+			xlnx,include-sg ;
+			xlnx,mm2s-burst-size = <0x8>;
+			xlnx,mm2s-scheduler = <0x2>;
+			xlnx,num-mm2s-channels = <0x6>;
+			xlnx,num-s2mm-channels = <0x6>;
+			xlnx,prmry-is-aclk-async = <0x0>;
+			xlnx,s2mm-burst-size = <0x10>;
+			xlnx,sg-include-stscntrl-strm = <0x0>;
+			xlnx,sg-length-width = <0xe>;
+			xlnx,sg-use-stsapp-length = <0x0>;
+			dma-channel@a4080000 {
+				compatible = "xlnx,axi-dma-mm2s-channel";
+				dma-channels = <0x6>;
+				interrupt-parent = <&gic>;
+				interrupts = <0 92 4 0 92 4 0 92 4 0 92 4 0 92 4 0 92 4>;
+				xlnx,datawidth = <0x40>;
+				xlnx,device-id = <0xa>;
+				xlnx,include-dre ;
+			};
+			dma-channel@a4080030 {
+				compatible = "xlnx,axi-dma-s2mm-channel";
+				dma-channels = <0x6>;
+				interrupt-parent = <&gic>;
+				interrupts = <0 92 4 0 92 4 0 92 4 0 92 4 0 92 4 0 92 4>;
+				xlnx,datawidth = <0x40>;
+				xlnx,device-id = <0xa>;
+				xlnx,include-dre ;
+			};
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/xilinx/versal/system-conf.dtsi b/arch/arm64/boot/dts/xilinx/versal/system-conf.dtsi
new file mode 100644
index 000000000000..5a973c1259b1
--- /dev/null
+++ b/arch/arm64/boot/dts/xilinx/versal/system-conf.dtsi
@@ -0,0 +1,13 @@
+/*
+ * CAUTION: This file is automatically generated by PetaLinux SDK.
+ * DO NOT modify this file
+ */
+
+
+/ {
+	chosen {
+		bootargs = "console=ttyAMA0  earlycon=pl011,mmio32,0xFF000000,115200n8 clk_ignore_unused root=/dev/mmcblk0p2 rw rootwait";
+		stdout-path = "serial0:115200n8";
+	};
+};
+
diff --git a/arch/arm64/boot/dts/xilinx/versal/system-top.dts b/arch/arm64/boot/dts/xilinx/versal/system-top.dts
new file mode 100644
index 000000000000..d7d431b916d4
--- /dev/null
+++ b/arch/arm64/boot/dts/xilinx/versal/system-top.dts
@@ -0,0 +1,30 @@
+/*
+ * CAUTION: This file is automatically generated by Xilinx.
+ * Version:  
+ * Today is: Thu Nov 19 09:57:51 2020
+ */
+
+
+/dts-v1/;
+#include "versal.dtsi"
+#include "versal-vck190-reva-x-ebm-01-reva.dtsi"
+#include "versal-clk.dtsi"
+#include "pl.dtsi"
+#include "pcw.dtsi"
+/ {
+	chosen {
+	};
+	aliases {
+		ethernet0 = &gem0;
+		ethernet1 = &gem1;
+		i2c0 = &i2c0;
+		i2c1 = &i2c1;
+		serial0 = &serial0;
+		spi0 = &qspi;
+	};
+	memoryNOC_0: memory@800000000 {
+		device_type = "memory";
+		reg = <0x0 0x00000000 0x0 0x80000000>, <0x00000008 0x00000000 0x00000001 0x00000000>;
+	};
+};
+/* #include "system-user.dtsi" */
diff --git a/arch/arm64/boot/dts/xilinx/versal/versal-clk.dtsi b/arch/arm64/boot/dts/xilinx/versal/versal-clk.dtsi
new file mode 100644
index 000000000000..208ff5c2512a
--- /dev/null
+++ b/arch/arm64/boot/dts/xilinx/versal/versal-clk.dtsi
@@ -0,0 +1,246 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * dts file for Xilinx Versal with PM
+ *
+ * (C) Copyright 2017 - 2019, Xilinx, Inc.
+ *
+ * Michal Simek <michal.simek@xilinx.com>
+ */
+#include "include/dt-bindings/clock/xlnx-versal-clk.h"
+#include "include/dt-bindings/power/xlnx-versal-power.h"
+/ {
+	pl_alt_ref_clk: pl_alt_ref_clk {
+		u-boot,dm-pre-reloc;
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <33333333>;
+	};
+
+	ref_clk: ref_clk {
+		u-boot,dm-pre-reloc;
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <33333333>;
+	};
+
+	can0_clk: can0_clk {
+		#clock-cells = <0>;
+		compatible = "fixed-factor-clock";
+		clocks = <&versal_clk CAN0_REF>;
+		clock-div = <2>;
+		clock-mult = <1>;
+	};
+
+	can1_clk: can1_clk {
+		#clock-cells = <0>;
+		compatible = "fixed-factor-clock";
+		clocks = <&versal_clk CAN1_REF>;
+		clock-div = <2>;
+		clock-mult = <1>;
+	};
+
+	firmware {
+		versal_firmware: versal-firmware {
+			compatible = "xlnx,versal-firmware";
+			u-boot,dm-pre-reloc;
+			method = "smc";
+			#power-domain-cells = <1>;
+
+			versal_clk: clock-controller {
+				u-boot,dm-pre-reloc;
+				#clock-cells = <1>;
+				compatible = "xlnx,versal-clk";
+				clocks = <&ref_clk>, <&pl_alt_ref_clk>;
+				clock-names = "ref_clk", "pl_alt_ref_clk";
+			};
+
+			zynqmp_power: zynqmp-power {
+				compatible = "xlnx,zynqmp-power";
+				interrupt-parent = <&gic>;
+				interrupts = <0 30 4>;
+				mboxes = <&ipi_mailbox_pmu1 0>,
+					 <&ipi_mailbox_pmu1 1>;
+				mbox-names = "tx", "rx";
+			};
+		};
+	};
+
+	zynqmp_ipi {
+		compatible = "xlnx,zynqmp-ipi-mailbox";
+		interrupt-parent = <&gic>;
+		interrupts = <0 30 4>;
+		xlnx,ipi-id = <2>;
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		ipi_mailbox_pmu1: mailbox@ff3f0440 {
+			reg = <0 0xff3f0440 0 0x20>,
+			      <0 0xff3f0460 0 0x20>,
+			      <0 0xff3f0280 0 0x20>,
+			      <0 0xff3f02a0 0 0x20>;
+			reg-names = "local_request_region", "local_response_region",
+				    "remote_request_region", "remote_response_region";
+			#mbox-cells = <1>;
+			xlnx,ipi-id = <1>;
+		};
+	};
+};
+
+&cpu0 {
+	clocks = <&versal_clk ACPU>;
+};
+
+&can0 {
+	clocks = <&can0_clk>, <&versal_clk LPD_LSBUS>;
+	power-domains = <&versal_firmware PM_DEV_CAN_FD_0>;
+};
+
+&can1 {
+	clocks = <&can1_clk>, <&versal_clk LPD_LSBUS>;
+	power-domains = <&versal_firmware PM_DEV_CAN_FD_1>;
+};
+
+&gem0 {
+	clocks = <&versal_clk LPD_LSBUS>, <&versal_clk GEM0_REF>, <&versal_clk GEM0_TX>, <&versal_clk GEM0_RX>, <&versal_clk GEM_TSU>;
+	power-domains = <&versal_firmware PM_DEV_GEM_0>;
+};
+
+&gem1 {
+	clocks = <&versal_clk LPD_LSBUS>, <&versal_clk GEM1_REF>, <&versal_clk GEM1_TX>, <&versal_clk GEM1_RX>, <&versal_clk GEM_TSU>;
+	power-domains = <&versal_firmware PM_DEV_GEM_1>;
+};
+
+&gpio0 {
+	clocks = <&versal_clk LPD_LSBUS>;
+	power-domains = <&versal_firmware PM_DEV_GPIO>;
+};
+
+&gpio1 {
+	clocks = <&versal_clk PMC_LSBUS_REF>;
+	power-domains = <&versal_firmware PM_DEV_GPIO_PMC>;
+};
+
+&i2c0 {
+	clocks = <&versal_clk I2C0_REF>;
+	power-domains = <&versal_firmware PM_DEV_I2C_0>;
+};
+
+&i2c1 {
+	clocks = <&versal_clk I2C1_REF>;
+	power-domains = <&versal_firmware PM_DEV_I2C_1>;
+};
+
+&lpd_dma_chan0 {
+	clocks = <&versal_clk ADMA>, <&versal_clk LPD_LSBUS>;
+	power-domains = <&versal_firmware PM_DEV_ADMA_0>;
+};
+
+&lpd_dma_chan1 {
+	clocks = <&versal_clk ADMA>, <&versal_clk LPD_LSBUS>;
+	power-domains = <&versal_firmware PM_DEV_ADMA_1>;
+};
+
+&lpd_dma_chan2 {
+	clocks = <&versal_clk ADMA>, <&versal_clk LPD_LSBUS>;
+	power-domains = <&versal_firmware PM_DEV_ADMA_2>;
+};
+
+&lpd_dma_chan3 {
+	clocks = <&versal_clk ADMA>, <&versal_clk LPD_LSBUS>;
+	power-domains = <&versal_firmware PM_DEV_ADMA_3>;
+};
+
+&lpd_dma_chan4 {
+	clocks = <&versal_clk ADMA>, <&versal_clk LPD_LSBUS>;
+	power-domains = <&versal_firmware PM_DEV_ADMA_4>;
+};
+
+&lpd_dma_chan5 {
+	clocks = <&versal_clk ADMA>, <&versal_clk LPD_LSBUS>;
+	power-domains = <&versal_firmware PM_DEV_ADMA_5>;
+};
+
+&lpd_dma_chan6 {
+	clocks = <&versal_clk ADMA>, <&versal_clk LPD_LSBUS>;
+	power-domains = <&versal_firmware PM_DEV_ADMA_6>;
+};
+
+&lpd_dma_chan7 {
+	clocks = <&versal_clk ADMA>, <&versal_clk LPD_LSBUS>;
+	power-domains = <&versal_firmware PM_DEV_ADMA_7>;
+};
+
+&qspi {
+	clocks = <&versal_clk QSPI_REF>, <&versal_clk LPD_LSBUS>;
+	power-domains = <&versal_firmware PM_DEV_QSPI>;
+};
+
+&ospi {
+	clocks = <&versal_clk OSPI_REF>, <&versal_clk LPD_LSBUS>;
+	power-domains = <&versal_firmware PM_DEV_OSPI>;
+};
+
+&rtc {
+	power-domains = <&versal_firmware PM_DEV_RTC>;
+};
+
+&serial0 {
+	clocks = <&versal_clk UART0_REF>, <&versal_clk LPD_LSBUS>;
+	power-domains = <&versal_firmware PM_DEV_UART_0>;
+};
+
+&serial1 {
+	clocks = <&versal_clk UART1_REF>, <&versal_clk LPD_LSBUS>;
+	power-domains = <&versal_firmware PM_DEV_UART_1>;
+};
+
+&sdhci0 {
+	clocks = <&versal_clk SDIO0_REF>, <&versal_clk LPD_LSBUS>;
+	power-domains = <&versal_firmware PM_DEV_SDIO_0>;
+};
+
+&sdhci1 {
+	clocks = <&versal_clk SDIO1_REF>, <&versal_clk LPD_LSBUS>;
+	power-domains = <&versal_firmware PM_DEV_SDIO_1>;
+};
+
+&spi0 {
+	clocks = <&versal_clk SPI0_REF>, <&versal_clk LPD_LSBUS>;
+	power-domains = <&versal_firmware PM_DEV_SPI_0>;
+};
+
+&spi1 {
+	clocks = <&versal_clk SPI1_REF>, <&versal_clk LPD_LSBUS>;
+	power-domains = <&versal_firmware PM_DEV_SPI_1>;
+};
+
+&ttc0 {
+	clocks = <&versal_clk TTC0>, <&versal_clk LPD_LSBUS>;
+	power-domains = <&versal_firmware PM_DEV_TTC_0>;
+};
+
+&ttc1 {
+	clocks = <&versal_clk TTC1>, <&versal_clk LPD_LSBUS>;
+	power-domains = <&versal_firmware PM_DEV_TTC_1>;
+};
+
+&ttc2 {
+	clocks = <&versal_clk TTC2>, <&versal_clk LPD_LSBUS>;
+	power-domains = <&versal_firmware PM_DEV_TTC_2>;
+};
+
+&ttc3 {
+	clocks = <&versal_clk TTC3>, <&versal_clk LPD_LSBUS>;
+	power-domains = <&versal_firmware PM_DEV_TTC_3>;
+};
+
+&usb0 {
+	clocks = <&versal_clk USB0_BUS_REF>, <&versal_clk USB3_DUAL_REF>;
+	power-domains = <&versal_firmware PM_DEV_USB_0>;
+};
+
+&watchdog {
+	clocks = <&versal_clk LPD_LSBUS>;
+	power-domains = <&versal_firmware PM_DEV_SWDT_FPD>;
+};
diff --git a/arch/arm64/boot/dts/xilinx/versal/versal-spp-pm.dtsi b/arch/arm64/boot/dts/xilinx/versal/versal-spp-pm.dtsi
new file mode 100644
index 000000000000..f80796a62926
--- /dev/null
+++ b/arch/arm64/boot/dts/xilinx/versal/versal-spp-pm.dtsi
@@ -0,0 +1,214 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * dts file for Xilinx Versal with PM
+ *
+ * (C) Copyright 2017 - 2019, Xilinx, Inc.
+ *
+ * Michal Simek <michal.simek@xilinx.com>
+ */
+
+/ {
+	alt_ref_clk: alt_ref_clk {
+		u-boot,dm-pre-reloc;
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <33333333>;
+	};
+
+	pl_alt_ref_clk: pl_alt_ref_clk {
+		u-boot,dm-pre-reloc;
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <33333333>;
+	};
+
+	ref_clk: ref_clk {
+		u-boot,dm-pre-reloc;
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <33333333>;
+	};
+
+	firmware {
+		versal_firmware: versal-firmware {
+			compatible = "xlnx,versal-firmware-wip";
+			u-boot,dm-pre-reloc;
+			method = "smc";
+			#power-domain-cells = <1>;
+
+			versal_clk: clock-controller {
+				u-boot,dm-pre-reloc;
+				#clock-cells = <1>;
+				compatible = "xlnx,versal-clk";
+				clocks = <&ref_clk>, <&alt_ref_clk>, <&pl_alt_ref_clk>;
+				clock-names = "ref_clk", "alt_ref_clk", "pl_alt_ref_clk";
+			};
+
+			zynqmp_power: zynqmp-power {
+				compatible = "xlnx,zynqmp-power";
+				interrupt-parent = <&gic>;
+				interrupts = <0 30 4>;
+				mboxes = <&ipi_mailbox_pmu1 0>,
+					 <&ipi_mailbox_pmu1 1>;
+				mbox-names = "tx", "rx";
+			};
+		};
+	};
+
+	zynqmp_ipi {
+		compatible = "xlnx,zynqmp-ipi-mailbox";
+		interrupt-parent = <&gic>;
+		interrupts = <0 30 4>;
+		xlnx,ipi-id = <2>;
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		ipi_mailbox_pmu1: mailbox@ff3f0440 {
+			reg = <0 0xff3f0440 0 0x20>,
+			      <0 0xff3f0460 0 0x20>,
+			      <0 0xff3f0280 0 0x20>,
+			      <0 0xff3f02a0 0 0x20>;
+			reg-names = "local_request_region", "local_response_region",
+				    "remote_request_region", "remote_response_region";
+			#mbox-cells = <1>;
+			xlnx,ipi-id = <1>;
+		};
+	};
+};
+
+&cpu0 {
+	clocks = <&versal_clk 77>;
+};
+
+&can0 {
+	clocks = <&versal_clk 96>, <&versal_clk 82>;
+	power-domains = <&versal_firmware 0x1822401f>;
+};
+
+&can1 {
+	clocks = <&versal_clk 97>, <&versal_clk 82>;
+	power-domains = <&versal_firmware 0x18224020>;
+};
+
+&gem0 {
+	clocks = <&versal_clk 82>, <&versal_clk 88>, <&versal_clk 49>, <&versal_clk 48>, <&versal_clk 43>;
+	power-domains = <&versal_firmware 0x18224019>;
+};
+
+&gem1 {
+	clocks = <&versal_clk 82>, <&versal_clk 89>, <&versal_clk 51>, <&versal_clk 50>, <&versal_clk 43>;
+	power-domains = <&versal_firmware 0x1822401a>;
+};
+
+&gpio0 {
+	clocks = <&versal_clk 82>;
+	power-domains = <&versal_firmware 0x18224023>;
+};
+
+&gpio1 {
+	clocks = <&versal_clk 61>;
+	power-domains = <&versal_firmware 0x18224023>;
+};
+
+&i2c0 {
+	clocks = <&versal_clk 98>;
+	power-domains = <&versal_firmware 0x1822401d>;
+};
+
+&i2c1 {
+	clocks = <&versal_clk 99>;
+	power-domains = <&versal_firmware 0x1822401e>;
+};
+
+&lpd_dma_chan0 {
+	clocks = <&versal_clk 81>, <&versal_clk 82>;
+	power-domains = <&versal_firmware 0x18224035>;
+};
+
+&lpd_dma_chan1 {
+	clocks = <&versal_clk 81>, <&versal_clk 82>;
+	power-domains = <&versal_firmware 0x18224036>;
+};
+
+&lpd_dma_chan2 {
+	clocks = <&versal_clk 81>, <&versal_clk 82>;
+	power-domains = <&versal_firmware 0x18224037>;
+};
+
+&lpd_dma_chan3 {
+	clocks = <&versal_clk 81>, <&versal_clk 82>;
+	power-domains = <&versal_firmware 0x18224038>;
+};
+
+&lpd_dma_chan4 {
+	clocks = <&versal_clk 81>, <&versal_clk 82>;
+	power-domains = <&versal_firmware 0x18224039>;
+};
+
+&lpd_dma_chan5 {
+	clocks = <&versal_clk 81>, <&versal_clk 82>;
+	power-domains = <&versal_firmware 0x1822403a>;
+};
+
+&lpd_dma_chan6 {
+	clocks = <&versal_clk 81>, <&versal_clk 82>;
+	power-domains = <&versal_firmware 0x1822403b>;
+};
+
+&lpd_dma_chan7 {
+	clocks = <&versal_clk 81>, <&versal_clk 82>;
+	power-domains = <&versal_firmware 0x1822403c>;
+};
+
+&qspi {
+	clocks = <&versal_clk 57>, <&versal_clk 82>;
+	power-domains = <&versal_firmware 0x1822402b>;
+};
+
+&ospi {
+	clocks = <&versal_clk 58>, <&versal_clk 82>;
+};
+
+&rtc {
+	power-domains = <&versal_firmware 0x18224034>;
+};
+
+&serial0 {
+	clocks = <&versal_clk 92>, <&versal_clk 82>;
+	power-domains = <&versal_firmware 0x18224021>;
+};
+
+&serial1 {
+	clocks = <&versal_clk 93>, <&versal_clk 82>;
+	power-domains = <&versal_firmware 0x18224022>;
+};
+
+&sdhci0 {
+	clocks = <&versal_clk 59>, <&versal_clk 82>;
+	power-domains = <&versal_firmware 0x1822402e>;
+};
+
+&sdhci1 {
+	clocks = <&versal_clk 60>, <&versal_clk 82>;
+	power-domains = <&versal_firmware 0x1822402f>;
+};
+
+&spi0 {
+	clocks = <&versal_clk 94>, <&versal_clk 82>;
+	power-domains = <&versal_firmware 0x1822401b>;
+};
+
+&spi1 {
+	clocks = <&versal_clk 95>, <&versal_clk 82>;
+	power-domains = <&versal_firmware 0x1822401c>;
+};
+
+&usb0 {
+	clocks = <&versal_clk 91>, <&versal_clk 104>;
+	power-domains = <&versal_firmware 0x18224018>;
+};
+
+&watchdog {
+	clocks = <&versal_clk 82>;
+};
diff --git a/arch/arm64/boot/dts/xilinx/versal/versal-vck190-reva-x-ebm-01-reva.dtsi b/arch/arm64/boot/dts/xilinx/versal/versal-vck190-reva-x-ebm-01-reva.dtsi
new file mode 100644
index 000000000000..cb6d03029add
--- /dev/null
+++ b/arch/arm64/boot/dts/xilinx/versal/versal-vck190-reva-x-ebm-01-reva.dtsi
@@ -0,0 +1,141 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * dts file for Xilinx Versal vck190 revA with X-EBM-01-revA module
+ *
+ * (C) Copyright 2019, Xilinx, Inc.
+ *
+ * Michal Simek <michal.simek@xilinx.com>
+ */
+
+/ {
+	compatible = "xlnx,versal-vck190-revA-x-ebm-01-revA",
+		     "xlnx,versal-vck190-revA", "xlnx,versal";
+	model = "Xilinx Versal vck190 Eval board revA (QSPI)";
+
+	chosen {
+		bootargs = "console=ttyAMA0 earlycon=pl011,mmio32,0xFF000000,115200n8 clk_ignore_unused";
+		stdout-path = "serial0:115200";
+	};
+
+	aliases {
+		serial0 = &serial0;
+		ethernet0 = &gem0;
+		ethernet1 = &gem1;
+		i2c0 = &i2c0;
+		i2c1 = &i2c1;
+		mmc0 = &sdhci1;
+		spi0 = &qspi;
+		usb0 = &usb0;
+		rtc0 = &rtc;
+	};
+};
+
+/* PMC_MIO 0 -12 - configuration header QSPI/OSPI/EMMC */
+/* FIXME PMC_MIO37 ZU4_TRIGGER/PMC_MIO37/38 PCIE */
+
+&can1 { /* MIO40-41 */
+	status = "okay";
+};
+
+&dcc {
+	status = "okay";
+};
+
+&rtc {
+	status = "okay";
+};
+
+&gpio0 {
+	status = "okay";
+};
+
+&gpio1 {
+	status = "okay";
+};
+
+&watchdog {
+	status = "okay";
+};
+
+&sdhci1 { /* PMC_MIO26-36/51 */
+	xlnx,mio_bank = <1>;
+	no-1-8-v;
+};
+
+&serial0 { /* PMC_MIO42/43 */
+	status = "okay";
+};
+
+&gem0 { /* PMC_MIO_48, LPD_MIO0-11/24/25 */
+	status = "okay";
+	phy-handle = <&phy1>; /* u128 */
+	phy-mode = "rgmii-id";
+	phy1: phy@1 {
+		reg = <1>;
+		ti,rx-internal-delay = <0xb>;
+		ti,tx-internal-delay = <0xa>;
+		ti,fifo-depth = <1>;
+		ti,dp83867-rxctrl-strap-quirk;
+	};
+	phy2: phy@2 {
+		reg = <2>;
+		ti,rx-internal-delay = <0xb>;
+		ti,tx-internal-delay = <0xa>;
+		ti,fifo-depth = <1>;
+		ti,dp83867-rxctrl-strap-quirk;
+	};
+};
+
+&gem1 { /* PMC_MIO_49, LPD_MIO12-23 */
+	status = "okay";
+	phy-handle = <&phy2>; /* u134 */
+	phy-mode = "rgmii-id";
+};
+
+&i2c0 { /* PMC_MIO46/47 */
+	status = "okay";
+	clock-frequency = <400000>;
+};
+
+&i2c1 { /* PMC_MIO44/45 */
+	status = "okay";
+	clock-frequency = <400000>;
+};
+
+&usb0 { /* PMC_MIO13_500 - PMC_MIO25 USB 2.0 */
+	status = "okay";
+	xlnx,usb-polarity = <0x0>;
+	xlnx,usb-reset-mode = <0x0>;
+};
+
+&dwc3_0 { /* USB 2.0 host */
+	status = "okay";
+	dr_mode = "host";
+	maximum-speed = "high-speed";
+	snps,dis_u2_susphy_quirk;
+	snps,dis_u3_susphy_quirk;
+	snps,usb3_lpm_capable;
+};
+
+&qspi {
+        status = "okay";
+        num-cs = <1>;
+        spi-tx-bus-width = <1>;
+        spi-rx-bus-width = <4>;
+        #address-cells = <1>;
+        #size-cells = <0>;
+        is-dual = <1>;
+        flash@0 {
+                #address-cells = <1>;
+                #size-cells = <1>;
+		compatible = "m25p80", "jedec,spi-nor"; /* 256MB */
+                reg = <0>;
+                spi-tx-bus-width = <1>;
+                spi-rx-bus-width = <4>;
+		spi-max-frequency = <150000000>;
+                partition@0 {
+                        label = "spi0-flash0";
+                        reg = <0x0 0x10000000>;
+                };
+        };
+};
diff --git a/arch/arm64/boot/dts/xilinx/versal/versal.dtsi b/arch/arm64/boot/dts/xilinx/versal/versal.dtsi
new file mode 100644
index 000000000000..348c6fbbcd62
--- /dev/null
+++ b/arch/arm64/boot/dts/xilinx/versal/versal.dtsi
@@ -0,0 +1,628 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * dts file for Xilinx Versal
+ *
+ * (C) Copyright 2017 - 2019, Xilinx, Inc.
+ *
+ * Michal Simek <michal.simek@xilinx.com>
+ */
+
+/ {
+	compatible = "xlnx,versal";
+	#address-cells = <2>;
+	#size-cells = <2>;
+	model = "Xilinx Versal";
+
+	cpus: cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		cpu0: cpu@0 {
+			compatible = "arm,cortex-a72", "arm,armv8";
+			device_type = "cpu";
+			enable-method = "psci";
+			operating-points-v2 = <&cpu_opp_table>;
+			reg = <0>;
+			cpu-idle-states = <&CPU_SLEEP_0>;
+		};
+
+		cpu1: cpu@1 {
+			compatible = "arm,cortex-a72", "arm,armv8";
+			device_type = "cpu";
+			enable-method = "psci";
+			operating-points-v2 = <&cpu_opp_table>;
+			reg = <1>;
+			cpu-idle-states = <&CPU_SLEEP_0>;
+		};
+
+		idle-states {
+			entry-method = "psci";
+
+			CPU_SLEEP_0: cpu-sleep-0 {
+				compatible = "arm,idle-state";
+				arm,psci-suspend-param = <0x40000000>;
+				local-timer-stop;
+				entry-latency-us = <300>;
+				exit-latency-us = <600>;
+				min-residency-us = <10000>;
+			};
+		};
+	};
+
+	cpu_opp_table: cpu_opp_table {
+		compatible = "operating-points-v2";
+		opp-shared;
+		opp00 {
+			opp-hz = /bits/ 64 <1199999988>;
+			opp-microvolt = <1000000>;
+			clock-latency-ns = <500000>;
+		};
+		opp01 {
+			opp-hz = /bits/ 64 <599999994>;
+			opp-microvolt = <1000000>;
+			clock-latency-ns = <500000>;
+		};
+		opp02 {
+			opp-hz = /bits/ 64 <399999996>;
+			opp-microvolt = <1000000>;
+			clock-latency-ns = <500000>;
+		};
+		opp03 {
+			opp-hz = /bits/ 64 <299999997>;
+			opp-microvolt = <1000000>;
+			clock-latency-ns = <500000>;
+		};
+	};
+
+	dcc: dcc {
+		compatible = "arm,dcc";
+		status = "disabled";
+		u-boot,dm-pre-reloc;
+	};
+
+	fpga: fpga {
+		compatible = "fpga-region";
+		fpga-mgr = <&versal_fpga>;
+		#address-cells = <2>;
+		#size-cells = <2>;
+	};
+
+	psci: psci {
+		compatible = "arm,psci-0.2";
+		method = "smc";
+	};
+
+	timer: timer {
+		compatible = "arm,armv8-timer";
+		interrupt-parent = <&gic>;
+		interrupts = <1 13 4>,
+			     <1 14 4>,
+			     <1 11 4>,
+			     <1 10 4>;
+	};
+
+	versal_fpga: versal_fpga {
+		compatible = "xlnx,versal-fpga";
+	};
+
+	amba_apu: amba_apu {
+		compatible = "simple-bus";
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		gic: interrupt-controller@f9000000 {
+			compatible = "arm,gic-v3";
+			#interrupt-cells = <3>;
+			#address-cells = <2>;
+			#size-cells = <2>;
+			ranges;
+			reg = <0 0xf9000000 0 0x80000>, /* GICD */
+			      <0 0xf9080000 0 0x80000>; /* GICR */
+			interrupt-controller;
+			interrupt-parent = <&gic>;
+			interrupts = <1 9 4>;
+
+			gic_its: gic-its@f9020000 {
+				compatible = "arm,gic-v3-its";
+				msi-controller;
+				msi-cells = <1>;
+				reg = <0 0xf9020000 0 0x20000>;
+			};
+		};
+	};
+
+	amba: amba {
+		compatible = "simple-bus";
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+		interrupt-parent = <&gic>;
+		u-boot,dm-pre-reloc;
+
+		apm: performance-monitor@f0920000 {
+			compatible = "xlnx,flexnoc-pm-2.7";
+			status = "disabled";
+			reg-names = "funnel", "baselpd", "basefpd";
+			reg = <0x0 0xf0920000 0x0 0x1000>,
+			      <0x0 0xf0980000 0x0 0x9000>,
+			      <0x0 0xf0b80000 0x0 0x9000>;
+		};
+
+		can0: can@ff060000 {
+			compatible = "xlnx,canfd-2.0";
+			status = "disabled";
+			reg = <0 0xff060000 0 0x6000>;
+			interrupts = <0 20 1>;
+			clock-names = "can_clk", "s_axi_aclk";
+			rx-fifo-depth = <0x40>;
+			tx-mailbox-count = <0x20>;
+		};
+
+		can1: can@ff070000 {
+			compatible = "xlnx,canfd-2.0";
+			status = "disabled";
+			reg = <0 0xff070000 0 0x6000>;
+			interrupts = <0 21 1>;
+			clock-names = "can_clk", "s_axi_aclk";
+			rx-fifo-depth = <0x40>;
+			tx-mailbox-count = <0x20>;
+		};
+
+		cci: cci@fd000000 {
+			compatible = "arm,cci-500";
+			status = "disabled";
+			reg = <0 0xfd000000 0 0x10000>;
+			ranges = <0 0 0xfd000000 0xa0000>;
+			#address-cells = <1>;
+			#size-cells = <1>;
+			cci_pmu: pmu@10000 {
+				compatible = "arm,cci-500-pmu,r0";
+				reg = <0x10000 0x90000>;
+				interrupts = <0 106 4>,
+					     <0 106 4>,
+					     <0 106 4>,
+					     <0 106 4>,
+					     <0 106 4>,
+					     <0 106 4>,
+					     <0 106 4>,
+					     <0 106 4>,
+					     <0 106 4>;
+			};
+		};
+
+		lpd_dma_chan0: dma@ffa80000 {
+			compatible = "xlnx,zynqmp-dma-1.0";
+			status = "disabled";
+			reg = <0 0xffa80000 0 0x1000>;
+			interrupts = <0 60 4>;
+			clock-names = "clk_main", "clk_apb";
+			#stream-id-cells = <1>;
+			/* iommus = <&smmu 0x210>; */
+			xlnx,bus-width = <64>;
+			/* dma-coherent; */
+		};
+
+		lpd_dma_chan1: dma@ffa90000 {
+			compatible = "xlnx,zynqmp-dma-1.0";
+			status = "disabled";
+			reg = <0 0xffa90000 0 0x1000>;
+			interrupts = <0 61 4>;
+			clock-names = "clk_main", "clk_apb";
+			#stream-id-cells = <1>;
+			/* iommus = <&smmu 0x212>; */
+			xlnx,bus-width = <64>;
+			/* dma-coherent; */
+		};
+
+		lpd_dma_chan2: dma@ffaa0000 {
+			compatible = "xlnx,zynqmp-dma-1.0";
+			status = "disabled";
+			reg = <0 0xffaa0000 0 0x1000>;
+			interrupts = <0 62 4>;
+			clock-names = "clk_main", "clk_apb";
+			#stream-id-cells = <1>;
+			/* iommus = <&smmu 0x214>; */
+			xlnx,bus-width = <64>;
+			/* dma-coherent; */
+		};
+
+
+		lpd_dma_chan3: dma@ffab0000 {
+			compatible = "xlnx,zynqmp-dma-1.0";
+			status = "disabled";
+			reg = <0 0xffab0000 0 0x1000>;
+			interrupts = <0 63 4>;
+			clock-names = "clk_main", "clk_apb";
+			#stream-id-cells = <1>;
+			/* iommus = <&smmu 0x216>; */
+			xlnx,bus-width = <64>;
+			/* dma-coherent; */
+		};
+
+		lpd_dma_chan4: dma@ffac0000 {
+			compatible = "xlnx,zynqmp-dma-1.0";
+			status = "disabled";
+			reg = <0 0xffac0000 0 0x1000>;
+			interrupts = <0 64 4>;
+			clock-names = "clk_main", "clk_apb";
+			#stream-id-cells = <1>;
+			/* iommus = <&smmu 0x218>; */
+			xlnx,bus-width = <64>;
+			/* dma-coherent; */
+		};
+
+		lpd_dma_chan5: dma@ffad0000 {
+			compatible = "xlnx,zynqmp-dma-1.0";
+			status = "disabled";
+			reg = <0 0xffad0000 0 0x1000>;
+			interrupts = <0 65 4>;
+			clock-names = "clk_main", "clk_apb";
+			#stream-id-cells = <1>;
+			/* iommus = <&smmu 0x21a>; */
+			xlnx,bus-width = <64>;
+			/* dma-coherent; */
+		};
+
+		lpd_dma_chan6: dma@ffae0000 {
+			compatible = "xlnx,zynqmp-dma-1.0";
+			status = "disabled";
+			reg = <0 0xffae0000 0 0x1000>;
+			interrupts = <0 66 4>;
+			clock-names = "clk_main", "clk_apb";
+			#stream-id-cells = <1>;
+			/* iommus = <&smmu 0x21c>; */
+			xlnx,bus-width = <64>;
+			/* dma-coherent; */
+		};
+
+		lpd_dma_chan7: dma@ffaf0000 {
+			compatible = "xlnx,zynqmp-dma-1.0";
+			status = "disabled";
+			reg = <0 0xffaf0000 0 0x1000>;
+			interrupts = <0 67 4>;
+			clock-names = "clk_main", "clk_apb";
+			#stream-id-cells = <1>;
+			/* iommus = <&smmu 0x21e>; */
+			xlnx,bus-width = <64>;
+			/* dma-coherent; */
+		};
+
+		gem0: ethernet@ff0c0000 {
+			compatible = "cdns,versal-gem";
+			status = "disabled";
+			reg = <0 0xff0c0000 0 0x1000>;
+			interrupts = <0 56 4>, <0 56 4>;
+			clock-names = "pclk", "hclk", "tx_clk", "rx_clk", "tsu_clk";
+			#stream-id-cells = <1>;
+			/* iommus = <&smmu 0x234>; */
+			/* dma-coherent; */
+			#address-cells = <1>;
+			#size-cells = <0>;
+		};
+
+		gem1: ethernet@ff0d0000 {
+			compatible = "cdns,versal-gem";
+			status = "disabled";
+			reg = <0 0xff0d0000 0 0x1000>;
+			interrupts = <0 58 4>, <0 58 4>;
+			clock-names = "pclk", "hclk", "tx_clk", "rx_clk", "tsu_clk";
+			#stream-id-cells = <1>;
+			/* iommus = <&smmu 0x235>; */
+			/* dma-coherent; */
+			#address-cells = <1>;
+			#size-cells = <0>;
+		};
+
+
+		gpio0: gpio@ff0b0000 {
+			compatible = "xlnx,versal-gpio-1.0";
+			status = "disabled";
+			reg = <0 0xff0b0000 0 0x1000>;
+			interrupts = <0 13 4>;
+			#gpio-cells = <2>;
+			gpio-controller;
+			#interrupt-cells = <2>;
+			interrupt-controller;
+		};
+
+		gpio1: gpio@f1020000 {
+			compatible = "xlnx,pmc-gpio-1.0";
+			status = "disabled";
+			reg = <0 0xf1020000 0 0x1000>;
+			interrupts = <0 122 4>;
+			#gpio-cells = <2>;
+			gpio-controller;
+			#interrupt-cells = <2>;
+			interrupt-controller;
+		};
+
+		i2c0: i2c@ff020000 {
+			compatible = "cdns,i2c-r1p14", "cdns,i2c-r1p10";
+			status = "disabled";
+			reg = <0 0xff020000 0 0x1000>;
+			interrupts = <0 14 4>;
+			clock-frequency = <400000>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+		};
+
+		i2c1: i2c@ff030000 {
+			compatible = "cdns,i2c-r1p14", "cdns,i2c-r1p10";
+			status = "disabled";
+			reg = <0 0xff030000 0 0x1000>;
+			interrupts = <0 15 4>;
+			clock-frequency = <400000>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+		};
+
+		mc0: memory-controller@f6150000	{
+			compatible = "xlnx,versal-ddrmc-edac";
+			status = "disabled";
+			reg = <0x0 0xf6150000 0x0 0x2000>, <0x0 0xf6070000 0x0 0x20000>;
+			reg-names = "ddrmc_base", "ddrmc_noc_base";
+			interrupt-parent = <&gic>;
+			interrupts = <0 147 4>;
+			xlnx,mc-id = <0>;
+		};
+
+		mc1: memory-controller@f62c0000 {
+			compatible = "xlnx,versal-ddrmc-edac";
+			status = "disabled";
+			reg = <0x0 0xf62c0000 0x0 0x2000>, <0x0 0xf6210000 0x0 0x20000>;
+			reg-names = "ddrmc_base", "ddrmc_noc_base";
+			interrupt-parent = <&gic>;
+			interrupts = <0 147 4>;
+			xlnx,mc-id = <1>;
+		};
+
+		mc2: memory-controller@f6430000 {
+			compatible = "xlnx,versal-ddrmc-edac";
+			status = "disabled";
+			reg = <0x0 0xf6430000 0x0 0x2000>, <0x0 0xf6380000 0x0 0x20000>;
+			reg-names = "ddrmc_base", "ddrmc_noc_base";
+			interrupt-parent = <&gic>;
+			interrupts = <0 147 4>;
+			xlnx,mc-id = <2>;
+		};
+
+		mc3: memory-controller@f65a0000 {
+			compatible = "xlnx,versal-ddrmc-edac";
+			status = "disabled";
+			reg = <0x0 0xf65a0000 0x0 0x2000>, <0x0 0xf64f0000 0x0 0x20000>;
+			reg-names = "ddrmc_base", "ddrmc_noc_base";
+			interrupt-parent = <&gic>;
+			interrupts = <0 147 4>;
+			xlnx,mc-id = <3>;
+		};
+
+		rtc: rtc@f12a0000 {
+			compatible = "xlnx,zynqmp-rtc";
+			status = "disabled";
+			reg = <0 0xf12a0000 0 0x100>;
+			interrupt-names = "alarm", "sec";
+			interrupts = <0 142 4>, <0 143 4>;
+			calibration = <0x8000>;
+		};
+
+		sdhci0: sdhci@f1040000 {
+			compatible = "xlnx,versal-8.9a", "arasan,sdhci-8.9a";
+			status = "disabled";
+			reg = <0 0xf1040000 0 0x10000>;
+			interrupts = <0 126 4>, <0 126 4>;
+			clock-names = "clk_xin", "clk_ahb";
+			xlnx,device_id = <0>;
+			#stream-id-cells = <1>;
+			#clock-cells = <1>;
+			clock-output-names = "clk_out_sd0", "clk_in_sd0";
+			/* iommus = <&smmu 0x242>; */
+			/* dma-coherent; */
+		};
+
+		sdhci1: sdhci@f1050000 {
+			compatible = "xlnx,versal-8.9a", "arasan,sdhci-8.9a";
+			status = "disabled";
+			reg = <0 0xf1050000 0 0x10000>;
+			interrupts = <0 128 4>, <0 128 4>;
+			clock-names = "clk_xin", "clk_ahb";
+			xlnx,device_id = <1>;
+			#stream-id-cells = <1>;
+			#clock-cells = <1>;
+			clock-output-names = "clk_out_sd1", "clk_in_sd1";
+			/* iommus = <&smmu 0x243>; */
+			/* dma-coherent; */
+		};
+
+		serial0: serial@ff000000 {
+			compatible = "arm,pl011", "arm,sbsa-uart";
+			status = "disabled";
+			reg = <0 0xff000000 0 0x1000>;
+			interrupts = <0 18 4>;
+			clock-names = "uart_clk", "apb_clk";
+			current-speed = <115200>;
+			u-boot,dm-pre-reloc;
+		};
+
+		serial1: serial@ff010000 {
+			compatible = "arm,pl011", "arm,sbsa-uart";
+			status = "disabled";
+			reg = <0 0xff010000 0 0x1000>;
+			interrupts = <0 19 4>;
+			clock-names = "uart_clk", "apb_clk";
+			current-speed = <115200>;
+			u-boot,dm-pre-reloc;
+		};
+
+		smmu: smmu@fd800000 {
+			compatible = "arm,mmu-500";
+			status = "disabled";
+			reg = <0 0xfd800000 0 0x40000>;
+			stream-match-mask = <0x7c00>;
+			#iommu-cells = <1>;
+			#global-interrupts = <1>;
+			interrupts = <0 107 4>,
+				     <0 107 4>, <0 107 4>, <0 107 4>, <0 107 4>,
+				     <0 107 4>, <0 107 4>, <0 107 4>, <0 107 4>,
+				     <0 107 4>, <0 107 4>, <0 107 4>, <0 107 4>,
+				     <0 107 4>, <0 107 4>, <0 107 4>, <0 107 4>,
+				     <0 107 4>, <0 107 4>, <0 107 4>, <0 107 4>,
+				     <0 107 4>, <0 107 4>, <0 107 4>, <0 107 4>,
+				     <0 107 4>, <0 107 4>, <0 107 4>, <0 107 4>,
+				     <0 107 4>, <0 107 4>, <0 107 4>, <0 107 4>;
+		};
+
+		ospi: spi@f1010000 {
+			compatible = "xlnx,versal-ospi-1.0", "cadence,qspi", "cdns,qspi-nor";
+			status = "disabled";
+			reg = <0 0xf1010000 0 0x10000 0 0xc0000000 0 0x20000000>;
+			interrupts = <0 124 4>, <0 124 4>;
+			clock-names = "ref_clk", "pclk";
+			cdns,fifo-depth = <256>;
+			cdns,fifo-width = <4>;
+			cdns,is-dma = <1>;
+			cdns,is-stig-pgm = <1>;
+			cdns,trigger-address = <0xC0000000>;
+			#stream-id-cells = <1>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+		};
+
+		qspi: spi@f1030000 {
+			compatible = "xlnx,versal-qspi-1.0";
+			status = "disabled";
+			reg = <0 0xf1030000 0 0x1000>;
+			interrupts = <0 125 4>, <0 125 4>;
+			clock-names = "ref_clk", "pclk";
+			#stream-id-cells = <1>;
+			/* iommus = <&smmu 0x244>; */
+			/* dma-coherent; */
+			#address-cells = <1>;
+			#size-cells = <0>;
+		};
+
+
+		spi0: spi@ff040000 {
+			compatible = "cdns,spi-r1p6";
+			status = "disabled";
+			reg = <0 0xff040000 0 0x1000>;
+			interrupts = <0 16 4>;
+			clock-names = "ref_clk", "pclk";
+			#address-cells = <1>;
+			#size-cells = <0>;
+		};
+
+		spi1: spi@ff050000 {
+			compatible = "cdns,spi-r1p6";
+			status = "disabled";
+			reg = <0 0xff050000 0 0x1000>;
+			interrupts = <0 17 4>;
+			clock-names = "ref_clk", "pclk";
+			#address-cells = <1>;
+			#size-cells = <0>;
+		};
+
+		sysmon: sysmon@f1270000 {
+			compatible = "xlnx,versal-sysmon";
+			reg = <0x0 0xf1270000 0x0 0x4000>;
+			interrupts = <0 144 4>;
+			xlnx,numchannels = /bits/8 <0>;
+		};
+
+		ttc0: timer@ff0e0000 {
+			compatible = "cdns,ttc";
+			status = "disabled";
+			interrupts = <0 37 4>, <0 38 4>, <0 39 4>;
+			reg = <0x0 0xff0e0000 0x0 0x1000>;
+			timer-width = <32>;
+		};
+
+		ttc1: timer@ff0f0000 {
+			compatible = "cdns,ttc";
+			status = "disabled";
+			interrupts = <0 40 4>, <0 41 4>, <0 42 4>;
+			reg = <0x0 0xff0f0000 0x0 0x1000>;
+			timer-width = <32>;
+		};
+
+		ttc2: timer@ff100000 {
+			compatible = "cdns,ttc";
+			status = "disabled";
+			interrupts = <0 43 4>, <0 44 4>, <0 45 4>;
+			reg = <0x0 0xff100000 0x0 0x1000>;
+			timer-width = <32>;
+		};
+
+		ttc3: timer@ff110000 {
+			compatible = "cdns,ttc";
+			status = "disabled";
+			interrupts = <0 46 4>, <0 47 4>, <0 48 4>;
+			reg = <0x0 0xff110000 0x0 0x1000>;
+			timer-width = <32>;
+		};
+
+		usb0: usb@ff9d0000 {
+			compatible = "xlnx,versal-dwc3";
+			status = "disabled";
+			reg = <0 0xff9d0000 0 0x100>;
+			clock-names = "bus_clk", "ref_clk";
+			ranges;
+			#address-cells = <2>;
+			#size-cells = <2>;
+
+			dwc3_0: dwc3@fe200000 {
+				compatible = "snps,dwc3";
+				status = "disabled";
+				reg = <0 0xfe200000 0 0x10000>;
+				interrupt-names = "dwc_usb3", "otg", "usb-wakeup";
+				interrupts = <0 0x16 4>, <0 0x1A 4>, <0x0 0x4a 0x4>;
+				#stream-id-cells = <1>;
+				/* iommus = <&smmu 0x230>; */
+				snps,dis_u2_susphy_quirk;
+				snps,dis_u3_susphy_quirk;
+				snps,quirk-frame-length-adjustment = <0x20>;
+				snps,refclk_fladj;
+				snps,mask_phy_reset;
+				/* dma-coherent; */
+			};
+		};
+
+		cpm_pciea: pci@fca10000 {
+			#address-cells = <3>;
+			#interrupt-cells = <1>;
+			#size-cells = <2>;
+			compatible = "xlnx,versal-cpm-host-1.00";
+			status = "disabled";
+			interrupt-map = <0 0 0 1 &pcie_intc_0 1>,
+					<0 0 0 2 &pcie_intc_0 2>,
+					<0 0 0 3 &pcie_intc_0 3>,
+					<0 0 0 4 &pcie_intc_0 4>;
+			interrupt-map-mask = <0 0 0 7>;
+			interrupt-parent = <&gic>;
+			interrupt-names = "misc";
+			interrupts = <0 72 4>;
+			ranges = <0x02000000 0x00000000 0xe0000000 0x0 0xe0000000 0x00000000 0x10000000>,
+				 <0x43000000 0x00000080 0x00000000 0x00000080 0x00000000 0x00000000 0x80000000>;
+			msi-map = <0x0 &gic_its 0x0 0x10000>;
+			reg = <0x0 0xfca10000 0x0 0x1000>,
+			      <0x6 0x00000000 0x0 0x1000000>;
+			reg-names = "cpm_slcr", "cfg";
+			pcie_intc_0: pci-interrupt-controller {
+				#address-cells = <0>;
+				#interrupt-cells = <1>;
+				interrupt-controller ;
+			};
+		};
+
+		watchdog: watchdog@fd4d0000 {
+			compatible = "xlnx,versal-wwdt-1.0";
+			status = "disabled";
+			reg = <0 0xfd4d0000 0 0x10000>;
+			interrupt-names = "wdt", "wwdt_reset_pending";
+			interrupts = <0 0x64 1>, <0 0x6D 1>;
+			timeout-sec = <30>;
+			pretimeout-sec = <25>;
+		};
+	};
+
+};
-- 
2.31.1

