<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="ila_uart_synth_1" LaunchDir="/home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/ila_uart_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mig_7series_1_synth_1" LaunchDir="/home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/mig_7series_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="clk_wiz_0_synth_1" LaunchDir="/home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/clk_wiz_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_4" LaunchDir="/home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/synth_4" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="ila_uart_synth_1"/>
		<Parent Id="mig_7series_1_synth_1"/>
		<Parent Id="clk_wiz_0_synth_1"/>
	</Run>
	<Run Id="impl_5" LaunchDir="/home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_5" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_4"/>
		<Parent Id="ila_uart_synth_1"/>
		<Parent Id="mig_7series_1_synth_1"/>
		<Parent Id="clk_wiz_0_synth_1"/>
	</Run>
</Runs>

