Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 29 16:02:46 2018
| Host         : asus running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------+-------------------------------+------------------+----------------+
|     Clock Signal     |   Enable Signal   |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------+-------------------+-------------------------------+------------------+----------------+
|  clk_IBUF_BUFG       |                   |                               |                1 |              4 |
|  clk_wiz_0_inst/Q[0] |                   | rst_IBUF                      |                2 |              4 |
|  clk_wiz_0_inst/Q[0] |                   | vga_inst/pixel_cnt[9]_i_1_n_0 |                3 |             20 |
|  clk_wiz_0_inst/Q[0] | vga_inst/line_cnt | vga_inst/line_cnt[9]_i_1_n_0  |                4 |             20 |
+----------------------+-------------------+-------------------------------+------------------+----------------+


