{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653235129325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653235129326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 23:58:49 2022 " "Processing started: Sun May 22 23:58:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653235129326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235129326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Game -c Game " "Command: quartus_map --read_settings_files=on --write_settings_files=off Game -c Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235129326 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653235129697 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653235129697 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_Elf X_Elf Game.v(51) " "Verilog HDL Declaration information at Game.v(51): object \"x_Elf\" differs only in case from object \"X_Elf\" in the same scope" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653235135574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_Elf Y_Elf Game.v(51) " "Verilog HDL Declaration information at Game.v(51): object \"y_Elf\" differs only in case from object \"Y_Elf\" in the same scope" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653235135574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_Boss X_Boss Game.v(51) " "Verilog HDL Declaration information at Game.v(51): object \"x_Boss\" differs only in case from object \"X_Boss\" in the same scope" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653235135574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_Boss Y_Boss Game.v(51) " "Verilog HDL Declaration information at Game.v(51): object \"y_Boss\" differs only in case from object \"Y_Boss\" in the same scope" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653235135574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_Cus X_Cus Game.v(51) " "Verilog HDL Declaration information at Game.v(51): object \"x_Cus\" differs only in case from object \"X_Cus\" in the same scope" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653235135574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.v 1 1 " "Found 1 design units, including 1 entities, in source file game.v" { { "Info" "ISGN_ENTITY_NAME" "1 Game " "Found entity 1: Game" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653235135575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135575 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Game " "Elaborating entity \"Game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653235135603 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Game.v(17) " "Verilog HDL assignment warning at Game.v(17): truncated value with size 32 to match size of target (28)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653235135604 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(35) " "Verilog HDL assignment warning at Game.v(35): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653235135605 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(38) " "Verilog HDL assignment warning at Game.v(38): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653235135605 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(58) " "Verilog HDL assignment warning at Game.v(58): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653235135605 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(59) " "Verilog HDL assignment warning at Game.v(59): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653235135605 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(63) " "Verilog HDL assignment warning at Game.v(63): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653235135606 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(64) " "Verilog HDL assignment warning at Game.v(64): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653235135606 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(69) " "Verilog HDL assignment warning at Game.v(69): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653235135606 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(70) " "Verilog HDL assignment warning at Game.v(70): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653235135607 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Elf Game.v(57) " "Verilog HDL Always Construct warning at Game.v(57): inferring latch(es) for variable \"X_Elf\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653235135609 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Elf Game.v(57) " "Verilog HDL Always Construct warning at Game.v(57): inferring latch(es) for variable \"Y_Elf\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653235135609 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Boss Game.v(57) " "Verilog HDL Always Construct warning at Game.v(57): inferring latch(es) for variable \"X_Boss\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653235135609 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Boss Game.v(57) " "Verilog HDL Always Construct warning at Game.v(57): inferring latch(es) for variable \"Y_Boss\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653235135609 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z_Boss Game.v(57) " "Verilog HDL Always Construct warning at Game.v(57): inferring latch(es) for variable \"Z_Boss\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653235135610 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Cus Game.v(57) " "Verilog HDL Always Construct warning at Game.v(57): inferring latch(es) for variable \"X_Cus\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653235135610 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[0\] Game.v(85) " "Inferred latch for \"X_Cus\[0\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135617 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[1\] Game.v(85) " "Inferred latch for \"X_Cus\[1\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135617 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[2\] Game.v(85) " "Inferred latch for \"X_Cus\[2\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135617 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[3\] Game.v(85) " "Inferred latch for \"X_Cus\[3\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135617 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[4\] Game.v(85) " "Inferred latch for \"X_Cus\[4\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135617 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[5\] Game.v(85) " "Inferred latch for \"X_Cus\[5\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135617 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[6\] Game.v(85) " "Inferred latch for \"X_Cus\[6\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135617 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[7\] Game.v(85) " "Inferred latch for \"X_Cus\[7\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135617 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[8\] Game.v(85) " "Inferred latch for \"X_Cus\[8\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135617 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[9\] Game.v(85) " "Inferred latch for \"X_Cus\[9\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135617 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[10\] Game.v(85) " "Inferred latch for \"X_Cus\[10\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135617 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[11\] Game.v(85) " "Inferred latch for \"X_Cus\[11\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135617 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[12\] Game.v(85) " "Inferred latch for \"X_Cus\[12\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135617 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[13\] Game.v(85) " "Inferred latch for \"X_Cus\[13\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135617 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[14\] Game.v(85) " "Inferred latch for \"X_Cus\[14\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135617 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[15\] Game.v(85) " "Inferred latch for \"X_Cus\[15\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135617 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[0\] Game.v(80) " "Inferred latch for \"Z_Boss\[0\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135618 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[1\] Game.v(80) " "Inferred latch for \"Z_Boss\[1\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135618 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[2\] Game.v(80) " "Inferred latch for \"Z_Boss\[2\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135618 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[3\] Game.v(80) " "Inferred latch for \"Z_Boss\[3\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135618 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[4\] Game.v(80) " "Inferred latch for \"Z_Boss\[4\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135618 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[5\] Game.v(80) " "Inferred latch for \"Z_Boss\[5\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135618 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[6\] Game.v(80) " "Inferred latch for \"Z_Boss\[6\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135618 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[7\] Game.v(80) " "Inferred latch for \"Z_Boss\[7\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135618 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[8\] Game.v(80) " "Inferred latch for \"Z_Boss\[8\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135618 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[9\] Game.v(80) " "Inferred latch for \"Z_Boss\[9\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135618 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[10\] Game.v(80) " "Inferred latch for \"Z_Boss\[10\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135618 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[11\] Game.v(80) " "Inferred latch for \"Z_Boss\[11\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135618 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[12\] Game.v(80) " "Inferred latch for \"Z_Boss\[12\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135618 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[13\] Game.v(80) " "Inferred latch for \"Z_Boss\[13\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135618 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[14\] Game.v(80) " "Inferred latch for \"Z_Boss\[14\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135618 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[15\] Game.v(80) " "Inferred latch for \"Z_Boss\[15\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135618 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[0\] Game.v(80) " "Inferred latch for \"Y_Boss\[0\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135618 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[1\] Game.v(80) " "Inferred latch for \"Y_Boss\[1\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135618 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[2\] Game.v(80) " "Inferred latch for \"Y_Boss\[2\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135618 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[3\] Game.v(80) " "Inferred latch for \"Y_Boss\[3\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135618 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[4\] Game.v(80) " "Inferred latch for \"Y_Boss\[4\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135618 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[5\] Game.v(80) " "Inferred latch for \"Y_Boss\[5\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135618 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[6\] Game.v(80) " "Inferred latch for \"Y_Boss\[6\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135619 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[7\] Game.v(80) " "Inferred latch for \"Y_Boss\[7\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135619 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[8\] Game.v(80) " "Inferred latch for \"Y_Boss\[8\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135619 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[9\] Game.v(80) " "Inferred latch for \"Y_Boss\[9\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135619 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[10\] Game.v(80) " "Inferred latch for \"Y_Boss\[10\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135619 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[11\] Game.v(80) " "Inferred latch for \"Y_Boss\[11\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135619 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[12\] Game.v(80) " "Inferred latch for \"Y_Boss\[12\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135619 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[0\] Game.v(80) " "Inferred latch for \"X_Boss\[0\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135619 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[1\] Game.v(80) " "Inferred latch for \"X_Boss\[1\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135619 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[2\] Game.v(80) " "Inferred latch for \"X_Boss\[2\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135619 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[3\] Game.v(80) " "Inferred latch for \"X_Boss\[3\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135619 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[4\] Game.v(80) " "Inferred latch for \"X_Boss\[4\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135619 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[5\] Game.v(80) " "Inferred latch for \"X_Boss\[5\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135619 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[6\] Game.v(80) " "Inferred latch for \"X_Boss\[6\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135619 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[7\] Game.v(80) " "Inferred latch for \"X_Boss\[7\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135619 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[8\] Game.v(80) " "Inferred latch for \"X_Boss\[8\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135619 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[9\] Game.v(80) " "Inferred latch for \"X_Boss\[9\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135619 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[10\] Game.v(80) " "Inferred latch for \"X_Boss\[10\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135619 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[11\] Game.v(80) " "Inferred latch for \"X_Boss\[11\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135619 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[12\] Game.v(80) " "Inferred latch for \"X_Boss\[12\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135619 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[0\] Game.v(76) " "Inferred latch for \"Y_Elf\[0\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135619 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[1\] Game.v(76) " "Inferred latch for \"Y_Elf\[1\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135620 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[2\] Game.v(76) " "Inferred latch for \"Y_Elf\[2\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135620 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[3\] Game.v(76) " "Inferred latch for \"Y_Elf\[3\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135620 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[4\] Game.v(76) " "Inferred latch for \"Y_Elf\[4\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135620 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[5\] Game.v(76) " "Inferred latch for \"Y_Elf\[5\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135620 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[6\] Game.v(76) " "Inferred latch for \"Y_Elf\[6\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135620 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[7\] Game.v(76) " "Inferred latch for \"Y_Elf\[7\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135620 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[8\] Game.v(76) " "Inferred latch for \"Y_Elf\[8\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135620 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[9\] Game.v(76) " "Inferred latch for \"Y_Elf\[9\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135620 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[10\] Game.v(76) " "Inferred latch for \"Y_Elf\[10\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135620 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[11\] Game.v(76) " "Inferred latch for \"Y_Elf\[11\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135620 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[0\] Game.v(76) " "Inferred latch for \"X_Elf\[0\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135620 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[1\] Game.v(76) " "Inferred latch for \"X_Elf\[1\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135620 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[2\] Game.v(76) " "Inferred latch for \"X_Elf\[2\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135620 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[3\] Game.v(76) " "Inferred latch for \"X_Elf\[3\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135620 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[4\] Game.v(76) " "Inferred latch for \"X_Elf\[4\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135620 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[5\] Game.v(76) " "Inferred latch for \"X_Elf\[5\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135620 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[6\] Game.v(76) " "Inferred latch for \"X_Elf\[6\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135620 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[7\] Game.v(76) " "Inferred latch for \"X_Elf\[7\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135620 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[8\] Game.v(76) " "Inferred latch for \"X_Elf\[8\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135620 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[9\] Game.v(76) " "Inferred latch for \"X_Elf\[9\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135620 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[10\] Game.v(76) " "Inferred latch for \"X_Elf\[10\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135620 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[11\] Game.v(76) " "Inferred latch for \"X_Elf\[11\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135620 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Cus\[0\] Game.v(57) " "Inferred latch for \"y_Cus\[0\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135620 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Cus\[1\] Game.v(57) " "Inferred latch for \"y_Cus\[1\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135621 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Cus\[2\] Game.v(57) " "Inferred latch for \"y_Cus\[2\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135621 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Cus\[3\] Game.v(57) " "Inferred latch for \"y_Cus\[3\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135621 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Cus\[4\] Game.v(57) " "Inferred latch for \"y_Cus\[4\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135621 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Cus\[5\] Game.v(57) " "Inferred latch for \"y_Cus\[5\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135621 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Cus\[6\] Game.v(57) " "Inferred latch for \"y_Cus\[6\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135621 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Cus\[7\] Game.v(57) " "Inferred latch for \"y_Cus\[7\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135621 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Cus\[8\] Game.v(57) " "Inferred latch for \"y_Cus\[8\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135621 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Cus\[9\] Game.v(57) " "Inferred latch for \"y_Cus\[9\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135621 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Cus\[0\] Game.v(57) " "Inferred latch for \"x_Cus\[0\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135621 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Cus\[1\] Game.v(57) " "Inferred latch for \"x_Cus\[1\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135621 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Cus\[2\] Game.v(57) " "Inferred latch for \"x_Cus\[2\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135621 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Cus\[3\] Game.v(57) " "Inferred latch for \"x_Cus\[3\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135621 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Cus\[4\] Game.v(57) " "Inferred latch for \"x_Cus\[4\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135621 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Cus\[5\] Game.v(57) " "Inferred latch for \"x_Cus\[5\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135621 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Cus\[6\] Game.v(57) " "Inferred latch for \"x_Cus\[6\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135621 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Cus\[7\] Game.v(57) " "Inferred latch for \"x_Cus\[7\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135621 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Cus\[8\] Game.v(57) " "Inferred latch for \"x_Cus\[8\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135621 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Cus\[9\] Game.v(57) " "Inferred latch for \"x_Cus\[9\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135621 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[0\] Game.v(57) " "Inferred latch for \"y_Boss\[0\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135622 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[1\] Game.v(57) " "Inferred latch for \"y_Boss\[1\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135622 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[2\] Game.v(57) " "Inferred latch for \"y_Boss\[2\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135622 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[3\] Game.v(57) " "Inferred latch for \"y_Boss\[3\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135622 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[4\] Game.v(57) " "Inferred latch for \"y_Boss\[4\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135622 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[5\] Game.v(57) " "Inferred latch for \"y_Boss\[5\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135622 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[6\] Game.v(57) " "Inferred latch for \"y_Boss\[6\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135622 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[7\] Game.v(57) " "Inferred latch for \"y_Boss\[7\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135622 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[8\] Game.v(57) " "Inferred latch for \"y_Boss\[8\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135622 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[9\] Game.v(57) " "Inferred latch for \"y_Boss\[9\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135622 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[0\] Game.v(57) " "Inferred latch for \"x_Boss\[0\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135622 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[1\] Game.v(57) " "Inferred latch for \"x_Boss\[1\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135622 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[2\] Game.v(57) " "Inferred latch for \"x_Boss\[2\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135622 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[3\] Game.v(57) " "Inferred latch for \"x_Boss\[3\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135622 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[4\] Game.v(57) " "Inferred latch for \"x_Boss\[4\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135622 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[5\] Game.v(57) " "Inferred latch for \"x_Boss\[5\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135622 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[6\] Game.v(57) " "Inferred latch for \"x_Boss\[6\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135622 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[7\] Game.v(57) " "Inferred latch for \"x_Boss\[7\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135622 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[8\] Game.v(57) " "Inferred latch for \"x_Boss\[8\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135622 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[9\] Game.v(57) " "Inferred latch for \"x_Boss\[9\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135622 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[0\] Game.v(57) " "Inferred latch for \"y_Elf\[0\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135622 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[1\] Game.v(57) " "Inferred latch for \"y_Elf\[1\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135623 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[2\] Game.v(57) " "Inferred latch for \"y_Elf\[2\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135623 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[3\] Game.v(57) " "Inferred latch for \"y_Elf\[3\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135623 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[4\] Game.v(57) " "Inferred latch for \"y_Elf\[4\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135623 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[5\] Game.v(57) " "Inferred latch for \"y_Elf\[5\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135623 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[6\] Game.v(57) " "Inferred latch for \"y_Elf\[6\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135623 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[7\] Game.v(57) " "Inferred latch for \"y_Elf\[7\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135623 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[8\] Game.v(57) " "Inferred latch for \"y_Elf\[8\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135623 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[9\] Game.v(57) " "Inferred latch for \"y_Elf\[9\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135623 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[0\] Game.v(57) " "Inferred latch for \"x_Elf\[0\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135623 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[1\] Game.v(57) " "Inferred latch for \"x_Elf\[1\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135623 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[2\] Game.v(57) " "Inferred latch for \"x_Elf\[2\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135623 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[3\] Game.v(57) " "Inferred latch for \"x_Elf\[3\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135623 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[4\] Game.v(57) " "Inferred latch for \"x_Elf\[4\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135623 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[5\] Game.v(57) " "Inferred latch for \"x_Elf\[5\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135623 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[6\] Game.v(57) " "Inferred latch for \"x_Elf\[6\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135623 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[7\] Game.v(57) " "Inferred latch for \"x_Elf\[7\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135623 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[8\] Game.v(57) " "Inferred latch for \"x_Elf\[8\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135623 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[9\] Game.v(57) " "Inferred latch for \"x_Elf\[9\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135623 "|Game"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Game.v" "Div0" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653235135926 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "Game.v" "Div5" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653235135926 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "Game.v" "Div2" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653235135926 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "Game.v" "Div4" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653235135926 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1653235135926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653235135960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653235135960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653235135960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653235135960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653235135960 ""}  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653235135960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "C:/FPGA/0516_Hw/Hw/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653235135997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235135997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/FPGA/0516_Hw/Hw/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653235136008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235136008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/FPGA/0516_Hw/Hw/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653235136036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235136036 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653235136399 "|Game|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653235136399 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653235136472 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/0516_Hw/Hw/output_files/Game.map.smsg " "Generated suppressed messages file C:/FPGA/0516_Hw/Hw/output_files/Game.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235136766 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653235136844 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653235136844 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "607 " "Implemented 607 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653235136886 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653235136886 ""} { "Info" "ICUT_CUT_TM_LCELLS" "577 " "Implemented 577 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653235136886 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653235136886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653235136899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 23:58:56 2022 " "Processing ended: Sun May 22 23:58:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653235136899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653235136899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653235136899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235136899 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1653235138173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653235138174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 23:58:57 2022 " "Processing started: Sun May 22 23:58:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653235138174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1653235138174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Game -c Game " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Game -c Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1653235138174 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1653235138265 ""}
{ "Info" "0" "" "Project  = Game" {  } {  } 0 0 "Project  = Game" 0 0 "Fitter" 0 0 1653235138266 ""}
{ "Info" "0" "" "Revision = Game" {  } {  } 0 0 "Revision = Game" 0 0 "Fitter" 0 0 1653235138266 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1653235138377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1653235138378 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Game 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Game\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653235138385 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653235138422 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653235138422 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653235138775 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1653235138793 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1653235138897 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1653235148056 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Clk_50MHz~inputCLKENA0 28 global CLKCTRL_G6 " "Clk_50MHz~inputCLKENA0 with 28 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1653235148142 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1653235148142 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653235148142 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1653235148148 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653235148148 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653235148149 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1653235148149 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1653235148149 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1653235148150 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "54 " "The Timing Analyzer is analyzing 54 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1653235148758 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Game.sdc " "Synopsys Design Constraints File file not found: 'Game.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1653235148758 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653235148759 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1653235148763 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1653235148763 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1653235148764 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1653235148799 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1653235148800 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653235148800 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653235148844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653235152334 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1653235152545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653235158114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653235165143 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653235166740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653235166740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653235167750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "C:/FPGA/0516_Hw/Hw/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1653235171511 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653235171511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1653235174092 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653235174092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653235174095 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.31 " "Total time spent on timing analysis during the Fitter is 1.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1653235175538 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653235175575 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653235175957 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653235175958 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653235176334 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653235178685 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/0516_Hw/Hw/output_files/Game.fit.smsg " "Generated suppressed messages file C:/FPGA/0516_Hw/Hw/output_files/Game.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1653235178974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6765 " "Peak virtual memory: 6765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653235179404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 23:59:39 2022 " "Processing ended: Sun May 22 23:59:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653235179404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653235179404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653235179404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653235179404 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1653235180454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653235180454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 23:59:40 2022 " "Processing started: Sun May 22 23:59:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653235180454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1653235180454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Game -c Game " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Game -c Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1653235180455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1653235181078 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1653235185790 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653235186141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 23:59:46 2022 " "Processing ended: Sun May 22 23:59:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653235186141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653235186141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653235186141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1653235186141 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1653235186760 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1653235187290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653235187291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 23:59:47 2022 " "Processing started: Sun May 22 23:59:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653235187291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1653235187291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Game -c Game " "Command: quartus_sta Game -c Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1653235187291 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1653235187381 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1653235187886 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1653235187886 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653235187922 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653235187922 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "54 " "The Timing Analyzer is analyzing 54 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1653235188356 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Game.sdc " "Synopsys Design Constraints File file not found: 'Game.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1653235188377 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1653235188377 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_CLK~reg0 VGA_CLK~reg0 " "create_clock -period 1.000 -name VGA_CLK~reg0 VGA_CLK~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653235188378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk_50MHz Clk_50MHz " "create_clock -period 1.000 -name Clk_50MHz Clk_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653235188378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_1 CLK_1 " "create_clock -period 1.000 -name CLK_1 CLK_1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653235188378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hor_counter\[0\] hor_counter\[0\] " "create_clock -period 1.000 -name hor_counter\[0\] hor_counter\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653235188378 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653235188378 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1653235188381 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653235188383 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1653235188384 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653235188391 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653235188431 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653235188431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.626 " "Worst-case setup slack is -19.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235188432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235188432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.626            -627.051 hor_counter\[0\]  " "  -19.626            -627.051 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235188432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.070             -86.691 Clk_50MHz  " "   -5.070             -86.691 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235188432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.664             -83.700 VGA_CLK~reg0  " "   -4.664             -83.700 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235188432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.046              -6.079 CLK_1  " "   -1.046              -6.079 CLK_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235188432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653235188432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.457 " "Worst-case hold slack is 0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235188437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235188437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 Clk_50MHz  " "    0.457               0.000 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235188437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.674               0.000 VGA_CLK~reg0  " "    0.674               0.000 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235188437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.688               0.000 CLK_1  " "    0.688               0.000 CLK_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235188437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.025               0.000 hor_counter\[0\]  " "    1.025               0.000 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235188437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653235188437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.742 " "Worst-case recovery slack is -3.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235188438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235188438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.742             -18.905 hor_counter\[0\]  " "   -3.742             -18.905 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235188438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653235188438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.730 " "Worst-case removal slack is 0.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235188440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235188440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.730               0.000 hor_counter\[0\]  " "    0.730               0.000 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235188440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653235188440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.945 " "Worst-case minimum pulse width slack is -0.945" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235188441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235188441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.945             -55.824 hor_counter\[0\]  " "   -0.945             -55.824 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235188441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.482             -19.331 Clk_50MHz  " "   -0.482             -19.331 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235188441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.453 VGA_CLK~reg0  " "   -0.394             -13.453 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235188441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.055 CLK_1  " "   -0.394              -3.055 CLK_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235188441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653235188441 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653235188451 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653235188480 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653235189283 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653235189340 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653235189349 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653235189349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.290 " "Worst-case setup slack is -20.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235189350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235189350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.290            -646.829 hor_counter\[0\]  " "  -20.290            -646.829 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235189350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.217             -84.227 Clk_50MHz  " "   -5.217             -84.227 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235189350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.692             -82.834 VGA_CLK~reg0  " "   -4.692             -82.834 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235189350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.070              -6.161 CLK_1  " "   -1.070              -6.161 CLK_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235189350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653235189350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.458 " "Worst-case hold slack is 0.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235189354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235189354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 Clk_50MHz  " "    0.458               0.000 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235189354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.648               0.000 CLK_1  " "    0.648               0.000 CLK_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235189354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.733               0.000 VGA_CLK~reg0  " "    0.733               0.000 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235189354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.017               0.000 hor_counter\[0\]  " "    1.017               0.000 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235189354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653235189354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.833 " "Worst-case recovery slack is -3.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235189356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235189356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.833             -19.248 hor_counter\[0\]  " "   -3.833             -19.248 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235189356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653235189356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.736 " "Worst-case removal slack is 0.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235189357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235189357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.736               0.000 hor_counter\[0\]  " "    0.736               0.000 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235189357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653235189357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.873 " "Worst-case minimum pulse width slack is -0.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235189359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235189359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873             -50.025 hor_counter\[0\]  " "   -0.873             -50.025 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235189359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.497             -20.830 Clk_50MHz  " "   -0.497             -20.830 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235189359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.333 VGA_CLK~reg0  " "   -0.394             -13.333 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235189359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.072 CLK_1  " "   -0.394              -3.072 CLK_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235189359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653235189359 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653235189369 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653235189507 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653235190177 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653235190230 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653235190233 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653235190233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.769 " "Worst-case setup slack is -9.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.769            -318.347 hor_counter\[0\]  " "   -9.769            -318.347 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.214             -38.827 Clk_50MHz  " "   -3.214             -38.827 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.425             -43.639 VGA_CLK~reg0  " "   -2.425             -43.639 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.324              -1.869 CLK_1  " "   -0.324              -1.869 CLK_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653235190235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.247 " "Worst-case hold slack is 0.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 Clk_50MHz  " "    0.247               0.000 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 VGA_CLK~reg0  " "    0.248               0.000 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 CLK_1  " "    0.360               0.000 CLK_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 hor_counter\[0\]  " "    0.457               0.000 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653235190239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.732 " "Worst-case recovery slack is -1.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.732              -8.334 hor_counter\[0\]  " "   -1.732              -8.334 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653235190241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.359 " "Worst-case removal slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 hor_counter\[0\]  " "    0.359               0.000 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653235190242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.534 " "Worst-case minimum pulse width slack is -0.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.534             -21.171 hor_counter\[0\]  " "   -0.534             -21.171 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.504              -4.231 Clk_50MHz  " "   -0.504              -4.231 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017              -0.163 VGA_CLK~reg0  " "   -0.017              -0.163 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 CLK_1  " "    0.139               0.000 CLK_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653235190244 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653235190254 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653235190404 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653235190408 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653235190408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.243 " "Worst-case setup slack is -9.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.243            -299.017 hor_counter\[0\]  " "   -9.243            -299.017 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.681             -32.731 Clk_50MHz  " "   -2.681             -32.731 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.142             -38.570 VGA_CLK~reg0  " "   -2.142             -38.570 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.276              -1.576 CLK_1  " "   -0.276              -1.576 CLK_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653235190409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.233 " "Worst-case hold slack is 0.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 Clk_50MHz  " "    0.233               0.000 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 VGA_CLK~reg0  " "    0.239               0.000 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 CLK_1  " "    0.319               0.000 CLK_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 hor_counter\[0\]  " "    0.451               0.000 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653235190414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.526 " "Worst-case recovery slack is -1.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.526              -7.247 hor_counter\[0\]  " "   -1.526              -7.247 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653235190415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.356 " "Worst-case removal slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 hor_counter\[0\]  " "    0.356               0.000 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653235190417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.488 " "Worst-case minimum pulse width slack is -0.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.488              -4.175 Clk_50MHz  " "   -0.488              -4.175 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.405             -15.076 hor_counter\[0\]  " "   -0.405             -15.076 hor_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 VGA_CLK~reg0  " "    0.016               0.000 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 CLK_1  " "    0.143               0.000 CLK_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653235190418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653235190418 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653235191717 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653235191717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5171 " "Peak virtual memory: 5171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653235191754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 23:59:51 2022 " "Processing ended: Sun May 22 23:59:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653235191754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653235191754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653235191754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653235191754 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1653235192803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653235192803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 23:59:52 2022 " "Processing started: Sun May 22 23:59:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653235192803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1653235192803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Game -c Game " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Game -c Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1653235192803 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1653235193560 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Game.vo C:/FPGA/0516_Hw/Hw/simulation/modelsim/ simulation " "Generated file Game.vo in folder \"C:/FPGA/0516_Hw/Hw/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1653235193650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653235193684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 23:59:53 2022 " "Processing ended: Sun May 22 23:59:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653235193684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653235193684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653235193684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1653235193684 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus Prime Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1653235194327 ""}
