m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/Quartus_FPGA_learning/my_vga_test/simulation/modelsim
T_opt
!s110 1677216444
V6H;YCcK[PXd5acm<lSjKO2
Z1 04 9 4 work tb_my_vga fast 0
=1-089798aea4c4-63f84ab9-396-1524
Z2 o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z3 tCvgOpt 0
n@_opt
Z4 OL;O;10.5;63
R0
T_opt1
!s110 1677308431
V]Jd3dBJ]><_m>8;I4P75E1
R1
=1-089798aea4c4-63f9b20e-278-2224
R2
R3
n@_opt1
R4
vclk_gen
Z5 !s110 1677308429
!i10b 1
!s100 eb;cXho[7V_KPGGEh86Li3
IJTg^ZDTOBL1=kjL;[HjC13
Z6 VDg1SIo80bB@j0V0VzS_@n1
R0
w1674970809
8E:/Quartus_FPGA_learning/my_vga_test/ip_core/clk_gen/clk_gen.v
FE:/Quartus_FPGA_learning/my_vga_test/ip_core/clk_gen/clk_gen.v
Z7 L0 39
Z8 OL;L;10.5;63
r1
!s85 0
31
Z9 !s108 1677308429.000000
!s107 E:/Quartus_FPGA_learning/my_vga_test/ip_core/clk_gen/clk_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Quartus_FPGA_learning/my_vga_test/ip_core/clk_gen|E:/Quartus_FPGA_learning/my_vga_test/ip_core/clk_gen/clk_gen.v|
!i113 0
Z10 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+E:/Quartus_FPGA_learning/my_vga_test/ip_core/clk_gen -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vclk_gen_altpll
R5
!i10b 1
!s100 T5:A]IAF6c`4I`:ET<_:@1
IlfSfY2O9YP7YXa^5kMGc43
R6
R0
w1674971013
8E:/Quartus_FPGA_learning/my_vga_test/db/clk_gen_altpll.v
FE:/Quartus_FPGA_learning/my_vga_test/db/clk_gen_altpll.v
L0 30
R8
r1
!s85 0
31
R9
!s107 E:/Quartus_FPGA_learning/my_vga_test/db/clk_gen_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Quartus_FPGA_learning/my_vga_test/db|E:/Quartus_FPGA_learning/my_vga_test/db/clk_gen_altpll.v|
!i113 0
R10
!s92 -vlog01compat -work work +incdir+E:/Quartus_FPGA_learning/my_vga_test/db -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vdata_ctrl
Z11 !s110 1677308427
!i10b 1
!s100 @m5TKSOk=i<=@9Bj4=`bC2
Io;L=iQim>cI1QF2^BlIF_2
R6
R0
w1675000782
8E:/Quartus_FPGA_learning/my_vga_test/src/data_ctrl.v
FE:/Quartus_FPGA_learning/my_vga_test/src/data_ctrl.v
L0 2
R8
r1
!s85 0
31
Z12 !s108 1677308427.000000
!s107 E:/Quartus_FPGA_learning/my_vga_test/src/data_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Quartus_FPGA_learning/my_vga_test/src|E:/Quartus_FPGA_learning/my_vga_test/src/data_ctrl.v|
!i113 0
R10
Z13 !s92 -vlog01compat -work work +incdir+E:/Quartus_FPGA_learning/my_vga_test/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vkey_filter
Z14 !s110 1677308428
!i10b 1
!s100 EiQ5gP`l4@;SJ`=lYg[:[1
IC7D:7dZWUMHbT?:keP=OM0
R6
R0
w1677308359
8E:/Quartus_FPGA_learning/my_vga_test/src/key_filter.v
FE:/Quartus_FPGA_learning/my_vga_test/src/key_filter.v
L0 21
R8
r1
!s85 0
31
Z15 !s108 1677308428.000000
!s107 E:/Quartus_FPGA_learning/my_vga_test/src/key_filter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Quartus_FPGA_learning/my_vga_test/src|E:/Quartus_FPGA_learning/my_vga_test/src/key_filter.v|
!i113 0
R10
R13
R3
vmy_vga
R5
!i10b 1
!s100 nQc_e@denZ491?fdag9`o3
IR96]?:R:T5haeO8@]NBoJ3
R6
R0
w1675169454
8E:/Quartus_FPGA_learning/my_vga_test/src/my_vga.v
FE:/Quartus_FPGA_learning/my_vga_test/src/my_vga.v
L0 3
R8
r1
!s85 0
31
R9
!s107 E:/Quartus_FPGA_learning/my_vga_test/src/my_vga.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Quartus_FPGA_learning/my_vga_test/src|E:/Quartus_FPGA_learning/my_vga_test/src/my_vga.v|
!i113 0
R10
R13
R3
vrdfifo
R14
!i10b 1
!s100 mYn>dAGPMd6Phl=>[[_d@1
I]1fJAiFF`JnGgJHbE_dJi0
R6
R0
Z16 w1601276924
8E:/Quartus_FPGA_learning/my_vga_test/src/sdram/rdfifo.v
FE:/Quartus_FPGA_learning/my_vga_test/src/sdram/rdfifo.v
R7
R8
r1
!s85 0
31
R12
!s107 E:/Quartus_FPGA_learning/my_vga_test/src/sdram/rdfifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Quartus_FPGA_learning/my_vga_test/src/sdram|E:/Quartus_FPGA_learning/my_vga_test/src/sdram/rdfifo.v|
!i113 0
R10
Z17 !s92 -vlog01compat -work work +incdir+E:/Quartus_FPGA_learning/my_vga_test/src/sdram -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vrom_pic
R5
!i10b 1
!s100 NZF@7NPh;_Z1WiOD02^Aj1
IKie=?fl=@=Gz@Mzdl6d:P2
R6
R0
w1674802251
8E:/Quartus_FPGA_learning/my_vga_test/ip_core/rom_pic/rom_pic.v
FE:/Quartus_FPGA_learning/my_vga_test/ip_core/rom_pic/rom_pic.v
R7
R8
r1
!s85 0
31
R9
!s107 E:/Quartus_FPGA_learning/my_vga_test/ip_core/rom_pic/rom_pic.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Quartus_FPGA_learning/my_vga_test/ip_core/rom_pic|E:/Quartus_FPGA_learning/my_vga_test/ip_core/rom_pic/rom_pic.v|
!i113 0
R10
!s92 -vlog01compat -work work +incdir+E:/Quartus_FPGA_learning/my_vga_test/ip_core/rom_pic -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vsd_ctrl_top
R14
!i10b 1
!s100 W?J@W>oeRhIzc0QbMKSin1
IS[[o^KCkzaL5MMB2BWccf0
R6
R0
w1620359810
8E:/Quartus_FPGA_learning/my_vga_test/src/sd_ctrl_top/sd_ctrl_top.v
FE:/Quartus_FPGA_learning/my_vga_test/src/sd_ctrl_top/sd_ctrl_top.v
Z18 L0 24
R8
r1
!s85 0
31
R15
!s107 E:/Quartus_FPGA_learning/my_vga_test/src/sd_ctrl_top/sd_ctrl_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Quartus_FPGA_learning/my_vga_test/src/sd_ctrl_top|E:/Quartus_FPGA_learning/my_vga_test/src/sd_ctrl_top/sd_ctrl_top.v|
!i113 0
R10
Z19 !s92 -vlog01compat -work work +incdir+E:/Quartus_FPGA_learning/my_vga_test/src/sd_ctrl_top -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vsd_init
R14
!i10b 1
!s100 BAQcTSJ`<SmdB?dNR?@1G1
IDh0Ij=Slhi[ZKgj6K2`3c2
R6
R0
w1620359452
8E:/Quartus_FPGA_learning/my_vga_test/src/sd_ctrl_top/sd_init.v
FE:/Quartus_FPGA_learning/my_vga_test/src/sd_ctrl_top/sd_init.v
L0 23
R8
r1
!s85 0
31
R15
!s107 E:/Quartus_FPGA_learning/my_vga_test/src/sd_ctrl_top/sd_init.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Quartus_FPGA_learning/my_vga_test/src/sd_ctrl_top|E:/Quartus_FPGA_learning/my_vga_test/src/sd_ctrl_top/sd_init.v|
!i113 0
R10
R19
R3
vsd_read
R14
!i10b 1
!s100 c7g`LIQG3Jdk:UdeA4zUk2
Icd_I1?J:_6[1K5=mV=`mf3
R6
R0
w1620359465
8E:/Quartus_FPGA_learning/my_vga_test/src/sd_ctrl_top/sd_read.v
FE:/Quartus_FPGA_learning/my_vga_test/src/sd_ctrl_top/sd_read.v
R18
R8
r1
!s85 0
31
R15
!s107 E:/Quartus_FPGA_learning/my_vga_test/src/sd_ctrl_top/sd_read.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Quartus_FPGA_learning/my_vga_test/src/sd_ctrl_top|E:/Quartus_FPGA_learning/my_vga_test/src/sd_ctrl_top/sd_read.v|
!i113 0
R10
R19
R3
vsd_write
R14
!i10b 1
!s100 k=F5VFn`z`EQeBmB5BdU<2
INPCmfWVd@7e2@;lTzi7I<1
R6
R0
w1620359474
8E:/Quartus_FPGA_learning/my_vga_test/src/sd_ctrl_top/sd_write.v
FE:/Quartus_FPGA_learning/my_vga_test/src/sd_ctrl_top/sd_write.v
L0 25
R8
r1
!s85 0
31
R15
!s107 E:/Quartus_FPGA_learning/my_vga_test/src/sd_ctrl_top/sd_write.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Quartus_FPGA_learning/my_vga_test/src/sd_ctrl_top|E:/Quartus_FPGA_learning/my_vga_test/src/sd_ctrl_top/sd_write.v|
!i113 0
R10
R19
R3
vsdram_cmd
Z20 !s110 1677308430
!i10b 1
!s100 e6S8f7]CF1<]k=7W=l0=d0
IQLoM>D?Mh]L[Ff=;IU5J:2
R6
R0
R16
8E:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_cmd.v
FE:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_cmd.v
Z21 FE:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_para.v
Z22 L0 22
R8
r1
!s85 0
31
R9
!s107 E:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_para.v|E:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_cmd.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Quartus_FPGA_learning/my_vga_test/src/sdram|E:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_cmd.v|
!i113 0
R10
R17
R3
vsdram_controller
R11
!i10b 1
!s100 AYX=_TgCoPIe1:QV^l9B33
IVWL]0[56>[fO]gem@goj10
R6
R0
R16
8E:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_controller.v
FE:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_controller.v
R22
R8
r1
!s85 0
31
R12
!s107 E:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Quartus_FPGA_learning/my_vga_test/src/sdram|E:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_controller.v|
!i113 0
R10
R17
R3
vsdram_ctrl
R5
!i10b 1
!s100 ?Vm53j^M2:R:cgK^h[WXH1
IVL4TR`AETAV0l`06<I3CZ0
R6
R0
R16
8E:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_ctrl.v
FE:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_ctrl.v
R21
R22
R8
r1
!s85 0
31
R9
!s107 E:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_para.v|E:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Quartus_FPGA_learning/my_vga_test/src/sdram|E:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_ctrl.v|
!i113 0
R10
R17
R3
vsdram_data
R5
!i10b 1
!s100 LEg;bE[C?;kL<O[MURKWO2
InoXFBlL3N;k];FJZo4Nz93
R6
R0
R16
8E:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_data.v
FE:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_data.v
R21
R22
R8
r1
!s85 0
31
R9
!s107 E:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_para.v|E:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_data.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Quartus_FPGA_learning/my_vga_test/src/sdram|E:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_data.v|
!i113 0
R10
R17
R3
vsdram_fifo_ctrl
R11
!i10b 1
!s100 VKmo6z2=KNRcA:S3eEO0M3
Iom4eCUndk5G<n@QZj2omG3
R6
R0
R16
8E:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_fifo_ctrl.v
FE:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_fifo_ctrl.v
R22
R8
r1
!s85 0
31
R12
!s107 E:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_fifo_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Quartus_FPGA_learning/my_vga_test/src/sdram|E:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_fifo_ctrl.v|
!i113 0
R10
R17
R3
vsdram_top
R11
!i10b 1
!s100 37?>:U0^hEgfi5^cOgoB52
I<AzXAQAL0aD=a7l9CEV0C0
R6
R0
R16
8E:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_top.v
FE:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_top.v
R22
R8
r1
!s85 0
31
R12
!s107 E:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Quartus_FPGA_learning/my_vga_test/src/sdram|E:/Quartus_FPGA_learning/my_vga_test/src/sdram/sdram_top.v|
!i113 0
R10
R17
R3
vtb_my_vga
R20
!i10b 1
!s100 XD]LzCDIk;Dma<XK=?ghG2
IcL8nLm2BjakM0`PgDF[zU2
R6
R0
w1677308018
8E:/Quartus_FPGA_learning/my_vga_test/sim/tb_my_vga.v
FE:/Quartus_FPGA_learning/my_vga_test/sim/tb_my_vga.v
L0 3
R8
r1
!s85 0
31
!s108 1677308430.000000
!s107 E:/Quartus_FPGA_learning/my_vga_test/sim/tb_my_vga.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Quartus_FPGA_learning/my_vga_test/sim|E:/Quartus_FPGA_learning/my_vga_test/sim/tb_my_vga.v|
!i113 0
R10
!s92 -vlog01compat -work work +incdir+E:/Quartus_FPGA_learning/my_vga_test/sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vuart_rx
R14
!i10b 1
!s100 L[N6e6=zYEET^3bXAK8?j2
IIdEo9P=46Yh14d;l^dY3H1
R6
R0
w1674307347
8E:/Quartus_FPGA_learning/my_vga_test/src/uart_rx.v
FE:/Quartus_FPGA_learning/my_vga_test/src/uart_rx.v
L0 3
R8
r1
!s85 0
31
R15
!s107 E:/Quartus_FPGA_learning/my_vga_test/src/uart_rx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Quartus_FPGA_learning/my_vga_test/src|E:/Quartus_FPGA_learning/my_vga_test/src/uart_rx.v|
!i113 0
R10
R13
R3
vvga_ctrl
R14
!i10b 1
!s100 cYQBFBn@f_G:N9WEdPdI?2
IoKUk7_8F>`XE^eYb[Mhb40
R6
R0
w1675001265
8E:/Quartus_FPGA_learning/my_vga_test/src/vga_ctrl.v
FE:/Quartus_FPGA_learning/my_vga_test/src/vga_ctrl.v
L0 3
R8
r1
!s85 0
31
R15
!s107 E:/Quartus_FPGA_learning/my_vga_test/src/vga_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Quartus_FPGA_learning/my_vga_test/src|E:/Quartus_FPGA_learning/my_vga_test/src/vga_ctrl.v|
!i113 0
R10
R13
R3
vvga_pic
R5
!i10b 1
!s100 LU_>TMU;1WO5A_9V_?09;0
IFUE]kc9Yk:4T<:0Xi;J663
R6
R0
w1674827542
8E:/Quartus_FPGA_learning/my_vga_test/src/vga_pic.v
FE:/Quartus_FPGA_learning/my_vga_test/src/vga_pic.v
L0 3
R8
r1
!s85 0
31
R9
!s107 E:/Quartus_FPGA_learning/my_vga_test/src/vga_pic.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Quartus_FPGA_learning/my_vga_test/src|E:/Quartus_FPGA_learning/my_vga_test/src/vga_pic.v|
!i113 0
R10
R13
R3
vwrfifo
R11
!i10b 1
!s100 BAPUk^]O:13mfgbJN0TUi0
I7]m6iO[h9PC7Z3C6XJ2H`1
R6
R0
R16
8E:/Quartus_FPGA_learning/my_vga_test/src/sdram/wrfifo.v
FE:/Quartus_FPGA_learning/my_vga_test/src/sdram/wrfifo.v
R7
R8
r1
!s85 0
31
R12
!s107 E:/Quartus_FPGA_learning/my_vga_test/src/sdram/wrfifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Quartus_FPGA_learning/my_vga_test/src/sdram|E:/Quartus_FPGA_learning/my_vga_test/src/sdram/wrfifo.v|
!i113 0
R10
R17
R3
