<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>mySPI_Peripheral</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>mySPI_Peripheral_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d860ad50</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>mySPI_Peripheral_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d860ad50</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1f522bb5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SCLK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MOSI</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MISO</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/SPI_Master.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/mySPI_Peripheral_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/mySPI_Peripheral_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_ac150830</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/SPI_Master.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/mySPI_Peripheral_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/mySPI_Peripheral_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/mySPI_Peripheral_v1_0/data/mySPI_Peripheral.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/mySPI_Peripheral_v1_0/data/mySPI_Peripheral.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/mySPI_Peripheral_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/mySPI_Peripheral_v1_0/src/mySPI_Peripheral.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/mySPI_Peripheral_v1_0/src/mySPI_Peripheral.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/mySPI_Peripheral_v1_0/src/mySPI_Peripheral_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/mySPI_Peripheral_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">mySPI_Peripheral_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>mySPI_Peripheral_v1.0</xilinx:displayName>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2025-05-20T08:47:42Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12323a51_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27fd01e8_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c6ffe59_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@399a4153_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42a35078_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a63ac81_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb0363f_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76aaa5e2_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ead5ef_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c1c9dd0_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@156d8399_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@559da3fd_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e9bfdfa_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@596b2533_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dee52a4_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@773c744a_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48bc0de5_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@731ded4c_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61fc7d31_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a56863_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ec7f1bf_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23931b71_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@519c615a_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66dfc7fc_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76851ddd_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@692d2e38_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d87aa9f_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@761e7431_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69857855_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@478f96a0_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d89b265_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f9752c4_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b18fb49_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12585baf_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d3fc0c_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@706c9757_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d984616_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2df6fcc8_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7504cbc2_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13c49a4b_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bda6407_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@90d6ad4_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@792aa5f8_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@574171cc_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e801a1d_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73013de4_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1723a732_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@632ff978_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@965cca9_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633b3afd_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc126df_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da3c7d9_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d07e4bb_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@346f4ba7_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c969212_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56d70a5f_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5af2d9b_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c95569_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d94b360_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c1a28a0_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42277b38_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@611b5735_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732db4d9_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bb8ffa7_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4202d7b_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f821cee_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e5b267b_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a42f92f_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22976681_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a7a0565_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@394ca29a_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bf927d9_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bad3637_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2391a440_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20376a6c_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f31850_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a32eb_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6416d547_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c8f8af4_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30b73dfb_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@305eaf_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39eef9b2_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@465a2541_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53b2dab_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7efe9cb4_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e183777_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c6bebf0_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@266721bc_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29975978_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c18b526_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@694aa58e_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@240fe5a_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77f529db_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a4ad980_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a071b90_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d98539_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a436987_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f4a2d60_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@474c838e_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e330831_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62706f6b_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dae8c3a_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@718d65ec_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ec437d3_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@423ec807_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@631b11e3_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54b2d075_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e842bd7_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@492db15e_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42663e6_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c7d1920_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d62209b_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c5e1b59_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9803dac_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b873f8b_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5205490c_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ab27fc0_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cbc9ede_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bff700_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b65588d_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a9dff0e_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a8fb0d9_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13c9bbea_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ddf1c1e_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6564dcb7_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5185a4f1_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@247fbe04_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c68f045_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@238b2397_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@518bd1d2_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fe21e77_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c4f257_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e6d6833_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34cafd07_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49ccc4a3_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@358ad29e_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e2750d5_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5badff40_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26e96965_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60390c45_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@131f40b4_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f6afe9_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@612ff660_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c690e01_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a7ada4_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@675aa4e9_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33d7dae_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c7fb9b0_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d09fb1_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e47bd70_ARCHIVE_LOCATION">c:/CPU_Harman/ip_repo/mySPI_Peripheral_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="6eaf6c0e"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="951a9e0c"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="75a80640"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="9f6cd0e3"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
