
OCTO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005b30  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000070  20000000  00005b30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000017c  20000070  00005ba0  00020070  2**2
                  ALLOC
  3 .stack        00002004  200001ec  00005d1c  00020070  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
  6 .debug_info   00037fd6  00000000  00000000  000200f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000538e  00000000  00000000  000580c7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00007de8  00000000  00000000  0005d455  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000008c8  00000000  00000000  0006523d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000008c0  00000000  00000000  00065b05  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001d69c  00000000  00000000  000663c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001578d  00000000  00000000  00083a61  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00087142  00000000  00000000  000991ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001dc0  00000000  00000000  00120330  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	200021f0 	.word	0x200021f0
       4:	00002891 	.word	0x00002891
       8:	0000288d 	.word	0x0000288d
       c:	0000288d 	.word	0x0000288d
	...
      2c:	0000288d 	.word	0x0000288d
	...
      38:	0000288d 	.word	0x0000288d
      3c:	0000288d 	.word	0x0000288d
      40:	0000288d 	.word	0x0000288d
      44:	0000288d 	.word	0x0000288d
      48:	0000288d 	.word	0x0000288d
      4c:	0000057d 	.word	0x0000057d
      50:	0000288d 	.word	0x0000288d
      54:	0000288d 	.word	0x0000288d
      58:	0000288d 	.word	0x0000288d
      5c:	0000288d 	.word	0x0000288d
      60:	0000288d 	.word	0x0000288d
      64:	00002119 	.word	0x00002119
      68:	00002129 	.word	0x00002129
      6c:	00002139 	.word	0x00002139
      70:	00002149 	.word	0x00002149
	...
      7c:	0000288d 	.word	0x0000288d
      80:	0000288d 	.word	0x0000288d
      84:	0000288d 	.word	0x0000288d
      88:	0000288d 	.word	0x0000288d
      8c:	0000288d 	.word	0x0000288d
      90:	0000288d 	.word	0x0000288d
	...
      9c:	00000e81 	.word	0x00000e81
      a0:	0000288d 	.word	0x0000288d
      a4:	00001095 	.word	0x00001095
      a8:	0000288d 	.word	0x0000288d
      ac:	0000288d 	.word	0x0000288d
      b0:	00000000 	.word	0x00000000

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000070 	.word	0x20000070
      d4:	00000000 	.word	0x00000000
      d8:	00005b30 	.word	0x00005b30

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000074 	.word	0x20000074
     108:	00005b30 	.word	0x00005b30
     10c:	00005b30 	.word	0x00005b30
     110:	00000000 	.word	0x00000000

00000114 <usart_write_callback>:
//! \param[in] usart_module - The USART module to receive the callback
//=============================================================================
void usart_write_callback(struct usart_module *const usart_module)
{
    //port_pin_toggle_output_level(LED_GREEN_PIN);
}
     114:	4770      	bx	lr
     116:	46c0      	nop			; (mov r8, r8)

00000118 <usart_read_callback>:
//! \brief Callback Function for USART Read (BT).
//!
//! \param[in] usart_module - The USART module to receive the callback
//=============================================================================
void usart_read_callback(struct usart_module *const usart_module)
{
     118:	b510      	push	{r4, lr}
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
     11a:	2280      	movs	r2, #128	; 0x80
     11c:	0212      	lsls	r2, r2, #8
     11e:	4b04      	ldr	r3, [pc, #16]	; (130 <usart_read_callback+0x18>)
     120:	61da      	str	r2, [r3, #28]
    port_pin_toggle_output_level(LED_GREEN_PIN);
    usart_write_buffer_job(&bt_usart_instance, (uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
     122:	2205      	movs	r2, #5
     124:	4903      	ldr	r1, [pc, #12]	; (134 <usart_read_callback+0x1c>)
     126:	4804      	ldr	r0, [pc, #16]	; (138 <usart_read_callback+0x20>)
     128:	4b04      	ldr	r3, [pc, #16]	; (13c <usart_read_callback+0x24>)
     12a:	4798      	blx	r3
    
    // Treat the BT received messages over here!!    
}
     12c:	bd10      	pop	{r4, pc}
     12e:	46c0      	nop			; (mov r8, r8)
     130:	41004400 	.word	0x41004400
     134:	20000134 	.word	0x20000134
     138:	200000cc 	.word	0x200000cc
     13c:	00001edd 	.word	0x00001edd

00000140 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
     140:	b570      	push	{r4, r5, r6, lr}
     142:	b082      	sub	sp, #8
     144:	0005      	movs	r5, r0
     146:	000e      	movs	r6, r1
	uint16_t temp = 0;
     148:	2200      	movs	r2, #0
     14a:	466b      	mov	r3, sp
     14c:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
     14e:	4c06      	ldr	r4, [pc, #24]	; (168 <usart_serial_getchar+0x28>)
     150:	466b      	mov	r3, sp
     152:	1d99      	adds	r1, r3, #6
     154:	0028      	movs	r0, r5
     156:	47a0      	blx	r4
     158:	2800      	cmp	r0, #0
     15a:	d1f9      	bne.n	150 <usart_serial_getchar+0x10>

	*c = temp;
     15c:	466b      	mov	r3, sp
     15e:	3306      	adds	r3, #6
     160:	881b      	ldrh	r3, [r3, #0]
     162:	7033      	strb	r3, [r6, #0]
}
     164:	b002      	add	sp, #8
     166:	bd70      	pop	{r4, r5, r6, pc}
     168:	00001dc9 	.word	0x00001dc9

0000016c <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
     16c:	b570      	push	{r4, r5, r6, lr}
     16e:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
     170:	b28c      	uxth	r4, r1
     172:	4e03      	ldr	r6, [pc, #12]	; (180 <usart_serial_putchar+0x14>)
     174:	0021      	movs	r1, r4
     176:	0028      	movs	r0, r5
     178:	47b0      	blx	r6
     17a:	2800      	cmp	r0, #0
     17c:	d1fa      	bne.n	174 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
     17e:	bd70      	pop	{r4, r5, r6, pc}
     180:	00001d9d 	.word	0x00001d9d

00000184 <configure_usart>:

//=============================================================================
//! \brief Setup Function for USART (Debug and BT).
//=============================================================================
void configure_usart(void)
{
     184:	b530      	push	{r4, r5, lr}
     186:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     188:	2380      	movs	r3, #128	; 0x80
     18a:	05db      	lsls	r3, r3, #23
     18c:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     18e:	2300      	movs	r3, #0
     190:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
     192:	22ff      	movs	r2, #255	; 0xff
     194:	4669      	mov	r1, sp
     196:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
     198:	2200      	movs	r2, #0
     19a:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     19c:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
     19e:	2196      	movs	r1, #150	; 0x96
     1a0:	0189      	lsls	r1, r1, #6
     1a2:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
     1a4:	2101      	movs	r1, #1
     1a6:	2024      	movs	r0, #36	; 0x24
     1a8:	466c      	mov	r4, sp
     1aa:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
     1ac:	3001      	adds	r0, #1
     1ae:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
     1b0:	3125      	adds	r1, #37	; 0x25
     1b2:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
     1b4:	3101      	adds	r1, #1
     1b6:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
     1b8:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     1ba:	3105      	adds	r1, #5
     1bc:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
     1be:	3101      	adds	r1, #1
     1c0:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
     1c2:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
     1c4:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
     1c6:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
     1c8:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
     1ca:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
     1cc:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
     1ce:	2313      	movs	r3, #19
     1d0:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
     1d2:	7762      	strb	r2, [r4, #29]
    usart_get_config_defaults(&config_usart);
    
// Debug USART
#ifdef DBG_MODE
    config_usart.baudrate    = 9600;
    config_usart.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
     1d4:	2380      	movs	r3, #128	; 0x80
     1d6:	035b      	lsls	r3, r3, #13
     1d8:	9303      	str	r3, [sp, #12]
    config_usart.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
     1da:	4b32      	ldr	r3, [pc, #200]	; (2a4 <configure_usart+0x120>)
     1dc:	930c      	str	r3, [sp, #48]	; 0x30
    config_usart.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
     1de:	4b32      	ldr	r3, [pc, #200]	; (2a8 <configure_usart+0x124>)
     1e0:	930d      	str	r3, [sp, #52]	; 0x34
    config_usart.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
     1e2:	2301      	movs	r3, #1
     1e4:	425b      	negs	r3, r3
     1e6:	930e      	str	r3, [sp, #56]	; 0x38
    config_usart.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
     1e8:	930f      	str	r3, [sp, #60]	; 0x3c

    while (usart_init(&dbg_usart_instance, EDBG_CDC_MODULE, &config_usart) != STATUS_OK) {}
     1ea:	4d30      	ldr	r5, [pc, #192]	; (2ac <configure_usart+0x128>)
     1ec:	4c30      	ldr	r4, [pc, #192]	; (2b0 <configure_usart+0x12c>)
     1ee:	466a      	mov	r2, sp
     1f0:	4930      	ldr	r1, [pc, #192]	; (2b4 <configure_usart+0x130>)
     1f2:	0028      	movs	r0, r5
     1f4:	47a0      	blx	r4
     1f6:	2800      	cmp	r0, #0
     1f8:	d1f9      	bne.n	1ee <configure_usart+0x6a>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     1fa:	4d2c      	ldr	r5, [pc, #176]	; (2ac <configure_usart+0x128>)
     1fc:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     1fe:	0020      	movs	r0, r4
     200:	4b2d      	ldr	r3, [pc, #180]	; (2b8 <configure_usart+0x134>)
     202:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     204:	231f      	movs	r3, #31
     206:	4018      	ands	r0, r3
     208:	3b1e      	subs	r3, #30
     20a:	4083      	lsls	r3, r0
     20c:	4a2b      	ldr	r2, [pc, #172]	; (2bc <configure_usart+0x138>)
     20e:	6013      	str	r3, [r2, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     210:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     212:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     214:	2b00      	cmp	r3, #0
     216:	d1fc      	bne.n	212 <configure_usart+0x8e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     218:	6822      	ldr	r2, [r4, #0]
     21a:	3302      	adds	r3, #2
     21c:	4313      	orrs	r3, r2
     21e:	6023      	str	r3, [r4, #0]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
     220:	4822      	ldr	r0, [pc, #136]	; (2ac <configure_usart+0x128>)
     222:	4b27      	ldr	r3, [pc, #156]	; (2c0 <configure_usart+0x13c>)
     224:	6018      	str	r0, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     226:	4a27      	ldr	r2, [pc, #156]	; (2c4 <configure_usart+0x140>)
     228:	4b27      	ldr	r3, [pc, #156]	; (2c8 <configure_usart+0x144>)
     22a:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     22c:	4a27      	ldr	r2, [pc, #156]	; (2cc <configure_usart+0x148>)
     22e:	4b28      	ldr	r3, [pc, #160]	; (2d0 <configure_usart+0x14c>)
     230:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
     232:	466a      	mov	r2, sp
     234:	491f      	ldr	r1, [pc, #124]	; (2b4 <configure_usart+0x130>)
     236:	4b1e      	ldr	r3, [pc, #120]	; (2b0 <configure_usart+0x12c>)
     238:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
     23a:	4d26      	ldr	r5, [pc, #152]	; (2d4 <configure_usart+0x150>)
     23c:	682b      	ldr	r3, [r5, #0]
     23e:	6898      	ldr	r0, [r3, #8]
     240:	2100      	movs	r1, #0
     242:	4c25      	ldr	r4, [pc, #148]	; (2d8 <configure_usart+0x154>)
     244:	47a0      	blx	r4
	setbuf(stdin, NULL);
     246:	682b      	ldr	r3, [r5, #0]
     248:	6858      	ldr	r0, [r3, #4]
     24a:	2100      	movs	r1, #0
     24c:	47a0      	blx	r4
    stdio_serial_init(&dbg_usart_instance, EDBG_CDC_MODULE, &config_usart);
#endif


//BT USART
    config_usart.baudrate    = 9600;
     24e:	2396      	movs	r3, #150	; 0x96
     250:	019b      	lsls	r3, r3, #6
     252:	9308      	str	r3, [sp, #32]
    config_usart.mux_setting = BT_UART_SERCOM_MUX_SETTING;
     254:	2380      	movs	r3, #128	; 0x80
     256:	035b      	lsls	r3, r3, #13
     258:	9303      	str	r3, [sp, #12]
    config_usart.pinmux_pad0 = BT_UART_SERCOM_PINMUX_PAD0;
     25a:	4b20      	ldr	r3, [pc, #128]	; (2dc <configure_usart+0x158>)
     25c:	930c      	str	r3, [sp, #48]	; 0x30
    config_usart.pinmux_pad1 = BT_UART_SERCOM_PINMUX_PAD1;
     25e:	4b20      	ldr	r3, [pc, #128]	; (2e0 <configure_usart+0x15c>)
     260:	930d      	str	r3, [sp, #52]	; 0x34
    config_usart.pinmux_pad2 = BT_UART_SERCOM_PINMUX_PAD2;
     262:	2301      	movs	r3, #1
     264:	425b      	negs	r3, r3
     266:	930e      	str	r3, [sp, #56]	; 0x38
    config_usart.pinmux_pad3 = BT_UART_SERCOM_PINMUX_PAD3;
     268:	930f      	str	r3, [sp, #60]	; 0x3c

    while (usart_init(&bt_usart_instance, BT_UART_MODULE, &config_usart) != STATUS_OK) {}
     26a:	4d1e      	ldr	r5, [pc, #120]	; (2e4 <configure_usart+0x160>)
     26c:	4c10      	ldr	r4, [pc, #64]	; (2b0 <configure_usart+0x12c>)
     26e:	466a      	mov	r2, sp
     270:	491d      	ldr	r1, [pc, #116]	; (2e8 <configure_usart+0x164>)
     272:	0028      	movs	r0, r5
     274:	47a0      	blx	r4
     276:	2800      	cmp	r0, #0
     278:	d1f9      	bne.n	26e <configure_usart+0xea>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     27a:	4d1a      	ldr	r5, [pc, #104]	; (2e4 <configure_usart+0x160>)
     27c:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     27e:	0020      	movs	r0, r4
     280:	4b0d      	ldr	r3, [pc, #52]	; (2b8 <configure_usart+0x134>)
     282:	4798      	blx	r3
     284:	231f      	movs	r3, #31
     286:	4018      	ands	r0, r3
     288:	3b1e      	subs	r3, #30
     28a:	4083      	lsls	r3, r0
     28c:	4a0b      	ldr	r2, [pc, #44]	; (2bc <configure_usart+0x138>)
     28e:	6013      	str	r3, [r2, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     290:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     292:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     294:	2b00      	cmp	r3, #0
     296:	d1fc      	bne.n	292 <configure_usart+0x10e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     298:	6822      	ldr	r2, [r4, #0]
     29a:	3302      	adds	r3, #2
     29c:	4313      	orrs	r3, r2
     29e:	6023      	str	r3, [r4, #0]
   
    usart_enable(&bt_usart_instance);
    
}
     2a0:	b011      	add	sp, #68	; 0x44
     2a2:	bd30      	pop	{r4, r5, pc}
     2a4:	00160002 	.word	0x00160002
     2a8:	00170002 	.word	0x00170002
     2ac:	20000100 	.word	0x20000100
     2b0:	00001a65 	.word	0x00001a65
     2b4:	42001400 	.word	0x42001400
     2b8:	000020ed 	.word	0x000020ed
     2bc:	e000e100 	.word	0xe000e100
     2c0:	20000148 	.word	0x20000148
     2c4:	0000016d 	.word	0x0000016d
     2c8:	20000144 	.word	0x20000144
     2cc:	00000141 	.word	0x00000141
     2d0:	20000140 	.word	0x20000140
     2d4:	2000006c 	.word	0x2000006c
     2d8:	0000485d 	.word	0x0000485d
     2dc:	00100002 	.word	0x00100002
     2e0:	00110002 	.word	0x00110002
     2e4:	200000cc 	.word	0x200000cc
     2e8:	42000c00 	.word	0x42000c00

000002ec <configure_usart_callbacks>:

//=============================================================================
//! \brief Configure callback Function for USART (BT).
//=============================================================================
void configure_usart_callbacks(void)
{
     2ec:	b570      	push	{r4, r5, r6, lr}
    //! [setup_register_callbacks]
    usart_register_callback(&bt_usart_instance, usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
     2ee:	4c08      	ldr	r4, [pc, #32]	; (310 <configure_usart_callbacks+0x24>)
     2f0:	2200      	movs	r2, #0
     2f2:	4908      	ldr	r1, [pc, #32]	; (314 <configure_usart_callbacks+0x28>)
     2f4:	0020      	movs	r0, r4
     2f6:	4d08      	ldr	r5, [pc, #32]	; (318 <configure_usart_callbacks+0x2c>)
     2f8:	47a8      	blx	r5
    usart_register_callback(&bt_usart_instance, usart_read_callback,  USART_CALLBACK_BUFFER_RECEIVED);
     2fa:	2201      	movs	r2, #1
     2fc:	4907      	ldr	r1, [pc, #28]	; (31c <configure_usart_callbacks+0x30>)
     2fe:	0020      	movs	r0, r4
     300:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
     302:	2231      	movs	r2, #49	; 0x31
     304:	5ca1      	ldrb	r1, [r4, r2]
     306:	2303      	movs	r3, #3
     308:	430b      	orrs	r3, r1
     30a:	54a3      	strb	r3, [r4, r2]

    //! [setup_enable_callbacks]
    usart_enable_callback(&bt_usart_instance, USART_CALLBACK_BUFFER_TRANSMITTED);
    usart_enable_callback(&bt_usart_instance, USART_CALLBACK_BUFFER_RECEIVED);
    //! [setup_enable_callbacks]
}
     30c:	bd70      	pop	{r4, r5, r6, pc}
     30e:	46c0      	nop			; (mov r8, r8)
     310:	200000cc 	.word	0x200000cc
     314:	00000115 	.word	0x00000115
     318:	00001ec5 	.word	0x00001ec5
     31c:	00000119 	.word	0x00000119

00000320 <bt_usart_receive_job>:
{
    usart_write_buffer_job(&bt_usart_instance, string, sizeof(string));
}

void bt_usart_receive_job(void)
{
     320:	b510      	push	{r4, lr}
    usart_read_buffer_job(&bt_usart_instance, (uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
     322:	2205      	movs	r2, #5
     324:	4902      	ldr	r1, [pc, #8]	; (330 <bt_usart_receive_job+0x10>)
     326:	4803      	ldr	r0, [pc, #12]	; (334 <bt_usart_receive_job+0x14>)
     328:	4b03      	ldr	r3, [pc, #12]	; (338 <bt_usart_receive_job+0x18>)
     32a:	4798      	blx	r3
}
     32c:	bd10      	pop	{r4, pc}
     32e:	46c0      	nop			; (mov r8, r8)
     330:	20000134 	.word	0x20000134
     334:	200000cc 	.word	0x200000cc
     338:	00001efd 	.word	0x00001efd

0000033c <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     33c:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     33e:	2000      	movs	r0, #0
     340:	4b08      	ldr	r3, [pc, #32]	; (364 <delay_init+0x28>)
     342:	4798      	blx	r3
     344:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     346:	4c08      	ldr	r4, [pc, #32]	; (368 <delay_init+0x2c>)
     348:	21fa      	movs	r1, #250	; 0xfa
     34a:	0089      	lsls	r1, r1, #2
     34c:	47a0      	blx	r4
     34e:	4b07      	ldr	r3, [pc, #28]	; (36c <delay_init+0x30>)
     350:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     352:	4907      	ldr	r1, [pc, #28]	; (370 <delay_init+0x34>)
     354:	0028      	movs	r0, r5
     356:	47a0      	blx	r4
     358:	4b06      	ldr	r3, [pc, #24]	; (374 <delay_init+0x38>)
     35a:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     35c:	2205      	movs	r2, #5
     35e:	4b06      	ldr	r3, [pc, #24]	; (378 <delay_init+0x3c>)
     360:	601a      	str	r2, [r3, #0]
}
     362:	bd70      	pop	{r4, r5, r6, pc}
     364:	0000261d 	.word	0x0000261d
     368:	00002b3d 	.word	0x00002b3d
     36c:	20000004 	.word	0x20000004
     370:	000f4240 	.word	0x000f4240
     374:	20000000 	.word	0x20000000
     378:	e000e010 	.word	0xe000e010

0000037c <rtc_count_is_syncing>:
{
 	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     37c:	6803      	ldr	r3, [r0, #0]

        if (rtc_module->MODE0.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     37e:	7a98      	ldrb	r0, [r3, #10]
     380:	09c0      	lsrs	r0, r0, #7
                return true;
        }

        return false;
}
     382:	4770      	bx	lr

00000384 <rtc_count_enable>:
 * module configuration parameters cannot be altered while the module is enabled.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_enable(struct rtc_module *const module)
{
     384:	b570      	push	{r4, r5, r6, lr}
     386:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     388:	6806      	ldr	r6, [r0, #0]
     38a:	2208      	movs	r2, #8
     38c:	4b05      	ldr	r3, [pc, #20]	; (3a4 <rtc_count_enable+0x20>)
     38e:	601a      	str	r2, [r3, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     390:	4d05      	ldr	r5, [pc, #20]	; (3a8 <rtc_count_enable+0x24>)
     392:	0020      	movs	r0, r4
     394:	47a8      	blx	r5
     396:	2800      	cmp	r0, #0
     398:	d1fb      	bne.n	392 <rtc_count_enable+0xe>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_ENABLE;
     39a:	8832      	ldrh	r2, [r6, #0]
     39c:	2302      	movs	r3, #2
     39e:	4313      	orrs	r3, r2
     3a0:	8033      	strh	r3, [r6, #0]
}
     3a2:	bd70      	pop	{r4, r5, r6, pc}
     3a4:	e000e100 	.word	0xe000e100
     3a8:	0000037d 	.word	0x0000037d

000003ac <rtc_count_disable>:
 * Disables the RTC module.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_disable(struct rtc_module *const module)
{
     3ac:	b570      	push	{r4, r5, r6, lr}
     3ae:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     3b0:	6806      	ldr	r6, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     3b2:	2108      	movs	r1, #8
     3b4:	2380      	movs	r3, #128	; 0x80
     3b6:	4a06      	ldr	r2, [pc, #24]	; (3d0 <rtc_count_disable+0x24>)
     3b8:	50d1      	str	r1, [r2, r3]

#if RTC_COUNT_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     3ba:	4d06      	ldr	r5, [pc, #24]	; (3d4 <rtc_count_disable+0x28>)
     3bc:	0020      	movs	r0, r4
     3be:	47a8      	blx	r5
     3c0:	2800      	cmp	r0, #0
     3c2:	d1fb      	bne.n	3bc <rtc_count_disable+0x10>
		/* Wait for synchronization */
	}

	/* Disable RTC module. */
	rtc_module->MODE0.CTRL.reg &= ~RTC_MODE0_CTRL_ENABLE;
     3c4:	8833      	ldrh	r3, [r6, #0]
     3c6:	2202      	movs	r2, #2
     3c8:	4393      	bics	r3, r2
     3ca:	8033      	strh	r3, [r6, #0]
}
     3cc:	bd70      	pop	{r4, r5, r6, pc}
     3ce:	46c0      	nop			; (mov r8, r8)
     3d0:	e000e100 	.word	0xe000e100
     3d4:	0000037d 	.word	0x0000037d

000003d8 <rtc_count_reset>:
 * Resets the RTC to hardware defaults.
 *
 * \param[in,out]  module  Pointer to the software instance struct
 */
void rtc_count_reset(struct rtc_module *const module)
{
     3d8:	b570      	push	{r4, r5, r6, lr}
     3da:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     3dc:	6806      	ldr	r6, [r0, #0]

	/* Disable module before reset. */
	rtc_count_disable(module);
     3de:	4b07      	ldr	r3, [pc, #28]	; (3fc <rtc_count_reset+0x24>)
     3e0:	4798      	blx	r3

#if RTC_COUNT_ASYNC == true
	module->registered_callback = 0;
     3e2:	2300      	movs	r3, #0
     3e4:	82a3      	strh	r3, [r4, #20]
	module->enabled_callback    = 0;
     3e6:	82e3      	strh	r3, [r4, #22]
#endif

	while (rtc_count_is_syncing(module)) {
     3e8:	4d05      	ldr	r5, [pc, #20]	; (400 <rtc_count_reset+0x28>)
     3ea:	0020      	movs	r0, r4
     3ec:	47a8      	blx	r5
     3ee:	2800      	cmp	r0, #0
     3f0:	d1fb      	bne.n	3ea <rtc_count_reset+0x12>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_SWRST;
     3f2:	8832      	ldrh	r2, [r6, #0]
     3f4:	2301      	movs	r3, #1
     3f6:	4313      	orrs	r3, r2
     3f8:	8033      	strh	r3, [r6, #0]
}
     3fa:	bd70      	pop	{r4, r5, r6, pc}
     3fc:	000003ad 	.word	0x000003ad
     400:	0000037d 	.word	0x0000037d

00000404 <rtc_count_get_count>:
 * Returns the current count value.
 *
 * \return The current counter value as a 32-bit unsigned integer.
 */
uint32_t rtc_count_get_count(struct rtc_module *const module)
{
     404:	b570      	push	{r4, r5, r6, lr}
     406:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     408:	6806      	ldr	r6, [r0, #0]
	/* Initialize return value. */
	uint32_t ret_val;

	/* Change of read method based on value of continuously_update value in
	 * the configuration structure. */
	if(!(module->continuously_update)) {
     40a:	7943      	ldrb	r3, [r0, #5]
     40c:	2b00      	cmp	r3, #0
     40e:	d106      	bne.n	41e <rtc_count_get_count+0x1a>
		/* Request read on count register. */
		rtc_module->MODE0.READREQ.reg = RTC_READREQ_RREQ;
     410:	4b09      	ldr	r3, [pc, #36]	; (438 <rtc_count_get_count+0x34>)
     412:	8073      	strh	r3, [r6, #2]

		while (rtc_count_is_syncing(module)) {
     414:	4d09      	ldr	r5, [pc, #36]	; (43c <rtc_count_get_count+0x38>)
     416:	0020      	movs	r0, r4
     418:	47a8      	blx	r5
     41a:	2800      	cmp	r0, #0
     41c:	d1fb      	bne.n	416 <rtc_count_get_count+0x12>
			/* Wait for synchronization */
		}
	}

	/* Read value based on mode. */
	switch (module->mode) {
     41e:	7923      	ldrb	r3, [r4, #4]
     420:	2b00      	cmp	r3, #0
     422:	d004      	beq.n	42e <rtc_count_get_count+0x2a>
			break;

		default:
			Assert(false);
			/* Counter not initialized. Assume counter value 0.*/
			ret_val = 0;
     424:	2000      	movs	r0, #0
			/* Wait for synchronization */
		}
	}

	/* Read value based on mode. */
	switch (module->mode) {
     426:	2b01      	cmp	r3, #1
     428:	d104      	bne.n	434 <rtc_count_get_count+0x30>
		case RTC_COUNT_MODE_32BIT:
			/* Return count value in 32-bit mode. */
			ret_val = rtc_module->MODE0.COUNT.reg;
     42a:	6930      	ldr	r0, [r6, #16]

			break;
     42c:	e002      	b.n	434 <rtc_count_get_count+0x30>

		case RTC_COUNT_MODE_16BIT:
			/* Return count value in 16-bit mode. */
			ret_val = (uint32_t)rtc_module->MODE1.COUNT.reg;
     42e:	8a30      	ldrh	r0, [r6, #16]
     430:	b280      	uxth	r0, r0

			break;
     432:	e7ff      	b.n	434 <rtc_count_get_count+0x30>
			ret_val = 0;
			break;
	}

	return ret_val;
}
     434:	bd70      	pop	{r4, r5, r6, pc}
     436:	46c0      	nop			; (mov r8, r8)
     438:	ffff8000 	.word	0xffff8000
     43c:	0000037d 	.word	0x0000037d

00000440 <rtc_count_set_compare>:
 */
enum status_code rtc_count_set_compare(
		struct rtc_module *const module,
		const uint32_t comp_value,
		const enum rtc_count_compare comp_index)
{
     440:	b5f0      	push	{r4, r5, r6, r7, lr}
     442:	b083      	sub	sp, #12
     444:	0004      	movs	r4, r0
     446:	9101      	str	r1, [sp, #4]
     448:	0015      	movs	r5, r2
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     44a:	6806      	ldr	r6, [r0, #0]

	while (rtc_count_is_syncing(module)) {
     44c:	4f11      	ldr	r7, [pc, #68]	; (494 <rtc_count_set_compare+0x54>)
     44e:	0020      	movs	r0, r4
     450:	47b8      	blx	r7
     452:	2800      	cmp	r0, #0
     454:	d1fb      	bne.n	44e <rtc_count_set_compare+0xe>
		/* Wait for synchronization */
	}

	/* Set compare values based on operation mode. */
	switch (module->mode) {
     456:	7923      	ldrb	r3, [r4, #4]
     458:	2b00      	cmp	r3, #0
     45a:	d00a      	beq.n	472 <rtc_count_set_compare+0x32>
     45c:	2b01      	cmp	r3, #1
     45e:	d116      	bne.n	48e <rtc_count_set_compare+0x4e>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
				return STATUS_ERR_INVALID_ARG;
     460:	3017      	adds	r0, #23

	/* Set compare values based on operation mode. */
	switch (module->mode) {
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
     462:	2d01      	cmp	r5, #1
     464:	d814      	bhi.n	490 <rtc_count_set_compare+0x50>
				return STATUS_ERR_INVALID_ARG;
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;
     466:	3506      	adds	r5, #6
     468:	00ad      	lsls	r5, r5, #2
     46a:	9b01      	ldr	r3, [sp, #4]
     46c:	51ab      	str	r3, [r5, r6]
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
     46e:	2000      	movs	r0, #0
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;

			break;
     470:	e00e      	b.n	490 <rtc_count_set_compare+0x50>

		case RTC_COUNT_MODE_16BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
				return STATUS_ERR_INVALID_ARG;
     472:	2017      	movs	r0, #23

			break;

		case RTC_COUNT_MODE_16BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
     474:	2d02      	cmp	r5, #2
     476:	d80b      	bhi.n	490 <rtc_count_set_compare+0x50>
				return STATUS_ERR_INVALID_ARG;
			}

			/* Check that 16-bit value is provided. */
			if (comp_value > 0xffff) {
     478:	4b07      	ldr	r3, [pc, #28]	; (498 <rtc_count_set_compare+0x58>)
     47a:	9a01      	ldr	r2, [sp, #4]
     47c:	429a      	cmp	r2, r3
     47e:	d807      	bhi.n	490 <rtc_count_set_compare+0x50>
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}

			/* Set compare value for COMP. */
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;
     480:	466b      	mov	r3, sp
     482:	889b      	ldrh	r3, [r3, #4]
     484:	350c      	adds	r5, #12
     486:	006d      	lsls	r5, r5, #1
     488:	53ab      	strh	r3, [r5, r6]
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
     48a:	2000      	movs	r0, #0
			}

			/* Set compare value for COMP. */
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;

			break;
     48c:	e000      	b.n	490 <rtc_count_set_compare+0x50>

		default:
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
     48e:	201a      	movs	r0, #26
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
}
     490:	b003      	add	sp, #12
     492:	bdf0      	pop	{r4, r5, r6, r7, pc}
     494:	0000037d 	.word	0x0000037d
     498:	0000ffff 	.word	0x0000ffff

0000049c <rtc_count_init>:
 */
enum status_code rtc_count_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_count_config *const config)
{
     49c:	b5f0      	push	{r4, r5, r6, r7, lr}
     49e:	b083      	sub	sp, #12
     4a0:	0004      	movs	r4, r0
     4a2:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     4a4:	6001      	str	r1, [r0, #0]
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     4a6:	4a2e      	ldr	r2, [pc, #184]	; (560 <rtc_count_init+0xc4>)
     4a8:	6991      	ldr	r1, [r2, #24]
     4aa:	2320      	movs	r3, #32
     4ac:	430b      	orrs	r3, r1
     4ae:	6193      	str	r3, [r2, #24]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
     4b0:	a901      	add	r1, sp, #4
     4b2:	2302      	movs	r3, #2
     4b4:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
     4b6:	2004      	movs	r0, #4
     4b8:	4b2a      	ldr	r3, [pc, #168]	; (564 <rtc_count_init+0xc8>)
     4ba:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
     4bc:	2004      	movs	r0, #4
     4be:	4b2a      	ldr	r3, [pc, #168]	; (568 <rtc_count_init+0xcc>)
     4c0:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_count_reset(module);
     4c2:	0020      	movs	r0, r4
     4c4:	4b29      	ldr	r3, [pc, #164]	; (56c <rtc_count_init+0xd0>)
     4c6:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->mode                = config->mode;
     4c8:	78b3      	ldrb	r3, [r6, #2]
     4ca:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
     4cc:	7933      	ldrb	r3, [r6, #4]
     4ce:	7163      	strb	r3, [r4, #5]

#  if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
     4d0:	4b27      	ldr	r3, [pc, #156]	; (570 <rtc_count_init+0xd4>)
     4d2:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     4d4:	6827      	ldr	r7, [r4, #0]

	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;
     4d6:	8833      	ldrh	r3, [r6, #0]
     4d8:	803b      	strh	r3, [r7, #0]

	/* Set mode and clear on match if applicable. */
	switch (config->mode) {
     4da:	78b3      	ldrb	r3, [r6, #2]
     4dc:	2b00      	cmp	r3, #0
     4de:	d017      	beq.n	510 <rtc_count_init+0x74>
						(enum rtc_count_compare)i);
			}
			break;
		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     4e0:	2017      	movs	r0, #23
	Rtc *const rtc_module = module->hw;

	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;

	/* Set mode and clear on match if applicable. */
	switch (config->mode) {
     4e2:	2b01      	cmp	r3, #1
     4e4:	d13a      	bne.n	55c <rtc_count_init+0xc0>
		case RTC_COUNT_MODE_32BIT:
			/* Set 32bit mode and clear on match if applicable. */
			rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MODE(0);
     4e6:	883b      	ldrh	r3, [r7, #0]
     4e8:	b29b      	uxth	r3, r3
     4ea:	803b      	strh	r3, [r7, #0]

			/* Check if clear on compare match should be set. */
			if (config->clear_on_match) {
     4ec:	78f3      	ldrb	r3, [r6, #3]
     4ee:	2b00      	cmp	r3, #0
     4f0:	d003      	beq.n	4fa <rtc_count_init+0x5e>
				/* Set clear on match. */
				rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MATCHCLR;
     4f2:	883a      	ldrh	r2, [r7, #0]
     4f4:	2380      	movs	r3, #128	; 0x80
     4f6:	4313      	orrs	r3, r2
     4f8:	803b      	strh	r3, [r7, #0]
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP32; i++) {
				while (rtc_count_is_syncing(module)) {
     4fa:	4d1e      	ldr	r5, [pc, #120]	; (574 <rtc_count_init+0xd8>)
     4fc:	0020      	movs	r0, r4
     4fe:	47a8      	blx	r5
     500:	2800      	cmp	r0, #0
     502:	d1fb      	bne.n	4fc <rtc_count_init+0x60>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     504:	2200      	movs	r2, #0
     506:	68b1      	ldr	r1, [r6, #8]
     508:	0020      	movs	r0, r4
     50a:	4b1b      	ldr	r3, [pc, #108]	; (578 <rtc_count_init+0xdc>)
     50c:	4798      	blx	r3
     50e:	e01b      	b.n	548 <rtc_count_init+0xac>
			}
			break;

		case RTC_COUNT_MODE_16BIT:
			/* Set 16bit mode. */
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);
     510:	883a      	ldrh	r2, [r7, #0]
     512:	2304      	movs	r3, #4
     514:	4313      	orrs	r3, r2
     516:	803b      	strh	r3, [r7, #0]

			/* Check if match on clear is set, and return invalid
			 * argument if set. */
			if (config->clear_on_match) {
     518:	78f3      	ldrb	r3, [r6, #3]
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
     51a:	2017      	movs	r0, #23
			/* Set 16bit mode. */
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);

			/* Check if match on clear is set, and return invalid
			 * argument if set. */
			if (config->clear_on_match) {
     51c:	2b00      	cmp	r3, #0
     51e:	d11d      	bne.n	55c <rtc_count_init+0xc0>
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
				while (rtc_count_is_syncing(module)) {
     520:	4d14      	ldr	r5, [pc, #80]	; (574 <rtc_count_init+0xd8>)
     522:	0020      	movs	r0, r4
     524:	47a8      	blx	r5
     526:	2800      	cmp	r0, #0
     528:	d1fb      	bne.n	522 <rtc_count_init+0x86>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     52a:	2200      	movs	r2, #0
     52c:	68b1      	ldr	r1, [r6, #8]
     52e:	0020      	movs	r0, r4
     530:	4b11      	ldr	r3, [pc, #68]	; (578 <rtc_count_init+0xdc>)
     532:	4798      	blx	r3
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
				while (rtc_count_is_syncing(module)) {
     534:	4d0f      	ldr	r5, [pc, #60]	; (574 <rtc_count_init+0xd8>)
     536:	0020      	movs	r0, r4
     538:	47a8      	blx	r5
     53a:	2800      	cmp	r0, #0
     53c:	d1fb      	bne.n	536 <rtc_count_init+0x9a>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     53e:	2201      	movs	r2, #1
     540:	68f1      	ldr	r1, [r6, #12]
     542:	0020      	movs	r0, r4
     544:	4b0c      	ldr	r3, [pc, #48]	; (578 <rtc_count_init+0xdc>)
     546:	4798      	blx	r3
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
	}

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     548:	7933      	ldrb	r3, [r6, #4]
		/* Set continuously mode. */
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
	}

	/* Return status OK if everything was configured. */
	return STATUS_OK;
     54a:	2000      	movs	r0, #0
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
	}

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     54c:	2b00      	cmp	r3, #0
     54e:	d005      	beq.n	55c <rtc_count_init+0xc0>
		/* Set continuously mode. */
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
     550:	887a      	ldrh	r2, [r7, #2]
     552:	2380      	movs	r3, #128	; 0x80
     554:	01db      	lsls	r3, r3, #7
     556:	4313      	orrs	r3, r2
     558:	807b      	strh	r3, [r7, #2]
     55a:	e7ff      	b.n	55c <rtc_count_init+0xc0>
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#  endif

	/* Set config and return status. */
	return _rtc_count_set_config(module, config);
}
     55c:	b003      	add	sp, #12
     55e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     560:	40000400 	.word	0x40000400
     564:	00002735 	.word	0x00002735
     568:	000026a9 	.word	0x000026a9
     56c:	000003d9 	.word	0x000003d9
     570:	2000013c 	.word	0x2000013c
     574:	0000037d 	.word	0x0000037d
     578:	00000441 	.word	0x00000441

0000057c <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
     57c:	b510      	push	{r4, lr}
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
	struct rtc_module *module = _rtc_instance[instance_index];
     57e:	4b12      	ldr	r3, [pc, #72]	; (5c8 <RTC_Handler+0x4c>)
     580:	681a      	ldr	r2, [r3, #0]

	Rtc *const rtc_module = module->hw;
     582:	6814      	ldr	r4, [r2, #0]

	/* Combine callback registered and enabled masks */
	uint16_t callback_mask = module->enabled_callback;
     584:	8ad3      	ldrh	r3, [r2, #22]
	callback_mask &= module->registered_callback;
     586:	8a91      	ldrh	r1, [r2, #20]
     588:	4019      	ands	r1, r3

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE0.INTFLAG.reg;
     58a:	7a23      	ldrb	r3, [r4, #8]
	interrupt_status &= rtc_module->MODE0.INTENSET.reg;
     58c:	79e0      	ldrb	r0, [r4, #7]
     58e:	4003      	ands	r3, r0

	if (interrupt_status & RTC_MODE0_INTFLAG_OVF) {
     590:	09d8      	lsrs	r0, r3, #7
     592:	d006      	beq.n	5a2 <RTC_Handler+0x26>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_OVERFLOW)) {
     594:	074b      	lsls	r3, r1, #29
     596:	d501      	bpl.n	59c <RTC_Handler+0x20>
			module->callbacks[RTC_COUNT_CALLBACK_OVERFLOW]();
     598:	6913      	ldr	r3, [r2, #16]
     59a:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_OVF;
     59c:	2380      	movs	r3, #128	; 0x80
     59e:	7223      	strb	r3, [r4, #8]
     5a0:	e010      	b.n	5c4 <RTC_Handler+0x48>

	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 0)) {
     5a2:	07d8      	lsls	r0, r3, #31
     5a4:	d506      	bpl.n	5b4 <RTC_Handler+0x38>
		/* Compare 0 interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_0)) {
     5a6:	07cb      	lsls	r3, r1, #31
     5a8:	d501      	bpl.n	5ae <RTC_Handler+0x32>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_0]();
     5aa:	6893      	ldr	r3, [r2, #8]
     5ac:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 0);
     5ae:	2301      	movs	r3, #1
     5b0:	7223      	strb	r3, [r4, #8]
     5b2:	e007      	b.n	5c4 <RTC_Handler+0x48>

	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 1)) {
     5b4:	079b      	lsls	r3, r3, #30
     5b6:	d505      	bpl.n	5c4 <RTC_Handler+0x48>
		#if (RTC_NUM_OF_COMP16 > 1) || defined(__DOXYGEN__)
		/* Compare 1 interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_1)) {
     5b8:	078b      	lsls	r3, r1, #30
     5ba:	d501      	bpl.n	5c0 <RTC_Handler+0x44>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_1]();
     5bc:	68d3      	ldr	r3, [r2, #12]
     5be:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 1);
     5c0:	2302      	movs	r3, #2
     5c2:	7223      	strb	r3, [r4, #8]
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
	_rtc_interrupt_handler(0);
}
     5c4:	bd10      	pop	{r4, pc}
     5c6:	46c0      	nop			; (mov r8, r8)
     5c8:	2000013c 	.word	0x2000013c

000005cc <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
     5cc:	b5f0      	push	{r4, r5, r6, r7, lr}
     5ce:	4647      	mov	r7, r8
     5d0:	b480      	push	{r7}
     5d2:	000c      	movs	r4, r1
     5d4:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
     5d6:	2800      	cmp	r0, #0
     5d8:	d10d      	bne.n	5f6 <_read+0x2a>
		return -1;
	}

	for (; len > 0; --len) {
     5da:	2a00      	cmp	r2, #0
     5dc:	dd0e      	ble.n	5fc <_read+0x30>
     5de:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
     5e0:	4e08      	ldr	r6, [pc, #32]	; (604 <_read+0x38>)
     5e2:	4d09      	ldr	r5, [pc, #36]	; (608 <_read+0x3c>)
     5e4:	6830      	ldr	r0, [r6, #0]
     5e6:	0021      	movs	r1, r4
     5e8:	682b      	ldr	r3, [r5, #0]
     5ea:	4798      	blx	r3
		ptr++;
     5ec:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
     5ee:	42a7      	cmp	r7, r4
     5f0:	d1f8      	bne.n	5e4 <_read+0x18>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
     5f2:	4640      	mov	r0, r8
     5f4:	e003      	b.n	5fe <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
     5f6:	2001      	movs	r0, #1
     5f8:	4240      	negs	r0, r0
     5fa:	e000      	b.n	5fe <_read+0x32>
	}

	for (; len > 0; --len) {
     5fc:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
     5fe:	bc04      	pop	{r2}
     600:	4690      	mov	r8, r2
     602:	bdf0      	pop	{r4, r5, r6, r7, pc}
     604:	20000148 	.word	0x20000148
     608:	20000140 	.word	0x20000140

0000060c <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
     60c:	b5f0      	push	{r4, r5, r6, r7, lr}
     60e:	4647      	mov	r7, r8
     610:	b480      	push	{r7}
     612:	000e      	movs	r6, r1
     614:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
     616:	3801      	subs	r0, #1
     618:	2802      	cmp	r0, #2
     61a:	d811      	bhi.n	640 <_write+0x34>
		return -1;
	}

	for (; len != 0; --len) {
     61c:	2a00      	cmp	r2, #0
     61e:	d012      	beq.n	646 <_write+0x3a>
     620:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
     622:	4b0c      	ldr	r3, [pc, #48]	; (654 <_write+0x48>)
     624:	4698      	mov	r8, r3
     626:	4f0c      	ldr	r7, [pc, #48]	; (658 <_write+0x4c>)
     628:	4643      	mov	r3, r8
     62a:	6818      	ldr	r0, [r3, #0]
     62c:	5d31      	ldrb	r1, [r6, r4]
     62e:	683b      	ldr	r3, [r7, #0]
     630:	4798      	blx	r3
     632:	2800      	cmp	r0, #0
     634:	db09      	blt.n	64a <_write+0x3e>
			return -1;
		}
		++nChars;
     636:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
     638:	42a5      	cmp	r5, r4
     63a:	d1f5      	bne.n	628 <_write+0x1c>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
     63c:	0020      	movs	r0, r4
     63e:	e006      	b.n	64e <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
     640:	2001      	movs	r0, #1
     642:	4240      	negs	r0, r0
     644:	e003      	b.n	64e <_write+0x42>
	}

	for (; len != 0; --len) {
     646:	2000      	movs	r0, #0
     648:	e001      	b.n	64e <_write+0x42>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
     64a:	2001      	movs	r0, #1
     64c:	4240      	negs	r0, r0
		}
		++nChars;
	}
	return nChars;
}
     64e:	bc04      	pop	{r2}
     650:	4690      	mov	r8, r2
     652:	bdf0      	pop	{r4, r5, r6, r7, pc}
     654:	20000148 	.word	0x20000148
     658:	20000144 	.word	0x20000144

0000065c <configure_adc_VMPPT>:
//=============================================================================
//! \brief Initialize ADC peripheral.
//! \return TRUE if that ADC was successfully configured.
//=============================================================================
bool configure_adc_VMPPT (void)
{
     65c:	b510      	push	{r4, lr}
     65e:	b08c      	sub	sp, #48	; 0x30
    struct adc_config conf_adc;

    adc_get_config_defaults(&conf_adc);
     660:	4668      	mov	r0, sp
     662:	4b11      	ldr	r3, [pc, #68]	; (6a8 <configure_adc_VMPPT+0x4c>)
     664:	4798      	blx	r3

    conf_adc.reference = ADC_REFERENCE_AREFA;
     666:	2303      	movs	r3, #3
     668:	466a      	mov	r2, sp
     66a:	7053      	strb	r3, [r2, #1]
    conf_adc.positive_input = VMPPT_ADC_0_PIN;
     66c:	3301      	adds	r3, #1
     66e:	7313      	strb	r3, [r2, #12]
    
    //system_voltage_reference_enable(ADC_REFERENCE_AREFA);

    adc_init(&adc_instance, ADC_MODULE, &conf_adc);
     670:	4c0e      	ldr	r4, [pc, #56]	; (6ac <configure_adc_VMPPT+0x50>)
     672:	490f      	ldr	r1, [pc, #60]	; (6b0 <configure_adc_VMPPT+0x54>)
     674:	0020      	movs	r0, r4
     676:	4b0f      	ldr	r3, [pc, #60]	; (6b4 <configure_adc_VMPPT+0x58>)
     678:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     67a:	6822      	ldr	r2, [r4, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     67c:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     67e:	b25b      	sxtb	r3, r3
     680:	2b00      	cmp	r3, #0
     682:	dbfb      	blt.n	67c <configure_adc_VMPPT+0x20>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     684:	2180      	movs	r1, #128	; 0x80
     686:	0409      	lsls	r1, r1, #16
     688:	4b0b      	ldr	r3, [pc, #44]	; (6b8 <configure_adc_VMPPT+0x5c>)
     68a:	6019      	str	r1, [r3, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     68c:	7811      	ldrb	r1, [r2, #0]
     68e:	2302      	movs	r3, #2
     690:	430b      	orrs	r3, r1
     692:	7013      	strb	r3, [r2, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     694:	4b05      	ldr	r3, [pc, #20]	; (6ac <configure_adc_VMPPT+0x50>)
     696:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     698:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     69a:	b25b      	sxtb	r3, r3
     69c:	2b00      	cmp	r3, #0
     69e:	dbfb      	blt.n	698 <configure_adc_VMPPT+0x3c>

    adc_enable(&adc_instance);

    return true;
}
     6a0:	2001      	movs	r0, #1
     6a2:	b00c      	add	sp, #48	; 0x30
     6a4:	bd10      	pop	{r4, pc}
     6a6:	46c0      	nop			; (mov r8, r8)
     6a8:	00000a0d 	.word	0x00000a0d
     6ac:	2000014c 	.word	0x2000014c
     6b0:	42004000 	.word	0x42004000
     6b4:	00000a55 	.word	0x00000a55
     6b8:	e000e100 	.word	0xe000e100

000006bc <configure_adc_TEMP>:

bool configure_adc_TEMP (void)
{
     6bc:	b510      	push	{r4, lr}
     6be:	b08c      	sub	sp, #48	; 0x30
    struct adc_config conf_adc;

    adc_get_config_defaults(&conf_adc);
     6c0:	4668      	mov	r0, sp
     6c2:	4b11      	ldr	r3, [pc, #68]	; (708 <configure_adc_TEMP+0x4c>)
     6c4:	4798      	blx	r3

    conf_adc.reference = ADC_REFERENCE_AREFA;
     6c6:	2303      	movs	r3, #3
     6c8:	466a      	mov	r2, sp
     6ca:	7053      	strb	r3, [r2, #1]
    conf_adc.positive_input = TEMP_ADC_1_PIN;
     6cc:	3304      	adds	r3, #4
     6ce:	7313      	strb	r3, [r2, #12]
    
    //system_voltage_reference_enable(ADC_REFERENCE_AREFA);

    adc_init(&adc_instance, ADC_MODULE, &conf_adc);
     6d0:	4c0e      	ldr	r4, [pc, #56]	; (70c <configure_adc_TEMP+0x50>)
     6d2:	490f      	ldr	r1, [pc, #60]	; (710 <configure_adc_TEMP+0x54>)
     6d4:	0020      	movs	r0, r4
     6d6:	4b0f      	ldr	r3, [pc, #60]	; (714 <configure_adc_TEMP+0x58>)
     6d8:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     6da:	6822      	ldr	r2, [r4, #0]
     6dc:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     6de:	b25b      	sxtb	r3, r3
     6e0:	2b00      	cmp	r3, #0
     6e2:	dbfb      	blt.n	6dc <configure_adc_TEMP+0x20>
     6e4:	2180      	movs	r1, #128	; 0x80
     6e6:	0409      	lsls	r1, r1, #16
     6e8:	4b0b      	ldr	r3, [pc, #44]	; (718 <configure_adc_TEMP+0x5c>)
     6ea:	6019      	str	r1, [r3, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     6ec:	7811      	ldrb	r1, [r2, #0]
     6ee:	2302      	movs	r3, #2
     6f0:	430b      	orrs	r3, r1
     6f2:	7013      	strb	r3, [r2, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     6f4:	4b05      	ldr	r3, [pc, #20]	; (70c <configure_adc_TEMP+0x50>)
     6f6:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     6f8:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     6fa:	b25b      	sxtb	r3, r3
     6fc:	2b00      	cmp	r3, #0
     6fe:	dbfb      	blt.n	6f8 <configure_adc_TEMP+0x3c>

    adc_enable(&adc_instance);

    return true;
}
     700:	2001      	movs	r0, #1
     702:	b00c      	add	sp, #48	; 0x30
     704:	bd10      	pop	{r4, pc}
     706:	46c0      	nop			; (mov r8, r8)
     708:	00000a0d 	.word	0x00000a0d
     70c:	2000014c 	.word	0x2000014c
     710:	42004000 	.word	0x42004000
     714:	00000a55 	.word	0x00000a55
     718:	e000e100 	.word	0xe000e100

0000071c <turn_off_adc>:
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     71c:	4b0a      	ldr	r3, [pc, #40]	; (748 <turn_off_adc+0x2c>)
     71e:	681a      	ldr	r2, [r3, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     720:	2080      	movs	r0, #128	; 0x80
     722:	0400      	lsls	r0, r0, #16
     724:	2380      	movs	r3, #128	; 0x80
     726:	4909      	ldr	r1, [pc, #36]	; (74c <turn_off_adc+0x30>)
     728:	50c8      	str	r0, [r1, r3]
     72a:	7e53      	ldrb	r3, [r2, #25]
#	else
		system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	while (adc_is_syncing(module_inst)) {
     72c:	b25b      	sxtb	r3, r3
     72e:	2b00      	cmp	r3, #0
     730:	dbfb      	blt.n	72a <turn_off_adc+0xe>
		/* Wait for synchronization */
	}

	adc_module->CTRLA.reg &= ~ADC_CTRLA_ENABLE;
     732:	7813      	ldrb	r3, [r2, #0]
     734:	2102      	movs	r1, #2
     736:	438b      	bics	r3, r1
     738:	7013      	strb	r3, [r2, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     73a:	4b03      	ldr	r3, [pc, #12]	; (748 <turn_off_adc+0x2c>)
     73c:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     73e:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     740:	b25b      	sxtb	r3, r3
     742:	2b00      	cmp	r3, #0
     744:	dbfb      	blt.n	73e <turn_off_adc+0x22>


void turn_off_adc(void)
{
    adc_disable(&adc_instance);
}
     746:	4770      	bx	lr
     748:	2000014c 	.word	0x2000014c
     74c:	e000e100 	.word	0xe000e100

00000750 <get_value_VMPPT>:


void get_value_VMPPT (uint32_t *value, uint32_t *converted)
{
     750:	b5f0      	push	{r4, r5, r6, r7, lr}
     752:	b083      	sub	sp, #12
     754:	000f      	movs	r7, r1
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     756:	4b1f      	ldr	r3, [pc, #124]	; (7d4 <get_value_VMPPT+0x84>)
     758:	6819      	ldr	r1, [r3, #0]
     75a:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
     75c:	b25b      	sxtb	r3, r3
     75e:	2b00      	cmp	r3, #0
     760:	dbfb      	blt.n	75a <get_value_VMPPT+0xa>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     762:	7b0a      	ldrb	r2, [r1, #12]
     764:	2302      	movs	r3, #2
     766:	4313      	orrs	r3, r2
     768:	730b      	strb	r3, [r1, #12]
     76a:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
     76c:	b25b      	sxtb	r3, r3
     76e:	2b00      	cmp	r3, #0
     770:	dbfb      	blt.n	76a <get_value_VMPPT+0x1a>

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;

	uint32_t status_flags = 0;
     772:	2401      	movs	r4, #1
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     774:	2604      	movs	r6, #4
		status_flags |= ADC_STATUS_WINDOW;
     776:	2502      	movs	r5, #2
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
     778:	7e0b      	ldrb	r3, [r1, #24]
     77a:	b2db      	uxtb	r3, r3

	uint32_t status_flags = 0;
     77c:	0022      	movs	r2, r4
     77e:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     780:	421e      	tst	r6, r3
     782:	d000      	beq.n	786 <get_value_VMPPT+0x36>
		status_flags |= ADC_STATUS_WINDOW;
     784:	432a      	orrs	r2, r5
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     786:	421d      	tst	r5, r3
     788:	d000      	beq.n	78c <get_value_VMPPT+0x3c>
		status_flags |= ADC_STATUS_OVERRUN;
     78a:	4332      	orrs	r2, r6
{
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
     78c:	4214      	tst	r4, r2
     78e:	d0f3      	beq.n	778 <get_value_VMPPT+0x28>
     790:	7e4b      	ldrb	r3, [r1, #25]
	}

	Adc *const adc_module = module_inst->hw;

#if (SAMD) || (SAMR21)
	while (adc_is_syncing(module_inst)) {
     792:	b25b      	sxtb	r3, r3
     794:	2b00      	cmp	r3, #0
     796:	dbfb      	blt.n	790 <get_value_VMPPT+0x40>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
     798:	8b4a      	ldrh	r2, [r1, #26]
     79a:	ab01      	add	r3, sp, #4
     79c:	801a      	strh	r2, [r3, #0]
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
     79e:	2301      	movs	r3, #1
     7a0:	760b      	strb	r3, [r1, #24]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
     7a2:	7e0a      	ldrb	r2, [r1, #24]
     7a4:	b2d2      	uxtb	r2, r2

	uint32_t status_flags = 0;
     7a6:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     7a8:	0754      	lsls	r4, r2, #29
     7aa:	d501      	bpl.n	7b0 <get_value_VMPPT+0x60>
		status_flags |= ADC_STATUS_WINDOW;
     7ac:	2402      	movs	r4, #2
     7ae:	4323      	orrs	r3, r4
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     7b0:	0792      	lsls	r2, r2, #30
     7b2:	d501      	bpl.n	7b8 <get_value_VMPPT+0x68>
		status_flags |= ADC_STATUS_OVERRUN;
     7b4:	2204      	movs	r2, #4
     7b6:	4313      	orrs	r3, r2
	*result = adc_module->RESULT.reg;

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
     7b8:	075b      	lsls	r3, r3, #29
     7ba:	d501      	bpl.n	7c0 <get_value_VMPPT+0x70>
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
     7bc:	2302      	movs	r3, #2
     7be:	760b      	strb	r3, [r1, #24]
    
    do {
        /* Wait for conversion to be done and read out result */
    } while (adc_read(&adc_instance, &adc_reading) == STATUS_BUSY);
    
    reading = ((VMPPT_PULL_UP + VMPPT_PULL_DOWN) * D_ADC_VREF * adc_reading / VMPPT_PULL_DOWN) / 4095;
     7c0:	9b01      	ldr	r3, [sp, #4]
    
    *value = adc_reading;
     7c2:	6003      	str	r3, [r0, #0]
    *converted = reading;
     7c4:	4804      	ldr	r0, [pc, #16]	; (7d8 <get_value_VMPPT+0x88>)
     7c6:	4358      	muls	r0, r3
     7c8:	4904      	ldr	r1, [pc, #16]	; (7dc <get_value_VMPPT+0x8c>)
     7ca:	4b05      	ldr	r3, [pc, #20]	; (7e0 <get_value_VMPPT+0x90>)
     7cc:	4798      	blx	r3
     7ce:	6038      	str	r0, [r7, #0]
    
    return;
}
     7d0:	b003      	add	sp, #12
     7d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     7d4:	2000014c 	.word	0x2000014c
     7d8:	00101d00 	.word	0x00101d00
     7dc:	000dbf24 	.word	0x000dbf24
     7e0:	00002b3d 	.word	0x00002b3d

000007e4 <get_value_TEMP>:


void get_value_TEMP (uint32_t *value, uint32_t *converted)
{
     7e4:	b5f0      	push	{r4, r5, r6, r7, lr}
     7e6:	b083      	sub	sp, #12
     7e8:	000f      	movs	r7, r1
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     7ea:	4b23      	ldr	r3, [pc, #140]	; (878 <get_value_TEMP+0x94>)
     7ec:	6819      	ldr	r1, [r3, #0]
     7ee:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
     7f0:	b25b      	sxtb	r3, r3
     7f2:	2b00      	cmp	r3, #0
     7f4:	dbfb      	blt.n	7ee <get_value_TEMP+0xa>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     7f6:	7b0a      	ldrb	r2, [r1, #12]
     7f8:	2302      	movs	r3, #2
     7fa:	4313      	orrs	r3, r2
     7fc:	730b      	strb	r3, [r1, #12]
     7fe:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
     800:	b25b      	sxtb	r3, r3
     802:	2b00      	cmp	r3, #0
     804:	dbfb      	blt.n	7fe <get_value_TEMP+0x1a>

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;

	uint32_t status_flags = 0;
     806:	2401      	movs	r4, #1
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     808:	2604      	movs	r6, #4
		status_flags |= ADC_STATUS_WINDOW;
     80a:	2502      	movs	r5, #2
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
     80c:	7e0b      	ldrb	r3, [r1, #24]
     80e:	b2db      	uxtb	r3, r3

	uint32_t status_flags = 0;
     810:	0022      	movs	r2, r4
     812:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     814:	421e      	tst	r6, r3
     816:	d000      	beq.n	81a <get_value_TEMP+0x36>
		status_flags |= ADC_STATUS_WINDOW;
     818:	432a      	orrs	r2, r5
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     81a:	421d      	tst	r5, r3
     81c:	d000      	beq.n	820 <get_value_TEMP+0x3c>
		status_flags |= ADC_STATUS_OVERRUN;
     81e:	4332      	orrs	r2, r6
{
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
     820:	4214      	tst	r4, r2
     822:	d0f3      	beq.n	80c <get_value_TEMP+0x28>
     824:	7e4b      	ldrb	r3, [r1, #25]
	}

	Adc *const adc_module = module_inst->hw;

#if (SAMD) || (SAMR21)
	while (adc_is_syncing(module_inst)) {
     826:	b25b      	sxtb	r3, r3
     828:	2b00      	cmp	r3, #0
     82a:	dbfb      	blt.n	824 <get_value_TEMP+0x40>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
     82c:	8b4a      	ldrh	r2, [r1, #26]
     82e:	ab01      	add	r3, sp, #4
     830:	801a      	strh	r2, [r3, #0]
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
     832:	2301      	movs	r3, #1
     834:	760b      	strb	r3, [r1, #24]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
     836:	7e0a      	ldrb	r2, [r1, #24]
     838:	b2d2      	uxtb	r2, r2

	uint32_t status_flags = 0;
     83a:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     83c:	0754      	lsls	r4, r2, #29
     83e:	d501      	bpl.n	844 <get_value_TEMP+0x60>
		status_flags |= ADC_STATUS_WINDOW;
     840:	2402      	movs	r4, #2
     842:	4323      	orrs	r3, r4
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     844:	0792      	lsls	r2, r2, #30
     846:	d501      	bpl.n	84c <get_value_TEMP+0x68>
		status_flags |= ADC_STATUS_OVERRUN;
     848:	2204      	movs	r2, #4
     84a:	4313      	orrs	r3, r2
	*result = adc_module->RESULT.reg;

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
     84c:	075b      	lsls	r3, r3, #29
     84e:	d501      	bpl.n	854 <get_value_TEMP+0x70>
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
     850:	2302      	movs	r3, #2
     852:	760b      	strb	r3, [r1, #24]
    
    do {
        /* Wait for conversion to be done and read out result */
    } while (adc_read(&adc_instance, &adc_reading) == STATUS_BUSY);
    
    reading = D_ADC_VREF * adc_reading / 4095;
     854:	9b01      	ldr	r3, [sp, #4]
    
    uint32_t temp = (1858300 - 1000 * (uint32_t)reading) / 1167; // + 2731; // Remove the earlier commentary for convertion to Kelvin
    
    *value = adc_reading;
     856:	6003      	str	r3, [r0, #0]
    *converted = temp;
     858:	4808      	ldr	r0, [pc, #32]	; (87c <get_value_TEMP+0x98>)
     85a:	4358      	muls	r0, r3
     85c:	4c08      	ldr	r4, [pc, #32]	; (880 <get_value_TEMP+0x9c>)
     85e:	4909      	ldr	r1, [pc, #36]	; (884 <get_value_TEMP+0xa0>)
     860:	47a0      	blx	r4
     862:	23fa      	movs	r3, #250	; 0xfa
     864:	009b      	lsls	r3, r3, #2
     866:	4358      	muls	r0, r3
     868:	4b07      	ldr	r3, [pc, #28]	; (888 <get_value_TEMP+0xa4>)
     86a:	1a18      	subs	r0, r3, r0
     86c:	4907      	ldr	r1, [pc, #28]	; (88c <get_value_TEMP+0xa8>)
     86e:	47a0      	blx	r4
     870:	6038      	str	r0, [r7, #0]
    
    return;
     872:	b003      	add	sp, #12
     874:	bdf0      	pop	{r4, r5, r6, r7, pc}
     876:	46c0      	nop			; (mov r8, r8)
     878:	2000014c 	.word	0x2000014c
     87c:	00000ce4 	.word	0x00000ce4
     880:	00002b3d 	.word	0x00002b3d
     884:	00000fff 	.word	0x00000fff
     888:	001c5afc 	.word	0x001c5afc
     88c:	0000048f 	.word	0x0000048f

00000890 <configure_dac>:
//
struct dac_module dac_instance;

//
void configure_dac()
{
     890:	b510      	push	{r4, lr}
     892:	b082      	sub	sp, #8
    struct dac_config config_dac;
    dac_get_config_defaults(&config_dac);
     894:	4668      	mov	r0, sp
     896:	4b07      	ldr	r3, [pc, #28]	; (8b4 <configure_dac+0x24>)
     898:	4798      	blx	r3
    config_dac.reference = DAC_REFERENCE_INT1V;
     89a:	2300      	movs	r3, #0
     89c:	466a      	mov	r2, sp
     89e:	7013      	strb	r3, [r2, #0]
    dac_init(&dac_instance, DAC, &config_dac);
     8a0:	4c05      	ldr	r4, [pc, #20]	; (8b8 <configure_dac+0x28>)
     8a2:	4906      	ldr	r1, [pc, #24]	; (8bc <configure_dac+0x2c>)
     8a4:	0020      	movs	r0, r4
     8a6:	4b06      	ldr	r3, [pc, #24]	; (8c0 <configure_dac+0x30>)
     8a8:	4798      	blx	r3
    dac_enable(&dac_instance);
     8aa:	0020      	movs	r0, r4
     8ac:	4b05      	ldr	r3, [pc, #20]	; (8c4 <configure_dac+0x34>)
     8ae:	4798      	blx	r3
}
     8b0:	b002      	add	sp, #8
     8b2:	bd10      	pop	{r4, pc}
     8b4:	00000f45 	.word	0x00000f45
     8b8:	2000016c 	.word	0x2000016c
     8bc:	42004800 	.word	0x42004800
     8c0:	00000f59 	.word	0x00000f59
     8c4:	00001031 	.word	0x00001031

000008c8 <set_led_bright_percent>:

//
void set_led_bright_percent(uint16_t perthousand)
{
     8c8:	b510      	push	{r4, lr}
    uint16_t led_data = (perthousand*DAC_LED_FULL)/1000;
    
    dac_chan_write(&dac_instance, DAC_CHANNEL_0, led_data);
     8ca:	2356      	movs	r3, #86	; 0x56
     8cc:	33ff      	adds	r3, #255	; 0xff
     8ce:	4358      	muls	r0, r3
     8d0:	21fa      	movs	r1, #250	; 0xfa
     8d2:	0089      	lsls	r1, r1, #2
     8d4:	4b03      	ldr	r3, [pc, #12]	; (8e4 <set_led_bright_percent+0x1c>)
     8d6:	4798      	blx	r3
     8d8:	b282      	uxth	r2, r0
     8da:	2100      	movs	r1, #0
     8dc:	4802      	ldr	r0, [pc, #8]	; (8e8 <set_led_bright_percent+0x20>)
     8de:	4b03      	ldr	r3, [pc, #12]	; (8ec <set_led_bright_percent+0x24>)
     8e0:	4798      	blx	r3
     8e2:	bd10      	pop	{r4, pc}
     8e4:	00002c51 	.word	0x00002c51
     8e8:	2000016c 	.word	0x2000016c
     8ec:	0000106d 	.word	0x0000106d

000008f0 <configure_gas_gauge>:

const uint8_t test_pattern[] = {0xF0, 0x01};
static uint8_t read_buffer[DATA_LENGTH];

void configure_gas_gauge()
{
     8f0:	b530      	push	{r4, r5, lr}
     8f2:	b08f      	sub	sp, #60	; 0x3c
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
     8f4:	aa01      	add	r2, sp, #4
     8f6:	2364      	movs	r3, #100	; 0x64
     8f8:	9301      	str	r3, [sp, #4]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
     8fa:	4b21      	ldr	r3, [pc, #132]	; (980 <configure_gas_gauge+0x90>)
     8fc:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
     8fe:	2300      	movs	r3, #0
     900:	6093      	str	r3, [r2, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
     902:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
     904:	7613      	strb	r3, [r2, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
     906:	2180      	movs	r1, #128	; 0x80
     908:	0389      	lsls	r1, r1, #14
     90a:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
     90c:	2101      	movs	r1, #1
     90e:	4249      	negs	r1, r1
     910:	82d1      	strh	r1, [r2, #22]
	config->unknown_bus_state_timeout = 65535;
     912:	8291      	strh	r1, [r2, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
     914:	3125      	adds	r1, #37	; 0x25
     916:	5453      	strb	r3, [r2, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
     918:	6293      	str	r3, [r2, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
     91a:	3108      	adds	r1, #8
     91c:	5453      	strb	r3, [r2, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
     91e:	3101      	adds	r1, #1
     920:	5453      	strb	r3, [r2, r1]
	config->master_scl_low_extend_timeout  = false;
     922:	3101      	adds	r1, #1
     924:	5453      	strb	r3, [r2, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
     926:	33d7      	adds	r3, #215	; 0xd7
     928:	8613      	strh	r3, [r2, #48]	; 0x30
    struct i2c_master_config config_gas_gauge;
    
    i2c_master_get_config_defaults(&config_gas_gauge);
    
    config_gas_gauge.baud_rate   = I2C_MASTER_BAUD_RATE_100KHZ;
    config_gas_gauge.pinmux_pad0 = GAS_GAUGE_I2C_SERCOM_PINMUX_PAD0;
     92a:	4b16      	ldr	r3, [pc, #88]	; (984 <configure_gas_gauge+0x94>)
     92c:	61d3      	str	r3, [r2, #28]
    config_gas_gauge.pinmux_pad1 = GAS_GAUGE_I2C_SERCOM_PINMUX_PAD1;
     92e:	4b16      	ldr	r3, [pc, #88]	; (988 <configure_gas_gauge+0x98>)
     930:	6213      	str	r3, [r2, #32]
    
    i2c_master_init(&gas_gauge_instance, GAS_GAUGE_I2C_MODULE, &config_gas_gauge);
     932:	4c16      	ldr	r4, [pc, #88]	; (98c <configure_gas_gauge+0x9c>)
     934:	4916      	ldr	r1, [pc, #88]	; (990 <configure_gas_gauge+0xa0>)
     936:	0020      	movs	r0, r4
     938:	4b16      	ldr	r3, [pc, #88]	; (994 <configure_gas_gauge+0xa4>)
     93a:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     93c:	6824      	ldr	r4, [r4, #0]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     93e:	2207      	movs	r2, #7
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     940:	69e3      	ldr	r3, [r4, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     942:	421a      	tst	r2, r3
     944:	d1fc      	bne.n	940 <configure_gas_gauge+0x50>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
     946:	6822      	ldr	r2, [r4, #0]
     948:	2302      	movs	r3, #2
     94a:	4313      	orrs	r3, r2
     94c:	6023      	str	r3, [r4, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     94e:	4d0f      	ldr	r5, [pc, #60]	; (98c <configure_gas_gauge+0x9c>)
     950:	6828      	ldr	r0, [r5, #0]
     952:	4b11      	ldr	r3, [pc, #68]	; (998 <configure_gas_gauge+0xa8>)
     954:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     956:	231f      	movs	r3, #31
     958:	4018      	ands	r0, r3
     95a:	3b1e      	subs	r3, #30
     95c:	4083      	lsls	r3, r0
     95e:	4a0f      	ldr	r2, [pc, #60]	; (99c <configure_gas_gauge+0xac>)
     960:	6013      	str	r3, [r2, #0]
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     962:	88e8      	ldrh	r0, [r5, #6]
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Timeout counter used to force bus state */
	uint32_t timeout_counter = 0;
     964:	2300      	movs	r3, #0
#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
     966:	2110      	movs	r1, #16
     968:	e005      	b.n	976 <configure_gas_gauge+0x86>
		timeout_counter++;
     96a:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     96c:	4283      	cmp	r3, r0
     96e:	d302      	bcc.n	976 <configure_gas_gauge+0x86>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
     970:	2310      	movs	r3, #16
     972:	8363      	strh	r3, [r4, #26]
     974:	e002      	b.n	97c <configure_gas_gauge+0x8c>
#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
     976:	8b62      	ldrh	r2, [r4, #26]
     978:	420a      	tst	r2, r1
     97a:	d0f6      	beq.n	96a <configure_gas_gauge+0x7a>
    
    i2c_master_enable(&gas_gauge_instance);
}
     97c:	b00f      	add	sp, #60	; 0x3c
     97e:	bd30      	pop	{r4, r5, pc}
     980:	00000d48 	.word	0x00000d48
     984:	00080002 	.word	0x00080002
     988:	00090002 	.word	0x00090002
     98c:	20000190 	.word	0x20000190
     990:	42000800 	.word	0x42000800
     994:	0000115d 	.word	0x0000115d
     998:	000020ed 	.word	0x000020ed
     99c:	e000e100 	.word	0xe000e100

000009a0 <configure_rtc_count>:
#include "OCTO_RTC.h"

struct rtc_module rtc_instance;

void configure_rtc_count()
{
     9a0:	b510      	push	{r4, lr}
     9a2:	b084      	sub	sp, #16
	/* Sanity check argument */
	Assert(config);

	/* Set default into configuration structure */
	config->prescaler           = RTC_COUNT_PRESCALER_DIV_1024;
	config->mode                = RTC_COUNT_MODE_32BIT;
     9a4:	2201      	movs	r2, #1
     9a6:	466b      	mov	r3, sp
     9a8:	709a      	strb	r2, [r3, #2]
	config->clear_on_match      = false;
     9aa:	2300      	movs	r3, #0
     9ac:	4669      	mov	r1, sp
     9ae:	70cb      	strb	r3, [r1, #3]
#if (SAML21XXXB) || (SAML22) || (SAMC20) || (SAMC21)
	config->enable_read_sync    = true;
#endif

	for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
		config->compare_values[i] = 0;
     9b0:	9302      	str	r3, [sp, #8]
     9b2:	9303      	str	r3, [sp, #12]
    struct rtc_count_config config_rtc_count;
    
    rtc_count_get_config_defaults(&config_rtc_count);
    
    config_rtc_count.prescaler = RTC_COUNT_PRESCALER_DIV_1;
     9b4:	800b      	strh	r3, [r1, #0]
    
#ifdef FEATURE_RTC_CONTINUOUSLY_UPDATED
    config_rtc_count.continuously_update = true;
     9b6:	710a      	strb	r2, [r1, #4]
#endif

    rtc_count_init(&rtc_instance, RTC, &config_rtc_count);
     9b8:	4c05      	ldr	r4, [pc, #20]	; (9d0 <configure_rtc_count+0x30>)
     9ba:	466a      	mov	r2, sp
     9bc:	4905      	ldr	r1, [pc, #20]	; (9d4 <configure_rtc_count+0x34>)
     9be:	0020      	movs	r0, r4
     9c0:	4b05      	ldr	r3, [pc, #20]	; (9d8 <configure_rtc_count+0x38>)
     9c2:	4798      	blx	r3
    rtc_count_enable(&rtc_instance);
     9c4:	0020      	movs	r0, r4
     9c6:	4b05      	ldr	r3, [pc, #20]	; (9dc <configure_rtc_count+0x3c>)
     9c8:	4798      	blx	r3
}
     9ca:	b004      	add	sp, #16
     9cc:	bd10      	pop	{r4, pc}
     9ce:	46c0      	nop			; (mov r8, r8)
     9d0:	200001b8 	.word	0x200001b8
     9d4:	40001400 	.word	0x40001400
     9d8:	0000049d 	.word	0x0000049d
     9dc:	00000385 	.word	0x00000385

000009e0 <get_tick>:

uint32_t get_tick()
{
     9e0:	b510      	push	{r4, lr}
    return rtc_count_get_count(&rtc_instance);
     9e2:	4802      	ldr	r0, [pc, #8]	; (9ec <get_tick+0xc>)
     9e4:	4b02      	ldr	r3, [pc, #8]	; (9f0 <get_tick+0x10>)
     9e6:	4798      	blx	r3
}
     9e8:	bd10      	pop	{r4, pc}
     9ea:	46c0      	nop			; (mov r8, r8)
     9ec:	200001b8 	.word	0x200001b8
     9f0:	00000405 	.word	0x00000405

000009f4 <tick_elapsed>:
//! \param[in] reference The reference time
//!
//! \return The number of milliseconds elapsed
//=============================================================================
uint32_t tick_elapsed(uint32_t reference)
{
     9f4:	b510      	push	{r4, lr}
     9f6:	0004      	movs	r4, r0
    uint32_t now = rtc_count_get_count(&rtc_instance);
     9f8:	4802      	ldr	r0, [pc, #8]	; (a04 <tick_elapsed+0x10>)
     9fa:	4b03      	ldr	r3, [pc, #12]	; (a08 <tick_elapsed+0x14>)
     9fc:	4798      	blx	r3
    
    return  (now - reference);
     9fe:	1b00      	subs	r0, r0, r4
     a00:	bd10      	pop	{r4, pc}
     a02:	46c0      	nop			; (mov r8, r8)
     a04:	200001b8 	.word	0x200001b8
     a08:	00000405 	.word	0x00000405

00000a0c <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     a0c:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     a0e:	2200      	movs	r2, #0
     a10:	2300      	movs	r3, #0
     a12:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
     a14:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
     a16:	2100      	movs	r1, #0
     a18:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     a1a:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     a1c:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     a1e:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
     a20:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     a22:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
     a24:	7303      	strb	r3, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     a26:	24c0      	movs	r4, #192	; 0xc0
     a28:	0164      	lsls	r4, r4, #5
     a2a:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     a2c:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     a2e:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
     a30:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
     a32:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
     a34:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     a36:	242a      	movs	r4, #42	; 0x2a
     a38:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
     a3a:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
     a3c:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
     a3e:	3c06      	subs	r4, #6
     a40:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     a42:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     a44:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     a46:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
     a48:	232b      	movs	r3, #43	; 0x2b
     a4a:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
     a4c:	3301      	adds	r3, #1
     a4e:	54c1      	strb	r1, [r0, r3]
}
     a50:	bd10      	pop	{r4, pc}
     a52:	46c0      	nop			; (mov r8, r8)

00000a54 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     a54:	b5f0      	push	{r4, r5, r6, r7, lr}
     a56:	465f      	mov	r7, fp
     a58:	4656      	mov	r6, sl
     a5a:	464d      	mov	r5, r9
     a5c:	4644      	mov	r4, r8
     a5e:	b4f0      	push	{r4, r5, r6, r7}
     a60:	b097      	sub	sp, #92	; 0x5c
     a62:	0007      	movs	r7, r0
     a64:	0016      	movs	r6, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     a66:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     a68:	4ac2      	ldr	r2, [pc, #776]	; (d74 <adc_init+0x320>)
     a6a:	6a13      	ldr	r3, [r2, #32]
     a6c:	2080      	movs	r0, #128	; 0x80
     a6e:	0240      	lsls	r0, r0, #9
     a70:	4303      	orrs	r3, r0
     a72:	6213      	str	r3, [r2, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     a74:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     a76:	2005      	movs	r0, #5
	module_inst->hw = hw;

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     a78:	07db      	lsls	r3, r3, #31
     a7a:	d500      	bpl.n	a7e <adc_init+0x2a>
     a7c:	e1f3      	b.n	e66 <adc_init+0x412>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     a7e:	780b      	ldrb	r3, [r1, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
     a80:	3017      	adds	r0, #23
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     a82:	079b      	lsls	r3, r3, #30
     a84:	d500      	bpl.n	a88 <adc_init+0x34>
     a86:	e1ee      	b.n	e66 <adc_init+0x412>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
     a88:	7873      	ldrb	r3, [r6, #1]
     a8a:	713b      	strb	r3, [r7, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     a8c:	2b00      	cmp	r3, #0
     a8e:	d104      	bne.n	a9a <adc_init+0x46>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     a90:	4ab9      	ldr	r2, [pc, #740]	; (d78 <adc_init+0x324>)
     a92:	6c11      	ldr	r1, [r2, #64]	; 0x40
     a94:	3304      	adds	r3, #4
     a96:	430b      	orrs	r3, r1
     a98:	6413      	str	r3, [r2, #64]	; 0x40
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#if ADC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
     a9a:	2300      	movs	r3, #0
     a9c:	60bb      	str	r3, [r7, #8]
     a9e:	60fb      	str	r3, [r7, #12]
     aa0:	613b      	str	r3, [r7, #16]
	};

	module_inst->registered_callback_mask = 0;
     aa2:	76bb      	strb	r3, [r7, #26]
	module_inst->enabled_callback_mask = 0;
     aa4:	76fb      	strb	r3, [r7, #27]
	module_inst->remaining_conversions = 0;
     aa6:	833b      	strh	r3, [r7, #24]
	module_inst->job_status = STATUS_OK;
     aa8:	773b      	strb	r3, [r7, #28]

	_adc_instances[0] = module_inst;
     aaa:	4bb4      	ldr	r3, [pc, #720]	; (d7c <adc_init+0x328>)
     aac:	601f      	str	r7, [r3, #0]

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     aae:	232a      	movs	r3, #42	; 0x2a
     ab0:	5cf3      	ldrb	r3, [r6, r3]
     ab2:	2b00      	cmp	r3, #0
     ab4:	d105      	bne.n	ac2 <adc_init+0x6e>
     ab6:	7d33      	ldrb	r3, [r6, #20]
     ab8:	2b00      	cmp	r3, #0
     aba:	d102      	bne.n	ac2 <adc_init+0x6e>
			!config->freerunning) {
		module_inst->software_trigger = true;
     abc:	3301      	adds	r3, #1
     abe:	777b      	strb	r3, [r7, #29]
     ac0:	e001      	b.n	ac6 <adc_init+0x72>
	} else {
		module_inst->software_trigger = false;
     ac2:	2300      	movs	r3, #0
     ac4:	777b      	strb	r3, [r7, #29]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
     ac6:	683b      	ldr	r3, [r7, #0]
     ac8:	469b      	mov	fp, r3

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
     aca:	7833      	ldrb	r3, [r6, #0]
     acc:	466a      	mov	r2, sp
     ace:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     ad0:	4669      	mov	r1, sp
     ad2:	201e      	movs	r0, #30
     ad4:	4baa      	ldr	r3, [pc, #680]	; (d80 <adc_init+0x32c>)
     ad6:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
     ad8:	201e      	movs	r0, #30
     ada:	4baa      	ldr	r3, [pc, #680]	; (d84 <adc_init+0x330>)
     adc:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
     ade:	232c      	movs	r3, #44	; 0x2c
     ae0:	5cf3      	ldrb	r3, [r6, r3]
     ae2:	2b00      	cmp	r3, #0
     ae4:	d047      	beq.n	b76 <adc_init+0x122>
		uint8_t offset = config->pin_scan.offset_start_scan;
     ae6:	222b      	movs	r2, #43	; 0x2b
     ae8:	5cb5      	ldrb	r5, [r6, r2]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
     aea:	7b32      	ldrb	r2, [r6, #12]
     aec:	4691      	mov	r9, r2
	system_gclk_chan_enable(ADC_GCLK_ID);

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
     aee:	18aa      	adds	r2, r5, r2
     af0:	b2d2      	uxtb	r2, r2
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
     af2:	189b      	adds	r3, r3, r2
     af4:	b2db      	uxtb	r3, r3
     af6:	4698      	mov	r8, r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
     af8:	429a      	cmp	r2, r3
     afa:	d226      	bcs.n	b4a <adc_init+0xf6>
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     afc:	4ba2      	ldr	r3, [pc, #648]	; (d88 <adc_init+0x334>)
     afe:	469a      	mov	sl, r3

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
		config.mux_position = 1;

		system_pinmux_pin_set_config(pin_map_result, &config);
     b00:	0033      	movs	r3, r6
     b02:	464e      	mov	r6, r9
     b04:	46b9      	mov	r9, r7
     b06:	4647      	mov	r7, r8
     b08:	4698      	mov	r8, r3
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     b0a:	240f      	movs	r4, #15
     b0c:	402c      	ands	r4, r5
     b0e:	4643      	mov	r3, r8
     b10:	7b1b      	ldrb	r3, [r3, #12]
     b12:	18e4      	adds	r4, r4, r3
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     b14:	2250      	movs	r2, #80	; 0x50
     b16:	499d      	ldr	r1, [pc, #628]	; (d8c <adc_init+0x338>)
     b18:	a802      	add	r0, sp, #8
     b1a:	47d0      	blx	sl
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     b1c:	2c13      	cmp	r4, #19
     b1e:	d80c      	bhi.n	b3a <adc_init+0xe6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     b20:	00a4      	lsls	r4, r4, #2
     b22:	ab02      	add	r3, sp, #8
     b24:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     b26:	a901      	add	r1, sp, #4
     b28:	2300      	movs	r3, #0
     b2a:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     b2c:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     b2e:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     b30:	3301      	adds	r3, #1
     b32:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     b34:	b2c0      	uxtb	r0, r0
     b36:	4b96      	ldr	r3, [pc, #600]	; (d90 <adc_init+0x33c>)
     b38:	4798      	blx	r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
     b3a:	3501      	adds	r5, #1
     b3c:	b2ed      	uxtb	r5, r5
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
     b3e:	1973      	adds	r3, r6, r5
     b40:	b2db      	uxtb	r3, r3
     b42:	42bb      	cmp	r3, r7
     b44:	d3e1      	bcc.n	b0a <adc_init+0xb6>
     b46:	464f      	mov	r7, r9
     b48:	4646      	mov	r6, r8
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
     b4a:	89f4      	ldrh	r4, [r6, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     b4c:	2250      	movs	r2, #80	; 0x50
     b4e:	498f      	ldr	r1, [pc, #572]	; (d8c <adc_init+0x338>)
     b50:	a802      	add	r0, sp, #8
     b52:	4b8d      	ldr	r3, [pc, #564]	; (d88 <adc_init+0x334>)
     b54:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     b56:	2c13      	cmp	r4, #19
     b58:	d837      	bhi.n	bca <adc_init+0x176>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     b5a:	00a4      	lsls	r4, r4, #2
     b5c:	ab02      	add	r3, sp, #8
     b5e:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     b60:	a901      	add	r1, sp, #4
     b62:	2300      	movs	r3, #0
     b64:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     b66:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     b68:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     b6a:	3301      	adds	r3, #1
     b6c:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     b6e:	b2c0      	uxtb	r0, r0
     b70:	4b87      	ldr	r3, [pc, #540]	; (d90 <adc_init+0x33c>)
     b72:	4798      	blx	r3
     b74:	e029      	b.n	bca <adc_init+0x176>
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
     b76:	7b34      	ldrb	r4, [r6, #12]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     b78:	2250      	movs	r2, #80	; 0x50
     b7a:	4984      	ldr	r1, [pc, #528]	; (d8c <adc_init+0x338>)
     b7c:	a802      	add	r0, sp, #8
     b7e:	4b82      	ldr	r3, [pc, #520]	; (d88 <adc_init+0x334>)
     b80:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     b82:	2c13      	cmp	r4, #19
     b84:	d80c      	bhi.n	ba0 <adc_init+0x14c>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     b86:	00a4      	lsls	r4, r4, #2
     b88:	ab02      	add	r3, sp, #8
     b8a:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     b8c:	a901      	add	r1, sp, #4
     b8e:	2300      	movs	r3, #0
     b90:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     b92:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     b94:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     b96:	3301      	adds	r3, #1
     b98:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     b9a:	b2c0      	uxtb	r0, r0
     b9c:	4b7c      	ldr	r3, [pc, #496]	; (d90 <adc_init+0x33c>)
     b9e:	4798      	blx	r3
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
     ba0:	89f4      	ldrh	r4, [r6, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     ba2:	2250      	movs	r2, #80	; 0x50
     ba4:	4979      	ldr	r1, [pc, #484]	; (d8c <adc_init+0x338>)
     ba6:	a802      	add	r0, sp, #8
     ba8:	4b77      	ldr	r3, [pc, #476]	; (d88 <adc_init+0x334>)
     baa:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     bac:	2c13      	cmp	r4, #19
     bae:	d80c      	bhi.n	bca <adc_init+0x176>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     bb0:	00a4      	lsls	r4, r4, #2
     bb2:	ab02      	add	r3, sp, #8
     bb4:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     bb6:	a901      	add	r1, sp, #4
     bb8:	2300      	movs	r3, #0
     bba:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     bbc:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     bbe:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     bc0:	3301      	adds	r3, #1
     bc2:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     bc4:	b2c0      	uxtb	r0, r0
     bc6:	4b72      	ldr	r3, [pc, #456]	; (d90 <adc_init+0x33c>)
     bc8:	4798      	blx	r3
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
     bca:	7d73      	ldrb	r3, [r6, #21]
     bcc:	009b      	lsls	r3, r3, #2
     bce:	b2db      	uxtb	r3, r3
     bd0:	465a      	mov	r2, fp
     bd2:	7013      	strb	r3, [r2, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
     bd4:	7db3      	ldrb	r3, [r6, #22]
     bd6:	01db      	lsls	r3, r3, #7
     bd8:	7872      	ldrb	r2, [r6, #1]
     bda:	4313      	orrs	r3, r2
     bdc:	b2db      	uxtb	r3, r3
     bde:	465a      	mov	r2, fp
     be0:	7053      	strb	r3, [r2, #1]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
     be2:	7933      	ldrb	r3, [r6, #4]
     be4:	2b34      	cmp	r3, #52	; 0x34
     be6:	d900      	bls.n	bea <adc_init+0x196>
     be8:	e13c      	b.n	e64 <adc_init+0x410>
     bea:	009b      	lsls	r3, r3, #2
     bec:	4a69      	ldr	r2, [pc, #420]	; (d94 <adc_init+0x340>)
     bee:	58d3      	ldr	r3, [r2, r3]
     bf0:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     bf2:	2104      	movs	r1, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     bf4:	2410      	movs	r4, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
     bf6:	2202      	movs	r2, #2
     bf8:	e01a      	b.n	c30 <adc_init+0x1dc>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
     bfa:	7c72      	ldrb	r2, [r6, #17]
		accumulate = config->accumulate_samples;
     bfc:	7c31      	ldrb	r1, [r6, #16]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     bfe:	2410      	movs	r4, #16
     c00:	e016      	b.n	c30 <adc_init+0x1dc>
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     c02:	2106      	movs	r1, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     c04:	2410      	movs	r4, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
     c06:	2201      	movs	r2, #1
     c08:	e012      	b.n	c30 <adc_init+0x1dc>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     c0a:	2108      	movs	r1, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     c0c:	2410      	movs	r4, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     c0e:	2200      	movs	r2, #0
     c10:	e00e      	b.n	c30 <adc_init+0x1dc>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     c12:	2100      	movs	r1, #0
		resolution = ADC_RESOLUTION_16BIT;
		break;
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
     c14:	2430      	movs	r4, #48	; 0x30
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     c16:	2200      	movs	r2, #0
     c18:	e00a      	b.n	c30 <adc_init+0x1dc>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     c1a:	2100      	movs	r1, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
     c1c:	2420      	movs	r4, #32
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     c1e:	2200      	movs	r2, #0
     c20:	e006      	b.n	c30 <adc_init+0x1dc>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     c22:	2100      	movs	r1, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
     c24:	2400      	movs	r4, #0
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     c26:	2200      	movs	r2, #0
     c28:	e002      	b.n	c30 <adc_init+0x1dc>
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     c2a:	2102      	movs	r1, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     c2c:	2410      	movs	r4, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
     c2e:	2201      	movs	r2, #1
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     c30:	0112      	lsls	r2, r2, #4
     c32:	2370      	movs	r3, #112	; 0x70
     c34:	4013      	ands	r3, r2
     c36:	430b      	orrs	r3, r1
     c38:	465a      	mov	r2, fp
     c3a:	7093      	strb	r3, [r2, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
     c3c:	7df3      	ldrb	r3, [r6, #23]
		return STATUS_ERR_INVALID_ARG;
     c3e:	2017      	movs	r0, #23
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
     c40:	2b3f      	cmp	r3, #63	; 0x3f
     c42:	d900      	bls.n	c46 <adc_init+0x1f2>
     c44:	e10f      	b.n	e66 <adc_init+0x412>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
     c46:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     c48:	683a      	ldr	r2, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     c4a:	7e53      	ldrb	r3, [r2, #25]
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
	}

	while (adc_is_syncing(module_inst)) {
     c4c:	b25b      	sxtb	r3, r3
     c4e:	2b00      	cmp	r3, #0
     c50:	dbfb      	blt.n	c4a <adc_init+0x1f6>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     c52:	7cf2      	ldrb	r2, [r6, #19]
     c54:	8873      	ldrh	r3, [r6, #2]
     c56:	4313      	orrs	r3, r2
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     c58:	2224      	movs	r2, #36	; 0x24
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     c5a:	5cb2      	ldrb	r2, [r6, r2]
     c5c:	00d2      	lsls	r2, r2, #3
     c5e:	4313      	orrs	r3, r2
     c60:	7d32      	ldrb	r2, [r6, #20]
     c62:	0092      	lsls	r2, r2, #2
     c64:	4313      	orrs	r3, r2
     c66:	7cb2      	ldrb	r2, [r6, #18]
     c68:	0052      	lsls	r2, r2, #1
     c6a:	4313      	orrs	r3, r2
     c6c:	4323      	orrs	r3, r4
     c6e:	465a      	mov	r2, fp
     c70:	8093      	strh	r3, [r2, #4]
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     c72:	7e33      	ldrb	r3, [r6, #24]
     c74:	2b00      	cmp	r3, #0
     c76:	d020      	beq.n	cba <adc_init+0x266>
		switch (resolution) {
     c78:	2c10      	cmp	r4, #16
     c7a:	d05c      	beq.n	d36 <adc_init+0x2e2>
     c7c:	d802      	bhi.n	c84 <adc_init+0x230>
     c7e:	2c00      	cmp	r4, #0
     c80:	d03b      	beq.n	cfa <adc_init+0x2a6>
     c82:	e01a      	b.n	cba <adc_init+0x266>
     c84:	2c20      	cmp	r4, #32
     c86:	d01a      	beq.n	cbe <adc_init+0x26a>
     c88:	2c30      	cmp	r4, #48	; 0x30
     c8a:	d116      	bne.n	cba <adc_init+0x266>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
     c8c:	7cf2      	ldrb	r2, [r6, #19]
     c8e:	2a00      	cmp	r2, #0
     c90:	d00a      	beq.n	ca8 <adc_init+0x254>
     c92:	69f2      	ldr	r2, [r6, #28]
     c94:	3280      	adds	r2, #128	; 0x80
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     c96:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
     c98:	2aff      	cmp	r2, #255	; 0xff
     c9a:	d900      	bls.n	c9e <adc_init+0x24a>
     c9c:	e0e3      	b.n	e66 <adc_init+0x412>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
     c9e:	6a32      	ldr	r2, [r6, #32]
     ca0:	3280      	adds	r2, #128	; 0x80
     ca2:	2aff      	cmp	r2, #255	; 0xff
     ca4:	d900      	bls.n	ca8 <adc_init+0x254>
     ca6:	e0de      	b.n	e66 <adc_init+0x412>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     ca8:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
     caa:	69f2      	ldr	r2, [r6, #28]
     cac:	2aff      	cmp	r2, #255	; 0xff
     cae:	dd00      	ble.n	cb2 <adc_init+0x25e>
     cb0:	e0d9      	b.n	e66 <adc_init+0x412>
     cb2:	6a32      	ldr	r2, [r6, #32]
     cb4:	2aff      	cmp	r2, #255	; 0xff
     cb6:	dd00      	ble.n	cba <adc_init+0x266>
     cb8:	e0d5      	b.n	e66 <adc_init+0x412>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     cba:	6839      	ldr	r1, [r7, #0]
     cbc:	e072      	b.n	da4 <adc_init+0x350>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
     cbe:	7cf2      	ldrb	r2, [r6, #19]
     cc0:	2a00      	cmp	r2, #0
     cc2:	d00f      	beq.n	ce4 <adc_init+0x290>
     cc4:	69f2      	ldr	r2, [r6, #28]
     cc6:	2180      	movs	r1, #128	; 0x80
     cc8:	0089      	lsls	r1, r1, #2
     cca:	468c      	mov	ip, r1
     ccc:	4462      	add	r2, ip
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     cce:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
     cd0:	4931      	ldr	r1, [pc, #196]	; (d98 <adc_init+0x344>)
     cd2:	428a      	cmp	r2, r1
     cd4:	d900      	bls.n	cd8 <adc_init+0x284>
     cd6:	e0c6      	b.n	e66 <adc_init+0x412>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
     cd8:	6a32      	ldr	r2, [r6, #32]
     cda:	4462      	add	r2, ip
     cdc:	492e      	ldr	r1, [pc, #184]	; (d98 <adc_init+0x344>)
     cde:	428a      	cmp	r2, r1
     ce0:	d900      	bls.n	ce4 <adc_init+0x290>
     ce2:	e0c0      	b.n	e66 <adc_init+0x412>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     ce4:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
     ce6:	4a2c      	ldr	r2, [pc, #176]	; (d98 <adc_init+0x344>)
     ce8:	69f1      	ldr	r1, [r6, #28]
     cea:	4291      	cmp	r1, r2
     cec:	dd00      	ble.n	cf0 <adc_init+0x29c>
     cee:	e0ba      	b.n	e66 <adc_init+0x412>
     cf0:	6a31      	ldr	r1, [r6, #32]
     cf2:	4291      	cmp	r1, r2
     cf4:	dd00      	ble.n	cf8 <adc_init+0x2a4>
     cf6:	e0b6      	b.n	e66 <adc_init+0x412>
     cf8:	e7df      	b.n	cba <adc_init+0x266>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
     cfa:	7cf2      	ldrb	r2, [r6, #19]
     cfc:	2a00      	cmp	r2, #0
     cfe:	d00f      	beq.n	d20 <adc_init+0x2cc>
     d00:	69f2      	ldr	r2, [r6, #28]
     d02:	2180      	movs	r1, #128	; 0x80
     d04:	0109      	lsls	r1, r1, #4
     d06:	468c      	mov	ip, r1
     d08:	4462      	add	r2, ip
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     d0a:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
     d0c:	4923      	ldr	r1, [pc, #140]	; (d9c <adc_init+0x348>)
     d0e:	428a      	cmp	r2, r1
     d10:	d900      	bls.n	d14 <adc_init+0x2c0>
     d12:	e0a8      	b.n	e66 <adc_init+0x412>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
     d14:	6a32      	ldr	r2, [r6, #32]
     d16:	4462      	add	r2, ip
     d18:	4920      	ldr	r1, [pc, #128]	; (d9c <adc_init+0x348>)
     d1a:	428a      	cmp	r2, r1
     d1c:	d900      	bls.n	d20 <adc_init+0x2cc>
     d1e:	e0a2      	b.n	e66 <adc_init+0x412>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     d20:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
     d22:	4a1e      	ldr	r2, [pc, #120]	; (d9c <adc_init+0x348>)
     d24:	69f1      	ldr	r1, [r6, #28]
     d26:	4291      	cmp	r1, r2
     d28:	dd00      	ble.n	d2c <adc_init+0x2d8>
     d2a:	e09c      	b.n	e66 <adc_init+0x412>
     d2c:	6a31      	ldr	r1, [r6, #32]
     d2e:	4291      	cmp	r1, r2
     d30:	dd00      	ble.n	d34 <adc_init+0x2e0>
     d32:	e098      	b.n	e66 <adc_init+0x412>
     d34:	e7c1      	b.n	cba <adc_init+0x266>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
     d36:	7cf2      	ldrb	r2, [r6, #19]
     d38:	2a00      	cmp	r2, #0
     d3a:	d00f      	beq.n	d5c <adc_init+0x308>
     d3c:	69f2      	ldr	r2, [r6, #28]
     d3e:	2180      	movs	r1, #128	; 0x80
     d40:	0209      	lsls	r1, r1, #8
     d42:	468c      	mov	ip, r1
     d44:	4462      	add	r2, ip
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     d46:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
     d48:	4915      	ldr	r1, [pc, #84]	; (da0 <adc_init+0x34c>)
     d4a:	428a      	cmp	r2, r1
     d4c:	d900      	bls.n	d50 <adc_init+0x2fc>
     d4e:	e08a      	b.n	e66 <adc_init+0x412>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
     d50:	6a32      	ldr	r2, [r6, #32]
     d52:	4462      	add	r2, ip
     d54:	4912      	ldr	r1, [pc, #72]	; (da0 <adc_init+0x34c>)
     d56:	428a      	cmp	r2, r1
     d58:	d900      	bls.n	d5c <adc_init+0x308>
     d5a:	e084      	b.n	e66 <adc_init+0x412>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     d5c:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
     d5e:	4a10      	ldr	r2, [pc, #64]	; (da0 <adc_init+0x34c>)
     d60:	69f1      	ldr	r1, [r6, #28]
     d62:	4291      	cmp	r1, r2
     d64:	dd00      	ble.n	d68 <adc_init+0x314>
     d66:	e07e      	b.n	e66 <adc_init+0x412>
     d68:	6a31      	ldr	r1, [r6, #32]
     d6a:	4291      	cmp	r1, r2
     d6c:	dd00      	ble.n	d70 <adc_init+0x31c>
     d6e:	e07a      	b.n	e66 <adc_init+0x412>
     d70:	e7a3      	b.n	cba <adc_init+0x266>
     d72:	46c0      	nop			; (mov r8, r8)
     d74:	40000400 	.word	0x40000400
     d78:	40000800 	.word	0x40000800
     d7c:	200001d0 	.word	0x200001d0
     d80:	00002735 	.word	0x00002735
     d84:	000026a9 	.word	0x000026a9
     d88:	00004805 	.word	0x00004805
     d8c:	000058c4 	.word	0x000058c4
     d90:	0000282d 	.word	0x0000282d
     d94:	000057f0 	.word	0x000057f0
     d98:	000003ff 	.word	0x000003ff
     d9c:	00000fff 	.word	0x00000fff
     da0:	0000ffff 	.word	0x0000ffff

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     da4:	7e4a      	ldrb	r2, [r1, #25]
			}
			break;
		}
	}

	while (adc_is_syncing(module_inst)) {
     da6:	b252      	sxtb	r2, r2
     da8:	2a00      	cmp	r2, #0
     daa:	dbfb      	blt.n	da4 <adc_init+0x350>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
     dac:	465a      	mov	r2, fp
     dae:	7213      	strb	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     db0:	683a      	ldr	r2, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     db2:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     db4:	b25b      	sxtb	r3, r3
     db6:	2b00      	cmp	r3, #0
     db8:	dbfb      	blt.n	db2 <adc_init+0x35e>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
     dba:	8bb3      	ldrh	r3, [r6, #28]
     dbc:	465a      	mov	r2, fp
     dbe:	8393      	strh	r3, [r2, #28]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     dc0:	683a      	ldr	r2, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     dc2:	7e53      	ldrb	r3, [r2, #25]
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
     dc4:	b25b      	sxtb	r3, r3
     dc6:	2b00      	cmp	r3, #0
     dc8:	dbfb      	blt.n	dc2 <adc_init+0x36e>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
     dca:	8c33      	ldrh	r3, [r6, #32]
     dcc:	465a      	mov	r2, fp
     dce:	8413      	strh	r3, [r2, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
     dd0:	232c      	movs	r3, #44	; 0x2c
     dd2:	5cf3      	ldrb	r3, [r6, r3]
	if (inputs_to_scan > 0) {
     dd4:	2b00      	cmp	r3, #0
     dd6:	d004      	beq.n	de2 <adc_init+0x38e>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
     dd8:	3b01      	subs	r3, #1
     dda:	b2db      	uxtb	r3, r3
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
     ddc:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     dde:	2b0f      	cmp	r3, #15
     de0:	d841      	bhi.n	e66 <adc_init+0x412>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
     de2:	222b      	movs	r2, #43	; 0x2b
     de4:	5cb2      	ldrb	r2, [r6, r2]
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
     de6:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     de8:	2a0f      	cmp	r2, #15
     dea:	d83c      	bhi.n	e66 <adc_init+0x412>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     dec:	6838      	ldr	r0, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     dee:	7e41      	ldrb	r1, [r0, #25]
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
	}

	while (adc_is_syncing(module_inst)) {
     df0:	b249      	sxtb	r1, r1
     df2:	2900      	cmp	r1, #0
     df4:	dbfb      	blt.n	dee <adc_init+0x39a>
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
     df6:	89f0      	ldrh	r0, [r6, #14]
     df8:	7b31      	ldrb	r1, [r6, #12]
     dfa:	4301      	orrs	r1, r0
     dfc:	68b0      	ldr	r0, [r6, #8]
     dfe:	4301      	orrs	r1, r0
     e00:	0512      	lsls	r2, r2, #20
     e02:	430a      	orrs	r2, r1
     e04:	041b      	lsls	r3, r3, #16
     e06:	4313      	orrs	r3, r2
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
     e08:	465a      	mov	r2, fp
     e0a:	6113      	str	r3, [r2, #16]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
			config->positive_input;

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
     e0c:	232a      	movs	r3, #42	; 0x2a
     e0e:	5cf3      	ldrb	r3, [r6, r3]
     e10:	7513      	strb	r3, [r2, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
     e12:	230f      	movs	r3, #15
     e14:	7593      	strb	r3, [r2, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
     e16:	3315      	adds	r3, #21
     e18:	5cf3      	ldrb	r3, [r6, r3]
     e1a:	2b00      	cmp	r3, #0
     e1c:	d010      	beq.n	e40 <adc_init+0x3ec>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     e1e:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
     e20:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     e22:	4a14      	ldr	r2, [pc, #80]	; (e74 <adc_init+0x420>)
     e24:	4293      	cmp	r3, r2
     e26:	d81e      	bhi.n	e66 <adc_init+0x412>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     e28:	465a      	mov	r2, fp
     e2a:	8493      	strh	r3, [r2, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
     e2c:	8d32      	ldrh	r2, [r6, #40]	; 0x28
     e2e:	2380      	movs	r3, #128	; 0x80
     e30:	011b      	lsls	r3, r3, #4
     e32:	18d3      	adds	r3, r2, r3
     e34:	b29b      	uxth	r3, r3
     e36:	490f      	ldr	r1, [pc, #60]	; (e74 <adc_init+0x420>)
     e38:	428b      	cmp	r3, r1
     e3a:	d814      	bhi.n	e66 <adc_init+0x412>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
     e3c:	465b      	mov	r3, fp
     e3e:	84da      	strh	r2, [r3, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
     e40:	4b0d      	ldr	r3, [pc, #52]	; (e78 <adc_init+0x424>)
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
     e42:	6819      	ldr	r1, [r3, #0]
     e44:	0149      	lsls	r1, r1, #5
     e46:	23e0      	movs	r3, #224	; 0xe0
     e48:	00db      	lsls	r3, r3, #3
     e4a:	4019      	ands	r1, r3
			ADC_CALIB_BIAS_CAL(
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
     e4c:	4b0b      	ldr	r3, [pc, #44]	; (e7c <adc_init+0x428>)
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
     e4e:	685a      	ldr	r2, [r3, #4]
     e50:	0150      	lsls	r0, r2, #5
     e52:	681a      	ldr	r2, [r3, #0]
     e54:	0ed3      	lsrs	r3, r2, #27
     e56:	4303      	orrs	r3, r0
     e58:	b2db      	uxtb	r3, r3
     e5a:	430b      	orrs	r3, r1
     e5c:	465a      	mov	r2, fp
     e5e:	8513      	strh	r3, [r2, #40]	; 0x28
			) |
			ADC_CALIB_LINEARITY_CAL(
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
     e60:	2000      	movs	r0, #0
     e62:	e000      	b.n	e66 <adc_init+0x412>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
     e64:	2017      	movs	r0, #23
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
     e66:	b017      	add	sp, #92	; 0x5c
     e68:	bc3c      	pop	{r2, r3, r4, r5}
     e6a:	4690      	mov	r8, r2
     e6c:	4699      	mov	r9, r3
     e6e:	46a2      	mov	sl, r4
     e70:	46ab      	mov	fp, r5
     e72:	bdf0      	pop	{r4, r5, r6, r7, pc}
     e74:	00000fff 	.word	0x00000fff
     e78:	00806024 	.word	0x00806024
     e7c:	00806020 	.word	0x00806020

00000e80 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
     e80:	b570      	push	{r4, r5, r6, lr}

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
	struct adc_module *module = _adc_instances[instance];
     e82:	4b2d      	ldr	r3, [pc, #180]	; (f38 <ADC_Handler+0xb8>)
     e84:	681c      	ldr	r4, [r3, #0]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
     e86:	6823      	ldr	r3, [r4, #0]
     e88:	7e1d      	ldrb	r5, [r3, #24]
     e8a:	b2ed      	uxtb	r5, r5

	if (flags & ADC_INTFLAG_RESRDY) {
     e8c:	07ea      	lsls	r2, r5, #31
     e8e:	d535      	bpl.n	efc <ADC_Handler+0x7c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
     e90:	7ee2      	ldrb	r2, [r4, #27]
     e92:	07d2      	lsls	r2, r2, #31
     e94:	d532      	bpl.n	efc <ADC_Handler+0x7c>
     e96:	7ea2      	ldrb	r2, [r4, #26]
     e98:	07d2      	lsls	r2, r2, #31
     e9a:	d52f      	bpl.n	efc <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     e9c:	2201      	movs	r2, #1
     e9e:	761a      	strb	r2, [r3, #24]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     ea0:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     ea2:	7e53      	ldrb	r3, [r2, #25]

			while (adc_is_syncing(module)) {
     ea4:	b25b      	sxtb	r3, r3
     ea6:	2b00      	cmp	r3, #0
     ea8:	dbfb      	blt.n	ea2 <ADC_Handler+0x22>
				/* Wait for synchronization */
			}

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
     eaa:	6961      	ldr	r1, [r4, #20]
     eac:	1c8b      	adds	r3, r1, #2
     eae:	6163      	str	r3, [r4, #20]
     eb0:	8b53      	ldrh	r3, [r2, #26]
     eb2:	b29b      	uxth	r3, r3
     eb4:	800b      	strh	r3, [r1, #0]

			if (--module->remaining_conversions > 0) {
     eb6:	8b23      	ldrh	r3, [r4, #24]
     eb8:	3b01      	subs	r3, #1
     eba:	b29b      	uxth	r3, r3
     ebc:	8323      	strh	r3, [r4, #24]
     ebe:	2b00      	cmp	r3, #0
     ec0:	d011      	beq.n	ee6 <ADC_Handler+0x66>
				if (module->software_trigger == true) {
     ec2:	7f63      	ldrb	r3, [r4, #29]
     ec4:	2b00      	cmp	r3, #0
     ec6:	d019      	beq.n	efc <ADC_Handler+0x7c>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     ec8:	6822      	ldr	r2, [r4, #0]
     eca:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     ecc:	b25b      	sxtb	r3, r3
     ece:	2b00      	cmp	r3, #0
     ed0:	dbfb      	blt.n	eca <ADC_Handler+0x4a>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     ed2:	7b11      	ldrb	r1, [r2, #12]
     ed4:	2302      	movs	r3, #2
     ed6:	430b      	orrs	r3, r1
     ed8:	7313      	strb	r3, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     eda:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     edc:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     ede:	b25b      	sxtb	r3, r3
     ee0:	2b00      	cmp	r3, #0
     ee2:	dbfb      	blt.n	edc <ADC_Handler+0x5c>
     ee4:	e00a      	b.n	efc <ADC_Handler+0x7c>
					adc_start_conversion(module);
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
     ee6:	7f23      	ldrb	r3, [r4, #28]
     ee8:	2b05      	cmp	r3, #5
     eea:	d107      	bne.n	efc <ADC_Handler+0x7c>
					/* job is complete. update status,disable interrupt
					 *and call callback */
					module->job_status = STATUS_OK;
     eec:	2300      	movs	r3, #0
     eee:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
     ef0:	3301      	adds	r3, #1
     ef2:	6822      	ldr	r2, [r4, #0]
     ef4:	7593      	strb	r3, [r2, #22]
					adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);

					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
     ef6:	0020      	movs	r0, r4
     ef8:	68a3      	ldr	r3, [r4, #8]
     efa:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
     efc:	076b      	lsls	r3, r5, #29
     efe:	d50b      	bpl.n	f18 <ADC_Handler+0x98>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
     f00:	2304      	movs	r3, #4
     f02:	6822      	ldr	r2, [r4, #0]
     f04:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     f06:	7ee3      	ldrb	r3, [r4, #27]
     f08:	079b      	lsls	r3, r3, #30
     f0a:	d505      	bpl.n	f18 <ADC_Handler+0x98>
     f0c:	7ea3      	ldrb	r3, [r4, #26]
     f0e:	079b      	lsls	r3, r3, #30
     f10:	d502      	bpl.n	f18 <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
			(module->callback[ADC_CALLBACK_WINDOW])(module);
     f12:	0020      	movs	r0, r4
     f14:	68e3      	ldr	r3, [r4, #12]
     f16:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
     f18:	07ab      	lsls	r3, r5, #30
     f1a:	d50b      	bpl.n	f34 <ADC_Handler+0xb4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     f1c:	2302      	movs	r3, #2
     f1e:	6822      	ldr	r2, [r4, #0]
     f20:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     f22:	7ee3      	ldrb	r3, [r4, #27]
     f24:	075b      	lsls	r3, r3, #29
     f26:	d505      	bpl.n	f34 <ADC_Handler+0xb4>
     f28:	7ea3      	ldrb	r3, [r4, #26]
     f2a:	075b      	lsls	r3, r3, #29
     f2c:	d502      	bpl.n	f34 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
			(module->callback[ADC_CALLBACK_ERROR])(module);
     f2e:	6923      	ldr	r3, [r4, #16]
     f30:	0020      	movs	r0, r4
     f32:	4798      	blx	r3

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
	_adc_interrupt_handler(0);
}
     f34:	bd70      	pop	{r4, r5, r6, pc}
     f36:	46c0      	nop			; (mov r8, r8)
     f38:	200001d0 	.word	0x200001d0

00000f3c <dac_is_syncing>:
		struct dac_module *const dev_inst)
{
	/* Sanity check arguments */
	Assert(dev_inst);

	Dac *const dac_module = dev_inst->hw;
     f3c:	6803      	ldr	r3, [r0, #0]

#if (SAMC21)
	if (dac_module->SYNCBUSY.reg) {
#else
	if (dac_module->STATUS.reg & DAC_STATUS_SYNCBUSY) {
     f3e:	79d8      	ldrb	r0, [r3, #7]
     f40:	09c0      	lsrs	r0, r0, #7
#endif
		return true;
	}

	return false;
}
     f42:	4770      	bx	lr

00000f44 <dac_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->reference      = DAC_REFERENCE_INT1V;
     f44:	2300      	movs	r3, #0
     f46:	7003      	strb	r3, [r0, #0]
	config->output         = DAC_OUTPUT_EXTERNAL;
     f48:	2201      	movs	r2, #1
     f4a:	7042      	strb	r2, [r0, #1]
	config->left_adjust    = false;
     f4c:	7083      	strb	r3, [r0, #2]
#ifdef FEATURE_DAC_DATABUF_WRITE_PROTECTION
	config->databuf_protection_bypass = false;
     f4e:	7103      	strb	r3, [r0, #4]
#endif
	config->voltage_pump_disable = false;
     f50:	7143      	strb	r3, [r0, #5]
	config->clock_source   = GCLK_GENERATOR_0;
     f52:	70c3      	strb	r3, [r0, #3]
	config->run_in_standby = false;
     f54:	7183      	strb	r3, [r0, #6]
#if (SAMC21)
	config->dither_mode    = false;
#endif
}
     f56:	4770      	bx	lr

00000f58 <dac_init>:
 */
enum status_code dac_init(
		struct dac_module *const module_inst,
		Dac *const module,
		struct dac_config *const config)
{
     f58:	b5f0      	push	{r4, r5, r6, r7, lr}
     f5a:	4647      	mov	r7, r8
     f5c:	b480      	push	{r7}
     f5e:	b084      	sub	sp, #16
     f60:	0005      	movs	r5, r0
     f62:	0014      	movs	r4, r2
	Assert(module_inst);
	Assert(module);
	Assert(config);

	/* Initialize device instance */
	module_inst->hw = module;
     f64:	6001      	str	r1, [r0, #0]
     f66:	4a2c      	ldr	r2, [pc, #176]	; (1018 <dac_init+0xc0>)
     f68:	6a13      	ldr	r3, [r2, #32]
     f6a:	2080      	movs	r0, #128	; 0x80
     f6c:	02c0      	lsls	r0, r0, #11
     f6e:	4303      	orrs	r3, r0
     f70:	6213      	str	r3, [r2, #32]
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_DAC);
#endif

	/* Check if module is enabled. */
	if (module->CTRLA.reg & DAC_CTRLA_ENABLE) {
     f72:	780b      	ldrb	r3, [r1, #0]
		return STATUS_ERR_DENIED;
     f74:	201c      	movs	r0, #28
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_DAC);
#endif

	/* Check if module is enabled. */
	if (module->CTRLA.reg & DAC_CTRLA_ENABLE) {
     f76:	079b      	lsls	r3, r3, #30
     f78:	d44a      	bmi.n	1010 <dac_init+0xb8>
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (module->CTRLA.reg & DAC_CTRLA_SWRST) {
     f7a:	780b      	ldrb	r3, [r1, #0]
		return STATUS_BUSY;
     f7c:	3817      	subs	r0, #23
	if (module->CTRLA.reg & DAC_CTRLA_ENABLE) {
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (module->CTRLA.reg & DAC_CTRLA_SWRST) {
     f7e:	07db      	lsls	r3, r3, #31
     f80:	d446      	bmi.n	1010 <dac_init+0xb8>
	}

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
     f82:	a903      	add	r1, sp, #12
     f84:	78e3      	ldrb	r3, [r4, #3]
     f86:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(DAC_GCLK_ID, &gclk_chan_conf);
     f88:	301c      	adds	r0, #28
     f8a:	4b24      	ldr	r3, [pc, #144]	; (101c <dac_init+0xc4>)
     f8c:	4798      	blx	r3
	system_gclk_chan_enable(DAC_GCLK_ID);
     f8e:	2021      	movs	r0, #33	; 0x21
     f90:	4b23      	ldr	r3, [pc, #140]	; (1020 <dac_init+0xc8>)
     f92:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     f94:	2600      	movs	r6, #0
     f96:	ab02      	add	r3, sp, #8
     f98:	705e      	strb	r6, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     f9a:	70de      	strb	r6, [r3, #3]
	/* MUX the DAC VOUT pin */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);

	/* Set up the DAC VOUT pin */
	pin_conf.mux_position = MUX_PA02B_DAC_VOUT;
     f9c:	2301      	movs	r3, #1
     f9e:	aa02      	add	r2, sp, #8
     fa0:	7013      	strb	r3, [r2, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     fa2:	7096      	strb	r6, [r2, #2]
	system_pinmux_pin_set_config(PIN_PA02B_DAC_VOUT, &pin_conf);
     fa4:	0011      	movs	r1, r2
     fa6:	2002      	movs	r0, #2
     fa8:	4b1e      	ldr	r3, [pc, #120]	; (1024 <dac_init+0xcc>)
     faa:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(config);
	Assert(module_inst->hw);

	Dac *const dac_module = module_inst->hw;
     fac:	682f      	ldr	r7, [r5, #0]

	/* Set selected DAC output to be enabled when enabling the module */
	module_inst->output = config->output;
     fae:	7863      	ldrb	r3, [r4, #1]
     fb0:	712b      	strb	r3, [r5, #4]
	module_inst->start_on_event = false;
     fb2:	71ae      	strb	r6, [r5, #6]

	uint32_t new_ctrla = 0;
	uint32_t new_ctrlb = 0;

	/* Enable DAC in standby sleep mode if configured */
	if (config->run_in_standby) {
     fb4:	79a3      	ldrb	r3, [r4, #6]
		new_ctrla |= DAC_CTRLA_RUNSTDBY;
     fb6:	1e5a      	subs	r2, r3, #1
     fb8:	4193      	sbcs	r3, r2
     fba:	009b      	lsls	r3, r3, #2
	}

	/* Set reference voltage */
	new_ctrlb |= config->reference;
     fbc:	7821      	ldrb	r1, [r4, #0]

	/* Left adjust data if configured */
	if (config->left_adjust) {
     fbe:	78a2      	ldrb	r2, [r4, #2]
	if (config->run_in_standby) {
		new_ctrla |= DAC_CTRLA_RUNSTDBY;
	}

	/* Set reference voltage */
	new_ctrlb |= config->reference;
     fc0:	4688      	mov	r8, r1

	/* Left adjust data if configured */
	if (config->left_adjust) {
     fc2:	2a00      	cmp	r2, #0
     fc4:	d002      	beq.n	fcc <dac_init+0x74>
		new_ctrlb |= DAC_CTRLB_LEFTADJ;
     fc6:	2204      	movs	r2, #4
     fc8:	4311      	orrs	r1, r2
     fca:	4688      	mov	r8, r1
	}

#ifdef FEATURE_DAC_DATABUF_WRITE_PROTECTION
	/* Bypass DATABUF write protection if configured */
	if (config->databuf_protection_bypass) {
     fcc:	7922      	ldrb	r2, [r4, #4]
     fce:	2a00      	cmp	r2, #0
     fd0:	d003      	beq.n	fda <dac_init+0x82>
		new_ctrlb |= DAC_CTRLB_BDWP;
     fd2:	2210      	movs	r2, #16
     fd4:	4641      	mov	r1, r8
     fd6:	4311      	orrs	r1, r2
     fd8:	4688      	mov	r8, r1
	}
#endif

	/* Voltage pump disable if configured */
	if (config->voltage_pump_disable) {
     fda:	7962      	ldrb	r2, [r4, #5]
     fdc:	2a00      	cmp	r2, #0
     fde:	d003      	beq.n	fe8 <dac_init+0x90>
		new_ctrlb |= DAC_CTRLB_VPD;
     fe0:	2208      	movs	r2, #8
     fe2:	4641      	mov	r1, r8
     fe4:	4311      	orrs	r1, r2
     fe6:	4688      	mov	r8, r1
	}

	/* Apply the new configuration to the hardware module */
	dac_module->CTRLA.reg = new_ctrla;
     fe8:	b2db      	uxtb	r3, r3
     fea:	703b      	strb	r3, [r7, #0]

	while (dac_is_syncing(module_inst)) {
     fec:	4e0e      	ldr	r6, [pc, #56]	; (1028 <dac_init+0xd0>)
     fee:	0028      	movs	r0, r5
     ff0:	47b0      	blx	r6
     ff2:	2800      	cmp	r0, #0
     ff4:	d1fb      	bne.n	fee <dac_init+0x96>
		/* Wait until the synchronization is complete */
	}

	dac_module->CTRLB.reg = new_ctrlb;
     ff6:	4643      	mov	r3, r8
     ff8:	466a      	mov	r2, sp
     ffa:	71d3      	strb	r3, [r2, #7]
     ffc:	79d3      	ldrb	r3, [r2, #7]
     ffe:	707b      	strb	r3, [r7, #1]

	/* Write configuration to module */
	_dac_set_config(module_inst, config);

	/* Store reference selection for later use */
	module_inst->reference = config->reference;
    1000:	7823      	ldrb	r3, [r4, #0]
    1002:	716b      	strb	r3, [r5, #5]

#if DAC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < DAC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
    1004:	2300      	movs	r3, #0
    1006:	616b      	str	r3, [r5, #20]
    1008:	61ab      	str	r3, [r5, #24]
    100a:	61eb      	str	r3, [r5, #28]
	};

	_dac_instances[0] = module_inst;
    100c:	4b07      	ldr	r3, [pc, #28]	; (102c <dac_init+0xd4>)
    100e:	601d      	str	r5, [r3, #0]
#endif

	return STATUS_OK;
}
    1010:	b004      	add	sp, #16
    1012:	bc04      	pop	{r2}
    1014:	4690      	mov	r8, r2
    1016:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1018:	40000400 	.word	0x40000400
    101c:	00002735 	.word	0x00002735
    1020:	000026a9 	.word	0x000026a9
    1024:	0000282d 	.word	0x0000282d
    1028:	00000f3d 	.word	0x00000f3d
    102c:	200001d4 	.word	0x200001d4

00001030 <dac_enable>:
 * \param[in] module_inst  Pointer to the DAC software instance struct
 *
 */
void dac_enable(
		struct dac_module *const module_inst)
{
    1030:	b570      	push	{r4, r5, r6, lr}
    1032:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Dac *const dac_module = module_inst->hw;
    1034:	6806      	ldr	r6, [r0, #0]

	/* Enable selected output */
	dac_module->CTRLB.reg |= module_inst->output;
    1036:	7872      	ldrb	r2, [r6, #1]
    1038:	7903      	ldrb	r3, [r0, #4]
    103a:	4313      	orrs	r3, r2
    103c:	7073      	strb	r3, [r6, #1]

	while (dac_is_syncing(module_inst)) {
    103e:	4d09      	ldr	r5, [pc, #36]	; (1064 <dac_enable+0x34>)
    1040:	0020      	movs	r0, r4
    1042:	47a8      	blx	r5
    1044:	2800      	cmp	r0, #0
    1046:	d1fb      	bne.n	1040 <dac_enable+0x10>
		/* Wait until the synchronization is complete */
	}

	/* Enable the module */
	dac_module->CTRLA.reg |= DAC_CTRLA_ENABLE;
    1048:	7832      	ldrb	r2, [r6, #0]
    104a:	2302      	movs	r3, #2
    104c:	4313      	orrs	r3, r2
    104e:	7033      	strb	r3, [r6, #0]

	/* Enable internal bandgap reference if selected in the configuration */
	if (module_inst->reference == DAC_REFERENCE_INT1V) {
    1050:	7963      	ldrb	r3, [r4, #5]
    1052:	2b00      	cmp	r3, #0
    1054:	d104      	bne.n	1060 <dac_enable+0x30>
    1056:	4a04      	ldr	r2, [pc, #16]	; (1068 <dac_enable+0x38>)
    1058:	6c11      	ldr	r1, [r2, #64]	; 0x40
    105a:	3304      	adds	r3, #4
    105c:	430b      	orrs	r3, r1
    105e:	6413      	str	r3, [r2, #64]	; 0x40
#else
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#endif
}
    1060:	bd70      	pop	{r4, r5, r6, pc}
    1062:	46c0      	nop			; (mov r8, r8)
    1064:	00000f3d 	.word	0x00000f3d
    1068:	40000800 	.word	0x40000800

0000106c <dac_chan_write>:
 */
enum status_code dac_chan_write(
		struct dac_module *const module_inst,
		enum dac_channel channel,
		const uint16_t data)
{
    106c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    106e:	0004      	movs	r4, r0
    1070:	0017      	movs	r7, r2
	Assert(module_inst->hw);

	/* No channel support yet */
	UNUSED(channel);

	Dac *const dac_module = module_inst->hw;
    1072:	6806      	ldr	r6, [r0, #0]

	/* Wait until the synchronization is complete */
	while (dac_is_syncing(module_inst)) {
    1074:	4d06      	ldr	r5, [pc, #24]	; (1090 <dac_chan_write+0x24>)
    1076:	0020      	movs	r0, r4
    1078:	47a8      	blx	r5
    107a:	2800      	cmp	r0, #0
    107c:	d1fb      	bne.n	1076 <dac_chan_write+0xa>
	};

	if (module_inst->start_on_event) {
    107e:	79a3      	ldrb	r3, [r4, #6]
    1080:	2b00      	cmp	r3, #0
    1082:	d001      	beq.n	1088 <dac_chan_write+0x1c>
		/* Write the new value to the buffered DAC data register */
		dac_module->DATABUF.reg = data;
    1084:	81b7      	strh	r7, [r6, #12]
    1086:	e000      	b.n	108a <dac_chan_write+0x1e>
	} else {
		/* Write the new value to the DAC data register */
		dac_module->DATA.reg = data;
    1088:	8137      	strh	r7, [r6, #8]
	}

	return STATUS_OK;
}
    108a:	2000      	movs	r0, #0
    108c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    108e:	46c0      	nop			; (mov r8, r8)
    1090:	00000f3d 	.word	0x00000f3d

00001094 <DAC_Handler>:
	}
}

/** Handler for the DAC hardware module interrupt. */
void DAC_Handler(void)
{
    1094:	b570      	push	{r4, r5, r6, lr}
 *
 * \param[in] instance  DAC instance number
 */
static void _dac_interrupt_handler(const uint8_t instance)
{
	struct dac_module *module = _dac_instances[instance];
    1096:	4b26      	ldr	r3, [pc, #152]	; (1130 <DAC_Handler+0x9c>)
    1098:	681c      	ldr	r4, [r3, #0]
	Dac *const dac_hw = module->hw;
    109a:	6825      	ldr	r5, [r4, #0]

	if (dac_hw->INTFLAG.reg & DAC_INTFLAG_UNDERRUN) {
    109c:	79ab      	ldrb	r3, [r5, #6]
    109e:	07db      	lsls	r3, r3, #31
    10a0:	d50a      	bpl.n	10b8 <DAC_Handler+0x24>
		dac_hw->INTFLAG.reg = DAC_INTFLAG_UNDERRUN;
    10a2:	2301      	movs	r3, #1
    10a4:	71ab      	strb	r3, [r5, #6]

		if ((module->callback) &&
    10a6:	0023      	movs	r3, r4
    10a8:	3314      	adds	r3, #20
    10aa:	d005      	beq.n	10b8 <DAC_Handler+0x24>
    10ac:	7c63      	ldrb	r3, [r4, #17]
    10ae:	2b00      	cmp	r3, #0
    10b0:	d002      	beq.n	10b8 <DAC_Handler+0x24>
			 (module->callback_enable[DAC_CALLBACK_DATA_UNDERRUN])){
			module->callback[DAC_CALLBACK_DATA_UNDERRUN](0);
    10b2:	2000      	movs	r0, #0
    10b4:	69a3      	ldr	r3, [r4, #24]
    10b6:	4798      	blx	r3
		}
	}

	if (dac_hw->INTFLAG.reg & DAC_INTFLAG_EMPTY) {
    10b8:	79ab      	ldrb	r3, [r5, #6]
    10ba:	079b      	lsls	r3, r3, #30
    10bc:	d537      	bpl.n	112e <DAC_Handler+0x9a>
		dac_hw->INTFLAG.reg = DAC_INTFLAG_EMPTY;
    10be:	2302      	movs	r3, #2
    10c0:	71ab      	strb	r3, [r5, #6]

		/* If in a write buffer job */
		if (module->remaining_conversions) {
    10c2:	89a3      	ldrh	r3, [r4, #12]
    10c4:	b29b      	uxth	r3, r3
    10c6:	2b00      	cmp	r3, #0
    10c8:	d028      	beq.n	111c <DAC_Handler+0x88>

			/* Fill the data buffer with next data in write buffer */
			dac_hw->DATABUF.reg =
				module->job_buffer[module->transferred_conversions++];
    10ca:	89e3      	ldrh	r3, [r4, #14]
    10cc:	b29b      	uxth	r3, r3
    10ce:	1c5a      	adds	r2, r3, #1
    10d0:	b292      	uxth	r2, r2
    10d2:	81e2      	strh	r2, [r4, #14]
    10d4:	005b      	lsls	r3, r3, #1
    10d6:	68a2      	ldr	r2, [r4, #8]
    10d8:	4694      	mov	ip, r2
    10da:	4463      	add	r3, ip
    10dc:	881b      	ldrh	r3, [r3, #0]
    10de:	b29b      	uxth	r3, r3

		/* If in a write buffer job */
		if (module->remaining_conversions) {

			/* Fill the data buffer with next data in write buffer */
			dac_hw->DATABUF.reg =
    10e0:	81ab      	strh	r3, [r5, #12]
				module->job_buffer[module->transferred_conversions++];

			/* Write buffer size decrement */
			module->remaining_conversions --;
    10e2:	89a3      	ldrh	r3, [r4, #12]
    10e4:	3b01      	subs	r3, #1
    10e6:	b29b      	uxth	r3, r3
    10e8:	81a3      	strh	r3, [r4, #12]

			/* If in a write buffer job and all the data are converted */
			if (module->remaining_conversions == 0) {
    10ea:	89a3      	ldrh	r3, [r4, #12]
    10ec:	b29b      	uxth	r3, r3
    10ee:	2b00      	cmp	r3, #0
    10f0:	d114      	bne.n	111c <DAC_Handler+0x88>
				module->job_status = STATUS_OK;
    10f2:	2200      	movs	r2, #0
    10f4:	3320      	adds	r3, #32
    10f6:	54e2      	strb	r2, [r4, r3]

				/* Disable interrupt */
				dac_hw->INTENCLR.reg = DAC_INTENCLR_EMPTY;
    10f8:	3b1e      	subs	r3, #30
    10fa:	712b      	strb	r3, [r5, #4]
				dac_hw->INTFLAG.reg = DAC_INTFLAG_EMPTY;
    10fc:	71ab      	strb	r3, [r5, #6]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    10fe:	2180      	movs	r1, #128	; 0x80
    1100:	0489      	lsls	r1, r1, #18
    1102:	337e      	adds	r3, #126	; 0x7e
    1104:	4a0b      	ldr	r2, [pc, #44]	; (1134 <DAC_Handler+0xa0>)
    1106:	50d1      	str	r1, [r2, r3]
				system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_DAC);

				if ((module->callback) &&
    1108:	0023      	movs	r3, r4
    110a:	3314      	adds	r3, #20
    110c:	d00f      	beq.n	112e <DAC_Handler+0x9a>
    110e:	7ca3      	ldrb	r3, [r4, #18]
    1110:	2b00      	cmp	r3, #0
    1112:	d006      	beq.n	1122 <DAC_Handler+0x8e>
					 (module->callback_enable[DAC_CALLBACK_TRANSFER_COMPLETE])) {
					module->callback[DAC_CALLBACK_TRANSFER_COMPLETE](0);
    1114:	2000      	movs	r0, #0
    1116:	69e3      	ldr	r3, [r4, #28]
    1118:	4798      	blx	r3
    111a:	e002      	b.n	1122 <DAC_Handler+0x8e>
				}
			}
		}

		if ((module->callback) &&
    111c:	0023      	movs	r3, r4
    111e:	3314      	adds	r3, #20
    1120:	d005      	beq.n	112e <DAC_Handler+0x9a>
    1122:	7c23      	ldrb	r3, [r4, #16]
    1124:	2b00      	cmp	r3, #0
    1126:	d002      	beq.n	112e <DAC_Handler+0x9a>
			 (module->callback_enable[DAC_CALLBACK_DATA_EMPTY])) {
			module->callback[DAC_CALLBACK_DATA_EMPTY](0);
    1128:	6963      	ldr	r3, [r4, #20]
    112a:	2000      	movs	r0, #0
    112c:	4798      	blx	r3

/** Handler for the DAC hardware module interrupt. */
void DAC_Handler(void)
{
	_dac_interrupt_handler(0);
}
    112e:	bd70      	pop	{r4, r5, r6, pc}
    1130:	200001d4 	.word	0x200001d4
    1134:	e000e100 	.word	0xe000e100

00001138 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    1138:	b500      	push	{lr}
    113a:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    113c:	ab01      	add	r3, sp, #4
    113e:	2280      	movs	r2, #128	; 0x80
    1140:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    1142:	780a      	ldrb	r2, [r1, #0]
    1144:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    1146:	784a      	ldrb	r2, [r1, #1]
    1148:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    114a:	788a      	ldrb	r2, [r1, #2]
    114c:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    114e:	0019      	movs	r1, r3
    1150:	4b01      	ldr	r3, [pc, #4]	; (1158 <port_pin_set_config+0x20>)
    1152:	4798      	blx	r3
}
    1154:	b003      	add	sp, #12
    1156:	bd00      	pop	{pc}
    1158:	0000282d 	.word	0x0000282d

0000115c <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
    115c:	b5f0      	push	{r4, r5, r6, r7, lr}
    115e:	465f      	mov	r7, fp
    1160:	4656      	mov	r6, sl
    1162:	464d      	mov	r5, r9
    1164:	4644      	mov	r4, r8
    1166:	b4f0      	push	{r4, r5, r6, r7}
    1168:	b08b      	sub	sp, #44	; 0x2c
    116a:	0007      	movs	r7, r0
    116c:	000d      	movs	r5, r1
    116e:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
    1170:	6039      	str	r1, [r7, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1172:	0008      	movs	r0, r1
    1174:	4b99      	ldr	r3, [pc, #612]	; (13dc <i2c_master_init+0x280>)
    1176:	4798      	blx	r3
    1178:	4999      	ldr	r1, [pc, #612]	; (13e0 <i2c_master_init+0x284>)
    117a:	6a0a      	ldr	r2, [r1, #32]
    117c:	1c84      	adds	r4, r0, #2
    117e:	2301      	movs	r3, #1
    1180:	40a3      	lsls	r3, r4
    1182:	4313      	orrs	r3, r2
    1184:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    1186:	a909      	add	r1, sp, #36	; 0x24
    1188:	7b33      	ldrb	r3, [r6, #12]
    118a:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    118c:	3014      	adds	r0, #20
    118e:	b2c4      	uxtb	r4, r0
    1190:	0020      	movs	r0, r4
    1192:	4b94      	ldr	r3, [pc, #592]	; (13e4 <i2c_master_init+0x288>)
    1194:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1196:	0020      	movs	r0, r4
    1198:	4b93      	ldr	r3, [pc, #588]	; (13e8 <i2c_master_init+0x28c>)
    119a:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    119c:	7b30      	ldrb	r0, [r6, #12]
    119e:	2100      	movs	r1, #0
    11a0:	4b92      	ldr	r3, [pc, #584]	; (13ec <i2c_master_init+0x290>)
    11a2:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    11a4:	682b      	ldr	r3, [r5, #0]
		return STATUS_ERR_DENIED;
    11a6:	201c      	movs	r0, #28
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
	system_gclk_chan_enable(gclk_index);
	sercom_set_gclk_generator(config->generator_source, false);

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    11a8:	079b      	lsls	r3, r3, #30
    11aa:	d500      	bpl.n	11ae <i2c_master_init+0x52>
    11ac:	e10f      	b.n	13ce <i2c_master_init+0x272>
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    11ae:	682b      	ldr	r3, [r5, #0]
		return STATUS_BUSY;
    11b0:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    11b2:	07db      	lsls	r3, r3, #31
    11b4:	d500      	bpl.n	11b8 <i2c_master_init+0x5c>
    11b6:	e10a      	b.n	13ce <i2c_master_init+0x272>
		return STATUS_BUSY;
	}

#if I2C_MASTER_CALLBACK_MODE == true
	/* Get sercom instance index and register callback. */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    11b8:	6838      	ldr	r0, [r7, #0]
    11ba:	4b88      	ldr	r3, [pc, #544]	; (13dc <i2c_master_init+0x280>)
    11bc:	4699      	mov	r9, r3
    11be:	4798      	blx	r3
    11c0:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
    11c2:	498b      	ldr	r1, [pc, #556]	; (13f0 <i2c_master_init+0x294>)
    11c4:	4b8b      	ldr	r3, [pc, #556]	; (13f4 <i2c_master_init+0x298>)
    11c6:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    11c8:	00a4      	lsls	r4, r4, #2
    11ca:	4b8b      	ldr	r3, [pc, #556]	; (13f8 <i2c_master_init+0x29c>)
    11cc:	50e7      	str	r7, [r4, r3]

	/* Initialize values in module. */
	module->registered_callback = 0;
    11ce:	2300      	movs	r3, #0
    11d0:	763b      	strb	r3, [r7, #24]
	module->enabled_callback = 0;
    11d2:	767b      	strb	r3, [r7, #25]
	module->buffer_length = 0;
    11d4:	2400      	movs	r4, #0
    11d6:	837b      	strh	r3, [r7, #26]
	module->buffer_remaining = 0;
    11d8:	83bb      	strh	r3, [r7, #28]

	module->status = STATUS_OK;
    11da:	2225      	movs	r2, #37	; 0x25
    11dc:	54bc      	strb	r4, [r7, r2]
	module->buffer = NULL;
    11de:	623b      	str	r3, [r7, #32]
#endif

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
    11e0:	3314      	adds	r3, #20
    11e2:	602b      	str	r3, [r5, #0]
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
	int32_t tmp_baudlow_hs = 0;
	enum status_code tmp_status_code = STATUS_OK;

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    11e4:	683b      	ldr	r3, [r7, #0]
    11e6:	4698      	mov	r8, r3
	Sercom *const sercom_hw = module->hw;

	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
    11e8:	0018      	movs	r0, r3
    11ea:	47c8      	blx	r9
    11ec:	4681      	mov	r9, r0
    11ee:	2380      	movs	r3, #128	; 0x80
    11f0:	aa08      	add	r2, sp, #32
    11f2:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    11f4:	7054      	strb	r4, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    11f6:	2301      	movs	r3, #1
    11f8:	7093      	strb	r3, [r2, #2]
	config->powersave    = false;
    11fa:	70d4      	strb	r4, [r2, #3]

	/* Pin configuration */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);

	uint32_t pad0 = config->pinmux_pad0;
    11fc:	69f0      	ldr	r0, [r6, #28]
	uint32_t pad1 = config->pinmux_pad1;
    11fe:	6a35      	ldr	r5, [r6, #32]

	/* SERCOM PAD0 - SDA */
	if (pad0 == PINMUX_DEFAULT) {
    1200:	2800      	cmp	r0, #0
    1202:	d103      	bne.n	120c <i2c_master_init+0xb0>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
    1204:	2100      	movs	r1, #0
    1206:	4640      	mov	r0, r8
    1208:	4b7c      	ldr	r3, [pc, #496]	; (13fc <i2c_master_init+0x2a0>)
    120a:	4798      	blx	r3
	}
	pin_conf.mux_position = pad0 & 0xFFFF;
    120c:	ab08      	add	r3, sp, #32
    120e:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    1210:	2302      	movs	r3, #2
    1212:	aa08      	add	r2, sp, #32
    1214:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
    1216:	0c00      	lsrs	r0, r0, #16
    1218:	b2c0      	uxtb	r0, r0
    121a:	0011      	movs	r1, r2
    121c:	4b78      	ldr	r3, [pc, #480]	; (1400 <i2c_master_init+0x2a4>)
    121e:	4798      	blx	r3

	/* SERCOM PAD1 - SCL */
	if (pad1 == PINMUX_DEFAULT) {
    1220:	2d00      	cmp	r5, #0
    1222:	d104      	bne.n	122e <i2c_master_init+0xd2>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
    1224:	2101      	movs	r1, #1
    1226:	4640      	mov	r0, r8
    1228:	4b74      	ldr	r3, [pc, #464]	; (13fc <i2c_master_init+0x2a0>)
    122a:	4798      	blx	r3
    122c:	0005      	movs	r5, r0
	}
	pin_conf.mux_position = pad1 & 0xFFFF;
    122e:	ab08      	add	r3, sp, #32
    1230:	701d      	strb	r5, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    1232:	2302      	movs	r3, #2
    1234:	aa08      	add	r2, sp, #32
    1236:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
    1238:	0c28      	lsrs	r0, r5, #16
    123a:	b2c0      	uxtb	r0, r0
    123c:	0011      	movs	r1, r2
    123e:	4b70      	ldr	r3, [pc, #448]	; (1400 <i2c_master_init+0x2a4>)
    1240:	4798      	blx	r3

	/* Save timeout on unknown bus state in software module. */
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
    1242:	8ab3      	ldrh	r3, [r6, #20]
    1244:	80fb      	strh	r3, [r7, #6]

	/* Save timeout on buffer write. */
	module->buffer_timeout = config->buffer_timeout;
    1246:	8af3      	ldrh	r3, [r6, #22]
    1248:	813b      	strh	r3, [r7, #8]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    124a:	7e32      	ldrb	r2, [r6, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    124c:	2380      	movs	r3, #128	; 0x80

	/* Save timeout on buffer write. */
	module->buffer_timeout = config->buffer_timeout;

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    124e:	2a00      	cmp	r2, #0
    1250:	d104      	bne.n	125c <i2c_master_init+0x100>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    1252:	4b6c      	ldr	r3, [pc, #432]	; (1404 <i2c_master_init+0x2a8>)
    1254:	789b      	ldrb	r3, [r3, #2]
    1256:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    1258:	0fdb      	lsrs	r3, r3, #31
    125a:	01db      	lsls	r3, r3, #7
	if (config->start_hold_time != I2C_MASTER_START_HOLD_TIME_DISABLED) {
		tmp_ctrla |= config->start_hold_time;
	}

	/* Check and set transfer speed */
	tmp_ctrla |= config->transfer_speed;
    125c:	68b1      	ldr	r1, [r6, #8]
    125e:	6932      	ldr	r2, [r6, #16]
    1260:	430a      	orrs	r2, r1
    1262:	4313      	orrs	r3, r2

	/* Check and set SCL low timeout. */
	if (config->scl_low_timeout) {
    1264:	2224      	movs	r2, #36	; 0x24
    1266:	5cb2      	ldrb	r2, [r6, r2]
    1268:	2a00      	cmp	r2, #0
    126a:	d002      	beq.n	1272 <i2c_master_init+0x116>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
    126c:	2280      	movs	r2, #128	; 0x80
    126e:	05d2      	lsls	r2, r2, #23
    1270:	4313      	orrs	r3, r2
	}

	/* Check and set inactive bus timeout. */
	if (config->inactive_timeout != I2C_MASTER_INACTIVE_TIMEOUT_DISABLED) {
		tmp_ctrla |= config->inactive_timeout;
    1272:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    1274:	4313      	orrs	r3, r2
	}

	/* Check and set SCL clock stretch mode. */
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
    1276:	222c      	movs	r2, #44	; 0x2c
    1278:	5cb2      	ldrb	r2, [r6, r2]
    127a:	2a00      	cmp	r2, #0
    127c:	d103      	bne.n	1286 <i2c_master_init+0x12a>
    127e:	2280      	movs	r2, #128	; 0x80
    1280:	0492      	lsls	r2, r2, #18
    1282:	4291      	cmp	r1, r2
    1284:	d102      	bne.n	128c <i2c_master_init+0x130>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
    1286:	2280      	movs	r2, #128	; 0x80
    1288:	0512      	lsls	r2, r2, #20
    128a:	4313      	orrs	r3, r2
	}

	/* Check and set slave SCL low extend timeout. */
	if (config->slave_scl_low_extend_timeout) {
    128c:	222d      	movs	r2, #45	; 0x2d
    128e:	5cb2      	ldrb	r2, [r6, r2]
    1290:	2a00      	cmp	r2, #0
    1292:	d002      	beq.n	129a <i2c_master_init+0x13e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
    1294:	2280      	movs	r2, #128	; 0x80
    1296:	0412      	lsls	r2, r2, #16
    1298:	4313      	orrs	r3, r2
	}

	/* Check and set master SCL low extend timeout. */
	if (config->master_scl_low_extend_timeout) {
    129a:	222e      	movs	r2, #46	; 0x2e
    129c:	5cb2      	ldrb	r2, [r6, r2]
    129e:	2a00      	cmp	r2, #0
    12a0:	d002      	beq.n	12a8 <i2c_master_init+0x14c>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
    12a2:	2280      	movs	r2, #128	; 0x80
    12a4:	03d2      	lsls	r2, r2, #15
    12a6:	4313      	orrs	r3, r2
	}

	/* Write config to register CTRLA. */
	i2c_module->CTRLA.reg |= tmp_ctrla;
    12a8:	4642      	mov	r2, r8
    12aa:	6812      	ldr	r2, [r2, #0]
    12ac:	4313      	orrs	r3, r2
    12ae:	4642      	mov	r2, r8
    12b0:	6013      	str	r3, [r2, #0]

	/* Set configurations in CTRLB. */
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
    12b2:	2380      	movs	r3, #128	; 0x80
    12b4:	005b      	lsls	r3, r3, #1
    12b6:	6053      	str	r3, [r2, #4]

	/* Find and set baudrate, considering sda/scl rise time */
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
    12b8:	4648      	mov	r0, r9
    12ba:	3014      	adds	r0, #20
    12bc:	b2c0      	uxtb	r0, r0
    12be:	4b52      	ldr	r3, [pc, #328]	; (1408 <i2c_master_init+0x2ac>)
    12c0:	4798      	blx	r3
    12c2:	0005      	movs	r5, r0
    12c4:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
    12c6:	27fa      	movs	r7, #250	; 0xfa
    12c8:	00bf      	lsls	r7, r7, #2
    12ca:	6833      	ldr	r3, [r6, #0]
    12cc:	435f      	muls	r7, r3
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    12ce:	6873      	ldr	r3, [r6, #4]
    12d0:	469a      	mov	sl, r3
	uint32_t trise       = config->sda_scl_rise_time_ns;
	
	tmp_baud = (int32_t)(div_ceil(
    12d2:	4c4e      	ldr	r4, [pc, #312]	; (140c <i2c_master_init+0x2b0>)
    12d4:	47a0      	blx	r4
    12d6:	9002      	str	r0, [sp, #8]
    12d8:	9103      	str	r1, [sp, #12]
    12da:	0078      	lsls	r0, r7, #1
    12dc:	47a0      	blx	r4
    12de:	9000      	str	r0, [sp, #0]
    12e0:	9101      	str	r1, [sp, #4]
    12e2:	8e30      	ldrh	r0, [r6, #48]	; 0x30
    12e4:	4368      	muls	r0, r5
    12e6:	47a0      	blx	r4
    12e8:	4b49      	ldr	r3, [pc, #292]	; (1410 <i2c_master_init+0x2b4>)
    12ea:	469b      	mov	fp, r3
    12ec:	4a49      	ldr	r2, [pc, #292]	; (1414 <i2c_master_init+0x2b8>)
    12ee:	4b4a      	ldr	r3, [pc, #296]	; (1418 <i2c_master_init+0x2bc>)
    12f0:	47d8      	blx	fp
    12f2:	4d4a      	ldr	r5, [pc, #296]	; (141c <i2c_master_init+0x2c0>)
    12f4:	2200      	movs	r2, #0
    12f6:	4b4a      	ldr	r3, [pc, #296]	; (1420 <i2c_master_init+0x2c4>)
    12f8:	47a8      	blx	r5
    12fa:	9004      	str	r0, [sp, #16]
    12fc:	9105      	str	r1, [sp, #20]
    12fe:	0038      	movs	r0, r7
    1300:	47a0      	blx	r4
    1302:	0002      	movs	r2, r0
    1304:	000b      	movs	r3, r1
    1306:	9804      	ldr	r0, [sp, #16]
    1308:	9905      	ldr	r1, [sp, #20]
    130a:	47d8      	blx	fp
    130c:	0002      	movs	r2, r0
    130e:	000b      	movs	r3, r1
    1310:	4c44      	ldr	r4, [pc, #272]	; (1424 <i2c_master_init+0x2c8>)
    1312:	9802      	ldr	r0, [sp, #8]
    1314:	9903      	ldr	r1, [sp, #12]
    1316:	47a0      	blx	r4
    1318:	9a00      	ldr	r2, [sp, #0]
    131a:	9b01      	ldr	r3, [sp, #4]
    131c:	47a8      	blx	r5
    131e:	2200      	movs	r2, #0
    1320:	4b41      	ldr	r3, [pc, #260]	; (1428 <i2c_master_init+0x2cc>)
    1322:	47a0      	blx	r4
    1324:	9a00      	ldr	r2, [sp, #0]
    1326:	9b01      	ldr	r3, [sp, #4]
    1328:	4c40      	ldr	r4, [pc, #256]	; (142c <i2c_master_init+0x2d0>)
    132a:	47a0      	blx	r4
    132c:	4b40      	ldr	r3, [pc, #256]	; (1430 <i2c_master_init+0x2d4>)
    132e:	4798      	blx	r3
    1330:	0004      	movs	r4, r0
			fgclk - fscl * (10 + fgclk * trise * 0.000000001), 2 * fscl));
	
	/* For High speed mode, set the SCL ratio of high:low to 1:2. */
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
    1332:	68b2      	ldr	r2, [r6, #8]
    1334:	2380      	movs	r3, #128	; 0x80
    1336:	049b      	lsls	r3, r3, #18
    1338:	429a      	cmp	r2, r3
    133a:	d142      	bne.n	13c2 <i2c_master_init+0x266>
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;

	/* Find and set baudrate, considering sda/scl rise time */
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
	uint32_t fscl        = 1000 * config->baud_rate;
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    133c:	21fa      	movs	r1, #250	; 0xfa
    133e:	0089      	lsls	r1, r1, #2
    1340:	4657      	mov	r7, sl
    1342:	434f      	muls	r7, r1
	tmp_baud = (int32_t)(div_ceil(
			fgclk - fscl * (10 + fgclk * trise * 0.000000001), 2 * fscl));
	
	/* For High speed mode, set the SCL ratio of high:low to 1:2. */
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
    1344:	9802      	ldr	r0, [sp, #8]
    1346:	9903      	ldr	r1, [sp, #12]
    1348:	0002      	movs	r2, r0
    134a:	000b      	movs	r3, r1
    134c:	47a8      	blx	r5
    134e:	9000      	str	r0, [sp, #0]
    1350:	9101      	str	r1, [sp, #4]
    1352:	0038      	movs	r0, r7
    1354:	4b2d      	ldr	r3, [pc, #180]	; (140c <i2c_master_init+0x2b0>)
    1356:	4798      	blx	r3
    1358:	2200      	movs	r2, #0
    135a:	4b36      	ldr	r3, [pc, #216]	; (1434 <i2c_master_init+0x2d8>)
    135c:	47d8      	blx	fp
    135e:	0002      	movs	r2, r0
    1360:	000b      	movs	r3, r1
    1362:	9800      	ldr	r0, [sp, #0]
    1364:	9901      	ldr	r1, [sp, #4]
    1366:	4e31      	ldr	r6, [pc, #196]	; (142c <i2c_master_init+0x2d0>)
    1368:	47b0      	blx	r6
    136a:	2200      	movs	r2, #0
    136c:	4b2e      	ldr	r3, [pc, #184]	; (1428 <i2c_master_init+0x2cc>)
    136e:	4e2d      	ldr	r6, [pc, #180]	; (1424 <i2c_master_init+0x2c8>)
    1370:	47b0      	blx	r6
    1372:	4b2f      	ldr	r3, [pc, #188]	; (1430 <i2c_master_init+0x2d4>)
    1374:	4798      	blx	r3
    1376:	1e06      	subs	r6, r0, #0
		if (tmp_baudlow_hs) {
    1378:	d006      	beq.n	1388 <i2c_master_init+0x22c>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
    137a:	0039      	movs	r1, r7
    137c:	9807      	ldr	r0, [sp, #28]
    137e:	4b2e      	ldr	r3, [pc, #184]	; (1438 <i2c_master_init+0x2dc>)
    1380:	4798      	blx	r3
    1382:	3802      	subs	r0, #2
    1384:	1b83      	subs	r3, r0, r6
    1386:	e007      	b.n	1398 <i2c_master_init+0x23c>
		} else {
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
    1388:	0079      	lsls	r1, r7, #1
    138a:	1e48      	subs	r0, r1, #1
    138c:	9b07      	ldr	r3, [sp, #28]
    138e:	469c      	mov	ip, r3
    1390:	4460      	add	r0, ip
    1392:	4b29      	ldr	r3, [pc, #164]	; (1438 <i2c_master_init+0x2dc>)
    1394:	4798      	blx	r3
    1396:	1e43      	subs	r3, r0, #1
		}
	}

	/* Check that baudrate is supported at current speed. */
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    1398:	2cff      	cmp	r4, #255	; 0xff
    139a:	d803      	bhi.n	13a4 <i2c_master_init+0x248>
    139c:	2bff      	cmp	r3, #255	; 0xff
    139e:	d903      	bls.n	13a8 <i2c_master_init+0x24c>
    13a0:	2040      	movs	r0, #64	; 0x40
    13a2:	e014      	b.n	13ce <i2c_master_init+0x272>
    13a4:	2040      	movs	r0, #64	; 0x40

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
    13a6:	e012      	b.n	13ce <i2c_master_init+0x272>
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    13a8:	22ff      	movs	r2, #255	; 0xff
    13aa:	4014      	ands	r4, r2
    13ac:	0636      	lsls	r6, r6, #24
    13ae:	4334      	orrs	r4, r6
    13b0:	041b      	lsls	r3, r3, #16
    13b2:	22ff      	movs	r2, #255	; 0xff
    13b4:	0412      	lsls	r2, r2, #16
    13b6:	4013      	ands	r3, r2
    13b8:	431c      	orrs	r4, r3
		/* Baud rate not supported. */
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    13ba:	4643      	mov	r3, r8
    13bc:	60dc      	str	r4, [r3, #12]
	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
	int32_t tmp_baudlow_hs = 0;
	enum status_code tmp_status_code = STATUS_OK;
    13be:	2000      	movs	r0, #0
    13c0:	e005      	b.n	13ce <i2c_master_init+0x272>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
		}
	}

	/* Check that baudrate is supported at current speed. */
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    13c2:	2040      	movs	r0, #64	; 0x40
    13c4:	2cff      	cmp	r4, #255	; 0xff
    13c6:	d802      	bhi.n	13ce <i2c_master_init+0x272>

	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
	int32_t tmp_baudlow_hs = 0;
    13c8:	2600      	movs	r6, #0
	Assert(config);

	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
    13ca:	2300      	movs	r3, #0
    13cc:	e7ec      	b.n	13a8 <i2c_master_init+0x24c>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
    13ce:	b00b      	add	sp, #44	; 0x2c
    13d0:	bc3c      	pop	{r2, r3, r4, r5}
    13d2:	4690      	mov	r8, r2
    13d4:	4699      	mov	r9, r3
    13d6:	46a2      	mov	sl, r4
    13d8:	46ab      	mov	fp, r5
    13da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    13dc:	00001a21 	.word	0x00001a21
    13e0:	40000400 	.word	0x40000400
    13e4:	00002735 	.word	0x00002735
    13e8:	000026a9 	.word	0x000026a9
    13ec:	000018cd 	.word	0x000018cd
    13f0:	00001509 	.word	0x00001509
    13f4:	000020ad 	.word	0x000020ad
    13f8:	200001d8 	.word	0x200001d8
    13fc:	00001919 	.word	0x00001919
    1400:	0000282d 	.word	0x0000282d
    1404:	41002000 	.word	0x41002000
    1408:	00002751 	.word	0x00002751
    140c:	0000470d 	.word	0x0000470d
    1410:	00003b05 	.word	0x00003b05
    1414:	e826d695 	.word	0xe826d695
    1418:	3e112e0b 	.word	0x3e112e0b
    141c:	00002e81 	.word	0x00002e81
    1420:	40240000 	.word	0x40240000
    1424:	00003ff9 	.word	0x00003ff9
    1428:	3ff00000 	.word	0x3ff00000
    142c:	000034d9 	.word	0x000034d9
    1430:	000046a1 	.word	0x000046a1
    1434:	40080000 	.word	0x40080000
    1438:	00002b3d 	.word	0x00002b3d

0000143c <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    143c:	6801      	ldr	r1, [r0, #0]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    143e:	2207      	movs	r2, #7
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    1440:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    1442:	421a      	tst	r2, r3
    1444:	d1fc      	bne.n	1440 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
    1446:	4770      	bx	lr

00001448 <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
    1448:	b570      	push	{r4, r5, r6, lr}
    144a:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    144c:	6806      	ldr	r6, [r0, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    144e:	6832      	ldr	r2, [r6, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
    1450:	8b43      	ldrh	r3, [r0, #26]
	buffer_index -= module->buffer_remaining;
    1452:	8b85      	ldrh	r5, [r0, #28]
    1454:	1b5d      	subs	r5, r3, r5
    1456:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
    1458:	8b83      	ldrh	r3, [r0, #28]
    145a:	3b01      	subs	r3, #1
    145c:	b29b      	uxth	r3, r3
    145e:	8383      	strh	r3, [r0, #28]

	if (sclsm_flag) {
    1460:	0113      	lsls	r3, r2, #4
    1462:	d50c      	bpl.n	147e <_i2c_master_read+0x36>
		if (module->send_nack && module->buffer_remaining == 1) {
    1464:	7ac3      	ldrb	r3, [r0, #11]
    1466:	2b00      	cmp	r3, #0
    1468:	d015      	beq.n	1496 <_i2c_master_read+0x4e>
    146a:	8b83      	ldrh	r3, [r0, #28]
    146c:	b29b      	uxth	r3, r3
    146e:	2b01      	cmp	r3, #1
    1470:	d111      	bne.n	1496 <_i2c_master_read+0x4e>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1472:	6873      	ldr	r3, [r6, #4]
    1474:	2280      	movs	r2, #128	; 0x80
    1476:	02d2      	lsls	r2, r2, #11
    1478:	4313      	orrs	r3, r2
    147a:	6073      	str	r3, [r6, #4]
    147c:	e00b      	b.n	1496 <_i2c_master_read+0x4e>
		}
	} else {
		if (module->send_nack && module->buffer_remaining == 0) {
    147e:	7ac3      	ldrb	r3, [r0, #11]
    1480:	2b00      	cmp	r3, #0
    1482:	d008      	beq.n	1496 <_i2c_master_read+0x4e>
    1484:	8b83      	ldrh	r3, [r0, #28]
    1486:	b29b      	uxth	r3, r3
    1488:	2b00      	cmp	r3, #0
    148a:	d104      	bne.n	1496 <_i2c_master_read+0x4e>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    148c:	6873      	ldr	r3, [r6, #4]
    148e:	2280      	movs	r2, #128	; 0x80
    1490:	02d2      	lsls	r2, r2, #11
    1492:	4313      	orrs	r3, r2
    1494:	6073      	str	r3, [r6, #4]
		}
	}

	if (module->buffer_remaining == 0) {
    1496:	8ba3      	ldrh	r3, [r4, #28]
    1498:	b29b      	uxth	r3, r3
    149a:	2b00      	cmp	r3, #0
    149c:	d10a      	bne.n	14b4 <_i2c_master_read+0x6c>
		if (module->send_stop) {
    149e:	7aa3      	ldrb	r3, [r4, #10]
    14a0:	2b00      	cmp	r3, #0
    14a2:	d007      	beq.n	14b4 <_i2c_master_read+0x6c>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
    14a4:	0020      	movs	r0, r4
    14a6:	4b08      	ldr	r3, [pc, #32]	; (14c8 <_i2c_master_read+0x80>)
    14a8:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    14aa:	6873      	ldr	r3, [r6, #4]
    14ac:	22c0      	movs	r2, #192	; 0xc0
    14ae:	0292      	lsls	r2, r2, #10
    14b0:	4313      	orrs	r3, r2
    14b2:	6073      	str	r3, [r6, #4]
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
    14b4:	0020      	movs	r0, r4
    14b6:	4b04      	ldr	r3, [pc, #16]	; (14c8 <_i2c_master_read+0x80>)
    14b8:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
    14ba:	6a23      	ldr	r3, [r4, #32]
    14bc:	195d      	adds	r5, r3, r5
    14be:	2328      	movs	r3, #40	; 0x28
    14c0:	5cf3      	ldrb	r3, [r6, r3]
    14c2:	b2db      	uxtb	r3, r3
    14c4:	702b      	strb	r3, [r5, #0]
}
    14c6:	bd70      	pop	{r4, r5, r6, pc}
    14c8:	0000143d 	.word	0x0000143d

000014cc <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
    14cc:	b570      	push	{r4, r5, r6, lr}
    14ce:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    14d0:	6806      	ldr	r6, [r0, #0]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
    14d2:	8b73      	ldrh	r3, [r6, #26]
    14d4:	075b      	lsls	r3, r3, #29
    14d6:	d503      	bpl.n	14e0 <_i2c_master_write+0x14>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
    14d8:	221e      	movs	r2, #30
    14da:	2325      	movs	r3, #37	; 0x25
    14dc:	54c2      	strb	r2, [r0, r3]
		/* Do not write more data */
		return;
    14de:	e00f      	b.n	1500 <_i2c_master_write+0x34>
	}

	/* Find index to get next byte in buffer */
	uint16_t buffer_index = module->buffer_length;
    14e0:	8b43      	ldrh	r3, [r0, #26]
	buffer_index -= module->buffer_remaining;
    14e2:	8b85      	ldrh	r5, [r0, #28]
    14e4:	1b5d      	subs	r5, r3, r5
    14e6:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
    14e8:	8b83      	ldrh	r3, [r0, #28]
    14ea:	3b01      	subs	r3, #1
    14ec:	b29b      	uxth	r3, r3
    14ee:	8383      	strh	r3, [r0, #28]

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
    14f0:	4b04      	ldr	r3, [pc, #16]	; (1504 <_i2c_master_write+0x38>)
    14f2:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
    14f4:	6a23      	ldr	r3, [r4, #32]
    14f6:	195d      	adds	r5, r3, r5
    14f8:	782b      	ldrb	r3, [r5, #0]
    14fa:	b2db      	uxtb	r3, r3
    14fc:	2228      	movs	r2, #40	; 0x28
    14fe:	54b3      	strb	r3, [r6, r2]
}
    1500:	bd70      	pop	{r4, r5, r6, pc}
    1502:	46c0      	nop			; (mov r8, r8)
    1504:	0000143d 	.word	0x0000143d

00001508 <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
    1508:	b570      	push	{r4, r5, r6, lr}
	/* Get software module for callback handling */
	struct i2c_master_module *module =
    150a:	0080      	lsls	r0, r0, #2
    150c:	4b6f      	ldr	r3, [pc, #444]	; (16cc <_i2c_master_interrupt_handler+0x1c4>)
    150e:	58c4      	ldr	r4, [r0, r3]
			(struct i2c_master_module*)_sercom_instances[instance];

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1510:	6825      	ldr	r5, [r4, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    1512:	682b      	ldr	r3, [r5, #0]
    1514:	011b      	lsls	r3, r3, #4
    1516:	0fda      	lsrs	r2, r3, #31

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
    1518:	7e63      	ldrb	r3, [r4, #25]
	callback_mask &= module->registered_callback;
    151a:	7e26      	ldrb	r6, [r4, #24]
    151c:	401e      	ands	r6, r3

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
    151e:	8b63      	ldrh	r3, [r4, #26]
    1520:	b29b      	uxth	r3, r3
    1522:	2b00      	cmp	r3, #0
    1524:	d135      	bne.n	1592 <_i2c_master_interrupt_handler+0x8a>
    1526:	8ba3      	ldrh	r3, [r4, #28]
    1528:	b29b      	uxth	r3, r3
    152a:	2b00      	cmp	r3, #0
    152c:	d031      	beq.n	1592 <_i2c_master_interrupt_handler+0x8a>
	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Check for error. Ignore bus-error; workaround for bus state stuck in
	 * BUSY.
	 */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
    152e:	7e2b      	ldrb	r3, [r5, #24]
    1530:	07db      	lsls	r3, r3, #31
    1532:	d51b      	bpl.n	156c <_i2c_master_interrupt_handler+0x64>
	{
		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    1534:	2301      	movs	r3, #1
    1536:	762b      	strb	r3, [r5, #24]

		/* Check arbitration */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    1538:	8b6b      	ldrh	r3, [r5, #26]
    153a:	079b      	lsls	r3, r3, #30
    153c:	d503      	bpl.n	1546 <_i2c_master_interrupt_handler+0x3e>
			/* Return busy */
			module->status = STATUS_ERR_PACKET_COLLISION;
    153e:	2241      	movs	r2, #65	; 0x41
    1540:	2325      	movs	r3, #37	; 0x25
    1542:	54e2      	strb	r2, [r4, r3]
    1544:	e012      	b.n	156c <_i2c_master_interrupt_handler+0x64>
		}
		/* No slave responds */
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    1546:	8b6b      	ldrh	r3, [r5, #26]
    1548:	075b      	lsls	r3, r3, #29
    154a:	d50f      	bpl.n	156c <_i2c_master_interrupt_handler+0x64>
			module->status           = STATUS_ERR_BAD_ADDRESS;
    154c:	2218      	movs	r2, #24
    154e:	2325      	movs	r3, #37	; 0x25
    1550:	54e2      	strb	r2, [r4, r3]
			module->buffer_remaining = 0;
    1552:	2300      	movs	r3, #0
    1554:	83a3      	strh	r3, [r4, #28]

			if (module->send_stop) {
    1556:	7aa3      	ldrb	r3, [r4, #10]
    1558:	2b00      	cmp	r3, #0
    155a:	d007      	beq.n	156c <_i2c_master_interrupt_handler+0x64>
				/* Send stop condition */
				_i2c_master_wait_for_sync(module);
    155c:	0020      	movs	r0, r4
    155e:	4b5c      	ldr	r3, [pc, #368]	; (16d0 <_i2c_master_interrupt_handler+0x1c8>)
    1560:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1562:	686b      	ldr	r3, [r5, #4]
    1564:	22c0      	movs	r2, #192	; 0xc0
    1566:	0292      	lsls	r2, r2, #10
    1568:	4313      	orrs	r3, r2
    156a:	606b      	str	r3, [r5, #4]
			}
		}
	}

	module->buffer_length = module->buffer_remaining;
    156c:	8ba3      	ldrh	r3, [r4, #28]
    156e:	b29b      	uxth	r3, r3
    1570:	8363      	strh	r3, [r4, #26]

	/* Check for status OK. */
	if (module->status == STATUS_BUSY) {
    1572:	2325      	movs	r3, #37	; 0x25
    1574:	5ce3      	ldrb	r3, [r4, r3]
    1576:	2b05      	cmp	r3, #5
    1578:	d156      	bne.n	1628 <_i2c_master_interrupt_handler+0x120>
		/* Call function based on transfer direction. */
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    157a:	331f      	adds	r3, #31
    157c:	5ce3      	ldrb	r3, [r4, r3]
    157e:	2b00      	cmp	r3, #0
    1580:	d103      	bne.n	158a <_i2c_master_interrupt_handler+0x82>
			_i2c_master_write(module);
    1582:	0020      	movs	r0, r4
    1584:	4b53      	ldr	r3, [pc, #332]	; (16d4 <_i2c_master_interrupt_handler+0x1cc>)
    1586:	4798      	blx	r3
    1588:	e04e      	b.n	1628 <_i2c_master_interrupt_handler+0x120>
		} else {
			_i2c_master_read(module);
    158a:	0020      	movs	r0, r4
    158c:	4b52      	ldr	r3, [pc, #328]	; (16d8 <_i2c_master_interrupt_handler+0x1d0>)
    158e:	4798      	blx	r3
    1590:	e04a      	b.n	1628 <_i2c_master_interrupt_handler+0x120>
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1592:	8b63      	ldrh	r3, [r4, #26]
    1594:	b29b      	uxth	r3, r3
    1596:	2b00      	cmp	r3, #0
    1598:	d026      	beq.n	15e8 <_i2c_master_interrupt_handler+0xe0>
    159a:	8ba3      	ldrh	r3, [r4, #28]
    159c:	b29b      	uxth	r3, r3
    159e:	2b00      	cmp	r3, #0
    15a0:	d122      	bne.n	15e8 <_i2c_master_interrupt_handler+0xe0>
			(module->status == STATUS_BUSY) &&
    15a2:	3325      	adds	r3, #37	; 0x25
    15a4:	5ce3      	ldrb	r3, [r4, r3]
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    15a6:	2b05      	cmp	r3, #5
    15a8:	d11e      	bne.n	15e8 <_i2c_master_interrupt_handler+0xe0>
			(module->status == STATUS_BUSY) &&
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
    15aa:	331f      	adds	r3, #31
    15ac:	5ce3      	ldrb	r3, [r4, r3]
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
			(module->status == STATUS_BUSY) &&
    15ae:	2b00      	cmp	r3, #0
    15b0:	d11a      	bne.n	15e8 <_i2c_master_interrupt_handler+0xe0>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
    15b2:	3303      	adds	r3, #3
    15b4:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    15b6:	2300      	movs	r3, #0
    15b8:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
    15ba:	3325      	adds	r3, #37	; 0x25
    15bc:	2200      	movs	r2, #0
    15be:	54e2      	strb	r2, [r4, r3]

		if (module->send_stop) {
    15c0:	7aa3      	ldrb	r3, [r4, #10]
    15c2:	2b00      	cmp	r3, #0
    15c4:	d008      	beq.n	15d8 <_i2c_master_interrupt_handler+0xd0>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
    15c6:	0020      	movs	r0, r4
    15c8:	4b41      	ldr	r3, [pc, #260]	; (16d0 <_i2c_master_interrupt_handler+0x1c8>)
    15ca:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    15cc:	686b      	ldr	r3, [r5, #4]
    15ce:	22c0      	movs	r2, #192	; 0xc0
    15d0:	0292      	lsls	r2, r2, #10
    15d2:	4313      	orrs	r3, r2
    15d4:	606b      	str	r3, [r5, #4]
    15d6:	e001      	b.n	15dc <_i2c_master_interrupt_handler+0xd4>
		} else {
			/* Clear write interrupt flag */
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    15d8:	2301      	movs	r3, #1
    15da:	762b      	strb	r3, [r5, #24]
		}
		
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
    15dc:	07f3      	lsls	r3, r6, #31
    15de:	d523      	bpl.n	1628 <_i2c_master_interrupt_handler+0x120>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    15e0:	68e3      	ldr	r3, [r4, #12]
    15e2:	0020      	movs	r0, r4
    15e4:	4798      	blx	r3
    15e6:	e01f      	b.n	1628 <_i2c_master_interrupt_handler+0x120>
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
    15e8:	8b63      	ldrh	r3, [r4, #26]
    15ea:	b29b      	uxth	r3, r3
    15ec:	2b00      	cmp	r3, #0
    15ee:	d01b      	beq.n	1628 <_i2c_master_interrupt_handler+0x120>
    15f0:	8ba3      	ldrh	r3, [r4, #28]
    15f2:	b29b      	uxth	r3, r3
    15f4:	2b00      	cmp	r3, #0
    15f6:	d017      	beq.n	1628 <_i2c_master_interrupt_handler+0x120>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
    15f8:	8b6b      	ldrh	r3, [r5, #26]
    15fa:	069b      	lsls	r3, r3, #26
    15fc:	d409      	bmi.n	1612 <_i2c_master_interrupt_handler+0x10a>
    15fe:	2a00      	cmp	r2, #0
    1600:	d003      	beq.n	160a <_i2c_master_interrupt_handler+0x102>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
    1602:	8ba3      	ldrh	r3, [r4, #28]
    1604:	b29b      	uxth	r3, r3
    1606:	2b01      	cmp	r3, #1
    1608:	d003      	beq.n	1612 <_i2c_master_interrupt_handler+0x10a>
			module->status = STATUS_ERR_PACKET_COLLISION;
    160a:	2241      	movs	r2, #65	; 0x41
    160c:	2325      	movs	r3, #37	; 0x25
    160e:	54e2      	strb	r2, [r4, r3]
    1610:	e00a      	b.n	1628 <_i2c_master_interrupt_handler+0x120>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    1612:	2324      	movs	r3, #36	; 0x24
    1614:	5ce3      	ldrb	r3, [r4, r3]
    1616:	2b00      	cmp	r3, #0
    1618:	d103      	bne.n	1622 <_i2c_master_interrupt_handler+0x11a>
			_i2c_master_write(module);
    161a:	0020      	movs	r0, r4
    161c:	4b2d      	ldr	r3, [pc, #180]	; (16d4 <_i2c_master_interrupt_handler+0x1cc>)
    161e:	4798      	blx	r3
    1620:	e002      	b.n	1628 <_i2c_master_interrupt_handler+0x120>
		} else {
			_i2c_master_read(module);
    1622:	0020      	movs	r0, r4
    1624:	4b2c      	ldr	r3, [pc, #176]	; (16d8 <_i2c_master_interrupt_handler+0x1d0>)
    1626:	4798      	blx	r3
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1628:	8b63      	ldrh	r3, [r4, #26]
    162a:	b29b      	uxth	r3, r3
    162c:	2b00      	cmp	r3, #0
    162e:	d02a      	beq.n	1686 <_i2c_master_interrupt_handler+0x17e>
    1630:	8ba3      	ldrh	r3, [r4, #28]
    1632:	b29b      	uxth	r3, r3
    1634:	2b00      	cmp	r3, #0
    1636:	d126      	bne.n	1686 <_i2c_master_interrupt_handler+0x17e>
			(module->status == STATUS_BUSY) &&
    1638:	3325      	adds	r3, #37	; 0x25
    163a:	5ce3      	ldrb	r3, [r4, r3]
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    163c:	2b05      	cmp	r3, #5
    163e:	d122      	bne.n	1686 <_i2c_master_interrupt_handler+0x17e>
			(module->status == STATUS_BUSY) &&
			(module->transfer_direction == I2C_TRANSFER_READ)) {
    1640:	331f      	adds	r3, #31
    1642:	5ce3      	ldrb	r3, [r4, r3]
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
			(module->status == STATUS_BUSY) &&
    1644:	2b01      	cmp	r3, #1
    1646:	d11e      	bne.n	1686 <_i2c_master_interrupt_handler+0x17e>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
		
		/* Clear read interrupt flag */
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    1648:	7e2b      	ldrb	r3, [r5, #24]
    164a:	079b      	lsls	r3, r3, #30
    164c:	d501      	bpl.n	1652 <_i2c_master_interrupt_handler+0x14a>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    164e:	2302      	movs	r3, #2
    1650:	762b      	strb	r3, [r5, #24]
		}
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
    1652:	2303      	movs	r3, #3
    1654:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;
		module->buffer_length = 0;
    1656:	2300      	movs	r3, #0
    1658:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
    165a:	3325      	adds	r3, #37	; 0x25
    165c:	2200      	movs	r2, #0
    165e:	54e2      	strb	r2, [r4, r3]

		/* Call appropriate callback if enabled and registered */
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
    1660:	07b3      	lsls	r3, r6, #30
    1662:	d507      	bpl.n	1674 <_i2c_master_interrupt_handler+0x16c>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
    1664:	2324      	movs	r3, #36	; 0x24
    1666:	5ce3      	ldrb	r3, [r4, r3]
    1668:	2b01      	cmp	r3, #1
    166a:	d103      	bne.n	1674 <_i2c_master_interrupt_handler+0x16c>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
    166c:	6923      	ldr	r3, [r4, #16]
    166e:	0020      	movs	r0, r4
    1670:	4798      	blx	r3
    1672:	e008      	b.n	1686 <_i2c_master_interrupt_handler+0x17e>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
    1674:	07f3      	lsls	r3, r6, #31
    1676:	d506      	bpl.n	1686 <_i2c_master_interrupt_handler+0x17e>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
    1678:	2324      	movs	r3, #36	; 0x24
    167a:	5ce3      	ldrb	r3, [r4, r3]
    167c:	2b00      	cmp	r3, #0
    167e:	d102      	bne.n	1686 <_i2c_master_interrupt_handler+0x17e>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    1680:	68e3      	ldr	r3, [r4, #12]
    1682:	0020      	movs	r0, r4
    1684:	4798      	blx	r3
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
    1686:	2325      	movs	r3, #37	; 0x25
    1688:	5ce3      	ldrb	r3, [r4, r3]
    168a:	2b05      	cmp	r3, #5
    168c:	d01c      	beq.n	16c8 <_i2c_master_interrupt_handler+0x1c0>
    168e:	2325      	movs	r3, #37	; 0x25
    1690:	5ce3      	ldrb	r3, [r4, r3]
    1692:	2b00      	cmp	r3, #0
    1694:	d018      	beq.n	16c8 <_i2c_master_interrupt_handler+0x1c0>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
    1696:	2303      	movs	r3, #3
    1698:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    169a:	2300      	movs	r3, #0
    169c:	8363      	strh	r3, [r4, #26]
		module->buffer_remaining = 0;
    169e:	83a3      	strh	r3, [r4, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
    16a0:	3325      	adds	r3, #37	; 0x25
    16a2:	5ce3      	ldrb	r3, [r4, r3]
    16a4:	2b41      	cmp	r3, #65	; 0x41
    16a6:	d00a      	beq.n	16be <_i2c_master_interrupt_handler+0x1b6>
    16a8:	7aa3      	ldrb	r3, [r4, #10]
    16aa:	2b00      	cmp	r3, #0
    16ac:	d007      	beq.n	16be <_i2c_master_interrupt_handler+0x1b6>
				module->send_stop) {
			_i2c_master_wait_for_sync(module);
    16ae:	0020      	movs	r0, r4
    16b0:	4b07      	ldr	r3, [pc, #28]	; (16d0 <_i2c_master_interrupt_handler+0x1c8>)
    16b2:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
    16b4:	686b      	ldr	r3, [r5, #4]
    16b6:	22e0      	movs	r2, #224	; 0xe0
    16b8:	02d2      	lsls	r2, r2, #11
    16ba:	4313      	orrs	r3, r2
    16bc:	606b      	str	r3, [r5, #4]
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
    16be:	0773      	lsls	r3, r6, #29
    16c0:	d502      	bpl.n	16c8 <_i2c_master_interrupt_handler+0x1c0>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
    16c2:	6963      	ldr	r3, [r4, #20]
    16c4:	0020      	movs	r0, r4
    16c6:	4798      	blx	r3
		}
	}
}
    16c8:	bd70      	pop	{r4, r5, r6, pc}
    16ca:	46c0      	nop			; (mov r8, r8)
    16cc:	200001d8 	.word	0x200001d8
    16d0:	0000143d 	.word	0x0000143d
    16d4:	000014cd 	.word	0x000014cd
    16d8:	00001449 	.word	0x00001449

000016dc <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    16dc:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    16de:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    16e0:	2340      	movs	r3, #64	; 0x40
    16e2:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    16e4:	4281      	cmp	r1, r0
    16e6:	d201      	bcs.n	16ec <_sercom_get_sync_baud_val+0x10>
    16e8:	e00a      	b.n	1700 <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
    16ea:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    16ec:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    16ee:	1c63      	adds	r3, r4, #1
    16f0:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    16f2:	4288      	cmp	r0, r1
    16f4:	d9f9      	bls.n	16ea <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    16f6:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    16f8:	2cff      	cmp	r4, #255	; 0xff
    16fa:	d801      	bhi.n	1700 <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    16fc:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    16fe:	2300      	movs	r3, #0
	}
}
    1700:	0018      	movs	r0, r3
    1702:	bd10      	pop	{r4, pc}

00001704 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    1704:	b5f0      	push	{r4, r5, r6, r7, lr}
    1706:	465f      	mov	r7, fp
    1708:	4656      	mov	r6, sl
    170a:	464d      	mov	r5, r9
    170c:	4644      	mov	r4, r8
    170e:	b4f0      	push	{r4, r5, r6, r7}
    1710:	b089      	sub	sp, #36	; 0x24
    1712:	000c      	movs	r4, r1
    1714:	9205      	str	r2, [sp, #20]
    1716:	aa12      	add	r2, sp, #72	; 0x48
    1718:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    171a:	0002      	movs	r2, r0
    171c:	434a      	muls	r2, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    171e:	2540      	movs	r5, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1720:	42a2      	cmp	r2, r4
    1722:	d900      	bls.n	1726 <_sercom_get_async_baud_val+0x22>
    1724:	e0c6      	b.n	18b4 <_sercom_get_async_baud_val+0x1b0>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    1726:	2b00      	cmp	r3, #0
    1728:	d151      	bne.n	17ce <_sercom_get_async_baud_val+0xca>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    172a:	0002      	movs	r2, r0
    172c:	0008      	movs	r0, r1
    172e:	2100      	movs	r1, #0
    1730:	4d64      	ldr	r5, [pc, #400]	; (18c4 <_sercom_get_async_baud_val+0x1c0>)
    1732:	47a8      	blx	r5
    1734:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    1736:	0026      	movs	r6, r4
    1738:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    173a:	2300      	movs	r3, #0
    173c:	2400      	movs	r4, #0
    173e:	9300      	str	r3, [sp, #0]
    1740:	9401      	str	r4, [sp, #4]
    1742:	2200      	movs	r2, #0
    1744:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1746:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    1748:	2120      	movs	r1, #32
    174a:	468c      	mov	ip, r1
    174c:	391f      	subs	r1, #31
    174e:	9602      	str	r6, [sp, #8]
    1750:	9703      	str	r7, [sp, #12]
    1752:	2420      	movs	r4, #32
    1754:	4264      	negs	r4, r4
    1756:	1904      	adds	r4, r0, r4
    1758:	d403      	bmi.n	1762 <_sercom_get_async_baud_val+0x5e>
    175a:	000d      	movs	r5, r1
    175c:	40a5      	lsls	r5, r4
    175e:	46a8      	mov	r8, r5
    1760:	e004      	b.n	176c <_sercom_get_async_baud_val+0x68>
    1762:	4664      	mov	r4, ip
    1764:	1a24      	subs	r4, r4, r0
    1766:	000d      	movs	r5, r1
    1768:	40e5      	lsrs	r5, r4
    176a:	46a8      	mov	r8, r5
    176c:	000c      	movs	r4, r1
    176e:	4084      	lsls	r4, r0
    1770:	46a1      	mov	r9, r4

		r = r << 1;
    1772:	0014      	movs	r4, r2
    1774:	001d      	movs	r5, r3
    1776:	18a4      	adds	r4, r4, r2
    1778:	415d      	adcs	r5, r3
    177a:	0022      	movs	r2, r4
    177c:	002b      	movs	r3, r5

		if (n & bit_shift) {
    177e:	4646      	mov	r6, r8
    1780:	465f      	mov	r7, fp
    1782:	423e      	tst	r6, r7
    1784:	d003      	beq.n	178e <_sercom_get_async_baud_val+0x8a>
			r |= 0x01;
    1786:	000e      	movs	r6, r1
    1788:	4326      	orrs	r6, r4
    178a:	0032      	movs	r2, r6
    178c:	002b      	movs	r3, r5
		}

		if (r >= d) {
    178e:	9c02      	ldr	r4, [sp, #8]
    1790:	9d03      	ldr	r5, [sp, #12]
    1792:	429d      	cmp	r5, r3
    1794:	d80f      	bhi.n	17b6 <_sercom_get_async_baud_val+0xb2>
    1796:	d101      	bne.n	179c <_sercom_get_async_baud_val+0x98>
    1798:	4294      	cmp	r4, r2
    179a:	d80c      	bhi.n	17b6 <_sercom_get_async_baud_val+0xb2>
			r = r - d;
    179c:	9c02      	ldr	r4, [sp, #8]
    179e:	9d03      	ldr	r5, [sp, #12]
    17a0:	1b12      	subs	r2, r2, r4
    17a2:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    17a4:	464d      	mov	r5, r9
    17a6:	9e00      	ldr	r6, [sp, #0]
    17a8:	9f01      	ldr	r7, [sp, #4]
    17aa:	4335      	orrs	r5, r6
    17ac:	003c      	movs	r4, r7
    17ae:	4646      	mov	r6, r8
    17b0:	4334      	orrs	r4, r6
    17b2:	9500      	str	r5, [sp, #0]
    17b4:	9401      	str	r4, [sp, #4]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    17b6:	3801      	subs	r0, #1
    17b8:	d2cb      	bcs.n	1752 <_sercom_get_async_baud_val+0x4e>
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
    17ba:	2200      	movs	r2, #0
    17bc:	2301      	movs	r3, #1
    17be:	9800      	ldr	r0, [sp, #0]
    17c0:	9901      	ldr	r1, [sp, #4]
    17c2:	1a12      	subs	r2, r2, r0
    17c4:	418b      	sbcs	r3, r1
    17c6:	0c12      	lsrs	r2, r2, #16
    17c8:	041b      	lsls	r3, r3, #16
    17ca:	431a      	orrs	r2, r3
    17cc:	e06f      	b.n	18ae <_sercom_get_async_baud_val+0x1aa>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    17ce:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    17d0:	2b01      	cmp	r3, #1
    17d2:	d16c      	bne.n	18ae <_sercom_get_async_baud_val+0x1aa>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    17d4:	0f63      	lsrs	r3, r4, #29
    17d6:	9304      	str	r3, [sp, #16]
    17d8:	00e3      	lsls	r3, r4, #3
    17da:	4698      	mov	r8, r3
			temp2 = ((uint64_t)baudrate * sample_num);
    17dc:	000a      	movs	r2, r1
    17de:	2300      	movs	r3, #0
    17e0:	2100      	movs	r1, #0
    17e2:	4c38      	ldr	r4, [pc, #224]	; (18c4 <_sercom_get_async_baud_val+0x1c0>)
    17e4:	47a0      	blx	r4
    17e6:	0004      	movs	r4, r0
    17e8:	000d      	movs	r5, r1
    17ea:	2300      	movs	r3, #0
    17ec:	469c      	mov	ip, r3
    17ee:	9306      	str	r3, [sp, #24]
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    17f0:	3320      	adds	r3, #32
    17f2:	469b      	mov	fp, r3
    17f4:	2601      	movs	r6, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    17f6:	4663      	mov	r3, ip
    17f8:	9307      	str	r3, [sp, #28]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    17fa:	2300      	movs	r3, #0
    17fc:	9302      	str	r3, [sp, #8]
    17fe:	2200      	movs	r2, #0
    1800:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1802:	213f      	movs	r1, #63	; 0x3f
    1804:	9400      	str	r4, [sp, #0]
    1806:	9501      	str	r5, [sp, #4]
    1808:	000f      	movs	r7, r1
		bit_shift = (uint64_t)1 << i;
    180a:	2120      	movs	r1, #32
    180c:	4249      	negs	r1, r1
    180e:	1879      	adds	r1, r7, r1
    1810:	d403      	bmi.n	181a <_sercom_get_async_baud_val+0x116>
    1812:	0030      	movs	r0, r6
    1814:	4088      	lsls	r0, r1
    1816:	4684      	mov	ip, r0
    1818:	e004      	b.n	1824 <_sercom_get_async_baud_val+0x120>
    181a:	4659      	mov	r1, fp
    181c:	1bc9      	subs	r1, r1, r7
    181e:	0030      	movs	r0, r6
    1820:	40c8      	lsrs	r0, r1
    1822:	4684      	mov	ip, r0
    1824:	0031      	movs	r1, r6
    1826:	40b9      	lsls	r1, r7
    1828:	4689      	mov	r9, r1

		r = r << 1;
    182a:	0010      	movs	r0, r2
    182c:	0019      	movs	r1, r3
    182e:	1880      	adds	r0, r0, r2
    1830:	4159      	adcs	r1, r3
    1832:	0002      	movs	r2, r0
    1834:	000b      	movs	r3, r1

		if (n & bit_shift) {
    1836:	4644      	mov	r4, r8
    1838:	464d      	mov	r5, r9
    183a:	402c      	ands	r4, r5
    183c:	46a2      	mov	sl, r4
    183e:	4664      	mov	r4, ip
    1840:	9d04      	ldr	r5, [sp, #16]
    1842:	402c      	ands	r4, r5
    1844:	46a4      	mov	ip, r4
    1846:	4654      	mov	r4, sl
    1848:	4665      	mov	r5, ip
    184a:	432c      	orrs	r4, r5
    184c:	d003      	beq.n	1856 <_sercom_get_async_baud_val+0x152>
			r |= 0x01;
    184e:	0034      	movs	r4, r6
    1850:	4304      	orrs	r4, r0
    1852:	0022      	movs	r2, r4
    1854:	000b      	movs	r3, r1
		}

		if (r >= d) {
    1856:	9800      	ldr	r0, [sp, #0]
    1858:	9901      	ldr	r1, [sp, #4]
    185a:	4299      	cmp	r1, r3
    185c:	d80a      	bhi.n	1874 <_sercom_get_async_baud_val+0x170>
    185e:	d101      	bne.n	1864 <_sercom_get_async_baud_val+0x160>
    1860:	4290      	cmp	r0, r2
    1862:	d807      	bhi.n	1874 <_sercom_get_async_baud_val+0x170>
			r = r - d;
    1864:	9800      	ldr	r0, [sp, #0]
    1866:	9901      	ldr	r1, [sp, #4]
    1868:	1a12      	subs	r2, r2, r0
    186a:	418b      	sbcs	r3, r1
			q |= bit_shift;
    186c:	9902      	ldr	r1, [sp, #8]
    186e:	4648      	mov	r0, r9
    1870:	4301      	orrs	r1, r0
    1872:	9102      	str	r1, [sp, #8]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    1874:	3f01      	subs	r7, #1
    1876:	d2c8      	bcs.n	180a <_sercom_get_async_baud_val+0x106>
    1878:	9c00      	ldr	r4, [sp, #0]
    187a:	9d01      	ldr	r5, [sp, #4]
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    187c:	9902      	ldr	r1, [sp, #8]
    187e:	9a07      	ldr	r2, [sp, #28]
    1880:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    1882:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    1884:	4910      	ldr	r1, [pc, #64]	; (18c8 <_sercom_get_async_baud_val+0x1c4>)
    1886:	428b      	cmp	r3, r1
    1888:	d90b      	bls.n	18a2 <_sercom_get_async_baud_val+0x19e>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    188a:	9b06      	ldr	r3, [sp, #24]
    188c:	3301      	adds	r3, #1
    188e:	b2db      	uxtb	r3, r3
    1890:	0019      	movs	r1, r3
    1892:	9306      	str	r3, [sp, #24]
    1894:	0013      	movs	r3, r2
    1896:	3301      	adds	r3, #1
    1898:	9307      	str	r3, [sp, #28]
    189a:	2908      	cmp	r1, #8
    189c:	d1ad      	bne.n	17fa <_sercom_get_async_baud_val+0xf6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    189e:	2540      	movs	r5, #64	; 0x40
    18a0:	e008      	b.n	18b4 <_sercom_get_async_baud_val+0x1b0>
    18a2:	2540      	movs	r5, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    18a4:	9a06      	ldr	r2, [sp, #24]
    18a6:	2a08      	cmp	r2, #8
    18a8:	d004      	beq.n	18b4 <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    18aa:	0352      	lsls	r2, r2, #13
    18ac:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    18ae:	9b05      	ldr	r3, [sp, #20]
    18b0:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    18b2:	2500      	movs	r5, #0
}
    18b4:	0028      	movs	r0, r5
    18b6:	b009      	add	sp, #36	; 0x24
    18b8:	bc3c      	pop	{r2, r3, r4, r5}
    18ba:	4690      	mov	r8, r2
    18bc:	4699      	mov	r9, r3
    18be:	46a2      	mov	sl, r4
    18c0:	46ab      	mov	fp, r5
    18c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    18c4:	00002e29 	.word	0x00002e29
    18c8:	00001fff 	.word	0x00001fff

000018cc <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    18cc:	b510      	push	{r4, lr}
    18ce:	b082      	sub	sp, #8
    18d0:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    18d2:	4b0e      	ldr	r3, [pc, #56]	; (190c <sercom_set_gclk_generator+0x40>)
    18d4:	781b      	ldrb	r3, [r3, #0]
    18d6:	2b00      	cmp	r3, #0
    18d8:	d001      	beq.n	18de <sercom_set_gclk_generator+0x12>
    18da:	2900      	cmp	r1, #0
    18dc:	d00d      	beq.n	18fa <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    18de:	a901      	add	r1, sp, #4
    18e0:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    18e2:	2013      	movs	r0, #19
    18e4:	4b0a      	ldr	r3, [pc, #40]	; (1910 <sercom_set_gclk_generator+0x44>)
    18e6:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    18e8:	2013      	movs	r0, #19
    18ea:	4b0a      	ldr	r3, [pc, #40]	; (1914 <sercom_set_gclk_generator+0x48>)
    18ec:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    18ee:	4b07      	ldr	r3, [pc, #28]	; (190c <sercom_set_gclk_generator+0x40>)
    18f0:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    18f2:	2201      	movs	r2, #1
    18f4:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    18f6:	2000      	movs	r0, #0
    18f8:	e006      	b.n	1908 <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
    18fa:	4b04      	ldr	r3, [pc, #16]	; (190c <sercom_set_gclk_generator+0x40>)
    18fc:	785b      	ldrb	r3, [r3, #1]
    18fe:	4283      	cmp	r3, r0
    1900:	d001      	beq.n	1906 <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1902:	201d      	movs	r0, #29
    1904:	e000      	b.n	1908 <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    1906:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    1908:	b002      	add	sp, #8
    190a:	bd10      	pop	{r4, pc}
    190c:	2000008c 	.word	0x2000008c
    1910:	00002735 	.word	0x00002735
    1914:	000026a9 	.word	0x000026a9

00001918 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1918:	4b2e      	ldr	r3, [pc, #184]	; (19d4 <_sercom_get_default_pad+0xbc>)
    191a:	4298      	cmp	r0, r3
    191c:	d01c      	beq.n	1958 <_sercom_get_default_pad+0x40>
    191e:	d803      	bhi.n	1928 <_sercom_get_default_pad+0x10>
    1920:	4b2d      	ldr	r3, [pc, #180]	; (19d8 <_sercom_get_default_pad+0xc0>)
    1922:	4298      	cmp	r0, r3
    1924:	d007      	beq.n	1936 <_sercom_get_default_pad+0x1e>
    1926:	e04a      	b.n	19be <_sercom_get_default_pad+0xa6>
    1928:	4b2c      	ldr	r3, [pc, #176]	; (19dc <_sercom_get_default_pad+0xc4>)
    192a:	4298      	cmp	r0, r3
    192c:	d025      	beq.n	197a <_sercom_get_default_pad+0x62>
    192e:	4b2c      	ldr	r3, [pc, #176]	; (19e0 <_sercom_get_default_pad+0xc8>)
    1930:	4298      	cmp	r0, r3
    1932:	d033      	beq.n	199c <_sercom_get_default_pad+0x84>
    1934:	e043      	b.n	19be <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1936:	2901      	cmp	r1, #1
    1938:	d006      	beq.n	1948 <_sercom_get_default_pad+0x30>
    193a:	2900      	cmp	r1, #0
    193c:	d041      	beq.n	19c2 <_sercom_get_default_pad+0xaa>
    193e:	2902      	cmp	r1, #2
    1940:	d006      	beq.n	1950 <_sercom_get_default_pad+0x38>
    1942:	2903      	cmp	r1, #3
    1944:	d006      	beq.n	1954 <_sercom_get_default_pad+0x3c>
    1946:	e001      	b.n	194c <_sercom_get_default_pad+0x34>
    1948:	4826      	ldr	r0, [pc, #152]	; (19e4 <_sercom_get_default_pad+0xcc>)
    194a:	e041      	b.n	19d0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    194c:	2000      	movs	r0, #0
    194e:	e03f      	b.n	19d0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1950:	4825      	ldr	r0, [pc, #148]	; (19e8 <_sercom_get_default_pad+0xd0>)
    1952:	e03d      	b.n	19d0 <_sercom_get_default_pad+0xb8>
    1954:	4825      	ldr	r0, [pc, #148]	; (19ec <_sercom_get_default_pad+0xd4>)
    1956:	e03b      	b.n	19d0 <_sercom_get_default_pad+0xb8>
    1958:	2901      	cmp	r1, #1
    195a:	d006      	beq.n	196a <_sercom_get_default_pad+0x52>
    195c:	2900      	cmp	r1, #0
    195e:	d032      	beq.n	19c6 <_sercom_get_default_pad+0xae>
    1960:	2902      	cmp	r1, #2
    1962:	d006      	beq.n	1972 <_sercom_get_default_pad+0x5a>
    1964:	2903      	cmp	r1, #3
    1966:	d006      	beq.n	1976 <_sercom_get_default_pad+0x5e>
    1968:	e001      	b.n	196e <_sercom_get_default_pad+0x56>
    196a:	4821      	ldr	r0, [pc, #132]	; (19f0 <_sercom_get_default_pad+0xd8>)
    196c:	e030      	b.n	19d0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    196e:	2000      	movs	r0, #0
    1970:	e02e      	b.n	19d0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1972:	4820      	ldr	r0, [pc, #128]	; (19f4 <_sercom_get_default_pad+0xdc>)
    1974:	e02c      	b.n	19d0 <_sercom_get_default_pad+0xb8>
    1976:	4820      	ldr	r0, [pc, #128]	; (19f8 <_sercom_get_default_pad+0xe0>)
    1978:	e02a      	b.n	19d0 <_sercom_get_default_pad+0xb8>
    197a:	2901      	cmp	r1, #1
    197c:	d006      	beq.n	198c <_sercom_get_default_pad+0x74>
    197e:	2900      	cmp	r1, #0
    1980:	d023      	beq.n	19ca <_sercom_get_default_pad+0xb2>
    1982:	2902      	cmp	r1, #2
    1984:	d006      	beq.n	1994 <_sercom_get_default_pad+0x7c>
    1986:	2903      	cmp	r1, #3
    1988:	d006      	beq.n	1998 <_sercom_get_default_pad+0x80>
    198a:	e001      	b.n	1990 <_sercom_get_default_pad+0x78>
    198c:	481b      	ldr	r0, [pc, #108]	; (19fc <_sercom_get_default_pad+0xe4>)
    198e:	e01f      	b.n	19d0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1990:	2000      	movs	r0, #0
    1992:	e01d      	b.n	19d0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1994:	481a      	ldr	r0, [pc, #104]	; (1a00 <_sercom_get_default_pad+0xe8>)
    1996:	e01b      	b.n	19d0 <_sercom_get_default_pad+0xb8>
    1998:	481a      	ldr	r0, [pc, #104]	; (1a04 <_sercom_get_default_pad+0xec>)
    199a:	e019      	b.n	19d0 <_sercom_get_default_pad+0xb8>
    199c:	2901      	cmp	r1, #1
    199e:	d006      	beq.n	19ae <_sercom_get_default_pad+0x96>
    19a0:	2900      	cmp	r1, #0
    19a2:	d014      	beq.n	19ce <_sercom_get_default_pad+0xb6>
    19a4:	2902      	cmp	r1, #2
    19a6:	d006      	beq.n	19b6 <_sercom_get_default_pad+0x9e>
    19a8:	2903      	cmp	r1, #3
    19aa:	d006      	beq.n	19ba <_sercom_get_default_pad+0xa2>
    19ac:	e001      	b.n	19b2 <_sercom_get_default_pad+0x9a>
    19ae:	4816      	ldr	r0, [pc, #88]	; (1a08 <_sercom_get_default_pad+0xf0>)
    19b0:	e00e      	b.n	19d0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    19b2:	2000      	movs	r0, #0
    19b4:	e00c      	b.n	19d0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    19b6:	4815      	ldr	r0, [pc, #84]	; (1a0c <_sercom_get_default_pad+0xf4>)
    19b8:	e00a      	b.n	19d0 <_sercom_get_default_pad+0xb8>
    19ba:	4815      	ldr	r0, [pc, #84]	; (1a10 <_sercom_get_default_pad+0xf8>)
    19bc:	e008      	b.n	19d0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    19be:	2000      	movs	r0, #0
    19c0:	e006      	b.n	19d0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    19c2:	4814      	ldr	r0, [pc, #80]	; (1a14 <_sercom_get_default_pad+0xfc>)
    19c4:	e004      	b.n	19d0 <_sercom_get_default_pad+0xb8>
    19c6:	2003      	movs	r0, #3
    19c8:	e002      	b.n	19d0 <_sercom_get_default_pad+0xb8>
    19ca:	4813      	ldr	r0, [pc, #76]	; (1a18 <_sercom_get_default_pad+0x100>)
    19cc:	e000      	b.n	19d0 <_sercom_get_default_pad+0xb8>
    19ce:	4813      	ldr	r0, [pc, #76]	; (1a1c <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
    19d0:	4770      	bx	lr
    19d2:	46c0      	nop			; (mov r8, r8)
    19d4:	42000c00 	.word	0x42000c00
    19d8:	42000800 	.word	0x42000800
    19dc:	42001000 	.word	0x42001000
    19e0:	42001400 	.word	0x42001400
    19e4:	00050003 	.word	0x00050003
    19e8:	00060003 	.word	0x00060003
    19ec:	00070003 	.word	0x00070003
    19f0:	00010003 	.word	0x00010003
    19f4:	001e0003 	.word	0x001e0003
    19f8:	001f0003 	.word	0x001f0003
    19fc:	00090003 	.word	0x00090003
    1a00:	000a0003 	.word	0x000a0003
    1a04:	000b0003 	.word	0x000b0003
    1a08:	00110003 	.word	0x00110003
    1a0c:	00120003 	.word	0x00120003
    1a10:	00130003 	.word	0x00130003
    1a14:	00040003 	.word	0x00040003
    1a18:	00080003 	.word	0x00080003
    1a1c:	00100003 	.word	0x00100003

00001a20 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1a20:	b530      	push	{r4, r5, lr}
    1a22:	b085      	sub	sp, #20
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1a24:	466a      	mov	r2, sp
    1a26:	4b0e      	ldr	r3, [pc, #56]	; (1a60 <_sercom_get_sercom_inst_index+0x40>)
    1a28:	cb32      	ldmia	r3!, {r1, r4, r5}
    1a2a:	c232      	stmia	r2!, {r1, r4, r5}
    1a2c:	681b      	ldr	r3, [r3, #0]
    1a2e:	6013      	str	r3, [r2, #0]

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1a30:	0003      	movs	r3, r0
    1a32:	9a00      	ldr	r2, [sp, #0]
    1a34:	4282      	cmp	r2, r0
    1a36:	d00f      	beq.n	1a58 <_sercom_get_sercom_inst_index+0x38>
    1a38:	9a01      	ldr	r2, [sp, #4]
    1a3a:	4282      	cmp	r2, r0
    1a3c:	d008      	beq.n	1a50 <_sercom_get_sercom_inst_index+0x30>
    1a3e:	9a02      	ldr	r2, [sp, #8]
    1a40:	4282      	cmp	r2, r0
    1a42:	d007      	beq.n	1a54 <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1a44:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1a46:	9a03      	ldr	r2, [sp, #12]
    1a48:	429a      	cmp	r2, r3
    1a4a:	d107      	bne.n	1a5c <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1a4c:	3003      	adds	r0, #3
    1a4e:	e004      	b.n	1a5a <_sercom_get_sercom_inst_index+0x3a>
    1a50:	2001      	movs	r0, #1
    1a52:	e002      	b.n	1a5a <_sercom_get_sercom_inst_index+0x3a>
    1a54:	2002      	movs	r0, #2
    1a56:	e000      	b.n	1a5a <_sercom_get_sercom_inst_index+0x3a>
    1a58:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    1a5a:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given */
	Assert(false);
	return 0;
}
    1a5c:	b005      	add	sp, #20
    1a5e:	bd30      	pop	{r4, r5, pc}
    1a60:	00005914 	.word	0x00005914

00001a64 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    1a64:	b5f0      	push	{r4, r5, r6, r7, lr}
    1a66:	465f      	mov	r7, fp
    1a68:	4656      	mov	r6, sl
    1a6a:	464d      	mov	r5, r9
    1a6c:	4644      	mov	r4, r8
    1a6e:	b4f0      	push	{r4, r5, r6, r7}
    1a70:	b091      	sub	sp, #68	; 0x44
    1a72:	0005      	movs	r5, r0
    1a74:	000c      	movs	r4, r1
    1a76:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    1a78:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1a7a:	0008      	movs	r0, r1
    1a7c:	4bb9      	ldr	r3, [pc, #740]	; (1d64 <usart_init+0x300>)
    1a7e:	4798      	blx	r3
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1a80:	6822      	ldr	r2, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    1a82:	2305      	movs	r3, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1a84:	07d2      	lsls	r2, r2, #31
    1a86:	d500      	bpl.n	1a8a <usart_init+0x26>
    1a88:	e164      	b.n	1d54 <usart_init+0x2f0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1a8a:	6822      	ldr	r2, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    1a8c:	3317      	adds	r3, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1a8e:	0792      	lsls	r2, r2, #30
    1a90:	d500      	bpl.n	1a94 <usart_init+0x30>
    1a92:	e15f      	b.n	1d54 <usart_init+0x2f0>
    1a94:	49b4      	ldr	r1, [pc, #720]	; (1d68 <usart_init+0x304>)
    1a96:	6a0a      	ldr	r2, [r1, #32]
    1a98:	1c87      	adds	r7, r0, #2
    1a9a:	3b1b      	subs	r3, #27
    1a9c:	40bb      	lsls	r3, r7
    1a9e:	4313      	orrs	r3, r2
    1aa0:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    1aa2:	a90f      	add	r1, sp, #60	; 0x3c
    1aa4:	272d      	movs	r7, #45	; 0x2d
    1aa6:	5df3      	ldrb	r3, [r6, r7]
    1aa8:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1aaa:	3014      	adds	r0, #20
    1aac:	b2c3      	uxtb	r3, r0
    1aae:	9302      	str	r3, [sp, #8]
    1ab0:	0018      	movs	r0, r3
    1ab2:	4bae      	ldr	r3, [pc, #696]	; (1d6c <usart_init+0x308>)
    1ab4:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1ab6:	9802      	ldr	r0, [sp, #8]
    1ab8:	4bad      	ldr	r3, [pc, #692]	; (1d70 <usart_init+0x30c>)
    1aba:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1abc:	5df0      	ldrb	r0, [r6, r7]
    1abe:	2100      	movs	r1, #0
    1ac0:	4bac      	ldr	r3, [pc, #688]	; (1d74 <usart_init+0x310>)
    1ac2:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    1ac4:	7af3      	ldrb	r3, [r6, #11]
    1ac6:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    1ac8:	2324      	movs	r3, #36	; 0x24
    1aca:	5cf3      	ldrb	r3, [r6, r3]
    1acc:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    1ace:	2325      	movs	r3, #37	; 0x25
    1ad0:	5cf3      	ldrb	r3, [r6, r3]
    1ad2:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    1ad4:	7ef3      	ldrb	r3, [r6, #27]
    1ad6:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    1ad8:	7f33      	ldrb	r3, [r6, #28]
    1ada:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1adc:	682b      	ldr	r3, [r5, #0]
    1ade:	4699      	mov	r9, r3

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1ae0:	0018      	movs	r0, r3
    1ae2:	4ba0      	ldr	r3, [pc, #640]	; (1d64 <usart_init+0x300>)
    1ae4:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1ae6:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    1ae8:	2200      	movs	r2, #0
    1aea:	230e      	movs	r3, #14
    1aec:	a906      	add	r1, sp, #24
    1aee:	468c      	mov	ip, r1
    1af0:	4463      	add	r3, ip
    1af2:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    1af4:	8a32      	ldrh	r2, [r6, #16]
    1af6:	9202      	str	r2, [sp, #8]
    1af8:	2380      	movs	r3, #128	; 0x80
    1afa:	01db      	lsls	r3, r3, #7
    1afc:	429a      	cmp	r2, r3
    1afe:	d01a      	beq.n	1b36 <usart_init+0xd2>
    1b00:	d804      	bhi.n	1b0c <usart_init+0xa8>
    1b02:	2380      	movs	r3, #128	; 0x80
    1b04:	019b      	lsls	r3, r3, #6
    1b06:	429a      	cmp	r2, r3
    1b08:	d00b      	beq.n	1b22 <usart_init+0xbe>
    1b0a:	e104      	b.n	1d16 <usart_init+0x2b2>
    1b0c:	23c0      	movs	r3, #192	; 0xc0
    1b0e:	01db      	lsls	r3, r3, #7
    1b10:	9a02      	ldr	r2, [sp, #8]
    1b12:	429a      	cmp	r2, r3
    1b14:	d00a      	beq.n	1b2c <usart_init+0xc8>
    1b16:	2380      	movs	r3, #128	; 0x80
    1b18:	021b      	lsls	r3, r3, #8
    1b1a:	429a      	cmp	r2, r3
    1b1c:	d100      	bne.n	1b20 <usart_init+0xbc>
    1b1e:	e0ff      	b.n	1d20 <usart_init+0x2bc>
    1b20:	e0f9      	b.n	1d16 <usart_init+0x2b2>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1b22:	2310      	movs	r3, #16
    1b24:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1b26:	3b0f      	subs	r3, #15
    1b28:	9307      	str	r3, [sp, #28]
    1b2a:	e0fd      	b.n	1d28 <usart_init+0x2c4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1b2c:	2308      	movs	r3, #8
    1b2e:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1b30:	3b07      	subs	r3, #7
    1b32:	9307      	str	r3, [sp, #28]
    1b34:	e0f8      	b.n	1d28 <usart_init+0x2c4>
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    1b36:	6833      	ldr	r3, [r6, #0]
    1b38:	9304      	str	r3, [sp, #16]
		(uint32_t)config->mux_setting |
    1b3a:	68f3      	ldr	r3, [r6, #12]
    1b3c:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    1b3e:	6973      	ldr	r3, [r6, #20]
    1b40:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1b42:	7e33      	ldrb	r3, [r6, #24]
    1b44:	4698      	mov	r8, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1b46:	2326      	movs	r3, #38	; 0x26
    1b48:	5cf3      	ldrb	r3, [r6, r3]
    1b4a:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    1b4c:	6873      	ldr	r3, [r6, #4]
    1b4e:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    1b50:	2b00      	cmp	r3, #0
    1b52:	d015      	beq.n	1b80 <usart_init+0x11c>
    1b54:	2380      	movs	r3, #128	; 0x80
    1b56:	055b      	lsls	r3, r3, #21
    1b58:	459a      	cmp	sl, r3
    1b5a:	d136      	bne.n	1bca <usart_init+0x166>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    1b5c:	2327      	movs	r3, #39	; 0x27
    1b5e:	5cf3      	ldrb	r3, [r6, r3]
    1b60:	2b00      	cmp	r3, #0
    1b62:	d136      	bne.n	1bd2 <usart_init+0x16e>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    1b64:	6a33      	ldr	r3, [r6, #32]
    1b66:	001f      	movs	r7, r3
    1b68:	b2c0      	uxtb	r0, r0
    1b6a:	4b83      	ldr	r3, [pc, #524]	; (1d78 <usart_init+0x314>)
    1b6c:	4798      	blx	r3
    1b6e:	0001      	movs	r1, r0
    1b70:	220e      	movs	r2, #14
    1b72:	ab06      	add	r3, sp, #24
    1b74:	469c      	mov	ip, r3
    1b76:	4462      	add	r2, ip
    1b78:	0038      	movs	r0, r7
    1b7a:	4b80      	ldr	r3, [pc, #512]	; (1d7c <usart_init+0x318>)
    1b7c:	4798      	blx	r3
    1b7e:	e025      	b.n	1bcc <usart_init+0x168>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1b80:	2308      	movs	r3, #8
    1b82:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1b84:	2300      	movs	r3, #0
    1b86:	9307      	str	r3, [sp, #28]
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    1b88:	2327      	movs	r3, #39	; 0x27
    1b8a:	5cf3      	ldrb	r3, [r6, r3]
    1b8c:	2b00      	cmp	r3, #0
    1b8e:	d00b      	beq.n	1ba8 <usart_init+0x144>
				status_code =
    1b90:	9b06      	ldr	r3, [sp, #24]
    1b92:	9300      	str	r3, [sp, #0]
    1b94:	9b07      	ldr	r3, [sp, #28]
    1b96:	220e      	movs	r2, #14
    1b98:	a906      	add	r1, sp, #24
    1b9a:	468c      	mov	ip, r1
    1b9c:	4462      	add	r2, ip
    1b9e:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    1ba0:	6a30      	ldr	r0, [r6, #32]
    1ba2:	4f77      	ldr	r7, [pc, #476]	; (1d80 <usart_init+0x31c>)
    1ba4:	47b8      	blx	r7
    1ba6:	e011      	b.n	1bcc <usart_init+0x168>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    1ba8:	6a33      	ldr	r3, [r6, #32]
    1baa:	001f      	movs	r7, r3
    1bac:	b2c0      	uxtb	r0, r0
    1bae:	4b72      	ldr	r3, [pc, #456]	; (1d78 <usart_init+0x314>)
    1bb0:	4798      	blx	r3
    1bb2:	0001      	movs	r1, r0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    1bb4:	9b06      	ldr	r3, [sp, #24]
    1bb6:	9300      	str	r3, [sp, #0]
    1bb8:	9b07      	ldr	r3, [sp, #28]
    1bba:	220e      	movs	r2, #14
    1bbc:	a806      	add	r0, sp, #24
    1bbe:	4684      	mov	ip, r0
    1bc0:	4462      	add	r2, ip
    1bc2:	0038      	movs	r0, r7
    1bc4:	4f6e      	ldr	r7, [pc, #440]	; (1d80 <usart_init+0x31c>)
    1bc6:	47b8      	blx	r7
    1bc8:	e000      	b.n	1bcc <usart_init+0x168>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    1bca:	2000      	movs	r0, #0
    1bcc:	1e03      	subs	r3, r0, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    1bce:	d000      	beq.n	1bd2 <usart_init+0x16e>
    1bd0:	e0c0      	b.n	1d54 <usart_init+0x2f0>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    1bd2:	7e73      	ldrb	r3, [r6, #25]
    1bd4:	2b00      	cmp	r3, #0
    1bd6:	d002      	beq.n	1bde <usart_init+0x17a>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    1bd8:	7eb3      	ldrb	r3, [r6, #26]
    1bda:	464a      	mov	r2, r9
    1bdc:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1bde:	682a      	ldr	r2, [r5, #0]
    1be0:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1be2:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1be4:	2b00      	cmp	r3, #0
    1be6:	d1fc      	bne.n	1be2 <usart_init+0x17e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    1be8:	330e      	adds	r3, #14
    1bea:	aa06      	add	r2, sp, #24
    1bec:	4694      	mov	ip, r2
    1bee:	4463      	add	r3, ip
    1bf0:	881b      	ldrh	r3, [r3, #0]
    1bf2:	464a      	mov	r2, r9
    1bf4:	8193      	strh	r3, [r2, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    1bf6:	9b04      	ldr	r3, [sp, #16]
    1bf8:	465a      	mov	r2, fp
    1bfa:	4313      	orrs	r3, r2
    1bfc:	9a03      	ldr	r2, [sp, #12]
    1bfe:	4313      	orrs	r3, r2
    1c00:	4652      	mov	r2, sl
    1c02:	4313      	orrs	r3, r2
    1c04:	433b      	orrs	r3, r7
    1c06:	4642      	mov	r2, r8
    1c08:	0212      	lsls	r2, r2, #8
    1c0a:	4313      	orrs	r3, r2
    1c0c:	9a05      	ldr	r2, [sp, #20]
    1c0e:	0757      	lsls	r7, r2, #29
    1c10:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
    1c12:	2327      	movs	r3, #39	; 0x27
    1c14:	5cf3      	ldrb	r3, [r6, r3]
    1c16:	2b00      	cmp	r3, #0
    1c18:	d101      	bne.n	1c1e <usart_init+0x1ba>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    1c1a:	3304      	adds	r3, #4
    1c1c:	431f      	orrs	r7, r3
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    1c1e:	7e71      	ldrb	r1, [r6, #25]
    1c20:	0289      	lsls	r1, r1, #10
    1c22:	7f33      	ldrb	r3, [r6, #28]
    1c24:	025b      	lsls	r3, r3, #9
    1c26:	4319      	orrs	r1, r3
    1c28:	7f73      	ldrb	r3, [r6, #29]
    1c2a:	021b      	lsls	r3, r3, #8
    1c2c:	4319      	orrs	r1, r3
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1c2e:	2324      	movs	r3, #36	; 0x24
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    1c30:	5cf3      	ldrb	r3, [r6, r3]
    1c32:	045b      	lsls	r3, r3, #17
    1c34:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    1c36:	2325      	movs	r3, #37	; 0x25
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    1c38:	5cf2      	ldrb	r2, [r6, r3]
    1c3a:	0412      	lsls	r2, r2, #16
    1c3c:	4311      	orrs	r1, r2
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    1c3e:	7af3      	ldrb	r3, [r6, #11]
    1c40:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    1c42:	8933      	ldrh	r3, [r6, #8]
    1c44:	2bff      	cmp	r3, #255	; 0xff
    1c46:	d004      	beq.n	1c52 <usart_init+0x1ee>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    1c48:	2280      	movs	r2, #128	; 0x80
    1c4a:	0452      	lsls	r2, r2, #17
    1c4c:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    1c4e:	4319      	orrs	r1, r3
    1c50:	e005      	b.n	1c5e <usart_init+0x1fa>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    1c52:	7ef3      	ldrb	r3, [r6, #27]
    1c54:	2b00      	cmp	r3, #0
    1c56:	d002      	beq.n	1c5e <usart_init+0x1fa>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    1c58:	2380      	movs	r3, #128	; 0x80
    1c5a:	04db      	lsls	r3, r3, #19
    1c5c:	431f      	orrs	r7, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    1c5e:	232c      	movs	r3, #44	; 0x2c
    1c60:	5cf3      	ldrb	r3, [r6, r3]
    1c62:	2b00      	cmp	r3, #0
    1c64:	d103      	bne.n	1c6e <usart_init+0x20a>
    1c66:	4b47      	ldr	r3, [pc, #284]	; (1d84 <usart_init+0x320>)
    1c68:	789b      	ldrb	r3, [r3, #2]
    1c6a:	079b      	lsls	r3, r3, #30
    1c6c:	d501      	bpl.n	1c72 <usart_init+0x20e>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    1c6e:	2380      	movs	r3, #128	; 0x80
    1c70:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1c72:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1c74:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1c76:	2b00      	cmp	r3, #0
    1c78:	d1fc      	bne.n	1c74 <usart_init+0x210>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    1c7a:	464b      	mov	r3, r9
    1c7c:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1c7e:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1c80:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1c82:	2b00      	cmp	r3, #0
    1c84:	d1fc      	bne.n	1c80 <usart_init+0x21c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    1c86:	464b      	mov	r3, r9
    1c88:	601f      	str	r7, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1c8a:	ab0e      	add	r3, sp, #56	; 0x38
    1c8c:	2280      	movs	r2, #128	; 0x80
    1c8e:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1c90:	2200      	movs	r2, #0
    1c92:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    1c94:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1c96:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    1c98:	6b33      	ldr	r3, [r6, #48]	; 0x30
    1c9a:	930a      	str	r3, [sp, #40]	; 0x28
    1c9c:	6b73      	ldr	r3, [r6, #52]	; 0x34
    1c9e:	930b      	str	r3, [sp, #44]	; 0x2c
    1ca0:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    1ca2:	930c      	str	r3, [sp, #48]	; 0x30
    1ca4:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    1ca6:	9302      	str	r3, [sp, #8]
    1ca8:	930d      	str	r3, [sp, #52]	; 0x34
    1caa:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1cac:	ae0e      	add	r6, sp, #56	; 0x38
    1cae:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1cb0:	00bb      	lsls	r3, r7, #2
    1cb2:	aa0a      	add	r2, sp, #40	; 0x28
    1cb4:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    1cb6:	2800      	cmp	r0, #0
    1cb8:	d102      	bne.n	1cc0 <usart_init+0x25c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1cba:	0020      	movs	r0, r4
    1cbc:	4b32      	ldr	r3, [pc, #200]	; (1d88 <usart_init+0x324>)
    1cbe:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    1cc0:	1c43      	adds	r3, r0, #1
    1cc2:	d005      	beq.n	1cd0 <usart_init+0x26c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1cc4:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1cc6:	0c00      	lsrs	r0, r0, #16
    1cc8:	b2c0      	uxtb	r0, r0
    1cca:	0031      	movs	r1, r6
    1ccc:	4b2f      	ldr	r3, [pc, #188]	; (1d8c <usart_init+0x328>)
    1cce:	4798      	blx	r3
    1cd0:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    1cd2:	2f04      	cmp	r7, #4
    1cd4:	d1eb      	bne.n	1cae <usart_init+0x24a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    1cd6:	2300      	movs	r3, #0
    1cd8:	60eb      	str	r3, [r5, #12]
    1cda:	612b      	str	r3, [r5, #16]
    1cdc:	616b      	str	r3, [r5, #20]
    1cde:	61ab      	str	r3, [r5, #24]
    1ce0:	61eb      	str	r3, [r5, #28]
    1ce2:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    1ce4:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    1ce6:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    1ce8:	2200      	movs	r2, #0
    1cea:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    1cec:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    1cee:	3330      	adds	r3, #48	; 0x30
    1cf0:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    1cf2:	3301      	adds	r3, #1
    1cf4:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    1cf6:	3301      	adds	r3, #1
    1cf8:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    1cfa:	3301      	adds	r3, #1
    1cfc:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1cfe:	6828      	ldr	r0, [r5, #0]
    1d00:	4b18      	ldr	r3, [pc, #96]	; (1d64 <usart_init+0x300>)
    1d02:	4798      	blx	r3
    1d04:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    1d06:	4922      	ldr	r1, [pc, #136]	; (1d90 <usart_init+0x32c>)
    1d08:	4b22      	ldr	r3, [pc, #136]	; (1d94 <usart_init+0x330>)
    1d0a:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1d0c:	00a4      	lsls	r4, r4, #2
    1d0e:	4b22      	ldr	r3, [pc, #136]	; (1d98 <usart_init+0x334>)
    1d10:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    1d12:	2300      	movs	r3, #0
    1d14:	e01e      	b.n	1d54 <usart_init+0x2f0>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1d16:	2310      	movs	r3, #16
    1d18:	9306      	str	r3, [sp, #24]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1d1a:	2300      	movs	r3, #0
    1d1c:	9307      	str	r3, [sp, #28]
    1d1e:	e003      	b.n	1d28 <usart_init+0x2c4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    1d20:	2303      	movs	r3, #3
    1d22:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1d24:	2300      	movs	r3, #0
    1d26:	9307      	str	r3, [sp, #28]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    1d28:	6833      	ldr	r3, [r6, #0]
    1d2a:	9304      	str	r3, [sp, #16]
		(uint32_t)config->mux_setting |
    1d2c:	68f3      	ldr	r3, [r6, #12]
    1d2e:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    1d30:	6973      	ldr	r3, [r6, #20]
    1d32:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1d34:	7e33      	ldrb	r3, [r6, #24]
    1d36:	4698      	mov	r8, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1d38:	2326      	movs	r3, #38	; 0x26
    1d3a:	5cf3      	ldrb	r3, [r6, r3]
    1d3c:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    1d3e:	6873      	ldr	r3, [r6, #4]
    1d40:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    1d42:	2b00      	cmp	r3, #0
    1d44:	d100      	bne.n	1d48 <usart_init+0x2e4>
    1d46:	e71f      	b.n	1b88 <usart_init+0x124>
    1d48:	2380      	movs	r3, #128	; 0x80
    1d4a:	055b      	lsls	r3, r3, #21
    1d4c:	459a      	cmp	sl, r3
    1d4e:	d100      	bne.n	1d52 <usart_init+0x2ee>
    1d50:	e704      	b.n	1b5c <usart_init+0xf8>
    1d52:	e73e      	b.n	1bd2 <usart_init+0x16e>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    1d54:	0018      	movs	r0, r3
    1d56:	b011      	add	sp, #68	; 0x44
    1d58:	bc3c      	pop	{r2, r3, r4, r5}
    1d5a:	4690      	mov	r8, r2
    1d5c:	4699      	mov	r9, r3
    1d5e:	46a2      	mov	sl, r4
    1d60:	46ab      	mov	fp, r5
    1d62:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1d64:	00001a21 	.word	0x00001a21
    1d68:	40000400 	.word	0x40000400
    1d6c:	00002735 	.word	0x00002735
    1d70:	000026a9 	.word	0x000026a9
    1d74:	000018cd 	.word	0x000018cd
    1d78:	00002751 	.word	0x00002751
    1d7c:	000016dd 	.word	0x000016dd
    1d80:	00001705 	.word	0x00001705
    1d84:	41002000 	.word	0x41002000
    1d88:	00001919 	.word	0x00001919
    1d8c:	0000282d 	.word	0x0000282d
    1d90:	00001f1d 	.word	0x00001f1d
    1d94:	000020ad 	.word	0x000020ad
    1d98:	200001d8 	.word	0x200001d8

00001d9c <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1d9c:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    1d9e:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1da0:	2a00      	cmp	r2, #0
    1da2:	d00e      	beq.n	1dc2 <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    1da4:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    1da6:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1da8:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    1daa:	2a00      	cmp	r2, #0
    1dac:	d109      	bne.n	1dc2 <usart_write_wait+0x26>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1dae:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1db0:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1db2:	2a00      	cmp	r2, #0
    1db4:	d1fc      	bne.n	1db0 <usart_write_wait+0x14>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    1db6:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    1db8:	2102      	movs	r1, #2
    1dba:	7e1a      	ldrb	r2, [r3, #24]
    1dbc:	420a      	tst	r2, r1
    1dbe:	d0fc      	beq.n	1dba <usart_write_wait+0x1e>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    1dc0:	2300      	movs	r3, #0
}
    1dc2:	0018      	movs	r0, r3
    1dc4:	4770      	bx	lr
    1dc6:	46c0      	nop			; (mov r8, r8)

00001dc8 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1dc8:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    1dca:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1dcc:	2a00      	cmp	r2, #0
    1dce:	d030      	beq.n	1e32 <usart_read_wait+0x6a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    1dd0:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    1dd2:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1dd4:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    1dd6:	2a00      	cmp	r2, #0
    1dd8:	d12b      	bne.n	1e32 <usart_read_wait+0x6a>

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1dda:	6802      	ldr	r2, [r0, #0]
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    1ddc:	7e10      	ldrb	r0, [r2, #24]
    1dde:	0740      	lsls	r0, r0, #29
    1de0:	d527      	bpl.n	1e32 <usart_read_wait+0x6a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1de2:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1de4:	2b00      	cmp	r3, #0
    1de6:	d1fc      	bne.n	1de2 <usart_read_wait+0x1a>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1de8:	8b53      	ldrh	r3, [r2, #26]
    1dea:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    1dec:	0698      	lsls	r0, r3, #26
    1dee:	d01d      	beq.n	1e2c <usart_read_wait+0x64>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    1df0:	0798      	lsls	r0, r3, #30
    1df2:	d503      	bpl.n	1dfc <usart_read_wait+0x34>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1df4:	2302      	movs	r3, #2
    1df6:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_FORMAT;
    1df8:	3318      	adds	r3, #24
    1dfa:	e01a      	b.n	1e32 <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1dfc:	0758      	lsls	r0, r3, #29
    1dfe:	d503      	bpl.n	1e08 <usart_read_wait+0x40>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1e00:	2304      	movs	r3, #4
    1e02:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_OVERFLOW;
    1e04:	331a      	adds	r3, #26
    1e06:	e014      	b.n	1e32 <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1e08:	07d8      	lsls	r0, r3, #31
    1e0a:	d503      	bpl.n	1e14 <usart_read_wait+0x4c>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1e0c:	2301      	movs	r3, #1
    1e0e:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_DATA;
    1e10:	3312      	adds	r3, #18
    1e12:	e00e      	b.n	1e32 <usart_read_wait+0x6a>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    1e14:	06d8      	lsls	r0, r3, #27
    1e16:	d503      	bpl.n	1e20 <usart_read_wait+0x58>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1e18:	2310      	movs	r3, #16
    1e1a:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PROTOCOL;
    1e1c:	3332      	adds	r3, #50	; 0x32
    1e1e:	e008      	b.n	1e32 <usart_read_wait+0x6a>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    1e20:	069b      	lsls	r3, r3, #26
    1e22:	d503      	bpl.n	1e2c <usart_read_wait+0x64>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1e24:	2320      	movs	r3, #32
    1e26:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PACKET_COLLISION;
    1e28:	3321      	adds	r3, #33	; 0x21
    1e2a:	e002      	b.n	1e32 <usart_read_wait+0x6a>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    1e2c:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    1e2e:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    1e30:	2300      	movs	r3, #0
}
    1e32:	0018      	movs	r0, r3
    1e34:	4770      	bx	lr
    1e36:	46c0      	nop			; (mov r8, r8)

00001e38 <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    1e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1e3a:	0006      	movs	r6, r0
    1e3c:	000c      	movs	r4, r1
    1e3e:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1e40:	6807      	ldr	r7, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1e42:	4b0a      	ldr	r3, [pc, #40]	; (1e6c <_usart_write_buffer+0x34>)
    1e44:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
    1e46:	8df3      	ldrh	r3, [r6, #46]	; 0x2e
    1e48:	b29b      	uxth	r3, r3
    1e4a:	2b00      	cmp	r3, #0
    1e4c:	d003      	beq.n	1e56 <_usart_write_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1e4e:	4b08      	ldr	r3, [pc, #32]	; (1e70 <_usart_write_buffer+0x38>)
    1e50:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    1e52:	2005      	movs	r0, #5
    1e54:	e009      	b.n	1e6a <_usart_write_buffer+0x32>
	}

	/* Write parameters to the device instance */
	module->remaining_tx_buffer_length = length;
    1e56:	85f5      	strh	r5, [r6, #46]	; 0x2e
    1e58:	4b05      	ldr	r3, [pc, #20]	; (1e70 <_usart_write_buffer+0x38>)
    1e5a:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->tx_buffer_ptr              = tx_data;
    1e5c:	62b4      	str	r4, [r6, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
    1e5e:	2205      	movs	r2, #5
    1e60:	2333      	movs	r3, #51	; 0x33
    1e62:	54f2      	strb	r2, [r6, r3]

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
    1e64:	3b32      	subs	r3, #50	; 0x32
    1e66:	75bb      	strb	r3, [r7, #22]

	return STATUS_OK;
    1e68:	2000      	movs	r0, #0
}
    1e6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1e6c:	000021a5 	.word	0x000021a5
    1e70:	000021e5 	.word	0x000021e5

00001e74 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    1e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1e76:	0004      	movs	r4, r0
    1e78:	000d      	movs	r5, r1
    1e7a:	0016      	movs	r6, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1e7c:	6807      	ldr	r7, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1e7e:	4b0f      	ldr	r3, [pc, #60]	; (1ebc <_usart_read_buffer+0x48>)
    1e80:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    1e82:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    1e84:	b29b      	uxth	r3, r3
    1e86:	2b00      	cmp	r3, #0
    1e88:	d003      	beq.n	1e92 <_usart_read_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1e8a:	4b0d      	ldr	r3, [pc, #52]	; (1ec0 <_usart_read_buffer+0x4c>)
    1e8c:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    1e8e:	2005      	movs	r0, #5
    1e90:	e013      	b.n	1eba <_usart_read_buffer+0x46>
	}

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
    1e92:	85a6      	strh	r6, [r4, #44]	; 0x2c
    1e94:	4b0a      	ldr	r3, [pc, #40]	; (1ec0 <_usart_read_buffer+0x4c>)
    1e96:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->rx_buffer_ptr              = rx_data;
    1e98:	6265      	str	r5, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    1e9a:	2205      	movs	r2, #5
    1e9c:	2332      	movs	r3, #50	; 0x32
    1e9e:	54e2      	strb	r2, [r4, r3]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    1ea0:	3b2e      	subs	r3, #46	; 0x2e
    1ea2:	75bb      	strb	r3, [r7, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
    1ea4:	7a23      	ldrb	r3, [r4, #8]
    1ea6:	2b00      	cmp	r3, #0
    1ea8:	d001      	beq.n	1eae <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    1eaa:	2320      	movs	r3, #32
    1eac:	75bb      	strb	r3, [r7, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    1eae:	7a63      	ldrb	r3, [r4, #9]
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
    1eb0:	2000      	movs	r0, #0
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    1eb2:	2b00      	cmp	r3, #0
    1eb4:	d001      	beq.n	1eba <_usart_read_buffer+0x46>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    1eb6:	2308      	movs	r3, #8
    1eb8:	75bb      	strb	r3, [r7, #22]
	}
#endif

	return STATUS_OK;
}
    1eba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1ebc:	000021a5 	.word	0x000021a5
    1ec0:	000021e5 	.word	0x000021e5

00001ec4 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1ec4:	1c93      	adds	r3, r2, #2
    1ec6:	009b      	lsls	r3, r3, #2
    1ec8:	18c3      	adds	r3, r0, r3
    1eca:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    1ecc:	2130      	movs	r1, #48	; 0x30
    1ece:	2301      	movs	r3, #1
    1ed0:	4093      	lsls	r3, r2
    1ed2:	5c42      	ldrb	r2, [r0, r1]
    1ed4:	4313      	orrs	r3, r2
    1ed6:	5443      	strb	r3, [r0, r1]
}
    1ed8:	4770      	bx	lr
    1eda:	46c0      	nop			; (mov r8, r8)

00001edc <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    1edc:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1ede:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
    1ee0:	2a00      	cmp	r2, #0
    1ee2:	d006      	beq.n	1ef2 <usart_write_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    1ee4:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    1ee6:	3305      	adds	r3, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    1ee8:	2c00      	cmp	r4, #0
    1eea:	d002      	beq.n	1ef2 <usart_write_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
    1eec:	4b02      	ldr	r3, [pc, #8]	; (1ef8 <usart_write_buffer_job+0x1c>)
    1eee:	4798      	blx	r3
    1ef0:	0003      	movs	r3, r0
}
    1ef2:	0018      	movs	r0, r3
    1ef4:	bd10      	pop	{r4, pc}
    1ef6:	46c0      	nop			; (mov r8, r8)
    1ef8:	00001e39 	.word	0x00001e39

00001efc <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    1efc:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1efe:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    1f00:	2a00      	cmp	r2, #0
    1f02:	d006      	beq.n	1f12 <usart_read_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1f04:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    1f06:	3305      	adds	r3, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1f08:	2c00      	cmp	r4, #0
    1f0a:	d002      	beq.n	1f12 <usart_read_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
    1f0c:	4b02      	ldr	r3, [pc, #8]	; (1f18 <usart_read_buffer_job+0x1c>)
    1f0e:	4798      	blx	r3
    1f10:	0003      	movs	r3, r0
}
    1f12:	0018      	movs	r0, r3
    1f14:	bd10      	pop	{r4, pc}
    1f16:	46c0      	nop			; (mov r8, r8)
    1f18:	00001e75 	.word	0x00001e75

00001f1c <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    1f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    1f1e:	0080      	lsls	r0, r0, #2
    1f20:	4b60      	ldr	r3, [pc, #384]	; (20a4 <STACK_SIZE+0xa4>)
    1f22:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    1f24:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1f26:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1f28:	2b00      	cmp	r3, #0
    1f2a:	d1fc      	bne.n	1f26 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    1f2c:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    1f2e:	7da6      	ldrb	r6, [r4, #22]
    1f30:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    1f32:	2330      	movs	r3, #48	; 0x30
    1f34:	5ceb      	ldrb	r3, [r5, r3]
    1f36:	2231      	movs	r2, #49	; 0x31
    1f38:	5caf      	ldrb	r7, [r5, r2]
    1f3a:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    1f3c:	07f3      	lsls	r3, r6, #31
    1f3e:	d522      	bpl.n	1f86 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    1f40:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1f42:	b29b      	uxth	r3, r3
    1f44:	2b00      	cmp	r3, #0
    1f46:	d01c      	beq.n	1f82 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1f48:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    1f4a:	7813      	ldrb	r3, [r2, #0]
    1f4c:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    1f4e:	1c51      	adds	r1, r2, #1
    1f50:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1f52:	7969      	ldrb	r1, [r5, #5]
    1f54:	2901      	cmp	r1, #1
    1f56:	d001      	beq.n	1f5c <_usart_interrupt_handler+0x40>
	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
		if (module->remaining_tx_buffer_length) {
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1f58:	b29b      	uxth	r3, r3
    1f5a:	e004      	b.n	1f66 <_usart_interrupt_handler+0x4a>
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    1f5c:	7851      	ldrb	r1, [r2, #1]
    1f5e:	0209      	lsls	r1, r1, #8
    1f60:	430b      	orrs	r3, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    1f62:	3202      	adds	r2, #2
    1f64:	62aa      	str	r2, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    1f66:	05db      	lsls	r3, r3, #23
    1f68:	0ddb      	lsrs	r3, r3, #23
    1f6a:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    1f6c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1f6e:	3b01      	subs	r3, #1
    1f70:	b29b      	uxth	r3, r3
    1f72:	85eb      	strh	r3, [r5, #46]	; 0x2e
    1f74:	2b00      	cmp	r3, #0
    1f76:	d106      	bne.n	1f86 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1f78:	3301      	adds	r3, #1
    1f7a:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    1f7c:	3301      	adds	r3, #1
    1f7e:	75a3      	strb	r3, [r4, #22]
    1f80:	e001      	b.n	1f86 <_usart_interrupt_handler+0x6a>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1f82:	2301      	movs	r3, #1
    1f84:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    1f86:	07b3      	lsls	r3, r6, #30
    1f88:	d509      	bpl.n	1f9e <_usart_interrupt_handler+0x82>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    1f8a:	2302      	movs	r3, #2
    1f8c:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    1f8e:	2200      	movs	r2, #0
    1f90:	3331      	adds	r3, #49	; 0x31
    1f92:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    1f94:	07fb      	lsls	r3, r7, #31
    1f96:	d502      	bpl.n	1f9e <_usart_interrupt_handler+0x82>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    1f98:	0028      	movs	r0, r5
    1f9a:	68eb      	ldr	r3, [r5, #12]
    1f9c:	4798      	blx	r3

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    1f9e:	0773      	lsls	r3, r6, #29
    1fa0:	d560      	bpl.n	2064 <STACK_SIZE+0x64>

		if (module->remaining_rx_buffer_length) {
    1fa2:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1fa4:	b29b      	uxth	r3, r3
    1fa6:	2b00      	cmp	r3, #0
    1fa8:	d05a      	beq.n	2060 <STACK_SIZE+0x60>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1faa:	8b63      	ldrh	r3, [r4, #26]
    1fac:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    1fae:	071a      	lsls	r2, r3, #28
    1fb0:	d402      	bmi.n	1fb8 <_usart_interrupt_handler+0x9c>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1fb2:	223f      	movs	r2, #63	; 0x3f
    1fb4:	4013      	ands	r3, r2
    1fb6:	e001      	b.n	1fbc <_usart_interrupt_handler+0xa0>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    1fb8:	2237      	movs	r2, #55	; 0x37
    1fba:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    1fbc:	2b00      	cmp	r3, #0
    1fbe:	d02d      	beq.n	201c <STACK_SIZE+0x1c>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    1fc0:	079a      	lsls	r2, r3, #30
    1fc2:	d505      	bpl.n	1fd0 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    1fc4:	221a      	movs	r2, #26
    1fc6:	2332      	movs	r3, #50	; 0x32
    1fc8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1fca:	3b30      	subs	r3, #48	; 0x30
    1fcc:	8363      	strh	r3, [r4, #26]
    1fce:	e01f      	b.n	2010 <STACK_SIZE+0x10>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1fd0:	075a      	lsls	r2, r3, #29
    1fd2:	d505      	bpl.n	1fe0 <_usart_interrupt_handler+0xc4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    1fd4:	221e      	movs	r2, #30
    1fd6:	2332      	movs	r3, #50	; 0x32
    1fd8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1fda:	3b2e      	subs	r3, #46	; 0x2e
    1fdc:	8363      	strh	r3, [r4, #26]
    1fde:	e017      	b.n	2010 <STACK_SIZE+0x10>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1fe0:	07da      	lsls	r2, r3, #31
    1fe2:	d505      	bpl.n	1ff0 <_usart_interrupt_handler+0xd4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    1fe4:	2213      	movs	r2, #19
    1fe6:	2332      	movs	r3, #50	; 0x32
    1fe8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1fea:	3b31      	subs	r3, #49	; 0x31
    1fec:	8363      	strh	r3, [r4, #26]
    1fee:	e00f      	b.n	2010 <STACK_SIZE+0x10>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    1ff0:	06da      	lsls	r2, r3, #27
    1ff2:	d505      	bpl.n	2000 <STACK_SIZE>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    1ff4:	2242      	movs	r2, #66	; 0x42
    1ff6:	2332      	movs	r3, #50	; 0x32
    1ff8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1ffa:	3b22      	subs	r3, #34	; 0x22
    1ffc:	8363      	strh	r3, [r4, #26]
    1ffe:	e007      	b.n	2010 <STACK_SIZE+0x10>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    2000:	2220      	movs	r2, #32
    2002:	421a      	tst	r2, r3
    2004:	d004      	beq.n	2010 <STACK_SIZE+0x10>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    2006:	3221      	adds	r2, #33	; 0x21
    2008:	2332      	movs	r3, #50	; 0x32
    200a:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    200c:	3b12      	subs	r3, #18
    200e:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    2010:	077b      	lsls	r3, r7, #29
    2012:	d527      	bpl.n	2064 <STACK_SIZE+0x64>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    2014:	0028      	movs	r0, r5
    2016:	696b      	ldr	r3, [r5, #20]
    2018:	4798      	blx	r3
    201a:	e023      	b.n	2064 <STACK_SIZE+0x64>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    201c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    201e:	05db      	lsls	r3, r3, #23
    2020:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    2022:	b2da      	uxtb	r2, r3
    2024:	6a69      	ldr	r1, [r5, #36]	; 0x24
    2026:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    2028:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    202a:	1c51      	adds	r1, r2, #1
    202c:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    202e:	7969      	ldrb	r1, [r5, #5]
    2030:	2901      	cmp	r1, #1
    2032:	d104      	bne.n	203e <STACK_SIZE+0x3e>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    2034:	0a1b      	lsrs	r3, r3, #8
    2036:	7053      	strb	r3, [r2, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    2038:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    203a:	3301      	adds	r3, #1
    203c:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    203e:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    2040:	3b01      	subs	r3, #1
    2042:	b29b      	uxth	r3, r3
    2044:	85ab      	strh	r3, [r5, #44]	; 0x2c
    2046:	2b00      	cmp	r3, #0
    2048:	d10c      	bne.n	2064 <STACK_SIZE+0x64>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    204a:	3304      	adds	r3, #4
    204c:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    204e:	2200      	movs	r2, #0
    2050:	332e      	adds	r3, #46	; 0x2e
    2052:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    2054:	07bb      	lsls	r3, r7, #30
    2056:	d505      	bpl.n	2064 <STACK_SIZE+0x64>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    2058:	0028      	movs	r0, r5
    205a:	692b      	ldr	r3, [r5, #16]
    205c:	4798      	blx	r3
    205e:	e001      	b.n	2064 <STACK_SIZE+0x64>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    2060:	2304      	movs	r3, #4
    2062:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    2064:	06f3      	lsls	r3, r6, #27
    2066:	d507      	bpl.n	2078 <STACK_SIZE+0x78>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    2068:	2310      	movs	r3, #16
    206a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    206c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    206e:	06fb      	lsls	r3, r7, #27
    2070:	d502      	bpl.n	2078 <STACK_SIZE+0x78>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    2072:	0028      	movs	r0, r5
    2074:	69eb      	ldr	r3, [r5, #28]
    2076:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    2078:	06b3      	lsls	r3, r6, #26
    207a:	d507      	bpl.n	208c <STACK_SIZE+0x8c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    207c:	2320      	movs	r3, #32
    207e:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    2080:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    2082:	073b      	lsls	r3, r7, #28
    2084:	d502      	bpl.n	208c <STACK_SIZE+0x8c>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    2086:	0028      	movs	r0, r5
    2088:	69ab      	ldr	r3, [r5, #24]
    208a:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    208c:	0733      	lsls	r3, r6, #28
    208e:	d507      	bpl.n	20a0 <STACK_SIZE+0xa0>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    2090:	2308      	movs	r3, #8
    2092:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    2094:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    2096:	06bb      	lsls	r3, r7, #26
    2098:	d502      	bpl.n	20a0 <STACK_SIZE+0xa0>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    209a:	6a2b      	ldr	r3, [r5, #32]
    209c:	0028      	movs	r0, r5
    209e:	4798      	blx	r3
		}
	}
#endif
}
    20a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    20a2:	46c0      	nop			; (mov r8, r8)
    20a4:	200001d8 	.word	0x200001d8

000020a8 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    20a8:	4770      	bx	lr
    20aa:	46c0      	nop			; (mov r8, r8)

000020ac <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    20ac:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    20ae:	4b0b      	ldr	r3, [pc, #44]	; (20dc <_sercom_set_handler+0x30>)
    20b0:	781b      	ldrb	r3, [r3, #0]
    20b2:	2b00      	cmp	r3, #0
    20b4:	d10e      	bne.n	20d4 <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    20b6:	4c0a      	ldr	r4, [pc, #40]	; (20e0 <_sercom_set_handler+0x34>)
    20b8:	4d0a      	ldr	r5, [pc, #40]	; (20e4 <_sercom_set_handler+0x38>)
    20ba:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    20bc:	4b0a      	ldr	r3, [pc, #40]	; (20e8 <_sercom_set_handler+0x3c>)
    20be:	2200      	movs	r2, #0
    20c0:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    20c2:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    20c4:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    20c6:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    20c8:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    20ca:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    20cc:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    20ce:	3201      	adds	r2, #1
    20d0:	4b02      	ldr	r3, [pc, #8]	; (20dc <_sercom_set_handler+0x30>)
    20d2:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    20d4:	0080      	lsls	r0, r0, #2
    20d6:	4b02      	ldr	r3, [pc, #8]	; (20e0 <_sercom_set_handler+0x34>)
    20d8:	50c1      	str	r1, [r0, r3]
}
    20da:	bd30      	pop	{r4, r5, pc}
    20dc:	2000008e 	.word	0x2000008e
    20e0:	20000090 	.word	0x20000090
    20e4:	000020a9 	.word	0x000020a9
    20e8:	200001d8 	.word	0x200001d8

000020ec <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    20ec:	b530      	push	{r4, r5, lr}
    20ee:	b083      	sub	sp, #12
    20f0:	0005      	movs	r5, r0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    20f2:	ac01      	add	r4, sp, #4
    20f4:	2204      	movs	r2, #4
    20f6:	4905      	ldr	r1, [pc, #20]	; (210c <_sercom_get_interrupt_vector+0x20>)
    20f8:	0020      	movs	r0, r4
    20fa:	4b05      	ldr	r3, [pc, #20]	; (2110 <_sercom_get_interrupt_vector+0x24>)
    20fc:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    20fe:	0028      	movs	r0, r5
    2100:	4b04      	ldr	r3, [pc, #16]	; (2114 <_sercom_get_interrupt_vector+0x28>)
    2102:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    2104:	5620      	ldrsb	r0, [r4, r0]
}
    2106:	b003      	add	sp, #12
    2108:	bd30      	pop	{r4, r5, pc}
    210a:	46c0      	nop			; (mov r8, r8)
    210c:	00005924 	.word	0x00005924
    2110:	00004805 	.word	0x00004805
    2114:	00001a21 	.word	0x00001a21

00002118 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    2118:	b510      	push	{r4, lr}
    211a:	4b02      	ldr	r3, [pc, #8]	; (2124 <SERCOM0_Handler+0xc>)
    211c:	681b      	ldr	r3, [r3, #0]
    211e:	2000      	movs	r0, #0
    2120:	4798      	blx	r3
    2122:	bd10      	pop	{r4, pc}
    2124:	20000090 	.word	0x20000090

00002128 <SERCOM1_Handler>:
    2128:	b510      	push	{r4, lr}
    212a:	4b02      	ldr	r3, [pc, #8]	; (2134 <SERCOM1_Handler+0xc>)
    212c:	685b      	ldr	r3, [r3, #4]
    212e:	2001      	movs	r0, #1
    2130:	4798      	blx	r3
    2132:	bd10      	pop	{r4, pc}
    2134:	20000090 	.word	0x20000090

00002138 <SERCOM2_Handler>:
    2138:	b510      	push	{r4, lr}
    213a:	4b02      	ldr	r3, [pc, #8]	; (2144 <SERCOM2_Handler+0xc>)
    213c:	689b      	ldr	r3, [r3, #8]
    213e:	2002      	movs	r0, #2
    2140:	4798      	blx	r3
    2142:	bd10      	pop	{r4, pc}
    2144:	20000090 	.word	0x20000090

00002148 <SERCOM3_Handler>:
    2148:	b510      	push	{r4, lr}
    214a:	4b02      	ldr	r3, [pc, #8]	; (2154 <SERCOM3_Handler+0xc>)
    214c:	68db      	ldr	r3, [r3, #12]
    214e:	2003      	movs	r0, #3
    2150:	4798      	blx	r3
    2152:	bd10      	pop	{r4, pc}
    2154:	20000090 	.word	0x20000090

00002158 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    2158:	b570      	push	{r4, r5, r6, lr}
    215a:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    215c:	ac01      	add	r4, sp, #4
    215e:	2301      	movs	r3, #1
    2160:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
    2162:	2200      	movs	r2, #0
    2164:	70a2      	strb	r2, [r4, #2]
    
    struct port_config pin_conf;
    port_get_config_defaults(&pin_conf);

    // Configure LEDs as outputs, turn them off 
    pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    2166:	7023      	strb	r3, [r4, #0]
    port_pin_set_config(LED_RED_PIN, &pin_conf);
    2168:	0021      	movs	r1, r4
    216a:	200e      	movs	r0, #14
    216c:	4e0b      	ldr	r6, [pc, #44]	; (219c <system_board_init+0x44>)
    216e:	47b0      	blx	r6

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2170:	4d0b      	ldr	r5, [pc, #44]	; (21a0 <system_board_init+0x48>)
    2172:	2380      	movs	r3, #128	; 0x80
    2174:	01db      	lsls	r3, r3, #7
    2176:	616b      	str	r3, [r5, #20]
    port_pin_set_output_level(LED_RED_PIN, LED_RED_INACTIVE);
    
    port_pin_set_config(LED_GREEN_PIN, &pin_conf);
    2178:	0021      	movs	r1, r4
    217a:	200f      	movs	r0, #15
    217c:	47b0      	blx	r6
    217e:	2380      	movs	r3, #128	; 0x80
    2180:	021b      	lsls	r3, r3, #8
    2182:	616b      	str	r3, [r5, #20]
    port_pin_set_output_level(LED_GREEN_PIN, LED_GREEN_INACTIVE);


    // Configure the Enable of LED Stripe as output, turn it on 
    port_pin_set_config(LED_DRIVER_PIN, &pin_conf);
    2184:	0021      	movs	r1, r4
    2186:	2001      	movs	r0, #1
    2188:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    218a:	2302      	movs	r3, #2
    218c:	61ab      	str	r3, [r5, #24]
    port_pin_set_output_level(LED_DRIVER_PIN, LED_DRIVER_ACTIVE);
    
    // Configure the Enable of BT Module as output, turn it on
    port_pin_set_config(BT_ENABLE_PIN, &pin_conf);
    218e:	0021      	movs	r1, r4
    2190:	2003      	movs	r0, #3
    2192:	47b0      	blx	r6
    2194:	2308      	movs	r3, #8
    2196:	61ab      	str	r3, [r5, #24]

    /* Set buttons as inputs */
    //pin_conf.direction  = PORT_PIN_DIR_INPUT;
    //pin_conf.input_pull = PORT_PIN_PULL_UP;
    //port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    2198:	b002      	add	sp, #8
    219a:	bd70      	pop	{r4, r5, r6, pc}
    219c:	00001139 	.word	0x00001139
    21a0:	41004400 	.word	0x41004400

000021a4 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    21a4:	4b0c      	ldr	r3, [pc, #48]	; (21d8 <cpu_irq_enter_critical+0x34>)
    21a6:	681b      	ldr	r3, [r3, #0]
    21a8:	2b00      	cmp	r3, #0
    21aa:	d110      	bne.n	21ce <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    21ac:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    21b0:	2b00      	cmp	r3, #0
    21b2:	d109      	bne.n	21c8 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    21b4:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    21b6:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    21ba:	2200      	movs	r2, #0
    21bc:	4b07      	ldr	r3, [pc, #28]	; (21dc <cpu_irq_enter_critical+0x38>)
    21be:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    21c0:	3201      	adds	r2, #1
    21c2:	4b07      	ldr	r3, [pc, #28]	; (21e0 <cpu_irq_enter_critical+0x3c>)
    21c4:	701a      	strb	r2, [r3, #0]
    21c6:	e002      	b.n	21ce <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    21c8:	2200      	movs	r2, #0
    21ca:	4b05      	ldr	r3, [pc, #20]	; (21e0 <cpu_irq_enter_critical+0x3c>)
    21cc:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    21ce:	4a02      	ldr	r2, [pc, #8]	; (21d8 <cpu_irq_enter_critical+0x34>)
    21d0:	6813      	ldr	r3, [r2, #0]
    21d2:	3301      	adds	r3, #1
    21d4:	6013      	str	r3, [r2, #0]
}
    21d6:	4770      	bx	lr
    21d8:	200000a0 	.word	0x200000a0
    21dc:	20000008 	.word	0x20000008
    21e0:	200000a4 	.word	0x200000a4

000021e4 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    21e4:	4b08      	ldr	r3, [pc, #32]	; (2208 <cpu_irq_leave_critical+0x24>)
    21e6:	681a      	ldr	r2, [r3, #0]
    21e8:	3a01      	subs	r2, #1
    21ea:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    21ec:	681b      	ldr	r3, [r3, #0]
    21ee:	2b00      	cmp	r3, #0
    21f0:	d109      	bne.n	2206 <cpu_irq_leave_critical+0x22>
    21f2:	4b06      	ldr	r3, [pc, #24]	; (220c <cpu_irq_leave_critical+0x28>)
    21f4:	781b      	ldrb	r3, [r3, #0]
    21f6:	2b00      	cmp	r3, #0
    21f8:	d005      	beq.n	2206 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    21fa:	2201      	movs	r2, #1
    21fc:	4b04      	ldr	r3, [pc, #16]	; (2210 <cpu_irq_leave_critical+0x2c>)
    21fe:	701a      	strb	r2, [r3, #0]
    2200:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    2204:	b662      	cpsie	i
	}
}
    2206:	4770      	bx	lr
    2208:	200000a0 	.word	0x200000a0
    220c:	200000a4 	.word	0x200000a4
    2210:	20000008 	.word	0x20000008

00002214 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2214:	b510      	push	{r4, lr}
	switch (clock_source) {
    2216:	2808      	cmp	r0, #8
    2218:	d803      	bhi.n	2222 <system_clock_source_get_hz+0xe>
    221a:	0080      	lsls	r0, r0, #2
    221c:	4b1b      	ldr	r3, [pc, #108]	; (228c <system_clock_source_get_hz+0x78>)
    221e:	581b      	ldr	r3, [r3, r0]
    2220:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    2222:	2000      	movs	r0, #0
    2224:	e030      	b.n	2288 <system_clock_source_get_hz+0x74>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    2226:	4b1a      	ldr	r3, [pc, #104]	; (2290 <system_clock_source_get_hz+0x7c>)
    2228:	6918      	ldr	r0, [r3, #16]
    222a:	e02d      	b.n	2288 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    222c:	4b19      	ldr	r3, [pc, #100]	; (2294 <system_clock_source_get_hz+0x80>)
    222e:	6a1b      	ldr	r3, [r3, #32]
    2230:	059b      	lsls	r3, r3, #22
    2232:	0f9b      	lsrs	r3, r3, #30
    2234:	4818      	ldr	r0, [pc, #96]	; (2298 <system_clock_source_get_hz+0x84>)
    2236:	40d8      	lsrs	r0, r3
    2238:	e026      	b.n	2288 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    223a:	4b15      	ldr	r3, [pc, #84]	; (2290 <system_clock_source_get_hz+0x7c>)
    223c:	6958      	ldr	r0, [r3, #20]
    223e:	e023      	b.n	2288 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2240:	4b13      	ldr	r3, [pc, #76]	; (2290 <system_clock_source_get_hz+0x7c>)
    2242:	681b      	ldr	r3, [r3, #0]
    2244:	2002      	movs	r0, #2
    2246:	4018      	ands	r0, r3
    2248:	d01e      	beq.n	2288 <system_clock_source_get_hz+0x74>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    224a:	4912      	ldr	r1, [pc, #72]	; (2294 <system_clock_source_get_hz+0x80>)
    224c:	2210      	movs	r2, #16
    224e:	68cb      	ldr	r3, [r1, #12]
    2250:	421a      	tst	r2, r3
    2252:	d0fc      	beq.n	224e <system_clock_source_get_hz+0x3a>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    2254:	4b0e      	ldr	r3, [pc, #56]	; (2290 <system_clock_source_get_hz+0x7c>)
    2256:	681b      	ldr	r3, [r3, #0]
    2258:	075b      	lsls	r3, r3, #29
    225a:	d514      	bpl.n	2286 <system_clock_source_get_hz+0x72>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    225c:	2000      	movs	r0, #0
    225e:	4b0f      	ldr	r3, [pc, #60]	; (229c <system_clock_source_get_hz+0x88>)
    2260:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    2262:	4b0b      	ldr	r3, [pc, #44]	; (2290 <system_clock_source_get_hz+0x7c>)
    2264:	689b      	ldr	r3, [r3, #8]
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2266:	041b      	lsls	r3, r3, #16
    2268:	0c1b      	lsrs	r3, r3, #16
    226a:	4358      	muls	r0, r3
    226c:	e00c      	b.n	2288 <system_clock_source_get_hz+0x74>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    226e:	2350      	movs	r3, #80	; 0x50
    2270:	4a08      	ldr	r2, [pc, #32]	; (2294 <system_clock_source_get_hz+0x80>)
    2272:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    2274:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2276:	075b      	lsls	r3, r3, #29
    2278:	d506      	bpl.n	2288 <system_clock_source_get_hz+0x74>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    227a:	4b05      	ldr	r3, [pc, #20]	; (2290 <system_clock_source_get_hz+0x7c>)
    227c:	68d8      	ldr	r0, [r3, #12]
    227e:	e003      	b.n	2288 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    2280:	2080      	movs	r0, #128	; 0x80
    2282:	0200      	lsls	r0, r0, #8
    2284:	e000      	b.n	2288 <system_clock_source_get_hz+0x74>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    2286:	4806      	ldr	r0, [pc, #24]	; (22a0 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    2288:	bd10      	pop	{r4, pc}
    228a:	46c0      	nop			; (mov r8, r8)
    228c:	00005928 	.word	0x00005928
    2290:	200000a8 	.word	0x200000a8
    2294:	40000800 	.word	0x40000800
    2298:	007a1200 	.word	0x007a1200
    229c:	00002751 	.word	0x00002751
    22a0:	02dc6c00 	.word	0x02dc6c00

000022a4 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    22a4:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    22a6:	4c0c      	ldr	r4, [pc, #48]	; (22d8 <system_clock_source_osc8m_set_config+0x34>)
    22a8:	6a23      	ldr	r3, [r4, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    22aa:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    22ac:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    22ae:	7842      	ldrb	r2, [r0, #1]
    22b0:	2001      	movs	r0, #1
    22b2:	4002      	ands	r2, r0
    22b4:	0192      	lsls	r2, r2, #6
    22b6:	2640      	movs	r6, #64	; 0x40
    22b8:	43b3      	bics	r3, r6
    22ba:	4313      	orrs	r3, r2
    22bc:	0002      	movs	r2, r0
    22be:	402a      	ands	r2, r5
    22c0:	01d2      	lsls	r2, r2, #7
    22c2:	307f      	adds	r0, #127	; 0x7f
    22c4:	4383      	bics	r3, r0
    22c6:	4313      	orrs	r3, r2
    22c8:	2203      	movs	r2, #3
    22ca:	400a      	ands	r2, r1
    22cc:	0212      	lsls	r2, r2, #8
    22ce:	4903      	ldr	r1, [pc, #12]	; (22dc <system_clock_source_osc8m_set_config+0x38>)
    22d0:	400b      	ands	r3, r1
    22d2:	4313      	orrs	r3, r2
    22d4:	6223      	str	r3, [r4, #32]
}
    22d6:	bd70      	pop	{r4, r5, r6, pc}
    22d8:	40000800 	.word	0x40000800
    22dc:	fffffcff 	.word	0xfffffcff

000022e0 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    22e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    22e2:	4657      	mov	r7, sl
    22e4:	464e      	mov	r6, r9
    22e6:	4645      	mov	r5, r8
    22e8:	b4e0      	push	{r5, r6, r7}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    22ea:	4e1c      	ldr	r6, [pc, #112]	; (235c <system_clock_source_osc32k_set_config+0x7c>)
    22ec:	69b3      	ldr	r3, [r6, #24]
    22ee:	469c      	mov	ip, r3

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    22f0:	7841      	ldrb	r1, [r0, #1]
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    22f2:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    22f4:	7907      	ldrb	r7, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    22f6:	78c3      	ldrb	r3, [r0, #3]
    22f8:	4699      	mov	r9, r3
	temp.bit.WRTLOCK  = config->write_once;
    22fa:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    22fc:	7883      	ldrb	r3, [r0, #2]
    22fe:	2001      	movs	r0, #1
    2300:	4003      	ands	r3, r0
    2302:	009b      	lsls	r3, r3, #2
    2304:	469a      	mov	sl, r3
    2306:	2204      	movs	r2, #4
    2308:	4690      	mov	r8, r2
    230a:	4662      	mov	r2, ip
    230c:	4643      	mov	r3, r8
    230e:	439a      	bics	r2, r3
    2310:	0013      	movs	r3, r2
    2312:	4652      	mov	r2, sl
    2314:	431a      	orrs	r2, r3
    2316:	0013      	movs	r3, r2
    2318:	4001      	ands	r1, r0
    231a:	00c9      	lsls	r1, r1, #3
    231c:	2208      	movs	r2, #8
    231e:	4393      	bics	r3, r2
    2320:	430b      	orrs	r3, r1
    2322:	464a      	mov	r2, r9
    2324:	4002      	ands	r2, r0
    2326:	0192      	lsls	r2, r2, #6
    2328:	2140      	movs	r1, #64	; 0x40
    232a:	438b      	bics	r3, r1
    232c:	4313      	orrs	r3, r2
    232e:	4007      	ands	r7, r0
    2330:	01ff      	lsls	r7, r7, #7
    2332:	2280      	movs	r2, #128	; 0x80
    2334:	4393      	bics	r3, r2
    2336:	433b      	orrs	r3, r7
    2338:	3a79      	subs	r2, #121	; 0x79
    233a:	4015      	ands	r5, r2
    233c:	022d      	lsls	r5, r5, #8
    233e:	4f08      	ldr	r7, [pc, #32]	; (2360 <system_clock_source_osc32k_set_config+0x80>)
    2340:	403b      	ands	r3, r7
    2342:	432b      	orrs	r3, r5
    2344:	4004      	ands	r4, r0
    2346:	0320      	lsls	r0, r4, #12
    2348:	4c06      	ldr	r4, [pc, #24]	; (2364 <system_clock_source_osc32k_set_config+0x84>)
    234a:	401c      	ands	r4, r3
    234c:	4304      	orrs	r4, r0
    234e:	61b4      	str	r4, [r6, #24]
}
    2350:	bc1c      	pop	{r2, r3, r4}
    2352:	4690      	mov	r8, r2
    2354:	4699      	mov	r9, r3
    2356:	46a2      	mov	sl, r4
    2358:	bdf0      	pop	{r4, r5, r6, r7, pc}
    235a:	46c0      	nop			; (mov r8, r8)
    235c:	40000800 	.word	0x40000800
    2360:	fffff8ff 	.word	0xfffff8ff
    2364:	ffffefff 	.word	0xffffefff

00002368 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2368:	2808      	cmp	r0, #8
    236a:	d803      	bhi.n	2374 <system_clock_source_enable+0xc>
    236c:	0080      	lsls	r0, r0, #2
    236e:	4b25      	ldr	r3, [pc, #148]	; (2404 <system_clock_source_enable+0x9c>)
    2370:	581b      	ldr	r3, [r3, r0]
    2372:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2374:	2017      	movs	r0, #23
    2376:	e044      	b.n	2402 <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    2378:	4a23      	ldr	r2, [pc, #140]	; (2408 <system_clock_source_enable+0xa0>)
    237a:	6a11      	ldr	r1, [r2, #32]
    237c:	2302      	movs	r3, #2
    237e:	430b      	orrs	r3, r1
    2380:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    2382:	2000      	movs	r0, #0
    2384:	e03d      	b.n	2402 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    2386:	4a20      	ldr	r2, [pc, #128]	; (2408 <system_clock_source_enable+0xa0>)
    2388:	6991      	ldr	r1, [r2, #24]
    238a:	2302      	movs	r3, #2
    238c:	430b      	orrs	r3, r1
    238e:	6193      	str	r3, [r2, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2390:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    2392:	e036      	b.n	2402 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    2394:	4a1c      	ldr	r2, [pc, #112]	; (2408 <system_clock_source_enable+0xa0>)
    2396:	8a11      	ldrh	r1, [r2, #16]
    2398:	2302      	movs	r3, #2
    239a:	430b      	orrs	r3, r1
    239c:	8213      	strh	r3, [r2, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    239e:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    23a0:	e02f      	b.n	2402 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    23a2:	4a19      	ldr	r2, [pc, #100]	; (2408 <system_clock_source_enable+0xa0>)
    23a4:	8a91      	ldrh	r1, [r2, #20]
    23a6:	2302      	movs	r3, #2
    23a8:	430b      	orrs	r3, r1
    23aa:	8293      	strh	r3, [r2, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    23ac:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    23ae:	e028      	b.n	2402 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    23b0:	4916      	ldr	r1, [pc, #88]	; (240c <system_clock_source_enable+0xa4>)
    23b2:	680b      	ldr	r3, [r1, #0]
    23b4:	2202      	movs	r2, #2
    23b6:	4313      	orrs	r3, r2
    23b8:	600b      	str	r3, [r1, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    23ba:	4b13      	ldr	r3, [pc, #76]	; (2408 <system_clock_source_enable+0xa0>)
    23bc:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    23be:	0019      	movs	r1, r3
    23c0:	320e      	adds	r2, #14
    23c2:	68cb      	ldr	r3, [r1, #12]
    23c4:	421a      	tst	r2, r3
    23c6:	d0fc      	beq.n	23c2 <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    23c8:	4a10      	ldr	r2, [pc, #64]	; (240c <system_clock_source_enable+0xa4>)
    23ca:	6891      	ldr	r1, [r2, #8]
    23cc:	4b0e      	ldr	r3, [pc, #56]	; (2408 <system_clock_source_enable+0xa0>)
    23ce:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    23d0:	6852      	ldr	r2, [r2, #4]
    23d2:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    23d4:	2200      	movs	r2, #0
    23d6:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    23d8:	0019      	movs	r1, r3
    23da:	3210      	adds	r2, #16
    23dc:	68cb      	ldr	r3, [r1, #12]
    23de:	421a      	tst	r2, r3
    23e0:	d0fc      	beq.n	23dc <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    23e2:	4b0a      	ldr	r3, [pc, #40]	; (240c <system_clock_source_enable+0xa4>)
    23e4:	681b      	ldr	r3, [r3, #0]
    23e6:	b29b      	uxth	r3, r3
    23e8:	4a07      	ldr	r2, [pc, #28]	; (2408 <system_clock_source_enable+0xa0>)
    23ea:	8493      	strh	r3, [r2, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    23ec:	2000      	movs	r0, #0
    23ee:	e008      	b.n	2402 <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    23f0:	4905      	ldr	r1, [pc, #20]	; (2408 <system_clock_source_enable+0xa0>)
    23f2:	2244      	movs	r2, #68	; 0x44
    23f4:	5c88      	ldrb	r0, [r1, r2]
    23f6:	2302      	movs	r3, #2
    23f8:	4303      	orrs	r3, r0
    23fa:	548b      	strb	r3, [r1, r2]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    23fc:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    23fe:	e000      	b.n	2402 <system_clock_source_enable+0x9a>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    2400:	2000      	movs	r0, #0
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    2402:	4770      	bx	lr
    2404:	0000594c 	.word	0x0000594c
    2408:	40000800 	.word	0x40000800
    240c:	200000a8 	.word	0x200000a8

00002410 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2410:	b5f0      	push	{r4, r5, r6, r7, lr}
    2412:	b087      	sub	sp, #28
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2414:	22c2      	movs	r2, #194	; 0xc2
    2416:	00d2      	lsls	r2, r2, #3
    2418:	4b2c      	ldr	r3, [pc, #176]	; (24cc <system_clock_init+0xbc>)
    241a:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    241c:	4a2c      	ldr	r2, [pc, #176]	; (24d0 <system_clock_init+0xc0>)
    241e:	6853      	ldr	r3, [r2, #4]
    2420:	211e      	movs	r1, #30
    2422:	438b      	bics	r3, r1
    2424:	6053      	str	r3, [r2, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    2426:	2301      	movs	r3, #1
    2428:	466a      	mov	r2, sp
    242a:	7013      	strb	r3, [r2, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    242c:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    242e:	4d29      	ldr	r5, [pc, #164]	; (24d4 <system_clock_init+0xc4>)
    2430:	b2e0      	uxtb	r0, r4
    2432:	4669      	mov	r1, sp
    2434:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2436:	3401      	adds	r4, #1
    2438:	2c25      	cmp	r4, #37	; 0x25
    243a:	d1f9      	bne.n	2430 <system_clock_init+0x20>


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    243c:	4b26      	ldr	r3, [pc, #152]	; (24d8 <system_clock_init+0xc8>)
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
    243e:	681a      	ldr	r2, [r3, #0]
    2440:	04d2      	lsls	r2, r2, #19
    2442:	4922      	ldr	r1, [pc, #136]	; (24cc <system_clock_init+0xbc>)
    2444:	6988      	ldr	r0, [r1, #24]
    2446:	0e52      	lsrs	r2, r2, #25
    2448:	0412      	lsls	r2, r2, #16
    244a:	4b24      	ldr	r3, [pc, #144]	; (24dc <system_clock_init+0xcc>)
    244c:	4003      	ands	r3, r0
    244e:	4313      	orrs	r3, r2
    2450:	618b      	str	r3, [r1, #24]
static inline void system_clock_source_osc32k_get_config_defaults(
		struct system_clock_source_osc32k_config *const config)
{
	Assert(config);

	config->enable_1khz_output  = true;
    2452:	a804      	add	r0, sp, #16
    2454:	2501      	movs	r5, #1
    2456:	7045      	strb	r5, [r0, #1]
	config->enable_32khz_output = true;
    2458:	7085      	strb	r5, [r0, #2]
	config->run_in_standby      = false;
    245a:	2400      	movs	r4, #0
    245c:	70c4      	strb	r4, [r0, #3]
	config->on_demand           = true;
    245e:	7105      	strb	r5, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    2460:	2307      	movs	r3, #7
    2462:	7003      	strb	r3, [r0, #0]
	config->write_once          = false;
    2464:	7144      	strb	r4, [r0, #5]
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;

	system_clock_source_osc32k_set_config(&osc32k_conf);
    2466:	4b1e      	ldr	r3, [pc, #120]	; (24e0 <system_clock_init+0xd0>)
    2468:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    246a:	2004      	movs	r0, #4
    246c:	4e1d      	ldr	r6, [pc, #116]	; (24e4 <system_clock_init+0xd4>)
    246e:	47b0      	blx	r6
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    2470:	a803      	add	r0, sp, #12
    2472:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    2474:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    2476:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    2478:	4b1b      	ldr	r3, [pc, #108]	; (24e8 <system_clock_init+0xd8>)
    247a:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    247c:	2006      	movs	r0, #6
    247e:	47b0      	blx	r6


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    2480:	4b1a      	ldr	r3, [pc, #104]	; (24ec <system_clock_init+0xdc>)
    2482:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    2484:	466b      	mov	r3, sp
    2486:	705c      	strb	r4, [r3, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    2488:	721c      	strb	r4, [r3, #8]
	config->output_enable      = false;
    248a:	725c      	strb	r4, [r3, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    248c:	2304      	movs	r3, #4
    248e:	466a      	mov	r2, sp
    2490:	7013      	strb	r3, [r2, #0]
    2492:	331c      	adds	r3, #28
    2494:	9301      	str	r3, [sp, #4]
    2496:	4669      	mov	r1, sp
    2498:	2002      	movs	r0, #2
    249a:	4f15      	ldr	r7, [pc, #84]	; (24f0 <system_clock_init+0xe0>)
    249c:	47b8      	blx	r7
    249e:	2002      	movs	r0, #2
    24a0:	4e14      	ldr	r6, [pc, #80]	; (24f4 <system_clock_init+0xe4>)
    24a2:	47b0      	blx	r6
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    24a4:	4b14      	ldr	r3, [pc, #80]	; (24f8 <system_clock_init+0xe8>)
    24a6:	721c      	strb	r4, [r3, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    24a8:	725c      	strb	r4, [r3, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    24aa:	729c      	strb	r4, [r3, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    24ac:	72dc      	strb	r4, [r3, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    24ae:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    24b0:	466b      	mov	r3, sp
    24b2:	705c      	strb	r4, [r3, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    24b4:	2306      	movs	r3, #6
    24b6:	466a      	mov	r2, sp
    24b8:	7013      	strb	r3, [r2, #0]
#endif
	config->run_in_standby     = false;
    24ba:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    24bc:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    24be:	4669      	mov	r1, sp
    24c0:	2000      	movs	r0, #0
    24c2:	47b8      	blx	r7
    24c4:	2000      	movs	r0, #0
    24c6:	47b0      	blx	r6
#endif
}
    24c8:	b007      	add	sp, #28
    24ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    24cc:	40000800 	.word	0x40000800
    24d0:	41004000 	.word	0x41004000
    24d4:	00002735 	.word	0x00002735
    24d8:	00806024 	.word	0x00806024
    24dc:	ff80ffff 	.word	0xff80ffff
    24e0:	000022e1 	.word	0x000022e1
    24e4:	00002369 	.word	0x00002369
    24e8:	000022a5 	.word	0x000022a5
    24ec:	000024fd 	.word	0x000024fd
    24f0:	00002521 	.word	0x00002521
    24f4:	000025d9 	.word	0x000025d9
    24f8:	40000400 	.word	0x40000400

000024fc <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    24fc:	4a06      	ldr	r2, [pc, #24]	; (2518 <system_gclk_init+0x1c>)
    24fe:	6991      	ldr	r1, [r2, #24]
    2500:	2308      	movs	r3, #8
    2502:	430b      	orrs	r3, r1
    2504:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2506:	2201      	movs	r2, #1
    2508:	4b04      	ldr	r3, [pc, #16]	; (251c <system_gclk_init+0x20>)
    250a:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    250c:	0019      	movs	r1, r3
    250e:	780b      	ldrb	r3, [r1, #0]
    2510:	4213      	tst	r3, r2
    2512:	d1fc      	bne.n	250e <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2514:	4770      	bx	lr
    2516:	46c0      	nop			; (mov r8, r8)
    2518:	40000400 	.word	0x40000400
    251c:	40000c00 	.word	0x40000c00

00002520 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2520:	b570      	push	{r4, r5, r6, lr}
    2522:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2524:	0005      	movs	r5, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2526:	780c      	ldrb	r4, [r1, #0]
    2528:	0224      	lsls	r4, r4, #8
    252a:	4304      	orrs	r4, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    252c:	784b      	ldrb	r3, [r1, #1]
    252e:	2b00      	cmp	r3, #0
    2530:	d002      	beq.n	2538 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2532:	2380      	movs	r3, #128	; 0x80
    2534:	02db      	lsls	r3, r3, #11
    2536:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2538:	7a4b      	ldrb	r3, [r1, #9]
    253a:	2b00      	cmp	r3, #0
    253c:	d002      	beq.n	2544 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    253e:	2380      	movs	r3, #128	; 0x80
    2540:	031b      	lsls	r3, r3, #12
    2542:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2544:	6848      	ldr	r0, [r1, #4]
    2546:	2801      	cmp	r0, #1
    2548:	d918      	bls.n	257c <system_gclk_gen_set_config+0x5c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    254a:	1e43      	subs	r3, r0, #1
    254c:	4218      	tst	r0, r3
    254e:	d110      	bne.n	2572 <system_gclk_gen_set_config+0x52>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2550:	2802      	cmp	r0, #2
    2552:	d906      	bls.n	2562 <system_gclk_gen_set_config+0x42>
    2554:	2302      	movs	r3, #2
    2556:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2558:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    255a:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    255c:	4298      	cmp	r0, r3
    255e:	d8fb      	bhi.n	2558 <system_gclk_gen_set_config+0x38>
    2560:	e000      	b.n	2564 <system_gclk_gen_set_config+0x44>
    2562:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    2564:	0212      	lsls	r2, r2, #8
    2566:	4332      	orrs	r2, r6
    2568:	0015      	movs	r5, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    256a:	2380      	movs	r3, #128	; 0x80
    256c:	035b      	lsls	r3, r3, #13
    256e:	431c      	orrs	r4, r3
    2570:	e004      	b.n	257c <system_gclk_gen_set_config+0x5c>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    2572:	0205      	lsls	r5, r0, #8
    2574:	4335      	orrs	r5, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2576:	2380      	movs	r3, #128	; 0x80
    2578:	029b      	lsls	r3, r3, #10
    257a:	431c      	orrs	r4, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    257c:	7a0b      	ldrb	r3, [r1, #8]
    257e:	2b00      	cmp	r3, #0
    2580:	d002      	beq.n	2588 <system_gclk_gen_set_config+0x68>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2582:	2380      	movs	r3, #128	; 0x80
    2584:	039b      	lsls	r3, r3, #14
    2586:	431c      	orrs	r4, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2588:	4a0f      	ldr	r2, [pc, #60]	; (25c8 <system_gclk_gen_set_config+0xa8>)
    258a:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    258c:	b25b      	sxtb	r3, r3
    258e:	2b00      	cmp	r3, #0
    2590:	dbfb      	blt.n	258a <system_gclk_gen_set_config+0x6a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2592:	4b0e      	ldr	r3, [pc, #56]	; (25cc <system_gclk_gen_set_config+0xac>)
    2594:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2596:	4b0e      	ldr	r3, [pc, #56]	; (25d0 <system_gclk_gen_set_config+0xb0>)
    2598:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    259a:	4a0b      	ldr	r2, [pc, #44]	; (25c8 <system_gclk_gen_set_config+0xa8>)
    259c:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    259e:	b25b      	sxtb	r3, r3
    25a0:	2b00      	cmp	r3, #0
    25a2:	dbfb      	blt.n	259c <system_gclk_gen_set_config+0x7c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    25a4:	4b08      	ldr	r3, [pc, #32]	; (25c8 <system_gclk_gen_set_config+0xa8>)
    25a6:	609d      	str	r5, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    25a8:	001a      	movs	r2, r3
    25aa:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    25ac:	b25b      	sxtb	r3, r3
    25ae:	2b00      	cmp	r3, #0
    25b0:	dbfb      	blt.n	25aa <system_gclk_gen_set_config+0x8a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    25b2:	4a05      	ldr	r2, [pc, #20]	; (25c8 <system_gclk_gen_set_config+0xa8>)
    25b4:	6851      	ldr	r1, [r2, #4]
    25b6:	2380      	movs	r3, #128	; 0x80
    25b8:	025b      	lsls	r3, r3, #9
    25ba:	400b      	ands	r3, r1
    25bc:	431c      	orrs	r4, r3
    25be:	6054      	str	r4, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    25c0:	4b04      	ldr	r3, [pc, #16]	; (25d4 <system_gclk_gen_set_config+0xb4>)
    25c2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    25c4:	bd70      	pop	{r4, r5, r6, pc}
    25c6:	46c0      	nop			; (mov r8, r8)
    25c8:	40000c00 	.word	0x40000c00
    25cc:	000021a5 	.word	0x000021a5
    25d0:	40000c08 	.word	0x40000c08
    25d4:	000021e5 	.word	0x000021e5

000025d8 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    25d8:	b510      	push	{r4, lr}
    25da:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    25dc:	4a0b      	ldr	r2, [pc, #44]	; (260c <system_gclk_gen_enable+0x34>)
    25de:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    25e0:	b25b      	sxtb	r3, r3
    25e2:	2b00      	cmp	r3, #0
    25e4:	dbfb      	blt.n	25de <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    25e6:	4b0a      	ldr	r3, [pc, #40]	; (2610 <system_gclk_gen_enable+0x38>)
    25e8:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    25ea:	4b0a      	ldr	r3, [pc, #40]	; (2614 <system_gclk_gen_enable+0x3c>)
    25ec:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    25ee:	4a07      	ldr	r2, [pc, #28]	; (260c <system_gclk_gen_enable+0x34>)
    25f0:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    25f2:	b25b      	sxtb	r3, r3
    25f4:	2b00      	cmp	r3, #0
    25f6:	dbfb      	blt.n	25f0 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    25f8:	4a04      	ldr	r2, [pc, #16]	; (260c <system_gclk_gen_enable+0x34>)
    25fa:	6853      	ldr	r3, [r2, #4]
    25fc:	2180      	movs	r1, #128	; 0x80
    25fe:	0249      	lsls	r1, r1, #9
    2600:	430b      	orrs	r3, r1
    2602:	6053      	str	r3, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2604:	4b04      	ldr	r3, [pc, #16]	; (2618 <system_gclk_gen_enable+0x40>)
    2606:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2608:	bd10      	pop	{r4, pc}
    260a:	46c0      	nop			; (mov r8, r8)
    260c:	40000c00 	.word	0x40000c00
    2610:	000021a5 	.word	0x000021a5
    2614:	40000c04 	.word	0x40000c04
    2618:	000021e5 	.word	0x000021e5

0000261c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    261c:	b570      	push	{r4, r5, r6, lr}
    261e:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2620:	4a1a      	ldr	r2, [pc, #104]	; (268c <system_gclk_gen_get_hz+0x70>)
    2622:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2624:	b25b      	sxtb	r3, r3
    2626:	2b00      	cmp	r3, #0
    2628:	dbfb      	blt.n	2622 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    262a:	4b19      	ldr	r3, [pc, #100]	; (2690 <system_gclk_gen_get_hz+0x74>)
    262c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    262e:	4b19      	ldr	r3, [pc, #100]	; (2694 <system_gclk_gen_get_hz+0x78>)
    2630:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2632:	4a16      	ldr	r2, [pc, #88]	; (268c <system_gclk_gen_get_hz+0x70>)
    2634:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2636:	b25b      	sxtb	r3, r3
    2638:	2b00      	cmp	r3, #0
    263a:	dbfb      	blt.n	2634 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    263c:	4e13      	ldr	r6, [pc, #76]	; (268c <system_gclk_gen_get_hz+0x70>)
    263e:	6870      	ldr	r0, [r6, #4]
    2640:	04c0      	lsls	r0, r0, #19
    2642:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2644:	4b14      	ldr	r3, [pc, #80]	; (2698 <system_gclk_gen_get_hz+0x7c>)
    2646:	4798      	blx	r3
    2648:	0005      	movs	r5, r0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    264a:	4b12      	ldr	r3, [pc, #72]	; (2694 <system_gclk_gen_get_hz+0x78>)
    264c:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    264e:	6876      	ldr	r6, [r6, #4]
    2650:	02f6      	lsls	r6, r6, #11
    2652:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2654:	4b11      	ldr	r3, [pc, #68]	; (269c <system_gclk_gen_get_hz+0x80>)
    2656:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2658:	4a0c      	ldr	r2, [pc, #48]	; (268c <system_gclk_gen_get_hz+0x70>)
    265a:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    265c:	b25b      	sxtb	r3, r3
    265e:	2b00      	cmp	r3, #0
    2660:	dbfb      	blt.n	265a <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    2662:	4b0a      	ldr	r3, [pc, #40]	; (268c <system_gclk_gen_get_hz+0x70>)
    2664:	689c      	ldr	r4, [r3, #8]
    2666:	0224      	lsls	r4, r4, #8
    2668:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    266a:	4b0d      	ldr	r3, [pc, #52]	; (26a0 <system_gclk_gen_get_hz+0x84>)
    266c:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    266e:	2e00      	cmp	r6, #0
    2670:	d107      	bne.n	2682 <system_gclk_gen_get_hz+0x66>
    2672:	2c01      	cmp	r4, #1
    2674:	d907      	bls.n	2686 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    2676:	0021      	movs	r1, r4
    2678:	0028      	movs	r0, r5
    267a:	4b0a      	ldr	r3, [pc, #40]	; (26a4 <system_gclk_gen_get_hz+0x88>)
    267c:	4798      	blx	r3
    267e:	0005      	movs	r5, r0
    2680:	e001      	b.n	2686 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    2682:	3401      	adds	r4, #1
    2684:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    2686:	0028      	movs	r0, r5
    2688:	bd70      	pop	{r4, r5, r6, pc}
    268a:	46c0      	nop			; (mov r8, r8)
    268c:	40000c00 	.word	0x40000c00
    2690:	000021a5 	.word	0x000021a5
    2694:	40000c04 	.word	0x40000c04
    2698:	00002215 	.word	0x00002215
    269c:	40000c08 	.word	0x40000c08
    26a0:	000021e5 	.word	0x000021e5
    26a4:	00002b3d 	.word	0x00002b3d

000026a8 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    26a8:	b510      	push	{r4, lr}
    26aa:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    26ac:	4b06      	ldr	r3, [pc, #24]	; (26c8 <system_gclk_chan_enable+0x20>)
    26ae:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    26b0:	4b06      	ldr	r3, [pc, #24]	; (26cc <system_gclk_chan_enable+0x24>)
    26b2:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    26b4:	4a06      	ldr	r2, [pc, #24]	; (26d0 <system_gclk_chan_enable+0x28>)
    26b6:	8851      	ldrh	r1, [r2, #2]
    26b8:	2380      	movs	r3, #128	; 0x80
    26ba:	01db      	lsls	r3, r3, #7
    26bc:	430b      	orrs	r3, r1
    26be:	8053      	strh	r3, [r2, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    26c0:	4b04      	ldr	r3, [pc, #16]	; (26d4 <system_gclk_chan_enable+0x2c>)
    26c2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    26c4:	bd10      	pop	{r4, pc}
    26c6:	46c0      	nop			; (mov r8, r8)
    26c8:	000021a5 	.word	0x000021a5
    26cc:	40000c02 	.word	0x40000c02
    26d0:	40000c00 	.word	0x40000c00
    26d4:	000021e5 	.word	0x000021e5

000026d8 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    26d8:	b510      	push	{r4, lr}
    26da:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    26dc:	4b0f      	ldr	r3, [pc, #60]	; (271c <system_gclk_chan_disable+0x44>)
    26de:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    26e0:	4b0f      	ldr	r3, [pc, #60]	; (2720 <system_gclk_chan_disable+0x48>)
    26e2:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    26e4:	4b0f      	ldr	r3, [pc, #60]	; (2724 <system_gclk_chan_disable+0x4c>)
    26e6:	885a      	ldrh	r2, [r3, #2]
    26e8:	0512      	lsls	r2, r2, #20
    26ea:	0f10      	lsrs	r0, r2, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    26ec:	8859      	ldrh	r1, [r3, #2]
    26ee:	4a0e      	ldr	r2, [pc, #56]	; (2728 <system_gclk_chan_disable+0x50>)
    26f0:	400a      	ands	r2, r1
    26f2:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    26f4:	8859      	ldrh	r1, [r3, #2]
    26f6:	4a0d      	ldr	r2, [pc, #52]	; (272c <system_gclk_chan_disable+0x54>)
    26f8:	400a      	ands	r2, r1
    26fa:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    26fc:	0019      	movs	r1, r3
    26fe:	2280      	movs	r2, #128	; 0x80
    2700:	01d2      	lsls	r2, r2, #7
    2702:	884b      	ldrh	r3, [r1, #2]
    2704:	4213      	tst	r3, r2
    2706:	d1fc      	bne.n	2702 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2708:	4906      	ldr	r1, [pc, #24]	; (2724 <system_gclk_chan_disable+0x4c>)
    270a:	884c      	ldrh	r4, [r1, #2]
    270c:	0202      	lsls	r2, r0, #8
    270e:	4b06      	ldr	r3, [pc, #24]	; (2728 <system_gclk_chan_disable+0x50>)
    2710:	4023      	ands	r3, r4
    2712:	4313      	orrs	r3, r2
    2714:	804b      	strh	r3, [r1, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2716:	4b06      	ldr	r3, [pc, #24]	; (2730 <system_gclk_chan_disable+0x58>)
    2718:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    271a:	bd10      	pop	{r4, pc}
    271c:	000021a5 	.word	0x000021a5
    2720:	40000c02 	.word	0x40000c02
    2724:	40000c00 	.word	0x40000c00
    2728:	fffff0ff 	.word	0xfffff0ff
    272c:	ffffbfff 	.word	0xffffbfff
    2730:	000021e5 	.word	0x000021e5

00002734 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    2734:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    2736:	780c      	ldrb	r4, [r1, #0]
    2738:	0224      	lsls	r4, r4, #8
    273a:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    273c:	4b02      	ldr	r3, [pc, #8]	; (2748 <system_gclk_chan_set_config+0x14>)
    273e:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2740:	b2a4      	uxth	r4, r4
    2742:	4b02      	ldr	r3, [pc, #8]	; (274c <system_gclk_chan_set_config+0x18>)
    2744:	805c      	strh	r4, [r3, #2]
}
    2746:	bd10      	pop	{r4, pc}
    2748:	000026d9 	.word	0x000026d9
    274c:	40000c00 	.word	0x40000c00

00002750 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2750:	b510      	push	{r4, lr}
    2752:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2754:	4b06      	ldr	r3, [pc, #24]	; (2770 <system_gclk_chan_get_hz+0x20>)
    2756:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2758:	4b06      	ldr	r3, [pc, #24]	; (2774 <system_gclk_chan_get_hz+0x24>)
    275a:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    275c:	4b06      	ldr	r3, [pc, #24]	; (2778 <system_gclk_chan_get_hz+0x28>)
    275e:	885c      	ldrh	r4, [r3, #2]
    2760:	0524      	lsls	r4, r4, #20
    2762:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2764:	4b05      	ldr	r3, [pc, #20]	; (277c <system_gclk_chan_get_hz+0x2c>)
    2766:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2768:	0020      	movs	r0, r4
    276a:	4b05      	ldr	r3, [pc, #20]	; (2780 <system_gclk_chan_get_hz+0x30>)
    276c:	4798      	blx	r3
}
    276e:	bd10      	pop	{r4, pc}
    2770:	000021a5 	.word	0x000021a5
    2774:	40000c02 	.word	0x40000c02
    2778:	40000c00 	.word	0x40000c00
    277c:	000021e5 	.word	0x000021e5
    2780:	0000261d 	.word	0x0000261d

00002784 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2784:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    2786:	78d3      	ldrb	r3, [r2, #3]
    2788:	2b00      	cmp	r3, #0
    278a:	d11e      	bne.n	27ca <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    278c:	7813      	ldrb	r3, [r2, #0]
    278e:	2b80      	cmp	r3, #128	; 0x80
    2790:	d004      	beq.n	279c <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    2792:	061b      	lsls	r3, r3, #24
    2794:	2480      	movs	r4, #128	; 0x80
    2796:	0264      	lsls	r4, r4, #9
    2798:	4323      	orrs	r3, r4
    279a:	e000      	b.n	279e <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    279c:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    279e:	7854      	ldrb	r4, [r2, #1]
    27a0:	2502      	movs	r5, #2
    27a2:	43ac      	bics	r4, r5
    27a4:	d10a      	bne.n	27bc <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    27a6:	7894      	ldrb	r4, [r2, #2]
    27a8:	2c00      	cmp	r4, #0
    27aa:	d103      	bne.n	27b4 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    27ac:	2480      	movs	r4, #128	; 0x80
    27ae:	02a4      	lsls	r4, r4, #10
    27b0:	4323      	orrs	r3, r4
    27b2:	e002      	b.n	27ba <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    27b4:	24c0      	movs	r4, #192	; 0xc0
    27b6:	02e4      	lsls	r4, r4, #11
    27b8:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    27ba:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    27bc:	7854      	ldrb	r4, [r2, #1]
    27be:	3c01      	subs	r4, #1
    27c0:	2c01      	cmp	r4, #1
    27c2:	d812      	bhi.n	27ea <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    27c4:	4c18      	ldr	r4, [pc, #96]	; (2828 <_system_pinmux_config+0xa4>)
    27c6:	4023      	ands	r3, r4
    27c8:	e00f      	b.n	27ea <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    27ca:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    27cc:	040b      	lsls	r3, r1, #16
    27ce:	0c1b      	lsrs	r3, r3, #16
    27d0:	24a0      	movs	r4, #160	; 0xa0
    27d2:	05e4      	lsls	r4, r4, #23
    27d4:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    27d6:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    27d8:	0c0b      	lsrs	r3, r1, #16
    27da:	24d0      	movs	r4, #208	; 0xd0
    27dc:	0624      	lsls	r4, r4, #24
    27de:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    27e0:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    27e2:	78d3      	ldrb	r3, [r2, #3]
    27e4:	2b00      	cmp	r3, #0
    27e6:	d018      	beq.n	281a <_system_pinmux_config+0x96>
    27e8:	e01c      	b.n	2824 <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    27ea:	040c      	lsls	r4, r1, #16
    27ec:	0c24      	lsrs	r4, r4, #16
    27ee:	25a0      	movs	r5, #160	; 0xa0
    27f0:	05ed      	lsls	r5, r5, #23
    27f2:	432c      	orrs	r4, r5
    27f4:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    27f6:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    27f8:	0c0c      	lsrs	r4, r1, #16
    27fa:	25d0      	movs	r5, #208	; 0xd0
    27fc:	062d      	lsls	r5, r5, #24
    27fe:	432c      	orrs	r4, r5
    2800:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2802:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2804:	78d4      	ldrb	r4, [r2, #3]
    2806:	2c00      	cmp	r4, #0
    2808:	d10c      	bne.n	2824 <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    280a:	035b      	lsls	r3, r3, #13
    280c:	d505      	bpl.n	281a <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    280e:	7893      	ldrb	r3, [r2, #2]
    2810:	2b01      	cmp	r3, #1
    2812:	d101      	bne.n	2818 <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    2814:	6181      	str	r1, [r0, #24]
    2816:	e000      	b.n	281a <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    2818:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    281a:	7853      	ldrb	r3, [r2, #1]
    281c:	3b01      	subs	r3, #1
    281e:	2b01      	cmp	r3, #1
    2820:	d800      	bhi.n	2824 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    2822:	6081      	str	r1, [r0, #8]
		}
	}
}
    2824:	bd30      	pop	{r4, r5, pc}
    2826:	46c0      	nop			; (mov r8, r8)
    2828:	fffbffff 	.word	0xfffbffff

0000282c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    282c:	b510      	push	{r4, lr}
    282e:	0003      	movs	r3, r0
    2830:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2832:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2834:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2836:	2900      	cmp	r1, #0
    2838:	d104      	bne.n	2844 <system_pinmux_pin_set_config+0x18>
		return &(ports[port_index]->Group[group_index]);
    283a:	0958      	lsrs	r0, r3, #5
    283c:	01c0      	lsls	r0, r0, #7
    283e:	4905      	ldr	r1, [pc, #20]	; (2854 <system_pinmux_pin_set_config+0x28>)
    2840:	468c      	mov	ip, r1
    2842:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    2844:	211f      	movs	r1, #31
    2846:	400b      	ands	r3, r1
    2848:	391e      	subs	r1, #30
    284a:	4099      	lsls	r1, r3
    284c:	4b02      	ldr	r3, [pc, #8]	; (2858 <system_pinmux_pin_set_config+0x2c>)
    284e:	4798      	blx	r3
}
    2850:	bd10      	pop	{r4, pc}
    2852:	46c0      	nop			; (mov r8, r8)
    2854:	41004400 	.word	0x41004400
    2858:	00002785 	.word	0x00002785

0000285c <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    285c:	4770      	bx	lr
    285e:	46c0      	nop			; (mov r8, r8)

00002860 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2860:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    2862:	4b05      	ldr	r3, [pc, #20]	; (2878 <system_init+0x18>)
    2864:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    2866:	4b05      	ldr	r3, [pc, #20]	; (287c <system_init+0x1c>)
    2868:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    286a:	4b05      	ldr	r3, [pc, #20]	; (2880 <system_init+0x20>)
    286c:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    286e:	4b05      	ldr	r3, [pc, #20]	; (2884 <system_init+0x24>)
    2870:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    2872:	4b05      	ldr	r3, [pc, #20]	; (2888 <system_init+0x28>)
    2874:	4798      	blx	r3
}
    2876:	bd10      	pop	{r4, pc}
    2878:	00002411 	.word	0x00002411
    287c:	00002159 	.word	0x00002159
    2880:	0000285d 	.word	0x0000285d
    2884:	0000285d 	.word	0x0000285d
    2888:	0000285d 	.word	0x0000285d

0000288c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    288c:	e7fe      	b.n	288c <Dummy_Handler>
    288e:	46c0      	nop			; (mov r8, r8)

00002890 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    2890:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    2892:	4b2e      	ldr	r3, [pc, #184]	; (294c <Reset_Handler+0xbc>)
    2894:	4a2e      	ldr	r2, [pc, #184]	; (2950 <Reset_Handler+0xc0>)
    2896:	429a      	cmp	r2, r3
    2898:	d003      	beq.n	28a2 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    289a:	4b2e      	ldr	r3, [pc, #184]	; (2954 <Reset_Handler+0xc4>)
    289c:	4a2b      	ldr	r2, [pc, #172]	; (294c <Reset_Handler+0xbc>)
    289e:	429a      	cmp	r2, r3
    28a0:	d304      	bcc.n	28ac <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    28a2:	4b2d      	ldr	r3, [pc, #180]	; (2958 <Reset_Handler+0xc8>)
    28a4:	4a2d      	ldr	r2, [pc, #180]	; (295c <Reset_Handler+0xcc>)
    28a6:	429a      	cmp	r2, r3
    28a8:	d310      	bcc.n	28cc <Reset_Handler+0x3c>
    28aa:	e01e      	b.n	28ea <Reset_Handler+0x5a>
    28ac:	4a2c      	ldr	r2, [pc, #176]	; (2960 <Reset_Handler+0xd0>)
    28ae:	4b29      	ldr	r3, [pc, #164]	; (2954 <Reset_Handler+0xc4>)
    28b0:	3303      	adds	r3, #3
    28b2:	1a9b      	subs	r3, r3, r2
    28b4:	089b      	lsrs	r3, r3, #2
    28b6:	3301      	adds	r3, #1
    28b8:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    28ba:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    28bc:	4823      	ldr	r0, [pc, #140]	; (294c <Reset_Handler+0xbc>)
    28be:	4924      	ldr	r1, [pc, #144]	; (2950 <Reset_Handler+0xc0>)
    28c0:	588c      	ldr	r4, [r1, r2]
    28c2:	5084      	str	r4, [r0, r2]
    28c4:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    28c6:	429a      	cmp	r2, r3
    28c8:	d1fa      	bne.n	28c0 <Reset_Handler+0x30>
    28ca:	e7ea      	b.n	28a2 <Reset_Handler+0x12>
    28cc:	4a25      	ldr	r2, [pc, #148]	; (2964 <Reset_Handler+0xd4>)
    28ce:	4b22      	ldr	r3, [pc, #136]	; (2958 <Reset_Handler+0xc8>)
    28d0:	3303      	adds	r3, #3
    28d2:	1a9b      	subs	r3, r3, r2
    28d4:	089b      	lsrs	r3, r3, #2
    28d6:	3301      	adds	r3, #1
    28d8:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    28da:	2200      	movs	r2, #0
                *pDest++ = 0;
    28dc:	481f      	ldr	r0, [pc, #124]	; (295c <Reset_Handler+0xcc>)
    28de:	2100      	movs	r1, #0
    28e0:	1814      	adds	r4, r2, r0
    28e2:	6021      	str	r1, [r4, #0]
    28e4:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    28e6:	429a      	cmp	r2, r3
    28e8:	d1fa      	bne.n	28e0 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    28ea:	4a1f      	ldr	r2, [pc, #124]	; (2968 <Reset_Handler+0xd8>)
    28ec:	21ff      	movs	r1, #255	; 0xff
    28ee:	4b1f      	ldr	r3, [pc, #124]	; (296c <Reset_Handler+0xdc>)
    28f0:	438b      	bics	r3, r1
    28f2:	6093      	str	r3, [r2, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    28f4:	39fd      	subs	r1, #253	; 0xfd
    28f6:	2390      	movs	r3, #144	; 0x90
    28f8:	005b      	lsls	r3, r3, #1
    28fa:	4a1d      	ldr	r2, [pc, #116]	; (2970 <Reset_Handler+0xe0>)
    28fc:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    28fe:	481d      	ldr	r0, [pc, #116]	; (2974 <Reset_Handler+0xe4>)
    2900:	78c3      	ldrb	r3, [r0, #3]
    2902:	2403      	movs	r4, #3
    2904:	43a3      	bics	r3, r4
    2906:	2202      	movs	r2, #2
    2908:	4313      	orrs	r3, r2
    290a:	70c3      	strb	r3, [r0, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    290c:	78c3      	ldrb	r3, [r0, #3]
    290e:	260c      	movs	r6, #12
    2910:	43b3      	bics	r3, r6
    2912:	2108      	movs	r1, #8
    2914:	430b      	orrs	r3, r1
    2916:	70c3      	strb	r3, [r0, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    2918:	4b17      	ldr	r3, [pc, #92]	; (2978 <Reset_Handler+0xe8>)
    291a:	7b98      	ldrb	r0, [r3, #14]
    291c:	2530      	movs	r5, #48	; 0x30
    291e:	43a8      	bics	r0, r5
    2920:	0005      	movs	r5, r0
    2922:	2020      	movs	r0, #32
    2924:	4328      	orrs	r0, r5
    2926:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2928:	7b98      	ldrb	r0, [r3, #14]
    292a:	43b0      	bics	r0, r6
    292c:	4301      	orrs	r1, r0
    292e:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2930:	7b99      	ldrb	r1, [r3, #14]
    2932:	43a1      	bics	r1, r4
    2934:	430a      	orrs	r2, r1
    2936:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    2938:	4a10      	ldr	r2, [pc, #64]	; (297c <Reset_Handler+0xec>)
    293a:	6851      	ldr	r1, [r2, #4]
    293c:	2380      	movs	r3, #128	; 0x80
    293e:	430b      	orrs	r3, r1
    2940:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    2942:	4b0f      	ldr	r3, [pc, #60]	; (2980 <Reset_Handler+0xf0>)
    2944:	4798      	blx	r3

        /* Branch to main function */
        main();
    2946:	4b0f      	ldr	r3, [pc, #60]	; (2984 <Reset_Handler+0xf4>)
    2948:	4798      	blx	r3
    294a:	e7fe      	b.n	294a <Reset_Handler+0xba>
    294c:	20000000 	.word	0x20000000
    2950:	00005b30 	.word	0x00005b30
    2954:	20000070 	.word	0x20000070
    2958:	200001ec 	.word	0x200001ec
    295c:	20000070 	.word	0x20000070
    2960:	20000004 	.word	0x20000004
    2964:	20000074 	.word	0x20000074
    2968:	e000ed00 	.word	0xe000ed00
    296c:	00000000 	.word	0x00000000
    2970:	41007000 	.word	0x41007000
    2974:	41005000 	.word	0x41005000
    2978:	41004800 	.word	0x41004800
    297c:	41004000 	.word	0x41004000
    2980:	000047b9 	.word	0x000047b9
    2984:	00002aa5 	.word	0x00002aa5

00002988 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    2988:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    298a:	4a06      	ldr	r2, [pc, #24]	; (29a4 <_sbrk+0x1c>)
    298c:	6812      	ldr	r2, [r2, #0]
    298e:	2a00      	cmp	r2, #0
    2990:	d102      	bne.n	2998 <_sbrk+0x10>
		heap = (unsigned char *)&_end;
    2992:	4905      	ldr	r1, [pc, #20]	; (29a8 <_sbrk+0x20>)
    2994:	4a03      	ldr	r2, [pc, #12]	; (29a4 <_sbrk+0x1c>)
    2996:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
    2998:	4a02      	ldr	r2, [pc, #8]	; (29a4 <_sbrk+0x1c>)
    299a:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    299c:	18c3      	adds	r3, r0, r3
    299e:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    29a0:	4770      	bx	lr
    29a2:	46c0      	nop			; (mov r8, r8)
    29a4:	200000c0 	.word	0x200000c0
    29a8:	200021f0 	.word	0x200021f0

000029ac <_close>:
}

extern int _close(int file)
{
	return -1;
}
    29ac:	2001      	movs	r0, #1
    29ae:	4240      	negs	r0, r0
    29b0:	4770      	bx	lr
    29b2:	46c0      	nop			; (mov r8, r8)

000029b4 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    29b4:	2380      	movs	r3, #128	; 0x80
    29b6:	019b      	lsls	r3, r3, #6
    29b8:	604b      	str	r3, [r1, #4]

	return 0;
}
    29ba:	2000      	movs	r0, #0
    29bc:	4770      	bx	lr
    29be:	46c0      	nop			; (mov r8, r8)

000029c0 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    29c0:	2001      	movs	r0, #1
    29c2:	4770      	bx	lr

000029c4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    29c4:	2000      	movs	r0, #0
    29c6:	4770      	bx	lr

000029c8 <configure_OCTO_peripheral>:
    }
}


void configure_OCTO_peripheral()
{
    29c8:	b570      	push	{r4, r5, r6, lr}
    29ca:	b082      	sub	sp, #8
    29cc:	2280      	movs	r2, #128	; 0x80
    29ce:	01d2      	lsls	r2, r2, #7
    29d0:	4b1f      	ldr	r3, [pc, #124]	; (2a50 <configure_OCTO_peripheral+0x88>)
    29d2:	619a      	str	r2, [r3, #24]
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    29d4:	2201      	movs	r2, #1
    29d6:	4b1f      	ldr	r3, [pc, #124]	; (2a54 <configure_OCTO_peripheral+0x8c>)
    29d8:	701a      	strb	r2, [r3, #0]
    29da:	f3bf 8f5f 	dmb	sy
    29de:	b662      	cpsie	i
    
    // Enable global interrupts
    system_interrupt_enable_global();
    
    // USART Configuration
    configure_usart();
    29e0:	4b1d      	ldr	r3, [pc, #116]	; (2a58 <configure_OCTO_peripheral+0x90>)
    29e2:	4798      	blx	r3
    configure_usart_callbacks();
    29e4:	4b1d      	ldr	r3, [pc, #116]	; (2a5c <configure_OCTO_peripheral+0x94>)
    29e6:	4798      	blx	r3

    // Debug USART - Header transmitting
#ifdef DBG_MODE
    printf("\n\nOCTO Board - %s, %s\n\n", __DATE__, __TIME__);
    29e8:	4a1d      	ldr	r2, [pc, #116]	; (2a60 <configure_OCTO_peripheral+0x98>)
    29ea:	491e      	ldr	r1, [pc, #120]	; (2a64 <configure_OCTO_peripheral+0x9c>)
    29ec:	481e      	ldr	r0, [pc, #120]	; (2a68 <configure_OCTO_peripheral+0xa0>)
    29ee:	4c1f      	ldr	r4, [pc, #124]	; (2a6c <configure_OCTO_peripheral+0xa4>)
    29f0:	47a0      	blx	r4
#endif

    // Configure the DAC - LED stripe
    configure_dac();
    29f2:	4b1f      	ldr	r3, [pc, #124]	; (2a70 <configure_OCTO_peripheral+0xa8>)
    29f4:	4798      	blx	r3

    // Initial state of the LED stripe
    set_led_bright_percent(0);
    29f6:	2000      	movs	r0, #0
    29f8:	4b1e      	ldr	r3, [pc, #120]	; (2a74 <configure_OCTO_peripheral+0xac>)
    29fa:	4798      	blx	r3
       
    // Configure the RTC - Used as Tick (1ms)
    configure_rtc_count();
    29fc:	4b1e      	ldr	r3, [pc, #120]	; (2a78 <configure_OCTO_peripheral+0xb0>)
    29fe:	4798      	blx	r3

    // Configure the Internal ADC
    configure_adc_VMPPT();
    2a00:	4b1e      	ldr	r3, [pc, #120]	; (2a7c <configure_OCTO_peripheral+0xb4>)
    2a02:	4798      	blx	r3
    
    uint32_t adc_reading = 0, reading = 0;
    2a04:	2300      	movs	r3, #0
    2a06:	9301      	str	r3, [sp, #4]
    2a08:	9300      	str	r3, [sp, #0]
    
    get_value_VMPPT(&adc_reading, &reading);
    2a0a:	4669      	mov	r1, sp
    2a0c:	a801      	add	r0, sp, #4
    2a0e:	4b1c      	ldr	r3, [pc, #112]	; (2a80 <configure_OCTO_peripheral+0xb8>)
    2a10:	4798      	blx	r3
    printf("VMPPT ADC Read: %d \t|\t converted: %dV\n", adc_reading, reading);
    2a12:	9a00      	ldr	r2, [sp, #0]
    2a14:	9901      	ldr	r1, [sp, #4]
    2a16:	481b      	ldr	r0, [pc, #108]	; (2a84 <configure_OCTO_peripheral+0xbc>)
    2a18:	47a0      	blx	r4
    
    turn_off_adc();
    2a1a:	4b1b      	ldr	r3, [pc, #108]	; (2a88 <configure_OCTO_peripheral+0xc0>)
    2a1c:	4798      	blx	r3
    
    
    configure_adc_TEMP();
    2a1e:	4b1b      	ldr	r3, [pc, #108]	; (2a8c <configure_OCTO_peripheral+0xc4>)
    2a20:	4798      	blx	r3
      
    get_value_TEMP(&adc_reading, &reading);
    2a22:	4669      	mov	r1, sp
    2a24:	a801      	add	r0, sp, #4
    2a26:	4b1a      	ldr	r3, [pc, #104]	; (2a90 <configure_OCTO_peripheral+0xc8>)
    2a28:	4798      	blx	r3
    printf("TEMP ADC Read: %d \t|\t converted: %d.%dC\n", adc_reading, reading/10, reading%10);
    2a2a:	9d00      	ldr	r5, [sp, #0]
    2a2c:	210a      	movs	r1, #10
    2a2e:	0028      	movs	r0, r5
    2a30:	4b18      	ldr	r3, [pc, #96]	; (2a94 <configure_OCTO_peripheral+0xcc>)
    2a32:	4798      	blx	r3
    2a34:	000e      	movs	r6, r1
    2a36:	210a      	movs	r1, #10
    2a38:	0028      	movs	r0, r5
    2a3a:	4b17      	ldr	r3, [pc, #92]	; (2a98 <configure_OCTO_peripheral+0xd0>)
    2a3c:	4798      	blx	r3
    2a3e:	0002      	movs	r2, r0
    2a40:	0033      	movs	r3, r6
    2a42:	9901      	ldr	r1, [sp, #4]
    2a44:	4815      	ldr	r0, [pc, #84]	; (2a9c <configure_OCTO_peripheral+0xd4>)
    2a46:	47a0      	blx	r4

    // Configure IC device and enable
    configure_gas_gauge();
    2a48:	4b15      	ldr	r3, [pc, #84]	; (2aa0 <configure_OCTO_peripheral+0xd8>)
    2a4a:	4798      	blx	r3
    2a4c:	b002      	add	sp, #8
    2a4e:	bd70      	pop	{r4, r5, r6, pc}
    2a50:	41004400 	.word	0x41004400
    2a54:	20000008 	.word	0x20000008
    2a58:	00000185 	.word	0x00000185
    2a5c:	000002ed 	.word	0x000002ed
    2a60:	00005970 	.word	0x00005970
    2a64:	0000597c 	.word	0x0000597c
    2a68:	00005988 	.word	0x00005988
    2a6c:	00004829 	.word	0x00004829
    2a70:	00000891 	.word	0x00000891
    2a74:	000008c9 	.word	0x000008c9
    2a78:	000009a1 	.word	0x000009a1
    2a7c:	0000065d 	.word	0x0000065d
    2a80:	00000751 	.word	0x00000751
    2a84:	000059a0 	.word	0x000059a0
    2a88:	0000071d 	.word	0x0000071d
    2a8c:	000006bd 	.word	0x000006bd
    2a90:	000007e5 	.word	0x000007e5
    2a94:	00002c49 	.word	0x00002c49
    2a98:	00002b3d 	.word	0x00002b3d
    2a9c:	000059c8 	.word	0x000059c8
    2aa0:	000008f1 	.word	0x000008f1

00002aa4 <main>:

//=============================================================================
//! \brief Main Function.
//=============================================================================
int main (void)
{
    2aa4:	b5f0      	push	{r4, r5, r6, r7, lr}
    2aa6:	4647      	mov	r7, r8
    2aa8:	b480      	push	{r7}
    2aaa:	b082      	sub	sp, #8
	system_init();
    2aac:	4b19      	ldr	r3, [pc, #100]	; (2b14 <main+0x70>)
    2aae:	4798      	blx	r3
    
    delay_init();
    2ab0:	4b19      	ldr	r3, [pc, #100]	; (2b18 <main+0x74>)
    2ab2:	4798      	blx	r3
    2ab4:	2201      	movs	r2, #1
    2ab6:	4b19      	ldr	r3, [pc, #100]	; (2b1c <main+0x78>)
    2ab8:	701a      	strb	r2, [r3, #0]
    2aba:	f3bf 8f5f 	dmb	sy
    2abe:	b662      	cpsie	i
    system_interrupt_enable_global();

	/* Insert application code here, after the board has been initialized. */
    
    // Configure all the peripherals for the OCTO Board
    configure_OCTO_peripheral();
    2ac0:	4b17      	ldr	r3, [pc, #92]	; (2b20 <main+0x7c>)
    2ac2:	4798      	blx	r3
    // Used with the DAC for the led brightness
    uint16_t led_bright = 0;
    bool     led_rising = true;
    
    // RTC timing
    uint32_t timer = get_tick();
    2ac4:	4b17      	ldr	r3, [pc, #92]	; (2b24 <main+0x80>)
    2ac6:	4798      	blx	r3
    2ac8:	9001      	str	r0, [sp, #4]
    // Configure all the peripherals for the OCTO Board
    configure_OCTO_peripheral();

    // Used with the DAC for the led brightness
    uint16_t led_bright = 0;
    bool     led_rising = true;
    2aca:	2301      	movs	r3, #1
    2acc:	4698      	mov	r8, r3
    
    // Configure all the peripherals for the OCTO Board
    configure_OCTO_peripheral();

    // Used with the DAC for the led brightness
    uint16_t led_bright = 0;
    2ace:	2400      	movs	r4, #0
    // RTC timing
    uint32_t timer = get_tick();
    
    while (true) {
        
        if (tick_elapsed(timer) % 2 == 0)
    2ad0:	4f15      	ldr	r7, [pc, #84]	; (2b28 <main+0x84>)
                {
                    led_bright -= 5;
                }
            }
            
            set_led_bright_percent(led_bright);
    2ad2:	4e16      	ldr	r6, [pc, #88]	; (2b2c <main+0x88>)
            
            port_pin_toggle_output_level(LED_RED_PIN);            
        }
        
        bt_usart_receive_job();
    2ad4:	4d16      	ldr	r5, [pc, #88]	; (2b30 <main+0x8c>)
    // RTC timing
    uint32_t timer = get_tick();
    
    while (true) {
        
        if (tick_elapsed(timer) % 2 == 0)
    2ad6:	9801      	ldr	r0, [sp, #4]
    2ad8:	47b8      	blx	r7
    2ada:	07c3      	lsls	r3, r0, #31
    2adc:	d418      	bmi.n	2b10 <main+0x6c>
        {
            
            if (led_rising)
    2ade:	4643      	mov	r3, r8
    2ae0:	2b00      	cmp	r3, #0
    2ae2:	d005      	beq.n	2af0 <main+0x4c>
            {
                if (led_bright >= 950)
    2ae4:	4b13      	ldr	r3, [pc, #76]	; (2b34 <main+0x90>)
    2ae6:	429c      	cmp	r4, r3
    2ae8:	d807      	bhi.n	2afa <main+0x56>
                {
                    led_rising = false;
                }
                else
                {
                    led_bright += 5;
    2aea:	3405      	adds	r4, #5
    2aec:	b2a4      	uxth	r4, r4
    2aee:	e009      	b.n	2b04 <main+0x60>
                }
            }
            else
            {
                if (led_bright <= 50)
    2af0:	2c32      	cmp	r4, #50	; 0x32
    2af2:	d905      	bls.n	2b00 <main+0x5c>
                {
                    led_rising = true;
                }
                else
                {
                    led_bright -= 5;
    2af4:	3c05      	subs	r4, #5
    2af6:	b2a4      	uxth	r4, r4
    2af8:	e004      	b.n	2b04 <main+0x60>
            
            if (led_rising)
            {
                if (led_bright >= 950)
                {
                    led_rising = false;
    2afa:	2300      	movs	r3, #0
    2afc:	4698      	mov	r8, r3
    2afe:	e001      	b.n	2b04 <main+0x60>
            }
            else
            {
                if (led_bright <= 50)
                {
                    led_rising = true;
    2b00:	2301      	movs	r3, #1
    2b02:	4698      	mov	r8, r3
                {
                    led_bright -= 5;
                }
            }
            
            set_led_bright_percent(led_bright);
    2b04:	0020      	movs	r0, r4
    2b06:	47b0      	blx	r6
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    2b08:	2280      	movs	r2, #128	; 0x80
    2b0a:	01d2      	lsls	r2, r2, #7
    2b0c:	4b0a      	ldr	r3, [pc, #40]	; (2b38 <main+0x94>)
    2b0e:	61da      	str	r2, [r3, #28]
            
            port_pin_toggle_output_level(LED_RED_PIN);            
        }
        
        bt_usart_receive_job();
    2b10:	47a8      	blx	r5
    }
    2b12:	e7e0      	b.n	2ad6 <main+0x32>
    2b14:	00002861 	.word	0x00002861
    2b18:	0000033d 	.word	0x0000033d
    2b1c:	20000008 	.word	0x20000008
    2b20:	000029c9 	.word	0x000029c9
    2b24:	000009e1 	.word	0x000009e1
    2b28:	000009f5 	.word	0x000009f5
    2b2c:	000008c9 	.word	0x000008c9
    2b30:	00000321 	.word	0x00000321
    2b34:	000003b5 	.word	0x000003b5
    2b38:	41004400 	.word	0x41004400

00002b3c <__aeabi_uidiv>:
    2b3c:	2200      	movs	r2, #0
    2b3e:	0843      	lsrs	r3, r0, #1
    2b40:	428b      	cmp	r3, r1
    2b42:	d374      	bcc.n	2c2e <__aeabi_uidiv+0xf2>
    2b44:	0903      	lsrs	r3, r0, #4
    2b46:	428b      	cmp	r3, r1
    2b48:	d35f      	bcc.n	2c0a <__aeabi_uidiv+0xce>
    2b4a:	0a03      	lsrs	r3, r0, #8
    2b4c:	428b      	cmp	r3, r1
    2b4e:	d344      	bcc.n	2bda <__aeabi_uidiv+0x9e>
    2b50:	0b03      	lsrs	r3, r0, #12
    2b52:	428b      	cmp	r3, r1
    2b54:	d328      	bcc.n	2ba8 <__aeabi_uidiv+0x6c>
    2b56:	0c03      	lsrs	r3, r0, #16
    2b58:	428b      	cmp	r3, r1
    2b5a:	d30d      	bcc.n	2b78 <__aeabi_uidiv+0x3c>
    2b5c:	22ff      	movs	r2, #255	; 0xff
    2b5e:	0209      	lsls	r1, r1, #8
    2b60:	ba12      	rev	r2, r2
    2b62:	0c03      	lsrs	r3, r0, #16
    2b64:	428b      	cmp	r3, r1
    2b66:	d302      	bcc.n	2b6e <__aeabi_uidiv+0x32>
    2b68:	1212      	asrs	r2, r2, #8
    2b6a:	0209      	lsls	r1, r1, #8
    2b6c:	d065      	beq.n	2c3a <__aeabi_uidiv+0xfe>
    2b6e:	0b03      	lsrs	r3, r0, #12
    2b70:	428b      	cmp	r3, r1
    2b72:	d319      	bcc.n	2ba8 <__aeabi_uidiv+0x6c>
    2b74:	e000      	b.n	2b78 <__aeabi_uidiv+0x3c>
    2b76:	0a09      	lsrs	r1, r1, #8
    2b78:	0bc3      	lsrs	r3, r0, #15
    2b7a:	428b      	cmp	r3, r1
    2b7c:	d301      	bcc.n	2b82 <__aeabi_uidiv+0x46>
    2b7e:	03cb      	lsls	r3, r1, #15
    2b80:	1ac0      	subs	r0, r0, r3
    2b82:	4152      	adcs	r2, r2
    2b84:	0b83      	lsrs	r3, r0, #14
    2b86:	428b      	cmp	r3, r1
    2b88:	d301      	bcc.n	2b8e <__aeabi_uidiv+0x52>
    2b8a:	038b      	lsls	r3, r1, #14
    2b8c:	1ac0      	subs	r0, r0, r3
    2b8e:	4152      	adcs	r2, r2
    2b90:	0b43      	lsrs	r3, r0, #13
    2b92:	428b      	cmp	r3, r1
    2b94:	d301      	bcc.n	2b9a <__aeabi_uidiv+0x5e>
    2b96:	034b      	lsls	r3, r1, #13
    2b98:	1ac0      	subs	r0, r0, r3
    2b9a:	4152      	adcs	r2, r2
    2b9c:	0b03      	lsrs	r3, r0, #12
    2b9e:	428b      	cmp	r3, r1
    2ba0:	d301      	bcc.n	2ba6 <__aeabi_uidiv+0x6a>
    2ba2:	030b      	lsls	r3, r1, #12
    2ba4:	1ac0      	subs	r0, r0, r3
    2ba6:	4152      	adcs	r2, r2
    2ba8:	0ac3      	lsrs	r3, r0, #11
    2baa:	428b      	cmp	r3, r1
    2bac:	d301      	bcc.n	2bb2 <__aeabi_uidiv+0x76>
    2bae:	02cb      	lsls	r3, r1, #11
    2bb0:	1ac0      	subs	r0, r0, r3
    2bb2:	4152      	adcs	r2, r2
    2bb4:	0a83      	lsrs	r3, r0, #10
    2bb6:	428b      	cmp	r3, r1
    2bb8:	d301      	bcc.n	2bbe <__aeabi_uidiv+0x82>
    2bba:	028b      	lsls	r3, r1, #10
    2bbc:	1ac0      	subs	r0, r0, r3
    2bbe:	4152      	adcs	r2, r2
    2bc0:	0a43      	lsrs	r3, r0, #9
    2bc2:	428b      	cmp	r3, r1
    2bc4:	d301      	bcc.n	2bca <__aeabi_uidiv+0x8e>
    2bc6:	024b      	lsls	r3, r1, #9
    2bc8:	1ac0      	subs	r0, r0, r3
    2bca:	4152      	adcs	r2, r2
    2bcc:	0a03      	lsrs	r3, r0, #8
    2bce:	428b      	cmp	r3, r1
    2bd0:	d301      	bcc.n	2bd6 <__aeabi_uidiv+0x9a>
    2bd2:	020b      	lsls	r3, r1, #8
    2bd4:	1ac0      	subs	r0, r0, r3
    2bd6:	4152      	adcs	r2, r2
    2bd8:	d2cd      	bcs.n	2b76 <__aeabi_uidiv+0x3a>
    2bda:	09c3      	lsrs	r3, r0, #7
    2bdc:	428b      	cmp	r3, r1
    2bde:	d301      	bcc.n	2be4 <__aeabi_uidiv+0xa8>
    2be0:	01cb      	lsls	r3, r1, #7
    2be2:	1ac0      	subs	r0, r0, r3
    2be4:	4152      	adcs	r2, r2
    2be6:	0983      	lsrs	r3, r0, #6
    2be8:	428b      	cmp	r3, r1
    2bea:	d301      	bcc.n	2bf0 <__aeabi_uidiv+0xb4>
    2bec:	018b      	lsls	r3, r1, #6
    2bee:	1ac0      	subs	r0, r0, r3
    2bf0:	4152      	adcs	r2, r2
    2bf2:	0943      	lsrs	r3, r0, #5
    2bf4:	428b      	cmp	r3, r1
    2bf6:	d301      	bcc.n	2bfc <__aeabi_uidiv+0xc0>
    2bf8:	014b      	lsls	r3, r1, #5
    2bfa:	1ac0      	subs	r0, r0, r3
    2bfc:	4152      	adcs	r2, r2
    2bfe:	0903      	lsrs	r3, r0, #4
    2c00:	428b      	cmp	r3, r1
    2c02:	d301      	bcc.n	2c08 <__aeabi_uidiv+0xcc>
    2c04:	010b      	lsls	r3, r1, #4
    2c06:	1ac0      	subs	r0, r0, r3
    2c08:	4152      	adcs	r2, r2
    2c0a:	08c3      	lsrs	r3, r0, #3
    2c0c:	428b      	cmp	r3, r1
    2c0e:	d301      	bcc.n	2c14 <__aeabi_uidiv+0xd8>
    2c10:	00cb      	lsls	r3, r1, #3
    2c12:	1ac0      	subs	r0, r0, r3
    2c14:	4152      	adcs	r2, r2
    2c16:	0883      	lsrs	r3, r0, #2
    2c18:	428b      	cmp	r3, r1
    2c1a:	d301      	bcc.n	2c20 <__aeabi_uidiv+0xe4>
    2c1c:	008b      	lsls	r3, r1, #2
    2c1e:	1ac0      	subs	r0, r0, r3
    2c20:	4152      	adcs	r2, r2
    2c22:	0843      	lsrs	r3, r0, #1
    2c24:	428b      	cmp	r3, r1
    2c26:	d301      	bcc.n	2c2c <__aeabi_uidiv+0xf0>
    2c28:	004b      	lsls	r3, r1, #1
    2c2a:	1ac0      	subs	r0, r0, r3
    2c2c:	4152      	adcs	r2, r2
    2c2e:	1a41      	subs	r1, r0, r1
    2c30:	d200      	bcs.n	2c34 <__aeabi_uidiv+0xf8>
    2c32:	4601      	mov	r1, r0
    2c34:	4152      	adcs	r2, r2
    2c36:	4610      	mov	r0, r2
    2c38:	4770      	bx	lr
    2c3a:	e7ff      	b.n	2c3c <__aeabi_uidiv+0x100>
    2c3c:	b501      	push	{r0, lr}
    2c3e:	2000      	movs	r0, #0
    2c40:	f000 f8f0 	bl	2e24 <__aeabi_idiv0>
    2c44:	bd02      	pop	{r1, pc}
    2c46:	46c0      	nop			; (mov r8, r8)

00002c48 <__aeabi_uidivmod>:
    2c48:	2900      	cmp	r1, #0
    2c4a:	d0f7      	beq.n	2c3c <__aeabi_uidiv+0x100>
    2c4c:	e776      	b.n	2b3c <__aeabi_uidiv>
    2c4e:	4770      	bx	lr

00002c50 <__aeabi_idiv>:
    2c50:	4603      	mov	r3, r0
    2c52:	430b      	orrs	r3, r1
    2c54:	d47f      	bmi.n	2d56 <__aeabi_idiv+0x106>
    2c56:	2200      	movs	r2, #0
    2c58:	0843      	lsrs	r3, r0, #1
    2c5a:	428b      	cmp	r3, r1
    2c5c:	d374      	bcc.n	2d48 <__aeabi_idiv+0xf8>
    2c5e:	0903      	lsrs	r3, r0, #4
    2c60:	428b      	cmp	r3, r1
    2c62:	d35f      	bcc.n	2d24 <__aeabi_idiv+0xd4>
    2c64:	0a03      	lsrs	r3, r0, #8
    2c66:	428b      	cmp	r3, r1
    2c68:	d344      	bcc.n	2cf4 <__aeabi_idiv+0xa4>
    2c6a:	0b03      	lsrs	r3, r0, #12
    2c6c:	428b      	cmp	r3, r1
    2c6e:	d328      	bcc.n	2cc2 <__aeabi_idiv+0x72>
    2c70:	0c03      	lsrs	r3, r0, #16
    2c72:	428b      	cmp	r3, r1
    2c74:	d30d      	bcc.n	2c92 <__aeabi_idiv+0x42>
    2c76:	22ff      	movs	r2, #255	; 0xff
    2c78:	0209      	lsls	r1, r1, #8
    2c7a:	ba12      	rev	r2, r2
    2c7c:	0c03      	lsrs	r3, r0, #16
    2c7e:	428b      	cmp	r3, r1
    2c80:	d302      	bcc.n	2c88 <__aeabi_idiv+0x38>
    2c82:	1212      	asrs	r2, r2, #8
    2c84:	0209      	lsls	r1, r1, #8
    2c86:	d065      	beq.n	2d54 <__aeabi_idiv+0x104>
    2c88:	0b03      	lsrs	r3, r0, #12
    2c8a:	428b      	cmp	r3, r1
    2c8c:	d319      	bcc.n	2cc2 <__aeabi_idiv+0x72>
    2c8e:	e000      	b.n	2c92 <__aeabi_idiv+0x42>
    2c90:	0a09      	lsrs	r1, r1, #8
    2c92:	0bc3      	lsrs	r3, r0, #15
    2c94:	428b      	cmp	r3, r1
    2c96:	d301      	bcc.n	2c9c <__aeabi_idiv+0x4c>
    2c98:	03cb      	lsls	r3, r1, #15
    2c9a:	1ac0      	subs	r0, r0, r3
    2c9c:	4152      	adcs	r2, r2
    2c9e:	0b83      	lsrs	r3, r0, #14
    2ca0:	428b      	cmp	r3, r1
    2ca2:	d301      	bcc.n	2ca8 <__aeabi_idiv+0x58>
    2ca4:	038b      	lsls	r3, r1, #14
    2ca6:	1ac0      	subs	r0, r0, r3
    2ca8:	4152      	adcs	r2, r2
    2caa:	0b43      	lsrs	r3, r0, #13
    2cac:	428b      	cmp	r3, r1
    2cae:	d301      	bcc.n	2cb4 <__aeabi_idiv+0x64>
    2cb0:	034b      	lsls	r3, r1, #13
    2cb2:	1ac0      	subs	r0, r0, r3
    2cb4:	4152      	adcs	r2, r2
    2cb6:	0b03      	lsrs	r3, r0, #12
    2cb8:	428b      	cmp	r3, r1
    2cba:	d301      	bcc.n	2cc0 <__aeabi_idiv+0x70>
    2cbc:	030b      	lsls	r3, r1, #12
    2cbe:	1ac0      	subs	r0, r0, r3
    2cc0:	4152      	adcs	r2, r2
    2cc2:	0ac3      	lsrs	r3, r0, #11
    2cc4:	428b      	cmp	r3, r1
    2cc6:	d301      	bcc.n	2ccc <__aeabi_idiv+0x7c>
    2cc8:	02cb      	lsls	r3, r1, #11
    2cca:	1ac0      	subs	r0, r0, r3
    2ccc:	4152      	adcs	r2, r2
    2cce:	0a83      	lsrs	r3, r0, #10
    2cd0:	428b      	cmp	r3, r1
    2cd2:	d301      	bcc.n	2cd8 <__aeabi_idiv+0x88>
    2cd4:	028b      	lsls	r3, r1, #10
    2cd6:	1ac0      	subs	r0, r0, r3
    2cd8:	4152      	adcs	r2, r2
    2cda:	0a43      	lsrs	r3, r0, #9
    2cdc:	428b      	cmp	r3, r1
    2cde:	d301      	bcc.n	2ce4 <__aeabi_idiv+0x94>
    2ce0:	024b      	lsls	r3, r1, #9
    2ce2:	1ac0      	subs	r0, r0, r3
    2ce4:	4152      	adcs	r2, r2
    2ce6:	0a03      	lsrs	r3, r0, #8
    2ce8:	428b      	cmp	r3, r1
    2cea:	d301      	bcc.n	2cf0 <__aeabi_idiv+0xa0>
    2cec:	020b      	lsls	r3, r1, #8
    2cee:	1ac0      	subs	r0, r0, r3
    2cf0:	4152      	adcs	r2, r2
    2cf2:	d2cd      	bcs.n	2c90 <__aeabi_idiv+0x40>
    2cf4:	09c3      	lsrs	r3, r0, #7
    2cf6:	428b      	cmp	r3, r1
    2cf8:	d301      	bcc.n	2cfe <__aeabi_idiv+0xae>
    2cfa:	01cb      	lsls	r3, r1, #7
    2cfc:	1ac0      	subs	r0, r0, r3
    2cfe:	4152      	adcs	r2, r2
    2d00:	0983      	lsrs	r3, r0, #6
    2d02:	428b      	cmp	r3, r1
    2d04:	d301      	bcc.n	2d0a <__aeabi_idiv+0xba>
    2d06:	018b      	lsls	r3, r1, #6
    2d08:	1ac0      	subs	r0, r0, r3
    2d0a:	4152      	adcs	r2, r2
    2d0c:	0943      	lsrs	r3, r0, #5
    2d0e:	428b      	cmp	r3, r1
    2d10:	d301      	bcc.n	2d16 <__aeabi_idiv+0xc6>
    2d12:	014b      	lsls	r3, r1, #5
    2d14:	1ac0      	subs	r0, r0, r3
    2d16:	4152      	adcs	r2, r2
    2d18:	0903      	lsrs	r3, r0, #4
    2d1a:	428b      	cmp	r3, r1
    2d1c:	d301      	bcc.n	2d22 <__aeabi_idiv+0xd2>
    2d1e:	010b      	lsls	r3, r1, #4
    2d20:	1ac0      	subs	r0, r0, r3
    2d22:	4152      	adcs	r2, r2
    2d24:	08c3      	lsrs	r3, r0, #3
    2d26:	428b      	cmp	r3, r1
    2d28:	d301      	bcc.n	2d2e <__aeabi_idiv+0xde>
    2d2a:	00cb      	lsls	r3, r1, #3
    2d2c:	1ac0      	subs	r0, r0, r3
    2d2e:	4152      	adcs	r2, r2
    2d30:	0883      	lsrs	r3, r0, #2
    2d32:	428b      	cmp	r3, r1
    2d34:	d301      	bcc.n	2d3a <__aeabi_idiv+0xea>
    2d36:	008b      	lsls	r3, r1, #2
    2d38:	1ac0      	subs	r0, r0, r3
    2d3a:	4152      	adcs	r2, r2
    2d3c:	0843      	lsrs	r3, r0, #1
    2d3e:	428b      	cmp	r3, r1
    2d40:	d301      	bcc.n	2d46 <__aeabi_idiv+0xf6>
    2d42:	004b      	lsls	r3, r1, #1
    2d44:	1ac0      	subs	r0, r0, r3
    2d46:	4152      	adcs	r2, r2
    2d48:	1a41      	subs	r1, r0, r1
    2d4a:	d200      	bcs.n	2d4e <__aeabi_idiv+0xfe>
    2d4c:	4601      	mov	r1, r0
    2d4e:	4152      	adcs	r2, r2
    2d50:	4610      	mov	r0, r2
    2d52:	4770      	bx	lr
    2d54:	e05d      	b.n	2e12 <__aeabi_idiv+0x1c2>
    2d56:	0fca      	lsrs	r2, r1, #31
    2d58:	d000      	beq.n	2d5c <__aeabi_idiv+0x10c>
    2d5a:	4249      	negs	r1, r1
    2d5c:	1003      	asrs	r3, r0, #32
    2d5e:	d300      	bcc.n	2d62 <__aeabi_idiv+0x112>
    2d60:	4240      	negs	r0, r0
    2d62:	4053      	eors	r3, r2
    2d64:	2200      	movs	r2, #0
    2d66:	469c      	mov	ip, r3
    2d68:	0903      	lsrs	r3, r0, #4
    2d6a:	428b      	cmp	r3, r1
    2d6c:	d32d      	bcc.n	2dca <__aeabi_idiv+0x17a>
    2d6e:	0a03      	lsrs	r3, r0, #8
    2d70:	428b      	cmp	r3, r1
    2d72:	d312      	bcc.n	2d9a <__aeabi_idiv+0x14a>
    2d74:	22fc      	movs	r2, #252	; 0xfc
    2d76:	0189      	lsls	r1, r1, #6
    2d78:	ba12      	rev	r2, r2
    2d7a:	0a03      	lsrs	r3, r0, #8
    2d7c:	428b      	cmp	r3, r1
    2d7e:	d30c      	bcc.n	2d9a <__aeabi_idiv+0x14a>
    2d80:	0189      	lsls	r1, r1, #6
    2d82:	1192      	asrs	r2, r2, #6
    2d84:	428b      	cmp	r3, r1
    2d86:	d308      	bcc.n	2d9a <__aeabi_idiv+0x14a>
    2d88:	0189      	lsls	r1, r1, #6
    2d8a:	1192      	asrs	r2, r2, #6
    2d8c:	428b      	cmp	r3, r1
    2d8e:	d304      	bcc.n	2d9a <__aeabi_idiv+0x14a>
    2d90:	0189      	lsls	r1, r1, #6
    2d92:	d03a      	beq.n	2e0a <__aeabi_idiv+0x1ba>
    2d94:	1192      	asrs	r2, r2, #6
    2d96:	e000      	b.n	2d9a <__aeabi_idiv+0x14a>
    2d98:	0989      	lsrs	r1, r1, #6
    2d9a:	09c3      	lsrs	r3, r0, #7
    2d9c:	428b      	cmp	r3, r1
    2d9e:	d301      	bcc.n	2da4 <__aeabi_idiv+0x154>
    2da0:	01cb      	lsls	r3, r1, #7
    2da2:	1ac0      	subs	r0, r0, r3
    2da4:	4152      	adcs	r2, r2
    2da6:	0983      	lsrs	r3, r0, #6
    2da8:	428b      	cmp	r3, r1
    2daa:	d301      	bcc.n	2db0 <__aeabi_idiv+0x160>
    2dac:	018b      	lsls	r3, r1, #6
    2dae:	1ac0      	subs	r0, r0, r3
    2db0:	4152      	adcs	r2, r2
    2db2:	0943      	lsrs	r3, r0, #5
    2db4:	428b      	cmp	r3, r1
    2db6:	d301      	bcc.n	2dbc <__aeabi_idiv+0x16c>
    2db8:	014b      	lsls	r3, r1, #5
    2dba:	1ac0      	subs	r0, r0, r3
    2dbc:	4152      	adcs	r2, r2
    2dbe:	0903      	lsrs	r3, r0, #4
    2dc0:	428b      	cmp	r3, r1
    2dc2:	d301      	bcc.n	2dc8 <__aeabi_idiv+0x178>
    2dc4:	010b      	lsls	r3, r1, #4
    2dc6:	1ac0      	subs	r0, r0, r3
    2dc8:	4152      	adcs	r2, r2
    2dca:	08c3      	lsrs	r3, r0, #3
    2dcc:	428b      	cmp	r3, r1
    2dce:	d301      	bcc.n	2dd4 <__aeabi_idiv+0x184>
    2dd0:	00cb      	lsls	r3, r1, #3
    2dd2:	1ac0      	subs	r0, r0, r3
    2dd4:	4152      	adcs	r2, r2
    2dd6:	0883      	lsrs	r3, r0, #2
    2dd8:	428b      	cmp	r3, r1
    2dda:	d301      	bcc.n	2de0 <__aeabi_idiv+0x190>
    2ddc:	008b      	lsls	r3, r1, #2
    2dde:	1ac0      	subs	r0, r0, r3
    2de0:	4152      	adcs	r2, r2
    2de2:	d2d9      	bcs.n	2d98 <__aeabi_idiv+0x148>
    2de4:	0843      	lsrs	r3, r0, #1
    2de6:	428b      	cmp	r3, r1
    2de8:	d301      	bcc.n	2dee <__aeabi_idiv+0x19e>
    2dea:	004b      	lsls	r3, r1, #1
    2dec:	1ac0      	subs	r0, r0, r3
    2dee:	4152      	adcs	r2, r2
    2df0:	1a41      	subs	r1, r0, r1
    2df2:	d200      	bcs.n	2df6 <__aeabi_idiv+0x1a6>
    2df4:	4601      	mov	r1, r0
    2df6:	4663      	mov	r3, ip
    2df8:	4152      	adcs	r2, r2
    2dfa:	105b      	asrs	r3, r3, #1
    2dfc:	4610      	mov	r0, r2
    2dfe:	d301      	bcc.n	2e04 <__aeabi_idiv+0x1b4>
    2e00:	4240      	negs	r0, r0
    2e02:	2b00      	cmp	r3, #0
    2e04:	d500      	bpl.n	2e08 <__aeabi_idiv+0x1b8>
    2e06:	4249      	negs	r1, r1
    2e08:	4770      	bx	lr
    2e0a:	4663      	mov	r3, ip
    2e0c:	105b      	asrs	r3, r3, #1
    2e0e:	d300      	bcc.n	2e12 <__aeabi_idiv+0x1c2>
    2e10:	4240      	negs	r0, r0
    2e12:	b501      	push	{r0, lr}
    2e14:	2000      	movs	r0, #0
    2e16:	f000 f805 	bl	2e24 <__aeabi_idiv0>
    2e1a:	bd02      	pop	{r1, pc}

00002e1c <__aeabi_idivmod>:
    2e1c:	2900      	cmp	r1, #0
    2e1e:	d0f8      	beq.n	2e12 <__aeabi_idiv+0x1c2>
    2e20:	e716      	b.n	2c50 <__aeabi_idiv>
    2e22:	4770      	bx	lr

00002e24 <__aeabi_idiv0>:
    2e24:	4770      	bx	lr
    2e26:	46c0      	nop			; (mov r8, r8)

00002e28 <__aeabi_lmul>:
    2e28:	b5f0      	push	{r4, r5, r6, r7, lr}
    2e2a:	464f      	mov	r7, r9
    2e2c:	4646      	mov	r6, r8
    2e2e:	b4c0      	push	{r6, r7}
    2e30:	0416      	lsls	r6, r2, #16
    2e32:	0c36      	lsrs	r6, r6, #16
    2e34:	4699      	mov	r9, r3
    2e36:	0033      	movs	r3, r6
    2e38:	0405      	lsls	r5, r0, #16
    2e3a:	0c2c      	lsrs	r4, r5, #16
    2e3c:	0c07      	lsrs	r7, r0, #16
    2e3e:	0c15      	lsrs	r5, r2, #16
    2e40:	4363      	muls	r3, r4
    2e42:	437e      	muls	r6, r7
    2e44:	436f      	muls	r7, r5
    2e46:	4365      	muls	r5, r4
    2e48:	0c1c      	lsrs	r4, r3, #16
    2e4a:	19ad      	adds	r5, r5, r6
    2e4c:	1964      	adds	r4, r4, r5
    2e4e:	469c      	mov	ip, r3
    2e50:	42a6      	cmp	r6, r4
    2e52:	d903      	bls.n	2e5c <__aeabi_lmul+0x34>
    2e54:	2380      	movs	r3, #128	; 0x80
    2e56:	025b      	lsls	r3, r3, #9
    2e58:	4698      	mov	r8, r3
    2e5a:	4447      	add	r7, r8
    2e5c:	4663      	mov	r3, ip
    2e5e:	0c25      	lsrs	r5, r4, #16
    2e60:	19ef      	adds	r7, r5, r7
    2e62:	041d      	lsls	r5, r3, #16
    2e64:	464b      	mov	r3, r9
    2e66:	434a      	muls	r2, r1
    2e68:	4343      	muls	r3, r0
    2e6a:	0c2d      	lsrs	r5, r5, #16
    2e6c:	0424      	lsls	r4, r4, #16
    2e6e:	1964      	adds	r4, r4, r5
    2e70:	1899      	adds	r1, r3, r2
    2e72:	19c9      	adds	r1, r1, r7
    2e74:	0020      	movs	r0, r4
    2e76:	bc0c      	pop	{r2, r3}
    2e78:	4690      	mov	r8, r2
    2e7a:	4699      	mov	r9, r3
    2e7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2e7e:	46c0      	nop			; (mov r8, r8)

00002e80 <__aeabi_dadd>:
    2e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2e82:	4656      	mov	r6, sl
    2e84:	465f      	mov	r7, fp
    2e86:	464d      	mov	r5, r9
    2e88:	4644      	mov	r4, r8
    2e8a:	b4f0      	push	{r4, r5, r6, r7}
    2e8c:	000f      	movs	r7, r1
    2e8e:	0ffd      	lsrs	r5, r7, #31
    2e90:	46aa      	mov	sl, r5
    2e92:	0309      	lsls	r1, r1, #12
    2e94:	007c      	lsls	r4, r7, #1
    2e96:	002e      	movs	r6, r5
    2e98:	005f      	lsls	r7, r3, #1
    2e9a:	0f45      	lsrs	r5, r0, #29
    2e9c:	0a49      	lsrs	r1, r1, #9
    2e9e:	0d7f      	lsrs	r7, r7, #21
    2ea0:	4329      	orrs	r1, r5
    2ea2:	00c5      	lsls	r5, r0, #3
    2ea4:	0318      	lsls	r0, r3, #12
    2ea6:	46bc      	mov	ip, r7
    2ea8:	0a40      	lsrs	r0, r0, #9
    2eaa:	0f57      	lsrs	r7, r2, #29
    2eac:	0d64      	lsrs	r4, r4, #21
    2eae:	0fdb      	lsrs	r3, r3, #31
    2eb0:	4338      	orrs	r0, r7
    2eb2:	00d2      	lsls	r2, r2, #3
    2eb4:	459a      	cmp	sl, r3
    2eb6:	d100      	bne.n	2eba <__aeabi_dadd+0x3a>
    2eb8:	e0aa      	b.n	3010 <__aeabi_dadd+0x190>
    2eba:	4666      	mov	r6, ip
    2ebc:	1ba6      	subs	r6, r4, r6
    2ebe:	2e00      	cmp	r6, #0
    2ec0:	dc00      	bgt.n	2ec4 <__aeabi_dadd+0x44>
    2ec2:	e0ff      	b.n	30c4 <__aeabi_dadd+0x244>
    2ec4:	4663      	mov	r3, ip
    2ec6:	2b00      	cmp	r3, #0
    2ec8:	d139      	bne.n	2f3e <__aeabi_dadd+0xbe>
    2eca:	0003      	movs	r3, r0
    2ecc:	4313      	orrs	r3, r2
    2ece:	d000      	beq.n	2ed2 <__aeabi_dadd+0x52>
    2ed0:	e0d9      	b.n	3086 <__aeabi_dadd+0x206>
    2ed2:	076b      	lsls	r3, r5, #29
    2ed4:	d009      	beq.n	2eea <__aeabi_dadd+0x6a>
    2ed6:	230f      	movs	r3, #15
    2ed8:	402b      	ands	r3, r5
    2eda:	2b04      	cmp	r3, #4
    2edc:	d005      	beq.n	2eea <__aeabi_dadd+0x6a>
    2ede:	1d2b      	adds	r3, r5, #4
    2ee0:	42ab      	cmp	r3, r5
    2ee2:	41ad      	sbcs	r5, r5
    2ee4:	426d      	negs	r5, r5
    2ee6:	1949      	adds	r1, r1, r5
    2ee8:	001d      	movs	r5, r3
    2eea:	020b      	lsls	r3, r1, #8
    2eec:	d400      	bmi.n	2ef0 <__aeabi_dadd+0x70>
    2eee:	e082      	b.n	2ff6 <__aeabi_dadd+0x176>
    2ef0:	4bca      	ldr	r3, [pc, #808]	; (321c <__aeabi_dadd+0x39c>)
    2ef2:	3401      	adds	r4, #1
    2ef4:	429c      	cmp	r4, r3
    2ef6:	d100      	bne.n	2efa <__aeabi_dadd+0x7a>
    2ef8:	e0fe      	b.n	30f8 <__aeabi_dadd+0x278>
    2efa:	000a      	movs	r2, r1
    2efc:	4656      	mov	r6, sl
    2efe:	4bc8      	ldr	r3, [pc, #800]	; (3220 <__aeabi_dadd+0x3a0>)
    2f00:	08ed      	lsrs	r5, r5, #3
    2f02:	401a      	ands	r2, r3
    2f04:	0750      	lsls	r0, r2, #29
    2f06:	0564      	lsls	r4, r4, #21
    2f08:	0252      	lsls	r2, r2, #9
    2f0a:	4305      	orrs	r5, r0
    2f0c:	0b12      	lsrs	r2, r2, #12
    2f0e:	0d64      	lsrs	r4, r4, #21
    2f10:	2100      	movs	r1, #0
    2f12:	0312      	lsls	r2, r2, #12
    2f14:	0d0b      	lsrs	r3, r1, #20
    2f16:	051b      	lsls	r3, r3, #20
    2f18:	0564      	lsls	r4, r4, #21
    2f1a:	0b12      	lsrs	r2, r2, #12
    2f1c:	431a      	orrs	r2, r3
    2f1e:	0863      	lsrs	r3, r4, #1
    2f20:	4cc0      	ldr	r4, [pc, #768]	; (3224 <__aeabi_dadd+0x3a4>)
    2f22:	07f6      	lsls	r6, r6, #31
    2f24:	4014      	ands	r4, r2
    2f26:	431c      	orrs	r4, r3
    2f28:	0064      	lsls	r4, r4, #1
    2f2a:	0864      	lsrs	r4, r4, #1
    2f2c:	4334      	orrs	r4, r6
    2f2e:	0028      	movs	r0, r5
    2f30:	0021      	movs	r1, r4
    2f32:	bc3c      	pop	{r2, r3, r4, r5}
    2f34:	4690      	mov	r8, r2
    2f36:	4699      	mov	r9, r3
    2f38:	46a2      	mov	sl, r4
    2f3a:	46ab      	mov	fp, r5
    2f3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2f3e:	4bb7      	ldr	r3, [pc, #732]	; (321c <__aeabi_dadd+0x39c>)
    2f40:	429c      	cmp	r4, r3
    2f42:	d0c6      	beq.n	2ed2 <__aeabi_dadd+0x52>
    2f44:	2380      	movs	r3, #128	; 0x80
    2f46:	041b      	lsls	r3, r3, #16
    2f48:	4318      	orrs	r0, r3
    2f4a:	2e38      	cmp	r6, #56	; 0x38
    2f4c:	dd00      	ble.n	2f50 <__aeabi_dadd+0xd0>
    2f4e:	e0eb      	b.n	3128 <__aeabi_dadd+0x2a8>
    2f50:	2e1f      	cmp	r6, #31
    2f52:	dd00      	ble.n	2f56 <__aeabi_dadd+0xd6>
    2f54:	e11e      	b.n	3194 <__aeabi_dadd+0x314>
    2f56:	2320      	movs	r3, #32
    2f58:	1b9b      	subs	r3, r3, r6
    2f5a:	469c      	mov	ip, r3
    2f5c:	0003      	movs	r3, r0
    2f5e:	4667      	mov	r7, ip
    2f60:	40bb      	lsls	r3, r7
    2f62:	4698      	mov	r8, r3
    2f64:	0013      	movs	r3, r2
    2f66:	4647      	mov	r7, r8
    2f68:	40f3      	lsrs	r3, r6
    2f6a:	433b      	orrs	r3, r7
    2f6c:	4667      	mov	r7, ip
    2f6e:	40ba      	lsls	r2, r7
    2f70:	1e57      	subs	r7, r2, #1
    2f72:	41ba      	sbcs	r2, r7
    2f74:	4313      	orrs	r3, r2
    2f76:	0002      	movs	r2, r0
    2f78:	40f2      	lsrs	r2, r6
    2f7a:	1aeb      	subs	r3, r5, r3
    2f7c:	429d      	cmp	r5, r3
    2f7e:	41b6      	sbcs	r6, r6
    2f80:	001d      	movs	r5, r3
    2f82:	1a8a      	subs	r2, r1, r2
    2f84:	4276      	negs	r6, r6
    2f86:	1b91      	subs	r1, r2, r6
    2f88:	020b      	lsls	r3, r1, #8
    2f8a:	d531      	bpl.n	2ff0 <__aeabi_dadd+0x170>
    2f8c:	024a      	lsls	r2, r1, #9
    2f8e:	0a56      	lsrs	r6, r2, #9
    2f90:	2e00      	cmp	r6, #0
    2f92:	d100      	bne.n	2f96 <__aeabi_dadd+0x116>
    2f94:	e0b4      	b.n	3100 <__aeabi_dadd+0x280>
    2f96:	0030      	movs	r0, r6
    2f98:	f001 fbf0 	bl	477c <__clzsi2>
    2f9c:	0003      	movs	r3, r0
    2f9e:	3b08      	subs	r3, #8
    2fa0:	2b1f      	cmp	r3, #31
    2fa2:	dd00      	ble.n	2fa6 <__aeabi_dadd+0x126>
    2fa4:	e0b5      	b.n	3112 <__aeabi_dadd+0x292>
    2fa6:	2220      	movs	r2, #32
    2fa8:	0029      	movs	r1, r5
    2faa:	1ad2      	subs	r2, r2, r3
    2fac:	40d1      	lsrs	r1, r2
    2fae:	409e      	lsls	r6, r3
    2fb0:	000a      	movs	r2, r1
    2fb2:	409d      	lsls	r5, r3
    2fb4:	4332      	orrs	r2, r6
    2fb6:	429c      	cmp	r4, r3
    2fb8:	dd00      	ble.n	2fbc <__aeabi_dadd+0x13c>
    2fba:	e0b1      	b.n	3120 <__aeabi_dadd+0x2a0>
    2fbc:	1b1c      	subs	r4, r3, r4
    2fbe:	1c63      	adds	r3, r4, #1
    2fc0:	2b1f      	cmp	r3, #31
    2fc2:	dd00      	ble.n	2fc6 <__aeabi_dadd+0x146>
    2fc4:	e0d5      	b.n	3172 <__aeabi_dadd+0x2f2>
    2fc6:	2120      	movs	r1, #32
    2fc8:	0014      	movs	r4, r2
    2fca:	0028      	movs	r0, r5
    2fcc:	1ac9      	subs	r1, r1, r3
    2fce:	408c      	lsls	r4, r1
    2fd0:	40d8      	lsrs	r0, r3
    2fd2:	408d      	lsls	r5, r1
    2fd4:	4304      	orrs	r4, r0
    2fd6:	40da      	lsrs	r2, r3
    2fd8:	1e68      	subs	r0, r5, #1
    2fda:	4185      	sbcs	r5, r0
    2fdc:	0011      	movs	r1, r2
    2fde:	4325      	orrs	r5, r4
    2fe0:	2400      	movs	r4, #0
    2fe2:	e776      	b.n	2ed2 <__aeabi_dadd+0x52>
    2fe4:	4641      	mov	r1, r8
    2fe6:	4331      	orrs	r1, r6
    2fe8:	d100      	bne.n	2fec <__aeabi_dadd+0x16c>
    2fea:	e234      	b.n	3456 <__aeabi_dadd+0x5d6>
    2fec:	0031      	movs	r1, r6
    2fee:	4645      	mov	r5, r8
    2ff0:	076b      	lsls	r3, r5, #29
    2ff2:	d000      	beq.n	2ff6 <__aeabi_dadd+0x176>
    2ff4:	e76f      	b.n	2ed6 <__aeabi_dadd+0x56>
    2ff6:	4656      	mov	r6, sl
    2ff8:	0748      	lsls	r0, r1, #29
    2ffa:	08ed      	lsrs	r5, r5, #3
    2ffc:	08c9      	lsrs	r1, r1, #3
    2ffe:	4305      	orrs	r5, r0
    3000:	4b86      	ldr	r3, [pc, #536]	; (321c <__aeabi_dadd+0x39c>)
    3002:	429c      	cmp	r4, r3
    3004:	d035      	beq.n	3072 <__aeabi_dadd+0x1f2>
    3006:	030a      	lsls	r2, r1, #12
    3008:	0564      	lsls	r4, r4, #21
    300a:	0b12      	lsrs	r2, r2, #12
    300c:	0d64      	lsrs	r4, r4, #21
    300e:	e77f      	b.n	2f10 <__aeabi_dadd+0x90>
    3010:	4663      	mov	r3, ip
    3012:	1ae3      	subs	r3, r4, r3
    3014:	469b      	mov	fp, r3
    3016:	2b00      	cmp	r3, #0
    3018:	dc00      	bgt.n	301c <__aeabi_dadd+0x19c>
    301a:	e08b      	b.n	3134 <__aeabi_dadd+0x2b4>
    301c:	4667      	mov	r7, ip
    301e:	2f00      	cmp	r7, #0
    3020:	d03c      	beq.n	309c <__aeabi_dadd+0x21c>
    3022:	4f7e      	ldr	r7, [pc, #504]	; (321c <__aeabi_dadd+0x39c>)
    3024:	42bc      	cmp	r4, r7
    3026:	d100      	bne.n	302a <__aeabi_dadd+0x1aa>
    3028:	e753      	b.n	2ed2 <__aeabi_dadd+0x52>
    302a:	2780      	movs	r7, #128	; 0x80
    302c:	043f      	lsls	r7, r7, #16
    302e:	4338      	orrs	r0, r7
    3030:	465b      	mov	r3, fp
    3032:	2b38      	cmp	r3, #56	; 0x38
    3034:	dc00      	bgt.n	3038 <__aeabi_dadd+0x1b8>
    3036:	e0f7      	b.n	3228 <__aeabi_dadd+0x3a8>
    3038:	4302      	orrs	r2, r0
    303a:	1e50      	subs	r0, r2, #1
    303c:	4182      	sbcs	r2, r0
    303e:	2000      	movs	r0, #0
    3040:	b2d2      	uxtb	r2, r2
    3042:	1953      	adds	r3, r2, r5
    3044:	1842      	adds	r2, r0, r1
    3046:	42ab      	cmp	r3, r5
    3048:	4189      	sbcs	r1, r1
    304a:	001d      	movs	r5, r3
    304c:	4249      	negs	r1, r1
    304e:	1889      	adds	r1, r1, r2
    3050:	020b      	lsls	r3, r1, #8
    3052:	d5cd      	bpl.n	2ff0 <__aeabi_dadd+0x170>
    3054:	4b71      	ldr	r3, [pc, #452]	; (321c <__aeabi_dadd+0x39c>)
    3056:	3401      	adds	r4, #1
    3058:	429c      	cmp	r4, r3
    305a:	d100      	bne.n	305e <__aeabi_dadd+0x1de>
    305c:	e13d      	b.n	32da <__aeabi_dadd+0x45a>
    305e:	2001      	movs	r0, #1
    3060:	4a6f      	ldr	r2, [pc, #444]	; (3220 <__aeabi_dadd+0x3a0>)
    3062:	086b      	lsrs	r3, r5, #1
    3064:	400a      	ands	r2, r1
    3066:	4028      	ands	r0, r5
    3068:	4318      	orrs	r0, r3
    306a:	07d5      	lsls	r5, r2, #31
    306c:	4305      	orrs	r5, r0
    306e:	0851      	lsrs	r1, r2, #1
    3070:	e72f      	b.n	2ed2 <__aeabi_dadd+0x52>
    3072:	002b      	movs	r3, r5
    3074:	430b      	orrs	r3, r1
    3076:	d100      	bne.n	307a <__aeabi_dadd+0x1fa>
    3078:	e1cb      	b.n	3412 <__aeabi_dadd+0x592>
    307a:	2380      	movs	r3, #128	; 0x80
    307c:	031b      	lsls	r3, r3, #12
    307e:	430b      	orrs	r3, r1
    3080:	031a      	lsls	r2, r3, #12
    3082:	0b12      	lsrs	r2, r2, #12
    3084:	e744      	b.n	2f10 <__aeabi_dadd+0x90>
    3086:	3e01      	subs	r6, #1
    3088:	2e00      	cmp	r6, #0
    308a:	d16d      	bne.n	3168 <__aeabi_dadd+0x2e8>
    308c:	1aae      	subs	r6, r5, r2
    308e:	42b5      	cmp	r5, r6
    3090:	419b      	sbcs	r3, r3
    3092:	1a09      	subs	r1, r1, r0
    3094:	425b      	negs	r3, r3
    3096:	1ac9      	subs	r1, r1, r3
    3098:	0035      	movs	r5, r6
    309a:	e775      	b.n	2f88 <__aeabi_dadd+0x108>
    309c:	0007      	movs	r7, r0
    309e:	4317      	orrs	r7, r2
    30a0:	d100      	bne.n	30a4 <__aeabi_dadd+0x224>
    30a2:	e716      	b.n	2ed2 <__aeabi_dadd+0x52>
    30a4:	2301      	movs	r3, #1
    30a6:	425b      	negs	r3, r3
    30a8:	469c      	mov	ip, r3
    30aa:	44e3      	add	fp, ip
    30ac:	465b      	mov	r3, fp
    30ae:	2b00      	cmp	r3, #0
    30b0:	d000      	beq.n	30b4 <__aeabi_dadd+0x234>
    30b2:	e0e0      	b.n	3276 <__aeabi_dadd+0x3f6>
    30b4:	18aa      	adds	r2, r5, r2
    30b6:	42aa      	cmp	r2, r5
    30b8:	419b      	sbcs	r3, r3
    30ba:	1809      	adds	r1, r1, r0
    30bc:	425b      	negs	r3, r3
    30be:	1859      	adds	r1, r3, r1
    30c0:	0015      	movs	r5, r2
    30c2:	e7c5      	b.n	3050 <__aeabi_dadd+0x1d0>
    30c4:	2e00      	cmp	r6, #0
    30c6:	d175      	bne.n	31b4 <__aeabi_dadd+0x334>
    30c8:	1c66      	adds	r6, r4, #1
    30ca:	0576      	lsls	r6, r6, #21
    30cc:	0d76      	lsrs	r6, r6, #21
    30ce:	2e01      	cmp	r6, #1
    30d0:	dc00      	bgt.n	30d4 <__aeabi_dadd+0x254>
    30d2:	e0f3      	b.n	32bc <__aeabi_dadd+0x43c>
    30d4:	1aae      	subs	r6, r5, r2
    30d6:	46b0      	mov	r8, r6
    30d8:	4545      	cmp	r5, r8
    30da:	41bf      	sbcs	r7, r7
    30dc:	1a0e      	subs	r6, r1, r0
    30de:	427f      	negs	r7, r7
    30e0:	1bf6      	subs	r6, r6, r7
    30e2:	0237      	lsls	r7, r6, #8
    30e4:	d400      	bmi.n	30e8 <__aeabi_dadd+0x268>
    30e6:	e08f      	b.n	3208 <__aeabi_dadd+0x388>
    30e8:	1b55      	subs	r5, r2, r5
    30ea:	42aa      	cmp	r2, r5
    30ec:	41b6      	sbcs	r6, r6
    30ee:	1a41      	subs	r1, r0, r1
    30f0:	4276      	negs	r6, r6
    30f2:	1b8e      	subs	r6, r1, r6
    30f4:	469a      	mov	sl, r3
    30f6:	e74b      	b.n	2f90 <__aeabi_dadd+0x110>
    30f8:	4656      	mov	r6, sl
    30fa:	2200      	movs	r2, #0
    30fc:	2500      	movs	r5, #0
    30fe:	e707      	b.n	2f10 <__aeabi_dadd+0x90>
    3100:	0028      	movs	r0, r5
    3102:	f001 fb3b 	bl	477c <__clzsi2>
    3106:	3020      	adds	r0, #32
    3108:	0003      	movs	r3, r0
    310a:	3b08      	subs	r3, #8
    310c:	2b1f      	cmp	r3, #31
    310e:	dc00      	bgt.n	3112 <__aeabi_dadd+0x292>
    3110:	e749      	b.n	2fa6 <__aeabi_dadd+0x126>
    3112:	002a      	movs	r2, r5
    3114:	3828      	subs	r0, #40	; 0x28
    3116:	4082      	lsls	r2, r0
    3118:	2500      	movs	r5, #0
    311a:	429c      	cmp	r4, r3
    311c:	dc00      	bgt.n	3120 <__aeabi_dadd+0x2a0>
    311e:	e74d      	b.n	2fbc <__aeabi_dadd+0x13c>
    3120:	493f      	ldr	r1, [pc, #252]	; (3220 <__aeabi_dadd+0x3a0>)
    3122:	1ae4      	subs	r4, r4, r3
    3124:	4011      	ands	r1, r2
    3126:	e6d4      	b.n	2ed2 <__aeabi_dadd+0x52>
    3128:	4302      	orrs	r2, r0
    312a:	1e50      	subs	r0, r2, #1
    312c:	4182      	sbcs	r2, r0
    312e:	b2d3      	uxtb	r3, r2
    3130:	2200      	movs	r2, #0
    3132:	e722      	b.n	2f7a <__aeabi_dadd+0xfa>
    3134:	2b00      	cmp	r3, #0
    3136:	d000      	beq.n	313a <__aeabi_dadd+0x2ba>
    3138:	e0f3      	b.n	3322 <__aeabi_dadd+0x4a2>
    313a:	1c63      	adds	r3, r4, #1
    313c:	469c      	mov	ip, r3
    313e:	055b      	lsls	r3, r3, #21
    3140:	0d5b      	lsrs	r3, r3, #21
    3142:	2b01      	cmp	r3, #1
    3144:	dc00      	bgt.n	3148 <__aeabi_dadd+0x2c8>
    3146:	e09f      	b.n	3288 <__aeabi_dadd+0x408>
    3148:	4b34      	ldr	r3, [pc, #208]	; (321c <__aeabi_dadd+0x39c>)
    314a:	459c      	cmp	ip, r3
    314c:	d100      	bne.n	3150 <__aeabi_dadd+0x2d0>
    314e:	e0c3      	b.n	32d8 <__aeabi_dadd+0x458>
    3150:	18aa      	adds	r2, r5, r2
    3152:	1809      	adds	r1, r1, r0
    3154:	42aa      	cmp	r2, r5
    3156:	4180      	sbcs	r0, r0
    3158:	4240      	negs	r0, r0
    315a:	1841      	adds	r1, r0, r1
    315c:	07cd      	lsls	r5, r1, #31
    315e:	0852      	lsrs	r2, r2, #1
    3160:	4315      	orrs	r5, r2
    3162:	0849      	lsrs	r1, r1, #1
    3164:	4664      	mov	r4, ip
    3166:	e6b4      	b.n	2ed2 <__aeabi_dadd+0x52>
    3168:	4b2c      	ldr	r3, [pc, #176]	; (321c <__aeabi_dadd+0x39c>)
    316a:	429c      	cmp	r4, r3
    316c:	d000      	beq.n	3170 <__aeabi_dadd+0x2f0>
    316e:	e6ec      	b.n	2f4a <__aeabi_dadd+0xca>
    3170:	e6af      	b.n	2ed2 <__aeabi_dadd+0x52>
    3172:	0011      	movs	r1, r2
    3174:	3c1f      	subs	r4, #31
    3176:	40e1      	lsrs	r1, r4
    3178:	000c      	movs	r4, r1
    317a:	2b20      	cmp	r3, #32
    317c:	d100      	bne.n	3180 <__aeabi_dadd+0x300>
    317e:	e07f      	b.n	3280 <__aeabi_dadd+0x400>
    3180:	2140      	movs	r1, #64	; 0x40
    3182:	1acb      	subs	r3, r1, r3
    3184:	409a      	lsls	r2, r3
    3186:	4315      	orrs	r5, r2
    3188:	1e6a      	subs	r2, r5, #1
    318a:	4195      	sbcs	r5, r2
    318c:	2100      	movs	r1, #0
    318e:	4325      	orrs	r5, r4
    3190:	2400      	movs	r4, #0
    3192:	e72d      	b.n	2ff0 <__aeabi_dadd+0x170>
    3194:	0033      	movs	r3, r6
    3196:	0007      	movs	r7, r0
    3198:	3b20      	subs	r3, #32
    319a:	40df      	lsrs	r7, r3
    319c:	003b      	movs	r3, r7
    319e:	2e20      	cmp	r6, #32
    31a0:	d070      	beq.n	3284 <__aeabi_dadd+0x404>
    31a2:	2740      	movs	r7, #64	; 0x40
    31a4:	1bbe      	subs	r6, r7, r6
    31a6:	40b0      	lsls	r0, r6
    31a8:	4302      	orrs	r2, r0
    31aa:	1e50      	subs	r0, r2, #1
    31ac:	4182      	sbcs	r2, r0
    31ae:	4313      	orrs	r3, r2
    31b0:	2200      	movs	r2, #0
    31b2:	e6e2      	b.n	2f7a <__aeabi_dadd+0xfa>
    31b4:	2c00      	cmp	r4, #0
    31b6:	d04f      	beq.n	3258 <__aeabi_dadd+0x3d8>
    31b8:	4c18      	ldr	r4, [pc, #96]	; (321c <__aeabi_dadd+0x39c>)
    31ba:	45a4      	cmp	ip, r4
    31bc:	d100      	bne.n	31c0 <__aeabi_dadd+0x340>
    31be:	e0ab      	b.n	3318 <__aeabi_dadd+0x498>
    31c0:	2480      	movs	r4, #128	; 0x80
    31c2:	0424      	lsls	r4, r4, #16
    31c4:	4276      	negs	r6, r6
    31c6:	4321      	orrs	r1, r4
    31c8:	2e38      	cmp	r6, #56	; 0x38
    31ca:	dd00      	ble.n	31ce <__aeabi_dadd+0x34e>
    31cc:	e0df      	b.n	338e <__aeabi_dadd+0x50e>
    31ce:	2e1f      	cmp	r6, #31
    31d0:	dd00      	ble.n	31d4 <__aeabi_dadd+0x354>
    31d2:	e143      	b.n	345c <__aeabi_dadd+0x5dc>
    31d4:	2720      	movs	r7, #32
    31d6:	1bbc      	subs	r4, r7, r6
    31d8:	46a1      	mov	r9, r4
    31da:	000c      	movs	r4, r1
    31dc:	464f      	mov	r7, r9
    31de:	40bc      	lsls	r4, r7
    31e0:	46a0      	mov	r8, r4
    31e2:	002c      	movs	r4, r5
    31e4:	4647      	mov	r7, r8
    31e6:	40f4      	lsrs	r4, r6
    31e8:	433c      	orrs	r4, r7
    31ea:	464f      	mov	r7, r9
    31ec:	40bd      	lsls	r5, r7
    31ee:	1e6f      	subs	r7, r5, #1
    31f0:	41bd      	sbcs	r5, r7
    31f2:	40f1      	lsrs	r1, r6
    31f4:	432c      	orrs	r4, r5
    31f6:	1b15      	subs	r5, r2, r4
    31f8:	42aa      	cmp	r2, r5
    31fa:	4192      	sbcs	r2, r2
    31fc:	1a41      	subs	r1, r0, r1
    31fe:	4252      	negs	r2, r2
    3200:	1a89      	subs	r1, r1, r2
    3202:	4664      	mov	r4, ip
    3204:	469a      	mov	sl, r3
    3206:	e6bf      	b.n	2f88 <__aeabi_dadd+0x108>
    3208:	4641      	mov	r1, r8
    320a:	4645      	mov	r5, r8
    320c:	4331      	orrs	r1, r6
    320e:	d000      	beq.n	3212 <__aeabi_dadd+0x392>
    3210:	e6be      	b.n	2f90 <__aeabi_dadd+0x110>
    3212:	2600      	movs	r6, #0
    3214:	2400      	movs	r4, #0
    3216:	2500      	movs	r5, #0
    3218:	e6f2      	b.n	3000 <__aeabi_dadd+0x180>
    321a:	46c0      	nop			; (mov r8, r8)
    321c:	000007ff 	.word	0x000007ff
    3220:	ff7fffff 	.word	0xff7fffff
    3224:	800fffff 	.word	0x800fffff
    3228:	2b1f      	cmp	r3, #31
    322a:	dc59      	bgt.n	32e0 <__aeabi_dadd+0x460>
    322c:	2720      	movs	r7, #32
    322e:	1aff      	subs	r7, r7, r3
    3230:	46bc      	mov	ip, r7
    3232:	0007      	movs	r7, r0
    3234:	4663      	mov	r3, ip
    3236:	409f      	lsls	r7, r3
    3238:	465b      	mov	r3, fp
    323a:	46b9      	mov	r9, r7
    323c:	0017      	movs	r7, r2
    323e:	40df      	lsrs	r7, r3
    3240:	46b8      	mov	r8, r7
    3242:	464f      	mov	r7, r9
    3244:	4643      	mov	r3, r8
    3246:	431f      	orrs	r7, r3
    3248:	4663      	mov	r3, ip
    324a:	409a      	lsls	r2, r3
    324c:	1e53      	subs	r3, r2, #1
    324e:	419a      	sbcs	r2, r3
    3250:	465b      	mov	r3, fp
    3252:	433a      	orrs	r2, r7
    3254:	40d8      	lsrs	r0, r3
    3256:	e6f4      	b.n	3042 <__aeabi_dadd+0x1c2>
    3258:	000c      	movs	r4, r1
    325a:	432c      	orrs	r4, r5
    325c:	d05c      	beq.n	3318 <__aeabi_dadd+0x498>
    325e:	43f6      	mvns	r6, r6
    3260:	2e00      	cmp	r6, #0
    3262:	d155      	bne.n	3310 <__aeabi_dadd+0x490>
    3264:	1b55      	subs	r5, r2, r5
    3266:	42aa      	cmp	r2, r5
    3268:	41a4      	sbcs	r4, r4
    326a:	1a41      	subs	r1, r0, r1
    326c:	4264      	negs	r4, r4
    326e:	1b09      	subs	r1, r1, r4
    3270:	469a      	mov	sl, r3
    3272:	4664      	mov	r4, ip
    3274:	e688      	b.n	2f88 <__aeabi_dadd+0x108>
    3276:	4f96      	ldr	r7, [pc, #600]	; (34d0 <__aeabi_dadd+0x650>)
    3278:	42bc      	cmp	r4, r7
    327a:	d000      	beq.n	327e <__aeabi_dadd+0x3fe>
    327c:	e6d8      	b.n	3030 <__aeabi_dadd+0x1b0>
    327e:	e628      	b.n	2ed2 <__aeabi_dadd+0x52>
    3280:	2200      	movs	r2, #0
    3282:	e780      	b.n	3186 <__aeabi_dadd+0x306>
    3284:	2000      	movs	r0, #0
    3286:	e78f      	b.n	31a8 <__aeabi_dadd+0x328>
    3288:	000b      	movs	r3, r1
    328a:	432b      	orrs	r3, r5
    328c:	2c00      	cmp	r4, #0
    328e:	d000      	beq.n	3292 <__aeabi_dadd+0x412>
    3290:	e0c2      	b.n	3418 <__aeabi_dadd+0x598>
    3292:	2b00      	cmp	r3, #0
    3294:	d100      	bne.n	3298 <__aeabi_dadd+0x418>
    3296:	e101      	b.n	349c <__aeabi_dadd+0x61c>
    3298:	0003      	movs	r3, r0
    329a:	4313      	orrs	r3, r2
    329c:	d100      	bne.n	32a0 <__aeabi_dadd+0x420>
    329e:	e618      	b.n	2ed2 <__aeabi_dadd+0x52>
    32a0:	18ab      	adds	r3, r5, r2
    32a2:	42ab      	cmp	r3, r5
    32a4:	41b6      	sbcs	r6, r6
    32a6:	1809      	adds	r1, r1, r0
    32a8:	4276      	negs	r6, r6
    32aa:	1871      	adds	r1, r6, r1
    32ac:	020a      	lsls	r2, r1, #8
    32ae:	d400      	bmi.n	32b2 <__aeabi_dadd+0x432>
    32b0:	e109      	b.n	34c6 <__aeabi_dadd+0x646>
    32b2:	4a88      	ldr	r2, [pc, #544]	; (34d4 <__aeabi_dadd+0x654>)
    32b4:	001d      	movs	r5, r3
    32b6:	4011      	ands	r1, r2
    32b8:	4664      	mov	r4, ip
    32ba:	e60a      	b.n	2ed2 <__aeabi_dadd+0x52>
    32bc:	2c00      	cmp	r4, #0
    32be:	d15b      	bne.n	3378 <__aeabi_dadd+0x4f8>
    32c0:	000e      	movs	r6, r1
    32c2:	432e      	orrs	r6, r5
    32c4:	d000      	beq.n	32c8 <__aeabi_dadd+0x448>
    32c6:	e08a      	b.n	33de <__aeabi_dadd+0x55e>
    32c8:	0001      	movs	r1, r0
    32ca:	4311      	orrs	r1, r2
    32cc:	d100      	bne.n	32d0 <__aeabi_dadd+0x450>
    32ce:	e0c2      	b.n	3456 <__aeabi_dadd+0x5d6>
    32d0:	0001      	movs	r1, r0
    32d2:	0015      	movs	r5, r2
    32d4:	469a      	mov	sl, r3
    32d6:	e5fc      	b.n	2ed2 <__aeabi_dadd+0x52>
    32d8:	4664      	mov	r4, ip
    32da:	2100      	movs	r1, #0
    32dc:	2500      	movs	r5, #0
    32de:	e68f      	b.n	3000 <__aeabi_dadd+0x180>
    32e0:	2320      	movs	r3, #32
    32e2:	425b      	negs	r3, r3
    32e4:	469c      	mov	ip, r3
    32e6:	44dc      	add	ip, fp
    32e8:	4663      	mov	r3, ip
    32ea:	0007      	movs	r7, r0
    32ec:	40df      	lsrs	r7, r3
    32ee:	465b      	mov	r3, fp
    32f0:	46bc      	mov	ip, r7
    32f2:	2b20      	cmp	r3, #32
    32f4:	d100      	bne.n	32f8 <__aeabi_dadd+0x478>
    32f6:	e0ac      	b.n	3452 <__aeabi_dadd+0x5d2>
    32f8:	2340      	movs	r3, #64	; 0x40
    32fa:	465f      	mov	r7, fp
    32fc:	1bdb      	subs	r3, r3, r7
    32fe:	4098      	lsls	r0, r3
    3300:	4302      	orrs	r2, r0
    3302:	1e50      	subs	r0, r2, #1
    3304:	4182      	sbcs	r2, r0
    3306:	4663      	mov	r3, ip
    3308:	4313      	orrs	r3, r2
    330a:	001a      	movs	r2, r3
    330c:	2000      	movs	r0, #0
    330e:	e698      	b.n	3042 <__aeabi_dadd+0x1c2>
    3310:	4c6f      	ldr	r4, [pc, #444]	; (34d0 <__aeabi_dadd+0x650>)
    3312:	45a4      	cmp	ip, r4
    3314:	d000      	beq.n	3318 <__aeabi_dadd+0x498>
    3316:	e757      	b.n	31c8 <__aeabi_dadd+0x348>
    3318:	0001      	movs	r1, r0
    331a:	0015      	movs	r5, r2
    331c:	4664      	mov	r4, ip
    331e:	469a      	mov	sl, r3
    3320:	e5d7      	b.n	2ed2 <__aeabi_dadd+0x52>
    3322:	2c00      	cmp	r4, #0
    3324:	d139      	bne.n	339a <__aeabi_dadd+0x51a>
    3326:	000c      	movs	r4, r1
    3328:	432c      	orrs	r4, r5
    332a:	d06e      	beq.n	340a <__aeabi_dadd+0x58a>
    332c:	43db      	mvns	r3, r3
    332e:	2b00      	cmp	r3, #0
    3330:	d01a      	beq.n	3368 <__aeabi_dadd+0x4e8>
    3332:	4c67      	ldr	r4, [pc, #412]	; (34d0 <__aeabi_dadd+0x650>)
    3334:	45a4      	cmp	ip, r4
    3336:	d068      	beq.n	340a <__aeabi_dadd+0x58a>
    3338:	2b38      	cmp	r3, #56	; 0x38
    333a:	dd00      	ble.n	333e <__aeabi_dadd+0x4be>
    333c:	e0a4      	b.n	3488 <__aeabi_dadd+0x608>
    333e:	2b1f      	cmp	r3, #31
    3340:	dd00      	ble.n	3344 <__aeabi_dadd+0x4c4>
    3342:	e0ae      	b.n	34a2 <__aeabi_dadd+0x622>
    3344:	2420      	movs	r4, #32
    3346:	000f      	movs	r7, r1
    3348:	1ae4      	subs	r4, r4, r3
    334a:	40a7      	lsls	r7, r4
    334c:	46b9      	mov	r9, r7
    334e:	002f      	movs	r7, r5
    3350:	40df      	lsrs	r7, r3
    3352:	46b8      	mov	r8, r7
    3354:	46a3      	mov	fp, r4
    3356:	464f      	mov	r7, r9
    3358:	4644      	mov	r4, r8
    335a:	4327      	orrs	r7, r4
    335c:	465c      	mov	r4, fp
    335e:	40a5      	lsls	r5, r4
    3360:	1e6c      	subs	r4, r5, #1
    3362:	41a5      	sbcs	r5, r4
    3364:	40d9      	lsrs	r1, r3
    3366:	433d      	orrs	r5, r7
    3368:	18ad      	adds	r5, r5, r2
    336a:	4295      	cmp	r5, r2
    336c:	419b      	sbcs	r3, r3
    336e:	1809      	adds	r1, r1, r0
    3370:	425b      	negs	r3, r3
    3372:	1859      	adds	r1, r3, r1
    3374:	4664      	mov	r4, ip
    3376:	e66b      	b.n	3050 <__aeabi_dadd+0x1d0>
    3378:	000c      	movs	r4, r1
    337a:	432c      	orrs	r4, r5
    337c:	d115      	bne.n	33aa <__aeabi_dadd+0x52a>
    337e:	0001      	movs	r1, r0
    3380:	4311      	orrs	r1, r2
    3382:	d07b      	beq.n	347c <__aeabi_dadd+0x5fc>
    3384:	0001      	movs	r1, r0
    3386:	0015      	movs	r5, r2
    3388:	469a      	mov	sl, r3
    338a:	4c51      	ldr	r4, [pc, #324]	; (34d0 <__aeabi_dadd+0x650>)
    338c:	e5a1      	b.n	2ed2 <__aeabi_dadd+0x52>
    338e:	430d      	orrs	r5, r1
    3390:	1e69      	subs	r1, r5, #1
    3392:	418d      	sbcs	r5, r1
    3394:	2100      	movs	r1, #0
    3396:	b2ec      	uxtb	r4, r5
    3398:	e72d      	b.n	31f6 <__aeabi_dadd+0x376>
    339a:	4c4d      	ldr	r4, [pc, #308]	; (34d0 <__aeabi_dadd+0x650>)
    339c:	45a4      	cmp	ip, r4
    339e:	d034      	beq.n	340a <__aeabi_dadd+0x58a>
    33a0:	2480      	movs	r4, #128	; 0x80
    33a2:	0424      	lsls	r4, r4, #16
    33a4:	425b      	negs	r3, r3
    33a6:	4321      	orrs	r1, r4
    33a8:	e7c6      	b.n	3338 <__aeabi_dadd+0x4b8>
    33aa:	0004      	movs	r4, r0
    33ac:	4314      	orrs	r4, r2
    33ae:	d04e      	beq.n	344e <__aeabi_dadd+0x5ce>
    33b0:	08ed      	lsrs	r5, r5, #3
    33b2:	074c      	lsls	r4, r1, #29
    33b4:	432c      	orrs	r4, r5
    33b6:	2580      	movs	r5, #128	; 0x80
    33b8:	08c9      	lsrs	r1, r1, #3
    33ba:	032d      	lsls	r5, r5, #12
    33bc:	4229      	tst	r1, r5
    33be:	d008      	beq.n	33d2 <__aeabi_dadd+0x552>
    33c0:	08c6      	lsrs	r6, r0, #3
    33c2:	422e      	tst	r6, r5
    33c4:	d105      	bne.n	33d2 <__aeabi_dadd+0x552>
    33c6:	08d2      	lsrs	r2, r2, #3
    33c8:	0741      	lsls	r1, r0, #29
    33ca:	4311      	orrs	r1, r2
    33cc:	000c      	movs	r4, r1
    33ce:	469a      	mov	sl, r3
    33d0:	0031      	movs	r1, r6
    33d2:	0f62      	lsrs	r2, r4, #29
    33d4:	00c9      	lsls	r1, r1, #3
    33d6:	00e5      	lsls	r5, r4, #3
    33d8:	4311      	orrs	r1, r2
    33da:	4c3d      	ldr	r4, [pc, #244]	; (34d0 <__aeabi_dadd+0x650>)
    33dc:	e579      	b.n	2ed2 <__aeabi_dadd+0x52>
    33de:	0006      	movs	r6, r0
    33e0:	4316      	orrs	r6, r2
    33e2:	d100      	bne.n	33e6 <__aeabi_dadd+0x566>
    33e4:	e575      	b.n	2ed2 <__aeabi_dadd+0x52>
    33e6:	1aae      	subs	r6, r5, r2
    33e8:	46b0      	mov	r8, r6
    33ea:	4545      	cmp	r5, r8
    33ec:	41bf      	sbcs	r7, r7
    33ee:	1a0e      	subs	r6, r1, r0
    33f0:	427f      	negs	r7, r7
    33f2:	1bf6      	subs	r6, r6, r7
    33f4:	0237      	lsls	r7, r6, #8
    33f6:	d400      	bmi.n	33fa <__aeabi_dadd+0x57a>
    33f8:	e5f4      	b.n	2fe4 <__aeabi_dadd+0x164>
    33fa:	1b55      	subs	r5, r2, r5
    33fc:	42aa      	cmp	r2, r5
    33fe:	41b6      	sbcs	r6, r6
    3400:	1a41      	subs	r1, r0, r1
    3402:	4276      	negs	r6, r6
    3404:	1b89      	subs	r1, r1, r6
    3406:	469a      	mov	sl, r3
    3408:	e563      	b.n	2ed2 <__aeabi_dadd+0x52>
    340a:	0001      	movs	r1, r0
    340c:	0015      	movs	r5, r2
    340e:	4664      	mov	r4, ip
    3410:	e55f      	b.n	2ed2 <__aeabi_dadd+0x52>
    3412:	2200      	movs	r2, #0
    3414:	2500      	movs	r5, #0
    3416:	e57b      	b.n	2f10 <__aeabi_dadd+0x90>
    3418:	2b00      	cmp	r3, #0
    341a:	d03b      	beq.n	3494 <__aeabi_dadd+0x614>
    341c:	0003      	movs	r3, r0
    341e:	4313      	orrs	r3, r2
    3420:	d015      	beq.n	344e <__aeabi_dadd+0x5ce>
    3422:	08ed      	lsrs	r5, r5, #3
    3424:	074b      	lsls	r3, r1, #29
    3426:	432b      	orrs	r3, r5
    3428:	2580      	movs	r5, #128	; 0x80
    342a:	08c9      	lsrs	r1, r1, #3
    342c:	032d      	lsls	r5, r5, #12
    342e:	4229      	tst	r1, r5
    3430:	d007      	beq.n	3442 <__aeabi_dadd+0x5c2>
    3432:	08c4      	lsrs	r4, r0, #3
    3434:	422c      	tst	r4, r5
    3436:	d104      	bne.n	3442 <__aeabi_dadd+0x5c2>
    3438:	0741      	lsls	r1, r0, #29
    343a:	000b      	movs	r3, r1
    343c:	0021      	movs	r1, r4
    343e:	08d2      	lsrs	r2, r2, #3
    3440:	4313      	orrs	r3, r2
    3442:	00c9      	lsls	r1, r1, #3
    3444:	0f5a      	lsrs	r2, r3, #29
    3446:	4311      	orrs	r1, r2
    3448:	00dd      	lsls	r5, r3, #3
    344a:	4c21      	ldr	r4, [pc, #132]	; (34d0 <__aeabi_dadd+0x650>)
    344c:	e541      	b.n	2ed2 <__aeabi_dadd+0x52>
    344e:	4c20      	ldr	r4, [pc, #128]	; (34d0 <__aeabi_dadd+0x650>)
    3450:	e53f      	b.n	2ed2 <__aeabi_dadd+0x52>
    3452:	2000      	movs	r0, #0
    3454:	e754      	b.n	3300 <__aeabi_dadd+0x480>
    3456:	2600      	movs	r6, #0
    3458:	2500      	movs	r5, #0
    345a:	e5d1      	b.n	3000 <__aeabi_dadd+0x180>
    345c:	0034      	movs	r4, r6
    345e:	000f      	movs	r7, r1
    3460:	3c20      	subs	r4, #32
    3462:	40e7      	lsrs	r7, r4
    3464:	003c      	movs	r4, r7
    3466:	2e20      	cmp	r6, #32
    3468:	d02b      	beq.n	34c2 <__aeabi_dadd+0x642>
    346a:	2740      	movs	r7, #64	; 0x40
    346c:	1bbe      	subs	r6, r7, r6
    346e:	40b1      	lsls	r1, r6
    3470:	430d      	orrs	r5, r1
    3472:	1e69      	subs	r1, r5, #1
    3474:	418d      	sbcs	r5, r1
    3476:	2100      	movs	r1, #0
    3478:	432c      	orrs	r4, r5
    347a:	e6bc      	b.n	31f6 <__aeabi_dadd+0x376>
    347c:	2180      	movs	r1, #128	; 0x80
    347e:	2600      	movs	r6, #0
    3480:	0309      	lsls	r1, r1, #12
    3482:	4c13      	ldr	r4, [pc, #76]	; (34d0 <__aeabi_dadd+0x650>)
    3484:	2500      	movs	r5, #0
    3486:	e5bb      	b.n	3000 <__aeabi_dadd+0x180>
    3488:	430d      	orrs	r5, r1
    348a:	1e69      	subs	r1, r5, #1
    348c:	418d      	sbcs	r5, r1
    348e:	2100      	movs	r1, #0
    3490:	b2ed      	uxtb	r5, r5
    3492:	e769      	b.n	3368 <__aeabi_dadd+0x4e8>
    3494:	0001      	movs	r1, r0
    3496:	0015      	movs	r5, r2
    3498:	4c0d      	ldr	r4, [pc, #52]	; (34d0 <__aeabi_dadd+0x650>)
    349a:	e51a      	b.n	2ed2 <__aeabi_dadd+0x52>
    349c:	0001      	movs	r1, r0
    349e:	0015      	movs	r5, r2
    34a0:	e517      	b.n	2ed2 <__aeabi_dadd+0x52>
    34a2:	001c      	movs	r4, r3
    34a4:	000f      	movs	r7, r1
    34a6:	3c20      	subs	r4, #32
    34a8:	40e7      	lsrs	r7, r4
    34aa:	003c      	movs	r4, r7
    34ac:	2b20      	cmp	r3, #32
    34ae:	d00c      	beq.n	34ca <__aeabi_dadd+0x64a>
    34b0:	2740      	movs	r7, #64	; 0x40
    34b2:	1afb      	subs	r3, r7, r3
    34b4:	4099      	lsls	r1, r3
    34b6:	430d      	orrs	r5, r1
    34b8:	1e69      	subs	r1, r5, #1
    34ba:	418d      	sbcs	r5, r1
    34bc:	2100      	movs	r1, #0
    34be:	4325      	orrs	r5, r4
    34c0:	e752      	b.n	3368 <__aeabi_dadd+0x4e8>
    34c2:	2100      	movs	r1, #0
    34c4:	e7d4      	b.n	3470 <__aeabi_dadd+0x5f0>
    34c6:	001d      	movs	r5, r3
    34c8:	e592      	b.n	2ff0 <__aeabi_dadd+0x170>
    34ca:	2100      	movs	r1, #0
    34cc:	e7f3      	b.n	34b6 <__aeabi_dadd+0x636>
    34ce:	46c0      	nop			; (mov r8, r8)
    34d0:	000007ff 	.word	0x000007ff
    34d4:	ff7fffff 	.word	0xff7fffff

000034d8 <__aeabi_ddiv>:
    34d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    34da:	4656      	mov	r6, sl
    34dc:	464d      	mov	r5, r9
    34de:	4644      	mov	r4, r8
    34e0:	465f      	mov	r7, fp
    34e2:	b4f0      	push	{r4, r5, r6, r7}
    34e4:	001d      	movs	r5, r3
    34e6:	030e      	lsls	r6, r1, #12
    34e8:	004c      	lsls	r4, r1, #1
    34ea:	0fcb      	lsrs	r3, r1, #31
    34ec:	b087      	sub	sp, #28
    34ee:	0007      	movs	r7, r0
    34f0:	4692      	mov	sl, r2
    34f2:	4681      	mov	r9, r0
    34f4:	0b36      	lsrs	r6, r6, #12
    34f6:	0d64      	lsrs	r4, r4, #21
    34f8:	4698      	mov	r8, r3
    34fa:	d06a      	beq.n	35d2 <__aeabi_ddiv+0xfa>
    34fc:	4b6d      	ldr	r3, [pc, #436]	; (36b4 <__aeabi_ddiv+0x1dc>)
    34fe:	429c      	cmp	r4, r3
    3500:	d035      	beq.n	356e <__aeabi_ddiv+0x96>
    3502:	2280      	movs	r2, #128	; 0x80
    3504:	0f43      	lsrs	r3, r0, #29
    3506:	0412      	lsls	r2, r2, #16
    3508:	4313      	orrs	r3, r2
    350a:	00f6      	lsls	r6, r6, #3
    350c:	431e      	orrs	r6, r3
    350e:	00c3      	lsls	r3, r0, #3
    3510:	4699      	mov	r9, r3
    3512:	4b69      	ldr	r3, [pc, #420]	; (36b8 <__aeabi_ddiv+0x1e0>)
    3514:	2700      	movs	r7, #0
    3516:	469c      	mov	ip, r3
    3518:	2300      	movs	r3, #0
    351a:	4464      	add	r4, ip
    351c:	9302      	str	r3, [sp, #8]
    351e:	032b      	lsls	r3, r5, #12
    3520:	0068      	lsls	r0, r5, #1
    3522:	0b1b      	lsrs	r3, r3, #12
    3524:	0fed      	lsrs	r5, r5, #31
    3526:	4651      	mov	r1, sl
    3528:	469b      	mov	fp, r3
    352a:	0d40      	lsrs	r0, r0, #21
    352c:	9500      	str	r5, [sp, #0]
    352e:	d100      	bne.n	3532 <__aeabi_ddiv+0x5a>
    3530:	e078      	b.n	3624 <__aeabi_ddiv+0x14c>
    3532:	4b60      	ldr	r3, [pc, #384]	; (36b4 <__aeabi_ddiv+0x1dc>)
    3534:	4298      	cmp	r0, r3
    3536:	d06c      	beq.n	3612 <__aeabi_ddiv+0x13a>
    3538:	465b      	mov	r3, fp
    353a:	00da      	lsls	r2, r3, #3
    353c:	0f4b      	lsrs	r3, r1, #29
    353e:	2180      	movs	r1, #128	; 0x80
    3540:	0409      	lsls	r1, r1, #16
    3542:	430b      	orrs	r3, r1
    3544:	4313      	orrs	r3, r2
    3546:	469b      	mov	fp, r3
    3548:	4653      	mov	r3, sl
    354a:	00d9      	lsls	r1, r3, #3
    354c:	4b5a      	ldr	r3, [pc, #360]	; (36b8 <__aeabi_ddiv+0x1e0>)
    354e:	469c      	mov	ip, r3
    3550:	2300      	movs	r3, #0
    3552:	4460      	add	r0, ip
    3554:	4642      	mov	r2, r8
    3556:	1a20      	subs	r0, r4, r0
    3558:	406a      	eors	r2, r5
    355a:	4692      	mov	sl, r2
    355c:	9001      	str	r0, [sp, #4]
    355e:	431f      	orrs	r7, r3
    3560:	2f0f      	cmp	r7, #15
    3562:	d900      	bls.n	3566 <__aeabi_ddiv+0x8e>
    3564:	e0b0      	b.n	36c8 <__aeabi_ddiv+0x1f0>
    3566:	4855      	ldr	r0, [pc, #340]	; (36bc <__aeabi_ddiv+0x1e4>)
    3568:	00bf      	lsls	r7, r7, #2
    356a:	59c0      	ldr	r0, [r0, r7]
    356c:	4687      	mov	pc, r0
    356e:	4337      	orrs	r7, r6
    3570:	d000      	beq.n	3574 <__aeabi_ddiv+0x9c>
    3572:	e088      	b.n	3686 <__aeabi_ddiv+0x1ae>
    3574:	2300      	movs	r3, #0
    3576:	4699      	mov	r9, r3
    3578:	3302      	adds	r3, #2
    357a:	2708      	movs	r7, #8
    357c:	2600      	movs	r6, #0
    357e:	9302      	str	r3, [sp, #8]
    3580:	e7cd      	b.n	351e <__aeabi_ddiv+0x46>
    3582:	4643      	mov	r3, r8
    3584:	46b3      	mov	fp, r6
    3586:	4649      	mov	r1, r9
    3588:	9300      	str	r3, [sp, #0]
    358a:	9b02      	ldr	r3, [sp, #8]
    358c:	9a00      	ldr	r2, [sp, #0]
    358e:	4692      	mov	sl, r2
    3590:	2b02      	cmp	r3, #2
    3592:	d000      	beq.n	3596 <__aeabi_ddiv+0xbe>
    3594:	e1bf      	b.n	3916 <__aeabi_ddiv+0x43e>
    3596:	2100      	movs	r1, #0
    3598:	4653      	mov	r3, sl
    359a:	2201      	movs	r2, #1
    359c:	2600      	movs	r6, #0
    359e:	4689      	mov	r9, r1
    35a0:	401a      	ands	r2, r3
    35a2:	4b44      	ldr	r3, [pc, #272]	; (36b4 <__aeabi_ddiv+0x1dc>)
    35a4:	2100      	movs	r1, #0
    35a6:	0336      	lsls	r6, r6, #12
    35a8:	0d0c      	lsrs	r4, r1, #20
    35aa:	0524      	lsls	r4, r4, #20
    35ac:	0b36      	lsrs	r6, r6, #12
    35ae:	4326      	orrs	r6, r4
    35b0:	4c43      	ldr	r4, [pc, #268]	; (36c0 <__aeabi_ddiv+0x1e8>)
    35b2:	051b      	lsls	r3, r3, #20
    35b4:	4026      	ands	r6, r4
    35b6:	431e      	orrs	r6, r3
    35b8:	0076      	lsls	r6, r6, #1
    35ba:	07d2      	lsls	r2, r2, #31
    35bc:	0876      	lsrs	r6, r6, #1
    35be:	4316      	orrs	r6, r2
    35c0:	4648      	mov	r0, r9
    35c2:	0031      	movs	r1, r6
    35c4:	b007      	add	sp, #28
    35c6:	bc3c      	pop	{r2, r3, r4, r5}
    35c8:	4690      	mov	r8, r2
    35ca:	4699      	mov	r9, r3
    35cc:	46a2      	mov	sl, r4
    35ce:	46ab      	mov	fp, r5
    35d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    35d2:	0033      	movs	r3, r6
    35d4:	4303      	orrs	r3, r0
    35d6:	d04f      	beq.n	3678 <__aeabi_ddiv+0x1a0>
    35d8:	2e00      	cmp	r6, #0
    35da:	d100      	bne.n	35de <__aeabi_ddiv+0x106>
    35dc:	e1bc      	b.n	3958 <__aeabi_ddiv+0x480>
    35de:	0030      	movs	r0, r6
    35e0:	f001 f8cc 	bl	477c <__clzsi2>
    35e4:	0003      	movs	r3, r0
    35e6:	3b0b      	subs	r3, #11
    35e8:	2b1c      	cmp	r3, #28
    35ea:	dd00      	ble.n	35ee <__aeabi_ddiv+0x116>
    35ec:	e1ad      	b.n	394a <__aeabi_ddiv+0x472>
    35ee:	221d      	movs	r2, #29
    35f0:	0001      	movs	r1, r0
    35f2:	1ad3      	subs	r3, r2, r3
    35f4:	3908      	subs	r1, #8
    35f6:	003a      	movs	r2, r7
    35f8:	408f      	lsls	r7, r1
    35fa:	408e      	lsls	r6, r1
    35fc:	40da      	lsrs	r2, r3
    35fe:	46b9      	mov	r9, r7
    3600:	4316      	orrs	r6, r2
    3602:	4b30      	ldr	r3, [pc, #192]	; (36c4 <__aeabi_ddiv+0x1ec>)
    3604:	2700      	movs	r7, #0
    3606:	469c      	mov	ip, r3
    3608:	2300      	movs	r3, #0
    360a:	4460      	add	r0, ip
    360c:	4244      	negs	r4, r0
    360e:	9302      	str	r3, [sp, #8]
    3610:	e785      	b.n	351e <__aeabi_ddiv+0x46>
    3612:	4653      	mov	r3, sl
    3614:	465a      	mov	r2, fp
    3616:	4313      	orrs	r3, r2
    3618:	d12c      	bne.n	3674 <__aeabi_ddiv+0x19c>
    361a:	2300      	movs	r3, #0
    361c:	2100      	movs	r1, #0
    361e:	469b      	mov	fp, r3
    3620:	3302      	adds	r3, #2
    3622:	e797      	b.n	3554 <__aeabi_ddiv+0x7c>
    3624:	430b      	orrs	r3, r1
    3626:	d020      	beq.n	366a <__aeabi_ddiv+0x192>
    3628:	465b      	mov	r3, fp
    362a:	2b00      	cmp	r3, #0
    362c:	d100      	bne.n	3630 <__aeabi_ddiv+0x158>
    362e:	e19e      	b.n	396e <__aeabi_ddiv+0x496>
    3630:	4658      	mov	r0, fp
    3632:	f001 f8a3 	bl	477c <__clzsi2>
    3636:	0003      	movs	r3, r0
    3638:	3b0b      	subs	r3, #11
    363a:	2b1c      	cmp	r3, #28
    363c:	dd00      	ble.n	3640 <__aeabi_ddiv+0x168>
    363e:	e18f      	b.n	3960 <__aeabi_ddiv+0x488>
    3640:	0002      	movs	r2, r0
    3642:	4659      	mov	r1, fp
    3644:	3a08      	subs	r2, #8
    3646:	4091      	lsls	r1, r2
    3648:	468b      	mov	fp, r1
    364a:	211d      	movs	r1, #29
    364c:	1acb      	subs	r3, r1, r3
    364e:	4651      	mov	r1, sl
    3650:	40d9      	lsrs	r1, r3
    3652:	000b      	movs	r3, r1
    3654:	4659      	mov	r1, fp
    3656:	430b      	orrs	r3, r1
    3658:	4651      	mov	r1, sl
    365a:	469b      	mov	fp, r3
    365c:	4091      	lsls	r1, r2
    365e:	4b19      	ldr	r3, [pc, #100]	; (36c4 <__aeabi_ddiv+0x1ec>)
    3660:	469c      	mov	ip, r3
    3662:	4460      	add	r0, ip
    3664:	4240      	negs	r0, r0
    3666:	2300      	movs	r3, #0
    3668:	e774      	b.n	3554 <__aeabi_ddiv+0x7c>
    366a:	2300      	movs	r3, #0
    366c:	2100      	movs	r1, #0
    366e:	469b      	mov	fp, r3
    3670:	3301      	adds	r3, #1
    3672:	e76f      	b.n	3554 <__aeabi_ddiv+0x7c>
    3674:	2303      	movs	r3, #3
    3676:	e76d      	b.n	3554 <__aeabi_ddiv+0x7c>
    3678:	2300      	movs	r3, #0
    367a:	4699      	mov	r9, r3
    367c:	3301      	adds	r3, #1
    367e:	2704      	movs	r7, #4
    3680:	2600      	movs	r6, #0
    3682:	9302      	str	r3, [sp, #8]
    3684:	e74b      	b.n	351e <__aeabi_ddiv+0x46>
    3686:	2303      	movs	r3, #3
    3688:	270c      	movs	r7, #12
    368a:	9302      	str	r3, [sp, #8]
    368c:	e747      	b.n	351e <__aeabi_ddiv+0x46>
    368e:	2201      	movs	r2, #1
    3690:	1ad5      	subs	r5, r2, r3
    3692:	2d38      	cmp	r5, #56	; 0x38
    3694:	dc00      	bgt.n	3698 <__aeabi_ddiv+0x1c0>
    3696:	e1b0      	b.n	39fa <__aeabi_ddiv+0x522>
    3698:	4653      	mov	r3, sl
    369a:	401a      	ands	r2, r3
    369c:	2100      	movs	r1, #0
    369e:	2300      	movs	r3, #0
    36a0:	2600      	movs	r6, #0
    36a2:	4689      	mov	r9, r1
    36a4:	e77e      	b.n	35a4 <__aeabi_ddiv+0xcc>
    36a6:	2300      	movs	r3, #0
    36a8:	2680      	movs	r6, #128	; 0x80
    36aa:	4699      	mov	r9, r3
    36ac:	2200      	movs	r2, #0
    36ae:	0336      	lsls	r6, r6, #12
    36b0:	4b00      	ldr	r3, [pc, #0]	; (36b4 <__aeabi_ddiv+0x1dc>)
    36b2:	e777      	b.n	35a4 <__aeabi_ddiv+0xcc>
    36b4:	000007ff 	.word	0x000007ff
    36b8:	fffffc01 	.word	0xfffffc01
    36bc:	000059f4 	.word	0x000059f4
    36c0:	800fffff 	.word	0x800fffff
    36c4:	000003f3 	.word	0x000003f3
    36c8:	455e      	cmp	r6, fp
    36ca:	d900      	bls.n	36ce <__aeabi_ddiv+0x1f6>
    36cc:	e172      	b.n	39b4 <__aeabi_ddiv+0x4dc>
    36ce:	d100      	bne.n	36d2 <__aeabi_ddiv+0x1fa>
    36d0:	e16d      	b.n	39ae <__aeabi_ddiv+0x4d6>
    36d2:	9b01      	ldr	r3, [sp, #4]
    36d4:	464d      	mov	r5, r9
    36d6:	3b01      	subs	r3, #1
    36d8:	9301      	str	r3, [sp, #4]
    36da:	2300      	movs	r3, #0
    36dc:	0034      	movs	r4, r6
    36de:	9302      	str	r3, [sp, #8]
    36e0:	465b      	mov	r3, fp
    36e2:	021e      	lsls	r6, r3, #8
    36e4:	0e0b      	lsrs	r3, r1, #24
    36e6:	431e      	orrs	r6, r3
    36e8:	020b      	lsls	r3, r1, #8
    36ea:	9303      	str	r3, [sp, #12]
    36ec:	0c33      	lsrs	r3, r6, #16
    36ee:	4699      	mov	r9, r3
    36f0:	0433      	lsls	r3, r6, #16
    36f2:	0c1b      	lsrs	r3, r3, #16
    36f4:	4649      	mov	r1, r9
    36f6:	0020      	movs	r0, r4
    36f8:	9300      	str	r3, [sp, #0]
    36fa:	f7ff fa1f 	bl	2b3c <__aeabi_uidiv>
    36fe:	9b00      	ldr	r3, [sp, #0]
    3700:	0037      	movs	r7, r6
    3702:	4343      	muls	r3, r0
    3704:	0006      	movs	r6, r0
    3706:	4649      	mov	r1, r9
    3708:	0020      	movs	r0, r4
    370a:	4698      	mov	r8, r3
    370c:	f7ff fa9c 	bl	2c48 <__aeabi_uidivmod>
    3710:	0c2c      	lsrs	r4, r5, #16
    3712:	0409      	lsls	r1, r1, #16
    3714:	430c      	orrs	r4, r1
    3716:	45a0      	cmp	r8, r4
    3718:	d909      	bls.n	372e <__aeabi_ddiv+0x256>
    371a:	19e4      	adds	r4, r4, r7
    371c:	1e73      	subs	r3, r6, #1
    371e:	42a7      	cmp	r7, r4
    3720:	d900      	bls.n	3724 <__aeabi_ddiv+0x24c>
    3722:	e15c      	b.n	39de <__aeabi_ddiv+0x506>
    3724:	45a0      	cmp	r8, r4
    3726:	d800      	bhi.n	372a <__aeabi_ddiv+0x252>
    3728:	e159      	b.n	39de <__aeabi_ddiv+0x506>
    372a:	3e02      	subs	r6, #2
    372c:	19e4      	adds	r4, r4, r7
    372e:	4643      	mov	r3, r8
    3730:	1ae4      	subs	r4, r4, r3
    3732:	4649      	mov	r1, r9
    3734:	0020      	movs	r0, r4
    3736:	f7ff fa01 	bl	2b3c <__aeabi_uidiv>
    373a:	0003      	movs	r3, r0
    373c:	9a00      	ldr	r2, [sp, #0]
    373e:	4680      	mov	r8, r0
    3740:	4353      	muls	r3, r2
    3742:	4649      	mov	r1, r9
    3744:	0020      	movs	r0, r4
    3746:	469b      	mov	fp, r3
    3748:	f7ff fa7e 	bl	2c48 <__aeabi_uidivmod>
    374c:	042a      	lsls	r2, r5, #16
    374e:	0409      	lsls	r1, r1, #16
    3750:	0c12      	lsrs	r2, r2, #16
    3752:	430a      	orrs	r2, r1
    3754:	4593      	cmp	fp, r2
    3756:	d90d      	bls.n	3774 <__aeabi_ddiv+0x29c>
    3758:	4643      	mov	r3, r8
    375a:	19d2      	adds	r2, r2, r7
    375c:	3b01      	subs	r3, #1
    375e:	4297      	cmp	r7, r2
    3760:	d900      	bls.n	3764 <__aeabi_ddiv+0x28c>
    3762:	e13a      	b.n	39da <__aeabi_ddiv+0x502>
    3764:	4593      	cmp	fp, r2
    3766:	d800      	bhi.n	376a <__aeabi_ddiv+0x292>
    3768:	e137      	b.n	39da <__aeabi_ddiv+0x502>
    376a:	2302      	movs	r3, #2
    376c:	425b      	negs	r3, r3
    376e:	469c      	mov	ip, r3
    3770:	19d2      	adds	r2, r2, r7
    3772:	44e0      	add	r8, ip
    3774:	465b      	mov	r3, fp
    3776:	1ad2      	subs	r2, r2, r3
    3778:	4643      	mov	r3, r8
    377a:	0436      	lsls	r6, r6, #16
    377c:	4333      	orrs	r3, r6
    377e:	469b      	mov	fp, r3
    3780:	9903      	ldr	r1, [sp, #12]
    3782:	0c18      	lsrs	r0, r3, #16
    3784:	0c0b      	lsrs	r3, r1, #16
    3786:	001d      	movs	r5, r3
    3788:	9305      	str	r3, [sp, #20]
    378a:	0409      	lsls	r1, r1, #16
    378c:	465b      	mov	r3, fp
    378e:	0c09      	lsrs	r1, r1, #16
    3790:	000c      	movs	r4, r1
    3792:	041b      	lsls	r3, r3, #16
    3794:	0c1b      	lsrs	r3, r3, #16
    3796:	4344      	muls	r4, r0
    3798:	9104      	str	r1, [sp, #16]
    379a:	4359      	muls	r1, r3
    379c:	436b      	muls	r3, r5
    379e:	4368      	muls	r0, r5
    37a0:	191b      	adds	r3, r3, r4
    37a2:	0c0d      	lsrs	r5, r1, #16
    37a4:	18eb      	adds	r3, r5, r3
    37a6:	429c      	cmp	r4, r3
    37a8:	d903      	bls.n	37b2 <__aeabi_ddiv+0x2da>
    37aa:	2480      	movs	r4, #128	; 0x80
    37ac:	0264      	lsls	r4, r4, #9
    37ae:	46a4      	mov	ip, r4
    37b0:	4460      	add	r0, ip
    37b2:	0c1c      	lsrs	r4, r3, #16
    37b4:	0409      	lsls	r1, r1, #16
    37b6:	041b      	lsls	r3, r3, #16
    37b8:	0c09      	lsrs	r1, r1, #16
    37ba:	1820      	adds	r0, r4, r0
    37bc:	185d      	adds	r5, r3, r1
    37be:	4282      	cmp	r2, r0
    37c0:	d200      	bcs.n	37c4 <__aeabi_ddiv+0x2ec>
    37c2:	e0de      	b.n	3982 <__aeabi_ddiv+0x4aa>
    37c4:	d100      	bne.n	37c8 <__aeabi_ddiv+0x2f0>
    37c6:	e0d7      	b.n	3978 <__aeabi_ddiv+0x4a0>
    37c8:	1a16      	subs	r6, r2, r0
    37ca:	9b02      	ldr	r3, [sp, #8]
    37cc:	469c      	mov	ip, r3
    37ce:	1b5d      	subs	r5, r3, r5
    37d0:	45ac      	cmp	ip, r5
    37d2:	419b      	sbcs	r3, r3
    37d4:	425b      	negs	r3, r3
    37d6:	1af6      	subs	r6, r6, r3
    37d8:	42b7      	cmp	r7, r6
    37da:	d100      	bne.n	37de <__aeabi_ddiv+0x306>
    37dc:	e106      	b.n	39ec <__aeabi_ddiv+0x514>
    37de:	4649      	mov	r1, r9
    37e0:	0030      	movs	r0, r6
    37e2:	f7ff f9ab 	bl	2b3c <__aeabi_uidiv>
    37e6:	9b00      	ldr	r3, [sp, #0]
    37e8:	0004      	movs	r4, r0
    37ea:	4343      	muls	r3, r0
    37ec:	4649      	mov	r1, r9
    37ee:	0030      	movs	r0, r6
    37f0:	4698      	mov	r8, r3
    37f2:	f7ff fa29 	bl	2c48 <__aeabi_uidivmod>
    37f6:	0c2e      	lsrs	r6, r5, #16
    37f8:	0409      	lsls	r1, r1, #16
    37fa:	430e      	orrs	r6, r1
    37fc:	45b0      	cmp	r8, r6
    37fe:	d909      	bls.n	3814 <__aeabi_ddiv+0x33c>
    3800:	19f6      	adds	r6, r6, r7
    3802:	1e63      	subs	r3, r4, #1
    3804:	42b7      	cmp	r7, r6
    3806:	d900      	bls.n	380a <__aeabi_ddiv+0x332>
    3808:	e0f3      	b.n	39f2 <__aeabi_ddiv+0x51a>
    380a:	45b0      	cmp	r8, r6
    380c:	d800      	bhi.n	3810 <__aeabi_ddiv+0x338>
    380e:	e0f0      	b.n	39f2 <__aeabi_ddiv+0x51a>
    3810:	3c02      	subs	r4, #2
    3812:	19f6      	adds	r6, r6, r7
    3814:	4643      	mov	r3, r8
    3816:	1af3      	subs	r3, r6, r3
    3818:	4649      	mov	r1, r9
    381a:	0018      	movs	r0, r3
    381c:	9302      	str	r3, [sp, #8]
    381e:	f7ff f98d 	bl	2b3c <__aeabi_uidiv>
    3822:	9b00      	ldr	r3, [sp, #0]
    3824:	0006      	movs	r6, r0
    3826:	4343      	muls	r3, r0
    3828:	4649      	mov	r1, r9
    382a:	9802      	ldr	r0, [sp, #8]
    382c:	4698      	mov	r8, r3
    382e:	f7ff fa0b 	bl	2c48 <__aeabi_uidivmod>
    3832:	042d      	lsls	r5, r5, #16
    3834:	0409      	lsls	r1, r1, #16
    3836:	0c2d      	lsrs	r5, r5, #16
    3838:	430d      	orrs	r5, r1
    383a:	45a8      	cmp	r8, r5
    383c:	d909      	bls.n	3852 <__aeabi_ddiv+0x37a>
    383e:	19ed      	adds	r5, r5, r7
    3840:	1e73      	subs	r3, r6, #1
    3842:	42af      	cmp	r7, r5
    3844:	d900      	bls.n	3848 <__aeabi_ddiv+0x370>
    3846:	e0d6      	b.n	39f6 <__aeabi_ddiv+0x51e>
    3848:	45a8      	cmp	r8, r5
    384a:	d800      	bhi.n	384e <__aeabi_ddiv+0x376>
    384c:	e0d3      	b.n	39f6 <__aeabi_ddiv+0x51e>
    384e:	3e02      	subs	r6, #2
    3850:	19ed      	adds	r5, r5, r7
    3852:	0424      	lsls	r4, r4, #16
    3854:	0021      	movs	r1, r4
    3856:	4643      	mov	r3, r8
    3858:	4331      	orrs	r1, r6
    385a:	9e04      	ldr	r6, [sp, #16]
    385c:	9a05      	ldr	r2, [sp, #20]
    385e:	0030      	movs	r0, r6
    3860:	1aed      	subs	r5, r5, r3
    3862:	040b      	lsls	r3, r1, #16
    3864:	0c0c      	lsrs	r4, r1, #16
    3866:	0c1b      	lsrs	r3, r3, #16
    3868:	4358      	muls	r0, r3
    386a:	4366      	muls	r6, r4
    386c:	4353      	muls	r3, r2
    386e:	4354      	muls	r4, r2
    3870:	199a      	adds	r2, r3, r6
    3872:	0c03      	lsrs	r3, r0, #16
    3874:	189b      	adds	r3, r3, r2
    3876:	429e      	cmp	r6, r3
    3878:	d903      	bls.n	3882 <__aeabi_ddiv+0x3aa>
    387a:	2280      	movs	r2, #128	; 0x80
    387c:	0252      	lsls	r2, r2, #9
    387e:	4694      	mov	ip, r2
    3880:	4464      	add	r4, ip
    3882:	0c1a      	lsrs	r2, r3, #16
    3884:	0400      	lsls	r0, r0, #16
    3886:	041b      	lsls	r3, r3, #16
    3888:	0c00      	lsrs	r0, r0, #16
    388a:	1914      	adds	r4, r2, r4
    388c:	181b      	adds	r3, r3, r0
    388e:	42a5      	cmp	r5, r4
    3890:	d350      	bcc.n	3934 <__aeabi_ddiv+0x45c>
    3892:	d04d      	beq.n	3930 <__aeabi_ddiv+0x458>
    3894:	2301      	movs	r3, #1
    3896:	4319      	orrs	r1, r3
    3898:	4a96      	ldr	r2, [pc, #600]	; (3af4 <__aeabi_ddiv+0x61c>)
    389a:	9b01      	ldr	r3, [sp, #4]
    389c:	4694      	mov	ip, r2
    389e:	4463      	add	r3, ip
    38a0:	2b00      	cmp	r3, #0
    38a2:	dc00      	bgt.n	38a6 <__aeabi_ddiv+0x3ce>
    38a4:	e6f3      	b.n	368e <__aeabi_ddiv+0x1b6>
    38a6:	074a      	lsls	r2, r1, #29
    38a8:	d009      	beq.n	38be <__aeabi_ddiv+0x3e6>
    38aa:	220f      	movs	r2, #15
    38ac:	400a      	ands	r2, r1
    38ae:	2a04      	cmp	r2, #4
    38b0:	d005      	beq.n	38be <__aeabi_ddiv+0x3e6>
    38b2:	1d0a      	adds	r2, r1, #4
    38b4:	428a      	cmp	r2, r1
    38b6:	4189      	sbcs	r1, r1
    38b8:	4249      	negs	r1, r1
    38ba:	448b      	add	fp, r1
    38bc:	0011      	movs	r1, r2
    38be:	465a      	mov	r2, fp
    38c0:	01d2      	lsls	r2, r2, #7
    38c2:	d508      	bpl.n	38d6 <__aeabi_ddiv+0x3fe>
    38c4:	465a      	mov	r2, fp
    38c6:	4b8c      	ldr	r3, [pc, #560]	; (3af8 <__aeabi_ddiv+0x620>)
    38c8:	401a      	ands	r2, r3
    38ca:	4693      	mov	fp, r2
    38cc:	2280      	movs	r2, #128	; 0x80
    38ce:	00d2      	lsls	r2, r2, #3
    38d0:	4694      	mov	ip, r2
    38d2:	9b01      	ldr	r3, [sp, #4]
    38d4:	4463      	add	r3, ip
    38d6:	4a89      	ldr	r2, [pc, #548]	; (3afc <__aeabi_ddiv+0x624>)
    38d8:	4293      	cmp	r3, r2
    38da:	dd00      	ble.n	38de <__aeabi_ddiv+0x406>
    38dc:	e65b      	b.n	3596 <__aeabi_ddiv+0xbe>
    38de:	465a      	mov	r2, fp
    38e0:	08c9      	lsrs	r1, r1, #3
    38e2:	0750      	lsls	r0, r2, #29
    38e4:	4308      	orrs	r0, r1
    38e6:	0256      	lsls	r6, r2, #9
    38e8:	4651      	mov	r1, sl
    38ea:	2201      	movs	r2, #1
    38ec:	055b      	lsls	r3, r3, #21
    38ee:	4681      	mov	r9, r0
    38f0:	0b36      	lsrs	r6, r6, #12
    38f2:	0d5b      	lsrs	r3, r3, #21
    38f4:	400a      	ands	r2, r1
    38f6:	e655      	b.n	35a4 <__aeabi_ddiv+0xcc>
    38f8:	2380      	movs	r3, #128	; 0x80
    38fa:	031b      	lsls	r3, r3, #12
    38fc:	421e      	tst	r6, r3
    38fe:	d011      	beq.n	3924 <__aeabi_ddiv+0x44c>
    3900:	465a      	mov	r2, fp
    3902:	421a      	tst	r2, r3
    3904:	d10e      	bne.n	3924 <__aeabi_ddiv+0x44c>
    3906:	465e      	mov	r6, fp
    3908:	431e      	orrs	r6, r3
    390a:	0336      	lsls	r6, r6, #12
    390c:	0b36      	lsrs	r6, r6, #12
    390e:	002a      	movs	r2, r5
    3910:	4689      	mov	r9, r1
    3912:	4b7b      	ldr	r3, [pc, #492]	; (3b00 <__aeabi_ddiv+0x628>)
    3914:	e646      	b.n	35a4 <__aeabi_ddiv+0xcc>
    3916:	2b03      	cmp	r3, #3
    3918:	d100      	bne.n	391c <__aeabi_ddiv+0x444>
    391a:	e0e1      	b.n	3ae0 <__aeabi_ddiv+0x608>
    391c:	2b01      	cmp	r3, #1
    391e:	d1bb      	bne.n	3898 <__aeabi_ddiv+0x3c0>
    3920:	401a      	ands	r2, r3
    3922:	e6bb      	b.n	369c <__aeabi_ddiv+0x1c4>
    3924:	431e      	orrs	r6, r3
    3926:	0336      	lsls	r6, r6, #12
    3928:	0b36      	lsrs	r6, r6, #12
    392a:	4642      	mov	r2, r8
    392c:	4b74      	ldr	r3, [pc, #464]	; (3b00 <__aeabi_ddiv+0x628>)
    392e:	e639      	b.n	35a4 <__aeabi_ddiv+0xcc>
    3930:	2b00      	cmp	r3, #0
    3932:	d0b1      	beq.n	3898 <__aeabi_ddiv+0x3c0>
    3934:	197d      	adds	r5, r7, r5
    3936:	1e4a      	subs	r2, r1, #1
    3938:	42af      	cmp	r7, r5
    393a:	d952      	bls.n	39e2 <__aeabi_ddiv+0x50a>
    393c:	0011      	movs	r1, r2
    393e:	42a5      	cmp	r5, r4
    3940:	d1a8      	bne.n	3894 <__aeabi_ddiv+0x3bc>
    3942:	9a03      	ldr	r2, [sp, #12]
    3944:	429a      	cmp	r2, r3
    3946:	d1a5      	bne.n	3894 <__aeabi_ddiv+0x3bc>
    3948:	e7a6      	b.n	3898 <__aeabi_ddiv+0x3c0>
    394a:	0003      	movs	r3, r0
    394c:	003e      	movs	r6, r7
    394e:	3b28      	subs	r3, #40	; 0x28
    3950:	409e      	lsls	r6, r3
    3952:	2300      	movs	r3, #0
    3954:	4699      	mov	r9, r3
    3956:	e654      	b.n	3602 <__aeabi_ddiv+0x12a>
    3958:	f000 ff10 	bl	477c <__clzsi2>
    395c:	3020      	adds	r0, #32
    395e:	e641      	b.n	35e4 <__aeabi_ddiv+0x10c>
    3960:	0003      	movs	r3, r0
    3962:	4652      	mov	r2, sl
    3964:	3b28      	subs	r3, #40	; 0x28
    3966:	409a      	lsls	r2, r3
    3968:	2100      	movs	r1, #0
    396a:	4693      	mov	fp, r2
    396c:	e677      	b.n	365e <__aeabi_ddiv+0x186>
    396e:	4650      	mov	r0, sl
    3970:	f000 ff04 	bl	477c <__clzsi2>
    3974:	3020      	adds	r0, #32
    3976:	e65e      	b.n	3636 <__aeabi_ddiv+0x15e>
    3978:	9b02      	ldr	r3, [sp, #8]
    397a:	2600      	movs	r6, #0
    397c:	42ab      	cmp	r3, r5
    397e:	d300      	bcc.n	3982 <__aeabi_ddiv+0x4aa>
    3980:	e723      	b.n	37ca <__aeabi_ddiv+0x2f2>
    3982:	9e03      	ldr	r6, [sp, #12]
    3984:	9902      	ldr	r1, [sp, #8]
    3986:	46b4      	mov	ip, r6
    3988:	4461      	add	r1, ip
    398a:	4688      	mov	r8, r1
    398c:	45b0      	cmp	r8, r6
    398e:	41b6      	sbcs	r6, r6
    3990:	465b      	mov	r3, fp
    3992:	4276      	negs	r6, r6
    3994:	19f6      	adds	r6, r6, r7
    3996:	18b2      	adds	r2, r6, r2
    3998:	3b01      	subs	r3, #1
    399a:	9102      	str	r1, [sp, #8]
    399c:	4297      	cmp	r7, r2
    399e:	d213      	bcs.n	39c8 <__aeabi_ddiv+0x4f0>
    39a0:	4290      	cmp	r0, r2
    39a2:	d84f      	bhi.n	3a44 <__aeabi_ddiv+0x56c>
    39a4:	d100      	bne.n	39a8 <__aeabi_ddiv+0x4d0>
    39a6:	e08e      	b.n	3ac6 <__aeabi_ddiv+0x5ee>
    39a8:	1a16      	subs	r6, r2, r0
    39aa:	469b      	mov	fp, r3
    39ac:	e70d      	b.n	37ca <__aeabi_ddiv+0x2f2>
    39ae:	4589      	cmp	r9, r1
    39b0:	d200      	bcs.n	39b4 <__aeabi_ddiv+0x4dc>
    39b2:	e68e      	b.n	36d2 <__aeabi_ddiv+0x1fa>
    39b4:	0874      	lsrs	r4, r6, #1
    39b6:	464b      	mov	r3, r9
    39b8:	07f6      	lsls	r6, r6, #31
    39ba:	0035      	movs	r5, r6
    39bc:	085b      	lsrs	r3, r3, #1
    39be:	431d      	orrs	r5, r3
    39c0:	464b      	mov	r3, r9
    39c2:	07db      	lsls	r3, r3, #31
    39c4:	9302      	str	r3, [sp, #8]
    39c6:	e68b      	b.n	36e0 <__aeabi_ddiv+0x208>
    39c8:	4297      	cmp	r7, r2
    39ca:	d1ed      	bne.n	39a8 <__aeabi_ddiv+0x4d0>
    39cc:	9903      	ldr	r1, [sp, #12]
    39ce:	9c02      	ldr	r4, [sp, #8]
    39d0:	42a1      	cmp	r1, r4
    39d2:	d9e5      	bls.n	39a0 <__aeabi_ddiv+0x4c8>
    39d4:	1a3e      	subs	r6, r7, r0
    39d6:	469b      	mov	fp, r3
    39d8:	e6f7      	b.n	37ca <__aeabi_ddiv+0x2f2>
    39da:	4698      	mov	r8, r3
    39dc:	e6ca      	b.n	3774 <__aeabi_ddiv+0x29c>
    39de:	001e      	movs	r6, r3
    39e0:	e6a5      	b.n	372e <__aeabi_ddiv+0x256>
    39e2:	42ac      	cmp	r4, r5
    39e4:	d83e      	bhi.n	3a64 <__aeabi_ddiv+0x58c>
    39e6:	d074      	beq.n	3ad2 <__aeabi_ddiv+0x5fa>
    39e8:	0011      	movs	r1, r2
    39ea:	e753      	b.n	3894 <__aeabi_ddiv+0x3bc>
    39ec:	2101      	movs	r1, #1
    39ee:	4249      	negs	r1, r1
    39f0:	e752      	b.n	3898 <__aeabi_ddiv+0x3c0>
    39f2:	001c      	movs	r4, r3
    39f4:	e70e      	b.n	3814 <__aeabi_ddiv+0x33c>
    39f6:	001e      	movs	r6, r3
    39f8:	e72b      	b.n	3852 <__aeabi_ddiv+0x37a>
    39fa:	2d1f      	cmp	r5, #31
    39fc:	dc3c      	bgt.n	3a78 <__aeabi_ddiv+0x5a0>
    39fe:	2320      	movs	r3, #32
    3a00:	000a      	movs	r2, r1
    3a02:	4658      	mov	r0, fp
    3a04:	1b5b      	subs	r3, r3, r5
    3a06:	4098      	lsls	r0, r3
    3a08:	40ea      	lsrs	r2, r5
    3a0a:	4099      	lsls	r1, r3
    3a0c:	4302      	orrs	r2, r0
    3a0e:	1e48      	subs	r0, r1, #1
    3a10:	4181      	sbcs	r1, r0
    3a12:	465e      	mov	r6, fp
    3a14:	4311      	orrs	r1, r2
    3a16:	40ee      	lsrs	r6, r5
    3a18:	074b      	lsls	r3, r1, #29
    3a1a:	d009      	beq.n	3a30 <__aeabi_ddiv+0x558>
    3a1c:	230f      	movs	r3, #15
    3a1e:	400b      	ands	r3, r1
    3a20:	2b04      	cmp	r3, #4
    3a22:	d005      	beq.n	3a30 <__aeabi_ddiv+0x558>
    3a24:	000b      	movs	r3, r1
    3a26:	1d19      	adds	r1, r3, #4
    3a28:	4299      	cmp	r1, r3
    3a2a:	419b      	sbcs	r3, r3
    3a2c:	425b      	negs	r3, r3
    3a2e:	18f6      	adds	r6, r6, r3
    3a30:	0233      	lsls	r3, r6, #8
    3a32:	d53c      	bpl.n	3aae <__aeabi_ddiv+0x5d6>
    3a34:	4653      	mov	r3, sl
    3a36:	2201      	movs	r2, #1
    3a38:	2100      	movs	r1, #0
    3a3a:	401a      	ands	r2, r3
    3a3c:	2600      	movs	r6, #0
    3a3e:	2301      	movs	r3, #1
    3a40:	4689      	mov	r9, r1
    3a42:	e5af      	b.n	35a4 <__aeabi_ddiv+0xcc>
    3a44:	2302      	movs	r3, #2
    3a46:	425b      	negs	r3, r3
    3a48:	469c      	mov	ip, r3
    3a4a:	9c03      	ldr	r4, [sp, #12]
    3a4c:	44e3      	add	fp, ip
    3a4e:	46a4      	mov	ip, r4
    3a50:	9b02      	ldr	r3, [sp, #8]
    3a52:	4463      	add	r3, ip
    3a54:	4698      	mov	r8, r3
    3a56:	45a0      	cmp	r8, r4
    3a58:	41b6      	sbcs	r6, r6
    3a5a:	4276      	negs	r6, r6
    3a5c:	19f6      	adds	r6, r6, r7
    3a5e:	9302      	str	r3, [sp, #8]
    3a60:	18b2      	adds	r2, r6, r2
    3a62:	e6b1      	b.n	37c8 <__aeabi_ddiv+0x2f0>
    3a64:	9803      	ldr	r0, [sp, #12]
    3a66:	1e8a      	subs	r2, r1, #2
    3a68:	0041      	lsls	r1, r0, #1
    3a6a:	4281      	cmp	r1, r0
    3a6c:	41b6      	sbcs	r6, r6
    3a6e:	4276      	negs	r6, r6
    3a70:	19f6      	adds	r6, r6, r7
    3a72:	19ad      	adds	r5, r5, r6
    3a74:	9103      	str	r1, [sp, #12]
    3a76:	e761      	b.n	393c <__aeabi_ddiv+0x464>
    3a78:	221f      	movs	r2, #31
    3a7a:	4252      	negs	r2, r2
    3a7c:	1ad3      	subs	r3, r2, r3
    3a7e:	465a      	mov	r2, fp
    3a80:	40da      	lsrs	r2, r3
    3a82:	0013      	movs	r3, r2
    3a84:	2d20      	cmp	r5, #32
    3a86:	d029      	beq.n	3adc <__aeabi_ddiv+0x604>
    3a88:	2240      	movs	r2, #64	; 0x40
    3a8a:	4658      	mov	r0, fp
    3a8c:	1b55      	subs	r5, r2, r5
    3a8e:	40a8      	lsls	r0, r5
    3a90:	4301      	orrs	r1, r0
    3a92:	1e48      	subs	r0, r1, #1
    3a94:	4181      	sbcs	r1, r0
    3a96:	2007      	movs	r0, #7
    3a98:	430b      	orrs	r3, r1
    3a9a:	4018      	ands	r0, r3
    3a9c:	2600      	movs	r6, #0
    3a9e:	2800      	cmp	r0, #0
    3aa0:	d009      	beq.n	3ab6 <__aeabi_ddiv+0x5de>
    3aa2:	220f      	movs	r2, #15
    3aa4:	2600      	movs	r6, #0
    3aa6:	401a      	ands	r2, r3
    3aa8:	0019      	movs	r1, r3
    3aaa:	2a04      	cmp	r2, #4
    3aac:	d1bb      	bne.n	3a26 <__aeabi_ddiv+0x54e>
    3aae:	000b      	movs	r3, r1
    3ab0:	0770      	lsls	r0, r6, #29
    3ab2:	0276      	lsls	r6, r6, #9
    3ab4:	0b36      	lsrs	r6, r6, #12
    3ab6:	08db      	lsrs	r3, r3, #3
    3ab8:	4303      	orrs	r3, r0
    3aba:	4699      	mov	r9, r3
    3abc:	2201      	movs	r2, #1
    3abe:	4653      	mov	r3, sl
    3ac0:	401a      	ands	r2, r3
    3ac2:	2300      	movs	r3, #0
    3ac4:	e56e      	b.n	35a4 <__aeabi_ddiv+0xcc>
    3ac6:	9902      	ldr	r1, [sp, #8]
    3ac8:	428d      	cmp	r5, r1
    3aca:	d8bb      	bhi.n	3a44 <__aeabi_ddiv+0x56c>
    3acc:	469b      	mov	fp, r3
    3ace:	2600      	movs	r6, #0
    3ad0:	e67b      	b.n	37ca <__aeabi_ddiv+0x2f2>
    3ad2:	9803      	ldr	r0, [sp, #12]
    3ad4:	4298      	cmp	r0, r3
    3ad6:	d3c5      	bcc.n	3a64 <__aeabi_ddiv+0x58c>
    3ad8:	0011      	movs	r1, r2
    3ada:	e732      	b.n	3942 <__aeabi_ddiv+0x46a>
    3adc:	2000      	movs	r0, #0
    3ade:	e7d7      	b.n	3a90 <__aeabi_ddiv+0x5b8>
    3ae0:	2680      	movs	r6, #128	; 0x80
    3ae2:	465b      	mov	r3, fp
    3ae4:	0336      	lsls	r6, r6, #12
    3ae6:	431e      	orrs	r6, r3
    3ae8:	0336      	lsls	r6, r6, #12
    3aea:	0b36      	lsrs	r6, r6, #12
    3aec:	9a00      	ldr	r2, [sp, #0]
    3aee:	4689      	mov	r9, r1
    3af0:	4b03      	ldr	r3, [pc, #12]	; (3b00 <__aeabi_ddiv+0x628>)
    3af2:	e557      	b.n	35a4 <__aeabi_ddiv+0xcc>
    3af4:	000003ff 	.word	0x000003ff
    3af8:	feffffff 	.word	0xfeffffff
    3afc:	000007fe 	.word	0x000007fe
    3b00:	000007ff 	.word	0x000007ff

00003b04 <__aeabi_dmul>:
    3b04:	b5f0      	push	{r4, r5, r6, r7, lr}
    3b06:	465f      	mov	r7, fp
    3b08:	4656      	mov	r6, sl
    3b0a:	464d      	mov	r5, r9
    3b0c:	4644      	mov	r4, r8
    3b0e:	b4f0      	push	{r4, r5, r6, r7}
    3b10:	030d      	lsls	r5, r1, #12
    3b12:	4699      	mov	r9, r3
    3b14:	004e      	lsls	r6, r1, #1
    3b16:	0b2b      	lsrs	r3, r5, #12
    3b18:	b087      	sub	sp, #28
    3b1a:	0007      	movs	r7, r0
    3b1c:	4692      	mov	sl, r2
    3b1e:	4680      	mov	r8, r0
    3b20:	469b      	mov	fp, r3
    3b22:	0d76      	lsrs	r6, r6, #21
    3b24:	0fcc      	lsrs	r4, r1, #31
    3b26:	2e00      	cmp	r6, #0
    3b28:	d069      	beq.n	3bfe <__aeabi_dmul+0xfa>
    3b2a:	4b6d      	ldr	r3, [pc, #436]	; (3ce0 <__aeabi_dmul+0x1dc>)
    3b2c:	429e      	cmp	r6, r3
    3b2e:	d035      	beq.n	3b9c <__aeabi_dmul+0x98>
    3b30:	465b      	mov	r3, fp
    3b32:	2280      	movs	r2, #128	; 0x80
    3b34:	00dd      	lsls	r5, r3, #3
    3b36:	0412      	lsls	r2, r2, #16
    3b38:	0f43      	lsrs	r3, r0, #29
    3b3a:	4313      	orrs	r3, r2
    3b3c:	432b      	orrs	r3, r5
    3b3e:	469b      	mov	fp, r3
    3b40:	00c3      	lsls	r3, r0, #3
    3b42:	4698      	mov	r8, r3
    3b44:	4b67      	ldr	r3, [pc, #412]	; (3ce4 <__aeabi_dmul+0x1e0>)
    3b46:	2700      	movs	r7, #0
    3b48:	469c      	mov	ip, r3
    3b4a:	2300      	movs	r3, #0
    3b4c:	4466      	add	r6, ip
    3b4e:	9301      	str	r3, [sp, #4]
    3b50:	464a      	mov	r2, r9
    3b52:	0315      	lsls	r5, r2, #12
    3b54:	0050      	lsls	r0, r2, #1
    3b56:	0fd2      	lsrs	r2, r2, #31
    3b58:	4653      	mov	r3, sl
    3b5a:	0b2d      	lsrs	r5, r5, #12
    3b5c:	0d40      	lsrs	r0, r0, #21
    3b5e:	4691      	mov	r9, r2
    3b60:	d100      	bne.n	3b64 <__aeabi_dmul+0x60>
    3b62:	e076      	b.n	3c52 <__aeabi_dmul+0x14e>
    3b64:	4a5e      	ldr	r2, [pc, #376]	; (3ce0 <__aeabi_dmul+0x1dc>)
    3b66:	4290      	cmp	r0, r2
    3b68:	d06c      	beq.n	3c44 <__aeabi_dmul+0x140>
    3b6a:	2280      	movs	r2, #128	; 0x80
    3b6c:	0f5b      	lsrs	r3, r3, #29
    3b6e:	0412      	lsls	r2, r2, #16
    3b70:	4313      	orrs	r3, r2
    3b72:	4a5c      	ldr	r2, [pc, #368]	; (3ce4 <__aeabi_dmul+0x1e0>)
    3b74:	00ed      	lsls	r5, r5, #3
    3b76:	4694      	mov	ip, r2
    3b78:	431d      	orrs	r5, r3
    3b7a:	4653      	mov	r3, sl
    3b7c:	2200      	movs	r2, #0
    3b7e:	00db      	lsls	r3, r3, #3
    3b80:	4460      	add	r0, ip
    3b82:	4649      	mov	r1, r9
    3b84:	1836      	adds	r6, r6, r0
    3b86:	1c70      	adds	r0, r6, #1
    3b88:	4061      	eors	r1, r4
    3b8a:	9002      	str	r0, [sp, #8]
    3b8c:	4317      	orrs	r7, r2
    3b8e:	2f0f      	cmp	r7, #15
    3b90:	d900      	bls.n	3b94 <__aeabi_dmul+0x90>
    3b92:	e0af      	b.n	3cf4 <__aeabi_dmul+0x1f0>
    3b94:	4854      	ldr	r0, [pc, #336]	; (3ce8 <__aeabi_dmul+0x1e4>)
    3b96:	00bf      	lsls	r7, r7, #2
    3b98:	59c7      	ldr	r7, [r0, r7]
    3b9a:	46bf      	mov	pc, r7
    3b9c:	465b      	mov	r3, fp
    3b9e:	431f      	orrs	r7, r3
    3ba0:	d000      	beq.n	3ba4 <__aeabi_dmul+0xa0>
    3ba2:	e088      	b.n	3cb6 <__aeabi_dmul+0x1b2>
    3ba4:	2300      	movs	r3, #0
    3ba6:	469b      	mov	fp, r3
    3ba8:	4698      	mov	r8, r3
    3baa:	3302      	adds	r3, #2
    3bac:	2708      	movs	r7, #8
    3bae:	9301      	str	r3, [sp, #4]
    3bb0:	e7ce      	b.n	3b50 <__aeabi_dmul+0x4c>
    3bb2:	4649      	mov	r1, r9
    3bb4:	2a02      	cmp	r2, #2
    3bb6:	d06a      	beq.n	3c8e <__aeabi_dmul+0x18a>
    3bb8:	2a03      	cmp	r2, #3
    3bba:	d100      	bne.n	3bbe <__aeabi_dmul+0xba>
    3bbc:	e209      	b.n	3fd2 <__aeabi_dmul+0x4ce>
    3bbe:	2a01      	cmp	r2, #1
    3bc0:	d000      	beq.n	3bc4 <__aeabi_dmul+0xc0>
    3bc2:	e1bb      	b.n	3f3c <__aeabi_dmul+0x438>
    3bc4:	4011      	ands	r1, r2
    3bc6:	2200      	movs	r2, #0
    3bc8:	2300      	movs	r3, #0
    3bca:	2500      	movs	r5, #0
    3bcc:	4690      	mov	r8, r2
    3bce:	b2cc      	uxtb	r4, r1
    3bd0:	2100      	movs	r1, #0
    3bd2:	032d      	lsls	r5, r5, #12
    3bd4:	0d0a      	lsrs	r2, r1, #20
    3bd6:	0512      	lsls	r2, r2, #20
    3bd8:	0b2d      	lsrs	r5, r5, #12
    3bda:	4315      	orrs	r5, r2
    3bdc:	4a43      	ldr	r2, [pc, #268]	; (3cec <__aeabi_dmul+0x1e8>)
    3bde:	051b      	lsls	r3, r3, #20
    3be0:	4015      	ands	r5, r2
    3be2:	431d      	orrs	r5, r3
    3be4:	006d      	lsls	r5, r5, #1
    3be6:	07e4      	lsls	r4, r4, #31
    3be8:	086d      	lsrs	r5, r5, #1
    3bea:	4325      	orrs	r5, r4
    3bec:	4640      	mov	r0, r8
    3bee:	0029      	movs	r1, r5
    3bf0:	b007      	add	sp, #28
    3bf2:	bc3c      	pop	{r2, r3, r4, r5}
    3bf4:	4690      	mov	r8, r2
    3bf6:	4699      	mov	r9, r3
    3bf8:	46a2      	mov	sl, r4
    3bfa:	46ab      	mov	fp, r5
    3bfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3bfe:	4303      	orrs	r3, r0
    3c00:	d052      	beq.n	3ca8 <__aeabi_dmul+0x1a4>
    3c02:	465b      	mov	r3, fp
    3c04:	2b00      	cmp	r3, #0
    3c06:	d100      	bne.n	3c0a <__aeabi_dmul+0x106>
    3c08:	e18a      	b.n	3f20 <__aeabi_dmul+0x41c>
    3c0a:	4658      	mov	r0, fp
    3c0c:	f000 fdb6 	bl	477c <__clzsi2>
    3c10:	0003      	movs	r3, r0
    3c12:	3b0b      	subs	r3, #11
    3c14:	2b1c      	cmp	r3, #28
    3c16:	dd00      	ble.n	3c1a <__aeabi_dmul+0x116>
    3c18:	e17b      	b.n	3f12 <__aeabi_dmul+0x40e>
    3c1a:	221d      	movs	r2, #29
    3c1c:	1ad3      	subs	r3, r2, r3
    3c1e:	003a      	movs	r2, r7
    3c20:	0001      	movs	r1, r0
    3c22:	465d      	mov	r5, fp
    3c24:	40da      	lsrs	r2, r3
    3c26:	3908      	subs	r1, #8
    3c28:	408d      	lsls	r5, r1
    3c2a:	0013      	movs	r3, r2
    3c2c:	408f      	lsls	r7, r1
    3c2e:	432b      	orrs	r3, r5
    3c30:	469b      	mov	fp, r3
    3c32:	46b8      	mov	r8, r7
    3c34:	4b2e      	ldr	r3, [pc, #184]	; (3cf0 <__aeabi_dmul+0x1ec>)
    3c36:	2700      	movs	r7, #0
    3c38:	469c      	mov	ip, r3
    3c3a:	2300      	movs	r3, #0
    3c3c:	4460      	add	r0, ip
    3c3e:	4246      	negs	r6, r0
    3c40:	9301      	str	r3, [sp, #4]
    3c42:	e785      	b.n	3b50 <__aeabi_dmul+0x4c>
    3c44:	4652      	mov	r2, sl
    3c46:	432a      	orrs	r2, r5
    3c48:	d12c      	bne.n	3ca4 <__aeabi_dmul+0x1a0>
    3c4a:	2500      	movs	r5, #0
    3c4c:	2300      	movs	r3, #0
    3c4e:	2202      	movs	r2, #2
    3c50:	e797      	b.n	3b82 <__aeabi_dmul+0x7e>
    3c52:	4652      	mov	r2, sl
    3c54:	432a      	orrs	r2, r5
    3c56:	d021      	beq.n	3c9c <__aeabi_dmul+0x198>
    3c58:	2d00      	cmp	r5, #0
    3c5a:	d100      	bne.n	3c5e <__aeabi_dmul+0x15a>
    3c5c:	e154      	b.n	3f08 <__aeabi_dmul+0x404>
    3c5e:	0028      	movs	r0, r5
    3c60:	f000 fd8c 	bl	477c <__clzsi2>
    3c64:	0003      	movs	r3, r0
    3c66:	3b0b      	subs	r3, #11
    3c68:	2b1c      	cmp	r3, #28
    3c6a:	dd00      	ble.n	3c6e <__aeabi_dmul+0x16a>
    3c6c:	e146      	b.n	3efc <__aeabi_dmul+0x3f8>
    3c6e:	211d      	movs	r1, #29
    3c70:	1acb      	subs	r3, r1, r3
    3c72:	4651      	mov	r1, sl
    3c74:	0002      	movs	r2, r0
    3c76:	40d9      	lsrs	r1, r3
    3c78:	4653      	mov	r3, sl
    3c7a:	3a08      	subs	r2, #8
    3c7c:	4095      	lsls	r5, r2
    3c7e:	4093      	lsls	r3, r2
    3c80:	430d      	orrs	r5, r1
    3c82:	4a1b      	ldr	r2, [pc, #108]	; (3cf0 <__aeabi_dmul+0x1ec>)
    3c84:	4694      	mov	ip, r2
    3c86:	4460      	add	r0, ip
    3c88:	4240      	negs	r0, r0
    3c8a:	2200      	movs	r2, #0
    3c8c:	e779      	b.n	3b82 <__aeabi_dmul+0x7e>
    3c8e:	2401      	movs	r4, #1
    3c90:	2200      	movs	r2, #0
    3c92:	400c      	ands	r4, r1
    3c94:	4b12      	ldr	r3, [pc, #72]	; (3ce0 <__aeabi_dmul+0x1dc>)
    3c96:	2500      	movs	r5, #0
    3c98:	4690      	mov	r8, r2
    3c9a:	e799      	b.n	3bd0 <__aeabi_dmul+0xcc>
    3c9c:	2500      	movs	r5, #0
    3c9e:	2300      	movs	r3, #0
    3ca0:	2201      	movs	r2, #1
    3ca2:	e76e      	b.n	3b82 <__aeabi_dmul+0x7e>
    3ca4:	2203      	movs	r2, #3
    3ca6:	e76c      	b.n	3b82 <__aeabi_dmul+0x7e>
    3ca8:	2300      	movs	r3, #0
    3caa:	469b      	mov	fp, r3
    3cac:	4698      	mov	r8, r3
    3cae:	3301      	adds	r3, #1
    3cb0:	2704      	movs	r7, #4
    3cb2:	9301      	str	r3, [sp, #4]
    3cb4:	e74c      	b.n	3b50 <__aeabi_dmul+0x4c>
    3cb6:	2303      	movs	r3, #3
    3cb8:	270c      	movs	r7, #12
    3cba:	9301      	str	r3, [sp, #4]
    3cbc:	e748      	b.n	3b50 <__aeabi_dmul+0x4c>
    3cbe:	2300      	movs	r3, #0
    3cc0:	2580      	movs	r5, #128	; 0x80
    3cc2:	4698      	mov	r8, r3
    3cc4:	2400      	movs	r4, #0
    3cc6:	032d      	lsls	r5, r5, #12
    3cc8:	4b05      	ldr	r3, [pc, #20]	; (3ce0 <__aeabi_dmul+0x1dc>)
    3cca:	e781      	b.n	3bd0 <__aeabi_dmul+0xcc>
    3ccc:	465d      	mov	r5, fp
    3cce:	4643      	mov	r3, r8
    3cd0:	9a01      	ldr	r2, [sp, #4]
    3cd2:	e76f      	b.n	3bb4 <__aeabi_dmul+0xb0>
    3cd4:	465d      	mov	r5, fp
    3cd6:	4643      	mov	r3, r8
    3cd8:	0021      	movs	r1, r4
    3cda:	9a01      	ldr	r2, [sp, #4]
    3cdc:	e76a      	b.n	3bb4 <__aeabi_dmul+0xb0>
    3cde:	46c0      	nop			; (mov r8, r8)
    3ce0:	000007ff 	.word	0x000007ff
    3ce4:	fffffc01 	.word	0xfffffc01
    3ce8:	00005a34 	.word	0x00005a34
    3cec:	800fffff 	.word	0x800fffff
    3cf0:	000003f3 	.word	0x000003f3
    3cf4:	4642      	mov	r2, r8
    3cf6:	0c12      	lsrs	r2, r2, #16
    3cf8:	4691      	mov	r9, r2
    3cfa:	0c1a      	lsrs	r2, r3, #16
    3cfc:	4694      	mov	ip, r2
    3cfe:	4642      	mov	r2, r8
    3d00:	0417      	lsls	r7, r2, #16
    3d02:	464a      	mov	r2, r9
    3d04:	041b      	lsls	r3, r3, #16
    3d06:	0c1b      	lsrs	r3, r3, #16
    3d08:	435a      	muls	r2, r3
    3d0a:	4660      	mov	r0, ip
    3d0c:	4690      	mov	r8, r2
    3d0e:	464a      	mov	r2, r9
    3d10:	4342      	muls	r2, r0
    3d12:	0010      	movs	r0, r2
    3d14:	9203      	str	r2, [sp, #12]
    3d16:	4662      	mov	r2, ip
    3d18:	001c      	movs	r4, r3
    3d1a:	0c3f      	lsrs	r7, r7, #16
    3d1c:	437a      	muls	r2, r7
    3d1e:	437c      	muls	r4, r7
    3d20:	4442      	add	r2, r8
    3d22:	9201      	str	r2, [sp, #4]
    3d24:	0c22      	lsrs	r2, r4, #16
    3d26:	4692      	mov	sl, r2
    3d28:	9a01      	ldr	r2, [sp, #4]
    3d2a:	4452      	add	r2, sl
    3d2c:	4590      	cmp	r8, r2
    3d2e:	d906      	bls.n	3d3e <__aeabi_dmul+0x23a>
    3d30:	4682      	mov	sl, r0
    3d32:	2080      	movs	r0, #128	; 0x80
    3d34:	0240      	lsls	r0, r0, #9
    3d36:	4680      	mov	r8, r0
    3d38:	44c2      	add	sl, r8
    3d3a:	4650      	mov	r0, sl
    3d3c:	9003      	str	r0, [sp, #12]
    3d3e:	0c10      	lsrs	r0, r2, #16
    3d40:	9004      	str	r0, [sp, #16]
    3d42:	4648      	mov	r0, r9
    3d44:	0424      	lsls	r4, r4, #16
    3d46:	0c24      	lsrs	r4, r4, #16
    3d48:	0412      	lsls	r2, r2, #16
    3d4a:	1912      	adds	r2, r2, r4
    3d4c:	9205      	str	r2, [sp, #20]
    3d4e:	0c2a      	lsrs	r2, r5, #16
    3d50:	042d      	lsls	r5, r5, #16
    3d52:	0c2d      	lsrs	r5, r5, #16
    3d54:	4368      	muls	r0, r5
    3d56:	002c      	movs	r4, r5
    3d58:	4682      	mov	sl, r0
    3d5a:	4648      	mov	r0, r9
    3d5c:	437c      	muls	r4, r7
    3d5e:	4350      	muls	r0, r2
    3d60:	4681      	mov	r9, r0
    3d62:	0c20      	lsrs	r0, r4, #16
    3d64:	4680      	mov	r8, r0
    3d66:	4357      	muls	r7, r2
    3d68:	4457      	add	r7, sl
    3d6a:	4447      	add	r7, r8
    3d6c:	45ba      	cmp	sl, r7
    3d6e:	d903      	bls.n	3d78 <__aeabi_dmul+0x274>
    3d70:	2080      	movs	r0, #128	; 0x80
    3d72:	0240      	lsls	r0, r0, #9
    3d74:	4680      	mov	r8, r0
    3d76:	44c1      	add	r9, r8
    3d78:	0c38      	lsrs	r0, r7, #16
    3d7a:	043f      	lsls	r7, r7, #16
    3d7c:	46b8      	mov	r8, r7
    3d7e:	4448      	add	r0, r9
    3d80:	0424      	lsls	r4, r4, #16
    3d82:	0c24      	lsrs	r4, r4, #16
    3d84:	9001      	str	r0, [sp, #4]
    3d86:	9804      	ldr	r0, [sp, #16]
    3d88:	44a0      	add	r8, r4
    3d8a:	4440      	add	r0, r8
    3d8c:	9004      	str	r0, [sp, #16]
    3d8e:	4658      	mov	r0, fp
    3d90:	0c00      	lsrs	r0, r0, #16
    3d92:	4681      	mov	r9, r0
    3d94:	4658      	mov	r0, fp
    3d96:	0404      	lsls	r4, r0, #16
    3d98:	0c20      	lsrs	r0, r4, #16
    3d9a:	4682      	mov	sl, r0
    3d9c:	0007      	movs	r7, r0
    3d9e:	4648      	mov	r0, r9
    3da0:	435f      	muls	r7, r3
    3da2:	464c      	mov	r4, r9
    3da4:	4343      	muls	r3, r0
    3da6:	4660      	mov	r0, ip
    3da8:	4360      	muls	r0, r4
    3daa:	4664      	mov	r4, ip
    3dac:	4683      	mov	fp, r0
    3dae:	4650      	mov	r0, sl
    3db0:	4344      	muls	r4, r0
    3db2:	0c38      	lsrs	r0, r7, #16
    3db4:	4684      	mov	ip, r0
    3db6:	18e4      	adds	r4, r4, r3
    3db8:	4464      	add	r4, ip
    3dba:	42a3      	cmp	r3, r4
    3dbc:	d903      	bls.n	3dc6 <__aeabi_dmul+0x2c2>
    3dbe:	2380      	movs	r3, #128	; 0x80
    3dc0:	025b      	lsls	r3, r3, #9
    3dc2:	469c      	mov	ip, r3
    3dc4:	44e3      	add	fp, ip
    3dc6:	4648      	mov	r0, r9
    3dc8:	043f      	lsls	r7, r7, #16
    3dca:	0c23      	lsrs	r3, r4, #16
    3dcc:	0c3f      	lsrs	r7, r7, #16
    3dce:	0424      	lsls	r4, r4, #16
    3dd0:	19e4      	adds	r4, r4, r7
    3dd2:	4657      	mov	r7, sl
    3dd4:	4368      	muls	r0, r5
    3dd6:	436f      	muls	r7, r5
    3dd8:	4684      	mov	ip, r0
    3dda:	464d      	mov	r5, r9
    3ddc:	4650      	mov	r0, sl
    3dde:	4355      	muls	r5, r2
    3de0:	4342      	muls	r2, r0
    3de2:	0c38      	lsrs	r0, r7, #16
    3de4:	4681      	mov	r9, r0
    3de6:	4462      	add	r2, ip
    3de8:	444a      	add	r2, r9
    3dea:	445b      	add	r3, fp
    3dec:	4594      	cmp	ip, r2
    3dee:	d903      	bls.n	3df8 <__aeabi_dmul+0x2f4>
    3df0:	2080      	movs	r0, #128	; 0x80
    3df2:	0240      	lsls	r0, r0, #9
    3df4:	4684      	mov	ip, r0
    3df6:	4465      	add	r5, ip
    3df8:	9803      	ldr	r0, [sp, #12]
    3dfa:	043f      	lsls	r7, r7, #16
    3dfc:	4683      	mov	fp, r0
    3dfe:	9804      	ldr	r0, [sp, #16]
    3e00:	0c3f      	lsrs	r7, r7, #16
    3e02:	4684      	mov	ip, r0
    3e04:	44e3      	add	fp, ip
    3e06:	45c3      	cmp	fp, r8
    3e08:	4180      	sbcs	r0, r0
    3e0a:	4240      	negs	r0, r0
    3e0c:	4682      	mov	sl, r0
    3e0e:	0410      	lsls	r0, r2, #16
    3e10:	4684      	mov	ip, r0
    3e12:	9801      	ldr	r0, [sp, #4]
    3e14:	4467      	add	r7, ip
    3e16:	4684      	mov	ip, r0
    3e18:	4467      	add	r7, ip
    3e1a:	44a3      	add	fp, r4
    3e1c:	46bc      	mov	ip, r7
    3e1e:	45a3      	cmp	fp, r4
    3e20:	41a4      	sbcs	r4, r4
    3e22:	4699      	mov	r9, r3
    3e24:	44d4      	add	ip, sl
    3e26:	4264      	negs	r4, r4
    3e28:	4287      	cmp	r7, r0
    3e2a:	41bf      	sbcs	r7, r7
    3e2c:	45d4      	cmp	ip, sl
    3e2e:	4180      	sbcs	r0, r0
    3e30:	44e1      	add	r9, ip
    3e32:	46a0      	mov	r8, r4
    3e34:	4599      	cmp	r9, r3
    3e36:	419b      	sbcs	r3, r3
    3e38:	427f      	negs	r7, r7
    3e3a:	4240      	negs	r0, r0
    3e3c:	44c8      	add	r8, r9
    3e3e:	4307      	orrs	r7, r0
    3e40:	0c12      	lsrs	r2, r2, #16
    3e42:	18ba      	adds	r2, r7, r2
    3e44:	45a0      	cmp	r8, r4
    3e46:	41a4      	sbcs	r4, r4
    3e48:	425f      	negs	r7, r3
    3e4a:	003b      	movs	r3, r7
    3e4c:	4264      	negs	r4, r4
    3e4e:	4323      	orrs	r3, r4
    3e50:	18d7      	adds	r7, r2, r3
    3e52:	4643      	mov	r3, r8
    3e54:	197d      	adds	r5, r7, r5
    3e56:	0ddb      	lsrs	r3, r3, #23
    3e58:	026d      	lsls	r5, r5, #9
    3e5a:	431d      	orrs	r5, r3
    3e5c:	465b      	mov	r3, fp
    3e5e:	025a      	lsls	r2, r3, #9
    3e60:	9b05      	ldr	r3, [sp, #20]
    3e62:	431a      	orrs	r2, r3
    3e64:	1e53      	subs	r3, r2, #1
    3e66:	419a      	sbcs	r2, r3
    3e68:	465b      	mov	r3, fp
    3e6a:	0ddb      	lsrs	r3, r3, #23
    3e6c:	431a      	orrs	r2, r3
    3e6e:	4643      	mov	r3, r8
    3e70:	025b      	lsls	r3, r3, #9
    3e72:	4313      	orrs	r3, r2
    3e74:	01ea      	lsls	r2, r5, #7
    3e76:	d507      	bpl.n	3e88 <__aeabi_dmul+0x384>
    3e78:	2201      	movs	r2, #1
    3e7a:	085c      	lsrs	r4, r3, #1
    3e7c:	4013      	ands	r3, r2
    3e7e:	4323      	orrs	r3, r4
    3e80:	07ea      	lsls	r2, r5, #31
    3e82:	9e02      	ldr	r6, [sp, #8]
    3e84:	4313      	orrs	r3, r2
    3e86:	086d      	lsrs	r5, r5, #1
    3e88:	4a57      	ldr	r2, [pc, #348]	; (3fe8 <__aeabi_dmul+0x4e4>)
    3e8a:	18b2      	adds	r2, r6, r2
    3e8c:	2a00      	cmp	r2, #0
    3e8e:	dd4b      	ble.n	3f28 <__aeabi_dmul+0x424>
    3e90:	0758      	lsls	r0, r3, #29
    3e92:	d009      	beq.n	3ea8 <__aeabi_dmul+0x3a4>
    3e94:	200f      	movs	r0, #15
    3e96:	4018      	ands	r0, r3
    3e98:	2804      	cmp	r0, #4
    3e9a:	d005      	beq.n	3ea8 <__aeabi_dmul+0x3a4>
    3e9c:	1d18      	adds	r0, r3, #4
    3e9e:	4298      	cmp	r0, r3
    3ea0:	419b      	sbcs	r3, r3
    3ea2:	425b      	negs	r3, r3
    3ea4:	18ed      	adds	r5, r5, r3
    3ea6:	0003      	movs	r3, r0
    3ea8:	01e8      	lsls	r0, r5, #7
    3eaa:	d504      	bpl.n	3eb6 <__aeabi_dmul+0x3b2>
    3eac:	4a4f      	ldr	r2, [pc, #316]	; (3fec <__aeabi_dmul+0x4e8>)
    3eae:	4015      	ands	r5, r2
    3eb0:	2280      	movs	r2, #128	; 0x80
    3eb2:	00d2      	lsls	r2, r2, #3
    3eb4:	18b2      	adds	r2, r6, r2
    3eb6:	484e      	ldr	r0, [pc, #312]	; (3ff0 <__aeabi_dmul+0x4ec>)
    3eb8:	4282      	cmp	r2, r0
    3eba:	dd00      	ble.n	3ebe <__aeabi_dmul+0x3ba>
    3ebc:	e6e7      	b.n	3c8e <__aeabi_dmul+0x18a>
    3ebe:	2401      	movs	r4, #1
    3ec0:	08db      	lsrs	r3, r3, #3
    3ec2:	0768      	lsls	r0, r5, #29
    3ec4:	4318      	orrs	r0, r3
    3ec6:	026d      	lsls	r5, r5, #9
    3ec8:	0553      	lsls	r3, r2, #21
    3eca:	4680      	mov	r8, r0
    3ecc:	0b2d      	lsrs	r5, r5, #12
    3ece:	0d5b      	lsrs	r3, r3, #21
    3ed0:	400c      	ands	r4, r1
    3ed2:	e67d      	b.n	3bd0 <__aeabi_dmul+0xcc>
    3ed4:	2280      	movs	r2, #128	; 0x80
    3ed6:	4659      	mov	r1, fp
    3ed8:	0312      	lsls	r2, r2, #12
    3eda:	4211      	tst	r1, r2
    3edc:	d008      	beq.n	3ef0 <__aeabi_dmul+0x3ec>
    3ede:	4215      	tst	r5, r2
    3ee0:	d106      	bne.n	3ef0 <__aeabi_dmul+0x3ec>
    3ee2:	4315      	orrs	r5, r2
    3ee4:	032d      	lsls	r5, r5, #12
    3ee6:	4698      	mov	r8, r3
    3ee8:	0b2d      	lsrs	r5, r5, #12
    3eea:	464c      	mov	r4, r9
    3eec:	4b41      	ldr	r3, [pc, #260]	; (3ff4 <__aeabi_dmul+0x4f0>)
    3eee:	e66f      	b.n	3bd0 <__aeabi_dmul+0xcc>
    3ef0:	465d      	mov	r5, fp
    3ef2:	4315      	orrs	r5, r2
    3ef4:	032d      	lsls	r5, r5, #12
    3ef6:	0b2d      	lsrs	r5, r5, #12
    3ef8:	4b3e      	ldr	r3, [pc, #248]	; (3ff4 <__aeabi_dmul+0x4f0>)
    3efa:	e669      	b.n	3bd0 <__aeabi_dmul+0xcc>
    3efc:	0003      	movs	r3, r0
    3efe:	4655      	mov	r5, sl
    3f00:	3b28      	subs	r3, #40	; 0x28
    3f02:	409d      	lsls	r5, r3
    3f04:	2300      	movs	r3, #0
    3f06:	e6bc      	b.n	3c82 <__aeabi_dmul+0x17e>
    3f08:	4650      	mov	r0, sl
    3f0a:	f000 fc37 	bl	477c <__clzsi2>
    3f0e:	3020      	adds	r0, #32
    3f10:	e6a8      	b.n	3c64 <__aeabi_dmul+0x160>
    3f12:	0003      	movs	r3, r0
    3f14:	3b28      	subs	r3, #40	; 0x28
    3f16:	409f      	lsls	r7, r3
    3f18:	2300      	movs	r3, #0
    3f1a:	46bb      	mov	fp, r7
    3f1c:	4698      	mov	r8, r3
    3f1e:	e689      	b.n	3c34 <__aeabi_dmul+0x130>
    3f20:	f000 fc2c 	bl	477c <__clzsi2>
    3f24:	3020      	adds	r0, #32
    3f26:	e673      	b.n	3c10 <__aeabi_dmul+0x10c>
    3f28:	2401      	movs	r4, #1
    3f2a:	1aa6      	subs	r6, r4, r2
    3f2c:	2e38      	cmp	r6, #56	; 0x38
    3f2e:	dd07      	ble.n	3f40 <__aeabi_dmul+0x43c>
    3f30:	2200      	movs	r2, #0
    3f32:	400c      	ands	r4, r1
    3f34:	2300      	movs	r3, #0
    3f36:	2500      	movs	r5, #0
    3f38:	4690      	mov	r8, r2
    3f3a:	e649      	b.n	3bd0 <__aeabi_dmul+0xcc>
    3f3c:	9e02      	ldr	r6, [sp, #8]
    3f3e:	e7a3      	b.n	3e88 <__aeabi_dmul+0x384>
    3f40:	2e1f      	cmp	r6, #31
    3f42:	dc20      	bgt.n	3f86 <__aeabi_dmul+0x482>
    3f44:	2220      	movs	r2, #32
    3f46:	002c      	movs	r4, r5
    3f48:	0018      	movs	r0, r3
    3f4a:	1b92      	subs	r2, r2, r6
    3f4c:	40f0      	lsrs	r0, r6
    3f4e:	4094      	lsls	r4, r2
    3f50:	4093      	lsls	r3, r2
    3f52:	4304      	orrs	r4, r0
    3f54:	1e58      	subs	r0, r3, #1
    3f56:	4183      	sbcs	r3, r0
    3f58:	431c      	orrs	r4, r3
    3f5a:	40f5      	lsrs	r5, r6
    3f5c:	0763      	lsls	r3, r4, #29
    3f5e:	d009      	beq.n	3f74 <__aeabi_dmul+0x470>
    3f60:	230f      	movs	r3, #15
    3f62:	4023      	ands	r3, r4
    3f64:	2b04      	cmp	r3, #4
    3f66:	d005      	beq.n	3f74 <__aeabi_dmul+0x470>
    3f68:	0023      	movs	r3, r4
    3f6a:	1d1c      	adds	r4, r3, #4
    3f6c:	429c      	cmp	r4, r3
    3f6e:	4192      	sbcs	r2, r2
    3f70:	4252      	negs	r2, r2
    3f72:	18ad      	adds	r5, r5, r2
    3f74:	022b      	lsls	r3, r5, #8
    3f76:	d51f      	bpl.n	3fb8 <__aeabi_dmul+0x4b4>
    3f78:	2401      	movs	r4, #1
    3f7a:	2200      	movs	r2, #0
    3f7c:	400c      	ands	r4, r1
    3f7e:	2301      	movs	r3, #1
    3f80:	2500      	movs	r5, #0
    3f82:	4690      	mov	r8, r2
    3f84:	e624      	b.n	3bd0 <__aeabi_dmul+0xcc>
    3f86:	201f      	movs	r0, #31
    3f88:	002c      	movs	r4, r5
    3f8a:	4240      	negs	r0, r0
    3f8c:	1a82      	subs	r2, r0, r2
    3f8e:	40d4      	lsrs	r4, r2
    3f90:	2e20      	cmp	r6, #32
    3f92:	d01c      	beq.n	3fce <__aeabi_dmul+0x4ca>
    3f94:	2240      	movs	r2, #64	; 0x40
    3f96:	1b96      	subs	r6, r2, r6
    3f98:	40b5      	lsls	r5, r6
    3f9a:	432b      	orrs	r3, r5
    3f9c:	1e58      	subs	r0, r3, #1
    3f9e:	4183      	sbcs	r3, r0
    3fa0:	2007      	movs	r0, #7
    3fa2:	4323      	orrs	r3, r4
    3fa4:	4018      	ands	r0, r3
    3fa6:	2500      	movs	r5, #0
    3fa8:	2800      	cmp	r0, #0
    3faa:	d009      	beq.n	3fc0 <__aeabi_dmul+0x4bc>
    3fac:	220f      	movs	r2, #15
    3fae:	2500      	movs	r5, #0
    3fb0:	401a      	ands	r2, r3
    3fb2:	001c      	movs	r4, r3
    3fb4:	2a04      	cmp	r2, #4
    3fb6:	d1d8      	bne.n	3f6a <__aeabi_dmul+0x466>
    3fb8:	0023      	movs	r3, r4
    3fba:	0768      	lsls	r0, r5, #29
    3fbc:	026d      	lsls	r5, r5, #9
    3fbe:	0b2d      	lsrs	r5, r5, #12
    3fc0:	2401      	movs	r4, #1
    3fc2:	08db      	lsrs	r3, r3, #3
    3fc4:	4303      	orrs	r3, r0
    3fc6:	4698      	mov	r8, r3
    3fc8:	400c      	ands	r4, r1
    3fca:	2300      	movs	r3, #0
    3fcc:	e600      	b.n	3bd0 <__aeabi_dmul+0xcc>
    3fce:	2500      	movs	r5, #0
    3fd0:	e7e3      	b.n	3f9a <__aeabi_dmul+0x496>
    3fd2:	2280      	movs	r2, #128	; 0x80
    3fd4:	2401      	movs	r4, #1
    3fd6:	0312      	lsls	r2, r2, #12
    3fd8:	4315      	orrs	r5, r2
    3fda:	032d      	lsls	r5, r5, #12
    3fdc:	4698      	mov	r8, r3
    3fde:	0b2d      	lsrs	r5, r5, #12
    3fe0:	400c      	ands	r4, r1
    3fe2:	4b04      	ldr	r3, [pc, #16]	; (3ff4 <__aeabi_dmul+0x4f0>)
    3fe4:	e5f4      	b.n	3bd0 <__aeabi_dmul+0xcc>
    3fe6:	46c0      	nop			; (mov r8, r8)
    3fe8:	000003ff 	.word	0x000003ff
    3fec:	feffffff 	.word	0xfeffffff
    3ff0:	000007fe 	.word	0x000007fe
    3ff4:	000007ff 	.word	0x000007ff

00003ff8 <__aeabi_dsub>:
    3ff8:	b5f0      	push	{r4, r5, r6, r7, lr}
    3ffa:	4657      	mov	r7, sl
    3ffc:	464e      	mov	r6, r9
    3ffe:	4645      	mov	r5, r8
    4000:	b4e0      	push	{r5, r6, r7}
    4002:	000e      	movs	r6, r1
    4004:	0011      	movs	r1, r2
    4006:	0ff2      	lsrs	r2, r6, #31
    4008:	4692      	mov	sl, r2
    400a:	00c5      	lsls	r5, r0, #3
    400c:	0f42      	lsrs	r2, r0, #29
    400e:	0318      	lsls	r0, r3, #12
    4010:	0337      	lsls	r7, r6, #12
    4012:	0074      	lsls	r4, r6, #1
    4014:	0a40      	lsrs	r0, r0, #9
    4016:	0f4e      	lsrs	r6, r1, #29
    4018:	0a7f      	lsrs	r7, r7, #9
    401a:	4330      	orrs	r0, r6
    401c:	4ecf      	ldr	r6, [pc, #828]	; (435c <__aeabi_dsub+0x364>)
    401e:	4317      	orrs	r7, r2
    4020:	005a      	lsls	r2, r3, #1
    4022:	0d64      	lsrs	r4, r4, #21
    4024:	0d52      	lsrs	r2, r2, #21
    4026:	0fdb      	lsrs	r3, r3, #31
    4028:	00c9      	lsls	r1, r1, #3
    402a:	42b2      	cmp	r2, r6
    402c:	d100      	bne.n	4030 <__aeabi_dsub+0x38>
    402e:	e0e5      	b.n	41fc <__aeabi_dsub+0x204>
    4030:	2601      	movs	r6, #1
    4032:	4073      	eors	r3, r6
    4034:	1aa6      	subs	r6, r4, r2
    4036:	46b4      	mov	ip, r6
    4038:	4553      	cmp	r3, sl
    403a:	d100      	bne.n	403e <__aeabi_dsub+0x46>
    403c:	e0af      	b.n	419e <__aeabi_dsub+0x1a6>
    403e:	2e00      	cmp	r6, #0
    4040:	dc00      	bgt.n	4044 <__aeabi_dsub+0x4c>
    4042:	e10d      	b.n	4260 <__aeabi_dsub+0x268>
    4044:	2a00      	cmp	r2, #0
    4046:	d13a      	bne.n	40be <__aeabi_dsub+0xc6>
    4048:	0003      	movs	r3, r0
    404a:	430b      	orrs	r3, r1
    404c:	d000      	beq.n	4050 <__aeabi_dsub+0x58>
    404e:	e0e4      	b.n	421a <__aeabi_dsub+0x222>
    4050:	076b      	lsls	r3, r5, #29
    4052:	d009      	beq.n	4068 <__aeabi_dsub+0x70>
    4054:	230f      	movs	r3, #15
    4056:	402b      	ands	r3, r5
    4058:	2b04      	cmp	r3, #4
    405a:	d005      	beq.n	4068 <__aeabi_dsub+0x70>
    405c:	1d2b      	adds	r3, r5, #4
    405e:	42ab      	cmp	r3, r5
    4060:	41ad      	sbcs	r5, r5
    4062:	426d      	negs	r5, r5
    4064:	197f      	adds	r7, r7, r5
    4066:	001d      	movs	r5, r3
    4068:	023b      	lsls	r3, r7, #8
    406a:	d400      	bmi.n	406e <__aeabi_dsub+0x76>
    406c:	e088      	b.n	4180 <__aeabi_dsub+0x188>
    406e:	4bbb      	ldr	r3, [pc, #748]	; (435c <__aeabi_dsub+0x364>)
    4070:	3401      	adds	r4, #1
    4072:	429c      	cmp	r4, r3
    4074:	d100      	bne.n	4078 <__aeabi_dsub+0x80>
    4076:	e110      	b.n	429a <__aeabi_dsub+0x2a2>
    4078:	003a      	movs	r2, r7
    407a:	4bb9      	ldr	r3, [pc, #740]	; (4360 <__aeabi_dsub+0x368>)
    407c:	4651      	mov	r1, sl
    407e:	401a      	ands	r2, r3
    4080:	2301      	movs	r3, #1
    4082:	0750      	lsls	r0, r2, #29
    4084:	08ed      	lsrs	r5, r5, #3
    4086:	0252      	lsls	r2, r2, #9
    4088:	0564      	lsls	r4, r4, #21
    408a:	4305      	orrs	r5, r0
    408c:	0b12      	lsrs	r2, r2, #12
    408e:	0d64      	lsrs	r4, r4, #21
    4090:	400b      	ands	r3, r1
    4092:	2100      	movs	r1, #0
    4094:	0028      	movs	r0, r5
    4096:	0312      	lsls	r2, r2, #12
    4098:	0d0d      	lsrs	r5, r1, #20
    409a:	0b12      	lsrs	r2, r2, #12
    409c:	0564      	lsls	r4, r4, #21
    409e:	052d      	lsls	r5, r5, #20
    40a0:	4315      	orrs	r5, r2
    40a2:	0862      	lsrs	r2, r4, #1
    40a4:	4caf      	ldr	r4, [pc, #700]	; (4364 <__aeabi_dsub+0x36c>)
    40a6:	07db      	lsls	r3, r3, #31
    40a8:	402c      	ands	r4, r5
    40aa:	4314      	orrs	r4, r2
    40ac:	0064      	lsls	r4, r4, #1
    40ae:	0864      	lsrs	r4, r4, #1
    40b0:	431c      	orrs	r4, r3
    40b2:	0021      	movs	r1, r4
    40b4:	bc1c      	pop	{r2, r3, r4}
    40b6:	4690      	mov	r8, r2
    40b8:	4699      	mov	r9, r3
    40ba:	46a2      	mov	sl, r4
    40bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    40be:	4ba7      	ldr	r3, [pc, #668]	; (435c <__aeabi_dsub+0x364>)
    40c0:	429c      	cmp	r4, r3
    40c2:	d0c5      	beq.n	4050 <__aeabi_dsub+0x58>
    40c4:	2380      	movs	r3, #128	; 0x80
    40c6:	041b      	lsls	r3, r3, #16
    40c8:	4318      	orrs	r0, r3
    40ca:	4663      	mov	r3, ip
    40cc:	2b38      	cmp	r3, #56	; 0x38
    40ce:	dd00      	ble.n	40d2 <__aeabi_dsub+0xda>
    40d0:	e0fd      	b.n	42ce <__aeabi_dsub+0x2d6>
    40d2:	2b1f      	cmp	r3, #31
    40d4:	dd00      	ble.n	40d8 <__aeabi_dsub+0xe0>
    40d6:	e130      	b.n	433a <__aeabi_dsub+0x342>
    40d8:	4662      	mov	r2, ip
    40da:	2320      	movs	r3, #32
    40dc:	1a9b      	subs	r3, r3, r2
    40de:	0002      	movs	r2, r0
    40e0:	409a      	lsls	r2, r3
    40e2:	4666      	mov	r6, ip
    40e4:	4690      	mov	r8, r2
    40e6:	000a      	movs	r2, r1
    40e8:	4099      	lsls	r1, r3
    40ea:	40f2      	lsrs	r2, r6
    40ec:	4646      	mov	r6, r8
    40ee:	1e4b      	subs	r3, r1, #1
    40f0:	4199      	sbcs	r1, r3
    40f2:	4332      	orrs	r2, r6
    40f4:	4311      	orrs	r1, r2
    40f6:	4663      	mov	r3, ip
    40f8:	0002      	movs	r2, r0
    40fa:	40da      	lsrs	r2, r3
    40fc:	1a69      	subs	r1, r5, r1
    40fe:	428d      	cmp	r5, r1
    4100:	419b      	sbcs	r3, r3
    4102:	000d      	movs	r5, r1
    4104:	1aba      	subs	r2, r7, r2
    4106:	425b      	negs	r3, r3
    4108:	1ad7      	subs	r7, r2, r3
    410a:	023b      	lsls	r3, r7, #8
    410c:	d535      	bpl.n	417a <__aeabi_dsub+0x182>
    410e:	027a      	lsls	r2, r7, #9
    4110:	0a53      	lsrs	r3, r2, #9
    4112:	4698      	mov	r8, r3
    4114:	4643      	mov	r3, r8
    4116:	2b00      	cmp	r3, #0
    4118:	d100      	bne.n	411c <__aeabi_dsub+0x124>
    411a:	e0c4      	b.n	42a6 <__aeabi_dsub+0x2ae>
    411c:	4640      	mov	r0, r8
    411e:	f000 fb2d 	bl	477c <__clzsi2>
    4122:	0003      	movs	r3, r0
    4124:	3b08      	subs	r3, #8
    4126:	2b1f      	cmp	r3, #31
    4128:	dd00      	ble.n	412c <__aeabi_dsub+0x134>
    412a:	e0c5      	b.n	42b8 <__aeabi_dsub+0x2c0>
    412c:	2220      	movs	r2, #32
    412e:	0029      	movs	r1, r5
    4130:	1ad2      	subs	r2, r2, r3
    4132:	4647      	mov	r7, r8
    4134:	40d1      	lsrs	r1, r2
    4136:	409f      	lsls	r7, r3
    4138:	000a      	movs	r2, r1
    413a:	409d      	lsls	r5, r3
    413c:	433a      	orrs	r2, r7
    413e:	429c      	cmp	r4, r3
    4140:	dd00      	ble.n	4144 <__aeabi_dsub+0x14c>
    4142:	e0c0      	b.n	42c6 <__aeabi_dsub+0x2ce>
    4144:	1b1c      	subs	r4, r3, r4
    4146:	1c63      	adds	r3, r4, #1
    4148:	2b1f      	cmp	r3, #31
    414a:	dd00      	ble.n	414e <__aeabi_dsub+0x156>
    414c:	e0e4      	b.n	4318 <__aeabi_dsub+0x320>
    414e:	2120      	movs	r1, #32
    4150:	0014      	movs	r4, r2
    4152:	0028      	movs	r0, r5
    4154:	1ac9      	subs	r1, r1, r3
    4156:	40d8      	lsrs	r0, r3
    4158:	408c      	lsls	r4, r1
    415a:	408d      	lsls	r5, r1
    415c:	4304      	orrs	r4, r0
    415e:	40da      	lsrs	r2, r3
    4160:	1e68      	subs	r0, r5, #1
    4162:	4185      	sbcs	r5, r0
    4164:	0017      	movs	r7, r2
    4166:	4325      	orrs	r5, r4
    4168:	2400      	movs	r4, #0
    416a:	e771      	b.n	4050 <__aeabi_dsub+0x58>
    416c:	4642      	mov	r2, r8
    416e:	4663      	mov	r3, ip
    4170:	431a      	orrs	r2, r3
    4172:	d100      	bne.n	4176 <__aeabi_dsub+0x17e>
    4174:	e24c      	b.n	4610 <__aeabi_dsub+0x618>
    4176:	4667      	mov	r7, ip
    4178:	4645      	mov	r5, r8
    417a:	076b      	lsls	r3, r5, #29
    417c:	d000      	beq.n	4180 <__aeabi_dsub+0x188>
    417e:	e769      	b.n	4054 <__aeabi_dsub+0x5c>
    4180:	2301      	movs	r3, #1
    4182:	4651      	mov	r1, sl
    4184:	0778      	lsls	r0, r7, #29
    4186:	08ed      	lsrs	r5, r5, #3
    4188:	08fa      	lsrs	r2, r7, #3
    418a:	400b      	ands	r3, r1
    418c:	4305      	orrs	r5, r0
    418e:	4973      	ldr	r1, [pc, #460]	; (435c <__aeabi_dsub+0x364>)
    4190:	428c      	cmp	r4, r1
    4192:	d038      	beq.n	4206 <__aeabi_dsub+0x20e>
    4194:	0312      	lsls	r2, r2, #12
    4196:	0564      	lsls	r4, r4, #21
    4198:	0b12      	lsrs	r2, r2, #12
    419a:	0d64      	lsrs	r4, r4, #21
    419c:	e779      	b.n	4092 <__aeabi_dsub+0x9a>
    419e:	2e00      	cmp	r6, #0
    41a0:	dc00      	bgt.n	41a4 <__aeabi_dsub+0x1ac>
    41a2:	e09a      	b.n	42da <__aeabi_dsub+0x2e2>
    41a4:	2a00      	cmp	r2, #0
    41a6:	d047      	beq.n	4238 <__aeabi_dsub+0x240>
    41a8:	4a6c      	ldr	r2, [pc, #432]	; (435c <__aeabi_dsub+0x364>)
    41aa:	4294      	cmp	r4, r2
    41ac:	d100      	bne.n	41b0 <__aeabi_dsub+0x1b8>
    41ae:	e74f      	b.n	4050 <__aeabi_dsub+0x58>
    41b0:	2280      	movs	r2, #128	; 0x80
    41b2:	0412      	lsls	r2, r2, #16
    41b4:	4310      	orrs	r0, r2
    41b6:	4662      	mov	r2, ip
    41b8:	2a38      	cmp	r2, #56	; 0x38
    41ba:	dc00      	bgt.n	41be <__aeabi_dsub+0x1c6>
    41bc:	e108      	b.n	43d0 <__aeabi_dsub+0x3d8>
    41be:	4301      	orrs	r1, r0
    41c0:	1e48      	subs	r0, r1, #1
    41c2:	4181      	sbcs	r1, r0
    41c4:	2200      	movs	r2, #0
    41c6:	b2c9      	uxtb	r1, r1
    41c8:	1949      	adds	r1, r1, r5
    41ca:	19d2      	adds	r2, r2, r7
    41cc:	42a9      	cmp	r1, r5
    41ce:	41bf      	sbcs	r7, r7
    41d0:	000d      	movs	r5, r1
    41d2:	427f      	negs	r7, r7
    41d4:	18bf      	adds	r7, r7, r2
    41d6:	023a      	lsls	r2, r7, #8
    41d8:	d400      	bmi.n	41dc <__aeabi_dsub+0x1e4>
    41da:	e142      	b.n	4462 <__aeabi_dsub+0x46a>
    41dc:	4a5f      	ldr	r2, [pc, #380]	; (435c <__aeabi_dsub+0x364>)
    41de:	3401      	adds	r4, #1
    41e0:	4294      	cmp	r4, r2
    41e2:	d100      	bne.n	41e6 <__aeabi_dsub+0x1ee>
    41e4:	e14e      	b.n	4484 <__aeabi_dsub+0x48c>
    41e6:	2001      	movs	r0, #1
    41e8:	4a5d      	ldr	r2, [pc, #372]	; (4360 <__aeabi_dsub+0x368>)
    41ea:	0869      	lsrs	r1, r5, #1
    41ec:	403a      	ands	r2, r7
    41ee:	4028      	ands	r0, r5
    41f0:	4308      	orrs	r0, r1
    41f2:	07d5      	lsls	r5, r2, #31
    41f4:	4305      	orrs	r5, r0
    41f6:	0857      	lsrs	r7, r2, #1
    41f8:	469a      	mov	sl, r3
    41fa:	e729      	b.n	4050 <__aeabi_dsub+0x58>
    41fc:	0006      	movs	r6, r0
    41fe:	430e      	orrs	r6, r1
    4200:	d000      	beq.n	4204 <__aeabi_dsub+0x20c>
    4202:	e717      	b.n	4034 <__aeabi_dsub+0x3c>
    4204:	e714      	b.n	4030 <__aeabi_dsub+0x38>
    4206:	0029      	movs	r1, r5
    4208:	4311      	orrs	r1, r2
    420a:	d100      	bne.n	420e <__aeabi_dsub+0x216>
    420c:	e1f9      	b.n	4602 <__aeabi_dsub+0x60a>
    420e:	2180      	movs	r1, #128	; 0x80
    4210:	0309      	lsls	r1, r1, #12
    4212:	430a      	orrs	r2, r1
    4214:	0312      	lsls	r2, r2, #12
    4216:	0b12      	lsrs	r2, r2, #12
    4218:	e73b      	b.n	4092 <__aeabi_dsub+0x9a>
    421a:	2301      	movs	r3, #1
    421c:	425b      	negs	r3, r3
    421e:	4698      	mov	r8, r3
    4220:	44c4      	add	ip, r8
    4222:	4663      	mov	r3, ip
    4224:	2b00      	cmp	r3, #0
    4226:	d172      	bne.n	430e <__aeabi_dsub+0x316>
    4228:	1a69      	subs	r1, r5, r1
    422a:	428d      	cmp	r5, r1
    422c:	419b      	sbcs	r3, r3
    422e:	1a3f      	subs	r7, r7, r0
    4230:	425b      	negs	r3, r3
    4232:	1aff      	subs	r7, r7, r3
    4234:	000d      	movs	r5, r1
    4236:	e768      	b.n	410a <__aeabi_dsub+0x112>
    4238:	0002      	movs	r2, r0
    423a:	430a      	orrs	r2, r1
    423c:	d100      	bne.n	4240 <__aeabi_dsub+0x248>
    423e:	e707      	b.n	4050 <__aeabi_dsub+0x58>
    4240:	2201      	movs	r2, #1
    4242:	4252      	negs	r2, r2
    4244:	4690      	mov	r8, r2
    4246:	44c4      	add	ip, r8
    4248:	4662      	mov	r2, ip
    424a:	2a00      	cmp	r2, #0
    424c:	d000      	beq.n	4250 <__aeabi_dsub+0x258>
    424e:	e0e6      	b.n	441e <__aeabi_dsub+0x426>
    4250:	1869      	adds	r1, r5, r1
    4252:	42a9      	cmp	r1, r5
    4254:	41b6      	sbcs	r6, r6
    4256:	183f      	adds	r7, r7, r0
    4258:	4276      	negs	r6, r6
    425a:	19f7      	adds	r7, r6, r7
    425c:	000d      	movs	r5, r1
    425e:	e7ba      	b.n	41d6 <__aeabi_dsub+0x1de>
    4260:	2e00      	cmp	r6, #0
    4262:	d000      	beq.n	4266 <__aeabi_dsub+0x26e>
    4264:	e080      	b.n	4368 <__aeabi_dsub+0x370>
    4266:	1c62      	adds	r2, r4, #1
    4268:	0552      	lsls	r2, r2, #21
    426a:	0d52      	lsrs	r2, r2, #21
    426c:	2a01      	cmp	r2, #1
    426e:	dc00      	bgt.n	4272 <__aeabi_dsub+0x27a>
    4270:	e0f9      	b.n	4466 <__aeabi_dsub+0x46e>
    4272:	1a6a      	subs	r2, r5, r1
    4274:	4691      	mov	r9, r2
    4276:	454d      	cmp	r5, r9
    4278:	41b6      	sbcs	r6, r6
    427a:	1a3a      	subs	r2, r7, r0
    427c:	4276      	negs	r6, r6
    427e:	1b92      	subs	r2, r2, r6
    4280:	4690      	mov	r8, r2
    4282:	0212      	lsls	r2, r2, #8
    4284:	d400      	bmi.n	4288 <__aeabi_dsub+0x290>
    4286:	e099      	b.n	43bc <__aeabi_dsub+0x3c4>
    4288:	1b4d      	subs	r5, r1, r5
    428a:	42a9      	cmp	r1, r5
    428c:	4189      	sbcs	r1, r1
    428e:	1bc7      	subs	r7, r0, r7
    4290:	4249      	negs	r1, r1
    4292:	1a7a      	subs	r2, r7, r1
    4294:	4690      	mov	r8, r2
    4296:	469a      	mov	sl, r3
    4298:	e73c      	b.n	4114 <__aeabi_dsub+0x11c>
    429a:	4652      	mov	r2, sl
    429c:	2301      	movs	r3, #1
    429e:	2500      	movs	r5, #0
    42a0:	4013      	ands	r3, r2
    42a2:	2200      	movs	r2, #0
    42a4:	e6f5      	b.n	4092 <__aeabi_dsub+0x9a>
    42a6:	0028      	movs	r0, r5
    42a8:	f000 fa68 	bl	477c <__clzsi2>
    42ac:	3020      	adds	r0, #32
    42ae:	0003      	movs	r3, r0
    42b0:	3b08      	subs	r3, #8
    42b2:	2b1f      	cmp	r3, #31
    42b4:	dc00      	bgt.n	42b8 <__aeabi_dsub+0x2c0>
    42b6:	e739      	b.n	412c <__aeabi_dsub+0x134>
    42b8:	002a      	movs	r2, r5
    42ba:	3828      	subs	r0, #40	; 0x28
    42bc:	4082      	lsls	r2, r0
    42be:	2500      	movs	r5, #0
    42c0:	429c      	cmp	r4, r3
    42c2:	dc00      	bgt.n	42c6 <__aeabi_dsub+0x2ce>
    42c4:	e73e      	b.n	4144 <__aeabi_dsub+0x14c>
    42c6:	4f26      	ldr	r7, [pc, #152]	; (4360 <__aeabi_dsub+0x368>)
    42c8:	1ae4      	subs	r4, r4, r3
    42ca:	4017      	ands	r7, r2
    42cc:	e6c0      	b.n	4050 <__aeabi_dsub+0x58>
    42ce:	4301      	orrs	r1, r0
    42d0:	1e48      	subs	r0, r1, #1
    42d2:	4181      	sbcs	r1, r0
    42d4:	2200      	movs	r2, #0
    42d6:	b2c9      	uxtb	r1, r1
    42d8:	e710      	b.n	40fc <__aeabi_dsub+0x104>
    42da:	2e00      	cmp	r6, #0
    42dc:	d000      	beq.n	42e0 <__aeabi_dsub+0x2e8>
    42de:	e0f1      	b.n	44c4 <__aeabi_dsub+0x4cc>
    42e0:	1c62      	adds	r2, r4, #1
    42e2:	4694      	mov	ip, r2
    42e4:	0552      	lsls	r2, r2, #21
    42e6:	0d52      	lsrs	r2, r2, #21
    42e8:	2a01      	cmp	r2, #1
    42ea:	dc00      	bgt.n	42ee <__aeabi_dsub+0x2f6>
    42ec:	e0a0      	b.n	4430 <__aeabi_dsub+0x438>
    42ee:	4a1b      	ldr	r2, [pc, #108]	; (435c <__aeabi_dsub+0x364>)
    42f0:	4594      	cmp	ip, r2
    42f2:	d100      	bne.n	42f6 <__aeabi_dsub+0x2fe>
    42f4:	e0c5      	b.n	4482 <__aeabi_dsub+0x48a>
    42f6:	1869      	adds	r1, r5, r1
    42f8:	42a9      	cmp	r1, r5
    42fa:	4192      	sbcs	r2, r2
    42fc:	183f      	adds	r7, r7, r0
    42fe:	4252      	negs	r2, r2
    4300:	19d2      	adds	r2, r2, r7
    4302:	0849      	lsrs	r1, r1, #1
    4304:	07d5      	lsls	r5, r2, #31
    4306:	430d      	orrs	r5, r1
    4308:	0857      	lsrs	r7, r2, #1
    430a:	4664      	mov	r4, ip
    430c:	e6a0      	b.n	4050 <__aeabi_dsub+0x58>
    430e:	4b13      	ldr	r3, [pc, #76]	; (435c <__aeabi_dsub+0x364>)
    4310:	429c      	cmp	r4, r3
    4312:	d000      	beq.n	4316 <__aeabi_dsub+0x31e>
    4314:	e6d9      	b.n	40ca <__aeabi_dsub+0xd2>
    4316:	e69b      	b.n	4050 <__aeabi_dsub+0x58>
    4318:	0011      	movs	r1, r2
    431a:	3c1f      	subs	r4, #31
    431c:	40e1      	lsrs	r1, r4
    431e:	000c      	movs	r4, r1
    4320:	2b20      	cmp	r3, #32
    4322:	d100      	bne.n	4326 <__aeabi_dsub+0x32e>
    4324:	e080      	b.n	4428 <__aeabi_dsub+0x430>
    4326:	2140      	movs	r1, #64	; 0x40
    4328:	1acb      	subs	r3, r1, r3
    432a:	409a      	lsls	r2, r3
    432c:	4315      	orrs	r5, r2
    432e:	1e6a      	subs	r2, r5, #1
    4330:	4195      	sbcs	r5, r2
    4332:	2700      	movs	r7, #0
    4334:	4325      	orrs	r5, r4
    4336:	2400      	movs	r4, #0
    4338:	e71f      	b.n	417a <__aeabi_dsub+0x182>
    433a:	4663      	mov	r3, ip
    433c:	0002      	movs	r2, r0
    433e:	3b20      	subs	r3, #32
    4340:	40da      	lsrs	r2, r3
    4342:	4663      	mov	r3, ip
    4344:	2b20      	cmp	r3, #32
    4346:	d071      	beq.n	442c <__aeabi_dsub+0x434>
    4348:	2340      	movs	r3, #64	; 0x40
    434a:	4666      	mov	r6, ip
    434c:	1b9b      	subs	r3, r3, r6
    434e:	4098      	lsls	r0, r3
    4350:	4301      	orrs	r1, r0
    4352:	1e48      	subs	r0, r1, #1
    4354:	4181      	sbcs	r1, r0
    4356:	4311      	orrs	r1, r2
    4358:	2200      	movs	r2, #0
    435a:	e6cf      	b.n	40fc <__aeabi_dsub+0x104>
    435c:	000007ff 	.word	0x000007ff
    4360:	ff7fffff 	.word	0xff7fffff
    4364:	800fffff 	.word	0x800fffff
    4368:	2c00      	cmp	r4, #0
    436a:	d048      	beq.n	43fe <__aeabi_dsub+0x406>
    436c:	4cca      	ldr	r4, [pc, #808]	; (4698 <__aeabi_dsub+0x6a0>)
    436e:	42a2      	cmp	r2, r4
    4370:	d100      	bne.n	4374 <__aeabi_dsub+0x37c>
    4372:	e0a2      	b.n	44ba <__aeabi_dsub+0x4c2>
    4374:	4274      	negs	r4, r6
    4376:	46a1      	mov	r9, r4
    4378:	2480      	movs	r4, #128	; 0x80
    437a:	0424      	lsls	r4, r4, #16
    437c:	4327      	orrs	r7, r4
    437e:	464c      	mov	r4, r9
    4380:	2c38      	cmp	r4, #56	; 0x38
    4382:	dd00      	ble.n	4386 <__aeabi_dsub+0x38e>
    4384:	e0db      	b.n	453e <__aeabi_dsub+0x546>
    4386:	2c1f      	cmp	r4, #31
    4388:	dd00      	ble.n	438c <__aeabi_dsub+0x394>
    438a:	e144      	b.n	4616 <__aeabi_dsub+0x61e>
    438c:	464e      	mov	r6, r9
    438e:	2420      	movs	r4, #32
    4390:	1ba4      	subs	r4, r4, r6
    4392:	003e      	movs	r6, r7
    4394:	40a6      	lsls	r6, r4
    4396:	46a2      	mov	sl, r4
    4398:	46b0      	mov	r8, r6
    439a:	464c      	mov	r4, r9
    439c:	002e      	movs	r6, r5
    439e:	40e6      	lsrs	r6, r4
    43a0:	46b4      	mov	ip, r6
    43a2:	4646      	mov	r6, r8
    43a4:	4664      	mov	r4, ip
    43a6:	4326      	orrs	r6, r4
    43a8:	4654      	mov	r4, sl
    43aa:	40a5      	lsls	r5, r4
    43ac:	1e6c      	subs	r4, r5, #1
    43ae:	41a5      	sbcs	r5, r4
    43b0:	0034      	movs	r4, r6
    43b2:	432c      	orrs	r4, r5
    43b4:	464d      	mov	r5, r9
    43b6:	40ef      	lsrs	r7, r5
    43b8:	1b0d      	subs	r5, r1, r4
    43ba:	e028      	b.n	440e <__aeabi_dsub+0x416>
    43bc:	464a      	mov	r2, r9
    43be:	4643      	mov	r3, r8
    43c0:	464d      	mov	r5, r9
    43c2:	431a      	orrs	r2, r3
    43c4:	d000      	beq.n	43c8 <__aeabi_dsub+0x3d0>
    43c6:	e6a5      	b.n	4114 <__aeabi_dsub+0x11c>
    43c8:	2300      	movs	r3, #0
    43ca:	2400      	movs	r4, #0
    43cc:	2500      	movs	r5, #0
    43ce:	e6de      	b.n	418e <__aeabi_dsub+0x196>
    43d0:	2a1f      	cmp	r2, #31
    43d2:	dc5a      	bgt.n	448a <__aeabi_dsub+0x492>
    43d4:	4666      	mov	r6, ip
    43d6:	2220      	movs	r2, #32
    43d8:	1b92      	subs	r2, r2, r6
    43da:	0006      	movs	r6, r0
    43dc:	4096      	lsls	r6, r2
    43de:	4691      	mov	r9, r2
    43e0:	46b0      	mov	r8, r6
    43e2:	4662      	mov	r2, ip
    43e4:	000e      	movs	r6, r1
    43e6:	40d6      	lsrs	r6, r2
    43e8:	4642      	mov	r2, r8
    43ea:	4316      	orrs	r6, r2
    43ec:	464a      	mov	r2, r9
    43ee:	4091      	lsls	r1, r2
    43f0:	1e4a      	subs	r2, r1, #1
    43f2:	4191      	sbcs	r1, r2
    43f4:	0002      	movs	r2, r0
    43f6:	4660      	mov	r0, ip
    43f8:	4331      	orrs	r1, r6
    43fa:	40c2      	lsrs	r2, r0
    43fc:	e6e4      	b.n	41c8 <__aeabi_dsub+0x1d0>
    43fe:	003c      	movs	r4, r7
    4400:	432c      	orrs	r4, r5
    4402:	d05a      	beq.n	44ba <__aeabi_dsub+0x4c2>
    4404:	43f4      	mvns	r4, r6
    4406:	46a1      	mov	r9, r4
    4408:	2c00      	cmp	r4, #0
    440a:	d152      	bne.n	44b2 <__aeabi_dsub+0x4ba>
    440c:	1b4d      	subs	r5, r1, r5
    440e:	42a9      	cmp	r1, r5
    4410:	4189      	sbcs	r1, r1
    4412:	1bc7      	subs	r7, r0, r7
    4414:	4249      	negs	r1, r1
    4416:	1a7f      	subs	r7, r7, r1
    4418:	0014      	movs	r4, r2
    441a:	469a      	mov	sl, r3
    441c:	e675      	b.n	410a <__aeabi_dsub+0x112>
    441e:	4a9e      	ldr	r2, [pc, #632]	; (4698 <__aeabi_dsub+0x6a0>)
    4420:	4294      	cmp	r4, r2
    4422:	d000      	beq.n	4426 <__aeabi_dsub+0x42e>
    4424:	e6c7      	b.n	41b6 <__aeabi_dsub+0x1be>
    4426:	e613      	b.n	4050 <__aeabi_dsub+0x58>
    4428:	2200      	movs	r2, #0
    442a:	e77f      	b.n	432c <__aeabi_dsub+0x334>
    442c:	2000      	movs	r0, #0
    442e:	e78f      	b.n	4350 <__aeabi_dsub+0x358>
    4430:	2c00      	cmp	r4, #0
    4432:	d000      	beq.n	4436 <__aeabi_dsub+0x43e>
    4434:	e0c8      	b.n	45c8 <__aeabi_dsub+0x5d0>
    4436:	003b      	movs	r3, r7
    4438:	432b      	orrs	r3, r5
    443a:	d100      	bne.n	443e <__aeabi_dsub+0x446>
    443c:	e10f      	b.n	465e <__aeabi_dsub+0x666>
    443e:	0003      	movs	r3, r0
    4440:	430b      	orrs	r3, r1
    4442:	d100      	bne.n	4446 <__aeabi_dsub+0x44e>
    4444:	e604      	b.n	4050 <__aeabi_dsub+0x58>
    4446:	1869      	adds	r1, r5, r1
    4448:	42a9      	cmp	r1, r5
    444a:	419b      	sbcs	r3, r3
    444c:	183f      	adds	r7, r7, r0
    444e:	425b      	negs	r3, r3
    4450:	19df      	adds	r7, r3, r7
    4452:	023b      	lsls	r3, r7, #8
    4454:	d400      	bmi.n	4458 <__aeabi_dsub+0x460>
    4456:	e11a      	b.n	468e <__aeabi_dsub+0x696>
    4458:	4b90      	ldr	r3, [pc, #576]	; (469c <__aeabi_dsub+0x6a4>)
    445a:	000d      	movs	r5, r1
    445c:	401f      	ands	r7, r3
    445e:	4664      	mov	r4, ip
    4460:	e5f6      	b.n	4050 <__aeabi_dsub+0x58>
    4462:	469a      	mov	sl, r3
    4464:	e689      	b.n	417a <__aeabi_dsub+0x182>
    4466:	003a      	movs	r2, r7
    4468:	432a      	orrs	r2, r5
    446a:	2c00      	cmp	r4, #0
    446c:	d15c      	bne.n	4528 <__aeabi_dsub+0x530>
    446e:	2a00      	cmp	r2, #0
    4470:	d175      	bne.n	455e <__aeabi_dsub+0x566>
    4472:	0002      	movs	r2, r0
    4474:	430a      	orrs	r2, r1
    4476:	d100      	bne.n	447a <__aeabi_dsub+0x482>
    4478:	e0ca      	b.n	4610 <__aeabi_dsub+0x618>
    447a:	0007      	movs	r7, r0
    447c:	000d      	movs	r5, r1
    447e:	469a      	mov	sl, r3
    4480:	e5e6      	b.n	4050 <__aeabi_dsub+0x58>
    4482:	4664      	mov	r4, ip
    4484:	2200      	movs	r2, #0
    4486:	2500      	movs	r5, #0
    4488:	e681      	b.n	418e <__aeabi_dsub+0x196>
    448a:	4662      	mov	r2, ip
    448c:	0006      	movs	r6, r0
    448e:	3a20      	subs	r2, #32
    4490:	40d6      	lsrs	r6, r2
    4492:	4662      	mov	r2, ip
    4494:	46b0      	mov	r8, r6
    4496:	2a20      	cmp	r2, #32
    4498:	d100      	bne.n	449c <__aeabi_dsub+0x4a4>
    449a:	e0b7      	b.n	460c <__aeabi_dsub+0x614>
    449c:	2240      	movs	r2, #64	; 0x40
    449e:	4666      	mov	r6, ip
    44a0:	1b92      	subs	r2, r2, r6
    44a2:	4090      	lsls	r0, r2
    44a4:	4301      	orrs	r1, r0
    44a6:	4642      	mov	r2, r8
    44a8:	1e48      	subs	r0, r1, #1
    44aa:	4181      	sbcs	r1, r0
    44ac:	4311      	orrs	r1, r2
    44ae:	2200      	movs	r2, #0
    44b0:	e68a      	b.n	41c8 <__aeabi_dsub+0x1d0>
    44b2:	4c79      	ldr	r4, [pc, #484]	; (4698 <__aeabi_dsub+0x6a0>)
    44b4:	42a2      	cmp	r2, r4
    44b6:	d000      	beq.n	44ba <__aeabi_dsub+0x4c2>
    44b8:	e761      	b.n	437e <__aeabi_dsub+0x386>
    44ba:	0007      	movs	r7, r0
    44bc:	000d      	movs	r5, r1
    44be:	0014      	movs	r4, r2
    44c0:	469a      	mov	sl, r3
    44c2:	e5c5      	b.n	4050 <__aeabi_dsub+0x58>
    44c4:	2c00      	cmp	r4, #0
    44c6:	d141      	bne.n	454c <__aeabi_dsub+0x554>
    44c8:	003c      	movs	r4, r7
    44ca:	432c      	orrs	r4, r5
    44cc:	d078      	beq.n	45c0 <__aeabi_dsub+0x5c8>
    44ce:	43f4      	mvns	r4, r6
    44d0:	46a1      	mov	r9, r4
    44d2:	2c00      	cmp	r4, #0
    44d4:	d020      	beq.n	4518 <__aeabi_dsub+0x520>
    44d6:	4c70      	ldr	r4, [pc, #448]	; (4698 <__aeabi_dsub+0x6a0>)
    44d8:	42a2      	cmp	r2, r4
    44da:	d071      	beq.n	45c0 <__aeabi_dsub+0x5c8>
    44dc:	464c      	mov	r4, r9
    44de:	2c38      	cmp	r4, #56	; 0x38
    44e0:	dd00      	ble.n	44e4 <__aeabi_dsub+0x4ec>
    44e2:	e0b2      	b.n	464a <__aeabi_dsub+0x652>
    44e4:	2c1f      	cmp	r4, #31
    44e6:	dd00      	ble.n	44ea <__aeabi_dsub+0x4f2>
    44e8:	e0bc      	b.n	4664 <__aeabi_dsub+0x66c>
    44ea:	2620      	movs	r6, #32
    44ec:	1b34      	subs	r4, r6, r4
    44ee:	46a2      	mov	sl, r4
    44f0:	003c      	movs	r4, r7
    44f2:	4656      	mov	r6, sl
    44f4:	40b4      	lsls	r4, r6
    44f6:	464e      	mov	r6, r9
    44f8:	46a0      	mov	r8, r4
    44fa:	002c      	movs	r4, r5
    44fc:	40f4      	lsrs	r4, r6
    44fe:	46a4      	mov	ip, r4
    4500:	4644      	mov	r4, r8
    4502:	4666      	mov	r6, ip
    4504:	4334      	orrs	r4, r6
    4506:	46a4      	mov	ip, r4
    4508:	4654      	mov	r4, sl
    450a:	40a5      	lsls	r5, r4
    450c:	4664      	mov	r4, ip
    450e:	1e6e      	subs	r6, r5, #1
    4510:	41b5      	sbcs	r5, r6
    4512:	4325      	orrs	r5, r4
    4514:	464c      	mov	r4, r9
    4516:	40e7      	lsrs	r7, r4
    4518:	186d      	adds	r5, r5, r1
    451a:	428d      	cmp	r5, r1
    451c:	4189      	sbcs	r1, r1
    451e:	183f      	adds	r7, r7, r0
    4520:	4249      	negs	r1, r1
    4522:	19cf      	adds	r7, r1, r7
    4524:	0014      	movs	r4, r2
    4526:	e656      	b.n	41d6 <__aeabi_dsub+0x1de>
    4528:	2a00      	cmp	r2, #0
    452a:	d12f      	bne.n	458c <__aeabi_dsub+0x594>
    452c:	0002      	movs	r2, r0
    452e:	430a      	orrs	r2, r1
    4530:	d100      	bne.n	4534 <__aeabi_dsub+0x53c>
    4532:	e084      	b.n	463e <__aeabi_dsub+0x646>
    4534:	0007      	movs	r7, r0
    4536:	000d      	movs	r5, r1
    4538:	469a      	mov	sl, r3
    453a:	4c57      	ldr	r4, [pc, #348]	; (4698 <__aeabi_dsub+0x6a0>)
    453c:	e588      	b.n	4050 <__aeabi_dsub+0x58>
    453e:	433d      	orrs	r5, r7
    4540:	1e6f      	subs	r7, r5, #1
    4542:	41bd      	sbcs	r5, r7
    4544:	b2ec      	uxtb	r4, r5
    4546:	2700      	movs	r7, #0
    4548:	1b0d      	subs	r5, r1, r4
    454a:	e760      	b.n	440e <__aeabi_dsub+0x416>
    454c:	4c52      	ldr	r4, [pc, #328]	; (4698 <__aeabi_dsub+0x6a0>)
    454e:	42a2      	cmp	r2, r4
    4550:	d036      	beq.n	45c0 <__aeabi_dsub+0x5c8>
    4552:	4274      	negs	r4, r6
    4554:	2680      	movs	r6, #128	; 0x80
    4556:	0436      	lsls	r6, r6, #16
    4558:	46a1      	mov	r9, r4
    455a:	4337      	orrs	r7, r6
    455c:	e7be      	b.n	44dc <__aeabi_dsub+0x4e4>
    455e:	0002      	movs	r2, r0
    4560:	430a      	orrs	r2, r1
    4562:	d100      	bne.n	4566 <__aeabi_dsub+0x56e>
    4564:	e574      	b.n	4050 <__aeabi_dsub+0x58>
    4566:	1a6a      	subs	r2, r5, r1
    4568:	4690      	mov	r8, r2
    456a:	4545      	cmp	r5, r8
    456c:	41b6      	sbcs	r6, r6
    456e:	1a3a      	subs	r2, r7, r0
    4570:	4276      	negs	r6, r6
    4572:	1b92      	subs	r2, r2, r6
    4574:	4694      	mov	ip, r2
    4576:	0212      	lsls	r2, r2, #8
    4578:	d400      	bmi.n	457c <__aeabi_dsub+0x584>
    457a:	e5f7      	b.n	416c <__aeabi_dsub+0x174>
    457c:	1b4d      	subs	r5, r1, r5
    457e:	42a9      	cmp	r1, r5
    4580:	4189      	sbcs	r1, r1
    4582:	1bc7      	subs	r7, r0, r7
    4584:	4249      	negs	r1, r1
    4586:	1a7f      	subs	r7, r7, r1
    4588:	469a      	mov	sl, r3
    458a:	e561      	b.n	4050 <__aeabi_dsub+0x58>
    458c:	0002      	movs	r2, r0
    458e:	430a      	orrs	r2, r1
    4590:	d03a      	beq.n	4608 <__aeabi_dsub+0x610>
    4592:	08ed      	lsrs	r5, r5, #3
    4594:	077c      	lsls	r4, r7, #29
    4596:	432c      	orrs	r4, r5
    4598:	2580      	movs	r5, #128	; 0x80
    459a:	08fa      	lsrs	r2, r7, #3
    459c:	032d      	lsls	r5, r5, #12
    459e:	422a      	tst	r2, r5
    45a0:	d008      	beq.n	45b4 <__aeabi_dsub+0x5bc>
    45a2:	08c7      	lsrs	r7, r0, #3
    45a4:	422f      	tst	r7, r5
    45a6:	d105      	bne.n	45b4 <__aeabi_dsub+0x5bc>
    45a8:	0745      	lsls	r5, r0, #29
    45aa:	002c      	movs	r4, r5
    45ac:	003a      	movs	r2, r7
    45ae:	469a      	mov	sl, r3
    45b0:	08c9      	lsrs	r1, r1, #3
    45b2:	430c      	orrs	r4, r1
    45b4:	0f67      	lsrs	r7, r4, #29
    45b6:	00d2      	lsls	r2, r2, #3
    45b8:	00e5      	lsls	r5, r4, #3
    45ba:	4317      	orrs	r7, r2
    45bc:	4c36      	ldr	r4, [pc, #216]	; (4698 <__aeabi_dsub+0x6a0>)
    45be:	e547      	b.n	4050 <__aeabi_dsub+0x58>
    45c0:	0007      	movs	r7, r0
    45c2:	000d      	movs	r5, r1
    45c4:	0014      	movs	r4, r2
    45c6:	e543      	b.n	4050 <__aeabi_dsub+0x58>
    45c8:	003a      	movs	r2, r7
    45ca:	432a      	orrs	r2, r5
    45cc:	d043      	beq.n	4656 <__aeabi_dsub+0x65e>
    45ce:	0002      	movs	r2, r0
    45d0:	430a      	orrs	r2, r1
    45d2:	d019      	beq.n	4608 <__aeabi_dsub+0x610>
    45d4:	08ed      	lsrs	r5, r5, #3
    45d6:	077c      	lsls	r4, r7, #29
    45d8:	432c      	orrs	r4, r5
    45da:	2580      	movs	r5, #128	; 0x80
    45dc:	08fa      	lsrs	r2, r7, #3
    45de:	032d      	lsls	r5, r5, #12
    45e0:	422a      	tst	r2, r5
    45e2:	d007      	beq.n	45f4 <__aeabi_dsub+0x5fc>
    45e4:	08c6      	lsrs	r6, r0, #3
    45e6:	422e      	tst	r6, r5
    45e8:	d104      	bne.n	45f4 <__aeabi_dsub+0x5fc>
    45ea:	0747      	lsls	r7, r0, #29
    45ec:	003c      	movs	r4, r7
    45ee:	0032      	movs	r2, r6
    45f0:	08c9      	lsrs	r1, r1, #3
    45f2:	430c      	orrs	r4, r1
    45f4:	00d7      	lsls	r7, r2, #3
    45f6:	0f62      	lsrs	r2, r4, #29
    45f8:	00e5      	lsls	r5, r4, #3
    45fa:	4317      	orrs	r7, r2
    45fc:	469a      	mov	sl, r3
    45fe:	4c26      	ldr	r4, [pc, #152]	; (4698 <__aeabi_dsub+0x6a0>)
    4600:	e526      	b.n	4050 <__aeabi_dsub+0x58>
    4602:	2200      	movs	r2, #0
    4604:	2500      	movs	r5, #0
    4606:	e544      	b.n	4092 <__aeabi_dsub+0x9a>
    4608:	4c23      	ldr	r4, [pc, #140]	; (4698 <__aeabi_dsub+0x6a0>)
    460a:	e521      	b.n	4050 <__aeabi_dsub+0x58>
    460c:	2000      	movs	r0, #0
    460e:	e749      	b.n	44a4 <__aeabi_dsub+0x4ac>
    4610:	2300      	movs	r3, #0
    4612:	2500      	movs	r5, #0
    4614:	e5bb      	b.n	418e <__aeabi_dsub+0x196>
    4616:	464c      	mov	r4, r9
    4618:	003e      	movs	r6, r7
    461a:	3c20      	subs	r4, #32
    461c:	40e6      	lsrs	r6, r4
    461e:	464c      	mov	r4, r9
    4620:	46b4      	mov	ip, r6
    4622:	2c20      	cmp	r4, #32
    4624:	d031      	beq.n	468a <__aeabi_dsub+0x692>
    4626:	2440      	movs	r4, #64	; 0x40
    4628:	464e      	mov	r6, r9
    462a:	1ba6      	subs	r6, r4, r6
    462c:	40b7      	lsls	r7, r6
    462e:	433d      	orrs	r5, r7
    4630:	1e6c      	subs	r4, r5, #1
    4632:	41a5      	sbcs	r5, r4
    4634:	4664      	mov	r4, ip
    4636:	432c      	orrs	r4, r5
    4638:	2700      	movs	r7, #0
    463a:	1b0d      	subs	r5, r1, r4
    463c:	e6e7      	b.n	440e <__aeabi_dsub+0x416>
    463e:	2280      	movs	r2, #128	; 0x80
    4640:	2300      	movs	r3, #0
    4642:	0312      	lsls	r2, r2, #12
    4644:	4c14      	ldr	r4, [pc, #80]	; (4698 <__aeabi_dsub+0x6a0>)
    4646:	2500      	movs	r5, #0
    4648:	e5a1      	b.n	418e <__aeabi_dsub+0x196>
    464a:	433d      	orrs	r5, r7
    464c:	1e6f      	subs	r7, r5, #1
    464e:	41bd      	sbcs	r5, r7
    4650:	2700      	movs	r7, #0
    4652:	b2ed      	uxtb	r5, r5
    4654:	e760      	b.n	4518 <__aeabi_dsub+0x520>
    4656:	0007      	movs	r7, r0
    4658:	000d      	movs	r5, r1
    465a:	4c0f      	ldr	r4, [pc, #60]	; (4698 <__aeabi_dsub+0x6a0>)
    465c:	e4f8      	b.n	4050 <__aeabi_dsub+0x58>
    465e:	0007      	movs	r7, r0
    4660:	000d      	movs	r5, r1
    4662:	e4f5      	b.n	4050 <__aeabi_dsub+0x58>
    4664:	464e      	mov	r6, r9
    4666:	003c      	movs	r4, r7
    4668:	3e20      	subs	r6, #32
    466a:	40f4      	lsrs	r4, r6
    466c:	46a0      	mov	r8, r4
    466e:	464c      	mov	r4, r9
    4670:	2c20      	cmp	r4, #32
    4672:	d00e      	beq.n	4692 <__aeabi_dsub+0x69a>
    4674:	2440      	movs	r4, #64	; 0x40
    4676:	464e      	mov	r6, r9
    4678:	1ba4      	subs	r4, r4, r6
    467a:	40a7      	lsls	r7, r4
    467c:	433d      	orrs	r5, r7
    467e:	1e6f      	subs	r7, r5, #1
    4680:	41bd      	sbcs	r5, r7
    4682:	4644      	mov	r4, r8
    4684:	2700      	movs	r7, #0
    4686:	4325      	orrs	r5, r4
    4688:	e746      	b.n	4518 <__aeabi_dsub+0x520>
    468a:	2700      	movs	r7, #0
    468c:	e7cf      	b.n	462e <__aeabi_dsub+0x636>
    468e:	000d      	movs	r5, r1
    4690:	e573      	b.n	417a <__aeabi_dsub+0x182>
    4692:	2700      	movs	r7, #0
    4694:	e7f2      	b.n	467c <__aeabi_dsub+0x684>
    4696:	46c0      	nop			; (mov r8, r8)
    4698:	000007ff 	.word	0x000007ff
    469c:	ff7fffff 	.word	0xff7fffff

000046a0 <__aeabi_d2iz>:
    46a0:	030b      	lsls	r3, r1, #12
    46a2:	b530      	push	{r4, r5, lr}
    46a4:	4d13      	ldr	r5, [pc, #76]	; (46f4 <__aeabi_d2iz+0x54>)
    46a6:	0b1a      	lsrs	r2, r3, #12
    46a8:	004b      	lsls	r3, r1, #1
    46aa:	0d5b      	lsrs	r3, r3, #21
    46ac:	0fc9      	lsrs	r1, r1, #31
    46ae:	2400      	movs	r4, #0
    46b0:	42ab      	cmp	r3, r5
    46b2:	dd11      	ble.n	46d8 <__aeabi_d2iz+0x38>
    46b4:	4c10      	ldr	r4, [pc, #64]	; (46f8 <__aeabi_d2iz+0x58>)
    46b6:	42a3      	cmp	r3, r4
    46b8:	dc10      	bgt.n	46dc <__aeabi_d2iz+0x3c>
    46ba:	2480      	movs	r4, #128	; 0x80
    46bc:	0364      	lsls	r4, r4, #13
    46be:	4322      	orrs	r2, r4
    46c0:	4c0e      	ldr	r4, [pc, #56]	; (46fc <__aeabi_d2iz+0x5c>)
    46c2:	1ae4      	subs	r4, r4, r3
    46c4:	2c1f      	cmp	r4, #31
    46c6:	dd0c      	ble.n	46e2 <__aeabi_d2iz+0x42>
    46c8:	480d      	ldr	r0, [pc, #52]	; (4700 <__aeabi_d2iz+0x60>)
    46ca:	1ac3      	subs	r3, r0, r3
    46cc:	40da      	lsrs	r2, r3
    46ce:	0013      	movs	r3, r2
    46d0:	425c      	negs	r4, r3
    46d2:	2900      	cmp	r1, #0
    46d4:	d100      	bne.n	46d8 <__aeabi_d2iz+0x38>
    46d6:	001c      	movs	r4, r3
    46d8:	0020      	movs	r0, r4
    46da:	bd30      	pop	{r4, r5, pc}
    46dc:	4b09      	ldr	r3, [pc, #36]	; (4704 <__aeabi_d2iz+0x64>)
    46de:	18cc      	adds	r4, r1, r3
    46e0:	e7fa      	b.n	46d8 <__aeabi_d2iz+0x38>
    46e2:	40e0      	lsrs	r0, r4
    46e4:	4c08      	ldr	r4, [pc, #32]	; (4708 <__aeabi_d2iz+0x68>)
    46e6:	46a4      	mov	ip, r4
    46e8:	4463      	add	r3, ip
    46ea:	409a      	lsls	r2, r3
    46ec:	0013      	movs	r3, r2
    46ee:	4303      	orrs	r3, r0
    46f0:	e7ee      	b.n	46d0 <__aeabi_d2iz+0x30>
    46f2:	46c0      	nop			; (mov r8, r8)
    46f4:	000003fe 	.word	0x000003fe
    46f8:	0000041d 	.word	0x0000041d
    46fc:	00000433 	.word	0x00000433
    4700:	00000413 	.word	0x00000413
    4704:	7fffffff 	.word	0x7fffffff
    4708:	fffffbed 	.word	0xfffffbed

0000470c <__aeabi_ui2d>:
    470c:	b570      	push	{r4, r5, r6, lr}
    470e:	1e05      	subs	r5, r0, #0
    4710:	d028      	beq.n	4764 <__aeabi_ui2d+0x58>
    4712:	f000 f833 	bl	477c <__clzsi2>
    4716:	4b15      	ldr	r3, [pc, #84]	; (476c <__aeabi_ui2d+0x60>)
    4718:	4a15      	ldr	r2, [pc, #84]	; (4770 <__aeabi_ui2d+0x64>)
    471a:	1a1b      	subs	r3, r3, r0
    471c:	1ad2      	subs	r2, r2, r3
    471e:	2a1f      	cmp	r2, #31
    4720:	dd16      	ble.n	4750 <__aeabi_ui2d+0x44>
    4722:	002c      	movs	r4, r5
    4724:	4a13      	ldr	r2, [pc, #76]	; (4774 <__aeabi_ui2d+0x68>)
    4726:	2500      	movs	r5, #0
    4728:	1ad2      	subs	r2, r2, r3
    472a:	4094      	lsls	r4, r2
    472c:	055a      	lsls	r2, r3, #21
    472e:	0324      	lsls	r4, r4, #12
    4730:	0b24      	lsrs	r4, r4, #12
    4732:	0d52      	lsrs	r2, r2, #21
    4734:	2100      	movs	r1, #0
    4736:	0324      	lsls	r4, r4, #12
    4738:	0d0b      	lsrs	r3, r1, #20
    473a:	0b24      	lsrs	r4, r4, #12
    473c:	051b      	lsls	r3, r3, #20
    473e:	4323      	orrs	r3, r4
    4740:	4c0d      	ldr	r4, [pc, #52]	; (4778 <__aeabi_ui2d+0x6c>)
    4742:	0512      	lsls	r2, r2, #20
    4744:	4023      	ands	r3, r4
    4746:	4313      	orrs	r3, r2
    4748:	005b      	lsls	r3, r3, #1
    474a:	0028      	movs	r0, r5
    474c:	0859      	lsrs	r1, r3, #1
    474e:	bd70      	pop	{r4, r5, r6, pc}
    4750:	210b      	movs	r1, #11
    4752:	002c      	movs	r4, r5
    4754:	1a08      	subs	r0, r1, r0
    4756:	40c4      	lsrs	r4, r0
    4758:	4095      	lsls	r5, r2
    475a:	0324      	lsls	r4, r4, #12
    475c:	055a      	lsls	r2, r3, #21
    475e:	0b24      	lsrs	r4, r4, #12
    4760:	0d52      	lsrs	r2, r2, #21
    4762:	e7e7      	b.n	4734 <__aeabi_ui2d+0x28>
    4764:	2200      	movs	r2, #0
    4766:	2400      	movs	r4, #0
    4768:	e7e4      	b.n	4734 <__aeabi_ui2d+0x28>
    476a:	46c0      	nop			; (mov r8, r8)
    476c:	0000041e 	.word	0x0000041e
    4770:	00000433 	.word	0x00000433
    4774:	00000413 	.word	0x00000413
    4778:	800fffff 	.word	0x800fffff

0000477c <__clzsi2>:
    477c:	211c      	movs	r1, #28
    477e:	2301      	movs	r3, #1
    4780:	041b      	lsls	r3, r3, #16
    4782:	4298      	cmp	r0, r3
    4784:	d301      	bcc.n	478a <__clzsi2+0xe>
    4786:	0c00      	lsrs	r0, r0, #16
    4788:	3910      	subs	r1, #16
    478a:	0a1b      	lsrs	r3, r3, #8
    478c:	4298      	cmp	r0, r3
    478e:	d301      	bcc.n	4794 <__clzsi2+0x18>
    4790:	0a00      	lsrs	r0, r0, #8
    4792:	3908      	subs	r1, #8
    4794:	091b      	lsrs	r3, r3, #4
    4796:	4298      	cmp	r0, r3
    4798:	d301      	bcc.n	479e <__clzsi2+0x22>
    479a:	0900      	lsrs	r0, r0, #4
    479c:	3904      	subs	r1, #4
    479e:	a202      	add	r2, pc, #8	; (adr r2, 47a8 <__clzsi2+0x2c>)
    47a0:	5c10      	ldrb	r0, [r2, r0]
    47a2:	1840      	adds	r0, r0, r1
    47a4:	4770      	bx	lr
    47a6:	46c0      	nop			; (mov r8, r8)
    47a8:	02020304 	.word	0x02020304
    47ac:	01010101 	.word	0x01010101
	...

000047b8 <__libc_init_array>:
    47b8:	4b0e      	ldr	r3, [pc, #56]	; (47f4 <__libc_init_array+0x3c>)
    47ba:	b570      	push	{r4, r5, r6, lr}
    47bc:	2500      	movs	r5, #0
    47be:	001e      	movs	r6, r3
    47c0:	4c0d      	ldr	r4, [pc, #52]	; (47f8 <__libc_init_array+0x40>)
    47c2:	1ae4      	subs	r4, r4, r3
    47c4:	10a4      	asrs	r4, r4, #2
    47c6:	42a5      	cmp	r5, r4
    47c8:	d004      	beq.n	47d4 <__libc_init_array+0x1c>
    47ca:	00ab      	lsls	r3, r5, #2
    47cc:	58f3      	ldr	r3, [r6, r3]
    47ce:	4798      	blx	r3
    47d0:	3501      	adds	r5, #1
    47d2:	e7f8      	b.n	47c6 <__libc_init_array+0xe>
    47d4:	f001 f99c 	bl	5b10 <_init>
    47d8:	4b08      	ldr	r3, [pc, #32]	; (47fc <__libc_init_array+0x44>)
    47da:	2500      	movs	r5, #0
    47dc:	001e      	movs	r6, r3
    47de:	4c08      	ldr	r4, [pc, #32]	; (4800 <__libc_init_array+0x48>)
    47e0:	1ae4      	subs	r4, r4, r3
    47e2:	10a4      	asrs	r4, r4, #2
    47e4:	42a5      	cmp	r5, r4
    47e6:	d004      	beq.n	47f2 <__libc_init_array+0x3a>
    47e8:	00ab      	lsls	r3, r5, #2
    47ea:	58f3      	ldr	r3, [r6, r3]
    47ec:	4798      	blx	r3
    47ee:	3501      	adds	r5, #1
    47f0:	e7f8      	b.n	47e4 <__libc_init_array+0x2c>
    47f2:	bd70      	pop	{r4, r5, r6, pc}
    47f4:	00005b1c 	.word	0x00005b1c
    47f8:	00005b1c 	.word	0x00005b1c
    47fc:	00005b1c 	.word	0x00005b1c
    4800:	00005b20 	.word	0x00005b20

00004804 <memcpy>:
    4804:	2300      	movs	r3, #0
    4806:	b510      	push	{r4, lr}
    4808:	429a      	cmp	r2, r3
    480a:	d003      	beq.n	4814 <memcpy+0x10>
    480c:	5ccc      	ldrb	r4, [r1, r3]
    480e:	54c4      	strb	r4, [r0, r3]
    4810:	3301      	adds	r3, #1
    4812:	e7f9      	b.n	4808 <memcpy+0x4>
    4814:	bd10      	pop	{r4, pc}

00004816 <memset>:
    4816:	0003      	movs	r3, r0
    4818:	1882      	adds	r2, r0, r2
    481a:	4293      	cmp	r3, r2
    481c:	d002      	beq.n	4824 <memset+0xe>
    481e:	7019      	strb	r1, [r3, #0]
    4820:	3301      	adds	r3, #1
    4822:	e7fa      	b.n	481a <memset+0x4>
    4824:	4770      	bx	lr
	...

00004828 <iprintf>:
    4828:	b40f      	push	{r0, r1, r2, r3}
    482a:	4b0b      	ldr	r3, [pc, #44]	; (4858 <iprintf+0x30>)
    482c:	b513      	push	{r0, r1, r4, lr}
    482e:	681c      	ldr	r4, [r3, #0]
    4830:	2c00      	cmp	r4, #0
    4832:	d005      	beq.n	4840 <iprintf+0x18>
    4834:	69a3      	ldr	r3, [r4, #24]
    4836:	2b00      	cmp	r3, #0
    4838:	d102      	bne.n	4840 <iprintf+0x18>
    483a:	0020      	movs	r0, r4
    483c:	f000 f9bc 	bl	4bb8 <__sinit>
    4840:	ab05      	add	r3, sp, #20
    4842:	9a04      	ldr	r2, [sp, #16]
    4844:	68a1      	ldr	r1, [r4, #8]
    4846:	0020      	movs	r0, r4
    4848:	9301      	str	r3, [sp, #4]
    484a:	f000 fb7b 	bl	4f44 <_vfiprintf_r>
    484e:	bc16      	pop	{r1, r2, r4}
    4850:	bc08      	pop	{r3}
    4852:	b004      	add	sp, #16
    4854:	4718      	bx	r3
    4856:	46c0      	nop			; (mov r8, r8)
    4858:	2000006c 	.word	0x2000006c

0000485c <setbuf>:
    485c:	424a      	negs	r2, r1
    485e:	414a      	adcs	r2, r1
    4860:	2380      	movs	r3, #128	; 0x80
    4862:	b510      	push	{r4, lr}
    4864:	0052      	lsls	r2, r2, #1
    4866:	00db      	lsls	r3, r3, #3
    4868:	f000 f802 	bl	4870 <setvbuf>
    486c:	bd10      	pop	{r4, pc}
	...

00004870 <setvbuf>:
    4870:	b5f0      	push	{r4, r5, r6, r7, lr}
    4872:	001d      	movs	r5, r3
    4874:	4b51      	ldr	r3, [pc, #324]	; (49bc <setvbuf+0x14c>)
    4876:	b085      	sub	sp, #20
    4878:	681e      	ldr	r6, [r3, #0]
    487a:	0004      	movs	r4, r0
    487c:	000f      	movs	r7, r1
    487e:	9200      	str	r2, [sp, #0]
    4880:	2e00      	cmp	r6, #0
    4882:	d005      	beq.n	4890 <setvbuf+0x20>
    4884:	69b3      	ldr	r3, [r6, #24]
    4886:	2b00      	cmp	r3, #0
    4888:	d102      	bne.n	4890 <setvbuf+0x20>
    488a:	0030      	movs	r0, r6
    488c:	f000 f994 	bl	4bb8 <__sinit>
    4890:	4b4b      	ldr	r3, [pc, #300]	; (49c0 <setvbuf+0x150>)
    4892:	429c      	cmp	r4, r3
    4894:	d101      	bne.n	489a <setvbuf+0x2a>
    4896:	6874      	ldr	r4, [r6, #4]
    4898:	e008      	b.n	48ac <setvbuf+0x3c>
    489a:	4b4a      	ldr	r3, [pc, #296]	; (49c4 <setvbuf+0x154>)
    489c:	429c      	cmp	r4, r3
    489e:	d101      	bne.n	48a4 <setvbuf+0x34>
    48a0:	68b4      	ldr	r4, [r6, #8]
    48a2:	e003      	b.n	48ac <setvbuf+0x3c>
    48a4:	4b48      	ldr	r3, [pc, #288]	; (49c8 <setvbuf+0x158>)
    48a6:	429c      	cmp	r4, r3
    48a8:	d100      	bne.n	48ac <setvbuf+0x3c>
    48aa:	68f4      	ldr	r4, [r6, #12]
    48ac:	9b00      	ldr	r3, [sp, #0]
    48ae:	2b02      	cmp	r3, #2
    48b0:	d005      	beq.n	48be <setvbuf+0x4e>
    48b2:	2b01      	cmp	r3, #1
    48b4:	d900      	bls.n	48b8 <setvbuf+0x48>
    48b6:	e07c      	b.n	49b2 <setvbuf+0x142>
    48b8:	2d00      	cmp	r5, #0
    48ba:	da00      	bge.n	48be <setvbuf+0x4e>
    48bc:	e079      	b.n	49b2 <setvbuf+0x142>
    48be:	0021      	movs	r1, r4
    48c0:	0030      	movs	r0, r6
    48c2:	f000 f90b 	bl	4adc <_fflush_r>
    48c6:	6b61      	ldr	r1, [r4, #52]	; 0x34
    48c8:	2900      	cmp	r1, #0
    48ca:	d008      	beq.n	48de <setvbuf+0x6e>
    48cc:	0023      	movs	r3, r4
    48ce:	3344      	adds	r3, #68	; 0x44
    48d0:	4299      	cmp	r1, r3
    48d2:	d002      	beq.n	48da <setvbuf+0x6a>
    48d4:	0030      	movs	r0, r6
    48d6:	f000 fa71 	bl	4dbc <_free_r>
    48da:	2300      	movs	r3, #0
    48dc:	6363      	str	r3, [r4, #52]	; 0x34
    48de:	2300      	movs	r3, #0
    48e0:	61a3      	str	r3, [r4, #24]
    48e2:	6063      	str	r3, [r4, #4]
    48e4:	89a3      	ldrh	r3, [r4, #12]
    48e6:	061b      	lsls	r3, r3, #24
    48e8:	d503      	bpl.n	48f2 <setvbuf+0x82>
    48ea:	6921      	ldr	r1, [r4, #16]
    48ec:	0030      	movs	r0, r6
    48ee:	f000 fa65 	bl	4dbc <_free_r>
    48f2:	89a2      	ldrh	r2, [r4, #12]
    48f4:	4b35      	ldr	r3, [pc, #212]	; (49cc <setvbuf+0x15c>)
    48f6:	4013      	ands	r3, r2
    48f8:	81a3      	strh	r3, [r4, #12]
    48fa:	9b00      	ldr	r3, [sp, #0]
    48fc:	2b02      	cmp	r3, #2
    48fe:	d021      	beq.n	4944 <setvbuf+0xd4>
    4900:	ab03      	add	r3, sp, #12
    4902:	aa02      	add	r2, sp, #8
    4904:	0021      	movs	r1, r4
    4906:	0030      	movs	r0, r6
    4908:	f000 f9ea 	bl	4ce0 <__swhatbuf_r>
    490c:	89a3      	ldrh	r3, [r4, #12]
    490e:	4318      	orrs	r0, r3
    4910:	81a0      	strh	r0, [r4, #12]
    4912:	2d00      	cmp	r5, #0
    4914:	d101      	bne.n	491a <setvbuf+0xaa>
    4916:	9d02      	ldr	r5, [sp, #8]
    4918:	e001      	b.n	491e <setvbuf+0xae>
    491a:	2f00      	cmp	r7, #0
    491c:	d125      	bne.n	496a <setvbuf+0xfa>
    491e:	0028      	movs	r0, r5
    4920:	f000 fa42 	bl	4da8 <malloc>
    4924:	9501      	str	r5, [sp, #4]
    4926:	1e07      	subs	r7, r0, #0
    4928:	d11a      	bne.n	4960 <setvbuf+0xf0>
    492a:	9b02      	ldr	r3, [sp, #8]
    492c:	9301      	str	r3, [sp, #4]
    492e:	42ab      	cmp	r3, r5
    4930:	d102      	bne.n	4938 <setvbuf+0xc8>
    4932:	2001      	movs	r0, #1
    4934:	4240      	negs	r0, r0
    4936:	e006      	b.n	4946 <setvbuf+0xd6>
    4938:	9801      	ldr	r0, [sp, #4]
    493a:	f000 fa35 	bl	4da8 <malloc>
    493e:	1e07      	subs	r7, r0, #0
    4940:	d10e      	bne.n	4960 <setvbuf+0xf0>
    4942:	e7f6      	b.n	4932 <setvbuf+0xc2>
    4944:	2000      	movs	r0, #0
    4946:	2202      	movs	r2, #2
    4948:	89a3      	ldrh	r3, [r4, #12]
    494a:	4313      	orrs	r3, r2
    494c:	81a3      	strh	r3, [r4, #12]
    494e:	2300      	movs	r3, #0
    4950:	60a3      	str	r3, [r4, #8]
    4952:	0023      	movs	r3, r4
    4954:	3347      	adds	r3, #71	; 0x47
    4956:	6023      	str	r3, [r4, #0]
    4958:	6123      	str	r3, [r4, #16]
    495a:	2301      	movs	r3, #1
    495c:	6163      	str	r3, [r4, #20]
    495e:	e02a      	b.n	49b6 <setvbuf+0x146>
    4960:	2280      	movs	r2, #128	; 0x80
    4962:	89a3      	ldrh	r3, [r4, #12]
    4964:	9d01      	ldr	r5, [sp, #4]
    4966:	4313      	orrs	r3, r2
    4968:	81a3      	strh	r3, [r4, #12]
    496a:	69b3      	ldr	r3, [r6, #24]
    496c:	2b00      	cmp	r3, #0
    496e:	d102      	bne.n	4976 <setvbuf+0x106>
    4970:	0030      	movs	r0, r6
    4972:	f000 f921 	bl	4bb8 <__sinit>
    4976:	9b00      	ldr	r3, [sp, #0]
    4978:	2b01      	cmp	r3, #1
    497a:	d103      	bne.n	4984 <setvbuf+0x114>
    497c:	89a3      	ldrh	r3, [r4, #12]
    497e:	9a00      	ldr	r2, [sp, #0]
    4980:	431a      	orrs	r2, r3
    4982:	81a2      	strh	r2, [r4, #12]
    4984:	2308      	movs	r3, #8
    4986:	89a2      	ldrh	r2, [r4, #12]
    4988:	6027      	str	r7, [r4, #0]
    498a:	4013      	ands	r3, r2
    498c:	6127      	str	r7, [r4, #16]
    498e:	6165      	str	r5, [r4, #20]
    4990:	1e18      	subs	r0, r3, #0
    4992:	d00c      	beq.n	49ae <setvbuf+0x13e>
    4994:	2301      	movs	r3, #1
    4996:	401a      	ands	r2, r3
    4998:	2300      	movs	r3, #0
    499a:	1e10      	subs	r0, r2, #0
    499c:	4298      	cmp	r0, r3
    499e:	d004      	beq.n	49aa <setvbuf+0x13a>
    49a0:	426d      	negs	r5, r5
    49a2:	60a3      	str	r3, [r4, #8]
    49a4:	61a5      	str	r5, [r4, #24]
    49a6:	0018      	movs	r0, r3
    49a8:	e005      	b.n	49b6 <setvbuf+0x146>
    49aa:	60a5      	str	r5, [r4, #8]
    49ac:	e003      	b.n	49b6 <setvbuf+0x146>
    49ae:	60a3      	str	r3, [r4, #8]
    49b0:	e001      	b.n	49b6 <setvbuf+0x146>
    49b2:	2001      	movs	r0, #1
    49b4:	4240      	negs	r0, r0
    49b6:	b005      	add	sp, #20
    49b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    49ba:	46c0      	nop			; (mov r8, r8)
    49bc:	2000006c 	.word	0x2000006c
    49c0:	00005a7c 	.word	0x00005a7c
    49c4:	00005a9c 	.word	0x00005a9c
    49c8:	00005abc 	.word	0x00005abc
    49cc:	fffff35c 	.word	0xfffff35c

000049d0 <__sflush_r>:
    49d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    49d2:	898a      	ldrh	r2, [r1, #12]
    49d4:	0005      	movs	r5, r0
    49d6:	000c      	movs	r4, r1
    49d8:	0713      	lsls	r3, r2, #28
    49da:	d45a      	bmi.n	4a92 <__sflush_r+0xc2>
    49dc:	684b      	ldr	r3, [r1, #4]
    49de:	2b00      	cmp	r3, #0
    49e0:	dc02      	bgt.n	49e8 <__sflush_r+0x18>
    49e2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    49e4:	2b00      	cmp	r3, #0
    49e6:	dd19      	ble.n	4a1c <__sflush_r+0x4c>
    49e8:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    49ea:	2f00      	cmp	r7, #0
    49ec:	d016      	beq.n	4a1c <__sflush_r+0x4c>
    49ee:	2300      	movs	r3, #0
    49f0:	682e      	ldr	r6, [r5, #0]
    49f2:	602b      	str	r3, [r5, #0]
    49f4:	2380      	movs	r3, #128	; 0x80
    49f6:	015b      	lsls	r3, r3, #5
    49f8:	401a      	ands	r2, r3
    49fa:	d001      	beq.n	4a00 <__sflush_r+0x30>
    49fc:	6d60      	ldr	r0, [r4, #84]	; 0x54
    49fe:	e014      	b.n	4a2a <__sflush_r+0x5a>
    4a00:	2301      	movs	r3, #1
    4a02:	6a21      	ldr	r1, [r4, #32]
    4a04:	0028      	movs	r0, r5
    4a06:	47b8      	blx	r7
    4a08:	1c43      	adds	r3, r0, #1
    4a0a:	d10e      	bne.n	4a2a <__sflush_r+0x5a>
    4a0c:	682b      	ldr	r3, [r5, #0]
    4a0e:	2b00      	cmp	r3, #0
    4a10:	d00b      	beq.n	4a2a <__sflush_r+0x5a>
    4a12:	2b1d      	cmp	r3, #29
    4a14:	d001      	beq.n	4a1a <__sflush_r+0x4a>
    4a16:	2b16      	cmp	r3, #22
    4a18:	d102      	bne.n	4a20 <__sflush_r+0x50>
    4a1a:	602e      	str	r6, [r5, #0]
    4a1c:	2000      	movs	r0, #0
    4a1e:	e05a      	b.n	4ad6 <__sflush_r+0x106>
    4a20:	2240      	movs	r2, #64	; 0x40
    4a22:	89a3      	ldrh	r3, [r4, #12]
    4a24:	4313      	orrs	r3, r2
    4a26:	81a3      	strh	r3, [r4, #12]
    4a28:	e055      	b.n	4ad6 <__sflush_r+0x106>
    4a2a:	89a3      	ldrh	r3, [r4, #12]
    4a2c:	075b      	lsls	r3, r3, #29
    4a2e:	d506      	bpl.n	4a3e <__sflush_r+0x6e>
    4a30:	6863      	ldr	r3, [r4, #4]
    4a32:	1ac0      	subs	r0, r0, r3
    4a34:	6b63      	ldr	r3, [r4, #52]	; 0x34
    4a36:	2b00      	cmp	r3, #0
    4a38:	d001      	beq.n	4a3e <__sflush_r+0x6e>
    4a3a:	6c23      	ldr	r3, [r4, #64]	; 0x40
    4a3c:	1ac0      	subs	r0, r0, r3
    4a3e:	2300      	movs	r3, #0
    4a40:	0002      	movs	r2, r0
    4a42:	6a21      	ldr	r1, [r4, #32]
    4a44:	0028      	movs	r0, r5
    4a46:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    4a48:	47b8      	blx	r7
    4a4a:	89a3      	ldrh	r3, [r4, #12]
    4a4c:	1c42      	adds	r2, r0, #1
    4a4e:	d106      	bne.n	4a5e <__sflush_r+0x8e>
    4a50:	6829      	ldr	r1, [r5, #0]
    4a52:	291d      	cmp	r1, #29
    4a54:	d83a      	bhi.n	4acc <__sflush_r+0xfc>
    4a56:	4a20      	ldr	r2, [pc, #128]	; (4ad8 <__sflush_r+0x108>)
    4a58:	40ca      	lsrs	r2, r1
    4a5a:	07d2      	lsls	r2, r2, #31
    4a5c:	d536      	bpl.n	4acc <__sflush_r+0xfc>
    4a5e:	2200      	movs	r2, #0
    4a60:	6062      	str	r2, [r4, #4]
    4a62:	6922      	ldr	r2, [r4, #16]
    4a64:	6022      	str	r2, [r4, #0]
    4a66:	04db      	lsls	r3, r3, #19
    4a68:	d505      	bpl.n	4a76 <__sflush_r+0xa6>
    4a6a:	1c43      	adds	r3, r0, #1
    4a6c:	d102      	bne.n	4a74 <__sflush_r+0xa4>
    4a6e:	682b      	ldr	r3, [r5, #0]
    4a70:	2b00      	cmp	r3, #0
    4a72:	d100      	bne.n	4a76 <__sflush_r+0xa6>
    4a74:	6560      	str	r0, [r4, #84]	; 0x54
    4a76:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4a78:	602e      	str	r6, [r5, #0]
    4a7a:	2900      	cmp	r1, #0
    4a7c:	d0ce      	beq.n	4a1c <__sflush_r+0x4c>
    4a7e:	0023      	movs	r3, r4
    4a80:	3344      	adds	r3, #68	; 0x44
    4a82:	4299      	cmp	r1, r3
    4a84:	d002      	beq.n	4a8c <__sflush_r+0xbc>
    4a86:	0028      	movs	r0, r5
    4a88:	f000 f998 	bl	4dbc <_free_r>
    4a8c:	2000      	movs	r0, #0
    4a8e:	6360      	str	r0, [r4, #52]	; 0x34
    4a90:	e021      	b.n	4ad6 <__sflush_r+0x106>
    4a92:	690f      	ldr	r7, [r1, #16]
    4a94:	2f00      	cmp	r7, #0
    4a96:	d0c1      	beq.n	4a1c <__sflush_r+0x4c>
    4a98:	680b      	ldr	r3, [r1, #0]
    4a9a:	600f      	str	r7, [r1, #0]
    4a9c:	1bdb      	subs	r3, r3, r7
    4a9e:	9301      	str	r3, [sp, #4]
    4aa0:	2300      	movs	r3, #0
    4aa2:	0792      	lsls	r2, r2, #30
    4aa4:	d100      	bne.n	4aa8 <__sflush_r+0xd8>
    4aa6:	694b      	ldr	r3, [r1, #20]
    4aa8:	60a3      	str	r3, [r4, #8]
    4aaa:	e003      	b.n	4ab4 <__sflush_r+0xe4>
    4aac:	9b01      	ldr	r3, [sp, #4]
    4aae:	183f      	adds	r7, r7, r0
    4ab0:	1a1b      	subs	r3, r3, r0
    4ab2:	9301      	str	r3, [sp, #4]
    4ab4:	9b01      	ldr	r3, [sp, #4]
    4ab6:	2b00      	cmp	r3, #0
    4ab8:	ddb0      	ble.n	4a1c <__sflush_r+0x4c>
    4aba:	9b01      	ldr	r3, [sp, #4]
    4abc:	003a      	movs	r2, r7
    4abe:	6a21      	ldr	r1, [r4, #32]
    4ac0:	0028      	movs	r0, r5
    4ac2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    4ac4:	47b0      	blx	r6
    4ac6:	2800      	cmp	r0, #0
    4ac8:	dcf0      	bgt.n	4aac <__sflush_r+0xdc>
    4aca:	89a3      	ldrh	r3, [r4, #12]
    4acc:	2240      	movs	r2, #64	; 0x40
    4ace:	2001      	movs	r0, #1
    4ad0:	4313      	orrs	r3, r2
    4ad2:	81a3      	strh	r3, [r4, #12]
    4ad4:	4240      	negs	r0, r0
    4ad6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    4ad8:	20400001 	.word	0x20400001

00004adc <_fflush_r>:
    4adc:	690b      	ldr	r3, [r1, #16]
    4ade:	b570      	push	{r4, r5, r6, lr}
    4ae0:	0005      	movs	r5, r0
    4ae2:	000c      	movs	r4, r1
    4ae4:	2b00      	cmp	r3, #0
    4ae6:	d101      	bne.n	4aec <_fflush_r+0x10>
    4ae8:	2000      	movs	r0, #0
    4aea:	e01c      	b.n	4b26 <_fflush_r+0x4a>
    4aec:	2800      	cmp	r0, #0
    4aee:	d004      	beq.n	4afa <_fflush_r+0x1e>
    4af0:	6983      	ldr	r3, [r0, #24]
    4af2:	2b00      	cmp	r3, #0
    4af4:	d101      	bne.n	4afa <_fflush_r+0x1e>
    4af6:	f000 f85f 	bl	4bb8 <__sinit>
    4afa:	4b0b      	ldr	r3, [pc, #44]	; (4b28 <_fflush_r+0x4c>)
    4afc:	429c      	cmp	r4, r3
    4afe:	d101      	bne.n	4b04 <_fflush_r+0x28>
    4b00:	686c      	ldr	r4, [r5, #4]
    4b02:	e008      	b.n	4b16 <_fflush_r+0x3a>
    4b04:	4b09      	ldr	r3, [pc, #36]	; (4b2c <_fflush_r+0x50>)
    4b06:	429c      	cmp	r4, r3
    4b08:	d101      	bne.n	4b0e <_fflush_r+0x32>
    4b0a:	68ac      	ldr	r4, [r5, #8]
    4b0c:	e003      	b.n	4b16 <_fflush_r+0x3a>
    4b0e:	4b08      	ldr	r3, [pc, #32]	; (4b30 <_fflush_r+0x54>)
    4b10:	429c      	cmp	r4, r3
    4b12:	d100      	bne.n	4b16 <_fflush_r+0x3a>
    4b14:	68ec      	ldr	r4, [r5, #12]
    4b16:	220c      	movs	r2, #12
    4b18:	5ea3      	ldrsh	r3, [r4, r2]
    4b1a:	2b00      	cmp	r3, #0
    4b1c:	d0e4      	beq.n	4ae8 <_fflush_r+0xc>
    4b1e:	0021      	movs	r1, r4
    4b20:	0028      	movs	r0, r5
    4b22:	f7ff ff55 	bl	49d0 <__sflush_r>
    4b26:	bd70      	pop	{r4, r5, r6, pc}
    4b28:	00005a7c 	.word	0x00005a7c
    4b2c:	00005a9c 	.word	0x00005a9c
    4b30:	00005abc 	.word	0x00005abc

00004b34 <_cleanup_r>:
    4b34:	b510      	push	{r4, lr}
    4b36:	4902      	ldr	r1, [pc, #8]	; (4b40 <_cleanup_r+0xc>)
    4b38:	f000 f8b0 	bl	4c9c <_fwalk_reent>
    4b3c:	bd10      	pop	{r4, pc}
    4b3e:	46c0      	nop			; (mov r8, r8)
    4b40:	00004add 	.word	0x00004add

00004b44 <std.isra.0>:
    4b44:	2300      	movs	r3, #0
    4b46:	b510      	push	{r4, lr}
    4b48:	0004      	movs	r4, r0
    4b4a:	6003      	str	r3, [r0, #0]
    4b4c:	6043      	str	r3, [r0, #4]
    4b4e:	6083      	str	r3, [r0, #8]
    4b50:	8181      	strh	r1, [r0, #12]
    4b52:	6643      	str	r3, [r0, #100]	; 0x64
    4b54:	81c2      	strh	r2, [r0, #14]
    4b56:	6103      	str	r3, [r0, #16]
    4b58:	6143      	str	r3, [r0, #20]
    4b5a:	6183      	str	r3, [r0, #24]
    4b5c:	0019      	movs	r1, r3
    4b5e:	2208      	movs	r2, #8
    4b60:	305c      	adds	r0, #92	; 0x5c
    4b62:	f7ff fe58 	bl	4816 <memset>
    4b66:	4b05      	ldr	r3, [pc, #20]	; (4b7c <std.isra.0+0x38>)
    4b68:	6224      	str	r4, [r4, #32]
    4b6a:	6263      	str	r3, [r4, #36]	; 0x24
    4b6c:	4b04      	ldr	r3, [pc, #16]	; (4b80 <std.isra.0+0x3c>)
    4b6e:	62a3      	str	r3, [r4, #40]	; 0x28
    4b70:	4b04      	ldr	r3, [pc, #16]	; (4b84 <std.isra.0+0x40>)
    4b72:	62e3      	str	r3, [r4, #44]	; 0x2c
    4b74:	4b04      	ldr	r3, [pc, #16]	; (4b88 <std.isra.0+0x44>)
    4b76:	6323      	str	r3, [r4, #48]	; 0x30
    4b78:	bd10      	pop	{r4, pc}
    4b7a:	46c0      	nop			; (mov r8, r8)
    4b7c:	000054c1 	.word	0x000054c1
    4b80:	000054e9 	.word	0x000054e9
    4b84:	00005521 	.word	0x00005521
    4b88:	0000554d 	.word	0x0000554d

00004b8c <__sfmoreglue>:
    4b8c:	b570      	push	{r4, r5, r6, lr}
    4b8e:	2568      	movs	r5, #104	; 0x68
    4b90:	1e4b      	subs	r3, r1, #1
    4b92:	435d      	muls	r5, r3
    4b94:	000e      	movs	r6, r1
    4b96:	0029      	movs	r1, r5
    4b98:	3174      	adds	r1, #116	; 0x74
    4b9a:	f000 f955 	bl	4e48 <_malloc_r>
    4b9e:	1e04      	subs	r4, r0, #0
    4ba0:	d008      	beq.n	4bb4 <__sfmoreglue+0x28>
    4ba2:	2100      	movs	r1, #0
    4ba4:	002a      	movs	r2, r5
    4ba6:	6001      	str	r1, [r0, #0]
    4ba8:	6046      	str	r6, [r0, #4]
    4baa:	300c      	adds	r0, #12
    4bac:	60a0      	str	r0, [r4, #8]
    4bae:	3268      	adds	r2, #104	; 0x68
    4bb0:	f7ff fe31 	bl	4816 <memset>
    4bb4:	0020      	movs	r0, r4
    4bb6:	bd70      	pop	{r4, r5, r6, pc}

00004bb8 <__sinit>:
    4bb8:	6983      	ldr	r3, [r0, #24]
    4bba:	b513      	push	{r0, r1, r4, lr}
    4bbc:	0004      	movs	r4, r0
    4bbe:	2b00      	cmp	r3, #0
    4bc0:	d128      	bne.n	4c14 <__sinit+0x5c>
    4bc2:	6483      	str	r3, [r0, #72]	; 0x48
    4bc4:	64c3      	str	r3, [r0, #76]	; 0x4c
    4bc6:	6503      	str	r3, [r0, #80]	; 0x50
    4bc8:	4b13      	ldr	r3, [pc, #76]	; (4c18 <__sinit+0x60>)
    4bca:	4a14      	ldr	r2, [pc, #80]	; (4c1c <__sinit+0x64>)
    4bcc:	681b      	ldr	r3, [r3, #0]
    4bce:	6282      	str	r2, [r0, #40]	; 0x28
    4bd0:	9301      	str	r3, [sp, #4]
    4bd2:	4298      	cmp	r0, r3
    4bd4:	d101      	bne.n	4bda <__sinit+0x22>
    4bd6:	2301      	movs	r3, #1
    4bd8:	6183      	str	r3, [r0, #24]
    4bda:	0020      	movs	r0, r4
    4bdc:	f000 f820 	bl	4c20 <__sfp>
    4be0:	6060      	str	r0, [r4, #4]
    4be2:	0020      	movs	r0, r4
    4be4:	f000 f81c 	bl	4c20 <__sfp>
    4be8:	60a0      	str	r0, [r4, #8]
    4bea:	0020      	movs	r0, r4
    4bec:	f000 f818 	bl	4c20 <__sfp>
    4bf0:	2200      	movs	r2, #0
    4bf2:	60e0      	str	r0, [r4, #12]
    4bf4:	2104      	movs	r1, #4
    4bf6:	6860      	ldr	r0, [r4, #4]
    4bf8:	f7ff ffa4 	bl	4b44 <std.isra.0>
    4bfc:	2201      	movs	r2, #1
    4bfe:	2109      	movs	r1, #9
    4c00:	68a0      	ldr	r0, [r4, #8]
    4c02:	f7ff ff9f 	bl	4b44 <std.isra.0>
    4c06:	2202      	movs	r2, #2
    4c08:	2112      	movs	r1, #18
    4c0a:	68e0      	ldr	r0, [r4, #12]
    4c0c:	f7ff ff9a 	bl	4b44 <std.isra.0>
    4c10:	2301      	movs	r3, #1
    4c12:	61a3      	str	r3, [r4, #24]
    4c14:	bd13      	pop	{r0, r1, r4, pc}
    4c16:	46c0      	nop			; (mov r8, r8)
    4c18:	00005a78 	.word	0x00005a78
    4c1c:	00004b35 	.word	0x00004b35

00004c20 <__sfp>:
    4c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4c22:	4b1d      	ldr	r3, [pc, #116]	; (4c98 <__sfp+0x78>)
    4c24:	0006      	movs	r6, r0
    4c26:	681d      	ldr	r5, [r3, #0]
    4c28:	69ab      	ldr	r3, [r5, #24]
    4c2a:	2b00      	cmp	r3, #0
    4c2c:	d102      	bne.n	4c34 <__sfp+0x14>
    4c2e:	0028      	movs	r0, r5
    4c30:	f7ff ffc2 	bl	4bb8 <__sinit>
    4c34:	3548      	adds	r5, #72	; 0x48
    4c36:	68ac      	ldr	r4, [r5, #8]
    4c38:	686b      	ldr	r3, [r5, #4]
    4c3a:	3b01      	subs	r3, #1
    4c3c:	d405      	bmi.n	4c4a <__sfp+0x2a>
    4c3e:	220c      	movs	r2, #12
    4c40:	5ea7      	ldrsh	r7, [r4, r2]
    4c42:	2f00      	cmp	r7, #0
    4c44:	d010      	beq.n	4c68 <__sfp+0x48>
    4c46:	3468      	adds	r4, #104	; 0x68
    4c48:	e7f7      	b.n	4c3a <__sfp+0x1a>
    4c4a:	682b      	ldr	r3, [r5, #0]
    4c4c:	2b00      	cmp	r3, #0
    4c4e:	d001      	beq.n	4c54 <__sfp+0x34>
    4c50:	682d      	ldr	r5, [r5, #0]
    4c52:	e7f0      	b.n	4c36 <__sfp+0x16>
    4c54:	2104      	movs	r1, #4
    4c56:	0030      	movs	r0, r6
    4c58:	f7ff ff98 	bl	4b8c <__sfmoreglue>
    4c5c:	6028      	str	r0, [r5, #0]
    4c5e:	2800      	cmp	r0, #0
    4c60:	d1f6      	bne.n	4c50 <__sfp+0x30>
    4c62:	230c      	movs	r3, #12
    4c64:	6033      	str	r3, [r6, #0]
    4c66:	e016      	b.n	4c96 <__sfp+0x76>
    4c68:	2301      	movs	r3, #1
    4c6a:	0020      	movs	r0, r4
    4c6c:	425b      	negs	r3, r3
    4c6e:	81e3      	strh	r3, [r4, #14]
    4c70:	3302      	adds	r3, #2
    4c72:	81a3      	strh	r3, [r4, #12]
    4c74:	6667      	str	r7, [r4, #100]	; 0x64
    4c76:	6027      	str	r7, [r4, #0]
    4c78:	60a7      	str	r7, [r4, #8]
    4c7a:	6067      	str	r7, [r4, #4]
    4c7c:	6127      	str	r7, [r4, #16]
    4c7e:	6167      	str	r7, [r4, #20]
    4c80:	61a7      	str	r7, [r4, #24]
    4c82:	305c      	adds	r0, #92	; 0x5c
    4c84:	2208      	movs	r2, #8
    4c86:	0039      	movs	r1, r7
    4c88:	f7ff fdc5 	bl	4816 <memset>
    4c8c:	0020      	movs	r0, r4
    4c8e:	6367      	str	r7, [r4, #52]	; 0x34
    4c90:	63a7      	str	r7, [r4, #56]	; 0x38
    4c92:	64a7      	str	r7, [r4, #72]	; 0x48
    4c94:	64e7      	str	r7, [r4, #76]	; 0x4c
    4c96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4c98:	00005a78 	.word	0x00005a78

00004c9c <_fwalk_reent>:
    4c9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4c9e:	0004      	movs	r4, r0
    4ca0:	0007      	movs	r7, r0
    4ca2:	2600      	movs	r6, #0
    4ca4:	9101      	str	r1, [sp, #4]
    4ca6:	3448      	adds	r4, #72	; 0x48
    4ca8:	2c00      	cmp	r4, #0
    4caa:	d016      	beq.n	4cda <_fwalk_reent+0x3e>
    4cac:	6863      	ldr	r3, [r4, #4]
    4cae:	68a5      	ldr	r5, [r4, #8]
    4cb0:	9300      	str	r3, [sp, #0]
    4cb2:	9b00      	ldr	r3, [sp, #0]
    4cb4:	3b01      	subs	r3, #1
    4cb6:	9300      	str	r3, [sp, #0]
    4cb8:	d40d      	bmi.n	4cd6 <_fwalk_reent+0x3a>
    4cba:	89ab      	ldrh	r3, [r5, #12]
    4cbc:	2b01      	cmp	r3, #1
    4cbe:	d908      	bls.n	4cd2 <_fwalk_reent+0x36>
    4cc0:	220e      	movs	r2, #14
    4cc2:	5eab      	ldrsh	r3, [r5, r2]
    4cc4:	3301      	adds	r3, #1
    4cc6:	d004      	beq.n	4cd2 <_fwalk_reent+0x36>
    4cc8:	0029      	movs	r1, r5
    4cca:	0038      	movs	r0, r7
    4ccc:	9b01      	ldr	r3, [sp, #4]
    4cce:	4798      	blx	r3
    4cd0:	4306      	orrs	r6, r0
    4cd2:	3568      	adds	r5, #104	; 0x68
    4cd4:	e7ed      	b.n	4cb2 <_fwalk_reent+0x16>
    4cd6:	6824      	ldr	r4, [r4, #0]
    4cd8:	e7e6      	b.n	4ca8 <_fwalk_reent+0xc>
    4cda:	0030      	movs	r0, r6
    4cdc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00004ce0 <__swhatbuf_r>:
    4ce0:	b570      	push	{r4, r5, r6, lr}
    4ce2:	000e      	movs	r6, r1
    4ce4:	001d      	movs	r5, r3
    4ce6:	230e      	movs	r3, #14
    4ce8:	5ec9      	ldrsh	r1, [r1, r3]
    4cea:	b090      	sub	sp, #64	; 0x40
    4cec:	0014      	movs	r4, r2
    4cee:	2900      	cmp	r1, #0
    4cf0:	da06      	bge.n	4d00 <__swhatbuf_r+0x20>
    4cf2:	2300      	movs	r3, #0
    4cf4:	602b      	str	r3, [r5, #0]
    4cf6:	89b3      	ldrh	r3, [r6, #12]
    4cf8:	061b      	lsls	r3, r3, #24
    4cfa:	d50f      	bpl.n	4d1c <__swhatbuf_r+0x3c>
    4cfc:	2340      	movs	r3, #64	; 0x40
    4cfe:	e00f      	b.n	4d20 <__swhatbuf_r+0x40>
    4d00:	aa01      	add	r2, sp, #4
    4d02:	f000 fd1d 	bl	5740 <_fstat_r>
    4d06:	2800      	cmp	r0, #0
    4d08:	dbf3      	blt.n	4cf2 <__swhatbuf_r+0x12>
    4d0a:	23f0      	movs	r3, #240	; 0xf0
    4d0c:	9a02      	ldr	r2, [sp, #8]
    4d0e:	021b      	lsls	r3, r3, #8
    4d10:	4013      	ands	r3, r2
    4d12:	4a05      	ldr	r2, [pc, #20]	; (4d28 <__swhatbuf_r+0x48>)
    4d14:	189b      	adds	r3, r3, r2
    4d16:	425a      	negs	r2, r3
    4d18:	4153      	adcs	r3, r2
    4d1a:	602b      	str	r3, [r5, #0]
    4d1c:	2380      	movs	r3, #128	; 0x80
    4d1e:	00db      	lsls	r3, r3, #3
    4d20:	2000      	movs	r0, #0
    4d22:	6023      	str	r3, [r4, #0]
    4d24:	b010      	add	sp, #64	; 0x40
    4d26:	bd70      	pop	{r4, r5, r6, pc}
    4d28:	ffffe000 	.word	0xffffe000

00004d2c <__smakebuf_r>:
    4d2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4d2e:	2602      	movs	r6, #2
    4d30:	898b      	ldrh	r3, [r1, #12]
    4d32:	0005      	movs	r5, r0
    4d34:	000c      	movs	r4, r1
    4d36:	4233      	tst	r3, r6
    4d38:	d110      	bne.n	4d5c <__smakebuf_r+0x30>
    4d3a:	ab01      	add	r3, sp, #4
    4d3c:	466a      	mov	r2, sp
    4d3e:	f7ff ffcf 	bl	4ce0 <__swhatbuf_r>
    4d42:	9900      	ldr	r1, [sp, #0]
    4d44:	0007      	movs	r7, r0
    4d46:	0028      	movs	r0, r5
    4d48:	f000 f87e 	bl	4e48 <_malloc_r>
    4d4c:	2800      	cmp	r0, #0
    4d4e:	d10c      	bne.n	4d6a <__smakebuf_r+0x3e>
    4d50:	220c      	movs	r2, #12
    4d52:	5ea3      	ldrsh	r3, [r4, r2]
    4d54:	059a      	lsls	r2, r3, #22
    4d56:	d423      	bmi.n	4da0 <__smakebuf_r+0x74>
    4d58:	4333      	orrs	r3, r6
    4d5a:	81a3      	strh	r3, [r4, #12]
    4d5c:	0023      	movs	r3, r4
    4d5e:	3347      	adds	r3, #71	; 0x47
    4d60:	6023      	str	r3, [r4, #0]
    4d62:	6123      	str	r3, [r4, #16]
    4d64:	2301      	movs	r3, #1
    4d66:	6163      	str	r3, [r4, #20]
    4d68:	e01a      	b.n	4da0 <__smakebuf_r+0x74>
    4d6a:	2280      	movs	r2, #128	; 0x80
    4d6c:	4b0d      	ldr	r3, [pc, #52]	; (4da4 <__smakebuf_r+0x78>)
    4d6e:	62ab      	str	r3, [r5, #40]	; 0x28
    4d70:	89a3      	ldrh	r3, [r4, #12]
    4d72:	6020      	str	r0, [r4, #0]
    4d74:	4313      	orrs	r3, r2
    4d76:	81a3      	strh	r3, [r4, #12]
    4d78:	9b00      	ldr	r3, [sp, #0]
    4d7a:	6120      	str	r0, [r4, #16]
    4d7c:	6163      	str	r3, [r4, #20]
    4d7e:	9b01      	ldr	r3, [sp, #4]
    4d80:	2b00      	cmp	r3, #0
    4d82:	d00a      	beq.n	4d9a <__smakebuf_r+0x6e>
    4d84:	230e      	movs	r3, #14
    4d86:	5ee1      	ldrsh	r1, [r4, r3]
    4d88:	0028      	movs	r0, r5
    4d8a:	f000 fceb 	bl	5764 <_isatty_r>
    4d8e:	2800      	cmp	r0, #0
    4d90:	d003      	beq.n	4d9a <__smakebuf_r+0x6e>
    4d92:	2201      	movs	r2, #1
    4d94:	89a3      	ldrh	r3, [r4, #12]
    4d96:	4313      	orrs	r3, r2
    4d98:	81a3      	strh	r3, [r4, #12]
    4d9a:	89a3      	ldrh	r3, [r4, #12]
    4d9c:	431f      	orrs	r7, r3
    4d9e:	81a7      	strh	r7, [r4, #12]
    4da0:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    4da2:	46c0      	nop			; (mov r8, r8)
    4da4:	00004b35 	.word	0x00004b35

00004da8 <malloc>:
    4da8:	b510      	push	{r4, lr}
    4daa:	4b03      	ldr	r3, [pc, #12]	; (4db8 <malloc+0x10>)
    4dac:	0001      	movs	r1, r0
    4dae:	6818      	ldr	r0, [r3, #0]
    4db0:	f000 f84a 	bl	4e48 <_malloc_r>
    4db4:	bd10      	pop	{r4, pc}
    4db6:	46c0      	nop			; (mov r8, r8)
    4db8:	2000006c 	.word	0x2000006c

00004dbc <_free_r>:
    4dbc:	b530      	push	{r4, r5, lr}
    4dbe:	2900      	cmp	r1, #0
    4dc0:	d03e      	beq.n	4e40 <_free_r+0x84>
    4dc2:	3904      	subs	r1, #4
    4dc4:	680b      	ldr	r3, [r1, #0]
    4dc6:	2b00      	cmp	r3, #0
    4dc8:	da00      	bge.n	4dcc <_free_r+0x10>
    4dca:	18c9      	adds	r1, r1, r3
    4dcc:	4a1d      	ldr	r2, [pc, #116]	; (4e44 <_free_r+0x88>)
    4dce:	6813      	ldr	r3, [r2, #0]
    4dd0:	0014      	movs	r4, r2
    4dd2:	2b00      	cmp	r3, #0
    4dd4:	d102      	bne.n	4ddc <_free_r+0x20>
    4dd6:	604b      	str	r3, [r1, #4]
    4dd8:	6011      	str	r1, [r2, #0]
    4dda:	e031      	b.n	4e40 <_free_r+0x84>
    4ddc:	428b      	cmp	r3, r1
    4dde:	d90d      	bls.n	4dfc <_free_r+0x40>
    4de0:	680a      	ldr	r2, [r1, #0]
    4de2:	1888      	adds	r0, r1, r2
    4de4:	4283      	cmp	r3, r0
    4de6:	d103      	bne.n	4df0 <_free_r+0x34>
    4de8:	6818      	ldr	r0, [r3, #0]
    4dea:	685b      	ldr	r3, [r3, #4]
    4dec:	1882      	adds	r2, r0, r2
    4dee:	600a      	str	r2, [r1, #0]
    4df0:	604b      	str	r3, [r1, #4]
    4df2:	6021      	str	r1, [r4, #0]
    4df4:	e024      	b.n	4e40 <_free_r+0x84>
    4df6:	428a      	cmp	r2, r1
    4df8:	d803      	bhi.n	4e02 <_free_r+0x46>
    4dfa:	0013      	movs	r3, r2
    4dfc:	685a      	ldr	r2, [r3, #4]
    4dfe:	2a00      	cmp	r2, #0
    4e00:	d1f9      	bne.n	4df6 <_free_r+0x3a>
    4e02:	681d      	ldr	r5, [r3, #0]
    4e04:	195c      	adds	r4, r3, r5
    4e06:	428c      	cmp	r4, r1
    4e08:	d10b      	bne.n	4e22 <_free_r+0x66>
    4e0a:	6809      	ldr	r1, [r1, #0]
    4e0c:	1869      	adds	r1, r5, r1
    4e0e:	1858      	adds	r0, r3, r1
    4e10:	6019      	str	r1, [r3, #0]
    4e12:	4282      	cmp	r2, r0
    4e14:	d114      	bne.n	4e40 <_free_r+0x84>
    4e16:	6810      	ldr	r0, [r2, #0]
    4e18:	6852      	ldr	r2, [r2, #4]
    4e1a:	1841      	adds	r1, r0, r1
    4e1c:	6019      	str	r1, [r3, #0]
    4e1e:	605a      	str	r2, [r3, #4]
    4e20:	e00e      	b.n	4e40 <_free_r+0x84>
    4e22:	428c      	cmp	r4, r1
    4e24:	d902      	bls.n	4e2c <_free_r+0x70>
    4e26:	230c      	movs	r3, #12
    4e28:	6003      	str	r3, [r0, #0]
    4e2a:	e009      	b.n	4e40 <_free_r+0x84>
    4e2c:	6808      	ldr	r0, [r1, #0]
    4e2e:	180c      	adds	r4, r1, r0
    4e30:	42a2      	cmp	r2, r4
    4e32:	d103      	bne.n	4e3c <_free_r+0x80>
    4e34:	6814      	ldr	r4, [r2, #0]
    4e36:	6852      	ldr	r2, [r2, #4]
    4e38:	1820      	adds	r0, r4, r0
    4e3a:	6008      	str	r0, [r1, #0]
    4e3c:	604a      	str	r2, [r1, #4]
    4e3e:	6059      	str	r1, [r3, #4]
    4e40:	bd30      	pop	{r4, r5, pc}
    4e42:	46c0      	nop			; (mov r8, r8)
    4e44:	200000c8 	.word	0x200000c8

00004e48 <_malloc_r>:
    4e48:	2303      	movs	r3, #3
    4e4a:	b570      	push	{r4, r5, r6, lr}
    4e4c:	1ccd      	adds	r5, r1, #3
    4e4e:	439d      	bics	r5, r3
    4e50:	3508      	adds	r5, #8
    4e52:	0006      	movs	r6, r0
    4e54:	2d0c      	cmp	r5, #12
    4e56:	d201      	bcs.n	4e5c <_malloc_r+0x14>
    4e58:	250c      	movs	r5, #12
    4e5a:	e005      	b.n	4e68 <_malloc_r+0x20>
    4e5c:	2d00      	cmp	r5, #0
    4e5e:	da03      	bge.n	4e68 <_malloc_r+0x20>
    4e60:	230c      	movs	r3, #12
    4e62:	2000      	movs	r0, #0
    4e64:	6033      	str	r3, [r6, #0]
    4e66:	e040      	b.n	4eea <_malloc_r+0xa2>
    4e68:	42a9      	cmp	r1, r5
    4e6a:	d8f9      	bhi.n	4e60 <_malloc_r+0x18>
    4e6c:	4b1f      	ldr	r3, [pc, #124]	; (4eec <_malloc_r+0xa4>)
    4e6e:	681c      	ldr	r4, [r3, #0]
    4e70:	001a      	movs	r2, r3
    4e72:	0021      	movs	r1, r4
    4e74:	2900      	cmp	r1, #0
    4e76:	d013      	beq.n	4ea0 <_malloc_r+0x58>
    4e78:	680b      	ldr	r3, [r1, #0]
    4e7a:	1b5b      	subs	r3, r3, r5
    4e7c:	d40d      	bmi.n	4e9a <_malloc_r+0x52>
    4e7e:	2b0b      	cmp	r3, #11
    4e80:	d902      	bls.n	4e88 <_malloc_r+0x40>
    4e82:	600b      	str	r3, [r1, #0]
    4e84:	18cc      	adds	r4, r1, r3
    4e86:	e01e      	b.n	4ec6 <_malloc_r+0x7e>
    4e88:	428c      	cmp	r4, r1
    4e8a:	d102      	bne.n	4e92 <_malloc_r+0x4a>
    4e8c:	6863      	ldr	r3, [r4, #4]
    4e8e:	6013      	str	r3, [r2, #0]
    4e90:	e01a      	b.n	4ec8 <_malloc_r+0x80>
    4e92:	684b      	ldr	r3, [r1, #4]
    4e94:	6063      	str	r3, [r4, #4]
    4e96:	000c      	movs	r4, r1
    4e98:	e016      	b.n	4ec8 <_malloc_r+0x80>
    4e9a:	000c      	movs	r4, r1
    4e9c:	6849      	ldr	r1, [r1, #4]
    4e9e:	e7e9      	b.n	4e74 <_malloc_r+0x2c>
    4ea0:	4c13      	ldr	r4, [pc, #76]	; (4ef0 <_malloc_r+0xa8>)
    4ea2:	6823      	ldr	r3, [r4, #0]
    4ea4:	2b00      	cmp	r3, #0
    4ea6:	d103      	bne.n	4eb0 <_malloc_r+0x68>
    4ea8:	0030      	movs	r0, r6
    4eaa:	f000 faf7 	bl	549c <_sbrk_r>
    4eae:	6020      	str	r0, [r4, #0]
    4eb0:	0029      	movs	r1, r5
    4eb2:	0030      	movs	r0, r6
    4eb4:	f000 faf2 	bl	549c <_sbrk_r>
    4eb8:	1c43      	adds	r3, r0, #1
    4eba:	d0d1      	beq.n	4e60 <_malloc_r+0x18>
    4ebc:	2303      	movs	r3, #3
    4ebe:	1cc4      	adds	r4, r0, #3
    4ec0:	439c      	bics	r4, r3
    4ec2:	42a0      	cmp	r0, r4
    4ec4:	d10a      	bne.n	4edc <_malloc_r+0x94>
    4ec6:	6025      	str	r5, [r4, #0]
    4ec8:	0020      	movs	r0, r4
    4eca:	2207      	movs	r2, #7
    4ecc:	300b      	adds	r0, #11
    4ece:	1d23      	adds	r3, r4, #4
    4ed0:	4390      	bics	r0, r2
    4ed2:	1ac3      	subs	r3, r0, r3
    4ed4:	d009      	beq.n	4eea <_malloc_r+0xa2>
    4ed6:	425a      	negs	r2, r3
    4ed8:	50e2      	str	r2, [r4, r3]
    4eda:	e006      	b.n	4eea <_malloc_r+0xa2>
    4edc:	1a21      	subs	r1, r4, r0
    4ede:	0030      	movs	r0, r6
    4ee0:	f000 fadc 	bl	549c <_sbrk_r>
    4ee4:	1c43      	adds	r3, r0, #1
    4ee6:	d1ee      	bne.n	4ec6 <_malloc_r+0x7e>
    4ee8:	e7ba      	b.n	4e60 <_malloc_r+0x18>
    4eea:	bd70      	pop	{r4, r5, r6, pc}
    4eec:	200000c8 	.word	0x200000c8
    4ef0:	200000c4 	.word	0x200000c4

00004ef4 <__sfputc_r>:
    4ef4:	6893      	ldr	r3, [r2, #8]
    4ef6:	b510      	push	{r4, lr}
    4ef8:	3b01      	subs	r3, #1
    4efa:	6093      	str	r3, [r2, #8]
    4efc:	2b00      	cmp	r3, #0
    4efe:	da05      	bge.n	4f0c <__sfputc_r+0x18>
    4f00:	6994      	ldr	r4, [r2, #24]
    4f02:	42a3      	cmp	r3, r4
    4f04:	db08      	blt.n	4f18 <__sfputc_r+0x24>
    4f06:	b2cb      	uxtb	r3, r1
    4f08:	2b0a      	cmp	r3, #10
    4f0a:	d005      	beq.n	4f18 <__sfputc_r+0x24>
    4f0c:	6813      	ldr	r3, [r2, #0]
    4f0e:	1c58      	adds	r0, r3, #1
    4f10:	6010      	str	r0, [r2, #0]
    4f12:	7019      	strb	r1, [r3, #0]
    4f14:	b2c8      	uxtb	r0, r1
    4f16:	e001      	b.n	4f1c <__sfputc_r+0x28>
    4f18:	f000 fb1e 	bl	5558 <__swbuf_r>
    4f1c:	bd10      	pop	{r4, pc}

00004f1e <__sfputs_r>:
    4f1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4f20:	0006      	movs	r6, r0
    4f22:	000f      	movs	r7, r1
    4f24:	0014      	movs	r4, r2
    4f26:	18d5      	adds	r5, r2, r3
    4f28:	42ac      	cmp	r4, r5
    4f2a:	d008      	beq.n	4f3e <__sfputs_r+0x20>
    4f2c:	7821      	ldrb	r1, [r4, #0]
    4f2e:	003a      	movs	r2, r7
    4f30:	0030      	movs	r0, r6
    4f32:	f7ff ffdf 	bl	4ef4 <__sfputc_r>
    4f36:	3401      	adds	r4, #1
    4f38:	1c43      	adds	r3, r0, #1
    4f3a:	d1f5      	bne.n	4f28 <__sfputs_r+0xa>
    4f3c:	e000      	b.n	4f40 <__sfputs_r+0x22>
    4f3e:	2000      	movs	r0, #0
    4f40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00004f44 <_vfiprintf_r>:
    4f44:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f46:	b09f      	sub	sp, #124	; 0x7c
    4f48:	0006      	movs	r6, r0
    4f4a:	000f      	movs	r7, r1
    4f4c:	9202      	str	r2, [sp, #8]
    4f4e:	9305      	str	r3, [sp, #20]
    4f50:	2800      	cmp	r0, #0
    4f52:	d004      	beq.n	4f5e <_vfiprintf_r+0x1a>
    4f54:	6983      	ldr	r3, [r0, #24]
    4f56:	2b00      	cmp	r3, #0
    4f58:	d101      	bne.n	4f5e <_vfiprintf_r+0x1a>
    4f5a:	f7ff fe2d 	bl	4bb8 <__sinit>
    4f5e:	4b7f      	ldr	r3, [pc, #508]	; (515c <_vfiprintf_r+0x218>)
    4f60:	429f      	cmp	r7, r3
    4f62:	d101      	bne.n	4f68 <_vfiprintf_r+0x24>
    4f64:	6877      	ldr	r7, [r6, #4]
    4f66:	e008      	b.n	4f7a <_vfiprintf_r+0x36>
    4f68:	4b7d      	ldr	r3, [pc, #500]	; (5160 <_vfiprintf_r+0x21c>)
    4f6a:	429f      	cmp	r7, r3
    4f6c:	d101      	bne.n	4f72 <_vfiprintf_r+0x2e>
    4f6e:	68b7      	ldr	r7, [r6, #8]
    4f70:	e003      	b.n	4f7a <_vfiprintf_r+0x36>
    4f72:	4b7c      	ldr	r3, [pc, #496]	; (5164 <_vfiprintf_r+0x220>)
    4f74:	429f      	cmp	r7, r3
    4f76:	d100      	bne.n	4f7a <_vfiprintf_r+0x36>
    4f78:	68f7      	ldr	r7, [r6, #12]
    4f7a:	89bb      	ldrh	r3, [r7, #12]
    4f7c:	071b      	lsls	r3, r3, #28
    4f7e:	d50a      	bpl.n	4f96 <_vfiprintf_r+0x52>
    4f80:	693b      	ldr	r3, [r7, #16]
    4f82:	2b00      	cmp	r3, #0
    4f84:	d007      	beq.n	4f96 <_vfiprintf_r+0x52>
    4f86:	2300      	movs	r3, #0
    4f88:	ad06      	add	r5, sp, #24
    4f8a:	616b      	str	r3, [r5, #20]
    4f8c:	3320      	adds	r3, #32
    4f8e:	766b      	strb	r3, [r5, #25]
    4f90:	3310      	adds	r3, #16
    4f92:	76ab      	strb	r3, [r5, #26]
    4f94:	e03d      	b.n	5012 <_vfiprintf_r+0xce>
    4f96:	0039      	movs	r1, r7
    4f98:	0030      	movs	r0, r6
    4f9a:	f000 fb49 	bl	5630 <__swsetup_r>
    4f9e:	2800      	cmp	r0, #0
    4fa0:	d0f1      	beq.n	4f86 <_vfiprintf_r+0x42>
    4fa2:	2001      	movs	r0, #1
    4fa4:	4240      	negs	r0, r0
    4fa6:	e0d6      	b.n	5156 <_vfiprintf_r+0x212>
    4fa8:	9a05      	ldr	r2, [sp, #20]
    4faa:	1d11      	adds	r1, r2, #4
    4fac:	6812      	ldr	r2, [r2, #0]
    4fae:	9105      	str	r1, [sp, #20]
    4fb0:	2a00      	cmp	r2, #0
    4fb2:	da00      	bge.n	4fb6 <_vfiprintf_r+0x72>
    4fb4:	e07f      	b.n	50b6 <_vfiprintf_r+0x172>
    4fb6:	9209      	str	r2, [sp, #36]	; 0x24
    4fb8:	3401      	adds	r4, #1
    4fba:	7823      	ldrb	r3, [r4, #0]
    4fbc:	2b2e      	cmp	r3, #46	; 0x2e
    4fbe:	d100      	bne.n	4fc2 <_vfiprintf_r+0x7e>
    4fc0:	e08d      	b.n	50de <_vfiprintf_r+0x19a>
    4fc2:	7821      	ldrb	r1, [r4, #0]
    4fc4:	2203      	movs	r2, #3
    4fc6:	4868      	ldr	r0, [pc, #416]	; (5168 <_vfiprintf_r+0x224>)
    4fc8:	f000 fbf2 	bl	57b0 <memchr>
    4fcc:	2800      	cmp	r0, #0
    4fce:	d007      	beq.n	4fe0 <_vfiprintf_r+0x9c>
    4fd0:	4b65      	ldr	r3, [pc, #404]	; (5168 <_vfiprintf_r+0x224>)
    4fd2:	682a      	ldr	r2, [r5, #0]
    4fd4:	1ac0      	subs	r0, r0, r3
    4fd6:	2340      	movs	r3, #64	; 0x40
    4fd8:	4083      	lsls	r3, r0
    4fda:	4313      	orrs	r3, r2
    4fdc:	602b      	str	r3, [r5, #0]
    4fde:	3401      	adds	r4, #1
    4fe0:	7821      	ldrb	r1, [r4, #0]
    4fe2:	1c63      	adds	r3, r4, #1
    4fe4:	2206      	movs	r2, #6
    4fe6:	4861      	ldr	r0, [pc, #388]	; (516c <_vfiprintf_r+0x228>)
    4fe8:	9302      	str	r3, [sp, #8]
    4fea:	7629      	strb	r1, [r5, #24]
    4fec:	f000 fbe0 	bl	57b0 <memchr>
    4ff0:	2800      	cmp	r0, #0
    4ff2:	d100      	bne.n	4ff6 <_vfiprintf_r+0xb2>
    4ff4:	e09d      	b.n	5132 <_vfiprintf_r+0x1ee>
    4ff6:	4b5e      	ldr	r3, [pc, #376]	; (5170 <_vfiprintf_r+0x22c>)
    4ff8:	2b00      	cmp	r3, #0
    4ffa:	d000      	beq.n	4ffe <_vfiprintf_r+0xba>
    4ffc:	e090      	b.n	5120 <_vfiprintf_r+0x1dc>
    4ffe:	2207      	movs	r2, #7
    5000:	9b05      	ldr	r3, [sp, #20]
    5002:	3307      	adds	r3, #7
    5004:	4393      	bics	r3, r2
    5006:	3308      	adds	r3, #8
    5008:	9305      	str	r3, [sp, #20]
    500a:	696b      	ldr	r3, [r5, #20]
    500c:	9a03      	ldr	r2, [sp, #12]
    500e:	189b      	adds	r3, r3, r2
    5010:	616b      	str	r3, [r5, #20]
    5012:	9c02      	ldr	r4, [sp, #8]
    5014:	7823      	ldrb	r3, [r4, #0]
    5016:	2b00      	cmp	r3, #0
    5018:	d104      	bne.n	5024 <_vfiprintf_r+0xe0>
    501a:	9b02      	ldr	r3, [sp, #8]
    501c:	1ae3      	subs	r3, r4, r3
    501e:	9304      	str	r3, [sp, #16]
    5020:	d012      	beq.n	5048 <_vfiprintf_r+0x104>
    5022:	e003      	b.n	502c <_vfiprintf_r+0xe8>
    5024:	2b25      	cmp	r3, #37	; 0x25
    5026:	d0f8      	beq.n	501a <_vfiprintf_r+0xd6>
    5028:	3401      	adds	r4, #1
    502a:	e7f3      	b.n	5014 <_vfiprintf_r+0xd0>
    502c:	9b04      	ldr	r3, [sp, #16]
    502e:	9a02      	ldr	r2, [sp, #8]
    5030:	0039      	movs	r1, r7
    5032:	0030      	movs	r0, r6
    5034:	f7ff ff73 	bl	4f1e <__sfputs_r>
    5038:	1c43      	adds	r3, r0, #1
    503a:	d100      	bne.n	503e <_vfiprintf_r+0xfa>
    503c:	e086      	b.n	514c <_vfiprintf_r+0x208>
    503e:	696a      	ldr	r2, [r5, #20]
    5040:	9b04      	ldr	r3, [sp, #16]
    5042:	4694      	mov	ip, r2
    5044:	4463      	add	r3, ip
    5046:	616b      	str	r3, [r5, #20]
    5048:	7823      	ldrb	r3, [r4, #0]
    504a:	2b00      	cmp	r3, #0
    504c:	d07e      	beq.n	514c <_vfiprintf_r+0x208>
    504e:	2201      	movs	r2, #1
    5050:	2300      	movs	r3, #0
    5052:	4252      	negs	r2, r2
    5054:	606a      	str	r2, [r5, #4]
    5056:	a902      	add	r1, sp, #8
    5058:	3254      	adds	r2, #84	; 0x54
    505a:	1852      	adds	r2, r2, r1
    505c:	3401      	adds	r4, #1
    505e:	602b      	str	r3, [r5, #0]
    5060:	60eb      	str	r3, [r5, #12]
    5062:	60ab      	str	r3, [r5, #8]
    5064:	7013      	strb	r3, [r2, #0]
    5066:	65ab      	str	r3, [r5, #88]	; 0x58
    5068:	7821      	ldrb	r1, [r4, #0]
    506a:	2205      	movs	r2, #5
    506c:	4841      	ldr	r0, [pc, #260]	; (5174 <_vfiprintf_r+0x230>)
    506e:	f000 fb9f 	bl	57b0 <memchr>
    5072:	2800      	cmp	r0, #0
    5074:	d008      	beq.n	5088 <_vfiprintf_r+0x144>
    5076:	4b3f      	ldr	r3, [pc, #252]	; (5174 <_vfiprintf_r+0x230>)
    5078:	682a      	ldr	r2, [r5, #0]
    507a:	1ac0      	subs	r0, r0, r3
    507c:	2301      	movs	r3, #1
    507e:	4083      	lsls	r3, r0
    5080:	4313      	orrs	r3, r2
    5082:	602b      	str	r3, [r5, #0]
    5084:	3401      	adds	r4, #1
    5086:	e7ef      	b.n	5068 <_vfiprintf_r+0x124>
    5088:	682b      	ldr	r3, [r5, #0]
    508a:	06da      	lsls	r2, r3, #27
    508c:	d504      	bpl.n	5098 <_vfiprintf_r+0x154>
    508e:	2253      	movs	r2, #83	; 0x53
    5090:	2120      	movs	r1, #32
    5092:	a802      	add	r0, sp, #8
    5094:	1812      	adds	r2, r2, r0
    5096:	7011      	strb	r1, [r2, #0]
    5098:	071a      	lsls	r2, r3, #28
    509a:	d504      	bpl.n	50a6 <_vfiprintf_r+0x162>
    509c:	2253      	movs	r2, #83	; 0x53
    509e:	212b      	movs	r1, #43	; 0x2b
    50a0:	a802      	add	r0, sp, #8
    50a2:	1812      	adds	r2, r2, r0
    50a4:	7011      	strb	r1, [r2, #0]
    50a6:	7822      	ldrb	r2, [r4, #0]
    50a8:	2a2a      	cmp	r2, #42	; 0x2a
    50aa:	d100      	bne.n	50ae <_vfiprintf_r+0x16a>
    50ac:	e77c      	b.n	4fa8 <_vfiprintf_r+0x64>
    50ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
    50b0:	2000      	movs	r0, #0
    50b2:	210a      	movs	r1, #10
    50b4:	e005      	b.n	50c2 <_vfiprintf_r+0x17e>
    50b6:	4252      	negs	r2, r2
    50b8:	60ea      	str	r2, [r5, #12]
    50ba:	2202      	movs	r2, #2
    50bc:	4313      	orrs	r3, r2
    50be:	602b      	str	r3, [r5, #0]
    50c0:	e77a      	b.n	4fb8 <_vfiprintf_r+0x74>
    50c2:	7822      	ldrb	r2, [r4, #0]
    50c4:	3a30      	subs	r2, #48	; 0x30
    50c6:	2a09      	cmp	r2, #9
    50c8:	d804      	bhi.n	50d4 <_vfiprintf_r+0x190>
    50ca:	434b      	muls	r3, r1
    50cc:	3401      	adds	r4, #1
    50ce:	189b      	adds	r3, r3, r2
    50d0:	2001      	movs	r0, #1
    50d2:	e7f6      	b.n	50c2 <_vfiprintf_r+0x17e>
    50d4:	2800      	cmp	r0, #0
    50d6:	d100      	bne.n	50da <_vfiprintf_r+0x196>
    50d8:	e76f      	b.n	4fba <_vfiprintf_r+0x76>
    50da:	9309      	str	r3, [sp, #36]	; 0x24
    50dc:	e76d      	b.n	4fba <_vfiprintf_r+0x76>
    50de:	7863      	ldrb	r3, [r4, #1]
    50e0:	2b2a      	cmp	r3, #42	; 0x2a
    50e2:	d10a      	bne.n	50fa <_vfiprintf_r+0x1b6>
    50e4:	9b05      	ldr	r3, [sp, #20]
    50e6:	3402      	adds	r4, #2
    50e8:	1d1a      	adds	r2, r3, #4
    50ea:	681b      	ldr	r3, [r3, #0]
    50ec:	9205      	str	r2, [sp, #20]
    50ee:	2b00      	cmp	r3, #0
    50f0:	da01      	bge.n	50f6 <_vfiprintf_r+0x1b2>
    50f2:	2301      	movs	r3, #1
    50f4:	425b      	negs	r3, r3
    50f6:	9307      	str	r3, [sp, #28]
    50f8:	e763      	b.n	4fc2 <_vfiprintf_r+0x7e>
    50fa:	2300      	movs	r3, #0
    50fc:	200a      	movs	r0, #10
    50fe:	001a      	movs	r2, r3
    5100:	3401      	adds	r4, #1
    5102:	606b      	str	r3, [r5, #4]
    5104:	7821      	ldrb	r1, [r4, #0]
    5106:	3930      	subs	r1, #48	; 0x30
    5108:	2909      	cmp	r1, #9
    510a:	d804      	bhi.n	5116 <_vfiprintf_r+0x1d2>
    510c:	4342      	muls	r2, r0
    510e:	3401      	adds	r4, #1
    5110:	1852      	adds	r2, r2, r1
    5112:	2301      	movs	r3, #1
    5114:	e7f6      	b.n	5104 <_vfiprintf_r+0x1c0>
    5116:	2b00      	cmp	r3, #0
    5118:	d100      	bne.n	511c <_vfiprintf_r+0x1d8>
    511a:	e752      	b.n	4fc2 <_vfiprintf_r+0x7e>
    511c:	9207      	str	r2, [sp, #28]
    511e:	e750      	b.n	4fc2 <_vfiprintf_r+0x7e>
    5120:	ab05      	add	r3, sp, #20
    5122:	9300      	str	r3, [sp, #0]
    5124:	003a      	movs	r2, r7
    5126:	4b14      	ldr	r3, [pc, #80]	; (5178 <_vfiprintf_r+0x234>)
    5128:	0029      	movs	r1, r5
    512a:	0030      	movs	r0, r6
    512c:	e000      	b.n	5130 <_vfiprintf_r+0x1ec>
    512e:	bf00      	nop
    5130:	e007      	b.n	5142 <_vfiprintf_r+0x1fe>
    5132:	ab05      	add	r3, sp, #20
    5134:	9300      	str	r3, [sp, #0]
    5136:	003a      	movs	r2, r7
    5138:	4b0f      	ldr	r3, [pc, #60]	; (5178 <_vfiprintf_r+0x234>)
    513a:	0029      	movs	r1, r5
    513c:	0030      	movs	r0, r6
    513e:	f000 f88b 	bl	5258 <_printf_i>
    5142:	9003      	str	r0, [sp, #12]
    5144:	9b03      	ldr	r3, [sp, #12]
    5146:	3301      	adds	r3, #1
    5148:	d000      	beq.n	514c <_vfiprintf_r+0x208>
    514a:	e75e      	b.n	500a <_vfiprintf_r+0xc6>
    514c:	89bb      	ldrh	r3, [r7, #12]
    514e:	065b      	lsls	r3, r3, #25
    5150:	d500      	bpl.n	5154 <_vfiprintf_r+0x210>
    5152:	e726      	b.n	4fa2 <_vfiprintf_r+0x5e>
    5154:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5156:	b01f      	add	sp, #124	; 0x7c
    5158:	bdf0      	pop	{r4, r5, r6, r7, pc}
    515a:	46c0      	nop			; (mov r8, r8)
    515c:	00005a7c 	.word	0x00005a7c
    5160:	00005a9c 	.word	0x00005a9c
    5164:	00005abc 	.word	0x00005abc
    5168:	00005ae2 	.word	0x00005ae2
    516c:	00005ae6 	.word	0x00005ae6
    5170:	00000000 	.word	0x00000000
    5174:	00005adc 	.word	0x00005adc
    5178:	00004f1f 	.word	0x00004f1f

0000517c <_printf_common>:
    517c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    517e:	0017      	movs	r7, r2
    5180:	9301      	str	r3, [sp, #4]
    5182:	688a      	ldr	r2, [r1, #8]
    5184:	690b      	ldr	r3, [r1, #16]
    5186:	9000      	str	r0, [sp, #0]
    5188:	000c      	movs	r4, r1
    518a:	4293      	cmp	r3, r2
    518c:	da00      	bge.n	5190 <_printf_common+0x14>
    518e:	0013      	movs	r3, r2
    5190:	0022      	movs	r2, r4
    5192:	603b      	str	r3, [r7, #0]
    5194:	3243      	adds	r2, #67	; 0x43
    5196:	7812      	ldrb	r2, [r2, #0]
    5198:	2a00      	cmp	r2, #0
    519a:	d001      	beq.n	51a0 <_printf_common+0x24>
    519c:	3301      	adds	r3, #1
    519e:	603b      	str	r3, [r7, #0]
    51a0:	6823      	ldr	r3, [r4, #0]
    51a2:	069b      	lsls	r3, r3, #26
    51a4:	d502      	bpl.n	51ac <_printf_common+0x30>
    51a6:	683b      	ldr	r3, [r7, #0]
    51a8:	3302      	adds	r3, #2
    51aa:	603b      	str	r3, [r7, #0]
    51ac:	2506      	movs	r5, #6
    51ae:	6823      	ldr	r3, [r4, #0]
    51b0:	401d      	ands	r5, r3
    51b2:	d01e      	beq.n	51f2 <_printf_common+0x76>
    51b4:	0023      	movs	r3, r4
    51b6:	3343      	adds	r3, #67	; 0x43
    51b8:	781b      	ldrb	r3, [r3, #0]
    51ba:	1e5a      	subs	r2, r3, #1
    51bc:	4193      	sbcs	r3, r2
    51be:	6822      	ldr	r2, [r4, #0]
    51c0:	0692      	lsls	r2, r2, #26
    51c2:	d51c      	bpl.n	51fe <_printf_common+0x82>
    51c4:	2030      	movs	r0, #48	; 0x30
    51c6:	18e1      	adds	r1, r4, r3
    51c8:	3143      	adds	r1, #67	; 0x43
    51ca:	7008      	strb	r0, [r1, #0]
    51cc:	0021      	movs	r1, r4
    51ce:	1c5a      	adds	r2, r3, #1
    51d0:	3145      	adds	r1, #69	; 0x45
    51d2:	7809      	ldrb	r1, [r1, #0]
    51d4:	18a2      	adds	r2, r4, r2
    51d6:	3243      	adds	r2, #67	; 0x43
    51d8:	3302      	adds	r3, #2
    51da:	7011      	strb	r1, [r2, #0]
    51dc:	e00f      	b.n	51fe <_printf_common+0x82>
    51de:	0022      	movs	r2, r4
    51e0:	2301      	movs	r3, #1
    51e2:	3219      	adds	r2, #25
    51e4:	9901      	ldr	r1, [sp, #4]
    51e6:	9800      	ldr	r0, [sp, #0]
    51e8:	9e08      	ldr	r6, [sp, #32]
    51ea:	47b0      	blx	r6
    51ec:	1c43      	adds	r3, r0, #1
    51ee:	d00e      	beq.n	520e <_printf_common+0x92>
    51f0:	3501      	adds	r5, #1
    51f2:	68e3      	ldr	r3, [r4, #12]
    51f4:	683a      	ldr	r2, [r7, #0]
    51f6:	1a9b      	subs	r3, r3, r2
    51f8:	429d      	cmp	r5, r3
    51fa:	dbf0      	blt.n	51de <_printf_common+0x62>
    51fc:	e7da      	b.n	51b4 <_printf_common+0x38>
    51fe:	0022      	movs	r2, r4
    5200:	9901      	ldr	r1, [sp, #4]
    5202:	3243      	adds	r2, #67	; 0x43
    5204:	9800      	ldr	r0, [sp, #0]
    5206:	9d08      	ldr	r5, [sp, #32]
    5208:	47a8      	blx	r5
    520a:	1c43      	adds	r3, r0, #1
    520c:	d102      	bne.n	5214 <_printf_common+0x98>
    520e:	2001      	movs	r0, #1
    5210:	4240      	negs	r0, r0
    5212:	e020      	b.n	5256 <_printf_common+0xda>
    5214:	2306      	movs	r3, #6
    5216:	6820      	ldr	r0, [r4, #0]
    5218:	68e1      	ldr	r1, [r4, #12]
    521a:	683a      	ldr	r2, [r7, #0]
    521c:	4003      	ands	r3, r0
    521e:	2500      	movs	r5, #0
    5220:	2b04      	cmp	r3, #4
    5222:	d103      	bne.n	522c <_printf_common+0xb0>
    5224:	1a8d      	subs	r5, r1, r2
    5226:	43eb      	mvns	r3, r5
    5228:	17db      	asrs	r3, r3, #31
    522a:	401d      	ands	r5, r3
    522c:	68a3      	ldr	r3, [r4, #8]
    522e:	6922      	ldr	r2, [r4, #16]
    5230:	4293      	cmp	r3, r2
    5232:	dd01      	ble.n	5238 <_printf_common+0xbc>
    5234:	1a9b      	subs	r3, r3, r2
    5236:	18ed      	adds	r5, r5, r3
    5238:	2700      	movs	r7, #0
    523a:	42bd      	cmp	r5, r7
    523c:	d00a      	beq.n	5254 <_printf_common+0xd8>
    523e:	0022      	movs	r2, r4
    5240:	2301      	movs	r3, #1
    5242:	321a      	adds	r2, #26
    5244:	9901      	ldr	r1, [sp, #4]
    5246:	9800      	ldr	r0, [sp, #0]
    5248:	9e08      	ldr	r6, [sp, #32]
    524a:	47b0      	blx	r6
    524c:	1c43      	adds	r3, r0, #1
    524e:	d0de      	beq.n	520e <_printf_common+0x92>
    5250:	3701      	adds	r7, #1
    5252:	e7f2      	b.n	523a <_printf_common+0xbe>
    5254:	2000      	movs	r0, #0
    5256:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00005258 <_printf_i>:
    5258:	b5f0      	push	{r4, r5, r6, r7, lr}
    525a:	b08b      	sub	sp, #44	; 0x2c
    525c:	9206      	str	r2, [sp, #24]
    525e:	000a      	movs	r2, r1
    5260:	3243      	adds	r2, #67	; 0x43
    5262:	9307      	str	r3, [sp, #28]
    5264:	9005      	str	r0, [sp, #20]
    5266:	9204      	str	r2, [sp, #16]
    5268:	7e0a      	ldrb	r2, [r1, #24]
    526a:	000c      	movs	r4, r1
    526c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    526e:	2a6e      	cmp	r2, #110	; 0x6e
    5270:	d100      	bne.n	5274 <_printf_i+0x1c>
    5272:	e0ab      	b.n	53cc <_printf_i+0x174>
    5274:	d811      	bhi.n	529a <_printf_i+0x42>
    5276:	2a63      	cmp	r2, #99	; 0x63
    5278:	d022      	beq.n	52c0 <_printf_i+0x68>
    527a:	d809      	bhi.n	5290 <_printf_i+0x38>
    527c:	2a00      	cmp	r2, #0
    527e:	d100      	bne.n	5282 <_printf_i+0x2a>
    5280:	e0b5      	b.n	53ee <_printf_i+0x196>
    5282:	2a58      	cmp	r2, #88	; 0x58
    5284:	d000      	beq.n	5288 <_printf_i+0x30>
    5286:	e0c5      	b.n	5414 <_printf_i+0x1bc>
    5288:	3145      	adds	r1, #69	; 0x45
    528a:	700a      	strb	r2, [r1, #0]
    528c:	4a81      	ldr	r2, [pc, #516]	; (5494 <_printf_i+0x23c>)
    528e:	e04f      	b.n	5330 <_printf_i+0xd8>
    5290:	2a64      	cmp	r2, #100	; 0x64
    5292:	d01d      	beq.n	52d0 <_printf_i+0x78>
    5294:	2a69      	cmp	r2, #105	; 0x69
    5296:	d01b      	beq.n	52d0 <_printf_i+0x78>
    5298:	e0bc      	b.n	5414 <_printf_i+0x1bc>
    529a:	2a73      	cmp	r2, #115	; 0x73
    529c:	d100      	bne.n	52a0 <_printf_i+0x48>
    529e:	e0aa      	b.n	53f6 <_printf_i+0x19e>
    52a0:	d809      	bhi.n	52b6 <_printf_i+0x5e>
    52a2:	2a6f      	cmp	r2, #111	; 0x6f
    52a4:	d029      	beq.n	52fa <_printf_i+0xa2>
    52a6:	2a70      	cmp	r2, #112	; 0x70
    52a8:	d000      	beq.n	52ac <_printf_i+0x54>
    52aa:	e0b3      	b.n	5414 <_printf_i+0x1bc>
    52ac:	2220      	movs	r2, #32
    52ae:	6809      	ldr	r1, [r1, #0]
    52b0:	430a      	orrs	r2, r1
    52b2:	6022      	str	r2, [r4, #0]
    52b4:	e037      	b.n	5326 <_printf_i+0xce>
    52b6:	2a75      	cmp	r2, #117	; 0x75
    52b8:	d01f      	beq.n	52fa <_printf_i+0xa2>
    52ba:	2a78      	cmp	r2, #120	; 0x78
    52bc:	d033      	beq.n	5326 <_printf_i+0xce>
    52be:	e0a9      	b.n	5414 <_printf_i+0x1bc>
    52c0:	000e      	movs	r6, r1
    52c2:	681a      	ldr	r2, [r3, #0]
    52c4:	3642      	adds	r6, #66	; 0x42
    52c6:	1d11      	adds	r1, r2, #4
    52c8:	6019      	str	r1, [r3, #0]
    52ca:	6813      	ldr	r3, [r2, #0]
    52cc:	7033      	strb	r3, [r6, #0]
    52ce:	e0a4      	b.n	541a <_printf_i+0x1c2>
    52d0:	6821      	ldr	r1, [r4, #0]
    52d2:	681a      	ldr	r2, [r3, #0]
    52d4:	0608      	lsls	r0, r1, #24
    52d6:	d406      	bmi.n	52e6 <_printf_i+0x8e>
    52d8:	0649      	lsls	r1, r1, #25
    52da:	d504      	bpl.n	52e6 <_printf_i+0x8e>
    52dc:	1d11      	adds	r1, r2, #4
    52de:	6019      	str	r1, [r3, #0]
    52e0:	2300      	movs	r3, #0
    52e2:	5ed5      	ldrsh	r5, [r2, r3]
    52e4:	e002      	b.n	52ec <_printf_i+0x94>
    52e6:	1d11      	adds	r1, r2, #4
    52e8:	6019      	str	r1, [r3, #0]
    52ea:	6815      	ldr	r5, [r2, #0]
    52ec:	2d00      	cmp	r5, #0
    52ee:	da3b      	bge.n	5368 <_printf_i+0x110>
    52f0:	232d      	movs	r3, #45	; 0x2d
    52f2:	9a04      	ldr	r2, [sp, #16]
    52f4:	426d      	negs	r5, r5
    52f6:	7013      	strb	r3, [r2, #0]
    52f8:	e036      	b.n	5368 <_printf_i+0x110>
    52fa:	6821      	ldr	r1, [r4, #0]
    52fc:	681a      	ldr	r2, [r3, #0]
    52fe:	0608      	lsls	r0, r1, #24
    5300:	d406      	bmi.n	5310 <_printf_i+0xb8>
    5302:	0649      	lsls	r1, r1, #25
    5304:	d504      	bpl.n	5310 <_printf_i+0xb8>
    5306:	6815      	ldr	r5, [r2, #0]
    5308:	1d11      	adds	r1, r2, #4
    530a:	6019      	str	r1, [r3, #0]
    530c:	b2ad      	uxth	r5, r5
    530e:	e002      	b.n	5316 <_printf_i+0xbe>
    5310:	1d11      	adds	r1, r2, #4
    5312:	6019      	str	r1, [r3, #0]
    5314:	6815      	ldr	r5, [r2, #0]
    5316:	4b5f      	ldr	r3, [pc, #380]	; (5494 <_printf_i+0x23c>)
    5318:	7e22      	ldrb	r2, [r4, #24]
    531a:	9303      	str	r3, [sp, #12]
    531c:	2708      	movs	r7, #8
    531e:	2a6f      	cmp	r2, #111	; 0x6f
    5320:	d01d      	beq.n	535e <_printf_i+0x106>
    5322:	270a      	movs	r7, #10
    5324:	e01b      	b.n	535e <_printf_i+0x106>
    5326:	0022      	movs	r2, r4
    5328:	2178      	movs	r1, #120	; 0x78
    532a:	3245      	adds	r2, #69	; 0x45
    532c:	7011      	strb	r1, [r2, #0]
    532e:	4a5a      	ldr	r2, [pc, #360]	; (5498 <_printf_i+0x240>)
    5330:	6819      	ldr	r1, [r3, #0]
    5332:	9203      	str	r2, [sp, #12]
    5334:	1d08      	adds	r0, r1, #4
    5336:	6822      	ldr	r2, [r4, #0]
    5338:	6018      	str	r0, [r3, #0]
    533a:	680d      	ldr	r5, [r1, #0]
    533c:	0610      	lsls	r0, r2, #24
    533e:	d402      	bmi.n	5346 <_printf_i+0xee>
    5340:	0650      	lsls	r0, r2, #25
    5342:	d500      	bpl.n	5346 <_printf_i+0xee>
    5344:	b2ad      	uxth	r5, r5
    5346:	07d3      	lsls	r3, r2, #31
    5348:	d502      	bpl.n	5350 <_printf_i+0xf8>
    534a:	2320      	movs	r3, #32
    534c:	431a      	orrs	r2, r3
    534e:	6022      	str	r2, [r4, #0]
    5350:	2710      	movs	r7, #16
    5352:	2d00      	cmp	r5, #0
    5354:	d103      	bne.n	535e <_printf_i+0x106>
    5356:	2320      	movs	r3, #32
    5358:	6822      	ldr	r2, [r4, #0]
    535a:	439a      	bics	r2, r3
    535c:	6022      	str	r2, [r4, #0]
    535e:	0023      	movs	r3, r4
    5360:	2200      	movs	r2, #0
    5362:	3343      	adds	r3, #67	; 0x43
    5364:	701a      	strb	r2, [r3, #0]
    5366:	e002      	b.n	536e <_printf_i+0x116>
    5368:	270a      	movs	r7, #10
    536a:	4b4a      	ldr	r3, [pc, #296]	; (5494 <_printf_i+0x23c>)
    536c:	9303      	str	r3, [sp, #12]
    536e:	6863      	ldr	r3, [r4, #4]
    5370:	60a3      	str	r3, [r4, #8]
    5372:	2b00      	cmp	r3, #0
    5374:	db09      	blt.n	538a <_printf_i+0x132>
    5376:	2204      	movs	r2, #4
    5378:	6821      	ldr	r1, [r4, #0]
    537a:	4391      	bics	r1, r2
    537c:	6021      	str	r1, [r4, #0]
    537e:	2d00      	cmp	r5, #0
    5380:	d105      	bne.n	538e <_printf_i+0x136>
    5382:	9e04      	ldr	r6, [sp, #16]
    5384:	2b00      	cmp	r3, #0
    5386:	d011      	beq.n	53ac <_printf_i+0x154>
    5388:	e07b      	b.n	5482 <_printf_i+0x22a>
    538a:	2d00      	cmp	r5, #0
    538c:	d079      	beq.n	5482 <_printf_i+0x22a>
    538e:	9e04      	ldr	r6, [sp, #16]
    5390:	0028      	movs	r0, r5
    5392:	0039      	movs	r1, r7
    5394:	f7fd fc58 	bl	2c48 <__aeabi_uidivmod>
    5398:	9b03      	ldr	r3, [sp, #12]
    539a:	3e01      	subs	r6, #1
    539c:	5c5b      	ldrb	r3, [r3, r1]
    539e:	0028      	movs	r0, r5
    53a0:	7033      	strb	r3, [r6, #0]
    53a2:	0039      	movs	r1, r7
    53a4:	f7fd fbca 	bl	2b3c <__aeabi_uidiv>
    53a8:	1e05      	subs	r5, r0, #0
    53aa:	d1f1      	bne.n	5390 <_printf_i+0x138>
    53ac:	2f08      	cmp	r7, #8
    53ae:	d109      	bne.n	53c4 <_printf_i+0x16c>
    53b0:	6823      	ldr	r3, [r4, #0]
    53b2:	07db      	lsls	r3, r3, #31
    53b4:	d506      	bpl.n	53c4 <_printf_i+0x16c>
    53b6:	6863      	ldr	r3, [r4, #4]
    53b8:	6922      	ldr	r2, [r4, #16]
    53ba:	4293      	cmp	r3, r2
    53bc:	dc02      	bgt.n	53c4 <_printf_i+0x16c>
    53be:	2330      	movs	r3, #48	; 0x30
    53c0:	3e01      	subs	r6, #1
    53c2:	7033      	strb	r3, [r6, #0]
    53c4:	9b04      	ldr	r3, [sp, #16]
    53c6:	1b9b      	subs	r3, r3, r6
    53c8:	6123      	str	r3, [r4, #16]
    53ca:	e02b      	b.n	5424 <_printf_i+0x1cc>
    53cc:	6809      	ldr	r1, [r1, #0]
    53ce:	681a      	ldr	r2, [r3, #0]
    53d0:	0608      	lsls	r0, r1, #24
    53d2:	d407      	bmi.n	53e4 <_printf_i+0x18c>
    53d4:	0649      	lsls	r1, r1, #25
    53d6:	d505      	bpl.n	53e4 <_printf_i+0x18c>
    53d8:	1d11      	adds	r1, r2, #4
    53da:	6019      	str	r1, [r3, #0]
    53dc:	6813      	ldr	r3, [r2, #0]
    53de:	8aa2      	ldrh	r2, [r4, #20]
    53e0:	801a      	strh	r2, [r3, #0]
    53e2:	e004      	b.n	53ee <_printf_i+0x196>
    53e4:	1d11      	adds	r1, r2, #4
    53e6:	6019      	str	r1, [r3, #0]
    53e8:	6813      	ldr	r3, [r2, #0]
    53ea:	6962      	ldr	r2, [r4, #20]
    53ec:	601a      	str	r2, [r3, #0]
    53ee:	2300      	movs	r3, #0
    53f0:	9e04      	ldr	r6, [sp, #16]
    53f2:	6123      	str	r3, [r4, #16]
    53f4:	e016      	b.n	5424 <_printf_i+0x1cc>
    53f6:	681a      	ldr	r2, [r3, #0]
    53f8:	1d11      	adds	r1, r2, #4
    53fa:	6019      	str	r1, [r3, #0]
    53fc:	6816      	ldr	r6, [r2, #0]
    53fe:	2100      	movs	r1, #0
    5400:	6862      	ldr	r2, [r4, #4]
    5402:	0030      	movs	r0, r6
    5404:	f000 f9d4 	bl	57b0 <memchr>
    5408:	2800      	cmp	r0, #0
    540a:	d001      	beq.n	5410 <_printf_i+0x1b8>
    540c:	1b80      	subs	r0, r0, r6
    540e:	6060      	str	r0, [r4, #4]
    5410:	6863      	ldr	r3, [r4, #4]
    5412:	e003      	b.n	541c <_printf_i+0x1c4>
    5414:	0026      	movs	r6, r4
    5416:	3642      	adds	r6, #66	; 0x42
    5418:	7032      	strb	r2, [r6, #0]
    541a:	2301      	movs	r3, #1
    541c:	6123      	str	r3, [r4, #16]
    541e:	2300      	movs	r3, #0
    5420:	9a04      	ldr	r2, [sp, #16]
    5422:	7013      	strb	r3, [r2, #0]
    5424:	9b07      	ldr	r3, [sp, #28]
    5426:	aa09      	add	r2, sp, #36	; 0x24
    5428:	9300      	str	r3, [sp, #0]
    542a:	0021      	movs	r1, r4
    542c:	9b06      	ldr	r3, [sp, #24]
    542e:	9805      	ldr	r0, [sp, #20]
    5430:	f7ff fea4 	bl	517c <_printf_common>
    5434:	1c43      	adds	r3, r0, #1
    5436:	d102      	bne.n	543e <_printf_i+0x1e6>
    5438:	2001      	movs	r0, #1
    543a:	4240      	negs	r0, r0
    543c:	e027      	b.n	548e <_printf_i+0x236>
    543e:	6923      	ldr	r3, [r4, #16]
    5440:	0032      	movs	r2, r6
    5442:	9906      	ldr	r1, [sp, #24]
    5444:	9805      	ldr	r0, [sp, #20]
    5446:	9d07      	ldr	r5, [sp, #28]
    5448:	47a8      	blx	r5
    544a:	1c43      	adds	r3, r0, #1
    544c:	d0f4      	beq.n	5438 <_printf_i+0x1e0>
    544e:	6823      	ldr	r3, [r4, #0]
    5450:	2500      	movs	r5, #0
    5452:	079b      	lsls	r3, r3, #30
    5454:	d40f      	bmi.n	5476 <_printf_i+0x21e>
    5456:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5458:	68e0      	ldr	r0, [r4, #12]
    545a:	4298      	cmp	r0, r3
    545c:	da17      	bge.n	548e <_printf_i+0x236>
    545e:	0018      	movs	r0, r3
    5460:	e015      	b.n	548e <_printf_i+0x236>
    5462:	0022      	movs	r2, r4
    5464:	2301      	movs	r3, #1
    5466:	3219      	adds	r2, #25
    5468:	9906      	ldr	r1, [sp, #24]
    546a:	9805      	ldr	r0, [sp, #20]
    546c:	9e07      	ldr	r6, [sp, #28]
    546e:	47b0      	blx	r6
    5470:	1c43      	adds	r3, r0, #1
    5472:	d0e1      	beq.n	5438 <_printf_i+0x1e0>
    5474:	3501      	adds	r5, #1
    5476:	68e3      	ldr	r3, [r4, #12]
    5478:	9a09      	ldr	r2, [sp, #36]	; 0x24
    547a:	1a9b      	subs	r3, r3, r2
    547c:	429d      	cmp	r5, r3
    547e:	dbf0      	blt.n	5462 <_printf_i+0x20a>
    5480:	e7e9      	b.n	5456 <_printf_i+0x1fe>
    5482:	0026      	movs	r6, r4
    5484:	9b03      	ldr	r3, [sp, #12]
    5486:	3642      	adds	r6, #66	; 0x42
    5488:	781b      	ldrb	r3, [r3, #0]
    548a:	7033      	strb	r3, [r6, #0]
    548c:	e78e      	b.n	53ac <_printf_i+0x154>
    548e:	b00b      	add	sp, #44	; 0x2c
    5490:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5492:	46c0      	nop			; (mov r8, r8)
    5494:	00005aed 	.word	0x00005aed
    5498:	00005afe 	.word	0x00005afe

0000549c <_sbrk_r>:
    549c:	2300      	movs	r3, #0
    549e:	b570      	push	{r4, r5, r6, lr}
    54a0:	4c06      	ldr	r4, [pc, #24]	; (54bc <_sbrk_r+0x20>)
    54a2:	0005      	movs	r5, r0
    54a4:	0008      	movs	r0, r1
    54a6:	6023      	str	r3, [r4, #0]
    54a8:	f7fd fa6e 	bl	2988 <_sbrk>
    54ac:	1c43      	adds	r3, r0, #1
    54ae:	d103      	bne.n	54b8 <_sbrk_r+0x1c>
    54b0:	6823      	ldr	r3, [r4, #0]
    54b2:	2b00      	cmp	r3, #0
    54b4:	d000      	beq.n	54b8 <_sbrk_r+0x1c>
    54b6:	602b      	str	r3, [r5, #0]
    54b8:	bd70      	pop	{r4, r5, r6, pc}
    54ba:	46c0      	nop			; (mov r8, r8)
    54bc:	200001e8 	.word	0x200001e8

000054c0 <__sread>:
    54c0:	b570      	push	{r4, r5, r6, lr}
    54c2:	000c      	movs	r4, r1
    54c4:	250e      	movs	r5, #14
    54c6:	5f49      	ldrsh	r1, [r1, r5]
    54c8:	f000 f97e 	bl	57c8 <_read_r>
    54cc:	2800      	cmp	r0, #0
    54ce:	db03      	blt.n	54d8 <__sread+0x18>
    54d0:	6d63      	ldr	r3, [r4, #84]	; 0x54
    54d2:	181b      	adds	r3, r3, r0
    54d4:	6563      	str	r3, [r4, #84]	; 0x54
    54d6:	e003      	b.n	54e0 <__sread+0x20>
    54d8:	89a2      	ldrh	r2, [r4, #12]
    54da:	4b02      	ldr	r3, [pc, #8]	; (54e4 <__sread+0x24>)
    54dc:	4013      	ands	r3, r2
    54de:	81a3      	strh	r3, [r4, #12]
    54e0:	bd70      	pop	{r4, r5, r6, pc}
    54e2:	46c0      	nop			; (mov r8, r8)
    54e4:	ffffefff 	.word	0xffffefff

000054e8 <__swrite>:
    54e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    54ea:	001f      	movs	r7, r3
    54ec:	898b      	ldrh	r3, [r1, #12]
    54ee:	0005      	movs	r5, r0
    54f0:	000c      	movs	r4, r1
    54f2:	0016      	movs	r6, r2
    54f4:	05db      	lsls	r3, r3, #23
    54f6:	d505      	bpl.n	5504 <__swrite+0x1c>
    54f8:	230e      	movs	r3, #14
    54fa:	5ec9      	ldrsh	r1, [r1, r3]
    54fc:	2200      	movs	r2, #0
    54fe:	2302      	movs	r3, #2
    5500:	f000 f942 	bl	5788 <_lseek_r>
    5504:	89a2      	ldrh	r2, [r4, #12]
    5506:	4b05      	ldr	r3, [pc, #20]	; (551c <__swrite+0x34>)
    5508:	0028      	movs	r0, r5
    550a:	4013      	ands	r3, r2
    550c:	81a3      	strh	r3, [r4, #12]
    550e:	0032      	movs	r2, r6
    5510:	230e      	movs	r3, #14
    5512:	5ee1      	ldrsh	r1, [r4, r3]
    5514:	003b      	movs	r3, r7
    5516:	f000 f877 	bl	5608 <_write_r>
    551a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    551c:	ffffefff 	.word	0xffffefff

00005520 <__sseek>:
    5520:	b570      	push	{r4, r5, r6, lr}
    5522:	000c      	movs	r4, r1
    5524:	250e      	movs	r5, #14
    5526:	5f49      	ldrsh	r1, [r1, r5]
    5528:	f000 f92e 	bl	5788 <_lseek_r>
    552c:	89a3      	ldrh	r3, [r4, #12]
    552e:	1c42      	adds	r2, r0, #1
    5530:	d103      	bne.n	553a <__sseek+0x1a>
    5532:	4a05      	ldr	r2, [pc, #20]	; (5548 <__sseek+0x28>)
    5534:	4013      	ands	r3, r2
    5536:	81a3      	strh	r3, [r4, #12]
    5538:	e004      	b.n	5544 <__sseek+0x24>
    553a:	2280      	movs	r2, #128	; 0x80
    553c:	0152      	lsls	r2, r2, #5
    553e:	4313      	orrs	r3, r2
    5540:	81a3      	strh	r3, [r4, #12]
    5542:	6560      	str	r0, [r4, #84]	; 0x54
    5544:	bd70      	pop	{r4, r5, r6, pc}
    5546:	46c0      	nop			; (mov r8, r8)
    5548:	ffffefff 	.word	0xffffefff

0000554c <__sclose>:
    554c:	b510      	push	{r4, lr}
    554e:	230e      	movs	r3, #14
    5550:	5ec9      	ldrsh	r1, [r1, r3]
    5552:	f000 f8e3 	bl	571c <_close_r>
    5556:	bd10      	pop	{r4, pc}

00005558 <__swbuf_r>:
    5558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    555a:	0005      	movs	r5, r0
    555c:	000f      	movs	r7, r1
    555e:	0014      	movs	r4, r2
    5560:	2800      	cmp	r0, #0
    5562:	d004      	beq.n	556e <__swbuf_r+0x16>
    5564:	6983      	ldr	r3, [r0, #24]
    5566:	2b00      	cmp	r3, #0
    5568:	d101      	bne.n	556e <__swbuf_r+0x16>
    556a:	f7ff fb25 	bl	4bb8 <__sinit>
    556e:	4b23      	ldr	r3, [pc, #140]	; (55fc <__swbuf_r+0xa4>)
    5570:	429c      	cmp	r4, r3
    5572:	d101      	bne.n	5578 <__swbuf_r+0x20>
    5574:	686c      	ldr	r4, [r5, #4]
    5576:	e008      	b.n	558a <__swbuf_r+0x32>
    5578:	4b21      	ldr	r3, [pc, #132]	; (5600 <__swbuf_r+0xa8>)
    557a:	429c      	cmp	r4, r3
    557c:	d101      	bne.n	5582 <__swbuf_r+0x2a>
    557e:	68ac      	ldr	r4, [r5, #8]
    5580:	e003      	b.n	558a <__swbuf_r+0x32>
    5582:	4b20      	ldr	r3, [pc, #128]	; (5604 <__swbuf_r+0xac>)
    5584:	429c      	cmp	r4, r3
    5586:	d100      	bne.n	558a <__swbuf_r+0x32>
    5588:	68ec      	ldr	r4, [r5, #12]
    558a:	69a3      	ldr	r3, [r4, #24]
    558c:	60a3      	str	r3, [r4, #8]
    558e:	89a3      	ldrh	r3, [r4, #12]
    5590:	071b      	lsls	r3, r3, #28
    5592:	d50a      	bpl.n	55aa <__swbuf_r+0x52>
    5594:	6923      	ldr	r3, [r4, #16]
    5596:	2b00      	cmp	r3, #0
    5598:	d007      	beq.n	55aa <__swbuf_r+0x52>
    559a:	6823      	ldr	r3, [r4, #0]
    559c:	6922      	ldr	r2, [r4, #16]
    559e:	b2fe      	uxtb	r6, r7
    55a0:	1a98      	subs	r0, r3, r2
    55a2:	6963      	ldr	r3, [r4, #20]
    55a4:	4298      	cmp	r0, r3
    55a6:	db0f      	blt.n	55c8 <__swbuf_r+0x70>
    55a8:	e008      	b.n	55bc <__swbuf_r+0x64>
    55aa:	0021      	movs	r1, r4
    55ac:	0028      	movs	r0, r5
    55ae:	f000 f83f 	bl	5630 <__swsetup_r>
    55b2:	2800      	cmp	r0, #0
    55b4:	d0f1      	beq.n	559a <__swbuf_r+0x42>
    55b6:	2001      	movs	r0, #1
    55b8:	4240      	negs	r0, r0
    55ba:	e01d      	b.n	55f8 <__swbuf_r+0xa0>
    55bc:	0021      	movs	r1, r4
    55be:	0028      	movs	r0, r5
    55c0:	f7ff fa8c 	bl	4adc <_fflush_r>
    55c4:	2800      	cmp	r0, #0
    55c6:	d1f6      	bne.n	55b6 <__swbuf_r+0x5e>
    55c8:	68a3      	ldr	r3, [r4, #8]
    55ca:	3001      	adds	r0, #1
    55cc:	3b01      	subs	r3, #1
    55ce:	60a3      	str	r3, [r4, #8]
    55d0:	6823      	ldr	r3, [r4, #0]
    55d2:	1c5a      	adds	r2, r3, #1
    55d4:	6022      	str	r2, [r4, #0]
    55d6:	701f      	strb	r7, [r3, #0]
    55d8:	6963      	ldr	r3, [r4, #20]
    55da:	4298      	cmp	r0, r3
    55dc:	d005      	beq.n	55ea <__swbuf_r+0x92>
    55de:	89a3      	ldrh	r3, [r4, #12]
    55e0:	0030      	movs	r0, r6
    55e2:	07db      	lsls	r3, r3, #31
    55e4:	d508      	bpl.n	55f8 <__swbuf_r+0xa0>
    55e6:	2e0a      	cmp	r6, #10
    55e8:	d106      	bne.n	55f8 <__swbuf_r+0xa0>
    55ea:	0021      	movs	r1, r4
    55ec:	0028      	movs	r0, r5
    55ee:	f7ff fa75 	bl	4adc <_fflush_r>
    55f2:	2800      	cmp	r0, #0
    55f4:	d1df      	bne.n	55b6 <__swbuf_r+0x5e>
    55f6:	0030      	movs	r0, r6
    55f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    55fa:	46c0      	nop			; (mov r8, r8)
    55fc:	00005a7c 	.word	0x00005a7c
    5600:	00005a9c 	.word	0x00005a9c
    5604:	00005abc 	.word	0x00005abc

00005608 <_write_r>:
    5608:	b570      	push	{r4, r5, r6, lr}
    560a:	0005      	movs	r5, r0
    560c:	0008      	movs	r0, r1
    560e:	0011      	movs	r1, r2
    5610:	2200      	movs	r2, #0
    5612:	4c06      	ldr	r4, [pc, #24]	; (562c <_write_r+0x24>)
    5614:	6022      	str	r2, [r4, #0]
    5616:	001a      	movs	r2, r3
    5618:	f7fa fff8 	bl	60c <_write>
    561c:	1c43      	adds	r3, r0, #1
    561e:	d103      	bne.n	5628 <_write_r+0x20>
    5620:	6823      	ldr	r3, [r4, #0]
    5622:	2b00      	cmp	r3, #0
    5624:	d000      	beq.n	5628 <_write_r+0x20>
    5626:	602b      	str	r3, [r5, #0]
    5628:	bd70      	pop	{r4, r5, r6, pc}
    562a:	46c0      	nop			; (mov r8, r8)
    562c:	200001e8 	.word	0x200001e8

00005630 <__swsetup_r>:
    5630:	4b36      	ldr	r3, [pc, #216]	; (570c <__swsetup_r+0xdc>)
    5632:	b570      	push	{r4, r5, r6, lr}
    5634:	681d      	ldr	r5, [r3, #0]
    5636:	0006      	movs	r6, r0
    5638:	000c      	movs	r4, r1
    563a:	2d00      	cmp	r5, #0
    563c:	d005      	beq.n	564a <__swsetup_r+0x1a>
    563e:	69ab      	ldr	r3, [r5, #24]
    5640:	2b00      	cmp	r3, #0
    5642:	d102      	bne.n	564a <__swsetup_r+0x1a>
    5644:	0028      	movs	r0, r5
    5646:	f7ff fab7 	bl	4bb8 <__sinit>
    564a:	4b31      	ldr	r3, [pc, #196]	; (5710 <__swsetup_r+0xe0>)
    564c:	429c      	cmp	r4, r3
    564e:	d101      	bne.n	5654 <__swsetup_r+0x24>
    5650:	686c      	ldr	r4, [r5, #4]
    5652:	e008      	b.n	5666 <__swsetup_r+0x36>
    5654:	4b2f      	ldr	r3, [pc, #188]	; (5714 <__swsetup_r+0xe4>)
    5656:	429c      	cmp	r4, r3
    5658:	d101      	bne.n	565e <__swsetup_r+0x2e>
    565a:	68ac      	ldr	r4, [r5, #8]
    565c:	e003      	b.n	5666 <__swsetup_r+0x36>
    565e:	4b2e      	ldr	r3, [pc, #184]	; (5718 <__swsetup_r+0xe8>)
    5660:	429c      	cmp	r4, r3
    5662:	d100      	bne.n	5666 <__swsetup_r+0x36>
    5664:	68ec      	ldr	r4, [r5, #12]
    5666:	220c      	movs	r2, #12
    5668:	5ea3      	ldrsh	r3, [r4, r2]
    566a:	b29a      	uxth	r2, r3
    566c:	0711      	lsls	r1, r2, #28
    566e:	d423      	bmi.n	56b8 <__swsetup_r+0x88>
    5670:	06d1      	lsls	r1, r2, #27
    5672:	d407      	bmi.n	5684 <__swsetup_r+0x54>
    5674:	2209      	movs	r2, #9
    5676:	2001      	movs	r0, #1
    5678:	6032      	str	r2, [r6, #0]
    567a:	3237      	adds	r2, #55	; 0x37
    567c:	4313      	orrs	r3, r2
    567e:	81a3      	strh	r3, [r4, #12]
    5680:	4240      	negs	r0, r0
    5682:	e042      	b.n	570a <__swsetup_r+0xda>
    5684:	0753      	lsls	r3, r2, #29
    5686:	d513      	bpl.n	56b0 <__swsetup_r+0x80>
    5688:	6b61      	ldr	r1, [r4, #52]	; 0x34
    568a:	2900      	cmp	r1, #0
    568c:	d008      	beq.n	56a0 <__swsetup_r+0x70>
    568e:	0023      	movs	r3, r4
    5690:	3344      	adds	r3, #68	; 0x44
    5692:	4299      	cmp	r1, r3
    5694:	d002      	beq.n	569c <__swsetup_r+0x6c>
    5696:	0030      	movs	r0, r6
    5698:	f7ff fb90 	bl	4dbc <_free_r>
    569c:	2300      	movs	r3, #0
    569e:	6363      	str	r3, [r4, #52]	; 0x34
    56a0:	2224      	movs	r2, #36	; 0x24
    56a2:	89a3      	ldrh	r3, [r4, #12]
    56a4:	4393      	bics	r3, r2
    56a6:	81a3      	strh	r3, [r4, #12]
    56a8:	2300      	movs	r3, #0
    56aa:	6063      	str	r3, [r4, #4]
    56ac:	6923      	ldr	r3, [r4, #16]
    56ae:	6023      	str	r3, [r4, #0]
    56b0:	2208      	movs	r2, #8
    56b2:	89a3      	ldrh	r3, [r4, #12]
    56b4:	4313      	orrs	r3, r2
    56b6:	81a3      	strh	r3, [r4, #12]
    56b8:	6923      	ldr	r3, [r4, #16]
    56ba:	2b00      	cmp	r3, #0
    56bc:	d10b      	bne.n	56d6 <__swsetup_r+0xa6>
    56be:	23a0      	movs	r3, #160	; 0xa0
    56c0:	89a2      	ldrh	r2, [r4, #12]
    56c2:	009b      	lsls	r3, r3, #2
    56c4:	4013      	ands	r3, r2
    56c6:	2280      	movs	r2, #128	; 0x80
    56c8:	0092      	lsls	r2, r2, #2
    56ca:	4293      	cmp	r3, r2
    56cc:	d003      	beq.n	56d6 <__swsetup_r+0xa6>
    56ce:	0021      	movs	r1, r4
    56d0:	0030      	movs	r0, r6
    56d2:	f7ff fb2b 	bl	4d2c <__smakebuf_r>
    56d6:	2301      	movs	r3, #1
    56d8:	89a2      	ldrh	r2, [r4, #12]
    56da:	4013      	ands	r3, r2
    56dc:	d005      	beq.n	56ea <__swsetup_r+0xba>
    56de:	2300      	movs	r3, #0
    56e0:	60a3      	str	r3, [r4, #8]
    56e2:	6963      	ldr	r3, [r4, #20]
    56e4:	425b      	negs	r3, r3
    56e6:	61a3      	str	r3, [r4, #24]
    56e8:	e003      	b.n	56f2 <__swsetup_r+0xc2>
    56ea:	0792      	lsls	r2, r2, #30
    56ec:	d400      	bmi.n	56f0 <__swsetup_r+0xc0>
    56ee:	6963      	ldr	r3, [r4, #20]
    56f0:	60a3      	str	r3, [r4, #8]
    56f2:	2000      	movs	r0, #0
    56f4:	6923      	ldr	r3, [r4, #16]
    56f6:	4283      	cmp	r3, r0
    56f8:	d107      	bne.n	570a <__swsetup_r+0xda>
    56fa:	220c      	movs	r2, #12
    56fc:	5ea3      	ldrsh	r3, [r4, r2]
    56fe:	061a      	lsls	r2, r3, #24
    5700:	d503      	bpl.n	570a <__swsetup_r+0xda>
    5702:	2240      	movs	r2, #64	; 0x40
    5704:	4313      	orrs	r3, r2
    5706:	81a3      	strh	r3, [r4, #12]
    5708:	3801      	subs	r0, #1
    570a:	bd70      	pop	{r4, r5, r6, pc}
    570c:	2000006c 	.word	0x2000006c
    5710:	00005a7c 	.word	0x00005a7c
    5714:	00005a9c 	.word	0x00005a9c
    5718:	00005abc 	.word	0x00005abc

0000571c <_close_r>:
    571c:	2300      	movs	r3, #0
    571e:	b570      	push	{r4, r5, r6, lr}
    5720:	4c06      	ldr	r4, [pc, #24]	; (573c <_close_r+0x20>)
    5722:	0005      	movs	r5, r0
    5724:	0008      	movs	r0, r1
    5726:	6023      	str	r3, [r4, #0]
    5728:	f7fd f940 	bl	29ac <_close>
    572c:	1c43      	adds	r3, r0, #1
    572e:	d103      	bne.n	5738 <_close_r+0x1c>
    5730:	6823      	ldr	r3, [r4, #0]
    5732:	2b00      	cmp	r3, #0
    5734:	d000      	beq.n	5738 <_close_r+0x1c>
    5736:	602b      	str	r3, [r5, #0]
    5738:	bd70      	pop	{r4, r5, r6, pc}
    573a:	46c0      	nop			; (mov r8, r8)
    573c:	200001e8 	.word	0x200001e8

00005740 <_fstat_r>:
    5740:	2300      	movs	r3, #0
    5742:	b570      	push	{r4, r5, r6, lr}
    5744:	4c06      	ldr	r4, [pc, #24]	; (5760 <_fstat_r+0x20>)
    5746:	0005      	movs	r5, r0
    5748:	0008      	movs	r0, r1
    574a:	0011      	movs	r1, r2
    574c:	6023      	str	r3, [r4, #0]
    574e:	f7fd f931 	bl	29b4 <_fstat>
    5752:	1c43      	adds	r3, r0, #1
    5754:	d103      	bne.n	575e <_fstat_r+0x1e>
    5756:	6823      	ldr	r3, [r4, #0]
    5758:	2b00      	cmp	r3, #0
    575a:	d000      	beq.n	575e <_fstat_r+0x1e>
    575c:	602b      	str	r3, [r5, #0]
    575e:	bd70      	pop	{r4, r5, r6, pc}
    5760:	200001e8 	.word	0x200001e8

00005764 <_isatty_r>:
    5764:	2300      	movs	r3, #0
    5766:	b570      	push	{r4, r5, r6, lr}
    5768:	4c06      	ldr	r4, [pc, #24]	; (5784 <_isatty_r+0x20>)
    576a:	0005      	movs	r5, r0
    576c:	0008      	movs	r0, r1
    576e:	6023      	str	r3, [r4, #0]
    5770:	f7fd f926 	bl	29c0 <_isatty>
    5774:	1c43      	adds	r3, r0, #1
    5776:	d103      	bne.n	5780 <_isatty_r+0x1c>
    5778:	6823      	ldr	r3, [r4, #0]
    577a:	2b00      	cmp	r3, #0
    577c:	d000      	beq.n	5780 <_isatty_r+0x1c>
    577e:	602b      	str	r3, [r5, #0]
    5780:	bd70      	pop	{r4, r5, r6, pc}
    5782:	46c0      	nop			; (mov r8, r8)
    5784:	200001e8 	.word	0x200001e8

00005788 <_lseek_r>:
    5788:	b570      	push	{r4, r5, r6, lr}
    578a:	0005      	movs	r5, r0
    578c:	0008      	movs	r0, r1
    578e:	0011      	movs	r1, r2
    5790:	2200      	movs	r2, #0
    5792:	4c06      	ldr	r4, [pc, #24]	; (57ac <_lseek_r+0x24>)
    5794:	6022      	str	r2, [r4, #0]
    5796:	001a      	movs	r2, r3
    5798:	f7fd f914 	bl	29c4 <_lseek>
    579c:	1c43      	adds	r3, r0, #1
    579e:	d103      	bne.n	57a8 <_lseek_r+0x20>
    57a0:	6823      	ldr	r3, [r4, #0]
    57a2:	2b00      	cmp	r3, #0
    57a4:	d000      	beq.n	57a8 <_lseek_r+0x20>
    57a6:	602b      	str	r3, [r5, #0]
    57a8:	bd70      	pop	{r4, r5, r6, pc}
    57aa:	46c0      	nop			; (mov r8, r8)
    57ac:	200001e8 	.word	0x200001e8

000057b0 <memchr>:
    57b0:	b2c9      	uxtb	r1, r1
    57b2:	1882      	adds	r2, r0, r2
    57b4:	4290      	cmp	r0, r2
    57b6:	d004      	beq.n	57c2 <memchr+0x12>
    57b8:	7803      	ldrb	r3, [r0, #0]
    57ba:	428b      	cmp	r3, r1
    57bc:	d002      	beq.n	57c4 <memchr+0x14>
    57be:	3001      	adds	r0, #1
    57c0:	e7f8      	b.n	57b4 <memchr+0x4>
    57c2:	2000      	movs	r0, #0
    57c4:	4770      	bx	lr
	...

000057c8 <_read_r>:
    57c8:	b570      	push	{r4, r5, r6, lr}
    57ca:	0005      	movs	r5, r0
    57cc:	0008      	movs	r0, r1
    57ce:	0011      	movs	r1, r2
    57d0:	2200      	movs	r2, #0
    57d2:	4c06      	ldr	r4, [pc, #24]	; (57ec <_read_r+0x24>)
    57d4:	6022      	str	r2, [r4, #0]
    57d6:	001a      	movs	r2, r3
    57d8:	f7fa fef8 	bl	5cc <_read>
    57dc:	1c43      	adds	r3, r0, #1
    57de:	d103      	bne.n	57e8 <_read_r+0x20>
    57e0:	6823      	ldr	r3, [r4, #0]
    57e2:	2b00      	cmp	r3, #0
    57e4:	d000      	beq.n	57e8 <_read_r+0x20>
    57e6:	602b      	str	r3, [r5, #0]
    57e8:	bd70      	pop	{r4, r5, r6, pc}
    57ea:	46c0      	nop			; (mov r8, r8)
    57ec:	200001e8 	.word	0x200001e8
    57f0:	00000c22 	.word	0x00000c22
    57f4:	00000e64 	.word	0x00000e64
    57f8:	00000e64 	.word	0x00000e64
    57fc:	00000e64 	.word	0x00000e64
    5800:	00000e64 	.word	0x00000e64
    5804:	00000e64 	.word	0x00000e64
    5808:	00000e64 	.word	0x00000e64
    580c:	00000e64 	.word	0x00000e64
    5810:	00000e64 	.word	0x00000e64
    5814:	00000e64 	.word	0x00000e64
    5818:	00000e64 	.word	0x00000e64
    581c:	00000e64 	.word	0x00000e64
    5820:	00000e64 	.word	0x00000e64
    5824:	00000e64 	.word	0x00000e64
    5828:	00000e64 	.word	0x00000e64
    582c:	00000e64 	.word	0x00000e64
    5830:	00000c0a 	.word	0x00000c0a
    5834:	00000e64 	.word	0x00000e64
    5838:	00000e64 	.word	0x00000e64
    583c:	00000e64 	.word	0x00000e64
    5840:	00000e64 	.word	0x00000e64
    5844:	00000e64 	.word	0x00000e64
    5848:	00000e64 	.word	0x00000e64
    584c:	00000e64 	.word	0x00000e64
    5850:	00000e64 	.word	0x00000e64
    5854:	00000e64 	.word	0x00000e64
    5858:	00000e64 	.word	0x00000e64
    585c:	00000e64 	.word	0x00000e64
    5860:	00000e64 	.word	0x00000e64
    5864:	00000e64 	.word	0x00000e64
    5868:	00000e64 	.word	0x00000e64
    586c:	00000e64 	.word	0x00000e64
    5870:	00000c1a 	.word	0x00000c1a
    5874:	00000e64 	.word	0x00000e64
    5878:	00000e64 	.word	0x00000e64
    587c:	00000e64 	.word	0x00000e64
    5880:	00000e64 	.word	0x00000e64
    5884:	00000e64 	.word	0x00000e64
    5888:	00000e64 	.word	0x00000e64
    588c:	00000e64 	.word	0x00000e64
    5890:	00000e64 	.word	0x00000e64
    5894:	00000e64 	.word	0x00000e64
    5898:	00000e64 	.word	0x00000e64
    589c:	00000e64 	.word	0x00000e64
    58a0:	00000e64 	.word	0x00000e64
    58a4:	00000e64 	.word	0x00000e64
    58a8:	00000e64 	.word	0x00000e64
    58ac:	00000e64 	.word	0x00000e64
    58b0:	00000c12 	.word	0x00000c12
    58b4:	00000c2a 	.word	0x00000c2a
    58b8:	00000bf2 	.word	0x00000bf2
    58bc:	00000c02 	.word	0x00000c02
    58c0:	00000bfa 	.word	0x00000bfa
    58c4:	00000002 	.word	0x00000002
    58c8:	00000003 	.word	0x00000003
    58cc:	0000ffff 	.word	0x0000ffff
    58d0:	0000ffff 	.word	0x0000ffff
    58d4:	00000004 	.word	0x00000004
    58d8:	00000005 	.word	0x00000005
    58dc:	00000006 	.word	0x00000006
    58e0:	00000007 	.word	0x00000007
    58e4:	0000ffff 	.word	0x0000ffff
    58e8:	0000ffff 	.word	0x0000ffff
    58ec:	0000ffff 	.word	0x0000ffff
    58f0:	0000ffff 	.word	0x0000ffff
    58f4:	0000ffff 	.word	0x0000ffff
    58f8:	0000ffff 	.word	0x0000ffff
    58fc:	0000ffff 	.word	0x0000ffff
    5900:	0000ffff 	.word	0x0000ffff
    5904:	00000008 	.word	0x00000008
    5908:	00000009 	.word	0x00000009
    590c:	0000000a 	.word	0x0000000a
    5910:	0000000b 	.word	0x0000000b
    5914:	42000800 	.word	0x42000800
    5918:	42000c00 	.word	0x42000c00
    591c:	42001000 	.word	0x42001000
    5920:	42001400 	.word	0x42001400
    5924:	0c0b0a09 	.word	0x0c0b0a09
    5928:	00002226 	.word	0x00002226
    592c:	00002222 	.word	0x00002222
    5930:	00002222 	.word	0x00002222
    5934:	00002280 	.word	0x00002280
    5938:	00002280 	.word	0x00002280
    593c:	0000223a 	.word	0x0000223a
    5940:	0000222c 	.word	0x0000222c
    5944:	00002240 	.word	0x00002240
    5948:	0000226e 	.word	0x0000226e
    594c:	00002394 	.word	0x00002394
    5950:	00002374 	.word	0x00002374
    5954:	00002374 	.word	0x00002374
    5958:	00002400 	.word	0x00002400
    595c:	00002386 	.word	0x00002386
    5960:	000023a2 	.word	0x000023a2
    5964:	00002378 	.word	0x00002378
    5968:	000023b0 	.word	0x000023b0
    596c:	000023f0 	.word	0x000023f0
    5970:	353a3931 	.word	0x353a3931
    5974:	30313a38 	.word	0x30313a38
    5978:	00000000 	.word	0x00000000
    597c:	2079614d 	.word	0x2079614d
    5980:	32203920 	.word	0x32203920
    5984:	00373130 	.word	0x00373130
    5988:	434f0a0a 	.word	0x434f0a0a
    598c:	42204f54 	.word	0x42204f54
    5990:	6472616f 	.word	0x6472616f
    5994:	25202d20 	.word	0x25202d20
    5998:	25202c73 	.word	0x25202c73
    599c:	000a0a73 	.word	0x000a0a73
    59a0:	50504d56 	.word	0x50504d56
    59a4:	44412054 	.word	0x44412054
    59a8:	65522043 	.word	0x65522043
    59ac:	203a6461 	.word	0x203a6461
    59b0:	09206425 	.word	0x09206425
    59b4:	6320097c 	.word	0x6320097c
    59b8:	65766e6f 	.word	0x65766e6f
    59bc:	64657472 	.word	0x64657472
    59c0:	6425203a 	.word	0x6425203a
    59c4:	00000a56 	.word	0x00000a56
    59c8:	504d4554 	.word	0x504d4554
    59cc:	43444120 	.word	0x43444120
    59d0:	61655220 	.word	0x61655220
    59d4:	25203a64 	.word	0x25203a64
    59d8:	7c092064 	.word	0x7c092064
    59dc:	6f632009 	.word	0x6f632009
    59e0:	7265766e 	.word	0x7265766e
    59e4:	3a646574 	.word	0x3a646574
    59e8:	2e642520 	.word	0x2e642520
    59ec:	0a436425 	.word	0x0a436425
    59f0:	00000000 	.word	0x00000000
    59f4:	000036c8 	.word	0x000036c8
    59f8:	00003596 	.word	0x00003596
    59fc:	0000369c 	.word	0x0000369c
    5a00:	0000358c 	.word	0x0000358c
    5a04:	0000369c 	.word	0x0000369c
    5a08:	000036a6 	.word	0x000036a6
    5a0c:	0000369c 	.word	0x0000369c
    5a10:	0000358c 	.word	0x0000358c
    5a14:	00003596 	.word	0x00003596
    5a18:	00003596 	.word	0x00003596
    5a1c:	000036a6 	.word	0x000036a6
    5a20:	0000358c 	.word	0x0000358c
    5a24:	00003582 	.word	0x00003582
    5a28:	00003582 	.word	0x00003582
    5a2c:	00003582 	.word	0x00003582
    5a30:	000038f8 	.word	0x000038f8
    5a34:	00003cf4 	.word	0x00003cf4
    5a38:	00003bb4 	.word	0x00003bb4
    5a3c:	00003bb4 	.word	0x00003bb4
    5a40:	00003bb2 	.word	0x00003bb2
    5a44:	00003ccc 	.word	0x00003ccc
    5a48:	00003ccc 	.word	0x00003ccc
    5a4c:	00003cbe 	.word	0x00003cbe
    5a50:	00003bb2 	.word	0x00003bb2
    5a54:	00003ccc 	.word	0x00003ccc
    5a58:	00003cbe 	.word	0x00003cbe
    5a5c:	00003ccc 	.word	0x00003ccc
    5a60:	00003bb2 	.word	0x00003bb2
    5a64:	00003cd4 	.word	0x00003cd4
    5a68:	00003cd4 	.word	0x00003cd4
    5a6c:	00003cd4 	.word	0x00003cd4
    5a70:	00003ed4 	.word	0x00003ed4
    5a74:	00000043 	.word	0x00000043

00005a78 <_global_impure_ptr>:
    5a78:	2000000c                                ... 

00005a7c <__sf_fake_stdin>:
	...

00005a9c <__sf_fake_stdout>:
	...

00005abc <__sf_fake_stderr>:
	...
    5adc:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    5aec:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    5afc:	31300046 35343332 39383736 64636261     F.0123456789abcd
    5b0c:	00006665                                ef..

00005b10 <_init>:
    5b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5b12:	46c0      	nop			; (mov r8, r8)
    5b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5b16:	bc08      	pop	{r3}
    5b18:	469e      	mov	lr, r3
    5b1a:	4770      	bx	lr

00005b1c <__init_array_start>:
    5b1c:	000000dd 	.word	0x000000dd

00005b20 <_fini>:
    5b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5b22:	46c0      	nop			; (mov r8, r8)
    5b24:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5b26:	bc08      	pop	{r3}
    5b28:	469e      	mov	lr, r3
    5b2a:	4770      	bx	lr

00005b2c <__fini_array_start>:
    5b2c:	000000b5 	.word	0x000000b5
