
# enable Mcore build vars，工程组
CFG_ENABLE_BUILD_VARS = YES

#AT 升级命令 TAF
CFG_FEATURE_UPGRADE_TL = YES


# [base_info]: name, version, build_type
#####################################################################
# NAME
CFG_PRODUCT_NAME                      ="hi6932_fpga_p532"
CFG_PRODUCT_CFG_CHIP_SOLUTION_NAME    ="Balong"
# VERSION
CFG_BUILD_TYPE                        =RELEASE
CFG_PRODUCT_VERSION                   =V700R220C30B020
CFG_PRODUCT_VERSION_STR               ="V700R220C30B020"
CFG_PRODUCT_FULL_VERSION_STR          ="Balong V700R220C30B020"
CFG_PRODUCT_FILE_VERSION_STR          ="2.1.6.8"
CFG_PRODUCT_DLOAD_SOFTWARE_VER		  ="21.120.00.00.090"

# [chipset_info]:
#####################################################################
# PLATFORM,下面两个宏要归一
CFG_PLATFORM = hi6932_p532
CFG_PLATFORM_HISI_BALONG =hi6932_p532

# [os_info]
####################################################################
#Linux内核使用的ARCH类型
CFG_ARCH_TYPE	=3339
#单编底软时可以打开为true
#OBB_SEPARATE=false
CFG_OS_LINUX_PRODUCT_NAME=p532_defconfig
CFG_TARGET_BALONG_PRODUCT=p532

#####################################################################
# usb merge tools
CFG_USE_USBLOADER_MERGE 			=YES
CFG_BSP_ENBALE_PACK_IMAGE			=YES
CFG_BSP_USB_BURN					=YES

# 压缩C核镜像
CFG_CONFIG_COMPRESS_CCORE_IMAGE = YES

# build
CFG_BUILD_PTABLE=YES

# [bsp.versin_info]:
#define hw version stub
CFG_CONFIG_VERSION_STUB             =YES
CFG_HW_VERSION_STUB                 =0XFF000200
CFG_PXXX_BOARD_TYPE_BBIT			=YES
#use CFG_BBIT_VERSION to indicate different bbit,say V7R5 and V8R5 BBIT
CFG_BBIT_VERSION                	=0X2

# [bsp.comm_feature_info]:
#####################################################################
CFG_BSP_CONFIG_EDA = NO
CFG_BSP_CONFIG_EMU = NO
CFG_BSP_CONFIG_NOT_DDR_BYPASSPLL = NO
CFG_BSP_CONFIG_P532_ASIC = YES
CFG_BSP_CONFIG_P532_FPGA = YES
CFG_BSP_HAS_SEC_FEATURE     = NO

# [bsp.module_info]:
#####################################################################
CFG_CONFIG_SMART_SYSTEM_MODEM = NO
# fastboot 仿真器调试版本
CFG_CONFIG_FASTBOOT_DEBUG = NO

# FEATURE_MULTIMODE:LTE/TDS/GTL/GUL/GUTL
CFG_FEATURE_MULTIMODE_GUL = YES
############################## BSP 1组 start#######################################
#控制是否编译NV
CFG_CONFIG_NVIM = YES
#控制NV文件操作存储
CFG_FEATURE_NV_FLASH_ON = YES
CFG_FEATURE_NV_EMMC_ON = NO
CFG_FEATURE_NV_LFILE_ON = NO
CFG_FEATURE_NV_RFILE_ON = NO

# arm<->tlphy mailbox
CFG_FEATURE_TLPHY_MAILBOX =YES

# mailbox type
CFG_CONFIG_MAILBOX_TYPE = YES
CFG_CONFIG_HIFI_MAILBOX=YES

# arm<->cphy mailbox
CFG_FEATURE_CPHY_MAILBOX     = YES

#区分dallas bbit平台tl mailbox 邮箱ipc核号
CFG_FEATURE_CONFIG_P532_DALLAS = YES

#bsp OM build
CFG_ENABLE_BUILD_OM = YES
#OM type config(MBB/PHONE)
CFG_FEATURE_OM_PHONE = NO
#bsp OM system view build
CFG_ENABLE_BUILD_SYSVIEW = YES
#bsp OM CPU view build
CFG_ENABLE_BUILD_CPUVIEW = YES
#bsp OM memory view build
CFG_ENABLE_BUILD_MEMVIEW = YES
#bsp OM AXI Monitor build
CFG_ENABLE_BUILD_AMON = YES
#bsp OM usb trace build
CFG_ENABLE_BUILD_UTRACE = NO
#bsp SOCP build
CFG_ENABLE_BUILD_SOCP = YES
#sim inout
CFG_FEATURE_SIM_NOTIFY = NO

#控制是否编译SC
CFG_CONFIG_SC = NO

#　CBBE16
CFG_CONFIG_CBBE   = YES

############################## BSP 1组 end#########################################

############################## BSP 2组 start#######################################
# gpio 驱动选择
CFG_CONFIG_GPIO_SYNOPSYS = YES

CFG_CONFIG_PCIE_CFG = YES

#pmu使用HI6551
CFG_CONFIG_PMIC_HI6551 = YES
#pmu使用fpga平台的
CFG_CONFIG_PMIC_FPGA = YES
#编译库仑计
CFG_CONFIG_COUL = NO

#编译SPI
CFG_CONFIG_SPI = NO

#编译SFLASH
CFG_CONFIG_SFLASH = NO

CFG_CONFIG_ABB = YES
CFG_CONFIG_DSP = YES
CFG_CONFIG_HIFI = NO
CFG_CONFIG_HKADC = YES
CFG_CONFIG_ONOFF = YES

#编译BBP
CFG_CONFIG_BBP = YES

# turn the bbp abb on when doing the fpga bbit,turn off when tuning the low power feature
CFG_CONFIG_BBP_ON = YES

# mipi
CFG_CONFIG_MIPI = NO

# leds core
CFG_CONFIG_LEDS_CCORE = NO

# lcd
CFG_CONFIG_FB_SPI_BALONG = NO
CFG_CONFIG_FB_EMI_BALONG = NO
CFG_CONFIG_FB_1_4_5_INCH_BALONG=NO
CFG_CONFIG_FB_2_4_INCH_BALONG=NO

# ----------------------------------
# slic 编译选项如下：
# 1）y：编入内核；
# 2）m：编译为.ko，/system/bin目录下；
# 3）n：为不编译（默认）。
# ----------------------------------
CFG_CONFIG_SLIC = n
# wm8990 codec
CFG_CONFIG_WM8990 = NO
# gpio expander
CFG_CONFIG_GPIO_EXPANDER = NO
# temperature protect
CFG_CONFIG_TEMPERATURE_PROTECT = NO

# antenna plug or not
CFG_CONFIG_ANTEN = NO

# efuse
CFG_CONFIG_EFUSE = NO

# 注意:宏打开会导致烧写EFUSE，不熟悉这个功能请不要动这个宏!
CFG_CONFIG_BURN_EFUSE_NANDC = NO

# ddm启动打点
CFG_CONFIG_DDM = YES

# tsensor
CFG_CONFIG_TSENSOR = YES

# designware i2c
CFG_CONFIG_DESIGNWARE_I2C = YES

############################## BSP 2组 end#########################################

############################## BSP 3组 start#######################################
# fastboot 串口号分配
CFG_CONFIG_FASTBOOT_UART_NUM = 1

# 编译vic
CFG_CONFIG_MODULE_VIC = YES

CFG_CONFIG_AT_UART = NO
CFG_CONFIG_CSHELL = NO
CFG_CONFIG_ICC = YES
CFG_CONFIG_OF = YES
dts=true

CFG_CONFIG_CPUFREQ = NO
CFG_CONFIG_CCORE_REGULATOR = YES
CFG_CONFIG_CCORE_WDT = YES
CFG_CONFIG_ACORE_WDT = YES

#clk
CFG_CONFIG_BALONG_CCLK = NO

#cpuidle
CFG_CONFIG_CCORE_CPU_IDLE = YES
#ipc timer dpm sync
CFG_CONFIG_CCORE_PM = NO
CFG_CONFIG_MODULE_IPC = YES
CFG_CONFIG_IPCM_USE_FPGA_VIC = YES
CFG_CONFIG_MODULE_TIMER = YES
CFG_CONFIG_MODULE_SYNC = YES

#wakelock
CFG_CONFIG_HAS_CCORE_WAKELOCK = NO
# core pm
CFG_CONFIG_CCORE_BALONG_PM = NO
#edma
CFG_CONFIG_BALONG_EDMA = YES
CFG_CONFIG_BALONG_EDMA_TEST = YES

#lowpower mntn
CFG_CONFIG_PWC_MNTN_CCORE = NO

#HWADP
CFG_CONFIG_HWADP = YES

#hpm temperature
CFG_CONFIG_BALONG_HPM_TEMP = NO

CFG_CONFIG_MEM = YES
#tcxo
CFG_CONFIG_TCXO_BALONG = NO

#VFP
#CFG_CONFIG_VFP = YES
#a core dpm ：控制A核侵入内核修改内容
CFG_CONFIG_BALONG_DPM = NO

CFG_CONFIG_USE_TIMER_STAMP=YES

CFG_CONFIG_MODULE_BUSSTRESS = NO

############################## BSP 3组 end#########################################

############################## BSP 4组 start#######################################
CFG_CONFIG_IPF    = YES
CFG_CONFIG_PSAM   = NO
CFG_CONFIG_CIPHER = YES

# ipf_test
CFG_CONFIG_IPF_VESION  = 2
CFG_CONFIG_IPF_ADQ_LEN = 3
# k3 should =NO
CFG_CONFIG_IPF_BACKUP_ON_LPM3 = YES

# usb
CFG_CONFIG_USB_DWC3_VBUS_DISCONNECT=YES
CFG_USB3_SYNOPSYS_PHY=YES
CFG_CONFIG_USB_FORCE_HIGHSPEED=NO

############################## BSP 4组 end#########################################

############################## BSP 5组 start#######################################
CFG_ENABLE_TEST_CODE = NO
############################## BSP 5组 end#########################################


# [bsp.flash_info]
####################################################################
# CFG_PRODUCT_CFG_PTABLE_VER_NAME 字符串长度必须小于等于15
CFG_PRODUCT_CFG_PTABLE_VER_NAME          = "p532"
CFG_PRODUCT_CFG_PTABLE_VER_ID			 = "ptable 1.00"

# flash total size
CFG_PRODUCT_CFG_FLASH_TOTAL_SIZE         = 0x10000000

# m3boot size: 256K
CFG_PRODUCT_CFG_FLASH_M3BOOT_LEN     	 = 0x40000

# Fastboot SIZE: 512K
CFG_PRODUCT_CFG_FLASH_FASTBOOT_LEN       = 0xC0000

# NV LTE SIZE: 4M
CFG_PRODUCT_CFG_FLASH_NV_LTE_LEN         = 0x400000

# NV IMG SIZE: 4M
CFG_PRODUCT_CFG_FLASH_NV_IMG_LEN         = 0x400000

# NV DLOAD SIZE: 3M
CFG_PRODUCT_CFG_FLASH_NV_DLD_LEN      	 = 0x300000

# NV DEFAULT SIZE: 3M
CFG_PRODUCT_CFG_FLASH_NV_FACTORY_LEN   	 = 0x300000

# OEM SIZE: 2M
CFG_PRODUCT_CFG_FLASH_OEMINFO_LEN        = 0x200000

# YAFFS USER DATA SIZE: 6M
CFG_PRODUCT_CFG_FLASH_YAFFS_USERDATA_LEN = 0x600000

# YAFFS ONLINE SIZE:
CFG_PRODUCT_CFG_FLASH_YAFFS_ONLINE_LEN   = 0x5A00000

# Android Bootimage SIZE: 6M
CFG_PRODUCT_CFG_FLASH_BOOTIMG_LEN	 = 0x600000

# Android Bootimage BAK SIZE: 6M
CFG_PRODUCT_CFG_FLASH_BOOTIMGBAK_LEN	 = 0

# LOGO SIZE: 2M
CFG_PRODUCT_CFG_FLASH_LOGO_LEN          = 0x200000

# DSP SIZE: 4M
CFG_PRODUCT_CFG_FLASH_DSP_LEN  		 = 0x400000

# HIFI SIZE: 3M
CFG_PRODUCT_CFG_FLASH_HIFI_LEN  	 = 0x300000


# Misc SIZE: 1M
CFG_PRODUCT_CFG_FLASH_MISC_LEN           = 0x100000

# CCore SIZE: 32M
CFG_PRODUCT_CFG_FLASH_CCORE_LEN  	 = 0x2000000

# M3 IMAGE
CFG_PRODUCT_CFG_FLASH_M3IMAGE_LEN 	 = 0x100000

# RESERVE1 SIZE 0
CFG_PRODUCT_CFG_FLASH_RESERVE1_LEN  =   0

# RESERVE2 SIZE 0
CFG_PRODUCT_CFG_FLASH_RESERVE2_LEN  =   0

# RESERVE3 SIZE 0
CFG_PRODUCT_CFG_FLASH_RESERVE3_LEN  =   0

# OM data 12M
CFG_PRODUCT_CFG_FLASH_OM_LEN             = 0xC00000

# YAFFS app.img SIZE: 16M
CFG_PRODUCT_CFG_FLASH_YAFFS_APP_LEN      = 0x1000000

# YAFFS WEBUI SIZE: 4M
CFG_PRODUCT_CFG_FLASH_YAFFS_WEBUI_LEN 	 = 0x0

# YAFFS system.img SIZE: 28M
CFG_PRODUCT_CFG_FLASH_SYSIMG_LEN         = 0x4000000

# dt.img SIZE: 8M
CFG_PRODUCT_CFG_FLASH_DTIMG_LEN          = 0x00800000

# ISO SIZE: 40M
CFG_PRODUCT_CFG_FLASH_ISO_LEN            = 0x1000000

# Cache SIZE: 4M
CFG_PRODUCT_CFG_FLASH_CACHE_LEN   	 = 0x400000

# Recovery SIZE: 4M
CFG_PRODUCT_CFG_FLASH_RECOVERY_LEN       = 0x400000

# MultiCarrier SIZE: 0M
CFG_PRODUCT_CFG_FLASH_MULTI_CARRIER_LEN       = 0x00000

# offset from start of m3boot partition, compatible for 2K/4K NAND (0x20000-0x800)
CFG_FLASH_PTABLE_OFFSET						 = 0x1F800

# CBBE16 SIZE: 1M
CFG_PRODUCT_CFG_FLASH_CBBE_LEN         = 0x00100000


# [bsp.memory_info.entry]
####################################################################
CFG_MCORE_TEXT_START_ADDR               = 0x50400000
# CFG_FASTBOOT_ENTRY = HI_SRAM_MEM_ADDR
CFG_FASTBOOT_ENTRY                      = 0x4fe00000
#CFG_FASTBOOT_DDR_ENTRY = DDR_MEM_ADDR + DDR_MEM_SIZE - 0x300000
CFG_FASTBOOT_DDR_ENTRY                  = 0x5FD00000

#CFG_PRODUCT_CFG_KERNEL_ENTRY = DDR_ACORE_ADDR + 0x8000
CFG_PRODUCT_CFG_KERNEL_ENTRY 		= 0x59008000
#CFG_PRODUCT_KERNEL_PARAMS_PHYS = DDR_ACORE_ADDR + 0x100
CFG_PRODUCT_KERNEL_PARAMS_PHYS		= 0x59000100
# onchip fastboot ddr addr
# CFG_ONCHIP_FASTBOOT_ADDR = DDR_MEM_ADDR +
# DDR_MEM_SIZE - PRODUCT_CFG_FLASH_RECOVERY_LEN -0x300000
CFG_ONCHIP_FASTBOOT_ADDR                = 0x5F900000

#mcore code entry addr
CFG_RTX_KERNEL_ENTRY                    = 0x10000000

# [bsp.memory_info.sram]
####################################################################
# sram start addr
CFG_HI_SRAM_MEM_ADDR                    = 0x4fe00000
CFG_HI_SRAM_SIZE                		= 0x100000
CFG_DRV_SRAM_ADDR               		= (HI_SRAM_MEM_ADDR)
CFG_DRV_SRAM_SIZE						= 0x100000

# [bsp.memory_info.board]
####################################################################
# 单板内存使用分配 : 从顶往下分配，以下地址和大小不可改变
CFG_DDR_MEM_ADDR       		= 0x50000000
CFG_DDR_MEM_SIZE       		= 0x10000000

# ACORE ACP                     SIZE: 0
CFG_DDR_APP_ACP_ADDR            = (DDR_MEM_ADDR)
CFG_DDR_APP_ACP_SIZE            = 0x000000

# GU+数传                       SIZE: 0.75M
CFG_DDR_GU_ADDR                 = ((DDR_APP_ACP_ADDR) + (DDR_APP_ACP_SIZE))
CFG_DDR_GU_SIZE                 = 0x00C0000
    # =============GU+数传1M大小划分=================== #
CFG_DDR_UPA_ADDR                = DDR_GU_ADDR
CFG_DDR_UPA_SIZE                = 0x00024000
CFG_DDR_CQI_ADDR                = ((DDR_UPA_ADDR) + (DDR_UPA_SIZE))
CFG_DDR_CQI_SIZE                = 0x00003400
CFG_DDR_APT_ADDR                = ((DDR_CQI_ADDR) + (DDR_CQI_SIZE))
CFG_DDR_APT_SIZE                = 0x00008400
CFG_DDR_ET_ADDR                 = ((DDR_APT_ADDR) + (DDR_APT_SIZE))
CFG_DDR_ET_SIZE                 = 0x00004800
CFG_DDR_NV_ADDR                 = ((DDR_ET_ADDR) + (DDR_ET_SIZE))
CFG_DDR_NV_SIZE                 = 0x00000000
CFG_DDR_ZSP_UP_ADDR             = ((DDR_NV_ADDR) + (DDR_NV_SIZE))
CFG_DDR_ZSP_UP_SIZE             = 0x00008000
CFG_DDR_ECS_TEE_ADDR            = ((DDR_ZSP_UP_ADDR) + (DDR_ZSP_UP_SIZE))
CFG_DDR_ECS_TEE_SIZE            = 0x00001800
CFG_DDR_EVDO_ADDR               = ((DDR_ECS_TEE_ADDR) + (DDR_ECS_TEE_SIZE))
CFG_DDR_EVDO_SIZE               = 0x00003C00
CFG_DDR_1X_ADDR                 = ((DDR_EVDO_ADDR) + (DDR_EVDO_SIZE))
CFG_DDR_1X_SIZE                 = 0x00012C00
CFG_DDR_RESERVE_ADDR            = ((DDR_1X_ADDR) + (DDR_1X_SIZE))
CFG_DDR_RESERVE_SIZE            = 0x0006C000

# DSP镜像3.25M                  SIZE:  3.25M
CFG_DDR_TLPHY_IMAGE_ADDR     	= ((DDR_RESERVE_ADDR) + (DDR_RESERVE_SIZE))
CFG_DDR_TLPHY_IMAGE_SIZE     	= 0x340000

# MDM CORE使用内存            	SIZE: 127M
CFG_DDR_MCORE_ADDR              = (( DDR_TLPHY_IMAGE_ADDR ) + (DDR_TLPHY_IMAGE_SIZE))
CFG_DDR_MCORE_SIZE              = 0x7F00000

# CCORE DTS使用内存             SIZE: 1M
CFG_DDR_MCORE_DTS_ADDR          = ((DDR_MCORE_ADDR) + (DDR_MCORE_SIZE))
CFG_DDR_MCORE_DTS_SIZE          = 0x0100000

# 共享内存                    	SIZE: 4M
CFG_DDR_SHARED_MEM_ADDR         = ((DDR_MCORE_DTS_ADDR) + (DDR_MCORE_DTS_SIZE))
CFG_DDR_SHARED_MEM_SIZE         = 0x400000

#HIFI邮箱，内存需要固定在共享内存起始地址处，大小0x9800
CFG_DDR_HIFI_MBX_ADDR			= (DDR_SHARED_MEM_ADDR)
CFG_DDR_HIFI_MBX_SIZE			= (0X9800)

# 可维可测                       SIZE: 1M
CFG_DDR_MNTN_ADDR               = ((DDR_SHARED_MEM_ADDR) + (DDR_SHARED_MEM_SIZE))
CFG_DDR_MNTN_SIZE               = 0x100000

# TL DSP 使用                   SIZE:  2.5M = CS 2M + EMU 256K + TDS 256K
CFG_DDR_LPHY_SDR_ADDR           = ((DDR_MNTN_ADDR) + (DDR_MNTN_SIZE))
CFG_DDR_LPHY_SDR_SIZE           = 0x280000


# LCS                           SIZE: 2.5M
CFG_DDR_LCS_ADDR                = ((DDR_LPHY_SDR_ADDR) + (DDR_LPHY_SDR_SIZE))
CFG_DDR_LCS_SIZE                = 0x280000

# HIFI                          SIZE: 2M
CFG_DDR_HIFI_ADDR               = ((DDR_LCS_ADDR) + (DDR_LCS_SIZE))
CFG_DDR_HIFI_SIZE               = 0x200000

# APP　CORE使用内存             SIZE: 46M
CFG_DDR_ACORE_ADDR              = ((DDR_HIFI_ADDR) + (DDR_HIFI_SIZE))
CFG_DDR_ACORE_SIZE              = 0x2E00000

# ACORE DTS使用内存             SIZE: 1M
CFG_DDR_ACORE_DTS_ADDR          = ((DDR_ACORE_ADDR) + (DDR_ACORE_SIZE))
CFG_DDR_ACORE_DTS_SIZE          = 0x0100000

# CBBE16                         SIZE: 1M
CFG_DDR_CBBE_IMAGE_ADDR         = ((DDR_ACORE_DTS_ADDR) + (DDR_ACORE_DTS_SIZE))
CFG_DDR_CBBE_IMAGE_SIZE         = 0x100000

# SOCP采数 至少1M ,8字节对齐                 	SIZE:  16M
CFG_DDR_SOCP_ADDR               = ((DDR_CBBE_IMAGE_ADDR) + (DDR_CBBE_IMAGE_SIZE))
CFG_DDR_SOCP_SIZE               = 0x1000000

# MODEM ACP                     SIZE: 0
CFG_DDR_MDM_ACP_ADDR            = ((DDR_SOCP_ADDR) + (DDR_SOCP_SIZE))
CFG_DDR_MDM_ACP_SIZE            = 0x0

#公共内存划分待确认 吴择淳 胡建波 付欣
# 温保特性OM与GUL DSP共享地址，用于传递温度值，需要与BSP_MEMORY.h保持一致，该地址不能被修改
# asic sft=0x2FFFE218, p500=0x3000D3E0
CFG_GLOBAL_AXI_TEMP_PROTECT_ADDR        = 0x4FE1FF1C
# asic sft=128, p500=128
CFG_GLOBAL_AXI_TEMP_PROTECT_SIZE        = (128)

#NV使用内存大小定义
CFG_NV_DDR_SIZE             =   (0x200000)
