Loading plugins phase: Elapsed time ==> 0s.135ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\Masterarbeit - Chemie\Lamella\Firmware\KompletteSteuerung\KomplSteuerung.cydsn\KomplSteuerung.cyprj -d CY8C5888LTI-LP097 -s D:\Masterarbeit - Chemie\Lamella\Firmware\KompletteSteuerung\KomplSteuerung.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.800ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.059ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  KomplSteuerung.v
Program  :   D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Masterarbeit - Chemie\Lamella\Firmware\KompletteSteuerung\KomplSteuerung.cydsn\KomplSteuerung.cyprj -dcpsoc3 KomplSteuerung.v -verilog
======================================================================

======================================================================
Compiling:  KomplSteuerung.v
Program  :   D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Masterarbeit - Chemie\Lamella\Firmware\KompletteSteuerung\KomplSteuerung.cydsn\KomplSteuerung.cyprj -dcpsoc3 KomplSteuerung.v -verilog
======================================================================

======================================================================
Compiling:  KomplSteuerung.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Masterarbeit - Chemie\Lamella\Firmware\KompletteSteuerung\KomplSteuerung.cydsn\KomplSteuerung.cyprj -dcpsoc3 -verilog KomplSteuerung.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Jul 05 09:10:33 2019


======================================================================
Compiling:  KomplSteuerung.v
Program  :   vpp
Options  :    -yv2 -q10 KomplSteuerung.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Jul 05 09:10:33 2019

Flattening file 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'KomplSteuerung.ctl'.
D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  KomplSteuerung.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Masterarbeit - Chemie\Lamella\Firmware\KompletteSteuerung\KomplSteuerung.cydsn\KomplSteuerung.cyprj -dcpsoc3 -verilog KomplSteuerung.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Jul 05 09:10:33 2019

Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Masterarbeit - Chemie\Lamella\Firmware\KompletteSteuerung\KomplSteuerung.cydsn\codegentemp\KomplSteuerung.ctl'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\Masterarbeit - Chemie\Lamella\Firmware\KompletteSteuerung\KomplSteuerung.cydsn\codegentemp\KomplSteuerung.v'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  KomplSteuerung.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Masterarbeit - Chemie\Lamella\Firmware\KompletteSteuerung\KomplSteuerung.cydsn\KomplSteuerung.cyprj -dcpsoc3 -verilog KomplSteuerung.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Jul 05 09:10:34 2019

Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Masterarbeit - Chemie\Lamella\Firmware\KompletteSteuerung\KomplSteuerung.cydsn\codegentemp\KomplSteuerung.ctl'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\Masterarbeit - Chemie\Lamella\Firmware\KompletteSteuerung\KomplSteuerung.cydsn\codegentemp\KomplSteuerung.v'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_TFT:BUART:reset_sr\
	\UART_TFT:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_TFT:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_TFT:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_TFT:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_288
	\UART_TFT:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_TFT:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_TFT:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_TFT:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_TFT:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_TFT:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_TFT:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_TFT:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_TFT:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_TFT:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_TFT:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_TFT:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_TFT:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_TFT:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_TFT:BUART:sRX:MODULE_5:lt\
	\UART_TFT:BUART:sRX:MODULE_5:eq\
	\UART_TFT:BUART:sRX:MODULE_5:gt\
	\UART_TFT:BUART:sRX:MODULE_5:gte\
	\UART_TFT:BUART:sRX:MODULE_5:lte\
	Net_341
	\emFile:SPI0:BSPIM:mosi_after_ld\
	\emFile:SPI0:BSPIM:so_send\
	\emFile:SPI0:BSPIM:mosi_cpha_1\
	\emFile:SPI0:BSPIM:pre_mosi\
	\emFile:SPI0:BSPIM:dpcounter_zero\
	\emFile:SPI0:BSPIM:control_7\
	\emFile:SPI0:BSPIM:control_6\
	\emFile:SPI0:BSPIM:control_5\
	\emFile:SPI0:BSPIM:control_4\
	\emFile:SPI0:BSPIM:control_3\
	\emFile:SPI0:BSPIM:control_2\
	\emFile:SPI0:BSPIM:control_1\
	\emFile:SPI0:BSPIM:control_0\
	\emFile:SPI0:Net_253\
	\emFile:Net_2\
	\UART_PC:BUART:reset_sr\
	Net_457
	\UART_PC:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\UART_PC:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\UART_PC:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\UART_PC:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_453
	\UART_PC:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\UART_PC:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\UART_PC:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\UART_PC:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\UART_PC:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\UART_PC:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\UART_PC:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\UART_PC:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\UART_PC:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\UART_PC:BUART:sRX:MODULE_10:g1:a0:xeq\
	\UART_PC:BUART:sRX:MODULE_10:g1:a0:xlt\
	\UART_PC:BUART:sRX:MODULE_10:g1:a0:xlte\
	\UART_PC:BUART:sRX:MODULE_10:g1:a0:xgt\
	\UART_PC:BUART:sRX:MODULE_10:g1:a0:xgte\
	\UART_PC:BUART:sRX:MODULE_10:lt\
	\UART_PC:BUART:sRX:MODULE_10:eq\
	\UART_PC:BUART:sRX:MODULE_10:gt\
	\UART_PC:BUART:sRX:MODULE_10:gte\
	\UART_PC:BUART:sRX:MODULE_10:lte\


Deleted 67 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Pin_LED_net_0
Aliasing tmpOE__Pin_StepperCLK_net_0 to tmpOE__Pin_LED_net_0
Aliasing tmpOE__Pin_StepperDIR_net_0 to tmpOE__Pin_LED_net_0
Aliasing tmpOE__Pin_StepperEN_net_0 to tmpOE__Pin_LED_net_0
Aliasing \PGA_Photo:Net_37\ to zero
Aliasing \PGA_Photo:Net_40\ to zero
Aliasing \PGA_Photo:Net_38\ to zero
Aliasing \PGA_Photo:Net_39\ to zero
Aliasing tmpOE__Pin_StepperSLEEP_net_0 to tmpOE__Pin_LED_net_0
Aliasing tmpOE__Pin_StepperRES_net_0 to tmpOE__Pin_LED_net_0
Aliasing \Analog_Digital_Converter:vp_ctl_0\ to zero
Aliasing \Analog_Digital_Converter:vp_ctl_2\ to zero
Aliasing \Analog_Digital_Converter:vn_ctl_1\ to zero
Aliasing \Analog_Digital_Converter:vn_ctl_3\ to zero
Aliasing \Analog_Digital_Converter:vp_ctl_1\ to zero
Aliasing \Analog_Digital_Converter:vp_ctl_3\ to zero
Aliasing \Analog_Digital_Converter:vn_ctl_0\ to zero
Aliasing \Analog_Digital_Converter:vn_ctl_2\ to zero
Aliasing \Analog_Digital_Converter:soc\ to zero
Aliasing \Analog_Digital_Converter:tmpOE__Bypass_net_0\ to tmpOE__Pin_LED_net_0
Aliasing \Analog_Digital_Converter:Net_383\ to zero
Aliasing tmpOE__Pin_StepperMS3_net_0 to tmpOE__Pin_LED_net_0
Aliasing tmpOE__Pin_StepperMS2_net_0 to tmpOE__Pin_LED_net_0
Aliasing tmpOE__Pin_StepperMS1_net_0 to tmpOE__Pin_LED_net_0
Aliasing tmpOE__Pin_PhotoDiode_net_0 to tmpOE__Pin_LED_net_0
Aliasing \TIA_1:Net_37\ to zero
Aliasing \TIA_1:Net_52\ to zero
Aliasing \TIA_1:Net_38\ to zero
Aliasing \TIA_1:Net_39\ to zero
Aliasing tmpOE__Pin_LaserEN1_net_0 to tmpOE__Pin_LED_net_0
Aliasing \UART_TFT:BUART:tx_hd_send_break\ to zero
Aliasing \UART_TFT:BUART:HalfDuplexSend\ to zero
Aliasing \UART_TFT:BUART:FinalParityType_1\ to zero
Aliasing \UART_TFT:BUART:FinalParityType_0\ to zero
Aliasing \UART_TFT:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_TFT:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_TFT:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_TFT:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_TFT:BUART:tx_status_6\ to zero
Aliasing \UART_TFT:BUART:tx_status_5\ to zero
Aliasing \UART_TFT:BUART:tx_status_4\ to zero
Aliasing \UART_TFT:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_TFT:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_LED_net_0
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART_TFT:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_TFT:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__Pin_LED_net_0
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART_TFT:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__Pin_LED_net_0
Aliasing \UART_TFT:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_TFT:BUART:rx_status_1\ to zero
Aliasing \UART_TFT:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_TFT:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_TFT:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_TFT:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_TFT:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_TFT:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_TFT:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_TFT:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__Pin_LED_net_0
Aliasing \UART_TFT:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__Pin_LED_net_0
Aliasing \UART_TFT:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_TFT:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__Pin_LED_net_0
Aliasing tmpOE__RX_TFT_net_0 to tmpOE__Pin_LED_net_0
Aliasing tmpOE__TX_TFT_net_0 to tmpOE__Pin_LED_net_0
Aliasing tmpOE__Pin_LaserEN2_net_0 to tmpOE__Pin_LED_net_0
Aliasing Net_299 to zero
Aliasing \Timer1:Net_260\ to zero
Aliasing \Timer1:Net_102\ to tmpOE__Pin_LED_net_0
Aliasing tmpOE__LED_slider_val_sent_net_0 to tmpOE__Pin_LED_net_0
Aliasing tmpOE__LED_slider_val_received_net_0 to tmpOE__Pin_LED_net_0
Aliasing tmpOE__LED_Measurement_running_net_0 to tmpOE__Pin_LED_net_0
Aliasing \emFile:SPI0:BSPIM:pol_supprt\ to zero
Aliasing \emFile:SPI0:BSPIM:tx_status_3\ to \emFile:SPI0:BSPIM:load_rx_data\
Aliasing \emFile:SPI0:BSPIM:tx_status_6\ to zero
Aliasing \emFile:SPI0:BSPIM:tx_status_5\ to zero
Aliasing \emFile:SPI0:BSPIM:rx_status_3\ to zero
Aliasing \emFile:SPI0:BSPIM:rx_status_2\ to zero
Aliasing \emFile:SPI0:BSPIM:rx_status_1\ to zero
Aliasing \emFile:SPI0:BSPIM:rx_status_0\ to zero
Aliasing \emFile:SPI0:Net_274\ to zero
Aliasing \emFile:tmpOE__mosi0_net_0\ to tmpOE__Pin_LED_net_0
Aliasing \emFile:tmpOE__miso0_net_0\ to tmpOE__Pin_LED_net_0
Aliasing \emFile:tmpOE__sclk0_net_0\ to tmpOE__Pin_LED_net_0
Aliasing \emFile:tmpOE__SPI0_CS_net_0\ to tmpOE__Pin_LED_net_0
Aliasing \UART_PC:BUART:tx_hd_send_break\ to zero
Aliasing \UART_PC:BUART:HalfDuplexSend\ to zero
Aliasing \UART_PC:BUART:FinalParityType_1\ to zero
Aliasing \UART_PC:BUART:FinalParityType_0\ to zero
Aliasing \UART_PC:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_PC:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_PC:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_PC:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_PC:BUART:tx_status_6\ to zero
Aliasing \UART_PC:BUART:tx_status_5\ to zero
Aliasing \UART_PC:BUART:tx_status_4\ to zero
Aliasing \UART_PC:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_PC:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_LED_net_0
Aliasing \UART_PC:BUART:sRX:s23Poll:MODIN6_1\ to \UART_PC:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_PC:BUART:sRX:s23Poll:MODIN6_0\ to \UART_PC:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_PC:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \UART_PC:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to tmpOE__Pin_LED_net_0
Aliasing \UART_PC:BUART:sRX:s23Poll:MODIN7_1\ to \UART_PC:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_PC:BUART:sRX:s23Poll:MODIN7_0\ to \UART_PC:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_PC:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to tmpOE__Pin_LED_net_0
Aliasing \UART_PC:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \UART_PC:BUART:rx_status_1\ to zero
Aliasing \UART_PC:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \UART_PC:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \UART_PC:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \UART_PC:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \UART_PC:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \UART_PC:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \UART_PC:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \UART_PC:BUART:sRX:MODULE_9:g2:a0:newb_2\ to tmpOE__Pin_LED_net_0
Aliasing \UART_PC:BUART:sRX:MODULE_9:g2:a0:newb_1\ to tmpOE__Pin_LED_net_0
Aliasing \UART_PC:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \UART_PC:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to tmpOE__Pin_LED_net_0
Aliasing tmpOE__Rx_PC_net_0 to tmpOE__Pin_LED_net_0
Aliasing tmpOE__Tx_PC_net_0 to tmpOE__Pin_LED_net_0
Aliasing tmpOE__Pin_Relais2_net_0 to tmpOE__Pin_LED_net_0
Aliasing tmpOE__Pin_Relais1_net_0 to tmpOE__Pin_LED_net_0
Aliasing tmpOE__Pin_IRLaserEN_net_0 to tmpOE__Pin_LED_net_0
Aliasing \UART_TFT:BUART:reset_reg\\D\ to zero
Aliasing Net_289D to zero
Aliasing \UART_TFT:BUART:rx_break_status\\D\ to zero
Aliasing \emFile:SPI0:BSPIM:so_send_reg\\D\ to zero
Aliasing \emFile:SPI0:BSPIM:dpcounter_one_reg\\D\ to \emFile:SPI0:BSPIM:load_rx_data\
Aliasing \UART_PC:BUART:reset_reg\\D\ to zero
Aliasing \UART_PC:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[6] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire tmpOE__Pin_StepperCLK_net_0[9] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire tmpOE__Pin_StepperDIR_net_0[15] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire tmpOE__Pin_StepperEN_net_0[21] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \PGA_Photo:Net_37\[29] = zero[2]
Removing Lhs of wire \PGA_Photo:Net_40\[30] = zero[2]
Removing Lhs of wire \PGA_Photo:Net_38\[31] = zero[2]
Removing Lhs of wire \PGA_Photo:Net_39\[32] = zero[2]
Removing Lhs of wire tmpOE__Pin_StepperSLEEP_net_0[39] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire tmpOE__Pin_StepperRES_net_0[45] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \Analog_Digital_Converter:vp_ctl_0\[55] = zero[2]
Removing Lhs of wire \Analog_Digital_Converter:vp_ctl_2\[56] = zero[2]
Removing Lhs of wire \Analog_Digital_Converter:vn_ctl_1\[57] = zero[2]
Removing Lhs of wire \Analog_Digital_Converter:vn_ctl_3\[58] = zero[2]
Removing Lhs of wire \Analog_Digital_Converter:vp_ctl_1\[59] = zero[2]
Removing Lhs of wire \Analog_Digital_Converter:vp_ctl_3\[60] = zero[2]
Removing Lhs of wire \Analog_Digital_Converter:vn_ctl_0\[61] = zero[2]
Removing Lhs of wire \Analog_Digital_Converter:vn_ctl_2\[62] = zero[2]
Removing Rhs of wire \Analog_Digital_Converter:Net_188\[66] = \Analog_Digital_Converter:Net_221\[67]
Removing Lhs of wire \Analog_Digital_Converter:soc\[72] = zero[2]
Removing Lhs of wire \Analog_Digital_Converter:tmpOE__Bypass_net_0\[90] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \Analog_Digital_Converter:Net_383\[105] = zero[2]
Removing Lhs of wire tmpOE__Pin_StepperMS3_net_0[107] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire tmpOE__Pin_StepperMS2_net_0[113] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire tmpOE__Pin_StepperMS1_net_0[119] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire tmpOE__Pin_PhotoDiode_net_0[125] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \TIA_1:Net_37\[134] = zero[2]
Removing Lhs of wire \TIA_1:Net_52\[135] = zero[2]
Removing Lhs of wire \TIA_1:Net_38\[136] = zero[2]
Removing Lhs of wire \TIA_1:Net_39\[137] = zero[2]
Removing Lhs of wire tmpOE__Pin_LaserEN1_net_0[140] = tmpOE__Pin_LED_net_0[1]
Removing Rhs of wire Net_292[146] = \UART_TFT:BUART:tx_interrupt_out\[167]
Removing Rhs of wire Net_293[150] = \UART_TFT:BUART:rx_interrupt_out\[168]
Removing Lhs of wire \UART_TFT:Net_61\[151] = \UART_TFT:Net_9\[148]
Removing Lhs of wire \UART_TFT:BUART:tx_hd_send_break\[155] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:HalfDuplexSend\[156] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:FinalParityType_1\[157] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:FinalParityType_0\[158] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:FinalAddrMode_2\[159] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:FinalAddrMode_1\[160] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:FinalAddrMode_0\[161] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:tx_ctrl_mark\[162] = zero[2]
Removing Rhs of wire \UART_TFT:BUART:tx_bitclk_enable_pre\[172] = \UART_TFT:BUART:tx_bitclk_dp\[208]
Removing Lhs of wire \UART_TFT:BUART:tx_counter_tc\[218] = \UART_TFT:BUART:tx_counter_dp\[209]
Removing Lhs of wire \UART_TFT:BUART:tx_status_6\[219] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:tx_status_5\[220] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:tx_status_4\[221] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:tx_status_1\[223] = \UART_TFT:BUART:tx_fifo_empty\[186]
Removing Lhs of wire \UART_TFT:BUART:tx_status_3\[225] = \UART_TFT:BUART:tx_fifo_notfull\[185]
Removing Lhs of wire \UART_TFT:BUART:rx_count7_bit8_wire\[285] = zero[2]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[293] = \UART_TFT:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[304]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[295] = \UART_TFT:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[305]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[296] = \UART_TFT:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[321]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[297] = \UART_TFT:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[335]
Removing Lhs of wire \UART_TFT:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[298] = MODIN1_1[299]
Removing Rhs of wire MODIN1_1[299] = \UART_TFT:BUART:pollcount_1\[291]
Removing Lhs of wire \UART_TFT:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[300] = MODIN1_0[301]
Removing Rhs of wire MODIN1_0[301] = \UART_TFT:BUART:pollcount_0\[294]
Removing Lhs of wire \UART_TFT:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[307] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \UART_TFT:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[308] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \UART_TFT:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[309] = MODIN1_1[299]
Removing Lhs of wire MODIN2_1[310] = MODIN1_1[299]
Removing Lhs of wire \UART_TFT:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[311] = MODIN1_0[301]
Removing Lhs of wire MODIN2_0[312] = MODIN1_0[301]
Removing Lhs of wire \UART_TFT:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[313] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[314] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \UART_TFT:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[315] = MODIN1_1[299]
Removing Lhs of wire \UART_TFT:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[316] = MODIN1_0[301]
Removing Lhs of wire \UART_TFT:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[317] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[318] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \UART_TFT:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[323] = MODIN1_1[299]
Removing Lhs of wire MODIN3_1[324] = MODIN1_1[299]
Removing Lhs of wire \UART_TFT:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[325] = MODIN1_0[301]
Removing Lhs of wire MODIN3_0[326] = MODIN1_0[301]
Removing Lhs of wire \UART_TFT:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[327] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \UART_TFT:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[328] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[329] = MODIN1_1[299]
Removing Lhs of wire \UART_TFT:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[330] = MODIN1_0[301]
Removing Lhs of wire \UART_TFT:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[331] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \UART_TFT:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[332] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:rx_status_1\[339] = zero[2]
Removing Rhs of wire \UART_TFT:BUART:rx_status_2\[340] = \UART_TFT:BUART:rx_parity_error_status\[341]
Removing Rhs of wire \UART_TFT:BUART:rx_status_3\[342] = \UART_TFT:BUART:rx_stop_bit_error\[343]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[353] = \UART_TFT:BUART:sRX:MODULE_4:g2:a0:lta_0\[402]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[357] = \UART_TFT:BUART:sRX:MODULE_5:g1:a0:xneq\[424]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_4:g2:a0:newa_6\[358] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_4:g2:a0:newa_5\[359] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_4:g2:a0:newa_4\[360] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_4:g2:a0:newa_3\[361] = MODIN4_6[362]
Removing Rhs of wire MODIN4_6[362] = \UART_TFT:BUART:rx_count_6\[280]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_4:g2:a0:newa_2\[363] = MODIN4_5[364]
Removing Rhs of wire MODIN4_5[364] = \UART_TFT:BUART:rx_count_5\[281]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_4:g2:a0:newa_1\[365] = MODIN4_4[366]
Removing Rhs of wire MODIN4_4[366] = \UART_TFT:BUART:rx_count_4\[282]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_4:g2:a0:newa_0\[367] = MODIN4_3[368]
Removing Rhs of wire MODIN4_3[368] = \UART_TFT:BUART:rx_count_3\[283]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_4:g2:a0:newb_6\[369] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_4:g2:a0:newb_5\[370] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_4:g2:a0:newb_4\[371] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_4:g2:a0:newb_3\[372] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_4:g2:a0:newb_2\[373] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_4:g2:a0:newb_1\[374] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_4:g2:a0:newb_0\[375] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_4:g2:a0:dataa_6\[376] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_4:g2:a0:dataa_5\[377] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_4:g2:a0:dataa_4\[378] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_4:g2:a0:dataa_3\[379] = MODIN4_6[362]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_4:g2:a0:dataa_2\[380] = MODIN4_5[364]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_4:g2:a0:dataa_1\[381] = MODIN4_4[366]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_4:g2:a0:dataa_0\[382] = MODIN4_3[368]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_4:g2:a0:datab_6\[383] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_4:g2:a0:datab_5\[384] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_4:g2:a0:datab_4\[385] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_4:g2:a0:datab_3\[386] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_4:g2:a0:datab_2\[387] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_4:g2:a0:datab_1\[388] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_4:g2:a0:datab_0\[389] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_5:g1:a0:newa_0\[404] = \UART_TFT:BUART:rx_postpoll\[239]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_5:g1:a0:newb_0\[405] = \UART_TFT:BUART:rx_parity_bit\[356]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_5:g1:a0:dataa_0\[406] = \UART_TFT:BUART:rx_postpoll\[239]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_5:g1:a0:datab_0\[407] = \UART_TFT:BUART:rx_parity_bit\[356]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[408] = \UART_TFT:BUART:rx_postpoll\[239]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[409] = \UART_TFT:BUART:rx_parity_bit\[356]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[411] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[412] = \UART_TFT:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[410]
Removing Lhs of wire \UART_TFT:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[413] = \UART_TFT:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[410]
Removing Lhs of wire tmpOE__RX_TFT_net_0[435] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire tmpOE__TX_TFT_net_0[440] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire tmpOE__Pin_LaserEN2_net_0[453] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire Net_299[461] = zero[2]
Removing Lhs of wire \Timer1:Net_260\[463] = zero[2]
Removing Lhs of wire \Timer1:Net_266\[464] = tmpOE__Pin_LED_net_0[1]
Removing Rhs of wire Net_346[469] = \Timer1:Net_51\[465]
Removing Lhs of wire \Timer1:Net_102\[470] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire tmpOE__LED_slider_val_sent_net_0[473] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire tmpOE__LED_slider_val_received_net_0[479] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire tmpOE__LED_Measurement_running_net_0[485] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \emFile:SPI0:Net_276\[490] = \emFile:Net_19\[491]
Removing Rhs of wire \emFile:SPI0:BSPIM:load_rx_data\[494] = \emFile:SPI0:BSPIM:dpcounter_one\[495]
Removing Lhs of wire \emFile:SPI0:BSPIM:pol_supprt\[496] = zero[2]
Removing Lhs of wire \emFile:SPI0:BSPIM:miso_to_dp\[497] = \emFile:SPI0:Net_244\[498]
Removing Lhs of wire \emFile:SPI0:Net_244\[498] = \emFile:Net_16\[591]
Removing Rhs of wire \emFile:Net_10\[502] = \emFile:SPI0:BSPIM:mosi_fin\[503]
Removing Rhs of wire \emFile:Net_10\[502] = \emFile:SPI0:BSPIM:mosi_cpha_0\[504]
Removing Rhs of wire \emFile:SPI0:BSPIM:tx_status_1\[525] = \emFile:SPI0:BSPIM:dpMOSI_fifo_empty\[526]
Removing Rhs of wire \emFile:SPI0:BSPIM:tx_status_2\[527] = \emFile:SPI0:BSPIM:dpMOSI_fifo_not_full\[528]
Removing Lhs of wire \emFile:SPI0:BSPIM:tx_status_3\[529] = \emFile:SPI0:BSPIM:load_rx_data\[494]
Removing Rhs of wire \emFile:SPI0:BSPIM:rx_status_4\[531] = \emFile:SPI0:BSPIM:dpMISO_fifo_full\[532]
Removing Rhs of wire \emFile:SPI0:BSPIM:rx_status_5\[533] = \emFile:SPI0:BSPIM:dpMISO_fifo_not_empty\[534]
Removing Lhs of wire \emFile:SPI0:BSPIM:tx_status_6\[536] = zero[2]
Removing Lhs of wire \emFile:SPI0:BSPIM:tx_status_5\[537] = zero[2]
Removing Lhs of wire \emFile:SPI0:BSPIM:rx_status_3\[538] = zero[2]
Removing Lhs of wire \emFile:SPI0:BSPIM:rx_status_2\[539] = zero[2]
Removing Lhs of wire \emFile:SPI0:BSPIM:rx_status_1\[540] = zero[2]
Removing Lhs of wire \emFile:SPI0:BSPIM:rx_status_0\[541] = zero[2]
Removing Lhs of wire \emFile:SPI0:Net_273\[551] = zero[2]
Removing Lhs of wire \emFile:SPI0:Net_274\[592] = zero[2]
Removing Lhs of wire \emFile:tmpOE__mosi0_net_0\[594] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \emFile:tmpOE__miso0_net_0\[601] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \emFile:tmpOE__sclk0_net_0\[607] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \emFile:tmpOE__SPI0_CS_net_0\[613] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \UART_PC:Net_61\[625] = \UART_PC:Net_9\[624]
Removing Lhs of wire \UART_PC:BUART:tx_hd_send_break\[629] = zero[2]
Removing Lhs of wire \UART_PC:BUART:HalfDuplexSend\[630] = zero[2]
Removing Lhs of wire \UART_PC:BUART:FinalParityType_1\[631] = zero[2]
Removing Lhs of wire \UART_PC:BUART:FinalParityType_0\[632] = zero[2]
Removing Lhs of wire \UART_PC:BUART:FinalAddrMode_2\[633] = zero[2]
Removing Lhs of wire \UART_PC:BUART:FinalAddrMode_1\[634] = zero[2]
Removing Lhs of wire \UART_PC:BUART:FinalAddrMode_0\[635] = zero[2]
Removing Lhs of wire \UART_PC:BUART:tx_ctrl_mark\[636] = zero[2]
Removing Rhs of wire Net_432[643] = \UART_PC:BUART:rx_interrupt_out\[644]
Removing Rhs of wire \UART_PC:BUART:tx_bitclk_enable_pre\[648] = \UART_PC:BUART:tx_bitclk_dp\[684]
Removing Lhs of wire \UART_PC:BUART:tx_counter_tc\[694] = \UART_PC:BUART:tx_counter_dp\[685]
Removing Lhs of wire \UART_PC:BUART:tx_status_6\[695] = zero[2]
Removing Lhs of wire \UART_PC:BUART:tx_status_5\[696] = zero[2]
Removing Lhs of wire \UART_PC:BUART:tx_status_4\[697] = zero[2]
Removing Lhs of wire \UART_PC:BUART:tx_status_1\[699] = \UART_PC:BUART:tx_fifo_empty\[662]
Removing Lhs of wire \UART_PC:BUART:tx_status_3\[701] = \UART_PC:BUART:tx_fifo_notfull\[661]
Removing Lhs of wire \UART_PC:BUART:rx_count7_bit8_wire\[761] = zero[2]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\[769] = \UART_PC:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[780]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\[771] = \UART_PC:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[781]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[772] = \UART_PC:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[797]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[773] = \UART_PC:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[811]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[774] = \UART_PC:BUART:sRX:s23Poll:MODIN5_1\[775]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODIN5_1\[775] = \UART_PC:BUART:pollcount_1\[767]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[776] = \UART_PC:BUART:sRX:s23Poll:MODIN5_0\[777]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODIN5_0\[777] = \UART_PC:BUART:pollcount_0\[770]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[783] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[784] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[785] = \UART_PC:BUART:pollcount_1\[767]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODIN6_1\[786] = \UART_PC:BUART:pollcount_1\[767]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[787] = \UART_PC:BUART:pollcount_0\[770]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODIN6_0\[788] = \UART_PC:BUART:pollcount_0\[770]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[789] = zero[2]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[790] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[791] = \UART_PC:BUART:pollcount_1\[767]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[792] = \UART_PC:BUART:pollcount_0\[770]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[793] = zero[2]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[794] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[799] = \UART_PC:BUART:pollcount_1\[767]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODIN7_1\[800] = \UART_PC:BUART:pollcount_1\[767]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[801] = \UART_PC:BUART:pollcount_0\[770]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODIN7_0\[802] = \UART_PC:BUART:pollcount_0\[770]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[803] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[804] = zero[2]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[805] = \UART_PC:BUART:pollcount_1\[767]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[806] = \UART_PC:BUART:pollcount_0\[770]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[807] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[808] = zero[2]
Removing Lhs of wire \UART_PC:BUART:rx_status_1\[815] = zero[2]
Removing Rhs of wire \UART_PC:BUART:rx_status_2\[816] = \UART_PC:BUART:rx_parity_error_status\[817]
Removing Rhs of wire \UART_PC:BUART:rx_status_3\[818] = \UART_PC:BUART:rx_stop_bit_error\[819]
Removing Lhs of wire \UART_PC:BUART:sRX:cmp_vv_vv_MODGEN_9\[829] = \UART_PC:BUART:sRX:MODULE_9:g2:a0:lta_0\[878]
Removing Lhs of wire \UART_PC:BUART:sRX:cmp_vv_vv_MODGEN_10\[833] = \UART_PC:BUART:sRX:MODULE_10:g1:a0:xneq\[900]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_9:g2:a0:newa_6\[834] = zero[2]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_9:g2:a0:newa_5\[835] = zero[2]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_9:g2:a0:newa_4\[836] = zero[2]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_9:g2:a0:newa_3\[837] = \UART_PC:BUART:sRX:MODIN8_6\[838]
Removing Lhs of wire \UART_PC:BUART:sRX:MODIN8_6\[838] = \UART_PC:BUART:rx_count_6\[756]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_9:g2:a0:newa_2\[839] = \UART_PC:BUART:sRX:MODIN8_5\[840]
Removing Lhs of wire \UART_PC:BUART:sRX:MODIN8_5\[840] = \UART_PC:BUART:rx_count_5\[757]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_9:g2:a0:newa_1\[841] = \UART_PC:BUART:sRX:MODIN8_4\[842]
Removing Lhs of wire \UART_PC:BUART:sRX:MODIN8_4\[842] = \UART_PC:BUART:rx_count_4\[758]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_9:g2:a0:newa_0\[843] = \UART_PC:BUART:sRX:MODIN8_3\[844]
Removing Lhs of wire \UART_PC:BUART:sRX:MODIN8_3\[844] = \UART_PC:BUART:rx_count_3\[759]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_9:g2:a0:newb_6\[845] = zero[2]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_9:g2:a0:newb_5\[846] = zero[2]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_9:g2:a0:newb_4\[847] = zero[2]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_9:g2:a0:newb_3\[848] = zero[2]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_9:g2:a0:newb_2\[849] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_9:g2:a0:newb_1\[850] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_9:g2:a0:newb_0\[851] = zero[2]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_9:g2:a0:dataa_6\[852] = zero[2]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_9:g2:a0:dataa_5\[853] = zero[2]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_9:g2:a0:dataa_4\[854] = zero[2]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_9:g2:a0:dataa_3\[855] = \UART_PC:BUART:rx_count_6\[756]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_9:g2:a0:dataa_2\[856] = \UART_PC:BUART:rx_count_5\[757]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_9:g2:a0:dataa_1\[857] = \UART_PC:BUART:rx_count_4\[758]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_9:g2:a0:dataa_0\[858] = \UART_PC:BUART:rx_count_3\[759]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_9:g2:a0:datab_6\[859] = zero[2]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_9:g2:a0:datab_5\[860] = zero[2]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_9:g2:a0:datab_4\[861] = zero[2]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_9:g2:a0:datab_3\[862] = zero[2]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_9:g2:a0:datab_2\[863] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_9:g2:a0:datab_1\[864] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_9:g2:a0:datab_0\[865] = zero[2]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_10:g1:a0:newa_0\[880] = \UART_PC:BUART:rx_postpoll\[715]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_10:g1:a0:newb_0\[881] = \UART_PC:BUART:rx_parity_bit\[832]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_10:g1:a0:dataa_0\[882] = \UART_PC:BUART:rx_postpoll\[715]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_10:g1:a0:datab_0\[883] = \UART_PC:BUART:rx_parity_bit\[832]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[884] = \UART_PC:BUART:rx_postpoll\[715]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[885] = \UART_PC:BUART:rx_parity_bit\[832]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[887] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[888] = \UART_PC:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[886]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[889] = \UART_PC:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[886]
Removing Lhs of wire tmpOE__Rx_PC_net_0[911] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire tmpOE__Tx_PC_net_0[916] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire tmpOE__Pin_Relais2_net_0[923] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire tmpOE__Pin_Relais1_net_0[929] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire tmpOE__Pin_IRLaserEN_net_0[935] = tmpOE__Pin_LED_net_0[1]
Removing Lhs of wire \UART_TFT:BUART:reset_reg\\D\[940] = zero[2]
Removing Lhs of wire Net_289D[945] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:rx_bitclk\\D\[955] = \UART_TFT:BUART:rx_bitclk_pre\[274]
Removing Lhs of wire \UART_TFT:BUART:rx_parity_error_pre\\D\[964] = \UART_TFT:BUART:rx_parity_error_pre\[351]
Removing Lhs of wire \UART_TFT:BUART:rx_break_status\\D\[965] = zero[2]
Removing Lhs of wire \emFile:SPI0:BSPIM:so_send_reg\\D\[969] = zero[2]
Removing Lhs of wire \emFile:SPI0:BSPIM:mosi_reg\\D\[976] = \emFile:SPI0:BSPIM:mosi_pre_reg\[518]
Removing Lhs of wire \emFile:SPI0:BSPIM:dpcounter_one_reg\\D\[978] = \emFile:SPI0:BSPIM:load_rx_data\[494]
Removing Lhs of wire \emFile:SPI0:BSPIM:mosi_from_dp_reg\\D\[979] = \emFile:SPI0:BSPIM:mosi_from_dp\[508]
Removing Lhs of wire \UART_PC:BUART:reset_reg\\D\[983] = zero[2]
Removing Lhs of wire \UART_PC:BUART:rx_bitclk\\D\[998] = \UART_PC:BUART:rx_bitclk_pre\[750]
Removing Lhs of wire \UART_PC:BUART:rx_parity_error_pre\\D\[1007] = \UART_PC:BUART:rx_parity_error_pre\[827]
Removing Lhs of wire \UART_PC:BUART:rx_break_status\\D\[1008] = zero[2]

------------------------------------------------------
Aliased 0 equations, 273 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Pin_LED_net_0' (cost = 0):
tmpOE__Pin_LED_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TFT:BUART:rx_addressmatch\' (cost = 0):
\UART_TFT:BUART:rx_addressmatch\ <= (\UART_TFT:BUART:rx_addressmatch2\
	OR \UART_TFT:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_TFT:BUART:rx_bitclk_pre\' (cost = 1):
\UART_TFT:BUART:rx_bitclk_pre\ <= ((not \UART_TFT:BUART:rx_count_2\ and not \UART_TFT:BUART:rx_count_1\ and not \UART_TFT:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_TFT:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_TFT:BUART:rx_bitclk_pre16x\ <= ((not \UART_TFT:BUART:rx_count_2\ and \UART_TFT:BUART:rx_count_1\ and \UART_TFT:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_TFT:BUART:rx_poll_bit1\' (cost = 1):
\UART_TFT:BUART:rx_poll_bit1\ <= ((not \UART_TFT:BUART:rx_count_2\ and not \UART_TFT:BUART:rx_count_1\ and \UART_TFT:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_TFT:BUART:rx_poll_bit2\' (cost = 1):
\UART_TFT:BUART:rx_poll_bit2\ <= ((not \UART_TFT:BUART:rx_count_2\ and not \UART_TFT:BUART:rx_count_1\ and not \UART_TFT:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_TFT:BUART:pollingrange\' (cost = 4):
\UART_TFT:BUART:pollingrange\ <= ((not \UART_TFT:BUART:rx_count_2\ and not \UART_TFT:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_TFT:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_TFT:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART_TFT:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_TFT:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TFT:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_TFT:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART_TFT:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_TFT:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART_TFT:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_TFT:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TFT:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_TFT:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TFT:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_TFT:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TFT:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_TFT:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TFT:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_TFT:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TFT:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_TFT:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TFT:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_TFT:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TFT:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_TFT:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TFT:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_TFT:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_TFT:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_TFT:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_TFT:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_TFT:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_TFT:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_TFT:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_TFT:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_TFT:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_TFT:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_TFT:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\emFile:SPI0:BSPIM:load_rx_data\' (cost = 1):
\emFile:SPI0:BSPIM:load_rx_data\ <= ((not \emFile:SPI0:BSPIM:count_4\ and not \emFile:SPI0:BSPIM:count_3\ and not \emFile:SPI0:BSPIM:count_2\ and not \emFile:SPI0:BSPIM:count_1\ and \emFile:SPI0:BSPIM:count_0\));

Note:  Expanding virtual equation for '\UART_PC:BUART:rx_addressmatch\' (cost = 0):
\UART_PC:BUART:rx_addressmatch\ <= (\UART_PC:BUART:rx_addressmatch2\
	OR \UART_PC:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_PC:BUART:rx_bitclk_pre\' (cost = 1):
\UART_PC:BUART:rx_bitclk_pre\ <= ((not \UART_PC:BUART:rx_count_2\ and not \UART_PC:BUART:rx_count_1\ and not \UART_PC:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_PC:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_PC:BUART:rx_bitclk_pre16x\ <= ((not \UART_PC:BUART:rx_count_2\ and \UART_PC:BUART:rx_count_1\ and \UART_PC:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_PC:BUART:rx_poll_bit1\' (cost = 1):
\UART_PC:BUART:rx_poll_bit1\ <= ((not \UART_PC:BUART:rx_count_2\ and not \UART_PC:BUART:rx_count_1\ and \UART_PC:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_PC:BUART:rx_poll_bit2\' (cost = 1):
\UART_PC:BUART:rx_poll_bit2\ <= ((not \UART_PC:BUART:rx_count_2\ and not \UART_PC:BUART:rx_count_1\ and not \UART_PC:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_PC:BUART:pollingrange\' (cost = 4):
\UART_PC:BUART:pollingrange\ <= ((not \UART_PC:BUART:rx_count_2\ and not \UART_PC:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_PC:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_PC:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\' (cost = 0):
\UART_PC:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ <= (not \UART_PC:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_PC:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_PC:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (\UART_PC:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\UART_PC:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not \UART_PC:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART_PC:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\UART_PC:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\UART_PC:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\UART_PC:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\UART_PC:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\UART_PC:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\UART_PC:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\UART_PC:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\UART_PC:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (\UART_PC:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\UART_PC:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not \UART_PC:BUART:rx_count_6\ and not \UART_PC:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\UART_PC:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (\UART_PC:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\UART_PC:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not \UART_PC:BUART:rx_count_6\ and not \UART_PC:BUART:rx_count_4\)
	OR (not \UART_PC:BUART:rx_count_6\ and not \UART_PC:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_PC:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (\UART_PC:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\UART_PC:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not \UART_PC:BUART:rx_count_6\ and not \UART_PC:BUART:rx_count_4\)
	OR (not \UART_PC:BUART:rx_count_6\ and not \UART_PC:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_TFT:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_TFT:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART_TFT:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_TFT:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\UART_PC:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not \UART_PC:BUART:pollcount_1\ and not \UART_PC:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\UART_PC:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not \UART_PC:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\' (cost = 2):
\UART_PC:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ <= ((not \UART_PC:BUART:pollcount_0\ and \UART_PC:BUART:pollcount_1\)
	OR (not \UART_PC:BUART:pollcount_1\ and \UART_PC:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_TFT:BUART:rx_postpoll\' (cost = 72):
\UART_TFT:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_222 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_TFT:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_TFT:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_222 and not MODIN1_1 and not \UART_TFT:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_TFT:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_TFT:BUART:rx_parity_bit\)
	OR (Net_222 and MODIN1_0 and \UART_TFT:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_TFT:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_TFT:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_222 and not MODIN1_1 and not \UART_TFT:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_TFT:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_TFT:BUART:rx_parity_bit\)
	OR (Net_222 and MODIN1_0 and \UART_TFT:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_PC:BUART:rx_postpoll\' (cost = 72):
\UART_PC:BUART:rx_postpoll\ <= (\UART_PC:BUART:pollcount_1\
	OR (Net_430 and \UART_PC:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_PC:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_PC:BUART:pollcount_1\ and not Net_430 and not \UART_PC:BUART:rx_parity_bit\)
	OR (not \UART_PC:BUART:pollcount_1\ and not \UART_PC:BUART:pollcount_0\ and not \UART_PC:BUART:rx_parity_bit\)
	OR (\UART_PC:BUART:pollcount_1\ and \UART_PC:BUART:rx_parity_bit\)
	OR (Net_430 and \UART_PC:BUART:pollcount_0\ and \UART_PC:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_PC:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_PC:BUART:pollcount_1\ and not Net_430 and not \UART_PC:BUART:rx_parity_bit\)
	OR (not \UART_PC:BUART:pollcount_1\ and not \UART_PC:BUART:pollcount_0\ and not \UART_PC:BUART:rx_parity_bit\)
	OR (\UART_PC:BUART:pollcount_1\ and \UART_PC:BUART:rx_parity_bit\)
	OR (Net_430 and \UART_PC:BUART:pollcount_0\ and \UART_PC:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 65 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_TFT:BUART:rx_status_0\ to zero
Aliasing \UART_TFT:BUART:rx_status_6\ to zero
Aliasing \UART_PC:BUART:rx_status_0\ to zero
Aliasing \UART_PC:BUART:rx_status_6\ to zero
Aliasing \UART_TFT:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_TFT:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_TFT:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_PC:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_PC:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_PC:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \Analog_Digital_Converter:Net_188\[66] = \Analog_Digital_Converter:Net_385\[64]
Removing Rhs of wire \UART_TFT:BUART:rx_bitclk_enable\[238] = \UART_TFT:BUART:rx_bitclk\[286]
Removing Lhs of wire \UART_TFT:BUART:rx_status_0\[337] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:rx_status_6\[346] = zero[2]
Removing Rhs of wire \UART_PC:BUART:rx_bitclk_enable\[714] = \UART_PC:BUART:rx_bitclk\[762]
Removing Lhs of wire \UART_PC:BUART:rx_status_0\[813] = zero[2]
Removing Lhs of wire \UART_PC:BUART:rx_status_6\[822] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:tx_ctrl_mark_last\\D\[947] = \UART_TFT:BUART:tx_ctrl_mark_last\[229]
Removing Lhs of wire \UART_TFT:BUART:rx_markspace_status\\D\[959] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:rx_parity_error_status\\D\[960] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:rx_addr_match_status\\D\[962] = zero[2]
Removing Lhs of wire \UART_TFT:BUART:rx_markspace_pre\\D\[963] = \UART_TFT:BUART:rx_markspace_pre\[350]
Removing Lhs of wire \UART_TFT:BUART:rx_parity_bit\\D\[968] = \UART_TFT:BUART:rx_parity_bit\[356]
Removing Lhs of wire \UART_PC:BUART:tx_ctrl_mark_last\\D\[990] = \UART_PC:BUART:tx_ctrl_mark_last\[705]
Removing Lhs of wire \UART_PC:BUART:rx_markspace_status\\D\[1002] = zero[2]
Removing Lhs of wire \UART_PC:BUART:rx_parity_error_status\\D\[1003] = zero[2]
Removing Lhs of wire \UART_PC:BUART:rx_addr_match_status\\D\[1005] = zero[2]
Removing Lhs of wire \UART_PC:BUART:rx_markspace_pre\\D\[1006] = \UART_PC:BUART:rx_markspace_pre\[826]
Removing Lhs of wire \UART_PC:BUART:rx_parity_bit\\D\[1011] = \UART_PC:BUART:rx_parity_bit\[832]

------------------------------------------------------
Aliased 0 equations, 19 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_TFT:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_TFT:BUART:rx_parity_bit\ and Net_222 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART_TFT:BUART:rx_parity_bit\)
	OR (not Net_222 and not MODIN1_1 and \UART_TFT:BUART:rx_parity_bit\)
	OR (not \UART_TFT:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\UART_PC:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \UART_PC:BUART:rx_parity_bit\ and Net_430 and \UART_PC:BUART:pollcount_0\)
	OR (not \UART_PC:BUART:pollcount_1\ and not \UART_PC:BUART:pollcount_0\ and \UART_PC:BUART:rx_parity_bit\)
	OR (not \UART_PC:BUART:pollcount_1\ and not Net_430 and \UART_PC:BUART:rx_parity_bit\)
	OR (not \UART_PC:BUART:rx_parity_bit\ and \UART_PC:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : D:\Programme\PSoC\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=D:\Masterarbeit - Chemie\Lamella\Firmware\KompletteSteuerung\KomplSteuerung.cydsn\KomplSteuerung.cyprj" -dcpsoc3 KomplSteuerung.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.992ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Friday, 05 July 2019 09:10:34
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Masterarbeit - Chemie\Lamella\Firmware\KompletteSteuerung\KomplSteuerung.cydsn\KomplSteuerung.cyprj -d CY8C5888LTI-LP097 KomplSteuerung.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART_TFT:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_289 from registered to combinatorial
    Converted constant MacroCell: \UART_TFT:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_TFT:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_TFT:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_TFT:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \emFile:SPI0:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_PC:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_PC:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_PC:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_PC:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_PC:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'emFile_Clock_1'. Fanout=1, Signal=\emFile:Net_19\
    Digital Clock 1: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_10
    Analog  Clock 0: Automatic-assigning  clock 'Analog_Digital_Converter_theACLK'. Fanout=2, Signal=\Analog_Digital_Converter:Net_385\
    Digital Clock 2: Automatic-assigning  clock 'UART_PC_IntClock'. Fanout=1, Signal=\UART_PC:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'UART_TFT_IntClock'. Fanout=1, Signal=\UART_TFT:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_TFT:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_TFT_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_TFT_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \emFile:SPI0:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: emFile_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: emFile_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UART_PC:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_PC_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_PC_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
Error: mpr.M0077: 
      The bus clock must be the clock source when configuring a fixed-function timer/counter, "\Timer1:TimerHW\", to run at a frequency equal to the bus clock (24 MHz).
     (App=cydsfit)
ADD: pft.M0040: information: The following 27 pin(s) will be assigned a location by the fitter: \Analog_Digital_Converter:Bypass(0)\, \emFile:miso0(0)\, \emFile:mosi0(0)\, \emFile:sclk0(0)\, \emFile:SPI0_CS(0)\, LED_Measurement_running(0), LED_slider_val_received(0), LED_slider_val_sent(0), Pin_IRLaserEN(0), Pin_LaserEN1(0), Pin_LaserEN2(0), Pin_LED(0), Pin_PhotoDiode(0), Pin_Relais1(0), Pin_Relais2(0), Pin_StepperCLK(0), Pin_StepperDIR(0), Pin_StepperEN(0), Pin_StepperMS1(0), Pin_StepperMS2(0), Pin_StepperMS3(0), Pin_StepperRES(0), Pin_StepperSLEEP(0), Rx_PC(0), RX_TFT(0), Tx_PC(0), TX_TFT(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_PC:BUART:rx_parity_bit\, Duplicate of \UART_PC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_PC:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PC:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_PC:BUART:rx_address_detected\, Duplicate of \UART_PC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_PC:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PC:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_PC:BUART:rx_parity_error_pre\, Duplicate of \UART_PC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_PC:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PC:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_PC:BUART:rx_markspace_pre\, Duplicate of \UART_PC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_PC:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PC:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_PC:BUART:rx_state_1\, Duplicate of \UART_PC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_PC:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PC:BUART:rx_state_1\ (fanout=8)

    Removing \UART_PC:BUART:tx_parity_bit\, Duplicate of \UART_PC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_PC:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PC:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_PC:BUART:tx_mark\, Duplicate of \UART_PC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_PC:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PC:BUART:tx_mark\ (fanout=0)

    Removing \UART_TFT:BUART:rx_parity_bit\, Duplicate of \UART_TFT:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_TFT:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TFT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TFT:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_TFT:BUART:rx_address_detected\, Duplicate of \UART_TFT:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_TFT:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TFT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TFT:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_TFT:BUART:rx_parity_error_pre\, Duplicate of \UART_TFT:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_TFT:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TFT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TFT:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_TFT:BUART:rx_markspace_pre\, Duplicate of \UART_TFT:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_TFT:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TFT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TFT:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_TFT:BUART:rx_state_1\, Duplicate of \UART_TFT:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_TFT:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TFT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TFT:BUART:rx_state_1\ (fanout=8)

    Removing \UART_TFT:BUART:tx_parity_bit\, Duplicate of \UART_TFT:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_TFT:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TFT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TFT:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_TFT:BUART:tx_mark\, Duplicate of \UART_TFT:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_TFT:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TFT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TFT:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LED(0)__PA ,
            pad => Pin_LED(0)_PAD );

    Pin : Name = Pin_StepperCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_StepperCLK(0)__PA ,
            pad => Pin_StepperCLK(0)_PAD );

    Pin : Name = Pin_StepperDIR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_StepperDIR(0)__PA ,
            pad => Pin_StepperDIR(0)_PAD );

    Pin : Name = Pin_StepperEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_StepperEN(0)__PA ,
            pad => Pin_StepperEN(0)_PAD );

    Pin : Name = Pin_StepperSLEEP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_StepperSLEEP(0)__PA ,
            pad => Pin_StepperSLEEP(0)_PAD );

    Pin : Name = Pin_StepperRES(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_StepperRES(0)__PA ,
            pad => Pin_StepperRES(0)_PAD );

    Pin : Name = \Analog_Digital_Converter:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Analog_Digital_Converter:Bypass(0)\__PA ,
            analog_term => \Analog_Digital_Converter:Net_210\ ,
            pad => \Analog_Digital_Converter:Bypass(0)_PAD\ );

    Pin : Name = Pin_StepperMS3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_StepperMS3(0)__PA ,
            pad => Pin_StepperMS3(0)_PAD );

    Pin : Name = Pin_StepperMS2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_StepperMS2(0)__PA ,
            pad => Pin_StepperMS2(0)_PAD );

    Pin : Name = Pin_StepperMS1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_StepperMS1(0)__PA ,
            pad => Pin_StepperMS1(0)_PAD );

    Pin : Name = Pin_PhotoDiode(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PhotoDiode(0)__PA ,
            analog_term => Net_869 ,
            pad => Pin_PhotoDiode(0)_PAD );

    Pin : Name = Pin_LaserEN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LaserEN1(0)__PA ,
            pad => Pin_LaserEN1(0)_PAD );

    Pin : Name = RX_TFT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX_TFT(0)__PA ,
            fb => Net_222 ,
            pad => RX_TFT(0)_PAD );

    Pin : Name = TX_TFT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TX_TFT(0)__PA ,
            pin_input => Net_217 ,
            pad => TX_TFT(0)_PAD );

    Pin : Name = Pin_LaserEN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LaserEN2(0)__PA ,
            pad => Pin_LaserEN2(0)_PAD );

    Pin : Name = LED_slider_val_sent(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_slider_val_sent(0)__PA ,
            pad => LED_slider_val_sent(0)_PAD );

    Pin : Name = LED_slider_val_received(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_slider_val_received(0)__PA ,
            pad => LED_slider_val_received(0)_PAD );

    Pin : Name = LED_Measurement_running(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_Measurement_running(0)__PA ,
            pad => LED_Measurement_running(0)_PAD );

    Pin : Name = \emFile:mosi0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile:mosi0(0)\__PA ,
            pin_input => \emFile:Net_10\ ,
            pad => \emFile:mosi0(0)_PAD\ );

    Pin : Name = \emFile:miso0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile:miso0(0)\__PA ,
            fb => \emFile:Net_16\ ,
            pad => \emFile:miso0(0)_PAD\ );

    Pin : Name = \emFile:sclk0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile:sclk0(0)\__PA ,
            pin_input => \emFile:Net_22\ ,
            pad => \emFile:sclk0(0)_PAD\ );

    Pin : Name = \emFile:SPI0_CS(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile:SPI0_CS(0)\__PA ,
            pad => \emFile:SPI0_CS(0)_PAD\ );

    Pin : Name = Rx_PC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_PC(0)__PA ,
            fb => Net_430 ,
            pad => Rx_PC(0)_PAD );

    Pin : Name = Tx_PC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_PC(0)__PA ,
            pin_input => Net_425 ,
            pad => Tx_PC(0)_PAD );

    Pin : Name = Pin_Relais2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Relais2(0)__PA ,
            pad => Pin_Relais2(0)_PAD );

    Pin : Name = Pin_Relais1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Relais1(0)__PA ,
            pad => Pin_Relais1(0)_PAD );

    Pin : Name = Pin_IRLaserEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_IRLaserEN(0)__PA ,
            pad => Pin_IRLaserEN(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_4\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_3\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_2\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_1\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile:SPI0:BSPIM:count_0\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\ * \emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              \emFile:SPI0:BSPIM:mosi_from_dp\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)

    MacroCell: Name=Net_217, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TFT:BUART:txn\
        );
        Output = Net_217 (fanout=1)

    MacroCell: Name=\UART_TFT:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_TFT:BUART:tx_state_1\ * !\UART_TFT:BUART:tx_state_0\ * 
              \UART_TFT:BUART:tx_bitclk_enable_pre\
            + !\UART_TFT:BUART:tx_state_1\ * !\UART_TFT:BUART:tx_state_0\ * 
              !\UART_TFT:BUART:tx_state_2\
        );
        Output = \UART_TFT:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_TFT:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TFT:BUART:tx_state_1\ * !\UART_TFT:BUART:tx_state_0\ * 
              \UART_TFT:BUART:tx_bitclk_enable_pre\ * 
              \UART_TFT:BUART:tx_fifo_empty\ * \UART_TFT:BUART:tx_state_2\
        );
        Output = \UART_TFT:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_TFT:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TFT:BUART:tx_fifo_notfull\
        );
        Output = \UART_TFT:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_TFT:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TFT:BUART:tx_ctrl_mark_last\ * 
              !\UART_TFT:BUART:rx_state_0\ * !\UART_TFT:BUART:rx_state_3\ * 
              !\UART_TFT:BUART:rx_state_2\
        );
        Output = \UART_TFT:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_TFT:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_222 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_TFT:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_TFT:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_TFT:BUART:rx_load_fifo\ * \UART_TFT:BUART:rx_fifofull\
        );
        Output = \UART_TFT:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_TFT:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_TFT:BUART:rx_fifonotempty\ * 
              \UART_TFT:BUART:rx_state_stop1_reg\
        );
        Output = \UART_TFT:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\
        );
        Output = \emFile:SPI0:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\emFile:Net_10\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile:SPI0:BSPIM:state_0\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile:Net_10\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\ * \emFile:SPI0:BSPIM:rx_status_4\
        );
        Output = \emFile:SPI0:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_425, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PC:BUART:txn\
        );
        Output = Net_425 (fanout=1)

    MacroCell: Name=\UART_PC:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_0\ * 
              \UART_PC:BUART:tx_bitclk_enable_pre\
            + !\UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_0\ * 
              !\UART_PC:BUART:tx_state_2\
        );
        Output = \UART_PC:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_PC:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_0\ * 
              \UART_PC:BUART:tx_bitclk_enable_pre\ * 
              \UART_PC:BUART:tx_fifo_empty\ * \UART_PC:BUART:tx_state_2\
        );
        Output = \UART_PC:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_PC:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PC:BUART:tx_fifo_notfull\
        );
        Output = \UART_PC:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_PC:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * !\UART_PC:BUART:rx_state_3\ * 
              !\UART_PC:BUART:rx_state_2\
        );
        Output = \UART_PC:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_PC:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_PC:BUART:pollcount_1\
            + Net_430 * \UART_PC:BUART:pollcount_0\
        );
        Output = \UART_PC:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_PC:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_PC:BUART:rx_load_fifo\ * \UART_PC:BUART:rx_fifofull\
        );
        Output = \UART_PC:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_PC:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_PC:BUART:rx_fifonotempty\ * 
              \UART_PC:BUART:rx_state_stop1_reg\
        );
        Output = \UART_PC:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\UART_TFT:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_TFT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_TFT:BUART:txn\ * \UART_TFT:BUART:tx_state_1\ * 
              !\UART_TFT:BUART:tx_bitclk\
            + \UART_TFT:BUART:txn\ * \UART_TFT:BUART:tx_state_2\
            + !\UART_TFT:BUART:tx_state_1\ * \UART_TFT:BUART:tx_state_0\ * 
              !\UART_TFT:BUART:tx_shift_out\ * !\UART_TFT:BUART:tx_state_2\
            + !\UART_TFT:BUART:tx_state_1\ * \UART_TFT:BUART:tx_state_0\ * 
              !\UART_TFT:BUART:tx_state_2\ * !\UART_TFT:BUART:tx_bitclk\
            + \UART_TFT:BUART:tx_state_1\ * !\UART_TFT:BUART:tx_state_0\ * 
              !\UART_TFT:BUART:tx_shift_out\ * !\UART_TFT:BUART:tx_state_2\ * 
              !\UART_TFT:BUART:tx_counter_dp\ * \UART_TFT:BUART:tx_bitclk\
        );
        Output = \UART_TFT:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_TFT:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TFT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_TFT:BUART:tx_state_1\ * \UART_TFT:BUART:tx_state_0\ * 
              \UART_TFT:BUART:tx_bitclk_enable_pre\ * 
              \UART_TFT:BUART:tx_state_2\
            + \UART_TFT:BUART:tx_state_1\ * !\UART_TFT:BUART:tx_state_2\ * 
              \UART_TFT:BUART:tx_counter_dp\ * \UART_TFT:BUART:tx_bitclk\
            + \UART_TFT:BUART:tx_state_0\ * !\UART_TFT:BUART:tx_state_2\ * 
              \UART_TFT:BUART:tx_bitclk\
        );
        Output = \UART_TFT:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_TFT:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_TFT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_TFT:BUART:tx_state_1\ * !\UART_TFT:BUART:tx_state_0\ * 
              \UART_TFT:BUART:tx_bitclk_enable_pre\ * 
              !\UART_TFT:BUART:tx_fifo_empty\
            + !\UART_TFT:BUART:tx_state_1\ * !\UART_TFT:BUART:tx_state_0\ * 
              !\UART_TFT:BUART:tx_fifo_empty\ * !\UART_TFT:BUART:tx_state_2\
            + \UART_TFT:BUART:tx_state_1\ * \UART_TFT:BUART:tx_state_0\ * 
              \UART_TFT:BUART:tx_bitclk_enable_pre\ * 
              \UART_TFT:BUART:tx_fifo_empty\ * \UART_TFT:BUART:tx_state_2\
            + \UART_TFT:BUART:tx_state_0\ * !\UART_TFT:BUART:tx_state_2\ * 
              \UART_TFT:BUART:tx_bitclk\
        );
        Output = \UART_TFT:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_TFT:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_TFT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_TFT:BUART:tx_state_1\ * !\UART_TFT:BUART:tx_state_0\ * 
              \UART_TFT:BUART:tx_bitclk_enable_pre\ * 
              \UART_TFT:BUART:tx_state_2\
            + \UART_TFT:BUART:tx_state_1\ * \UART_TFT:BUART:tx_state_0\ * 
              \UART_TFT:BUART:tx_bitclk_enable_pre\ * 
              \UART_TFT:BUART:tx_state_2\
            + \UART_TFT:BUART:tx_state_1\ * \UART_TFT:BUART:tx_state_0\ * 
              !\UART_TFT:BUART:tx_state_2\ * \UART_TFT:BUART:tx_bitclk\
            + \UART_TFT:BUART:tx_state_1\ * !\UART_TFT:BUART:tx_state_2\ * 
              \UART_TFT:BUART:tx_counter_dp\ * \UART_TFT:BUART:tx_bitclk\
        );
        Output = \UART_TFT:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_TFT:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_TFT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_TFT:BUART:tx_state_1\ * !\UART_TFT:BUART:tx_state_0\ * 
              \UART_TFT:BUART:tx_state_2\
            + !\UART_TFT:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_TFT:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_TFT:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TFT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TFT:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_TFT:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_TFT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_TFT:BUART:tx_ctrl_mark_last\ * 
              !\UART_TFT:BUART:rx_state_0\ * 
              \UART_TFT:BUART:rx_bitclk_enable\ * 
              !\UART_TFT:BUART:rx_state_3\ * \UART_TFT:BUART:rx_state_2\ * 
              !Net_222 * !MODIN1_1
            + !\UART_TFT:BUART:tx_ctrl_mark_last\ * 
              !\UART_TFT:BUART:rx_state_0\ * 
              \UART_TFT:BUART:rx_bitclk_enable\ * 
              !\UART_TFT:BUART:rx_state_3\ * \UART_TFT:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\UART_TFT:BUART:tx_ctrl_mark_last\ * 
              \UART_TFT:BUART:rx_state_0\ * !\UART_TFT:BUART:rx_state_3\ * 
              !\UART_TFT:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_TFT:BUART:tx_ctrl_mark_last\ * 
              \UART_TFT:BUART:rx_state_0\ * !\UART_TFT:BUART:rx_state_3\ * 
              !\UART_TFT:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_TFT:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_TFT:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TFT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_TFT:BUART:tx_ctrl_mark_last\ * 
              !\UART_TFT:BUART:rx_state_0\ * 
              \UART_TFT:BUART:rx_bitclk_enable\ * \UART_TFT:BUART:rx_state_3\ * 
              !\UART_TFT:BUART:rx_state_2\
            + !\UART_TFT:BUART:tx_ctrl_mark_last\ * 
              \UART_TFT:BUART:rx_state_0\ * !\UART_TFT:BUART:rx_state_3\ * 
              !\UART_TFT:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_TFT:BUART:tx_ctrl_mark_last\ * 
              \UART_TFT:BUART:rx_state_0\ * !\UART_TFT:BUART:rx_state_3\ * 
              !\UART_TFT:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_TFT:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_TFT:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TFT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_TFT:BUART:tx_ctrl_mark_last\ * 
              !\UART_TFT:BUART:rx_state_0\ * 
              \UART_TFT:BUART:rx_bitclk_enable\ * \UART_TFT:BUART:rx_state_3\ * 
              \UART_TFT:BUART:rx_state_2\
            + !\UART_TFT:BUART:tx_ctrl_mark_last\ * 
              \UART_TFT:BUART:rx_state_0\ * !\UART_TFT:BUART:rx_state_3\ * 
              !\UART_TFT:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_TFT:BUART:tx_ctrl_mark_last\ * 
              \UART_TFT:BUART:rx_state_0\ * !\UART_TFT:BUART:rx_state_3\ * 
              !\UART_TFT:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_TFT:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_TFT:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_TFT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_TFT:BUART:tx_ctrl_mark_last\ * 
              !\UART_TFT:BUART:rx_state_0\ * 
              \UART_TFT:BUART:rx_bitclk_enable\ * \UART_TFT:BUART:rx_state_3\
            + !\UART_TFT:BUART:tx_ctrl_mark_last\ * 
              !\UART_TFT:BUART:rx_state_0\ * 
              \UART_TFT:BUART:rx_bitclk_enable\ * \UART_TFT:BUART:rx_state_2\
            + !\UART_TFT:BUART:tx_ctrl_mark_last\ * 
              !\UART_TFT:BUART:rx_state_0\ * !\UART_TFT:BUART:rx_state_3\ * 
              !\UART_TFT:BUART:rx_state_2\ * !Net_222 * 
              \UART_TFT:BUART:rx_last\
            + !\UART_TFT:BUART:tx_ctrl_mark_last\ * 
              \UART_TFT:BUART:rx_state_0\ * !\UART_TFT:BUART:rx_state_3\ * 
              !\UART_TFT:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_TFT:BUART:tx_ctrl_mark_last\ * 
              \UART_TFT:BUART:rx_state_0\ * !\UART_TFT:BUART:rx_state_3\ * 
              !\UART_TFT:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_TFT:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_TFT:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_TFT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TFT:BUART:rx_count_2\ * !\UART_TFT:BUART:rx_count_1\ * 
              !\UART_TFT:BUART:rx_count_0\
        );
        Output = \UART_TFT:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_TFT:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_TFT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_TFT:BUART:tx_ctrl_mark_last\ * 
              !\UART_TFT:BUART:rx_state_0\ * \UART_TFT:BUART:rx_state_3\ * 
              \UART_TFT:BUART:rx_state_2\
        );
        Output = \UART_TFT:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TFT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_TFT:BUART:rx_count_2\ * !\UART_TFT:BUART:rx_count_1\ * 
              !Net_222 * MODIN1_1
            + !\UART_TFT:BUART:rx_count_2\ * !\UART_TFT:BUART:rx_count_1\ * 
              Net_222 * !MODIN1_1 * MODIN1_0
            + !\UART_TFT:BUART:rx_count_2\ * !\UART_TFT:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_TFT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_TFT:BUART:rx_count_2\ * !\UART_TFT:BUART:rx_count_1\ * 
              !Net_222 * MODIN1_0
            + !\UART_TFT:BUART:rx_count_2\ * !\UART_TFT:BUART:rx_count_1\ * 
              Net_222 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\UART_TFT:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_TFT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_TFT:BUART:tx_ctrl_mark_last\ * 
              !\UART_TFT:BUART:rx_state_0\ * 
              \UART_TFT:BUART:rx_bitclk_enable\ * \UART_TFT:BUART:rx_state_3\ * 
              \UART_TFT:BUART:rx_state_2\ * !Net_222 * !MODIN1_1
            + !\UART_TFT:BUART:tx_ctrl_mark_last\ * 
              !\UART_TFT:BUART:rx_state_0\ * 
              \UART_TFT:BUART:rx_bitclk_enable\ * \UART_TFT:BUART:rx_state_3\ * 
              \UART_TFT:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \UART_TFT:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_TFT:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_TFT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_222
        );
        Output = \UART_TFT:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:ld_ident\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              \emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:tx_status_1\
        );
        Output = \emFile:SPI0:BSPIM:state_2\ (fanout=15)

    MacroCell: Name=\emFile:SPI0:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              \emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * \emFile:SPI0:BSPIM:count_2\ * 
              \emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:tx_status_1\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:state_1\ (fanout=15)

    MacroCell: Name=\emFile:SPI0:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:tx_status_1\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:state_0\ (fanout=15)

    MacroCell: Name=\emFile:Net_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:Net_1\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:Net_1\
        );
        Output = \emFile:Net_1\ (fanout=2)

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * 
              \emFile:SPI0:BSPIM:mosi_from_dp_reg\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\
            + !\emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\emFile:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)

    MacroCell: Name=\emFile:SPI0:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
        );
        Output = \emFile:SPI0:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \emFile:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * \emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:ld_ident\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:ld_ident\ (fanout=6)

    MacroCell: Name=\emFile:SPI0:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:cnt_enable\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:cnt_enable\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:cnt_enable\
        );
        Output = \emFile:SPI0:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\emFile:Net_22\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:Net_22\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:Net_22\ (fanout=2)

    MacroCell: Name=\UART_PC:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_PC:BUART:txn\ * \UART_PC:BUART:tx_state_1\ * 
              !\UART_PC:BUART:tx_bitclk\
            + \UART_PC:BUART:txn\ * \UART_PC:BUART:tx_state_2\
            + !\UART_PC:BUART:tx_state_1\ * \UART_PC:BUART:tx_state_0\ * 
              !\UART_PC:BUART:tx_shift_out\ * !\UART_PC:BUART:tx_state_2\
            + !\UART_PC:BUART:tx_state_1\ * \UART_PC:BUART:tx_state_0\ * 
              !\UART_PC:BUART:tx_state_2\ * !\UART_PC:BUART:tx_bitclk\
            + \UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_0\ * 
              !\UART_PC:BUART:tx_shift_out\ * !\UART_PC:BUART:tx_state_2\ * 
              !\UART_PC:BUART:tx_counter_dp\ * \UART_PC:BUART:tx_bitclk\
        );
        Output = \UART_PC:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_PC:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_PC:BUART:tx_state_1\ * \UART_PC:BUART:tx_state_0\ * 
              \UART_PC:BUART:tx_bitclk_enable_pre\ * 
              \UART_PC:BUART:tx_state_2\
            + \UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_2\ * 
              \UART_PC:BUART:tx_counter_dp\ * \UART_PC:BUART:tx_bitclk\
            + \UART_PC:BUART:tx_state_0\ * !\UART_PC:BUART:tx_state_2\ * 
              \UART_PC:BUART:tx_bitclk\
        );
        Output = \UART_PC:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_PC:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_0\ * 
              \UART_PC:BUART:tx_bitclk_enable_pre\ * 
              !\UART_PC:BUART:tx_fifo_empty\
            + !\UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_0\ * 
              !\UART_PC:BUART:tx_fifo_empty\ * !\UART_PC:BUART:tx_state_2\
            + \UART_PC:BUART:tx_state_1\ * \UART_PC:BUART:tx_state_0\ * 
              \UART_PC:BUART:tx_bitclk_enable_pre\ * 
              \UART_PC:BUART:tx_fifo_empty\ * \UART_PC:BUART:tx_state_2\
            + \UART_PC:BUART:tx_state_0\ * !\UART_PC:BUART:tx_state_2\ * 
              \UART_PC:BUART:tx_bitclk\
        );
        Output = \UART_PC:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_PC:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_0\ * 
              \UART_PC:BUART:tx_bitclk_enable_pre\ * 
              \UART_PC:BUART:tx_state_2\
            + \UART_PC:BUART:tx_state_1\ * \UART_PC:BUART:tx_state_0\ * 
              \UART_PC:BUART:tx_bitclk_enable_pre\ * 
              \UART_PC:BUART:tx_state_2\
            + \UART_PC:BUART:tx_state_1\ * \UART_PC:BUART:tx_state_0\ * 
              !\UART_PC:BUART:tx_state_2\ * \UART_PC:BUART:tx_bitclk\
            + \UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_2\ * 
              \UART_PC:BUART:tx_counter_dp\ * \UART_PC:BUART:tx_bitclk\
        );
        Output = \UART_PC:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_PC:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_0\ * 
              \UART_PC:BUART:tx_state_2\
            + !\UART_PC:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_PC:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_PC:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PC:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_PC:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * \UART_PC:BUART:rx_bitclk_enable\ * 
              !\UART_PC:BUART:rx_state_3\ * \UART_PC:BUART:rx_state_2\ * 
              !\UART_PC:BUART:pollcount_1\ * !Net_430
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * \UART_PC:BUART:rx_bitclk_enable\ * 
              !\UART_PC:BUART:rx_state_3\ * \UART_PC:BUART:rx_state_2\ * 
              !\UART_PC:BUART:pollcount_1\ * !\UART_PC:BUART:pollcount_0\
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * \UART_PC:BUART:rx_state_0\ * 
              !\UART_PC:BUART:rx_state_3\ * !\UART_PC:BUART:rx_state_2\ * 
              !\UART_PC:BUART:rx_count_6\ * !\UART_PC:BUART:rx_count_5\
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * \UART_PC:BUART:rx_state_0\ * 
              !\UART_PC:BUART:rx_state_3\ * !\UART_PC:BUART:rx_state_2\ * 
              !\UART_PC:BUART:rx_count_6\ * !\UART_PC:BUART:rx_count_4\
        );
        Output = \UART_PC:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_PC:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * \UART_PC:BUART:rx_bitclk_enable\ * 
              \UART_PC:BUART:rx_state_3\ * !\UART_PC:BUART:rx_state_2\
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * \UART_PC:BUART:rx_state_0\ * 
              !\UART_PC:BUART:rx_state_3\ * !\UART_PC:BUART:rx_state_2\ * 
              !\UART_PC:BUART:rx_count_6\ * !\UART_PC:BUART:rx_count_5\
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * \UART_PC:BUART:rx_state_0\ * 
              !\UART_PC:BUART:rx_state_3\ * !\UART_PC:BUART:rx_state_2\ * 
              !\UART_PC:BUART:rx_count_6\ * !\UART_PC:BUART:rx_count_4\
        );
        Output = \UART_PC:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_PC:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * \UART_PC:BUART:rx_bitclk_enable\ * 
              \UART_PC:BUART:rx_state_3\ * \UART_PC:BUART:rx_state_2\
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * \UART_PC:BUART:rx_state_0\ * 
              !\UART_PC:BUART:rx_state_3\ * !\UART_PC:BUART:rx_state_2\ * 
              !\UART_PC:BUART:rx_count_6\ * !\UART_PC:BUART:rx_count_5\
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * \UART_PC:BUART:rx_state_0\ * 
              !\UART_PC:BUART:rx_state_3\ * !\UART_PC:BUART:rx_state_2\ * 
              !\UART_PC:BUART:rx_count_6\ * !\UART_PC:BUART:rx_count_4\
        );
        Output = \UART_PC:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_PC:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * \UART_PC:BUART:rx_bitclk_enable\ * 
              \UART_PC:BUART:rx_state_3\
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * \UART_PC:BUART:rx_bitclk_enable\ * 
              \UART_PC:BUART:rx_state_2\
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * !\UART_PC:BUART:rx_state_3\ * 
              !\UART_PC:BUART:rx_state_2\ * !Net_430 * 
              \UART_PC:BUART:rx_last\
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * \UART_PC:BUART:rx_state_0\ * 
              !\UART_PC:BUART:rx_state_3\ * !\UART_PC:BUART:rx_state_2\ * 
              !\UART_PC:BUART:rx_count_6\ * !\UART_PC:BUART:rx_count_5\
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * \UART_PC:BUART:rx_state_0\ * 
              !\UART_PC:BUART:rx_state_3\ * !\UART_PC:BUART:rx_state_2\ * 
              !\UART_PC:BUART:rx_count_6\ * !\UART_PC:BUART:rx_count_4\
        );
        Output = \UART_PC:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_PC:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PC:BUART:rx_count_2\ * !\UART_PC:BUART:rx_count_1\ * 
              !\UART_PC:BUART:rx_count_0\
        );
        Output = \UART_PC:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_PC:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * \UART_PC:BUART:rx_state_3\ * 
              \UART_PC:BUART:rx_state_2\
        );
        Output = \UART_PC:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_PC:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_PC:BUART:rx_count_2\ * !\UART_PC:BUART:rx_count_1\ * 
              !\UART_PC:BUART:pollcount_1\ * Net_430 * 
              \UART_PC:BUART:pollcount_0\
            + !\UART_PC:BUART:rx_count_2\ * !\UART_PC:BUART:rx_count_1\ * 
              \UART_PC:BUART:pollcount_1\ * !Net_430
            + !\UART_PC:BUART:rx_count_2\ * !\UART_PC:BUART:rx_count_1\ * 
              \UART_PC:BUART:pollcount_1\ * !\UART_PC:BUART:pollcount_0\
        );
        Output = \UART_PC:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_PC:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_PC:BUART:rx_count_2\ * !\UART_PC:BUART:rx_count_1\ * 
              !Net_430 * \UART_PC:BUART:pollcount_0\
            + !\UART_PC:BUART:rx_count_2\ * !\UART_PC:BUART:rx_count_1\ * 
              Net_430 * !\UART_PC:BUART:pollcount_0\
        );
        Output = \UART_PC:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
            + !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * 
              !\emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:mosi_from_dp\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)

    MacroCell: Name=\UART_PC:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * \UART_PC:BUART:rx_bitclk_enable\ * 
              \UART_PC:BUART:rx_state_3\ * \UART_PC:BUART:rx_state_2\ * 
              !\UART_PC:BUART:pollcount_1\ * !Net_430
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * \UART_PC:BUART:rx_bitclk_enable\ * 
              \UART_PC:BUART:rx_state_3\ * \UART_PC:BUART:rx_state_2\ * 
              !\UART_PC:BUART:pollcount_1\ * !\UART_PC:BUART:pollcount_0\
        );
        Output = \UART_PC:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_PC:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_430
        );
        Output = \UART_PC:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_TFT:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_TFT:Net_9\ ,
            cs_addr_2 => \UART_TFT:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_TFT:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_TFT:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_TFT:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_TFT:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_TFT:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_TFT:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_TFT:Net_9\ ,
            cs_addr_0 => \UART_TFT:BUART:counter_load_not\ ,
            ce0_reg => \UART_TFT:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_TFT:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_TFT:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_TFT:Net_9\ ,
            cs_addr_2 => \UART_TFT:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_TFT:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_TFT:BUART:rx_bitclk_enable\ ,
            route_si => \UART_TFT:BUART:rx_postpoll\ ,
            f0_load => \UART_TFT:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_TFT:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_TFT:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\emFile:SPI0:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \emFile:Net_19\ ,
            cs_addr_2 => \emFile:SPI0:BSPIM:state_2\ ,
            cs_addr_1 => \emFile:SPI0:BSPIM:state_1\ ,
            cs_addr_0 => \emFile:SPI0:BSPIM:state_0\ ,
            route_si => \emFile:Net_16\ ,
            f1_load => \emFile:SPI0:BSPIM:load_rx_data\ ,
            so_comb => \emFile:SPI0:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \emFile:SPI0:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \emFile:SPI0:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \emFile:SPI0:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \emFile:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_PC:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_PC:Net_9\ ,
            cs_addr_2 => \UART_PC:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_PC:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_PC:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_PC:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_PC:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_PC:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_PC:Net_9\ ,
            cs_addr_0 => \UART_PC:BUART:counter_load_not\ ,
            ce0_reg => \UART_PC:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_PC:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_PC:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_PC:Net_9\ ,
            cs_addr_2 => \UART_PC:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_PC:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_PC:BUART:rx_bitclk_enable\ ,
            route_si => \UART_PC:BUART:rx_postpoll\ ,
            f0_load => \UART_PC:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_PC:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_PC:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_TFT:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_TFT:Net_9\ ,
            status_3 => \UART_TFT:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_TFT:BUART:tx_status_2\ ,
            status_1 => \UART_TFT:BUART:tx_fifo_empty\ ,
            status_0 => \UART_TFT:BUART:tx_status_0\ ,
            interrupt => Net_292 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_TFT:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_TFT:Net_9\ ,
            status_5 => \UART_TFT:BUART:rx_status_5\ ,
            status_4 => \UART_TFT:BUART:rx_status_4\ ,
            status_3 => \UART_TFT:BUART:rx_status_3\ ,
            interrupt => Net_293 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\emFile:SPI0:BSPIM:TxStsReg\
        PORT MAP (
            clock => \emFile:Net_19\ ,
            status_4 => \emFile:SPI0:BSPIM:tx_status_4\ ,
            status_3 => \emFile:SPI0:BSPIM:load_rx_data\ ,
            status_2 => \emFile:SPI0:BSPIM:tx_status_2\ ,
            status_1 => \emFile:SPI0:BSPIM:tx_status_1\ ,
            status_0 => \emFile:SPI0:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\emFile:SPI0:BSPIM:RxStsReg\
        PORT MAP (
            clock => \emFile:Net_19\ ,
            status_6 => \emFile:SPI0:BSPIM:rx_status_6\ ,
            status_5 => \emFile:SPI0:BSPIM:rx_status_5\ ,
            status_4 => \emFile:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_PC:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_PC:Net_9\ ,
            status_3 => \UART_PC:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_PC:BUART:tx_status_2\ ,
            status_1 => \UART_PC:BUART:tx_fifo_empty\ ,
            status_0 => \UART_PC:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_PC:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_PC:Net_9\ ,
            status_5 => \UART_PC:BUART:rx_status_5\ ,
            status_4 => \UART_PC:BUART:rx_status_4\ ,
            status_3 => \UART_PC:BUART:rx_status_3\ ,
            interrupt => Net_432 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_TFT:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_TFT:Net_9\ ,
            load => \UART_TFT:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART_TFT:BUART:rx_count_2\ ,
            count_1 => \UART_TFT:BUART:rx_count_1\ ,
            count_0 => \UART_TFT:BUART:rx_count_0\ ,
            tc => \UART_TFT:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\emFile:SPI0:BSPIM:BitCounter\
        PORT MAP (
            clock => \emFile:Net_19\ ,
            enable => \emFile:SPI0:BSPIM:cnt_enable\ ,
            count_6 => \emFile:SPI0:BSPIM:count_6\ ,
            count_5 => \emFile:SPI0:BSPIM:count_5\ ,
            count_4 => \emFile:SPI0:BSPIM:count_4\ ,
            count_3 => \emFile:SPI0:BSPIM:count_3\ ,
            count_2 => \emFile:SPI0:BSPIM:count_2\ ,
            count_1 => \emFile:SPI0:BSPIM:count_1\ ,
            count_0 => \emFile:SPI0:BSPIM:count_0\ ,
            tc => \emFile:SPI0:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_PC:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_PC:Net_9\ ,
            load => \UART_PC:BUART:rx_counter_load\ ,
            count_6 => \UART_PC:BUART:rx_count_6\ ,
            count_5 => \UART_PC:BUART:rx_count_5\ ,
            count_4 => \UART_PC:BUART:rx_count_4\ ,
            count_3 => \UART_PC:BUART:rx_count_3\ ,
            count_2 => \UART_PC:BUART:rx_count_2\ ,
            count_1 => \UART_PC:BUART:rx_count_1\ ,
            count_0 => \UART_PC:BUART:rx_count_0\ ,
            tc => \UART_PC:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\Analog_Digital_Converter:IRQ\
        PORT MAP (
            interrupt => Net_375 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_TFT:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_292 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_TFT:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_293 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Interr_TFT
        PORT MAP (
            interrupt => Net_293 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =Timer1_Function
        PORT MAP (
            interrupt => Net_346 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Interr_PC
        PORT MAP (
            interrupt => Net_432 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    6 :   26 :   32 : 18.75 %
IO                            :   30 :   18 :   48 : 62.50 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   67 :  125 :  192 : 34.90 %
  Unique P-terms              :  135 :  249 :  384 : 35.16 %
  Total P-terms               :  159 :      :      :        
  Datapath Cells              :    7 :   17 :   24 : 29.17 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    StatusI Registers         :    6 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    2 :    2 :    4 : 50.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.232ms
Tech Mapping phase: Elapsed time ==> 0s.301ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.181ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 0s.521ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 0s.522ms
Fitter phase: Elapsed time ==> 0s.000ms
Dependency generation phase: Elapsed time ==> 0s.007ms
Cleanup phase: Elapsed time ==> 0s.000ms
