
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/project/4k_xin/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top system_wrapper -part xc7z015clg485-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'dut/clk_gen'
INFO: [Project 1-454] Reading design checkpoint 'C:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.runs/impl_2/.Xil/Vivado-10168-ICFC-C02ZC072JV3N/ila_0/ila_0.dcp' for cell 'dut/ila_dut'
INFO: [Netlist 29-17] Analyzing 3699 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z015clg485-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. dut/clk_gen/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dut/clk_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for c:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [c:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:317]
INFO: [Chipscope 16-324] Core: dut/ila_dut UUID: b3f4054b-1a97-542f-94a9-5818126a86b8 
Parsing XDC File [c:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [c:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [c:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [c:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0.xdc] for cell 'system_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [c:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0.xdc] for cell 'system_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [c:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'dut/clk_gen/inst'
Finished Parsing XDC File [c:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'dut/clk_gen/inst'
Parsing XDC File [c:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'dut/clk_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1394.730 ; gain = 573.301
Finished Parsing XDC File [c:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'dut/clk_gen/inst'
Parsing XDC File [c:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'dut/ila_dut/inst'
Finished Parsing XDC File [c:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'dut/ila_dut/inst'
Parsing XDC File [c:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'dut/ila_dut/inst'
Finished Parsing XDC File [c:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'dut/ila_dut/inst'
Parsing XDC File [C:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.srcs/constrs_1/new/system.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_100M'. [C:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.srcs/constrs_1/new/system.xdc:315]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.srcs/constrs_1/new/system.xdc:315]
Finished Parsing XDC File [C:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.srcs/constrs_1/new/system.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 264 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 264 instances

15 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1397.230 ; gain = 1025.164
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.753 . Memory (MB): peak = 1397.230 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f7256eee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1399.313 ; gain = 2.082

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1417.543 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1768133a0

Time (s): cpu = 00:00:03 ; elapsed = 00:01:23 . Memory (MB): peak = 1417.543 ; gain = 18.230

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1030d55ac

Time (s): cpu = 00:00:05 ; elapsed = 00:01:25 . Memory (MB): peak = 1417.543 ; gain = 18.230
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: fbd4bfb6

Time (s): cpu = 00:00:08 ; elapsed = 00:01:28 . Memory (MB): peak = 1417.543 ; gain = 18.230
INFO: [Opt 31-389] Phase Constant propagation created 2120 cells and removed 3897 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 19ecfe918

Time (s): cpu = 00:00:09 ; elapsed = 00:01:29 . Memory (MB): peak = 1417.543 ; gain = 18.230
INFO: [Opt 31-389] Phase Sweep created 9 cells and removed 299 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 19ecfe918

Time (s): cpu = 00:00:10 ; elapsed = 00:01:30 . Memory (MB): peak = 1417.543 ; gain = 18.230
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1aae81596

Time (s): cpu = 00:00:11 ; elapsed = 00:01:31 . Memory (MB): peak = 1417.543 ; gain = 18.230
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1019a23ab

Time (s): cpu = 00:00:11 ; elapsed = 00:01:31 . Memory (MB): peak = 1417.543 ; gain = 18.230
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1417.543 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 16f566416

Time (s): cpu = 00:00:11 ; elapsed = 00:01:31 . Memory (MB): peak = 1417.543 ; gain = 18.230

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.006 | TNS=-0.396 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 10 newly gated: 0 Total Ports: 20
Ending PowerOpt Patch Enables Task | Checksum: 1608f6267

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 1694.867 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1608f6267

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1694.867 ; gain = 277.324

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1608f6267

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1694.867 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:01:41 . Memory (MB): peak = 1694.867 ; gain = 297.637
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1694.867 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.runs/impl_2/system_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1694.867 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.runs/impl_2/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1694.867 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e7f42f9f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 1694.867 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1694.867 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cb25ca47

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1694.867 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d23890b1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1694.867 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d23890b1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1694.867 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1d23890b1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1694.867 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 21ad1d200

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1694.867 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1694.867 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1a548775d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1694.867 ; gain = 0.000
Phase 2 Global Placement | Checksum: 201106273

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 1694.867 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 201106273

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 1694.867 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12e5586a6

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 1694.867 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12a85f287

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1694.867 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18051cbbd

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1694.867 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 18051cbbd

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1694.867 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1c8d3860f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1694.867 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 26f74124f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:45 . Memory (MB): peak = 1694.867 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 256dc2aa6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 1694.867 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 256dc2aa6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 1694.867 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1bf5404db

Time (s): cpu = 00:01:04 ; elapsed = 00:00:51 . Memory (MB): peak = 1694.867 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1bf5404db

Time (s): cpu = 00:01:04 ; elapsed = 00:00:51 . Memory (MB): peak = 1694.867 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 23fad3411

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 23fad3411

Time (s): cpu = 00:01:11 ; elapsed = 00:00:57 . Memory (MB): peak = 1694.867 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.398. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b0fe1f8e

Time (s): cpu = 00:01:18 ; elapsed = 00:01:04 . Memory (MB): peak = 1694.867 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1b0fe1f8e

Time (s): cpu = 00:01:19 ; elapsed = 00:01:04 . Memory (MB): peak = 1694.867 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b0fe1f8e

Time (s): cpu = 00:01:19 ; elapsed = 00:01:05 . Memory (MB): peak = 1694.867 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b0fe1f8e

Time (s): cpu = 00:01:19 ; elapsed = 00:01:05 . Memory (MB): peak = 1694.867 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 136782d79

Time (s): cpu = 00:01:19 ; elapsed = 00:01:05 . Memory (MB): peak = 1694.867 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 136782d79

Time (s): cpu = 00:01:19 ; elapsed = 00:01:05 . Memory (MB): peak = 1694.867 ; gain = 0.000
Ending Placer Task | Checksum: 55860779

Time (s): cpu = 00:01:19 ; elapsed = 00:01:05 . Memory (MB): peak = 1694.867 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:08 . Memory (MB): peak = 1694.867 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1694.867 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.runs/impl_2/system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1694.867 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1694.867 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.272 . Memory (MB): peak = 1694.867 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1694.867 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 3ae670 ConstDB: 0 ShapeSum: 554b2109 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 769559e5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1694.867 ; gain = 0.000
Post Restoration Checksum: NetGraph: 717018d9 NumContArr: 525410c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 769559e5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1694.867 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 769559e5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1694.867 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 769559e5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1694.867 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1de360404

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1694.867 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.811  | TNS=0.000  | WHS=-0.205 | THS=-169.136|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 15994c0ac

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1696.441 ; gain = 1.574
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.811  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1ebc9a7da

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1706.461 ; gain = 11.594
Phase 2 Router Initialization | Checksum: 1a1d5e976

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1706.461 ; gain = 11.594

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 7316a861

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 1726.219 ; gain = 31.352

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2922
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.536  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 143009dbf

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 1726.219 ; gain = 31.352

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.536  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12368a63a

Time (s): cpu = 00:01:02 ; elapsed = 00:00:42 . Memory (MB): peak = 1726.219 ; gain = 31.352
Phase 4 Rip-up And Reroute | Checksum: 12368a63a

Time (s): cpu = 00:01:02 ; elapsed = 00:00:42 . Memory (MB): peak = 1726.219 ; gain = 31.352

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 810d2520

Time (s): cpu = 00:01:03 ; elapsed = 00:00:43 . Memory (MB): peak = 1726.219 ; gain = 31.352
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.536  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1037fdbf1

Time (s): cpu = 00:01:03 ; elapsed = 00:00:43 . Memory (MB): peak = 1726.219 ; gain = 31.352

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1037fdbf1

Time (s): cpu = 00:01:03 ; elapsed = 00:00:43 . Memory (MB): peak = 1726.219 ; gain = 31.352
Phase 5 Delay and Skew Optimization | Checksum: 1037fdbf1

Time (s): cpu = 00:01:03 ; elapsed = 00:00:43 . Memory (MB): peak = 1726.219 ; gain = 31.352

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11f8789a6

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 1726.219 ; gain = 31.352
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.536  | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: fbb454da

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 1726.219 ; gain = 31.352
Phase 6 Post Hold Fix | Checksum: fbb454da

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 1726.219 ; gain = 31.352

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.19602 %
  Global Horizontal Routing Utilization  = 10.5902 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: fff7fd68

Time (s): cpu = 00:01:05 ; elapsed = 00:00:44 . Memory (MB): peak = 1726.219 ; gain = 31.352

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: fff7fd68

Time (s): cpu = 00:01:05 ; elapsed = 00:00:44 . Memory (MB): peak = 1726.219 ; gain = 31.352

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f13009d7

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 1726.219 ; gain = 31.352

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.536  | TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f13009d7

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 1726.219 ; gain = 31.352
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 1726.219 ; gain = 31.352

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:12 ; elapsed = 00:00:50 . Memory (MB): peak = 1726.219 ; gain = 31.352
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1726.219 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.runs/impl_2/system_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1726.219 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.runs/impl_2/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/project/4k_xin/project_1_base_v4.5/project_1_base_v4.5/project_1_base.runs/impl_2/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1780.844 ; gain = 54.625
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
101 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1852.371 ; gain = 71.527
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net dut/user_config_4K/addr_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin dut/user_config_4K/addr_reg[3]_i_2/O, cell dut/user_config_4K/addr_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net dut/user_config_4K/cs_sel_reg[15]_i_2_n_0 is a gated clock net sourced by a combinational pin dut/user_config_4K/cs_sel_reg[15]_i_2/O, cell dut/user_config_4K/cs_sel_reg[15]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, dut/ila_dut/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], dut/ila_dut/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 8 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2314.234 ; gain = 459.859
INFO: [Common 17-206] Exiting Vivado at Tue Nov 10 11:59:57 2020...
