// Seed: 264235654
module module_0 (
    input uwire id_0,
    input tri id_1,
    input supply1 id_2,
    input wor id_3,
    output uwire id_4,
    input wor id_5,
    output tri id_6,
    output tri id_7,
    output uwire id_8,
    input tri id_9,
    output tri1 id_10
);
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    output tri1  id_2,
    output tri   id_3
);
  assign id_3 = id_1 & 1;
  module_0(
      id_1, id_0, id_0, id_1, id_2, id_1, id_2, id_3, id_2, id_0, id_3
  );
endmodule
