From 0000000000000000000000000000000000000000 Mon Sep 17 00:00:00 2001
From: Sleigh-InSPECtor <sleighinspector@outlook.com>
Date: Thu, 23 May 2024 10:52:42 +0930
Subject: [PATCH] 6567: x86: Zero upper bits of 64-bit registers for XCHG and
 CMPXCHG8B without REX prefix

---
 Ghidra/Processors/x86/data/languages/lockable.sinc | 6 ++++--
 1 file changed, 4 insertions(+), 2 deletions(-)

diff --git a/Ghidra/Processors/x86/data/languages/lockable.sinc b/Ghidra/Processors/x86/data/languages/lockable.sinc
index 591a6a8418..7912a8aadc 100644
--- a/Ghidra/Processors/x86/data/languages/lockable.sinc
+++ b/Ghidra/Processors/x86/data/languages/lockable.sinc
@@ -606,14 +606,16 @@ define pcodeop InterlockedCompareExchange64;
 }
 @endif
 
-:CMPXCHG8B^lockx  m64        is vexMode=0 & lockx & unlock & byte=0xf; byte=0xc7; ( mod != 0b11 & reg_opcode=1 ) ... & m64
+:CMPXCHG8B^lockx  m64        is vexMode=0 & lockx & unlock & byte=0xf; byte=0xc7; ( mod != 0b11 & reg_opcode=1 ) ... & m64 & check_EAX_dest & check_EDX_dest
 {
     build lockx;
     local dest = m64;
     ZF = ((zext(EDX) << 32) | zext(EAX)) == dest;
     if (ZF == 1) goto <equal>;
     EDX = dest(4);
+    build check_EDX_dest;
     EAX = dest:4;
+    build check_EAX_dest;
     goto <done>;
 <equal>
     m64 = (zext(ECX) << 32) | zext(EBX);
@@ -1187,7 +1189,7 @@ define pcodeop InterlockedExchange16;
     Reg16 = InterlockedExchange16(Mem, Reg16);
 }
 
-:XCHG^xacq_xrel_prefx^alwaysLock Mem,Reg32	is vexMode=0 & xacq_xrel_prefx & alwaysLock & opsize=1 & byte=0x87; Mem & Reg32 ...
+:XCHG^xacq_xrel_prefx^alwaysLock Mem,Reg32	is vexMode=0 & xacq_xrel_prefx & alwaysLock & opsize=1 & byte=0x87; Mem & Reg32 ... & check_Reg32_dest ...
 {
     Reg32 = InterlockedExchange(Mem, Reg32);
 }
-- 
2.45.1

