
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000184                       # Number of seconds simulated
sim_ticks                                   183655500                       # Number of ticks simulated
final_tick                                  183655500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  79279                       # Simulator instruction rate (inst/s)
host_op_rate                                   144590                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               32547126                       # Simulator tick rate (ticks/s)
host_mem_usage                                4902628                       # Number of bytes of host memory used
host_seconds                                     5.64                       # Real time elapsed on the host
sim_insts                                      447350                       # Number of instructions simulated
sim_ops                                        815881                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    183655500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           37056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            6208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.dcache.prefetcher        36224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.icache.prefetcher       331008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::feature_extraction_datapath.cache          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::feature_extraction_datapath.cache.prefetcher         5824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             416512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        37056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data               97                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.dcache.prefetcher          566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.icache.prefetcher         5172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::feature_extraction_datapath.cache            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::feature_extraction_datapath.cache.prefetcher           91                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             9                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  9                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          201769073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           33802418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.dcache.prefetcher    197238852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.icache.prefetcher   1802330995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::feature_extraction_datapath.cache      1045436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::feature_extraction_datapath.cache.prefetcher     31711547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2267898320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     201769073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        201769073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         3136307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3136307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         3136307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         201769073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          33802418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.dcache.prefetcher    197238852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.icache.prefetcher   1802330995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::feature_extraction_datapath.cache      1045436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::feature_extraction_datapath.cache.prefetcher     31711547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2271034627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        6511                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          9                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6511                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        9                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 416576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  416704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  576                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     183654507                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6511                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    9                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    361.991205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   266.057915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.004812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           82      7.21%      7.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          348     30.61%     37.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          340     29.90%     67.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           68      5.98%     73.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           84      7.39%     81.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           35      3.08%     84.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           37      3.25%     87.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           29      2.55%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          114     10.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1137                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    261082417                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               383126167                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   32545000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     40110.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58860.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2268.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2268.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       4.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       4.43                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5362                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      28167.87                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6932940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3665970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                33936420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         14136720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             32116650                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               321120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        47995710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         2739840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              141845370                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            772.344798                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            112338740                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       110493                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       5980000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      7135000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      65226267                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    105203740                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1256640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   648945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                12530700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         14136720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             16421130                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               539520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        58058490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         5407680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          1712940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              110712765                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            602.828475                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            146157435                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       713000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       5986000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF      4835750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     14080522                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      30752315                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    127287913                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    183655500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  141922                       # Number of BP lookups
system.cpu.branchPred.condPredicted            141922                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              5302                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               130642                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    5409                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                610                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          130642                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              88400                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            42242                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3923                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    183655500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      131325                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       41525                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           615                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            66                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    183655500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    183655500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       53197                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           124                       # TLB misses on write requests
system.cpu.workload.numSyscalls                   182                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       183655500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           367312                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              84419                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         581204                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      141922                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              93809                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        194552                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   10760                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           392                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           30                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                     53131                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1613                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             284810                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.757726                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.241055                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   104426     36.67%     36.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4584      1.61%     38.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     6645      2.33%     40.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     5781      2.03%     42.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     9519      3.34%     45.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    70585     24.78%     70.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     8059      2.83%     73.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     6022      2.11%     75.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    69189     24.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               284810                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.386380                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.582317                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    75827                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 33264                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    163045                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  7294                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   5380                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1038490                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   5380                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    80848                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   20445                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5354                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    164979                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  7804                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1012254                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   157                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   5511                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                    973                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             1153151                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               2637756                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1333202                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            150879                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                933116                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   220035                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                271                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            273                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     19542                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               138314                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               47132                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              3471                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2678                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     959966                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 502                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    914314                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1870                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          144586                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       193367                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            320                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        284810                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.210259                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.466080                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               74798     26.26%     26.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               18469      6.48%     32.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               23503      8.25%     41.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               22732      7.98%     48.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               20604      7.23%     56.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               81729     28.70%     84.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               20089      7.05%     91.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               14040      4.93%     96.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                8846      3.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          284810                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    9814     86.80%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    81      0.72%     87.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     87.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     87.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     87.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     87.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     87.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     87.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     87.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     87.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     87.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     87.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     87.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     87.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     87.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     87.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     87.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     87.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     87.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     87.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     87.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     87.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     87.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     87.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     87.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     87.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     87.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     87.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     87.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    725      6.41%     93.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   575      5.09%     99.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                41      0.36%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               70      0.62%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3941      0.43%      0.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                695844     76.11%     76.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  549      0.06%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1634      0.18%     76.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               35651      3.90%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               124283     13.59%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               41329      4.52%     98.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            9352      1.02%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1731      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 914314                       # Type of FU issued
system.cpu.iq.rate                           2.489203                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       11306                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012366                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1996452                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1019549                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       831059                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              130162                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              85560                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        63546                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 856514                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   65165                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             9055                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        18271                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9597                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          156                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            20                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   5380                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   17745                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1017                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              960468                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               257                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                138314                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                47132                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                314                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     81                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   934                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             58                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1015                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6009                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 7024                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                900014                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                131042                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             14300                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       172566                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   120118                       # Number of branches executed
system.cpu.iew.exec_stores                      41524                       # Number of stores executed
system.cpu.iew.exec_rate                     2.450271                       # Inst execution rate
system.cpu.iew.wb_sent                         897053                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        894605                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    666799                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1010127                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.435545                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.660114                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          144534                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             182                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              5334                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       262846                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.104027                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.764610                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        78535     29.88%     29.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        27613     10.51%     40.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        16275      6.19%     46.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        21671      8.24%     54.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         9932      3.78%     58.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        69374     26.39%     84.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         3908      1.49%     86.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         3645      1.39%     87.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        31893     12.13%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       262846                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               447350                       # Number of instructions committed
system.cpu.commit.committedOps                 815881                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         157578                       # Number of memory references committed
system.cpu.commit.loads                        120043                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     113874                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      57886                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    767133                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 3649                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1832      0.22%      0.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           620821     76.09%     76.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             541      0.07%     76.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1617      0.20%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          33492      4.11%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          112631     13.80%     94.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          36185      4.44%     98.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         7412      0.91%     99.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1350      0.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            815881                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 31893                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1191355                       # The number of ROB reads
system.cpu.rob.rob_writes                     1943187                       # The number of ROB writes
system.cpu.timesIdled                             646                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82502                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      447350                       # Number of Instructions Simulated
system.cpu.committedOps                        815881                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.821084                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.821084                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.217902                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.217902                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1156946                       # number of integer regfile reads
system.cpu.int_regfile_writes                  675037                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    126791                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    59080                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    617371                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   285745                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  421674                       # number of misc regfile reads
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    183655500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.num_hwpf_issued       879845                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified      1269226                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit       384673                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull           52                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          3046                       # number of prefetches not generated due to page crossing
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    183655500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                50                       # number of replacements
system.cpu.dcache.tags.tagsinuse           544.974997                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              158836                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               661                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            240.296520                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    81.215926                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.dcache.prefetcher   463.759071                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.079312                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.dcache.prefetcher     0.452890                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.532202                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          522                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          505                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.509766                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.086914                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            318740                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           318740                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    183655500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       121345                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          121345                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        37480                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          37480                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        158825                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           158825                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       158825                       # number of overall hits
system.cpu.dcache.overall_hits::total          158825                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          154                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           154                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           55                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          209                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            209                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          209                       # number of overall misses
system.cpu.dcache.overall_misses::total           209                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     13607500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13607500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      4139000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4139000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     17746500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     17746500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     17746500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     17746500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       121499                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       121499                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        37535                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        37535                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       159034                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       159034                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       159034                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       159034                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001268                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001268                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001465                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001465                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001314                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001314                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001314                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001314                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 88360.389610                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 88360.389610                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 75254.545455                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75254.545455                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 84911.483254                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84911.483254                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 84911.483254                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84911.483254                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           51                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           51                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                30                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::writebacks            9                       # number of writebacks
system.cpu.dcache.writebacks::total                 9                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           97                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           97                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          100                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          100                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          100                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          100                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           57                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           52                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::cpu.dcache.prefetcher          575                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          575                       # number of HardPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          109                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          109                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          109                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.dcache.prefetcher          575                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          684                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      5227500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5227500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      3790500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3790500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::cpu.dcache.prefetcher     57876442                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total     57876442                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      9018000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9018000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      9018000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.dcache.prefetcher     57876442                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     66894442                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000469                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000469                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001385                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001385                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000685                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000685                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000685                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004301                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 91710.526316                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91710.526316                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72894.230769                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72894.230769                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::cpu.dcache.prefetcher 100654.681739                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 100654.681739                       # average HardPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 82733.944954                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82733.944954                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 82733.944954                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.dcache.prefetcher 100654.681739                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 97798.891813                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    183655500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    183655500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    183655500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.prefetcher.num_hwpf_issued       379713                       # number of hwpf issued
system.cpu.icache.prefetcher.pfIdentified       384693                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfBufferHit         4324                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull          194                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage         40355                       # number of prefetches not generated due to page crossing
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    183655500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              5246                       # number of replacements
system.cpu.icache.tags.tagsinuse           494.664606                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               51974                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5757                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.027966                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    44.807286                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.icache.prefetcher   449.857320                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.087514                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.icache.prefetcher     0.878628                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.966142                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022          462                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0          143                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2          306                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.902344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            112020                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           112020                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    183655500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        51974                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           51974                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         51974                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            51974                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        51974                       # number of overall hits
system.cpu.icache.overall_hits::total           51974                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1157                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1157                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1157                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1157                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1157                       # number of overall misses
system.cpu.icache.overall_misses::total          1157                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     77092000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     77092000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     77092000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     77092000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     77092000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     77092000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        53131                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        53131                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        53131                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        53131                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        53131                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        53131                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.021776                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021776                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.021776                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021776                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.021776                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021776                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 66630.942092                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66630.942092                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 66630.942092                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66630.942092                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 66630.942092                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66630.942092                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches              3175                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          576                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          576                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          576                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          576                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          576                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          576                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          581                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          581                       # number of ReadReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::cpu.icache.prefetcher         5184                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total         5184                       # number of HardPFReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          581                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          581                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          581                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.icache.prefetcher         5184                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5765                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     52260000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52260000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::cpu.icache.prefetcher    464709741                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    464709741                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     52260000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52260000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     52260000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.icache.prefetcher    464709741                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    516969741                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.010935                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010935                       # mshr miss rate for ReadReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.010935                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010935                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.010935                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.108505                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 89948.364888                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89948.364888                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::cpu.icache.prefetcher 89643.082755                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 89643.082755                       # average HardPFReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 89948.364888                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89948.364888                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 89948.364888                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.icache.prefetcher 89643.082755                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89673.849263                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    183655500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    183655500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.feature_extraction_datapath.clk_domain.clock        10000                       # Clock period in ticks
system.feature_extraction_datapath.pwrStateResidencyTicks::UNDEFINED    183655500                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache_queue_reads            0                       # Number of reads to the feature_extraction_datapath.cache_queue
system.feature_extraction_datapath.cache_queue_writes            0                       # Number of writes to the feature_extraction_datapath.cache_queue
system.feature_extraction_datapath.total_dcache_loads          179                       # Total number of dcache loads
system.feature_extraction_datapath.total_dcache_stores          150                       # Total number of dcache stores.
system.feature_extraction_datapath.dcache_latency::samples          329                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::mean 15642.358663                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::gmean 12793.516650                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::stdev 16542.223487                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::0-8191            0      0.00%      0.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::8192-16383          261     79.33%     79.33% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::16384-24575           17      5.17%     84.50% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::24576-32767           22      6.69%     91.19% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::32768-40959           23      6.99%     98.18% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::40960-49151            2      0.61%     98.78% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::49152-57343            0      0.00%     98.78% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::57344-65535            0      0.00%     98.78% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::65536-73727            0      0.00%     98.78% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::73728-81919            1      0.30%     99.09% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::81920-90111            0      0.00%     99.09% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::90112-98303            0      0.00%     99.09% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::98304-106495            0      0.00%     99.09% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::106496-114687            1      0.30%     99.39% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::114688-122879            0      0.00%     99.39% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::122880-131071            0      0.00%     99.39% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::131072-139263            0      0.00%     99.39% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::139264-147455            0      0.00%     99.39% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::147456-155647            0      0.00%     99.39% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::155648-163839            0      0.00%     99.39% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::163840-172031            1      0.30%     99.70% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::172032-180223            1      0.30%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::180224-188415            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::188416-196607            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::196608-204799            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::204800-212991            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::212992-221183            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::221184-229375            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::229376-237567            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::237568-245759            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::total          329                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_queue_time::samples          329                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::mean 43890.577508                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::gmean 26040.617124                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::stdev 134898.562396                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::0-65535          323     98.18%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::65536-131071            0      0.00%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::131072-196607            0      0.00%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::196608-262143            0      0.00%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::262144-327679            0      0.00%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::327680-393215            0      0.00%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::393216-458751            0      0.00%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::458752-524287            0      0.00%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::524288-589823            0      0.00%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::589824-655359            0      0.00%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::655360-720895            0      0.00%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::720896-786431            0      0.00%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::786432-851967            0      0.00%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::851968-917503            0      0.00%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::917504-983039            0      0.00%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::983040-1.04858e+06            6      1.82%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.31072e+06-1.37626e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.37626e+06-1.44179e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.44179e+06-1.50733e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.50733e+06-1.57286e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.57286e+06-1.6384e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.6384e+06-1.70394e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.70394e+06-1.76947e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.76947e+06-1.83501e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.83501e+06-1.90054e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.90054e+06-1.96608e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::total          329                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.total_acp_loads            0                       # Total number of ACP loads
system.feature_extraction_datapath.total_acp_stores            0                       # Total number of ACP stores.
system.feature_extraction_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::mean          nan                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::gmean          nan                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::stdev          nan                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::0            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::1            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::2            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::3            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::4            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::5            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::6            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::7            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::8            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::9            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::10            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::11            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::12            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::13            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::14            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::15            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::16            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::17            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::18            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::19            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::20            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::21            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::22            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::23            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::24            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::25            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::26            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::27            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::28            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::29            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::total            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::0            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::1            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::2            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::3            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::4            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::5            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::6            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::7            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::8            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::9            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::10            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::11            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::12            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::13            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::14            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::15            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::16            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::17            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::18            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::19            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::20            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::21            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::22            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::23            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::24            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::25            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::26            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::27            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::28            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::29            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.dma_setup_cycles            0                       # Total number of cycles spent on setting up DMA transfers.
system.feature_extraction_datapath.sim_cycles         3060                       # Total accelerator cycles
system.feature_extraction_datapath.tlb.hits          329                       # TLB hits
system.feature_extraction_datapath.tlb.misses            6                       # TLB misses
system.feature_extraction_datapath.tlb.reads          335                       # TLB reads
system.feature_extraction_datapath.tlb.updates            5                       # TLB updates
system.feature_extraction_datapath.tlb.hitRate     0.982090                       # TLB hit rate
system.feature_extraction_datapath.cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    183655500                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache.prefetcher.num_hwpf_issued         1347                       # number of hwpf issued
system.feature_extraction_datapath.cache.prefetcher.pfIdentified         2531                       # number of prefetch candidates identified
system.feature_extraction_datapath.cache.prefetcher.pfBufferHit         1178                       # number of redundant prefetches already in prefetch queue
system.feature_extraction_datapath.cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.feature_extraction_datapath.cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.feature_extraction_datapath.cache.prefetcher.pfSpanPage          109                       # number of prefetches not generated due to page crossing
system.feature_extraction_datapath.cache.tags.pwrStateResidencyTicks::UNDEFINED    183655500                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache.tags.replacements            0                       # number of replacements
system.feature_extraction_datapath.cache.tags.tagsinuse    85.020438                       # Cycle average of tags in use
system.feature_extraction_datapath.cache.tags.total_refs          300                       # Total number of references to valid blocks.
system.feature_extraction_datapath.cache.tags.sampled_refs          123                       # Sample count of references to valid blocks.
system.feature_extraction_datapath.cache.tags.avg_refs     2.439024                       # Average number of references to valid blocks.
system.feature_extraction_datapath.cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.feature_extraction_datapath.cache.tags.occ_blocks::feature_extraction_datapath.cache     4.233238                       # Average occupied blocks per requestor
system.feature_extraction_datapath.cache.tags.occ_blocks::feature_extraction_datapath.cache.prefetcher    80.787200                       # Average occupied blocks per requestor
system.feature_extraction_datapath.cache.tags.occ_percent::feature_extraction_datapath.cache     0.008268                       # Average percentage of cache occupancy
system.feature_extraction_datapath.cache.tags.occ_percent::feature_extraction_datapath.cache.prefetcher     0.157787                       # Average percentage of cache occupancy
system.feature_extraction_datapath.cache.tags.occ_percent::total     0.166056                       # Average percentage of cache occupancy
system.feature_extraction_datapath.cache.tags.occ_task_id_blocks::1022          118                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.age_task_id_blocks_1022::2          118                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.occ_task_id_percent::1022     0.230469                       # Percentage of cache occupancy per task id
system.feature_extraction_datapath.cache.tags.occ_task_id_percent::1024     0.009766                       # Percentage of cache occupancy per task id
system.feature_extraction_datapath.cache.tags.tag_accesses         1447                       # Number of tag accesses
system.feature_extraction_datapath.cache.tags.data_accesses         1447                       # Number of data accesses
system.feature_extraction_datapath.cache.pwrStateResidencyTicks::UNDEFINED    183655500                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache.ReadReq_hits::feature_extraction_datapath.cache          173                       # number of ReadReq hits
system.feature_extraction_datapath.cache.ReadReq_hits::total          173                       # number of ReadReq hits
system.feature_extraction_datapath.cache.WriteReq_hits::feature_extraction_datapath.cache           89                       # number of WriteReq hits
system.feature_extraction_datapath.cache.WriteReq_hits::total           89                       # number of WriteReq hits
system.feature_extraction_datapath.cache.demand_hits::feature_extraction_datapath.cache          262                       # number of demand (read+write) hits
system.feature_extraction_datapath.cache.demand_hits::total          262                       # number of demand (read+write) hits
system.feature_extraction_datapath.cache.overall_hits::feature_extraction_datapath.cache          262                       # number of overall hits
system.feature_extraction_datapath.cache.overall_hits::total          262                       # number of overall hits
system.feature_extraction_datapath.cache.ReadReq_misses::feature_extraction_datapath.cache            6                       # number of ReadReq misses
system.feature_extraction_datapath.cache.ReadReq_misses::total            6                       # number of ReadReq misses
system.feature_extraction_datapath.cache.WriteReq_misses::feature_extraction_datapath.cache           62                       # number of WriteReq misses
system.feature_extraction_datapath.cache.WriteReq_misses::total           62                       # number of WriteReq misses
system.feature_extraction_datapath.cache.demand_misses::feature_extraction_datapath.cache           68                       # number of demand (read+write) misses
system.feature_extraction_datapath.cache.demand_misses::total           68                       # number of demand (read+write) misses
system.feature_extraction_datapath.cache.overall_misses::feature_extraction_datapath.cache           68                       # number of overall misses
system.feature_extraction_datapath.cache.overall_misses::total           68                       # number of overall misses
system.feature_extraction_datapath.cache.ReadReq_miss_latency::feature_extraction_datapath.cache       614000                       # number of ReadReq miss cycles
system.feature_extraction_datapath.cache.ReadReq_miss_latency::total       614000                       # number of ReadReq miss cycles
system.feature_extraction_datapath.cache.WriteReq_miss_latency::feature_extraction_datapath.cache      1932000                       # number of WriteReq miss cycles
system.feature_extraction_datapath.cache.WriteReq_miss_latency::total      1932000                       # number of WriteReq miss cycles
system.feature_extraction_datapath.cache.demand_miss_latency::feature_extraction_datapath.cache      2546000                       # number of demand (read+write) miss cycles
system.feature_extraction_datapath.cache.demand_miss_latency::total      2546000                       # number of demand (read+write) miss cycles
system.feature_extraction_datapath.cache.overall_miss_latency::feature_extraction_datapath.cache      2546000                       # number of overall miss cycles
system.feature_extraction_datapath.cache.overall_miss_latency::total      2546000                       # number of overall miss cycles
system.feature_extraction_datapath.cache.ReadReq_accesses::feature_extraction_datapath.cache          179                       # number of ReadReq accesses(hits+misses)
system.feature_extraction_datapath.cache.ReadReq_accesses::total          179                       # number of ReadReq accesses(hits+misses)
system.feature_extraction_datapath.cache.WriteReq_accesses::feature_extraction_datapath.cache          151                       # number of WriteReq accesses(hits+misses)
system.feature_extraction_datapath.cache.WriteReq_accesses::total          151                       # number of WriteReq accesses(hits+misses)
system.feature_extraction_datapath.cache.demand_accesses::feature_extraction_datapath.cache          330                       # number of demand (read+write) accesses
system.feature_extraction_datapath.cache.demand_accesses::total          330                       # number of demand (read+write) accesses
system.feature_extraction_datapath.cache.overall_accesses::feature_extraction_datapath.cache          330                       # number of overall (read+write) accesses
system.feature_extraction_datapath.cache.overall_accesses::total          330                       # number of overall (read+write) accesses
system.feature_extraction_datapath.cache.ReadReq_miss_rate::feature_extraction_datapath.cache     0.033520                       # miss rate for ReadReq accesses
system.feature_extraction_datapath.cache.ReadReq_miss_rate::total     0.033520                       # miss rate for ReadReq accesses
system.feature_extraction_datapath.cache.WriteReq_miss_rate::feature_extraction_datapath.cache     0.410596                       # miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.WriteReq_miss_rate::total     0.410596                       # miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.demand_miss_rate::feature_extraction_datapath.cache     0.206061                       # miss rate for demand accesses
system.feature_extraction_datapath.cache.demand_miss_rate::total     0.206061                       # miss rate for demand accesses
system.feature_extraction_datapath.cache.overall_miss_rate::feature_extraction_datapath.cache     0.206061                       # miss rate for overall accesses
system.feature_extraction_datapath.cache.overall_miss_rate::total     0.206061                       # miss rate for overall accesses
system.feature_extraction_datapath.cache.ReadReq_avg_miss_latency::feature_extraction_datapath.cache 102333.333333                       # average ReadReq miss latency
system.feature_extraction_datapath.cache.ReadReq_avg_miss_latency::total 102333.333333                       # average ReadReq miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_miss_latency::feature_extraction_datapath.cache 31161.290323                       # average WriteReq miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_miss_latency::total 31161.290323                       # average WriteReq miss latency
system.feature_extraction_datapath.cache.demand_avg_miss_latency::feature_extraction_datapath.cache 37441.176471                       # average overall miss latency
system.feature_extraction_datapath.cache.demand_avg_miss_latency::total 37441.176471                       # average overall miss latency
system.feature_extraction_datapath.cache.overall_avg_miss_latency::feature_extraction_datapath.cache 37441.176471                       # average overall miss latency
system.feature_extraction_datapath.cache.overall_avg_miss_latency::total 37441.176471                       # average overall miss latency
system.feature_extraction_datapath.cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.blocked::no_targets            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.feature_extraction_datapath.cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.feature_extraction_datapath.cache.ReadReq_mshr_hits::feature_extraction_datapath.cache            1                       # number of ReadReq MSHR hits
system.feature_extraction_datapath.cache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.feature_extraction_datapath.cache.WriteReq_mshr_hits::feature_extraction_datapath.cache           51                       # number of WriteReq MSHR hits
system.feature_extraction_datapath.cache.WriteReq_mshr_hits::total           51                       # number of WriteReq MSHR hits
system.feature_extraction_datapath.cache.demand_mshr_hits::feature_extraction_datapath.cache           52                       # number of demand (read+write) MSHR hits
system.feature_extraction_datapath.cache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.feature_extraction_datapath.cache.overall_mshr_hits::feature_extraction_datapath.cache           52                       # number of overall MSHR hits
system.feature_extraction_datapath.cache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.feature_extraction_datapath.cache.ReadReq_mshr_misses::feature_extraction_datapath.cache            5                       # number of ReadReq MSHR misses
system.feature_extraction_datapath.cache.ReadReq_mshr_misses::total            5                       # number of ReadReq MSHR misses
system.feature_extraction_datapath.cache.WriteReq_mshr_misses::feature_extraction_datapath.cache           11                       # number of WriteReq MSHR misses
system.feature_extraction_datapath.cache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.feature_extraction_datapath.cache.HardPFReq_mshr_misses::feature_extraction_datapath.cache.prefetcher          120                       # number of HardPFReq MSHR misses
system.feature_extraction_datapath.cache.HardPFReq_mshr_misses::total          120                       # number of HardPFReq MSHR misses
system.feature_extraction_datapath.cache.demand_mshr_misses::feature_extraction_datapath.cache           16                       # number of demand (read+write) MSHR misses
system.feature_extraction_datapath.cache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.feature_extraction_datapath.cache.overall_mshr_misses::feature_extraction_datapath.cache           16                       # number of overall MSHR misses
system.feature_extraction_datapath.cache.overall_mshr_misses::feature_extraction_datapath.cache.prefetcher          120                       # number of overall MSHR misses
system.feature_extraction_datapath.cache.overall_mshr_misses::total          136                       # number of overall MSHR misses
system.feature_extraction_datapath.cache.ReadReq_mshr_miss_latency::feature_extraction_datapath.cache       364000                       # number of ReadReq MSHR miss cycles
system.feature_extraction_datapath.cache.ReadReq_mshr_miss_latency::total       364000                       # number of ReadReq MSHR miss cycles
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_latency::feature_extraction_datapath.cache       231000                       # number of WriteReq MSHR miss cycles
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_latency::total       231000                       # number of WriteReq MSHR miss cycles
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher      8017638                       # number of HardPFReq MSHR miss cycles
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_latency::total      8017638                       # number of HardPFReq MSHR miss cycles
system.feature_extraction_datapath.cache.demand_mshr_miss_latency::feature_extraction_datapath.cache       595000                       # number of demand (read+write) MSHR miss cycles
system.feature_extraction_datapath.cache.demand_mshr_miss_latency::total       595000                       # number of demand (read+write) MSHR miss cycles
system.feature_extraction_datapath.cache.overall_mshr_miss_latency::feature_extraction_datapath.cache       595000                       # number of overall MSHR miss cycles
system.feature_extraction_datapath.cache.overall_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher      8017638                       # number of overall MSHR miss cycles
system.feature_extraction_datapath.cache.overall_mshr_miss_latency::total      8612638                       # number of overall MSHR miss cycles
system.feature_extraction_datapath.cache.ReadReq_mshr_miss_rate::feature_extraction_datapath.cache     0.027933                       # mshr miss rate for ReadReq accesses
system.feature_extraction_datapath.cache.ReadReq_mshr_miss_rate::total     0.027933                       # mshr miss rate for ReadReq accesses
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_rate::feature_extraction_datapath.cache     0.072848                       # mshr miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_rate::total     0.072848                       # mshr miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_rate::feature_extraction_datapath.cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.feature_extraction_datapath.cache.demand_mshr_miss_rate::feature_extraction_datapath.cache     0.048485                       # mshr miss rate for demand accesses
system.feature_extraction_datapath.cache.demand_mshr_miss_rate::total     0.048485                       # mshr miss rate for demand accesses
system.feature_extraction_datapath.cache.overall_mshr_miss_rate::feature_extraction_datapath.cache     0.048485                       # mshr miss rate for overall accesses
system.feature_extraction_datapath.cache.overall_mshr_miss_rate::feature_extraction_datapath.cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.feature_extraction_datapath.cache.overall_mshr_miss_rate::total     0.412121                       # mshr miss rate for overall accesses
system.feature_extraction_datapath.cache.ReadReq_avg_mshr_miss_latency::feature_extraction_datapath.cache        72800                       # average ReadReq mshr miss latency
system.feature_extraction_datapath.cache.ReadReq_avg_mshr_miss_latency::total        72800                       # average ReadReq mshr miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_mshr_miss_latency::feature_extraction_datapath.cache        21000                       # average WriteReq mshr miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_mshr_miss_latency::total        21000                       # average WriteReq mshr miss latency
system.feature_extraction_datapath.cache.HardPFReq_avg_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher 66813.650000                       # average HardPFReq mshr miss latency
system.feature_extraction_datapath.cache.HardPFReq_avg_mshr_miss_latency::total 66813.650000                       # average HardPFReq mshr miss latency
system.feature_extraction_datapath.cache.demand_avg_mshr_miss_latency::feature_extraction_datapath.cache 37187.500000                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.demand_avg_mshr_miss_latency::total 37187.500000                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.overall_avg_mshr_miss_latency::feature_extraction_datapath.cache 37187.500000                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.overall_avg_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher 66813.650000                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.overall_avg_mshr_miss_latency::total 63328.220588                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         11881                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         5356                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           39                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    183655500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6514                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            9                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5287                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               19                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              10                       # Transaction distribution
system.membus.trans_dist::ReadExReq                44                       # Transaction distribution
system.membus.trans_dist::ReadExResp               44                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6522                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        16759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        16759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         1395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.feature_extraction_datapath.cache.mem_side::system.mem_ctrls.port          230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.feature_extraction_datapath.cache.mem_side::total          230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       367872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       367872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        42880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        42880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.feature_extraction_datapath.cache.mem_side::system.mem_ctrls.port         6016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.feature_extraction_datapath.cache.mem_side::total         6016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  416768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       3520                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6585                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.015034                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.127786                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6491     98.57%     98.57% # Request fanout histogram
system.membus.snoop_fanout::1                      89      1.35%     99.92% # Request fanout histogram
system.membus.snoop_fanout::2                       5      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total                6585                       # Request fanout histogram
system.membus.reqLayer2.occupancy            13350832                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           29727586                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            3451168                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.9                       # Layer utilization (%)
system.membus.respLayer6.occupancy             655265                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
