
BLUEPILL ORIGINAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000778c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000454  080078a0  080078a0  000088a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007cf4  08007cf4  000091d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007cf4  08007cf4  00008cf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007cfc  08007cfc  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007cfc  08007cfc  00008cfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007d00  08007d00  00008d00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007d04  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000278  200001d4  08007ed8  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000044c  08007ed8  0000944c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d06c  00000000  00000000  000091fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023c5  00000000  00000000  00016269  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc0  00000000  00000000  00018630  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000aa3  00000000  00000000  000193f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019773  00000000  00000000  00019e93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010577  00000000  00000000  00033606  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000910ff  00000000  00000000  00043b7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d4c7c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d00  00000000  00000000  000d4cc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000d99c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08007884 	.word	0x08007884

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08007884 	.word	0x08007884

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	4604      	mov	r4, r0
 8000b70:	460d      	mov	r5, r1
 8000b72:	f7ff ff23 	bl	80009bc <__aeabi_dcmplt>
 8000b76:	b928      	cbnz	r0, 8000b84 <__aeabi_d2lz+0x1c>
 8000b78:	4620      	mov	r0, r4
 8000b7a:	4629      	mov	r1, r5
 8000b7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b80:	f000 b80a 	b.w	8000b98 <__aeabi_d2ulz>
 8000b84:	4620      	mov	r0, r4
 8000b86:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000b8a:	f000 f805 	bl	8000b98 <__aeabi_d2ulz>
 8000b8e:	4240      	negs	r0, r0
 8000b90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b94:	bd38      	pop	{r3, r4, r5, pc}
 8000b96:	bf00      	nop

08000b98 <__aeabi_d2ulz>:
 8000b98:	b5d0      	push	{r4, r6, r7, lr}
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000bcc <__aeabi_d2ulz+0x34>)
 8000b9e:	4606      	mov	r6, r0
 8000ba0:	460f      	mov	r7, r1
 8000ba2:	f7ff fc99 	bl	80004d8 <__aeabi_dmul>
 8000ba6:	f7ff ff6f 	bl	8000a88 <__aeabi_d2uiz>
 8000baa:	4604      	mov	r4, r0
 8000bac:	f7ff fc1a 	bl	80003e4 <__aeabi_ui2d>
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	4b07      	ldr	r3, [pc, #28]	@ (8000bd0 <__aeabi_d2ulz+0x38>)
 8000bb4:	f7ff fc90 	bl	80004d8 <__aeabi_dmul>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	460b      	mov	r3, r1
 8000bbc:	4630      	mov	r0, r6
 8000bbe:	4639      	mov	r1, r7
 8000bc0:	f7ff fad2 	bl	8000168 <__aeabi_dsub>
 8000bc4:	f7ff ff60 	bl	8000a88 <__aeabi_d2uiz>
 8000bc8:	4621      	mov	r1, r4
 8000bca:	bdd0      	pop	{r4, r6, r7, pc}
 8000bcc:	3df00000 	.word	0x3df00000
 8000bd0:	41f00000 	.word	0x41f00000

08000bd4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b084      	sub	sp, #16
 8000bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000bda:	1d3b      	adds	r3, r7, #4
 8000bdc:	2200      	movs	r2, #0
 8000bde:	601a      	str	r2, [r3, #0]
 8000be0:	605a      	str	r2, [r3, #4]
 8000be2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000be4:	4b18      	ldr	r3, [pc, #96]	@ (8000c48 <MX_ADC1_Init+0x74>)
 8000be6:	4a19      	ldr	r2, [pc, #100]	@ (8000c4c <MX_ADC1_Init+0x78>)
 8000be8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000bea:	4b17      	ldr	r3, [pc, #92]	@ (8000c48 <MX_ADC1_Init+0x74>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000bf0:	4b15      	ldr	r3, [pc, #84]	@ (8000c48 <MX_ADC1_Init+0x74>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000bf6:	4b14      	ldr	r3, [pc, #80]	@ (8000c48 <MX_ADC1_Init+0x74>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bfc:	4b12      	ldr	r3, [pc, #72]	@ (8000c48 <MX_ADC1_Init+0x74>)
 8000bfe:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000c02:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c04:	4b10      	ldr	r3, [pc, #64]	@ (8000c48 <MX_ADC1_Init+0x74>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000c0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000c48 <MX_ADC1_Init+0x74>)
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c10:	480d      	ldr	r0, [pc, #52]	@ (8000c48 <MX_ADC1_Init+0x74>)
 8000c12:	f000 fcf1 	bl	80015f8 <HAL_ADC_Init>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000c1c:	f000 f93b 	bl	8000e96 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000c20:	2301      	movs	r3, #1
 8000c22:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c24:	2301      	movs	r3, #1
 8000c26:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c2c:	1d3b      	adds	r3, r7, #4
 8000c2e:	4619      	mov	r1, r3
 8000c30:	4805      	ldr	r0, [pc, #20]	@ (8000c48 <MX_ADC1_Init+0x74>)
 8000c32:	f000 fdb9 	bl	80017a8 <HAL_ADC_ConfigChannel>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d001      	beq.n	8000c40 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000c3c:	f000 f92b 	bl	8000e96 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c40:	bf00      	nop
 8000c42:	3710      	adds	r7, #16
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	200001f0 	.word	0x200001f0
 8000c4c:	40012400 	.word	0x40012400

08000c50 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b088      	sub	sp, #32
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c58:	f107 0310 	add.w	r3, r7, #16
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	605a      	str	r2, [r3, #4]
 8000c62:	609a      	str	r2, [r3, #8]
 8000c64:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	4a14      	ldr	r2, [pc, #80]	@ (8000cbc <HAL_ADC_MspInit+0x6c>)
 8000c6c:	4293      	cmp	r3, r2
 8000c6e:	d121      	bne.n	8000cb4 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c70:	4b13      	ldr	r3, [pc, #76]	@ (8000cc0 <HAL_ADC_MspInit+0x70>)
 8000c72:	699b      	ldr	r3, [r3, #24]
 8000c74:	4a12      	ldr	r2, [pc, #72]	@ (8000cc0 <HAL_ADC_MspInit+0x70>)
 8000c76:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c7a:	6193      	str	r3, [r2, #24]
 8000c7c:	4b10      	ldr	r3, [pc, #64]	@ (8000cc0 <HAL_ADC_MspInit+0x70>)
 8000c7e:	699b      	ldr	r3, [r3, #24]
 8000c80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000c84:	60fb      	str	r3, [r7, #12]
 8000c86:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c88:	4b0d      	ldr	r3, [pc, #52]	@ (8000cc0 <HAL_ADC_MspInit+0x70>)
 8000c8a:	699b      	ldr	r3, [r3, #24]
 8000c8c:	4a0c      	ldr	r2, [pc, #48]	@ (8000cc0 <HAL_ADC_MspInit+0x70>)
 8000c8e:	f043 0304 	orr.w	r3, r3, #4
 8000c92:	6193      	str	r3, [r2, #24]
 8000c94:	4b0a      	ldr	r3, [pc, #40]	@ (8000cc0 <HAL_ADC_MspInit+0x70>)
 8000c96:	699b      	ldr	r3, [r3, #24]
 8000c98:	f003 0304 	and.w	r3, r3, #4
 8000c9c:	60bb      	str	r3, [r7, #8]
 8000c9e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = Vpanel_Pin|prueba_adc_Pin|Ipanel_Pin;
 8000ca0:	2362      	movs	r3, #98	@ 0x62
 8000ca2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ca4:	2303      	movs	r3, #3
 8000ca6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ca8:	f107 0310 	add.w	r3, r7, #16
 8000cac:	4619      	mov	r1, r3
 8000cae:	4805      	ldr	r0, [pc, #20]	@ (8000cc4 <HAL_ADC_MspInit+0x74>)
 8000cb0:	f000 ff98 	bl	8001be4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000cb4:	bf00      	nop
 8000cb6:	3720      	adds	r7, #32
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	40012400 	.word	0x40012400
 8000cc0:	40021000 	.word	0x40021000
 8000cc4:	40010800 	.word	0x40010800

08000cc8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b088      	sub	sp, #32
 8000ccc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cce:	f107 0310 	add.w	r3, r7, #16
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	601a      	str	r2, [r3, #0]
 8000cd6:	605a      	str	r2, [r3, #4]
 8000cd8:	609a      	str	r2, [r3, #8]
 8000cda:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cdc:	4b29      	ldr	r3, [pc, #164]	@ (8000d84 <MX_GPIO_Init+0xbc>)
 8000cde:	699b      	ldr	r3, [r3, #24]
 8000ce0:	4a28      	ldr	r2, [pc, #160]	@ (8000d84 <MX_GPIO_Init+0xbc>)
 8000ce2:	f043 0310 	orr.w	r3, r3, #16
 8000ce6:	6193      	str	r3, [r2, #24]
 8000ce8:	4b26      	ldr	r3, [pc, #152]	@ (8000d84 <MX_GPIO_Init+0xbc>)
 8000cea:	699b      	ldr	r3, [r3, #24]
 8000cec:	f003 0310 	and.w	r3, r3, #16
 8000cf0:	60fb      	str	r3, [r7, #12]
 8000cf2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cf4:	4b23      	ldr	r3, [pc, #140]	@ (8000d84 <MX_GPIO_Init+0xbc>)
 8000cf6:	699b      	ldr	r3, [r3, #24]
 8000cf8:	4a22      	ldr	r2, [pc, #136]	@ (8000d84 <MX_GPIO_Init+0xbc>)
 8000cfa:	f043 0320 	orr.w	r3, r3, #32
 8000cfe:	6193      	str	r3, [r2, #24]
 8000d00:	4b20      	ldr	r3, [pc, #128]	@ (8000d84 <MX_GPIO_Init+0xbc>)
 8000d02:	699b      	ldr	r3, [r3, #24]
 8000d04:	f003 0320 	and.w	r3, r3, #32
 8000d08:	60bb      	str	r3, [r7, #8]
 8000d0a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d0c:	4b1d      	ldr	r3, [pc, #116]	@ (8000d84 <MX_GPIO_Init+0xbc>)
 8000d0e:	699b      	ldr	r3, [r3, #24]
 8000d10:	4a1c      	ldr	r2, [pc, #112]	@ (8000d84 <MX_GPIO_Init+0xbc>)
 8000d12:	f043 0304 	orr.w	r3, r3, #4
 8000d16:	6193      	str	r3, [r2, #24]
 8000d18:	4b1a      	ldr	r3, [pc, #104]	@ (8000d84 <MX_GPIO_Init+0xbc>)
 8000d1a:	699b      	ldr	r3, [r3, #24]
 8000d1c:	f003 0304 	and.w	r3, r3, #4
 8000d20:	607b      	str	r3, [r7, #4]
 8000d22:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d24:	4b17      	ldr	r3, [pc, #92]	@ (8000d84 <MX_GPIO_Init+0xbc>)
 8000d26:	699b      	ldr	r3, [r3, #24]
 8000d28:	4a16      	ldr	r2, [pc, #88]	@ (8000d84 <MX_GPIO_Init+0xbc>)
 8000d2a:	f043 0308 	orr.w	r3, r3, #8
 8000d2e:	6193      	str	r3, [r2, #24]
 8000d30:	4b14      	ldr	r3, [pc, #80]	@ (8000d84 <MX_GPIO_Init+0xbc>)
 8000d32:	699b      	ldr	r3, [r3, #24]
 8000d34:	f003 0308 	and.w	r3, r3, #8
 8000d38:	603b      	str	r3, [r7, #0]
 8000d3a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(activador_GPIO_Port, activador_Pin, GPIO_PIN_RESET);
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d42:	4811      	ldr	r0, [pc, #68]	@ (8000d88 <MX_GPIO_Init+0xc0>)
 8000d44:	f001 f8d2 	bl	8001eec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = activador_Pin;
 8000d48:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d4c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d4e:	2301      	movs	r3, #1
 8000d50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d52:	2300      	movs	r3, #0
 8000d54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d56:	2302      	movs	r3, #2
 8000d58:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(activador_GPIO_Port, &GPIO_InitStruct);
 8000d5a:	f107 0310 	add.w	r3, r7, #16
 8000d5e:	4619      	mov	r1, r3
 8000d60:	4809      	ldr	r0, [pc, #36]	@ (8000d88 <MX_GPIO_Init+0xc0>)
 8000d62:	f000 ff3f 	bl	8001be4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000d66:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d6a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d6c:	2303      	movs	r3, #3
 8000d6e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d70:	f107 0310 	add.w	r3, r7, #16
 8000d74:	4619      	mov	r1, r3
 8000d76:	4805      	ldr	r0, [pc, #20]	@ (8000d8c <MX_GPIO_Init+0xc4>)
 8000d78:	f000 ff34 	bl	8001be4 <HAL_GPIO_Init>

}
 8000d7c:	bf00      	nop
 8000d7e:	3720      	adds	r7, #32
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	40021000 	.word	0x40021000
 8000d88:	40011000 	.word	0x40011000
 8000d8c:	40010c00 	.word	0x40010c00

08000d90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d94:	f000 fbaa 	bl	80014ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d98:	f000 f822 	bl	8000de0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d9c:	f7ff ff94 	bl	8000cc8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000da0:	f000 fb08 	bl	80013b4 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000da4:	f7ff ff16 	bl	8000bd4 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000da8:	f000 f9a2 	bl	80010f0 <MX_TIM1_Init>
  MX_TIM3_Init();
 8000dac:	f000 fa22 	bl	80011f4 <MX_TIM3_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {

//		Para prender y apagar el led que viene en la bluepil
		HAL_GPIO_WritePin(GPIOC, ACTIVADOR_PIN, GPIO_PIN_SET);
 8000db0:	2201      	movs	r2, #1
 8000db2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000db6:	4809      	ldr	r0, [pc, #36]	@ (8000ddc <main+0x4c>)
 8000db8:	f001 f898 	bl	8001eec <HAL_GPIO_WritePin>
		HAL_Delay(500); // 1 segundo de delay
 8000dbc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000dc0:	f000 fbf6 	bl	80015b0 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOC, ACTIVADOR_PIN, GPIO_PIN_RESET);
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000dca:	4804      	ldr	r0, [pc, #16]	@ (8000ddc <main+0x4c>)
 8000dcc:	f001 f88e 	bl	8001eec <HAL_GPIO_WritePin>
		HAL_Delay(500); // 1 segundo de delay
 8000dd0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000dd4:	f000 fbec 	bl	80015b0 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOC, ACTIVADOR_PIN, GPIO_PIN_SET);
 8000dd8:	bf00      	nop
 8000dda:	e7e9      	b.n	8000db0 <main+0x20>
 8000ddc:	40011000 	.word	0x40011000

08000de0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b094      	sub	sp, #80	@ 0x50
 8000de4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000de6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000dea:	2228      	movs	r2, #40	@ 0x28
 8000dec:	2100      	movs	r1, #0
 8000dee:	4618      	mov	r0, r3
 8000df0:	f003 ffcc 	bl	8004d8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000df4:	f107 0314 	add.w	r3, r7, #20
 8000df8:	2200      	movs	r2, #0
 8000dfa:	601a      	str	r2, [r3, #0]
 8000dfc:	605a      	str	r2, [r3, #4]
 8000dfe:	609a      	str	r2, [r3, #8]
 8000e00:	60da      	str	r2, [r3, #12]
 8000e02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e04:	1d3b      	adds	r3, r7, #4
 8000e06:	2200      	movs	r2, #0
 8000e08:	601a      	str	r2, [r3, #0]
 8000e0a:	605a      	str	r2, [r3, #4]
 8000e0c:	609a      	str	r2, [r3, #8]
 8000e0e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e10:	2301      	movs	r3, #1
 8000e12:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e14:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e1e:	2301      	movs	r3, #1
 8000e20:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e22:	2302      	movs	r3, #2
 8000e24:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e26:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e2a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e2c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000e30:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e32:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e36:	4618      	mov	r0, r3
 8000e38:	f001 f870 	bl	8001f1c <HAL_RCC_OscConfig>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d001      	beq.n	8000e46 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000e42:	f000 f828 	bl	8000e96 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e46:	230f      	movs	r3, #15
 8000e48:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e4a:	2302      	movs	r3, #2
 8000e4c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e56:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e5c:	f107 0314 	add.w	r3, r7, #20
 8000e60:	2102      	movs	r1, #2
 8000e62:	4618      	mov	r0, r3
 8000e64:	f001 fadc 	bl	8002420 <HAL_RCC_ClockConfig>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d001      	beq.n	8000e72 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000e6e:	f000 f812 	bl	8000e96 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000e72:	2302      	movs	r3, #2
 8000e74:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000e76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000e7a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e7c:	1d3b      	adds	r3, r7, #4
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f001 fc5c 	bl	800273c <HAL_RCCEx_PeriphCLKConfig>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d001      	beq.n	8000e8e <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000e8a:	f000 f804 	bl	8000e96 <Error_Handler>
  }
}
 8000e8e:	bf00      	nop
 8000e90:	3750      	adds	r7, #80	@ 0x50
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}

08000e96 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e96:	b480      	push	{r7}
 8000e98:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e9a:	b672      	cpsid	i
}
 8000e9c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000e9e:	bf00      	nop
 8000ea0:	e7fd      	b.n	8000e9e <Error_Handler+0x8>
	...

08000ea4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b085      	sub	sp, #20
 8000ea8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000eaa:	4b15      	ldr	r3, [pc, #84]	@ (8000f00 <HAL_MspInit+0x5c>)
 8000eac:	699b      	ldr	r3, [r3, #24]
 8000eae:	4a14      	ldr	r2, [pc, #80]	@ (8000f00 <HAL_MspInit+0x5c>)
 8000eb0:	f043 0301 	orr.w	r3, r3, #1
 8000eb4:	6193      	str	r3, [r2, #24]
 8000eb6:	4b12      	ldr	r3, [pc, #72]	@ (8000f00 <HAL_MspInit+0x5c>)
 8000eb8:	699b      	ldr	r3, [r3, #24]
 8000eba:	f003 0301 	and.w	r3, r3, #1
 8000ebe:	60bb      	str	r3, [r7, #8]
 8000ec0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ec2:	4b0f      	ldr	r3, [pc, #60]	@ (8000f00 <HAL_MspInit+0x5c>)
 8000ec4:	69db      	ldr	r3, [r3, #28]
 8000ec6:	4a0e      	ldr	r2, [pc, #56]	@ (8000f00 <HAL_MspInit+0x5c>)
 8000ec8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ecc:	61d3      	str	r3, [r2, #28]
 8000ece:	4b0c      	ldr	r3, [pc, #48]	@ (8000f00 <HAL_MspInit+0x5c>)
 8000ed0:	69db      	ldr	r3, [r3, #28]
 8000ed2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ed6:	607b      	str	r3, [r7, #4]
 8000ed8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000eda:	4b0a      	ldr	r3, [pc, #40]	@ (8000f04 <HAL_MspInit+0x60>)
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	60fb      	str	r3, [r7, #12]
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000ee6:	60fb      	str	r3, [r7, #12]
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000eee:	60fb      	str	r3, [r7, #12]
 8000ef0:	4a04      	ldr	r2, [pc, #16]	@ (8000f04 <HAL_MspInit+0x60>)
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ef6:	bf00      	nop
 8000ef8:	3714      	adds	r7, #20
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bc80      	pop	{r7}
 8000efe:	4770      	bx	lr
 8000f00:	40021000 	.word	0x40021000
 8000f04:	40010000 	.word	0x40010000

08000f08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f0c:	bf00      	nop
 8000f0e:	e7fd      	b.n	8000f0c <NMI_Handler+0x4>

08000f10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f14:	bf00      	nop
 8000f16:	e7fd      	b.n	8000f14 <HardFault_Handler+0x4>

08000f18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f1c:	bf00      	nop
 8000f1e:	e7fd      	b.n	8000f1c <MemManage_Handler+0x4>

08000f20 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f24:	bf00      	nop
 8000f26:	e7fd      	b.n	8000f24 <BusFault_Handler+0x4>

08000f28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f2c:	bf00      	nop
 8000f2e:	e7fd      	b.n	8000f2c <UsageFault_Handler+0x4>

08000f30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f34:	bf00      	nop
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bc80      	pop	{r7}
 8000f3a:	4770      	bx	lr

08000f3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f40:	bf00      	nop
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bc80      	pop	{r7}
 8000f46:	4770      	bx	lr

08000f48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f4c:	bf00      	nop
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bc80      	pop	{r7}
 8000f52:	4770      	bx	lr

08000f54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f58:	f000 fb0e 	bl	8001578 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f5c:	bf00      	nop
 8000f5e:	bd80      	pop	{r7, pc}

08000f60 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  return 1;
 8000f64:	2301      	movs	r3, #1
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bc80      	pop	{r7}
 8000f6c:	4770      	bx	lr

08000f6e <_kill>:

int _kill(int pid, int sig)
{
 8000f6e:	b580      	push	{r7, lr}
 8000f70:	b082      	sub	sp, #8
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	6078      	str	r0, [r7, #4]
 8000f76:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000f78:	f003 ff14 	bl	8004da4 <__errno>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2216      	movs	r2, #22
 8000f80:	601a      	str	r2, [r3, #0]
  return -1;
 8000f82:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	3708      	adds	r7, #8
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}

08000f8e <_exit>:

void _exit (int status)
{
 8000f8e:	b580      	push	{r7, lr}
 8000f90:	b082      	sub	sp, #8
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000f96:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000f9a:	6878      	ldr	r0, [r7, #4]
 8000f9c:	f7ff ffe7 	bl	8000f6e <_kill>
  while (1) {}    /* Make sure we hang here */
 8000fa0:	bf00      	nop
 8000fa2:	e7fd      	b.n	8000fa0 <_exit+0x12>

08000fa4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b086      	sub	sp, #24
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	60f8      	str	r0, [r7, #12]
 8000fac:	60b9      	str	r1, [r7, #8]
 8000fae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	617b      	str	r3, [r7, #20]
 8000fb4:	e00a      	b.n	8000fcc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000fb6:	f3af 8000 	nop.w
 8000fba:	4601      	mov	r1, r0
 8000fbc:	68bb      	ldr	r3, [r7, #8]
 8000fbe:	1c5a      	adds	r2, r3, #1
 8000fc0:	60ba      	str	r2, [r7, #8]
 8000fc2:	b2ca      	uxtb	r2, r1
 8000fc4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	3301      	adds	r3, #1
 8000fca:	617b      	str	r3, [r7, #20]
 8000fcc:	697a      	ldr	r2, [r7, #20]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	429a      	cmp	r2, r3
 8000fd2:	dbf0      	blt.n	8000fb6 <_read+0x12>
  }

  return len;
 8000fd4:	687b      	ldr	r3, [r7, #4]
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3718      	adds	r7, #24
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b086      	sub	sp, #24
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	60f8      	str	r0, [r7, #12]
 8000fe6:	60b9      	str	r1, [r7, #8]
 8000fe8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fea:	2300      	movs	r3, #0
 8000fec:	617b      	str	r3, [r7, #20]
 8000fee:	e009      	b.n	8001004 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ff0:	68bb      	ldr	r3, [r7, #8]
 8000ff2:	1c5a      	adds	r2, r3, #1
 8000ff4:	60ba      	str	r2, [r7, #8]
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ffe:	697b      	ldr	r3, [r7, #20]
 8001000:	3301      	adds	r3, #1
 8001002:	617b      	str	r3, [r7, #20]
 8001004:	697a      	ldr	r2, [r7, #20]
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	429a      	cmp	r2, r3
 800100a:	dbf1      	blt.n	8000ff0 <_write+0x12>
  }
  return len;
 800100c:	687b      	ldr	r3, [r7, #4]
}
 800100e:	4618      	mov	r0, r3
 8001010:	3718      	adds	r7, #24
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}

08001016 <_close>:

int _close(int file)
{
 8001016:	b480      	push	{r7}
 8001018:	b083      	sub	sp, #12
 800101a:	af00      	add	r7, sp, #0
 800101c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800101e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001022:	4618      	mov	r0, r3
 8001024:	370c      	adds	r7, #12
 8001026:	46bd      	mov	sp, r7
 8001028:	bc80      	pop	{r7}
 800102a:	4770      	bx	lr

0800102c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800103c:	605a      	str	r2, [r3, #4]
  return 0;
 800103e:	2300      	movs	r3, #0
}
 8001040:	4618      	mov	r0, r3
 8001042:	370c      	adds	r7, #12
 8001044:	46bd      	mov	sp, r7
 8001046:	bc80      	pop	{r7}
 8001048:	4770      	bx	lr

0800104a <_isatty>:

int _isatty(int file)
{
 800104a:	b480      	push	{r7}
 800104c:	b083      	sub	sp, #12
 800104e:	af00      	add	r7, sp, #0
 8001050:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001052:	2301      	movs	r3, #1
}
 8001054:	4618      	mov	r0, r3
 8001056:	370c      	adds	r7, #12
 8001058:	46bd      	mov	sp, r7
 800105a:	bc80      	pop	{r7}
 800105c:	4770      	bx	lr

0800105e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800105e:	b480      	push	{r7}
 8001060:	b085      	sub	sp, #20
 8001062:	af00      	add	r7, sp, #0
 8001064:	60f8      	str	r0, [r7, #12]
 8001066:	60b9      	str	r1, [r7, #8]
 8001068:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800106a:	2300      	movs	r3, #0
}
 800106c:	4618      	mov	r0, r3
 800106e:	3714      	adds	r7, #20
 8001070:	46bd      	mov	sp, r7
 8001072:	bc80      	pop	{r7}
 8001074:	4770      	bx	lr
	...

08001078 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b086      	sub	sp, #24
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001080:	4a14      	ldr	r2, [pc, #80]	@ (80010d4 <_sbrk+0x5c>)
 8001082:	4b15      	ldr	r3, [pc, #84]	@ (80010d8 <_sbrk+0x60>)
 8001084:	1ad3      	subs	r3, r2, r3
 8001086:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800108c:	4b13      	ldr	r3, [pc, #76]	@ (80010dc <_sbrk+0x64>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d102      	bne.n	800109a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001094:	4b11      	ldr	r3, [pc, #68]	@ (80010dc <_sbrk+0x64>)
 8001096:	4a12      	ldr	r2, [pc, #72]	@ (80010e0 <_sbrk+0x68>)
 8001098:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800109a:	4b10      	ldr	r3, [pc, #64]	@ (80010dc <_sbrk+0x64>)
 800109c:	681a      	ldr	r2, [r3, #0]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	4413      	add	r3, r2
 80010a2:	693a      	ldr	r2, [r7, #16]
 80010a4:	429a      	cmp	r2, r3
 80010a6:	d207      	bcs.n	80010b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010a8:	f003 fe7c 	bl	8004da4 <__errno>
 80010ac:	4603      	mov	r3, r0
 80010ae:	220c      	movs	r2, #12
 80010b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80010b6:	e009      	b.n	80010cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010b8:	4b08      	ldr	r3, [pc, #32]	@ (80010dc <_sbrk+0x64>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010be:	4b07      	ldr	r3, [pc, #28]	@ (80010dc <_sbrk+0x64>)
 80010c0:	681a      	ldr	r2, [r3, #0]
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4413      	add	r3, r2
 80010c6:	4a05      	ldr	r2, [pc, #20]	@ (80010dc <_sbrk+0x64>)
 80010c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010ca:	68fb      	ldr	r3, [r7, #12]
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	3718      	adds	r7, #24
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	20005000 	.word	0x20005000
 80010d8:	00000400 	.word	0x00000400
 80010dc:	20000220 	.word	0x20000220
 80010e0:	20000450 	.word	0x20000450

080010e4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010e8:	bf00      	nop
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bc80      	pop	{r7}
 80010ee:	4770      	bx	lr

080010f0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b092      	sub	sp, #72	@ 0x48
 80010f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010f6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80010fa:	2200      	movs	r2, #0
 80010fc:	601a      	str	r2, [r3, #0]
 80010fe:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001100:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001104:	2200      	movs	r2, #0
 8001106:	601a      	str	r2, [r3, #0]
 8001108:	605a      	str	r2, [r3, #4]
 800110a:	609a      	str	r2, [r3, #8]
 800110c:	60da      	str	r2, [r3, #12]
 800110e:	611a      	str	r2, [r3, #16]
 8001110:	615a      	str	r2, [r3, #20]
 8001112:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001114:	1d3b      	adds	r3, r7, #4
 8001116:	2220      	movs	r2, #32
 8001118:	2100      	movs	r1, #0
 800111a:	4618      	mov	r0, r3
 800111c:	f003 fe36 	bl	8004d8c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001120:	4b32      	ldr	r3, [pc, #200]	@ (80011ec <MX_TIM1_Init+0xfc>)
 8001122:	4a33      	ldr	r2, [pc, #204]	@ (80011f0 <MX_TIM1_Init+0x100>)
 8001124:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4;
 8001126:	4b31      	ldr	r3, [pc, #196]	@ (80011ec <MX_TIM1_Init+0xfc>)
 8001128:	2204      	movs	r2, #4
 800112a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800112c:	4b2f      	ldr	r3, [pc, #188]	@ (80011ec <MX_TIM1_Init+0xfc>)
 800112e:	2200      	movs	r2, #0
 8001130:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 255;
 8001132:	4b2e      	ldr	r3, [pc, #184]	@ (80011ec <MX_TIM1_Init+0xfc>)
 8001134:	22ff      	movs	r2, #255	@ 0xff
 8001136:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001138:	4b2c      	ldr	r3, [pc, #176]	@ (80011ec <MX_TIM1_Init+0xfc>)
 800113a:	2200      	movs	r2, #0
 800113c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800113e:	4b2b      	ldr	r3, [pc, #172]	@ (80011ec <MX_TIM1_Init+0xfc>)
 8001140:	2200      	movs	r2, #0
 8001142:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001144:	4b29      	ldr	r3, [pc, #164]	@ (80011ec <MX_TIM1_Init+0xfc>)
 8001146:	2200      	movs	r2, #0
 8001148:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800114a:	4828      	ldr	r0, [pc, #160]	@ (80011ec <MX_TIM1_Init+0xfc>)
 800114c:	f001 fbac 	bl	80028a8 <HAL_TIM_PWM_Init>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 8001156:	f7ff fe9e 	bl	8000e96 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800115a:	2300      	movs	r3, #0
 800115c:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800115e:	2300      	movs	r3, #0
 8001160:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001162:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001166:	4619      	mov	r1, r3
 8001168:	4820      	ldr	r0, [pc, #128]	@ (80011ec <MX_TIM1_Init+0xfc>)
 800116a:	f001 fea5 	bl	8002eb8 <HAL_TIMEx_MasterConfigSynchronization>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8001174:	f7ff fe8f 	bl	8000e96 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001178:	2360      	movs	r3, #96	@ 0x60
 800117a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800117c:	2300      	movs	r3, #0
 800117e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001180:	2300      	movs	r3, #0
 8001182:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001184:	2300      	movs	r3, #0
 8001186:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001188:	2300      	movs	r3, #0
 800118a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800118c:	2300      	movs	r3, #0
 800118e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001190:	2300      	movs	r3, #0
 8001192:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001194:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001198:	2200      	movs	r2, #0
 800119a:	4619      	mov	r1, r3
 800119c:	4813      	ldr	r0, [pc, #76]	@ (80011ec <MX_TIM1_Init+0xfc>)
 800119e:	f001 fbd3 	bl	8002948 <HAL_TIM_PWM_ConfigChannel>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 80011a8:	f7ff fe75 	bl	8000e96 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80011ac:	2300      	movs	r3, #0
 80011ae:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80011b0:	2300      	movs	r3, #0
 80011b2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80011b4:	2300      	movs	r3, #0
 80011b6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80011b8:	2300      	movs	r3, #0
 80011ba:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80011bc:	2300      	movs	r3, #0
 80011be:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80011c0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011c4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80011c6:	2300      	movs	r3, #0
 80011c8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80011ca:	1d3b      	adds	r3, r7, #4
 80011cc:	4619      	mov	r1, r3
 80011ce:	4807      	ldr	r0, [pc, #28]	@ (80011ec <MX_TIM1_Init+0xfc>)
 80011d0:	f001 fed0 	bl	8002f74 <HAL_TIMEx_ConfigBreakDeadTime>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 80011da:	f7ff fe5c 	bl	8000e96 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80011de:	4803      	ldr	r0, [pc, #12]	@ (80011ec <MX_TIM1_Init+0xfc>)
 80011e0:	f000 f892 	bl	8001308 <HAL_TIM_MspPostInit>

}
 80011e4:	bf00      	nop
 80011e6:	3748      	adds	r7, #72	@ 0x48
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	20000224 	.word	0x20000224
 80011f0:	40012c00 	.word	0x40012c00

080011f4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b08a      	sub	sp, #40	@ 0x28
 80011f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011fa:	f107 0320 	add.w	r3, r7, #32
 80011fe:	2200      	movs	r2, #0
 8001200:	601a      	str	r2, [r3, #0]
 8001202:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001204:	1d3b      	adds	r3, r7, #4
 8001206:	2200      	movs	r2, #0
 8001208:	601a      	str	r2, [r3, #0]
 800120a:	605a      	str	r2, [r3, #4]
 800120c:	609a      	str	r2, [r3, #8]
 800120e:	60da      	str	r2, [r3, #12]
 8001210:	611a      	str	r2, [r3, #16]
 8001212:	615a      	str	r2, [r3, #20]
 8001214:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001216:	4b21      	ldr	r3, [pc, #132]	@ (800129c <MX_TIM3_Init+0xa8>)
 8001218:	4a21      	ldr	r2, [pc, #132]	@ (80012a0 <MX_TIM3_Init+0xac>)
 800121a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4;
 800121c:	4b1f      	ldr	r3, [pc, #124]	@ (800129c <MX_TIM3_Init+0xa8>)
 800121e:	2204      	movs	r2, #4
 8001220:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001222:	4b1e      	ldr	r3, [pc, #120]	@ (800129c <MX_TIM3_Init+0xa8>)
 8001224:	2200      	movs	r2, #0
 8001226:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 255;
 8001228:	4b1c      	ldr	r3, [pc, #112]	@ (800129c <MX_TIM3_Init+0xa8>)
 800122a:	22ff      	movs	r2, #255	@ 0xff
 800122c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800122e:	4b1b      	ldr	r3, [pc, #108]	@ (800129c <MX_TIM3_Init+0xa8>)
 8001230:	2200      	movs	r2, #0
 8001232:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001234:	4b19      	ldr	r3, [pc, #100]	@ (800129c <MX_TIM3_Init+0xa8>)
 8001236:	2200      	movs	r2, #0
 8001238:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800123a:	4818      	ldr	r0, [pc, #96]	@ (800129c <MX_TIM3_Init+0xa8>)
 800123c:	f001 fb34 	bl	80028a8 <HAL_TIM_PWM_Init>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001246:	f7ff fe26 	bl	8000e96 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800124a:	2300      	movs	r3, #0
 800124c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800124e:	2300      	movs	r3, #0
 8001250:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001252:	f107 0320 	add.w	r3, r7, #32
 8001256:	4619      	mov	r1, r3
 8001258:	4810      	ldr	r0, [pc, #64]	@ (800129c <MX_TIM3_Init+0xa8>)
 800125a:	f001 fe2d 	bl	8002eb8 <HAL_TIMEx_MasterConfigSynchronization>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8001264:	f7ff fe17 	bl	8000e96 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001268:	2360      	movs	r3, #96	@ 0x60
 800126a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800126c:	2300      	movs	r3, #0
 800126e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001270:	2300      	movs	r3, #0
 8001272:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001274:	2300      	movs	r3, #0
 8001276:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001278:	1d3b      	adds	r3, r7, #4
 800127a:	220c      	movs	r2, #12
 800127c:	4619      	mov	r1, r3
 800127e:	4807      	ldr	r0, [pc, #28]	@ (800129c <MX_TIM3_Init+0xa8>)
 8001280:	f001 fb62 	bl	8002948 <HAL_TIM_PWM_ConfigChannel>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800128a:	f7ff fe04 	bl	8000e96 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800128e:	4803      	ldr	r0, [pc, #12]	@ (800129c <MX_TIM3_Init+0xa8>)
 8001290:	f000 f83a 	bl	8001308 <HAL_TIM_MspPostInit>

}
 8001294:	bf00      	nop
 8001296:	3728      	adds	r7, #40	@ 0x28
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	2000026c 	.word	0x2000026c
 80012a0:	40000400 	.word	0x40000400

080012a4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b085      	sub	sp, #20
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a12      	ldr	r2, [pc, #72]	@ (80012fc <HAL_TIM_PWM_MspInit+0x58>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d10c      	bne.n	80012d0 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80012b6:	4b12      	ldr	r3, [pc, #72]	@ (8001300 <HAL_TIM_PWM_MspInit+0x5c>)
 80012b8:	699b      	ldr	r3, [r3, #24]
 80012ba:	4a11      	ldr	r2, [pc, #68]	@ (8001300 <HAL_TIM_PWM_MspInit+0x5c>)
 80012bc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80012c0:	6193      	str	r3, [r2, #24]
 80012c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001300 <HAL_TIM_PWM_MspInit+0x5c>)
 80012c4:	699b      	ldr	r3, [r3, #24]
 80012c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80012ca:	60fb      	str	r3, [r7, #12]
 80012cc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80012ce:	e010      	b.n	80012f2 <HAL_TIM_PWM_MspInit+0x4e>
  else if(tim_pwmHandle->Instance==TIM3)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4a0b      	ldr	r2, [pc, #44]	@ (8001304 <HAL_TIM_PWM_MspInit+0x60>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d10b      	bne.n	80012f2 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80012da:	4b09      	ldr	r3, [pc, #36]	@ (8001300 <HAL_TIM_PWM_MspInit+0x5c>)
 80012dc:	69db      	ldr	r3, [r3, #28]
 80012de:	4a08      	ldr	r2, [pc, #32]	@ (8001300 <HAL_TIM_PWM_MspInit+0x5c>)
 80012e0:	f043 0302 	orr.w	r3, r3, #2
 80012e4:	61d3      	str	r3, [r2, #28]
 80012e6:	4b06      	ldr	r3, [pc, #24]	@ (8001300 <HAL_TIM_PWM_MspInit+0x5c>)
 80012e8:	69db      	ldr	r3, [r3, #28]
 80012ea:	f003 0302 	and.w	r3, r3, #2
 80012ee:	60bb      	str	r3, [r7, #8]
 80012f0:	68bb      	ldr	r3, [r7, #8]
}
 80012f2:	bf00      	nop
 80012f4:	3714      	adds	r7, #20
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bc80      	pop	{r7}
 80012fa:	4770      	bx	lr
 80012fc:	40012c00 	.word	0x40012c00
 8001300:	40021000 	.word	0x40021000
 8001304:	40000400 	.word	0x40000400

08001308 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b088      	sub	sp, #32
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001310:	f107 0310 	add.w	r3, r7, #16
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]
 800131a:	609a      	str	r2, [r3, #8]
 800131c:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4a1f      	ldr	r2, [pc, #124]	@ (80013a0 <HAL_TIM_MspPostInit+0x98>)
 8001324:	4293      	cmp	r3, r2
 8001326:	d119      	bne.n	800135c <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001328:	4b1e      	ldr	r3, [pc, #120]	@ (80013a4 <HAL_TIM_MspPostInit+0x9c>)
 800132a:	699b      	ldr	r3, [r3, #24]
 800132c:	4a1d      	ldr	r2, [pc, #116]	@ (80013a4 <HAL_TIM_MspPostInit+0x9c>)
 800132e:	f043 0304 	orr.w	r3, r3, #4
 8001332:	6193      	str	r3, [r2, #24]
 8001334:	4b1b      	ldr	r3, [pc, #108]	@ (80013a4 <HAL_TIM_MspPostInit+0x9c>)
 8001336:	699b      	ldr	r3, [r3, #24]
 8001338:	f003 0304 	and.w	r3, r3, #4
 800133c:	60fb      	str	r3, [r7, #12]
 800133e:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = PwmMppt_Pin;
 8001340:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001344:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001346:	2302      	movs	r3, #2
 8001348:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800134a:	2302      	movs	r3, #2
 800134c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PwmMppt_GPIO_Port, &GPIO_InitStruct);
 800134e:	f107 0310 	add.w	r3, r7, #16
 8001352:	4619      	mov	r1, r3
 8001354:	4814      	ldr	r0, [pc, #80]	@ (80013a8 <HAL_TIM_MspPostInit+0xa0>)
 8001356:	f000 fc45 	bl	8001be4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800135a:	e01c      	b.n	8001396 <HAL_TIM_MspPostInit+0x8e>
  else if(timHandle->Instance==TIM3)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4a12      	ldr	r2, [pc, #72]	@ (80013ac <HAL_TIM_MspPostInit+0xa4>)
 8001362:	4293      	cmp	r3, r2
 8001364:	d117      	bne.n	8001396 <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001366:	4b0f      	ldr	r3, [pc, #60]	@ (80013a4 <HAL_TIM_MspPostInit+0x9c>)
 8001368:	699b      	ldr	r3, [r3, #24]
 800136a:	4a0e      	ldr	r2, [pc, #56]	@ (80013a4 <HAL_TIM_MspPostInit+0x9c>)
 800136c:	f043 0308 	orr.w	r3, r3, #8
 8001370:	6193      	str	r3, [r2, #24]
 8001372:	4b0c      	ldr	r3, [pc, #48]	@ (80013a4 <HAL_TIM_MspPostInit+0x9c>)
 8001374:	699b      	ldr	r3, [r3, #24]
 8001376:	f003 0308 	and.w	r3, r3, #8
 800137a:	60bb      	str	r3, [r7, #8]
 800137c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800137e:	2302      	movs	r3, #2
 8001380:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001382:	2302      	movs	r3, #2
 8001384:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001386:	2302      	movs	r3, #2
 8001388:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800138a:	f107 0310 	add.w	r3, r7, #16
 800138e:	4619      	mov	r1, r3
 8001390:	4807      	ldr	r0, [pc, #28]	@ (80013b0 <HAL_TIM_MspPostInit+0xa8>)
 8001392:	f000 fc27 	bl	8001be4 <HAL_GPIO_Init>
}
 8001396:	bf00      	nop
 8001398:	3720      	adds	r7, #32
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	40012c00 	.word	0x40012c00
 80013a4:	40021000 	.word	0x40021000
 80013a8:	40010800 	.word	0x40010800
 80013ac:	40000400 	.word	0x40000400
 80013b0:	40010c00 	.word	0x40010c00

080013b4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80013b8:	4b11      	ldr	r3, [pc, #68]	@ (8001400 <MX_USART1_UART_Init+0x4c>)
 80013ba:	4a12      	ldr	r2, [pc, #72]	@ (8001404 <MX_USART1_UART_Init+0x50>)
 80013bc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80013be:	4b10      	ldr	r3, [pc, #64]	@ (8001400 <MX_USART1_UART_Init+0x4c>)
 80013c0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80013c4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80013c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001400 <MX_USART1_UART_Init+0x4c>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80013cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001400 <MX_USART1_UART_Init+0x4c>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80013d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001400 <MX_USART1_UART_Init+0x4c>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80013d8:	4b09      	ldr	r3, [pc, #36]	@ (8001400 <MX_USART1_UART_Init+0x4c>)
 80013da:	220c      	movs	r2, #12
 80013dc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013de:	4b08      	ldr	r3, [pc, #32]	@ (8001400 <MX_USART1_UART_Init+0x4c>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80013e4:	4b06      	ldr	r3, [pc, #24]	@ (8001400 <MX_USART1_UART_Init+0x4c>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80013ea:	4805      	ldr	r0, [pc, #20]	@ (8001400 <MX_USART1_UART_Init+0x4c>)
 80013ec:	f001 fe13 	bl	8003016 <HAL_UART_Init>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80013f6:	f7ff fd4e 	bl	8000e96 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80013fa:	bf00      	nop
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	200002b4 	.word	0x200002b4
 8001404:	40013800 	.word	0x40013800

08001408 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b088      	sub	sp, #32
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001410:	f107 0310 	add.w	r3, r7, #16
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
 8001418:	605a      	str	r2, [r3, #4]
 800141a:	609a      	str	r2, [r3, #8]
 800141c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	4a1c      	ldr	r2, [pc, #112]	@ (8001494 <HAL_UART_MspInit+0x8c>)
 8001424:	4293      	cmp	r3, r2
 8001426:	d131      	bne.n	800148c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001428:	4b1b      	ldr	r3, [pc, #108]	@ (8001498 <HAL_UART_MspInit+0x90>)
 800142a:	699b      	ldr	r3, [r3, #24]
 800142c:	4a1a      	ldr	r2, [pc, #104]	@ (8001498 <HAL_UART_MspInit+0x90>)
 800142e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001432:	6193      	str	r3, [r2, #24]
 8001434:	4b18      	ldr	r3, [pc, #96]	@ (8001498 <HAL_UART_MspInit+0x90>)
 8001436:	699b      	ldr	r3, [r3, #24]
 8001438:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800143c:	60fb      	str	r3, [r7, #12]
 800143e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001440:	4b15      	ldr	r3, [pc, #84]	@ (8001498 <HAL_UART_MspInit+0x90>)
 8001442:	699b      	ldr	r3, [r3, #24]
 8001444:	4a14      	ldr	r2, [pc, #80]	@ (8001498 <HAL_UART_MspInit+0x90>)
 8001446:	f043 0304 	orr.w	r3, r3, #4
 800144a:	6193      	str	r3, [r2, #24]
 800144c:	4b12      	ldr	r3, [pc, #72]	@ (8001498 <HAL_UART_MspInit+0x90>)
 800144e:	699b      	ldr	r3, [r3, #24]
 8001450:	f003 0304 	and.w	r3, r3, #4
 8001454:	60bb      	str	r3, [r7, #8]
 8001456:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001458:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800145c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800145e:	2302      	movs	r3, #2
 8001460:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001462:	2303      	movs	r3, #3
 8001464:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001466:	f107 0310 	add.w	r3, r7, #16
 800146a:	4619      	mov	r1, r3
 800146c:	480b      	ldr	r0, [pc, #44]	@ (800149c <HAL_UART_MspInit+0x94>)
 800146e:	f000 fbb9 	bl	8001be4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001472:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001476:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001478:	2300      	movs	r3, #0
 800147a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147c:	2300      	movs	r3, #0
 800147e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001480:	f107 0310 	add.w	r3, r7, #16
 8001484:	4619      	mov	r1, r3
 8001486:	4805      	ldr	r0, [pc, #20]	@ (800149c <HAL_UART_MspInit+0x94>)
 8001488:	f000 fbac 	bl	8001be4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800148c:	bf00      	nop
 800148e:	3720      	adds	r7, #32
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	40013800 	.word	0x40013800
 8001498:	40021000 	.word	0x40021000
 800149c:	40010800 	.word	0x40010800

080014a0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80014a0:	f7ff fe20 	bl	80010e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014a4:	480b      	ldr	r0, [pc, #44]	@ (80014d4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80014a6:	490c      	ldr	r1, [pc, #48]	@ (80014d8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80014a8:	4a0c      	ldr	r2, [pc, #48]	@ (80014dc <LoopFillZerobss+0x16>)
  movs r3, #0
 80014aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014ac:	e002      	b.n	80014b4 <LoopCopyDataInit>

080014ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014b2:	3304      	adds	r3, #4

080014b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014b8:	d3f9      	bcc.n	80014ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014ba:	4a09      	ldr	r2, [pc, #36]	@ (80014e0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80014bc:	4c09      	ldr	r4, [pc, #36]	@ (80014e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80014be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014c0:	e001      	b.n	80014c6 <LoopFillZerobss>

080014c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014c4:	3204      	adds	r2, #4

080014c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014c8:	d3fb      	bcc.n	80014c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014ca:	f003 fc71 	bl	8004db0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80014ce:	f7ff fc5f 	bl	8000d90 <main>
  bx lr
 80014d2:	4770      	bx	lr
  ldr r0, =_sdata
 80014d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014d8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80014dc:	08007d04 	.word	0x08007d04
  ldr r2, =_sbss
 80014e0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80014e4:	2000044c 	.word	0x2000044c

080014e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014e8:	e7fe      	b.n	80014e8 <ADC1_2_IRQHandler>
	...

080014ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014f0:	4b08      	ldr	r3, [pc, #32]	@ (8001514 <HAL_Init+0x28>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4a07      	ldr	r2, [pc, #28]	@ (8001514 <HAL_Init+0x28>)
 80014f6:	f043 0310 	orr.w	r3, r3, #16
 80014fa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014fc:	2003      	movs	r0, #3
 80014fe:	f000 fb3d 	bl	8001b7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001502:	200f      	movs	r0, #15
 8001504:	f000 f808 	bl	8001518 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001508:	f7ff fccc 	bl	8000ea4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800150c:	2300      	movs	r3, #0
}
 800150e:	4618      	mov	r0, r3
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	40022000 	.word	0x40022000

08001518 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001520:	4b12      	ldr	r3, [pc, #72]	@ (800156c <HAL_InitTick+0x54>)
 8001522:	681a      	ldr	r2, [r3, #0]
 8001524:	4b12      	ldr	r3, [pc, #72]	@ (8001570 <HAL_InitTick+0x58>)
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	4619      	mov	r1, r3
 800152a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800152e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001532:	fbb2 f3f3 	udiv	r3, r2, r3
 8001536:	4618      	mov	r0, r3
 8001538:	f000 fb47 	bl	8001bca <HAL_SYSTICK_Config>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001542:	2301      	movs	r3, #1
 8001544:	e00e      	b.n	8001564 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2b0f      	cmp	r3, #15
 800154a:	d80a      	bhi.n	8001562 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800154c:	2200      	movs	r2, #0
 800154e:	6879      	ldr	r1, [r7, #4]
 8001550:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001554:	f000 fb1d 	bl	8001b92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001558:	4a06      	ldr	r2, [pc, #24]	@ (8001574 <HAL_InitTick+0x5c>)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800155e:	2300      	movs	r3, #0
 8001560:	e000      	b.n	8001564 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001562:	2301      	movs	r3, #1
}
 8001564:	4618      	mov	r0, r3
 8001566:	3708      	adds	r7, #8
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	20000000 	.word	0x20000000
 8001570:	20000008 	.word	0x20000008
 8001574:	20000004 	.word	0x20000004

08001578 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800157c:	4b05      	ldr	r3, [pc, #20]	@ (8001594 <HAL_IncTick+0x1c>)
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	461a      	mov	r2, r3
 8001582:	4b05      	ldr	r3, [pc, #20]	@ (8001598 <HAL_IncTick+0x20>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4413      	add	r3, r2
 8001588:	4a03      	ldr	r2, [pc, #12]	@ (8001598 <HAL_IncTick+0x20>)
 800158a:	6013      	str	r3, [r2, #0]
}
 800158c:	bf00      	nop
 800158e:	46bd      	mov	sp, r7
 8001590:	bc80      	pop	{r7}
 8001592:	4770      	bx	lr
 8001594:	20000008 	.word	0x20000008
 8001598:	200002fc 	.word	0x200002fc

0800159c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  return uwTick;
 80015a0:	4b02      	ldr	r3, [pc, #8]	@ (80015ac <HAL_GetTick+0x10>)
 80015a2:	681b      	ldr	r3, [r3, #0]
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bc80      	pop	{r7}
 80015aa:	4770      	bx	lr
 80015ac:	200002fc 	.word	0x200002fc

080015b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b084      	sub	sp, #16
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015b8:	f7ff fff0 	bl	800159c <HAL_GetTick>
 80015bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80015c8:	d005      	beq.n	80015d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015ca:	4b0a      	ldr	r3, [pc, #40]	@ (80015f4 <HAL_Delay+0x44>)
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	461a      	mov	r2, r3
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	4413      	add	r3, r2
 80015d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015d6:	bf00      	nop
 80015d8:	f7ff ffe0 	bl	800159c <HAL_GetTick>
 80015dc:	4602      	mov	r2, r0
 80015de:	68bb      	ldr	r3, [r7, #8]
 80015e0:	1ad3      	subs	r3, r2, r3
 80015e2:	68fa      	ldr	r2, [r7, #12]
 80015e4:	429a      	cmp	r2, r3
 80015e6:	d8f7      	bhi.n	80015d8 <HAL_Delay+0x28>
  {
  }
}
 80015e8:	bf00      	nop
 80015ea:	bf00      	nop
 80015ec:	3710      	adds	r7, #16
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	20000008 	.word	0x20000008

080015f8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b086      	sub	sp, #24
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001600:	2300      	movs	r3, #0
 8001602:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001604:	2300      	movs	r3, #0
 8001606:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001608:	2300      	movs	r3, #0
 800160a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800160c:	2300      	movs	r3, #0
 800160e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d101      	bne.n	800161a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001616:	2301      	movs	r3, #1
 8001618:	e0be      	b.n	8001798 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	689b      	ldr	r3, [r3, #8]
 800161e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001624:	2b00      	cmp	r3, #0
 8001626:	d109      	bne.n	800163c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2200      	movs	r2, #0
 800162c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	2200      	movs	r2, #0
 8001632:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001636:	6878      	ldr	r0, [r7, #4]
 8001638:	f7ff fb0a 	bl	8000c50 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800163c:	6878      	ldr	r0, [r7, #4]
 800163e:	f000 f9ab 	bl	8001998 <ADC_ConversionStop_Disable>
 8001642:	4603      	mov	r3, r0
 8001644:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800164a:	f003 0310 	and.w	r3, r3, #16
 800164e:	2b00      	cmp	r3, #0
 8001650:	f040 8099 	bne.w	8001786 <HAL_ADC_Init+0x18e>
 8001654:	7dfb      	ldrb	r3, [r7, #23]
 8001656:	2b00      	cmp	r3, #0
 8001658:	f040 8095 	bne.w	8001786 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001660:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001664:	f023 0302 	bic.w	r3, r3, #2
 8001668:	f043 0202 	orr.w	r2, r3, #2
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001678:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	7b1b      	ldrb	r3, [r3, #12]
 800167e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001680:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001682:	68ba      	ldr	r2, [r7, #8]
 8001684:	4313      	orrs	r3, r2
 8001686:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001690:	d003      	beq.n	800169a <HAL_ADC_Init+0xa2>
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	689b      	ldr	r3, [r3, #8]
 8001696:	2b01      	cmp	r3, #1
 8001698:	d102      	bne.n	80016a0 <HAL_ADC_Init+0xa8>
 800169a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800169e:	e000      	b.n	80016a2 <HAL_ADC_Init+0xaa>
 80016a0:	2300      	movs	r3, #0
 80016a2:	693a      	ldr	r2, [r7, #16]
 80016a4:	4313      	orrs	r3, r2
 80016a6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	7d1b      	ldrb	r3, [r3, #20]
 80016ac:	2b01      	cmp	r3, #1
 80016ae:	d119      	bne.n	80016e4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	7b1b      	ldrb	r3, [r3, #12]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d109      	bne.n	80016cc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	699b      	ldr	r3, [r3, #24]
 80016bc:	3b01      	subs	r3, #1
 80016be:	035a      	lsls	r2, r3, #13
 80016c0:	693b      	ldr	r3, [r7, #16]
 80016c2:	4313      	orrs	r3, r2
 80016c4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80016c8:	613b      	str	r3, [r7, #16]
 80016ca:	e00b      	b.n	80016e4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016d0:	f043 0220 	orr.w	r2, r3, #32
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016dc:	f043 0201 	orr.w	r2, r3, #1
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	693a      	ldr	r2, [r7, #16]
 80016f4:	430a      	orrs	r2, r1
 80016f6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	689a      	ldr	r2, [r3, #8]
 80016fe:	4b28      	ldr	r3, [pc, #160]	@ (80017a0 <HAL_ADC_Init+0x1a8>)
 8001700:	4013      	ands	r3, r2
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	6812      	ldr	r2, [r2, #0]
 8001706:	68b9      	ldr	r1, [r7, #8]
 8001708:	430b      	orrs	r3, r1
 800170a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	689b      	ldr	r3, [r3, #8]
 8001710:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001714:	d003      	beq.n	800171e <HAL_ADC_Init+0x126>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	689b      	ldr	r3, [r3, #8]
 800171a:	2b01      	cmp	r3, #1
 800171c:	d104      	bne.n	8001728 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	691b      	ldr	r3, [r3, #16]
 8001722:	3b01      	subs	r3, #1
 8001724:	051b      	lsls	r3, r3, #20
 8001726:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800172e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	68fa      	ldr	r2, [r7, #12]
 8001738:	430a      	orrs	r2, r1
 800173a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	689a      	ldr	r2, [r3, #8]
 8001742:	4b18      	ldr	r3, [pc, #96]	@ (80017a4 <HAL_ADC_Init+0x1ac>)
 8001744:	4013      	ands	r3, r2
 8001746:	68ba      	ldr	r2, [r7, #8]
 8001748:	429a      	cmp	r2, r3
 800174a:	d10b      	bne.n	8001764 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2200      	movs	r2, #0
 8001750:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001756:	f023 0303 	bic.w	r3, r3, #3
 800175a:	f043 0201 	orr.w	r2, r3, #1
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001762:	e018      	b.n	8001796 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001768:	f023 0312 	bic.w	r3, r3, #18
 800176c:	f043 0210 	orr.w	r2, r3, #16
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001778:	f043 0201 	orr.w	r2, r3, #1
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001780:	2301      	movs	r3, #1
 8001782:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001784:	e007      	b.n	8001796 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800178a:	f043 0210 	orr.w	r2, r3, #16
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001792:	2301      	movs	r3, #1
 8001794:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001796:	7dfb      	ldrb	r3, [r7, #23]
}
 8001798:	4618      	mov	r0, r3
 800179a:	3718      	adds	r7, #24
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	ffe1f7fd 	.word	0xffe1f7fd
 80017a4:	ff1f0efe 	.word	0xff1f0efe

080017a8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80017a8:	b480      	push	{r7}
 80017aa:	b085      	sub	sp, #20
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017b2:	2300      	movs	r3, #0
 80017b4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80017b6:	2300      	movs	r3, #0
 80017b8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80017c0:	2b01      	cmp	r3, #1
 80017c2:	d101      	bne.n	80017c8 <HAL_ADC_ConfigChannel+0x20>
 80017c4:	2302      	movs	r3, #2
 80017c6:	e0dc      	b.n	8001982 <HAL_ADC_ConfigChannel+0x1da>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2201      	movs	r2, #1
 80017cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	2b06      	cmp	r3, #6
 80017d6:	d81c      	bhi.n	8001812 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	685a      	ldr	r2, [r3, #4]
 80017e2:	4613      	mov	r3, r2
 80017e4:	009b      	lsls	r3, r3, #2
 80017e6:	4413      	add	r3, r2
 80017e8:	3b05      	subs	r3, #5
 80017ea:	221f      	movs	r2, #31
 80017ec:	fa02 f303 	lsl.w	r3, r2, r3
 80017f0:	43db      	mvns	r3, r3
 80017f2:	4019      	ands	r1, r3
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	6818      	ldr	r0, [r3, #0]
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	685a      	ldr	r2, [r3, #4]
 80017fc:	4613      	mov	r3, r2
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	4413      	add	r3, r2
 8001802:	3b05      	subs	r3, #5
 8001804:	fa00 f203 	lsl.w	r2, r0, r3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	430a      	orrs	r2, r1
 800180e:	635a      	str	r2, [r3, #52]	@ 0x34
 8001810:	e03c      	b.n	800188c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	2b0c      	cmp	r3, #12
 8001818:	d81c      	bhi.n	8001854 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	685a      	ldr	r2, [r3, #4]
 8001824:	4613      	mov	r3, r2
 8001826:	009b      	lsls	r3, r3, #2
 8001828:	4413      	add	r3, r2
 800182a:	3b23      	subs	r3, #35	@ 0x23
 800182c:	221f      	movs	r2, #31
 800182e:	fa02 f303 	lsl.w	r3, r2, r3
 8001832:	43db      	mvns	r3, r3
 8001834:	4019      	ands	r1, r3
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	6818      	ldr	r0, [r3, #0]
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	685a      	ldr	r2, [r3, #4]
 800183e:	4613      	mov	r3, r2
 8001840:	009b      	lsls	r3, r3, #2
 8001842:	4413      	add	r3, r2
 8001844:	3b23      	subs	r3, #35	@ 0x23
 8001846:	fa00 f203 	lsl.w	r2, r0, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	430a      	orrs	r2, r1
 8001850:	631a      	str	r2, [r3, #48]	@ 0x30
 8001852:	e01b      	b.n	800188c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	685a      	ldr	r2, [r3, #4]
 800185e:	4613      	mov	r3, r2
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	4413      	add	r3, r2
 8001864:	3b41      	subs	r3, #65	@ 0x41
 8001866:	221f      	movs	r2, #31
 8001868:	fa02 f303 	lsl.w	r3, r2, r3
 800186c:	43db      	mvns	r3, r3
 800186e:	4019      	ands	r1, r3
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	6818      	ldr	r0, [r3, #0]
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	685a      	ldr	r2, [r3, #4]
 8001878:	4613      	mov	r3, r2
 800187a:	009b      	lsls	r3, r3, #2
 800187c:	4413      	add	r3, r2
 800187e:	3b41      	subs	r3, #65	@ 0x41
 8001880:	fa00 f203 	lsl.w	r2, r0, r3
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	430a      	orrs	r2, r1
 800188a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	2b09      	cmp	r3, #9
 8001892:	d91c      	bls.n	80018ce <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	68d9      	ldr	r1, [r3, #12]
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	4613      	mov	r3, r2
 80018a0:	005b      	lsls	r3, r3, #1
 80018a2:	4413      	add	r3, r2
 80018a4:	3b1e      	subs	r3, #30
 80018a6:	2207      	movs	r2, #7
 80018a8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ac:	43db      	mvns	r3, r3
 80018ae:	4019      	ands	r1, r3
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	6898      	ldr	r0, [r3, #8]
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	681a      	ldr	r2, [r3, #0]
 80018b8:	4613      	mov	r3, r2
 80018ba:	005b      	lsls	r3, r3, #1
 80018bc:	4413      	add	r3, r2
 80018be:	3b1e      	subs	r3, #30
 80018c0:	fa00 f203 	lsl.w	r2, r0, r3
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	430a      	orrs	r2, r1
 80018ca:	60da      	str	r2, [r3, #12]
 80018cc:	e019      	b.n	8001902 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	6919      	ldr	r1, [r3, #16]
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	4613      	mov	r3, r2
 80018da:	005b      	lsls	r3, r3, #1
 80018dc:	4413      	add	r3, r2
 80018de:	2207      	movs	r2, #7
 80018e0:	fa02 f303 	lsl.w	r3, r2, r3
 80018e4:	43db      	mvns	r3, r3
 80018e6:	4019      	ands	r1, r3
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	6898      	ldr	r0, [r3, #8]
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	681a      	ldr	r2, [r3, #0]
 80018f0:	4613      	mov	r3, r2
 80018f2:	005b      	lsls	r3, r3, #1
 80018f4:	4413      	add	r3, r2
 80018f6:	fa00 f203 	lsl.w	r2, r0, r3
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	430a      	orrs	r2, r1
 8001900:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	2b10      	cmp	r3, #16
 8001908:	d003      	beq.n	8001912 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800190e:	2b11      	cmp	r3, #17
 8001910:	d132      	bne.n	8001978 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a1d      	ldr	r2, [pc, #116]	@ (800198c <HAL_ADC_ConfigChannel+0x1e4>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d125      	bne.n	8001968 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	689b      	ldr	r3, [r3, #8]
 8001922:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001926:	2b00      	cmp	r3, #0
 8001928:	d126      	bne.n	8001978 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	689a      	ldr	r2, [r3, #8]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001938:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	2b10      	cmp	r3, #16
 8001940:	d11a      	bne.n	8001978 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001942:	4b13      	ldr	r3, [pc, #76]	@ (8001990 <HAL_ADC_ConfigChannel+0x1e8>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4a13      	ldr	r2, [pc, #76]	@ (8001994 <HAL_ADC_ConfigChannel+0x1ec>)
 8001948:	fba2 2303 	umull	r2, r3, r2, r3
 800194c:	0c9a      	lsrs	r2, r3, #18
 800194e:	4613      	mov	r3, r2
 8001950:	009b      	lsls	r3, r3, #2
 8001952:	4413      	add	r3, r2
 8001954:	005b      	lsls	r3, r3, #1
 8001956:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001958:	e002      	b.n	8001960 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800195a:	68bb      	ldr	r3, [r7, #8]
 800195c:	3b01      	subs	r3, #1
 800195e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d1f9      	bne.n	800195a <HAL_ADC_ConfigChannel+0x1b2>
 8001966:	e007      	b.n	8001978 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800196c:	f043 0220 	orr.w	r2, r3, #32
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001974:	2301      	movs	r3, #1
 8001976:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2200      	movs	r2, #0
 800197c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001980:	7bfb      	ldrb	r3, [r7, #15]
}
 8001982:	4618      	mov	r0, r3
 8001984:	3714      	adds	r7, #20
 8001986:	46bd      	mov	sp, r7
 8001988:	bc80      	pop	{r7}
 800198a:	4770      	bx	lr
 800198c:	40012400 	.word	0x40012400
 8001990:	20000000 	.word	0x20000000
 8001994:	431bde83 	.word	0x431bde83

08001998 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80019a0:	2300      	movs	r3, #0
 80019a2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	f003 0301 	and.w	r3, r3, #1
 80019ae:	2b01      	cmp	r3, #1
 80019b0:	d12e      	bne.n	8001a10 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	689a      	ldr	r2, [r3, #8]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f022 0201 	bic.w	r2, r2, #1
 80019c0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80019c2:	f7ff fdeb 	bl	800159c <HAL_GetTick>
 80019c6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80019c8:	e01b      	b.n	8001a02 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80019ca:	f7ff fde7 	bl	800159c <HAL_GetTick>
 80019ce:	4602      	mov	r2, r0
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	2b02      	cmp	r3, #2
 80019d6:	d914      	bls.n	8001a02 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	689b      	ldr	r3, [r3, #8]
 80019de:	f003 0301 	and.w	r3, r3, #1
 80019e2:	2b01      	cmp	r3, #1
 80019e4:	d10d      	bne.n	8001a02 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019ea:	f043 0210 	orr.w	r2, r3, #16
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019f6:	f043 0201 	orr.w	r2, r3, #1
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80019fe:	2301      	movs	r3, #1
 8001a00:	e007      	b.n	8001a12 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	689b      	ldr	r3, [r3, #8]
 8001a08:	f003 0301 	and.w	r3, r3, #1
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d0dc      	beq.n	80019ca <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001a10:	2300      	movs	r3, #0
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	3710      	adds	r7, #16
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
	...

08001a1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b085      	sub	sp, #20
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	f003 0307 	and.w	r3, r3, #7
 8001a2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a60 <__NVIC_SetPriorityGrouping+0x44>)
 8001a2e:	68db      	ldr	r3, [r3, #12]
 8001a30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a32:	68ba      	ldr	r2, [r7, #8]
 8001a34:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a38:	4013      	ands	r3, r2
 8001a3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a44:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a4e:	4a04      	ldr	r2, [pc, #16]	@ (8001a60 <__NVIC_SetPriorityGrouping+0x44>)
 8001a50:	68bb      	ldr	r3, [r7, #8]
 8001a52:	60d3      	str	r3, [r2, #12]
}
 8001a54:	bf00      	nop
 8001a56:	3714      	adds	r7, #20
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bc80      	pop	{r7}
 8001a5c:	4770      	bx	lr
 8001a5e:	bf00      	nop
 8001a60:	e000ed00 	.word	0xe000ed00

08001a64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a68:	4b04      	ldr	r3, [pc, #16]	@ (8001a7c <__NVIC_GetPriorityGrouping+0x18>)
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	0a1b      	lsrs	r3, r3, #8
 8001a6e:	f003 0307 	and.w	r3, r3, #7
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bc80      	pop	{r7}
 8001a78:	4770      	bx	lr
 8001a7a:	bf00      	nop
 8001a7c:	e000ed00 	.word	0xe000ed00

08001a80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	4603      	mov	r3, r0
 8001a88:	6039      	str	r1, [r7, #0]
 8001a8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	db0a      	blt.n	8001aaa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	b2da      	uxtb	r2, r3
 8001a98:	490c      	ldr	r1, [pc, #48]	@ (8001acc <__NVIC_SetPriority+0x4c>)
 8001a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a9e:	0112      	lsls	r2, r2, #4
 8001aa0:	b2d2      	uxtb	r2, r2
 8001aa2:	440b      	add	r3, r1
 8001aa4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001aa8:	e00a      	b.n	8001ac0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	b2da      	uxtb	r2, r3
 8001aae:	4908      	ldr	r1, [pc, #32]	@ (8001ad0 <__NVIC_SetPriority+0x50>)
 8001ab0:	79fb      	ldrb	r3, [r7, #7]
 8001ab2:	f003 030f 	and.w	r3, r3, #15
 8001ab6:	3b04      	subs	r3, #4
 8001ab8:	0112      	lsls	r2, r2, #4
 8001aba:	b2d2      	uxtb	r2, r2
 8001abc:	440b      	add	r3, r1
 8001abe:	761a      	strb	r2, [r3, #24]
}
 8001ac0:	bf00      	nop
 8001ac2:	370c      	adds	r7, #12
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bc80      	pop	{r7}
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	e000e100 	.word	0xe000e100
 8001ad0:	e000ed00 	.word	0xe000ed00

08001ad4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b089      	sub	sp, #36	@ 0x24
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	60f8      	str	r0, [r7, #12]
 8001adc:	60b9      	str	r1, [r7, #8]
 8001ade:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	f003 0307 	and.w	r3, r3, #7
 8001ae6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ae8:	69fb      	ldr	r3, [r7, #28]
 8001aea:	f1c3 0307 	rsb	r3, r3, #7
 8001aee:	2b04      	cmp	r3, #4
 8001af0:	bf28      	it	cs
 8001af2:	2304      	movcs	r3, #4
 8001af4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	3304      	adds	r3, #4
 8001afa:	2b06      	cmp	r3, #6
 8001afc:	d902      	bls.n	8001b04 <NVIC_EncodePriority+0x30>
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	3b03      	subs	r3, #3
 8001b02:	e000      	b.n	8001b06 <NVIC_EncodePriority+0x32>
 8001b04:	2300      	movs	r3, #0
 8001b06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b08:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001b0c:	69bb      	ldr	r3, [r7, #24]
 8001b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b12:	43da      	mvns	r2, r3
 8001b14:	68bb      	ldr	r3, [r7, #8]
 8001b16:	401a      	ands	r2, r3
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b1c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	fa01 f303 	lsl.w	r3, r1, r3
 8001b26:	43d9      	mvns	r1, r3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b2c:	4313      	orrs	r3, r2
         );
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3724      	adds	r7, #36	@ 0x24
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bc80      	pop	{r7}
 8001b36:	4770      	bx	lr

08001b38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b082      	sub	sp, #8
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	3b01      	subs	r3, #1
 8001b44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b48:	d301      	bcc.n	8001b4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e00f      	b.n	8001b6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b4e:	4a0a      	ldr	r2, [pc, #40]	@ (8001b78 <SysTick_Config+0x40>)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	3b01      	subs	r3, #1
 8001b54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b56:	210f      	movs	r1, #15
 8001b58:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001b5c:	f7ff ff90 	bl	8001a80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b60:	4b05      	ldr	r3, [pc, #20]	@ (8001b78 <SysTick_Config+0x40>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b66:	4b04      	ldr	r3, [pc, #16]	@ (8001b78 <SysTick_Config+0x40>)
 8001b68:	2207      	movs	r2, #7
 8001b6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b6c:	2300      	movs	r3, #0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	3708      	adds	r7, #8
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	e000e010 	.word	0xe000e010

08001b7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b082      	sub	sp, #8
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b84:	6878      	ldr	r0, [r7, #4]
 8001b86:	f7ff ff49 	bl	8001a1c <__NVIC_SetPriorityGrouping>
}
 8001b8a:	bf00      	nop
 8001b8c:	3708      	adds	r7, #8
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}

08001b92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b92:	b580      	push	{r7, lr}
 8001b94:	b086      	sub	sp, #24
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	4603      	mov	r3, r0
 8001b9a:	60b9      	str	r1, [r7, #8]
 8001b9c:	607a      	str	r2, [r7, #4]
 8001b9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ba4:	f7ff ff5e 	bl	8001a64 <__NVIC_GetPriorityGrouping>
 8001ba8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001baa:	687a      	ldr	r2, [r7, #4]
 8001bac:	68b9      	ldr	r1, [r7, #8]
 8001bae:	6978      	ldr	r0, [r7, #20]
 8001bb0:	f7ff ff90 	bl	8001ad4 <NVIC_EncodePriority>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bba:	4611      	mov	r1, r2
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7ff ff5f 	bl	8001a80 <__NVIC_SetPriority>
}
 8001bc2:	bf00      	nop
 8001bc4:	3718      	adds	r7, #24
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}

08001bca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bca:	b580      	push	{r7, lr}
 8001bcc:	b082      	sub	sp, #8
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f7ff ffb0 	bl	8001b38 <SysTick_Config>
 8001bd8:	4603      	mov	r3, r0
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	3708      	adds	r7, #8
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
	...

08001be4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b08b      	sub	sp, #44	@ 0x2c
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bf6:	e169      	b.n	8001ecc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001c00:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	69fa      	ldr	r2, [r7, #28]
 8001c08:	4013      	ands	r3, r2
 8001c0a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001c0c:	69ba      	ldr	r2, [r7, #24]
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	f040 8158 	bne.w	8001ec6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	4a9a      	ldr	r2, [pc, #616]	@ (8001e84 <HAL_GPIO_Init+0x2a0>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d05e      	beq.n	8001cde <HAL_GPIO_Init+0xfa>
 8001c20:	4a98      	ldr	r2, [pc, #608]	@ (8001e84 <HAL_GPIO_Init+0x2a0>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d875      	bhi.n	8001d12 <HAL_GPIO_Init+0x12e>
 8001c26:	4a98      	ldr	r2, [pc, #608]	@ (8001e88 <HAL_GPIO_Init+0x2a4>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d058      	beq.n	8001cde <HAL_GPIO_Init+0xfa>
 8001c2c:	4a96      	ldr	r2, [pc, #600]	@ (8001e88 <HAL_GPIO_Init+0x2a4>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d86f      	bhi.n	8001d12 <HAL_GPIO_Init+0x12e>
 8001c32:	4a96      	ldr	r2, [pc, #600]	@ (8001e8c <HAL_GPIO_Init+0x2a8>)
 8001c34:	4293      	cmp	r3, r2
 8001c36:	d052      	beq.n	8001cde <HAL_GPIO_Init+0xfa>
 8001c38:	4a94      	ldr	r2, [pc, #592]	@ (8001e8c <HAL_GPIO_Init+0x2a8>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d869      	bhi.n	8001d12 <HAL_GPIO_Init+0x12e>
 8001c3e:	4a94      	ldr	r2, [pc, #592]	@ (8001e90 <HAL_GPIO_Init+0x2ac>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d04c      	beq.n	8001cde <HAL_GPIO_Init+0xfa>
 8001c44:	4a92      	ldr	r2, [pc, #584]	@ (8001e90 <HAL_GPIO_Init+0x2ac>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d863      	bhi.n	8001d12 <HAL_GPIO_Init+0x12e>
 8001c4a:	4a92      	ldr	r2, [pc, #584]	@ (8001e94 <HAL_GPIO_Init+0x2b0>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d046      	beq.n	8001cde <HAL_GPIO_Init+0xfa>
 8001c50:	4a90      	ldr	r2, [pc, #576]	@ (8001e94 <HAL_GPIO_Init+0x2b0>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d85d      	bhi.n	8001d12 <HAL_GPIO_Init+0x12e>
 8001c56:	2b12      	cmp	r3, #18
 8001c58:	d82a      	bhi.n	8001cb0 <HAL_GPIO_Init+0xcc>
 8001c5a:	2b12      	cmp	r3, #18
 8001c5c:	d859      	bhi.n	8001d12 <HAL_GPIO_Init+0x12e>
 8001c5e:	a201      	add	r2, pc, #4	@ (adr r2, 8001c64 <HAL_GPIO_Init+0x80>)
 8001c60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c64:	08001cdf 	.word	0x08001cdf
 8001c68:	08001cb9 	.word	0x08001cb9
 8001c6c:	08001ccb 	.word	0x08001ccb
 8001c70:	08001d0d 	.word	0x08001d0d
 8001c74:	08001d13 	.word	0x08001d13
 8001c78:	08001d13 	.word	0x08001d13
 8001c7c:	08001d13 	.word	0x08001d13
 8001c80:	08001d13 	.word	0x08001d13
 8001c84:	08001d13 	.word	0x08001d13
 8001c88:	08001d13 	.word	0x08001d13
 8001c8c:	08001d13 	.word	0x08001d13
 8001c90:	08001d13 	.word	0x08001d13
 8001c94:	08001d13 	.word	0x08001d13
 8001c98:	08001d13 	.word	0x08001d13
 8001c9c:	08001d13 	.word	0x08001d13
 8001ca0:	08001d13 	.word	0x08001d13
 8001ca4:	08001d13 	.word	0x08001d13
 8001ca8:	08001cc1 	.word	0x08001cc1
 8001cac:	08001cd5 	.word	0x08001cd5
 8001cb0:	4a79      	ldr	r2, [pc, #484]	@ (8001e98 <HAL_GPIO_Init+0x2b4>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d013      	beq.n	8001cde <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001cb6:	e02c      	b.n	8001d12 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	68db      	ldr	r3, [r3, #12]
 8001cbc:	623b      	str	r3, [r7, #32]
          break;
 8001cbe:	e029      	b.n	8001d14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	3304      	adds	r3, #4
 8001cc6:	623b      	str	r3, [r7, #32]
          break;
 8001cc8:	e024      	b.n	8001d14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	68db      	ldr	r3, [r3, #12]
 8001cce:	3308      	adds	r3, #8
 8001cd0:	623b      	str	r3, [r7, #32]
          break;
 8001cd2:	e01f      	b.n	8001d14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	68db      	ldr	r3, [r3, #12]
 8001cd8:	330c      	adds	r3, #12
 8001cda:	623b      	str	r3, [r7, #32]
          break;
 8001cdc:	e01a      	b.n	8001d14 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d102      	bne.n	8001cec <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001ce6:	2304      	movs	r3, #4
 8001ce8:	623b      	str	r3, [r7, #32]
          break;
 8001cea:	e013      	b.n	8001d14 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	2b01      	cmp	r3, #1
 8001cf2:	d105      	bne.n	8001d00 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001cf4:	2308      	movs	r3, #8
 8001cf6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	69fa      	ldr	r2, [r7, #28]
 8001cfc:	611a      	str	r2, [r3, #16]
          break;
 8001cfe:	e009      	b.n	8001d14 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d00:	2308      	movs	r3, #8
 8001d02:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	69fa      	ldr	r2, [r7, #28]
 8001d08:	615a      	str	r2, [r3, #20]
          break;
 8001d0a:	e003      	b.n	8001d14 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	623b      	str	r3, [r7, #32]
          break;
 8001d10:	e000      	b.n	8001d14 <HAL_GPIO_Init+0x130>
          break;
 8001d12:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d14:	69bb      	ldr	r3, [r7, #24]
 8001d16:	2bff      	cmp	r3, #255	@ 0xff
 8001d18:	d801      	bhi.n	8001d1e <HAL_GPIO_Init+0x13a>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	e001      	b.n	8001d22 <HAL_GPIO_Init+0x13e>
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	3304      	adds	r3, #4
 8001d22:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001d24:	69bb      	ldr	r3, [r7, #24]
 8001d26:	2bff      	cmp	r3, #255	@ 0xff
 8001d28:	d802      	bhi.n	8001d30 <HAL_GPIO_Init+0x14c>
 8001d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d2c:	009b      	lsls	r3, r3, #2
 8001d2e:	e002      	b.n	8001d36 <HAL_GPIO_Init+0x152>
 8001d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d32:	3b08      	subs	r3, #8
 8001d34:	009b      	lsls	r3, r3, #2
 8001d36:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	210f      	movs	r1, #15
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	fa01 f303 	lsl.w	r3, r1, r3
 8001d44:	43db      	mvns	r3, r3
 8001d46:	401a      	ands	r2, r3
 8001d48:	6a39      	ldr	r1, [r7, #32]
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d50:	431a      	orrs	r2, r3
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	f000 80b1 	beq.w	8001ec6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d64:	4b4d      	ldr	r3, [pc, #308]	@ (8001e9c <HAL_GPIO_Init+0x2b8>)
 8001d66:	699b      	ldr	r3, [r3, #24]
 8001d68:	4a4c      	ldr	r2, [pc, #304]	@ (8001e9c <HAL_GPIO_Init+0x2b8>)
 8001d6a:	f043 0301 	orr.w	r3, r3, #1
 8001d6e:	6193      	str	r3, [r2, #24]
 8001d70:	4b4a      	ldr	r3, [pc, #296]	@ (8001e9c <HAL_GPIO_Init+0x2b8>)
 8001d72:	699b      	ldr	r3, [r3, #24]
 8001d74:	f003 0301 	and.w	r3, r3, #1
 8001d78:	60bb      	str	r3, [r7, #8]
 8001d7a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001d7c:	4a48      	ldr	r2, [pc, #288]	@ (8001ea0 <HAL_GPIO_Init+0x2bc>)
 8001d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d80:	089b      	lsrs	r3, r3, #2
 8001d82:	3302      	adds	r3, #2
 8001d84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d88:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d8c:	f003 0303 	and.w	r3, r3, #3
 8001d90:	009b      	lsls	r3, r3, #2
 8001d92:	220f      	movs	r2, #15
 8001d94:	fa02 f303 	lsl.w	r3, r2, r3
 8001d98:	43db      	mvns	r3, r3
 8001d9a:	68fa      	ldr	r2, [r7, #12]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	4a40      	ldr	r2, [pc, #256]	@ (8001ea4 <HAL_GPIO_Init+0x2c0>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d013      	beq.n	8001dd0 <HAL_GPIO_Init+0x1ec>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	4a3f      	ldr	r2, [pc, #252]	@ (8001ea8 <HAL_GPIO_Init+0x2c4>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d00d      	beq.n	8001dcc <HAL_GPIO_Init+0x1e8>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	4a3e      	ldr	r2, [pc, #248]	@ (8001eac <HAL_GPIO_Init+0x2c8>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d007      	beq.n	8001dc8 <HAL_GPIO_Init+0x1e4>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	4a3d      	ldr	r2, [pc, #244]	@ (8001eb0 <HAL_GPIO_Init+0x2cc>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d101      	bne.n	8001dc4 <HAL_GPIO_Init+0x1e0>
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	e006      	b.n	8001dd2 <HAL_GPIO_Init+0x1ee>
 8001dc4:	2304      	movs	r3, #4
 8001dc6:	e004      	b.n	8001dd2 <HAL_GPIO_Init+0x1ee>
 8001dc8:	2302      	movs	r3, #2
 8001dca:	e002      	b.n	8001dd2 <HAL_GPIO_Init+0x1ee>
 8001dcc:	2301      	movs	r3, #1
 8001dce:	e000      	b.n	8001dd2 <HAL_GPIO_Init+0x1ee>
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001dd4:	f002 0203 	and.w	r2, r2, #3
 8001dd8:	0092      	lsls	r2, r2, #2
 8001dda:	4093      	lsls	r3, r2
 8001ddc:	68fa      	ldr	r2, [r7, #12]
 8001dde:	4313      	orrs	r3, r2
 8001de0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001de2:	492f      	ldr	r1, [pc, #188]	@ (8001ea0 <HAL_GPIO_Init+0x2bc>)
 8001de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de6:	089b      	lsrs	r3, r3, #2
 8001de8:	3302      	adds	r3, #2
 8001dea:	68fa      	ldr	r2, [r7, #12]
 8001dec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d006      	beq.n	8001e0a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001dfc:	4b2d      	ldr	r3, [pc, #180]	@ (8001eb4 <HAL_GPIO_Init+0x2d0>)
 8001dfe:	689a      	ldr	r2, [r3, #8]
 8001e00:	492c      	ldr	r1, [pc, #176]	@ (8001eb4 <HAL_GPIO_Init+0x2d0>)
 8001e02:	69bb      	ldr	r3, [r7, #24]
 8001e04:	4313      	orrs	r3, r2
 8001e06:	608b      	str	r3, [r1, #8]
 8001e08:	e006      	b.n	8001e18 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001e0a:	4b2a      	ldr	r3, [pc, #168]	@ (8001eb4 <HAL_GPIO_Init+0x2d0>)
 8001e0c:	689a      	ldr	r2, [r3, #8]
 8001e0e:	69bb      	ldr	r3, [r7, #24]
 8001e10:	43db      	mvns	r3, r3
 8001e12:	4928      	ldr	r1, [pc, #160]	@ (8001eb4 <HAL_GPIO_Init+0x2d0>)
 8001e14:	4013      	ands	r3, r2
 8001e16:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d006      	beq.n	8001e32 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001e24:	4b23      	ldr	r3, [pc, #140]	@ (8001eb4 <HAL_GPIO_Init+0x2d0>)
 8001e26:	68da      	ldr	r2, [r3, #12]
 8001e28:	4922      	ldr	r1, [pc, #136]	@ (8001eb4 <HAL_GPIO_Init+0x2d0>)
 8001e2a:	69bb      	ldr	r3, [r7, #24]
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	60cb      	str	r3, [r1, #12]
 8001e30:	e006      	b.n	8001e40 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001e32:	4b20      	ldr	r3, [pc, #128]	@ (8001eb4 <HAL_GPIO_Init+0x2d0>)
 8001e34:	68da      	ldr	r2, [r3, #12]
 8001e36:	69bb      	ldr	r3, [r7, #24]
 8001e38:	43db      	mvns	r3, r3
 8001e3a:	491e      	ldr	r1, [pc, #120]	@ (8001eb4 <HAL_GPIO_Init+0x2d0>)
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d006      	beq.n	8001e5a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001e4c:	4b19      	ldr	r3, [pc, #100]	@ (8001eb4 <HAL_GPIO_Init+0x2d0>)
 8001e4e:	685a      	ldr	r2, [r3, #4]
 8001e50:	4918      	ldr	r1, [pc, #96]	@ (8001eb4 <HAL_GPIO_Init+0x2d0>)
 8001e52:	69bb      	ldr	r3, [r7, #24]
 8001e54:	4313      	orrs	r3, r2
 8001e56:	604b      	str	r3, [r1, #4]
 8001e58:	e006      	b.n	8001e68 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e5a:	4b16      	ldr	r3, [pc, #88]	@ (8001eb4 <HAL_GPIO_Init+0x2d0>)
 8001e5c:	685a      	ldr	r2, [r3, #4]
 8001e5e:	69bb      	ldr	r3, [r7, #24]
 8001e60:	43db      	mvns	r3, r3
 8001e62:	4914      	ldr	r1, [pc, #80]	@ (8001eb4 <HAL_GPIO_Init+0x2d0>)
 8001e64:	4013      	ands	r3, r2
 8001e66:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d021      	beq.n	8001eb8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e74:	4b0f      	ldr	r3, [pc, #60]	@ (8001eb4 <HAL_GPIO_Init+0x2d0>)
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	490e      	ldr	r1, [pc, #56]	@ (8001eb4 <HAL_GPIO_Init+0x2d0>)
 8001e7a:	69bb      	ldr	r3, [r7, #24]
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	600b      	str	r3, [r1, #0]
 8001e80:	e021      	b.n	8001ec6 <HAL_GPIO_Init+0x2e2>
 8001e82:	bf00      	nop
 8001e84:	10320000 	.word	0x10320000
 8001e88:	10310000 	.word	0x10310000
 8001e8c:	10220000 	.word	0x10220000
 8001e90:	10210000 	.word	0x10210000
 8001e94:	10120000 	.word	0x10120000
 8001e98:	10110000 	.word	0x10110000
 8001e9c:	40021000 	.word	0x40021000
 8001ea0:	40010000 	.word	0x40010000
 8001ea4:	40010800 	.word	0x40010800
 8001ea8:	40010c00 	.word	0x40010c00
 8001eac:	40011000 	.word	0x40011000
 8001eb0:	40011400 	.word	0x40011400
 8001eb4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001eb8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ee8 <HAL_GPIO_Init+0x304>)
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	69bb      	ldr	r3, [r7, #24]
 8001ebe:	43db      	mvns	r3, r3
 8001ec0:	4909      	ldr	r1, [pc, #36]	@ (8001ee8 <HAL_GPIO_Init+0x304>)
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ec8:	3301      	adds	r3, #1
 8001eca:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ed2:	fa22 f303 	lsr.w	r3, r2, r3
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	f47f ae8e 	bne.w	8001bf8 <HAL_GPIO_Init+0x14>
  }
}
 8001edc:	bf00      	nop
 8001ede:	bf00      	nop
 8001ee0:	372c      	adds	r7, #44	@ 0x2c
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bc80      	pop	{r7}
 8001ee6:	4770      	bx	lr
 8001ee8:	40010400 	.word	0x40010400

08001eec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	807b      	strh	r3, [r7, #2]
 8001ef8:	4613      	mov	r3, r2
 8001efa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001efc:	787b      	ldrb	r3, [r7, #1]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d003      	beq.n	8001f0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f02:	887a      	ldrh	r2, [r7, #2]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001f08:	e003      	b.n	8001f12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001f0a:	887b      	ldrh	r3, [r7, #2]
 8001f0c:	041a      	lsls	r2, r3, #16
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	611a      	str	r2, [r3, #16]
}
 8001f12:	bf00      	nop
 8001f14:	370c      	adds	r7, #12
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bc80      	pop	{r7}
 8001f1a:	4770      	bx	lr

08001f1c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b086      	sub	sp, #24
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d101      	bne.n	8001f2e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e272      	b.n	8002414 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 0301 	and.w	r3, r3, #1
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	f000 8087 	beq.w	800204a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f3c:	4b92      	ldr	r3, [pc, #584]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f003 030c 	and.w	r3, r3, #12
 8001f44:	2b04      	cmp	r3, #4
 8001f46:	d00c      	beq.n	8001f62 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f48:	4b8f      	ldr	r3, [pc, #572]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f003 030c 	and.w	r3, r3, #12
 8001f50:	2b08      	cmp	r3, #8
 8001f52:	d112      	bne.n	8001f7a <HAL_RCC_OscConfig+0x5e>
 8001f54:	4b8c      	ldr	r3, [pc, #560]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f60:	d10b      	bne.n	8001f7a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f62:	4b89      	ldr	r3, [pc, #548]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d06c      	beq.n	8002048 <HAL_RCC_OscConfig+0x12c>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d168      	bne.n	8002048 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	e24c      	b.n	8002414 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f82:	d106      	bne.n	8001f92 <HAL_RCC_OscConfig+0x76>
 8001f84:	4b80      	ldr	r3, [pc, #512]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a7f      	ldr	r2, [pc, #508]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 8001f8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f8e:	6013      	str	r3, [r2, #0]
 8001f90:	e02e      	b.n	8001ff0 <HAL_RCC_OscConfig+0xd4>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d10c      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x98>
 8001f9a:	4b7b      	ldr	r3, [pc, #492]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a7a      	ldr	r2, [pc, #488]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 8001fa0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fa4:	6013      	str	r3, [r2, #0]
 8001fa6:	4b78      	ldr	r3, [pc, #480]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a77      	ldr	r2, [pc, #476]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 8001fac:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001fb0:	6013      	str	r3, [r2, #0]
 8001fb2:	e01d      	b.n	8001ff0 <HAL_RCC_OscConfig+0xd4>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001fbc:	d10c      	bne.n	8001fd8 <HAL_RCC_OscConfig+0xbc>
 8001fbe:	4b72      	ldr	r3, [pc, #456]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a71      	ldr	r2, [pc, #452]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 8001fc4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001fc8:	6013      	str	r3, [r2, #0]
 8001fca:	4b6f      	ldr	r3, [pc, #444]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4a6e      	ldr	r2, [pc, #440]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 8001fd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fd4:	6013      	str	r3, [r2, #0]
 8001fd6:	e00b      	b.n	8001ff0 <HAL_RCC_OscConfig+0xd4>
 8001fd8:	4b6b      	ldr	r3, [pc, #428]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a6a      	ldr	r2, [pc, #424]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 8001fde:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fe2:	6013      	str	r3, [r2, #0]
 8001fe4:	4b68      	ldr	r3, [pc, #416]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a67      	ldr	r2, [pc, #412]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 8001fea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001fee:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d013      	beq.n	8002020 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ff8:	f7ff fad0 	bl	800159c <HAL_GetTick>
 8001ffc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ffe:	e008      	b.n	8002012 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002000:	f7ff facc 	bl	800159c <HAL_GetTick>
 8002004:	4602      	mov	r2, r0
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	1ad3      	subs	r3, r2, r3
 800200a:	2b64      	cmp	r3, #100	@ 0x64
 800200c:	d901      	bls.n	8002012 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800200e:	2303      	movs	r3, #3
 8002010:	e200      	b.n	8002414 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002012:	4b5d      	ldr	r3, [pc, #372]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800201a:	2b00      	cmp	r3, #0
 800201c:	d0f0      	beq.n	8002000 <HAL_RCC_OscConfig+0xe4>
 800201e:	e014      	b.n	800204a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002020:	f7ff fabc 	bl	800159c <HAL_GetTick>
 8002024:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002026:	e008      	b.n	800203a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002028:	f7ff fab8 	bl	800159c <HAL_GetTick>
 800202c:	4602      	mov	r2, r0
 800202e:	693b      	ldr	r3, [r7, #16]
 8002030:	1ad3      	subs	r3, r2, r3
 8002032:	2b64      	cmp	r3, #100	@ 0x64
 8002034:	d901      	bls.n	800203a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002036:	2303      	movs	r3, #3
 8002038:	e1ec      	b.n	8002414 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800203a:	4b53      	ldr	r3, [pc, #332]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002042:	2b00      	cmp	r3, #0
 8002044:	d1f0      	bne.n	8002028 <HAL_RCC_OscConfig+0x10c>
 8002046:	e000      	b.n	800204a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002048:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f003 0302 	and.w	r3, r3, #2
 8002052:	2b00      	cmp	r3, #0
 8002054:	d063      	beq.n	800211e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002056:	4b4c      	ldr	r3, [pc, #304]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	f003 030c 	and.w	r3, r3, #12
 800205e:	2b00      	cmp	r3, #0
 8002060:	d00b      	beq.n	800207a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002062:	4b49      	ldr	r3, [pc, #292]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	f003 030c 	and.w	r3, r3, #12
 800206a:	2b08      	cmp	r3, #8
 800206c:	d11c      	bne.n	80020a8 <HAL_RCC_OscConfig+0x18c>
 800206e:	4b46      	ldr	r3, [pc, #280]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002076:	2b00      	cmp	r3, #0
 8002078:	d116      	bne.n	80020a8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800207a:	4b43      	ldr	r3, [pc, #268]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f003 0302 	and.w	r3, r3, #2
 8002082:	2b00      	cmp	r3, #0
 8002084:	d005      	beq.n	8002092 <HAL_RCC_OscConfig+0x176>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	691b      	ldr	r3, [r3, #16]
 800208a:	2b01      	cmp	r3, #1
 800208c:	d001      	beq.n	8002092 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	e1c0      	b.n	8002414 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002092:	4b3d      	ldr	r3, [pc, #244]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	695b      	ldr	r3, [r3, #20]
 800209e:	00db      	lsls	r3, r3, #3
 80020a0:	4939      	ldr	r1, [pc, #228]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 80020a2:	4313      	orrs	r3, r2
 80020a4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020a6:	e03a      	b.n	800211e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	691b      	ldr	r3, [r3, #16]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d020      	beq.n	80020f2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020b0:	4b36      	ldr	r3, [pc, #216]	@ (800218c <HAL_RCC_OscConfig+0x270>)
 80020b2:	2201      	movs	r2, #1
 80020b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020b6:	f7ff fa71 	bl	800159c <HAL_GetTick>
 80020ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020bc:	e008      	b.n	80020d0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020be:	f7ff fa6d 	bl	800159c <HAL_GetTick>
 80020c2:	4602      	mov	r2, r0
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	1ad3      	subs	r3, r2, r3
 80020c8:	2b02      	cmp	r3, #2
 80020ca:	d901      	bls.n	80020d0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80020cc:	2303      	movs	r3, #3
 80020ce:	e1a1      	b.n	8002414 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020d0:	4b2d      	ldr	r3, [pc, #180]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f003 0302 	and.w	r3, r3, #2
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d0f0      	beq.n	80020be <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020dc:	4b2a      	ldr	r3, [pc, #168]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	695b      	ldr	r3, [r3, #20]
 80020e8:	00db      	lsls	r3, r3, #3
 80020ea:	4927      	ldr	r1, [pc, #156]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 80020ec:	4313      	orrs	r3, r2
 80020ee:	600b      	str	r3, [r1, #0]
 80020f0:	e015      	b.n	800211e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020f2:	4b26      	ldr	r3, [pc, #152]	@ (800218c <HAL_RCC_OscConfig+0x270>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020f8:	f7ff fa50 	bl	800159c <HAL_GetTick>
 80020fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020fe:	e008      	b.n	8002112 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002100:	f7ff fa4c 	bl	800159c <HAL_GetTick>
 8002104:	4602      	mov	r2, r0
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	1ad3      	subs	r3, r2, r3
 800210a:	2b02      	cmp	r3, #2
 800210c:	d901      	bls.n	8002112 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800210e:	2303      	movs	r3, #3
 8002110:	e180      	b.n	8002414 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002112:	4b1d      	ldr	r3, [pc, #116]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 0302 	and.w	r3, r3, #2
 800211a:	2b00      	cmp	r3, #0
 800211c:	d1f0      	bne.n	8002100 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f003 0308 	and.w	r3, r3, #8
 8002126:	2b00      	cmp	r3, #0
 8002128:	d03a      	beq.n	80021a0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	699b      	ldr	r3, [r3, #24]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d019      	beq.n	8002166 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002132:	4b17      	ldr	r3, [pc, #92]	@ (8002190 <HAL_RCC_OscConfig+0x274>)
 8002134:	2201      	movs	r2, #1
 8002136:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002138:	f7ff fa30 	bl	800159c <HAL_GetTick>
 800213c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800213e:	e008      	b.n	8002152 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002140:	f7ff fa2c 	bl	800159c <HAL_GetTick>
 8002144:	4602      	mov	r2, r0
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	1ad3      	subs	r3, r2, r3
 800214a:	2b02      	cmp	r3, #2
 800214c:	d901      	bls.n	8002152 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800214e:	2303      	movs	r3, #3
 8002150:	e160      	b.n	8002414 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002152:	4b0d      	ldr	r3, [pc, #52]	@ (8002188 <HAL_RCC_OscConfig+0x26c>)
 8002154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002156:	f003 0302 	and.w	r3, r3, #2
 800215a:	2b00      	cmp	r3, #0
 800215c:	d0f0      	beq.n	8002140 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800215e:	2001      	movs	r0, #1
 8002160:	f000 face 	bl	8002700 <RCC_Delay>
 8002164:	e01c      	b.n	80021a0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002166:	4b0a      	ldr	r3, [pc, #40]	@ (8002190 <HAL_RCC_OscConfig+0x274>)
 8002168:	2200      	movs	r2, #0
 800216a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800216c:	f7ff fa16 	bl	800159c <HAL_GetTick>
 8002170:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002172:	e00f      	b.n	8002194 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002174:	f7ff fa12 	bl	800159c <HAL_GetTick>
 8002178:	4602      	mov	r2, r0
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	2b02      	cmp	r3, #2
 8002180:	d908      	bls.n	8002194 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002182:	2303      	movs	r3, #3
 8002184:	e146      	b.n	8002414 <HAL_RCC_OscConfig+0x4f8>
 8002186:	bf00      	nop
 8002188:	40021000 	.word	0x40021000
 800218c:	42420000 	.word	0x42420000
 8002190:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002194:	4b92      	ldr	r3, [pc, #584]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 8002196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002198:	f003 0302 	and.w	r3, r3, #2
 800219c:	2b00      	cmp	r3, #0
 800219e:	d1e9      	bne.n	8002174 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 0304 	and.w	r3, r3, #4
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	f000 80a6 	beq.w	80022fa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021ae:	2300      	movs	r3, #0
 80021b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021b2:	4b8b      	ldr	r3, [pc, #556]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 80021b4:	69db      	ldr	r3, [r3, #28]
 80021b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d10d      	bne.n	80021da <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021be:	4b88      	ldr	r3, [pc, #544]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 80021c0:	69db      	ldr	r3, [r3, #28]
 80021c2:	4a87      	ldr	r2, [pc, #540]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 80021c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021c8:	61d3      	str	r3, [r2, #28]
 80021ca:	4b85      	ldr	r3, [pc, #532]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 80021cc:	69db      	ldr	r3, [r3, #28]
 80021ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021d2:	60bb      	str	r3, [r7, #8]
 80021d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021d6:	2301      	movs	r3, #1
 80021d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021da:	4b82      	ldr	r3, [pc, #520]	@ (80023e4 <HAL_RCC_OscConfig+0x4c8>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d118      	bne.n	8002218 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021e6:	4b7f      	ldr	r3, [pc, #508]	@ (80023e4 <HAL_RCC_OscConfig+0x4c8>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a7e      	ldr	r2, [pc, #504]	@ (80023e4 <HAL_RCC_OscConfig+0x4c8>)
 80021ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021f2:	f7ff f9d3 	bl	800159c <HAL_GetTick>
 80021f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021f8:	e008      	b.n	800220c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021fa:	f7ff f9cf 	bl	800159c <HAL_GetTick>
 80021fe:	4602      	mov	r2, r0
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	1ad3      	subs	r3, r2, r3
 8002204:	2b64      	cmp	r3, #100	@ 0x64
 8002206:	d901      	bls.n	800220c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002208:	2303      	movs	r3, #3
 800220a:	e103      	b.n	8002414 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800220c:	4b75      	ldr	r3, [pc, #468]	@ (80023e4 <HAL_RCC_OscConfig+0x4c8>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002214:	2b00      	cmp	r3, #0
 8002216:	d0f0      	beq.n	80021fa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	68db      	ldr	r3, [r3, #12]
 800221c:	2b01      	cmp	r3, #1
 800221e:	d106      	bne.n	800222e <HAL_RCC_OscConfig+0x312>
 8002220:	4b6f      	ldr	r3, [pc, #444]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 8002222:	6a1b      	ldr	r3, [r3, #32]
 8002224:	4a6e      	ldr	r2, [pc, #440]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 8002226:	f043 0301 	orr.w	r3, r3, #1
 800222a:	6213      	str	r3, [r2, #32]
 800222c:	e02d      	b.n	800228a <HAL_RCC_OscConfig+0x36e>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	68db      	ldr	r3, [r3, #12]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d10c      	bne.n	8002250 <HAL_RCC_OscConfig+0x334>
 8002236:	4b6a      	ldr	r3, [pc, #424]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 8002238:	6a1b      	ldr	r3, [r3, #32]
 800223a:	4a69      	ldr	r2, [pc, #420]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 800223c:	f023 0301 	bic.w	r3, r3, #1
 8002240:	6213      	str	r3, [r2, #32]
 8002242:	4b67      	ldr	r3, [pc, #412]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 8002244:	6a1b      	ldr	r3, [r3, #32]
 8002246:	4a66      	ldr	r2, [pc, #408]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 8002248:	f023 0304 	bic.w	r3, r3, #4
 800224c:	6213      	str	r3, [r2, #32]
 800224e:	e01c      	b.n	800228a <HAL_RCC_OscConfig+0x36e>
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	68db      	ldr	r3, [r3, #12]
 8002254:	2b05      	cmp	r3, #5
 8002256:	d10c      	bne.n	8002272 <HAL_RCC_OscConfig+0x356>
 8002258:	4b61      	ldr	r3, [pc, #388]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 800225a:	6a1b      	ldr	r3, [r3, #32]
 800225c:	4a60      	ldr	r2, [pc, #384]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 800225e:	f043 0304 	orr.w	r3, r3, #4
 8002262:	6213      	str	r3, [r2, #32]
 8002264:	4b5e      	ldr	r3, [pc, #376]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 8002266:	6a1b      	ldr	r3, [r3, #32]
 8002268:	4a5d      	ldr	r2, [pc, #372]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 800226a:	f043 0301 	orr.w	r3, r3, #1
 800226e:	6213      	str	r3, [r2, #32]
 8002270:	e00b      	b.n	800228a <HAL_RCC_OscConfig+0x36e>
 8002272:	4b5b      	ldr	r3, [pc, #364]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 8002274:	6a1b      	ldr	r3, [r3, #32]
 8002276:	4a5a      	ldr	r2, [pc, #360]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 8002278:	f023 0301 	bic.w	r3, r3, #1
 800227c:	6213      	str	r3, [r2, #32]
 800227e:	4b58      	ldr	r3, [pc, #352]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 8002280:	6a1b      	ldr	r3, [r3, #32]
 8002282:	4a57      	ldr	r2, [pc, #348]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 8002284:	f023 0304 	bic.w	r3, r3, #4
 8002288:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	68db      	ldr	r3, [r3, #12]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d015      	beq.n	80022be <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002292:	f7ff f983 	bl	800159c <HAL_GetTick>
 8002296:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002298:	e00a      	b.n	80022b0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800229a:	f7ff f97f 	bl	800159c <HAL_GetTick>
 800229e:	4602      	mov	r2, r0
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	1ad3      	subs	r3, r2, r3
 80022a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d901      	bls.n	80022b0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80022ac:	2303      	movs	r3, #3
 80022ae:	e0b1      	b.n	8002414 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022b0:	4b4b      	ldr	r3, [pc, #300]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 80022b2:	6a1b      	ldr	r3, [r3, #32]
 80022b4:	f003 0302 	and.w	r3, r3, #2
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d0ee      	beq.n	800229a <HAL_RCC_OscConfig+0x37e>
 80022bc:	e014      	b.n	80022e8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022be:	f7ff f96d 	bl	800159c <HAL_GetTick>
 80022c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022c4:	e00a      	b.n	80022dc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022c6:	f7ff f969 	bl	800159c <HAL_GetTick>
 80022ca:	4602      	mov	r2, r0
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	1ad3      	subs	r3, r2, r3
 80022d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d901      	bls.n	80022dc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80022d8:	2303      	movs	r3, #3
 80022da:	e09b      	b.n	8002414 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022dc:	4b40      	ldr	r3, [pc, #256]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 80022de:	6a1b      	ldr	r3, [r3, #32]
 80022e0:	f003 0302 	and.w	r3, r3, #2
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d1ee      	bne.n	80022c6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80022e8:	7dfb      	ldrb	r3, [r7, #23]
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d105      	bne.n	80022fa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022ee:	4b3c      	ldr	r3, [pc, #240]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 80022f0:	69db      	ldr	r3, [r3, #28]
 80022f2:	4a3b      	ldr	r2, [pc, #236]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 80022f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80022f8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	69db      	ldr	r3, [r3, #28]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	f000 8087 	beq.w	8002412 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002304:	4b36      	ldr	r3, [pc, #216]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	f003 030c 	and.w	r3, r3, #12
 800230c:	2b08      	cmp	r3, #8
 800230e:	d061      	beq.n	80023d4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	69db      	ldr	r3, [r3, #28]
 8002314:	2b02      	cmp	r3, #2
 8002316:	d146      	bne.n	80023a6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002318:	4b33      	ldr	r3, [pc, #204]	@ (80023e8 <HAL_RCC_OscConfig+0x4cc>)
 800231a:	2200      	movs	r2, #0
 800231c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800231e:	f7ff f93d 	bl	800159c <HAL_GetTick>
 8002322:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002324:	e008      	b.n	8002338 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002326:	f7ff f939 	bl	800159c <HAL_GetTick>
 800232a:	4602      	mov	r2, r0
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	1ad3      	subs	r3, r2, r3
 8002330:	2b02      	cmp	r3, #2
 8002332:	d901      	bls.n	8002338 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002334:	2303      	movs	r3, #3
 8002336:	e06d      	b.n	8002414 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002338:	4b29      	ldr	r3, [pc, #164]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002340:	2b00      	cmp	r3, #0
 8002342:	d1f0      	bne.n	8002326 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6a1b      	ldr	r3, [r3, #32]
 8002348:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800234c:	d108      	bne.n	8002360 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800234e:	4b24      	ldr	r3, [pc, #144]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	4921      	ldr	r1, [pc, #132]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 800235c:	4313      	orrs	r3, r2
 800235e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002360:	4b1f      	ldr	r3, [pc, #124]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6a19      	ldr	r1, [r3, #32]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002370:	430b      	orrs	r3, r1
 8002372:	491b      	ldr	r1, [pc, #108]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 8002374:	4313      	orrs	r3, r2
 8002376:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002378:	4b1b      	ldr	r3, [pc, #108]	@ (80023e8 <HAL_RCC_OscConfig+0x4cc>)
 800237a:	2201      	movs	r2, #1
 800237c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800237e:	f7ff f90d 	bl	800159c <HAL_GetTick>
 8002382:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002384:	e008      	b.n	8002398 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002386:	f7ff f909 	bl	800159c <HAL_GetTick>
 800238a:	4602      	mov	r2, r0
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	1ad3      	subs	r3, r2, r3
 8002390:	2b02      	cmp	r3, #2
 8002392:	d901      	bls.n	8002398 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002394:	2303      	movs	r3, #3
 8002396:	e03d      	b.n	8002414 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002398:	4b11      	ldr	r3, [pc, #68]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d0f0      	beq.n	8002386 <HAL_RCC_OscConfig+0x46a>
 80023a4:	e035      	b.n	8002412 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023a6:	4b10      	ldr	r3, [pc, #64]	@ (80023e8 <HAL_RCC_OscConfig+0x4cc>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023ac:	f7ff f8f6 	bl	800159c <HAL_GetTick>
 80023b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023b2:	e008      	b.n	80023c6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023b4:	f7ff f8f2 	bl	800159c <HAL_GetTick>
 80023b8:	4602      	mov	r2, r0
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	1ad3      	subs	r3, r2, r3
 80023be:	2b02      	cmp	r3, #2
 80023c0:	d901      	bls.n	80023c6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80023c2:	2303      	movs	r3, #3
 80023c4:	e026      	b.n	8002414 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023c6:	4b06      	ldr	r3, [pc, #24]	@ (80023e0 <HAL_RCC_OscConfig+0x4c4>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d1f0      	bne.n	80023b4 <HAL_RCC_OscConfig+0x498>
 80023d2:	e01e      	b.n	8002412 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	69db      	ldr	r3, [r3, #28]
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d107      	bne.n	80023ec <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e019      	b.n	8002414 <HAL_RCC_OscConfig+0x4f8>
 80023e0:	40021000 	.word	0x40021000
 80023e4:	40007000 	.word	0x40007000
 80023e8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80023ec:	4b0b      	ldr	r3, [pc, #44]	@ (800241c <HAL_RCC_OscConfig+0x500>)
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6a1b      	ldr	r3, [r3, #32]
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d106      	bne.n	800240e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800240a:	429a      	cmp	r2, r3
 800240c:	d001      	beq.n	8002412 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e000      	b.n	8002414 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002412:	2300      	movs	r3, #0
}
 8002414:	4618      	mov	r0, r3
 8002416:	3718      	adds	r7, #24
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	40021000 	.word	0x40021000

08002420 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d101      	bne.n	8002434 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	e0d0      	b.n	80025d6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002434:	4b6a      	ldr	r3, [pc, #424]	@ (80025e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f003 0307 	and.w	r3, r3, #7
 800243c:	683a      	ldr	r2, [r7, #0]
 800243e:	429a      	cmp	r2, r3
 8002440:	d910      	bls.n	8002464 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002442:	4b67      	ldr	r3, [pc, #412]	@ (80025e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f023 0207 	bic.w	r2, r3, #7
 800244a:	4965      	ldr	r1, [pc, #404]	@ (80025e0 <HAL_RCC_ClockConfig+0x1c0>)
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	4313      	orrs	r3, r2
 8002450:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002452:	4b63      	ldr	r3, [pc, #396]	@ (80025e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0307 	and.w	r3, r3, #7
 800245a:	683a      	ldr	r2, [r7, #0]
 800245c:	429a      	cmp	r2, r3
 800245e:	d001      	beq.n	8002464 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	e0b8      	b.n	80025d6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f003 0302 	and.w	r3, r3, #2
 800246c:	2b00      	cmp	r3, #0
 800246e:	d020      	beq.n	80024b2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 0304 	and.w	r3, r3, #4
 8002478:	2b00      	cmp	r3, #0
 800247a:	d005      	beq.n	8002488 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800247c:	4b59      	ldr	r3, [pc, #356]	@ (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	4a58      	ldr	r2, [pc, #352]	@ (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 8002482:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002486:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 0308 	and.w	r3, r3, #8
 8002490:	2b00      	cmp	r3, #0
 8002492:	d005      	beq.n	80024a0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002494:	4b53      	ldr	r3, [pc, #332]	@ (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	4a52      	ldr	r2, [pc, #328]	@ (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 800249a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800249e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024a0:	4b50      	ldr	r3, [pc, #320]	@ (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	494d      	ldr	r1, [pc, #308]	@ (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 80024ae:	4313      	orrs	r3, r2
 80024b0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0301 	and.w	r3, r3, #1
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d040      	beq.n	8002540 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d107      	bne.n	80024d6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024c6:	4b47      	ldr	r3, [pc, #284]	@ (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d115      	bne.n	80024fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e07f      	b.n	80025d6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	2b02      	cmp	r3, #2
 80024dc:	d107      	bne.n	80024ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024de:	4b41      	ldr	r3, [pc, #260]	@ (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d109      	bne.n	80024fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	e073      	b.n	80025d6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024ee:	4b3d      	ldr	r3, [pc, #244]	@ (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 0302 	and.w	r3, r3, #2
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d101      	bne.n	80024fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e06b      	b.n	80025d6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024fe:	4b39      	ldr	r3, [pc, #228]	@ (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	f023 0203 	bic.w	r2, r3, #3
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	4936      	ldr	r1, [pc, #216]	@ (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 800250c:	4313      	orrs	r3, r2
 800250e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002510:	f7ff f844 	bl	800159c <HAL_GetTick>
 8002514:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002516:	e00a      	b.n	800252e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002518:	f7ff f840 	bl	800159c <HAL_GetTick>
 800251c:	4602      	mov	r2, r0
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002526:	4293      	cmp	r3, r2
 8002528:	d901      	bls.n	800252e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800252a:	2303      	movs	r3, #3
 800252c:	e053      	b.n	80025d6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800252e:	4b2d      	ldr	r3, [pc, #180]	@ (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f003 020c 	and.w	r2, r3, #12
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	009b      	lsls	r3, r3, #2
 800253c:	429a      	cmp	r2, r3
 800253e:	d1eb      	bne.n	8002518 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002540:	4b27      	ldr	r3, [pc, #156]	@ (80025e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f003 0307 	and.w	r3, r3, #7
 8002548:	683a      	ldr	r2, [r7, #0]
 800254a:	429a      	cmp	r2, r3
 800254c:	d210      	bcs.n	8002570 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800254e:	4b24      	ldr	r3, [pc, #144]	@ (80025e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f023 0207 	bic.w	r2, r3, #7
 8002556:	4922      	ldr	r1, [pc, #136]	@ (80025e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	4313      	orrs	r3, r2
 800255c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800255e:	4b20      	ldr	r3, [pc, #128]	@ (80025e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 0307 	and.w	r3, r3, #7
 8002566:	683a      	ldr	r2, [r7, #0]
 8002568:	429a      	cmp	r2, r3
 800256a:	d001      	beq.n	8002570 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800256c:	2301      	movs	r3, #1
 800256e:	e032      	b.n	80025d6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 0304 	and.w	r3, r3, #4
 8002578:	2b00      	cmp	r3, #0
 800257a:	d008      	beq.n	800258e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800257c:	4b19      	ldr	r3, [pc, #100]	@ (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	4916      	ldr	r1, [pc, #88]	@ (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 800258a:	4313      	orrs	r3, r2
 800258c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f003 0308 	and.w	r3, r3, #8
 8002596:	2b00      	cmp	r3, #0
 8002598:	d009      	beq.n	80025ae <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800259a:	4b12      	ldr	r3, [pc, #72]	@ (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	691b      	ldr	r3, [r3, #16]
 80025a6:	00db      	lsls	r3, r3, #3
 80025a8:	490e      	ldr	r1, [pc, #56]	@ (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 80025aa:	4313      	orrs	r3, r2
 80025ac:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80025ae:	f000 f821 	bl	80025f4 <HAL_RCC_GetSysClockFreq>
 80025b2:	4602      	mov	r2, r0
 80025b4:	4b0b      	ldr	r3, [pc, #44]	@ (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	091b      	lsrs	r3, r3, #4
 80025ba:	f003 030f 	and.w	r3, r3, #15
 80025be:	490a      	ldr	r1, [pc, #40]	@ (80025e8 <HAL_RCC_ClockConfig+0x1c8>)
 80025c0:	5ccb      	ldrb	r3, [r1, r3]
 80025c2:	fa22 f303 	lsr.w	r3, r2, r3
 80025c6:	4a09      	ldr	r2, [pc, #36]	@ (80025ec <HAL_RCC_ClockConfig+0x1cc>)
 80025c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80025ca:	4b09      	ldr	r3, [pc, #36]	@ (80025f0 <HAL_RCC_ClockConfig+0x1d0>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4618      	mov	r0, r3
 80025d0:	f7fe ffa2 	bl	8001518 <HAL_InitTick>

  return HAL_OK;
 80025d4:	2300      	movs	r3, #0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3710      	adds	r7, #16
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	40022000 	.word	0x40022000
 80025e4:	40021000 	.word	0x40021000
 80025e8:	080078a0 	.word	0x080078a0
 80025ec:	20000000 	.word	0x20000000
 80025f0:	20000004 	.word	0x20000004

080025f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b087      	sub	sp, #28
 80025f8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80025fa:	2300      	movs	r3, #0
 80025fc:	60fb      	str	r3, [r7, #12]
 80025fe:	2300      	movs	r3, #0
 8002600:	60bb      	str	r3, [r7, #8]
 8002602:	2300      	movs	r3, #0
 8002604:	617b      	str	r3, [r7, #20]
 8002606:	2300      	movs	r3, #0
 8002608:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800260a:	2300      	movs	r3, #0
 800260c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800260e:	4b1e      	ldr	r3, [pc, #120]	@ (8002688 <HAL_RCC_GetSysClockFreq+0x94>)
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	f003 030c 	and.w	r3, r3, #12
 800261a:	2b04      	cmp	r3, #4
 800261c:	d002      	beq.n	8002624 <HAL_RCC_GetSysClockFreq+0x30>
 800261e:	2b08      	cmp	r3, #8
 8002620:	d003      	beq.n	800262a <HAL_RCC_GetSysClockFreq+0x36>
 8002622:	e027      	b.n	8002674 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002624:	4b19      	ldr	r3, [pc, #100]	@ (800268c <HAL_RCC_GetSysClockFreq+0x98>)
 8002626:	613b      	str	r3, [r7, #16]
      break;
 8002628:	e027      	b.n	800267a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	0c9b      	lsrs	r3, r3, #18
 800262e:	f003 030f 	and.w	r3, r3, #15
 8002632:	4a17      	ldr	r2, [pc, #92]	@ (8002690 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002634:	5cd3      	ldrb	r3, [r2, r3]
 8002636:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d010      	beq.n	8002664 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002642:	4b11      	ldr	r3, [pc, #68]	@ (8002688 <HAL_RCC_GetSysClockFreq+0x94>)
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	0c5b      	lsrs	r3, r3, #17
 8002648:	f003 0301 	and.w	r3, r3, #1
 800264c:	4a11      	ldr	r2, [pc, #68]	@ (8002694 <HAL_RCC_GetSysClockFreq+0xa0>)
 800264e:	5cd3      	ldrb	r3, [r2, r3]
 8002650:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	4a0d      	ldr	r2, [pc, #52]	@ (800268c <HAL_RCC_GetSysClockFreq+0x98>)
 8002656:	fb03 f202 	mul.w	r2, r3, r2
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002660:	617b      	str	r3, [r7, #20]
 8002662:	e004      	b.n	800266e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	4a0c      	ldr	r2, [pc, #48]	@ (8002698 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002668:	fb02 f303 	mul.w	r3, r2, r3
 800266c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	613b      	str	r3, [r7, #16]
      break;
 8002672:	e002      	b.n	800267a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002674:	4b05      	ldr	r3, [pc, #20]	@ (800268c <HAL_RCC_GetSysClockFreq+0x98>)
 8002676:	613b      	str	r3, [r7, #16]
      break;
 8002678:	bf00      	nop
    }
  }
  return sysclockfreq;
 800267a:	693b      	ldr	r3, [r7, #16]
}
 800267c:	4618      	mov	r0, r3
 800267e:	371c      	adds	r7, #28
 8002680:	46bd      	mov	sp, r7
 8002682:	bc80      	pop	{r7}
 8002684:	4770      	bx	lr
 8002686:	bf00      	nop
 8002688:	40021000 	.word	0x40021000
 800268c:	007a1200 	.word	0x007a1200
 8002690:	080078b8 	.word	0x080078b8
 8002694:	080078c8 	.word	0x080078c8
 8002698:	003d0900 	.word	0x003d0900

0800269c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800269c:	b480      	push	{r7}
 800269e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80026a0:	4b02      	ldr	r3, [pc, #8]	@ (80026ac <HAL_RCC_GetHCLKFreq+0x10>)
 80026a2:	681b      	ldr	r3, [r3, #0]
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bc80      	pop	{r7}
 80026aa:	4770      	bx	lr
 80026ac:	20000000 	.word	0x20000000

080026b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80026b4:	f7ff fff2 	bl	800269c <HAL_RCC_GetHCLKFreq>
 80026b8:	4602      	mov	r2, r0
 80026ba:	4b05      	ldr	r3, [pc, #20]	@ (80026d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	0a1b      	lsrs	r3, r3, #8
 80026c0:	f003 0307 	and.w	r3, r3, #7
 80026c4:	4903      	ldr	r1, [pc, #12]	@ (80026d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026c6:	5ccb      	ldrb	r3, [r1, r3]
 80026c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	40021000 	.word	0x40021000
 80026d4:	080078b0 	.word	0x080078b0

080026d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80026dc:	f7ff ffde 	bl	800269c <HAL_RCC_GetHCLKFreq>
 80026e0:	4602      	mov	r2, r0
 80026e2:	4b05      	ldr	r3, [pc, #20]	@ (80026f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	0adb      	lsrs	r3, r3, #11
 80026e8:	f003 0307 	and.w	r3, r3, #7
 80026ec:	4903      	ldr	r1, [pc, #12]	@ (80026fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80026ee:	5ccb      	ldrb	r3, [r1, r3]
 80026f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	bd80      	pop	{r7, pc}
 80026f8:	40021000 	.word	0x40021000
 80026fc:	080078b0 	.word	0x080078b0

08002700 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002700:	b480      	push	{r7}
 8002702:	b085      	sub	sp, #20
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002708:	4b0a      	ldr	r3, [pc, #40]	@ (8002734 <RCC_Delay+0x34>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a0a      	ldr	r2, [pc, #40]	@ (8002738 <RCC_Delay+0x38>)
 800270e:	fba2 2303 	umull	r2, r3, r2, r3
 8002712:	0a5b      	lsrs	r3, r3, #9
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	fb02 f303 	mul.w	r3, r2, r3
 800271a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800271c:	bf00      	nop
  }
  while (Delay --);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	1e5a      	subs	r2, r3, #1
 8002722:	60fa      	str	r2, [r7, #12]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d1f9      	bne.n	800271c <RCC_Delay+0x1c>
}
 8002728:	bf00      	nop
 800272a:	bf00      	nop
 800272c:	3714      	adds	r7, #20
 800272e:	46bd      	mov	sp, r7
 8002730:	bc80      	pop	{r7}
 8002732:	4770      	bx	lr
 8002734:	20000000 	.word	0x20000000
 8002738:	10624dd3 	.word	0x10624dd3

0800273c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b086      	sub	sp, #24
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002744:	2300      	movs	r3, #0
 8002746:	613b      	str	r3, [r7, #16]
 8002748:	2300      	movs	r3, #0
 800274a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 0301 	and.w	r3, r3, #1
 8002754:	2b00      	cmp	r3, #0
 8002756:	d07d      	beq.n	8002854 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002758:	2300      	movs	r3, #0
 800275a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800275c:	4b4f      	ldr	r3, [pc, #316]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800275e:	69db      	ldr	r3, [r3, #28]
 8002760:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002764:	2b00      	cmp	r3, #0
 8002766:	d10d      	bne.n	8002784 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002768:	4b4c      	ldr	r3, [pc, #304]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800276a:	69db      	ldr	r3, [r3, #28]
 800276c:	4a4b      	ldr	r2, [pc, #300]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800276e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002772:	61d3      	str	r3, [r2, #28]
 8002774:	4b49      	ldr	r3, [pc, #292]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002776:	69db      	ldr	r3, [r3, #28]
 8002778:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800277c:	60bb      	str	r3, [r7, #8]
 800277e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002780:	2301      	movs	r3, #1
 8002782:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002784:	4b46      	ldr	r3, [pc, #280]	@ (80028a0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800278c:	2b00      	cmp	r3, #0
 800278e:	d118      	bne.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002790:	4b43      	ldr	r3, [pc, #268]	@ (80028a0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a42      	ldr	r2, [pc, #264]	@ (80028a0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002796:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800279a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800279c:	f7fe fefe 	bl	800159c <HAL_GetTick>
 80027a0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027a2:	e008      	b.n	80027b6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027a4:	f7fe fefa 	bl	800159c <HAL_GetTick>
 80027a8:	4602      	mov	r2, r0
 80027aa:	693b      	ldr	r3, [r7, #16]
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	2b64      	cmp	r3, #100	@ 0x64
 80027b0:	d901      	bls.n	80027b6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80027b2:	2303      	movs	r3, #3
 80027b4:	e06d      	b.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027b6:	4b3a      	ldr	r3, [pc, #232]	@ (80028a0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d0f0      	beq.n	80027a4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80027c2:	4b36      	ldr	r3, [pc, #216]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80027c4:	6a1b      	ldr	r3, [r3, #32]
 80027c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80027ca:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d02e      	beq.n	8002830 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80027da:	68fa      	ldr	r2, [r7, #12]
 80027dc:	429a      	cmp	r2, r3
 80027de:	d027      	beq.n	8002830 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80027e0:	4b2e      	ldr	r3, [pc, #184]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80027e2:	6a1b      	ldr	r3, [r3, #32]
 80027e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027e8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80027ea:	4b2e      	ldr	r3, [pc, #184]	@ (80028a4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80027ec:	2201      	movs	r2, #1
 80027ee:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80027f0:	4b2c      	ldr	r3, [pc, #176]	@ (80028a4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80027f6:	4a29      	ldr	r2, [pc, #164]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	f003 0301 	and.w	r3, r3, #1
 8002802:	2b00      	cmp	r3, #0
 8002804:	d014      	beq.n	8002830 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002806:	f7fe fec9 	bl	800159c <HAL_GetTick>
 800280a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800280c:	e00a      	b.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800280e:	f7fe fec5 	bl	800159c <HAL_GetTick>
 8002812:	4602      	mov	r2, r0
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	1ad3      	subs	r3, r2, r3
 8002818:	f241 3288 	movw	r2, #5000	@ 0x1388
 800281c:	4293      	cmp	r3, r2
 800281e:	d901      	bls.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002820:	2303      	movs	r3, #3
 8002822:	e036      	b.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002824:	4b1d      	ldr	r3, [pc, #116]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002826:	6a1b      	ldr	r3, [r3, #32]
 8002828:	f003 0302 	and.w	r3, r3, #2
 800282c:	2b00      	cmp	r3, #0
 800282e:	d0ee      	beq.n	800280e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002830:	4b1a      	ldr	r3, [pc, #104]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002832:	6a1b      	ldr	r3, [r3, #32]
 8002834:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	4917      	ldr	r1, [pc, #92]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800283e:	4313      	orrs	r3, r2
 8002840:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002842:	7dfb      	ldrb	r3, [r7, #23]
 8002844:	2b01      	cmp	r3, #1
 8002846:	d105      	bne.n	8002854 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002848:	4b14      	ldr	r3, [pc, #80]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800284a:	69db      	ldr	r3, [r3, #28]
 800284c:	4a13      	ldr	r2, [pc, #76]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800284e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002852:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f003 0302 	and.w	r3, r3, #2
 800285c:	2b00      	cmp	r3, #0
 800285e:	d008      	beq.n	8002872 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002860:	4b0e      	ldr	r3, [pc, #56]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	490b      	ldr	r1, [pc, #44]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800286e:	4313      	orrs	r3, r2
 8002870:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f003 0310 	and.w	r3, r3, #16
 800287a:	2b00      	cmp	r3, #0
 800287c:	d008      	beq.n	8002890 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800287e:	4b07      	ldr	r3, [pc, #28]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	68db      	ldr	r3, [r3, #12]
 800288a:	4904      	ldr	r1, [pc, #16]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800288c:	4313      	orrs	r3, r2
 800288e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002890:	2300      	movs	r3, #0
}
 8002892:	4618      	mov	r0, r3
 8002894:	3718      	adds	r7, #24
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	40021000 	.word	0x40021000
 80028a0:	40007000 	.word	0x40007000
 80028a4:	42420440 	.word	0x42420440

080028a8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d101      	bne.n	80028ba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e041      	b.n	800293e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d106      	bne.n	80028d4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2200      	movs	r2, #0
 80028ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80028ce:	6878      	ldr	r0, [r7, #4]
 80028d0:	f7fe fce8 	bl	80012a4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2202      	movs	r2, #2
 80028d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	3304      	adds	r3, #4
 80028e4:	4619      	mov	r1, r3
 80028e6:	4610      	mov	r0, r2
 80028e8:	f000 f8f0 	bl	8002acc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2201      	movs	r2, #1
 80028f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2201      	movs	r2, #1
 80028f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2201      	movs	r2, #1
 8002900:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2201      	movs	r2, #1
 8002908:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2201      	movs	r2, #1
 8002910:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2201      	movs	r2, #1
 8002918:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2201      	movs	r2, #1
 8002920:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2201      	movs	r2, #1
 8002928:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2201      	movs	r2, #1
 8002930:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2201      	movs	r2, #1
 8002938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800293c:	2300      	movs	r3, #0
}
 800293e:	4618      	mov	r0, r3
 8002940:	3708      	adds	r7, #8
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
	...

08002948 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b086      	sub	sp, #24
 800294c:	af00      	add	r7, sp, #0
 800294e:	60f8      	str	r0, [r7, #12]
 8002950:	60b9      	str	r1, [r7, #8]
 8002952:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002954:	2300      	movs	r3, #0
 8002956:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800295e:	2b01      	cmp	r3, #1
 8002960:	d101      	bne.n	8002966 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002962:	2302      	movs	r3, #2
 8002964:	e0ae      	b.n	8002ac4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2201      	movs	r2, #1
 800296a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2b0c      	cmp	r3, #12
 8002972:	f200 809f 	bhi.w	8002ab4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002976:	a201      	add	r2, pc, #4	@ (adr r2, 800297c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800297c:	080029b1 	.word	0x080029b1
 8002980:	08002ab5 	.word	0x08002ab5
 8002984:	08002ab5 	.word	0x08002ab5
 8002988:	08002ab5 	.word	0x08002ab5
 800298c:	080029f1 	.word	0x080029f1
 8002990:	08002ab5 	.word	0x08002ab5
 8002994:	08002ab5 	.word	0x08002ab5
 8002998:	08002ab5 	.word	0x08002ab5
 800299c:	08002a33 	.word	0x08002a33
 80029a0:	08002ab5 	.word	0x08002ab5
 80029a4:	08002ab5 	.word	0x08002ab5
 80029a8:	08002ab5 	.word	0x08002ab5
 80029ac:	08002a73 	.word	0x08002a73
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	68b9      	ldr	r1, [r7, #8]
 80029b6:	4618      	mov	r0, r3
 80029b8:	f000 f8f6 	bl	8002ba8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	699a      	ldr	r2, [r3, #24]
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f042 0208 	orr.w	r2, r2, #8
 80029ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	699a      	ldr	r2, [r3, #24]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f022 0204 	bic.w	r2, r2, #4
 80029da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	6999      	ldr	r1, [r3, #24]
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	691a      	ldr	r2, [r3, #16]
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	430a      	orrs	r2, r1
 80029ec:	619a      	str	r2, [r3, #24]
      break;
 80029ee:	e064      	b.n	8002aba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	68b9      	ldr	r1, [r7, #8]
 80029f6:	4618      	mov	r0, r3
 80029f8:	f000 f93c 	bl	8002c74 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	699a      	ldr	r2, [r3, #24]
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	699a      	ldr	r2, [r3, #24]
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	6999      	ldr	r1, [r3, #24]
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	691b      	ldr	r3, [r3, #16]
 8002a26:	021a      	lsls	r2, r3, #8
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	430a      	orrs	r2, r1
 8002a2e:	619a      	str	r2, [r3, #24]
      break;
 8002a30:	e043      	b.n	8002aba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	68b9      	ldr	r1, [r7, #8]
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f000 f985 	bl	8002d48 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	69da      	ldr	r2, [r3, #28]
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f042 0208 	orr.w	r2, r2, #8
 8002a4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	69da      	ldr	r2, [r3, #28]
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f022 0204 	bic.w	r2, r2, #4
 8002a5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	69d9      	ldr	r1, [r3, #28]
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	691a      	ldr	r2, [r3, #16]
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	430a      	orrs	r2, r1
 8002a6e:	61da      	str	r2, [r3, #28]
      break;
 8002a70:	e023      	b.n	8002aba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	68b9      	ldr	r1, [r7, #8]
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f000 f9cf 	bl	8002e1c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	69da      	ldr	r2, [r3, #28]
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	69da      	ldr	r2, [r3, #28]
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	69d9      	ldr	r1, [r3, #28]
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	691b      	ldr	r3, [r3, #16]
 8002aa8:	021a      	lsls	r2, r3, #8
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	430a      	orrs	r2, r1
 8002ab0:	61da      	str	r2, [r3, #28]
      break;
 8002ab2:	e002      	b.n	8002aba <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	75fb      	strb	r3, [r7, #23]
      break;
 8002ab8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	2200      	movs	r2, #0
 8002abe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002ac2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	3718      	adds	r7, #24
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}

08002acc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b085      	sub	sp, #20
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
 8002ad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	4a2f      	ldr	r2, [pc, #188]	@ (8002b9c <TIM_Base_SetConfig+0xd0>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d00b      	beq.n	8002afc <TIM_Base_SetConfig+0x30>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002aea:	d007      	beq.n	8002afc <TIM_Base_SetConfig+0x30>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	4a2c      	ldr	r2, [pc, #176]	@ (8002ba0 <TIM_Base_SetConfig+0xd4>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d003      	beq.n	8002afc <TIM_Base_SetConfig+0x30>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	4a2b      	ldr	r2, [pc, #172]	@ (8002ba4 <TIM_Base_SetConfig+0xd8>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d108      	bne.n	8002b0e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b02:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	68fa      	ldr	r2, [r7, #12]
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	4a22      	ldr	r2, [pc, #136]	@ (8002b9c <TIM_Base_SetConfig+0xd0>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d00b      	beq.n	8002b2e <TIM_Base_SetConfig+0x62>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b1c:	d007      	beq.n	8002b2e <TIM_Base_SetConfig+0x62>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	4a1f      	ldr	r2, [pc, #124]	@ (8002ba0 <TIM_Base_SetConfig+0xd4>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d003      	beq.n	8002b2e <TIM_Base_SetConfig+0x62>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	4a1e      	ldr	r2, [pc, #120]	@ (8002ba4 <TIM_Base_SetConfig+0xd8>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d108      	bne.n	8002b40 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	68db      	ldr	r3, [r3, #12]
 8002b3a:	68fa      	ldr	r2, [r7, #12]
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	695b      	ldr	r3, [r3, #20]
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	68fa      	ldr	r2, [r7, #12]
 8002b52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	689a      	ldr	r2, [r3, #8]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	4a0d      	ldr	r2, [pc, #52]	@ (8002b9c <TIM_Base_SetConfig+0xd0>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d103      	bne.n	8002b74 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	691a      	ldr	r2, [r3, #16]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2201      	movs	r2, #1
 8002b78:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	691b      	ldr	r3, [r3, #16]
 8002b7e:	f003 0301 	and.w	r3, r3, #1
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d005      	beq.n	8002b92 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	691b      	ldr	r3, [r3, #16]
 8002b8a:	f023 0201 	bic.w	r2, r3, #1
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	611a      	str	r2, [r3, #16]
  }
}
 8002b92:	bf00      	nop
 8002b94:	3714      	adds	r7, #20
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bc80      	pop	{r7}
 8002b9a:	4770      	bx	lr
 8002b9c:	40012c00 	.word	0x40012c00
 8002ba0:	40000400 	.word	0x40000400
 8002ba4:	40000800 	.word	0x40000800

08002ba8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b087      	sub	sp, #28
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
 8002bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6a1b      	ldr	r3, [r3, #32]
 8002bb6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6a1b      	ldr	r3, [r3, #32]
 8002bbc:	f023 0201 	bic.w	r2, r3, #1
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	699b      	ldr	r3, [r3, #24]
 8002bce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002bd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	f023 0303 	bic.w	r3, r3, #3
 8002bde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	68fa      	ldr	r2, [r7, #12]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	f023 0302 	bic.w	r3, r3, #2
 8002bf0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	697a      	ldr	r2, [r7, #20]
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	4a1c      	ldr	r2, [pc, #112]	@ (8002c70 <TIM_OC1_SetConfig+0xc8>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d10c      	bne.n	8002c1e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	f023 0308 	bic.w	r3, r3, #8
 8002c0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	697a      	ldr	r2, [r7, #20]
 8002c12:	4313      	orrs	r3, r2
 8002c14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	f023 0304 	bic.w	r3, r3, #4
 8002c1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	4a13      	ldr	r2, [pc, #76]	@ (8002c70 <TIM_OC1_SetConfig+0xc8>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d111      	bne.n	8002c4a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002c2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002c34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	695b      	ldr	r3, [r3, #20]
 8002c3a:	693a      	ldr	r2, [r7, #16]
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	699b      	ldr	r3, [r3, #24]
 8002c44:	693a      	ldr	r2, [r7, #16]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	693a      	ldr	r2, [r7, #16]
 8002c4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	68fa      	ldr	r2, [r7, #12]
 8002c54:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	685a      	ldr	r2, [r3, #4]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	697a      	ldr	r2, [r7, #20]
 8002c62:	621a      	str	r2, [r3, #32]
}
 8002c64:	bf00      	nop
 8002c66:	371c      	adds	r7, #28
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bc80      	pop	{r7}
 8002c6c:	4770      	bx	lr
 8002c6e:	bf00      	nop
 8002c70:	40012c00 	.word	0x40012c00

08002c74 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b087      	sub	sp, #28
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
 8002c7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6a1b      	ldr	r3, [r3, #32]
 8002c82:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6a1b      	ldr	r3, [r3, #32]
 8002c88:	f023 0210 	bic.w	r2, r3, #16
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	699b      	ldr	r3, [r3, #24]
 8002c9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002ca2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002caa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	021b      	lsls	r3, r3, #8
 8002cb2:	68fa      	ldr	r2, [r7, #12]
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	f023 0320 	bic.w	r3, r3, #32
 8002cbe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	689b      	ldr	r3, [r3, #8]
 8002cc4:	011b      	lsls	r3, r3, #4
 8002cc6:	697a      	ldr	r2, [r7, #20]
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	4a1d      	ldr	r2, [pc, #116]	@ (8002d44 <TIM_OC2_SetConfig+0xd0>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d10d      	bne.n	8002cf0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002cda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	68db      	ldr	r3, [r3, #12]
 8002ce0:	011b      	lsls	r3, r3, #4
 8002ce2:	697a      	ldr	r2, [r7, #20]
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002cee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	4a14      	ldr	r2, [pc, #80]	@ (8002d44 <TIM_OC2_SetConfig+0xd0>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d113      	bne.n	8002d20 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002cfe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002d06:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	695b      	ldr	r3, [r3, #20]
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	693a      	ldr	r2, [r7, #16]
 8002d10:	4313      	orrs	r3, r2
 8002d12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	699b      	ldr	r3, [r3, #24]
 8002d18:	009b      	lsls	r3, r3, #2
 8002d1a:	693a      	ldr	r2, [r7, #16]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	693a      	ldr	r2, [r7, #16]
 8002d24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	68fa      	ldr	r2, [r7, #12]
 8002d2a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	685a      	ldr	r2, [r3, #4]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	697a      	ldr	r2, [r7, #20]
 8002d38:	621a      	str	r2, [r3, #32]
}
 8002d3a:	bf00      	nop
 8002d3c:	371c      	adds	r7, #28
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bc80      	pop	{r7}
 8002d42:	4770      	bx	lr
 8002d44:	40012c00 	.word	0x40012c00

08002d48 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b087      	sub	sp, #28
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6a1b      	ldr	r3, [r3, #32]
 8002d56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6a1b      	ldr	r3, [r3, #32]
 8002d5c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	69db      	ldr	r3, [r3, #28]
 8002d6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	f023 0303 	bic.w	r3, r3, #3
 8002d7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	68fa      	ldr	r2, [r7, #12]
 8002d86:	4313      	orrs	r3, r2
 8002d88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002d90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	021b      	lsls	r3, r3, #8
 8002d98:	697a      	ldr	r2, [r7, #20]
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	4a1d      	ldr	r2, [pc, #116]	@ (8002e18 <TIM_OC3_SetConfig+0xd0>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d10d      	bne.n	8002dc2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002dac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	68db      	ldr	r3, [r3, #12]
 8002db2:	021b      	lsls	r3, r3, #8
 8002db4:	697a      	ldr	r2, [r7, #20]
 8002db6:	4313      	orrs	r3, r2
 8002db8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002dba:	697b      	ldr	r3, [r7, #20]
 8002dbc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002dc0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	4a14      	ldr	r2, [pc, #80]	@ (8002e18 <TIM_OC3_SetConfig+0xd0>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d113      	bne.n	8002df2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002dd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002dd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	695b      	ldr	r3, [r3, #20]
 8002dde:	011b      	lsls	r3, r3, #4
 8002de0:	693a      	ldr	r2, [r7, #16]
 8002de2:	4313      	orrs	r3, r2
 8002de4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	699b      	ldr	r3, [r3, #24]
 8002dea:	011b      	lsls	r3, r3, #4
 8002dec:	693a      	ldr	r2, [r7, #16]
 8002dee:	4313      	orrs	r3, r2
 8002df0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	693a      	ldr	r2, [r7, #16]
 8002df6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	68fa      	ldr	r2, [r7, #12]
 8002dfc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	685a      	ldr	r2, [r3, #4]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	697a      	ldr	r2, [r7, #20]
 8002e0a:	621a      	str	r2, [r3, #32]
}
 8002e0c:	bf00      	nop
 8002e0e:	371c      	adds	r7, #28
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bc80      	pop	{r7}
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop
 8002e18:	40012c00 	.word	0x40012c00

08002e1c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b087      	sub	sp, #28
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6a1b      	ldr	r3, [r3, #32]
 8002e2a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6a1b      	ldr	r3, [r3, #32]
 8002e30:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	69db      	ldr	r3, [r3, #28]
 8002e42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002e4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	021b      	lsls	r3, r3, #8
 8002e5a:	68fa      	ldr	r2, [r7, #12]
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002e66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	031b      	lsls	r3, r3, #12
 8002e6e:	693a      	ldr	r2, [r7, #16]
 8002e70:	4313      	orrs	r3, r2
 8002e72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	4a0f      	ldr	r2, [pc, #60]	@ (8002eb4 <TIM_OC4_SetConfig+0x98>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d109      	bne.n	8002e90 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002e82:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	695b      	ldr	r3, [r3, #20]
 8002e88:	019b      	lsls	r3, r3, #6
 8002e8a:	697a      	ldr	r2, [r7, #20]
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	697a      	ldr	r2, [r7, #20]
 8002e94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	68fa      	ldr	r2, [r7, #12]
 8002e9a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	685a      	ldr	r2, [r3, #4]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	693a      	ldr	r2, [r7, #16]
 8002ea8:	621a      	str	r2, [r3, #32]
}
 8002eaa:	bf00      	nop
 8002eac:	371c      	adds	r7, #28
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bc80      	pop	{r7}
 8002eb2:	4770      	bx	lr
 8002eb4:	40012c00 	.word	0x40012c00

08002eb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b085      	sub	sp, #20
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
 8002ec0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d101      	bne.n	8002ed0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ecc:	2302      	movs	r3, #2
 8002ece:	e046      	b.n	8002f5e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2202      	movs	r2, #2
 8002edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ef6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	68fa      	ldr	r2, [r7, #12]
 8002efe:	4313      	orrs	r3, r2
 8002f00:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	68fa      	ldr	r2, [r7, #12]
 8002f08:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a16      	ldr	r2, [pc, #88]	@ (8002f68 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d00e      	beq.n	8002f32 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f1c:	d009      	beq.n	8002f32 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a12      	ldr	r2, [pc, #72]	@ (8002f6c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d004      	beq.n	8002f32 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a10      	ldr	r2, [pc, #64]	@ (8002f70 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d10c      	bne.n	8002f4c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002f38:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	68ba      	ldr	r2, [r7, #8]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	68ba      	ldr	r2, [r7, #8]
 8002f4a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2201      	movs	r2, #1
 8002f50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2200      	movs	r2, #0
 8002f58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002f5c:	2300      	movs	r3, #0
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	3714      	adds	r7, #20
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bc80      	pop	{r7}
 8002f66:	4770      	bx	lr
 8002f68:	40012c00 	.word	0x40012c00
 8002f6c:	40000400 	.word	0x40000400
 8002f70:	40000800 	.word	0x40000800

08002f74 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b085      	sub	sp, #20
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
 8002f7c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d101      	bne.n	8002f90 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002f8c:	2302      	movs	r3, #2
 8002f8e:	e03d      	b.n	800300c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2201      	movs	r2, #1
 8002f94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	68db      	ldr	r3, [r3, #12]
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	691b      	ldr	r3, [r3, #16]
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	695b      	ldr	r3, [r3, #20]
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	69db      	ldr	r3, [r3, #28]
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	68fa      	ldr	r2, [r7, #12]
 8003000:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800300a:	2300      	movs	r3, #0
}
 800300c:	4618      	mov	r0, r3
 800300e:	3714      	adds	r7, #20
 8003010:	46bd      	mov	sp, r7
 8003012:	bc80      	pop	{r7}
 8003014:	4770      	bx	lr

08003016 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003016:	b580      	push	{r7, lr}
 8003018:	b082      	sub	sp, #8
 800301a:	af00      	add	r7, sp, #0
 800301c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d101      	bne.n	8003028 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003024:	2301      	movs	r3, #1
 8003026:	e042      	b.n	80030ae <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800302e:	b2db      	uxtb	r3, r3
 8003030:	2b00      	cmp	r3, #0
 8003032:	d106      	bne.n	8003042 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2200      	movs	r2, #0
 8003038:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800303c:	6878      	ldr	r0, [r7, #4]
 800303e:	f7fe f9e3 	bl	8001408 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2224      	movs	r2, #36	@ 0x24
 8003046:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	68da      	ldr	r2, [r3, #12]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003058:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f000 f82c 	bl	80030b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	691a      	ldr	r2, [r3, #16]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800306e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	695a      	ldr	r2, [r3, #20]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800307e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	68da      	ldr	r2, [r3, #12]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800308e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2200      	movs	r2, #0
 8003094:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2220      	movs	r2, #32
 800309a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2220      	movs	r2, #32
 80030a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2200      	movs	r2, #0
 80030aa:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80030ac:	2300      	movs	r3, #0
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	3708      	adds	r7, #8
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}
	...

080030b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	691b      	ldr	r3, [r3, #16]
 80030c6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	68da      	ldr	r2, [r3, #12]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	430a      	orrs	r2, r1
 80030d4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	689a      	ldr	r2, [r3, #8]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	691b      	ldr	r3, [r3, #16]
 80030de:	431a      	orrs	r2, r3
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	695b      	ldr	r3, [r3, #20]
 80030e4:	4313      	orrs	r3, r2
 80030e6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	68db      	ldr	r3, [r3, #12]
 80030ee:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80030f2:	f023 030c 	bic.w	r3, r3, #12
 80030f6:	687a      	ldr	r2, [r7, #4]
 80030f8:	6812      	ldr	r2, [r2, #0]
 80030fa:	68b9      	ldr	r1, [r7, #8]
 80030fc:	430b      	orrs	r3, r1
 80030fe:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	695b      	ldr	r3, [r3, #20]
 8003106:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	699a      	ldr	r2, [r3, #24]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	430a      	orrs	r2, r1
 8003114:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a2c      	ldr	r2, [pc, #176]	@ (80031cc <UART_SetConfig+0x114>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d103      	bne.n	8003128 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003120:	f7ff fada 	bl	80026d8 <HAL_RCC_GetPCLK2Freq>
 8003124:	60f8      	str	r0, [r7, #12]
 8003126:	e002      	b.n	800312e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003128:	f7ff fac2 	bl	80026b0 <HAL_RCC_GetPCLK1Freq>
 800312c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800312e:	68fa      	ldr	r2, [r7, #12]
 8003130:	4613      	mov	r3, r2
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	4413      	add	r3, r2
 8003136:	009a      	lsls	r2, r3, #2
 8003138:	441a      	add	r2, r3
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	009b      	lsls	r3, r3, #2
 8003140:	fbb2 f3f3 	udiv	r3, r2, r3
 8003144:	4a22      	ldr	r2, [pc, #136]	@ (80031d0 <UART_SetConfig+0x118>)
 8003146:	fba2 2303 	umull	r2, r3, r2, r3
 800314a:	095b      	lsrs	r3, r3, #5
 800314c:	0119      	lsls	r1, r3, #4
 800314e:	68fa      	ldr	r2, [r7, #12]
 8003150:	4613      	mov	r3, r2
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	4413      	add	r3, r2
 8003156:	009a      	lsls	r2, r3, #2
 8003158:	441a      	add	r2, r3
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	009b      	lsls	r3, r3, #2
 8003160:	fbb2 f2f3 	udiv	r2, r2, r3
 8003164:	4b1a      	ldr	r3, [pc, #104]	@ (80031d0 <UART_SetConfig+0x118>)
 8003166:	fba3 0302 	umull	r0, r3, r3, r2
 800316a:	095b      	lsrs	r3, r3, #5
 800316c:	2064      	movs	r0, #100	@ 0x64
 800316e:	fb00 f303 	mul.w	r3, r0, r3
 8003172:	1ad3      	subs	r3, r2, r3
 8003174:	011b      	lsls	r3, r3, #4
 8003176:	3332      	adds	r3, #50	@ 0x32
 8003178:	4a15      	ldr	r2, [pc, #84]	@ (80031d0 <UART_SetConfig+0x118>)
 800317a:	fba2 2303 	umull	r2, r3, r2, r3
 800317e:	095b      	lsrs	r3, r3, #5
 8003180:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003184:	4419      	add	r1, r3
 8003186:	68fa      	ldr	r2, [r7, #12]
 8003188:	4613      	mov	r3, r2
 800318a:	009b      	lsls	r3, r3, #2
 800318c:	4413      	add	r3, r2
 800318e:	009a      	lsls	r2, r3, #2
 8003190:	441a      	add	r2, r3
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	fbb2 f2f3 	udiv	r2, r2, r3
 800319c:	4b0c      	ldr	r3, [pc, #48]	@ (80031d0 <UART_SetConfig+0x118>)
 800319e:	fba3 0302 	umull	r0, r3, r3, r2
 80031a2:	095b      	lsrs	r3, r3, #5
 80031a4:	2064      	movs	r0, #100	@ 0x64
 80031a6:	fb00 f303 	mul.w	r3, r0, r3
 80031aa:	1ad3      	subs	r3, r2, r3
 80031ac:	011b      	lsls	r3, r3, #4
 80031ae:	3332      	adds	r3, #50	@ 0x32
 80031b0:	4a07      	ldr	r2, [pc, #28]	@ (80031d0 <UART_SetConfig+0x118>)
 80031b2:	fba2 2303 	umull	r2, r3, r2, r3
 80031b6:	095b      	lsrs	r3, r3, #5
 80031b8:	f003 020f 	and.w	r2, r3, #15
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	440a      	add	r2, r1
 80031c2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80031c4:	bf00      	nop
 80031c6:	3710      	adds	r7, #16
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bd80      	pop	{r7, pc}
 80031cc:	40013800 	.word	0x40013800
 80031d0:	51eb851f 	.word	0x51eb851f

080031d4 <__cvt>:
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80031da:	461d      	mov	r5, r3
 80031dc:	bfbb      	ittet	lt
 80031de:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80031e2:	461d      	movlt	r5, r3
 80031e4:	2300      	movge	r3, #0
 80031e6:	232d      	movlt	r3, #45	@ 0x2d
 80031e8:	b088      	sub	sp, #32
 80031ea:	4614      	mov	r4, r2
 80031ec:	bfb8      	it	lt
 80031ee:	4614      	movlt	r4, r2
 80031f0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80031f2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80031f4:	7013      	strb	r3, [r2, #0]
 80031f6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80031f8:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80031fc:	f023 0820 	bic.w	r8, r3, #32
 8003200:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003204:	d005      	beq.n	8003212 <__cvt+0x3e>
 8003206:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800320a:	d100      	bne.n	800320e <__cvt+0x3a>
 800320c:	3601      	adds	r6, #1
 800320e:	2302      	movs	r3, #2
 8003210:	e000      	b.n	8003214 <__cvt+0x40>
 8003212:	2303      	movs	r3, #3
 8003214:	aa07      	add	r2, sp, #28
 8003216:	9204      	str	r2, [sp, #16]
 8003218:	aa06      	add	r2, sp, #24
 800321a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800321e:	e9cd 3600 	strd	r3, r6, [sp]
 8003222:	4622      	mov	r2, r4
 8003224:	462b      	mov	r3, r5
 8003226:	f001 fe9b 	bl	8004f60 <_dtoa_r>
 800322a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800322e:	4607      	mov	r7, r0
 8003230:	d119      	bne.n	8003266 <__cvt+0x92>
 8003232:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003234:	07db      	lsls	r3, r3, #31
 8003236:	d50e      	bpl.n	8003256 <__cvt+0x82>
 8003238:	eb00 0906 	add.w	r9, r0, r6
 800323c:	2200      	movs	r2, #0
 800323e:	2300      	movs	r3, #0
 8003240:	4620      	mov	r0, r4
 8003242:	4629      	mov	r1, r5
 8003244:	f7fd fbb0 	bl	80009a8 <__aeabi_dcmpeq>
 8003248:	b108      	cbz	r0, 800324e <__cvt+0x7a>
 800324a:	f8cd 901c 	str.w	r9, [sp, #28]
 800324e:	2230      	movs	r2, #48	@ 0x30
 8003250:	9b07      	ldr	r3, [sp, #28]
 8003252:	454b      	cmp	r3, r9
 8003254:	d31e      	bcc.n	8003294 <__cvt+0xc0>
 8003256:	4638      	mov	r0, r7
 8003258:	9b07      	ldr	r3, [sp, #28]
 800325a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800325c:	1bdb      	subs	r3, r3, r7
 800325e:	6013      	str	r3, [r2, #0]
 8003260:	b008      	add	sp, #32
 8003262:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003266:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800326a:	eb00 0906 	add.w	r9, r0, r6
 800326e:	d1e5      	bne.n	800323c <__cvt+0x68>
 8003270:	7803      	ldrb	r3, [r0, #0]
 8003272:	2b30      	cmp	r3, #48	@ 0x30
 8003274:	d10a      	bne.n	800328c <__cvt+0xb8>
 8003276:	2200      	movs	r2, #0
 8003278:	2300      	movs	r3, #0
 800327a:	4620      	mov	r0, r4
 800327c:	4629      	mov	r1, r5
 800327e:	f7fd fb93 	bl	80009a8 <__aeabi_dcmpeq>
 8003282:	b918      	cbnz	r0, 800328c <__cvt+0xb8>
 8003284:	f1c6 0601 	rsb	r6, r6, #1
 8003288:	f8ca 6000 	str.w	r6, [sl]
 800328c:	f8da 3000 	ldr.w	r3, [sl]
 8003290:	4499      	add	r9, r3
 8003292:	e7d3      	b.n	800323c <__cvt+0x68>
 8003294:	1c59      	adds	r1, r3, #1
 8003296:	9107      	str	r1, [sp, #28]
 8003298:	701a      	strb	r2, [r3, #0]
 800329a:	e7d9      	b.n	8003250 <__cvt+0x7c>

0800329c <__exponent>:
 800329c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800329e:	2900      	cmp	r1, #0
 80032a0:	bfb6      	itet	lt
 80032a2:	232d      	movlt	r3, #45	@ 0x2d
 80032a4:	232b      	movge	r3, #43	@ 0x2b
 80032a6:	4249      	neglt	r1, r1
 80032a8:	2909      	cmp	r1, #9
 80032aa:	7002      	strb	r2, [r0, #0]
 80032ac:	7043      	strb	r3, [r0, #1]
 80032ae:	dd29      	ble.n	8003304 <__exponent+0x68>
 80032b0:	f10d 0307 	add.w	r3, sp, #7
 80032b4:	461d      	mov	r5, r3
 80032b6:	270a      	movs	r7, #10
 80032b8:	fbb1 f6f7 	udiv	r6, r1, r7
 80032bc:	461a      	mov	r2, r3
 80032be:	fb07 1416 	mls	r4, r7, r6, r1
 80032c2:	3430      	adds	r4, #48	@ 0x30
 80032c4:	f802 4c01 	strb.w	r4, [r2, #-1]
 80032c8:	460c      	mov	r4, r1
 80032ca:	2c63      	cmp	r4, #99	@ 0x63
 80032cc:	4631      	mov	r1, r6
 80032ce:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80032d2:	dcf1      	bgt.n	80032b8 <__exponent+0x1c>
 80032d4:	3130      	adds	r1, #48	@ 0x30
 80032d6:	1e94      	subs	r4, r2, #2
 80032d8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80032dc:	4623      	mov	r3, r4
 80032de:	1c41      	adds	r1, r0, #1
 80032e0:	42ab      	cmp	r3, r5
 80032e2:	d30a      	bcc.n	80032fa <__exponent+0x5e>
 80032e4:	f10d 0309 	add.w	r3, sp, #9
 80032e8:	1a9b      	subs	r3, r3, r2
 80032ea:	42ac      	cmp	r4, r5
 80032ec:	bf88      	it	hi
 80032ee:	2300      	movhi	r3, #0
 80032f0:	3302      	adds	r3, #2
 80032f2:	4403      	add	r3, r0
 80032f4:	1a18      	subs	r0, r3, r0
 80032f6:	b003      	add	sp, #12
 80032f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032fa:	f813 6b01 	ldrb.w	r6, [r3], #1
 80032fe:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003302:	e7ed      	b.n	80032e0 <__exponent+0x44>
 8003304:	2330      	movs	r3, #48	@ 0x30
 8003306:	3130      	adds	r1, #48	@ 0x30
 8003308:	7083      	strb	r3, [r0, #2]
 800330a:	70c1      	strb	r1, [r0, #3]
 800330c:	1d03      	adds	r3, r0, #4
 800330e:	e7f1      	b.n	80032f4 <__exponent+0x58>

08003310 <_printf_float>:
 8003310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003314:	b091      	sub	sp, #68	@ 0x44
 8003316:	460c      	mov	r4, r1
 8003318:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800331c:	4616      	mov	r6, r2
 800331e:	461f      	mov	r7, r3
 8003320:	4605      	mov	r5, r0
 8003322:	f001 fd3b 	bl	8004d9c <_localeconv_r>
 8003326:	6803      	ldr	r3, [r0, #0]
 8003328:	4618      	mov	r0, r3
 800332a:	9308      	str	r3, [sp, #32]
 800332c:	f7fc ff10 	bl	8000150 <strlen>
 8003330:	2300      	movs	r3, #0
 8003332:	930e      	str	r3, [sp, #56]	@ 0x38
 8003334:	f8d8 3000 	ldr.w	r3, [r8]
 8003338:	9009      	str	r0, [sp, #36]	@ 0x24
 800333a:	3307      	adds	r3, #7
 800333c:	f023 0307 	bic.w	r3, r3, #7
 8003340:	f103 0208 	add.w	r2, r3, #8
 8003344:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003348:	f8d4 b000 	ldr.w	fp, [r4]
 800334c:	f8c8 2000 	str.w	r2, [r8]
 8003350:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003354:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003358:	930b      	str	r3, [sp, #44]	@ 0x2c
 800335a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800335e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003362:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003366:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800336a:	4b9c      	ldr	r3, [pc, #624]	@ (80035dc <_printf_float+0x2cc>)
 800336c:	f7fd fb4e 	bl	8000a0c <__aeabi_dcmpun>
 8003370:	bb70      	cbnz	r0, 80033d0 <_printf_float+0xc0>
 8003372:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003376:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800337a:	4b98      	ldr	r3, [pc, #608]	@ (80035dc <_printf_float+0x2cc>)
 800337c:	f7fd fb28 	bl	80009d0 <__aeabi_dcmple>
 8003380:	bb30      	cbnz	r0, 80033d0 <_printf_float+0xc0>
 8003382:	2200      	movs	r2, #0
 8003384:	2300      	movs	r3, #0
 8003386:	4640      	mov	r0, r8
 8003388:	4649      	mov	r1, r9
 800338a:	f7fd fb17 	bl	80009bc <__aeabi_dcmplt>
 800338e:	b110      	cbz	r0, 8003396 <_printf_float+0x86>
 8003390:	232d      	movs	r3, #45	@ 0x2d
 8003392:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003396:	4a92      	ldr	r2, [pc, #584]	@ (80035e0 <_printf_float+0x2d0>)
 8003398:	4b92      	ldr	r3, [pc, #584]	@ (80035e4 <_printf_float+0x2d4>)
 800339a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800339e:	bf94      	ite	ls
 80033a0:	4690      	movls	r8, r2
 80033a2:	4698      	movhi	r8, r3
 80033a4:	2303      	movs	r3, #3
 80033a6:	f04f 0900 	mov.w	r9, #0
 80033aa:	6123      	str	r3, [r4, #16]
 80033ac:	f02b 0304 	bic.w	r3, fp, #4
 80033b0:	6023      	str	r3, [r4, #0]
 80033b2:	4633      	mov	r3, r6
 80033b4:	4621      	mov	r1, r4
 80033b6:	4628      	mov	r0, r5
 80033b8:	9700      	str	r7, [sp, #0]
 80033ba:	aa0f      	add	r2, sp, #60	@ 0x3c
 80033bc:	f000 f9d4 	bl	8003768 <_printf_common>
 80033c0:	3001      	adds	r0, #1
 80033c2:	f040 8090 	bne.w	80034e6 <_printf_float+0x1d6>
 80033c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80033ca:	b011      	add	sp, #68	@ 0x44
 80033cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033d0:	4642      	mov	r2, r8
 80033d2:	464b      	mov	r3, r9
 80033d4:	4640      	mov	r0, r8
 80033d6:	4649      	mov	r1, r9
 80033d8:	f7fd fb18 	bl	8000a0c <__aeabi_dcmpun>
 80033dc:	b148      	cbz	r0, 80033f2 <_printf_float+0xe2>
 80033de:	464b      	mov	r3, r9
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	bfb8      	it	lt
 80033e4:	232d      	movlt	r3, #45	@ 0x2d
 80033e6:	4a80      	ldr	r2, [pc, #512]	@ (80035e8 <_printf_float+0x2d8>)
 80033e8:	bfb8      	it	lt
 80033ea:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80033ee:	4b7f      	ldr	r3, [pc, #508]	@ (80035ec <_printf_float+0x2dc>)
 80033f0:	e7d3      	b.n	800339a <_printf_float+0x8a>
 80033f2:	6863      	ldr	r3, [r4, #4]
 80033f4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80033f8:	1c5a      	adds	r2, r3, #1
 80033fa:	d13f      	bne.n	800347c <_printf_float+0x16c>
 80033fc:	2306      	movs	r3, #6
 80033fe:	6063      	str	r3, [r4, #4]
 8003400:	2200      	movs	r2, #0
 8003402:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8003406:	6023      	str	r3, [r4, #0]
 8003408:	9206      	str	r2, [sp, #24]
 800340a:	aa0e      	add	r2, sp, #56	@ 0x38
 800340c:	e9cd a204 	strd	sl, r2, [sp, #16]
 8003410:	aa0d      	add	r2, sp, #52	@ 0x34
 8003412:	9203      	str	r2, [sp, #12]
 8003414:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8003418:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800341c:	6863      	ldr	r3, [r4, #4]
 800341e:	4642      	mov	r2, r8
 8003420:	9300      	str	r3, [sp, #0]
 8003422:	4628      	mov	r0, r5
 8003424:	464b      	mov	r3, r9
 8003426:	910a      	str	r1, [sp, #40]	@ 0x28
 8003428:	f7ff fed4 	bl	80031d4 <__cvt>
 800342c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800342e:	4680      	mov	r8, r0
 8003430:	2947      	cmp	r1, #71	@ 0x47
 8003432:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8003434:	d128      	bne.n	8003488 <_printf_float+0x178>
 8003436:	1cc8      	adds	r0, r1, #3
 8003438:	db02      	blt.n	8003440 <_printf_float+0x130>
 800343a:	6863      	ldr	r3, [r4, #4]
 800343c:	4299      	cmp	r1, r3
 800343e:	dd40      	ble.n	80034c2 <_printf_float+0x1b2>
 8003440:	f1aa 0a02 	sub.w	sl, sl, #2
 8003444:	fa5f fa8a 	uxtb.w	sl, sl
 8003448:	4652      	mov	r2, sl
 800344a:	3901      	subs	r1, #1
 800344c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003450:	910d      	str	r1, [sp, #52]	@ 0x34
 8003452:	f7ff ff23 	bl	800329c <__exponent>
 8003456:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003458:	4681      	mov	r9, r0
 800345a:	1813      	adds	r3, r2, r0
 800345c:	2a01      	cmp	r2, #1
 800345e:	6123      	str	r3, [r4, #16]
 8003460:	dc02      	bgt.n	8003468 <_printf_float+0x158>
 8003462:	6822      	ldr	r2, [r4, #0]
 8003464:	07d2      	lsls	r2, r2, #31
 8003466:	d501      	bpl.n	800346c <_printf_float+0x15c>
 8003468:	3301      	adds	r3, #1
 800346a:	6123      	str	r3, [r4, #16]
 800346c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8003470:	2b00      	cmp	r3, #0
 8003472:	d09e      	beq.n	80033b2 <_printf_float+0xa2>
 8003474:	232d      	movs	r3, #45	@ 0x2d
 8003476:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800347a:	e79a      	b.n	80033b2 <_printf_float+0xa2>
 800347c:	2947      	cmp	r1, #71	@ 0x47
 800347e:	d1bf      	bne.n	8003400 <_printf_float+0xf0>
 8003480:	2b00      	cmp	r3, #0
 8003482:	d1bd      	bne.n	8003400 <_printf_float+0xf0>
 8003484:	2301      	movs	r3, #1
 8003486:	e7ba      	b.n	80033fe <_printf_float+0xee>
 8003488:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800348c:	d9dc      	bls.n	8003448 <_printf_float+0x138>
 800348e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003492:	d118      	bne.n	80034c6 <_printf_float+0x1b6>
 8003494:	2900      	cmp	r1, #0
 8003496:	6863      	ldr	r3, [r4, #4]
 8003498:	dd0b      	ble.n	80034b2 <_printf_float+0x1a2>
 800349a:	6121      	str	r1, [r4, #16]
 800349c:	b913      	cbnz	r3, 80034a4 <_printf_float+0x194>
 800349e:	6822      	ldr	r2, [r4, #0]
 80034a0:	07d0      	lsls	r0, r2, #31
 80034a2:	d502      	bpl.n	80034aa <_printf_float+0x19a>
 80034a4:	3301      	adds	r3, #1
 80034a6:	440b      	add	r3, r1
 80034a8:	6123      	str	r3, [r4, #16]
 80034aa:	f04f 0900 	mov.w	r9, #0
 80034ae:	65a1      	str	r1, [r4, #88]	@ 0x58
 80034b0:	e7dc      	b.n	800346c <_printf_float+0x15c>
 80034b2:	b913      	cbnz	r3, 80034ba <_printf_float+0x1aa>
 80034b4:	6822      	ldr	r2, [r4, #0]
 80034b6:	07d2      	lsls	r2, r2, #31
 80034b8:	d501      	bpl.n	80034be <_printf_float+0x1ae>
 80034ba:	3302      	adds	r3, #2
 80034bc:	e7f4      	b.n	80034a8 <_printf_float+0x198>
 80034be:	2301      	movs	r3, #1
 80034c0:	e7f2      	b.n	80034a8 <_printf_float+0x198>
 80034c2:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80034c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80034c8:	4299      	cmp	r1, r3
 80034ca:	db05      	blt.n	80034d8 <_printf_float+0x1c8>
 80034cc:	6823      	ldr	r3, [r4, #0]
 80034ce:	6121      	str	r1, [r4, #16]
 80034d0:	07d8      	lsls	r0, r3, #31
 80034d2:	d5ea      	bpl.n	80034aa <_printf_float+0x19a>
 80034d4:	1c4b      	adds	r3, r1, #1
 80034d6:	e7e7      	b.n	80034a8 <_printf_float+0x198>
 80034d8:	2900      	cmp	r1, #0
 80034da:	bfcc      	ite	gt
 80034dc:	2201      	movgt	r2, #1
 80034de:	f1c1 0202 	rsble	r2, r1, #2
 80034e2:	4413      	add	r3, r2
 80034e4:	e7e0      	b.n	80034a8 <_printf_float+0x198>
 80034e6:	6823      	ldr	r3, [r4, #0]
 80034e8:	055a      	lsls	r2, r3, #21
 80034ea:	d407      	bmi.n	80034fc <_printf_float+0x1ec>
 80034ec:	6923      	ldr	r3, [r4, #16]
 80034ee:	4642      	mov	r2, r8
 80034f0:	4631      	mov	r1, r6
 80034f2:	4628      	mov	r0, r5
 80034f4:	47b8      	blx	r7
 80034f6:	3001      	adds	r0, #1
 80034f8:	d12b      	bne.n	8003552 <_printf_float+0x242>
 80034fa:	e764      	b.n	80033c6 <_printf_float+0xb6>
 80034fc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003500:	f240 80dc 	bls.w	80036bc <_printf_float+0x3ac>
 8003504:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003508:	2200      	movs	r2, #0
 800350a:	2300      	movs	r3, #0
 800350c:	f7fd fa4c 	bl	80009a8 <__aeabi_dcmpeq>
 8003510:	2800      	cmp	r0, #0
 8003512:	d033      	beq.n	800357c <_printf_float+0x26c>
 8003514:	2301      	movs	r3, #1
 8003516:	4631      	mov	r1, r6
 8003518:	4628      	mov	r0, r5
 800351a:	4a35      	ldr	r2, [pc, #212]	@ (80035f0 <_printf_float+0x2e0>)
 800351c:	47b8      	blx	r7
 800351e:	3001      	adds	r0, #1
 8003520:	f43f af51 	beq.w	80033c6 <_printf_float+0xb6>
 8003524:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8003528:	4543      	cmp	r3, r8
 800352a:	db02      	blt.n	8003532 <_printf_float+0x222>
 800352c:	6823      	ldr	r3, [r4, #0]
 800352e:	07d8      	lsls	r0, r3, #31
 8003530:	d50f      	bpl.n	8003552 <_printf_float+0x242>
 8003532:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003536:	4631      	mov	r1, r6
 8003538:	4628      	mov	r0, r5
 800353a:	47b8      	blx	r7
 800353c:	3001      	adds	r0, #1
 800353e:	f43f af42 	beq.w	80033c6 <_printf_float+0xb6>
 8003542:	f04f 0900 	mov.w	r9, #0
 8003546:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800354a:	f104 0a1a 	add.w	sl, r4, #26
 800354e:	45c8      	cmp	r8, r9
 8003550:	dc09      	bgt.n	8003566 <_printf_float+0x256>
 8003552:	6823      	ldr	r3, [r4, #0]
 8003554:	079b      	lsls	r3, r3, #30
 8003556:	f100 8102 	bmi.w	800375e <_printf_float+0x44e>
 800355a:	68e0      	ldr	r0, [r4, #12]
 800355c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800355e:	4298      	cmp	r0, r3
 8003560:	bfb8      	it	lt
 8003562:	4618      	movlt	r0, r3
 8003564:	e731      	b.n	80033ca <_printf_float+0xba>
 8003566:	2301      	movs	r3, #1
 8003568:	4652      	mov	r2, sl
 800356a:	4631      	mov	r1, r6
 800356c:	4628      	mov	r0, r5
 800356e:	47b8      	blx	r7
 8003570:	3001      	adds	r0, #1
 8003572:	f43f af28 	beq.w	80033c6 <_printf_float+0xb6>
 8003576:	f109 0901 	add.w	r9, r9, #1
 800357a:	e7e8      	b.n	800354e <_printf_float+0x23e>
 800357c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800357e:	2b00      	cmp	r3, #0
 8003580:	dc38      	bgt.n	80035f4 <_printf_float+0x2e4>
 8003582:	2301      	movs	r3, #1
 8003584:	4631      	mov	r1, r6
 8003586:	4628      	mov	r0, r5
 8003588:	4a19      	ldr	r2, [pc, #100]	@ (80035f0 <_printf_float+0x2e0>)
 800358a:	47b8      	blx	r7
 800358c:	3001      	adds	r0, #1
 800358e:	f43f af1a 	beq.w	80033c6 <_printf_float+0xb6>
 8003592:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8003596:	ea59 0303 	orrs.w	r3, r9, r3
 800359a:	d102      	bne.n	80035a2 <_printf_float+0x292>
 800359c:	6823      	ldr	r3, [r4, #0]
 800359e:	07d9      	lsls	r1, r3, #31
 80035a0:	d5d7      	bpl.n	8003552 <_printf_float+0x242>
 80035a2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80035a6:	4631      	mov	r1, r6
 80035a8:	4628      	mov	r0, r5
 80035aa:	47b8      	blx	r7
 80035ac:	3001      	adds	r0, #1
 80035ae:	f43f af0a 	beq.w	80033c6 <_printf_float+0xb6>
 80035b2:	f04f 0a00 	mov.w	sl, #0
 80035b6:	f104 0b1a 	add.w	fp, r4, #26
 80035ba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80035bc:	425b      	negs	r3, r3
 80035be:	4553      	cmp	r3, sl
 80035c0:	dc01      	bgt.n	80035c6 <_printf_float+0x2b6>
 80035c2:	464b      	mov	r3, r9
 80035c4:	e793      	b.n	80034ee <_printf_float+0x1de>
 80035c6:	2301      	movs	r3, #1
 80035c8:	465a      	mov	r2, fp
 80035ca:	4631      	mov	r1, r6
 80035cc:	4628      	mov	r0, r5
 80035ce:	47b8      	blx	r7
 80035d0:	3001      	adds	r0, #1
 80035d2:	f43f aef8 	beq.w	80033c6 <_printf_float+0xb6>
 80035d6:	f10a 0a01 	add.w	sl, sl, #1
 80035da:	e7ee      	b.n	80035ba <_printf_float+0x2aa>
 80035dc:	7fefffff 	.word	0x7fefffff
 80035e0:	080078ca 	.word	0x080078ca
 80035e4:	080078ce 	.word	0x080078ce
 80035e8:	080078d2 	.word	0x080078d2
 80035ec:	080078d6 	.word	0x080078d6
 80035f0:	080078da 	.word	0x080078da
 80035f4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80035f6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80035fa:	4553      	cmp	r3, sl
 80035fc:	bfa8      	it	ge
 80035fe:	4653      	movge	r3, sl
 8003600:	2b00      	cmp	r3, #0
 8003602:	4699      	mov	r9, r3
 8003604:	dc36      	bgt.n	8003674 <_printf_float+0x364>
 8003606:	f04f 0b00 	mov.w	fp, #0
 800360a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800360e:	f104 021a 	add.w	r2, r4, #26
 8003612:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003614:	930a      	str	r3, [sp, #40]	@ 0x28
 8003616:	eba3 0309 	sub.w	r3, r3, r9
 800361a:	455b      	cmp	r3, fp
 800361c:	dc31      	bgt.n	8003682 <_printf_float+0x372>
 800361e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003620:	459a      	cmp	sl, r3
 8003622:	dc3a      	bgt.n	800369a <_printf_float+0x38a>
 8003624:	6823      	ldr	r3, [r4, #0]
 8003626:	07da      	lsls	r2, r3, #31
 8003628:	d437      	bmi.n	800369a <_printf_float+0x38a>
 800362a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800362c:	ebaa 0903 	sub.w	r9, sl, r3
 8003630:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003632:	ebaa 0303 	sub.w	r3, sl, r3
 8003636:	4599      	cmp	r9, r3
 8003638:	bfa8      	it	ge
 800363a:	4699      	movge	r9, r3
 800363c:	f1b9 0f00 	cmp.w	r9, #0
 8003640:	dc33      	bgt.n	80036aa <_printf_float+0x39a>
 8003642:	f04f 0800 	mov.w	r8, #0
 8003646:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800364a:	f104 0b1a 	add.w	fp, r4, #26
 800364e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003650:	ebaa 0303 	sub.w	r3, sl, r3
 8003654:	eba3 0309 	sub.w	r3, r3, r9
 8003658:	4543      	cmp	r3, r8
 800365a:	f77f af7a 	ble.w	8003552 <_printf_float+0x242>
 800365e:	2301      	movs	r3, #1
 8003660:	465a      	mov	r2, fp
 8003662:	4631      	mov	r1, r6
 8003664:	4628      	mov	r0, r5
 8003666:	47b8      	blx	r7
 8003668:	3001      	adds	r0, #1
 800366a:	f43f aeac 	beq.w	80033c6 <_printf_float+0xb6>
 800366e:	f108 0801 	add.w	r8, r8, #1
 8003672:	e7ec      	b.n	800364e <_printf_float+0x33e>
 8003674:	4642      	mov	r2, r8
 8003676:	4631      	mov	r1, r6
 8003678:	4628      	mov	r0, r5
 800367a:	47b8      	blx	r7
 800367c:	3001      	adds	r0, #1
 800367e:	d1c2      	bne.n	8003606 <_printf_float+0x2f6>
 8003680:	e6a1      	b.n	80033c6 <_printf_float+0xb6>
 8003682:	2301      	movs	r3, #1
 8003684:	4631      	mov	r1, r6
 8003686:	4628      	mov	r0, r5
 8003688:	920a      	str	r2, [sp, #40]	@ 0x28
 800368a:	47b8      	blx	r7
 800368c:	3001      	adds	r0, #1
 800368e:	f43f ae9a 	beq.w	80033c6 <_printf_float+0xb6>
 8003692:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003694:	f10b 0b01 	add.w	fp, fp, #1
 8003698:	e7bb      	b.n	8003612 <_printf_float+0x302>
 800369a:	4631      	mov	r1, r6
 800369c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80036a0:	4628      	mov	r0, r5
 80036a2:	47b8      	blx	r7
 80036a4:	3001      	adds	r0, #1
 80036a6:	d1c0      	bne.n	800362a <_printf_float+0x31a>
 80036a8:	e68d      	b.n	80033c6 <_printf_float+0xb6>
 80036aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80036ac:	464b      	mov	r3, r9
 80036ae:	4631      	mov	r1, r6
 80036b0:	4628      	mov	r0, r5
 80036b2:	4442      	add	r2, r8
 80036b4:	47b8      	blx	r7
 80036b6:	3001      	adds	r0, #1
 80036b8:	d1c3      	bne.n	8003642 <_printf_float+0x332>
 80036ba:	e684      	b.n	80033c6 <_printf_float+0xb6>
 80036bc:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80036c0:	f1ba 0f01 	cmp.w	sl, #1
 80036c4:	dc01      	bgt.n	80036ca <_printf_float+0x3ba>
 80036c6:	07db      	lsls	r3, r3, #31
 80036c8:	d536      	bpl.n	8003738 <_printf_float+0x428>
 80036ca:	2301      	movs	r3, #1
 80036cc:	4642      	mov	r2, r8
 80036ce:	4631      	mov	r1, r6
 80036d0:	4628      	mov	r0, r5
 80036d2:	47b8      	blx	r7
 80036d4:	3001      	adds	r0, #1
 80036d6:	f43f ae76 	beq.w	80033c6 <_printf_float+0xb6>
 80036da:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80036de:	4631      	mov	r1, r6
 80036e0:	4628      	mov	r0, r5
 80036e2:	47b8      	blx	r7
 80036e4:	3001      	adds	r0, #1
 80036e6:	f43f ae6e 	beq.w	80033c6 <_printf_float+0xb6>
 80036ea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80036ee:	2200      	movs	r2, #0
 80036f0:	2300      	movs	r3, #0
 80036f2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80036f6:	f7fd f957 	bl	80009a8 <__aeabi_dcmpeq>
 80036fa:	b9c0      	cbnz	r0, 800372e <_printf_float+0x41e>
 80036fc:	4653      	mov	r3, sl
 80036fe:	f108 0201 	add.w	r2, r8, #1
 8003702:	4631      	mov	r1, r6
 8003704:	4628      	mov	r0, r5
 8003706:	47b8      	blx	r7
 8003708:	3001      	adds	r0, #1
 800370a:	d10c      	bne.n	8003726 <_printf_float+0x416>
 800370c:	e65b      	b.n	80033c6 <_printf_float+0xb6>
 800370e:	2301      	movs	r3, #1
 8003710:	465a      	mov	r2, fp
 8003712:	4631      	mov	r1, r6
 8003714:	4628      	mov	r0, r5
 8003716:	47b8      	blx	r7
 8003718:	3001      	adds	r0, #1
 800371a:	f43f ae54 	beq.w	80033c6 <_printf_float+0xb6>
 800371e:	f108 0801 	add.w	r8, r8, #1
 8003722:	45d0      	cmp	r8, sl
 8003724:	dbf3      	blt.n	800370e <_printf_float+0x3fe>
 8003726:	464b      	mov	r3, r9
 8003728:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800372c:	e6e0      	b.n	80034f0 <_printf_float+0x1e0>
 800372e:	f04f 0800 	mov.w	r8, #0
 8003732:	f104 0b1a 	add.w	fp, r4, #26
 8003736:	e7f4      	b.n	8003722 <_printf_float+0x412>
 8003738:	2301      	movs	r3, #1
 800373a:	4642      	mov	r2, r8
 800373c:	e7e1      	b.n	8003702 <_printf_float+0x3f2>
 800373e:	2301      	movs	r3, #1
 8003740:	464a      	mov	r2, r9
 8003742:	4631      	mov	r1, r6
 8003744:	4628      	mov	r0, r5
 8003746:	47b8      	blx	r7
 8003748:	3001      	adds	r0, #1
 800374a:	f43f ae3c 	beq.w	80033c6 <_printf_float+0xb6>
 800374e:	f108 0801 	add.w	r8, r8, #1
 8003752:	68e3      	ldr	r3, [r4, #12]
 8003754:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8003756:	1a5b      	subs	r3, r3, r1
 8003758:	4543      	cmp	r3, r8
 800375a:	dcf0      	bgt.n	800373e <_printf_float+0x42e>
 800375c:	e6fd      	b.n	800355a <_printf_float+0x24a>
 800375e:	f04f 0800 	mov.w	r8, #0
 8003762:	f104 0919 	add.w	r9, r4, #25
 8003766:	e7f4      	b.n	8003752 <_printf_float+0x442>

08003768 <_printf_common>:
 8003768:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800376c:	4616      	mov	r6, r2
 800376e:	4698      	mov	r8, r3
 8003770:	688a      	ldr	r2, [r1, #8]
 8003772:	690b      	ldr	r3, [r1, #16]
 8003774:	4607      	mov	r7, r0
 8003776:	4293      	cmp	r3, r2
 8003778:	bfb8      	it	lt
 800377a:	4613      	movlt	r3, r2
 800377c:	6033      	str	r3, [r6, #0]
 800377e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003782:	460c      	mov	r4, r1
 8003784:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003788:	b10a      	cbz	r2, 800378e <_printf_common+0x26>
 800378a:	3301      	adds	r3, #1
 800378c:	6033      	str	r3, [r6, #0]
 800378e:	6823      	ldr	r3, [r4, #0]
 8003790:	0699      	lsls	r1, r3, #26
 8003792:	bf42      	ittt	mi
 8003794:	6833      	ldrmi	r3, [r6, #0]
 8003796:	3302      	addmi	r3, #2
 8003798:	6033      	strmi	r3, [r6, #0]
 800379a:	6825      	ldr	r5, [r4, #0]
 800379c:	f015 0506 	ands.w	r5, r5, #6
 80037a0:	d106      	bne.n	80037b0 <_printf_common+0x48>
 80037a2:	f104 0a19 	add.w	sl, r4, #25
 80037a6:	68e3      	ldr	r3, [r4, #12]
 80037a8:	6832      	ldr	r2, [r6, #0]
 80037aa:	1a9b      	subs	r3, r3, r2
 80037ac:	42ab      	cmp	r3, r5
 80037ae:	dc2b      	bgt.n	8003808 <_printf_common+0xa0>
 80037b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80037b4:	6822      	ldr	r2, [r4, #0]
 80037b6:	3b00      	subs	r3, #0
 80037b8:	bf18      	it	ne
 80037ba:	2301      	movne	r3, #1
 80037bc:	0692      	lsls	r2, r2, #26
 80037be:	d430      	bmi.n	8003822 <_printf_common+0xba>
 80037c0:	4641      	mov	r1, r8
 80037c2:	4638      	mov	r0, r7
 80037c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80037c8:	47c8      	blx	r9
 80037ca:	3001      	adds	r0, #1
 80037cc:	d023      	beq.n	8003816 <_printf_common+0xae>
 80037ce:	6823      	ldr	r3, [r4, #0]
 80037d0:	6922      	ldr	r2, [r4, #16]
 80037d2:	f003 0306 	and.w	r3, r3, #6
 80037d6:	2b04      	cmp	r3, #4
 80037d8:	bf14      	ite	ne
 80037da:	2500      	movne	r5, #0
 80037dc:	6833      	ldreq	r3, [r6, #0]
 80037de:	f04f 0600 	mov.w	r6, #0
 80037e2:	bf08      	it	eq
 80037e4:	68e5      	ldreq	r5, [r4, #12]
 80037e6:	f104 041a 	add.w	r4, r4, #26
 80037ea:	bf08      	it	eq
 80037ec:	1aed      	subeq	r5, r5, r3
 80037ee:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80037f2:	bf08      	it	eq
 80037f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80037f8:	4293      	cmp	r3, r2
 80037fa:	bfc4      	itt	gt
 80037fc:	1a9b      	subgt	r3, r3, r2
 80037fe:	18ed      	addgt	r5, r5, r3
 8003800:	42b5      	cmp	r5, r6
 8003802:	d11a      	bne.n	800383a <_printf_common+0xd2>
 8003804:	2000      	movs	r0, #0
 8003806:	e008      	b.n	800381a <_printf_common+0xb2>
 8003808:	2301      	movs	r3, #1
 800380a:	4652      	mov	r2, sl
 800380c:	4641      	mov	r1, r8
 800380e:	4638      	mov	r0, r7
 8003810:	47c8      	blx	r9
 8003812:	3001      	adds	r0, #1
 8003814:	d103      	bne.n	800381e <_printf_common+0xb6>
 8003816:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800381a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800381e:	3501      	adds	r5, #1
 8003820:	e7c1      	b.n	80037a6 <_printf_common+0x3e>
 8003822:	2030      	movs	r0, #48	@ 0x30
 8003824:	18e1      	adds	r1, r4, r3
 8003826:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800382a:	1c5a      	adds	r2, r3, #1
 800382c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003830:	4422      	add	r2, r4
 8003832:	3302      	adds	r3, #2
 8003834:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003838:	e7c2      	b.n	80037c0 <_printf_common+0x58>
 800383a:	2301      	movs	r3, #1
 800383c:	4622      	mov	r2, r4
 800383e:	4641      	mov	r1, r8
 8003840:	4638      	mov	r0, r7
 8003842:	47c8      	blx	r9
 8003844:	3001      	adds	r0, #1
 8003846:	d0e6      	beq.n	8003816 <_printf_common+0xae>
 8003848:	3601      	adds	r6, #1
 800384a:	e7d9      	b.n	8003800 <_printf_common+0x98>

0800384c <_printf_i>:
 800384c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003850:	7e0f      	ldrb	r7, [r1, #24]
 8003852:	4691      	mov	r9, r2
 8003854:	2f78      	cmp	r7, #120	@ 0x78
 8003856:	4680      	mov	r8, r0
 8003858:	460c      	mov	r4, r1
 800385a:	469a      	mov	sl, r3
 800385c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800385e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003862:	d807      	bhi.n	8003874 <_printf_i+0x28>
 8003864:	2f62      	cmp	r7, #98	@ 0x62
 8003866:	d80a      	bhi.n	800387e <_printf_i+0x32>
 8003868:	2f00      	cmp	r7, #0
 800386a:	f000 80d3 	beq.w	8003a14 <_printf_i+0x1c8>
 800386e:	2f58      	cmp	r7, #88	@ 0x58
 8003870:	f000 80ba 	beq.w	80039e8 <_printf_i+0x19c>
 8003874:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003878:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800387c:	e03a      	b.n	80038f4 <_printf_i+0xa8>
 800387e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003882:	2b15      	cmp	r3, #21
 8003884:	d8f6      	bhi.n	8003874 <_printf_i+0x28>
 8003886:	a101      	add	r1, pc, #4	@ (adr r1, 800388c <_printf_i+0x40>)
 8003888:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800388c:	080038e5 	.word	0x080038e5
 8003890:	080038f9 	.word	0x080038f9
 8003894:	08003875 	.word	0x08003875
 8003898:	08003875 	.word	0x08003875
 800389c:	08003875 	.word	0x08003875
 80038a0:	08003875 	.word	0x08003875
 80038a4:	080038f9 	.word	0x080038f9
 80038a8:	08003875 	.word	0x08003875
 80038ac:	08003875 	.word	0x08003875
 80038b0:	08003875 	.word	0x08003875
 80038b4:	08003875 	.word	0x08003875
 80038b8:	080039fb 	.word	0x080039fb
 80038bc:	08003923 	.word	0x08003923
 80038c0:	080039b5 	.word	0x080039b5
 80038c4:	08003875 	.word	0x08003875
 80038c8:	08003875 	.word	0x08003875
 80038cc:	08003a1d 	.word	0x08003a1d
 80038d0:	08003875 	.word	0x08003875
 80038d4:	08003923 	.word	0x08003923
 80038d8:	08003875 	.word	0x08003875
 80038dc:	08003875 	.word	0x08003875
 80038e0:	080039bd 	.word	0x080039bd
 80038e4:	6833      	ldr	r3, [r6, #0]
 80038e6:	1d1a      	adds	r2, r3, #4
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	6032      	str	r2, [r6, #0]
 80038ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80038f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80038f4:	2301      	movs	r3, #1
 80038f6:	e09e      	b.n	8003a36 <_printf_i+0x1ea>
 80038f8:	6833      	ldr	r3, [r6, #0]
 80038fa:	6820      	ldr	r0, [r4, #0]
 80038fc:	1d19      	adds	r1, r3, #4
 80038fe:	6031      	str	r1, [r6, #0]
 8003900:	0606      	lsls	r6, r0, #24
 8003902:	d501      	bpl.n	8003908 <_printf_i+0xbc>
 8003904:	681d      	ldr	r5, [r3, #0]
 8003906:	e003      	b.n	8003910 <_printf_i+0xc4>
 8003908:	0645      	lsls	r5, r0, #25
 800390a:	d5fb      	bpl.n	8003904 <_printf_i+0xb8>
 800390c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003910:	2d00      	cmp	r5, #0
 8003912:	da03      	bge.n	800391c <_printf_i+0xd0>
 8003914:	232d      	movs	r3, #45	@ 0x2d
 8003916:	426d      	negs	r5, r5
 8003918:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800391c:	230a      	movs	r3, #10
 800391e:	4859      	ldr	r0, [pc, #356]	@ (8003a84 <_printf_i+0x238>)
 8003920:	e011      	b.n	8003946 <_printf_i+0xfa>
 8003922:	6821      	ldr	r1, [r4, #0]
 8003924:	6833      	ldr	r3, [r6, #0]
 8003926:	0608      	lsls	r0, r1, #24
 8003928:	f853 5b04 	ldr.w	r5, [r3], #4
 800392c:	d402      	bmi.n	8003934 <_printf_i+0xe8>
 800392e:	0649      	lsls	r1, r1, #25
 8003930:	bf48      	it	mi
 8003932:	b2ad      	uxthmi	r5, r5
 8003934:	2f6f      	cmp	r7, #111	@ 0x6f
 8003936:	6033      	str	r3, [r6, #0]
 8003938:	bf14      	ite	ne
 800393a:	230a      	movne	r3, #10
 800393c:	2308      	moveq	r3, #8
 800393e:	4851      	ldr	r0, [pc, #324]	@ (8003a84 <_printf_i+0x238>)
 8003940:	2100      	movs	r1, #0
 8003942:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003946:	6866      	ldr	r6, [r4, #4]
 8003948:	2e00      	cmp	r6, #0
 800394a:	bfa8      	it	ge
 800394c:	6821      	ldrge	r1, [r4, #0]
 800394e:	60a6      	str	r6, [r4, #8]
 8003950:	bfa4      	itt	ge
 8003952:	f021 0104 	bicge.w	r1, r1, #4
 8003956:	6021      	strge	r1, [r4, #0]
 8003958:	b90d      	cbnz	r5, 800395e <_printf_i+0x112>
 800395a:	2e00      	cmp	r6, #0
 800395c:	d04b      	beq.n	80039f6 <_printf_i+0x1aa>
 800395e:	4616      	mov	r6, r2
 8003960:	fbb5 f1f3 	udiv	r1, r5, r3
 8003964:	fb03 5711 	mls	r7, r3, r1, r5
 8003968:	5dc7      	ldrb	r7, [r0, r7]
 800396a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800396e:	462f      	mov	r7, r5
 8003970:	42bb      	cmp	r3, r7
 8003972:	460d      	mov	r5, r1
 8003974:	d9f4      	bls.n	8003960 <_printf_i+0x114>
 8003976:	2b08      	cmp	r3, #8
 8003978:	d10b      	bne.n	8003992 <_printf_i+0x146>
 800397a:	6823      	ldr	r3, [r4, #0]
 800397c:	07df      	lsls	r7, r3, #31
 800397e:	d508      	bpl.n	8003992 <_printf_i+0x146>
 8003980:	6923      	ldr	r3, [r4, #16]
 8003982:	6861      	ldr	r1, [r4, #4]
 8003984:	4299      	cmp	r1, r3
 8003986:	bfde      	ittt	le
 8003988:	2330      	movle	r3, #48	@ 0x30
 800398a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800398e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8003992:	1b92      	subs	r2, r2, r6
 8003994:	6122      	str	r2, [r4, #16]
 8003996:	464b      	mov	r3, r9
 8003998:	4621      	mov	r1, r4
 800399a:	4640      	mov	r0, r8
 800399c:	f8cd a000 	str.w	sl, [sp]
 80039a0:	aa03      	add	r2, sp, #12
 80039a2:	f7ff fee1 	bl	8003768 <_printf_common>
 80039a6:	3001      	adds	r0, #1
 80039a8:	d14a      	bne.n	8003a40 <_printf_i+0x1f4>
 80039aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80039ae:	b004      	add	sp, #16
 80039b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039b4:	6823      	ldr	r3, [r4, #0]
 80039b6:	f043 0320 	orr.w	r3, r3, #32
 80039ba:	6023      	str	r3, [r4, #0]
 80039bc:	2778      	movs	r7, #120	@ 0x78
 80039be:	4832      	ldr	r0, [pc, #200]	@ (8003a88 <_printf_i+0x23c>)
 80039c0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80039c4:	6823      	ldr	r3, [r4, #0]
 80039c6:	6831      	ldr	r1, [r6, #0]
 80039c8:	061f      	lsls	r7, r3, #24
 80039ca:	f851 5b04 	ldr.w	r5, [r1], #4
 80039ce:	d402      	bmi.n	80039d6 <_printf_i+0x18a>
 80039d0:	065f      	lsls	r7, r3, #25
 80039d2:	bf48      	it	mi
 80039d4:	b2ad      	uxthmi	r5, r5
 80039d6:	6031      	str	r1, [r6, #0]
 80039d8:	07d9      	lsls	r1, r3, #31
 80039da:	bf44      	itt	mi
 80039dc:	f043 0320 	orrmi.w	r3, r3, #32
 80039e0:	6023      	strmi	r3, [r4, #0]
 80039e2:	b11d      	cbz	r5, 80039ec <_printf_i+0x1a0>
 80039e4:	2310      	movs	r3, #16
 80039e6:	e7ab      	b.n	8003940 <_printf_i+0xf4>
 80039e8:	4826      	ldr	r0, [pc, #152]	@ (8003a84 <_printf_i+0x238>)
 80039ea:	e7e9      	b.n	80039c0 <_printf_i+0x174>
 80039ec:	6823      	ldr	r3, [r4, #0]
 80039ee:	f023 0320 	bic.w	r3, r3, #32
 80039f2:	6023      	str	r3, [r4, #0]
 80039f4:	e7f6      	b.n	80039e4 <_printf_i+0x198>
 80039f6:	4616      	mov	r6, r2
 80039f8:	e7bd      	b.n	8003976 <_printf_i+0x12a>
 80039fa:	6833      	ldr	r3, [r6, #0]
 80039fc:	6825      	ldr	r5, [r4, #0]
 80039fe:	1d18      	adds	r0, r3, #4
 8003a00:	6961      	ldr	r1, [r4, #20]
 8003a02:	6030      	str	r0, [r6, #0]
 8003a04:	062e      	lsls	r6, r5, #24
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	d501      	bpl.n	8003a0e <_printf_i+0x1c2>
 8003a0a:	6019      	str	r1, [r3, #0]
 8003a0c:	e002      	b.n	8003a14 <_printf_i+0x1c8>
 8003a0e:	0668      	lsls	r0, r5, #25
 8003a10:	d5fb      	bpl.n	8003a0a <_printf_i+0x1be>
 8003a12:	8019      	strh	r1, [r3, #0]
 8003a14:	2300      	movs	r3, #0
 8003a16:	4616      	mov	r6, r2
 8003a18:	6123      	str	r3, [r4, #16]
 8003a1a:	e7bc      	b.n	8003996 <_printf_i+0x14a>
 8003a1c:	6833      	ldr	r3, [r6, #0]
 8003a1e:	2100      	movs	r1, #0
 8003a20:	1d1a      	adds	r2, r3, #4
 8003a22:	6032      	str	r2, [r6, #0]
 8003a24:	681e      	ldr	r6, [r3, #0]
 8003a26:	6862      	ldr	r2, [r4, #4]
 8003a28:	4630      	mov	r0, r6
 8003a2a:	f001 f9e8 	bl	8004dfe <memchr>
 8003a2e:	b108      	cbz	r0, 8003a34 <_printf_i+0x1e8>
 8003a30:	1b80      	subs	r0, r0, r6
 8003a32:	6060      	str	r0, [r4, #4]
 8003a34:	6863      	ldr	r3, [r4, #4]
 8003a36:	6123      	str	r3, [r4, #16]
 8003a38:	2300      	movs	r3, #0
 8003a3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a3e:	e7aa      	b.n	8003996 <_printf_i+0x14a>
 8003a40:	4632      	mov	r2, r6
 8003a42:	4649      	mov	r1, r9
 8003a44:	4640      	mov	r0, r8
 8003a46:	6923      	ldr	r3, [r4, #16]
 8003a48:	47d0      	blx	sl
 8003a4a:	3001      	adds	r0, #1
 8003a4c:	d0ad      	beq.n	80039aa <_printf_i+0x15e>
 8003a4e:	6823      	ldr	r3, [r4, #0]
 8003a50:	079b      	lsls	r3, r3, #30
 8003a52:	d413      	bmi.n	8003a7c <_printf_i+0x230>
 8003a54:	68e0      	ldr	r0, [r4, #12]
 8003a56:	9b03      	ldr	r3, [sp, #12]
 8003a58:	4298      	cmp	r0, r3
 8003a5a:	bfb8      	it	lt
 8003a5c:	4618      	movlt	r0, r3
 8003a5e:	e7a6      	b.n	80039ae <_printf_i+0x162>
 8003a60:	2301      	movs	r3, #1
 8003a62:	4632      	mov	r2, r6
 8003a64:	4649      	mov	r1, r9
 8003a66:	4640      	mov	r0, r8
 8003a68:	47d0      	blx	sl
 8003a6a:	3001      	adds	r0, #1
 8003a6c:	d09d      	beq.n	80039aa <_printf_i+0x15e>
 8003a6e:	3501      	adds	r5, #1
 8003a70:	68e3      	ldr	r3, [r4, #12]
 8003a72:	9903      	ldr	r1, [sp, #12]
 8003a74:	1a5b      	subs	r3, r3, r1
 8003a76:	42ab      	cmp	r3, r5
 8003a78:	dcf2      	bgt.n	8003a60 <_printf_i+0x214>
 8003a7a:	e7eb      	b.n	8003a54 <_printf_i+0x208>
 8003a7c:	2500      	movs	r5, #0
 8003a7e:	f104 0619 	add.w	r6, r4, #25
 8003a82:	e7f5      	b.n	8003a70 <_printf_i+0x224>
 8003a84:	080078dc 	.word	0x080078dc
 8003a88:	080078ed 	.word	0x080078ed

08003a8c <_scanf_float>:
 8003a8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a90:	b087      	sub	sp, #28
 8003a92:	9303      	str	r3, [sp, #12]
 8003a94:	688b      	ldr	r3, [r1, #8]
 8003a96:	4617      	mov	r7, r2
 8003a98:	1e5a      	subs	r2, r3, #1
 8003a9a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8003a9e:	bf82      	ittt	hi
 8003aa0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8003aa4:	eb03 0b05 	addhi.w	fp, r3, r5
 8003aa8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8003aac:	460a      	mov	r2, r1
 8003aae:	f04f 0500 	mov.w	r5, #0
 8003ab2:	bf88      	it	hi
 8003ab4:	608b      	strhi	r3, [r1, #8]
 8003ab6:	680b      	ldr	r3, [r1, #0]
 8003ab8:	4680      	mov	r8, r0
 8003aba:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8003abe:	f842 3b1c 	str.w	r3, [r2], #28
 8003ac2:	460c      	mov	r4, r1
 8003ac4:	bf98      	it	ls
 8003ac6:	f04f 0b00 	movls.w	fp, #0
 8003aca:	4616      	mov	r6, r2
 8003acc:	46aa      	mov	sl, r5
 8003ace:	46a9      	mov	r9, r5
 8003ad0:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8003ad4:	9201      	str	r2, [sp, #4]
 8003ad6:	9502      	str	r5, [sp, #8]
 8003ad8:	68a2      	ldr	r2, [r4, #8]
 8003ada:	b152      	cbz	r2, 8003af2 <_scanf_float+0x66>
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	781b      	ldrb	r3, [r3, #0]
 8003ae0:	2b4e      	cmp	r3, #78	@ 0x4e
 8003ae2:	d865      	bhi.n	8003bb0 <_scanf_float+0x124>
 8003ae4:	2b40      	cmp	r3, #64	@ 0x40
 8003ae6:	d83d      	bhi.n	8003b64 <_scanf_float+0xd8>
 8003ae8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8003aec:	b2c8      	uxtb	r0, r1
 8003aee:	280e      	cmp	r0, #14
 8003af0:	d93b      	bls.n	8003b6a <_scanf_float+0xde>
 8003af2:	f1b9 0f00 	cmp.w	r9, #0
 8003af6:	d003      	beq.n	8003b00 <_scanf_float+0x74>
 8003af8:	6823      	ldr	r3, [r4, #0]
 8003afa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003afe:	6023      	str	r3, [r4, #0]
 8003b00:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8003b04:	f1ba 0f01 	cmp.w	sl, #1
 8003b08:	f200 8118 	bhi.w	8003d3c <_scanf_float+0x2b0>
 8003b0c:	9b01      	ldr	r3, [sp, #4]
 8003b0e:	429e      	cmp	r6, r3
 8003b10:	f200 8109 	bhi.w	8003d26 <_scanf_float+0x29a>
 8003b14:	2001      	movs	r0, #1
 8003b16:	b007      	add	sp, #28
 8003b18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b1c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8003b20:	2a0d      	cmp	r2, #13
 8003b22:	d8e6      	bhi.n	8003af2 <_scanf_float+0x66>
 8003b24:	a101      	add	r1, pc, #4	@ (adr r1, 8003b2c <_scanf_float+0xa0>)
 8003b26:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8003b2a:	bf00      	nop
 8003b2c:	08003c73 	.word	0x08003c73
 8003b30:	08003af3 	.word	0x08003af3
 8003b34:	08003af3 	.word	0x08003af3
 8003b38:	08003af3 	.word	0x08003af3
 8003b3c:	08003cd3 	.word	0x08003cd3
 8003b40:	08003cab 	.word	0x08003cab
 8003b44:	08003af3 	.word	0x08003af3
 8003b48:	08003af3 	.word	0x08003af3
 8003b4c:	08003c81 	.word	0x08003c81
 8003b50:	08003af3 	.word	0x08003af3
 8003b54:	08003af3 	.word	0x08003af3
 8003b58:	08003af3 	.word	0x08003af3
 8003b5c:	08003af3 	.word	0x08003af3
 8003b60:	08003c39 	.word	0x08003c39
 8003b64:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8003b68:	e7da      	b.n	8003b20 <_scanf_float+0x94>
 8003b6a:	290e      	cmp	r1, #14
 8003b6c:	d8c1      	bhi.n	8003af2 <_scanf_float+0x66>
 8003b6e:	a001      	add	r0, pc, #4	@ (adr r0, 8003b74 <_scanf_float+0xe8>)
 8003b70:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8003b74:	08003c29 	.word	0x08003c29
 8003b78:	08003af3 	.word	0x08003af3
 8003b7c:	08003c29 	.word	0x08003c29
 8003b80:	08003cbf 	.word	0x08003cbf
 8003b84:	08003af3 	.word	0x08003af3
 8003b88:	08003bd1 	.word	0x08003bd1
 8003b8c:	08003c0f 	.word	0x08003c0f
 8003b90:	08003c0f 	.word	0x08003c0f
 8003b94:	08003c0f 	.word	0x08003c0f
 8003b98:	08003c0f 	.word	0x08003c0f
 8003b9c:	08003c0f 	.word	0x08003c0f
 8003ba0:	08003c0f 	.word	0x08003c0f
 8003ba4:	08003c0f 	.word	0x08003c0f
 8003ba8:	08003c0f 	.word	0x08003c0f
 8003bac:	08003c0f 	.word	0x08003c0f
 8003bb0:	2b6e      	cmp	r3, #110	@ 0x6e
 8003bb2:	d809      	bhi.n	8003bc8 <_scanf_float+0x13c>
 8003bb4:	2b60      	cmp	r3, #96	@ 0x60
 8003bb6:	d8b1      	bhi.n	8003b1c <_scanf_float+0x90>
 8003bb8:	2b54      	cmp	r3, #84	@ 0x54
 8003bba:	d07b      	beq.n	8003cb4 <_scanf_float+0x228>
 8003bbc:	2b59      	cmp	r3, #89	@ 0x59
 8003bbe:	d198      	bne.n	8003af2 <_scanf_float+0x66>
 8003bc0:	2d07      	cmp	r5, #7
 8003bc2:	d196      	bne.n	8003af2 <_scanf_float+0x66>
 8003bc4:	2508      	movs	r5, #8
 8003bc6:	e02c      	b.n	8003c22 <_scanf_float+0x196>
 8003bc8:	2b74      	cmp	r3, #116	@ 0x74
 8003bca:	d073      	beq.n	8003cb4 <_scanf_float+0x228>
 8003bcc:	2b79      	cmp	r3, #121	@ 0x79
 8003bce:	e7f6      	b.n	8003bbe <_scanf_float+0x132>
 8003bd0:	6821      	ldr	r1, [r4, #0]
 8003bd2:	05c8      	lsls	r0, r1, #23
 8003bd4:	d51b      	bpl.n	8003c0e <_scanf_float+0x182>
 8003bd6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8003bda:	6021      	str	r1, [r4, #0]
 8003bdc:	f109 0901 	add.w	r9, r9, #1
 8003be0:	f1bb 0f00 	cmp.w	fp, #0
 8003be4:	d003      	beq.n	8003bee <_scanf_float+0x162>
 8003be6:	3201      	adds	r2, #1
 8003be8:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 8003bec:	60a2      	str	r2, [r4, #8]
 8003bee:	68a3      	ldr	r3, [r4, #8]
 8003bf0:	3b01      	subs	r3, #1
 8003bf2:	60a3      	str	r3, [r4, #8]
 8003bf4:	6923      	ldr	r3, [r4, #16]
 8003bf6:	3301      	adds	r3, #1
 8003bf8:	6123      	str	r3, [r4, #16]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	3b01      	subs	r3, #1
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	607b      	str	r3, [r7, #4]
 8003c02:	f340 8087 	ble.w	8003d14 <_scanf_float+0x288>
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	3301      	adds	r3, #1
 8003c0a:	603b      	str	r3, [r7, #0]
 8003c0c:	e764      	b.n	8003ad8 <_scanf_float+0x4c>
 8003c0e:	eb1a 0105 	adds.w	r1, sl, r5
 8003c12:	f47f af6e 	bne.w	8003af2 <_scanf_float+0x66>
 8003c16:	460d      	mov	r5, r1
 8003c18:	468a      	mov	sl, r1
 8003c1a:	6822      	ldr	r2, [r4, #0]
 8003c1c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8003c20:	6022      	str	r2, [r4, #0]
 8003c22:	f806 3b01 	strb.w	r3, [r6], #1
 8003c26:	e7e2      	b.n	8003bee <_scanf_float+0x162>
 8003c28:	6822      	ldr	r2, [r4, #0]
 8003c2a:	0610      	lsls	r0, r2, #24
 8003c2c:	f57f af61 	bpl.w	8003af2 <_scanf_float+0x66>
 8003c30:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003c34:	6022      	str	r2, [r4, #0]
 8003c36:	e7f4      	b.n	8003c22 <_scanf_float+0x196>
 8003c38:	f1ba 0f00 	cmp.w	sl, #0
 8003c3c:	d10e      	bne.n	8003c5c <_scanf_float+0x1d0>
 8003c3e:	f1b9 0f00 	cmp.w	r9, #0
 8003c42:	d10e      	bne.n	8003c62 <_scanf_float+0x1d6>
 8003c44:	6822      	ldr	r2, [r4, #0]
 8003c46:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8003c4a:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8003c4e:	d108      	bne.n	8003c62 <_scanf_float+0x1d6>
 8003c50:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8003c54:	f04f 0a01 	mov.w	sl, #1
 8003c58:	6022      	str	r2, [r4, #0]
 8003c5a:	e7e2      	b.n	8003c22 <_scanf_float+0x196>
 8003c5c:	f1ba 0f02 	cmp.w	sl, #2
 8003c60:	d055      	beq.n	8003d0e <_scanf_float+0x282>
 8003c62:	2d01      	cmp	r5, #1
 8003c64:	d002      	beq.n	8003c6c <_scanf_float+0x1e0>
 8003c66:	2d04      	cmp	r5, #4
 8003c68:	f47f af43 	bne.w	8003af2 <_scanf_float+0x66>
 8003c6c:	3501      	adds	r5, #1
 8003c6e:	b2ed      	uxtb	r5, r5
 8003c70:	e7d7      	b.n	8003c22 <_scanf_float+0x196>
 8003c72:	f1ba 0f01 	cmp.w	sl, #1
 8003c76:	f47f af3c 	bne.w	8003af2 <_scanf_float+0x66>
 8003c7a:	f04f 0a02 	mov.w	sl, #2
 8003c7e:	e7d0      	b.n	8003c22 <_scanf_float+0x196>
 8003c80:	b97d      	cbnz	r5, 8003ca2 <_scanf_float+0x216>
 8003c82:	f1b9 0f00 	cmp.w	r9, #0
 8003c86:	f47f af37 	bne.w	8003af8 <_scanf_float+0x6c>
 8003c8a:	6822      	ldr	r2, [r4, #0]
 8003c8c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8003c90:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8003c94:	f040 8103 	bne.w	8003e9e <_scanf_float+0x412>
 8003c98:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8003c9c:	2501      	movs	r5, #1
 8003c9e:	6022      	str	r2, [r4, #0]
 8003ca0:	e7bf      	b.n	8003c22 <_scanf_float+0x196>
 8003ca2:	2d03      	cmp	r5, #3
 8003ca4:	d0e2      	beq.n	8003c6c <_scanf_float+0x1e0>
 8003ca6:	2d05      	cmp	r5, #5
 8003ca8:	e7de      	b.n	8003c68 <_scanf_float+0x1dc>
 8003caa:	2d02      	cmp	r5, #2
 8003cac:	f47f af21 	bne.w	8003af2 <_scanf_float+0x66>
 8003cb0:	2503      	movs	r5, #3
 8003cb2:	e7b6      	b.n	8003c22 <_scanf_float+0x196>
 8003cb4:	2d06      	cmp	r5, #6
 8003cb6:	f47f af1c 	bne.w	8003af2 <_scanf_float+0x66>
 8003cba:	2507      	movs	r5, #7
 8003cbc:	e7b1      	b.n	8003c22 <_scanf_float+0x196>
 8003cbe:	6822      	ldr	r2, [r4, #0]
 8003cc0:	0591      	lsls	r1, r2, #22
 8003cc2:	f57f af16 	bpl.w	8003af2 <_scanf_float+0x66>
 8003cc6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8003cca:	6022      	str	r2, [r4, #0]
 8003ccc:	f8cd 9008 	str.w	r9, [sp, #8]
 8003cd0:	e7a7      	b.n	8003c22 <_scanf_float+0x196>
 8003cd2:	6822      	ldr	r2, [r4, #0]
 8003cd4:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8003cd8:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8003cdc:	d006      	beq.n	8003cec <_scanf_float+0x260>
 8003cde:	0550      	lsls	r0, r2, #21
 8003ce0:	f57f af07 	bpl.w	8003af2 <_scanf_float+0x66>
 8003ce4:	f1b9 0f00 	cmp.w	r9, #0
 8003ce8:	f000 80d9 	beq.w	8003e9e <_scanf_float+0x412>
 8003cec:	0591      	lsls	r1, r2, #22
 8003cee:	bf58      	it	pl
 8003cf0:	9902      	ldrpl	r1, [sp, #8]
 8003cf2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8003cf6:	bf58      	it	pl
 8003cf8:	eba9 0101 	subpl.w	r1, r9, r1
 8003cfc:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8003d00:	f04f 0900 	mov.w	r9, #0
 8003d04:	bf58      	it	pl
 8003d06:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8003d0a:	6022      	str	r2, [r4, #0]
 8003d0c:	e789      	b.n	8003c22 <_scanf_float+0x196>
 8003d0e:	f04f 0a03 	mov.w	sl, #3
 8003d12:	e786      	b.n	8003c22 <_scanf_float+0x196>
 8003d14:	4639      	mov	r1, r7
 8003d16:	4640      	mov	r0, r8
 8003d18:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8003d1c:	4798      	blx	r3
 8003d1e:	2800      	cmp	r0, #0
 8003d20:	f43f aeda 	beq.w	8003ad8 <_scanf_float+0x4c>
 8003d24:	e6e5      	b.n	8003af2 <_scanf_float+0x66>
 8003d26:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003d2a:	463a      	mov	r2, r7
 8003d2c:	4640      	mov	r0, r8
 8003d2e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003d32:	4798      	blx	r3
 8003d34:	6923      	ldr	r3, [r4, #16]
 8003d36:	3b01      	subs	r3, #1
 8003d38:	6123      	str	r3, [r4, #16]
 8003d3a:	e6e7      	b.n	8003b0c <_scanf_float+0x80>
 8003d3c:	1e6b      	subs	r3, r5, #1
 8003d3e:	2b06      	cmp	r3, #6
 8003d40:	d824      	bhi.n	8003d8c <_scanf_float+0x300>
 8003d42:	2d02      	cmp	r5, #2
 8003d44:	d836      	bhi.n	8003db4 <_scanf_float+0x328>
 8003d46:	9b01      	ldr	r3, [sp, #4]
 8003d48:	429e      	cmp	r6, r3
 8003d4a:	f67f aee3 	bls.w	8003b14 <_scanf_float+0x88>
 8003d4e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003d52:	463a      	mov	r2, r7
 8003d54:	4640      	mov	r0, r8
 8003d56:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003d5a:	4798      	blx	r3
 8003d5c:	6923      	ldr	r3, [r4, #16]
 8003d5e:	3b01      	subs	r3, #1
 8003d60:	6123      	str	r3, [r4, #16]
 8003d62:	e7f0      	b.n	8003d46 <_scanf_float+0x2ba>
 8003d64:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003d68:	463a      	mov	r2, r7
 8003d6a:	4640      	mov	r0, r8
 8003d6c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8003d70:	4798      	blx	r3
 8003d72:	6923      	ldr	r3, [r4, #16]
 8003d74:	3b01      	subs	r3, #1
 8003d76:	6123      	str	r3, [r4, #16]
 8003d78:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8003d7c:	fa5f fa8a 	uxtb.w	sl, sl
 8003d80:	f1ba 0f02 	cmp.w	sl, #2
 8003d84:	d1ee      	bne.n	8003d64 <_scanf_float+0x2d8>
 8003d86:	3d03      	subs	r5, #3
 8003d88:	b2ed      	uxtb	r5, r5
 8003d8a:	1b76      	subs	r6, r6, r5
 8003d8c:	6823      	ldr	r3, [r4, #0]
 8003d8e:	05da      	lsls	r2, r3, #23
 8003d90:	d530      	bpl.n	8003df4 <_scanf_float+0x368>
 8003d92:	055b      	lsls	r3, r3, #21
 8003d94:	d511      	bpl.n	8003dba <_scanf_float+0x32e>
 8003d96:	9b01      	ldr	r3, [sp, #4]
 8003d98:	429e      	cmp	r6, r3
 8003d9a:	f67f aebb 	bls.w	8003b14 <_scanf_float+0x88>
 8003d9e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003da2:	463a      	mov	r2, r7
 8003da4:	4640      	mov	r0, r8
 8003da6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003daa:	4798      	blx	r3
 8003dac:	6923      	ldr	r3, [r4, #16]
 8003dae:	3b01      	subs	r3, #1
 8003db0:	6123      	str	r3, [r4, #16]
 8003db2:	e7f0      	b.n	8003d96 <_scanf_float+0x30a>
 8003db4:	46aa      	mov	sl, r5
 8003db6:	46b3      	mov	fp, r6
 8003db8:	e7de      	b.n	8003d78 <_scanf_float+0x2ec>
 8003dba:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8003dbe:	6923      	ldr	r3, [r4, #16]
 8003dc0:	2965      	cmp	r1, #101	@ 0x65
 8003dc2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8003dc6:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 8003dca:	6123      	str	r3, [r4, #16]
 8003dcc:	d00c      	beq.n	8003de8 <_scanf_float+0x35c>
 8003dce:	2945      	cmp	r1, #69	@ 0x45
 8003dd0:	d00a      	beq.n	8003de8 <_scanf_float+0x35c>
 8003dd2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003dd6:	463a      	mov	r2, r7
 8003dd8:	4640      	mov	r0, r8
 8003dda:	4798      	blx	r3
 8003ddc:	6923      	ldr	r3, [r4, #16]
 8003dde:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8003de2:	3b01      	subs	r3, #1
 8003de4:	1eb5      	subs	r5, r6, #2
 8003de6:	6123      	str	r3, [r4, #16]
 8003de8:	463a      	mov	r2, r7
 8003dea:	4640      	mov	r0, r8
 8003dec:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003df0:	4798      	blx	r3
 8003df2:	462e      	mov	r6, r5
 8003df4:	6822      	ldr	r2, [r4, #0]
 8003df6:	f012 0210 	ands.w	r2, r2, #16
 8003dfa:	d001      	beq.n	8003e00 <_scanf_float+0x374>
 8003dfc:	2000      	movs	r0, #0
 8003dfe:	e68a      	b.n	8003b16 <_scanf_float+0x8a>
 8003e00:	7032      	strb	r2, [r6, #0]
 8003e02:	6823      	ldr	r3, [r4, #0]
 8003e04:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003e08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e0c:	d11c      	bne.n	8003e48 <_scanf_float+0x3bc>
 8003e0e:	9b02      	ldr	r3, [sp, #8]
 8003e10:	454b      	cmp	r3, r9
 8003e12:	eba3 0209 	sub.w	r2, r3, r9
 8003e16:	d123      	bne.n	8003e60 <_scanf_float+0x3d4>
 8003e18:	2200      	movs	r2, #0
 8003e1a:	4640      	mov	r0, r8
 8003e1c:	9901      	ldr	r1, [sp, #4]
 8003e1e:	f000 ff03 	bl	8004c28 <_strtod_r>
 8003e22:	9b03      	ldr	r3, [sp, #12]
 8003e24:	6825      	ldr	r5, [r4, #0]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f015 0f02 	tst.w	r5, #2
 8003e2c:	4606      	mov	r6, r0
 8003e2e:	460f      	mov	r7, r1
 8003e30:	f103 0204 	add.w	r2, r3, #4
 8003e34:	d01f      	beq.n	8003e76 <_scanf_float+0x3ea>
 8003e36:	9903      	ldr	r1, [sp, #12]
 8003e38:	600a      	str	r2, [r1, #0]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	e9c3 6700 	strd	r6, r7, [r3]
 8003e40:	68e3      	ldr	r3, [r4, #12]
 8003e42:	3301      	adds	r3, #1
 8003e44:	60e3      	str	r3, [r4, #12]
 8003e46:	e7d9      	b.n	8003dfc <_scanf_float+0x370>
 8003e48:	9b04      	ldr	r3, [sp, #16]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d0e4      	beq.n	8003e18 <_scanf_float+0x38c>
 8003e4e:	9905      	ldr	r1, [sp, #20]
 8003e50:	230a      	movs	r3, #10
 8003e52:	4640      	mov	r0, r8
 8003e54:	3101      	adds	r1, #1
 8003e56:	f000 ff67 	bl	8004d28 <_strtol_r>
 8003e5a:	9b04      	ldr	r3, [sp, #16]
 8003e5c:	9e05      	ldr	r6, [sp, #20]
 8003e5e:	1ac2      	subs	r2, r0, r3
 8003e60:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8003e64:	429e      	cmp	r6, r3
 8003e66:	bf28      	it	cs
 8003e68:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8003e6c:	4630      	mov	r0, r6
 8003e6e:	490d      	ldr	r1, [pc, #52]	@ (8003ea4 <_scanf_float+0x418>)
 8003e70:	f000 f81c 	bl	8003eac <siprintf>
 8003e74:	e7d0      	b.n	8003e18 <_scanf_float+0x38c>
 8003e76:	076d      	lsls	r5, r5, #29
 8003e78:	d4dd      	bmi.n	8003e36 <_scanf_float+0x3aa>
 8003e7a:	9d03      	ldr	r5, [sp, #12]
 8003e7c:	602a      	str	r2, [r5, #0]
 8003e7e:	681d      	ldr	r5, [r3, #0]
 8003e80:	4602      	mov	r2, r0
 8003e82:	460b      	mov	r3, r1
 8003e84:	f7fc fdc2 	bl	8000a0c <__aeabi_dcmpun>
 8003e88:	b120      	cbz	r0, 8003e94 <_scanf_float+0x408>
 8003e8a:	4807      	ldr	r0, [pc, #28]	@ (8003ea8 <_scanf_float+0x41c>)
 8003e8c:	f000 ffda 	bl	8004e44 <nanf>
 8003e90:	6028      	str	r0, [r5, #0]
 8003e92:	e7d5      	b.n	8003e40 <_scanf_float+0x3b4>
 8003e94:	4630      	mov	r0, r6
 8003e96:	4639      	mov	r1, r7
 8003e98:	f7fc fe16 	bl	8000ac8 <__aeabi_d2f>
 8003e9c:	e7f8      	b.n	8003e90 <_scanf_float+0x404>
 8003e9e:	f04f 0900 	mov.w	r9, #0
 8003ea2:	e62d      	b.n	8003b00 <_scanf_float+0x74>
 8003ea4:	080078fe 	.word	0x080078fe
 8003ea8:	08007cf3 	.word	0x08007cf3

08003eac <siprintf>:
 8003eac:	b40e      	push	{r1, r2, r3}
 8003eae:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003eb2:	b500      	push	{lr}
 8003eb4:	b09c      	sub	sp, #112	@ 0x70
 8003eb6:	ab1d      	add	r3, sp, #116	@ 0x74
 8003eb8:	9002      	str	r0, [sp, #8]
 8003eba:	9006      	str	r0, [sp, #24]
 8003ebc:	9107      	str	r1, [sp, #28]
 8003ebe:	9104      	str	r1, [sp, #16]
 8003ec0:	4808      	ldr	r0, [pc, #32]	@ (8003ee4 <siprintf+0x38>)
 8003ec2:	4909      	ldr	r1, [pc, #36]	@ (8003ee8 <siprintf+0x3c>)
 8003ec4:	f853 2b04 	ldr.w	r2, [r3], #4
 8003ec8:	9105      	str	r1, [sp, #20]
 8003eca:	6800      	ldr	r0, [r0, #0]
 8003ecc:	a902      	add	r1, sp, #8
 8003ece:	9301      	str	r3, [sp, #4]
 8003ed0:	f002 f9a2 	bl	8006218 <_svfiprintf_r>
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	9b02      	ldr	r3, [sp, #8]
 8003ed8:	701a      	strb	r2, [r3, #0]
 8003eda:	b01c      	add	sp, #112	@ 0x70
 8003edc:	f85d eb04 	ldr.w	lr, [sp], #4
 8003ee0:	b003      	add	sp, #12
 8003ee2:	4770      	bx	lr
 8003ee4:	20000184 	.word	0x20000184
 8003ee8:	ffff0208 	.word	0xffff0208

08003eec <std>:
 8003eec:	2300      	movs	r3, #0
 8003eee:	b510      	push	{r4, lr}
 8003ef0:	4604      	mov	r4, r0
 8003ef2:	e9c0 3300 	strd	r3, r3, [r0]
 8003ef6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003efa:	6083      	str	r3, [r0, #8]
 8003efc:	8181      	strh	r1, [r0, #12]
 8003efe:	6643      	str	r3, [r0, #100]	@ 0x64
 8003f00:	81c2      	strh	r2, [r0, #14]
 8003f02:	6183      	str	r3, [r0, #24]
 8003f04:	4619      	mov	r1, r3
 8003f06:	2208      	movs	r2, #8
 8003f08:	305c      	adds	r0, #92	@ 0x5c
 8003f0a:	f000 ff3f 	bl	8004d8c <memset>
 8003f0e:	4b0d      	ldr	r3, [pc, #52]	@ (8003f44 <std+0x58>)
 8003f10:	6224      	str	r4, [r4, #32]
 8003f12:	6263      	str	r3, [r4, #36]	@ 0x24
 8003f14:	4b0c      	ldr	r3, [pc, #48]	@ (8003f48 <std+0x5c>)
 8003f16:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003f18:	4b0c      	ldr	r3, [pc, #48]	@ (8003f4c <std+0x60>)
 8003f1a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003f1c:	4b0c      	ldr	r3, [pc, #48]	@ (8003f50 <std+0x64>)
 8003f1e:	6323      	str	r3, [r4, #48]	@ 0x30
 8003f20:	4b0c      	ldr	r3, [pc, #48]	@ (8003f54 <std+0x68>)
 8003f22:	429c      	cmp	r4, r3
 8003f24:	d006      	beq.n	8003f34 <std+0x48>
 8003f26:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003f2a:	4294      	cmp	r4, r2
 8003f2c:	d002      	beq.n	8003f34 <std+0x48>
 8003f2e:	33d0      	adds	r3, #208	@ 0xd0
 8003f30:	429c      	cmp	r4, r3
 8003f32:	d105      	bne.n	8003f40 <std+0x54>
 8003f34:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003f38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f3c:	f000 bf5c 	b.w	8004df8 <__retarget_lock_init_recursive>
 8003f40:	bd10      	pop	{r4, pc}
 8003f42:	bf00      	nop
 8003f44:	0800703d 	.word	0x0800703d
 8003f48:	0800705f 	.word	0x0800705f
 8003f4c:	08007097 	.word	0x08007097
 8003f50:	080070bb 	.word	0x080070bb
 8003f54:	20000300 	.word	0x20000300

08003f58 <stdio_exit_handler>:
 8003f58:	4a02      	ldr	r2, [pc, #8]	@ (8003f64 <stdio_exit_handler+0xc>)
 8003f5a:	4903      	ldr	r1, [pc, #12]	@ (8003f68 <stdio_exit_handler+0x10>)
 8003f5c:	4803      	ldr	r0, [pc, #12]	@ (8003f6c <stdio_exit_handler+0x14>)
 8003f5e:	f000 bee5 	b.w	8004d2c <_fwalk_sglue>
 8003f62:	bf00      	nop
 8003f64:	2000000c 	.word	0x2000000c
 8003f68:	08006689 	.word	0x08006689
 8003f6c:	20000188 	.word	0x20000188

08003f70 <cleanup_stdio>:
 8003f70:	6841      	ldr	r1, [r0, #4]
 8003f72:	4b0c      	ldr	r3, [pc, #48]	@ (8003fa4 <cleanup_stdio+0x34>)
 8003f74:	b510      	push	{r4, lr}
 8003f76:	4299      	cmp	r1, r3
 8003f78:	4604      	mov	r4, r0
 8003f7a:	d001      	beq.n	8003f80 <cleanup_stdio+0x10>
 8003f7c:	f002 fb84 	bl	8006688 <_fflush_r>
 8003f80:	68a1      	ldr	r1, [r4, #8]
 8003f82:	4b09      	ldr	r3, [pc, #36]	@ (8003fa8 <cleanup_stdio+0x38>)
 8003f84:	4299      	cmp	r1, r3
 8003f86:	d002      	beq.n	8003f8e <cleanup_stdio+0x1e>
 8003f88:	4620      	mov	r0, r4
 8003f8a:	f002 fb7d 	bl	8006688 <_fflush_r>
 8003f8e:	68e1      	ldr	r1, [r4, #12]
 8003f90:	4b06      	ldr	r3, [pc, #24]	@ (8003fac <cleanup_stdio+0x3c>)
 8003f92:	4299      	cmp	r1, r3
 8003f94:	d004      	beq.n	8003fa0 <cleanup_stdio+0x30>
 8003f96:	4620      	mov	r0, r4
 8003f98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f9c:	f002 bb74 	b.w	8006688 <_fflush_r>
 8003fa0:	bd10      	pop	{r4, pc}
 8003fa2:	bf00      	nop
 8003fa4:	20000300 	.word	0x20000300
 8003fa8:	20000368 	.word	0x20000368
 8003fac:	200003d0 	.word	0x200003d0

08003fb0 <global_stdio_init.part.0>:
 8003fb0:	b510      	push	{r4, lr}
 8003fb2:	4b0b      	ldr	r3, [pc, #44]	@ (8003fe0 <global_stdio_init.part.0+0x30>)
 8003fb4:	4c0b      	ldr	r4, [pc, #44]	@ (8003fe4 <global_stdio_init.part.0+0x34>)
 8003fb6:	4a0c      	ldr	r2, [pc, #48]	@ (8003fe8 <global_stdio_init.part.0+0x38>)
 8003fb8:	4620      	mov	r0, r4
 8003fba:	601a      	str	r2, [r3, #0]
 8003fbc:	2104      	movs	r1, #4
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f7ff ff94 	bl	8003eec <std>
 8003fc4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003fc8:	2201      	movs	r2, #1
 8003fca:	2109      	movs	r1, #9
 8003fcc:	f7ff ff8e 	bl	8003eec <std>
 8003fd0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003fd4:	2202      	movs	r2, #2
 8003fd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003fda:	2112      	movs	r1, #18
 8003fdc:	f7ff bf86 	b.w	8003eec <std>
 8003fe0:	20000438 	.word	0x20000438
 8003fe4:	20000300 	.word	0x20000300
 8003fe8:	08003f59 	.word	0x08003f59

08003fec <__sfp_lock_acquire>:
 8003fec:	4801      	ldr	r0, [pc, #4]	@ (8003ff4 <__sfp_lock_acquire+0x8>)
 8003fee:	f000 bf04 	b.w	8004dfa <__retarget_lock_acquire_recursive>
 8003ff2:	bf00      	nop
 8003ff4:	2000043d 	.word	0x2000043d

08003ff8 <__sfp_lock_release>:
 8003ff8:	4801      	ldr	r0, [pc, #4]	@ (8004000 <__sfp_lock_release+0x8>)
 8003ffa:	f000 beff 	b.w	8004dfc <__retarget_lock_release_recursive>
 8003ffe:	bf00      	nop
 8004000:	2000043d 	.word	0x2000043d

08004004 <__sinit>:
 8004004:	b510      	push	{r4, lr}
 8004006:	4604      	mov	r4, r0
 8004008:	f7ff fff0 	bl	8003fec <__sfp_lock_acquire>
 800400c:	6a23      	ldr	r3, [r4, #32]
 800400e:	b11b      	cbz	r3, 8004018 <__sinit+0x14>
 8004010:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004014:	f7ff bff0 	b.w	8003ff8 <__sfp_lock_release>
 8004018:	4b04      	ldr	r3, [pc, #16]	@ (800402c <__sinit+0x28>)
 800401a:	6223      	str	r3, [r4, #32]
 800401c:	4b04      	ldr	r3, [pc, #16]	@ (8004030 <__sinit+0x2c>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d1f5      	bne.n	8004010 <__sinit+0xc>
 8004024:	f7ff ffc4 	bl	8003fb0 <global_stdio_init.part.0>
 8004028:	e7f2      	b.n	8004010 <__sinit+0xc>
 800402a:	bf00      	nop
 800402c:	08003f71 	.word	0x08003f71
 8004030:	20000438 	.word	0x20000438

08004034 <sulp>:
 8004034:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004038:	460f      	mov	r7, r1
 800403a:	4690      	mov	r8, r2
 800403c:	f002 feca 	bl	8006dd4 <__ulp>
 8004040:	4604      	mov	r4, r0
 8004042:	460d      	mov	r5, r1
 8004044:	f1b8 0f00 	cmp.w	r8, #0
 8004048:	d011      	beq.n	800406e <sulp+0x3a>
 800404a:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800404e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8004052:	2b00      	cmp	r3, #0
 8004054:	dd0b      	ble.n	800406e <sulp+0x3a>
 8004056:	2400      	movs	r4, #0
 8004058:	051b      	lsls	r3, r3, #20
 800405a:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800405e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8004062:	4622      	mov	r2, r4
 8004064:	462b      	mov	r3, r5
 8004066:	f7fc fa37 	bl	80004d8 <__aeabi_dmul>
 800406a:	4604      	mov	r4, r0
 800406c:	460d      	mov	r5, r1
 800406e:	4620      	mov	r0, r4
 8004070:	4629      	mov	r1, r5
 8004072:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08004078 <_strtod_l>:
 8004078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800407c:	b09f      	sub	sp, #124	@ 0x7c
 800407e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8004080:	2200      	movs	r2, #0
 8004082:	460c      	mov	r4, r1
 8004084:	921a      	str	r2, [sp, #104]	@ 0x68
 8004086:	f04f 0a00 	mov.w	sl, #0
 800408a:	f04f 0b00 	mov.w	fp, #0
 800408e:	460a      	mov	r2, r1
 8004090:	9005      	str	r0, [sp, #20]
 8004092:	9219      	str	r2, [sp, #100]	@ 0x64
 8004094:	7811      	ldrb	r1, [r2, #0]
 8004096:	292b      	cmp	r1, #43	@ 0x2b
 8004098:	d048      	beq.n	800412c <_strtod_l+0xb4>
 800409a:	d836      	bhi.n	800410a <_strtod_l+0x92>
 800409c:	290d      	cmp	r1, #13
 800409e:	d830      	bhi.n	8004102 <_strtod_l+0x8a>
 80040a0:	2908      	cmp	r1, #8
 80040a2:	d830      	bhi.n	8004106 <_strtod_l+0x8e>
 80040a4:	2900      	cmp	r1, #0
 80040a6:	d039      	beq.n	800411c <_strtod_l+0xa4>
 80040a8:	2200      	movs	r2, #0
 80040aa:	920b      	str	r2, [sp, #44]	@ 0x2c
 80040ac:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80040ae:	782a      	ldrb	r2, [r5, #0]
 80040b0:	2a30      	cmp	r2, #48	@ 0x30
 80040b2:	f040 80b1 	bne.w	8004218 <_strtod_l+0x1a0>
 80040b6:	786a      	ldrb	r2, [r5, #1]
 80040b8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80040bc:	2a58      	cmp	r2, #88	@ 0x58
 80040be:	d16c      	bne.n	800419a <_strtod_l+0x122>
 80040c0:	9302      	str	r3, [sp, #8]
 80040c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80040c4:	4a8e      	ldr	r2, [pc, #568]	@ (8004300 <_strtod_l+0x288>)
 80040c6:	9301      	str	r3, [sp, #4]
 80040c8:	ab1a      	add	r3, sp, #104	@ 0x68
 80040ca:	9300      	str	r3, [sp, #0]
 80040cc:	9805      	ldr	r0, [sp, #20]
 80040ce:	ab1b      	add	r3, sp, #108	@ 0x6c
 80040d0:	a919      	add	r1, sp, #100	@ 0x64
 80040d2:	f001 fd75 	bl	8005bc0 <__gethex>
 80040d6:	f010 060f 	ands.w	r6, r0, #15
 80040da:	4604      	mov	r4, r0
 80040dc:	d005      	beq.n	80040ea <_strtod_l+0x72>
 80040de:	2e06      	cmp	r6, #6
 80040e0:	d126      	bne.n	8004130 <_strtod_l+0xb8>
 80040e2:	2300      	movs	r3, #0
 80040e4:	3501      	adds	r5, #1
 80040e6:	9519      	str	r5, [sp, #100]	@ 0x64
 80040e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80040ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	f040 8584 	bne.w	8004bfa <_strtod_l+0xb82>
 80040f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80040f4:	b1bb      	cbz	r3, 8004126 <_strtod_l+0xae>
 80040f6:	4650      	mov	r0, sl
 80040f8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 80040fc:	b01f      	add	sp, #124	@ 0x7c
 80040fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004102:	2920      	cmp	r1, #32
 8004104:	d1d0      	bne.n	80040a8 <_strtod_l+0x30>
 8004106:	3201      	adds	r2, #1
 8004108:	e7c3      	b.n	8004092 <_strtod_l+0x1a>
 800410a:	292d      	cmp	r1, #45	@ 0x2d
 800410c:	d1cc      	bne.n	80040a8 <_strtod_l+0x30>
 800410e:	2101      	movs	r1, #1
 8004110:	910b      	str	r1, [sp, #44]	@ 0x2c
 8004112:	1c51      	adds	r1, r2, #1
 8004114:	9119      	str	r1, [sp, #100]	@ 0x64
 8004116:	7852      	ldrb	r2, [r2, #1]
 8004118:	2a00      	cmp	r2, #0
 800411a:	d1c7      	bne.n	80040ac <_strtod_l+0x34>
 800411c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800411e:	9419      	str	r4, [sp, #100]	@ 0x64
 8004120:	2b00      	cmp	r3, #0
 8004122:	f040 8568 	bne.w	8004bf6 <_strtod_l+0xb7e>
 8004126:	4650      	mov	r0, sl
 8004128:	4659      	mov	r1, fp
 800412a:	e7e7      	b.n	80040fc <_strtod_l+0x84>
 800412c:	2100      	movs	r1, #0
 800412e:	e7ef      	b.n	8004110 <_strtod_l+0x98>
 8004130:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8004132:	b13a      	cbz	r2, 8004144 <_strtod_l+0xcc>
 8004134:	2135      	movs	r1, #53	@ 0x35
 8004136:	a81c      	add	r0, sp, #112	@ 0x70
 8004138:	f002 ff3c 	bl	8006fb4 <__copybits>
 800413c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800413e:	9805      	ldr	r0, [sp, #20]
 8004140:	f002 fb16 	bl	8006770 <_Bfree>
 8004144:	3e01      	subs	r6, #1
 8004146:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8004148:	2e04      	cmp	r6, #4
 800414a:	d806      	bhi.n	800415a <_strtod_l+0xe2>
 800414c:	e8df f006 	tbb	[pc, r6]
 8004150:	201d0314 	.word	0x201d0314
 8004154:	14          	.byte	0x14
 8004155:	00          	.byte	0x00
 8004156:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800415a:	05e1      	lsls	r1, r4, #23
 800415c:	bf48      	it	mi
 800415e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8004162:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8004166:	0d1b      	lsrs	r3, r3, #20
 8004168:	051b      	lsls	r3, r3, #20
 800416a:	2b00      	cmp	r3, #0
 800416c:	d1bd      	bne.n	80040ea <_strtod_l+0x72>
 800416e:	f000 fe19 	bl	8004da4 <__errno>
 8004172:	2322      	movs	r3, #34	@ 0x22
 8004174:	6003      	str	r3, [r0, #0]
 8004176:	e7b8      	b.n	80040ea <_strtod_l+0x72>
 8004178:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800417c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8004180:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004184:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8004188:	e7e7      	b.n	800415a <_strtod_l+0xe2>
 800418a:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8004304 <_strtod_l+0x28c>
 800418e:	e7e4      	b.n	800415a <_strtod_l+0xe2>
 8004190:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8004194:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8004198:	e7df      	b.n	800415a <_strtod_l+0xe2>
 800419a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800419c:	1c5a      	adds	r2, r3, #1
 800419e:	9219      	str	r2, [sp, #100]	@ 0x64
 80041a0:	785b      	ldrb	r3, [r3, #1]
 80041a2:	2b30      	cmp	r3, #48	@ 0x30
 80041a4:	d0f9      	beq.n	800419a <_strtod_l+0x122>
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d09f      	beq.n	80040ea <_strtod_l+0x72>
 80041aa:	2301      	movs	r3, #1
 80041ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80041ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80041b0:	220a      	movs	r2, #10
 80041b2:	930c      	str	r3, [sp, #48]	@ 0x30
 80041b4:	2300      	movs	r3, #0
 80041b6:	461f      	mov	r7, r3
 80041b8:	9308      	str	r3, [sp, #32]
 80041ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80041bc:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80041be:	7805      	ldrb	r5, [r0, #0]
 80041c0:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80041c4:	b2d9      	uxtb	r1, r3
 80041c6:	2909      	cmp	r1, #9
 80041c8:	d928      	bls.n	800421c <_strtod_l+0x1a4>
 80041ca:	2201      	movs	r2, #1
 80041cc:	494e      	ldr	r1, [pc, #312]	@ (8004308 <_strtod_l+0x290>)
 80041ce:	f000 fdcb 	bl	8004d68 <strncmp>
 80041d2:	2800      	cmp	r0, #0
 80041d4:	d032      	beq.n	800423c <_strtod_l+0x1c4>
 80041d6:	2000      	movs	r0, #0
 80041d8:	462a      	mov	r2, r5
 80041da:	4681      	mov	r9, r0
 80041dc:	463d      	mov	r5, r7
 80041de:	4603      	mov	r3, r0
 80041e0:	2a65      	cmp	r2, #101	@ 0x65
 80041e2:	d001      	beq.n	80041e8 <_strtod_l+0x170>
 80041e4:	2a45      	cmp	r2, #69	@ 0x45
 80041e6:	d114      	bne.n	8004212 <_strtod_l+0x19a>
 80041e8:	b91d      	cbnz	r5, 80041f2 <_strtod_l+0x17a>
 80041ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80041ec:	4302      	orrs	r2, r0
 80041ee:	d095      	beq.n	800411c <_strtod_l+0xa4>
 80041f0:	2500      	movs	r5, #0
 80041f2:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80041f4:	1c62      	adds	r2, r4, #1
 80041f6:	9219      	str	r2, [sp, #100]	@ 0x64
 80041f8:	7862      	ldrb	r2, [r4, #1]
 80041fa:	2a2b      	cmp	r2, #43	@ 0x2b
 80041fc:	d077      	beq.n	80042ee <_strtod_l+0x276>
 80041fe:	2a2d      	cmp	r2, #45	@ 0x2d
 8004200:	d07b      	beq.n	80042fa <_strtod_l+0x282>
 8004202:	f04f 0c00 	mov.w	ip, #0
 8004206:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800420a:	2909      	cmp	r1, #9
 800420c:	f240 8082 	bls.w	8004314 <_strtod_l+0x29c>
 8004210:	9419      	str	r4, [sp, #100]	@ 0x64
 8004212:	f04f 0800 	mov.w	r8, #0
 8004216:	e0a2      	b.n	800435e <_strtod_l+0x2e6>
 8004218:	2300      	movs	r3, #0
 800421a:	e7c7      	b.n	80041ac <_strtod_l+0x134>
 800421c:	2f08      	cmp	r7, #8
 800421e:	bfd5      	itete	le
 8004220:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8004222:	9908      	ldrgt	r1, [sp, #32]
 8004224:	fb02 3301 	mlale	r3, r2, r1, r3
 8004228:	fb02 3301 	mlagt	r3, r2, r1, r3
 800422c:	f100 0001 	add.w	r0, r0, #1
 8004230:	bfd4      	ite	le
 8004232:	930a      	strle	r3, [sp, #40]	@ 0x28
 8004234:	9308      	strgt	r3, [sp, #32]
 8004236:	3701      	adds	r7, #1
 8004238:	9019      	str	r0, [sp, #100]	@ 0x64
 800423a:	e7bf      	b.n	80041bc <_strtod_l+0x144>
 800423c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800423e:	1c5a      	adds	r2, r3, #1
 8004240:	9219      	str	r2, [sp, #100]	@ 0x64
 8004242:	785a      	ldrb	r2, [r3, #1]
 8004244:	b37f      	cbz	r7, 80042a6 <_strtod_l+0x22e>
 8004246:	4681      	mov	r9, r0
 8004248:	463d      	mov	r5, r7
 800424a:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800424e:	2b09      	cmp	r3, #9
 8004250:	d912      	bls.n	8004278 <_strtod_l+0x200>
 8004252:	2301      	movs	r3, #1
 8004254:	e7c4      	b.n	80041e0 <_strtod_l+0x168>
 8004256:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004258:	3001      	adds	r0, #1
 800425a:	1c5a      	adds	r2, r3, #1
 800425c:	9219      	str	r2, [sp, #100]	@ 0x64
 800425e:	785a      	ldrb	r2, [r3, #1]
 8004260:	2a30      	cmp	r2, #48	@ 0x30
 8004262:	d0f8      	beq.n	8004256 <_strtod_l+0x1de>
 8004264:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8004268:	2b08      	cmp	r3, #8
 800426a:	f200 84cb 	bhi.w	8004c04 <_strtod_l+0xb8c>
 800426e:	4681      	mov	r9, r0
 8004270:	2000      	movs	r0, #0
 8004272:	4605      	mov	r5, r0
 8004274:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004276:	930c      	str	r3, [sp, #48]	@ 0x30
 8004278:	3a30      	subs	r2, #48	@ 0x30
 800427a:	f100 0301 	add.w	r3, r0, #1
 800427e:	d02a      	beq.n	80042d6 <_strtod_l+0x25e>
 8004280:	4499      	add	r9, r3
 8004282:	210a      	movs	r1, #10
 8004284:	462b      	mov	r3, r5
 8004286:	eb00 0c05 	add.w	ip, r0, r5
 800428a:	4563      	cmp	r3, ip
 800428c:	d10d      	bne.n	80042aa <_strtod_l+0x232>
 800428e:	1c69      	adds	r1, r5, #1
 8004290:	4401      	add	r1, r0
 8004292:	4428      	add	r0, r5
 8004294:	2808      	cmp	r0, #8
 8004296:	dc16      	bgt.n	80042c6 <_strtod_l+0x24e>
 8004298:	230a      	movs	r3, #10
 800429a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800429c:	fb03 2300 	mla	r3, r3, r0, r2
 80042a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80042a2:	2300      	movs	r3, #0
 80042a4:	e018      	b.n	80042d8 <_strtod_l+0x260>
 80042a6:	4638      	mov	r0, r7
 80042a8:	e7da      	b.n	8004260 <_strtod_l+0x1e8>
 80042aa:	2b08      	cmp	r3, #8
 80042ac:	f103 0301 	add.w	r3, r3, #1
 80042b0:	dc03      	bgt.n	80042ba <_strtod_l+0x242>
 80042b2:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80042b4:	434e      	muls	r6, r1
 80042b6:	960a      	str	r6, [sp, #40]	@ 0x28
 80042b8:	e7e7      	b.n	800428a <_strtod_l+0x212>
 80042ba:	2b10      	cmp	r3, #16
 80042bc:	bfde      	ittt	le
 80042be:	9e08      	ldrle	r6, [sp, #32]
 80042c0:	434e      	mulle	r6, r1
 80042c2:	9608      	strle	r6, [sp, #32]
 80042c4:	e7e1      	b.n	800428a <_strtod_l+0x212>
 80042c6:	280f      	cmp	r0, #15
 80042c8:	dceb      	bgt.n	80042a2 <_strtod_l+0x22a>
 80042ca:	230a      	movs	r3, #10
 80042cc:	9808      	ldr	r0, [sp, #32]
 80042ce:	fb03 2300 	mla	r3, r3, r0, r2
 80042d2:	9308      	str	r3, [sp, #32]
 80042d4:	e7e5      	b.n	80042a2 <_strtod_l+0x22a>
 80042d6:	4629      	mov	r1, r5
 80042d8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80042da:	460d      	mov	r5, r1
 80042dc:	1c50      	adds	r0, r2, #1
 80042de:	9019      	str	r0, [sp, #100]	@ 0x64
 80042e0:	7852      	ldrb	r2, [r2, #1]
 80042e2:	4618      	mov	r0, r3
 80042e4:	e7b1      	b.n	800424a <_strtod_l+0x1d2>
 80042e6:	f04f 0900 	mov.w	r9, #0
 80042ea:	2301      	movs	r3, #1
 80042ec:	e77d      	b.n	80041ea <_strtod_l+0x172>
 80042ee:	f04f 0c00 	mov.w	ip, #0
 80042f2:	1ca2      	adds	r2, r4, #2
 80042f4:	9219      	str	r2, [sp, #100]	@ 0x64
 80042f6:	78a2      	ldrb	r2, [r4, #2]
 80042f8:	e785      	b.n	8004206 <_strtod_l+0x18e>
 80042fa:	f04f 0c01 	mov.w	ip, #1
 80042fe:	e7f8      	b.n	80042f2 <_strtod_l+0x27a>
 8004300:	0800791c 	.word	0x0800791c
 8004304:	7ff00000 	.word	0x7ff00000
 8004308:	08007903 	.word	0x08007903
 800430c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800430e:	1c51      	adds	r1, r2, #1
 8004310:	9119      	str	r1, [sp, #100]	@ 0x64
 8004312:	7852      	ldrb	r2, [r2, #1]
 8004314:	2a30      	cmp	r2, #48	@ 0x30
 8004316:	d0f9      	beq.n	800430c <_strtod_l+0x294>
 8004318:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800431c:	2908      	cmp	r1, #8
 800431e:	f63f af78 	bhi.w	8004212 <_strtod_l+0x19a>
 8004322:	f04f 080a 	mov.w	r8, #10
 8004326:	3a30      	subs	r2, #48	@ 0x30
 8004328:	920e      	str	r2, [sp, #56]	@ 0x38
 800432a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800432c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800432e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004330:	1c56      	adds	r6, r2, #1
 8004332:	9619      	str	r6, [sp, #100]	@ 0x64
 8004334:	7852      	ldrb	r2, [r2, #1]
 8004336:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800433a:	f1be 0f09 	cmp.w	lr, #9
 800433e:	d939      	bls.n	80043b4 <_strtod_l+0x33c>
 8004340:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004342:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8004346:	1a76      	subs	r6, r6, r1
 8004348:	2e08      	cmp	r6, #8
 800434a:	dc03      	bgt.n	8004354 <_strtod_l+0x2dc>
 800434c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800434e:	4588      	cmp	r8, r1
 8004350:	bfa8      	it	ge
 8004352:	4688      	movge	r8, r1
 8004354:	f1bc 0f00 	cmp.w	ip, #0
 8004358:	d001      	beq.n	800435e <_strtod_l+0x2e6>
 800435a:	f1c8 0800 	rsb	r8, r8, #0
 800435e:	2d00      	cmp	r5, #0
 8004360:	d14e      	bne.n	8004400 <_strtod_l+0x388>
 8004362:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004364:	4308      	orrs	r0, r1
 8004366:	f47f aec0 	bne.w	80040ea <_strtod_l+0x72>
 800436a:	2b00      	cmp	r3, #0
 800436c:	f47f aed6 	bne.w	800411c <_strtod_l+0xa4>
 8004370:	2a69      	cmp	r2, #105	@ 0x69
 8004372:	d028      	beq.n	80043c6 <_strtod_l+0x34e>
 8004374:	dc25      	bgt.n	80043c2 <_strtod_l+0x34a>
 8004376:	2a49      	cmp	r2, #73	@ 0x49
 8004378:	d025      	beq.n	80043c6 <_strtod_l+0x34e>
 800437a:	2a4e      	cmp	r2, #78	@ 0x4e
 800437c:	f47f aece 	bne.w	800411c <_strtod_l+0xa4>
 8004380:	499a      	ldr	r1, [pc, #616]	@ (80045ec <_strtod_l+0x574>)
 8004382:	a819      	add	r0, sp, #100	@ 0x64
 8004384:	f001 fe3e 	bl	8006004 <__match>
 8004388:	2800      	cmp	r0, #0
 800438a:	f43f aec7 	beq.w	800411c <_strtod_l+0xa4>
 800438e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004390:	781b      	ldrb	r3, [r3, #0]
 8004392:	2b28      	cmp	r3, #40	@ 0x28
 8004394:	d12e      	bne.n	80043f4 <_strtod_l+0x37c>
 8004396:	4996      	ldr	r1, [pc, #600]	@ (80045f0 <_strtod_l+0x578>)
 8004398:	aa1c      	add	r2, sp, #112	@ 0x70
 800439a:	a819      	add	r0, sp, #100	@ 0x64
 800439c:	f001 fe46 	bl	800602c <__hexnan>
 80043a0:	2805      	cmp	r0, #5
 80043a2:	d127      	bne.n	80043f4 <_strtod_l+0x37c>
 80043a4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80043a6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80043aa:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80043ae:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80043b2:	e69a      	b.n	80040ea <_strtod_l+0x72>
 80043b4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80043b6:	fb08 2101 	mla	r1, r8, r1, r2
 80043ba:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80043be:	920e      	str	r2, [sp, #56]	@ 0x38
 80043c0:	e7b5      	b.n	800432e <_strtod_l+0x2b6>
 80043c2:	2a6e      	cmp	r2, #110	@ 0x6e
 80043c4:	e7da      	b.n	800437c <_strtod_l+0x304>
 80043c6:	498b      	ldr	r1, [pc, #556]	@ (80045f4 <_strtod_l+0x57c>)
 80043c8:	a819      	add	r0, sp, #100	@ 0x64
 80043ca:	f001 fe1b 	bl	8006004 <__match>
 80043ce:	2800      	cmp	r0, #0
 80043d0:	f43f aea4 	beq.w	800411c <_strtod_l+0xa4>
 80043d4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80043d6:	4988      	ldr	r1, [pc, #544]	@ (80045f8 <_strtod_l+0x580>)
 80043d8:	3b01      	subs	r3, #1
 80043da:	a819      	add	r0, sp, #100	@ 0x64
 80043dc:	9319      	str	r3, [sp, #100]	@ 0x64
 80043de:	f001 fe11 	bl	8006004 <__match>
 80043e2:	b910      	cbnz	r0, 80043ea <_strtod_l+0x372>
 80043e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80043e6:	3301      	adds	r3, #1
 80043e8:	9319      	str	r3, [sp, #100]	@ 0x64
 80043ea:	f04f 0a00 	mov.w	sl, #0
 80043ee:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 80045fc <_strtod_l+0x584>
 80043f2:	e67a      	b.n	80040ea <_strtod_l+0x72>
 80043f4:	4882      	ldr	r0, [pc, #520]	@ (8004600 <_strtod_l+0x588>)
 80043f6:	f000 fd1f 	bl	8004e38 <nan>
 80043fa:	4682      	mov	sl, r0
 80043fc:	468b      	mov	fp, r1
 80043fe:	e674      	b.n	80040ea <_strtod_l+0x72>
 8004400:	eba8 0309 	sub.w	r3, r8, r9
 8004404:	2f00      	cmp	r7, #0
 8004406:	bf08      	it	eq
 8004408:	462f      	moveq	r7, r5
 800440a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800440c:	2d10      	cmp	r5, #16
 800440e:	462c      	mov	r4, r5
 8004410:	9309      	str	r3, [sp, #36]	@ 0x24
 8004412:	bfa8      	it	ge
 8004414:	2410      	movge	r4, #16
 8004416:	f7fb ffe5 	bl	80003e4 <__aeabi_ui2d>
 800441a:	2d09      	cmp	r5, #9
 800441c:	4682      	mov	sl, r0
 800441e:	468b      	mov	fp, r1
 8004420:	dc11      	bgt.n	8004446 <_strtod_l+0x3ce>
 8004422:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004424:	2b00      	cmp	r3, #0
 8004426:	f43f ae60 	beq.w	80040ea <_strtod_l+0x72>
 800442a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800442c:	dd76      	ble.n	800451c <_strtod_l+0x4a4>
 800442e:	2b16      	cmp	r3, #22
 8004430:	dc5d      	bgt.n	80044ee <_strtod_l+0x476>
 8004432:	4974      	ldr	r1, [pc, #464]	@ (8004604 <_strtod_l+0x58c>)
 8004434:	4652      	mov	r2, sl
 8004436:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800443a:	465b      	mov	r3, fp
 800443c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004440:	f7fc f84a 	bl	80004d8 <__aeabi_dmul>
 8004444:	e7d9      	b.n	80043fa <_strtod_l+0x382>
 8004446:	4b6f      	ldr	r3, [pc, #444]	@ (8004604 <_strtod_l+0x58c>)
 8004448:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800444c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8004450:	f7fc f842 	bl	80004d8 <__aeabi_dmul>
 8004454:	4682      	mov	sl, r0
 8004456:	9808      	ldr	r0, [sp, #32]
 8004458:	468b      	mov	fp, r1
 800445a:	f7fb ffc3 	bl	80003e4 <__aeabi_ui2d>
 800445e:	4602      	mov	r2, r0
 8004460:	460b      	mov	r3, r1
 8004462:	4650      	mov	r0, sl
 8004464:	4659      	mov	r1, fp
 8004466:	f7fb fe81 	bl	800016c <__adddf3>
 800446a:	2d0f      	cmp	r5, #15
 800446c:	4682      	mov	sl, r0
 800446e:	468b      	mov	fp, r1
 8004470:	ddd7      	ble.n	8004422 <_strtod_l+0x3aa>
 8004472:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004474:	1b2c      	subs	r4, r5, r4
 8004476:	441c      	add	r4, r3
 8004478:	2c00      	cmp	r4, #0
 800447a:	f340 8096 	ble.w	80045aa <_strtod_l+0x532>
 800447e:	f014 030f 	ands.w	r3, r4, #15
 8004482:	d00a      	beq.n	800449a <_strtod_l+0x422>
 8004484:	495f      	ldr	r1, [pc, #380]	@ (8004604 <_strtod_l+0x58c>)
 8004486:	4652      	mov	r2, sl
 8004488:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800448c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004490:	465b      	mov	r3, fp
 8004492:	f7fc f821 	bl	80004d8 <__aeabi_dmul>
 8004496:	4682      	mov	sl, r0
 8004498:	468b      	mov	fp, r1
 800449a:	f034 040f 	bics.w	r4, r4, #15
 800449e:	d073      	beq.n	8004588 <_strtod_l+0x510>
 80044a0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80044a4:	dd48      	ble.n	8004538 <_strtod_l+0x4c0>
 80044a6:	2400      	movs	r4, #0
 80044a8:	46a0      	mov	r8, r4
 80044aa:	46a1      	mov	r9, r4
 80044ac:	940a      	str	r4, [sp, #40]	@ 0x28
 80044ae:	2322      	movs	r3, #34	@ 0x22
 80044b0:	f04f 0a00 	mov.w	sl, #0
 80044b4:	9a05      	ldr	r2, [sp, #20]
 80044b6:	f8df b144 	ldr.w	fp, [pc, #324]	@ 80045fc <_strtod_l+0x584>
 80044ba:	6013      	str	r3, [r2, #0]
 80044bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80044be:	2b00      	cmp	r3, #0
 80044c0:	f43f ae13 	beq.w	80040ea <_strtod_l+0x72>
 80044c4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80044c6:	9805      	ldr	r0, [sp, #20]
 80044c8:	f002 f952 	bl	8006770 <_Bfree>
 80044cc:	4649      	mov	r1, r9
 80044ce:	9805      	ldr	r0, [sp, #20]
 80044d0:	f002 f94e 	bl	8006770 <_Bfree>
 80044d4:	4641      	mov	r1, r8
 80044d6:	9805      	ldr	r0, [sp, #20]
 80044d8:	f002 f94a 	bl	8006770 <_Bfree>
 80044dc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80044de:	9805      	ldr	r0, [sp, #20]
 80044e0:	f002 f946 	bl	8006770 <_Bfree>
 80044e4:	4621      	mov	r1, r4
 80044e6:	9805      	ldr	r0, [sp, #20]
 80044e8:	f002 f942 	bl	8006770 <_Bfree>
 80044ec:	e5fd      	b.n	80040ea <_strtod_l+0x72>
 80044ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80044f0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80044f4:	4293      	cmp	r3, r2
 80044f6:	dbbc      	blt.n	8004472 <_strtod_l+0x3fa>
 80044f8:	4c42      	ldr	r4, [pc, #264]	@ (8004604 <_strtod_l+0x58c>)
 80044fa:	f1c5 050f 	rsb	r5, r5, #15
 80044fe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8004502:	4652      	mov	r2, sl
 8004504:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004508:	465b      	mov	r3, fp
 800450a:	f7fb ffe5 	bl	80004d8 <__aeabi_dmul>
 800450e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004510:	1b5d      	subs	r5, r3, r5
 8004512:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8004516:	e9d4 2300 	ldrd	r2, r3, [r4]
 800451a:	e791      	b.n	8004440 <_strtod_l+0x3c8>
 800451c:	3316      	adds	r3, #22
 800451e:	dba8      	blt.n	8004472 <_strtod_l+0x3fa>
 8004520:	4b38      	ldr	r3, [pc, #224]	@ (8004604 <_strtod_l+0x58c>)
 8004522:	eba9 0808 	sub.w	r8, r9, r8
 8004526:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800452a:	4650      	mov	r0, sl
 800452c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8004530:	4659      	mov	r1, fp
 8004532:	f7fc f8fb 	bl	800072c <__aeabi_ddiv>
 8004536:	e760      	b.n	80043fa <_strtod_l+0x382>
 8004538:	4b33      	ldr	r3, [pc, #204]	@ (8004608 <_strtod_l+0x590>)
 800453a:	4650      	mov	r0, sl
 800453c:	9308      	str	r3, [sp, #32]
 800453e:	2300      	movs	r3, #0
 8004540:	4659      	mov	r1, fp
 8004542:	461e      	mov	r6, r3
 8004544:	1124      	asrs	r4, r4, #4
 8004546:	2c01      	cmp	r4, #1
 8004548:	dc21      	bgt.n	800458e <_strtod_l+0x516>
 800454a:	b10b      	cbz	r3, 8004550 <_strtod_l+0x4d8>
 800454c:	4682      	mov	sl, r0
 800454e:	468b      	mov	fp, r1
 8004550:	492d      	ldr	r1, [pc, #180]	@ (8004608 <_strtod_l+0x590>)
 8004552:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8004556:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800455a:	4652      	mov	r2, sl
 800455c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004560:	465b      	mov	r3, fp
 8004562:	f7fb ffb9 	bl	80004d8 <__aeabi_dmul>
 8004566:	4b25      	ldr	r3, [pc, #148]	@ (80045fc <_strtod_l+0x584>)
 8004568:	460a      	mov	r2, r1
 800456a:	400b      	ands	r3, r1
 800456c:	4927      	ldr	r1, [pc, #156]	@ (800460c <_strtod_l+0x594>)
 800456e:	4682      	mov	sl, r0
 8004570:	428b      	cmp	r3, r1
 8004572:	d898      	bhi.n	80044a6 <_strtod_l+0x42e>
 8004574:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8004578:	428b      	cmp	r3, r1
 800457a:	bf86      	itte	hi
 800457c:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8004580:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8004610 <_strtod_l+0x598>
 8004584:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8004588:	2300      	movs	r3, #0
 800458a:	9308      	str	r3, [sp, #32]
 800458c:	e07a      	b.n	8004684 <_strtod_l+0x60c>
 800458e:	07e2      	lsls	r2, r4, #31
 8004590:	d505      	bpl.n	800459e <_strtod_l+0x526>
 8004592:	9b08      	ldr	r3, [sp, #32]
 8004594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004598:	f7fb ff9e 	bl	80004d8 <__aeabi_dmul>
 800459c:	2301      	movs	r3, #1
 800459e:	9a08      	ldr	r2, [sp, #32]
 80045a0:	3601      	adds	r6, #1
 80045a2:	3208      	adds	r2, #8
 80045a4:	1064      	asrs	r4, r4, #1
 80045a6:	9208      	str	r2, [sp, #32]
 80045a8:	e7cd      	b.n	8004546 <_strtod_l+0x4ce>
 80045aa:	d0ed      	beq.n	8004588 <_strtod_l+0x510>
 80045ac:	4264      	negs	r4, r4
 80045ae:	f014 020f 	ands.w	r2, r4, #15
 80045b2:	d00a      	beq.n	80045ca <_strtod_l+0x552>
 80045b4:	4b13      	ldr	r3, [pc, #76]	@ (8004604 <_strtod_l+0x58c>)
 80045b6:	4650      	mov	r0, sl
 80045b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80045bc:	4659      	mov	r1, fp
 80045be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045c2:	f7fc f8b3 	bl	800072c <__aeabi_ddiv>
 80045c6:	4682      	mov	sl, r0
 80045c8:	468b      	mov	fp, r1
 80045ca:	1124      	asrs	r4, r4, #4
 80045cc:	d0dc      	beq.n	8004588 <_strtod_l+0x510>
 80045ce:	2c1f      	cmp	r4, #31
 80045d0:	dd20      	ble.n	8004614 <_strtod_l+0x59c>
 80045d2:	2400      	movs	r4, #0
 80045d4:	46a0      	mov	r8, r4
 80045d6:	46a1      	mov	r9, r4
 80045d8:	940a      	str	r4, [sp, #40]	@ 0x28
 80045da:	2322      	movs	r3, #34	@ 0x22
 80045dc:	9a05      	ldr	r2, [sp, #20]
 80045de:	f04f 0a00 	mov.w	sl, #0
 80045e2:	f04f 0b00 	mov.w	fp, #0
 80045e6:	6013      	str	r3, [r2, #0]
 80045e8:	e768      	b.n	80044bc <_strtod_l+0x444>
 80045ea:	bf00      	nop
 80045ec:	080078d7 	.word	0x080078d7
 80045f0:	08007908 	.word	0x08007908
 80045f4:	080078cf 	.word	0x080078cf
 80045f8:	08007a64 	.word	0x08007a64
 80045fc:	7ff00000 	.word	0x7ff00000
 8004600:	08007cf3 	.word	0x08007cf3
 8004604:	08007bf0 	.word	0x08007bf0
 8004608:	08007bc8 	.word	0x08007bc8
 800460c:	7ca00000 	.word	0x7ca00000
 8004610:	7fefffff 	.word	0x7fefffff
 8004614:	f014 0310 	ands.w	r3, r4, #16
 8004618:	bf18      	it	ne
 800461a:	236a      	movne	r3, #106	@ 0x6a
 800461c:	4650      	mov	r0, sl
 800461e:	9308      	str	r3, [sp, #32]
 8004620:	4659      	mov	r1, fp
 8004622:	2300      	movs	r3, #0
 8004624:	4ea9      	ldr	r6, [pc, #676]	@ (80048cc <_strtod_l+0x854>)
 8004626:	07e2      	lsls	r2, r4, #31
 8004628:	d504      	bpl.n	8004634 <_strtod_l+0x5bc>
 800462a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800462e:	f7fb ff53 	bl	80004d8 <__aeabi_dmul>
 8004632:	2301      	movs	r3, #1
 8004634:	1064      	asrs	r4, r4, #1
 8004636:	f106 0608 	add.w	r6, r6, #8
 800463a:	d1f4      	bne.n	8004626 <_strtod_l+0x5ae>
 800463c:	b10b      	cbz	r3, 8004642 <_strtod_l+0x5ca>
 800463e:	4682      	mov	sl, r0
 8004640:	468b      	mov	fp, r1
 8004642:	9b08      	ldr	r3, [sp, #32]
 8004644:	b1b3      	cbz	r3, 8004674 <_strtod_l+0x5fc>
 8004646:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800464a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800464e:	2b00      	cmp	r3, #0
 8004650:	4659      	mov	r1, fp
 8004652:	dd0f      	ble.n	8004674 <_strtod_l+0x5fc>
 8004654:	2b1f      	cmp	r3, #31
 8004656:	dd57      	ble.n	8004708 <_strtod_l+0x690>
 8004658:	2b34      	cmp	r3, #52	@ 0x34
 800465a:	bfd8      	it	le
 800465c:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8004660:	f04f 0a00 	mov.w	sl, #0
 8004664:	bfcf      	iteee	gt
 8004666:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800466a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800466e:	4093      	lslle	r3, r2
 8004670:	ea03 0b01 	andle.w	fp, r3, r1
 8004674:	2200      	movs	r2, #0
 8004676:	2300      	movs	r3, #0
 8004678:	4650      	mov	r0, sl
 800467a:	4659      	mov	r1, fp
 800467c:	f7fc f994 	bl	80009a8 <__aeabi_dcmpeq>
 8004680:	2800      	cmp	r0, #0
 8004682:	d1a6      	bne.n	80045d2 <_strtod_l+0x55a>
 8004684:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004686:	463a      	mov	r2, r7
 8004688:	9300      	str	r3, [sp, #0]
 800468a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800468c:	462b      	mov	r3, r5
 800468e:	9805      	ldr	r0, [sp, #20]
 8004690:	f002 f8d6 	bl	8006840 <__s2b>
 8004694:	900a      	str	r0, [sp, #40]	@ 0x28
 8004696:	2800      	cmp	r0, #0
 8004698:	f43f af05 	beq.w	80044a6 <_strtod_l+0x42e>
 800469c:	2400      	movs	r4, #0
 800469e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80046a0:	eba9 0308 	sub.w	r3, r9, r8
 80046a4:	2a00      	cmp	r2, #0
 80046a6:	bfa8      	it	ge
 80046a8:	2300      	movge	r3, #0
 80046aa:	46a0      	mov	r8, r4
 80046ac:	9312      	str	r3, [sp, #72]	@ 0x48
 80046ae:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80046b2:	9316      	str	r3, [sp, #88]	@ 0x58
 80046b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80046b6:	9805      	ldr	r0, [sp, #20]
 80046b8:	6859      	ldr	r1, [r3, #4]
 80046ba:	f002 f819 	bl	80066f0 <_Balloc>
 80046be:	4681      	mov	r9, r0
 80046c0:	2800      	cmp	r0, #0
 80046c2:	f43f aef4 	beq.w	80044ae <_strtod_l+0x436>
 80046c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80046c8:	300c      	adds	r0, #12
 80046ca:	691a      	ldr	r2, [r3, #16]
 80046cc:	f103 010c 	add.w	r1, r3, #12
 80046d0:	3202      	adds	r2, #2
 80046d2:	0092      	lsls	r2, r2, #2
 80046d4:	f000 fba1 	bl	8004e1a <memcpy>
 80046d8:	ab1c      	add	r3, sp, #112	@ 0x70
 80046da:	9301      	str	r3, [sp, #4]
 80046dc:	ab1b      	add	r3, sp, #108	@ 0x6c
 80046de:	9300      	str	r3, [sp, #0]
 80046e0:	4652      	mov	r2, sl
 80046e2:	465b      	mov	r3, fp
 80046e4:	9805      	ldr	r0, [sp, #20]
 80046e6:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80046ea:	f002 fbdb 	bl	8006ea4 <__d2b>
 80046ee:	901a      	str	r0, [sp, #104]	@ 0x68
 80046f0:	2800      	cmp	r0, #0
 80046f2:	f43f aedc 	beq.w	80044ae <_strtod_l+0x436>
 80046f6:	2101      	movs	r1, #1
 80046f8:	9805      	ldr	r0, [sp, #20]
 80046fa:	f002 f937 	bl	800696c <__i2b>
 80046fe:	4680      	mov	r8, r0
 8004700:	b948      	cbnz	r0, 8004716 <_strtod_l+0x69e>
 8004702:	f04f 0800 	mov.w	r8, #0
 8004706:	e6d2      	b.n	80044ae <_strtod_l+0x436>
 8004708:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800470c:	fa02 f303 	lsl.w	r3, r2, r3
 8004710:	ea03 0a0a 	and.w	sl, r3, sl
 8004714:	e7ae      	b.n	8004674 <_strtod_l+0x5fc>
 8004716:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8004718:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800471a:	2d00      	cmp	r5, #0
 800471c:	bfab      	itete	ge
 800471e:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8004720:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8004722:	18ef      	addge	r7, r5, r3
 8004724:	1b5e      	sublt	r6, r3, r5
 8004726:	9b08      	ldr	r3, [sp, #32]
 8004728:	bfa8      	it	ge
 800472a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800472c:	eba5 0503 	sub.w	r5, r5, r3
 8004730:	4415      	add	r5, r2
 8004732:	4b67      	ldr	r3, [pc, #412]	@ (80048d0 <_strtod_l+0x858>)
 8004734:	f105 35ff 	add.w	r5, r5, #4294967295	@ 0xffffffff
 8004738:	bfb8      	it	lt
 800473a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800473c:	429d      	cmp	r5, r3
 800473e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8004742:	da50      	bge.n	80047e6 <_strtod_l+0x76e>
 8004744:	1b5b      	subs	r3, r3, r5
 8004746:	2b1f      	cmp	r3, #31
 8004748:	f04f 0101 	mov.w	r1, #1
 800474c:	eba2 0203 	sub.w	r2, r2, r3
 8004750:	dc3d      	bgt.n	80047ce <_strtod_l+0x756>
 8004752:	fa01 f303 	lsl.w	r3, r1, r3
 8004756:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004758:	2300      	movs	r3, #0
 800475a:	9310      	str	r3, [sp, #64]	@ 0x40
 800475c:	18bd      	adds	r5, r7, r2
 800475e:	9b08      	ldr	r3, [sp, #32]
 8004760:	42af      	cmp	r7, r5
 8004762:	4416      	add	r6, r2
 8004764:	441e      	add	r6, r3
 8004766:	463b      	mov	r3, r7
 8004768:	bfa8      	it	ge
 800476a:	462b      	movge	r3, r5
 800476c:	42b3      	cmp	r3, r6
 800476e:	bfa8      	it	ge
 8004770:	4633      	movge	r3, r6
 8004772:	2b00      	cmp	r3, #0
 8004774:	bfc2      	ittt	gt
 8004776:	1aed      	subgt	r5, r5, r3
 8004778:	1af6      	subgt	r6, r6, r3
 800477a:	1aff      	subgt	r7, r7, r3
 800477c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800477e:	2b00      	cmp	r3, #0
 8004780:	dd16      	ble.n	80047b0 <_strtod_l+0x738>
 8004782:	4641      	mov	r1, r8
 8004784:	461a      	mov	r2, r3
 8004786:	9805      	ldr	r0, [sp, #20]
 8004788:	f002 f9ae 	bl	8006ae8 <__pow5mult>
 800478c:	4680      	mov	r8, r0
 800478e:	2800      	cmp	r0, #0
 8004790:	d0b7      	beq.n	8004702 <_strtod_l+0x68a>
 8004792:	4601      	mov	r1, r0
 8004794:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8004796:	9805      	ldr	r0, [sp, #20]
 8004798:	f002 f8fe 	bl	8006998 <__multiply>
 800479c:	900e      	str	r0, [sp, #56]	@ 0x38
 800479e:	2800      	cmp	r0, #0
 80047a0:	f43f ae85 	beq.w	80044ae <_strtod_l+0x436>
 80047a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80047a6:	9805      	ldr	r0, [sp, #20]
 80047a8:	f001 ffe2 	bl	8006770 <_Bfree>
 80047ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80047ae:	931a      	str	r3, [sp, #104]	@ 0x68
 80047b0:	2d00      	cmp	r5, #0
 80047b2:	dc1d      	bgt.n	80047f0 <_strtod_l+0x778>
 80047b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	dd23      	ble.n	8004802 <_strtod_l+0x78a>
 80047ba:	4649      	mov	r1, r9
 80047bc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80047be:	9805      	ldr	r0, [sp, #20]
 80047c0:	f002 f992 	bl	8006ae8 <__pow5mult>
 80047c4:	4681      	mov	r9, r0
 80047c6:	b9e0      	cbnz	r0, 8004802 <_strtod_l+0x78a>
 80047c8:	f04f 0900 	mov.w	r9, #0
 80047cc:	e66f      	b.n	80044ae <_strtod_l+0x436>
 80047ce:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80047d2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80047d6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80047da:	35e2      	adds	r5, #226	@ 0xe2
 80047dc:	fa01 f305 	lsl.w	r3, r1, r5
 80047e0:	9310      	str	r3, [sp, #64]	@ 0x40
 80047e2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80047e4:	e7ba      	b.n	800475c <_strtod_l+0x6e4>
 80047e6:	2300      	movs	r3, #0
 80047e8:	9310      	str	r3, [sp, #64]	@ 0x40
 80047ea:	2301      	movs	r3, #1
 80047ec:	9313      	str	r3, [sp, #76]	@ 0x4c
 80047ee:	e7b5      	b.n	800475c <_strtod_l+0x6e4>
 80047f0:	462a      	mov	r2, r5
 80047f2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80047f4:	9805      	ldr	r0, [sp, #20]
 80047f6:	f002 f9d1 	bl	8006b9c <__lshift>
 80047fa:	901a      	str	r0, [sp, #104]	@ 0x68
 80047fc:	2800      	cmp	r0, #0
 80047fe:	d1d9      	bne.n	80047b4 <_strtod_l+0x73c>
 8004800:	e655      	b.n	80044ae <_strtod_l+0x436>
 8004802:	2e00      	cmp	r6, #0
 8004804:	dd07      	ble.n	8004816 <_strtod_l+0x79e>
 8004806:	4649      	mov	r1, r9
 8004808:	4632      	mov	r2, r6
 800480a:	9805      	ldr	r0, [sp, #20]
 800480c:	f002 f9c6 	bl	8006b9c <__lshift>
 8004810:	4681      	mov	r9, r0
 8004812:	2800      	cmp	r0, #0
 8004814:	d0d8      	beq.n	80047c8 <_strtod_l+0x750>
 8004816:	2f00      	cmp	r7, #0
 8004818:	dd08      	ble.n	800482c <_strtod_l+0x7b4>
 800481a:	4641      	mov	r1, r8
 800481c:	463a      	mov	r2, r7
 800481e:	9805      	ldr	r0, [sp, #20]
 8004820:	f002 f9bc 	bl	8006b9c <__lshift>
 8004824:	4680      	mov	r8, r0
 8004826:	2800      	cmp	r0, #0
 8004828:	f43f ae41 	beq.w	80044ae <_strtod_l+0x436>
 800482c:	464a      	mov	r2, r9
 800482e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004830:	9805      	ldr	r0, [sp, #20]
 8004832:	f002 fa3b 	bl	8006cac <__mdiff>
 8004836:	4604      	mov	r4, r0
 8004838:	2800      	cmp	r0, #0
 800483a:	f43f ae38 	beq.w	80044ae <_strtod_l+0x436>
 800483e:	68c3      	ldr	r3, [r0, #12]
 8004840:	4641      	mov	r1, r8
 8004842:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004844:	2300      	movs	r3, #0
 8004846:	60c3      	str	r3, [r0, #12]
 8004848:	f002 fa14 	bl	8006c74 <__mcmp>
 800484c:	2800      	cmp	r0, #0
 800484e:	da45      	bge.n	80048dc <_strtod_l+0x864>
 8004850:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004852:	ea53 030a 	orrs.w	r3, r3, sl
 8004856:	d16b      	bne.n	8004930 <_strtod_l+0x8b8>
 8004858:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800485c:	2b00      	cmp	r3, #0
 800485e:	d167      	bne.n	8004930 <_strtod_l+0x8b8>
 8004860:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8004864:	0d1b      	lsrs	r3, r3, #20
 8004866:	051b      	lsls	r3, r3, #20
 8004868:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800486c:	d960      	bls.n	8004930 <_strtod_l+0x8b8>
 800486e:	6963      	ldr	r3, [r4, #20]
 8004870:	b913      	cbnz	r3, 8004878 <_strtod_l+0x800>
 8004872:	6923      	ldr	r3, [r4, #16]
 8004874:	2b01      	cmp	r3, #1
 8004876:	dd5b      	ble.n	8004930 <_strtod_l+0x8b8>
 8004878:	4621      	mov	r1, r4
 800487a:	2201      	movs	r2, #1
 800487c:	9805      	ldr	r0, [sp, #20]
 800487e:	f002 f98d 	bl	8006b9c <__lshift>
 8004882:	4641      	mov	r1, r8
 8004884:	4604      	mov	r4, r0
 8004886:	f002 f9f5 	bl	8006c74 <__mcmp>
 800488a:	2800      	cmp	r0, #0
 800488c:	dd50      	ble.n	8004930 <_strtod_l+0x8b8>
 800488e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8004892:	9a08      	ldr	r2, [sp, #32]
 8004894:	0d1b      	lsrs	r3, r3, #20
 8004896:	051b      	lsls	r3, r3, #20
 8004898:	2a00      	cmp	r2, #0
 800489a:	d06a      	beq.n	8004972 <_strtod_l+0x8fa>
 800489c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80048a0:	d867      	bhi.n	8004972 <_strtod_l+0x8fa>
 80048a2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80048a6:	f67f ae98 	bls.w	80045da <_strtod_l+0x562>
 80048aa:	4650      	mov	r0, sl
 80048ac:	4659      	mov	r1, fp
 80048ae:	4b09      	ldr	r3, [pc, #36]	@ (80048d4 <_strtod_l+0x85c>)
 80048b0:	2200      	movs	r2, #0
 80048b2:	f7fb fe11 	bl	80004d8 <__aeabi_dmul>
 80048b6:	4b08      	ldr	r3, [pc, #32]	@ (80048d8 <_strtod_l+0x860>)
 80048b8:	4682      	mov	sl, r0
 80048ba:	400b      	ands	r3, r1
 80048bc:	468b      	mov	fp, r1
 80048be:	2b00      	cmp	r3, #0
 80048c0:	f47f ae00 	bne.w	80044c4 <_strtod_l+0x44c>
 80048c4:	2322      	movs	r3, #34	@ 0x22
 80048c6:	9a05      	ldr	r2, [sp, #20]
 80048c8:	6013      	str	r3, [r2, #0]
 80048ca:	e5fb      	b.n	80044c4 <_strtod_l+0x44c>
 80048cc:	08007930 	.word	0x08007930
 80048d0:	fffffc02 	.word	0xfffffc02
 80048d4:	39500000 	.word	0x39500000
 80048d8:	7ff00000 	.word	0x7ff00000
 80048dc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80048e0:	d165      	bne.n	80049ae <_strtod_l+0x936>
 80048e2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80048e4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80048e8:	b35a      	cbz	r2, 8004942 <_strtod_l+0x8ca>
 80048ea:	4a99      	ldr	r2, [pc, #612]	@ (8004b50 <_strtod_l+0xad8>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d12b      	bne.n	8004948 <_strtod_l+0x8d0>
 80048f0:	9b08      	ldr	r3, [sp, #32]
 80048f2:	4651      	mov	r1, sl
 80048f4:	b303      	cbz	r3, 8004938 <_strtod_l+0x8c0>
 80048f6:	465a      	mov	r2, fp
 80048f8:	4b96      	ldr	r3, [pc, #600]	@ (8004b54 <_strtod_l+0xadc>)
 80048fa:	4013      	ands	r3, r2
 80048fc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8004900:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004904:	d81b      	bhi.n	800493e <_strtod_l+0x8c6>
 8004906:	0d1b      	lsrs	r3, r3, #20
 8004908:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800490c:	fa02 f303 	lsl.w	r3, r2, r3
 8004910:	4299      	cmp	r1, r3
 8004912:	d119      	bne.n	8004948 <_strtod_l+0x8d0>
 8004914:	4b90      	ldr	r3, [pc, #576]	@ (8004b58 <_strtod_l+0xae0>)
 8004916:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004918:	429a      	cmp	r2, r3
 800491a:	d102      	bne.n	8004922 <_strtod_l+0x8aa>
 800491c:	3101      	adds	r1, #1
 800491e:	f43f adc6 	beq.w	80044ae <_strtod_l+0x436>
 8004922:	f04f 0a00 	mov.w	sl, #0
 8004926:	4b8b      	ldr	r3, [pc, #556]	@ (8004b54 <_strtod_l+0xadc>)
 8004928:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800492a:	401a      	ands	r2, r3
 800492c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8004930:	9b08      	ldr	r3, [sp, #32]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d1b9      	bne.n	80048aa <_strtod_l+0x832>
 8004936:	e5c5      	b.n	80044c4 <_strtod_l+0x44c>
 8004938:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800493c:	e7e8      	b.n	8004910 <_strtod_l+0x898>
 800493e:	4613      	mov	r3, r2
 8004940:	e7e6      	b.n	8004910 <_strtod_l+0x898>
 8004942:	ea53 030a 	orrs.w	r3, r3, sl
 8004946:	d0a2      	beq.n	800488e <_strtod_l+0x816>
 8004948:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800494a:	b1db      	cbz	r3, 8004984 <_strtod_l+0x90c>
 800494c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800494e:	4213      	tst	r3, r2
 8004950:	d0ee      	beq.n	8004930 <_strtod_l+0x8b8>
 8004952:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004954:	4650      	mov	r0, sl
 8004956:	4659      	mov	r1, fp
 8004958:	9a08      	ldr	r2, [sp, #32]
 800495a:	b1bb      	cbz	r3, 800498c <_strtod_l+0x914>
 800495c:	f7ff fb6a 	bl	8004034 <sulp>
 8004960:	4602      	mov	r2, r0
 8004962:	460b      	mov	r3, r1
 8004964:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004968:	f7fb fc00 	bl	800016c <__adddf3>
 800496c:	4682      	mov	sl, r0
 800496e:	468b      	mov	fp, r1
 8004970:	e7de      	b.n	8004930 <_strtod_l+0x8b8>
 8004972:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8004976:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800497a:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800497e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8004982:	e7d5      	b.n	8004930 <_strtod_l+0x8b8>
 8004984:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8004986:	ea13 0f0a 	tst.w	r3, sl
 800498a:	e7e1      	b.n	8004950 <_strtod_l+0x8d8>
 800498c:	f7ff fb52 	bl	8004034 <sulp>
 8004990:	4602      	mov	r2, r0
 8004992:	460b      	mov	r3, r1
 8004994:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004998:	f7fb fbe6 	bl	8000168 <__aeabi_dsub>
 800499c:	2200      	movs	r2, #0
 800499e:	2300      	movs	r3, #0
 80049a0:	4682      	mov	sl, r0
 80049a2:	468b      	mov	fp, r1
 80049a4:	f7fc f800 	bl	80009a8 <__aeabi_dcmpeq>
 80049a8:	2800      	cmp	r0, #0
 80049aa:	d0c1      	beq.n	8004930 <_strtod_l+0x8b8>
 80049ac:	e615      	b.n	80045da <_strtod_l+0x562>
 80049ae:	4641      	mov	r1, r8
 80049b0:	4620      	mov	r0, r4
 80049b2:	f002 facf 	bl	8006f54 <__ratio>
 80049b6:	2200      	movs	r2, #0
 80049b8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80049bc:	4606      	mov	r6, r0
 80049be:	460f      	mov	r7, r1
 80049c0:	f7fc f806 	bl	80009d0 <__aeabi_dcmple>
 80049c4:	2800      	cmp	r0, #0
 80049c6:	d06d      	beq.n	8004aa4 <_strtod_l+0xa2c>
 80049c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d178      	bne.n	8004ac0 <_strtod_l+0xa48>
 80049ce:	f1ba 0f00 	cmp.w	sl, #0
 80049d2:	d156      	bne.n	8004a82 <_strtod_l+0xa0a>
 80049d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80049d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d158      	bne.n	8004a90 <_strtod_l+0xa18>
 80049de:	2200      	movs	r2, #0
 80049e0:	4630      	mov	r0, r6
 80049e2:	4639      	mov	r1, r7
 80049e4:	4b5d      	ldr	r3, [pc, #372]	@ (8004b5c <_strtod_l+0xae4>)
 80049e6:	f7fb ffe9 	bl	80009bc <__aeabi_dcmplt>
 80049ea:	2800      	cmp	r0, #0
 80049ec:	d157      	bne.n	8004a9e <_strtod_l+0xa26>
 80049ee:	4630      	mov	r0, r6
 80049f0:	4639      	mov	r1, r7
 80049f2:	2200      	movs	r2, #0
 80049f4:	4b5a      	ldr	r3, [pc, #360]	@ (8004b60 <_strtod_l+0xae8>)
 80049f6:	f7fb fd6f 	bl	80004d8 <__aeabi_dmul>
 80049fa:	4606      	mov	r6, r0
 80049fc:	460f      	mov	r7, r1
 80049fe:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8004a02:	9606      	str	r6, [sp, #24]
 8004a04:	9307      	str	r3, [sp, #28]
 8004a06:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004a0a:	4d52      	ldr	r5, [pc, #328]	@ (8004b54 <_strtod_l+0xadc>)
 8004a0c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8004a10:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004a12:	401d      	ands	r5, r3
 8004a14:	4b53      	ldr	r3, [pc, #332]	@ (8004b64 <_strtod_l+0xaec>)
 8004a16:	429d      	cmp	r5, r3
 8004a18:	f040 80aa 	bne.w	8004b70 <_strtod_l+0xaf8>
 8004a1c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004a1e:	4650      	mov	r0, sl
 8004a20:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8004a24:	4659      	mov	r1, fp
 8004a26:	f002 f9d5 	bl	8006dd4 <__ulp>
 8004a2a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004a2e:	f7fb fd53 	bl	80004d8 <__aeabi_dmul>
 8004a32:	4652      	mov	r2, sl
 8004a34:	465b      	mov	r3, fp
 8004a36:	f7fb fb99 	bl	800016c <__adddf3>
 8004a3a:	460b      	mov	r3, r1
 8004a3c:	4945      	ldr	r1, [pc, #276]	@ (8004b54 <_strtod_l+0xadc>)
 8004a3e:	4a4a      	ldr	r2, [pc, #296]	@ (8004b68 <_strtod_l+0xaf0>)
 8004a40:	4019      	ands	r1, r3
 8004a42:	4291      	cmp	r1, r2
 8004a44:	4682      	mov	sl, r0
 8004a46:	d942      	bls.n	8004ace <_strtod_l+0xa56>
 8004a48:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8004a4a:	4b43      	ldr	r3, [pc, #268]	@ (8004b58 <_strtod_l+0xae0>)
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	d103      	bne.n	8004a58 <_strtod_l+0x9e0>
 8004a50:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004a52:	3301      	adds	r3, #1
 8004a54:	f43f ad2b 	beq.w	80044ae <_strtod_l+0x436>
 8004a58:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8004a5c:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8004b58 <_strtod_l+0xae0>
 8004a60:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004a62:	9805      	ldr	r0, [sp, #20]
 8004a64:	f001 fe84 	bl	8006770 <_Bfree>
 8004a68:	4649      	mov	r1, r9
 8004a6a:	9805      	ldr	r0, [sp, #20]
 8004a6c:	f001 fe80 	bl	8006770 <_Bfree>
 8004a70:	4641      	mov	r1, r8
 8004a72:	9805      	ldr	r0, [sp, #20]
 8004a74:	f001 fe7c 	bl	8006770 <_Bfree>
 8004a78:	4621      	mov	r1, r4
 8004a7a:	9805      	ldr	r0, [sp, #20]
 8004a7c:	f001 fe78 	bl	8006770 <_Bfree>
 8004a80:	e618      	b.n	80046b4 <_strtod_l+0x63c>
 8004a82:	f1ba 0f01 	cmp.w	sl, #1
 8004a86:	d103      	bne.n	8004a90 <_strtod_l+0xa18>
 8004a88:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	f43f ada5 	beq.w	80045da <_strtod_l+0x562>
 8004a90:	2200      	movs	r2, #0
 8004a92:	4b36      	ldr	r3, [pc, #216]	@ (8004b6c <_strtod_l+0xaf4>)
 8004a94:	2600      	movs	r6, #0
 8004a96:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004a9a:	4f30      	ldr	r7, [pc, #192]	@ (8004b5c <_strtod_l+0xae4>)
 8004a9c:	e7b3      	b.n	8004a06 <_strtod_l+0x98e>
 8004a9e:	2600      	movs	r6, #0
 8004aa0:	4f2f      	ldr	r7, [pc, #188]	@ (8004b60 <_strtod_l+0xae8>)
 8004aa2:	e7ac      	b.n	80049fe <_strtod_l+0x986>
 8004aa4:	4630      	mov	r0, r6
 8004aa6:	4639      	mov	r1, r7
 8004aa8:	4b2d      	ldr	r3, [pc, #180]	@ (8004b60 <_strtod_l+0xae8>)
 8004aaa:	2200      	movs	r2, #0
 8004aac:	f7fb fd14 	bl	80004d8 <__aeabi_dmul>
 8004ab0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004ab2:	4606      	mov	r6, r0
 8004ab4:	460f      	mov	r7, r1
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d0a1      	beq.n	80049fe <_strtod_l+0x986>
 8004aba:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8004abe:	e7a2      	b.n	8004a06 <_strtod_l+0x98e>
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	4b26      	ldr	r3, [pc, #152]	@ (8004b5c <_strtod_l+0xae4>)
 8004ac4:	4616      	mov	r6, r2
 8004ac6:	461f      	mov	r7, r3
 8004ac8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004acc:	e79b      	b.n	8004a06 <_strtod_l+0x98e>
 8004ace:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8004ad2:	9b08      	ldr	r3, [sp, #32]
 8004ad4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d1c1      	bne.n	8004a60 <_strtod_l+0x9e8>
 8004adc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8004ae0:	0d1b      	lsrs	r3, r3, #20
 8004ae2:	051b      	lsls	r3, r3, #20
 8004ae4:	429d      	cmp	r5, r3
 8004ae6:	d1bb      	bne.n	8004a60 <_strtod_l+0x9e8>
 8004ae8:	4630      	mov	r0, r6
 8004aea:	4639      	mov	r1, r7
 8004aec:	f7fc f83c 	bl	8000b68 <__aeabi_d2lz>
 8004af0:	f7fb fcc4 	bl	800047c <__aeabi_l2d>
 8004af4:	4602      	mov	r2, r0
 8004af6:	460b      	mov	r3, r1
 8004af8:	4630      	mov	r0, r6
 8004afa:	4639      	mov	r1, r7
 8004afc:	f7fb fb34 	bl	8000168 <__aeabi_dsub>
 8004b00:	460b      	mov	r3, r1
 8004b02:	4602      	mov	r2, r0
 8004b04:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8004b08:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8004b0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004b0e:	ea46 060a 	orr.w	r6, r6, sl
 8004b12:	431e      	orrs	r6, r3
 8004b14:	d069      	beq.n	8004bea <_strtod_l+0xb72>
 8004b16:	a30a      	add	r3, pc, #40	@ (adr r3, 8004b40 <_strtod_l+0xac8>)
 8004b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b1c:	f7fb ff4e 	bl	80009bc <__aeabi_dcmplt>
 8004b20:	2800      	cmp	r0, #0
 8004b22:	f47f accf 	bne.w	80044c4 <_strtod_l+0x44c>
 8004b26:	a308      	add	r3, pc, #32	@ (adr r3, 8004b48 <_strtod_l+0xad0>)
 8004b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b2c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004b30:	f7fb ff62 	bl	80009f8 <__aeabi_dcmpgt>
 8004b34:	2800      	cmp	r0, #0
 8004b36:	d093      	beq.n	8004a60 <_strtod_l+0x9e8>
 8004b38:	e4c4      	b.n	80044c4 <_strtod_l+0x44c>
 8004b3a:	bf00      	nop
 8004b3c:	f3af 8000 	nop.w
 8004b40:	94a03595 	.word	0x94a03595
 8004b44:	3fdfffff 	.word	0x3fdfffff
 8004b48:	35afe535 	.word	0x35afe535
 8004b4c:	3fe00000 	.word	0x3fe00000
 8004b50:	000fffff 	.word	0x000fffff
 8004b54:	7ff00000 	.word	0x7ff00000
 8004b58:	7fefffff 	.word	0x7fefffff
 8004b5c:	3ff00000 	.word	0x3ff00000
 8004b60:	3fe00000 	.word	0x3fe00000
 8004b64:	7fe00000 	.word	0x7fe00000
 8004b68:	7c9fffff 	.word	0x7c9fffff
 8004b6c:	bff00000 	.word	0xbff00000
 8004b70:	9b08      	ldr	r3, [sp, #32]
 8004b72:	b323      	cbz	r3, 8004bbe <_strtod_l+0xb46>
 8004b74:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8004b78:	d821      	bhi.n	8004bbe <_strtod_l+0xb46>
 8004b7a:	a327      	add	r3, pc, #156	@ (adr r3, 8004c18 <_strtod_l+0xba0>)
 8004b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b80:	4630      	mov	r0, r6
 8004b82:	4639      	mov	r1, r7
 8004b84:	f7fb ff24 	bl	80009d0 <__aeabi_dcmple>
 8004b88:	b1a0      	cbz	r0, 8004bb4 <_strtod_l+0xb3c>
 8004b8a:	4639      	mov	r1, r7
 8004b8c:	4630      	mov	r0, r6
 8004b8e:	f7fb ff7b 	bl	8000a88 <__aeabi_d2uiz>
 8004b92:	2801      	cmp	r0, #1
 8004b94:	bf38      	it	cc
 8004b96:	2001      	movcc	r0, #1
 8004b98:	f7fb fc24 	bl	80003e4 <__aeabi_ui2d>
 8004b9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004b9e:	4606      	mov	r6, r0
 8004ba0:	460f      	mov	r7, r1
 8004ba2:	b9fb      	cbnz	r3, 8004be4 <_strtod_l+0xb6c>
 8004ba4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004ba8:	9014      	str	r0, [sp, #80]	@ 0x50
 8004baa:	9315      	str	r3, [sp, #84]	@ 0x54
 8004bac:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8004bb0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8004bb4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004bb6:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8004bba:	1b5b      	subs	r3, r3, r5
 8004bbc:	9311      	str	r3, [sp, #68]	@ 0x44
 8004bbe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004bc2:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8004bc6:	f002 f905 	bl	8006dd4 <__ulp>
 8004bca:	4602      	mov	r2, r0
 8004bcc:	460b      	mov	r3, r1
 8004bce:	4650      	mov	r0, sl
 8004bd0:	4659      	mov	r1, fp
 8004bd2:	f7fb fc81 	bl	80004d8 <__aeabi_dmul>
 8004bd6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8004bda:	f7fb fac7 	bl	800016c <__adddf3>
 8004bde:	4682      	mov	sl, r0
 8004be0:	468b      	mov	fp, r1
 8004be2:	e776      	b.n	8004ad2 <_strtod_l+0xa5a>
 8004be4:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8004be8:	e7e0      	b.n	8004bac <_strtod_l+0xb34>
 8004bea:	a30d      	add	r3, pc, #52	@ (adr r3, 8004c20 <_strtod_l+0xba8>)
 8004bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bf0:	f7fb fee4 	bl	80009bc <__aeabi_dcmplt>
 8004bf4:	e79e      	b.n	8004b34 <_strtod_l+0xabc>
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004bfa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004bfc:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8004bfe:	6013      	str	r3, [r2, #0]
 8004c00:	f7ff ba77 	b.w	80040f2 <_strtod_l+0x7a>
 8004c04:	2a65      	cmp	r2, #101	@ 0x65
 8004c06:	f43f ab6e 	beq.w	80042e6 <_strtod_l+0x26e>
 8004c0a:	2a45      	cmp	r2, #69	@ 0x45
 8004c0c:	f43f ab6b 	beq.w	80042e6 <_strtod_l+0x26e>
 8004c10:	2301      	movs	r3, #1
 8004c12:	f7ff bba6 	b.w	8004362 <_strtod_l+0x2ea>
 8004c16:	bf00      	nop
 8004c18:	ffc00000 	.word	0xffc00000
 8004c1c:	41dfffff 	.word	0x41dfffff
 8004c20:	94a03595 	.word	0x94a03595
 8004c24:	3fcfffff 	.word	0x3fcfffff

08004c28 <_strtod_r>:
 8004c28:	4b01      	ldr	r3, [pc, #4]	@ (8004c30 <_strtod_r+0x8>)
 8004c2a:	f7ff ba25 	b.w	8004078 <_strtod_l>
 8004c2e:	bf00      	nop
 8004c30:	20000018 	.word	0x20000018

08004c34 <_strtol_l.constprop.0>:
 8004c34:	2b24      	cmp	r3, #36	@ 0x24
 8004c36:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c3a:	4686      	mov	lr, r0
 8004c3c:	4690      	mov	r8, r2
 8004c3e:	d801      	bhi.n	8004c44 <_strtol_l.constprop.0+0x10>
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	d106      	bne.n	8004c52 <_strtol_l.constprop.0+0x1e>
 8004c44:	f000 f8ae 	bl	8004da4 <__errno>
 8004c48:	2316      	movs	r3, #22
 8004c4a:	6003      	str	r3, [r0, #0]
 8004c4c:	2000      	movs	r0, #0
 8004c4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c52:	460d      	mov	r5, r1
 8004c54:	4833      	ldr	r0, [pc, #204]	@ (8004d24 <_strtol_l.constprop.0+0xf0>)
 8004c56:	462a      	mov	r2, r5
 8004c58:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004c5c:	5d06      	ldrb	r6, [r0, r4]
 8004c5e:	f016 0608 	ands.w	r6, r6, #8
 8004c62:	d1f8      	bne.n	8004c56 <_strtol_l.constprop.0+0x22>
 8004c64:	2c2d      	cmp	r4, #45	@ 0x2d
 8004c66:	d12d      	bne.n	8004cc4 <_strtol_l.constprop.0+0x90>
 8004c68:	2601      	movs	r6, #1
 8004c6a:	782c      	ldrb	r4, [r5, #0]
 8004c6c:	1c95      	adds	r5, r2, #2
 8004c6e:	f033 0210 	bics.w	r2, r3, #16
 8004c72:	d109      	bne.n	8004c88 <_strtol_l.constprop.0+0x54>
 8004c74:	2c30      	cmp	r4, #48	@ 0x30
 8004c76:	d12a      	bne.n	8004cce <_strtol_l.constprop.0+0x9a>
 8004c78:	782a      	ldrb	r2, [r5, #0]
 8004c7a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8004c7e:	2a58      	cmp	r2, #88	@ 0x58
 8004c80:	d125      	bne.n	8004cce <_strtol_l.constprop.0+0x9a>
 8004c82:	2310      	movs	r3, #16
 8004c84:	786c      	ldrb	r4, [r5, #1]
 8004c86:	3502      	adds	r5, #2
 8004c88:	2200      	movs	r2, #0
 8004c8a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8004c8e:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8004c92:	fbbc f9f3 	udiv	r9, ip, r3
 8004c96:	4610      	mov	r0, r2
 8004c98:	fb03 ca19 	mls	sl, r3, r9, ip
 8004c9c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8004ca0:	2f09      	cmp	r7, #9
 8004ca2:	d81b      	bhi.n	8004cdc <_strtol_l.constprop.0+0xa8>
 8004ca4:	463c      	mov	r4, r7
 8004ca6:	42a3      	cmp	r3, r4
 8004ca8:	dd27      	ble.n	8004cfa <_strtol_l.constprop.0+0xc6>
 8004caa:	1c57      	adds	r7, r2, #1
 8004cac:	d007      	beq.n	8004cbe <_strtol_l.constprop.0+0x8a>
 8004cae:	4581      	cmp	r9, r0
 8004cb0:	d320      	bcc.n	8004cf4 <_strtol_l.constprop.0+0xc0>
 8004cb2:	d101      	bne.n	8004cb8 <_strtol_l.constprop.0+0x84>
 8004cb4:	45a2      	cmp	sl, r4
 8004cb6:	db1d      	blt.n	8004cf4 <_strtol_l.constprop.0+0xc0>
 8004cb8:	2201      	movs	r2, #1
 8004cba:	fb00 4003 	mla	r0, r0, r3, r4
 8004cbe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004cc2:	e7eb      	b.n	8004c9c <_strtol_l.constprop.0+0x68>
 8004cc4:	2c2b      	cmp	r4, #43	@ 0x2b
 8004cc6:	bf04      	itt	eq
 8004cc8:	782c      	ldrbeq	r4, [r5, #0]
 8004cca:	1c95      	addeq	r5, r2, #2
 8004ccc:	e7cf      	b.n	8004c6e <_strtol_l.constprop.0+0x3a>
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d1da      	bne.n	8004c88 <_strtol_l.constprop.0+0x54>
 8004cd2:	2c30      	cmp	r4, #48	@ 0x30
 8004cd4:	bf0c      	ite	eq
 8004cd6:	2308      	moveq	r3, #8
 8004cd8:	230a      	movne	r3, #10
 8004cda:	e7d5      	b.n	8004c88 <_strtol_l.constprop.0+0x54>
 8004cdc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8004ce0:	2f19      	cmp	r7, #25
 8004ce2:	d801      	bhi.n	8004ce8 <_strtol_l.constprop.0+0xb4>
 8004ce4:	3c37      	subs	r4, #55	@ 0x37
 8004ce6:	e7de      	b.n	8004ca6 <_strtol_l.constprop.0+0x72>
 8004ce8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8004cec:	2f19      	cmp	r7, #25
 8004cee:	d804      	bhi.n	8004cfa <_strtol_l.constprop.0+0xc6>
 8004cf0:	3c57      	subs	r4, #87	@ 0x57
 8004cf2:	e7d8      	b.n	8004ca6 <_strtol_l.constprop.0+0x72>
 8004cf4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004cf8:	e7e1      	b.n	8004cbe <_strtol_l.constprop.0+0x8a>
 8004cfa:	1c53      	adds	r3, r2, #1
 8004cfc:	d108      	bne.n	8004d10 <_strtol_l.constprop.0+0xdc>
 8004cfe:	2322      	movs	r3, #34	@ 0x22
 8004d00:	4660      	mov	r0, ip
 8004d02:	f8ce 3000 	str.w	r3, [lr]
 8004d06:	f1b8 0f00 	cmp.w	r8, #0
 8004d0a:	d0a0      	beq.n	8004c4e <_strtol_l.constprop.0+0x1a>
 8004d0c:	1e69      	subs	r1, r5, #1
 8004d0e:	e006      	b.n	8004d1e <_strtol_l.constprop.0+0xea>
 8004d10:	b106      	cbz	r6, 8004d14 <_strtol_l.constprop.0+0xe0>
 8004d12:	4240      	negs	r0, r0
 8004d14:	f1b8 0f00 	cmp.w	r8, #0
 8004d18:	d099      	beq.n	8004c4e <_strtol_l.constprop.0+0x1a>
 8004d1a:	2a00      	cmp	r2, #0
 8004d1c:	d1f6      	bne.n	8004d0c <_strtol_l.constprop.0+0xd8>
 8004d1e:	f8c8 1000 	str.w	r1, [r8]
 8004d22:	e794      	b.n	8004c4e <_strtol_l.constprop.0+0x1a>
 8004d24:	08007961 	.word	0x08007961

08004d28 <_strtol_r>:
 8004d28:	f7ff bf84 	b.w	8004c34 <_strtol_l.constprop.0>

08004d2c <_fwalk_sglue>:
 8004d2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d30:	4607      	mov	r7, r0
 8004d32:	4688      	mov	r8, r1
 8004d34:	4614      	mov	r4, r2
 8004d36:	2600      	movs	r6, #0
 8004d38:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004d3c:	f1b9 0901 	subs.w	r9, r9, #1
 8004d40:	d505      	bpl.n	8004d4e <_fwalk_sglue+0x22>
 8004d42:	6824      	ldr	r4, [r4, #0]
 8004d44:	2c00      	cmp	r4, #0
 8004d46:	d1f7      	bne.n	8004d38 <_fwalk_sglue+0xc>
 8004d48:	4630      	mov	r0, r6
 8004d4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d4e:	89ab      	ldrh	r3, [r5, #12]
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d907      	bls.n	8004d64 <_fwalk_sglue+0x38>
 8004d54:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004d58:	3301      	adds	r3, #1
 8004d5a:	d003      	beq.n	8004d64 <_fwalk_sglue+0x38>
 8004d5c:	4629      	mov	r1, r5
 8004d5e:	4638      	mov	r0, r7
 8004d60:	47c0      	blx	r8
 8004d62:	4306      	orrs	r6, r0
 8004d64:	3568      	adds	r5, #104	@ 0x68
 8004d66:	e7e9      	b.n	8004d3c <_fwalk_sglue+0x10>

08004d68 <strncmp>:
 8004d68:	b510      	push	{r4, lr}
 8004d6a:	b16a      	cbz	r2, 8004d88 <strncmp+0x20>
 8004d6c:	3901      	subs	r1, #1
 8004d6e:	1884      	adds	r4, r0, r2
 8004d70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004d74:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8004d78:	429a      	cmp	r2, r3
 8004d7a:	d103      	bne.n	8004d84 <strncmp+0x1c>
 8004d7c:	42a0      	cmp	r0, r4
 8004d7e:	d001      	beq.n	8004d84 <strncmp+0x1c>
 8004d80:	2a00      	cmp	r2, #0
 8004d82:	d1f5      	bne.n	8004d70 <strncmp+0x8>
 8004d84:	1ad0      	subs	r0, r2, r3
 8004d86:	bd10      	pop	{r4, pc}
 8004d88:	4610      	mov	r0, r2
 8004d8a:	e7fc      	b.n	8004d86 <strncmp+0x1e>

08004d8c <memset>:
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	4402      	add	r2, r0
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d100      	bne.n	8004d96 <memset+0xa>
 8004d94:	4770      	bx	lr
 8004d96:	f803 1b01 	strb.w	r1, [r3], #1
 8004d9a:	e7f9      	b.n	8004d90 <memset+0x4>

08004d9c <_localeconv_r>:
 8004d9c:	4800      	ldr	r0, [pc, #0]	@ (8004da0 <_localeconv_r+0x4>)
 8004d9e:	4770      	bx	lr
 8004da0:	20000108 	.word	0x20000108

08004da4 <__errno>:
 8004da4:	4b01      	ldr	r3, [pc, #4]	@ (8004dac <__errno+0x8>)
 8004da6:	6818      	ldr	r0, [r3, #0]
 8004da8:	4770      	bx	lr
 8004daa:	bf00      	nop
 8004dac:	20000184 	.word	0x20000184

08004db0 <__libc_init_array>:
 8004db0:	b570      	push	{r4, r5, r6, lr}
 8004db2:	2600      	movs	r6, #0
 8004db4:	4d0c      	ldr	r5, [pc, #48]	@ (8004de8 <__libc_init_array+0x38>)
 8004db6:	4c0d      	ldr	r4, [pc, #52]	@ (8004dec <__libc_init_array+0x3c>)
 8004db8:	1b64      	subs	r4, r4, r5
 8004dba:	10a4      	asrs	r4, r4, #2
 8004dbc:	42a6      	cmp	r6, r4
 8004dbe:	d109      	bne.n	8004dd4 <__libc_init_array+0x24>
 8004dc0:	f002 fd60 	bl	8007884 <_init>
 8004dc4:	2600      	movs	r6, #0
 8004dc6:	4d0a      	ldr	r5, [pc, #40]	@ (8004df0 <__libc_init_array+0x40>)
 8004dc8:	4c0a      	ldr	r4, [pc, #40]	@ (8004df4 <__libc_init_array+0x44>)
 8004dca:	1b64      	subs	r4, r4, r5
 8004dcc:	10a4      	asrs	r4, r4, #2
 8004dce:	42a6      	cmp	r6, r4
 8004dd0:	d105      	bne.n	8004dde <__libc_init_array+0x2e>
 8004dd2:	bd70      	pop	{r4, r5, r6, pc}
 8004dd4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004dd8:	4798      	blx	r3
 8004dda:	3601      	adds	r6, #1
 8004ddc:	e7ee      	b.n	8004dbc <__libc_init_array+0xc>
 8004dde:	f855 3b04 	ldr.w	r3, [r5], #4
 8004de2:	4798      	blx	r3
 8004de4:	3601      	adds	r6, #1
 8004de6:	e7f2      	b.n	8004dce <__libc_init_array+0x1e>
 8004de8:	08007cfc 	.word	0x08007cfc
 8004dec:	08007cfc 	.word	0x08007cfc
 8004df0:	08007cfc 	.word	0x08007cfc
 8004df4:	08007d00 	.word	0x08007d00

08004df8 <__retarget_lock_init_recursive>:
 8004df8:	4770      	bx	lr

08004dfa <__retarget_lock_acquire_recursive>:
 8004dfa:	4770      	bx	lr

08004dfc <__retarget_lock_release_recursive>:
 8004dfc:	4770      	bx	lr

08004dfe <memchr>:
 8004dfe:	4603      	mov	r3, r0
 8004e00:	b510      	push	{r4, lr}
 8004e02:	b2c9      	uxtb	r1, r1
 8004e04:	4402      	add	r2, r0
 8004e06:	4293      	cmp	r3, r2
 8004e08:	4618      	mov	r0, r3
 8004e0a:	d101      	bne.n	8004e10 <memchr+0x12>
 8004e0c:	2000      	movs	r0, #0
 8004e0e:	e003      	b.n	8004e18 <memchr+0x1a>
 8004e10:	7804      	ldrb	r4, [r0, #0]
 8004e12:	3301      	adds	r3, #1
 8004e14:	428c      	cmp	r4, r1
 8004e16:	d1f6      	bne.n	8004e06 <memchr+0x8>
 8004e18:	bd10      	pop	{r4, pc}

08004e1a <memcpy>:
 8004e1a:	440a      	add	r2, r1
 8004e1c:	4291      	cmp	r1, r2
 8004e1e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004e22:	d100      	bne.n	8004e26 <memcpy+0xc>
 8004e24:	4770      	bx	lr
 8004e26:	b510      	push	{r4, lr}
 8004e28:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004e2c:	4291      	cmp	r1, r2
 8004e2e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004e32:	d1f9      	bne.n	8004e28 <memcpy+0xe>
 8004e34:	bd10      	pop	{r4, pc}
	...

08004e38 <nan>:
 8004e38:	2000      	movs	r0, #0
 8004e3a:	4901      	ldr	r1, [pc, #4]	@ (8004e40 <nan+0x8>)
 8004e3c:	4770      	bx	lr
 8004e3e:	bf00      	nop
 8004e40:	7ff80000 	.word	0x7ff80000

08004e44 <nanf>:
 8004e44:	4800      	ldr	r0, [pc, #0]	@ (8004e48 <nanf+0x4>)
 8004e46:	4770      	bx	lr
 8004e48:	7fc00000 	.word	0x7fc00000

08004e4c <quorem>:
 8004e4c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e50:	6903      	ldr	r3, [r0, #16]
 8004e52:	690c      	ldr	r4, [r1, #16]
 8004e54:	4607      	mov	r7, r0
 8004e56:	42a3      	cmp	r3, r4
 8004e58:	db7e      	blt.n	8004f58 <quorem+0x10c>
 8004e5a:	3c01      	subs	r4, #1
 8004e5c:	00a3      	lsls	r3, r4, #2
 8004e5e:	f100 0514 	add.w	r5, r0, #20
 8004e62:	f101 0814 	add.w	r8, r1, #20
 8004e66:	9300      	str	r3, [sp, #0]
 8004e68:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004e6c:	9301      	str	r3, [sp, #4]
 8004e6e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004e72:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004e76:	3301      	adds	r3, #1
 8004e78:	429a      	cmp	r2, r3
 8004e7a:	fbb2 f6f3 	udiv	r6, r2, r3
 8004e7e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004e82:	d32e      	bcc.n	8004ee2 <quorem+0x96>
 8004e84:	f04f 0a00 	mov.w	sl, #0
 8004e88:	46c4      	mov	ip, r8
 8004e8a:	46ae      	mov	lr, r5
 8004e8c:	46d3      	mov	fp, sl
 8004e8e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004e92:	b298      	uxth	r0, r3
 8004e94:	fb06 a000 	mla	r0, r6, r0, sl
 8004e98:	0c1b      	lsrs	r3, r3, #16
 8004e9a:	0c02      	lsrs	r2, r0, #16
 8004e9c:	fb06 2303 	mla	r3, r6, r3, r2
 8004ea0:	f8de 2000 	ldr.w	r2, [lr]
 8004ea4:	b280      	uxth	r0, r0
 8004ea6:	b292      	uxth	r2, r2
 8004ea8:	1a12      	subs	r2, r2, r0
 8004eaa:	445a      	add	r2, fp
 8004eac:	f8de 0000 	ldr.w	r0, [lr]
 8004eb0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004eb4:	b29b      	uxth	r3, r3
 8004eb6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004eba:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004ebe:	b292      	uxth	r2, r2
 8004ec0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004ec4:	45e1      	cmp	r9, ip
 8004ec6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004eca:	f84e 2b04 	str.w	r2, [lr], #4
 8004ece:	d2de      	bcs.n	8004e8e <quorem+0x42>
 8004ed0:	9b00      	ldr	r3, [sp, #0]
 8004ed2:	58eb      	ldr	r3, [r5, r3]
 8004ed4:	b92b      	cbnz	r3, 8004ee2 <quorem+0x96>
 8004ed6:	9b01      	ldr	r3, [sp, #4]
 8004ed8:	3b04      	subs	r3, #4
 8004eda:	429d      	cmp	r5, r3
 8004edc:	461a      	mov	r2, r3
 8004ede:	d32f      	bcc.n	8004f40 <quorem+0xf4>
 8004ee0:	613c      	str	r4, [r7, #16]
 8004ee2:	4638      	mov	r0, r7
 8004ee4:	f001 fec6 	bl	8006c74 <__mcmp>
 8004ee8:	2800      	cmp	r0, #0
 8004eea:	db25      	blt.n	8004f38 <quorem+0xec>
 8004eec:	4629      	mov	r1, r5
 8004eee:	2000      	movs	r0, #0
 8004ef0:	f858 2b04 	ldr.w	r2, [r8], #4
 8004ef4:	f8d1 c000 	ldr.w	ip, [r1]
 8004ef8:	fa1f fe82 	uxth.w	lr, r2
 8004efc:	fa1f f38c 	uxth.w	r3, ip
 8004f00:	eba3 030e 	sub.w	r3, r3, lr
 8004f04:	4403      	add	r3, r0
 8004f06:	0c12      	lsrs	r2, r2, #16
 8004f08:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004f0c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004f10:	b29b      	uxth	r3, r3
 8004f12:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004f16:	45c1      	cmp	r9, r8
 8004f18:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004f1c:	f841 3b04 	str.w	r3, [r1], #4
 8004f20:	d2e6      	bcs.n	8004ef0 <quorem+0xa4>
 8004f22:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004f26:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004f2a:	b922      	cbnz	r2, 8004f36 <quorem+0xea>
 8004f2c:	3b04      	subs	r3, #4
 8004f2e:	429d      	cmp	r5, r3
 8004f30:	461a      	mov	r2, r3
 8004f32:	d30b      	bcc.n	8004f4c <quorem+0x100>
 8004f34:	613c      	str	r4, [r7, #16]
 8004f36:	3601      	adds	r6, #1
 8004f38:	4630      	mov	r0, r6
 8004f3a:	b003      	add	sp, #12
 8004f3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f40:	6812      	ldr	r2, [r2, #0]
 8004f42:	3b04      	subs	r3, #4
 8004f44:	2a00      	cmp	r2, #0
 8004f46:	d1cb      	bne.n	8004ee0 <quorem+0x94>
 8004f48:	3c01      	subs	r4, #1
 8004f4a:	e7c6      	b.n	8004eda <quorem+0x8e>
 8004f4c:	6812      	ldr	r2, [r2, #0]
 8004f4e:	3b04      	subs	r3, #4
 8004f50:	2a00      	cmp	r2, #0
 8004f52:	d1ef      	bne.n	8004f34 <quorem+0xe8>
 8004f54:	3c01      	subs	r4, #1
 8004f56:	e7ea      	b.n	8004f2e <quorem+0xe2>
 8004f58:	2000      	movs	r0, #0
 8004f5a:	e7ee      	b.n	8004f3a <quorem+0xee>
 8004f5c:	0000      	movs	r0, r0
	...

08004f60 <_dtoa_r>:
 8004f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f64:	4614      	mov	r4, r2
 8004f66:	461d      	mov	r5, r3
 8004f68:	69c7      	ldr	r7, [r0, #28]
 8004f6a:	b097      	sub	sp, #92	@ 0x5c
 8004f6c:	4683      	mov	fp, r0
 8004f6e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004f72:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8004f74:	b97f      	cbnz	r7, 8004f96 <_dtoa_r+0x36>
 8004f76:	2010      	movs	r0, #16
 8004f78:	f001 fa4a 	bl	8006410 <malloc>
 8004f7c:	4602      	mov	r2, r0
 8004f7e:	f8cb 001c 	str.w	r0, [fp, #28]
 8004f82:	b920      	cbnz	r0, 8004f8e <_dtoa_r+0x2e>
 8004f84:	21ef      	movs	r1, #239	@ 0xef
 8004f86:	4ba8      	ldr	r3, [pc, #672]	@ (8005228 <_dtoa_r+0x2c8>)
 8004f88:	48a8      	ldr	r0, [pc, #672]	@ (800522c <_dtoa_r+0x2cc>)
 8004f8a:	f002 f945 	bl	8007218 <__assert_func>
 8004f8e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004f92:	6007      	str	r7, [r0, #0]
 8004f94:	60c7      	str	r7, [r0, #12]
 8004f96:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004f9a:	6819      	ldr	r1, [r3, #0]
 8004f9c:	b159      	cbz	r1, 8004fb6 <_dtoa_r+0x56>
 8004f9e:	685a      	ldr	r2, [r3, #4]
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	4093      	lsls	r3, r2
 8004fa4:	604a      	str	r2, [r1, #4]
 8004fa6:	608b      	str	r3, [r1, #8]
 8004fa8:	4658      	mov	r0, fp
 8004faa:	f001 fbe1 	bl	8006770 <_Bfree>
 8004fae:	2200      	movs	r2, #0
 8004fb0:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004fb4:	601a      	str	r2, [r3, #0]
 8004fb6:	1e2b      	subs	r3, r5, #0
 8004fb8:	bfaf      	iteee	ge
 8004fba:	2300      	movge	r3, #0
 8004fbc:	2201      	movlt	r2, #1
 8004fbe:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004fc2:	9303      	strlt	r3, [sp, #12]
 8004fc4:	bfa8      	it	ge
 8004fc6:	6033      	strge	r3, [r6, #0]
 8004fc8:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004fcc:	4b98      	ldr	r3, [pc, #608]	@ (8005230 <_dtoa_r+0x2d0>)
 8004fce:	bfb8      	it	lt
 8004fd0:	6032      	strlt	r2, [r6, #0]
 8004fd2:	ea33 0308 	bics.w	r3, r3, r8
 8004fd6:	d112      	bne.n	8004ffe <_dtoa_r+0x9e>
 8004fd8:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004fdc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004fde:	6013      	str	r3, [r2, #0]
 8004fe0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8004fe4:	4323      	orrs	r3, r4
 8004fe6:	f000 8550 	beq.w	8005a8a <_dtoa_r+0xb2a>
 8004fea:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004fec:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8005234 <_dtoa_r+0x2d4>
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	f000 8552 	beq.w	8005a9a <_dtoa_r+0xb3a>
 8004ff6:	f10a 0303 	add.w	r3, sl, #3
 8004ffa:	f000 bd4c 	b.w	8005a96 <_dtoa_r+0xb36>
 8004ffe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005002:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005006:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800500a:	2200      	movs	r2, #0
 800500c:	2300      	movs	r3, #0
 800500e:	f7fb fccb 	bl	80009a8 <__aeabi_dcmpeq>
 8005012:	4607      	mov	r7, r0
 8005014:	b158      	cbz	r0, 800502e <_dtoa_r+0xce>
 8005016:	2301      	movs	r3, #1
 8005018:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800501a:	6013      	str	r3, [r2, #0]
 800501c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800501e:	b113      	cbz	r3, 8005026 <_dtoa_r+0xc6>
 8005020:	4b85      	ldr	r3, [pc, #532]	@ (8005238 <_dtoa_r+0x2d8>)
 8005022:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005024:	6013      	str	r3, [r2, #0]
 8005026:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800523c <_dtoa_r+0x2dc>
 800502a:	f000 bd36 	b.w	8005a9a <_dtoa_r+0xb3a>
 800502e:	ab14      	add	r3, sp, #80	@ 0x50
 8005030:	9301      	str	r3, [sp, #4]
 8005032:	ab15      	add	r3, sp, #84	@ 0x54
 8005034:	9300      	str	r3, [sp, #0]
 8005036:	4658      	mov	r0, fp
 8005038:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800503c:	f001 ff32 	bl	8006ea4 <__d2b>
 8005040:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005044:	4681      	mov	r9, r0
 8005046:	2e00      	cmp	r6, #0
 8005048:	d077      	beq.n	800513a <_dtoa_r+0x1da>
 800504a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800504e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005050:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005054:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005058:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800505c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005060:	9712      	str	r7, [sp, #72]	@ 0x48
 8005062:	4619      	mov	r1, r3
 8005064:	2200      	movs	r2, #0
 8005066:	4b76      	ldr	r3, [pc, #472]	@ (8005240 <_dtoa_r+0x2e0>)
 8005068:	f7fb f87e 	bl	8000168 <__aeabi_dsub>
 800506c:	a368      	add	r3, pc, #416	@ (adr r3, 8005210 <_dtoa_r+0x2b0>)
 800506e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005072:	f7fb fa31 	bl	80004d8 <__aeabi_dmul>
 8005076:	a368      	add	r3, pc, #416	@ (adr r3, 8005218 <_dtoa_r+0x2b8>)
 8005078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800507c:	f7fb f876 	bl	800016c <__adddf3>
 8005080:	4604      	mov	r4, r0
 8005082:	4630      	mov	r0, r6
 8005084:	460d      	mov	r5, r1
 8005086:	f7fb f9bd 	bl	8000404 <__aeabi_i2d>
 800508a:	a365      	add	r3, pc, #404	@ (adr r3, 8005220 <_dtoa_r+0x2c0>)
 800508c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005090:	f7fb fa22 	bl	80004d8 <__aeabi_dmul>
 8005094:	4602      	mov	r2, r0
 8005096:	460b      	mov	r3, r1
 8005098:	4620      	mov	r0, r4
 800509a:	4629      	mov	r1, r5
 800509c:	f7fb f866 	bl	800016c <__adddf3>
 80050a0:	4604      	mov	r4, r0
 80050a2:	460d      	mov	r5, r1
 80050a4:	f7fb fcc8 	bl	8000a38 <__aeabi_d2iz>
 80050a8:	2200      	movs	r2, #0
 80050aa:	4607      	mov	r7, r0
 80050ac:	2300      	movs	r3, #0
 80050ae:	4620      	mov	r0, r4
 80050b0:	4629      	mov	r1, r5
 80050b2:	f7fb fc83 	bl	80009bc <__aeabi_dcmplt>
 80050b6:	b140      	cbz	r0, 80050ca <_dtoa_r+0x16a>
 80050b8:	4638      	mov	r0, r7
 80050ba:	f7fb f9a3 	bl	8000404 <__aeabi_i2d>
 80050be:	4622      	mov	r2, r4
 80050c0:	462b      	mov	r3, r5
 80050c2:	f7fb fc71 	bl	80009a8 <__aeabi_dcmpeq>
 80050c6:	b900      	cbnz	r0, 80050ca <_dtoa_r+0x16a>
 80050c8:	3f01      	subs	r7, #1
 80050ca:	2f16      	cmp	r7, #22
 80050cc:	d853      	bhi.n	8005176 <_dtoa_r+0x216>
 80050ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80050d2:	4b5c      	ldr	r3, [pc, #368]	@ (8005244 <_dtoa_r+0x2e4>)
 80050d4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80050d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050dc:	f7fb fc6e 	bl	80009bc <__aeabi_dcmplt>
 80050e0:	2800      	cmp	r0, #0
 80050e2:	d04a      	beq.n	800517a <_dtoa_r+0x21a>
 80050e4:	2300      	movs	r3, #0
 80050e6:	3f01      	subs	r7, #1
 80050e8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80050ea:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80050ec:	1b9b      	subs	r3, r3, r6
 80050ee:	1e5a      	subs	r2, r3, #1
 80050f0:	bf46      	itte	mi
 80050f2:	f1c3 0801 	rsbmi	r8, r3, #1
 80050f6:	2300      	movmi	r3, #0
 80050f8:	f04f 0800 	movpl.w	r8, #0
 80050fc:	9209      	str	r2, [sp, #36]	@ 0x24
 80050fe:	bf48      	it	mi
 8005100:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005102:	2f00      	cmp	r7, #0
 8005104:	db3b      	blt.n	800517e <_dtoa_r+0x21e>
 8005106:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005108:	970e      	str	r7, [sp, #56]	@ 0x38
 800510a:	443b      	add	r3, r7
 800510c:	9309      	str	r3, [sp, #36]	@ 0x24
 800510e:	2300      	movs	r3, #0
 8005110:	930a      	str	r3, [sp, #40]	@ 0x28
 8005112:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005114:	2b09      	cmp	r3, #9
 8005116:	d866      	bhi.n	80051e6 <_dtoa_r+0x286>
 8005118:	2b05      	cmp	r3, #5
 800511a:	bfc4      	itt	gt
 800511c:	3b04      	subgt	r3, #4
 800511e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005120:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005122:	bfc8      	it	gt
 8005124:	2400      	movgt	r4, #0
 8005126:	f1a3 0302 	sub.w	r3, r3, #2
 800512a:	bfd8      	it	le
 800512c:	2401      	movle	r4, #1
 800512e:	2b03      	cmp	r3, #3
 8005130:	d864      	bhi.n	80051fc <_dtoa_r+0x29c>
 8005132:	e8df f003 	tbb	[pc, r3]
 8005136:	382b      	.short	0x382b
 8005138:	5636      	.short	0x5636
 800513a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800513e:	441e      	add	r6, r3
 8005140:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005144:	2b20      	cmp	r3, #32
 8005146:	bfc1      	itttt	gt
 8005148:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800514c:	fa08 f803 	lslgt.w	r8, r8, r3
 8005150:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005154:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005158:	bfd6      	itet	le
 800515a:	f1c3 0320 	rsble	r3, r3, #32
 800515e:	ea48 0003 	orrgt.w	r0, r8, r3
 8005162:	fa04 f003 	lslle.w	r0, r4, r3
 8005166:	f7fb f93d 	bl	80003e4 <__aeabi_ui2d>
 800516a:	2201      	movs	r2, #1
 800516c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005170:	3e01      	subs	r6, #1
 8005172:	9212      	str	r2, [sp, #72]	@ 0x48
 8005174:	e775      	b.n	8005062 <_dtoa_r+0x102>
 8005176:	2301      	movs	r3, #1
 8005178:	e7b6      	b.n	80050e8 <_dtoa_r+0x188>
 800517a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800517c:	e7b5      	b.n	80050ea <_dtoa_r+0x18a>
 800517e:	427b      	negs	r3, r7
 8005180:	930a      	str	r3, [sp, #40]	@ 0x28
 8005182:	2300      	movs	r3, #0
 8005184:	eba8 0807 	sub.w	r8, r8, r7
 8005188:	930e      	str	r3, [sp, #56]	@ 0x38
 800518a:	e7c2      	b.n	8005112 <_dtoa_r+0x1b2>
 800518c:	2300      	movs	r3, #0
 800518e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005190:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005192:	2b00      	cmp	r3, #0
 8005194:	dc35      	bgt.n	8005202 <_dtoa_r+0x2a2>
 8005196:	2301      	movs	r3, #1
 8005198:	461a      	mov	r2, r3
 800519a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800519e:	9221      	str	r2, [sp, #132]	@ 0x84
 80051a0:	e00b      	b.n	80051ba <_dtoa_r+0x25a>
 80051a2:	2301      	movs	r3, #1
 80051a4:	e7f3      	b.n	800518e <_dtoa_r+0x22e>
 80051a6:	2300      	movs	r3, #0
 80051a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80051aa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80051ac:	18fb      	adds	r3, r7, r3
 80051ae:	9308      	str	r3, [sp, #32]
 80051b0:	3301      	adds	r3, #1
 80051b2:	2b01      	cmp	r3, #1
 80051b4:	9307      	str	r3, [sp, #28]
 80051b6:	bfb8      	it	lt
 80051b8:	2301      	movlt	r3, #1
 80051ba:	2100      	movs	r1, #0
 80051bc:	2204      	movs	r2, #4
 80051be:	f8db 001c 	ldr.w	r0, [fp, #28]
 80051c2:	f102 0514 	add.w	r5, r2, #20
 80051c6:	429d      	cmp	r5, r3
 80051c8:	d91f      	bls.n	800520a <_dtoa_r+0x2aa>
 80051ca:	6041      	str	r1, [r0, #4]
 80051cc:	4658      	mov	r0, fp
 80051ce:	f001 fa8f 	bl	80066f0 <_Balloc>
 80051d2:	4682      	mov	sl, r0
 80051d4:	2800      	cmp	r0, #0
 80051d6:	d139      	bne.n	800524c <_dtoa_r+0x2ec>
 80051d8:	4602      	mov	r2, r0
 80051da:	f240 11af 	movw	r1, #431	@ 0x1af
 80051de:	4b1a      	ldr	r3, [pc, #104]	@ (8005248 <_dtoa_r+0x2e8>)
 80051e0:	e6d2      	b.n	8004f88 <_dtoa_r+0x28>
 80051e2:	2301      	movs	r3, #1
 80051e4:	e7e0      	b.n	80051a8 <_dtoa_r+0x248>
 80051e6:	2401      	movs	r4, #1
 80051e8:	2300      	movs	r3, #0
 80051ea:	940b      	str	r4, [sp, #44]	@ 0x2c
 80051ec:	9320      	str	r3, [sp, #128]	@ 0x80
 80051ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80051f2:	2200      	movs	r2, #0
 80051f4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80051f8:	2312      	movs	r3, #18
 80051fa:	e7d0      	b.n	800519e <_dtoa_r+0x23e>
 80051fc:	2301      	movs	r3, #1
 80051fe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005200:	e7f5      	b.n	80051ee <_dtoa_r+0x28e>
 8005202:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005204:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005208:	e7d7      	b.n	80051ba <_dtoa_r+0x25a>
 800520a:	3101      	adds	r1, #1
 800520c:	0052      	lsls	r2, r2, #1
 800520e:	e7d8      	b.n	80051c2 <_dtoa_r+0x262>
 8005210:	636f4361 	.word	0x636f4361
 8005214:	3fd287a7 	.word	0x3fd287a7
 8005218:	8b60c8b3 	.word	0x8b60c8b3
 800521c:	3fc68a28 	.word	0x3fc68a28
 8005220:	509f79fb 	.word	0x509f79fb
 8005224:	3fd34413 	.word	0x3fd34413
 8005228:	08007a6e 	.word	0x08007a6e
 800522c:	08007a85 	.word	0x08007a85
 8005230:	7ff00000 	.word	0x7ff00000
 8005234:	08007a6a 	.word	0x08007a6a
 8005238:	080078db 	.word	0x080078db
 800523c:	080078da 	.word	0x080078da
 8005240:	3ff80000 	.word	0x3ff80000
 8005244:	08007bf0 	.word	0x08007bf0
 8005248:	08007add 	.word	0x08007add
 800524c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005250:	6018      	str	r0, [r3, #0]
 8005252:	9b07      	ldr	r3, [sp, #28]
 8005254:	2b0e      	cmp	r3, #14
 8005256:	f200 80a4 	bhi.w	80053a2 <_dtoa_r+0x442>
 800525a:	2c00      	cmp	r4, #0
 800525c:	f000 80a1 	beq.w	80053a2 <_dtoa_r+0x442>
 8005260:	2f00      	cmp	r7, #0
 8005262:	dd33      	ble.n	80052cc <_dtoa_r+0x36c>
 8005264:	4b86      	ldr	r3, [pc, #536]	@ (8005480 <_dtoa_r+0x520>)
 8005266:	f007 020f 	and.w	r2, r7, #15
 800526a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800526e:	05f8      	lsls	r0, r7, #23
 8005270:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005274:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005278:	ea4f 1427 	mov.w	r4, r7, asr #4
 800527c:	d516      	bpl.n	80052ac <_dtoa_r+0x34c>
 800527e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005282:	4b80      	ldr	r3, [pc, #512]	@ (8005484 <_dtoa_r+0x524>)
 8005284:	2603      	movs	r6, #3
 8005286:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800528a:	f7fb fa4f 	bl	800072c <__aeabi_ddiv>
 800528e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005292:	f004 040f 	and.w	r4, r4, #15
 8005296:	4d7b      	ldr	r5, [pc, #492]	@ (8005484 <_dtoa_r+0x524>)
 8005298:	b954      	cbnz	r4, 80052b0 <_dtoa_r+0x350>
 800529a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800529e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80052a2:	f7fb fa43 	bl	800072c <__aeabi_ddiv>
 80052a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80052aa:	e028      	b.n	80052fe <_dtoa_r+0x39e>
 80052ac:	2602      	movs	r6, #2
 80052ae:	e7f2      	b.n	8005296 <_dtoa_r+0x336>
 80052b0:	07e1      	lsls	r1, r4, #31
 80052b2:	d508      	bpl.n	80052c6 <_dtoa_r+0x366>
 80052b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80052b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80052bc:	f7fb f90c 	bl	80004d8 <__aeabi_dmul>
 80052c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80052c4:	3601      	adds	r6, #1
 80052c6:	1064      	asrs	r4, r4, #1
 80052c8:	3508      	adds	r5, #8
 80052ca:	e7e5      	b.n	8005298 <_dtoa_r+0x338>
 80052cc:	f000 80d2 	beq.w	8005474 <_dtoa_r+0x514>
 80052d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80052d4:	427c      	negs	r4, r7
 80052d6:	4b6a      	ldr	r3, [pc, #424]	@ (8005480 <_dtoa_r+0x520>)
 80052d8:	f004 020f 	and.w	r2, r4, #15
 80052dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80052e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052e4:	f7fb f8f8 	bl	80004d8 <__aeabi_dmul>
 80052e8:	2602      	movs	r6, #2
 80052ea:	2300      	movs	r3, #0
 80052ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80052f0:	4d64      	ldr	r5, [pc, #400]	@ (8005484 <_dtoa_r+0x524>)
 80052f2:	1124      	asrs	r4, r4, #4
 80052f4:	2c00      	cmp	r4, #0
 80052f6:	f040 80b2 	bne.w	800545e <_dtoa_r+0x4fe>
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d1d3      	bne.n	80052a6 <_dtoa_r+0x346>
 80052fe:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005302:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005304:	2b00      	cmp	r3, #0
 8005306:	f000 80b7 	beq.w	8005478 <_dtoa_r+0x518>
 800530a:	2200      	movs	r2, #0
 800530c:	4620      	mov	r0, r4
 800530e:	4629      	mov	r1, r5
 8005310:	4b5d      	ldr	r3, [pc, #372]	@ (8005488 <_dtoa_r+0x528>)
 8005312:	f7fb fb53 	bl	80009bc <__aeabi_dcmplt>
 8005316:	2800      	cmp	r0, #0
 8005318:	f000 80ae 	beq.w	8005478 <_dtoa_r+0x518>
 800531c:	9b07      	ldr	r3, [sp, #28]
 800531e:	2b00      	cmp	r3, #0
 8005320:	f000 80aa 	beq.w	8005478 <_dtoa_r+0x518>
 8005324:	9b08      	ldr	r3, [sp, #32]
 8005326:	2b00      	cmp	r3, #0
 8005328:	dd37      	ble.n	800539a <_dtoa_r+0x43a>
 800532a:	1e7b      	subs	r3, r7, #1
 800532c:	4620      	mov	r0, r4
 800532e:	9304      	str	r3, [sp, #16]
 8005330:	2200      	movs	r2, #0
 8005332:	4629      	mov	r1, r5
 8005334:	4b55      	ldr	r3, [pc, #340]	@ (800548c <_dtoa_r+0x52c>)
 8005336:	f7fb f8cf 	bl	80004d8 <__aeabi_dmul>
 800533a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800533e:	9c08      	ldr	r4, [sp, #32]
 8005340:	3601      	adds	r6, #1
 8005342:	4630      	mov	r0, r6
 8005344:	f7fb f85e 	bl	8000404 <__aeabi_i2d>
 8005348:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800534c:	f7fb f8c4 	bl	80004d8 <__aeabi_dmul>
 8005350:	2200      	movs	r2, #0
 8005352:	4b4f      	ldr	r3, [pc, #316]	@ (8005490 <_dtoa_r+0x530>)
 8005354:	f7fa ff0a 	bl	800016c <__adddf3>
 8005358:	4605      	mov	r5, r0
 800535a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800535e:	2c00      	cmp	r4, #0
 8005360:	f040 809a 	bne.w	8005498 <_dtoa_r+0x538>
 8005364:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005368:	2200      	movs	r2, #0
 800536a:	4b4a      	ldr	r3, [pc, #296]	@ (8005494 <_dtoa_r+0x534>)
 800536c:	f7fa fefc 	bl	8000168 <__aeabi_dsub>
 8005370:	4602      	mov	r2, r0
 8005372:	460b      	mov	r3, r1
 8005374:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005378:	462a      	mov	r2, r5
 800537a:	4633      	mov	r3, r6
 800537c:	f7fb fb3c 	bl	80009f8 <__aeabi_dcmpgt>
 8005380:	2800      	cmp	r0, #0
 8005382:	f040 828e 	bne.w	80058a2 <_dtoa_r+0x942>
 8005386:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800538a:	462a      	mov	r2, r5
 800538c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005390:	f7fb fb14 	bl	80009bc <__aeabi_dcmplt>
 8005394:	2800      	cmp	r0, #0
 8005396:	f040 8127 	bne.w	80055e8 <_dtoa_r+0x688>
 800539a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800539e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80053a2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	f2c0 8163 	blt.w	8005670 <_dtoa_r+0x710>
 80053aa:	2f0e      	cmp	r7, #14
 80053ac:	f300 8160 	bgt.w	8005670 <_dtoa_r+0x710>
 80053b0:	4b33      	ldr	r3, [pc, #204]	@ (8005480 <_dtoa_r+0x520>)
 80053b2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80053b6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80053ba:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80053be:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	da03      	bge.n	80053cc <_dtoa_r+0x46c>
 80053c4:	9b07      	ldr	r3, [sp, #28]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	f340 8100 	ble.w	80055cc <_dtoa_r+0x66c>
 80053cc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80053d0:	4656      	mov	r6, sl
 80053d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80053d6:	4620      	mov	r0, r4
 80053d8:	4629      	mov	r1, r5
 80053da:	f7fb f9a7 	bl	800072c <__aeabi_ddiv>
 80053de:	f7fb fb2b 	bl	8000a38 <__aeabi_d2iz>
 80053e2:	4680      	mov	r8, r0
 80053e4:	f7fb f80e 	bl	8000404 <__aeabi_i2d>
 80053e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80053ec:	f7fb f874 	bl	80004d8 <__aeabi_dmul>
 80053f0:	4602      	mov	r2, r0
 80053f2:	460b      	mov	r3, r1
 80053f4:	4620      	mov	r0, r4
 80053f6:	4629      	mov	r1, r5
 80053f8:	f7fa feb6 	bl	8000168 <__aeabi_dsub>
 80053fc:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005400:	9d07      	ldr	r5, [sp, #28]
 8005402:	f806 4b01 	strb.w	r4, [r6], #1
 8005406:	eba6 040a 	sub.w	r4, r6, sl
 800540a:	42a5      	cmp	r5, r4
 800540c:	4602      	mov	r2, r0
 800540e:	460b      	mov	r3, r1
 8005410:	f040 8116 	bne.w	8005640 <_dtoa_r+0x6e0>
 8005414:	f7fa feaa 	bl	800016c <__adddf3>
 8005418:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800541c:	4604      	mov	r4, r0
 800541e:	460d      	mov	r5, r1
 8005420:	f7fb faea 	bl	80009f8 <__aeabi_dcmpgt>
 8005424:	2800      	cmp	r0, #0
 8005426:	f040 80f8 	bne.w	800561a <_dtoa_r+0x6ba>
 800542a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800542e:	4620      	mov	r0, r4
 8005430:	4629      	mov	r1, r5
 8005432:	f7fb fab9 	bl	80009a8 <__aeabi_dcmpeq>
 8005436:	b118      	cbz	r0, 8005440 <_dtoa_r+0x4e0>
 8005438:	f018 0f01 	tst.w	r8, #1
 800543c:	f040 80ed 	bne.w	800561a <_dtoa_r+0x6ba>
 8005440:	4649      	mov	r1, r9
 8005442:	4658      	mov	r0, fp
 8005444:	f001 f994 	bl	8006770 <_Bfree>
 8005448:	2300      	movs	r3, #0
 800544a:	7033      	strb	r3, [r6, #0]
 800544c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800544e:	3701      	adds	r7, #1
 8005450:	601f      	str	r7, [r3, #0]
 8005452:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005454:	2b00      	cmp	r3, #0
 8005456:	f000 8320 	beq.w	8005a9a <_dtoa_r+0xb3a>
 800545a:	601e      	str	r6, [r3, #0]
 800545c:	e31d      	b.n	8005a9a <_dtoa_r+0xb3a>
 800545e:	07e2      	lsls	r2, r4, #31
 8005460:	d505      	bpl.n	800546e <_dtoa_r+0x50e>
 8005462:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005466:	f7fb f837 	bl	80004d8 <__aeabi_dmul>
 800546a:	2301      	movs	r3, #1
 800546c:	3601      	adds	r6, #1
 800546e:	1064      	asrs	r4, r4, #1
 8005470:	3508      	adds	r5, #8
 8005472:	e73f      	b.n	80052f4 <_dtoa_r+0x394>
 8005474:	2602      	movs	r6, #2
 8005476:	e742      	b.n	80052fe <_dtoa_r+0x39e>
 8005478:	9c07      	ldr	r4, [sp, #28]
 800547a:	9704      	str	r7, [sp, #16]
 800547c:	e761      	b.n	8005342 <_dtoa_r+0x3e2>
 800547e:	bf00      	nop
 8005480:	08007bf0 	.word	0x08007bf0
 8005484:	08007bc8 	.word	0x08007bc8
 8005488:	3ff00000 	.word	0x3ff00000
 800548c:	40240000 	.word	0x40240000
 8005490:	401c0000 	.word	0x401c0000
 8005494:	40140000 	.word	0x40140000
 8005498:	4b70      	ldr	r3, [pc, #448]	@ (800565c <_dtoa_r+0x6fc>)
 800549a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800549c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80054a0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80054a4:	4454      	add	r4, sl
 80054a6:	2900      	cmp	r1, #0
 80054a8:	d045      	beq.n	8005536 <_dtoa_r+0x5d6>
 80054aa:	2000      	movs	r0, #0
 80054ac:	496c      	ldr	r1, [pc, #432]	@ (8005660 <_dtoa_r+0x700>)
 80054ae:	f7fb f93d 	bl	800072c <__aeabi_ddiv>
 80054b2:	4633      	mov	r3, r6
 80054b4:	462a      	mov	r2, r5
 80054b6:	f7fa fe57 	bl	8000168 <__aeabi_dsub>
 80054ba:	4656      	mov	r6, sl
 80054bc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80054c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80054c4:	f7fb fab8 	bl	8000a38 <__aeabi_d2iz>
 80054c8:	4605      	mov	r5, r0
 80054ca:	f7fa ff9b 	bl	8000404 <__aeabi_i2d>
 80054ce:	4602      	mov	r2, r0
 80054d0:	460b      	mov	r3, r1
 80054d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80054d6:	f7fa fe47 	bl	8000168 <__aeabi_dsub>
 80054da:	4602      	mov	r2, r0
 80054dc:	460b      	mov	r3, r1
 80054de:	3530      	adds	r5, #48	@ 0x30
 80054e0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80054e4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80054e8:	f806 5b01 	strb.w	r5, [r6], #1
 80054ec:	f7fb fa66 	bl	80009bc <__aeabi_dcmplt>
 80054f0:	2800      	cmp	r0, #0
 80054f2:	d163      	bne.n	80055bc <_dtoa_r+0x65c>
 80054f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80054f8:	2000      	movs	r0, #0
 80054fa:	495a      	ldr	r1, [pc, #360]	@ (8005664 <_dtoa_r+0x704>)
 80054fc:	f7fa fe34 	bl	8000168 <__aeabi_dsub>
 8005500:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005504:	f7fb fa5a 	bl	80009bc <__aeabi_dcmplt>
 8005508:	2800      	cmp	r0, #0
 800550a:	f040 8087 	bne.w	800561c <_dtoa_r+0x6bc>
 800550e:	42a6      	cmp	r6, r4
 8005510:	f43f af43 	beq.w	800539a <_dtoa_r+0x43a>
 8005514:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005518:	2200      	movs	r2, #0
 800551a:	4b53      	ldr	r3, [pc, #332]	@ (8005668 <_dtoa_r+0x708>)
 800551c:	f7fa ffdc 	bl	80004d8 <__aeabi_dmul>
 8005520:	2200      	movs	r2, #0
 8005522:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005526:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800552a:	4b4f      	ldr	r3, [pc, #316]	@ (8005668 <_dtoa_r+0x708>)
 800552c:	f7fa ffd4 	bl	80004d8 <__aeabi_dmul>
 8005530:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005534:	e7c4      	b.n	80054c0 <_dtoa_r+0x560>
 8005536:	4631      	mov	r1, r6
 8005538:	4628      	mov	r0, r5
 800553a:	f7fa ffcd 	bl	80004d8 <__aeabi_dmul>
 800553e:	4656      	mov	r6, sl
 8005540:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005544:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005546:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800554a:	f7fb fa75 	bl	8000a38 <__aeabi_d2iz>
 800554e:	4605      	mov	r5, r0
 8005550:	f7fa ff58 	bl	8000404 <__aeabi_i2d>
 8005554:	4602      	mov	r2, r0
 8005556:	460b      	mov	r3, r1
 8005558:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800555c:	f7fa fe04 	bl	8000168 <__aeabi_dsub>
 8005560:	4602      	mov	r2, r0
 8005562:	460b      	mov	r3, r1
 8005564:	3530      	adds	r5, #48	@ 0x30
 8005566:	f806 5b01 	strb.w	r5, [r6], #1
 800556a:	42a6      	cmp	r6, r4
 800556c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005570:	f04f 0200 	mov.w	r2, #0
 8005574:	d124      	bne.n	80055c0 <_dtoa_r+0x660>
 8005576:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800557a:	4b39      	ldr	r3, [pc, #228]	@ (8005660 <_dtoa_r+0x700>)
 800557c:	f7fa fdf6 	bl	800016c <__adddf3>
 8005580:	4602      	mov	r2, r0
 8005582:	460b      	mov	r3, r1
 8005584:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005588:	f7fb fa36 	bl	80009f8 <__aeabi_dcmpgt>
 800558c:	2800      	cmp	r0, #0
 800558e:	d145      	bne.n	800561c <_dtoa_r+0x6bc>
 8005590:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005594:	2000      	movs	r0, #0
 8005596:	4932      	ldr	r1, [pc, #200]	@ (8005660 <_dtoa_r+0x700>)
 8005598:	f7fa fde6 	bl	8000168 <__aeabi_dsub>
 800559c:	4602      	mov	r2, r0
 800559e:	460b      	mov	r3, r1
 80055a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80055a4:	f7fb fa0a 	bl	80009bc <__aeabi_dcmplt>
 80055a8:	2800      	cmp	r0, #0
 80055aa:	f43f aef6 	beq.w	800539a <_dtoa_r+0x43a>
 80055ae:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80055b0:	1e73      	subs	r3, r6, #1
 80055b2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80055b4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80055b8:	2b30      	cmp	r3, #48	@ 0x30
 80055ba:	d0f8      	beq.n	80055ae <_dtoa_r+0x64e>
 80055bc:	9f04      	ldr	r7, [sp, #16]
 80055be:	e73f      	b.n	8005440 <_dtoa_r+0x4e0>
 80055c0:	4b29      	ldr	r3, [pc, #164]	@ (8005668 <_dtoa_r+0x708>)
 80055c2:	f7fa ff89 	bl	80004d8 <__aeabi_dmul>
 80055c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80055ca:	e7bc      	b.n	8005546 <_dtoa_r+0x5e6>
 80055cc:	d10c      	bne.n	80055e8 <_dtoa_r+0x688>
 80055ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80055d2:	2200      	movs	r2, #0
 80055d4:	4b25      	ldr	r3, [pc, #148]	@ (800566c <_dtoa_r+0x70c>)
 80055d6:	f7fa ff7f 	bl	80004d8 <__aeabi_dmul>
 80055da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80055de:	f7fb fa01 	bl	80009e4 <__aeabi_dcmpge>
 80055e2:	2800      	cmp	r0, #0
 80055e4:	f000 815b 	beq.w	800589e <_dtoa_r+0x93e>
 80055e8:	2400      	movs	r4, #0
 80055ea:	4625      	mov	r5, r4
 80055ec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80055ee:	4656      	mov	r6, sl
 80055f0:	43db      	mvns	r3, r3
 80055f2:	9304      	str	r3, [sp, #16]
 80055f4:	2700      	movs	r7, #0
 80055f6:	4621      	mov	r1, r4
 80055f8:	4658      	mov	r0, fp
 80055fa:	f001 f8b9 	bl	8006770 <_Bfree>
 80055fe:	2d00      	cmp	r5, #0
 8005600:	d0dc      	beq.n	80055bc <_dtoa_r+0x65c>
 8005602:	b12f      	cbz	r7, 8005610 <_dtoa_r+0x6b0>
 8005604:	42af      	cmp	r7, r5
 8005606:	d003      	beq.n	8005610 <_dtoa_r+0x6b0>
 8005608:	4639      	mov	r1, r7
 800560a:	4658      	mov	r0, fp
 800560c:	f001 f8b0 	bl	8006770 <_Bfree>
 8005610:	4629      	mov	r1, r5
 8005612:	4658      	mov	r0, fp
 8005614:	f001 f8ac 	bl	8006770 <_Bfree>
 8005618:	e7d0      	b.n	80055bc <_dtoa_r+0x65c>
 800561a:	9704      	str	r7, [sp, #16]
 800561c:	4633      	mov	r3, r6
 800561e:	461e      	mov	r6, r3
 8005620:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005624:	2a39      	cmp	r2, #57	@ 0x39
 8005626:	d107      	bne.n	8005638 <_dtoa_r+0x6d8>
 8005628:	459a      	cmp	sl, r3
 800562a:	d1f8      	bne.n	800561e <_dtoa_r+0x6be>
 800562c:	9a04      	ldr	r2, [sp, #16]
 800562e:	3201      	adds	r2, #1
 8005630:	9204      	str	r2, [sp, #16]
 8005632:	2230      	movs	r2, #48	@ 0x30
 8005634:	f88a 2000 	strb.w	r2, [sl]
 8005638:	781a      	ldrb	r2, [r3, #0]
 800563a:	3201      	adds	r2, #1
 800563c:	701a      	strb	r2, [r3, #0]
 800563e:	e7bd      	b.n	80055bc <_dtoa_r+0x65c>
 8005640:	2200      	movs	r2, #0
 8005642:	4b09      	ldr	r3, [pc, #36]	@ (8005668 <_dtoa_r+0x708>)
 8005644:	f7fa ff48 	bl	80004d8 <__aeabi_dmul>
 8005648:	2200      	movs	r2, #0
 800564a:	2300      	movs	r3, #0
 800564c:	4604      	mov	r4, r0
 800564e:	460d      	mov	r5, r1
 8005650:	f7fb f9aa 	bl	80009a8 <__aeabi_dcmpeq>
 8005654:	2800      	cmp	r0, #0
 8005656:	f43f aebc 	beq.w	80053d2 <_dtoa_r+0x472>
 800565a:	e6f1      	b.n	8005440 <_dtoa_r+0x4e0>
 800565c:	08007bf0 	.word	0x08007bf0
 8005660:	3fe00000 	.word	0x3fe00000
 8005664:	3ff00000 	.word	0x3ff00000
 8005668:	40240000 	.word	0x40240000
 800566c:	40140000 	.word	0x40140000
 8005670:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005672:	2a00      	cmp	r2, #0
 8005674:	f000 80db 	beq.w	800582e <_dtoa_r+0x8ce>
 8005678:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800567a:	2a01      	cmp	r2, #1
 800567c:	f300 80bf 	bgt.w	80057fe <_dtoa_r+0x89e>
 8005680:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005682:	2a00      	cmp	r2, #0
 8005684:	f000 80b7 	beq.w	80057f6 <_dtoa_r+0x896>
 8005688:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800568c:	4646      	mov	r6, r8
 800568e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005690:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005692:	2101      	movs	r1, #1
 8005694:	441a      	add	r2, r3
 8005696:	4658      	mov	r0, fp
 8005698:	4498      	add	r8, r3
 800569a:	9209      	str	r2, [sp, #36]	@ 0x24
 800569c:	f001 f966 	bl	800696c <__i2b>
 80056a0:	4605      	mov	r5, r0
 80056a2:	b15e      	cbz	r6, 80056bc <_dtoa_r+0x75c>
 80056a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	dd08      	ble.n	80056bc <_dtoa_r+0x75c>
 80056aa:	42b3      	cmp	r3, r6
 80056ac:	bfa8      	it	ge
 80056ae:	4633      	movge	r3, r6
 80056b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80056b2:	eba8 0803 	sub.w	r8, r8, r3
 80056b6:	1af6      	subs	r6, r6, r3
 80056b8:	1ad3      	subs	r3, r2, r3
 80056ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80056bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80056be:	b1f3      	cbz	r3, 80056fe <_dtoa_r+0x79e>
 80056c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	f000 80b7 	beq.w	8005836 <_dtoa_r+0x8d6>
 80056c8:	b18c      	cbz	r4, 80056ee <_dtoa_r+0x78e>
 80056ca:	4629      	mov	r1, r5
 80056cc:	4622      	mov	r2, r4
 80056ce:	4658      	mov	r0, fp
 80056d0:	f001 fa0a 	bl	8006ae8 <__pow5mult>
 80056d4:	464a      	mov	r2, r9
 80056d6:	4601      	mov	r1, r0
 80056d8:	4605      	mov	r5, r0
 80056da:	4658      	mov	r0, fp
 80056dc:	f001 f95c 	bl	8006998 <__multiply>
 80056e0:	4649      	mov	r1, r9
 80056e2:	9004      	str	r0, [sp, #16]
 80056e4:	4658      	mov	r0, fp
 80056e6:	f001 f843 	bl	8006770 <_Bfree>
 80056ea:	9b04      	ldr	r3, [sp, #16]
 80056ec:	4699      	mov	r9, r3
 80056ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80056f0:	1b1a      	subs	r2, r3, r4
 80056f2:	d004      	beq.n	80056fe <_dtoa_r+0x79e>
 80056f4:	4649      	mov	r1, r9
 80056f6:	4658      	mov	r0, fp
 80056f8:	f001 f9f6 	bl	8006ae8 <__pow5mult>
 80056fc:	4681      	mov	r9, r0
 80056fe:	2101      	movs	r1, #1
 8005700:	4658      	mov	r0, fp
 8005702:	f001 f933 	bl	800696c <__i2b>
 8005706:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005708:	4604      	mov	r4, r0
 800570a:	2b00      	cmp	r3, #0
 800570c:	f000 81c9 	beq.w	8005aa2 <_dtoa_r+0xb42>
 8005710:	461a      	mov	r2, r3
 8005712:	4601      	mov	r1, r0
 8005714:	4658      	mov	r0, fp
 8005716:	f001 f9e7 	bl	8006ae8 <__pow5mult>
 800571a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800571c:	4604      	mov	r4, r0
 800571e:	2b01      	cmp	r3, #1
 8005720:	f300 808f 	bgt.w	8005842 <_dtoa_r+0x8e2>
 8005724:	9b02      	ldr	r3, [sp, #8]
 8005726:	2b00      	cmp	r3, #0
 8005728:	f040 8087 	bne.w	800583a <_dtoa_r+0x8da>
 800572c:	9b03      	ldr	r3, [sp, #12]
 800572e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005732:	2b00      	cmp	r3, #0
 8005734:	f040 8083 	bne.w	800583e <_dtoa_r+0x8de>
 8005738:	9b03      	ldr	r3, [sp, #12]
 800573a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800573e:	0d1b      	lsrs	r3, r3, #20
 8005740:	051b      	lsls	r3, r3, #20
 8005742:	b12b      	cbz	r3, 8005750 <_dtoa_r+0x7f0>
 8005744:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005746:	f108 0801 	add.w	r8, r8, #1
 800574a:	3301      	adds	r3, #1
 800574c:	9309      	str	r3, [sp, #36]	@ 0x24
 800574e:	2301      	movs	r3, #1
 8005750:	930a      	str	r3, [sp, #40]	@ 0x28
 8005752:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005754:	2b00      	cmp	r3, #0
 8005756:	f000 81aa 	beq.w	8005aae <_dtoa_r+0xb4e>
 800575a:	6923      	ldr	r3, [r4, #16]
 800575c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005760:	6918      	ldr	r0, [r3, #16]
 8005762:	f001 f8b7 	bl	80068d4 <__hi0bits>
 8005766:	f1c0 0020 	rsb	r0, r0, #32
 800576a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800576c:	4418      	add	r0, r3
 800576e:	f010 001f 	ands.w	r0, r0, #31
 8005772:	d071      	beq.n	8005858 <_dtoa_r+0x8f8>
 8005774:	f1c0 0320 	rsb	r3, r0, #32
 8005778:	2b04      	cmp	r3, #4
 800577a:	dd65      	ble.n	8005848 <_dtoa_r+0x8e8>
 800577c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800577e:	f1c0 001c 	rsb	r0, r0, #28
 8005782:	4403      	add	r3, r0
 8005784:	4480      	add	r8, r0
 8005786:	4406      	add	r6, r0
 8005788:	9309      	str	r3, [sp, #36]	@ 0x24
 800578a:	f1b8 0f00 	cmp.w	r8, #0
 800578e:	dd05      	ble.n	800579c <_dtoa_r+0x83c>
 8005790:	4649      	mov	r1, r9
 8005792:	4642      	mov	r2, r8
 8005794:	4658      	mov	r0, fp
 8005796:	f001 fa01 	bl	8006b9c <__lshift>
 800579a:	4681      	mov	r9, r0
 800579c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800579e:	2b00      	cmp	r3, #0
 80057a0:	dd05      	ble.n	80057ae <_dtoa_r+0x84e>
 80057a2:	4621      	mov	r1, r4
 80057a4:	461a      	mov	r2, r3
 80057a6:	4658      	mov	r0, fp
 80057a8:	f001 f9f8 	bl	8006b9c <__lshift>
 80057ac:	4604      	mov	r4, r0
 80057ae:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d053      	beq.n	800585c <_dtoa_r+0x8fc>
 80057b4:	4621      	mov	r1, r4
 80057b6:	4648      	mov	r0, r9
 80057b8:	f001 fa5c 	bl	8006c74 <__mcmp>
 80057bc:	2800      	cmp	r0, #0
 80057be:	da4d      	bge.n	800585c <_dtoa_r+0x8fc>
 80057c0:	1e7b      	subs	r3, r7, #1
 80057c2:	4649      	mov	r1, r9
 80057c4:	9304      	str	r3, [sp, #16]
 80057c6:	220a      	movs	r2, #10
 80057c8:	2300      	movs	r3, #0
 80057ca:	4658      	mov	r0, fp
 80057cc:	f000 fff2 	bl	80067b4 <__multadd>
 80057d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80057d2:	4681      	mov	r9, r0
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	f000 816c 	beq.w	8005ab2 <_dtoa_r+0xb52>
 80057da:	2300      	movs	r3, #0
 80057dc:	4629      	mov	r1, r5
 80057de:	220a      	movs	r2, #10
 80057e0:	4658      	mov	r0, fp
 80057e2:	f000 ffe7 	bl	80067b4 <__multadd>
 80057e6:	9b08      	ldr	r3, [sp, #32]
 80057e8:	4605      	mov	r5, r0
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	dc61      	bgt.n	80058b2 <_dtoa_r+0x952>
 80057ee:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80057f0:	2b02      	cmp	r3, #2
 80057f2:	dc3b      	bgt.n	800586c <_dtoa_r+0x90c>
 80057f4:	e05d      	b.n	80058b2 <_dtoa_r+0x952>
 80057f6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80057f8:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80057fc:	e746      	b.n	800568c <_dtoa_r+0x72c>
 80057fe:	9b07      	ldr	r3, [sp, #28]
 8005800:	1e5c      	subs	r4, r3, #1
 8005802:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005804:	42a3      	cmp	r3, r4
 8005806:	bfbf      	itttt	lt
 8005808:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800580a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800580c:	1ae3      	sublt	r3, r4, r3
 800580e:	18d2      	addlt	r2, r2, r3
 8005810:	bfa8      	it	ge
 8005812:	1b1c      	subge	r4, r3, r4
 8005814:	9b07      	ldr	r3, [sp, #28]
 8005816:	bfbe      	ittt	lt
 8005818:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800581a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800581c:	2400      	movlt	r4, #0
 800581e:	2b00      	cmp	r3, #0
 8005820:	bfb5      	itete	lt
 8005822:	eba8 0603 	sublt.w	r6, r8, r3
 8005826:	4646      	movge	r6, r8
 8005828:	2300      	movlt	r3, #0
 800582a:	9b07      	ldrge	r3, [sp, #28]
 800582c:	e730      	b.n	8005690 <_dtoa_r+0x730>
 800582e:	4646      	mov	r6, r8
 8005830:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005832:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005834:	e735      	b.n	80056a2 <_dtoa_r+0x742>
 8005836:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005838:	e75c      	b.n	80056f4 <_dtoa_r+0x794>
 800583a:	2300      	movs	r3, #0
 800583c:	e788      	b.n	8005750 <_dtoa_r+0x7f0>
 800583e:	9b02      	ldr	r3, [sp, #8]
 8005840:	e786      	b.n	8005750 <_dtoa_r+0x7f0>
 8005842:	2300      	movs	r3, #0
 8005844:	930a      	str	r3, [sp, #40]	@ 0x28
 8005846:	e788      	b.n	800575a <_dtoa_r+0x7fa>
 8005848:	d09f      	beq.n	800578a <_dtoa_r+0x82a>
 800584a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800584c:	331c      	adds	r3, #28
 800584e:	441a      	add	r2, r3
 8005850:	4498      	add	r8, r3
 8005852:	441e      	add	r6, r3
 8005854:	9209      	str	r2, [sp, #36]	@ 0x24
 8005856:	e798      	b.n	800578a <_dtoa_r+0x82a>
 8005858:	4603      	mov	r3, r0
 800585a:	e7f6      	b.n	800584a <_dtoa_r+0x8ea>
 800585c:	9b07      	ldr	r3, [sp, #28]
 800585e:	9704      	str	r7, [sp, #16]
 8005860:	2b00      	cmp	r3, #0
 8005862:	dc20      	bgt.n	80058a6 <_dtoa_r+0x946>
 8005864:	9308      	str	r3, [sp, #32]
 8005866:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005868:	2b02      	cmp	r3, #2
 800586a:	dd1e      	ble.n	80058aa <_dtoa_r+0x94a>
 800586c:	9b08      	ldr	r3, [sp, #32]
 800586e:	2b00      	cmp	r3, #0
 8005870:	f47f aebc 	bne.w	80055ec <_dtoa_r+0x68c>
 8005874:	4621      	mov	r1, r4
 8005876:	2205      	movs	r2, #5
 8005878:	4658      	mov	r0, fp
 800587a:	f000 ff9b 	bl	80067b4 <__multadd>
 800587e:	4601      	mov	r1, r0
 8005880:	4604      	mov	r4, r0
 8005882:	4648      	mov	r0, r9
 8005884:	f001 f9f6 	bl	8006c74 <__mcmp>
 8005888:	2800      	cmp	r0, #0
 800588a:	f77f aeaf 	ble.w	80055ec <_dtoa_r+0x68c>
 800588e:	2331      	movs	r3, #49	@ 0x31
 8005890:	4656      	mov	r6, sl
 8005892:	f806 3b01 	strb.w	r3, [r6], #1
 8005896:	9b04      	ldr	r3, [sp, #16]
 8005898:	3301      	adds	r3, #1
 800589a:	9304      	str	r3, [sp, #16]
 800589c:	e6aa      	b.n	80055f4 <_dtoa_r+0x694>
 800589e:	9c07      	ldr	r4, [sp, #28]
 80058a0:	9704      	str	r7, [sp, #16]
 80058a2:	4625      	mov	r5, r4
 80058a4:	e7f3      	b.n	800588e <_dtoa_r+0x92e>
 80058a6:	9b07      	ldr	r3, [sp, #28]
 80058a8:	9308      	str	r3, [sp, #32]
 80058aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	f000 8104 	beq.w	8005aba <_dtoa_r+0xb5a>
 80058b2:	2e00      	cmp	r6, #0
 80058b4:	dd05      	ble.n	80058c2 <_dtoa_r+0x962>
 80058b6:	4629      	mov	r1, r5
 80058b8:	4632      	mov	r2, r6
 80058ba:	4658      	mov	r0, fp
 80058bc:	f001 f96e 	bl	8006b9c <__lshift>
 80058c0:	4605      	mov	r5, r0
 80058c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d05a      	beq.n	800597e <_dtoa_r+0xa1e>
 80058c8:	4658      	mov	r0, fp
 80058ca:	6869      	ldr	r1, [r5, #4]
 80058cc:	f000 ff10 	bl	80066f0 <_Balloc>
 80058d0:	4606      	mov	r6, r0
 80058d2:	b928      	cbnz	r0, 80058e0 <_dtoa_r+0x980>
 80058d4:	4602      	mov	r2, r0
 80058d6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80058da:	4b83      	ldr	r3, [pc, #524]	@ (8005ae8 <_dtoa_r+0xb88>)
 80058dc:	f7ff bb54 	b.w	8004f88 <_dtoa_r+0x28>
 80058e0:	692a      	ldr	r2, [r5, #16]
 80058e2:	f105 010c 	add.w	r1, r5, #12
 80058e6:	3202      	adds	r2, #2
 80058e8:	0092      	lsls	r2, r2, #2
 80058ea:	300c      	adds	r0, #12
 80058ec:	f7ff fa95 	bl	8004e1a <memcpy>
 80058f0:	2201      	movs	r2, #1
 80058f2:	4631      	mov	r1, r6
 80058f4:	4658      	mov	r0, fp
 80058f6:	f001 f951 	bl	8006b9c <__lshift>
 80058fa:	462f      	mov	r7, r5
 80058fc:	4605      	mov	r5, r0
 80058fe:	f10a 0301 	add.w	r3, sl, #1
 8005902:	9307      	str	r3, [sp, #28]
 8005904:	9b08      	ldr	r3, [sp, #32]
 8005906:	4453      	add	r3, sl
 8005908:	930b      	str	r3, [sp, #44]	@ 0x2c
 800590a:	9b02      	ldr	r3, [sp, #8]
 800590c:	f003 0301 	and.w	r3, r3, #1
 8005910:	930a      	str	r3, [sp, #40]	@ 0x28
 8005912:	9b07      	ldr	r3, [sp, #28]
 8005914:	4621      	mov	r1, r4
 8005916:	3b01      	subs	r3, #1
 8005918:	4648      	mov	r0, r9
 800591a:	9302      	str	r3, [sp, #8]
 800591c:	f7ff fa96 	bl	8004e4c <quorem>
 8005920:	4639      	mov	r1, r7
 8005922:	9008      	str	r0, [sp, #32]
 8005924:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005928:	4648      	mov	r0, r9
 800592a:	f001 f9a3 	bl	8006c74 <__mcmp>
 800592e:	462a      	mov	r2, r5
 8005930:	9009      	str	r0, [sp, #36]	@ 0x24
 8005932:	4621      	mov	r1, r4
 8005934:	4658      	mov	r0, fp
 8005936:	f001 f9b9 	bl	8006cac <__mdiff>
 800593a:	68c2      	ldr	r2, [r0, #12]
 800593c:	4606      	mov	r6, r0
 800593e:	bb02      	cbnz	r2, 8005982 <_dtoa_r+0xa22>
 8005940:	4601      	mov	r1, r0
 8005942:	4648      	mov	r0, r9
 8005944:	f001 f996 	bl	8006c74 <__mcmp>
 8005948:	4602      	mov	r2, r0
 800594a:	4631      	mov	r1, r6
 800594c:	4658      	mov	r0, fp
 800594e:	920c      	str	r2, [sp, #48]	@ 0x30
 8005950:	f000 ff0e 	bl	8006770 <_Bfree>
 8005954:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005956:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005958:	9e07      	ldr	r6, [sp, #28]
 800595a:	ea43 0102 	orr.w	r1, r3, r2
 800595e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005960:	4319      	orrs	r1, r3
 8005962:	d110      	bne.n	8005986 <_dtoa_r+0xa26>
 8005964:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005968:	d029      	beq.n	80059be <_dtoa_r+0xa5e>
 800596a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800596c:	2b00      	cmp	r3, #0
 800596e:	dd02      	ble.n	8005976 <_dtoa_r+0xa16>
 8005970:	9b08      	ldr	r3, [sp, #32]
 8005972:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005976:	9b02      	ldr	r3, [sp, #8]
 8005978:	f883 8000 	strb.w	r8, [r3]
 800597c:	e63b      	b.n	80055f6 <_dtoa_r+0x696>
 800597e:	4628      	mov	r0, r5
 8005980:	e7bb      	b.n	80058fa <_dtoa_r+0x99a>
 8005982:	2201      	movs	r2, #1
 8005984:	e7e1      	b.n	800594a <_dtoa_r+0x9ea>
 8005986:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005988:	2b00      	cmp	r3, #0
 800598a:	db04      	blt.n	8005996 <_dtoa_r+0xa36>
 800598c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800598e:	430b      	orrs	r3, r1
 8005990:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005992:	430b      	orrs	r3, r1
 8005994:	d120      	bne.n	80059d8 <_dtoa_r+0xa78>
 8005996:	2a00      	cmp	r2, #0
 8005998:	dded      	ble.n	8005976 <_dtoa_r+0xa16>
 800599a:	4649      	mov	r1, r9
 800599c:	2201      	movs	r2, #1
 800599e:	4658      	mov	r0, fp
 80059a0:	f001 f8fc 	bl	8006b9c <__lshift>
 80059a4:	4621      	mov	r1, r4
 80059a6:	4681      	mov	r9, r0
 80059a8:	f001 f964 	bl	8006c74 <__mcmp>
 80059ac:	2800      	cmp	r0, #0
 80059ae:	dc03      	bgt.n	80059b8 <_dtoa_r+0xa58>
 80059b0:	d1e1      	bne.n	8005976 <_dtoa_r+0xa16>
 80059b2:	f018 0f01 	tst.w	r8, #1
 80059b6:	d0de      	beq.n	8005976 <_dtoa_r+0xa16>
 80059b8:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80059bc:	d1d8      	bne.n	8005970 <_dtoa_r+0xa10>
 80059be:	2339      	movs	r3, #57	@ 0x39
 80059c0:	9a02      	ldr	r2, [sp, #8]
 80059c2:	7013      	strb	r3, [r2, #0]
 80059c4:	4633      	mov	r3, r6
 80059c6:	461e      	mov	r6, r3
 80059c8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80059cc:	3b01      	subs	r3, #1
 80059ce:	2a39      	cmp	r2, #57	@ 0x39
 80059d0:	d052      	beq.n	8005a78 <_dtoa_r+0xb18>
 80059d2:	3201      	adds	r2, #1
 80059d4:	701a      	strb	r2, [r3, #0]
 80059d6:	e60e      	b.n	80055f6 <_dtoa_r+0x696>
 80059d8:	2a00      	cmp	r2, #0
 80059da:	dd07      	ble.n	80059ec <_dtoa_r+0xa8c>
 80059dc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80059e0:	d0ed      	beq.n	80059be <_dtoa_r+0xa5e>
 80059e2:	9a02      	ldr	r2, [sp, #8]
 80059e4:	f108 0301 	add.w	r3, r8, #1
 80059e8:	7013      	strb	r3, [r2, #0]
 80059ea:	e604      	b.n	80055f6 <_dtoa_r+0x696>
 80059ec:	9b07      	ldr	r3, [sp, #28]
 80059ee:	9a07      	ldr	r2, [sp, #28]
 80059f0:	f803 8c01 	strb.w	r8, [r3, #-1]
 80059f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d028      	beq.n	8005a4c <_dtoa_r+0xaec>
 80059fa:	4649      	mov	r1, r9
 80059fc:	2300      	movs	r3, #0
 80059fe:	220a      	movs	r2, #10
 8005a00:	4658      	mov	r0, fp
 8005a02:	f000 fed7 	bl	80067b4 <__multadd>
 8005a06:	42af      	cmp	r7, r5
 8005a08:	4681      	mov	r9, r0
 8005a0a:	f04f 0300 	mov.w	r3, #0
 8005a0e:	f04f 020a 	mov.w	r2, #10
 8005a12:	4639      	mov	r1, r7
 8005a14:	4658      	mov	r0, fp
 8005a16:	d107      	bne.n	8005a28 <_dtoa_r+0xac8>
 8005a18:	f000 fecc 	bl	80067b4 <__multadd>
 8005a1c:	4607      	mov	r7, r0
 8005a1e:	4605      	mov	r5, r0
 8005a20:	9b07      	ldr	r3, [sp, #28]
 8005a22:	3301      	adds	r3, #1
 8005a24:	9307      	str	r3, [sp, #28]
 8005a26:	e774      	b.n	8005912 <_dtoa_r+0x9b2>
 8005a28:	f000 fec4 	bl	80067b4 <__multadd>
 8005a2c:	4629      	mov	r1, r5
 8005a2e:	4607      	mov	r7, r0
 8005a30:	2300      	movs	r3, #0
 8005a32:	220a      	movs	r2, #10
 8005a34:	4658      	mov	r0, fp
 8005a36:	f000 febd 	bl	80067b4 <__multadd>
 8005a3a:	4605      	mov	r5, r0
 8005a3c:	e7f0      	b.n	8005a20 <_dtoa_r+0xac0>
 8005a3e:	9b08      	ldr	r3, [sp, #32]
 8005a40:	2700      	movs	r7, #0
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	bfcc      	ite	gt
 8005a46:	461e      	movgt	r6, r3
 8005a48:	2601      	movle	r6, #1
 8005a4a:	4456      	add	r6, sl
 8005a4c:	4649      	mov	r1, r9
 8005a4e:	2201      	movs	r2, #1
 8005a50:	4658      	mov	r0, fp
 8005a52:	f001 f8a3 	bl	8006b9c <__lshift>
 8005a56:	4621      	mov	r1, r4
 8005a58:	4681      	mov	r9, r0
 8005a5a:	f001 f90b 	bl	8006c74 <__mcmp>
 8005a5e:	2800      	cmp	r0, #0
 8005a60:	dcb0      	bgt.n	80059c4 <_dtoa_r+0xa64>
 8005a62:	d102      	bne.n	8005a6a <_dtoa_r+0xb0a>
 8005a64:	f018 0f01 	tst.w	r8, #1
 8005a68:	d1ac      	bne.n	80059c4 <_dtoa_r+0xa64>
 8005a6a:	4633      	mov	r3, r6
 8005a6c:	461e      	mov	r6, r3
 8005a6e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005a72:	2a30      	cmp	r2, #48	@ 0x30
 8005a74:	d0fa      	beq.n	8005a6c <_dtoa_r+0xb0c>
 8005a76:	e5be      	b.n	80055f6 <_dtoa_r+0x696>
 8005a78:	459a      	cmp	sl, r3
 8005a7a:	d1a4      	bne.n	80059c6 <_dtoa_r+0xa66>
 8005a7c:	9b04      	ldr	r3, [sp, #16]
 8005a7e:	3301      	adds	r3, #1
 8005a80:	9304      	str	r3, [sp, #16]
 8005a82:	2331      	movs	r3, #49	@ 0x31
 8005a84:	f88a 3000 	strb.w	r3, [sl]
 8005a88:	e5b5      	b.n	80055f6 <_dtoa_r+0x696>
 8005a8a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005a8c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8005aec <_dtoa_r+0xb8c>
 8005a90:	b11b      	cbz	r3, 8005a9a <_dtoa_r+0xb3a>
 8005a92:	f10a 0308 	add.w	r3, sl, #8
 8005a96:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005a98:	6013      	str	r3, [r2, #0]
 8005a9a:	4650      	mov	r0, sl
 8005a9c:	b017      	add	sp, #92	@ 0x5c
 8005a9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aa2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005aa4:	2b01      	cmp	r3, #1
 8005aa6:	f77f ae3d 	ble.w	8005724 <_dtoa_r+0x7c4>
 8005aaa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005aac:	930a      	str	r3, [sp, #40]	@ 0x28
 8005aae:	2001      	movs	r0, #1
 8005ab0:	e65b      	b.n	800576a <_dtoa_r+0x80a>
 8005ab2:	9b08      	ldr	r3, [sp, #32]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	f77f aed6 	ble.w	8005866 <_dtoa_r+0x906>
 8005aba:	4656      	mov	r6, sl
 8005abc:	4621      	mov	r1, r4
 8005abe:	4648      	mov	r0, r9
 8005ac0:	f7ff f9c4 	bl	8004e4c <quorem>
 8005ac4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005ac8:	9b08      	ldr	r3, [sp, #32]
 8005aca:	f806 8b01 	strb.w	r8, [r6], #1
 8005ace:	eba6 020a 	sub.w	r2, r6, sl
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	ddb3      	ble.n	8005a3e <_dtoa_r+0xade>
 8005ad6:	4649      	mov	r1, r9
 8005ad8:	2300      	movs	r3, #0
 8005ada:	220a      	movs	r2, #10
 8005adc:	4658      	mov	r0, fp
 8005ade:	f000 fe69 	bl	80067b4 <__multadd>
 8005ae2:	4681      	mov	r9, r0
 8005ae4:	e7ea      	b.n	8005abc <_dtoa_r+0xb5c>
 8005ae6:	bf00      	nop
 8005ae8:	08007add 	.word	0x08007add
 8005aec:	08007a61 	.word	0x08007a61

08005af0 <rshift>:
 8005af0:	6903      	ldr	r3, [r0, #16]
 8005af2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005af6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8005afa:	f100 0414 	add.w	r4, r0, #20
 8005afe:	ea4f 1261 	mov.w	r2, r1, asr #5
 8005b02:	dd46      	ble.n	8005b92 <rshift+0xa2>
 8005b04:	f011 011f 	ands.w	r1, r1, #31
 8005b08:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8005b0c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8005b10:	d10c      	bne.n	8005b2c <rshift+0x3c>
 8005b12:	4629      	mov	r1, r5
 8005b14:	f100 0710 	add.w	r7, r0, #16
 8005b18:	42b1      	cmp	r1, r6
 8005b1a:	d335      	bcc.n	8005b88 <rshift+0x98>
 8005b1c:	1a9b      	subs	r3, r3, r2
 8005b1e:	009b      	lsls	r3, r3, #2
 8005b20:	1eea      	subs	r2, r5, #3
 8005b22:	4296      	cmp	r6, r2
 8005b24:	bf38      	it	cc
 8005b26:	2300      	movcc	r3, #0
 8005b28:	4423      	add	r3, r4
 8005b2a:	e015      	b.n	8005b58 <rshift+0x68>
 8005b2c:	46a1      	mov	r9, r4
 8005b2e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8005b32:	f1c1 0820 	rsb	r8, r1, #32
 8005b36:	40cf      	lsrs	r7, r1
 8005b38:	f105 0e04 	add.w	lr, r5, #4
 8005b3c:	4576      	cmp	r6, lr
 8005b3e:	46f4      	mov	ip, lr
 8005b40:	d816      	bhi.n	8005b70 <rshift+0x80>
 8005b42:	1a9a      	subs	r2, r3, r2
 8005b44:	0092      	lsls	r2, r2, #2
 8005b46:	3a04      	subs	r2, #4
 8005b48:	3501      	adds	r5, #1
 8005b4a:	42ae      	cmp	r6, r5
 8005b4c:	bf38      	it	cc
 8005b4e:	2200      	movcc	r2, #0
 8005b50:	18a3      	adds	r3, r4, r2
 8005b52:	50a7      	str	r7, [r4, r2]
 8005b54:	b107      	cbz	r7, 8005b58 <rshift+0x68>
 8005b56:	3304      	adds	r3, #4
 8005b58:	42a3      	cmp	r3, r4
 8005b5a:	eba3 0204 	sub.w	r2, r3, r4
 8005b5e:	bf08      	it	eq
 8005b60:	2300      	moveq	r3, #0
 8005b62:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8005b66:	6102      	str	r2, [r0, #16]
 8005b68:	bf08      	it	eq
 8005b6a:	6143      	streq	r3, [r0, #20]
 8005b6c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005b70:	f8dc c000 	ldr.w	ip, [ip]
 8005b74:	fa0c fc08 	lsl.w	ip, ip, r8
 8005b78:	ea4c 0707 	orr.w	r7, ip, r7
 8005b7c:	f849 7b04 	str.w	r7, [r9], #4
 8005b80:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005b84:	40cf      	lsrs	r7, r1
 8005b86:	e7d9      	b.n	8005b3c <rshift+0x4c>
 8005b88:	f851 cb04 	ldr.w	ip, [r1], #4
 8005b8c:	f847 cf04 	str.w	ip, [r7, #4]!
 8005b90:	e7c2      	b.n	8005b18 <rshift+0x28>
 8005b92:	4623      	mov	r3, r4
 8005b94:	e7e0      	b.n	8005b58 <rshift+0x68>

08005b96 <__hexdig_fun>:
 8005b96:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8005b9a:	2b09      	cmp	r3, #9
 8005b9c:	d802      	bhi.n	8005ba4 <__hexdig_fun+0xe>
 8005b9e:	3820      	subs	r0, #32
 8005ba0:	b2c0      	uxtb	r0, r0
 8005ba2:	4770      	bx	lr
 8005ba4:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8005ba8:	2b05      	cmp	r3, #5
 8005baa:	d801      	bhi.n	8005bb0 <__hexdig_fun+0x1a>
 8005bac:	3847      	subs	r0, #71	@ 0x47
 8005bae:	e7f7      	b.n	8005ba0 <__hexdig_fun+0xa>
 8005bb0:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8005bb4:	2b05      	cmp	r3, #5
 8005bb6:	d801      	bhi.n	8005bbc <__hexdig_fun+0x26>
 8005bb8:	3827      	subs	r0, #39	@ 0x27
 8005bba:	e7f1      	b.n	8005ba0 <__hexdig_fun+0xa>
 8005bbc:	2000      	movs	r0, #0
 8005bbe:	4770      	bx	lr

08005bc0 <__gethex>:
 8005bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bc4:	468a      	mov	sl, r1
 8005bc6:	4690      	mov	r8, r2
 8005bc8:	b085      	sub	sp, #20
 8005bca:	9302      	str	r3, [sp, #8]
 8005bcc:	680b      	ldr	r3, [r1, #0]
 8005bce:	9001      	str	r0, [sp, #4]
 8005bd0:	1c9c      	adds	r4, r3, #2
 8005bd2:	46a1      	mov	r9, r4
 8005bd4:	f814 0b01 	ldrb.w	r0, [r4], #1
 8005bd8:	2830      	cmp	r0, #48	@ 0x30
 8005bda:	d0fa      	beq.n	8005bd2 <__gethex+0x12>
 8005bdc:	eba9 0303 	sub.w	r3, r9, r3
 8005be0:	f1a3 0b02 	sub.w	fp, r3, #2
 8005be4:	f7ff ffd7 	bl	8005b96 <__hexdig_fun>
 8005be8:	4605      	mov	r5, r0
 8005bea:	2800      	cmp	r0, #0
 8005bec:	d168      	bne.n	8005cc0 <__gethex+0x100>
 8005bee:	2201      	movs	r2, #1
 8005bf0:	4648      	mov	r0, r9
 8005bf2:	499f      	ldr	r1, [pc, #636]	@ (8005e70 <__gethex+0x2b0>)
 8005bf4:	f7ff f8b8 	bl	8004d68 <strncmp>
 8005bf8:	4607      	mov	r7, r0
 8005bfa:	2800      	cmp	r0, #0
 8005bfc:	d167      	bne.n	8005cce <__gethex+0x10e>
 8005bfe:	f899 0001 	ldrb.w	r0, [r9, #1]
 8005c02:	4626      	mov	r6, r4
 8005c04:	f7ff ffc7 	bl	8005b96 <__hexdig_fun>
 8005c08:	2800      	cmp	r0, #0
 8005c0a:	d062      	beq.n	8005cd2 <__gethex+0x112>
 8005c0c:	4623      	mov	r3, r4
 8005c0e:	7818      	ldrb	r0, [r3, #0]
 8005c10:	4699      	mov	r9, r3
 8005c12:	2830      	cmp	r0, #48	@ 0x30
 8005c14:	f103 0301 	add.w	r3, r3, #1
 8005c18:	d0f9      	beq.n	8005c0e <__gethex+0x4e>
 8005c1a:	f7ff ffbc 	bl	8005b96 <__hexdig_fun>
 8005c1e:	fab0 f580 	clz	r5, r0
 8005c22:	f04f 0b01 	mov.w	fp, #1
 8005c26:	096d      	lsrs	r5, r5, #5
 8005c28:	464a      	mov	r2, r9
 8005c2a:	4616      	mov	r6, r2
 8005c2c:	7830      	ldrb	r0, [r6, #0]
 8005c2e:	3201      	adds	r2, #1
 8005c30:	f7ff ffb1 	bl	8005b96 <__hexdig_fun>
 8005c34:	2800      	cmp	r0, #0
 8005c36:	d1f8      	bne.n	8005c2a <__gethex+0x6a>
 8005c38:	2201      	movs	r2, #1
 8005c3a:	4630      	mov	r0, r6
 8005c3c:	498c      	ldr	r1, [pc, #560]	@ (8005e70 <__gethex+0x2b0>)
 8005c3e:	f7ff f893 	bl	8004d68 <strncmp>
 8005c42:	2800      	cmp	r0, #0
 8005c44:	d13f      	bne.n	8005cc6 <__gethex+0x106>
 8005c46:	b944      	cbnz	r4, 8005c5a <__gethex+0x9a>
 8005c48:	1c74      	adds	r4, r6, #1
 8005c4a:	4622      	mov	r2, r4
 8005c4c:	4616      	mov	r6, r2
 8005c4e:	7830      	ldrb	r0, [r6, #0]
 8005c50:	3201      	adds	r2, #1
 8005c52:	f7ff ffa0 	bl	8005b96 <__hexdig_fun>
 8005c56:	2800      	cmp	r0, #0
 8005c58:	d1f8      	bne.n	8005c4c <__gethex+0x8c>
 8005c5a:	1ba4      	subs	r4, r4, r6
 8005c5c:	00a7      	lsls	r7, r4, #2
 8005c5e:	7833      	ldrb	r3, [r6, #0]
 8005c60:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8005c64:	2b50      	cmp	r3, #80	@ 0x50
 8005c66:	d13e      	bne.n	8005ce6 <__gethex+0x126>
 8005c68:	7873      	ldrb	r3, [r6, #1]
 8005c6a:	2b2b      	cmp	r3, #43	@ 0x2b
 8005c6c:	d033      	beq.n	8005cd6 <__gethex+0x116>
 8005c6e:	2b2d      	cmp	r3, #45	@ 0x2d
 8005c70:	d034      	beq.n	8005cdc <__gethex+0x11c>
 8005c72:	2400      	movs	r4, #0
 8005c74:	1c71      	adds	r1, r6, #1
 8005c76:	7808      	ldrb	r0, [r1, #0]
 8005c78:	f7ff ff8d 	bl	8005b96 <__hexdig_fun>
 8005c7c:	1e43      	subs	r3, r0, #1
 8005c7e:	b2db      	uxtb	r3, r3
 8005c80:	2b18      	cmp	r3, #24
 8005c82:	d830      	bhi.n	8005ce6 <__gethex+0x126>
 8005c84:	f1a0 0210 	sub.w	r2, r0, #16
 8005c88:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8005c8c:	f7ff ff83 	bl	8005b96 <__hexdig_fun>
 8005c90:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8005c94:	fa5f fc8c 	uxtb.w	ip, ip
 8005c98:	f1bc 0f18 	cmp.w	ip, #24
 8005c9c:	f04f 030a 	mov.w	r3, #10
 8005ca0:	d91e      	bls.n	8005ce0 <__gethex+0x120>
 8005ca2:	b104      	cbz	r4, 8005ca6 <__gethex+0xe6>
 8005ca4:	4252      	negs	r2, r2
 8005ca6:	4417      	add	r7, r2
 8005ca8:	f8ca 1000 	str.w	r1, [sl]
 8005cac:	b1ed      	cbz	r5, 8005cea <__gethex+0x12a>
 8005cae:	f1bb 0f00 	cmp.w	fp, #0
 8005cb2:	bf0c      	ite	eq
 8005cb4:	2506      	moveq	r5, #6
 8005cb6:	2500      	movne	r5, #0
 8005cb8:	4628      	mov	r0, r5
 8005cba:	b005      	add	sp, #20
 8005cbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cc0:	2500      	movs	r5, #0
 8005cc2:	462c      	mov	r4, r5
 8005cc4:	e7b0      	b.n	8005c28 <__gethex+0x68>
 8005cc6:	2c00      	cmp	r4, #0
 8005cc8:	d1c7      	bne.n	8005c5a <__gethex+0x9a>
 8005cca:	4627      	mov	r7, r4
 8005ccc:	e7c7      	b.n	8005c5e <__gethex+0x9e>
 8005cce:	464e      	mov	r6, r9
 8005cd0:	462f      	mov	r7, r5
 8005cd2:	2501      	movs	r5, #1
 8005cd4:	e7c3      	b.n	8005c5e <__gethex+0x9e>
 8005cd6:	2400      	movs	r4, #0
 8005cd8:	1cb1      	adds	r1, r6, #2
 8005cda:	e7cc      	b.n	8005c76 <__gethex+0xb6>
 8005cdc:	2401      	movs	r4, #1
 8005cde:	e7fb      	b.n	8005cd8 <__gethex+0x118>
 8005ce0:	fb03 0002 	mla	r0, r3, r2, r0
 8005ce4:	e7ce      	b.n	8005c84 <__gethex+0xc4>
 8005ce6:	4631      	mov	r1, r6
 8005ce8:	e7de      	b.n	8005ca8 <__gethex+0xe8>
 8005cea:	4629      	mov	r1, r5
 8005cec:	eba6 0309 	sub.w	r3, r6, r9
 8005cf0:	3b01      	subs	r3, #1
 8005cf2:	2b07      	cmp	r3, #7
 8005cf4:	dc0a      	bgt.n	8005d0c <__gethex+0x14c>
 8005cf6:	9801      	ldr	r0, [sp, #4]
 8005cf8:	f000 fcfa 	bl	80066f0 <_Balloc>
 8005cfc:	4604      	mov	r4, r0
 8005cfe:	b940      	cbnz	r0, 8005d12 <__gethex+0x152>
 8005d00:	4602      	mov	r2, r0
 8005d02:	21e4      	movs	r1, #228	@ 0xe4
 8005d04:	4b5b      	ldr	r3, [pc, #364]	@ (8005e74 <__gethex+0x2b4>)
 8005d06:	485c      	ldr	r0, [pc, #368]	@ (8005e78 <__gethex+0x2b8>)
 8005d08:	f001 fa86 	bl	8007218 <__assert_func>
 8005d0c:	3101      	adds	r1, #1
 8005d0e:	105b      	asrs	r3, r3, #1
 8005d10:	e7ef      	b.n	8005cf2 <__gethex+0x132>
 8005d12:	2300      	movs	r3, #0
 8005d14:	f100 0a14 	add.w	sl, r0, #20
 8005d18:	4655      	mov	r5, sl
 8005d1a:	469b      	mov	fp, r3
 8005d1c:	45b1      	cmp	r9, r6
 8005d1e:	d337      	bcc.n	8005d90 <__gethex+0x1d0>
 8005d20:	f845 bb04 	str.w	fp, [r5], #4
 8005d24:	eba5 050a 	sub.w	r5, r5, sl
 8005d28:	10ad      	asrs	r5, r5, #2
 8005d2a:	6125      	str	r5, [r4, #16]
 8005d2c:	4658      	mov	r0, fp
 8005d2e:	f000 fdd1 	bl	80068d4 <__hi0bits>
 8005d32:	016d      	lsls	r5, r5, #5
 8005d34:	f8d8 6000 	ldr.w	r6, [r8]
 8005d38:	1a2d      	subs	r5, r5, r0
 8005d3a:	42b5      	cmp	r5, r6
 8005d3c:	dd54      	ble.n	8005de8 <__gethex+0x228>
 8005d3e:	1bad      	subs	r5, r5, r6
 8005d40:	4629      	mov	r1, r5
 8005d42:	4620      	mov	r0, r4
 8005d44:	f001 f959 	bl	8006ffa <__any_on>
 8005d48:	4681      	mov	r9, r0
 8005d4a:	b178      	cbz	r0, 8005d6c <__gethex+0x1ac>
 8005d4c:	f04f 0901 	mov.w	r9, #1
 8005d50:	1e6b      	subs	r3, r5, #1
 8005d52:	1159      	asrs	r1, r3, #5
 8005d54:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8005d58:	f003 021f 	and.w	r2, r3, #31
 8005d5c:	fa09 f202 	lsl.w	r2, r9, r2
 8005d60:	420a      	tst	r2, r1
 8005d62:	d003      	beq.n	8005d6c <__gethex+0x1ac>
 8005d64:	454b      	cmp	r3, r9
 8005d66:	dc36      	bgt.n	8005dd6 <__gethex+0x216>
 8005d68:	f04f 0902 	mov.w	r9, #2
 8005d6c:	4629      	mov	r1, r5
 8005d6e:	4620      	mov	r0, r4
 8005d70:	f7ff febe 	bl	8005af0 <rshift>
 8005d74:	442f      	add	r7, r5
 8005d76:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005d7a:	42bb      	cmp	r3, r7
 8005d7c:	da42      	bge.n	8005e04 <__gethex+0x244>
 8005d7e:	4621      	mov	r1, r4
 8005d80:	9801      	ldr	r0, [sp, #4]
 8005d82:	f000 fcf5 	bl	8006770 <_Bfree>
 8005d86:	2300      	movs	r3, #0
 8005d88:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005d8a:	25a3      	movs	r5, #163	@ 0xa3
 8005d8c:	6013      	str	r3, [r2, #0]
 8005d8e:	e793      	b.n	8005cb8 <__gethex+0xf8>
 8005d90:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8005d94:	2a2e      	cmp	r2, #46	@ 0x2e
 8005d96:	d012      	beq.n	8005dbe <__gethex+0x1fe>
 8005d98:	2b20      	cmp	r3, #32
 8005d9a:	d104      	bne.n	8005da6 <__gethex+0x1e6>
 8005d9c:	f845 bb04 	str.w	fp, [r5], #4
 8005da0:	f04f 0b00 	mov.w	fp, #0
 8005da4:	465b      	mov	r3, fp
 8005da6:	7830      	ldrb	r0, [r6, #0]
 8005da8:	9303      	str	r3, [sp, #12]
 8005daa:	f7ff fef4 	bl	8005b96 <__hexdig_fun>
 8005dae:	9b03      	ldr	r3, [sp, #12]
 8005db0:	f000 000f 	and.w	r0, r0, #15
 8005db4:	4098      	lsls	r0, r3
 8005db6:	ea4b 0b00 	orr.w	fp, fp, r0
 8005dba:	3304      	adds	r3, #4
 8005dbc:	e7ae      	b.n	8005d1c <__gethex+0x15c>
 8005dbe:	45b1      	cmp	r9, r6
 8005dc0:	d8ea      	bhi.n	8005d98 <__gethex+0x1d8>
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	4630      	mov	r0, r6
 8005dc6:	492a      	ldr	r1, [pc, #168]	@ (8005e70 <__gethex+0x2b0>)
 8005dc8:	9303      	str	r3, [sp, #12]
 8005dca:	f7fe ffcd 	bl	8004d68 <strncmp>
 8005dce:	9b03      	ldr	r3, [sp, #12]
 8005dd0:	2800      	cmp	r0, #0
 8005dd2:	d1e1      	bne.n	8005d98 <__gethex+0x1d8>
 8005dd4:	e7a2      	b.n	8005d1c <__gethex+0x15c>
 8005dd6:	4620      	mov	r0, r4
 8005dd8:	1ea9      	subs	r1, r5, #2
 8005dda:	f001 f90e 	bl	8006ffa <__any_on>
 8005dde:	2800      	cmp	r0, #0
 8005de0:	d0c2      	beq.n	8005d68 <__gethex+0x1a8>
 8005de2:	f04f 0903 	mov.w	r9, #3
 8005de6:	e7c1      	b.n	8005d6c <__gethex+0x1ac>
 8005de8:	da09      	bge.n	8005dfe <__gethex+0x23e>
 8005dea:	1b75      	subs	r5, r6, r5
 8005dec:	4621      	mov	r1, r4
 8005dee:	462a      	mov	r2, r5
 8005df0:	9801      	ldr	r0, [sp, #4]
 8005df2:	f000 fed3 	bl	8006b9c <__lshift>
 8005df6:	4604      	mov	r4, r0
 8005df8:	1b7f      	subs	r7, r7, r5
 8005dfa:	f100 0a14 	add.w	sl, r0, #20
 8005dfe:	f04f 0900 	mov.w	r9, #0
 8005e02:	e7b8      	b.n	8005d76 <__gethex+0x1b6>
 8005e04:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8005e08:	42bd      	cmp	r5, r7
 8005e0a:	dd6f      	ble.n	8005eec <__gethex+0x32c>
 8005e0c:	1bed      	subs	r5, r5, r7
 8005e0e:	42ae      	cmp	r6, r5
 8005e10:	dc34      	bgt.n	8005e7c <__gethex+0x2bc>
 8005e12:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005e16:	2b02      	cmp	r3, #2
 8005e18:	d022      	beq.n	8005e60 <__gethex+0x2a0>
 8005e1a:	2b03      	cmp	r3, #3
 8005e1c:	d024      	beq.n	8005e68 <__gethex+0x2a8>
 8005e1e:	2b01      	cmp	r3, #1
 8005e20:	d115      	bne.n	8005e4e <__gethex+0x28e>
 8005e22:	42ae      	cmp	r6, r5
 8005e24:	d113      	bne.n	8005e4e <__gethex+0x28e>
 8005e26:	2e01      	cmp	r6, #1
 8005e28:	d10b      	bne.n	8005e42 <__gethex+0x282>
 8005e2a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8005e2e:	9a02      	ldr	r2, [sp, #8]
 8005e30:	2562      	movs	r5, #98	@ 0x62
 8005e32:	6013      	str	r3, [r2, #0]
 8005e34:	2301      	movs	r3, #1
 8005e36:	6123      	str	r3, [r4, #16]
 8005e38:	f8ca 3000 	str.w	r3, [sl]
 8005e3c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005e3e:	601c      	str	r4, [r3, #0]
 8005e40:	e73a      	b.n	8005cb8 <__gethex+0xf8>
 8005e42:	4620      	mov	r0, r4
 8005e44:	1e71      	subs	r1, r6, #1
 8005e46:	f001 f8d8 	bl	8006ffa <__any_on>
 8005e4a:	2800      	cmp	r0, #0
 8005e4c:	d1ed      	bne.n	8005e2a <__gethex+0x26a>
 8005e4e:	4621      	mov	r1, r4
 8005e50:	9801      	ldr	r0, [sp, #4]
 8005e52:	f000 fc8d 	bl	8006770 <_Bfree>
 8005e56:	2300      	movs	r3, #0
 8005e58:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005e5a:	2550      	movs	r5, #80	@ 0x50
 8005e5c:	6013      	str	r3, [r2, #0]
 8005e5e:	e72b      	b.n	8005cb8 <__gethex+0xf8>
 8005e60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d1f3      	bne.n	8005e4e <__gethex+0x28e>
 8005e66:	e7e0      	b.n	8005e2a <__gethex+0x26a>
 8005e68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d1dd      	bne.n	8005e2a <__gethex+0x26a>
 8005e6e:	e7ee      	b.n	8005e4e <__gethex+0x28e>
 8005e70:	08007903 	.word	0x08007903
 8005e74:	08007add 	.word	0x08007add
 8005e78:	08007aee 	.word	0x08007aee
 8005e7c:	1e6f      	subs	r7, r5, #1
 8005e7e:	f1b9 0f00 	cmp.w	r9, #0
 8005e82:	d130      	bne.n	8005ee6 <__gethex+0x326>
 8005e84:	b127      	cbz	r7, 8005e90 <__gethex+0x2d0>
 8005e86:	4639      	mov	r1, r7
 8005e88:	4620      	mov	r0, r4
 8005e8a:	f001 f8b6 	bl	8006ffa <__any_on>
 8005e8e:	4681      	mov	r9, r0
 8005e90:	2301      	movs	r3, #1
 8005e92:	4629      	mov	r1, r5
 8005e94:	1b76      	subs	r6, r6, r5
 8005e96:	2502      	movs	r5, #2
 8005e98:	117a      	asrs	r2, r7, #5
 8005e9a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8005e9e:	f007 071f 	and.w	r7, r7, #31
 8005ea2:	40bb      	lsls	r3, r7
 8005ea4:	4213      	tst	r3, r2
 8005ea6:	4620      	mov	r0, r4
 8005ea8:	bf18      	it	ne
 8005eaa:	f049 0902 	orrne.w	r9, r9, #2
 8005eae:	f7ff fe1f 	bl	8005af0 <rshift>
 8005eb2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8005eb6:	f1b9 0f00 	cmp.w	r9, #0
 8005eba:	d047      	beq.n	8005f4c <__gethex+0x38c>
 8005ebc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005ec0:	2b02      	cmp	r3, #2
 8005ec2:	d015      	beq.n	8005ef0 <__gethex+0x330>
 8005ec4:	2b03      	cmp	r3, #3
 8005ec6:	d017      	beq.n	8005ef8 <__gethex+0x338>
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d109      	bne.n	8005ee0 <__gethex+0x320>
 8005ecc:	f019 0f02 	tst.w	r9, #2
 8005ed0:	d006      	beq.n	8005ee0 <__gethex+0x320>
 8005ed2:	f8da 3000 	ldr.w	r3, [sl]
 8005ed6:	ea49 0903 	orr.w	r9, r9, r3
 8005eda:	f019 0f01 	tst.w	r9, #1
 8005ede:	d10e      	bne.n	8005efe <__gethex+0x33e>
 8005ee0:	f045 0510 	orr.w	r5, r5, #16
 8005ee4:	e032      	b.n	8005f4c <__gethex+0x38c>
 8005ee6:	f04f 0901 	mov.w	r9, #1
 8005eea:	e7d1      	b.n	8005e90 <__gethex+0x2d0>
 8005eec:	2501      	movs	r5, #1
 8005eee:	e7e2      	b.n	8005eb6 <__gethex+0x2f6>
 8005ef0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ef2:	f1c3 0301 	rsb	r3, r3, #1
 8005ef6:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005ef8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d0f0      	beq.n	8005ee0 <__gethex+0x320>
 8005efe:	f04f 0c00 	mov.w	ip, #0
 8005f02:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8005f06:	f104 0314 	add.w	r3, r4, #20
 8005f0a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8005f0e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8005f12:	4618      	mov	r0, r3
 8005f14:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f18:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8005f1c:	d01b      	beq.n	8005f56 <__gethex+0x396>
 8005f1e:	3201      	adds	r2, #1
 8005f20:	6002      	str	r2, [r0, #0]
 8005f22:	2d02      	cmp	r5, #2
 8005f24:	f104 0314 	add.w	r3, r4, #20
 8005f28:	d13c      	bne.n	8005fa4 <__gethex+0x3e4>
 8005f2a:	f8d8 2000 	ldr.w	r2, [r8]
 8005f2e:	3a01      	subs	r2, #1
 8005f30:	42b2      	cmp	r2, r6
 8005f32:	d109      	bne.n	8005f48 <__gethex+0x388>
 8005f34:	2201      	movs	r2, #1
 8005f36:	1171      	asrs	r1, r6, #5
 8005f38:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005f3c:	f006 061f 	and.w	r6, r6, #31
 8005f40:	fa02 f606 	lsl.w	r6, r2, r6
 8005f44:	421e      	tst	r6, r3
 8005f46:	d13a      	bne.n	8005fbe <__gethex+0x3fe>
 8005f48:	f045 0520 	orr.w	r5, r5, #32
 8005f4c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005f4e:	601c      	str	r4, [r3, #0]
 8005f50:	9b02      	ldr	r3, [sp, #8]
 8005f52:	601f      	str	r7, [r3, #0]
 8005f54:	e6b0      	b.n	8005cb8 <__gethex+0xf8>
 8005f56:	4299      	cmp	r1, r3
 8005f58:	f843 cc04 	str.w	ip, [r3, #-4]
 8005f5c:	d8d9      	bhi.n	8005f12 <__gethex+0x352>
 8005f5e:	68a3      	ldr	r3, [r4, #8]
 8005f60:	459b      	cmp	fp, r3
 8005f62:	db17      	blt.n	8005f94 <__gethex+0x3d4>
 8005f64:	6861      	ldr	r1, [r4, #4]
 8005f66:	9801      	ldr	r0, [sp, #4]
 8005f68:	3101      	adds	r1, #1
 8005f6a:	f000 fbc1 	bl	80066f0 <_Balloc>
 8005f6e:	4681      	mov	r9, r0
 8005f70:	b918      	cbnz	r0, 8005f7a <__gethex+0x3ba>
 8005f72:	4602      	mov	r2, r0
 8005f74:	2184      	movs	r1, #132	@ 0x84
 8005f76:	4b19      	ldr	r3, [pc, #100]	@ (8005fdc <__gethex+0x41c>)
 8005f78:	e6c5      	b.n	8005d06 <__gethex+0x146>
 8005f7a:	6922      	ldr	r2, [r4, #16]
 8005f7c:	f104 010c 	add.w	r1, r4, #12
 8005f80:	3202      	adds	r2, #2
 8005f82:	0092      	lsls	r2, r2, #2
 8005f84:	300c      	adds	r0, #12
 8005f86:	f7fe ff48 	bl	8004e1a <memcpy>
 8005f8a:	4621      	mov	r1, r4
 8005f8c:	9801      	ldr	r0, [sp, #4]
 8005f8e:	f000 fbef 	bl	8006770 <_Bfree>
 8005f92:	464c      	mov	r4, r9
 8005f94:	6923      	ldr	r3, [r4, #16]
 8005f96:	1c5a      	adds	r2, r3, #1
 8005f98:	6122      	str	r2, [r4, #16]
 8005f9a:	2201      	movs	r2, #1
 8005f9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005fa0:	615a      	str	r2, [r3, #20]
 8005fa2:	e7be      	b.n	8005f22 <__gethex+0x362>
 8005fa4:	6922      	ldr	r2, [r4, #16]
 8005fa6:	455a      	cmp	r2, fp
 8005fa8:	dd0b      	ble.n	8005fc2 <__gethex+0x402>
 8005faa:	2101      	movs	r1, #1
 8005fac:	4620      	mov	r0, r4
 8005fae:	f7ff fd9f 	bl	8005af0 <rshift>
 8005fb2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005fb6:	3701      	adds	r7, #1
 8005fb8:	42bb      	cmp	r3, r7
 8005fba:	f6ff aee0 	blt.w	8005d7e <__gethex+0x1be>
 8005fbe:	2501      	movs	r5, #1
 8005fc0:	e7c2      	b.n	8005f48 <__gethex+0x388>
 8005fc2:	f016 061f 	ands.w	r6, r6, #31
 8005fc6:	d0fa      	beq.n	8005fbe <__gethex+0x3fe>
 8005fc8:	4453      	add	r3, sl
 8005fca:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8005fce:	f000 fc81 	bl	80068d4 <__hi0bits>
 8005fd2:	f1c6 0620 	rsb	r6, r6, #32
 8005fd6:	42b0      	cmp	r0, r6
 8005fd8:	dbe7      	blt.n	8005faa <__gethex+0x3ea>
 8005fda:	e7f0      	b.n	8005fbe <__gethex+0x3fe>
 8005fdc:	08007add 	.word	0x08007add

08005fe0 <L_shift>:
 8005fe0:	f1c2 0208 	rsb	r2, r2, #8
 8005fe4:	0092      	lsls	r2, r2, #2
 8005fe6:	b570      	push	{r4, r5, r6, lr}
 8005fe8:	f1c2 0620 	rsb	r6, r2, #32
 8005fec:	6843      	ldr	r3, [r0, #4]
 8005fee:	6804      	ldr	r4, [r0, #0]
 8005ff0:	fa03 f506 	lsl.w	r5, r3, r6
 8005ff4:	432c      	orrs	r4, r5
 8005ff6:	40d3      	lsrs	r3, r2
 8005ff8:	6004      	str	r4, [r0, #0]
 8005ffa:	f840 3f04 	str.w	r3, [r0, #4]!
 8005ffe:	4288      	cmp	r0, r1
 8006000:	d3f4      	bcc.n	8005fec <L_shift+0xc>
 8006002:	bd70      	pop	{r4, r5, r6, pc}

08006004 <__match>:
 8006004:	b530      	push	{r4, r5, lr}
 8006006:	6803      	ldr	r3, [r0, #0]
 8006008:	3301      	adds	r3, #1
 800600a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800600e:	b914      	cbnz	r4, 8006016 <__match+0x12>
 8006010:	6003      	str	r3, [r0, #0]
 8006012:	2001      	movs	r0, #1
 8006014:	bd30      	pop	{r4, r5, pc}
 8006016:	f813 2b01 	ldrb.w	r2, [r3], #1
 800601a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800601e:	2d19      	cmp	r5, #25
 8006020:	bf98      	it	ls
 8006022:	3220      	addls	r2, #32
 8006024:	42a2      	cmp	r2, r4
 8006026:	d0f0      	beq.n	800600a <__match+0x6>
 8006028:	2000      	movs	r0, #0
 800602a:	e7f3      	b.n	8006014 <__match+0x10>

0800602c <__hexnan>:
 800602c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006030:	2500      	movs	r5, #0
 8006032:	680b      	ldr	r3, [r1, #0]
 8006034:	4682      	mov	sl, r0
 8006036:	115e      	asrs	r6, r3, #5
 8006038:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800603c:	f013 031f 	ands.w	r3, r3, #31
 8006040:	bf18      	it	ne
 8006042:	3604      	addne	r6, #4
 8006044:	1f37      	subs	r7, r6, #4
 8006046:	4690      	mov	r8, r2
 8006048:	46b9      	mov	r9, r7
 800604a:	463c      	mov	r4, r7
 800604c:	46ab      	mov	fp, r5
 800604e:	b087      	sub	sp, #28
 8006050:	6801      	ldr	r1, [r0, #0]
 8006052:	9301      	str	r3, [sp, #4]
 8006054:	f846 5c04 	str.w	r5, [r6, #-4]
 8006058:	9502      	str	r5, [sp, #8]
 800605a:	784a      	ldrb	r2, [r1, #1]
 800605c:	1c4b      	adds	r3, r1, #1
 800605e:	9303      	str	r3, [sp, #12]
 8006060:	b342      	cbz	r2, 80060b4 <__hexnan+0x88>
 8006062:	4610      	mov	r0, r2
 8006064:	9105      	str	r1, [sp, #20]
 8006066:	9204      	str	r2, [sp, #16]
 8006068:	f7ff fd95 	bl	8005b96 <__hexdig_fun>
 800606c:	2800      	cmp	r0, #0
 800606e:	d151      	bne.n	8006114 <__hexnan+0xe8>
 8006070:	9a04      	ldr	r2, [sp, #16]
 8006072:	9905      	ldr	r1, [sp, #20]
 8006074:	2a20      	cmp	r2, #32
 8006076:	d818      	bhi.n	80060aa <__hexnan+0x7e>
 8006078:	9b02      	ldr	r3, [sp, #8]
 800607a:	459b      	cmp	fp, r3
 800607c:	dd13      	ble.n	80060a6 <__hexnan+0x7a>
 800607e:	454c      	cmp	r4, r9
 8006080:	d206      	bcs.n	8006090 <__hexnan+0x64>
 8006082:	2d07      	cmp	r5, #7
 8006084:	dc04      	bgt.n	8006090 <__hexnan+0x64>
 8006086:	462a      	mov	r2, r5
 8006088:	4649      	mov	r1, r9
 800608a:	4620      	mov	r0, r4
 800608c:	f7ff ffa8 	bl	8005fe0 <L_shift>
 8006090:	4544      	cmp	r4, r8
 8006092:	d952      	bls.n	800613a <__hexnan+0x10e>
 8006094:	2300      	movs	r3, #0
 8006096:	f1a4 0904 	sub.w	r9, r4, #4
 800609a:	f844 3c04 	str.w	r3, [r4, #-4]
 800609e:	461d      	mov	r5, r3
 80060a0:	464c      	mov	r4, r9
 80060a2:	f8cd b008 	str.w	fp, [sp, #8]
 80060a6:	9903      	ldr	r1, [sp, #12]
 80060a8:	e7d7      	b.n	800605a <__hexnan+0x2e>
 80060aa:	2a29      	cmp	r2, #41	@ 0x29
 80060ac:	d157      	bne.n	800615e <__hexnan+0x132>
 80060ae:	3102      	adds	r1, #2
 80060b0:	f8ca 1000 	str.w	r1, [sl]
 80060b4:	f1bb 0f00 	cmp.w	fp, #0
 80060b8:	d051      	beq.n	800615e <__hexnan+0x132>
 80060ba:	454c      	cmp	r4, r9
 80060bc:	d206      	bcs.n	80060cc <__hexnan+0xa0>
 80060be:	2d07      	cmp	r5, #7
 80060c0:	dc04      	bgt.n	80060cc <__hexnan+0xa0>
 80060c2:	462a      	mov	r2, r5
 80060c4:	4649      	mov	r1, r9
 80060c6:	4620      	mov	r0, r4
 80060c8:	f7ff ff8a 	bl	8005fe0 <L_shift>
 80060cc:	4544      	cmp	r4, r8
 80060ce:	d936      	bls.n	800613e <__hexnan+0x112>
 80060d0:	4623      	mov	r3, r4
 80060d2:	f1a8 0204 	sub.w	r2, r8, #4
 80060d6:	f853 1b04 	ldr.w	r1, [r3], #4
 80060da:	429f      	cmp	r7, r3
 80060dc:	f842 1f04 	str.w	r1, [r2, #4]!
 80060e0:	d2f9      	bcs.n	80060d6 <__hexnan+0xaa>
 80060e2:	1b3b      	subs	r3, r7, r4
 80060e4:	f023 0303 	bic.w	r3, r3, #3
 80060e8:	3304      	adds	r3, #4
 80060ea:	3401      	adds	r4, #1
 80060ec:	3e03      	subs	r6, #3
 80060ee:	42b4      	cmp	r4, r6
 80060f0:	bf88      	it	hi
 80060f2:	2304      	movhi	r3, #4
 80060f4:	2200      	movs	r2, #0
 80060f6:	4443      	add	r3, r8
 80060f8:	f843 2b04 	str.w	r2, [r3], #4
 80060fc:	429f      	cmp	r7, r3
 80060fe:	d2fb      	bcs.n	80060f8 <__hexnan+0xcc>
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	b91b      	cbnz	r3, 800610c <__hexnan+0xe0>
 8006104:	4547      	cmp	r7, r8
 8006106:	d128      	bne.n	800615a <__hexnan+0x12e>
 8006108:	2301      	movs	r3, #1
 800610a:	603b      	str	r3, [r7, #0]
 800610c:	2005      	movs	r0, #5
 800610e:	b007      	add	sp, #28
 8006110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006114:	3501      	adds	r5, #1
 8006116:	2d08      	cmp	r5, #8
 8006118:	f10b 0b01 	add.w	fp, fp, #1
 800611c:	dd06      	ble.n	800612c <__hexnan+0x100>
 800611e:	4544      	cmp	r4, r8
 8006120:	d9c1      	bls.n	80060a6 <__hexnan+0x7a>
 8006122:	2300      	movs	r3, #0
 8006124:	2501      	movs	r5, #1
 8006126:	f844 3c04 	str.w	r3, [r4, #-4]
 800612a:	3c04      	subs	r4, #4
 800612c:	6822      	ldr	r2, [r4, #0]
 800612e:	f000 000f 	and.w	r0, r0, #15
 8006132:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8006136:	6020      	str	r0, [r4, #0]
 8006138:	e7b5      	b.n	80060a6 <__hexnan+0x7a>
 800613a:	2508      	movs	r5, #8
 800613c:	e7b3      	b.n	80060a6 <__hexnan+0x7a>
 800613e:	9b01      	ldr	r3, [sp, #4]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d0dd      	beq.n	8006100 <__hexnan+0xd4>
 8006144:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006148:	f1c3 0320 	rsb	r3, r3, #32
 800614c:	40da      	lsrs	r2, r3
 800614e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8006152:	4013      	ands	r3, r2
 8006154:	f846 3c04 	str.w	r3, [r6, #-4]
 8006158:	e7d2      	b.n	8006100 <__hexnan+0xd4>
 800615a:	3f04      	subs	r7, #4
 800615c:	e7d0      	b.n	8006100 <__hexnan+0xd4>
 800615e:	2004      	movs	r0, #4
 8006160:	e7d5      	b.n	800610e <__hexnan+0xe2>

08006162 <__ssputs_r>:
 8006162:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006166:	461f      	mov	r7, r3
 8006168:	688e      	ldr	r6, [r1, #8]
 800616a:	4682      	mov	sl, r0
 800616c:	42be      	cmp	r6, r7
 800616e:	460c      	mov	r4, r1
 8006170:	4690      	mov	r8, r2
 8006172:	680b      	ldr	r3, [r1, #0]
 8006174:	d82d      	bhi.n	80061d2 <__ssputs_r+0x70>
 8006176:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800617a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800617e:	d026      	beq.n	80061ce <__ssputs_r+0x6c>
 8006180:	6965      	ldr	r5, [r4, #20]
 8006182:	6909      	ldr	r1, [r1, #16]
 8006184:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006188:	eba3 0901 	sub.w	r9, r3, r1
 800618c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006190:	1c7b      	adds	r3, r7, #1
 8006192:	444b      	add	r3, r9
 8006194:	106d      	asrs	r5, r5, #1
 8006196:	429d      	cmp	r5, r3
 8006198:	bf38      	it	cc
 800619a:	461d      	movcc	r5, r3
 800619c:	0553      	lsls	r3, r2, #21
 800619e:	d527      	bpl.n	80061f0 <__ssputs_r+0x8e>
 80061a0:	4629      	mov	r1, r5
 80061a2:	f000 f95f 	bl	8006464 <_malloc_r>
 80061a6:	4606      	mov	r6, r0
 80061a8:	b360      	cbz	r0, 8006204 <__ssputs_r+0xa2>
 80061aa:	464a      	mov	r2, r9
 80061ac:	6921      	ldr	r1, [r4, #16]
 80061ae:	f7fe fe34 	bl	8004e1a <memcpy>
 80061b2:	89a3      	ldrh	r3, [r4, #12]
 80061b4:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80061b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061bc:	81a3      	strh	r3, [r4, #12]
 80061be:	6126      	str	r6, [r4, #16]
 80061c0:	444e      	add	r6, r9
 80061c2:	6026      	str	r6, [r4, #0]
 80061c4:	463e      	mov	r6, r7
 80061c6:	6165      	str	r5, [r4, #20]
 80061c8:	eba5 0509 	sub.w	r5, r5, r9
 80061cc:	60a5      	str	r5, [r4, #8]
 80061ce:	42be      	cmp	r6, r7
 80061d0:	d900      	bls.n	80061d4 <__ssputs_r+0x72>
 80061d2:	463e      	mov	r6, r7
 80061d4:	4632      	mov	r2, r6
 80061d6:	4641      	mov	r1, r8
 80061d8:	6820      	ldr	r0, [r4, #0]
 80061da:	f000 ffad 	bl	8007138 <memmove>
 80061de:	2000      	movs	r0, #0
 80061e0:	68a3      	ldr	r3, [r4, #8]
 80061e2:	1b9b      	subs	r3, r3, r6
 80061e4:	60a3      	str	r3, [r4, #8]
 80061e6:	6823      	ldr	r3, [r4, #0]
 80061e8:	4433      	add	r3, r6
 80061ea:	6023      	str	r3, [r4, #0]
 80061ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061f0:	462a      	mov	r2, r5
 80061f2:	f000 ff66 	bl	80070c2 <_realloc_r>
 80061f6:	4606      	mov	r6, r0
 80061f8:	2800      	cmp	r0, #0
 80061fa:	d1e0      	bne.n	80061be <__ssputs_r+0x5c>
 80061fc:	4650      	mov	r0, sl
 80061fe:	6921      	ldr	r1, [r4, #16]
 8006200:	f001 f83c 	bl	800727c <_free_r>
 8006204:	230c      	movs	r3, #12
 8006206:	f8ca 3000 	str.w	r3, [sl]
 800620a:	89a3      	ldrh	r3, [r4, #12]
 800620c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006210:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006214:	81a3      	strh	r3, [r4, #12]
 8006216:	e7e9      	b.n	80061ec <__ssputs_r+0x8a>

08006218 <_svfiprintf_r>:
 8006218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800621c:	4698      	mov	r8, r3
 800621e:	898b      	ldrh	r3, [r1, #12]
 8006220:	4607      	mov	r7, r0
 8006222:	061b      	lsls	r3, r3, #24
 8006224:	460d      	mov	r5, r1
 8006226:	4614      	mov	r4, r2
 8006228:	b09d      	sub	sp, #116	@ 0x74
 800622a:	d510      	bpl.n	800624e <_svfiprintf_r+0x36>
 800622c:	690b      	ldr	r3, [r1, #16]
 800622e:	b973      	cbnz	r3, 800624e <_svfiprintf_r+0x36>
 8006230:	2140      	movs	r1, #64	@ 0x40
 8006232:	f000 f917 	bl	8006464 <_malloc_r>
 8006236:	6028      	str	r0, [r5, #0]
 8006238:	6128      	str	r0, [r5, #16]
 800623a:	b930      	cbnz	r0, 800624a <_svfiprintf_r+0x32>
 800623c:	230c      	movs	r3, #12
 800623e:	603b      	str	r3, [r7, #0]
 8006240:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006244:	b01d      	add	sp, #116	@ 0x74
 8006246:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800624a:	2340      	movs	r3, #64	@ 0x40
 800624c:	616b      	str	r3, [r5, #20]
 800624e:	2300      	movs	r3, #0
 8006250:	9309      	str	r3, [sp, #36]	@ 0x24
 8006252:	2320      	movs	r3, #32
 8006254:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006258:	2330      	movs	r3, #48	@ 0x30
 800625a:	f04f 0901 	mov.w	r9, #1
 800625e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006262:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80063fc <_svfiprintf_r+0x1e4>
 8006266:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800626a:	4623      	mov	r3, r4
 800626c:	469a      	mov	sl, r3
 800626e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006272:	b10a      	cbz	r2, 8006278 <_svfiprintf_r+0x60>
 8006274:	2a25      	cmp	r2, #37	@ 0x25
 8006276:	d1f9      	bne.n	800626c <_svfiprintf_r+0x54>
 8006278:	ebba 0b04 	subs.w	fp, sl, r4
 800627c:	d00b      	beq.n	8006296 <_svfiprintf_r+0x7e>
 800627e:	465b      	mov	r3, fp
 8006280:	4622      	mov	r2, r4
 8006282:	4629      	mov	r1, r5
 8006284:	4638      	mov	r0, r7
 8006286:	f7ff ff6c 	bl	8006162 <__ssputs_r>
 800628a:	3001      	adds	r0, #1
 800628c:	f000 80a7 	beq.w	80063de <_svfiprintf_r+0x1c6>
 8006290:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006292:	445a      	add	r2, fp
 8006294:	9209      	str	r2, [sp, #36]	@ 0x24
 8006296:	f89a 3000 	ldrb.w	r3, [sl]
 800629a:	2b00      	cmp	r3, #0
 800629c:	f000 809f 	beq.w	80063de <_svfiprintf_r+0x1c6>
 80062a0:	2300      	movs	r3, #0
 80062a2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80062a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80062aa:	f10a 0a01 	add.w	sl, sl, #1
 80062ae:	9304      	str	r3, [sp, #16]
 80062b0:	9307      	str	r3, [sp, #28]
 80062b2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80062b6:	931a      	str	r3, [sp, #104]	@ 0x68
 80062b8:	4654      	mov	r4, sl
 80062ba:	2205      	movs	r2, #5
 80062bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062c0:	484e      	ldr	r0, [pc, #312]	@ (80063fc <_svfiprintf_r+0x1e4>)
 80062c2:	f7fe fd9c 	bl	8004dfe <memchr>
 80062c6:	9a04      	ldr	r2, [sp, #16]
 80062c8:	b9d8      	cbnz	r0, 8006302 <_svfiprintf_r+0xea>
 80062ca:	06d0      	lsls	r0, r2, #27
 80062cc:	bf44      	itt	mi
 80062ce:	2320      	movmi	r3, #32
 80062d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80062d4:	0711      	lsls	r1, r2, #28
 80062d6:	bf44      	itt	mi
 80062d8:	232b      	movmi	r3, #43	@ 0x2b
 80062da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80062de:	f89a 3000 	ldrb.w	r3, [sl]
 80062e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80062e4:	d015      	beq.n	8006312 <_svfiprintf_r+0xfa>
 80062e6:	4654      	mov	r4, sl
 80062e8:	2000      	movs	r0, #0
 80062ea:	f04f 0c0a 	mov.w	ip, #10
 80062ee:	9a07      	ldr	r2, [sp, #28]
 80062f0:	4621      	mov	r1, r4
 80062f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80062f6:	3b30      	subs	r3, #48	@ 0x30
 80062f8:	2b09      	cmp	r3, #9
 80062fa:	d94b      	bls.n	8006394 <_svfiprintf_r+0x17c>
 80062fc:	b1b0      	cbz	r0, 800632c <_svfiprintf_r+0x114>
 80062fe:	9207      	str	r2, [sp, #28]
 8006300:	e014      	b.n	800632c <_svfiprintf_r+0x114>
 8006302:	eba0 0308 	sub.w	r3, r0, r8
 8006306:	fa09 f303 	lsl.w	r3, r9, r3
 800630a:	4313      	orrs	r3, r2
 800630c:	46a2      	mov	sl, r4
 800630e:	9304      	str	r3, [sp, #16]
 8006310:	e7d2      	b.n	80062b8 <_svfiprintf_r+0xa0>
 8006312:	9b03      	ldr	r3, [sp, #12]
 8006314:	1d19      	adds	r1, r3, #4
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	9103      	str	r1, [sp, #12]
 800631a:	2b00      	cmp	r3, #0
 800631c:	bfbb      	ittet	lt
 800631e:	425b      	neglt	r3, r3
 8006320:	f042 0202 	orrlt.w	r2, r2, #2
 8006324:	9307      	strge	r3, [sp, #28]
 8006326:	9307      	strlt	r3, [sp, #28]
 8006328:	bfb8      	it	lt
 800632a:	9204      	strlt	r2, [sp, #16]
 800632c:	7823      	ldrb	r3, [r4, #0]
 800632e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006330:	d10a      	bne.n	8006348 <_svfiprintf_r+0x130>
 8006332:	7863      	ldrb	r3, [r4, #1]
 8006334:	2b2a      	cmp	r3, #42	@ 0x2a
 8006336:	d132      	bne.n	800639e <_svfiprintf_r+0x186>
 8006338:	9b03      	ldr	r3, [sp, #12]
 800633a:	3402      	adds	r4, #2
 800633c:	1d1a      	adds	r2, r3, #4
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	9203      	str	r2, [sp, #12]
 8006342:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006346:	9305      	str	r3, [sp, #20]
 8006348:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8006400 <_svfiprintf_r+0x1e8>
 800634c:	2203      	movs	r2, #3
 800634e:	4650      	mov	r0, sl
 8006350:	7821      	ldrb	r1, [r4, #0]
 8006352:	f7fe fd54 	bl	8004dfe <memchr>
 8006356:	b138      	cbz	r0, 8006368 <_svfiprintf_r+0x150>
 8006358:	2240      	movs	r2, #64	@ 0x40
 800635a:	9b04      	ldr	r3, [sp, #16]
 800635c:	eba0 000a 	sub.w	r0, r0, sl
 8006360:	4082      	lsls	r2, r0
 8006362:	4313      	orrs	r3, r2
 8006364:	3401      	adds	r4, #1
 8006366:	9304      	str	r3, [sp, #16]
 8006368:	f814 1b01 	ldrb.w	r1, [r4], #1
 800636c:	2206      	movs	r2, #6
 800636e:	4825      	ldr	r0, [pc, #148]	@ (8006404 <_svfiprintf_r+0x1ec>)
 8006370:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006374:	f7fe fd43 	bl	8004dfe <memchr>
 8006378:	2800      	cmp	r0, #0
 800637a:	d036      	beq.n	80063ea <_svfiprintf_r+0x1d2>
 800637c:	4b22      	ldr	r3, [pc, #136]	@ (8006408 <_svfiprintf_r+0x1f0>)
 800637e:	bb1b      	cbnz	r3, 80063c8 <_svfiprintf_r+0x1b0>
 8006380:	9b03      	ldr	r3, [sp, #12]
 8006382:	3307      	adds	r3, #7
 8006384:	f023 0307 	bic.w	r3, r3, #7
 8006388:	3308      	adds	r3, #8
 800638a:	9303      	str	r3, [sp, #12]
 800638c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800638e:	4433      	add	r3, r6
 8006390:	9309      	str	r3, [sp, #36]	@ 0x24
 8006392:	e76a      	b.n	800626a <_svfiprintf_r+0x52>
 8006394:	460c      	mov	r4, r1
 8006396:	2001      	movs	r0, #1
 8006398:	fb0c 3202 	mla	r2, ip, r2, r3
 800639c:	e7a8      	b.n	80062f0 <_svfiprintf_r+0xd8>
 800639e:	2300      	movs	r3, #0
 80063a0:	f04f 0c0a 	mov.w	ip, #10
 80063a4:	4619      	mov	r1, r3
 80063a6:	3401      	adds	r4, #1
 80063a8:	9305      	str	r3, [sp, #20]
 80063aa:	4620      	mov	r0, r4
 80063ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80063b0:	3a30      	subs	r2, #48	@ 0x30
 80063b2:	2a09      	cmp	r2, #9
 80063b4:	d903      	bls.n	80063be <_svfiprintf_r+0x1a6>
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d0c6      	beq.n	8006348 <_svfiprintf_r+0x130>
 80063ba:	9105      	str	r1, [sp, #20]
 80063bc:	e7c4      	b.n	8006348 <_svfiprintf_r+0x130>
 80063be:	4604      	mov	r4, r0
 80063c0:	2301      	movs	r3, #1
 80063c2:	fb0c 2101 	mla	r1, ip, r1, r2
 80063c6:	e7f0      	b.n	80063aa <_svfiprintf_r+0x192>
 80063c8:	ab03      	add	r3, sp, #12
 80063ca:	9300      	str	r3, [sp, #0]
 80063cc:	462a      	mov	r2, r5
 80063ce:	4638      	mov	r0, r7
 80063d0:	4b0e      	ldr	r3, [pc, #56]	@ (800640c <_svfiprintf_r+0x1f4>)
 80063d2:	a904      	add	r1, sp, #16
 80063d4:	f7fc ff9c 	bl	8003310 <_printf_float>
 80063d8:	1c42      	adds	r2, r0, #1
 80063da:	4606      	mov	r6, r0
 80063dc:	d1d6      	bne.n	800638c <_svfiprintf_r+0x174>
 80063de:	89ab      	ldrh	r3, [r5, #12]
 80063e0:	065b      	lsls	r3, r3, #25
 80063e2:	f53f af2d 	bmi.w	8006240 <_svfiprintf_r+0x28>
 80063e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80063e8:	e72c      	b.n	8006244 <_svfiprintf_r+0x2c>
 80063ea:	ab03      	add	r3, sp, #12
 80063ec:	9300      	str	r3, [sp, #0]
 80063ee:	462a      	mov	r2, r5
 80063f0:	4638      	mov	r0, r7
 80063f2:	4b06      	ldr	r3, [pc, #24]	@ (800640c <_svfiprintf_r+0x1f4>)
 80063f4:	a904      	add	r1, sp, #16
 80063f6:	f7fd fa29 	bl	800384c <_printf_i>
 80063fa:	e7ed      	b.n	80063d8 <_svfiprintf_r+0x1c0>
 80063fc:	08007b4e 	.word	0x08007b4e
 8006400:	08007b54 	.word	0x08007b54
 8006404:	08007b58 	.word	0x08007b58
 8006408:	08003311 	.word	0x08003311
 800640c:	08006163 	.word	0x08006163

08006410 <malloc>:
 8006410:	4b02      	ldr	r3, [pc, #8]	@ (800641c <malloc+0xc>)
 8006412:	4601      	mov	r1, r0
 8006414:	6818      	ldr	r0, [r3, #0]
 8006416:	f000 b825 	b.w	8006464 <_malloc_r>
 800641a:	bf00      	nop
 800641c:	20000184 	.word	0x20000184

08006420 <sbrk_aligned>:
 8006420:	b570      	push	{r4, r5, r6, lr}
 8006422:	4e0f      	ldr	r6, [pc, #60]	@ (8006460 <sbrk_aligned+0x40>)
 8006424:	460c      	mov	r4, r1
 8006426:	6831      	ldr	r1, [r6, #0]
 8006428:	4605      	mov	r5, r0
 800642a:	b911      	cbnz	r1, 8006432 <sbrk_aligned+0x12>
 800642c:	f000 fed2 	bl	80071d4 <_sbrk_r>
 8006430:	6030      	str	r0, [r6, #0]
 8006432:	4621      	mov	r1, r4
 8006434:	4628      	mov	r0, r5
 8006436:	f000 fecd 	bl	80071d4 <_sbrk_r>
 800643a:	1c43      	adds	r3, r0, #1
 800643c:	d103      	bne.n	8006446 <sbrk_aligned+0x26>
 800643e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006442:	4620      	mov	r0, r4
 8006444:	bd70      	pop	{r4, r5, r6, pc}
 8006446:	1cc4      	adds	r4, r0, #3
 8006448:	f024 0403 	bic.w	r4, r4, #3
 800644c:	42a0      	cmp	r0, r4
 800644e:	d0f8      	beq.n	8006442 <sbrk_aligned+0x22>
 8006450:	1a21      	subs	r1, r4, r0
 8006452:	4628      	mov	r0, r5
 8006454:	f000 febe 	bl	80071d4 <_sbrk_r>
 8006458:	3001      	adds	r0, #1
 800645a:	d1f2      	bne.n	8006442 <sbrk_aligned+0x22>
 800645c:	e7ef      	b.n	800643e <sbrk_aligned+0x1e>
 800645e:	bf00      	nop
 8006460:	20000440 	.word	0x20000440

08006464 <_malloc_r>:
 8006464:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006468:	1ccd      	adds	r5, r1, #3
 800646a:	f025 0503 	bic.w	r5, r5, #3
 800646e:	3508      	adds	r5, #8
 8006470:	2d0c      	cmp	r5, #12
 8006472:	bf38      	it	cc
 8006474:	250c      	movcc	r5, #12
 8006476:	2d00      	cmp	r5, #0
 8006478:	4606      	mov	r6, r0
 800647a:	db01      	blt.n	8006480 <_malloc_r+0x1c>
 800647c:	42a9      	cmp	r1, r5
 800647e:	d904      	bls.n	800648a <_malloc_r+0x26>
 8006480:	230c      	movs	r3, #12
 8006482:	6033      	str	r3, [r6, #0]
 8006484:	2000      	movs	r0, #0
 8006486:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800648a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006560 <_malloc_r+0xfc>
 800648e:	f000 f923 	bl	80066d8 <__malloc_lock>
 8006492:	f8d8 3000 	ldr.w	r3, [r8]
 8006496:	461c      	mov	r4, r3
 8006498:	bb44      	cbnz	r4, 80064ec <_malloc_r+0x88>
 800649a:	4629      	mov	r1, r5
 800649c:	4630      	mov	r0, r6
 800649e:	f7ff ffbf 	bl	8006420 <sbrk_aligned>
 80064a2:	1c43      	adds	r3, r0, #1
 80064a4:	4604      	mov	r4, r0
 80064a6:	d158      	bne.n	800655a <_malloc_r+0xf6>
 80064a8:	f8d8 4000 	ldr.w	r4, [r8]
 80064ac:	4627      	mov	r7, r4
 80064ae:	2f00      	cmp	r7, #0
 80064b0:	d143      	bne.n	800653a <_malloc_r+0xd6>
 80064b2:	2c00      	cmp	r4, #0
 80064b4:	d04b      	beq.n	800654e <_malloc_r+0xea>
 80064b6:	6823      	ldr	r3, [r4, #0]
 80064b8:	4639      	mov	r1, r7
 80064ba:	4630      	mov	r0, r6
 80064bc:	eb04 0903 	add.w	r9, r4, r3
 80064c0:	f000 fe88 	bl	80071d4 <_sbrk_r>
 80064c4:	4581      	cmp	r9, r0
 80064c6:	d142      	bne.n	800654e <_malloc_r+0xea>
 80064c8:	6821      	ldr	r1, [r4, #0]
 80064ca:	4630      	mov	r0, r6
 80064cc:	1a6d      	subs	r5, r5, r1
 80064ce:	4629      	mov	r1, r5
 80064d0:	f7ff ffa6 	bl	8006420 <sbrk_aligned>
 80064d4:	3001      	adds	r0, #1
 80064d6:	d03a      	beq.n	800654e <_malloc_r+0xea>
 80064d8:	6823      	ldr	r3, [r4, #0]
 80064da:	442b      	add	r3, r5
 80064dc:	6023      	str	r3, [r4, #0]
 80064de:	f8d8 3000 	ldr.w	r3, [r8]
 80064e2:	685a      	ldr	r2, [r3, #4]
 80064e4:	bb62      	cbnz	r2, 8006540 <_malloc_r+0xdc>
 80064e6:	f8c8 7000 	str.w	r7, [r8]
 80064ea:	e00f      	b.n	800650c <_malloc_r+0xa8>
 80064ec:	6822      	ldr	r2, [r4, #0]
 80064ee:	1b52      	subs	r2, r2, r5
 80064f0:	d420      	bmi.n	8006534 <_malloc_r+0xd0>
 80064f2:	2a0b      	cmp	r2, #11
 80064f4:	d917      	bls.n	8006526 <_malloc_r+0xc2>
 80064f6:	1961      	adds	r1, r4, r5
 80064f8:	42a3      	cmp	r3, r4
 80064fa:	6025      	str	r5, [r4, #0]
 80064fc:	bf18      	it	ne
 80064fe:	6059      	strne	r1, [r3, #4]
 8006500:	6863      	ldr	r3, [r4, #4]
 8006502:	bf08      	it	eq
 8006504:	f8c8 1000 	streq.w	r1, [r8]
 8006508:	5162      	str	r2, [r4, r5]
 800650a:	604b      	str	r3, [r1, #4]
 800650c:	4630      	mov	r0, r6
 800650e:	f000 f8e9 	bl	80066e4 <__malloc_unlock>
 8006512:	f104 000b 	add.w	r0, r4, #11
 8006516:	1d23      	adds	r3, r4, #4
 8006518:	f020 0007 	bic.w	r0, r0, #7
 800651c:	1ac2      	subs	r2, r0, r3
 800651e:	bf1c      	itt	ne
 8006520:	1a1b      	subne	r3, r3, r0
 8006522:	50a3      	strne	r3, [r4, r2]
 8006524:	e7af      	b.n	8006486 <_malloc_r+0x22>
 8006526:	6862      	ldr	r2, [r4, #4]
 8006528:	42a3      	cmp	r3, r4
 800652a:	bf0c      	ite	eq
 800652c:	f8c8 2000 	streq.w	r2, [r8]
 8006530:	605a      	strne	r2, [r3, #4]
 8006532:	e7eb      	b.n	800650c <_malloc_r+0xa8>
 8006534:	4623      	mov	r3, r4
 8006536:	6864      	ldr	r4, [r4, #4]
 8006538:	e7ae      	b.n	8006498 <_malloc_r+0x34>
 800653a:	463c      	mov	r4, r7
 800653c:	687f      	ldr	r7, [r7, #4]
 800653e:	e7b6      	b.n	80064ae <_malloc_r+0x4a>
 8006540:	461a      	mov	r2, r3
 8006542:	685b      	ldr	r3, [r3, #4]
 8006544:	42a3      	cmp	r3, r4
 8006546:	d1fb      	bne.n	8006540 <_malloc_r+0xdc>
 8006548:	2300      	movs	r3, #0
 800654a:	6053      	str	r3, [r2, #4]
 800654c:	e7de      	b.n	800650c <_malloc_r+0xa8>
 800654e:	230c      	movs	r3, #12
 8006550:	4630      	mov	r0, r6
 8006552:	6033      	str	r3, [r6, #0]
 8006554:	f000 f8c6 	bl	80066e4 <__malloc_unlock>
 8006558:	e794      	b.n	8006484 <_malloc_r+0x20>
 800655a:	6005      	str	r5, [r0, #0]
 800655c:	e7d6      	b.n	800650c <_malloc_r+0xa8>
 800655e:	bf00      	nop
 8006560:	20000444 	.word	0x20000444

08006564 <__ascii_mbtowc>:
 8006564:	b082      	sub	sp, #8
 8006566:	b901      	cbnz	r1, 800656a <__ascii_mbtowc+0x6>
 8006568:	a901      	add	r1, sp, #4
 800656a:	b142      	cbz	r2, 800657e <__ascii_mbtowc+0x1a>
 800656c:	b14b      	cbz	r3, 8006582 <__ascii_mbtowc+0x1e>
 800656e:	7813      	ldrb	r3, [r2, #0]
 8006570:	600b      	str	r3, [r1, #0]
 8006572:	7812      	ldrb	r2, [r2, #0]
 8006574:	1e10      	subs	r0, r2, #0
 8006576:	bf18      	it	ne
 8006578:	2001      	movne	r0, #1
 800657a:	b002      	add	sp, #8
 800657c:	4770      	bx	lr
 800657e:	4610      	mov	r0, r2
 8006580:	e7fb      	b.n	800657a <__ascii_mbtowc+0x16>
 8006582:	f06f 0001 	mvn.w	r0, #1
 8006586:	e7f8      	b.n	800657a <__ascii_mbtowc+0x16>

08006588 <__sflush_r>:
 8006588:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800658c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800658e:	0716      	lsls	r6, r2, #28
 8006590:	4605      	mov	r5, r0
 8006592:	460c      	mov	r4, r1
 8006594:	d454      	bmi.n	8006640 <__sflush_r+0xb8>
 8006596:	684b      	ldr	r3, [r1, #4]
 8006598:	2b00      	cmp	r3, #0
 800659a:	dc02      	bgt.n	80065a2 <__sflush_r+0x1a>
 800659c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800659e:	2b00      	cmp	r3, #0
 80065a0:	dd48      	ble.n	8006634 <__sflush_r+0xac>
 80065a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80065a4:	2e00      	cmp	r6, #0
 80065a6:	d045      	beq.n	8006634 <__sflush_r+0xac>
 80065a8:	2300      	movs	r3, #0
 80065aa:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80065ae:	682f      	ldr	r7, [r5, #0]
 80065b0:	6a21      	ldr	r1, [r4, #32]
 80065b2:	602b      	str	r3, [r5, #0]
 80065b4:	d030      	beq.n	8006618 <__sflush_r+0x90>
 80065b6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80065b8:	89a3      	ldrh	r3, [r4, #12]
 80065ba:	0759      	lsls	r1, r3, #29
 80065bc:	d505      	bpl.n	80065ca <__sflush_r+0x42>
 80065be:	6863      	ldr	r3, [r4, #4]
 80065c0:	1ad2      	subs	r2, r2, r3
 80065c2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80065c4:	b10b      	cbz	r3, 80065ca <__sflush_r+0x42>
 80065c6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80065c8:	1ad2      	subs	r2, r2, r3
 80065ca:	2300      	movs	r3, #0
 80065cc:	4628      	mov	r0, r5
 80065ce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80065d0:	6a21      	ldr	r1, [r4, #32]
 80065d2:	47b0      	blx	r6
 80065d4:	1c43      	adds	r3, r0, #1
 80065d6:	89a3      	ldrh	r3, [r4, #12]
 80065d8:	d106      	bne.n	80065e8 <__sflush_r+0x60>
 80065da:	6829      	ldr	r1, [r5, #0]
 80065dc:	291d      	cmp	r1, #29
 80065de:	d82b      	bhi.n	8006638 <__sflush_r+0xb0>
 80065e0:	4a28      	ldr	r2, [pc, #160]	@ (8006684 <__sflush_r+0xfc>)
 80065e2:	410a      	asrs	r2, r1
 80065e4:	07d6      	lsls	r6, r2, #31
 80065e6:	d427      	bmi.n	8006638 <__sflush_r+0xb0>
 80065e8:	2200      	movs	r2, #0
 80065ea:	6062      	str	r2, [r4, #4]
 80065ec:	6922      	ldr	r2, [r4, #16]
 80065ee:	04d9      	lsls	r1, r3, #19
 80065f0:	6022      	str	r2, [r4, #0]
 80065f2:	d504      	bpl.n	80065fe <__sflush_r+0x76>
 80065f4:	1c42      	adds	r2, r0, #1
 80065f6:	d101      	bne.n	80065fc <__sflush_r+0x74>
 80065f8:	682b      	ldr	r3, [r5, #0]
 80065fa:	b903      	cbnz	r3, 80065fe <__sflush_r+0x76>
 80065fc:	6560      	str	r0, [r4, #84]	@ 0x54
 80065fe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006600:	602f      	str	r7, [r5, #0]
 8006602:	b1b9      	cbz	r1, 8006634 <__sflush_r+0xac>
 8006604:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006608:	4299      	cmp	r1, r3
 800660a:	d002      	beq.n	8006612 <__sflush_r+0x8a>
 800660c:	4628      	mov	r0, r5
 800660e:	f000 fe35 	bl	800727c <_free_r>
 8006612:	2300      	movs	r3, #0
 8006614:	6363      	str	r3, [r4, #52]	@ 0x34
 8006616:	e00d      	b.n	8006634 <__sflush_r+0xac>
 8006618:	2301      	movs	r3, #1
 800661a:	4628      	mov	r0, r5
 800661c:	47b0      	blx	r6
 800661e:	4602      	mov	r2, r0
 8006620:	1c50      	adds	r0, r2, #1
 8006622:	d1c9      	bne.n	80065b8 <__sflush_r+0x30>
 8006624:	682b      	ldr	r3, [r5, #0]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d0c6      	beq.n	80065b8 <__sflush_r+0x30>
 800662a:	2b1d      	cmp	r3, #29
 800662c:	d001      	beq.n	8006632 <__sflush_r+0xaa>
 800662e:	2b16      	cmp	r3, #22
 8006630:	d11d      	bne.n	800666e <__sflush_r+0xe6>
 8006632:	602f      	str	r7, [r5, #0]
 8006634:	2000      	movs	r0, #0
 8006636:	e021      	b.n	800667c <__sflush_r+0xf4>
 8006638:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800663c:	b21b      	sxth	r3, r3
 800663e:	e01a      	b.n	8006676 <__sflush_r+0xee>
 8006640:	690f      	ldr	r7, [r1, #16]
 8006642:	2f00      	cmp	r7, #0
 8006644:	d0f6      	beq.n	8006634 <__sflush_r+0xac>
 8006646:	0793      	lsls	r3, r2, #30
 8006648:	bf18      	it	ne
 800664a:	2300      	movne	r3, #0
 800664c:	680e      	ldr	r6, [r1, #0]
 800664e:	bf08      	it	eq
 8006650:	694b      	ldreq	r3, [r1, #20]
 8006652:	1bf6      	subs	r6, r6, r7
 8006654:	600f      	str	r7, [r1, #0]
 8006656:	608b      	str	r3, [r1, #8]
 8006658:	2e00      	cmp	r6, #0
 800665a:	ddeb      	ble.n	8006634 <__sflush_r+0xac>
 800665c:	4633      	mov	r3, r6
 800665e:	463a      	mov	r2, r7
 8006660:	4628      	mov	r0, r5
 8006662:	6a21      	ldr	r1, [r4, #32]
 8006664:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8006668:	47e0      	blx	ip
 800666a:	2800      	cmp	r0, #0
 800666c:	dc07      	bgt.n	800667e <__sflush_r+0xf6>
 800666e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006672:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006676:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800667a:	81a3      	strh	r3, [r4, #12]
 800667c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800667e:	4407      	add	r7, r0
 8006680:	1a36      	subs	r6, r6, r0
 8006682:	e7e9      	b.n	8006658 <__sflush_r+0xd0>
 8006684:	dfbffffe 	.word	0xdfbffffe

08006688 <_fflush_r>:
 8006688:	b538      	push	{r3, r4, r5, lr}
 800668a:	690b      	ldr	r3, [r1, #16]
 800668c:	4605      	mov	r5, r0
 800668e:	460c      	mov	r4, r1
 8006690:	b913      	cbnz	r3, 8006698 <_fflush_r+0x10>
 8006692:	2500      	movs	r5, #0
 8006694:	4628      	mov	r0, r5
 8006696:	bd38      	pop	{r3, r4, r5, pc}
 8006698:	b118      	cbz	r0, 80066a2 <_fflush_r+0x1a>
 800669a:	6a03      	ldr	r3, [r0, #32]
 800669c:	b90b      	cbnz	r3, 80066a2 <_fflush_r+0x1a>
 800669e:	f7fd fcb1 	bl	8004004 <__sinit>
 80066a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d0f3      	beq.n	8006692 <_fflush_r+0xa>
 80066aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80066ac:	07d0      	lsls	r0, r2, #31
 80066ae:	d404      	bmi.n	80066ba <_fflush_r+0x32>
 80066b0:	0599      	lsls	r1, r3, #22
 80066b2:	d402      	bmi.n	80066ba <_fflush_r+0x32>
 80066b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80066b6:	f7fe fba0 	bl	8004dfa <__retarget_lock_acquire_recursive>
 80066ba:	4628      	mov	r0, r5
 80066bc:	4621      	mov	r1, r4
 80066be:	f7ff ff63 	bl	8006588 <__sflush_r>
 80066c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80066c4:	4605      	mov	r5, r0
 80066c6:	07da      	lsls	r2, r3, #31
 80066c8:	d4e4      	bmi.n	8006694 <_fflush_r+0xc>
 80066ca:	89a3      	ldrh	r3, [r4, #12]
 80066cc:	059b      	lsls	r3, r3, #22
 80066ce:	d4e1      	bmi.n	8006694 <_fflush_r+0xc>
 80066d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80066d2:	f7fe fb93 	bl	8004dfc <__retarget_lock_release_recursive>
 80066d6:	e7dd      	b.n	8006694 <_fflush_r+0xc>

080066d8 <__malloc_lock>:
 80066d8:	4801      	ldr	r0, [pc, #4]	@ (80066e0 <__malloc_lock+0x8>)
 80066da:	f7fe bb8e 	b.w	8004dfa <__retarget_lock_acquire_recursive>
 80066de:	bf00      	nop
 80066e0:	2000043c 	.word	0x2000043c

080066e4 <__malloc_unlock>:
 80066e4:	4801      	ldr	r0, [pc, #4]	@ (80066ec <__malloc_unlock+0x8>)
 80066e6:	f7fe bb89 	b.w	8004dfc <__retarget_lock_release_recursive>
 80066ea:	bf00      	nop
 80066ec:	2000043c 	.word	0x2000043c

080066f0 <_Balloc>:
 80066f0:	b570      	push	{r4, r5, r6, lr}
 80066f2:	69c6      	ldr	r6, [r0, #28]
 80066f4:	4604      	mov	r4, r0
 80066f6:	460d      	mov	r5, r1
 80066f8:	b976      	cbnz	r6, 8006718 <_Balloc+0x28>
 80066fa:	2010      	movs	r0, #16
 80066fc:	f7ff fe88 	bl	8006410 <malloc>
 8006700:	4602      	mov	r2, r0
 8006702:	61e0      	str	r0, [r4, #28]
 8006704:	b920      	cbnz	r0, 8006710 <_Balloc+0x20>
 8006706:	216b      	movs	r1, #107	@ 0x6b
 8006708:	4b17      	ldr	r3, [pc, #92]	@ (8006768 <_Balloc+0x78>)
 800670a:	4818      	ldr	r0, [pc, #96]	@ (800676c <_Balloc+0x7c>)
 800670c:	f000 fd84 	bl	8007218 <__assert_func>
 8006710:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006714:	6006      	str	r6, [r0, #0]
 8006716:	60c6      	str	r6, [r0, #12]
 8006718:	69e6      	ldr	r6, [r4, #28]
 800671a:	68f3      	ldr	r3, [r6, #12]
 800671c:	b183      	cbz	r3, 8006740 <_Balloc+0x50>
 800671e:	69e3      	ldr	r3, [r4, #28]
 8006720:	68db      	ldr	r3, [r3, #12]
 8006722:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006726:	b9b8      	cbnz	r0, 8006758 <_Balloc+0x68>
 8006728:	2101      	movs	r1, #1
 800672a:	fa01 f605 	lsl.w	r6, r1, r5
 800672e:	1d72      	adds	r2, r6, #5
 8006730:	4620      	mov	r0, r4
 8006732:	0092      	lsls	r2, r2, #2
 8006734:	f000 fd8e 	bl	8007254 <_calloc_r>
 8006738:	b160      	cbz	r0, 8006754 <_Balloc+0x64>
 800673a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800673e:	e00e      	b.n	800675e <_Balloc+0x6e>
 8006740:	2221      	movs	r2, #33	@ 0x21
 8006742:	2104      	movs	r1, #4
 8006744:	4620      	mov	r0, r4
 8006746:	f000 fd85 	bl	8007254 <_calloc_r>
 800674a:	69e3      	ldr	r3, [r4, #28]
 800674c:	60f0      	str	r0, [r6, #12]
 800674e:	68db      	ldr	r3, [r3, #12]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d1e4      	bne.n	800671e <_Balloc+0x2e>
 8006754:	2000      	movs	r0, #0
 8006756:	bd70      	pop	{r4, r5, r6, pc}
 8006758:	6802      	ldr	r2, [r0, #0]
 800675a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800675e:	2300      	movs	r3, #0
 8006760:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006764:	e7f7      	b.n	8006756 <_Balloc+0x66>
 8006766:	bf00      	nop
 8006768:	08007a6e 	.word	0x08007a6e
 800676c:	08007b5f 	.word	0x08007b5f

08006770 <_Bfree>:
 8006770:	b570      	push	{r4, r5, r6, lr}
 8006772:	69c6      	ldr	r6, [r0, #28]
 8006774:	4605      	mov	r5, r0
 8006776:	460c      	mov	r4, r1
 8006778:	b976      	cbnz	r6, 8006798 <_Bfree+0x28>
 800677a:	2010      	movs	r0, #16
 800677c:	f7ff fe48 	bl	8006410 <malloc>
 8006780:	4602      	mov	r2, r0
 8006782:	61e8      	str	r0, [r5, #28]
 8006784:	b920      	cbnz	r0, 8006790 <_Bfree+0x20>
 8006786:	218f      	movs	r1, #143	@ 0x8f
 8006788:	4b08      	ldr	r3, [pc, #32]	@ (80067ac <_Bfree+0x3c>)
 800678a:	4809      	ldr	r0, [pc, #36]	@ (80067b0 <_Bfree+0x40>)
 800678c:	f000 fd44 	bl	8007218 <__assert_func>
 8006790:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006794:	6006      	str	r6, [r0, #0]
 8006796:	60c6      	str	r6, [r0, #12]
 8006798:	b13c      	cbz	r4, 80067aa <_Bfree+0x3a>
 800679a:	69eb      	ldr	r3, [r5, #28]
 800679c:	6862      	ldr	r2, [r4, #4]
 800679e:	68db      	ldr	r3, [r3, #12]
 80067a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80067a4:	6021      	str	r1, [r4, #0]
 80067a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80067aa:	bd70      	pop	{r4, r5, r6, pc}
 80067ac:	08007a6e 	.word	0x08007a6e
 80067b0:	08007b5f 	.word	0x08007b5f

080067b4 <__multadd>:
 80067b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067b8:	4607      	mov	r7, r0
 80067ba:	460c      	mov	r4, r1
 80067bc:	461e      	mov	r6, r3
 80067be:	2000      	movs	r0, #0
 80067c0:	690d      	ldr	r5, [r1, #16]
 80067c2:	f101 0c14 	add.w	ip, r1, #20
 80067c6:	f8dc 3000 	ldr.w	r3, [ip]
 80067ca:	3001      	adds	r0, #1
 80067cc:	b299      	uxth	r1, r3
 80067ce:	fb02 6101 	mla	r1, r2, r1, r6
 80067d2:	0c1e      	lsrs	r6, r3, #16
 80067d4:	0c0b      	lsrs	r3, r1, #16
 80067d6:	fb02 3306 	mla	r3, r2, r6, r3
 80067da:	b289      	uxth	r1, r1
 80067dc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80067e0:	4285      	cmp	r5, r0
 80067e2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80067e6:	f84c 1b04 	str.w	r1, [ip], #4
 80067ea:	dcec      	bgt.n	80067c6 <__multadd+0x12>
 80067ec:	b30e      	cbz	r6, 8006832 <__multadd+0x7e>
 80067ee:	68a3      	ldr	r3, [r4, #8]
 80067f0:	42ab      	cmp	r3, r5
 80067f2:	dc19      	bgt.n	8006828 <__multadd+0x74>
 80067f4:	6861      	ldr	r1, [r4, #4]
 80067f6:	4638      	mov	r0, r7
 80067f8:	3101      	adds	r1, #1
 80067fa:	f7ff ff79 	bl	80066f0 <_Balloc>
 80067fe:	4680      	mov	r8, r0
 8006800:	b928      	cbnz	r0, 800680e <__multadd+0x5a>
 8006802:	4602      	mov	r2, r0
 8006804:	21ba      	movs	r1, #186	@ 0xba
 8006806:	4b0c      	ldr	r3, [pc, #48]	@ (8006838 <__multadd+0x84>)
 8006808:	480c      	ldr	r0, [pc, #48]	@ (800683c <__multadd+0x88>)
 800680a:	f000 fd05 	bl	8007218 <__assert_func>
 800680e:	6922      	ldr	r2, [r4, #16]
 8006810:	f104 010c 	add.w	r1, r4, #12
 8006814:	3202      	adds	r2, #2
 8006816:	0092      	lsls	r2, r2, #2
 8006818:	300c      	adds	r0, #12
 800681a:	f7fe fafe 	bl	8004e1a <memcpy>
 800681e:	4621      	mov	r1, r4
 8006820:	4638      	mov	r0, r7
 8006822:	f7ff ffa5 	bl	8006770 <_Bfree>
 8006826:	4644      	mov	r4, r8
 8006828:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800682c:	3501      	adds	r5, #1
 800682e:	615e      	str	r6, [r3, #20]
 8006830:	6125      	str	r5, [r4, #16]
 8006832:	4620      	mov	r0, r4
 8006834:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006838:	08007add 	.word	0x08007add
 800683c:	08007b5f 	.word	0x08007b5f

08006840 <__s2b>:
 8006840:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006844:	4615      	mov	r5, r2
 8006846:	2209      	movs	r2, #9
 8006848:	461f      	mov	r7, r3
 800684a:	3308      	adds	r3, #8
 800684c:	460c      	mov	r4, r1
 800684e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006852:	4606      	mov	r6, r0
 8006854:	2201      	movs	r2, #1
 8006856:	2100      	movs	r1, #0
 8006858:	429a      	cmp	r2, r3
 800685a:	db09      	blt.n	8006870 <__s2b+0x30>
 800685c:	4630      	mov	r0, r6
 800685e:	f7ff ff47 	bl	80066f0 <_Balloc>
 8006862:	b940      	cbnz	r0, 8006876 <__s2b+0x36>
 8006864:	4602      	mov	r2, r0
 8006866:	21d3      	movs	r1, #211	@ 0xd3
 8006868:	4b18      	ldr	r3, [pc, #96]	@ (80068cc <__s2b+0x8c>)
 800686a:	4819      	ldr	r0, [pc, #100]	@ (80068d0 <__s2b+0x90>)
 800686c:	f000 fcd4 	bl	8007218 <__assert_func>
 8006870:	0052      	lsls	r2, r2, #1
 8006872:	3101      	adds	r1, #1
 8006874:	e7f0      	b.n	8006858 <__s2b+0x18>
 8006876:	9b08      	ldr	r3, [sp, #32]
 8006878:	2d09      	cmp	r5, #9
 800687a:	6143      	str	r3, [r0, #20]
 800687c:	f04f 0301 	mov.w	r3, #1
 8006880:	6103      	str	r3, [r0, #16]
 8006882:	dd16      	ble.n	80068b2 <__s2b+0x72>
 8006884:	f104 0909 	add.w	r9, r4, #9
 8006888:	46c8      	mov	r8, r9
 800688a:	442c      	add	r4, r5
 800688c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006890:	4601      	mov	r1, r0
 8006892:	220a      	movs	r2, #10
 8006894:	4630      	mov	r0, r6
 8006896:	3b30      	subs	r3, #48	@ 0x30
 8006898:	f7ff ff8c 	bl	80067b4 <__multadd>
 800689c:	45a0      	cmp	r8, r4
 800689e:	d1f5      	bne.n	800688c <__s2b+0x4c>
 80068a0:	f1a5 0408 	sub.w	r4, r5, #8
 80068a4:	444c      	add	r4, r9
 80068a6:	1b2d      	subs	r5, r5, r4
 80068a8:	1963      	adds	r3, r4, r5
 80068aa:	42bb      	cmp	r3, r7
 80068ac:	db04      	blt.n	80068b8 <__s2b+0x78>
 80068ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80068b2:	2509      	movs	r5, #9
 80068b4:	340a      	adds	r4, #10
 80068b6:	e7f6      	b.n	80068a6 <__s2b+0x66>
 80068b8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80068bc:	4601      	mov	r1, r0
 80068be:	220a      	movs	r2, #10
 80068c0:	4630      	mov	r0, r6
 80068c2:	3b30      	subs	r3, #48	@ 0x30
 80068c4:	f7ff ff76 	bl	80067b4 <__multadd>
 80068c8:	e7ee      	b.n	80068a8 <__s2b+0x68>
 80068ca:	bf00      	nop
 80068cc:	08007add 	.word	0x08007add
 80068d0:	08007b5f 	.word	0x08007b5f

080068d4 <__hi0bits>:
 80068d4:	4603      	mov	r3, r0
 80068d6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80068da:	bf3a      	itte	cc
 80068dc:	0403      	lslcc	r3, r0, #16
 80068de:	2010      	movcc	r0, #16
 80068e0:	2000      	movcs	r0, #0
 80068e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80068e6:	bf3c      	itt	cc
 80068e8:	021b      	lslcc	r3, r3, #8
 80068ea:	3008      	addcc	r0, #8
 80068ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80068f0:	bf3c      	itt	cc
 80068f2:	011b      	lslcc	r3, r3, #4
 80068f4:	3004      	addcc	r0, #4
 80068f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068fa:	bf3c      	itt	cc
 80068fc:	009b      	lslcc	r3, r3, #2
 80068fe:	3002      	addcc	r0, #2
 8006900:	2b00      	cmp	r3, #0
 8006902:	db05      	blt.n	8006910 <__hi0bits+0x3c>
 8006904:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006908:	f100 0001 	add.w	r0, r0, #1
 800690c:	bf08      	it	eq
 800690e:	2020      	moveq	r0, #32
 8006910:	4770      	bx	lr

08006912 <__lo0bits>:
 8006912:	6803      	ldr	r3, [r0, #0]
 8006914:	4602      	mov	r2, r0
 8006916:	f013 0007 	ands.w	r0, r3, #7
 800691a:	d00b      	beq.n	8006934 <__lo0bits+0x22>
 800691c:	07d9      	lsls	r1, r3, #31
 800691e:	d421      	bmi.n	8006964 <__lo0bits+0x52>
 8006920:	0798      	lsls	r0, r3, #30
 8006922:	bf49      	itett	mi
 8006924:	085b      	lsrmi	r3, r3, #1
 8006926:	089b      	lsrpl	r3, r3, #2
 8006928:	2001      	movmi	r0, #1
 800692a:	6013      	strmi	r3, [r2, #0]
 800692c:	bf5c      	itt	pl
 800692e:	2002      	movpl	r0, #2
 8006930:	6013      	strpl	r3, [r2, #0]
 8006932:	4770      	bx	lr
 8006934:	b299      	uxth	r1, r3
 8006936:	b909      	cbnz	r1, 800693c <__lo0bits+0x2a>
 8006938:	2010      	movs	r0, #16
 800693a:	0c1b      	lsrs	r3, r3, #16
 800693c:	b2d9      	uxtb	r1, r3
 800693e:	b909      	cbnz	r1, 8006944 <__lo0bits+0x32>
 8006940:	3008      	adds	r0, #8
 8006942:	0a1b      	lsrs	r3, r3, #8
 8006944:	0719      	lsls	r1, r3, #28
 8006946:	bf04      	itt	eq
 8006948:	091b      	lsreq	r3, r3, #4
 800694a:	3004      	addeq	r0, #4
 800694c:	0799      	lsls	r1, r3, #30
 800694e:	bf04      	itt	eq
 8006950:	089b      	lsreq	r3, r3, #2
 8006952:	3002      	addeq	r0, #2
 8006954:	07d9      	lsls	r1, r3, #31
 8006956:	d403      	bmi.n	8006960 <__lo0bits+0x4e>
 8006958:	085b      	lsrs	r3, r3, #1
 800695a:	f100 0001 	add.w	r0, r0, #1
 800695e:	d003      	beq.n	8006968 <__lo0bits+0x56>
 8006960:	6013      	str	r3, [r2, #0]
 8006962:	4770      	bx	lr
 8006964:	2000      	movs	r0, #0
 8006966:	4770      	bx	lr
 8006968:	2020      	movs	r0, #32
 800696a:	4770      	bx	lr

0800696c <__i2b>:
 800696c:	b510      	push	{r4, lr}
 800696e:	460c      	mov	r4, r1
 8006970:	2101      	movs	r1, #1
 8006972:	f7ff febd 	bl	80066f0 <_Balloc>
 8006976:	4602      	mov	r2, r0
 8006978:	b928      	cbnz	r0, 8006986 <__i2b+0x1a>
 800697a:	f240 1145 	movw	r1, #325	@ 0x145
 800697e:	4b04      	ldr	r3, [pc, #16]	@ (8006990 <__i2b+0x24>)
 8006980:	4804      	ldr	r0, [pc, #16]	@ (8006994 <__i2b+0x28>)
 8006982:	f000 fc49 	bl	8007218 <__assert_func>
 8006986:	2301      	movs	r3, #1
 8006988:	6144      	str	r4, [r0, #20]
 800698a:	6103      	str	r3, [r0, #16]
 800698c:	bd10      	pop	{r4, pc}
 800698e:	bf00      	nop
 8006990:	08007add 	.word	0x08007add
 8006994:	08007b5f 	.word	0x08007b5f

08006998 <__multiply>:
 8006998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800699c:	4614      	mov	r4, r2
 800699e:	690a      	ldr	r2, [r1, #16]
 80069a0:	6923      	ldr	r3, [r4, #16]
 80069a2:	460f      	mov	r7, r1
 80069a4:	429a      	cmp	r2, r3
 80069a6:	bfa2      	ittt	ge
 80069a8:	4623      	movge	r3, r4
 80069aa:	460c      	movge	r4, r1
 80069ac:	461f      	movge	r7, r3
 80069ae:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80069b2:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80069b6:	68a3      	ldr	r3, [r4, #8]
 80069b8:	6861      	ldr	r1, [r4, #4]
 80069ba:	eb0a 0609 	add.w	r6, sl, r9
 80069be:	42b3      	cmp	r3, r6
 80069c0:	b085      	sub	sp, #20
 80069c2:	bfb8      	it	lt
 80069c4:	3101      	addlt	r1, #1
 80069c6:	f7ff fe93 	bl	80066f0 <_Balloc>
 80069ca:	b930      	cbnz	r0, 80069da <__multiply+0x42>
 80069cc:	4602      	mov	r2, r0
 80069ce:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80069d2:	4b43      	ldr	r3, [pc, #268]	@ (8006ae0 <__multiply+0x148>)
 80069d4:	4843      	ldr	r0, [pc, #268]	@ (8006ae4 <__multiply+0x14c>)
 80069d6:	f000 fc1f 	bl	8007218 <__assert_func>
 80069da:	f100 0514 	add.w	r5, r0, #20
 80069de:	462b      	mov	r3, r5
 80069e0:	2200      	movs	r2, #0
 80069e2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80069e6:	4543      	cmp	r3, r8
 80069e8:	d321      	bcc.n	8006a2e <__multiply+0x96>
 80069ea:	f107 0114 	add.w	r1, r7, #20
 80069ee:	f104 0214 	add.w	r2, r4, #20
 80069f2:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80069f6:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80069fa:	9302      	str	r3, [sp, #8]
 80069fc:	1b13      	subs	r3, r2, r4
 80069fe:	3b15      	subs	r3, #21
 8006a00:	f023 0303 	bic.w	r3, r3, #3
 8006a04:	3304      	adds	r3, #4
 8006a06:	f104 0715 	add.w	r7, r4, #21
 8006a0a:	42ba      	cmp	r2, r7
 8006a0c:	bf38      	it	cc
 8006a0e:	2304      	movcc	r3, #4
 8006a10:	9301      	str	r3, [sp, #4]
 8006a12:	9b02      	ldr	r3, [sp, #8]
 8006a14:	9103      	str	r1, [sp, #12]
 8006a16:	428b      	cmp	r3, r1
 8006a18:	d80c      	bhi.n	8006a34 <__multiply+0x9c>
 8006a1a:	2e00      	cmp	r6, #0
 8006a1c:	dd03      	ble.n	8006a26 <__multiply+0x8e>
 8006a1e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d05a      	beq.n	8006adc <__multiply+0x144>
 8006a26:	6106      	str	r6, [r0, #16]
 8006a28:	b005      	add	sp, #20
 8006a2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a2e:	f843 2b04 	str.w	r2, [r3], #4
 8006a32:	e7d8      	b.n	80069e6 <__multiply+0x4e>
 8006a34:	f8b1 a000 	ldrh.w	sl, [r1]
 8006a38:	f1ba 0f00 	cmp.w	sl, #0
 8006a3c:	d023      	beq.n	8006a86 <__multiply+0xee>
 8006a3e:	46a9      	mov	r9, r5
 8006a40:	f04f 0c00 	mov.w	ip, #0
 8006a44:	f104 0e14 	add.w	lr, r4, #20
 8006a48:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006a4c:	f8d9 3000 	ldr.w	r3, [r9]
 8006a50:	fa1f fb87 	uxth.w	fp, r7
 8006a54:	b29b      	uxth	r3, r3
 8006a56:	fb0a 330b 	mla	r3, sl, fp, r3
 8006a5a:	4463      	add	r3, ip
 8006a5c:	f8d9 c000 	ldr.w	ip, [r9]
 8006a60:	0c3f      	lsrs	r7, r7, #16
 8006a62:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006a66:	fb0a c707 	mla	r7, sl, r7, ip
 8006a6a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006a6e:	b29b      	uxth	r3, r3
 8006a70:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006a74:	4572      	cmp	r2, lr
 8006a76:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006a7a:	f849 3b04 	str.w	r3, [r9], #4
 8006a7e:	d8e3      	bhi.n	8006a48 <__multiply+0xb0>
 8006a80:	9b01      	ldr	r3, [sp, #4]
 8006a82:	f845 c003 	str.w	ip, [r5, r3]
 8006a86:	9b03      	ldr	r3, [sp, #12]
 8006a88:	3104      	adds	r1, #4
 8006a8a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006a8e:	f1b9 0f00 	cmp.w	r9, #0
 8006a92:	d021      	beq.n	8006ad8 <__multiply+0x140>
 8006a94:	46ae      	mov	lr, r5
 8006a96:	f04f 0a00 	mov.w	sl, #0
 8006a9a:	682b      	ldr	r3, [r5, #0]
 8006a9c:	f104 0c14 	add.w	ip, r4, #20
 8006aa0:	f8bc b000 	ldrh.w	fp, [ip]
 8006aa4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006aa8:	b29b      	uxth	r3, r3
 8006aaa:	fb09 770b 	mla	r7, r9, fp, r7
 8006aae:	4457      	add	r7, sl
 8006ab0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006ab4:	f84e 3b04 	str.w	r3, [lr], #4
 8006ab8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006abc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006ac0:	f8be 3000 	ldrh.w	r3, [lr]
 8006ac4:	4562      	cmp	r2, ip
 8006ac6:	fb09 330a 	mla	r3, r9, sl, r3
 8006aca:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006ace:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006ad2:	d8e5      	bhi.n	8006aa0 <__multiply+0x108>
 8006ad4:	9f01      	ldr	r7, [sp, #4]
 8006ad6:	51eb      	str	r3, [r5, r7]
 8006ad8:	3504      	adds	r5, #4
 8006ada:	e79a      	b.n	8006a12 <__multiply+0x7a>
 8006adc:	3e01      	subs	r6, #1
 8006ade:	e79c      	b.n	8006a1a <__multiply+0x82>
 8006ae0:	08007add 	.word	0x08007add
 8006ae4:	08007b5f 	.word	0x08007b5f

08006ae8 <__pow5mult>:
 8006ae8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006aec:	4615      	mov	r5, r2
 8006aee:	f012 0203 	ands.w	r2, r2, #3
 8006af2:	4607      	mov	r7, r0
 8006af4:	460e      	mov	r6, r1
 8006af6:	d007      	beq.n	8006b08 <__pow5mult+0x20>
 8006af8:	4c25      	ldr	r4, [pc, #148]	@ (8006b90 <__pow5mult+0xa8>)
 8006afa:	3a01      	subs	r2, #1
 8006afc:	2300      	movs	r3, #0
 8006afe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006b02:	f7ff fe57 	bl	80067b4 <__multadd>
 8006b06:	4606      	mov	r6, r0
 8006b08:	10ad      	asrs	r5, r5, #2
 8006b0a:	d03d      	beq.n	8006b88 <__pow5mult+0xa0>
 8006b0c:	69fc      	ldr	r4, [r7, #28]
 8006b0e:	b97c      	cbnz	r4, 8006b30 <__pow5mult+0x48>
 8006b10:	2010      	movs	r0, #16
 8006b12:	f7ff fc7d 	bl	8006410 <malloc>
 8006b16:	4602      	mov	r2, r0
 8006b18:	61f8      	str	r0, [r7, #28]
 8006b1a:	b928      	cbnz	r0, 8006b28 <__pow5mult+0x40>
 8006b1c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006b20:	4b1c      	ldr	r3, [pc, #112]	@ (8006b94 <__pow5mult+0xac>)
 8006b22:	481d      	ldr	r0, [pc, #116]	@ (8006b98 <__pow5mult+0xb0>)
 8006b24:	f000 fb78 	bl	8007218 <__assert_func>
 8006b28:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006b2c:	6004      	str	r4, [r0, #0]
 8006b2e:	60c4      	str	r4, [r0, #12]
 8006b30:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006b34:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006b38:	b94c      	cbnz	r4, 8006b4e <__pow5mult+0x66>
 8006b3a:	f240 2171 	movw	r1, #625	@ 0x271
 8006b3e:	4638      	mov	r0, r7
 8006b40:	f7ff ff14 	bl	800696c <__i2b>
 8006b44:	2300      	movs	r3, #0
 8006b46:	4604      	mov	r4, r0
 8006b48:	f8c8 0008 	str.w	r0, [r8, #8]
 8006b4c:	6003      	str	r3, [r0, #0]
 8006b4e:	f04f 0900 	mov.w	r9, #0
 8006b52:	07eb      	lsls	r3, r5, #31
 8006b54:	d50a      	bpl.n	8006b6c <__pow5mult+0x84>
 8006b56:	4631      	mov	r1, r6
 8006b58:	4622      	mov	r2, r4
 8006b5a:	4638      	mov	r0, r7
 8006b5c:	f7ff ff1c 	bl	8006998 <__multiply>
 8006b60:	4680      	mov	r8, r0
 8006b62:	4631      	mov	r1, r6
 8006b64:	4638      	mov	r0, r7
 8006b66:	f7ff fe03 	bl	8006770 <_Bfree>
 8006b6a:	4646      	mov	r6, r8
 8006b6c:	106d      	asrs	r5, r5, #1
 8006b6e:	d00b      	beq.n	8006b88 <__pow5mult+0xa0>
 8006b70:	6820      	ldr	r0, [r4, #0]
 8006b72:	b938      	cbnz	r0, 8006b84 <__pow5mult+0x9c>
 8006b74:	4622      	mov	r2, r4
 8006b76:	4621      	mov	r1, r4
 8006b78:	4638      	mov	r0, r7
 8006b7a:	f7ff ff0d 	bl	8006998 <__multiply>
 8006b7e:	6020      	str	r0, [r4, #0]
 8006b80:	f8c0 9000 	str.w	r9, [r0]
 8006b84:	4604      	mov	r4, r0
 8006b86:	e7e4      	b.n	8006b52 <__pow5mult+0x6a>
 8006b88:	4630      	mov	r0, r6
 8006b8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b8e:	bf00      	nop
 8006b90:	08007bb8 	.word	0x08007bb8
 8006b94:	08007a6e 	.word	0x08007a6e
 8006b98:	08007b5f 	.word	0x08007b5f

08006b9c <__lshift>:
 8006b9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ba0:	460c      	mov	r4, r1
 8006ba2:	4607      	mov	r7, r0
 8006ba4:	4691      	mov	r9, r2
 8006ba6:	6923      	ldr	r3, [r4, #16]
 8006ba8:	6849      	ldr	r1, [r1, #4]
 8006baa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006bae:	68a3      	ldr	r3, [r4, #8]
 8006bb0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006bb4:	f108 0601 	add.w	r6, r8, #1
 8006bb8:	42b3      	cmp	r3, r6
 8006bba:	db0b      	blt.n	8006bd4 <__lshift+0x38>
 8006bbc:	4638      	mov	r0, r7
 8006bbe:	f7ff fd97 	bl	80066f0 <_Balloc>
 8006bc2:	4605      	mov	r5, r0
 8006bc4:	b948      	cbnz	r0, 8006bda <__lshift+0x3e>
 8006bc6:	4602      	mov	r2, r0
 8006bc8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006bcc:	4b27      	ldr	r3, [pc, #156]	@ (8006c6c <__lshift+0xd0>)
 8006bce:	4828      	ldr	r0, [pc, #160]	@ (8006c70 <__lshift+0xd4>)
 8006bd0:	f000 fb22 	bl	8007218 <__assert_func>
 8006bd4:	3101      	adds	r1, #1
 8006bd6:	005b      	lsls	r3, r3, #1
 8006bd8:	e7ee      	b.n	8006bb8 <__lshift+0x1c>
 8006bda:	2300      	movs	r3, #0
 8006bdc:	f100 0114 	add.w	r1, r0, #20
 8006be0:	f100 0210 	add.w	r2, r0, #16
 8006be4:	4618      	mov	r0, r3
 8006be6:	4553      	cmp	r3, sl
 8006be8:	db33      	blt.n	8006c52 <__lshift+0xb6>
 8006bea:	6920      	ldr	r0, [r4, #16]
 8006bec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006bf0:	f104 0314 	add.w	r3, r4, #20
 8006bf4:	f019 091f 	ands.w	r9, r9, #31
 8006bf8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006bfc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006c00:	d02b      	beq.n	8006c5a <__lshift+0xbe>
 8006c02:	468a      	mov	sl, r1
 8006c04:	2200      	movs	r2, #0
 8006c06:	f1c9 0e20 	rsb	lr, r9, #32
 8006c0a:	6818      	ldr	r0, [r3, #0]
 8006c0c:	fa00 f009 	lsl.w	r0, r0, r9
 8006c10:	4310      	orrs	r0, r2
 8006c12:	f84a 0b04 	str.w	r0, [sl], #4
 8006c16:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c1a:	459c      	cmp	ip, r3
 8006c1c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006c20:	d8f3      	bhi.n	8006c0a <__lshift+0x6e>
 8006c22:	ebac 0304 	sub.w	r3, ip, r4
 8006c26:	3b15      	subs	r3, #21
 8006c28:	f023 0303 	bic.w	r3, r3, #3
 8006c2c:	3304      	adds	r3, #4
 8006c2e:	f104 0015 	add.w	r0, r4, #21
 8006c32:	4584      	cmp	ip, r0
 8006c34:	bf38      	it	cc
 8006c36:	2304      	movcc	r3, #4
 8006c38:	50ca      	str	r2, [r1, r3]
 8006c3a:	b10a      	cbz	r2, 8006c40 <__lshift+0xa4>
 8006c3c:	f108 0602 	add.w	r6, r8, #2
 8006c40:	3e01      	subs	r6, #1
 8006c42:	4638      	mov	r0, r7
 8006c44:	4621      	mov	r1, r4
 8006c46:	612e      	str	r6, [r5, #16]
 8006c48:	f7ff fd92 	bl	8006770 <_Bfree>
 8006c4c:	4628      	mov	r0, r5
 8006c4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c52:	f842 0f04 	str.w	r0, [r2, #4]!
 8006c56:	3301      	adds	r3, #1
 8006c58:	e7c5      	b.n	8006be6 <__lshift+0x4a>
 8006c5a:	3904      	subs	r1, #4
 8006c5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c60:	459c      	cmp	ip, r3
 8006c62:	f841 2f04 	str.w	r2, [r1, #4]!
 8006c66:	d8f9      	bhi.n	8006c5c <__lshift+0xc0>
 8006c68:	e7ea      	b.n	8006c40 <__lshift+0xa4>
 8006c6a:	bf00      	nop
 8006c6c:	08007add 	.word	0x08007add
 8006c70:	08007b5f 	.word	0x08007b5f

08006c74 <__mcmp>:
 8006c74:	4603      	mov	r3, r0
 8006c76:	690a      	ldr	r2, [r1, #16]
 8006c78:	6900      	ldr	r0, [r0, #16]
 8006c7a:	b530      	push	{r4, r5, lr}
 8006c7c:	1a80      	subs	r0, r0, r2
 8006c7e:	d10e      	bne.n	8006c9e <__mcmp+0x2a>
 8006c80:	3314      	adds	r3, #20
 8006c82:	3114      	adds	r1, #20
 8006c84:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006c88:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006c8c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006c90:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006c94:	4295      	cmp	r5, r2
 8006c96:	d003      	beq.n	8006ca0 <__mcmp+0x2c>
 8006c98:	d205      	bcs.n	8006ca6 <__mcmp+0x32>
 8006c9a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006c9e:	bd30      	pop	{r4, r5, pc}
 8006ca0:	42a3      	cmp	r3, r4
 8006ca2:	d3f3      	bcc.n	8006c8c <__mcmp+0x18>
 8006ca4:	e7fb      	b.n	8006c9e <__mcmp+0x2a>
 8006ca6:	2001      	movs	r0, #1
 8006ca8:	e7f9      	b.n	8006c9e <__mcmp+0x2a>
	...

08006cac <__mdiff>:
 8006cac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cb0:	4689      	mov	r9, r1
 8006cb2:	4606      	mov	r6, r0
 8006cb4:	4611      	mov	r1, r2
 8006cb6:	4648      	mov	r0, r9
 8006cb8:	4614      	mov	r4, r2
 8006cba:	f7ff ffdb 	bl	8006c74 <__mcmp>
 8006cbe:	1e05      	subs	r5, r0, #0
 8006cc0:	d112      	bne.n	8006ce8 <__mdiff+0x3c>
 8006cc2:	4629      	mov	r1, r5
 8006cc4:	4630      	mov	r0, r6
 8006cc6:	f7ff fd13 	bl	80066f0 <_Balloc>
 8006cca:	4602      	mov	r2, r0
 8006ccc:	b928      	cbnz	r0, 8006cda <__mdiff+0x2e>
 8006cce:	f240 2137 	movw	r1, #567	@ 0x237
 8006cd2:	4b3e      	ldr	r3, [pc, #248]	@ (8006dcc <__mdiff+0x120>)
 8006cd4:	483e      	ldr	r0, [pc, #248]	@ (8006dd0 <__mdiff+0x124>)
 8006cd6:	f000 fa9f 	bl	8007218 <__assert_func>
 8006cda:	2301      	movs	r3, #1
 8006cdc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006ce0:	4610      	mov	r0, r2
 8006ce2:	b003      	add	sp, #12
 8006ce4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ce8:	bfbc      	itt	lt
 8006cea:	464b      	movlt	r3, r9
 8006cec:	46a1      	movlt	r9, r4
 8006cee:	4630      	mov	r0, r6
 8006cf0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006cf4:	bfba      	itte	lt
 8006cf6:	461c      	movlt	r4, r3
 8006cf8:	2501      	movlt	r5, #1
 8006cfa:	2500      	movge	r5, #0
 8006cfc:	f7ff fcf8 	bl	80066f0 <_Balloc>
 8006d00:	4602      	mov	r2, r0
 8006d02:	b918      	cbnz	r0, 8006d0c <__mdiff+0x60>
 8006d04:	f240 2145 	movw	r1, #581	@ 0x245
 8006d08:	4b30      	ldr	r3, [pc, #192]	@ (8006dcc <__mdiff+0x120>)
 8006d0a:	e7e3      	b.n	8006cd4 <__mdiff+0x28>
 8006d0c:	f100 0b14 	add.w	fp, r0, #20
 8006d10:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006d14:	f109 0310 	add.w	r3, r9, #16
 8006d18:	60c5      	str	r5, [r0, #12]
 8006d1a:	f04f 0c00 	mov.w	ip, #0
 8006d1e:	f109 0514 	add.w	r5, r9, #20
 8006d22:	46d9      	mov	r9, fp
 8006d24:	6926      	ldr	r6, [r4, #16]
 8006d26:	f104 0e14 	add.w	lr, r4, #20
 8006d2a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006d2e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006d32:	9301      	str	r3, [sp, #4]
 8006d34:	9b01      	ldr	r3, [sp, #4]
 8006d36:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006d3a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006d3e:	b281      	uxth	r1, r0
 8006d40:	9301      	str	r3, [sp, #4]
 8006d42:	fa1f f38a 	uxth.w	r3, sl
 8006d46:	1a5b      	subs	r3, r3, r1
 8006d48:	0c00      	lsrs	r0, r0, #16
 8006d4a:	4463      	add	r3, ip
 8006d4c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006d50:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006d54:	b29b      	uxth	r3, r3
 8006d56:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006d5a:	4576      	cmp	r6, lr
 8006d5c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006d60:	f849 3b04 	str.w	r3, [r9], #4
 8006d64:	d8e6      	bhi.n	8006d34 <__mdiff+0x88>
 8006d66:	1b33      	subs	r3, r6, r4
 8006d68:	3b15      	subs	r3, #21
 8006d6a:	f023 0303 	bic.w	r3, r3, #3
 8006d6e:	3415      	adds	r4, #21
 8006d70:	3304      	adds	r3, #4
 8006d72:	42a6      	cmp	r6, r4
 8006d74:	bf38      	it	cc
 8006d76:	2304      	movcc	r3, #4
 8006d78:	441d      	add	r5, r3
 8006d7a:	445b      	add	r3, fp
 8006d7c:	461e      	mov	r6, r3
 8006d7e:	462c      	mov	r4, r5
 8006d80:	4544      	cmp	r4, r8
 8006d82:	d30e      	bcc.n	8006da2 <__mdiff+0xf6>
 8006d84:	f108 0103 	add.w	r1, r8, #3
 8006d88:	1b49      	subs	r1, r1, r5
 8006d8a:	f021 0103 	bic.w	r1, r1, #3
 8006d8e:	3d03      	subs	r5, #3
 8006d90:	45a8      	cmp	r8, r5
 8006d92:	bf38      	it	cc
 8006d94:	2100      	movcc	r1, #0
 8006d96:	440b      	add	r3, r1
 8006d98:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006d9c:	b199      	cbz	r1, 8006dc6 <__mdiff+0x11a>
 8006d9e:	6117      	str	r7, [r2, #16]
 8006da0:	e79e      	b.n	8006ce0 <__mdiff+0x34>
 8006da2:	46e6      	mov	lr, ip
 8006da4:	f854 1b04 	ldr.w	r1, [r4], #4
 8006da8:	fa1f fc81 	uxth.w	ip, r1
 8006dac:	44f4      	add	ip, lr
 8006dae:	0c08      	lsrs	r0, r1, #16
 8006db0:	4471      	add	r1, lr
 8006db2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006db6:	b289      	uxth	r1, r1
 8006db8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006dbc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006dc0:	f846 1b04 	str.w	r1, [r6], #4
 8006dc4:	e7dc      	b.n	8006d80 <__mdiff+0xd4>
 8006dc6:	3f01      	subs	r7, #1
 8006dc8:	e7e6      	b.n	8006d98 <__mdiff+0xec>
 8006dca:	bf00      	nop
 8006dcc:	08007add 	.word	0x08007add
 8006dd0:	08007b5f 	.word	0x08007b5f

08006dd4 <__ulp>:
 8006dd4:	4b0e      	ldr	r3, [pc, #56]	@ (8006e10 <__ulp+0x3c>)
 8006dd6:	400b      	ands	r3, r1
 8006dd8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	dc08      	bgt.n	8006df2 <__ulp+0x1e>
 8006de0:	425b      	negs	r3, r3
 8006de2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006de6:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006dea:	da04      	bge.n	8006df6 <__ulp+0x22>
 8006dec:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006df0:	4113      	asrs	r3, r2
 8006df2:	2200      	movs	r2, #0
 8006df4:	e008      	b.n	8006e08 <__ulp+0x34>
 8006df6:	f1a2 0314 	sub.w	r3, r2, #20
 8006dfa:	2b1e      	cmp	r3, #30
 8006dfc:	bfd6      	itet	le
 8006dfe:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8006e02:	2201      	movgt	r2, #1
 8006e04:	40da      	lsrle	r2, r3
 8006e06:	2300      	movs	r3, #0
 8006e08:	4619      	mov	r1, r3
 8006e0a:	4610      	mov	r0, r2
 8006e0c:	4770      	bx	lr
 8006e0e:	bf00      	nop
 8006e10:	7ff00000 	.word	0x7ff00000

08006e14 <__b2d>:
 8006e14:	6902      	ldr	r2, [r0, #16]
 8006e16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e18:	f100 0614 	add.w	r6, r0, #20
 8006e1c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8006e20:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8006e24:	4f1e      	ldr	r7, [pc, #120]	@ (8006ea0 <__b2d+0x8c>)
 8006e26:	4620      	mov	r0, r4
 8006e28:	f7ff fd54 	bl	80068d4 <__hi0bits>
 8006e2c:	4603      	mov	r3, r0
 8006e2e:	f1c0 0020 	rsb	r0, r0, #32
 8006e32:	2b0a      	cmp	r3, #10
 8006e34:	f1a2 0504 	sub.w	r5, r2, #4
 8006e38:	6008      	str	r0, [r1, #0]
 8006e3a:	dc12      	bgt.n	8006e62 <__b2d+0x4e>
 8006e3c:	42ae      	cmp	r6, r5
 8006e3e:	bf2c      	ite	cs
 8006e40:	2200      	movcs	r2, #0
 8006e42:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006e46:	f1c3 0c0b 	rsb	ip, r3, #11
 8006e4a:	3315      	adds	r3, #21
 8006e4c:	fa24 fe0c 	lsr.w	lr, r4, ip
 8006e50:	fa04 f303 	lsl.w	r3, r4, r3
 8006e54:	fa22 f20c 	lsr.w	r2, r2, ip
 8006e58:	ea4e 0107 	orr.w	r1, lr, r7
 8006e5c:	431a      	orrs	r2, r3
 8006e5e:	4610      	mov	r0, r2
 8006e60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e62:	42ae      	cmp	r6, r5
 8006e64:	bf36      	itet	cc
 8006e66:	f1a2 0508 	subcc.w	r5, r2, #8
 8006e6a:	2200      	movcs	r2, #0
 8006e6c:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006e70:	3b0b      	subs	r3, #11
 8006e72:	d012      	beq.n	8006e9a <__b2d+0x86>
 8006e74:	f1c3 0720 	rsb	r7, r3, #32
 8006e78:	fa22 f107 	lsr.w	r1, r2, r7
 8006e7c:	409c      	lsls	r4, r3
 8006e7e:	430c      	orrs	r4, r1
 8006e80:	42b5      	cmp	r5, r6
 8006e82:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8006e86:	bf94      	ite	ls
 8006e88:	2400      	movls	r4, #0
 8006e8a:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8006e8e:	409a      	lsls	r2, r3
 8006e90:	40fc      	lsrs	r4, r7
 8006e92:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8006e96:	4322      	orrs	r2, r4
 8006e98:	e7e1      	b.n	8006e5e <__b2d+0x4a>
 8006e9a:	ea44 0107 	orr.w	r1, r4, r7
 8006e9e:	e7de      	b.n	8006e5e <__b2d+0x4a>
 8006ea0:	3ff00000 	.word	0x3ff00000

08006ea4 <__d2b>:
 8006ea4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006ea8:	2101      	movs	r1, #1
 8006eaa:	4690      	mov	r8, r2
 8006eac:	4699      	mov	r9, r3
 8006eae:	9e08      	ldr	r6, [sp, #32]
 8006eb0:	f7ff fc1e 	bl	80066f0 <_Balloc>
 8006eb4:	4604      	mov	r4, r0
 8006eb6:	b930      	cbnz	r0, 8006ec6 <__d2b+0x22>
 8006eb8:	4602      	mov	r2, r0
 8006eba:	f240 310f 	movw	r1, #783	@ 0x30f
 8006ebe:	4b23      	ldr	r3, [pc, #140]	@ (8006f4c <__d2b+0xa8>)
 8006ec0:	4823      	ldr	r0, [pc, #140]	@ (8006f50 <__d2b+0xac>)
 8006ec2:	f000 f9a9 	bl	8007218 <__assert_func>
 8006ec6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006eca:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006ece:	b10d      	cbz	r5, 8006ed4 <__d2b+0x30>
 8006ed0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006ed4:	9301      	str	r3, [sp, #4]
 8006ed6:	f1b8 0300 	subs.w	r3, r8, #0
 8006eda:	d024      	beq.n	8006f26 <__d2b+0x82>
 8006edc:	4668      	mov	r0, sp
 8006ede:	9300      	str	r3, [sp, #0]
 8006ee0:	f7ff fd17 	bl	8006912 <__lo0bits>
 8006ee4:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006ee8:	b1d8      	cbz	r0, 8006f22 <__d2b+0x7e>
 8006eea:	f1c0 0320 	rsb	r3, r0, #32
 8006eee:	fa02 f303 	lsl.w	r3, r2, r3
 8006ef2:	430b      	orrs	r3, r1
 8006ef4:	40c2      	lsrs	r2, r0
 8006ef6:	6163      	str	r3, [r4, #20]
 8006ef8:	9201      	str	r2, [sp, #4]
 8006efa:	9b01      	ldr	r3, [sp, #4]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	bf0c      	ite	eq
 8006f00:	2201      	moveq	r2, #1
 8006f02:	2202      	movne	r2, #2
 8006f04:	61a3      	str	r3, [r4, #24]
 8006f06:	6122      	str	r2, [r4, #16]
 8006f08:	b1ad      	cbz	r5, 8006f36 <__d2b+0x92>
 8006f0a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006f0e:	4405      	add	r5, r0
 8006f10:	6035      	str	r5, [r6, #0]
 8006f12:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006f16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f18:	6018      	str	r0, [r3, #0]
 8006f1a:	4620      	mov	r0, r4
 8006f1c:	b002      	add	sp, #8
 8006f1e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006f22:	6161      	str	r1, [r4, #20]
 8006f24:	e7e9      	b.n	8006efa <__d2b+0x56>
 8006f26:	a801      	add	r0, sp, #4
 8006f28:	f7ff fcf3 	bl	8006912 <__lo0bits>
 8006f2c:	9b01      	ldr	r3, [sp, #4]
 8006f2e:	2201      	movs	r2, #1
 8006f30:	6163      	str	r3, [r4, #20]
 8006f32:	3020      	adds	r0, #32
 8006f34:	e7e7      	b.n	8006f06 <__d2b+0x62>
 8006f36:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006f3a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006f3e:	6030      	str	r0, [r6, #0]
 8006f40:	6918      	ldr	r0, [r3, #16]
 8006f42:	f7ff fcc7 	bl	80068d4 <__hi0bits>
 8006f46:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006f4a:	e7e4      	b.n	8006f16 <__d2b+0x72>
 8006f4c:	08007add 	.word	0x08007add
 8006f50:	08007b5f 	.word	0x08007b5f

08006f54 <__ratio>:
 8006f54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f58:	b085      	sub	sp, #20
 8006f5a:	e9cd 1000 	strd	r1, r0, [sp]
 8006f5e:	a902      	add	r1, sp, #8
 8006f60:	f7ff ff58 	bl	8006e14 <__b2d>
 8006f64:	468b      	mov	fp, r1
 8006f66:	4606      	mov	r6, r0
 8006f68:	460f      	mov	r7, r1
 8006f6a:	9800      	ldr	r0, [sp, #0]
 8006f6c:	a903      	add	r1, sp, #12
 8006f6e:	f7ff ff51 	bl	8006e14 <__b2d>
 8006f72:	460d      	mov	r5, r1
 8006f74:	9b01      	ldr	r3, [sp, #4]
 8006f76:	4689      	mov	r9, r1
 8006f78:	6919      	ldr	r1, [r3, #16]
 8006f7a:	9b00      	ldr	r3, [sp, #0]
 8006f7c:	4604      	mov	r4, r0
 8006f7e:	691b      	ldr	r3, [r3, #16]
 8006f80:	4630      	mov	r0, r6
 8006f82:	1ac9      	subs	r1, r1, r3
 8006f84:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8006f88:	1a9b      	subs	r3, r3, r2
 8006f8a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	bfcd      	iteet	gt
 8006f92:	463a      	movgt	r2, r7
 8006f94:	462a      	movle	r2, r5
 8006f96:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006f9a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8006f9e:	bfd8      	it	le
 8006fa0:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8006fa4:	464b      	mov	r3, r9
 8006fa6:	4622      	mov	r2, r4
 8006fa8:	4659      	mov	r1, fp
 8006faa:	f7f9 fbbf 	bl	800072c <__aeabi_ddiv>
 8006fae:	b005      	add	sp, #20
 8006fb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006fb4 <__copybits>:
 8006fb4:	3901      	subs	r1, #1
 8006fb6:	b570      	push	{r4, r5, r6, lr}
 8006fb8:	1149      	asrs	r1, r1, #5
 8006fba:	6914      	ldr	r4, [r2, #16]
 8006fbc:	3101      	adds	r1, #1
 8006fbe:	f102 0314 	add.w	r3, r2, #20
 8006fc2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006fc6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006fca:	1f05      	subs	r5, r0, #4
 8006fcc:	42a3      	cmp	r3, r4
 8006fce:	d30c      	bcc.n	8006fea <__copybits+0x36>
 8006fd0:	1aa3      	subs	r3, r4, r2
 8006fd2:	3b11      	subs	r3, #17
 8006fd4:	f023 0303 	bic.w	r3, r3, #3
 8006fd8:	3211      	adds	r2, #17
 8006fda:	42a2      	cmp	r2, r4
 8006fdc:	bf88      	it	hi
 8006fde:	2300      	movhi	r3, #0
 8006fe0:	4418      	add	r0, r3
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	4288      	cmp	r0, r1
 8006fe6:	d305      	bcc.n	8006ff4 <__copybits+0x40>
 8006fe8:	bd70      	pop	{r4, r5, r6, pc}
 8006fea:	f853 6b04 	ldr.w	r6, [r3], #4
 8006fee:	f845 6f04 	str.w	r6, [r5, #4]!
 8006ff2:	e7eb      	b.n	8006fcc <__copybits+0x18>
 8006ff4:	f840 3b04 	str.w	r3, [r0], #4
 8006ff8:	e7f4      	b.n	8006fe4 <__copybits+0x30>

08006ffa <__any_on>:
 8006ffa:	f100 0214 	add.w	r2, r0, #20
 8006ffe:	6900      	ldr	r0, [r0, #16]
 8007000:	114b      	asrs	r3, r1, #5
 8007002:	4298      	cmp	r0, r3
 8007004:	b510      	push	{r4, lr}
 8007006:	db11      	blt.n	800702c <__any_on+0x32>
 8007008:	dd0a      	ble.n	8007020 <__any_on+0x26>
 800700a:	f011 011f 	ands.w	r1, r1, #31
 800700e:	d007      	beq.n	8007020 <__any_on+0x26>
 8007010:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007014:	fa24 f001 	lsr.w	r0, r4, r1
 8007018:	fa00 f101 	lsl.w	r1, r0, r1
 800701c:	428c      	cmp	r4, r1
 800701e:	d10b      	bne.n	8007038 <__any_on+0x3e>
 8007020:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007024:	4293      	cmp	r3, r2
 8007026:	d803      	bhi.n	8007030 <__any_on+0x36>
 8007028:	2000      	movs	r0, #0
 800702a:	bd10      	pop	{r4, pc}
 800702c:	4603      	mov	r3, r0
 800702e:	e7f7      	b.n	8007020 <__any_on+0x26>
 8007030:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007034:	2900      	cmp	r1, #0
 8007036:	d0f5      	beq.n	8007024 <__any_on+0x2a>
 8007038:	2001      	movs	r0, #1
 800703a:	e7f6      	b.n	800702a <__any_on+0x30>

0800703c <__sread>:
 800703c:	b510      	push	{r4, lr}
 800703e:	460c      	mov	r4, r1
 8007040:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007044:	f000 f8b4 	bl	80071b0 <_read_r>
 8007048:	2800      	cmp	r0, #0
 800704a:	bfab      	itete	ge
 800704c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800704e:	89a3      	ldrhlt	r3, [r4, #12]
 8007050:	181b      	addge	r3, r3, r0
 8007052:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007056:	bfac      	ite	ge
 8007058:	6563      	strge	r3, [r4, #84]	@ 0x54
 800705a:	81a3      	strhlt	r3, [r4, #12]
 800705c:	bd10      	pop	{r4, pc}

0800705e <__swrite>:
 800705e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007062:	461f      	mov	r7, r3
 8007064:	898b      	ldrh	r3, [r1, #12]
 8007066:	4605      	mov	r5, r0
 8007068:	05db      	lsls	r3, r3, #23
 800706a:	460c      	mov	r4, r1
 800706c:	4616      	mov	r6, r2
 800706e:	d505      	bpl.n	800707c <__swrite+0x1e>
 8007070:	2302      	movs	r3, #2
 8007072:	2200      	movs	r2, #0
 8007074:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007078:	f000 f888 	bl	800718c <_lseek_r>
 800707c:	89a3      	ldrh	r3, [r4, #12]
 800707e:	4632      	mov	r2, r6
 8007080:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007084:	81a3      	strh	r3, [r4, #12]
 8007086:	4628      	mov	r0, r5
 8007088:	463b      	mov	r3, r7
 800708a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800708e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007092:	f000 b8af 	b.w	80071f4 <_write_r>

08007096 <__sseek>:
 8007096:	b510      	push	{r4, lr}
 8007098:	460c      	mov	r4, r1
 800709a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800709e:	f000 f875 	bl	800718c <_lseek_r>
 80070a2:	1c43      	adds	r3, r0, #1
 80070a4:	89a3      	ldrh	r3, [r4, #12]
 80070a6:	bf15      	itete	ne
 80070a8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80070aa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80070ae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80070b2:	81a3      	strheq	r3, [r4, #12]
 80070b4:	bf18      	it	ne
 80070b6:	81a3      	strhne	r3, [r4, #12]
 80070b8:	bd10      	pop	{r4, pc}

080070ba <__sclose>:
 80070ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070be:	f000 b855 	b.w	800716c <_close_r>

080070c2 <_realloc_r>:
 80070c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070c6:	4680      	mov	r8, r0
 80070c8:	4615      	mov	r5, r2
 80070ca:	460c      	mov	r4, r1
 80070cc:	b921      	cbnz	r1, 80070d8 <_realloc_r+0x16>
 80070ce:	4611      	mov	r1, r2
 80070d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80070d4:	f7ff b9c6 	b.w	8006464 <_malloc_r>
 80070d8:	b92a      	cbnz	r2, 80070e6 <_realloc_r+0x24>
 80070da:	f000 f8cf 	bl	800727c <_free_r>
 80070de:	2400      	movs	r4, #0
 80070e0:	4620      	mov	r0, r4
 80070e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070e6:	f000 f911 	bl	800730c <_malloc_usable_size_r>
 80070ea:	4285      	cmp	r5, r0
 80070ec:	4606      	mov	r6, r0
 80070ee:	d802      	bhi.n	80070f6 <_realloc_r+0x34>
 80070f0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80070f4:	d8f4      	bhi.n	80070e0 <_realloc_r+0x1e>
 80070f6:	4629      	mov	r1, r5
 80070f8:	4640      	mov	r0, r8
 80070fa:	f7ff f9b3 	bl	8006464 <_malloc_r>
 80070fe:	4607      	mov	r7, r0
 8007100:	2800      	cmp	r0, #0
 8007102:	d0ec      	beq.n	80070de <_realloc_r+0x1c>
 8007104:	42b5      	cmp	r5, r6
 8007106:	462a      	mov	r2, r5
 8007108:	4621      	mov	r1, r4
 800710a:	bf28      	it	cs
 800710c:	4632      	movcs	r2, r6
 800710e:	f7fd fe84 	bl	8004e1a <memcpy>
 8007112:	4621      	mov	r1, r4
 8007114:	4640      	mov	r0, r8
 8007116:	f000 f8b1 	bl	800727c <_free_r>
 800711a:	463c      	mov	r4, r7
 800711c:	e7e0      	b.n	80070e0 <_realloc_r+0x1e>

0800711e <__ascii_wctomb>:
 800711e:	4603      	mov	r3, r0
 8007120:	4608      	mov	r0, r1
 8007122:	b141      	cbz	r1, 8007136 <__ascii_wctomb+0x18>
 8007124:	2aff      	cmp	r2, #255	@ 0xff
 8007126:	d904      	bls.n	8007132 <__ascii_wctomb+0x14>
 8007128:	228a      	movs	r2, #138	@ 0x8a
 800712a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800712e:	601a      	str	r2, [r3, #0]
 8007130:	4770      	bx	lr
 8007132:	2001      	movs	r0, #1
 8007134:	700a      	strb	r2, [r1, #0]
 8007136:	4770      	bx	lr

08007138 <memmove>:
 8007138:	4288      	cmp	r0, r1
 800713a:	b510      	push	{r4, lr}
 800713c:	eb01 0402 	add.w	r4, r1, r2
 8007140:	d902      	bls.n	8007148 <memmove+0x10>
 8007142:	4284      	cmp	r4, r0
 8007144:	4623      	mov	r3, r4
 8007146:	d807      	bhi.n	8007158 <memmove+0x20>
 8007148:	1e43      	subs	r3, r0, #1
 800714a:	42a1      	cmp	r1, r4
 800714c:	d008      	beq.n	8007160 <memmove+0x28>
 800714e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007152:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007156:	e7f8      	b.n	800714a <memmove+0x12>
 8007158:	4601      	mov	r1, r0
 800715a:	4402      	add	r2, r0
 800715c:	428a      	cmp	r2, r1
 800715e:	d100      	bne.n	8007162 <memmove+0x2a>
 8007160:	bd10      	pop	{r4, pc}
 8007162:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007166:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800716a:	e7f7      	b.n	800715c <memmove+0x24>

0800716c <_close_r>:
 800716c:	b538      	push	{r3, r4, r5, lr}
 800716e:	2300      	movs	r3, #0
 8007170:	4d05      	ldr	r5, [pc, #20]	@ (8007188 <_close_r+0x1c>)
 8007172:	4604      	mov	r4, r0
 8007174:	4608      	mov	r0, r1
 8007176:	602b      	str	r3, [r5, #0]
 8007178:	f7f9 ff4d 	bl	8001016 <_close>
 800717c:	1c43      	adds	r3, r0, #1
 800717e:	d102      	bne.n	8007186 <_close_r+0x1a>
 8007180:	682b      	ldr	r3, [r5, #0]
 8007182:	b103      	cbz	r3, 8007186 <_close_r+0x1a>
 8007184:	6023      	str	r3, [r4, #0]
 8007186:	bd38      	pop	{r3, r4, r5, pc}
 8007188:	20000448 	.word	0x20000448

0800718c <_lseek_r>:
 800718c:	b538      	push	{r3, r4, r5, lr}
 800718e:	4604      	mov	r4, r0
 8007190:	4608      	mov	r0, r1
 8007192:	4611      	mov	r1, r2
 8007194:	2200      	movs	r2, #0
 8007196:	4d05      	ldr	r5, [pc, #20]	@ (80071ac <_lseek_r+0x20>)
 8007198:	602a      	str	r2, [r5, #0]
 800719a:	461a      	mov	r2, r3
 800719c:	f7f9 ff5f 	bl	800105e <_lseek>
 80071a0:	1c43      	adds	r3, r0, #1
 80071a2:	d102      	bne.n	80071aa <_lseek_r+0x1e>
 80071a4:	682b      	ldr	r3, [r5, #0]
 80071a6:	b103      	cbz	r3, 80071aa <_lseek_r+0x1e>
 80071a8:	6023      	str	r3, [r4, #0]
 80071aa:	bd38      	pop	{r3, r4, r5, pc}
 80071ac:	20000448 	.word	0x20000448

080071b0 <_read_r>:
 80071b0:	b538      	push	{r3, r4, r5, lr}
 80071b2:	4604      	mov	r4, r0
 80071b4:	4608      	mov	r0, r1
 80071b6:	4611      	mov	r1, r2
 80071b8:	2200      	movs	r2, #0
 80071ba:	4d05      	ldr	r5, [pc, #20]	@ (80071d0 <_read_r+0x20>)
 80071bc:	602a      	str	r2, [r5, #0]
 80071be:	461a      	mov	r2, r3
 80071c0:	f7f9 fef0 	bl	8000fa4 <_read>
 80071c4:	1c43      	adds	r3, r0, #1
 80071c6:	d102      	bne.n	80071ce <_read_r+0x1e>
 80071c8:	682b      	ldr	r3, [r5, #0]
 80071ca:	b103      	cbz	r3, 80071ce <_read_r+0x1e>
 80071cc:	6023      	str	r3, [r4, #0]
 80071ce:	bd38      	pop	{r3, r4, r5, pc}
 80071d0:	20000448 	.word	0x20000448

080071d4 <_sbrk_r>:
 80071d4:	b538      	push	{r3, r4, r5, lr}
 80071d6:	2300      	movs	r3, #0
 80071d8:	4d05      	ldr	r5, [pc, #20]	@ (80071f0 <_sbrk_r+0x1c>)
 80071da:	4604      	mov	r4, r0
 80071dc:	4608      	mov	r0, r1
 80071de:	602b      	str	r3, [r5, #0]
 80071e0:	f7f9 ff4a 	bl	8001078 <_sbrk>
 80071e4:	1c43      	adds	r3, r0, #1
 80071e6:	d102      	bne.n	80071ee <_sbrk_r+0x1a>
 80071e8:	682b      	ldr	r3, [r5, #0]
 80071ea:	b103      	cbz	r3, 80071ee <_sbrk_r+0x1a>
 80071ec:	6023      	str	r3, [r4, #0]
 80071ee:	bd38      	pop	{r3, r4, r5, pc}
 80071f0:	20000448 	.word	0x20000448

080071f4 <_write_r>:
 80071f4:	b538      	push	{r3, r4, r5, lr}
 80071f6:	4604      	mov	r4, r0
 80071f8:	4608      	mov	r0, r1
 80071fa:	4611      	mov	r1, r2
 80071fc:	2200      	movs	r2, #0
 80071fe:	4d05      	ldr	r5, [pc, #20]	@ (8007214 <_write_r+0x20>)
 8007200:	602a      	str	r2, [r5, #0]
 8007202:	461a      	mov	r2, r3
 8007204:	f7f9 feeb 	bl	8000fde <_write>
 8007208:	1c43      	adds	r3, r0, #1
 800720a:	d102      	bne.n	8007212 <_write_r+0x1e>
 800720c:	682b      	ldr	r3, [r5, #0]
 800720e:	b103      	cbz	r3, 8007212 <_write_r+0x1e>
 8007210:	6023      	str	r3, [r4, #0]
 8007212:	bd38      	pop	{r3, r4, r5, pc}
 8007214:	20000448 	.word	0x20000448

08007218 <__assert_func>:
 8007218:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800721a:	4614      	mov	r4, r2
 800721c:	461a      	mov	r2, r3
 800721e:	4b09      	ldr	r3, [pc, #36]	@ (8007244 <__assert_func+0x2c>)
 8007220:	4605      	mov	r5, r0
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	68d8      	ldr	r0, [r3, #12]
 8007226:	b954      	cbnz	r4, 800723e <__assert_func+0x26>
 8007228:	4b07      	ldr	r3, [pc, #28]	@ (8007248 <__assert_func+0x30>)
 800722a:	461c      	mov	r4, r3
 800722c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007230:	9100      	str	r1, [sp, #0]
 8007232:	462b      	mov	r3, r5
 8007234:	4905      	ldr	r1, [pc, #20]	@ (800724c <__assert_func+0x34>)
 8007236:	f000 f871 	bl	800731c <fiprintf>
 800723a:	f000 f881 	bl	8007340 <abort>
 800723e:	4b04      	ldr	r3, [pc, #16]	@ (8007250 <__assert_func+0x38>)
 8007240:	e7f4      	b.n	800722c <__assert_func+0x14>
 8007242:	bf00      	nop
 8007244:	20000184 	.word	0x20000184
 8007248:	08007cf3 	.word	0x08007cf3
 800724c:	08007cc5 	.word	0x08007cc5
 8007250:	08007cb8 	.word	0x08007cb8

08007254 <_calloc_r>:
 8007254:	b570      	push	{r4, r5, r6, lr}
 8007256:	fba1 5402 	umull	r5, r4, r1, r2
 800725a:	b93c      	cbnz	r4, 800726c <_calloc_r+0x18>
 800725c:	4629      	mov	r1, r5
 800725e:	f7ff f901 	bl	8006464 <_malloc_r>
 8007262:	4606      	mov	r6, r0
 8007264:	b928      	cbnz	r0, 8007272 <_calloc_r+0x1e>
 8007266:	2600      	movs	r6, #0
 8007268:	4630      	mov	r0, r6
 800726a:	bd70      	pop	{r4, r5, r6, pc}
 800726c:	220c      	movs	r2, #12
 800726e:	6002      	str	r2, [r0, #0]
 8007270:	e7f9      	b.n	8007266 <_calloc_r+0x12>
 8007272:	462a      	mov	r2, r5
 8007274:	4621      	mov	r1, r4
 8007276:	f7fd fd89 	bl	8004d8c <memset>
 800727a:	e7f5      	b.n	8007268 <_calloc_r+0x14>

0800727c <_free_r>:
 800727c:	b538      	push	{r3, r4, r5, lr}
 800727e:	4605      	mov	r5, r0
 8007280:	2900      	cmp	r1, #0
 8007282:	d040      	beq.n	8007306 <_free_r+0x8a>
 8007284:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007288:	1f0c      	subs	r4, r1, #4
 800728a:	2b00      	cmp	r3, #0
 800728c:	bfb8      	it	lt
 800728e:	18e4      	addlt	r4, r4, r3
 8007290:	f7ff fa22 	bl	80066d8 <__malloc_lock>
 8007294:	4a1c      	ldr	r2, [pc, #112]	@ (8007308 <_free_r+0x8c>)
 8007296:	6813      	ldr	r3, [r2, #0]
 8007298:	b933      	cbnz	r3, 80072a8 <_free_r+0x2c>
 800729a:	6063      	str	r3, [r4, #4]
 800729c:	6014      	str	r4, [r2, #0]
 800729e:	4628      	mov	r0, r5
 80072a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80072a4:	f7ff ba1e 	b.w	80066e4 <__malloc_unlock>
 80072a8:	42a3      	cmp	r3, r4
 80072aa:	d908      	bls.n	80072be <_free_r+0x42>
 80072ac:	6820      	ldr	r0, [r4, #0]
 80072ae:	1821      	adds	r1, r4, r0
 80072b0:	428b      	cmp	r3, r1
 80072b2:	bf01      	itttt	eq
 80072b4:	6819      	ldreq	r1, [r3, #0]
 80072b6:	685b      	ldreq	r3, [r3, #4]
 80072b8:	1809      	addeq	r1, r1, r0
 80072ba:	6021      	streq	r1, [r4, #0]
 80072bc:	e7ed      	b.n	800729a <_free_r+0x1e>
 80072be:	461a      	mov	r2, r3
 80072c0:	685b      	ldr	r3, [r3, #4]
 80072c2:	b10b      	cbz	r3, 80072c8 <_free_r+0x4c>
 80072c4:	42a3      	cmp	r3, r4
 80072c6:	d9fa      	bls.n	80072be <_free_r+0x42>
 80072c8:	6811      	ldr	r1, [r2, #0]
 80072ca:	1850      	adds	r0, r2, r1
 80072cc:	42a0      	cmp	r0, r4
 80072ce:	d10b      	bne.n	80072e8 <_free_r+0x6c>
 80072d0:	6820      	ldr	r0, [r4, #0]
 80072d2:	4401      	add	r1, r0
 80072d4:	1850      	adds	r0, r2, r1
 80072d6:	4283      	cmp	r3, r0
 80072d8:	6011      	str	r1, [r2, #0]
 80072da:	d1e0      	bne.n	800729e <_free_r+0x22>
 80072dc:	6818      	ldr	r0, [r3, #0]
 80072de:	685b      	ldr	r3, [r3, #4]
 80072e0:	4408      	add	r0, r1
 80072e2:	6010      	str	r0, [r2, #0]
 80072e4:	6053      	str	r3, [r2, #4]
 80072e6:	e7da      	b.n	800729e <_free_r+0x22>
 80072e8:	d902      	bls.n	80072f0 <_free_r+0x74>
 80072ea:	230c      	movs	r3, #12
 80072ec:	602b      	str	r3, [r5, #0]
 80072ee:	e7d6      	b.n	800729e <_free_r+0x22>
 80072f0:	6820      	ldr	r0, [r4, #0]
 80072f2:	1821      	adds	r1, r4, r0
 80072f4:	428b      	cmp	r3, r1
 80072f6:	bf01      	itttt	eq
 80072f8:	6819      	ldreq	r1, [r3, #0]
 80072fa:	685b      	ldreq	r3, [r3, #4]
 80072fc:	1809      	addeq	r1, r1, r0
 80072fe:	6021      	streq	r1, [r4, #0]
 8007300:	6063      	str	r3, [r4, #4]
 8007302:	6054      	str	r4, [r2, #4]
 8007304:	e7cb      	b.n	800729e <_free_r+0x22>
 8007306:	bd38      	pop	{r3, r4, r5, pc}
 8007308:	20000444 	.word	0x20000444

0800730c <_malloc_usable_size_r>:
 800730c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007310:	1f18      	subs	r0, r3, #4
 8007312:	2b00      	cmp	r3, #0
 8007314:	bfbc      	itt	lt
 8007316:	580b      	ldrlt	r3, [r1, r0]
 8007318:	18c0      	addlt	r0, r0, r3
 800731a:	4770      	bx	lr

0800731c <fiprintf>:
 800731c:	b40e      	push	{r1, r2, r3}
 800731e:	b503      	push	{r0, r1, lr}
 8007320:	4601      	mov	r1, r0
 8007322:	ab03      	add	r3, sp, #12
 8007324:	4805      	ldr	r0, [pc, #20]	@ (800733c <fiprintf+0x20>)
 8007326:	f853 2b04 	ldr.w	r2, [r3], #4
 800732a:	6800      	ldr	r0, [r0, #0]
 800732c:	9301      	str	r3, [sp, #4]
 800732e:	f000 f835 	bl	800739c <_vfiprintf_r>
 8007332:	b002      	add	sp, #8
 8007334:	f85d eb04 	ldr.w	lr, [sp], #4
 8007338:	b003      	add	sp, #12
 800733a:	4770      	bx	lr
 800733c:	20000184 	.word	0x20000184

08007340 <abort>:
 8007340:	2006      	movs	r0, #6
 8007342:	b508      	push	{r3, lr}
 8007344:	f000 fa82 	bl	800784c <raise>
 8007348:	2001      	movs	r0, #1
 800734a:	f7f9 fe20 	bl	8000f8e <_exit>

0800734e <__sfputc_r>:
 800734e:	6893      	ldr	r3, [r2, #8]
 8007350:	b410      	push	{r4}
 8007352:	3b01      	subs	r3, #1
 8007354:	2b00      	cmp	r3, #0
 8007356:	6093      	str	r3, [r2, #8]
 8007358:	da07      	bge.n	800736a <__sfputc_r+0x1c>
 800735a:	6994      	ldr	r4, [r2, #24]
 800735c:	42a3      	cmp	r3, r4
 800735e:	db01      	blt.n	8007364 <__sfputc_r+0x16>
 8007360:	290a      	cmp	r1, #10
 8007362:	d102      	bne.n	800736a <__sfputc_r+0x1c>
 8007364:	bc10      	pop	{r4}
 8007366:	f000 b931 	b.w	80075cc <__swbuf_r>
 800736a:	6813      	ldr	r3, [r2, #0]
 800736c:	1c58      	adds	r0, r3, #1
 800736e:	6010      	str	r0, [r2, #0]
 8007370:	7019      	strb	r1, [r3, #0]
 8007372:	4608      	mov	r0, r1
 8007374:	bc10      	pop	{r4}
 8007376:	4770      	bx	lr

08007378 <__sfputs_r>:
 8007378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800737a:	4606      	mov	r6, r0
 800737c:	460f      	mov	r7, r1
 800737e:	4614      	mov	r4, r2
 8007380:	18d5      	adds	r5, r2, r3
 8007382:	42ac      	cmp	r4, r5
 8007384:	d101      	bne.n	800738a <__sfputs_r+0x12>
 8007386:	2000      	movs	r0, #0
 8007388:	e007      	b.n	800739a <__sfputs_r+0x22>
 800738a:	463a      	mov	r2, r7
 800738c:	4630      	mov	r0, r6
 800738e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007392:	f7ff ffdc 	bl	800734e <__sfputc_r>
 8007396:	1c43      	adds	r3, r0, #1
 8007398:	d1f3      	bne.n	8007382 <__sfputs_r+0xa>
 800739a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800739c <_vfiprintf_r>:
 800739c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073a0:	460d      	mov	r5, r1
 80073a2:	4614      	mov	r4, r2
 80073a4:	4698      	mov	r8, r3
 80073a6:	4606      	mov	r6, r0
 80073a8:	b09d      	sub	sp, #116	@ 0x74
 80073aa:	b118      	cbz	r0, 80073b4 <_vfiprintf_r+0x18>
 80073ac:	6a03      	ldr	r3, [r0, #32]
 80073ae:	b90b      	cbnz	r3, 80073b4 <_vfiprintf_r+0x18>
 80073b0:	f7fc fe28 	bl	8004004 <__sinit>
 80073b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80073b6:	07d9      	lsls	r1, r3, #31
 80073b8:	d405      	bmi.n	80073c6 <_vfiprintf_r+0x2a>
 80073ba:	89ab      	ldrh	r3, [r5, #12]
 80073bc:	059a      	lsls	r2, r3, #22
 80073be:	d402      	bmi.n	80073c6 <_vfiprintf_r+0x2a>
 80073c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80073c2:	f7fd fd1a 	bl	8004dfa <__retarget_lock_acquire_recursive>
 80073c6:	89ab      	ldrh	r3, [r5, #12]
 80073c8:	071b      	lsls	r3, r3, #28
 80073ca:	d501      	bpl.n	80073d0 <_vfiprintf_r+0x34>
 80073cc:	692b      	ldr	r3, [r5, #16]
 80073ce:	b99b      	cbnz	r3, 80073f8 <_vfiprintf_r+0x5c>
 80073d0:	4629      	mov	r1, r5
 80073d2:	4630      	mov	r0, r6
 80073d4:	f000 f938 	bl	8007648 <__swsetup_r>
 80073d8:	b170      	cbz	r0, 80073f8 <_vfiprintf_r+0x5c>
 80073da:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80073dc:	07dc      	lsls	r4, r3, #31
 80073de:	d504      	bpl.n	80073ea <_vfiprintf_r+0x4e>
 80073e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80073e4:	b01d      	add	sp, #116	@ 0x74
 80073e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073ea:	89ab      	ldrh	r3, [r5, #12]
 80073ec:	0598      	lsls	r0, r3, #22
 80073ee:	d4f7      	bmi.n	80073e0 <_vfiprintf_r+0x44>
 80073f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80073f2:	f7fd fd03 	bl	8004dfc <__retarget_lock_release_recursive>
 80073f6:	e7f3      	b.n	80073e0 <_vfiprintf_r+0x44>
 80073f8:	2300      	movs	r3, #0
 80073fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80073fc:	2320      	movs	r3, #32
 80073fe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007402:	2330      	movs	r3, #48	@ 0x30
 8007404:	f04f 0901 	mov.w	r9, #1
 8007408:	f8cd 800c 	str.w	r8, [sp, #12]
 800740c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80075b8 <_vfiprintf_r+0x21c>
 8007410:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007414:	4623      	mov	r3, r4
 8007416:	469a      	mov	sl, r3
 8007418:	f813 2b01 	ldrb.w	r2, [r3], #1
 800741c:	b10a      	cbz	r2, 8007422 <_vfiprintf_r+0x86>
 800741e:	2a25      	cmp	r2, #37	@ 0x25
 8007420:	d1f9      	bne.n	8007416 <_vfiprintf_r+0x7a>
 8007422:	ebba 0b04 	subs.w	fp, sl, r4
 8007426:	d00b      	beq.n	8007440 <_vfiprintf_r+0xa4>
 8007428:	465b      	mov	r3, fp
 800742a:	4622      	mov	r2, r4
 800742c:	4629      	mov	r1, r5
 800742e:	4630      	mov	r0, r6
 8007430:	f7ff ffa2 	bl	8007378 <__sfputs_r>
 8007434:	3001      	adds	r0, #1
 8007436:	f000 80a7 	beq.w	8007588 <_vfiprintf_r+0x1ec>
 800743a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800743c:	445a      	add	r2, fp
 800743e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007440:	f89a 3000 	ldrb.w	r3, [sl]
 8007444:	2b00      	cmp	r3, #0
 8007446:	f000 809f 	beq.w	8007588 <_vfiprintf_r+0x1ec>
 800744a:	2300      	movs	r3, #0
 800744c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007450:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007454:	f10a 0a01 	add.w	sl, sl, #1
 8007458:	9304      	str	r3, [sp, #16]
 800745a:	9307      	str	r3, [sp, #28]
 800745c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007460:	931a      	str	r3, [sp, #104]	@ 0x68
 8007462:	4654      	mov	r4, sl
 8007464:	2205      	movs	r2, #5
 8007466:	f814 1b01 	ldrb.w	r1, [r4], #1
 800746a:	4853      	ldr	r0, [pc, #332]	@ (80075b8 <_vfiprintf_r+0x21c>)
 800746c:	f7fd fcc7 	bl	8004dfe <memchr>
 8007470:	9a04      	ldr	r2, [sp, #16]
 8007472:	b9d8      	cbnz	r0, 80074ac <_vfiprintf_r+0x110>
 8007474:	06d1      	lsls	r1, r2, #27
 8007476:	bf44      	itt	mi
 8007478:	2320      	movmi	r3, #32
 800747a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800747e:	0713      	lsls	r3, r2, #28
 8007480:	bf44      	itt	mi
 8007482:	232b      	movmi	r3, #43	@ 0x2b
 8007484:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007488:	f89a 3000 	ldrb.w	r3, [sl]
 800748c:	2b2a      	cmp	r3, #42	@ 0x2a
 800748e:	d015      	beq.n	80074bc <_vfiprintf_r+0x120>
 8007490:	4654      	mov	r4, sl
 8007492:	2000      	movs	r0, #0
 8007494:	f04f 0c0a 	mov.w	ip, #10
 8007498:	9a07      	ldr	r2, [sp, #28]
 800749a:	4621      	mov	r1, r4
 800749c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80074a0:	3b30      	subs	r3, #48	@ 0x30
 80074a2:	2b09      	cmp	r3, #9
 80074a4:	d94b      	bls.n	800753e <_vfiprintf_r+0x1a2>
 80074a6:	b1b0      	cbz	r0, 80074d6 <_vfiprintf_r+0x13a>
 80074a8:	9207      	str	r2, [sp, #28]
 80074aa:	e014      	b.n	80074d6 <_vfiprintf_r+0x13a>
 80074ac:	eba0 0308 	sub.w	r3, r0, r8
 80074b0:	fa09 f303 	lsl.w	r3, r9, r3
 80074b4:	4313      	orrs	r3, r2
 80074b6:	46a2      	mov	sl, r4
 80074b8:	9304      	str	r3, [sp, #16]
 80074ba:	e7d2      	b.n	8007462 <_vfiprintf_r+0xc6>
 80074bc:	9b03      	ldr	r3, [sp, #12]
 80074be:	1d19      	adds	r1, r3, #4
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	9103      	str	r1, [sp, #12]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	bfbb      	ittet	lt
 80074c8:	425b      	neglt	r3, r3
 80074ca:	f042 0202 	orrlt.w	r2, r2, #2
 80074ce:	9307      	strge	r3, [sp, #28]
 80074d0:	9307      	strlt	r3, [sp, #28]
 80074d2:	bfb8      	it	lt
 80074d4:	9204      	strlt	r2, [sp, #16]
 80074d6:	7823      	ldrb	r3, [r4, #0]
 80074d8:	2b2e      	cmp	r3, #46	@ 0x2e
 80074da:	d10a      	bne.n	80074f2 <_vfiprintf_r+0x156>
 80074dc:	7863      	ldrb	r3, [r4, #1]
 80074de:	2b2a      	cmp	r3, #42	@ 0x2a
 80074e0:	d132      	bne.n	8007548 <_vfiprintf_r+0x1ac>
 80074e2:	9b03      	ldr	r3, [sp, #12]
 80074e4:	3402      	adds	r4, #2
 80074e6:	1d1a      	adds	r2, r3, #4
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	9203      	str	r2, [sp, #12]
 80074ec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80074f0:	9305      	str	r3, [sp, #20]
 80074f2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80075bc <_vfiprintf_r+0x220>
 80074f6:	2203      	movs	r2, #3
 80074f8:	4650      	mov	r0, sl
 80074fa:	7821      	ldrb	r1, [r4, #0]
 80074fc:	f7fd fc7f 	bl	8004dfe <memchr>
 8007500:	b138      	cbz	r0, 8007512 <_vfiprintf_r+0x176>
 8007502:	2240      	movs	r2, #64	@ 0x40
 8007504:	9b04      	ldr	r3, [sp, #16]
 8007506:	eba0 000a 	sub.w	r0, r0, sl
 800750a:	4082      	lsls	r2, r0
 800750c:	4313      	orrs	r3, r2
 800750e:	3401      	adds	r4, #1
 8007510:	9304      	str	r3, [sp, #16]
 8007512:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007516:	2206      	movs	r2, #6
 8007518:	4829      	ldr	r0, [pc, #164]	@ (80075c0 <_vfiprintf_r+0x224>)
 800751a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800751e:	f7fd fc6e 	bl	8004dfe <memchr>
 8007522:	2800      	cmp	r0, #0
 8007524:	d03f      	beq.n	80075a6 <_vfiprintf_r+0x20a>
 8007526:	4b27      	ldr	r3, [pc, #156]	@ (80075c4 <_vfiprintf_r+0x228>)
 8007528:	bb1b      	cbnz	r3, 8007572 <_vfiprintf_r+0x1d6>
 800752a:	9b03      	ldr	r3, [sp, #12]
 800752c:	3307      	adds	r3, #7
 800752e:	f023 0307 	bic.w	r3, r3, #7
 8007532:	3308      	adds	r3, #8
 8007534:	9303      	str	r3, [sp, #12]
 8007536:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007538:	443b      	add	r3, r7
 800753a:	9309      	str	r3, [sp, #36]	@ 0x24
 800753c:	e76a      	b.n	8007414 <_vfiprintf_r+0x78>
 800753e:	460c      	mov	r4, r1
 8007540:	2001      	movs	r0, #1
 8007542:	fb0c 3202 	mla	r2, ip, r2, r3
 8007546:	e7a8      	b.n	800749a <_vfiprintf_r+0xfe>
 8007548:	2300      	movs	r3, #0
 800754a:	f04f 0c0a 	mov.w	ip, #10
 800754e:	4619      	mov	r1, r3
 8007550:	3401      	adds	r4, #1
 8007552:	9305      	str	r3, [sp, #20]
 8007554:	4620      	mov	r0, r4
 8007556:	f810 2b01 	ldrb.w	r2, [r0], #1
 800755a:	3a30      	subs	r2, #48	@ 0x30
 800755c:	2a09      	cmp	r2, #9
 800755e:	d903      	bls.n	8007568 <_vfiprintf_r+0x1cc>
 8007560:	2b00      	cmp	r3, #0
 8007562:	d0c6      	beq.n	80074f2 <_vfiprintf_r+0x156>
 8007564:	9105      	str	r1, [sp, #20]
 8007566:	e7c4      	b.n	80074f2 <_vfiprintf_r+0x156>
 8007568:	4604      	mov	r4, r0
 800756a:	2301      	movs	r3, #1
 800756c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007570:	e7f0      	b.n	8007554 <_vfiprintf_r+0x1b8>
 8007572:	ab03      	add	r3, sp, #12
 8007574:	9300      	str	r3, [sp, #0]
 8007576:	462a      	mov	r2, r5
 8007578:	4630      	mov	r0, r6
 800757a:	4b13      	ldr	r3, [pc, #76]	@ (80075c8 <_vfiprintf_r+0x22c>)
 800757c:	a904      	add	r1, sp, #16
 800757e:	f7fb fec7 	bl	8003310 <_printf_float>
 8007582:	4607      	mov	r7, r0
 8007584:	1c78      	adds	r0, r7, #1
 8007586:	d1d6      	bne.n	8007536 <_vfiprintf_r+0x19a>
 8007588:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800758a:	07d9      	lsls	r1, r3, #31
 800758c:	d405      	bmi.n	800759a <_vfiprintf_r+0x1fe>
 800758e:	89ab      	ldrh	r3, [r5, #12]
 8007590:	059a      	lsls	r2, r3, #22
 8007592:	d402      	bmi.n	800759a <_vfiprintf_r+0x1fe>
 8007594:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007596:	f7fd fc31 	bl	8004dfc <__retarget_lock_release_recursive>
 800759a:	89ab      	ldrh	r3, [r5, #12]
 800759c:	065b      	lsls	r3, r3, #25
 800759e:	f53f af1f 	bmi.w	80073e0 <_vfiprintf_r+0x44>
 80075a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80075a4:	e71e      	b.n	80073e4 <_vfiprintf_r+0x48>
 80075a6:	ab03      	add	r3, sp, #12
 80075a8:	9300      	str	r3, [sp, #0]
 80075aa:	462a      	mov	r2, r5
 80075ac:	4630      	mov	r0, r6
 80075ae:	4b06      	ldr	r3, [pc, #24]	@ (80075c8 <_vfiprintf_r+0x22c>)
 80075b0:	a904      	add	r1, sp, #16
 80075b2:	f7fc f94b 	bl	800384c <_printf_i>
 80075b6:	e7e4      	b.n	8007582 <_vfiprintf_r+0x1e6>
 80075b8:	08007b4e 	.word	0x08007b4e
 80075bc:	08007b54 	.word	0x08007b54
 80075c0:	08007b58 	.word	0x08007b58
 80075c4:	08003311 	.word	0x08003311
 80075c8:	08007379 	.word	0x08007379

080075cc <__swbuf_r>:
 80075cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075ce:	460e      	mov	r6, r1
 80075d0:	4614      	mov	r4, r2
 80075d2:	4605      	mov	r5, r0
 80075d4:	b118      	cbz	r0, 80075de <__swbuf_r+0x12>
 80075d6:	6a03      	ldr	r3, [r0, #32]
 80075d8:	b90b      	cbnz	r3, 80075de <__swbuf_r+0x12>
 80075da:	f7fc fd13 	bl	8004004 <__sinit>
 80075de:	69a3      	ldr	r3, [r4, #24]
 80075e0:	60a3      	str	r3, [r4, #8]
 80075e2:	89a3      	ldrh	r3, [r4, #12]
 80075e4:	071a      	lsls	r2, r3, #28
 80075e6:	d501      	bpl.n	80075ec <__swbuf_r+0x20>
 80075e8:	6923      	ldr	r3, [r4, #16]
 80075ea:	b943      	cbnz	r3, 80075fe <__swbuf_r+0x32>
 80075ec:	4621      	mov	r1, r4
 80075ee:	4628      	mov	r0, r5
 80075f0:	f000 f82a 	bl	8007648 <__swsetup_r>
 80075f4:	b118      	cbz	r0, 80075fe <__swbuf_r+0x32>
 80075f6:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80075fa:	4638      	mov	r0, r7
 80075fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075fe:	6823      	ldr	r3, [r4, #0]
 8007600:	6922      	ldr	r2, [r4, #16]
 8007602:	b2f6      	uxtb	r6, r6
 8007604:	1a98      	subs	r0, r3, r2
 8007606:	6963      	ldr	r3, [r4, #20]
 8007608:	4637      	mov	r7, r6
 800760a:	4283      	cmp	r3, r0
 800760c:	dc05      	bgt.n	800761a <__swbuf_r+0x4e>
 800760e:	4621      	mov	r1, r4
 8007610:	4628      	mov	r0, r5
 8007612:	f7ff f839 	bl	8006688 <_fflush_r>
 8007616:	2800      	cmp	r0, #0
 8007618:	d1ed      	bne.n	80075f6 <__swbuf_r+0x2a>
 800761a:	68a3      	ldr	r3, [r4, #8]
 800761c:	3b01      	subs	r3, #1
 800761e:	60a3      	str	r3, [r4, #8]
 8007620:	6823      	ldr	r3, [r4, #0]
 8007622:	1c5a      	adds	r2, r3, #1
 8007624:	6022      	str	r2, [r4, #0]
 8007626:	701e      	strb	r6, [r3, #0]
 8007628:	6962      	ldr	r2, [r4, #20]
 800762a:	1c43      	adds	r3, r0, #1
 800762c:	429a      	cmp	r2, r3
 800762e:	d004      	beq.n	800763a <__swbuf_r+0x6e>
 8007630:	89a3      	ldrh	r3, [r4, #12]
 8007632:	07db      	lsls	r3, r3, #31
 8007634:	d5e1      	bpl.n	80075fa <__swbuf_r+0x2e>
 8007636:	2e0a      	cmp	r6, #10
 8007638:	d1df      	bne.n	80075fa <__swbuf_r+0x2e>
 800763a:	4621      	mov	r1, r4
 800763c:	4628      	mov	r0, r5
 800763e:	f7ff f823 	bl	8006688 <_fflush_r>
 8007642:	2800      	cmp	r0, #0
 8007644:	d0d9      	beq.n	80075fa <__swbuf_r+0x2e>
 8007646:	e7d6      	b.n	80075f6 <__swbuf_r+0x2a>

08007648 <__swsetup_r>:
 8007648:	b538      	push	{r3, r4, r5, lr}
 800764a:	4b29      	ldr	r3, [pc, #164]	@ (80076f0 <__swsetup_r+0xa8>)
 800764c:	4605      	mov	r5, r0
 800764e:	6818      	ldr	r0, [r3, #0]
 8007650:	460c      	mov	r4, r1
 8007652:	b118      	cbz	r0, 800765c <__swsetup_r+0x14>
 8007654:	6a03      	ldr	r3, [r0, #32]
 8007656:	b90b      	cbnz	r3, 800765c <__swsetup_r+0x14>
 8007658:	f7fc fcd4 	bl	8004004 <__sinit>
 800765c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007660:	0719      	lsls	r1, r3, #28
 8007662:	d422      	bmi.n	80076aa <__swsetup_r+0x62>
 8007664:	06da      	lsls	r2, r3, #27
 8007666:	d407      	bmi.n	8007678 <__swsetup_r+0x30>
 8007668:	2209      	movs	r2, #9
 800766a:	602a      	str	r2, [r5, #0]
 800766c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007670:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007674:	81a3      	strh	r3, [r4, #12]
 8007676:	e033      	b.n	80076e0 <__swsetup_r+0x98>
 8007678:	0758      	lsls	r0, r3, #29
 800767a:	d512      	bpl.n	80076a2 <__swsetup_r+0x5a>
 800767c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800767e:	b141      	cbz	r1, 8007692 <__swsetup_r+0x4a>
 8007680:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007684:	4299      	cmp	r1, r3
 8007686:	d002      	beq.n	800768e <__swsetup_r+0x46>
 8007688:	4628      	mov	r0, r5
 800768a:	f7ff fdf7 	bl	800727c <_free_r>
 800768e:	2300      	movs	r3, #0
 8007690:	6363      	str	r3, [r4, #52]	@ 0x34
 8007692:	89a3      	ldrh	r3, [r4, #12]
 8007694:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007698:	81a3      	strh	r3, [r4, #12]
 800769a:	2300      	movs	r3, #0
 800769c:	6063      	str	r3, [r4, #4]
 800769e:	6923      	ldr	r3, [r4, #16]
 80076a0:	6023      	str	r3, [r4, #0]
 80076a2:	89a3      	ldrh	r3, [r4, #12]
 80076a4:	f043 0308 	orr.w	r3, r3, #8
 80076a8:	81a3      	strh	r3, [r4, #12]
 80076aa:	6923      	ldr	r3, [r4, #16]
 80076ac:	b94b      	cbnz	r3, 80076c2 <__swsetup_r+0x7a>
 80076ae:	89a3      	ldrh	r3, [r4, #12]
 80076b0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80076b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80076b8:	d003      	beq.n	80076c2 <__swsetup_r+0x7a>
 80076ba:	4621      	mov	r1, r4
 80076bc:	4628      	mov	r0, r5
 80076be:	f000 f83e 	bl	800773e <__smakebuf_r>
 80076c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076c6:	f013 0201 	ands.w	r2, r3, #1
 80076ca:	d00a      	beq.n	80076e2 <__swsetup_r+0x9a>
 80076cc:	2200      	movs	r2, #0
 80076ce:	60a2      	str	r2, [r4, #8]
 80076d0:	6962      	ldr	r2, [r4, #20]
 80076d2:	4252      	negs	r2, r2
 80076d4:	61a2      	str	r2, [r4, #24]
 80076d6:	6922      	ldr	r2, [r4, #16]
 80076d8:	b942      	cbnz	r2, 80076ec <__swsetup_r+0xa4>
 80076da:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80076de:	d1c5      	bne.n	800766c <__swsetup_r+0x24>
 80076e0:	bd38      	pop	{r3, r4, r5, pc}
 80076e2:	0799      	lsls	r1, r3, #30
 80076e4:	bf58      	it	pl
 80076e6:	6962      	ldrpl	r2, [r4, #20]
 80076e8:	60a2      	str	r2, [r4, #8]
 80076ea:	e7f4      	b.n	80076d6 <__swsetup_r+0x8e>
 80076ec:	2000      	movs	r0, #0
 80076ee:	e7f7      	b.n	80076e0 <__swsetup_r+0x98>
 80076f0:	20000184 	.word	0x20000184

080076f4 <__swhatbuf_r>:
 80076f4:	b570      	push	{r4, r5, r6, lr}
 80076f6:	460c      	mov	r4, r1
 80076f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076fc:	4615      	mov	r5, r2
 80076fe:	2900      	cmp	r1, #0
 8007700:	461e      	mov	r6, r3
 8007702:	b096      	sub	sp, #88	@ 0x58
 8007704:	da0c      	bge.n	8007720 <__swhatbuf_r+0x2c>
 8007706:	89a3      	ldrh	r3, [r4, #12]
 8007708:	2100      	movs	r1, #0
 800770a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800770e:	bf14      	ite	ne
 8007710:	2340      	movne	r3, #64	@ 0x40
 8007712:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007716:	2000      	movs	r0, #0
 8007718:	6031      	str	r1, [r6, #0]
 800771a:	602b      	str	r3, [r5, #0]
 800771c:	b016      	add	sp, #88	@ 0x58
 800771e:	bd70      	pop	{r4, r5, r6, pc}
 8007720:	466a      	mov	r2, sp
 8007722:	f000 f849 	bl	80077b8 <_fstat_r>
 8007726:	2800      	cmp	r0, #0
 8007728:	dbed      	blt.n	8007706 <__swhatbuf_r+0x12>
 800772a:	9901      	ldr	r1, [sp, #4]
 800772c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007730:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007734:	4259      	negs	r1, r3
 8007736:	4159      	adcs	r1, r3
 8007738:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800773c:	e7eb      	b.n	8007716 <__swhatbuf_r+0x22>

0800773e <__smakebuf_r>:
 800773e:	898b      	ldrh	r3, [r1, #12]
 8007740:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007742:	079d      	lsls	r5, r3, #30
 8007744:	4606      	mov	r6, r0
 8007746:	460c      	mov	r4, r1
 8007748:	d507      	bpl.n	800775a <__smakebuf_r+0x1c>
 800774a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800774e:	6023      	str	r3, [r4, #0]
 8007750:	6123      	str	r3, [r4, #16]
 8007752:	2301      	movs	r3, #1
 8007754:	6163      	str	r3, [r4, #20]
 8007756:	b003      	add	sp, #12
 8007758:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800775a:	466a      	mov	r2, sp
 800775c:	ab01      	add	r3, sp, #4
 800775e:	f7ff ffc9 	bl	80076f4 <__swhatbuf_r>
 8007762:	9f00      	ldr	r7, [sp, #0]
 8007764:	4605      	mov	r5, r0
 8007766:	4639      	mov	r1, r7
 8007768:	4630      	mov	r0, r6
 800776a:	f7fe fe7b 	bl	8006464 <_malloc_r>
 800776e:	b948      	cbnz	r0, 8007784 <__smakebuf_r+0x46>
 8007770:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007774:	059a      	lsls	r2, r3, #22
 8007776:	d4ee      	bmi.n	8007756 <__smakebuf_r+0x18>
 8007778:	f023 0303 	bic.w	r3, r3, #3
 800777c:	f043 0302 	orr.w	r3, r3, #2
 8007780:	81a3      	strh	r3, [r4, #12]
 8007782:	e7e2      	b.n	800774a <__smakebuf_r+0xc>
 8007784:	89a3      	ldrh	r3, [r4, #12]
 8007786:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800778a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800778e:	81a3      	strh	r3, [r4, #12]
 8007790:	9b01      	ldr	r3, [sp, #4]
 8007792:	6020      	str	r0, [r4, #0]
 8007794:	b15b      	cbz	r3, 80077ae <__smakebuf_r+0x70>
 8007796:	4630      	mov	r0, r6
 8007798:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800779c:	f000 f81e 	bl	80077dc <_isatty_r>
 80077a0:	b128      	cbz	r0, 80077ae <__smakebuf_r+0x70>
 80077a2:	89a3      	ldrh	r3, [r4, #12]
 80077a4:	f023 0303 	bic.w	r3, r3, #3
 80077a8:	f043 0301 	orr.w	r3, r3, #1
 80077ac:	81a3      	strh	r3, [r4, #12]
 80077ae:	89a3      	ldrh	r3, [r4, #12]
 80077b0:	431d      	orrs	r5, r3
 80077b2:	81a5      	strh	r5, [r4, #12]
 80077b4:	e7cf      	b.n	8007756 <__smakebuf_r+0x18>
	...

080077b8 <_fstat_r>:
 80077b8:	b538      	push	{r3, r4, r5, lr}
 80077ba:	2300      	movs	r3, #0
 80077bc:	4d06      	ldr	r5, [pc, #24]	@ (80077d8 <_fstat_r+0x20>)
 80077be:	4604      	mov	r4, r0
 80077c0:	4608      	mov	r0, r1
 80077c2:	4611      	mov	r1, r2
 80077c4:	602b      	str	r3, [r5, #0]
 80077c6:	f7f9 fc31 	bl	800102c <_fstat>
 80077ca:	1c43      	adds	r3, r0, #1
 80077cc:	d102      	bne.n	80077d4 <_fstat_r+0x1c>
 80077ce:	682b      	ldr	r3, [r5, #0]
 80077d0:	b103      	cbz	r3, 80077d4 <_fstat_r+0x1c>
 80077d2:	6023      	str	r3, [r4, #0]
 80077d4:	bd38      	pop	{r3, r4, r5, pc}
 80077d6:	bf00      	nop
 80077d8:	20000448 	.word	0x20000448

080077dc <_isatty_r>:
 80077dc:	b538      	push	{r3, r4, r5, lr}
 80077de:	2300      	movs	r3, #0
 80077e0:	4d05      	ldr	r5, [pc, #20]	@ (80077f8 <_isatty_r+0x1c>)
 80077e2:	4604      	mov	r4, r0
 80077e4:	4608      	mov	r0, r1
 80077e6:	602b      	str	r3, [r5, #0]
 80077e8:	f7f9 fc2f 	bl	800104a <_isatty>
 80077ec:	1c43      	adds	r3, r0, #1
 80077ee:	d102      	bne.n	80077f6 <_isatty_r+0x1a>
 80077f0:	682b      	ldr	r3, [r5, #0]
 80077f2:	b103      	cbz	r3, 80077f6 <_isatty_r+0x1a>
 80077f4:	6023      	str	r3, [r4, #0]
 80077f6:	bd38      	pop	{r3, r4, r5, pc}
 80077f8:	20000448 	.word	0x20000448

080077fc <_raise_r>:
 80077fc:	291f      	cmp	r1, #31
 80077fe:	b538      	push	{r3, r4, r5, lr}
 8007800:	4605      	mov	r5, r0
 8007802:	460c      	mov	r4, r1
 8007804:	d904      	bls.n	8007810 <_raise_r+0x14>
 8007806:	2316      	movs	r3, #22
 8007808:	6003      	str	r3, [r0, #0]
 800780a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800780e:	bd38      	pop	{r3, r4, r5, pc}
 8007810:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007812:	b112      	cbz	r2, 800781a <_raise_r+0x1e>
 8007814:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007818:	b94b      	cbnz	r3, 800782e <_raise_r+0x32>
 800781a:	4628      	mov	r0, r5
 800781c:	f000 f830 	bl	8007880 <_getpid_r>
 8007820:	4622      	mov	r2, r4
 8007822:	4601      	mov	r1, r0
 8007824:	4628      	mov	r0, r5
 8007826:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800782a:	f000 b817 	b.w	800785c <_kill_r>
 800782e:	2b01      	cmp	r3, #1
 8007830:	d00a      	beq.n	8007848 <_raise_r+0x4c>
 8007832:	1c59      	adds	r1, r3, #1
 8007834:	d103      	bne.n	800783e <_raise_r+0x42>
 8007836:	2316      	movs	r3, #22
 8007838:	6003      	str	r3, [r0, #0]
 800783a:	2001      	movs	r0, #1
 800783c:	e7e7      	b.n	800780e <_raise_r+0x12>
 800783e:	2100      	movs	r1, #0
 8007840:	4620      	mov	r0, r4
 8007842:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007846:	4798      	blx	r3
 8007848:	2000      	movs	r0, #0
 800784a:	e7e0      	b.n	800780e <_raise_r+0x12>

0800784c <raise>:
 800784c:	4b02      	ldr	r3, [pc, #8]	@ (8007858 <raise+0xc>)
 800784e:	4601      	mov	r1, r0
 8007850:	6818      	ldr	r0, [r3, #0]
 8007852:	f7ff bfd3 	b.w	80077fc <_raise_r>
 8007856:	bf00      	nop
 8007858:	20000184 	.word	0x20000184

0800785c <_kill_r>:
 800785c:	b538      	push	{r3, r4, r5, lr}
 800785e:	2300      	movs	r3, #0
 8007860:	4d06      	ldr	r5, [pc, #24]	@ (800787c <_kill_r+0x20>)
 8007862:	4604      	mov	r4, r0
 8007864:	4608      	mov	r0, r1
 8007866:	4611      	mov	r1, r2
 8007868:	602b      	str	r3, [r5, #0]
 800786a:	f7f9 fb80 	bl	8000f6e <_kill>
 800786e:	1c43      	adds	r3, r0, #1
 8007870:	d102      	bne.n	8007878 <_kill_r+0x1c>
 8007872:	682b      	ldr	r3, [r5, #0]
 8007874:	b103      	cbz	r3, 8007878 <_kill_r+0x1c>
 8007876:	6023      	str	r3, [r4, #0]
 8007878:	bd38      	pop	{r3, r4, r5, pc}
 800787a:	bf00      	nop
 800787c:	20000448 	.word	0x20000448

08007880 <_getpid_r>:
 8007880:	f7f9 bb6e 	b.w	8000f60 <_getpid>

08007884 <_init>:
 8007884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007886:	bf00      	nop
 8007888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800788a:	bc08      	pop	{r3}
 800788c:	469e      	mov	lr, r3
 800788e:	4770      	bx	lr

08007890 <_fini>:
 8007890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007892:	bf00      	nop
 8007894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007896:	bc08      	pop	{r3}
 8007898:	469e      	mov	lr, r3
 800789a:	4770      	bx	lr
