// Seed: 4055035438
module module_0 (
    output tri0 id_0,
    output wire id_1,
    input tri id_2,
    input wand id_3,
    input tri id_4,
    input tri id_5,
    output wire id_6,
    output uwire id_7,
    output wire id_8,
    output tri0 id_9,
    input tri id_10,
    input uwire id_11,
    input tri1 id_12,
    output supply1 id_13,
    input tri0 id_14,
    output wor id_15,
    input wire id_16,
    output wand id_17,
    input tri1 id_18,
    output wor id_19,
    input wor id_20,
    output tri id_21,
    output uwire id_22
);
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input logic id_2,
    output logic id_3,
    output tri id_4,
    input supply1 id_5,
    input tri id_6
    , id_10,
    input wire id_7,
    inout tri1 id_8
);
  assign id_3  = id_2;
  assign id_10 = 1;
  module_0(
      id_1,
      id_8,
      id_7,
      id_8,
      id_8,
      id_5,
      id_1,
      id_1,
      id_1,
      id_1,
      id_7,
      id_0,
      id_5,
      id_1,
      id_8,
      id_4,
      id_7,
      id_4,
      id_7,
      id_1,
      id_6,
      id_1,
      id_1
  );
  always begin
    id_3 <= 1;
  end
  wire id_11;
  wire id_12;
  wire id_13;
  always begin
    id_11 = id_13;
  end
  wire id_14;
  wire id_15;
endmodule
