# Generated by Yosys 0.15+38 (git sha1 66914b6eb, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model system
.inputs clock reset io_en_a[0] io_en_a[1] io_en_a[2] io_en_a[3] io_en_a[4]
.outputs io_Cache_out_0_State[0] io_Cache_out_0_State[1] io_Cache_out_0_Data[0] io_Cache_out_0_Data[1] io_Cache_out_1_State[0] io_Cache_out_1_State[1] io_Cache_out_1_Data[0] io_Cache_out_1_Data[1] io_Cache_out_2_State[0] io_Cache_out_2_State[1] io_Cache_out_2_Data[0] io_Cache_out_2_Data[1] io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1] io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1] io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1] io_InvSet_out_0 io_InvSet_out_1 io_InvSet_out_2 io_ShrSet_out_0 io_ShrSet_out_1 io_ShrSet_out_2 io_ExGntd_out io_CurCmd_out[0] io_CurCmd_out[1] io_CurCmd_out[2] io_CurPtr_out[0] io_CurPtr_out[1] io_MemData_out[0] io_MemData_out[1] io_AuxData_out[0] io_AuxData_out[1]
.names $false
.names $true
1
.names $undef
.subckt $assert A=$formal$protocol.sv:8995$384_CHECK EN=$formal$protocol.sv:8991$383_EN
.subckt $assert A=$formal$protocol.sv:9000$385_CHECK EN=$formal$protocol.sv:8991$383_EN
.subckt $assert A=$true EN=$formal$protocol.sv:8991$383_EN
.subckt $assert A=$formal$protocol.sv:9009$387_CHECK EN=$formal$protocol.sv:8991$383_EN
.subckt $assert A=$formal$protocol.sv:9014$388_CHECK EN=$formal$protocol.sv:8991$383_EN
.subckt $assume A=reset EN=$0$formal$protocol.sv:8985$381_EN[0:0]$1312
.latch $0$formal$protocol.sv:8991$383_EN[0:0]$1248 $formal$protocol.sv:8991$383_EN re clock 0
.latch $0$formal$protocol.sv:8995$384_CHECK[0:0]$1249 $formal$protocol.sv:8995$384_CHECK re clock 2
.latch $0$formal$protocol.sv:9000$385_CHECK[0:0]$1251 $formal$protocol.sv:9000$385_CHECK re clock 2
.latch $0$formal$protocol.sv:9009$387_CHECK[0:0]$1255 $formal$protocol.sv:9009$387_CHECK re clock 2
.latch $0$formal$protocol.sv:9014$388_CHECK[0:0]$1257 $formal$protocol.sv:9014$388_CHECK re clock 2
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1765_Y[0] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Cache_reg_0_State[0] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1765_Y[1] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Cache_reg_0_State[1] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1753_Y[0] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Cache_reg_0_Data[0] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1753_Y[1] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Cache_reg_0_Data[1] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1741_Y[0] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Cache_reg_1_State[0] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1741_Y[1] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Cache_reg_1_State[1] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1729_Y[0] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Cache_reg_1_Data[0] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1729_Y[1] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Cache_reg_1_Data[1] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1717_Y[0] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Cache_reg_2_State[0] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1717_Y[1] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Cache_reg_2_State[1] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1705_Y[0] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Cache_reg_2_Data[0] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1705_Y[1] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Cache_reg_2_Data[1] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1693_Y[0] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan1_reg_0_Cmd[0] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1693_Y[1] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan1_reg_0_Cmd[1] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1693_Y[2] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan1_reg_0_Cmd[2] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1681_Y[0] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan1_reg_0_Data[0] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1681_Y[1] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan1_reg_0_Data[1] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1669_Y[0] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan1_reg_1_Cmd[0] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1669_Y[1] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan1_reg_1_Cmd[1] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1669_Y[2] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan1_reg_1_Cmd[2] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1657_Y[0] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan1_reg_1_Data[0] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1657_Y[1] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan1_reg_1_Data[1] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1645_Y[0] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan1_reg_2_Cmd[0] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1645_Y[1] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan1_reg_2_Cmd[1] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1645_Y[2] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan1_reg_2_Cmd[2] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1633_Y[0] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan1_reg_2_Data[0] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1633_Y[1] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan1_reg_2_Data[1] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1621_Y[0] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan2_reg_0_Cmd[0] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1621_Y[1] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan2_reg_0_Cmd[1] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1621_Y[2] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan2_reg_0_Cmd[2] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1609_Y[0] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan2_reg_0_Data[0] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1609_Y[1] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan2_reg_0_Data[1] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1597_Y[0] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan2_reg_1_Cmd[0] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1597_Y[1] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan2_reg_1_Cmd[1] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1597_Y[2] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan2_reg_1_Cmd[2] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1585_Y[0] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan2_reg_1_Data[0] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1585_Y[1] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan2_reg_1_Data[1] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1573_Y[0] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan2_reg_2_Cmd[0] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1573_Y[1] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan2_reg_2_Cmd[1] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1573_Y[2] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan2_reg_2_Cmd[2] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1561_Y[0] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan2_reg_2_Data[0] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1561_Y[1] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan2_reg_2_Data[1] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1549_Y[0] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan3_reg_0_Cmd[0] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1549_Y[1] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan3_reg_0_Cmd[1] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1549_Y[2] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan3_reg_0_Cmd[2] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1537_Y[0] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan3_reg_0_Data[0] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1537_Y[1] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan3_reg_0_Data[1] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1525_Y[0] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan3_reg_1_Cmd[0] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1525_Y[1] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan3_reg_1_Cmd[1] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1525_Y[2] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan3_reg_1_Cmd[2] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1513_Y[0] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan3_reg_1_Data[0] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1513_Y[1] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan3_reg_1_Data[1] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1501_Y[0] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan3_reg_2_Cmd[0] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1501_Y[1] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan3_reg_2_Cmd[1] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1501_Y[2] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan3_reg_2_Cmd[2] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1489_Y[0] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan3_reg_2_Data[0] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1489_Y[1] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=Chan3_reg_2_Data[1] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1477_Y E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=InvSet_reg_0 R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1465_Y E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=InvSet_reg_1 R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1453_Y E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=InvSet_reg_2 R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1441_Y E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=ShrSet_reg_0 R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1429_Y E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=ShrSet_reg_1 R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1417_Y E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=ShrSet_reg_2 R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1405_Y E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=ExGntd_reg R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1393_Y[0] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=CurCmd_reg[0] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1393_Y[1] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=CurCmd_reg[1] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1393_Y[2] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=CurCmd_reg[2] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1381_Y[0] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=CurPtr_reg[0] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1381_Y[1] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=CurPtr_reg[1] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1369_Y[0] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=MemData_reg[0] R=reset
.subckt $_SDFFE_PP1P_ C=clock D=$procmux$1369_Y[1] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=MemData_reg[1] R=reset
.subckt $_SDFFE_PP0P_ C=clock D=$procmux$1357_Y[0] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=AuxData_reg[0] R=reset
.subckt $_SDFFE_PP1P_ C=clock D=$procmux$1357_Y[1] E=$auto$opt_dff.cc:194:make_patterns_logic$1819 Q=AuxData_reg[1] R=reset
.names io_en_a[2] $auto$rtlil.cc:2542:NotGate$5446
0 1
.names io_en_a[1] $auto$rtlil.cc:2542:NotGate$5448
0 1
.names io_en_a[3] $auto$rtlil.cc:2542:NotGate$5486
0 1
.names io_en_a[0] $auto$rtlil.cc:2542:NotGate$5450
0 1
.names io_en_a[4] $auto$rtlil.cc:2542:NotGate$5452
0 1
.names Cache_reg_1_State[0] $auto$rtlil.cc:2542:NotGate$5560
0 1
.names Cache_reg_2_State[0] $auto$rtlil.cc:2542:NotGate$5562
0 1
.names Cache_reg_2_State[1] $auto$rtlil.cc:2542:NotGate$5564
0 1
.names Cache_reg_1_State[1] $auto$rtlil.cc:2542:NotGate$5566
0 1
.names $auto$simplemap.cc:128:simplemap_reduce$3215 $auto$rtlil.cc:2542:NotGate$5452 $auto$simplemap.cc:257:simplemap_eqne$3210
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3306 $auto$rtlil.cc:2542:NotGate$5452 $auto$simplemap.cc:257:simplemap_eqne$3301
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3303[0] $auto$simplemap.cc:128:simplemap_reduce$3212[1] $auto$simplemap.cc:128:simplemap_reduce$3306
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3306 io_en_a[4] $auto$simplemap.cc:257:simplemap_eqne$3765
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3788 io_en_a[4] $auto$simplemap.cc:257:simplemap_eqne$3783
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3806 io_en_a[4] $auto$simplemap.cc:257:simplemap_eqne$3801
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3824 io_en_a[4] $auto$simplemap.cc:257:simplemap_eqne$3819
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3842 io_en_a[4] $auto$simplemap.cc:257:simplemap_eqne$3837
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3860 io_en_a[4] $auto$simplemap.cc:257:simplemap_eqne$3855
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3878 io_en_a[4] $auto$simplemap.cc:257:simplemap_eqne$3873
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3896 io_en_a[4] $auto$simplemap.cc:257:simplemap_eqne$3891
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3914 io_en_a[4] $auto$simplemap.cc:257:simplemap_eqne$3909
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3785[0] $auto$simplemap.cc:128:simplemap_reduce$3893[1] $auto$simplemap.cc:128:simplemap_reduce$3932
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3932 io_en_a[4] $auto$simplemap.cc:257:simplemap_eqne$3927
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3803[0] $auto$simplemap.cc:128:simplemap_reduce$3893[1] $auto$simplemap.cc:128:simplemap_reduce$3950
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3950 io_en_a[4] $auto$simplemap.cc:257:simplemap_eqne$3945
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3212[0] $auto$simplemap.cc:128:simplemap_reduce$3965[1] $auto$simplemap.cc:128:simplemap_reduce$3968
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3968 io_en_a[4] $auto$simplemap.cc:257:simplemap_eqne$3963
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3303[0] $auto$simplemap.cc:128:simplemap_reduce$3965[1] $auto$simplemap.cc:128:simplemap_reduce$3986
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3986 io_en_a[4] $auto$simplemap.cc:257:simplemap_eqne$3981
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3785[0] $auto$simplemap.cc:128:simplemap_reduce$3965[1] $auto$simplemap.cc:128:simplemap_reduce$4004
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$4004 io_en_a[4] $auto$simplemap.cc:257:simplemap_eqne$3999
1- 1
-1 1
.names $auto$rtlil.cc:2542:NotGate$5446 $auto$rtlil.cc:2542:NotGate$5486 $auto$simplemap.cc:128:simplemap_reduce$3965[1]
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3803[0] $auto$simplemap.cc:128:simplemap_reduce$3965[1] $auto$simplemap.cc:128:simplemap_reduce$4022
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$4022 io_en_a[4] $auto$simplemap.cc:257:simplemap_eqne$4017
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3785[0] $auto$simplemap.cc:128:simplemap_reduce$3212[1] $auto$simplemap.cc:128:simplemap_reduce$3788
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3788 $auto$rtlil.cc:2542:NotGate$5452 $auto$simplemap.cc:257:simplemap_eqne$4035
1- 1
-1 1
.names io_en_a[2] io_en_a[3] $auto$simplemap.cc:128:simplemap_reduce$3212[1]
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3803[0] $auto$simplemap.cc:128:simplemap_reduce$3212[1] $auto$simplemap.cc:128:simplemap_reduce$3806
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3806 $auto$rtlil.cc:2542:NotGate$5452 $auto$simplemap.cc:257:simplemap_eqne$4053
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3212[0] $auto$simplemap.cc:128:simplemap_reduce$3821[1] $auto$simplemap.cc:128:simplemap_reduce$3824
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3824 $auto$rtlil.cc:2542:NotGate$5452 $auto$simplemap.cc:257:simplemap_eqne$4071
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3303[0] $auto$simplemap.cc:128:simplemap_reduce$3821[1] $auto$simplemap.cc:128:simplemap_reduce$3842
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3842 $auto$rtlil.cc:2542:NotGate$5452 $auto$simplemap.cc:257:simplemap_eqne$4089
1- 1
-1 1
.names io_en_a[0] $auto$rtlil.cc:2542:NotGate$5448 $auto$simplemap.cc:128:simplemap_reduce$3785[0]
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3785[0] $auto$simplemap.cc:128:simplemap_reduce$3821[1] $auto$simplemap.cc:128:simplemap_reduce$3860
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3860 $auto$rtlil.cc:2542:NotGate$5452 $auto$simplemap.cc:257:simplemap_eqne$4107
1- 1
-1 1
.names $auto$rtlil.cc:2542:NotGate$5450 $auto$rtlil.cc:2542:NotGate$5448 $auto$simplemap.cc:128:simplemap_reduce$3803[0]
1- 1
-1 1
.names $auto$rtlil.cc:2542:NotGate$5446 io_en_a[3] $auto$simplemap.cc:128:simplemap_reduce$3821[1]
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3803[0] $auto$simplemap.cc:128:simplemap_reduce$3821[1] $auto$simplemap.cc:128:simplemap_reduce$3878
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3878 $auto$rtlil.cc:2542:NotGate$5452 $auto$simplemap.cc:257:simplemap_eqne$4125
1- 1
-1 1
.names io_en_a[0] io_en_a[1] $auto$simplemap.cc:128:simplemap_reduce$3212[0]
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3212[0] $auto$simplemap.cc:128:simplemap_reduce$3893[1] $auto$simplemap.cc:128:simplemap_reduce$3896
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3896 $auto$rtlil.cc:2542:NotGate$5452 $auto$simplemap.cc:257:simplemap_eqne$4143
1- 1
-1 1
.names $auto$rtlil.cc:2542:NotGate$5450 io_en_a[1] $auto$simplemap.cc:128:simplemap_reduce$3303[0]
1- 1
-1 1
.names io_en_a[2] $auto$rtlil.cc:2542:NotGate$5486 $auto$simplemap.cc:128:simplemap_reduce$3893[1]
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3303[0] $auto$simplemap.cc:128:simplemap_reduce$3893[1] $auto$simplemap.cc:128:simplemap_reduce$3914
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3914 $auto$rtlil.cc:2542:NotGate$5452 $auto$simplemap.cc:257:simplemap_eqne$4161
1- 1
-1 1
.names Cache_reg_1_State[0] $auto$rtlil.cc:2542:NotGate$5566 $auto$simplemap.cc:257:simplemap_eqne$4176
1- 1
-1 1
.names Cache_reg_2_State[0] $auto$rtlil.cc:2542:NotGate$5564 $auto$simplemap.cc:257:simplemap_eqne$4195
1- 1
-1 1
.names $auto$rtlil.cc:2542:NotGate$5562 Cache_reg_2_State[1] $auto$simplemap.cc:257:simplemap_eqne$4207
1- 1
-1 1
.names $auto$rtlil.cc:2542:NotGate$5560 Cache_reg_1_State[1] $auto$simplemap.cc:257:simplemap_eqne$4221
1- 1
-1 1
.names $auto$simplemap.cc:251:simplemap_eqne$4234[0] $auto$simplemap.cc:251:simplemap_eqne$4234[1] $auto$simplemap.cc:257:simplemap_eqne$4238
1- 1
-1 1
.names $auto$simplemap.cc:251:simplemap_eqne$4245[0] $auto$simplemap.cc:251:simplemap_eqne$4245[1] $auto$simplemap.cc:257:simplemap_eqne$4249
1- 1
-1 1
.names $auto$simplemap.cc:251:simplemap_eqne$4260[0] $auto$simplemap.cc:251:simplemap_eqne$4260[1] $auto$simplemap.cc:257:simplemap_eqne$4264
1- 1
-1 1
.names _T_32 _T_34 $auto$simplemap.cc:128:simplemap_reduce$4497[0]
1- 1
-1 1
.names _T _T_2 $auto$simplemap.cc:128:simplemap_reduce$4497[1]
1- 1
-1 1
.names _T_4 _T_6 $auto$simplemap.cc:128:simplemap_reduce$4497[2]
1- 1
-1 1
.names _T_8 _T_10 $auto$simplemap.cc:128:simplemap_reduce$4497[3]
1- 1
-1 1
.names _T_12 _T_14 $auto$simplemap.cc:128:simplemap_reduce$4497[4]
1- 1
-1 1
.names _T_16 _T_18 $auto$simplemap.cc:128:simplemap_reduce$4497[5]
1- 1
-1 1
.names _T_20 _T_22 $auto$simplemap.cc:128:simplemap_reduce$4497[6]
1- 1
-1 1
.names _T_24 _T_26 $auto$simplemap.cc:128:simplemap_reduce$4497[7]
1- 1
-1 1
.names _T_28 _T_30 $auto$simplemap.cc:128:simplemap_reduce$4497[8]
1- 1
-1 1
.names _T_36 _T_38 $auto$simplemap.cc:128:simplemap_reduce$4497[9]
1- 1
-1 1
.names _T_40 _T_42 $auto$simplemap.cc:128:simplemap_reduce$4497[10]
1- 1
-1 1
.names _T_44 rules_23_io_en_r $auto$simplemap.cc:128:simplemap_reduce$4497[11]
1- 1
-1 1
.names rules_24_io_en_r rules_25_io_en_r $auto$simplemap.cc:128:simplemap_reduce$4497[12]
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$4497[0] $auto$simplemap.cc:128:simplemap_reduce$4497[1] $auto$simplemap.cc:128:simplemap_reduce$4511[0]
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$4497[2] $auto$simplemap.cc:128:simplemap_reduce$4497[3] $auto$simplemap.cc:128:simplemap_reduce$4511[1]
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$4497[4] $auto$simplemap.cc:128:simplemap_reduce$4497[5] $auto$simplemap.cc:128:simplemap_reduce$4511[2]
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$4497[6] $auto$simplemap.cc:128:simplemap_reduce$4497[7] $auto$simplemap.cc:128:simplemap_reduce$4511[3]
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$4497[8] $auto$simplemap.cc:128:simplemap_reduce$4497[9] $auto$simplemap.cc:128:simplemap_reduce$4511[4]
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$4497[10] $auto$simplemap.cc:128:simplemap_reduce$4497[11] $auto$simplemap.cc:128:simplemap_reduce$4511[5]
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$4511[0] $auto$simplemap.cc:128:simplemap_reduce$4511[1] $auto$simplemap.cc:128:simplemap_reduce$4518[0]
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$4511[2] $auto$simplemap.cc:128:simplemap_reduce$4511[3] $auto$simplemap.cc:128:simplemap_reduce$4518[1]
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$4511[4] $auto$simplemap.cc:128:simplemap_reduce$4511[5] $auto$simplemap.cc:128:simplemap_reduce$4518[2]
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$4518[0] $auto$simplemap.cc:128:simplemap_reduce$4518[1] $auto$simplemap.cc:128:simplemap_reduce$4522[0]
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$4518[2] $auto$simplemap.cc:128:simplemap_reduce$4497[12] $auto$simplemap.cc:128:simplemap_reduce$4522[1]
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$4522[0] $auto$simplemap.cc:128:simplemap_reduce$4522[1] $auto$opt_dff.cc:194:make_patterns_logic$1819
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3212[0] $auto$simplemap.cc:128:simplemap_reduce$3212[1] $auto$simplemap.cc:128:simplemap_reduce$3215
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3215 io_en_a[4] $auto$simplemap.cc:169:logic_reduce$3755
1- 1
-1 1
.names Cache_reg_2_State[0] Cache_reg_2_State[1] $auto$simplemap.cc:169:logic_reduce$4185
1- 1
-1 1
.names Cache_reg_1_State[0] Cache_reg_1_State[1] $auto$simplemap.cc:169:logic_reduce$4214
1- 1
-1 1
.names $auto$simplemap.cc:257:simplemap_eqne$3210 _T_32
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$3301 _T_34
0 1
.names $auto$simplemap.cc:169:logic_reduce$3755 _T
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$3765 _T_2
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$3783 _T_4
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$3801 _T_6
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$3819 _T_8
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$3837 _T_10
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$3855 _T_12
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$3873 _T_14
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$3891 _T_16
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$3909 _T_18
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$3927 _T_20
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$3945 _T_22
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$3963 _T_24
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$3981 _T_26
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$3999 _T_28
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$4017 _T_30
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$4035 _T_36
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$4053 _T_38
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$4071 _T_40
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$4089 _T_42
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$4107 _T_44
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$4125 rules_23_io_en_r
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$4143 rules_24_io_en_r
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$4161 rules_25_io_en_r
0 1
.names $auto$simplemap.cc:169:logic_reduce$4185 $eq$protocol.sv:8996$1263_Y
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$4207 $eq$protocol.sv:8997$1268_Y
0 1
.names $auto$simplemap.cc:169:logic_reduce$4214 $eq$protocol.sv:9001$1275_Y
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$4221 $eq$protocol.sv:8996$1265_Y
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$4238 $eq$protocol.sv:9010$1292_Y
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$4249 $eq$protocol.sv:9010$1287_Y
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$4264 $eq$protocol.sv:9015$1301_Y
0 1
.names rules_0_io_Cache_out_0_State[0] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_0[0]
1-0 1
-11 1
.names rules_0_io_Cache_out_0_State[1] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_0[1]
1-0 1
-11 1
.names rules_0_io_Cache_out_0_Data[0] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_1[0]
1-0 1
-11 1
.names rules_0_io_Cache_out_0_Data[1] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_1[1]
1-0 1
-11 1
.names rules_0_io_Cache_out_1_State[0] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_2[0]
1-0 1
-11 1
.names rules_0_io_Cache_out_1_State[1] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_2[1]
1-0 1
-11 1
.names rules_0_io_Cache_out_1_Data[0] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_3[0]
1-0 1
-11 1
.names rules_0_io_Cache_out_1_Data[1] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_3[1]
1-0 1
-11 1
.names rules_0_io_Cache_out_2_State[0] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_4[0]
1-0 1
-11 1
.names rules_0_io_Cache_out_2_State[1] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_4[1]
1-0 1
-11 1
.names rules_0_io_Cache_out_2_Data[0] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_5[0]
1-0 1
-11 1
.names rules_0_io_Cache_out_2_Data[1] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_5[1]
1-0 1
-11 1
.names rules_0_io_Chan1_out_0_Cmd[0] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_6[0]
1-0 1
-11 1
.names rules_0_io_Chan1_out_0_Cmd[1] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_6[1]
1-0 1
-11 1
.names rules_0_io_Chan1_out_0_Cmd[2] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_6[2]
1-0 1
-11 1
.names rules_0_io_Chan1_out_0_Data[0] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_7[0]
1-0 1
-11 1
.names rules_0_io_Chan1_out_0_Data[1] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_7[1]
1-0 1
-11 1
.names rules_0_io_Chan1_out_1_Cmd[0] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_8[0]
1-0 1
-11 1
.names rules_0_io_Chan1_out_1_Cmd[1] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_8[1]
1-0 1
-11 1
.names rules_0_io_Chan1_out_1_Cmd[2] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_8[2]
1-0 1
-11 1
.names rules_0_io_Chan1_out_1_Data[0] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_9[0]
1-0 1
-11 1
.names rules_0_io_Chan1_out_1_Data[1] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_9[1]
1-0 1
-11 1
.names rules_0_io_Chan1_out_2_Cmd[0] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_10[0]
1-0 1
-11 1
.names rules_0_io_Chan1_out_2_Cmd[1] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_10[1]
1-0 1
-11 1
.names rules_0_io_Chan1_out_2_Cmd[2] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_10[2]
1-0 1
-11 1
.names rules_0_io_Chan1_out_2_Data[0] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_11[0]
1-0 1
-11 1
.names rules_0_io_Chan1_out_2_Data[1] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_11[1]
1-0 1
-11 1
.names rules_0_io_Chan2_out_0_Cmd[0] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_12[0]
1-0 1
-11 1
.names rules_0_io_Chan2_out_0_Cmd[1] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_12[1]
1-0 1
-11 1
.names rules_0_io_Chan2_out_0_Cmd[2] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_12[2]
1-0 1
-11 1
.names rules_0_io_Chan2_out_0_Data[0] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_13[0]
1-0 1
-11 1
.names rules_0_io_Chan2_out_0_Data[1] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_13[1]
1-0 1
-11 1
.names rules_0_io_Chan2_out_1_Cmd[0] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_14[0]
1-0 1
-11 1
.names rules_0_io_Chan2_out_1_Cmd[1] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_14[1]
1-0 1
-11 1
.names rules_0_io_Chan2_out_1_Cmd[2] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_14[2]
1-0 1
-11 1
.names rules_0_io_Chan2_out_1_Data[0] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_15[0]
1-0 1
-11 1
.names rules_0_io_Chan2_out_1_Data[1] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_15[1]
1-0 1
-11 1
.names rules_0_io_Chan2_out_2_Cmd[0] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_16[0]
1-0 1
-11 1
.names rules_0_io_Chan2_out_2_Cmd[1] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_16[1]
1-0 1
-11 1
.names rules_0_io_Chan2_out_2_Cmd[2] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_16[2]
1-0 1
-11 1
.names rules_0_io_Chan2_out_2_Data[0] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_17[0]
1-0 1
-11 1
.names rules_0_io_Chan2_out_2_Data[1] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_17[1]
1-0 1
-11 1
.names rules_0_io_Chan3_out_0_Cmd[0] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_18[0]
1-0 1
-11 1
.names rules_0_io_Chan3_out_0_Cmd[1] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_18[1]
1-0 1
-11 1
.names rules_0_io_Chan3_out_0_Cmd[2] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_18[2]
1-0 1
-11 1
.names rules_0_io_Chan3_out_0_Data[0] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_19[0]
1-0 1
-11 1
.names rules_0_io_Chan3_out_0_Data[1] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_19[1]
1-0 1
-11 1
.names rules_0_io_Chan3_out_1_Cmd[0] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_20[0]
1-0 1
-11 1
.names rules_0_io_Chan3_out_1_Cmd[1] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_20[1]
1-0 1
-11 1
.names rules_0_io_Chan3_out_1_Cmd[2] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_20[2]
1-0 1
-11 1
.names rules_0_io_Chan3_out_1_Data[0] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_21[0]
1-0 1
-11 1
.names rules_0_io_Chan3_out_1_Data[1] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_21[1]
1-0 1
-11 1
.names rules_0_io_Chan3_out_2_Cmd[0] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_22[0]
1-0 1
-11 1
.names rules_0_io_Chan3_out_2_Cmd[1] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_22[1]
1-0 1
-11 1
.names rules_0_io_Chan3_out_2_Cmd[2] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_22[2]
1-0 1
-11 1
.names rules_0_io_Chan3_out_2_Data[0] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_23[0]
1-0 1
-11 1
.names rules_0_io_Chan3_out_2_Data[1] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_23[1]
1-0 1
-11 1
.names rules_0_io_InvSet_out_0 $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_24
1-0 1
-11 1
.names rules_0_io_InvSet_out_1 $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_25
1-0 1
-11 1
.names rules_0_io_InvSet_out_2 $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_26
1-0 1
-11 1
.names rules_0_io_ShrSet_out_0 $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_27
1-0 1
-11 1
.names rules_0_io_ShrSet_out_1 $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_28
1-0 1
-11 1
.names rules_0_io_ShrSet_out_2 $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_29
1-0 1
-11 1
.names rules_0_io_ExGntd_out $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_30
1-0 1
-11 1
.names rules_0_io_CurCmd_out[0] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_31[0]
1-0 1
-11 1
.names rules_0_io_CurCmd_out[1] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_31[1]
1-0 1
-11 1
.names rules_0_io_CurCmd_out[2] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_31[2]
1-0 1
-11 1
.names rules_0_io_CurPtr_out[0] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_32[0]
1-0 1
-11 1
.names rules_0_io_CurPtr_out[1] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_32[1]
1-0 1
-11 1
.names rules_0_io_MemData_out[0] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_33[0]
1-0 1
-11 1
.names rules_0_io_MemData_out[1] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_33[1]
1-0 1
-11 1
.names rules_0_io_AuxData_out[0] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_34[0]
1-0 1
-11 1
.names rules_0_io_AuxData_out[1] $undef $auto$simplemap.cc:169:logic_reduce$3755 _GEN_34[1]
1-0 1
-11 1
.names rules_1_io_Cache_out_0_State[0] _GEN_0[0] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_35[0]
1-0 1
-11 1
.names rules_1_io_Cache_out_0_State[1] _GEN_0[1] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_35[1]
1-0 1
-11 1
.names rules_1_io_Cache_out_0_Data[0] _GEN_1[0] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_36[0]
1-0 1
-11 1
.names rules_1_io_Cache_out_0_Data[1] _GEN_1[1] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_36[1]
1-0 1
-11 1
.names rules_1_io_Cache_out_1_State[0] _GEN_2[0] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_37[0]
1-0 1
-11 1
.names rules_1_io_Cache_out_1_State[1] _GEN_2[1] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_37[1]
1-0 1
-11 1
.names rules_1_io_Cache_out_1_Data[0] _GEN_3[0] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_38[0]
1-0 1
-11 1
.names rules_1_io_Cache_out_1_Data[1] _GEN_3[1] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_38[1]
1-0 1
-11 1
.names rules_1_io_Cache_out_2_State[0] _GEN_4[0] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_39[0]
1-0 1
-11 1
.names rules_1_io_Cache_out_2_State[1] _GEN_4[1] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_39[1]
1-0 1
-11 1
.names rules_1_io_Cache_out_2_Data[0] _GEN_5[0] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_40[0]
1-0 1
-11 1
.names rules_1_io_Cache_out_2_Data[1] _GEN_5[1] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_40[1]
1-0 1
-11 1
.names rules_1_io_Chan1_out_0_Cmd[0] _GEN_6[0] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_41[0]
1-0 1
-11 1
.names rules_1_io_Chan1_out_0_Cmd[1] _GEN_6[1] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_41[1]
1-0 1
-11 1
.names rules_1_io_Chan1_out_0_Cmd[2] _GEN_6[2] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_41[2]
1-0 1
-11 1
.names rules_1_io_Chan1_out_0_Data[0] _GEN_7[0] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_42[0]
1-0 1
-11 1
.names rules_1_io_Chan1_out_0_Data[1] _GEN_7[1] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_42[1]
1-0 1
-11 1
.names rules_1_io_Chan1_out_1_Cmd[0] _GEN_8[0] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_43[0]
1-0 1
-11 1
.names rules_1_io_Chan1_out_1_Cmd[1] _GEN_8[1] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_43[1]
1-0 1
-11 1
.names rules_1_io_Chan1_out_1_Cmd[2] _GEN_8[2] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_43[2]
1-0 1
-11 1
.names rules_1_io_Chan1_out_1_Data[0] _GEN_9[0] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_44[0]
1-0 1
-11 1
.names rules_1_io_Chan1_out_1_Data[1] _GEN_9[1] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_44[1]
1-0 1
-11 1
.names rules_1_io_Chan1_out_2_Cmd[0] _GEN_10[0] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_45[0]
1-0 1
-11 1
.names rules_1_io_Chan1_out_2_Cmd[1] _GEN_10[1] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_45[1]
1-0 1
-11 1
.names rules_1_io_Chan1_out_2_Cmd[2] _GEN_10[2] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_45[2]
1-0 1
-11 1
.names rules_1_io_Chan1_out_2_Data[0] _GEN_11[0] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_46[0]
1-0 1
-11 1
.names rules_1_io_Chan1_out_2_Data[1] _GEN_11[1] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_46[1]
1-0 1
-11 1
.names rules_1_io_Chan2_out_0_Cmd[0] _GEN_12[0] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_47[0]
1-0 1
-11 1
.names rules_1_io_Chan2_out_0_Cmd[1] _GEN_12[1] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_47[1]
1-0 1
-11 1
.names rules_1_io_Chan2_out_0_Cmd[2] _GEN_12[2] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_47[2]
1-0 1
-11 1
.names rules_1_io_Chan2_out_0_Data[0] _GEN_13[0] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_48[0]
1-0 1
-11 1
.names rules_1_io_Chan2_out_0_Data[1] _GEN_13[1] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_48[1]
1-0 1
-11 1
.names rules_1_io_Chan2_out_1_Cmd[0] _GEN_14[0] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_49[0]
1-0 1
-11 1
.names rules_1_io_Chan2_out_1_Cmd[1] _GEN_14[1] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_49[1]
1-0 1
-11 1
.names rules_1_io_Chan2_out_1_Cmd[2] _GEN_14[2] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_49[2]
1-0 1
-11 1
.names rules_1_io_Chan2_out_1_Data[0] _GEN_15[0] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_50[0]
1-0 1
-11 1
.names rules_1_io_Chan2_out_1_Data[1] _GEN_15[1] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_50[1]
1-0 1
-11 1
.names rules_1_io_Chan2_out_2_Cmd[0] _GEN_16[0] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_51[0]
1-0 1
-11 1
.names rules_1_io_Chan2_out_2_Cmd[1] _GEN_16[1] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_51[1]
1-0 1
-11 1
.names rules_1_io_Chan2_out_2_Cmd[2] _GEN_16[2] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_51[2]
1-0 1
-11 1
.names rules_1_io_Chan2_out_2_Data[0] _GEN_17[0] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_52[0]
1-0 1
-11 1
.names rules_1_io_Chan2_out_2_Data[1] _GEN_17[1] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_52[1]
1-0 1
-11 1
.names rules_1_io_Chan3_out_0_Cmd[0] _GEN_18[0] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_53[0]
1-0 1
-11 1
.names rules_1_io_Chan3_out_0_Cmd[1] _GEN_18[1] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_53[1]
1-0 1
-11 1
.names rules_1_io_Chan3_out_0_Cmd[2] _GEN_18[2] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_53[2]
1-0 1
-11 1
.names rules_1_io_Chan3_out_0_Data[0] _GEN_19[0] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_54[0]
1-0 1
-11 1
.names rules_1_io_Chan3_out_0_Data[1] _GEN_19[1] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_54[1]
1-0 1
-11 1
.names rules_1_io_Chan3_out_1_Cmd[0] _GEN_20[0] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_55[0]
1-0 1
-11 1
.names rules_1_io_Chan3_out_1_Cmd[1] _GEN_20[1] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_55[1]
1-0 1
-11 1
.names rules_1_io_Chan3_out_1_Cmd[2] _GEN_20[2] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_55[2]
1-0 1
-11 1
.names rules_1_io_Chan3_out_1_Data[0] _GEN_21[0] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_56[0]
1-0 1
-11 1
.names rules_1_io_Chan3_out_1_Data[1] _GEN_21[1] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_56[1]
1-0 1
-11 1
.names rules_1_io_Chan3_out_2_Cmd[0] _GEN_22[0] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_57[0]
1-0 1
-11 1
.names rules_1_io_Chan3_out_2_Cmd[1] _GEN_22[1] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_57[1]
1-0 1
-11 1
.names rules_1_io_Chan3_out_2_Cmd[2] _GEN_22[2] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_57[2]
1-0 1
-11 1
.names rules_1_io_Chan3_out_2_Data[0] _GEN_23[0] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_58[0]
1-0 1
-11 1
.names rules_1_io_Chan3_out_2_Data[1] _GEN_23[1] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_58[1]
1-0 1
-11 1
.names rules_1_io_InvSet_out_0 _GEN_24 $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_59
1-0 1
-11 1
.names rules_1_io_InvSet_out_1 _GEN_25 $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_60
1-0 1
-11 1
.names rules_1_io_InvSet_out_2 _GEN_26 $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_61
1-0 1
-11 1
.names rules_1_io_ShrSet_out_0 _GEN_27 $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_62
1-0 1
-11 1
.names rules_1_io_ShrSet_out_1 _GEN_28 $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_63
1-0 1
-11 1
.names rules_1_io_ShrSet_out_2 _GEN_29 $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_64
1-0 1
-11 1
.names rules_1_io_ExGntd_out _GEN_30 $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_65
1-0 1
-11 1
.names rules_1_io_CurCmd_out[0] _GEN_31[0] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_66[0]
1-0 1
-11 1
.names rules_1_io_CurCmd_out[1] _GEN_31[1] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_66[1]
1-0 1
-11 1
.names rules_1_io_CurCmd_out[2] _GEN_31[2] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_66[2]
1-0 1
-11 1
.names rules_1_io_CurPtr_out[0] _GEN_32[0] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_67[0]
1-0 1
-11 1
.names rules_1_io_CurPtr_out[1] _GEN_32[1] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_67[1]
1-0 1
-11 1
.names rules_1_io_MemData_out[0] _GEN_33[0] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_68[0]
1-0 1
-11 1
.names rules_1_io_MemData_out[1] _GEN_33[1] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_68[1]
1-0 1
-11 1
.names rules_1_io_AuxData_out[0] _GEN_34[0] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_69[0]
1-0 1
-11 1
.names rules_1_io_AuxData_out[1] _GEN_34[1] $auto$simplemap.cc:257:simplemap_eqne$3765 _GEN_69[1]
1-0 1
-11 1
.names rules_2_io_Cache_out_0_State[0] _GEN_35[0] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_70[0]
1-0 1
-11 1
.names rules_2_io_Cache_out_0_State[1] _GEN_35[1] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_70[1]
1-0 1
-11 1
.names rules_2_io_Cache_out_0_Data[0] _GEN_36[0] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_71[0]
1-0 1
-11 1
.names rules_2_io_Cache_out_0_Data[1] _GEN_36[1] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_71[1]
1-0 1
-11 1
.names rules_2_io_Cache_out_1_State[0] _GEN_37[0] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_72[0]
1-0 1
-11 1
.names rules_2_io_Cache_out_1_State[1] _GEN_37[1] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_72[1]
1-0 1
-11 1
.names rules_2_io_Cache_out_1_Data[0] _GEN_38[0] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_73[0]
1-0 1
-11 1
.names rules_2_io_Cache_out_1_Data[1] _GEN_38[1] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_73[1]
1-0 1
-11 1
.names rules_2_io_Cache_out_2_State[0] _GEN_39[0] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_74[0]
1-0 1
-11 1
.names rules_2_io_Cache_out_2_State[1] _GEN_39[1] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_74[1]
1-0 1
-11 1
.names rules_2_io_Cache_out_2_Data[0] _GEN_40[0] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_75[0]
1-0 1
-11 1
.names rules_2_io_Cache_out_2_Data[1] _GEN_40[1] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_75[1]
1-0 1
-11 1
.names rules_2_io_Chan1_out_0_Cmd[0] _GEN_41[0] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_76[0]
1-0 1
-11 1
.names rules_2_io_Chan1_out_0_Cmd[1] _GEN_41[1] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_76[1]
1-0 1
-11 1
.names rules_2_io_Chan1_out_0_Cmd[2] _GEN_41[2] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_76[2]
1-0 1
-11 1
.names rules_2_io_Chan1_out_0_Data[0] _GEN_42[0] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_77[0]
1-0 1
-11 1
.names rules_2_io_Chan1_out_0_Data[1] _GEN_42[1] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_77[1]
1-0 1
-11 1
.names rules_2_io_Chan1_out_1_Cmd[0] _GEN_43[0] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_78[0]
1-0 1
-11 1
.names rules_2_io_Chan1_out_1_Cmd[1] _GEN_43[1] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_78[1]
1-0 1
-11 1
.names rules_2_io_Chan1_out_1_Cmd[2] _GEN_43[2] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_78[2]
1-0 1
-11 1
.names rules_2_io_Chan1_out_1_Data[0] _GEN_44[0] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_79[0]
1-0 1
-11 1
.names rules_2_io_Chan1_out_1_Data[1] _GEN_44[1] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_79[1]
1-0 1
-11 1
.names rules_2_io_Chan1_out_2_Cmd[0] _GEN_45[0] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_80[0]
1-0 1
-11 1
.names rules_2_io_Chan1_out_2_Cmd[1] _GEN_45[1] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_80[1]
1-0 1
-11 1
.names rules_2_io_Chan1_out_2_Cmd[2] _GEN_45[2] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_80[2]
1-0 1
-11 1
.names rules_2_io_Chan1_out_2_Data[0] _GEN_46[0] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_81[0]
1-0 1
-11 1
.names rules_2_io_Chan1_out_2_Data[1] _GEN_46[1] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_81[1]
1-0 1
-11 1
.names rules_2_io_Chan2_out_0_Cmd[0] _GEN_47[0] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_82[0]
1-0 1
-11 1
.names rules_2_io_Chan2_out_0_Cmd[1] _GEN_47[1] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_82[1]
1-0 1
-11 1
.names rules_2_io_Chan2_out_0_Cmd[2] _GEN_47[2] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_82[2]
1-0 1
-11 1
.names rules_2_io_Chan2_out_0_Data[0] _GEN_48[0] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_83[0]
1-0 1
-11 1
.names rules_2_io_Chan2_out_0_Data[1] _GEN_48[1] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_83[1]
1-0 1
-11 1
.names rules_2_io_Chan2_out_1_Cmd[0] _GEN_49[0] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_84[0]
1-0 1
-11 1
.names rules_2_io_Chan2_out_1_Cmd[1] _GEN_49[1] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_84[1]
1-0 1
-11 1
.names rules_2_io_Chan2_out_1_Cmd[2] _GEN_49[2] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_84[2]
1-0 1
-11 1
.names rules_2_io_Chan2_out_1_Data[0] _GEN_50[0] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_85[0]
1-0 1
-11 1
.names rules_2_io_Chan2_out_1_Data[1] _GEN_50[1] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_85[1]
1-0 1
-11 1
.names rules_2_io_Chan2_out_2_Cmd[0] _GEN_51[0] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_86[0]
1-0 1
-11 1
.names rules_2_io_Chan2_out_2_Cmd[1] _GEN_51[1] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_86[1]
1-0 1
-11 1
.names rules_2_io_Chan2_out_2_Cmd[2] _GEN_51[2] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_86[2]
1-0 1
-11 1
.names rules_2_io_Chan2_out_2_Data[0] _GEN_52[0] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_87[0]
1-0 1
-11 1
.names rules_2_io_Chan2_out_2_Data[1] _GEN_52[1] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_87[1]
1-0 1
-11 1
.names rules_2_io_Chan3_out_0_Cmd[0] _GEN_53[0] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_88[0]
1-0 1
-11 1
.names rules_2_io_Chan3_out_0_Cmd[1] _GEN_53[1] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_88[1]
1-0 1
-11 1
.names rules_2_io_Chan3_out_0_Cmd[2] _GEN_53[2] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_88[2]
1-0 1
-11 1
.names rules_2_io_Chan3_out_0_Data[0] _GEN_54[0] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_89[0]
1-0 1
-11 1
.names rules_2_io_Chan3_out_0_Data[1] _GEN_54[1] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_89[1]
1-0 1
-11 1
.names rules_2_io_Chan3_out_1_Cmd[0] _GEN_55[0] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_90[0]
1-0 1
-11 1
.names rules_2_io_Chan3_out_1_Cmd[1] _GEN_55[1] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_90[1]
1-0 1
-11 1
.names rules_2_io_Chan3_out_1_Cmd[2] _GEN_55[2] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_90[2]
1-0 1
-11 1
.names rules_2_io_Chan3_out_1_Data[0] _GEN_56[0] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_91[0]
1-0 1
-11 1
.names rules_2_io_Chan3_out_1_Data[1] _GEN_56[1] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_91[1]
1-0 1
-11 1
.names rules_2_io_Chan3_out_2_Cmd[0] _GEN_57[0] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_92[0]
1-0 1
-11 1
.names rules_2_io_Chan3_out_2_Cmd[1] _GEN_57[1] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_92[1]
1-0 1
-11 1
.names rules_2_io_Chan3_out_2_Cmd[2] _GEN_57[2] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_92[2]
1-0 1
-11 1
.names rules_2_io_Chan3_out_2_Data[0] _GEN_58[0] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_93[0]
1-0 1
-11 1
.names rules_2_io_Chan3_out_2_Data[1] _GEN_58[1] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_93[1]
1-0 1
-11 1
.names rules_2_io_InvSet_out_0 _GEN_59 $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_94
1-0 1
-11 1
.names rules_2_io_InvSet_out_1 _GEN_60 $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_95
1-0 1
-11 1
.names rules_2_io_InvSet_out_2 _GEN_61 $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_96
1-0 1
-11 1
.names rules_2_io_ShrSet_out_0 _GEN_62 $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_97
1-0 1
-11 1
.names rules_2_io_ShrSet_out_1 _GEN_63 $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_98
1-0 1
-11 1
.names rules_2_io_ShrSet_out_2 _GEN_64 $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_99
1-0 1
-11 1
.names rules_2_io_ExGntd_out _GEN_65 $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_100
1-0 1
-11 1
.names rules_2_io_CurCmd_out[0] _GEN_66[0] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_101[0]
1-0 1
-11 1
.names rules_2_io_CurCmd_out[1] _GEN_66[1] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_101[1]
1-0 1
-11 1
.names rules_2_io_CurCmd_out[2] _GEN_66[2] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_101[2]
1-0 1
-11 1
.names rules_2_io_CurPtr_out[0] _GEN_67[0] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_102[0]
1-0 1
-11 1
.names rules_2_io_CurPtr_out[1] _GEN_67[1] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_102[1]
1-0 1
-11 1
.names rules_2_io_MemData_out[0] _GEN_68[0] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_103[0]
1-0 1
-11 1
.names rules_2_io_MemData_out[1] _GEN_68[1] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_103[1]
1-0 1
-11 1
.names rules_2_io_AuxData_out[0] _GEN_69[0] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_104[0]
1-0 1
-11 1
.names rules_2_io_AuxData_out[1] _GEN_69[1] $auto$simplemap.cc:257:simplemap_eqne$3783 _GEN_104[1]
1-0 1
-11 1
.names rules_3_io_Cache_out_0_State[0] _GEN_70[0] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_105[0]
1-0 1
-11 1
.names rules_3_io_Cache_out_0_State[1] _GEN_70[1] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_105[1]
1-0 1
-11 1
.names rules_3_io_Cache_out_0_Data[0] _GEN_71[0] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_106[0]
1-0 1
-11 1
.names rules_3_io_Cache_out_0_Data[1] _GEN_71[1] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_106[1]
1-0 1
-11 1
.names rules_3_io_Cache_out_1_State[0] _GEN_72[0] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_107[0]
1-0 1
-11 1
.names rules_3_io_Cache_out_1_State[1] _GEN_72[1] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_107[1]
1-0 1
-11 1
.names rules_3_io_Cache_out_1_Data[0] _GEN_73[0] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_108[0]
1-0 1
-11 1
.names rules_3_io_Cache_out_1_Data[1] _GEN_73[1] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_108[1]
1-0 1
-11 1
.names rules_3_io_Cache_out_2_State[0] _GEN_74[0] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_109[0]
1-0 1
-11 1
.names rules_3_io_Cache_out_2_State[1] _GEN_74[1] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_109[1]
1-0 1
-11 1
.names rules_3_io_Cache_out_2_Data[0] _GEN_75[0] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_110[0]
1-0 1
-11 1
.names rules_3_io_Cache_out_2_Data[1] _GEN_75[1] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_110[1]
1-0 1
-11 1
.names rules_3_io_Chan1_out_0_Cmd[0] _GEN_76[0] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_111[0]
1-0 1
-11 1
.names rules_3_io_Chan1_out_0_Cmd[1] _GEN_76[1] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_111[1]
1-0 1
-11 1
.names rules_3_io_Chan1_out_0_Cmd[2] _GEN_76[2] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_111[2]
1-0 1
-11 1
.names rules_3_io_Chan1_out_0_Data[0] _GEN_77[0] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_112[0]
1-0 1
-11 1
.names rules_3_io_Chan1_out_0_Data[1] _GEN_77[1] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_112[1]
1-0 1
-11 1
.names rules_3_io_Chan1_out_1_Cmd[0] _GEN_78[0] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_113[0]
1-0 1
-11 1
.names rules_3_io_Chan1_out_1_Cmd[1] _GEN_78[1] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_113[1]
1-0 1
-11 1
.names rules_3_io_Chan1_out_1_Cmd[2] _GEN_78[2] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_113[2]
1-0 1
-11 1
.names rules_3_io_Chan1_out_1_Data[0] _GEN_79[0] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_114[0]
1-0 1
-11 1
.names rules_3_io_Chan1_out_1_Data[1] _GEN_79[1] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_114[1]
1-0 1
-11 1
.names rules_3_io_Chan1_out_2_Cmd[0] _GEN_80[0] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_115[0]
1-0 1
-11 1
.names rules_3_io_Chan1_out_2_Cmd[1] _GEN_80[1] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_115[1]
1-0 1
-11 1
.names rules_3_io_Chan1_out_2_Cmd[2] _GEN_80[2] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_115[2]
1-0 1
-11 1
.names rules_3_io_Chan1_out_2_Data[0] _GEN_81[0] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_116[0]
1-0 1
-11 1
.names rules_3_io_Chan1_out_2_Data[1] _GEN_81[1] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_116[1]
1-0 1
-11 1
.names rules_3_io_Chan2_out_0_Cmd[0] _GEN_82[0] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_117[0]
1-0 1
-11 1
.names rules_3_io_Chan2_out_0_Cmd[1] _GEN_82[1] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_117[1]
1-0 1
-11 1
.names rules_3_io_Chan2_out_0_Cmd[2] _GEN_82[2] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_117[2]
1-0 1
-11 1
.names rules_3_io_Chan2_out_0_Data[0] _GEN_83[0] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_118[0]
1-0 1
-11 1
.names rules_3_io_Chan2_out_0_Data[1] _GEN_83[1] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_118[1]
1-0 1
-11 1
.names rules_3_io_Chan2_out_1_Cmd[0] _GEN_84[0] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_119[0]
1-0 1
-11 1
.names rules_3_io_Chan2_out_1_Cmd[1] _GEN_84[1] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_119[1]
1-0 1
-11 1
.names rules_3_io_Chan2_out_1_Cmd[2] _GEN_84[2] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_119[2]
1-0 1
-11 1
.names rules_3_io_Chan2_out_1_Data[0] _GEN_85[0] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_120[0]
1-0 1
-11 1
.names rules_3_io_Chan2_out_1_Data[1] _GEN_85[1] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_120[1]
1-0 1
-11 1
.names rules_3_io_Chan2_out_2_Cmd[0] _GEN_86[0] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_121[0]
1-0 1
-11 1
.names rules_3_io_Chan2_out_2_Cmd[1] _GEN_86[1] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_121[1]
1-0 1
-11 1
.names rules_3_io_Chan2_out_2_Cmd[2] _GEN_86[2] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_121[2]
1-0 1
-11 1
.names rules_3_io_Chan2_out_2_Data[0] _GEN_87[0] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_122[0]
1-0 1
-11 1
.names rules_3_io_Chan2_out_2_Data[1] _GEN_87[1] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_122[1]
1-0 1
-11 1
.names rules_3_io_Chan3_out_0_Cmd[0] _GEN_88[0] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_123[0]
1-0 1
-11 1
.names rules_3_io_Chan3_out_0_Cmd[1] _GEN_88[1] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_123[1]
1-0 1
-11 1
.names rules_3_io_Chan3_out_0_Cmd[2] _GEN_88[2] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_123[2]
1-0 1
-11 1
.names rules_3_io_Chan3_out_0_Data[0] _GEN_89[0] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_124[0]
1-0 1
-11 1
.names rules_3_io_Chan3_out_0_Data[1] _GEN_89[1] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_124[1]
1-0 1
-11 1
.names rules_3_io_Chan3_out_1_Cmd[0] _GEN_90[0] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_125[0]
1-0 1
-11 1
.names rules_3_io_Chan3_out_1_Cmd[1] _GEN_90[1] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_125[1]
1-0 1
-11 1
.names rules_3_io_Chan3_out_1_Cmd[2] _GEN_90[2] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_125[2]
1-0 1
-11 1
.names rules_3_io_Chan3_out_1_Data[0] _GEN_91[0] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_126[0]
1-0 1
-11 1
.names rules_3_io_Chan3_out_1_Data[1] _GEN_91[1] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_126[1]
1-0 1
-11 1
.names rules_3_io_Chan3_out_2_Cmd[0] _GEN_92[0] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_127[0]
1-0 1
-11 1
.names rules_3_io_Chan3_out_2_Cmd[1] _GEN_92[1] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_127[1]
1-0 1
-11 1
.names rules_3_io_Chan3_out_2_Cmd[2] _GEN_92[2] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_127[2]
1-0 1
-11 1
.names rules_3_io_Chan3_out_2_Data[0] _GEN_93[0] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_128[0]
1-0 1
-11 1
.names rules_3_io_Chan3_out_2_Data[1] _GEN_93[1] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_128[1]
1-0 1
-11 1
.names rules_3_io_InvSet_out_0 _GEN_94 $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_129
1-0 1
-11 1
.names rules_3_io_InvSet_out_1 _GEN_95 $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_130
1-0 1
-11 1
.names rules_3_io_InvSet_out_2 _GEN_96 $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_131
1-0 1
-11 1
.names rules_3_io_ShrSet_out_0 _GEN_97 $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_132
1-0 1
-11 1
.names rules_3_io_ShrSet_out_1 _GEN_98 $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_133
1-0 1
-11 1
.names rules_3_io_ShrSet_out_2 _GEN_99 $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_134
1-0 1
-11 1
.names rules_3_io_ExGntd_out _GEN_100 $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_135
1-0 1
-11 1
.names rules_3_io_CurCmd_out[0] _GEN_101[0] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_136[0]
1-0 1
-11 1
.names rules_3_io_CurCmd_out[1] _GEN_101[1] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_136[1]
1-0 1
-11 1
.names rules_3_io_CurCmd_out[2] _GEN_101[2] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_136[2]
1-0 1
-11 1
.names rules_3_io_CurPtr_out[0] _GEN_102[0] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_137[0]
1-0 1
-11 1
.names rules_3_io_CurPtr_out[1] _GEN_102[1] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_137[1]
1-0 1
-11 1
.names rules_3_io_MemData_out[0] _GEN_103[0] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_138[0]
1-0 1
-11 1
.names rules_3_io_MemData_out[1] _GEN_103[1] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_138[1]
1-0 1
-11 1
.names rules_3_io_AuxData_out[0] _GEN_104[0] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_139[0]
1-0 1
-11 1
.names rules_3_io_AuxData_out[1] _GEN_104[1] $auto$simplemap.cc:257:simplemap_eqne$3801 _GEN_139[1]
1-0 1
-11 1
.names rules_4_io_Cache_out_0_State[0] _GEN_105[0] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_140[0]
1-0 1
-11 1
.names rules_4_io_Cache_out_0_State[1] _GEN_105[1] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_140[1]
1-0 1
-11 1
.names rules_4_io_Cache_out_0_Data[0] _GEN_106[0] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_141[0]
1-0 1
-11 1
.names rules_4_io_Cache_out_0_Data[1] _GEN_106[1] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_141[1]
1-0 1
-11 1
.names rules_4_io_Cache_out_1_State[0] _GEN_107[0] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_142[0]
1-0 1
-11 1
.names rules_4_io_Cache_out_1_State[1] _GEN_107[1] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_142[1]
1-0 1
-11 1
.names rules_4_io_Cache_out_1_Data[0] _GEN_108[0] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_143[0]
1-0 1
-11 1
.names rules_4_io_Cache_out_1_Data[1] _GEN_108[1] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_143[1]
1-0 1
-11 1
.names rules_4_io_Cache_out_2_State[0] _GEN_109[0] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_144[0]
1-0 1
-11 1
.names rules_4_io_Cache_out_2_State[1] _GEN_109[1] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_144[1]
1-0 1
-11 1
.names rules_4_io_Cache_out_2_Data[0] _GEN_110[0] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_145[0]
1-0 1
-11 1
.names rules_4_io_Cache_out_2_Data[1] _GEN_110[1] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_145[1]
1-0 1
-11 1
.names rules_4_io_Chan1_out_0_Cmd[0] _GEN_111[0] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_146[0]
1-0 1
-11 1
.names rules_4_io_Chan1_out_0_Cmd[1] _GEN_111[1] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_146[1]
1-0 1
-11 1
.names rules_4_io_Chan1_out_0_Cmd[2] _GEN_111[2] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_146[2]
1-0 1
-11 1
.names rules_4_io_Chan1_out_0_Data[0] _GEN_112[0] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_147[0]
1-0 1
-11 1
.names rules_4_io_Chan1_out_0_Data[1] _GEN_112[1] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_147[1]
1-0 1
-11 1
.names rules_4_io_Chan1_out_1_Cmd[0] _GEN_113[0] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_148[0]
1-0 1
-11 1
.names rules_4_io_Chan1_out_1_Cmd[1] _GEN_113[1] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_148[1]
1-0 1
-11 1
.names rules_4_io_Chan1_out_1_Cmd[2] _GEN_113[2] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_148[2]
1-0 1
-11 1
.names rules_4_io_Chan1_out_1_Data[0] _GEN_114[0] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_149[0]
1-0 1
-11 1
.names rules_4_io_Chan1_out_1_Data[1] _GEN_114[1] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_149[1]
1-0 1
-11 1
.names rules_4_io_Chan1_out_2_Cmd[0] _GEN_115[0] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_150[0]
1-0 1
-11 1
.names rules_4_io_Chan1_out_2_Cmd[1] _GEN_115[1] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_150[1]
1-0 1
-11 1
.names rules_4_io_Chan1_out_2_Cmd[2] _GEN_115[2] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_150[2]
1-0 1
-11 1
.names rules_4_io_Chan1_out_2_Data[0] _GEN_116[0] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_151[0]
1-0 1
-11 1
.names rules_4_io_Chan1_out_2_Data[1] _GEN_116[1] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_151[1]
1-0 1
-11 1
.names rules_4_io_Chan2_out_0_Cmd[0] _GEN_117[0] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_152[0]
1-0 1
-11 1
.names rules_4_io_Chan2_out_0_Cmd[1] _GEN_117[1] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_152[1]
1-0 1
-11 1
.names rules_4_io_Chan2_out_0_Cmd[2] _GEN_117[2] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_152[2]
1-0 1
-11 1
.names rules_4_io_Chan2_out_0_Data[0] _GEN_118[0] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_153[0]
1-0 1
-11 1
.names rules_4_io_Chan2_out_0_Data[1] _GEN_118[1] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_153[1]
1-0 1
-11 1
.names rules_4_io_Chan2_out_1_Cmd[0] _GEN_119[0] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_154[0]
1-0 1
-11 1
.names rules_4_io_Chan2_out_1_Cmd[1] _GEN_119[1] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_154[1]
1-0 1
-11 1
.names rules_4_io_Chan2_out_1_Cmd[2] _GEN_119[2] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_154[2]
1-0 1
-11 1
.names rules_4_io_Chan2_out_1_Data[0] _GEN_120[0] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_155[0]
1-0 1
-11 1
.names rules_4_io_Chan2_out_1_Data[1] _GEN_120[1] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_155[1]
1-0 1
-11 1
.names rules_4_io_Chan2_out_2_Cmd[0] _GEN_121[0] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_156[0]
1-0 1
-11 1
.names rules_4_io_Chan2_out_2_Cmd[1] _GEN_121[1] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_156[1]
1-0 1
-11 1
.names rules_4_io_Chan2_out_2_Cmd[2] _GEN_121[2] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_156[2]
1-0 1
-11 1
.names rules_4_io_Chan2_out_2_Data[0] _GEN_122[0] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_157[0]
1-0 1
-11 1
.names rules_4_io_Chan2_out_2_Data[1] _GEN_122[1] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_157[1]
1-0 1
-11 1
.names rules_4_io_Chan3_out_0_Cmd[0] _GEN_123[0] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_158[0]
1-0 1
-11 1
.names rules_4_io_Chan3_out_0_Cmd[1] _GEN_123[1] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_158[1]
1-0 1
-11 1
.names rules_4_io_Chan3_out_0_Cmd[2] _GEN_123[2] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_158[2]
1-0 1
-11 1
.names rules_4_io_Chan3_out_0_Data[0] _GEN_124[0] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_159[0]
1-0 1
-11 1
.names rules_4_io_Chan3_out_0_Data[1] _GEN_124[1] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_159[1]
1-0 1
-11 1
.names rules_4_io_Chan3_out_1_Cmd[0] _GEN_125[0] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_160[0]
1-0 1
-11 1
.names rules_4_io_Chan3_out_1_Cmd[1] _GEN_125[1] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_160[1]
1-0 1
-11 1
.names rules_4_io_Chan3_out_1_Cmd[2] _GEN_125[2] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_160[2]
1-0 1
-11 1
.names rules_4_io_Chan3_out_1_Data[0] _GEN_126[0] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_161[0]
1-0 1
-11 1
.names rules_4_io_Chan3_out_1_Data[1] _GEN_126[1] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_161[1]
1-0 1
-11 1
.names rules_4_io_Chan3_out_2_Cmd[0] _GEN_127[0] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_162[0]
1-0 1
-11 1
.names rules_4_io_Chan3_out_2_Cmd[1] _GEN_127[1] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_162[1]
1-0 1
-11 1
.names rules_4_io_Chan3_out_2_Cmd[2] _GEN_127[2] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_162[2]
1-0 1
-11 1
.names rules_4_io_Chan3_out_2_Data[0] _GEN_128[0] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_163[0]
1-0 1
-11 1
.names rules_4_io_Chan3_out_2_Data[1] _GEN_128[1] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_163[1]
1-0 1
-11 1
.names rules_4_io_InvSet_out_0 _GEN_129 $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_164
1-0 1
-11 1
.names rules_4_io_InvSet_out_1 _GEN_130 $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_165
1-0 1
-11 1
.names rules_4_io_InvSet_out_2 _GEN_131 $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_166
1-0 1
-11 1
.names rules_4_io_ShrSet_out_0 _GEN_132 $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_167
1-0 1
-11 1
.names rules_4_io_ShrSet_out_1 _GEN_133 $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_168
1-0 1
-11 1
.names rules_4_io_ShrSet_out_2 _GEN_134 $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_169
1-0 1
-11 1
.names rules_4_io_ExGntd_out _GEN_135 $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_170
1-0 1
-11 1
.names rules_4_io_CurCmd_out[0] _GEN_136[0] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_171[0]
1-0 1
-11 1
.names rules_4_io_CurCmd_out[1] _GEN_136[1] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_171[1]
1-0 1
-11 1
.names rules_4_io_CurCmd_out[2] _GEN_136[2] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_171[2]
1-0 1
-11 1
.names rules_4_io_CurPtr_out[0] _GEN_137[0] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_172[0]
1-0 1
-11 1
.names rules_4_io_CurPtr_out[1] _GEN_137[1] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_172[1]
1-0 1
-11 1
.names rules_4_io_MemData_out[0] _GEN_138[0] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_173[0]
1-0 1
-11 1
.names rules_4_io_MemData_out[1] _GEN_138[1] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_173[1]
1-0 1
-11 1
.names rules_4_io_AuxData_out[0] _GEN_139[0] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_174[0]
1-0 1
-11 1
.names rules_4_io_AuxData_out[1] _GEN_139[1] $auto$simplemap.cc:257:simplemap_eqne$3819 _GEN_174[1]
1-0 1
-11 1
.names rules_5_io_Cache_out_0_State[0] _GEN_140[0] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_175[0]
1-0 1
-11 1
.names rules_5_io_Cache_out_0_State[1] _GEN_140[1] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_175[1]
1-0 1
-11 1
.names rules_5_io_Cache_out_0_Data[0] _GEN_141[0] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_176[0]
1-0 1
-11 1
.names rules_5_io_Cache_out_0_Data[1] _GEN_141[1] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_176[1]
1-0 1
-11 1
.names rules_5_io_Cache_out_1_State[0] _GEN_142[0] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_177[0]
1-0 1
-11 1
.names rules_5_io_Cache_out_1_State[1] _GEN_142[1] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_177[1]
1-0 1
-11 1
.names rules_5_io_Cache_out_1_Data[0] _GEN_143[0] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_178[0]
1-0 1
-11 1
.names rules_5_io_Cache_out_1_Data[1] _GEN_143[1] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_178[1]
1-0 1
-11 1
.names rules_5_io_Cache_out_2_State[0] _GEN_144[0] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_179[0]
1-0 1
-11 1
.names rules_5_io_Cache_out_2_State[1] _GEN_144[1] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_179[1]
1-0 1
-11 1
.names rules_5_io_Cache_out_2_Data[0] _GEN_145[0] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_180[0]
1-0 1
-11 1
.names rules_5_io_Cache_out_2_Data[1] _GEN_145[1] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_180[1]
1-0 1
-11 1
.names rules_5_io_Chan1_out_0_Cmd[0] _GEN_146[0] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_181[0]
1-0 1
-11 1
.names rules_5_io_Chan1_out_0_Cmd[1] _GEN_146[1] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_181[1]
1-0 1
-11 1
.names rules_5_io_Chan1_out_0_Cmd[2] _GEN_146[2] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_181[2]
1-0 1
-11 1
.names rules_5_io_Chan1_out_0_Data[0] _GEN_147[0] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_182[0]
1-0 1
-11 1
.names rules_5_io_Chan1_out_0_Data[1] _GEN_147[1] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_182[1]
1-0 1
-11 1
.names rules_5_io_Chan1_out_1_Cmd[0] _GEN_148[0] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_183[0]
1-0 1
-11 1
.names rules_5_io_Chan1_out_1_Cmd[1] _GEN_148[1] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_183[1]
1-0 1
-11 1
.names rules_5_io_Chan1_out_1_Cmd[2] _GEN_148[2] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_183[2]
1-0 1
-11 1
.names rules_5_io_Chan1_out_1_Data[0] _GEN_149[0] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_184[0]
1-0 1
-11 1
.names rules_5_io_Chan1_out_1_Data[1] _GEN_149[1] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_184[1]
1-0 1
-11 1
.names rules_5_io_Chan1_out_2_Cmd[0] _GEN_150[0] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_185[0]
1-0 1
-11 1
.names rules_5_io_Chan1_out_2_Cmd[1] _GEN_150[1] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_185[1]
1-0 1
-11 1
.names rules_5_io_Chan1_out_2_Cmd[2] _GEN_150[2] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_185[2]
1-0 1
-11 1
.names rules_5_io_Chan1_out_2_Data[0] _GEN_151[0] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_186[0]
1-0 1
-11 1
.names rules_5_io_Chan1_out_2_Data[1] _GEN_151[1] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_186[1]
1-0 1
-11 1
.names rules_5_io_Chan2_out_0_Cmd[0] _GEN_152[0] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_187[0]
1-0 1
-11 1
.names rules_5_io_Chan2_out_0_Cmd[1] _GEN_152[1] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_187[1]
1-0 1
-11 1
.names rules_5_io_Chan2_out_0_Cmd[2] _GEN_152[2] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_187[2]
1-0 1
-11 1
.names rules_5_io_Chan2_out_0_Data[0] _GEN_153[0] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_188[0]
1-0 1
-11 1
.names rules_5_io_Chan2_out_0_Data[1] _GEN_153[1] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_188[1]
1-0 1
-11 1
.names rules_5_io_Chan2_out_1_Cmd[0] _GEN_154[0] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_189[0]
1-0 1
-11 1
.names rules_5_io_Chan2_out_1_Cmd[1] _GEN_154[1] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_189[1]
1-0 1
-11 1
.names rules_5_io_Chan2_out_1_Cmd[2] _GEN_154[2] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_189[2]
1-0 1
-11 1
.names rules_5_io_Chan2_out_1_Data[0] _GEN_155[0] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_190[0]
1-0 1
-11 1
.names rules_5_io_Chan2_out_1_Data[1] _GEN_155[1] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_190[1]
1-0 1
-11 1
.names rules_5_io_Chan2_out_2_Cmd[0] _GEN_156[0] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_191[0]
1-0 1
-11 1
.names rules_5_io_Chan2_out_2_Cmd[1] _GEN_156[1] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_191[1]
1-0 1
-11 1
.names rules_5_io_Chan2_out_2_Cmd[2] _GEN_156[2] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_191[2]
1-0 1
-11 1
.names rules_5_io_Chan2_out_2_Data[0] _GEN_157[0] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_192[0]
1-0 1
-11 1
.names rules_5_io_Chan2_out_2_Data[1] _GEN_157[1] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_192[1]
1-0 1
-11 1
.names rules_5_io_Chan3_out_0_Cmd[0] _GEN_158[0] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_193[0]
1-0 1
-11 1
.names rules_5_io_Chan3_out_0_Cmd[1] _GEN_158[1] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_193[1]
1-0 1
-11 1
.names rules_5_io_Chan3_out_0_Cmd[2] _GEN_158[2] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_193[2]
1-0 1
-11 1
.names rules_5_io_Chan3_out_0_Data[0] _GEN_159[0] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_194[0]
1-0 1
-11 1
.names rules_5_io_Chan3_out_0_Data[1] _GEN_159[1] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_194[1]
1-0 1
-11 1
.names rules_5_io_Chan3_out_1_Cmd[0] _GEN_160[0] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_195[0]
1-0 1
-11 1
.names rules_5_io_Chan3_out_1_Cmd[1] _GEN_160[1] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_195[1]
1-0 1
-11 1
.names rules_5_io_Chan3_out_1_Cmd[2] _GEN_160[2] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_195[2]
1-0 1
-11 1
.names rules_5_io_Chan3_out_1_Data[0] _GEN_161[0] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_196[0]
1-0 1
-11 1
.names rules_5_io_Chan3_out_1_Data[1] _GEN_161[1] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_196[1]
1-0 1
-11 1
.names rules_5_io_Chan3_out_2_Cmd[0] _GEN_162[0] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_197[0]
1-0 1
-11 1
.names rules_5_io_Chan3_out_2_Cmd[1] _GEN_162[1] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_197[1]
1-0 1
-11 1
.names rules_5_io_Chan3_out_2_Cmd[2] _GEN_162[2] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_197[2]
1-0 1
-11 1
.names rules_5_io_Chan3_out_2_Data[0] _GEN_163[0] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_198[0]
1-0 1
-11 1
.names rules_5_io_Chan3_out_2_Data[1] _GEN_163[1] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_198[1]
1-0 1
-11 1
.names rules_5_io_InvSet_out_0 _GEN_164 $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_199
1-0 1
-11 1
.names rules_5_io_InvSet_out_1 _GEN_165 $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_200
1-0 1
-11 1
.names rules_5_io_InvSet_out_2 _GEN_166 $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_201
1-0 1
-11 1
.names rules_5_io_ShrSet_out_0 _GEN_167 $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_202
1-0 1
-11 1
.names rules_5_io_ShrSet_out_1 _GEN_168 $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_203
1-0 1
-11 1
.names rules_5_io_ShrSet_out_2 _GEN_169 $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_204
1-0 1
-11 1
.names rules_5_io_ExGntd_out _GEN_170 $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_205
1-0 1
-11 1
.names rules_5_io_CurCmd_out[0] _GEN_171[0] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_206[0]
1-0 1
-11 1
.names rules_5_io_CurCmd_out[1] _GEN_171[1] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_206[1]
1-0 1
-11 1
.names rules_5_io_CurCmd_out[2] _GEN_171[2] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_206[2]
1-0 1
-11 1
.names rules_5_io_CurPtr_out[0] _GEN_172[0] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_207[0]
1-0 1
-11 1
.names rules_5_io_CurPtr_out[1] _GEN_172[1] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_207[1]
1-0 1
-11 1
.names rules_5_io_MemData_out[0] _GEN_173[0] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_208[0]
1-0 1
-11 1
.names rules_5_io_MemData_out[1] _GEN_173[1] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_208[1]
1-0 1
-11 1
.names rules_5_io_AuxData_out[0] _GEN_174[0] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_209[0]
1-0 1
-11 1
.names rules_5_io_AuxData_out[1] _GEN_174[1] $auto$simplemap.cc:257:simplemap_eqne$3837 _GEN_209[1]
1-0 1
-11 1
.names rules_6_io_Cache_out_0_State[0] _GEN_175[0] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_210[0]
1-0 1
-11 1
.names rules_6_io_Cache_out_0_State[1] _GEN_175[1] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_210[1]
1-0 1
-11 1
.names rules_6_io_Cache_out_0_Data[0] _GEN_176[0] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_211[0]
1-0 1
-11 1
.names rules_6_io_Cache_out_0_Data[1] _GEN_176[1] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_211[1]
1-0 1
-11 1
.names rules_6_io_Cache_out_1_State[0] _GEN_177[0] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_212[0]
1-0 1
-11 1
.names rules_6_io_Cache_out_1_State[1] _GEN_177[1] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_212[1]
1-0 1
-11 1
.names rules_6_io_Cache_out_1_Data[0] _GEN_178[0] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_213[0]
1-0 1
-11 1
.names rules_6_io_Cache_out_1_Data[1] _GEN_178[1] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_213[1]
1-0 1
-11 1
.names rules_6_io_Cache_out_2_State[0] _GEN_179[0] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_214[0]
1-0 1
-11 1
.names rules_6_io_Cache_out_2_State[1] _GEN_179[1] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_214[1]
1-0 1
-11 1
.names rules_6_io_Cache_out_2_Data[0] _GEN_180[0] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_215[0]
1-0 1
-11 1
.names rules_6_io_Cache_out_2_Data[1] _GEN_180[1] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_215[1]
1-0 1
-11 1
.names rules_6_io_Chan1_out_0_Cmd[0] _GEN_181[0] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_216[0]
1-0 1
-11 1
.names rules_6_io_Chan1_out_0_Cmd[1] _GEN_181[1] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_216[1]
1-0 1
-11 1
.names rules_6_io_Chan1_out_0_Cmd[2] _GEN_181[2] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_216[2]
1-0 1
-11 1
.names rules_6_io_Chan1_out_0_Data[0] _GEN_182[0] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_217[0]
1-0 1
-11 1
.names rules_6_io_Chan1_out_0_Data[1] _GEN_182[1] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_217[1]
1-0 1
-11 1
.names rules_6_io_Chan1_out_1_Cmd[0] _GEN_183[0] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_218[0]
1-0 1
-11 1
.names rules_6_io_Chan1_out_1_Cmd[1] _GEN_183[1] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_218[1]
1-0 1
-11 1
.names rules_6_io_Chan1_out_1_Cmd[2] _GEN_183[2] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_218[2]
1-0 1
-11 1
.names rules_6_io_Chan1_out_1_Data[0] _GEN_184[0] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_219[0]
1-0 1
-11 1
.names rules_6_io_Chan1_out_1_Data[1] _GEN_184[1] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_219[1]
1-0 1
-11 1
.names rules_6_io_Chan1_out_2_Cmd[0] _GEN_185[0] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_220[0]
1-0 1
-11 1
.names rules_6_io_Chan1_out_2_Cmd[1] _GEN_185[1] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_220[1]
1-0 1
-11 1
.names rules_6_io_Chan1_out_2_Cmd[2] _GEN_185[2] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_220[2]
1-0 1
-11 1
.names rules_6_io_Chan1_out_2_Data[0] _GEN_186[0] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_221[0]
1-0 1
-11 1
.names rules_6_io_Chan1_out_2_Data[1] _GEN_186[1] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_221[1]
1-0 1
-11 1
.names rules_6_io_Chan2_out_0_Cmd[0] _GEN_187[0] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_222[0]
1-0 1
-11 1
.names rules_6_io_Chan2_out_0_Cmd[1] _GEN_187[1] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_222[1]
1-0 1
-11 1
.names rules_6_io_Chan2_out_0_Cmd[2] _GEN_187[2] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_222[2]
1-0 1
-11 1
.names rules_6_io_Chan2_out_0_Data[0] _GEN_188[0] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_223[0]
1-0 1
-11 1
.names rules_6_io_Chan2_out_0_Data[1] _GEN_188[1] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_223[1]
1-0 1
-11 1
.names rules_6_io_Chan2_out_1_Cmd[0] _GEN_189[0] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_224[0]
1-0 1
-11 1
.names rules_6_io_Chan2_out_1_Cmd[1] _GEN_189[1] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_224[1]
1-0 1
-11 1
.names rules_6_io_Chan2_out_1_Cmd[2] _GEN_189[2] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_224[2]
1-0 1
-11 1
.names rules_6_io_Chan2_out_1_Data[0] _GEN_190[0] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_225[0]
1-0 1
-11 1
.names rules_6_io_Chan2_out_1_Data[1] _GEN_190[1] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_225[1]
1-0 1
-11 1
.names rules_6_io_Chan2_out_2_Cmd[0] _GEN_191[0] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_226[0]
1-0 1
-11 1
.names rules_6_io_Chan2_out_2_Cmd[1] _GEN_191[1] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_226[1]
1-0 1
-11 1
.names rules_6_io_Chan2_out_2_Cmd[2] _GEN_191[2] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_226[2]
1-0 1
-11 1
.names rules_6_io_Chan2_out_2_Data[0] _GEN_192[0] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_227[0]
1-0 1
-11 1
.names rules_6_io_Chan2_out_2_Data[1] _GEN_192[1] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_227[1]
1-0 1
-11 1
.names rules_6_io_Chan3_out_0_Cmd[0] _GEN_193[0] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_228[0]
1-0 1
-11 1
.names rules_6_io_Chan3_out_0_Cmd[1] _GEN_193[1] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_228[1]
1-0 1
-11 1
.names rules_6_io_Chan3_out_0_Cmd[2] _GEN_193[2] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_228[2]
1-0 1
-11 1
.names rules_6_io_Chan3_out_0_Data[0] _GEN_194[0] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_229[0]
1-0 1
-11 1
.names rules_6_io_Chan3_out_0_Data[1] _GEN_194[1] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_229[1]
1-0 1
-11 1
.names rules_6_io_Chan3_out_1_Cmd[0] _GEN_195[0] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_230[0]
1-0 1
-11 1
.names rules_6_io_Chan3_out_1_Cmd[1] _GEN_195[1] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_230[1]
1-0 1
-11 1
.names rules_6_io_Chan3_out_1_Cmd[2] _GEN_195[2] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_230[2]
1-0 1
-11 1
.names rules_6_io_Chan3_out_1_Data[0] _GEN_196[0] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_231[0]
1-0 1
-11 1
.names rules_6_io_Chan3_out_1_Data[1] _GEN_196[1] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_231[1]
1-0 1
-11 1
.names rules_6_io_Chan3_out_2_Cmd[0] _GEN_197[0] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_232[0]
1-0 1
-11 1
.names rules_6_io_Chan3_out_2_Cmd[1] _GEN_197[1] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_232[1]
1-0 1
-11 1
.names rules_6_io_Chan3_out_2_Cmd[2] _GEN_197[2] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_232[2]
1-0 1
-11 1
.names rules_6_io_Chan3_out_2_Data[0] _GEN_198[0] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_233[0]
1-0 1
-11 1
.names rules_6_io_Chan3_out_2_Data[1] _GEN_198[1] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_233[1]
1-0 1
-11 1
.names rules_6_io_InvSet_out_0 _GEN_199 $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_234
1-0 1
-11 1
.names rules_6_io_InvSet_out_1 _GEN_200 $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_235
1-0 1
-11 1
.names rules_6_io_InvSet_out_2 _GEN_201 $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_236
1-0 1
-11 1
.names rules_6_io_ShrSet_out_0 _GEN_202 $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_237
1-0 1
-11 1
.names rules_6_io_ShrSet_out_1 _GEN_203 $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_238
1-0 1
-11 1
.names rules_6_io_ShrSet_out_2 _GEN_204 $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_239
1-0 1
-11 1
.names rules_6_io_ExGntd_out _GEN_205 $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_240
1-0 1
-11 1
.names rules_6_io_CurCmd_out[0] _GEN_206[0] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_241[0]
1-0 1
-11 1
.names rules_6_io_CurCmd_out[1] _GEN_206[1] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_241[1]
1-0 1
-11 1
.names rules_6_io_CurCmd_out[2] _GEN_206[2] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_241[2]
1-0 1
-11 1
.names rules_6_io_CurPtr_out[0] _GEN_207[0] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_242[0]
1-0 1
-11 1
.names rules_6_io_CurPtr_out[1] _GEN_207[1] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_242[1]
1-0 1
-11 1
.names rules_6_io_MemData_out[0] _GEN_208[0] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_243[0]
1-0 1
-11 1
.names rules_6_io_MemData_out[1] _GEN_208[1] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_243[1]
1-0 1
-11 1
.names rules_6_io_AuxData_out[0] _GEN_209[0] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_244[0]
1-0 1
-11 1
.names rules_6_io_AuxData_out[1] _GEN_209[1] $auto$simplemap.cc:257:simplemap_eqne$3855 _GEN_244[1]
1-0 1
-11 1
.names rules_7_io_Cache_out_0_State[0] _GEN_210[0] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_245[0]
1-0 1
-11 1
.names rules_7_io_Cache_out_0_State[1] _GEN_210[1] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_245[1]
1-0 1
-11 1
.names rules_7_io_Cache_out_0_Data[0] _GEN_211[0] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_246[0]
1-0 1
-11 1
.names rules_7_io_Cache_out_0_Data[1] _GEN_211[1] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_246[1]
1-0 1
-11 1
.names rules_7_io_Cache_out_1_State[0] _GEN_212[0] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_247[0]
1-0 1
-11 1
.names rules_7_io_Cache_out_1_State[1] _GEN_212[1] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_247[1]
1-0 1
-11 1
.names rules_7_io_Cache_out_1_Data[0] _GEN_213[0] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_248[0]
1-0 1
-11 1
.names rules_7_io_Cache_out_1_Data[1] _GEN_213[1] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_248[1]
1-0 1
-11 1
.names rules_7_io_Cache_out_2_State[0] _GEN_214[0] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_249[0]
1-0 1
-11 1
.names rules_7_io_Cache_out_2_State[1] _GEN_214[1] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_249[1]
1-0 1
-11 1
.names rules_7_io_Cache_out_2_Data[0] _GEN_215[0] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_250[0]
1-0 1
-11 1
.names rules_7_io_Cache_out_2_Data[1] _GEN_215[1] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_250[1]
1-0 1
-11 1
.names rules_7_io_Chan1_out_0_Cmd[0] _GEN_216[0] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_251[0]
1-0 1
-11 1
.names rules_7_io_Chan1_out_0_Cmd[1] _GEN_216[1] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_251[1]
1-0 1
-11 1
.names rules_7_io_Chan1_out_0_Cmd[2] _GEN_216[2] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_251[2]
1-0 1
-11 1
.names rules_7_io_Chan1_out_0_Data[0] _GEN_217[0] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_252[0]
1-0 1
-11 1
.names rules_7_io_Chan1_out_0_Data[1] _GEN_217[1] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_252[1]
1-0 1
-11 1
.names rules_7_io_Chan1_out_1_Cmd[0] _GEN_218[0] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_253[0]
1-0 1
-11 1
.names rules_7_io_Chan1_out_1_Cmd[1] _GEN_218[1] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_253[1]
1-0 1
-11 1
.names rules_7_io_Chan1_out_1_Cmd[2] _GEN_218[2] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_253[2]
1-0 1
-11 1
.names rules_7_io_Chan1_out_1_Data[0] _GEN_219[0] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_254[0]
1-0 1
-11 1
.names rules_7_io_Chan1_out_1_Data[1] _GEN_219[1] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_254[1]
1-0 1
-11 1
.names rules_7_io_Chan1_out_2_Cmd[0] _GEN_220[0] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_255[0]
1-0 1
-11 1
.names rules_7_io_Chan1_out_2_Cmd[1] _GEN_220[1] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_255[1]
1-0 1
-11 1
.names rules_7_io_Chan1_out_2_Cmd[2] _GEN_220[2] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_255[2]
1-0 1
-11 1
.names rules_7_io_Chan1_out_2_Data[0] _GEN_221[0] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_256[0]
1-0 1
-11 1
.names rules_7_io_Chan1_out_2_Data[1] _GEN_221[1] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_256[1]
1-0 1
-11 1
.names rules_7_io_Chan2_out_0_Cmd[0] _GEN_222[0] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_257[0]
1-0 1
-11 1
.names rules_7_io_Chan2_out_0_Cmd[1] _GEN_222[1] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_257[1]
1-0 1
-11 1
.names rules_7_io_Chan2_out_0_Cmd[2] _GEN_222[2] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_257[2]
1-0 1
-11 1
.names rules_7_io_Chan2_out_0_Data[0] _GEN_223[0] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_258[0]
1-0 1
-11 1
.names rules_7_io_Chan2_out_0_Data[1] _GEN_223[1] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_258[1]
1-0 1
-11 1
.names rules_7_io_Chan2_out_1_Cmd[0] _GEN_224[0] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_259[0]
1-0 1
-11 1
.names rules_7_io_Chan2_out_1_Cmd[1] _GEN_224[1] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_259[1]
1-0 1
-11 1
.names rules_7_io_Chan2_out_1_Cmd[2] _GEN_224[2] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_259[2]
1-0 1
-11 1
.names rules_7_io_Chan2_out_1_Data[0] _GEN_225[0] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_260[0]
1-0 1
-11 1
.names rules_7_io_Chan2_out_1_Data[1] _GEN_225[1] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_260[1]
1-0 1
-11 1
.names rules_7_io_Chan2_out_2_Cmd[0] _GEN_226[0] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_261[0]
1-0 1
-11 1
.names rules_7_io_Chan2_out_2_Cmd[1] _GEN_226[1] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_261[1]
1-0 1
-11 1
.names rules_7_io_Chan2_out_2_Cmd[2] _GEN_226[2] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_261[2]
1-0 1
-11 1
.names rules_7_io_Chan2_out_2_Data[0] _GEN_227[0] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_262[0]
1-0 1
-11 1
.names rules_7_io_Chan2_out_2_Data[1] _GEN_227[1] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_262[1]
1-0 1
-11 1
.names rules_7_io_Chan3_out_0_Cmd[0] _GEN_228[0] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_263[0]
1-0 1
-11 1
.names rules_7_io_Chan3_out_0_Cmd[1] _GEN_228[1] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_263[1]
1-0 1
-11 1
.names rules_7_io_Chan3_out_0_Cmd[2] _GEN_228[2] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_263[2]
1-0 1
-11 1
.names rules_7_io_Chan3_out_0_Data[0] _GEN_229[0] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_264[0]
1-0 1
-11 1
.names rules_7_io_Chan3_out_0_Data[1] _GEN_229[1] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_264[1]
1-0 1
-11 1
.names rules_7_io_Chan3_out_1_Cmd[0] _GEN_230[0] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_265[0]
1-0 1
-11 1
.names rules_7_io_Chan3_out_1_Cmd[1] _GEN_230[1] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_265[1]
1-0 1
-11 1
.names rules_7_io_Chan3_out_1_Cmd[2] _GEN_230[2] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_265[2]
1-0 1
-11 1
.names rules_7_io_Chan3_out_1_Data[0] _GEN_231[0] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_266[0]
1-0 1
-11 1
.names rules_7_io_Chan3_out_1_Data[1] _GEN_231[1] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_266[1]
1-0 1
-11 1
.names rules_7_io_Chan3_out_2_Cmd[0] _GEN_232[0] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_267[0]
1-0 1
-11 1
.names rules_7_io_Chan3_out_2_Cmd[1] _GEN_232[1] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_267[1]
1-0 1
-11 1
.names rules_7_io_Chan3_out_2_Cmd[2] _GEN_232[2] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_267[2]
1-0 1
-11 1
.names rules_7_io_Chan3_out_2_Data[0] _GEN_233[0] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_268[0]
1-0 1
-11 1
.names rules_7_io_Chan3_out_2_Data[1] _GEN_233[1] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_268[1]
1-0 1
-11 1
.names rules_7_io_InvSet_out_0 _GEN_234 $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_269
1-0 1
-11 1
.names rules_7_io_InvSet_out_1 _GEN_235 $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_270
1-0 1
-11 1
.names rules_7_io_InvSet_out_2 _GEN_236 $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_271
1-0 1
-11 1
.names rules_7_io_ShrSet_out_0 _GEN_237 $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_272
1-0 1
-11 1
.names rules_7_io_ShrSet_out_1 _GEN_238 $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_273
1-0 1
-11 1
.names rules_7_io_ShrSet_out_2 _GEN_239 $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_274
1-0 1
-11 1
.names rules_7_io_ExGntd_out _GEN_240 $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_275
1-0 1
-11 1
.names rules_7_io_CurCmd_out[0] _GEN_241[0] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_276[0]
1-0 1
-11 1
.names rules_7_io_CurCmd_out[1] _GEN_241[1] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_276[1]
1-0 1
-11 1
.names rules_7_io_CurCmd_out[2] _GEN_241[2] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_276[2]
1-0 1
-11 1
.names rules_7_io_CurPtr_out[0] _GEN_242[0] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_277[0]
1-0 1
-11 1
.names rules_7_io_CurPtr_out[1] _GEN_242[1] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_277[1]
1-0 1
-11 1
.names rules_7_io_MemData_out[0] _GEN_243[0] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_278[0]
1-0 1
-11 1
.names rules_7_io_MemData_out[1] _GEN_243[1] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_278[1]
1-0 1
-11 1
.names rules_7_io_AuxData_out[0] _GEN_244[0] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_279[0]
1-0 1
-11 1
.names rules_7_io_AuxData_out[1] _GEN_244[1] $auto$simplemap.cc:257:simplemap_eqne$3873 _GEN_279[1]
1-0 1
-11 1
.names rules_8_io_Cache_out_0_State[0] _GEN_245[0] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_280[0]
1-0 1
-11 1
.names rules_8_io_Cache_out_0_State[1] _GEN_245[1] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_280[1]
1-0 1
-11 1
.names rules_8_io_Cache_out_0_Data[0] _GEN_246[0] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_281[0]
1-0 1
-11 1
.names rules_8_io_Cache_out_0_Data[1] _GEN_246[1] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_281[1]
1-0 1
-11 1
.names rules_8_io_Cache_out_1_State[0] _GEN_247[0] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_282[0]
1-0 1
-11 1
.names rules_8_io_Cache_out_1_State[1] _GEN_247[1] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_282[1]
1-0 1
-11 1
.names rules_8_io_Cache_out_1_Data[0] _GEN_248[0] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_283[0]
1-0 1
-11 1
.names rules_8_io_Cache_out_1_Data[1] _GEN_248[1] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_283[1]
1-0 1
-11 1
.names rules_8_io_Cache_out_2_State[0] _GEN_249[0] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_284[0]
1-0 1
-11 1
.names rules_8_io_Cache_out_2_State[1] _GEN_249[1] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_284[1]
1-0 1
-11 1
.names rules_8_io_Cache_out_2_Data[0] _GEN_250[0] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_285[0]
1-0 1
-11 1
.names rules_8_io_Cache_out_2_Data[1] _GEN_250[1] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_285[1]
1-0 1
-11 1
.names rules_8_io_Chan1_out_0_Cmd[0] _GEN_251[0] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_286[0]
1-0 1
-11 1
.names rules_8_io_Chan1_out_0_Cmd[1] _GEN_251[1] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_286[1]
1-0 1
-11 1
.names rules_8_io_Chan1_out_0_Cmd[2] _GEN_251[2] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_286[2]
1-0 1
-11 1
.names rules_8_io_Chan1_out_0_Data[0] _GEN_252[0] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_287[0]
1-0 1
-11 1
.names rules_8_io_Chan1_out_0_Data[1] _GEN_252[1] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_287[1]
1-0 1
-11 1
.names rules_8_io_Chan1_out_1_Cmd[0] _GEN_253[0] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_288[0]
1-0 1
-11 1
.names rules_8_io_Chan1_out_1_Cmd[1] _GEN_253[1] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_288[1]
1-0 1
-11 1
.names rules_8_io_Chan1_out_1_Cmd[2] _GEN_253[2] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_288[2]
1-0 1
-11 1
.names rules_8_io_Chan1_out_1_Data[0] _GEN_254[0] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_289[0]
1-0 1
-11 1
.names rules_8_io_Chan1_out_1_Data[1] _GEN_254[1] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_289[1]
1-0 1
-11 1
.names rules_8_io_Chan1_out_2_Cmd[0] _GEN_255[0] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_290[0]
1-0 1
-11 1
.names rules_8_io_Chan1_out_2_Cmd[1] _GEN_255[1] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_290[1]
1-0 1
-11 1
.names rules_8_io_Chan1_out_2_Cmd[2] _GEN_255[2] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_290[2]
1-0 1
-11 1
.names rules_8_io_Chan1_out_2_Data[0] _GEN_256[0] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_291[0]
1-0 1
-11 1
.names rules_8_io_Chan1_out_2_Data[1] _GEN_256[1] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_291[1]
1-0 1
-11 1
.names rules_8_io_Chan2_out_0_Cmd[0] _GEN_257[0] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_292[0]
1-0 1
-11 1
.names rules_8_io_Chan2_out_0_Cmd[1] _GEN_257[1] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_292[1]
1-0 1
-11 1
.names rules_8_io_Chan2_out_0_Cmd[2] _GEN_257[2] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_292[2]
1-0 1
-11 1
.names rules_8_io_Chan2_out_0_Data[0] _GEN_258[0] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_293[0]
1-0 1
-11 1
.names rules_8_io_Chan2_out_0_Data[1] _GEN_258[1] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_293[1]
1-0 1
-11 1
.names rules_8_io_Chan2_out_1_Cmd[0] _GEN_259[0] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_294[0]
1-0 1
-11 1
.names rules_8_io_Chan2_out_1_Cmd[1] _GEN_259[1] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_294[1]
1-0 1
-11 1
.names rules_8_io_Chan2_out_1_Cmd[2] _GEN_259[2] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_294[2]
1-0 1
-11 1
.names rules_8_io_Chan2_out_1_Data[0] _GEN_260[0] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_295[0]
1-0 1
-11 1
.names rules_8_io_Chan2_out_1_Data[1] _GEN_260[1] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_295[1]
1-0 1
-11 1
.names rules_8_io_Chan2_out_2_Cmd[0] _GEN_261[0] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_296[0]
1-0 1
-11 1
.names rules_8_io_Chan2_out_2_Cmd[1] _GEN_261[1] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_296[1]
1-0 1
-11 1
.names rules_8_io_Chan2_out_2_Cmd[2] _GEN_261[2] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_296[2]
1-0 1
-11 1
.names rules_8_io_Chan2_out_2_Data[0] _GEN_262[0] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_297[0]
1-0 1
-11 1
.names rules_8_io_Chan2_out_2_Data[1] _GEN_262[1] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_297[1]
1-0 1
-11 1
.names rules_8_io_Chan3_out_0_Cmd[0] _GEN_263[0] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_298[0]
1-0 1
-11 1
.names rules_8_io_Chan3_out_0_Cmd[1] _GEN_263[1] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_298[1]
1-0 1
-11 1
.names rules_8_io_Chan3_out_0_Cmd[2] _GEN_263[2] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_298[2]
1-0 1
-11 1
.names rules_8_io_Chan3_out_0_Data[0] _GEN_264[0] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_299[0]
1-0 1
-11 1
.names rules_8_io_Chan3_out_0_Data[1] _GEN_264[1] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_299[1]
1-0 1
-11 1
.names rules_8_io_Chan3_out_1_Cmd[0] _GEN_265[0] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_300[0]
1-0 1
-11 1
.names rules_8_io_Chan3_out_1_Cmd[1] _GEN_265[1] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_300[1]
1-0 1
-11 1
.names rules_8_io_Chan3_out_1_Cmd[2] _GEN_265[2] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_300[2]
1-0 1
-11 1
.names rules_8_io_Chan3_out_1_Data[0] _GEN_266[0] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_301[0]
1-0 1
-11 1
.names rules_8_io_Chan3_out_1_Data[1] _GEN_266[1] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_301[1]
1-0 1
-11 1
.names rules_8_io_Chan3_out_2_Cmd[0] _GEN_267[0] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_302[0]
1-0 1
-11 1
.names rules_8_io_Chan3_out_2_Cmd[1] _GEN_267[1] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_302[1]
1-0 1
-11 1
.names rules_8_io_Chan3_out_2_Cmd[2] _GEN_267[2] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_302[2]
1-0 1
-11 1
.names rules_8_io_Chan3_out_2_Data[0] _GEN_268[0] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_303[0]
1-0 1
-11 1
.names rules_8_io_Chan3_out_2_Data[1] _GEN_268[1] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_303[1]
1-0 1
-11 1
.names rules_8_io_InvSet_out_0 _GEN_269 $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_304
1-0 1
-11 1
.names rules_8_io_InvSet_out_1 _GEN_270 $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_305
1-0 1
-11 1
.names rules_8_io_InvSet_out_2 _GEN_271 $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_306
1-0 1
-11 1
.names rules_8_io_ShrSet_out_0 _GEN_272 $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_307
1-0 1
-11 1
.names rules_8_io_ShrSet_out_1 _GEN_273 $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_308
1-0 1
-11 1
.names rules_8_io_ShrSet_out_2 _GEN_274 $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_309
1-0 1
-11 1
.names rules_8_io_ExGntd_out _GEN_275 $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_310
1-0 1
-11 1
.names rules_8_io_CurCmd_out[0] _GEN_276[0] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_311[0]
1-0 1
-11 1
.names rules_8_io_CurCmd_out[1] _GEN_276[1] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_311[1]
1-0 1
-11 1
.names rules_8_io_CurCmd_out[2] _GEN_276[2] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_311[2]
1-0 1
-11 1
.names rules_8_io_CurPtr_out[0] _GEN_277[0] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_312[0]
1-0 1
-11 1
.names rules_8_io_CurPtr_out[1] _GEN_277[1] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_312[1]
1-0 1
-11 1
.names rules_8_io_MemData_out[0] _GEN_278[0] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_313[0]
1-0 1
-11 1
.names rules_8_io_MemData_out[1] _GEN_278[1] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_313[1]
1-0 1
-11 1
.names rules_8_io_AuxData_out[0] _GEN_279[0] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_314[0]
1-0 1
-11 1
.names rules_8_io_AuxData_out[1] _GEN_279[1] $auto$simplemap.cc:257:simplemap_eqne$3891 _GEN_314[1]
1-0 1
-11 1
.names rules_9_io_Cache_out_0_State[0] _GEN_280[0] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_315[0]
1-0 1
-11 1
.names rules_9_io_Cache_out_0_State[1] _GEN_280[1] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_315[1]
1-0 1
-11 1
.names rules_9_io_Cache_out_0_Data[0] _GEN_281[0] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_316[0]
1-0 1
-11 1
.names rules_9_io_Cache_out_0_Data[1] _GEN_281[1] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_316[1]
1-0 1
-11 1
.names rules_9_io_Cache_out_1_State[0] _GEN_282[0] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_317[0]
1-0 1
-11 1
.names rules_9_io_Cache_out_1_State[1] _GEN_282[1] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_317[1]
1-0 1
-11 1
.names rules_9_io_Cache_out_1_Data[0] _GEN_283[0] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_318[0]
1-0 1
-11 1
.names rules_9_io_Cache_out_1_Data[1] _GEN_283[1] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_318[1]
1-0 1
-11 1
.names rules_9_io_Cache_out_2_State[0] _GEN_284[0] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_319[0]
1-0 1
-11 1
.names rules_9_io_Cache_out_2_State[1] _GEN_284[1] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_319[1]
1-0 1
-11 1
.names rules_9_io_Cache_out_2_Data[0] _GEN_285[0] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_320[0]
1-0 1
-11 1
.names rules_9_io_Cache_out_2_Data[1] _GEN_285[1] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_320[1]
1-0 1
-11 1
.names rules_9_io_Chan1_out_0_Cmd[0] _GEN_286[0] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_321[0]
1-0 1
-11 1
.names rules_9_io_Chan1_out_0_Cmd[1] _GEN_286[1] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_321[1]
1-0 1
-11 1
.names rules_9_io_Chan1_out_0_Cmd[2] _GEN_286[2] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_321[2]
1-0 1
-11 1
.names rules_9_io_Chan1_out_0_Data[0] _GEN_287[0] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_322[0]
1-0 1
-11 1
.names rules_9_io_Chan1_out_0_Data[1] _GEN_287[1] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_322[1]
1-0 1
-11 1
.names rules_9_io_Chan1_out_1_Cmd[0] _GEN_288[0] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_323[0]
1-0 1
-11 1
.names rules_9_io_Chan1_out_1_Cmd[1] _GEN_288[1] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_323[1]
1-0 1
-11 1
.names rules_9_io_Chan1_out_1_Cmd[2] _GEN_288[2] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_323[2]
1-0 1
-11 1
.names rules_9_io_Chan1_out_1_Data[0] _GEN_289[0] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_324[0]
1-0 1
-11 1
.names rules_9_io_Chan1_out_1_Data[1] _GEN_289[1] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_324[1]
1-0 1
-11 1
.names rules_9_io_Chan1_out_2_Cmd[0] _GEN_290[0] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_325[0]
1-0 1
-11 1
.names rules_9_io_Chan1_out_2_Cmd[1] _GEN_290[1] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_325[1]
1-0 1
-11 1
.names rules_9_io_Chan1_out_2_Cmd[2] _GEN_290[2] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_325[2]
1-0 1
-11 1
.names rules_9_io_Chan1_out_2_Data[0] _GEN_291[0] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_326[0]
1-0 1
-11 1
.names rules_9_io_Chan1_out_2_Data[1] _GEN_291[1] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_326[1]
1-0 1
-11 1
.names rules_9_io_Chan2_out_0_Cmd[0] _GEN_292[0] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_327[0]
1-0 1
-11 1
.names rules_9_io_Chan2_out_0_Cmd[1] _GEN_292[1] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_327[1]
1-0 1
-11 1
.names rules_9_io_Chan2_out_0_Cmd[2] _GEN_292[2] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_327[2]
1-0 1
-11 1
.names rules_9_io_Chan2_out_0_Data[0] _GEN_293[0] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_328[0]
1-0 1
-11 1
.names rules_9_io_Chan2_out_0_Data[1] _GEN_293[1] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_328[1]
1-0 1
-11 1
.names rules_9_io_Chan2_out_1_Cmd[0] _GEN_294[0] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_329[0]
1-0 1
-11 1
.names rules_9_io_Chan2_out_1_Cmd[1] _GEN_294[1] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_329[1]
1-0 1
-11 1
.names rules_9_io_Chan2_out_1_Cmd[2] _GEN_294[2] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_329[2]
1-0 1
-11 1
.names rules_9_io_Chan2_out_1_Data[0] _GEN_295[0] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_330[0]
1-0 1
-11 1
.names rules_9_io_Chan2_out_1_Data[1] _GEN_295[1] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_330[1]
1-0 1
-11 1
.names rules_9_io_Chan2_out_2_Cmd[0] _GEN_296[0] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_331[0]
1-0 1
-11 1
.names rules_9_io_Chan2_out_2_Cmd[1] _GEN_296[1] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_331[1]
1-0 1
-11 1
.names rules_9_io_Chan2_out_2_Cmd[2] _GEN_296[2] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_331[2]
1-0 1
-11 1
.names rules_9_io_Chan2_out_2_Data[0] _GEN_297[0] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_332[0]
1-0 1
-11 1
.names rules_9_io_Chan2_out_2_Data[1] _GEN_297[1] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_332[1]
1-0 1
-11 1
.names rules_9_io_Chan3_out_0_Cmd[0] _GEN_298[0] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_333[0]
1-0 1
-11 1
.names rules_9_io_Chan3_out_0_Cmd[1] _GEN_298[1] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_333[1]
1-0 1
-11 1
.names rules_9_io_Chan3_out_0_Cmd[2] _GEN_298[2] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_333[2]
1-0 1
-11 1
.names rules_9_io_Chan3_out_0_Data[0] _GEN_299[0] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_334[0]
1-0 1
-11 1
.names rules_9_io_Chan3_out_0_Data[1] _GEN_299[1] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_334[1]
1-0 1
-11 1
.names rules_9_io_Chan3_out_1_Cmd[0] _GEN_300[0] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_335[0]
1-0 1
-11 1
.names rules_9_io_Chan3_out_1_Cmd[1] _GEN_300[1] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_335[1]
1-0 1
-11 1
.names rules_9_io_Chan3_out_1_Cmd[2] _GEN_300[2] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_335[2]
1-0 1
-11 1
.names rules_9_io_Chan3_out_1_Data[0] _GEN_301[0] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_336[0]
1-0 1
-11 1
.names rules_9_io_Chan3_out_1_Data[1] _GEN_301[1] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_336[1]
1-0 1
-11 1
.names rules_9_io_Chan3_out_2_Cmd[0] _GEN_302[0] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_337[0]
1-0 1
-11 1
.names rules_9_io_Chan3_out_2_Cmd[1] _GEN_302[1] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_337[1]
1-0 1
-11 1
.names rules_9_io_Chan3_out_2_Cmd[2] _GEN_302[2] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_337[2]
1-0 1
-11 1
.names rules_9_io_Chan3_out_2_Data[0] _GEN_303[0] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_338[0]
1-0 1
-11 1
.names rules_9_io_Chan3_out_2_Data[1] _GEN_303[1] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_338[1]
1-0 1
-11 1
.names rules_9_io_InvSet_out_0 _GEN_304 $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_339
1-0 1
-11 1
.names rules_9_io_InvSet_out_1 _GEN_305 $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_340
1-0 1
-11 1
.names rules_9_io_InvSet_out_2 _GEN_306 $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_341
1-0 1
-11 1
.names rules_9_io_ShrSet_out_0 _GEN_307 $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_342
1-0 1
-11 1
.names rules_9_io_ShrSet_out_1 _GEN_308 $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_343
1-0 1
-11 1
.names rules_9_io_ShrSet_out_2 _GEN_309 $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_344
1-0 1
-11 1
.names rules_9_io_ExGntd_out _GEN_310 $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_345
1-0 1
-11 1
.names rules_9_io_CurCmd_out[0] _GEN_311[0] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_346[0]
1-0 1
-11 1
.names rules_9_io_CurCmd_out[1] _GEN_311[1] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_346[1]
1-0 1
-11 1
.names rules_9_io_CurCmd_out[2] _GEN_311[2] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_346[2]
1-0 1
-11 1
.names rules_9_io_CurPtr_out[0] _GEN_312[0] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_347[0]
1-0 1
-11 1
.names rules_9_io_CurPtr_out[1] _GEN_312[1] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_347[1]
1-0 1
-11 1
.names rules_9_io_MemData_out[0] _GEN_313[0] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_348[0]
1-0 1
-11 1
.names rules_9_io_MemData_out[1] _GEN_313[1] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_348[1]
1-0 1
-11 1
.names rules_9_io_AuxData_out[0] _GEN_314[0] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_349[0]
1-0 1
-11 1
.names rules_9_io_AuxData_out[1] _GEN_314[1] $auto$simplemap.cc:257:simplemap_eqne$3909 _GEN_349[1]
1-0 1
-11 1
.names rules_10_io_Cache_out_0_State[0] _GEN_315[0] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_350[0]
1-0 1
-11 1
.names rules_10_io_Cache_out_0_State[1] _GEN_315[1] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_350[1]
1-0 1
-11 1
.names rules_10_io_Cache_out_0_Data[0] _GEN_316[0] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_351[0]
1-0 1
-11 1
.names rules_10_io_Cache_out_0_Data[1] _GEN_316[1] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_351[1]
1-0 1
-11 1
.names rules_10_io_Cache_out_1_State[0] _GEN_317[0] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_352[0]
1-0 1
-11 1
.names rules_10_io_Cache_out_1_State[1] _GEN_317[1] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_352[1]
1-0 1
-11 1
.names rules_10_io_Cache_out_1_Data[0] _GEN_318[0] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_353[0]
1-0 1
-11 1
.names rules_10_io_Cache_out_1_Data[1] _GEN_318[1] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_353[1]
1-0 1
-11 1
.names rules_10_io_Cache_out_2_State[0] _GEN_319[0] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_354[0]
1-0 1
-11 1
.names rules_10_io_Cache_out_2_State[1] _GEN_319[1] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_354[1]
1-0 1
-11 1
.names rules_10_io_Cache_out_2_Data[0] _GEN_320[0] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_355[0]
1-0 1
-11 1
.names rules_10_io_Cache_out_2_Data[1] _GEN_320[1] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_355[1]
1-0 1
-11 1
.names rules_10_io_Chan1_out_0_Cmd[0] _GEN_321[0] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_356[0]
1-0 1
-11 1
.names rules_10_io_Chan1_out_0_Cmd[1] _GEN_321[1] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_356[1]
1-0 1
-11 1
.names rules_10_io_Chan1_out_0_Cmd[2] _GEN_321[2] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_356[2]
1-0 1
-11 1
.names rules_10_io_Chan1_out_0_Data[0] _GEN_322[0] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_357[0]
1-0 1
-11 1
.names rules_10_io_Chan1_out_0_Data[1] _GEN_322[1] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_357[1]
1-0 1
-11 1
.names rules_10_io_Chan1_out_1_Cmd[0] _GEN_323[0] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_358[0]
1-0 1
-11 1
.names rules_10_io_Chan1_out_1_Cmd[1] _GEN_323[1] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_358[1]
1-0 1
-11 1
.names rules_10_io_Chan1_out_1_Cmd[2] _GEN_323[2] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_358[2]
1-0 1
-11 1
.names rules_10_io_Chan1_out_1_Data[0] _GEN_324[0] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_359[0]
1-0 1
-11 1
.names rules_10_io_Chan1_out_1_Data[1] _GEN_324[1] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_359[1]
1-0 1
-11 1
.names rules_10_io_Chan1_out_2_Cmd[0] _GEN_325[0] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_360[0]
1-0 1
-11 1
.names rules_10_io_Chan1_out_2_Cmd[1] _GEN_325[1] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_360[1]
1-0 1
-11 1
.names rules_10_io_Chan1_out_2_Cmd[2] _GEN_325[2] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_360[2]
1-0 1
-11 1
.names rules_10_io_Chan1_out_2_Data[0] _GEN_326[0] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_361[0]
1-0 1
-11 1
.names rules_10_io_Chan1_out_2_Data[1] _GEN_326[1] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_361[1]
1-0 1
-11 1
.names rules_10_io_Chan2_out_0_Cmd[0] _GEN_327[0] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_362[0]
1-0 1
-11 1
.names rules_10_io_Chan2_out_0_Cmd[1] _GEN_327[1] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_362[1]
1-0 1
-11 1
.names rules_10_io_Chan2_out_0_Cmd[2] _GEN_327[2] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_362[2]
1-0 1
-11 1
.names rules_10_io_Chan2_out_0_Data[0] _GEN_328[0] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_363[0]
1-0 1
-11 1
.names rules_10_io_Chan2_out_0_Data[1] _GEN_328[1] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_363[1]
1-0 1
-11 1
.names rules_10_io_Chan2_out_1_Cmd[0] _GEN_329[0] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_364[0]
1-0 1
-11 1
.names rules_10_io_Chan2_out_1_Cmd[1] _GEN_329[1] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_364[1]
1-0 1
-11 1
.names rules_10_io_Chan2_out_1_Cmd[2] _GEN_329[2] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_364[2]
1-0 1
-11 1
.names rules_10_io_Chan2_out_1_Data[0] _GEN_330[0] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_365[0]
1-0 1
-11 1
.names rules_10_io_Chan2_out_1_Data[1] _GEN_330[1] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_365[1]
1-0 1
-11 1
.names rules_10_io_Chan2_out_2_Cmd[0] _GEN_331[0] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_366[0]
1-0 1
-11 1
.names rules_10_io_Chan2_out_2_Cmd[1] _GEN_331[1] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_366[1]
1-0 1
-11 1
.names rules_10_io_Chan2_out_2_Cmd[2] _GEN_331[2] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_366[2]
1-0 1
-11 1
.names rules_10_io_Chan2_out_2_Data[0] _GEN_332[0] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_367[0]
1-0 1
-11 1
.names rules_10_io_Chan2_out_2_Data[1] _GEN_332[1] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_367[1]
1-0 1
-11 1
.names rules_10_io_Chan3_out_0_Cmd[0] _GEN_333[0] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_368[0]
1-0 1
-11 1
.names rules_10_io_Chan3_out_0_Cmd[1] _GEN_333[1] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_368[1]
1-0 1
-11 1
.names rules_10_io_Chan3_out_0_Cmd[2] _GEN_333[2] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_368[2]
1-0 1
-11 1
.names rules_10_io_Chan3_out_0_Data[0] _GEN_334[0] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_369[0]
1-0 1
-11 1
.names rules_10_io_Chan3_out_0_Data[1] _GEN_334[1] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_369[1]
1-0 1
-11 1
.names rules_10_io_Chan3_out_1_Cmd[0] _GEN_335[0] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_370[0]
1-0 1
-11 1
.names rules_10_io_Chan3_out_1_Cmd[1] _GEN_335[1] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_370[1]
1-0 1
-11 1
.names rules_10_io_Chan3_out_1_Cmd[2] _GEN_335[2] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_370[2]
1-0 1
-11 1
.names rules_10_io_Chan3_out_1_Data[0] _GEN_336[0] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_371[0]
1-0 1
-11 1
.names rules_10_io_Chan3_out_1_Data[1] _GEN_336[1] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_371[1]
1-0 1
-11 1
.names rules_10_io_Chan3_out_2_Cmd[0] _GEN_337[0] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_372[0]
1-0 1
-11 1
.names rules_10_io_Chan3_out_2_Cmd[1] _GEN_337[1] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_372[1]
1-0 1
-11 1
.names rules_10_io_Chan3_out_2_Cmd[2] _GEN_337[2] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_372[2]
1-0 1
-11 1
.names rules_10_io_Chan3_out_2_Data[0] _GEN_338[0] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_373[0]
1-0 1
-11 1
.names rules_10_io_Chan3_out_2_Data[1] _GEN_338[1] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_373[1]
1-0 1
-11 1
.names rules_10_io_InvSet_out_0 _GEN_339 $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_374
1-0 1
-11 1
.names rules_10_io_InvSet_out_1 _GEN_340 $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_375
1-0 1
-11 1
.names rules_10_io_InvSet_out_2 _GEN_341 $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_376
1-0 1
-11 1
.names rules_10_io_ShrSet_out_0 _GEN_342 $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_377
1-0 1
-11 1
.names rules_10_io_ShrSet_out_1 _GEN_343 $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_378
1-0 1
-11 1
.names rules_10_io_ShrSet_out_2 _GEN_344 $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_379
1-0 1
-11 1
.names rules_10_io_ExGntd_out _GEN_345 $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_380
1-0 1
-11 1
.names rules_10_io_CurCmd_out[0] _GEN_346[0] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_381[0]
1-0 1
-11 1
.names rules_10_io_CurCmd_out[1] _GEN_346[1] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_381[1]
1-0 1
-11 1
.names rules_10_io_CurCmd_out[2] _GEN_346[2] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_381[2]
1-0 1
-11 1
.names rules_10_io_CurPtr_out[0] _GEN_347[0] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_382[0]
1-0 1
-11 1
.names rules_10_io_CurPtr_out[1] _GEN_347[1] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_382[1]
1-0 1
-11 1
.names rules_10_io_MemData_out[0] _GEN_348[0] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_383[0]
1-0 1
-11 1
.names rules_10_io_MemData_out[1] _GEN_348[1] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_383[1]
1-0 1
-11 1
.names rules_10_io_AuxData_out[0] _GEN_349[0] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_384[0]
1-0 1
-11 1
.names rules_10_io_AuxData_out[1] _GEN_349[1] $auto$simplemap.cc:257:simplemap_eqne$3927 _GEN_384[1]
1-0 1
-11 1
.names rules_11_io_Cache_out_0_State[0] _GEN_350[0] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_385[0]
1-0 1
-11 1
.names rules_11_io_Cache_out_0_State[1] _GEN_350[1] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_385[1]
1-0 1
-11 1
.names rules_11_io_Cache_out_0_Data[0] _GEN_351[0] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_386[0]
1-0 1
-11 1
.names rules_11_io_Cache_out_0_Data[1] _GEN_351[1] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_386[1]
1-0 1
-11 1
.names rules_11_io_Cache_out_1_State[0] _GEN_352[0] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_387[0]
1-0 1
-11 1
.names rules_11_io_Cache_out_1_State[1] _GEN_352[1] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_387[1]
1-0 1
-11 1
.names rules_11_io_Cache_out_1_Data[0] _GEN_353[0] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_388[0]
1-0 1
-11 1
.names rules_11_io_Cache_out_1_Data[1] _GEN_353[1] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_388[1]
1-0 1
-11 1
.names rules_11_io_Cache_out_2_State[0] _GEN_354[0] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_389[0]
1-0 1
-11 1
.names rules_11_io_Cache_out_2_State[1] _GEN_354[1] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_389[1]
1-0 1
-11 1
.names rules_11_io_Cache_out_2_Data[0] _GEN_355[0] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_390[0]
1-0 1
-11 1
.names rules_11_io_Cache_out_2_Data[1] _GEN_355[1] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_390[1]
1-0 1
-11 1
.names rules_11_io_Chan1_out_0_Cmd[0] _GEN_356[0] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_391[0]
1-0 1
-11 1
.names rules_11_io_Chan1_out_0_Cmd[1] _GEN_356[1] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_391[1]
1-0 1
-11 1
.names rules_11_io_Chan1_out_0_Cmd[2] _GEN_356[2] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_391[2]
1-0 1
-11 1
.names rules_11_io_Chan1_out_0_Data[0] _GEN_357[0] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_392[0]
1-0 1
-11 1
.names rules_11_io_Chan1_out_0_Data[1] _GEN_357[1] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_392[1]
1-0 1
-11 1
.names rules_11_io_Chan1_out_1_Cmd[0] _GEN_358[0] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_393[0]
1-0 1
-11 1
.names rules_11_io_Chan1_out_1_Cmd[1] _GEN_358[1] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_393[1]
1-0 1
-11 1
.names rules_11_io_Chan1_out_1_Cmd[2] _GEN_358[2] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_393[2]
1-0 1
-11 1
.names rules_11_io_Chan1_out_1_Data[0] _GEN_359[0] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_394[0]
1-0 1
-11 1
.names rules_11_io_Chan1_out_1_Data[1] _GEN_359[1] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_394[1]
1-0 1
-11 1
.names rules_11_io_Chan1_out_2_Cmd[0] _GEN_360[0] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_395[0]
1-0 1
-11 1
.names rules_11_io_Chan1_out_2_Cmd[1] _GEN_360[1] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_395[1]
1-0 1
-11 1
.names rules_11_io_Chan1_out_2_Cmd[2] _GEN_360[2] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_395[2]
1-0 1
-11 1
.names rules_11_io_Chan1_out_2_Data[0] _GEN_361[0] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_396[0]
1-0 1
-11 1
.names rules_11_io_Chan1_out_2_Data[1] _GEN_361[1] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_396[1]
1-0 1
-11 1
.names rules_11_io_Chan2_out_0_Cmd[0] _GEN_362[0] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_397[0]
1-0 1
-11 1
.names rules_11_io_Chan2_out_0_Cmd[1] _GEN_362[1] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_397[1]
1-0 1
-11 1
.names rules_11_io_Chan2_out_0_Cmd[2] _GEN_362[2] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_397[2]
1-0 1
-11 1
.names rules_11_io_Chan2_out_0_Data[0] _GEN_363[0] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_398[0]
1-0 1
-11 1
.names rules_11_io_Chan2_out_0_Data[1] _GEN_363[1] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_398[1]
1-0 1
-11 1
.names rules_11_io_Chan2_out_1_Cmd[0] _GEN_364[0] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_399[0]
1-0 1
-11 1
.names rules_11_io_Chan2_out_1_Cmd[1] _GEN_364[1] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_399[1]
1-0 1
-11 1
.names rules_11_io_Chan2_out_1_Cmd[2] _GEN_364[2] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_399[2]
1-0 1
-11 1
.names rules_11_io_Chan2_out_1_Data[0] _GEN_365[0] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_400[0]
1-0 1
-11 1
.names rules_11_io_Chan2_out_1_Data[1] _GEN_365[1] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_400[1]
1-0 1
-11 1
.names rules_11_io_Chan2_out_2_Cmd[0] _GEN_366[0] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_401[0]
1-0 1
-11 1
.names rules_11_io_Chan2_out_2_Cmd[1] _GEN_366[1] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_401[1]
1-0 1
-11 1
.names rules_11_io_Chan2_out_2_Cmd[2] _GEN_366[2] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_401[2]
1-0 1
-11 1
.names rules_11_io_Chan2_out_2_Data[0] _GEN_367[0] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_402[0]
1-0 1
-11 1
.names rules_11_io_Chan2_out_2_Data[1] _GEN_367[1] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_402[1]
1-0 1
-11 1
.names rules_11_io_Chan3_out_0_Cmd[0] _GEN_368[0] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_403[0]
1-0 1
-11 1
.names rules_11_io_Chan3_out_0_Cmd[1] _GEN_368[1] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_403[1]
1-0 1
-11 1
.names rules_11_io_Chan3_out_0_Cmd[2] _GEN_368[2] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_403[2]
1-0 1
-11 1
.names rules_11_io_Chan3_out_0_Data[0] _GEN_369[0] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_404[0]
1-0 1
-11 1
.names rules_11_io_Chan3_out_0_Data[1] _GEN_369[1] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_404[1]
1-0 1
-11 1
.names rules_11_io_Chan3_out_1_Cmd[0] _GEN_370[0] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_405[0]
1-0 1
-11 1
.names rules_11_io_Chan3_out_1_Cmd[1] _GEN_370[1] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_405[1]
1-0 1
-11 1
.names rules_11_io_Chan3_out_1_Cmd[2] _GEN_370[2] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_405[2]
1-0 1
-11 1
.names rules_11_io_Chan3_out_1_Data[0] _GEN_371[0] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_406[0]
1-0 1
-11 1
.names rules_11_io_Chan3_out_1_Data[1] _GEN_371[1] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_406[1]
1-0 1
-11 1
.names rules_11_io_Chan3_out_2_Cmd[0] _GEN_372[0] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_407[0]
1-0 1
-11 1
.names rules_11_io_Chan3_out_2_Cmd[1] _GEN_372[1] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_407[1]
1-0 1
-11 1
.names rules_11_io_Chan3_out_2_Cmd[2] _GEN_372[2] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_407[2]
1-0 1
-11 1
.names rules_11_io_Chan3_out_2_Data[0] _GEN_373[0] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_408[0]
1-0 1
-11 1
.names rules_11_io_Chan3_out_2_Data[1] _GEN_373[1] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_408[1]
1-0 1
-11 1
.names rules_11_io_InvSet_out_0 _GEN_374 $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_409
1-0 1
-11 1
.names rules_11_io_InvSet_out_1 _GEN_375 $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_410
1-0 1
-11 1
.names rules_11_io_InvSet_out_2 _GEN_376 $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_411
1-0 1
-11 1
.names rules_11_io_ShrSet_out_0 _GEN_377 $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_412
1-0 1
-11 1
.names rules_11_io_ShrSet_out_1 _GEN_378 $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_413
1-0 1
-11 1
.names rules_11_io_ShrSet_out_2 _GEN_379 $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_414
1-0 1
-11 1
.names rules_11_io_ExGntd_out _GEN_380 $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_415
1-0 1
-11 1
.names rules_11_io_CurCmd_out[0] _GEN_381[0] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_416[0]
1-0 1
-11 1
.names rules_11_io_CurCmd_out[1] _GEN_381[1] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_416[1]
1-0 1
-11 1
.names rules_11_io_CurCmd_out[2] _GEN_381[2] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_416[2]
1-0 1
-11 1
.names rules_11_io_CurPtr_out[0] _GEN_382[0] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_417[0]
1-0 1
-11 1
.names rules_11_io_CurPtr_out[1] _GEN_382[1] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_417[1]
1-0 1
-11 1
.names rules_11_io_MemData_out[0] _GEN_383[0] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_418[0]
1-0 1
-11 1
.names rules_11_io_MemData_out[1] _GEN_383[1] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_418[1]
1-0 1
-11 1
.names rules_11_io_AuxData_out[0] _GEN_384[0] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_419[0]
1-0 1
-11 1
.names rules_11_io_AuxData_out[1] _GEN_384[1] $auto$simplemap.cc:257:simplemap_eqne$3945 _GEN_419[1]
1-0 1
-11 1
.names rules_12_io_Cache_out_0_State[0] _GEN_385[0] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_420[0]
1-0 1
-11 1
.names rules_12_io_Cache_out_0_State[1] _GEN_385[1] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_420[1]
1-0 1
-11 1
.names rules_12_io_Cache_out_0_Data[0] _GEN_386[0] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_421[0]
1-0 1
-11 1
.names rules_12_io_Cache_out_0_Data[1] _GEN_386[1] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_421[1]
1-0 1
-11 1
.names rules_12_io_Cache_out_1_State[0] _GEN_387[0] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_422[0]
1-0 1
-11 1
.names rules_12_io_Cache_out_1_State[1] _GEN_387[1] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_422[1]
1-0 1
-11 1
.names rules_12_io_Cache_out_1_Data[0] _GEN_388[0] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_423[0]
1-0 1
-11 1
.names rules_12_io_Cache_out_1_Data[1] _GEN_388[1] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_423[1]
1-0 1
-11 1
.names rules_12_io_Cache_out_2_State[0] _GEN_389[0] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_424[0]
1-0 1
-11 1
.names rules_12_io_Cache_out_2_State[1] _GEN_389[1] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_424[1]
1-0 1
-11 1
.names rules_12_io_Cache_out_2_Data[0] _GEN_390[0] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_425[0]
1-0 1
-11 1
.names rules_12_io_Cache_out_2_Data[1] _GEN_390[1] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_425[1]
1-0 1
-11 1
.names rules_12_io_Chan1_out_0_Cmd[0] _GEN_391[0] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_426[0]
1-0 1
-11 1
.names rules_12_io_Chan1_out_0_Cmd[1] _GEN_391[1] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_426[1]
1-0 1
-11 1
.names rules_12_io_Chan1_out_0_Cmd[2] _GEN_391[2] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_426[2]
1-0 1
-11 1
.names rules_12_io_Chan1_out_0_Data[0] _GEN_392[0] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_427[0]
1-0 1
-11 1
.names rules_12_io_Chan1_out_0_Data[1] _GEN_392[1] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_427[1]
1-0 1
-11 1
.names rules_12_io_Chan1_out_1_Cmd[0] _GEN_393[0] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_428[0]
1-0 1
-11 1
.names rules_12_io_Chan1_out_1_Cmd[1] _GEN_393[1] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_428[1]
1-0 1
-11 1
.names rules_12_io_Chan1_out_1_Cmd[2] _GEN_393[2] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_428[2]
1-0 1
-11 1
.names rules_12_io_Chan1_out_1_Data[0] _GEN_394[0] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_429[0]
1-0 1
-11 1
.names rules_12_io_Chan1_out_1_Data[1] _GEN_394[1] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_429[1]
1-0 1
-11 1
.names rules_12_io_Chan1_out_2_Cmd[0] _GEN_395[0] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_430[0]
1-0 1
-11 1
.names rules_12_io_Chan1_out_2_Cmd[1] _GEN_395[1] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_430[1]
1-0 1
-11 1
.names rules_12_io_Chan1_out_2_Cmd[2] _GEN_395[2] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_430[2]
1-0 1
-11 1
.names rules_12_io_Chan1_out_2_Data[0] _GEN_396[0] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_431[0]
1-0 1
-11 1
.names rules_12_io_Chan1_out_2_Data[1] _GEN_396[1] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_431[1]
1-0 1
-11 1
.names rules_12_io_Chan2_out_0_Cmd[0] _GEN_397[0] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_432[0]
1-0 1
-11 1
.names rules_12_io_Chan2_out_0_Cmd[1] _GEN_397[1] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_432[1]
1-0 1
-11 1
.names rules_12_io_Chan2_out_0_Cmd[2] _GEN_397[2] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_432[2]
1-0 1
-11 1
.names rules_12_io_Chan2_out_0_Data[0] _GEN_398[0] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_433[0]
1-0 1
-11 1
.names rules_12_io_Chan2_out_0_Data[1] _GEN_398[1] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_433[1]
1-0 1
-11 1
.names rules_12_io_Chan2_out_1_Cmd[0] _GEN_399[0] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_434[0]
1-0 1
-11 1
.names rules_12_io_Chan2_out_1_Cmd[1] _GEN_399[1] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_434[1]
1-0 1
-11 1
.names rules_12_io_Chan2_out_1_Cmd[2] _GEN_399[2] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_434[2]
1-0 1
-11 1
.names rules_12_io_Chan2_out_1_Data[0] _GEN_400[0] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_435[0]
1-0 1
-11 1
.names rules_12_io_Chan2_out_1_Data[1] _GEN_400[1] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_435[1]
1-0 1
-11 1
.names rules_12_io_Chan2_out_2_Cmd[0] _GEN_401[0] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_436[0]
1-0 1
-11 1
.names rules_12_io_Chan2_out_2_Cmd[1] _GEN_401[1] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_436[1]
1-0 1
-11 1
.names rules_12_io_Chan2_out_2_Cmd[2] _GEN_401[2] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_436[2]
1-0 1
-11 1
.names rules_12_io_Chan2_out_2_Data[0] _GEN_402[0] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_437[0]
1-0 1
-11 1
.names rules_12_io_Chan2_out_2_Data[1] _GEN_402[1] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_437[1]
1-0 1
-11 1
.names rules_12_io_Chan3_out_0_Cmd[0] _GEN_403[0] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_438[0]
1-0 1
-11 1
.names rules_12_io_Chan3_out_0_Cmd[1] _GEN_403[1] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_438[1]
1-0 1
-11 1
.names rules_12_io_Chan3_out_0_Cmd[2] _GEN_403[2] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_438[2]
1-0 1
-11 1
.names rules_12_io_Chan3_out_0_Data[0] _GEN_404[0] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_439[0]
1-0 1
-11 1
.names rules_12_io_Chan3_out_0_Data[1] _GEN_404[1] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_439[1]
1-0 1
-11 1
.names rules_12_io_Chan3_out_1_Cmd[0] _GEN_405[0] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_440[0]
1-0 1
-11 1
.names rules_12_io_Chan3_out_1_Cmd[1] _GEN_405[1] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_440[1]
1-0 1
-11 1
.names rules_12_io_Chan3_out_1_Cmd[2] _GEN_405[2] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_440[2]
1-0 1
-11 1
.names rules_12_io_Chan3_out_1_Data[0] _GEN_406[0] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_441[0]
1-0 1
-11 1
.names rules_12_io_Chan3_out_1_Data[1] _GEN_406[1] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_441[1]
1-0 1
-11 1
.names rules_12_io_Chan3_out_2_Cmd[0] _GEN_407[0] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_442[0]
1-0 1
-11 1
.names rules_12_io_Chan3_out_2_Cmd[1] _GEN_407[1] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_442[1]
1-0 1
-11 1
.names rules_12_io_Chan3_out_2_Cmd[2] _GEN_407[2] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_442[2]
1-0 1
-11 1
.names rules_12_io_Chan3_out_2_Data[0] _GEN_408[0] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_443[0]
1-0 1
-11 1
.names rules_12_io_Chan3_out_2_Data[1] _GEN_408[1] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_443[1]
1-0 1
-11 1
.names rules_12_io_InvSet_out_0 _GEN_409 $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_444
1-0 1
-11 1
.names rules_12_io_InvSet_out_1 _GEN_410 $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_445
1-0 1
-11 1
.names rules_12_io_InvSet_out_2 _GEN_411 $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_446
1-0 1
-11 1
.names rules_12_io_ShrSet_out_0 _GEN_412 $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_447
1-0 1
-11 1
.names rules_12_io_ShrSet_out_1 _GEN_413 $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_448
1-0 1
-11 1
.names rules_12_io_ShrSet_out_2 _GEN_414 $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_449
1-0 1
-11 1
.names rules_12_io_ExGntd_out _GEN_415 $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_450
1-0 1
-11 1
.names rules_12_io_CurCmd_out[0] _GEN_416[0] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_451[0]
1-0 1
-11 1
.names rules_12_io_CurCmd_out[1] _GEN_416[1] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_451[1]
1-0 1
-11 1
.names rules_12_io_CurCmd_out[2] _GEN_416[2] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_451[2]
1-0 1
-11 1
.names rules_12_io_CurPtr_out[0] _GEN_417[0] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_452[0]
1-0 1
-11 1
.names rules_12_io_CurPtr_out[1] _GEN_417[1] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_452[1]
1-0 1
-11 1
.names rules_12_io_MemData_out[0] _GEN_418[0] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_453[0]
1-0 1
-11 1
.names rules_12_io_MemData_out[1] _GEN_418[1] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_453[1]
1-0 1
-11 1
.names rules_12_io_AuxData_out[0] _GEN_419[0] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_454[0]
1-0 1
-11 1
.names rules_12_io_AuxData_out[1] _GEN_419[1] $auto$simplemap.cc:257:simplemap_eqne$3963 _GEN_454[1]
1-0 1
-11 1
.names rules_13_io_Cache_out_0_State[0] _GEN_420[0] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_455[0]
1-0 1
-11 1
.names rules_13_io_Cache_out_0_State[1] _GEN_420[1] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_455[1]
1-0 1
-11 1
.names rules_13_io_Cache_out_0_Data[0] _GEN_421[0] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_456[0]
1-0 1
-11 1
.names rules_13_io_Cache_out_0_Data[1] _GEN_421[1] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_456[1]
1-0 1
-11 1
.names rules_13_io_Cache_out_1_State[0] _GEN_422[0] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_457[0]
1-0 1
-11 1
.names rules_13_io_Cache_out_1_State[1] _GEN_422[1] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_457[1]
1-0 1
-11 1
.names rules_13_io_Cache_out_1_Data[0] _GEN_423[0] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_458[0]
1-0 1
-11 1
.names rules_13_io_Cache_out_1_Data[1] _GEN_423[1] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_458[1]
1-0 1
-11 1
.names rules_13_io_Cache_out_2_State[0] _GEN_424[0] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_459[0]
1-0 1
-11 1
.names rules_13_io_Cache_out_2_State[1] _GEN_424[1] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_459[1]
1-0 1
-11 1
.names rules_13_io_Cache_out_2_Data[0] _GEN_425[0] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_460[0]
1-0 1
-11 1
.names rules_13_io_Cache_out_2_Data[1] _GEN_425[1] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_460[1]
1-0 1
-11 1
.names rules_13_io_Chan1_out_0_Cmd[0] _GEN_426[0] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_461[0]
1-0 1
-11 1
.names rules_13_io_Chan1_out_0_Cmd[1] _GEN_426[1] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_461[1]
1-0 1
-11 1
.names rules_13_io_Chan1_out_0_Cmd[2] _GEN_426[2] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_461[2]
1-0 1
-11 1
.names rules_13_io_Chan1_out_0_Data[0] _GEN_427[0] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_462[0]
1-0 1
-11 1
.names rules_13_io_Chan1_out_0_Data[1] _GEN_427[1] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_462[1]
1-0 1
-11 1
.names rules_13_io_Chan1_out_1_Cmd[0] _GEN_428[0] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_463[0]
1-0 1
-11 1
.names rules_13_io_Chan1_out_1_Cmd[1] _GEN_428[1] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_463[1]
1-0 1
-11 1
.names rules_13_io_Chan1_out_1_Cmd[2] _GEN_428[2] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_463[2]
1-0 1
-11 1
.names rules_13_io_Chan1_out_1_Data[0] _GEN_429[0] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_464[0]
1-0 1
-11 1
.names rules_13_io_Chan1_out_1_Data[1] _GEN_429[1] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_464[1]
1-0 1
-11 1
.names rules_13_io_Chan1_out_2_Cmd[0] _GEN_430[0] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_465[0]
1-0 1
-11 1
.names rules_13_io_Chan1_out_2_Cmd[1] _GEN_430[1] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_465[1]
1-0 1
-11 1
.names rules_13_io_Chan1_out_2_Cmd[2] _GEN_430[2] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_465[2]
1-0 1
-11 1
.names rules_13_io_Chan1_out_2_Data[0] _GEN_431[0] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_466[0]
1-0 1
-11 1
.names rules_13_io_Chan1_out_2_Data[1] _GEN_431[1] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_466[1]
1-0 1
-11 1
.names rules_13_io_Chan2_out_0_Cmd[0] _GEN_432[0] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_467[0]
1-0 1
-11 1
.names rules_13_io_Chan2_out_0_Cmd[1] _GEN_432[1] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_467[1]
1-0 1
-11 1
.names rules_13_io_Chan2_out_0_Cmd[2] _GEN_432[2] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_467[2]
1-0 1
-11 1
.names rules_13_io_Chan2_out_0_Data[0] _GEN_433[0] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_468[0]
1-0 1
-11 1
.names rules_13_io_Chan2_out_0_Data[1] _GEN_433[1] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_468[1]
1-0 1
-11 1
.names rules_13_io_Chan2_out_1_Cmd[0] _GEN_434[0] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_469[0]
1-0 1
-11 1
.names rules_13_io_Chan2_out_1_Cmd[1] _GEN_434[1] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_469[1]
1-0 1
-11 1
.names rules_13_io_Chan2_out_1_Cmd[2] _GEN_434[2] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_469[2]
1-0 1
-11 1
.names rules_13_io_Chan2_out_1_Data[0] _GEN_435[0] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_470[0]
1-0 1
-11 1
.names rules_13_io_Chan2_out_1_Data[1] _GEN_435[1] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_470[1]
1-0 1
-11 1
.names rules_13_io_Chan2_out_2_Cmd[0] _GEN_436[0] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_471[0]
1-0 1
-11 1
.names rules_13_io_Chan2_out_2_Cmd[1] _GEN_436[1] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_471[1]
1-0 1
-11 1
.names rules_13_io_Chan2_out_2_Cmd[2] _GEN_436[2] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_471[2]
1-0 1
-11 1
.names rules_13_io_Chan2_out_2_Data[0] _GEN_437[0] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_472[0]
1-0 1
-11 1
.names rules_13_io_Chan2_out_2_Data[1] _GEN_437[1] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_472[1]
1-0 1
-11 1
.names rules_13_io_Chan3_out_0_Cmd[0] _GEN_438[0] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_473[0]
1-0 1
-11 1
.names rules_13_io_Chan3_out_0_Cmd[1] _GEN_438[1] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_473[1]
1-0 1
-11 1
.names rules_13_io_Chan3_out_0_Cmd[2] _GEN_438[2] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_473[2]
1-0 1
-11 1
.names rules_13_io_Chan3_out_0_Data[0] _GEN_439[0] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_474[0]
1-0 1
-11 1
.names rules_13_io_Chan3_out_0_Data[1] _GEN_439[1] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_474[1]
1-0 1
-11 1
.names rules_13_io_Chan3_out_1_Cmd[0] _GEN_440[0] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_475[0]
1-0 1
-11 1
.names rules_13_io_Chan3_out_1_Cmd[1] _GEN_440[1] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_475[1]
1-0 1
-11 1
.names rules_13_io_Chan3_out_1_Cmd[2] _GEN_440[2] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_475[2]
1-0 1
-11 1
.names rules_13_io_Chan3_out_1_Data[0] _GEN_441[0] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_476[0]
1-0 1
-11 1
.names rules_13_io_Chan3_out_1_Data[1] _GEN_441[1] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_476[1]
1-0 1
-11 1
.names rules_13_io_Chan3_out_2_Cmd[0] _GEN_442[0] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_477[0]
1-0 1
-11 1
.names rules_13_io_Chan3_out_2_Cmd[1] _GEN_442[1] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_477[1]
1-0 1
-11 1
.names rules_13_io_Chan3_out_2_Cmd[2] _GEN_442[2] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_477[2]
1-0 1
-11 1
.names rules_13_io_Chan3_out_2_Data[0] _GEN_443[0] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_478[0]
1-0 1
-11 1
.names rules_13_io_Chan3_out_2_Data[1] _GEN_443[1] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_478[1]
1-0 1
-11 1
.names rules_13_io_InvSet_out_0 _GEN_444 $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_479
1-0 1
-11 1
.names rules_13_io_InvSet_out_1 _GEN_445 $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_480
1-0 1
-11 1
.names rules_13_io_InvSet_out_2 _GEN_446 $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_481
1-0 1
-11 1
.names rules_13_io_ShrSet_out_0 _GEN_447 $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_482
1-0 1
-11 1
.names rules_13_io_ShrSet_out_1 _GEN_448 $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_483
1-0 1
-11 1
.names rules_13_io_ShrSet_out_2 _GEN_449 $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_484
1-0 1
-11 1
.names rules_13_io_ExGntd_out _GEN_450 $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_485
1-0 1
-11 1
.names rules_13_io_CurCmd_out[0] _GEN_451[0] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_486[0]
1-0 1
-11 1
.names rules_13_io_CurCmd_out[1] _GEN_451[1] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_486[1]
1-0 1
-11 1
.names rules_13_io_CurCmd_out[2] _GEN_451[2] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_486[2]
1-0 1
-11 1
.names rules_13_io_CurPtr_out[0] _GEN_452[0] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_487[0]
1-0 1
-11 1
.names rules_13_io_CurPtr_out[1] _GEN_452[1] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_487[1]
1-0 1
-11 1
.names rules_13_io_MemData_out[0] _GEN_453[0] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_488[0]
1-0 1
-11 1
.names rules_13_io_MemData_out[1] _GEN_453[1] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_488[1]
1-0 1
-11 1
.names rules_13_io_AuxData_out[0] _GEN_454[0] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_489[0]
1-0 1
-11 1
.names rules_13_io_AuxData_out[1] _GEN_454[1] $auto$simplemap.cc:257:simplemap_eqne$3981 _GEN_489[1]
1-0 1
-11 1
.names rules_14_io_Cache_out_0_State[0] _GEN_455[0] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_490[0]
1-0 1
-11 1
.names rules_14_io_Cache_out_0_State[1] _GEN_455[1] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_490[1]
1-0 1
-11 1
.names rules_14_io_Cache_out_0_Data[0] _GEN_456[0] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_491[0]
1-0 1
-11 1
.names rules_14_io_Cache_out_0_Data[1] _GEN_456[1] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_491[1]
1-0 1
-11 1
.names rules_14_io_Cache_out_1_State[0] _GEN_457[0] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_492[0]
1-0 1
-11 1
.names rules_14_io_Cache_out_1_State[1] _GEN_457[1] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_492[1]
1-0 1
-11 1
.names rules_14_io_Cache_out_1_Data[0] _GEN_458[0] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_493[0]
1-0 1
-11 1
.names rules_14_io_Cache_out_1_Data[1] _GEN_458[1] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_493[1]
1-0 1
-11 1
.names rules_14_io_Cache_out_2_State[0] _GEN_459[0] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_494[0]
1-0 1
-11 1
.names rules_14_io_Cache_out_2_State[1] _GEN_459[1] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_494[1]
1-0 1
-11 1
.names rules_14_io_Cache_out_2_Data[0] _GEN_460[0] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_495[0]
1-0 1
-11 1
.names rules_14_io_Cache_out_2_Data[1] _GEN_460[1] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_495[1]
1-0 1
-11 1
.names rules_14_io_Chan1_out_0_Cmd[0] _GEN_461[0] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_496[0]
1-0 1
-11 1
.names rules_14_io_Chan1_out_0_Cmd[1] _GEN_461[1] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_496[1]
1-0 1
-11 1
.names rules_14_io_Chan1_out_0_Cmd[2] _GEN_461[2] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_496[2]
1-0 1
-11 1
.names rules_14_io_Chan1_out_0_Data[0] _GEN_462[0] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_497[0]
1-0 1
-11 1
.names rules_14_io_Chan1_out_0_Data[1] _GEN_462[1] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_497[1]
1-0 1
-11 1
.names rules_14_io_Chan1_out_1_Cmd[0] _GEN_463[0] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_498[0]
1-0 1
-11 1
.names rules_14_io_Chan1_out_1_Cmd[1] _GEN_463[1] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_498[1]
1-0 1
-11 1
.names rules_14_io_Chan1_out_1_Cmd[2] _GEN_463[2] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_498[2]
1-0 1
-11 1
.names rules_14_io_Chan1_out_1_Data[0] _GEN_464[0] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_499[0]
1-0 1
-11 1
.names rules_14_io_Chan1_out_1_Data[1] _GEN_464[1] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_499[1]
1-0 1
-11 1
.names rules_14_io_Chan1_out_2_Cmd[0] _GEN_465[0] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_500[0]
1-0 1
-11 1
.names rules_14_io_Chan1_out_2_Cmd[1] _GEN_465[1] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_500[1]
1-0 1
-11 1
.names rules_14_io_Chan1_out_2_Cmd[2] _GEN_465[2] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_500[2]
1-0 1
-11 1
.names rules_14_io_Chan1_out_2_Data[0] _GEN_466[0] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_501[0]
1-0 1
-11 1
.names rules_14_io_Chan1_out_2_Data[1] _GEN_466[1] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_501[1]
1-0 1
-11 1
.names rules_14_io_Chan2_out_0_Cmd[0] _GEN_467[0] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_502[0]
1-0 1
-11 1
.names rules_14_io_Chan2_out_0_Cmd[1] _GEN_467[1] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_502[1]
1-0 1
-11 1
.names rules_14_io_Chan2_out_0_Cmd[2] _GEN_467[2] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_502[2]
1-0 1
-11 1
.names rules_14_io_Chan2_out_0_Data[0] _GEN_468[0] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_503[0]
1-0 1
-11 1
.names rules_14_io_Chan2_out_0_Data[1] _GEN_468[1] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_503[1]
1-0 1
-11 1
.names rules_14_io_Chan2_out_1_Cmd[0] _GEN_469[0] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_504[0]
1-0 1
-11 1
.names rules_14_io_Chan2_out_1_Cmd[1] _GEN_469[1] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_504[1]
1-0 1
-11 1
.names rules_14_io_Chan2_out_1_Cmd[2] _GEN_469[2] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_504[2]
1-0 1
-11 1
.names rules_14_io_Chan2_out_1_Data[0] _GEN_470[0] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_505[0]
1-0 1
-11 1
.names rules_14_io_Chan2_out_1_Data[1] _GEN_470[1] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_505[1]
1-0 1
-11 1
.names rules_14_io_Chan2_out_2_Cmd[0] _GEN_471[0] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_506[0]
1-0 1
-11 1
.names rules_14_io_Chan2_out_2_Cmd[1] _GEN_471[1] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_506[1]
1-0 1
-11 1
.names rules_14_io_Chan2_out_2_Cmd[2] _GEN_471[2] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_506[2]
1-0 1
-11 1
.names rules_14_io_Chan2_out_2_Data[0] _GEN_472[0] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_507[0]
1-0 1
-11 1
.names rules_14_io_Chan2_out_2_Data[1] _GEN_472[1] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_507[1]
1-0 1
-11 1
.names rules_14_io_Chan3_out_0_Cmd[0] _GEN_473[0] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_508[0]
1-0 1
-11 1
.names rules_14_io_Chan3_out_0_Cmd[1] _GEN_473[1] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_508[1]
1-0 1
-11 1
.names rules_14_io_Chan3_out_0_Cmd[2] _GEN_473[2] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_508[2]
1-0 1
-11 1
.names rules_14_io_Chan3_out_0_Data[0] _GEN_474[0] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_509[0]
1-0 1
-11 1
.names rules_14_io_Chan3_out_0_Data[1] _GEN_474[1] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_509[1]
1-0 1
-11 1
.names rules_14_io_Chan3_out_1_Cmd[0] _GEN_475[0] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_510[0]
1-0 1
-11 1
.names rules_14_io_Chan3_out_1_Cmd[1] _GEN_475[1] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_510[1]
1-0 1
-11 1
.names rules_14_io_Chan3_out_1_Cmd[2] _GEN_475[2] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_510[2]
1-0 1
-11 1
.names rules_14_io_Chan3_out_1_Data[0] _GEN_476[0] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_511[0]
1-0 1
-11 1
.names rules_14_io_Chan3_out_1_Data[1] _GEN_476[1] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_511[1]
1-0 1
-11 1
.names rules_14_io_Chan3_out_2_Cmd[0] _GEN_477[0] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_512[0]
1-0 1
-11 1
.names rules_14_io_Chan3_out_2_Cmd[1] _GEN_477[1] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_512[1]
1-0 1
-11 1
.names rules_14_io_Chan3_out_2_Cmd[2] _GEN_477[2] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_512[2]
1-0 1
-11 1
.names rules_14_io_Chan3_out_2_Data[0] _GEN_478[0] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_513[0]
1-0 1
-11 1
.names rules_14_io_Chan3_out_2_Data[1] _GEN_478[1] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_513[1]
1-0 1
-11 1
.names rules_14_io_InvSet_out_0 _GEN_479 $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_514
1-0 1
-11 1
.names rules_14_io_InvSet_out_1 _GEN_480 $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_515
1-0 1
-11 1
.names rules_14_io_InvSet_out_2 _GEN_481 $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_516
1-0 1
-11 1
.names rules_14_io_ShrSet_out_0 _GEN_482 $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_517
1-0 1
-11 1
.names rules_14_io_ShrSet_out_1 _GEN_483 $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_518
1-0 1
-11 1
.names rules_14_io_ShrSet_out_2 _GEN_484 $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_519
1-0 1
-11 1
.names rules_14_io_ExGntd_out _GEN_485 $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_520
1-0 1
-11 1
.names rules_14_io_CurCmd_out[0] _GEN_486[0] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_521[0]
1-0 1
-11 1
.names rules_14_io_CurCmd_out[1] _GEN_486[1] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_521[1]
1-0 1
-11 1
.names rules_14_io_CurCmd_out[2] _GEN_486[2] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_521[2]
1-0 1
-11 1
.names rules_14_io_CurPtr_out[0] _GEN_487[0] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_522[0]
1-0 1
-11 1
.names rules_14_io_CurPtr_out[1] _GEN_487[1] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_522[1]
1-0 1
-11 1
.names rules_14_io_MemData_out[0] _GEN_488[0] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_523[0]
1-0 1
-11 1
.names rules_14_io_MemData_out[1] _GEN_488[1] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_523[1]
1-0 1
-11 1
.names rules_14_io_AuxData_out[0] _GEN_489[0] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_524[0]
1-0 1
-11 1
.names rules_14_io_AuxData_out[1] _GEN_489[1] $auto$simplemap.cc:257:simplemap_eqne$3999 _GEN_524[1]
1-0 1
-11 1
.names rules_15_io_Cache_out_0_State[0] _GEN_490[0] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_525[0]
1-0 1
-11 1
.names rules_15_io_Cache_out_0_State[1] _GEN_490[1] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_525[1]
1-0 1
-11 1
.names rules_15_io_Cache_out_0_Data[0] _GEN_491[0] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_526[0]
1-0 1
-11 1
.names rules_15_io_Cache_out_0_Data[1] _GEN_491[1] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_526[1]
1-0 1
-11 1
.names rules_15_io_Cache_out_1_State[0] _GEN_492[0] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_527[0]
1-0 1
-11 1
.names rules_15_io_Cache_out_1_State[1] _GEN_492[1] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_527[1]
1-0 1
-11 1
.names rules_15_io_Cache_out_1_Data[0] _GEN_493[0] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_528[0]
1-0 1
-11 1
.names rules_15_io_Cache_out_1_Data[1] _GEN_493[1] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_528[1]
1-0 1
-11 1
.names rules_15_io_Cache_out_2_State[0] _GEN_494[0] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_529[0]
1-0 1
-11 1
.names rules_15_io_Cache_out_2_State[1] _GEN_494[1] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_529[1]
1-0 1
-11 1
.names rules_15_io_Cache_out_2_Data[0] _GEN_495[0] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_530[0]
1-0 1
-11 1
.names rules_15_io_Cache_out_2_Data[1] _GEN_495[1] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_530[1]
1-0 1
-11 1
.names rules_15_io_Chan1_out_0_Cmd[0] _GEN_496[0] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_531[0]
1-0 1
-11 1
.names rules_15_io_Chan1_out_0_Cmd[1] _GEN_496[1] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_531[1]
1-0 1
-11 1
.names rules_15_io_Chan1_out_0_Cmd[2] _GEN_496[2] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_531[2]
1-0 1
-11 1
.names rules_15_io_Chan1_out_0_Data[0] _GEN_497[0] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_532[0]
1-0 1
-11 1
.names rules_15_io_Chan1_out_0_Data[1] _GEN_497[1] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_532[1]
1-0 1
-11 1
.names rules_15_io_Chan1_out_1_Cmd[0] _GEN_498[0] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_533[0]
1-0 1
-11 1
.names rules_15_io_Chan1_out_1_Cmd[1] _GEN_498[1] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_533[1]
1-0 1
-11 1
.names rules_15_io_Chan1_out_1_Cmd[2] _GEN_498[2] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_533[2]
1-0 1
-11 1
.names rules_15_io_Chan1_out_1_Data[0] _GEN_499[0] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_534[0]
1-0 1
-11 1
.names rules_15_io_Chan1_out_1_Data[1] _GEN_499[1] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_534[1]
1-0 1
-11 1
.names rules_15_io_Chan1_out_2_Cmd[0] _GEN_500[0] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_535[0]
1-0 1
-11 1
.names rules_15_io_Chan1_out_2_Cmd[1] _GEN_500[1] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_535[1]
1-0 1
-11 1
.names rules_15_io_Chan1_out_2_Cmd[2] _GEN_500[2] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_535[2]
1-0 1
-11 1
.names rules_15_io_Chan1_out_2_Data[0] _GEN_501[0] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_536[0]
1-0 1
-11 1
.names rules_15_io_Chan1_out_2_Data[1] _GEN_501[1] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_536[1]
1-0 1
-11 1
.names rules_15_io_Chan2_out_0_Cmd[0] _GEN_502[0] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_537[0]
1-0 1
-11 1
.names rules_15_io_Chan2_out_0_Cmd[1] _GEN_502[1] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_537[1]
1-0 1
-11 1
.names rules_15_io_Chan2_out_0_Cmd[2] _GEN_502[2] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_537[2]
1-0 1
-11 1
.names rules_15_io_Chan2_out_0_Data[0] _GEN_503[0] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_538[0]
1-0 1
-11 1
.names rules_15_io_Chan2_out_0_Data[1] _GEN_503[1] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_538[1]
1-0 1
-11 1
.names rules_15_io_Chan2_out_1_Cmd[0] _GEN_504[0] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_539[0]
1-0 1
-11 1
.names rules_15_io_Chan2_out_1_Cmd[1] _GEN_504[1] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_539[1]
1-0 1
-11 1
.names rules_15_io_Chan2_out_1_Cmd[2] _GEN_504[2] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_539[2]
1-0 1
-11 1
.names rules_15_io_Chan2_out_1_Data[0] _GEN_505[0] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_540[0]
1-0 1
-11 1
.names rules_15_io_Chan2_out_1_Data[1] _GEN_505[1] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_540[1]
1-0 1
-11 1
.names rules_15_io_Chan2_out_2_Cmd[0] _GEN_506[0] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_541[0]
1-0 1
-11 1
.names rules_15_io_Chan2_out_2_Cmd[1] _GEN_506[1] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_541[1]
1-0 1
-11 1
.names rules_15_io_Chan2_out_2_Cmd[2] _GEN_506[2] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_541[2]
1-0 1
-11 1
.names rules_15_io_Chan2_out_2_Data[0] _GEN_507[0] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_542[0]
1-0 1
-11 1
.names rules_15_io_Chan2_out_2_Data[1] _GEN_507[1] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_542[1]
1-0 1
-11 1
.names rules_15_io_Chan3_out_0_Cmd[0] _GEN_508[0] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_543[0]
1-0 1
-11 1
.names rules_15_io_Chan3_out_0_Cmd[1] _GEN_508[1] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_543[1]
1-0 1
-11 1
.names rules_15_io_Chan3_out_0_Cmd[2] _GEN_508[2] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_543[2]
1-0 1
-11 1
.names rules_15_io_Chan3_out_0_Data[0] _GEN_509[0] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_544[0]
1-0 1
-11 1
.names rules_15_io_Chan3_out_0_Data[1] _GEN_509[1] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_544[1]
1-0 1
-11 1
.names rules_15_io_Chan3_out_1_Cmd[0] _GEN_510[0] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_545[0]
1-0 1
-11 1
.names rules_15_io_Chan3_out_1_Cmd[1] _GEN_510[1] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_545[1]
1-0 1
-11 1
.names rules_15_io_Chan3_out_1_Cmd[2] _GEN_510[2] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_545[2]
1-0 1
-11 1
.names rules_15_io_Chan3_out_1_Data[0] _GEN_511[0] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_546[0]
1-0 1
-11 1
.names rules_15_io_Chan3_out_1_Data[1] _GEN_511[1] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_546[1]
1-0 1
-11 1
.names rules_15_io_Chan3_out_2_Cmd[0] _GEN_512[0] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_547[0]
1-0 1
-11 1
.names rules_15_io_Chan3_out_2_Cmd[1] _GEN_512[1] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_547[1]
1-0 1
-11 1
.names rules_15_io_Chan3_out_2_Cmd[2] _GEN_512[2] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_547[2]
1-0 1
-11 1
.names rules_15_io_Chan3_out_2_Data[0] _GEN_513[0] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_548[0]
1-0 1
-11 1
.names rules_15_io_Chan3_out_2_Data[1] _GEN_513[1] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_548[1]
1-0 1
-11 1
.names rules_15_io_InvSet_out_0 _GEN_514 $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_549
1-0 1
-11 1
.names rules_15_io_InvSet_out_1 _GEN_515 $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_550
1-0 1
-11 1
.names rules_15_io_InvSet_out_2 _GEN_516 $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_551
1-0 1
-11 1
.names rules_15_io_ShrSet_out_0 _GEN_517 $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_552
1-0 1
-11 1
.names rules_15_io_ShrSet_out_1 _GEN_518 $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_553
1-0 1
-11 1
.names rules_15_io_ShrSet_out_2 _GEN_519 $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_554
1-0 1
-11 1
.names rules_15_io_ExGntd_out _GEN_520 $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_555
1-0 1
-11 1
.names rules_15_io_CurCmd_out[0] _GEN_521[0] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_556[0]
1-0 1
-11 1
.names rules_15_io_CurCmd_out[1] _GEN_521[1] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_556[1]
1-0 1
-11 1
.names rules_15_io_CurCmd_out[2] _GEN_521[2] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_556[2]
1-0 1
-11 1
.names rules_15_io_CurPtr_out[0] _GEN_522[0] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_557[0]
1-0 1
-11 1
.names rules_15_io_CurPtr_out[1] _GEN_522[1] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_557[1]
1-0 1
-11 1
.names rules_15_io_MemData_out[0] _GEN_523[0] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_558[0]
1-0 1
-11 1
.names rules_15_io_MemData_out[1] _GEN_523[1] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_558[1]
1-0 1
-11 1
.names rules_15_io_AuxData_out[0] _GEN_524[0] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_559[0]
1-0 1
-11 1
.names rules_15_io_AuxData_out[1] _GEN_524[1] $auto$simplemap.cc:257:simplemap_eqne$4017 _GEN_559[1]
1-0 1
-11 1
.names rules_16_io_Cache_out_0_State[0] _GEN_525[0] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_560[0]
1-0 1
-11 1
.names rules_16_io_Cache_out_0_State[1] _GEN_525[1] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_560[1]
1-0 1
-11 1
.names rules_16_io_Cache_out_0_Data[0] _GEN_526[0] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_561[0]
1-0 1
-11 1
.names rules_16_io_Cache_out_0_Data[1] _GEN_526[1] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_561[1]
1-0 1
-11 1
.names rules_16_io_Cache_out_1_State[0] _GEN_527[0] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_562[0]
1-0 1
-11 1
.names rules_16_io_Cache_out_1_State[1] _GEN_527[1] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_562[1]
1-0 1
-11 1
.names rules_16_io_Cache_out_1_Data[0] _GEN_528[0] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_563[0]
1-0 1
-11 1
.names rules_16_io_Cache_out_1_Data[1] _GEN_528[1] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_563[1]
1-0 1
-11 1
.names rules_16_io_Cache_out_2_State[0] _GEN_529[0] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_564[0]
1-0 1
-11 1
.names rules_16_io_Cache_out_2_State[1] _GEN_529[1] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_564[1]
1-0 1
-11 1
.names rules_16_io_Cache_out_2_Data[0] _GEN_530[0] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_565[0]
1-0 1
-11 1
.names rules_16_io_Cache_out_2_Data[1] _GEN_530[1] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_565[1]
1-0 1
-11 1
.names rules_16_io_Chan1_out_0_Cmd[0] _GEN_531[0] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_566[0]
1-0 1
-11 1
.names rules_16_io_Chan1_out_0_Cmd[1] _GEN_531[1] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_566[1]
1-0 1
-11 1
.names rules_16_io_Chan1_out_0_Cmd[2] _GEN_531[2] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_566[2]
1-0 1
-11 1
.names rules_16_io_Chan1_out_0_Data[0] _GEN_532[0] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_567[0]
1-0 1
-11 1
.names rules_16_io_Chan1_out_0_Data[1] _GEN_532[1] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_567[1]
1-0 1
-11 1
.names rules_16_io_Chan1_out_1_Cmd[0] _GEN_533[0] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_568[0]
1-0 1
-11 1
.names rules_16_io_Chan1_out_1_Cmd[1] _GEN_533[1] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_568[1]
1-0 1
-11 1
.names rules_16_io_Chan1_out_1_Cmd[2] _GEN_533[2] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_568[2]
1-0 1
-11 1
.names rules_16_io_Chan1_out_1_Data[0] _GEN_534[0] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_569[0]
1-0 1
-11 1
.names rules_16_io_Chan1_out_1_Data[1] _GEN_534[1] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_569[1]
1-0 1
-11 1
.names rules_16_io_Chan1_out_2_Cmd[0] _GEN_535[0] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_570[0]
1-0 1
-11 1
.names rules_16_io_Chan1_out_2_Cmd[1] _GEN_535[1] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_570[1]
1-0 1
-11 1
.names rules_16_io_Chan1_out_2_Cmd[2] _GEN_535[2] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_570[2]
1-0 1
-11 1
.names rules_16_io_Chan1_out_2_Data[0] _GEN_536[0] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_571[0]
1-0 1
-11 1
.names rules_16_io_Chan1_out_2_Data[1] _GEN_536[1] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_571[1]
1-0 1
-11 1
.names rules_16_io_Chan2_out_0_Cmd[0] _GEN_537[0] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_572[0]
1-0 1
-11 1
.names rules_16_io_Chan2_out_0_Cmd[1] _GEN_537[1] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_572[1]
1-0 1
-11 1
.names rules_16_io_Chan2_out_0_Cmd[2] _GEN_537[2] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_572[2]
1-0 1
-11 1
.names rules_16_io_Chan2_out_0_Data[0] _GEN_538[0] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_573[0]
1-0 1
-11 1
.names rules_16_io_Chan2_out_0_Data[1] _GEN_538[1] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_573[1]
1-0 1
-11 1
.names rules_16_io_Chan2_out_1_Cmd[0] _GEN_539[0] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_574[0]
1-0 1
-11 1
.names rules_16_io_Chan2_out_1_Cmd[1] _GEN_539[1] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_574[1]
1-0 1
-11 1
.names rules_16_io_Chan2_out_1_Cmd[2] _GEN_539[2] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_574[2]
1-0 1
-11 1
.names rules_16_io_Chan2_out_1_Data[0] _GEN_540[0] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_575[0]
1-0 1
-11 1
.names rules_16_io_Chan2_out_1_Data[1] _GEN_540[1] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_575[1]
1-0 1
-11 1
.names rules_16_io_Chan2_out_2_Cmd[0] _GEN_541[0] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_576[0]
1-0 1
-11 1
.names rules_16_io_Chan2_out_2_Cmd[1] _GEN_541[1] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_576[1]
1-0 1
-11 1
.names rules_16_io_Chan2_out_2_Cmd[2] _GEN_541[2] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_576[2]
1-0 1
-11 1
.names rules_16_io_Chan2_out_2_Data[0] _GEN_542[0] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_577[0]
1-0 1
-11 1
.names rules_16_io_Chan2_out_2_Data[1] _GEN_542[1] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_577[1]
1-0 1
-11 1
.names rules_16_io_Chan3_out_0_Cmd[0] _GEN_543[0] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_578[0]
1-0 1
-11 1
.names rules_16_io_Chan3_out_0_Cmd[1] _GEN_543[1] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_578[1]
1-0 1
-11 1
.names rules_16_io_Chan3_out_0_Cmd[2] _GEN_543[2] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_578[2]
1-0 1
-11 1
.names rules_16_io_Chan3_out_0_Data[0] _GEN_544[0] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_579[0]
1-0 1
-11 1
.names rules_16_io_Chan3_out_0_Data[1] _GEN_544[1] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_579[1]
1-0 1
-11 1
.names rules_16_io_Chan3_out_1_Cmd[0] _GEN_545[0] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_580[0]
1-0 1
-11 1
.names rules_16_io_Chan3_out_1_Cmd[1] _GEN_545[1] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_580[1]
1-0 1
-11 1
.names rules_16_io_Chan3_out_1_Cmd[2] _GEN_545[2] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_580[2]
1-0 1
-11 1
.names rules_16_io_Chan3_out_1_Data[0] _GEN_546[0] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_581[0]
1-0 1
-11 1
.names rules_16_io_Chan3_out_1_Data[1] _GEN_546[1] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_581[1]
1-0 1
-11 1
.names rules_16_io_Chan3_out_2_Cmd[0] _GEN_547[0] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_582[0]
1-0 1
-11 1
.names rules_16_io_Chan3_out_2_Cmd[1] _GEN_547[1] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_582[1]
1-0 1
-11 1
.names rules_16_io_Chan3_out_2_Cmd[2] _GEN_547[2] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_582[2]
1-0 1
-11 1
.names rules_16_io_Chan3_out_2_Data[0] _GEN_548[0] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_583[0]
1-0 1
-11 1
.names rules_16_io_Chan3_out_2_Data[1] _GEN_548[1] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_583[1]
1-0 1
-11 1
.names rules_16_io_InvSet_out_0 _GEN_549 $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_584
1-0 1
-11 1
.names rules_16_io_InvSet_out_1 _GEN_550 $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_585
1-0 1
-11 1
.names rules_16_io_InvSet_out_2 _GEN_551 $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_586
1-0 1
-11 1
.names rules_16_io_ShrSet_out_0 _GEN_552 $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_587
1-0 1
-11 1
.names rules_16_io_ShrSet_out_1 _GEN_553 $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_588
1-0 1
-11 1
.names rules_16_io_ShrSet_out_2 _GEN_554 $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_589
1-0 1
-11 1
.names rules_16_io_ExGntd_out _GEN_555 $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_590
1-0 1
-11 1
.names rules_16_io_CurCmd_out[0] _GEN_556[0] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_591[0]
1-0 1
-11 1
.names rules_16_io_CurCmd_out[1] _GEN_556[1] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_591[1]
1-0 1
-11 1
.names rules_16_io_CurCmd_out[2] _GEN_556[2] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_591[2]
1-0 1
-11 1
.names rules_16_io_CurPtr_out[0] _GEN_557[0] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_592[0]
1-0 1
-11 1
.names rules_16_io_CurPtr_out[1] _GEN_557[1] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_592[1]
1-0 1
-11 1
.names rules_16_io_MemData_out[0] _GEN_558[0] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_593[0]
1-0 1
-11 1
.names rules_16_io_MemData_out[1] _GEN_558[1] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_593[1]
1-0 1
-11 1
.names rules_16_io_AuxData_out[0] _GEN_559[0] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_594[0]
1-0 1
-11 1
.names rules_16_io_AuxData_out[1] _GEN_559[1] $auto$simplemap.cc:257:simplemap_eqne$3210 _GEN_594[1]
1-0 1
-11 1
.names rules_17_io_Cache_out_0_State[0] _GEN_560[0] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_595[0]
1-0 1
-11 1
.names rules_17_io_Cache_out_0_State[1] _GEN_560[1] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_595[1]
1-0 1
-11 1
.names rules_17_io_Cache_out_0_Data[0] _GEN_561[0] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_596[0]
1-0 1
-11 1
.names rules_17_io_Cache_out_0_Data[1] _GEN_561[1] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_596[1]
1-0 1
-11 1
.names rules_17_io_Cache_out_1_State[0] _GEN_562[0] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_597[0]
1-0 1
-11 1
.names rules_17_io_Cache_out_1_State[1] _GEN_562[1] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_597[1]
1-0 1
-11 1
.names rules_17_io_Cache_out_1_Data[0] _GEN_563[0] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_598[0]
1-0 1
-11 1
.names rules_17_io_Cache_out_1_Data[1] _GEN_563[1] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_598[1]
1-0 1
-11 1
.names rules_17_io_Cache_out_2_State[0] _GEN_564[0] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_599[0]
1-0 1
-11 1
.names rules_17_io_Cache_out_2_State[1] _GEN_564[1] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_599[1]
1-0 1
-11 1
.names rules_17_io_Cache_out_2_Data[0] _GEN_565[0] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_600[0]
1-0 1
-11 1
.names rules_17_io_Cache_out_2_Data[1] _GEN_565[1] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_600[1]
1-0 1
-11 1
.names rules_17_io_Chan1_out_0_Cmd[0] _GEN_566[0] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_601[0]
1-0 1
-11 1
.names rules_17_io_Chan1_out_0_Cmd[1] _GEN_566[1] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_601[1]
1-0 1
-11 1
.names rules_17_io_Chan1_out_0_Cmd[2] _GEN_566[2] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_601[2]
1-0 1
-11 1
.names rules_17_io_Chan1_out_0_Data[0] _GEN_567[0] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_602[0]
1-0 1
-11 1
.names rules_17_io_Chan1_out_0_Data[1] _GEN_567[1] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_602[1]
1-0 1
-11 1
.names rules_17_io_Chan1_out_1_Cmd[0] _GEN_568[0] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_603[0]
1-0 1
-11 1
.names rules_17_io_Chan1_out_1_Cmd[1] _GEN_568[1] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_603[1]
1-0 1
-11 1
.names rules_17_io_Chan1_out_1_Cmd[2] _GEN_568[2] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_603[2]
1-0 1
-11 1
.names rules_17_io_Chan1_out_1_Data[0] _GEN_569[0] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_604[0]
1-0 1
-11 1
.names rules_17_io_Chan1_out_1_Data[1] _GEN_569[1] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_604[1]
1-0 1
-11 1
.names rules_17_io_Chan1_out_2_Cmd[0] _GEN_570[0] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_605[0]
1-0 1
-11 1
.names rules_17_io_Chan1_out_2_Cmd[1] _GEN_570[1] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_605[1]
1-0 1
-11 1
.names rules_17_io_Chan1_out_2_Cmd[2] _GEN_570[2] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_605[2]
1-0 1
-11 1
.names rules_17_io_Chan1_out_2_Data[0] _GEN_571[0] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_606[0]
1-0 1
-11 1
.names rules_17_io_Chan1_out_2_Data[1] _GEN_571[1] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_606[1]
1-0 1
-11 1
.names rules_17_io_Chan2_out_0_Cmd[0] _GEN_572[0] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_607[0]
1-0 1
-11 1
.names rules_17_io_Chan2_out_0_Cmd[1] _GEN_572[1] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_607[1]
1-0 1
-11 1
.names rules_17_io_Chan2_out_0_Cmd[2] _GEN_572[2] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_607[2]
1-0 1
-11 1
.names rules_17_io_Chan2_out_0_Data[0] _GEN_573[0] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_608[0]
1-0 1
-11 1
.names rules_17_io_Chan2_out_0_Data[1] _GEN_573[1] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_608[1]
1-0 1
-11 1
.names rules_17_io_Chan2_out_1_Cmd[0] _GEN_574[0] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_609[0]
1-0 1
-11 1
.names rules_17_io_Chan2_out_1_Cmd[1] _GEN_574[1] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_609[1]
1-0 1
-11 1
.names rules_17_io_Chan2_out_1_Cmd[2] _GEN_574[2] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_609[2]
1-0 1
-11 1
.names rules_17_io_Chan2_out_1_Data[0] _GEN_575[0] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_610[0]
1-0 1
-11 1
.names rules_17_io_Chan2_out_1_Data[1] _GEN_575[1] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_610[1]
1-0 1
-11 1
.names rules_17_io_Chan2_out_2_Cmd[0] _GEN_576[0] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_611[0]
1-0 1
-11 1
.names rules_17_io_Chan2_out_2_Cmd[1] _GEN_576[1] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_611[1]
1-0 1
-11 1
.names rules_17_io_Chan2_out_2_Cmd[2] _GEN_576[2] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_611[2]
1-0 1
-11 1
.names rules_17_io_Chan2_out_2_Data[0] _GEN_577[0] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_612[0]
1-0 1
-11 1
.names rules_17_io_Chan2_out_2_Data[1] _GEN_577[1] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_612[1]
1-0 1
-11 1
.names rules_17_io_Chan3_out_0_Cmd[0] _GEN_578[0] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_613[0]
1-0 1
-11 1
.names rules_17_io_Chan3_out_0_Cmd[1] _GEN_578[1] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_613[1]
1-0 1
-11 1
.names rules_17_io_Chan3_out_0_Cmd[2] _GEN_578[2] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_613[2]
1-0 1
-11 1
.names rules_17_io_Chan3_out_0_Data[0] _GEN_579[0] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_614[0]
1-0 1
-11 1
.names rules_17_io_Chan3_out_0_Data[1] _GEN_579[1] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_614[1]
1-0 1
-11 1
.names rules_17_io_Chan3_out_1_Cmd[0] _GEN_580[0] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_615[0]
1-0 1
-11 1
.names rules_17_io_Chan3_out_1_Cmd[1] _GEN_580[1] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_615[1]
1-0 1
-11 1
.names rules_17_io_Chan3_out_1_Cmd[2] _GEN_580[2] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_615[2]
1-0 1
-11 1
.names rules_17_io_Chan3_out_1_Data[0] _GEN_581[0] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_616[0]
1-0 1
-11 1
.names rules_17_io_Chan3_out_1_Data[1] _GEN_581[1] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_616[1]
1-0 1
-11 1
.names rules_17_io_Chan3_out_2_Cmd[0] _GEN_582[0] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_617[0]
1-0 1
-11 1
.names rules_17_io_Chan3_out_2_Cmd[1] _GEN_582[1] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_617[1]
1-0 1
-11 1
.names rules_17_io_Chan3_out_2_Cmd[2] _GEN_582[2] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_617[2]
1-0 1
-11 1
.names rules_17_io_Chan3_out_2_Data[0] _GEN_583[0] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_618[0]
1-0 1
-11 1
.names rules_17_io_Chan3_out_2_Data[1] _GEN_583[1] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_618[1]
1-0 1
-11 1
.names rules_17_io_InvSet_out_0 _GEN_584 $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_619
1-0 1
-11 1
.names rules_17_io_InvSet_out_1 _GEN_585 $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_620
1-0 1
-11 1
.names rules_17_io_InvSet_out_2 _GEN_586 $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_621
1-0 1
-11 1
.names rules_17_io_ShrSet_out_0 _GEN_587 $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_622
1-0 1
-11 1
.names rules_17_io_ShrSet_out_1 _GEN_588 $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_623
1-0 1
-11 1
.names rules_17_io_ShrSet_out_2 _GEN_589 $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_624
1-0 1
-11 1
.names rules_17_io_ExGntd_out _GEN_590 $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_625
1-0 1
-11 1
.names rules_17_io_CurCmd_out[0] _GEN_591[0] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_626[0]
1-0 1
-11 1
.names rules_17_io_CurCmd_out[1] _GEN_591[1] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_626[1]
1-0 1
-11 1
.names rules_17_io_CurCmd_out[2] _GEN_591[2] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_626[2]
1-0 1
-11 1
.names rules_17_io_CurPtr_out[0] _GEN_592[0] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_627[0]
1-0 1
-11 1
.names rules_17_io_CurPtr_out[1] _GEN_592[1] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_627[1]
1-0 1
-11 1
.names rules_17_io_MemData_out[0] _GEN_593[0] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_628[0]
1-0 1
-11 1
.names rules_17_io_MemData_out[1] _GEN_593[1] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_628[1]
1-0 1
-11 1
.names rules_17_io_AuxData_out[0] _GEN_594[0] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_629[0]
1-0 1
-11 1
.names rules_17_io_AuxData_out[1] _GEN_594[1] $auto$simplemap.cc:257:simplemap_eqne$3301 _GEN_629[1]
1-0 1
-11 1
.names rules_18_io_Cache_out_0_State[0] _GEN_595[0] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_630[0]
1-0 1
-11 1
.names rules_18_io_Cache_out_0_State[1] _GEN_595[1] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_630[1]
1-0 1
-11 1
.names rules_18_io_Cache_out_0_Data[0] _GEN_596[0] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_631[0]
1-0 1
-11 1
.names rules_18_io_Cache_out_0_Data[1] _GEN_596[1] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_631[1]
1-0 1
-11 1
.names rules_18_io_Cache_out_1_State[0] _GEN_597[0] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_632[0]
1-0 1
-11 1
.names rules_18_io_Cache_out_1_State[1] _GEN_597[1] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_632[1]
1-0 1
-11 1
.names rules_18_io_Cache_out_1_Data[0] _GEN_598[0] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_633[0]
1-0 1
-11 1
.names rules_18_io_Cache_out_1_Data[1] _GEN_598[1] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_633[1]
1-0 1
-11 1
.names rules_18_io_Cache_out_2_State[0] _GEN_599[0] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_634[0]
1-0 1
-11 1
.names rules_18_io_Cache_out_2_State[1] _GEN_599[1] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_634[1]
1-0 1
-11 1
.names rules_18_io_Cache_out_2_Data[0] _GEN_600[0] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_635[0]
1-0 1
-11 1
.names rules_18_io_Cache_out_2_Data[1] _GEN_600[1] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_635[1]
1-0 1
-11 1
.names rules_18_io_Chan1_out_0_Cmd[0] _GEN_601[0] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_636[0]
1-0 1
-11 1
.names rules_18_io_Chan1_out_0_Cmd[1] _GEN_601[1] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_636[1]
1-0 1
-11 1
.names rules_18_io_Chan1_out_0_Cmd[2] _GEN_601[2] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_636[2]
1-0 1
-11 1
.names rules_18_io_Chan1_out_0_Data[0] _GEN_602[0] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_637[0]
1-0 1
-11 1
.names rules_18_io_Chan1_out_0_Data[1] _GEN_602[1] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_637[1]
1-0 1
-11 1
.names rules_18_io_Chan1_out_1_Cmd[0] _GEN_603[0] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_638[0]
1-0 1
-11 1
.names rules_18_io_Chan1_out_1_Cmd[1] _GEN_603[1] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_638[1]
1-0 1
-11 1
.names rules_18_io_Chan1_out_1_Cmd[2] _GEN_603[2] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_638[2]
1-0 1
-11 1
.names rules_18_io_Chan1_out_1_Data[0] _GEN_604[0] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_639[0]
1-0 1
-11 1
.names rules_18_io_Chan1_out_1_Data[1] _GEN_604[1] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_639[1]
1-0 1
-11 1
.names rules_18_io_Chan1_out_2_Cmd[0] _GEN_605[0] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_640[0]
1-0 1
-11 1
.names rules_18_io_Chan1_out_2_Cmd[1] _GEN_605[1] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_640[1]
1-0 1
-11 1
.names rules_18_io_Chan1_out_2_Cmd[2] _GEN_605[2] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_640[2]
1-0 1
-11 1
.names rules_18_io_Chan1_out_2_Data[0] _GEN_606[0] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_641[0]
1-0 1
-11 1
.names rules_18_io_Chan1_out_2_Data[1] _GEN_606[1] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_641[1]
1-0 1
-11 1
.names rules_18_io_Chan2_out_0_Cmd[0] _GEN_607[0] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_642[0]
1-0 1
-11 1
.names rules_18_io_Chan2_out_0_Cmd[1] _GEN_607[1] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_642[1]
1-0 1
-11 1
.names rules_18_io_Chan2_out_0_Cmd[2] _GEN_607[2] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_642[2]
1-0 1
-11 1
.names rules_18_io_Chan2_out_0_Data[0] _GEN_608[0] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_643[0]
1-0 1
-11 1
.names rules_18_io_Chan2_out_0_Data[1] _GEN_608[1] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_643[1]
1-0 1
-11 1
.names rules_18_io_Chan2_out_1_Cmd[0] _GEN_609[0] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_644[0]
1-0 1
-11 1
.names rules_18_io_Chan2_out_1_Cmd[1] _GEN_609[1] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_644[1]
1-0 1
-11 1
.names rules_18_io_Chan2_out_1_Cmd[2] _GEN_609[2] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_644[2]
1-0 1
-11 1
.names rules_18_io_Chan2_out_1_Data[0] _GEN_610[0] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_645[0]
1-0 1
-11 1
.names rules_18_io_Chan2_out_1_Data[1] _GEN_610[1] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_645[1]
1-0 1
-11 1
.names rules_18_io_Chan2_out_2_Cmd[0] _GEN_611[0] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_646[0]
1-0 1
-11 1
.names rules_18_io_Chan2_out_2_Cmd[1] _GEN_611[1] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_646[1]
1-0 1
-11 1
.names rules_18_io_Chan2_out_2_Cmd[2] _GEN_611[2] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_646[2]
1-0 1
-11 1
.names rules_18_io_Chan2_out_2_Data[0] _GEN_612[0] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_647[0]
1-0 1
-11 1
.names rules_18_io_Chan2_out_2_Data[1] _GEN_612[1] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_647[1]
1-0 1
-11 1
.names rules_18_io_Chan3_out_0_Cmd[0] _GEN_613[0] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_648[0]
1-0 1
-11 1
.names rules_18_io_Chan3_out_0_Cmd[1] _GEN_613[1] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_648[1]
1-0 1
-11 1
.names rules_18_io_Chan3_out_0_Cmd[2] _GEN_613[2] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_648[2]
1-0 1
-11 1
.names rules_18_io_Chan3_out_0_Data[0] _GEN_614[0] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_649[0]
1-0 1
-11 1
.names rules_18_io_Chan3_out_0_Data[1] _GEN_614[1] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_649[1]
1-0 1
-11 1
.names rules_18_io_Chan3_out_1_Cmd[0] _GEN_615[0] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_650[0]
1-0 1
-11 1
.names rules_18_io_Chan3_out_1_Cmd[1] _GEN_615[1] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_650[1]
1-0 1
-11 1
.names rules_18_io_Chan3_out_1_Cmd[2] _GEN_615[2] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_650[2]
1-0 1
-11 1
.names rules_18_io_Chan3_out_1_Data[0] _GEN_616[0] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_651[0]
1-0 1
-11 1
.names rules_18_io_Chan3_out_1_Data[1] _GEN_616[1] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_651[1]
1-0 1
-11 1
.names rules_18_io_Chan3_out_2_Cmd[0] _GEN_617[0] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_652[0]
1-0 1
-11 1
.names rules_18_io_Chan3_out_2_Cmd[1] _GEN_617[1] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_652[1]
1-0 1
-11 1
.names rules_18_io_Chan3_out_2_Cmd[2] _GEN_617[2] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_652[2]
1-0 1
-11 1
.names rules_18_io_Chan3_out_2_Data[0] _GEN_618[0] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_653[0]
1-0 1
-11 1
.names rules_18_io_Chan3_out_2_Data[1] _GEN_618[1] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_653[1]
1-0 1
-11 1
.names rules_18_io_InvSet_out_0 _GEN_619 $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_654
1-0 1
-11 1
.names rules_18_io_InvSet_out_1 _GEN_620 $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_655
1-0 1
-11 1
.names rules_18_io_InvSet_out_2 _GEN_621 $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_656
1-0 1
-11 1
.names rules_18_io_ShrSet_out_0 _GEN_622 $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_657
1-0 1
-11 1
.names rules_18_io_ShrSet_out_1 _GEN_623 $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_658
1-0 1
-11 1
.names rules_18_io_ShrSet_out_2 _GEN_624 $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_659
1-0 1
-11 1
.names rules_18_io_ExGntd_out _GEN_625 $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_660
1-0 1
-11 1
.names rules_18_io_CurCmd_out[0] _GEN_626[0] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_661[0]
1-0 1
-11 1
.names rules_18_io_CurCmd_out[1] _GEN_626[1] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_661[1]
1-0 1
-11 1
.names rules_18_io_CurCmd_out[2] _GEN_626[2] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_661[2]
1-0 1
-11 1
.names rules_18_io_CurPtr_out[0] _GEN_627[0] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_662[0]
1-0 1
-11 1
.names rules_18_io_CurPtr_out[1] _GEN_627[1] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_662[1]
1-0 1
-11 1
.names rules_18_io_MemData_out[0] _GEN_628[0] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_663[0]
1-0 1
-11 1
.names rules_18_io_MemData_out[1] _GEN_628[1] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_663[1]
1-0 1
-11 1
.names rules_18_io_AuxData_out[0] _GEN_629[0] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_664[0]
1-0 1
-11 1
.names rules_18_io_AuxData_out[1] _GEN_629[1] $auto$simplemap.cc:257:simplemap_eqne$4035 _GEN_664[1]
1-0 1
-11 1
.names rules_19_io_Cache_out_0_State[0] _GEN_630[0] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_665[0]
1-0 1
-11 1
.names rules_19_io_Cache_out_0_State[1] _GEN_630[1] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_665[1]
1-0 1
-11 1
.names rules_19_io_Cache_out_0_Data[0] _GEN_631[0] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_666[0]
1-0 1
-11 1
.names rules_19_io_Cache_out_0_Data[1] _GEN_631[1] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_666[1]
1-0 1
-11 1
.names rules_19_io_Cache_out_1_State[0] _GEN_632[0] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_667[0]
1-0 1
-11 1
.names rules_19_io_Cache_out_1_State[1] _GEN_632[1] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_667[1]
1-0 1
-11 1
.names rules_19_io_Cache_out_1_Data[0] _GEN_633[0] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_668[0]
1-0 1
-11 1
.names rules_19_io_Cache_out_1_Data[1] _GEN_633[1] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_668[1]
1-0 1
-11 1
.names rules_19_io_Cache_out_2_State[0] _GEN_634[0] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_669[0]
1-0 1
-11 1
.names rules_19_io_Cache_out_2_State[1] _GEN_634[1] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_669[1]
1-0 1
-11 1
.names rules_19_io_Cache_out_2_Data[0] _GEN_635[0] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_670[0]
1-0 1
-11 1
.names rules_19_io_Cache_out_2_Data[1] _GEN_635[1] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_670[1]
1-0 1
-11 1
.names rules_19_io_Chan1_out_0_Cmd[0] _GEN_636[0] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_671[0]
1-0 1
-11 1
.names rules_19_io_Chan1_out_0_Cmd[1] _GEN_636[1] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_671[1]
1-0 1
-11 1
.names rules_19_io_Chan1_out_0_Cmd[2] _GEN_636[2] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_671[2]
1-0 1
-11 1
.names rules_19_io_Chan1_out_0_Data[0] _GEN_637[0] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_672[0]
1-0 1
-11 1
.names rules_19_io_Chan1_out_0_Data[1] _GEN_637[1] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_672[1]
1-0 1
-11 1
.names rules_19_io_Chan1_out_1_Cmd[0] _GEN_638[0] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_673[0]
1-0 1
-11 1
.names rules_19_io_Chan1_out_1_Cmd[1] _GEN_638[1] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_673[1]
1-0 1
-11 1
.names rules_19_io_Chan1_out_1_Cmd[2] _GEN_638[2] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_673[2]
1-0 1
-11 1
.names rules_19_io_Chan1_out_1_Data[0] _GEN_639[0] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_674[0]
1-0 1
-11 1
.names rules_19_io_Chan1_out_1_Data[1] _GEN_639[1] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_674[1]
1-0 1
-11 1
.names rules_19_io_Chan1_out_2_Cmd[0] _GEN_640[0] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_675[0]
1-0 1
-11 1
.names rules_19_io_Chan1_out_2_Cmd[1] _GEN_640[1] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_675[1]
1-0 1
-11 1
.names rules_19_io_Chan1_out_2_Cmd[2] _GEN_640[2] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_675[2]
1-0 1
-11 1
.names rules_19_io_Chan1_out_2_Data[0] _GEN_641[0] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_676[0]
1-0 1
-11 1
.names rules_19_io_Chan1_out_2_Data[1] _GEN_641[1] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_676[1]
1-0 1
-11 1
.names rules_19_io_Chan2_out_0_Cmd[0] _GEN_642[0] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_677[0]
1-0 1
-11 1
.names rules_19_io_Chan2_out_0_Cmd[1] _GEN_642[1] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_677[1]
1-0 1
-11 1
.names rules_19_io_Chan2_out_0_Cmd[2] _GEN_642[2] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_677[2]
1-0 1
-11 1
.names rules_19_io_Chan2_out_0_Data[0] _GEN_643[0] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_678[0]
1-0 1
-11 1
.names rules_19_io_Chan2_out_0_Data[1] _GEN_643[1] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_678[1]
1-0 1
-11 1
.names rules_19_io_Chan2_out_1_Cmd[0] _GEN_644[0] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_679[0]
1-0 1
-11 1
.names rules_19_io_Chan2_out_1_Cmd[1] _GEN_644[1] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_679[1]
1-0 1
-11 1
.names rules_19_io_Chan2_out_1_Cmd[2] _GEN_644[2] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_679[2]
1-0 1
-11 1
.names rules_19_io_Chan2_out_1_Data[0] _GEN_645[0] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_680[0]
1-0 1
-11 1
.names rules_19_io_Chan2_out_1_Data[1] _GEN_645[1] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_680[1]
1-0 1
-11 1
.names rules_19_io_Chan2_out_2_Cmd[0] _GEN_646[0] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_681[0]
1-0 1
-11 1
.names rules_19_io_Chan2_out_2_Cmd[1] _GEN_646[1] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_681[1]
1-0 1
-11 1
.names rules_19_io_Chan2_out_2_Cmd[2] _GEN_646[2] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_681[2]
1-0 1
-11 1
.names rules_19_io_Chan2_out_2_Data[0] _GEN_647[0] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_682[0]
1-0 1
-11 1
.names rules_19_io_Chan2_out_2_Data[1] _GEN_647[1] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_682[1]
1-0 1
-11 1
.names rules_19_io_Chan3_out_0_Cmd[0] _GEN_648[0] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_683[0]
1-0 1
-11 1
.names rules_19_io_Chan3_out_0_Cmd[1] _GEN_648[1] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_683[1]
1-0 1
-11 1
.names rules_19_io_Chan3_out_0_Cmd[2] _GEN_648[2] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_683[2]
1-0 1
-11 1
.names rules_19_io_Chan3_out_0_Data[0] _GEN_649[0] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_684[0]
1-0 1
-11 1
.names rules_19_io_Chan3_out_0_Data[1] _GEN_649[1] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_684[1]
1-0 1
-11 1
.names rules_19_io_Chan3_out_1_Cmd[0] _GEN_650[0] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_685[0]
1-0 1
-11 1
.names rules_19_io_Chan3_out_1_Cmd[1] _GEN_650[1] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_685[1]
1-0 1
-11 1
.names rules_19_io_Chan3_out_1_Cmd[2] _GEN_650[2] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_685[2]
1-0 1
-11 1
.names rules_19_io_Chan3_out_1_Data[0] _GEN_651[0] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_686[0]
1-0 1
-11 1
.names rules_19_io_Chan3_out_1_Data[1] _GEN_651[1] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_686[1]
1-0 1
-11 1
.names rules_19_io_Chan3_out_2_Cmd[0] _GEN_652[0] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_687[0]
1-0 1
-11 1
.names rules_19_io_Chan3_out_2_Cmd[1] _GEN_652[1] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_687[1]
1-0 1
-11 1
.names rules_19_io_Chan3_out_2_Cmd[2] _GEN_652[2] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_687[2]
1-0 1
-11 1
.names rules_19_io_Chan3_out_2_Data[0] _GEN_653[0] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_688[0]
1-0 1
-11 1
.names rules_19_io_Chan3_out_2_Data[1] _GEN_653[1] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_688[1]
1-0 1
-11 1
.names rules_19_io_InvSet_out_0 _GEN_654 $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_689
1-0 1
-11 1
.names rules_19_io_InvSet_out_1 _GEN_655 $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_690
1-0 1
-11 1
.names rules_19_io_InvSet_out_2 _GEN_656 $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_691
1-0 1
-11 1
.names rules_19_io_ShrSet_out_0 _GEN_657 $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_692
1-0 1
-11 1
.names rules_19_io_ShrSet_out_1 _GEN_658 $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_693
1-0 1
-11 1
.names rules_19_io_ShrSet_out_2 _GEN_659 $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_694
1-0 1
-11 1
.names rules_19_io_ExGntd_out _GEN_660 $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_695
1-0 1
-11 1
.names rules_19_io_CurCmd_out[0] _GEN_661[0] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_696[0]
1-0 1
-11 1
.names rules_19_io_CurCmd_out[1] _GEN_661[1] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_696[1]
1-0 1
-11 1
.names rules_19_io_CurCmd_out[2] _GEN_661[2] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_696[2]
1-0 1
-11 1
.names rules_19_io_CurPtr_out[0] _GEN_662[0] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_697[0]
1-0 1
-11 1
.names rules_19_io_CurPtr_out[1] _GEN_662[1] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_697[1]
1-0 1
-11 1
.names rules_19_io_MemData_out[0] _GEN_663[0] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_698[0]
1-0 1
-11 1
.names rules_19_io_MemData_out[1] _GEN_663[1] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_698[1]
1-0 1
-11 1
.names rules_19_io_AuxData_out[0] _GEN_664[0] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_699[0]
1-0 1
-11 1
.names rules_19_io_AuxData_out[1] _GEN_664[1] $auto$simplemap.cc:257:simplemap_eqne$4053 _GEN_699[1]
1-0 1
-11 1
.names rules_20_io_Cache_out_0_State[0] _GEN_665[0] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_700[0]
1-0 1
-11 1
.names rules_20_io_Cache_out_0_State[1] _GEN_665[1] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_700[1]
1-0 1
-11 1
.names rules_20_io_Cache_out_0_Data[0] _GEN_666[0] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_701[0]
1-0 1
-11 1
.names rules_20_io_Cache_out_0_Data[1] _GEN_666[1] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_701[1]
1-0 1
-11 1
.names rules_20_io_Cache_out_1_State[0] _GEN_667[0] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_702[0]
1-0 1
-11 1
.names rules_20_io_Cache_out_1_State[1] _GEN_667[1] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_702[1]
1-0 1
-11 1
.names rules_20_io_Cache_out_1_Data[0] _GEN_668[0] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_703[0]
1-0 1
-11 1
.names rules_20_io_Cache_out_1_Data[1] _GEN_668[1] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_703[1]
1-0 1
-11 1
.names rules_20_io_Cache_out_2_State[0] _GEN_669[0] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_704[0]
1-0 1
-11 1
.names rules_20_io_Cache_out_2_State[1] _GEN_669[1] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_704[1]
1-0 1
-11 1
.names rules_20_io_Cache_out_2_Data[0] _GEN_670[0] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_705[0]
1-0 1
-11 1
.names rules_20_io_Cache_out_2_Data[1] _GEN_670[1] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_705[1]
1-0 1
-11 1
.names rules_20_io_Chan1_out_0_Cmd[0] _GEN_671[0] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_706[0]
1-0 1
-11 1
.names rules_20_io_Chan1_out_0_Cmd[1] _GEN_671[1] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_706[1]
1-0 1
-11 1
.names rules_20_io_Chan1_out_0_Cmd[2] _GEN_671[2] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_706[2]
1-0 1
-11 1
.names rules_20_io_Chan1_out_0_Data[0] _GEN_672[0] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_707[0]
1-0 1
-11 1
.names rules_20_io_Chan1_out_0_Data[1] _GEN_672[1] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_707[1]
1-0 1
-11 1
.names rules_20_io_Chan1_out_1_Cmd[0] _GEN_673[0] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_708[0]
1-0 1
-11 1
.names rules_20_io_Chan1_out_1_Cmd[1] _GEN_673[1] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_708[1]
1-0 1
-11 1
.names rules_20_io_Chan1_out_1_Cmd[2] _GEN_673[2] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_708[2]
1-0 1
-11 1
.names rules_20_io_Chan1_out_1_Data[0] _GEN_674[0] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_709[0]
1-0 1
-11 1
.names rules_20_io_Chan1_out_1_Data[1] _GEN_674[1] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_709[1]
1-0 1
-11 1
.names rules_20_io_Chan1_out_2_Cmd[0] _GEN_675[0] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_710[0]
1-0 1
-11 1
.names rules_20_io_Chan1_out_2_Cmd[1] _GEN_675[1] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_710[1]
1-0 1
-11 1
.names rules_20_io_Chan1_out_2_Cmd[2] _GEN_675[2] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_710[2]
1-0 1
-11 1
.names rules_20_io_Chan1_out_2_Data[0] _GEN_676[0] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_711[0]
1-0 1
-11 1
.names rules_20_io_Chan1_out_2_Data[1] _GEN_676[1] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_711[1]
1-0 1
-11 1
.names rules_20_io_Chan2_out_0_Cmd[0] _GEN_677[0] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_712[0]
1-0 1
-11 1
.names rules_20_io_Chan2_out_0_Cmd[1] _GEN_677[1] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_712[1]
1-0 1
-11 1
.names rules_20_io_Chan2_out_0_Cmd[2] _GEN_677[2] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_712[2]
1-0 1
-11 1
.names rules_20_io_Chan2_out_0_Data[0] _GEN_678[0] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_713[0]
1-0 1
-11 1
.names rules_20_io_Chan2_out_0_Data[1] _GEN_678[1] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_713[1]
1-0 1
-11 1
.names rules_20_io_Chan2_out_1_Cmd[0] _GEN_679[0] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_714[0]
1-0 1
-11 1
.names rules_20_io_Chan2_out_1_Cmd[1] _GEN_679[1] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_714[1]
1-0 1
-11 1
.names rules_20_io_Chan2_out_1_Cmd[2] _GEN_679[2] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_714[2]
1-0 1
-11 1
.names rules_20_io_Chan2_out_1_Data[0] _GEN_680[0] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_715[0]
1-0 1
-11 1
.names rules_20_io_Chan2_out_1_Data[1] _GEN_680[1] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_715[1]
1-0 1
-11 1
.names rules_20_io_Chan2_out_2_Cmd[0] _GEN_681[0] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_716[0]
1-0 1
-11 1
.names rules_20_io_Chan2_out_2_Cmd[1] _GEN_681[1] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_716[1]
1-0 1
-11 1
.names rules_20_io_Chan2_out_2_Cmd[2] _GEN_681[2] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_716[2]
1-0 1
-11 1
.names rules_20_io_Chan2_out_2_Data[0] _GEN_682[0] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_717[0]
1-0 1
-11 1
.names rules_20_io_Chan2_out_2_Data[1] _GEN_682[1] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_717[1]
1-0 1
-11 1
.names rules_20_io_Chan3_out_0_Cmd[0] _GEN_683[0] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_718[0]
1-0 1
-11 1
.names rules_20_io_Chan3_out_0_Cmd[1] _GEN_683[1] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_718[1]
1-0 1
-11 1
.names rules_20_io_Chan3_out_0_Cmd[2] _GEN_683[2] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_718[2]
1-0 1
-11 1
.names rules_20_io_Chan3_out_0_Data[0] _GEN_684[0] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_719[0]
1-0 1
-11 1
.names rules_20_io_Chan3_out_0_Data[1] _GEN_684[1] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_719[1]
1-0 1
-11 1
.names rules_20_io_Chan3_out_1_Cmd[0] _GEN_685[0] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_720[0]
1-0 1
-11 1
.names rules_20_io_Chan3_out_1_Cmd[1] _GEN_685[1] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_720[1]
1-0 1
-11 1
.names rules_20_io_Chan3_out_1_Cmd[2] _GEN_685[2] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_720[2]
1-0 1
-11 1
.names rules_20_io_Chan3_out_1_Data[0] _GEN_686[0] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_721[0]
1-0 1
-11 1
.names rules_20_io_Chan3_out_1_Data[1] _GEN_686[1] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_721[1]
1-0 1
-11 1
.names rules_20_io_Chan3_out_2_Cmd[0] _GEN_687[0] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_722[0]
1-0 1
-11 1
.names rules_20_io_Chan3_out_2_Cmd[1] _GEN_687[1] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_722[1]
1-0 1
-11 1
.names rules_20_io_Chan3_out_2_Cmd[2] _GEN_687[2] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_722[2]
1-0 1
-11 1
.names rules_20_io_Chan3_out_2_Data[0] _GEN_688[0] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_723[0]
1-0 1
-11 1
.names rules_20_io_Chan3_out_2_Data[1] _GEN_688[1] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_723[1]
1-0 1
-11 1
.names rules_20_io_InvSet_out_0 _GEN_689 $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_724
1-0 1
-11 1
.names rules_20_io_InvSet_out_1 _GEN_690 $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_725
1-0 1
-11 1
.names rules_20_io_InvSet_out_2 _GEN_691 $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_726
1-0 1
-11 1
.names rules_20_io_ShrSet_out_0 _GEN_692 $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_727
1-0 1
-11 1
.names rules_20_io_ShrSet_out_1 _GEN_693 $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_728
1-0 1
-11 1
.names rules_20_io_ShrSet_out_2 _GEN_694 $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_729
1-0 1
-11 1
.names rules_20_io_ExGntd_out _GEN_695 $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_730
1-0 1
-11 1
.names rules_20_io_CurCmd_out[0] _GEN_696[0] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_731[0]
1-0 1
-11 1
.names rules_20_io_CurCmd_out[1] _GEN_696[1] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_731[1]
1-0 1
-11 1
.names rules_20_io_CurCmd_out[2] _GEN_696[2] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_731[2]
1-0 1
-11 1
.names rules_20_io_CurPtr_out[0] _GEN_697[0] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_732[0]
1-0 1
-11 1
.names rules_20_io_CurPtr_out[1] _GEN_697[1] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_732[1]
1-0 1
-11 1
.names rules_20_io_MemData_out[0] _GEN_698[0] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_733[0]
1-0 1
-11 1
.names rules_20_io_MemData_out[1] _GEN_698[1] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_733[1]
1-0 1
-11 1
.names rules_20_io_AuxData_out[0] _GEN_699[0] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_734[0]
1-0 1
-11 1
.names rules_20_io_AuxData_out[1] _GEN_699[1] $auto$simplemap.cc:257:simplemap_eqne$4071 _GEN_734[1]
1-0 1
-11 1
.names rules_21_io_Cache_out_0_State[0] _GEN_700[0] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_735[0]
1-0 1
-11 1
.names rules_21_io_Cache_out_0_State[1] _GEN_700[1] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_735[1]
1-0 1
-11 1
.names rules_21_io_Cache_out_0_Data[0] _GEN_701[0] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_736[0]
1-0 1
-11 1
.names rules_21_io_Cache_out_0_Data[1] _GEN_701[1] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_736[1]
1-0 1
-11 1
.names rules_21_io_Cache_out_1_State[0] _GEN_702[0] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_737[0]
1-0 1
-11 1
.names rules_21_io_Cache_out_1_State[1] _GEN_702[1] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_737[1]
1-0 1
-11 1
.names rules_21_io_Cache_out_1_Data[0] _GEN_703[0] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_738[0]
1-0 1
-11 1
.names rules_21_io_Cache_out_1_Data[1] _GEN_703[1] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_738[1]
1-0 1
-11 1
.names rules_21_io_Cache_out_2_State[0] _GEN_704[0] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_739[0]
1-0 1
-11 1
.names rules_21_io_Cache_out_2_State[1] _GEN_704[1] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_739[1]
1-0 1
-11 1
.names rules_21_io_Cache_out_2_Data[0] _GEN_705[0] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_740[0]
1-0 1
-11 1
.names rules_21_io_Cache_out_2_Data[1] _GEN_705[1] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_740[1]
1-0 1
-11 1
.names rules_21_io_Chan1_out_0_Cmd[0] _GEN_706[0] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_741[0]
1-0 1
-11 1
.names rules_21_io_Chan1_out_0_Cmd[1] _GEN_706[1] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_741[1]
1-0 1
-11 1
.names rules_21_io_Chan1_out_0_Cmd[2] _GEN_706[2] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_741[2]
1-0 1
-11 1
.names rules_21_io_Chan1_out_0_Data[0] _GEN_707[0] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_742[0]
1-0 1
-11 1
.names rules_21_io_Chan1_out_0_Data[1] _GEN_707[1] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_742[1]
1-0 1
-11 1
.names rules_21_io_Chan1_out_1_Cmd[0] _GEN_708[0] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_743[0]
1-0 1
-11 1
.names rules_21_io_Chan1_out_1_Cmd[1] _GEN_708[1] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_743[1]
1-0 1
-11 1
.names rules_21_io_Chan1_out_1_Cmd[2] _GEN_708[2] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_743[2]
1-0 1
-11 1
.names rules_21_io_Chan1_out_1_Data[0] _GEN_709[0] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_744[0]
1-0 1
-11 1
.names rules_21_io_Chan1_out_1_Data[1] _GEN_709[1] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_744[1]
1-0 1
-11 1
.names rules_21_io_Chan1_out_2_Cmd[0] _GEN_710[0] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_745[0]
1-0 1
-11 1
.names rules_21_io_Chan1_out_2_Cmd[1] _GEN_710[1] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_745[1]
1-0 1
-11 1
.names rules_21_io_Chan1_out_2_Cmd[2] _GEN_710[2] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_745[2]
1-0 1
-11 1
.names rules_21_io_Chan1_out_2_Data[0] _GEN_711[0] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_746[0]
1-0 1
-11 1
.names rules_21_io_Chan1_out_2_Data[1] _GEN_711[1] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_746[1]
1-0 1
-11 1
.names rules_21_io_Chan2_out_0_Cmd[0] _GEN_712[0] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_747[0]
1-0 1
-11 1
.names rules_21_io_Chan2_out_0_Cmd[1] _GEN_712[1] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_747[1]
1-0 1
-11 1
.names rules_21_io_Chan2_out_0_Cmd[2] _GEN_712[2] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_747[2]
1-0 1
-11 1
.names rules_21_io_Chan2_out_0_Data[0] _GEN_713[0] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_748[0]
1-0 1
-11 1
.names rules_21_io_Chan2_out_0_Data[1] _GEN_713[1] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_748[1]
1-0 1
-11 1
.names rules_21_io_Chan2_out_1_Cmd[0] _GEN_714[0] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_749[0]
1-0 1
-11 1
.names rules_21_io_Chan2_out_1_Cmd[1] _GEN_714[1] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_749[1]
1-0 1
-11 1
.names rules_21_io_Chan2_out_1_Cmd[2] _GEN_714[2] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_749[2]
1-0 1
-11 1
.names rules_21_io_Chan2_out_1_Data[0] _GEN_715[0] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_750[0]
1-0 1
-11 1
.names rules_21_io_Chan2_out_1_Data[1] _GEN_715[1] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_750[1]
1-0 1
-11 1
.names rules_21_io_Chan2_out_2_Cmd[0] _GEN_716[0] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_751[0]
1-0 1
-11 1
.names rules_21_io_Chan2_out_2_Cmd[1] _GEN_716[1] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_751[1]
1-0 1
-11 1
.names rules_21_io_Chan2_out_2_Cmd[2] _GEN_716[2] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_751[2]
1-0 1
-11 1
.names rules_21_io_Chan2_out_2_Data[0] _GEN_717[0] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_752[0]
1-0 1
-11 1
.names rules_21_io_Chan2_out_2_Data[1] _GEN_717[1] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_752[1]
1-0 1
-11 1
.names rules_21_io_Chan3_out_0_Cmd[0] _GEN_718[0] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_753[0]
1-0 1
-11 1
.names rules_21_io_Chan3_out_0_Cmd[1] _GEN_718[1] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_753[1]
1-0 1
-11 1
.names rules_21_io_Chan3_out_0_Cmd[2] _GEN_718[2] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_753[2]
1-0 1
-11 1
.names rules_21_io_Chan3_out_0_Data[0] _GEN_719[0] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_754[0]
1-0 1
-11 1
.names rules_21_io_Chan3_out_0_Data[1] _GEN_719[1] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_754[1]
1-0 1
-11 1
.names rules_21_io_Chan3_out_1_Cmd[0] _GEN_720[0] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_755[0]
1-0 1
-11 1
.names rules_21_io_Chan3_out_1_Cmd[1] _GEN_720[1] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_755[1]
1-0 1
-11 1
.names rules_21_io_Chan3_out_1_Cmd[2] _GEN_720[2] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_755[2]
1-0 1
-11 1
.names rules_21_io_Chan3_out_1_Data[0] _GEN_721[0] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_756[0]
1-0 1
-11 1
.names rules_21_io_Chan3_out_1_Data[1] _GEN_721[1] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_756[1]
1-0 1
-11 1
.names rules_21_io_Chan3_out_2_Cmd[0] _GEN_722[0] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_757[0]
1-0 1
-11 1
.names rules_21_io_Chan3_out_2_Cmd[1] _GEN_722[1] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_757[1]
1-0 1
-11 1
.names rules_21_io_Chan3_out_2_Cmd[2] _GEN_722[2] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_757[2]
1-0 1
-11 1
.names rules_21_io_Chan3_out_2_Data[0] _GEN_723[0] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_758[0]
1-0 1
-11 1
.names rules_21_io_Chan3_out_2_Data[1] _GEN_723[1] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_758[1]
1-0 1
-11 1
.names rules_21_io_InvSet_out_0 _GEN_724 $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_759
1-0 1
-11 1
.names rules_21_io_InvSet_out_1 _GEN_725 $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_760
1-0 1
-11 1
.names rules_21_io_InvSet_out_2 _GEN_726 $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_761
1-0 1
-11 1
.names rules_21_io_ShrSet_out_0 _GEN_727 $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_762
1-0 1
-11 1
.names rules_21_io_ShrSet_out_1 _GEN_728 $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_763
1-0 1
-11 1
.names rules_21_io_ShrSet_out_2 _GEN_729 $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_764
1-0 1
-11 1
.names rules_21_io_ExGntd_out _GEN_730 $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_765
1-0 1
-11 1
.names rules_21_io_CurCmd_out[0] _GEN_731[0] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_766[0]
1-0 1
-11 1
.names rules_21_io_CurCmd_out[1] _GEN_731[1] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_766[1]
1-0 1
-11 1
.names rules_21_io_CurCmd_out[2] _GEN_731[2] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_766[2]
1-0 1
-11 1
.names rules_21_io_CurPtr_out[0] _GEN_732[0] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_767[0]
1-0 1
-11 1
.names rules_21_io_CurPtr_out[1] _GEN_732[1] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_767[1]
1-0 1
-11 1
.names rules_21_io_MemData_out[0] _GEN_733[0] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_768[0]
1-0 1
-11 1
.names rules_21_io_MemData_out[1] _GEN_733[1] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_768[1]
1-0 1
-11 1
.names rules_21_io_AuxData_out[0] _GEN_734[0] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_769[0]
1-0 1
-11 1
.names rules_21_io_AuxData_out[1] _GEN_734[1] $auto$simplemap.cc:257:simplemap_eqne$4089 _GEN_769[1]
1-0 1
-11 1
.names rules_22_io_Cache_out_0_State[0] _GEN_735[0] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_770[0]
1-0 1
-11 1
.names rules_22_io_Cache_out_0_State[1] _GEN_735[1] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_770[1]
1-0 1
-11 1
.names rules_22_io_Cache_out_0_Data[0] _GEN_736[0] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_771[0]
1-0 1
-11 1
.names rules_22_io_Cache_out_0_Data[1] _GEN_736[1] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_771[1]
1-0 1
-11 1
.names rules_22_io_Cache_out_1_State[0] _GEN_737[0] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_772[0]
1-0 1
-11 1
.names rules_22_io_Cache_out_1_State[1] _GEN_737[1] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_772[1]
1-0 1
-11 1
.names rules_22_io_Cache_out_1_Data[0] _GEN_738[0] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_773[0]
1-0 1
-11 1
.names rules_22_io_Cache_out_1_Data[1] _GEN_738[1] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_773[1]
1-0 1
-11 1
.names rules_22_io_Cache_out_2_State[0] _GEN_739[0] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_774[0]
1-0 1
-11 1
.names rules_22_io_Cache_out_2_State[1] _GEN_739[1] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_774[1]
1-0 1
-11 1
.names rules_22_io_Cache_out_2_Data[0] _GEN_740[0] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_775[0]
1-0 1
-11 1
.names rules_22_io_Cache_out_2_Data[1] _GEN_740[1] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_775[1]
1-0 1
-11 1
.names rules_22_io_Chan1_out_0_Cmd[0] _GEN_741[0] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_776[0]
1-0 1
-11 1
.names rules_22_io_Chan1_out_0_Cmd[1] _GEN_741[1] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_776[1]
1-0 1
-11 1
.names rules_22_io_Chan1_out_0_Cmd[2] _GEN_741[2] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_776[2]
1-0 1
-11 1
.names rules_22_io_Chan1_out_0_Data[0] _GEN_742[0] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_777[0]
1-0 1
-11 1
.names rules_22_io_Chan1_out_0_Data[1] _GEN_742[1] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_777[1]
1-0 1
-11 1
.names rules_22_io_Chan1_out_1_Cmd[0] _GEN_743[0] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_778[0]
1-0 1
-11 1
.names rules_22_io_Chan1_out_1_Cmd[1] _GEN_743[1] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_778[1]
1-0 1
-11 1
.names rules_22_io_Chan1_out_1_Cmd[2] _GEN_743[2] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_778[2]
1-0 1
-11 1
.names rules_22_io_Chan1_out_1_Data[0] _GEN_744[0] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_779[0]
1-0 1
-11 1
.names rules_22_io_Chan1_out_1_Data[1] _GEN_744[1] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_779[1]
1-0 1
-11 1
.names rules_22_io_Chan1_out_2_Cmd[0] _GEN_745[0] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_780[0]
1-0 1
-11 1
.names rules_22_io_Chan1_out_2_Cmd[1] _GEN_745[1] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_780[1]
1-0 1
-11 1
.names rules_22_io_Chan1_out_2_Cmd[2] _GEN_745[2] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_780[2]
1-0 1
-11 1
.names rules_22_io_Chan1_out_2_Data[0] _GEN_746[0] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_781[0]
1-0 1
-11 1
.names rules_22_io_Chan1_out_2_Data[1] _GEN_746[1] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_781[1]
1-0 1
-11 1
.names rules_22_io_Chan2_out_0_Cmd[0] _GEN_747[0] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_782[0]
1-0 1
-11 1
.names rules_22_io_Chan2_out_0_Cmd[1] _GEN_747[1] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_782[1]
1-0 1
-11 1
.names rules_22_io_Chan2_out_0_Cmd[2] _GEN_747[2] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_782[2]
1-0 1
-11 1
.names rules_22_io_Chan2_out_0_Data[0] _GEN_748[0] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_783[0]
1-0 1
-11 1
.names rules_22_io_Chan2_out_0_Data[1] _GEN_748[1] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_783[1]
1-0 1
-11 1
.names rules_22_io_Chan2_out_1_Cmd[0] _GEN_749[0] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_784[0]
1-0 1
-11 1
.names rules_22_io_Chan2_out_1_Cmd[1] _GEN_749[1] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_784[1]
1-0 1
-11 1
.names rules_22_io_Chan2_out_1_Cmd[2] _GEN_749[2] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_784[2]
1-0 1
-11 1
.names rules_22_io_Chan2_out_1_Data[0] _GEN_750[0] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_785[0]
1-0 1
-11 1
.names rules_22_io_Chan2_out_1_Data[1] _GEN_750[1] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_785[1]
1-0 1
-11 1
.names rules_22_io_Chan2_out_2_Cmd[0] _GEN_751[0] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_786[0]
1-0 1
-11 1
.names rules_22_io_Chan2_out_2_Cmd[1] _GEN_751[1] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_786[1]
1-0 1
-11 1
.names rules_22_io_Chan2_out_2_Cmd[2] _GEN_751[2] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_786[2]
1-0 1
-11 1
.names rules_22_io_Chan2_out_2_Data[0] _GEN_752[0] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_787[0]
1-0 1
-11 1
.names rules_22_io_Chan2_out_2_Data[1] _GEN_752[1] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_787[1]
1-0 1
-11 1
.names rules_22_io_Chan3_out_0_Cmd[0] _GEN_753[0] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_788[0]
1-0 1
-11 1
.names rules_22_io_Chan3_out_0_Cmd[1] _GEN_753[1] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_788[1]
1-0 1
-11 1
.names rules_22_io_Chan3_out_0_Cmd[2] _GEN_753[2] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_788[2]
1-0 1
-11 1
.names rules_22_io_Chan3_out_0_Data[0] _GEN_754[0] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_789[0]
1-0 1
-11 1
.names rules_22_io_Chan3_out_0_Data[1] _GEN_754[1] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_789[1]
1-0 1
-11 1
.names rules_22_io_Chan3_out_1_Cmd[0] _GEN_755[0] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_790[0]
1-0 1
-11 1
.names rules_22_io_Chan3_out_1_Cmd[1] _GEN_755[1] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_790[1]
1-0 1
-11 1
.names rules_22_io_Chan3_out_1_Cmd[2] _GEN_755[2] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_790[2]
1-0 1
-11 1
.names rules_22_io_Chan3_out_1_Data[0] _GEN_756[0] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_791[0]
1-0 1
-11 1
.names rules_22_io_Chan3_out_1_Data[1] _GEN_756[1] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_791[1]
1-0 1
-11 1
.names rules_22_io_Chan3_out_2_Cmd[0] _GEN_757[0] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_792[0]
1-0 1
-11 1
.names rules_22_io_Chan3_out_2_Cmd[1] _GEN_757[1] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_792[1]
1-0 1
-11 1
.names rules_22_io_Chan3_out_2_Cmd[2] _GEN_757[2] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_792[2]
1-0 1
-11 1
.names rules_22_io_Chan3_out_2_Data[0] _GEN_758[0] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_793[0]
1-0 1
-11 1
.names rules_22_io_Chan3_out_2_Data[1] _GEN_758[1] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_793[1]
1-0 1
-11 1
.names rules_22_io_InvSet_out_0 _GEN_759 $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_794
1-0 1
-11 1
.names rules_22_io_InvSet_out_1 _GEN_760 $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_795
1-0 1
-11 1
.names rules_22_io_InvSet_out_2 _GEN_761 $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_796
1-0 1
-11 1
.names rules_22_io_ShrSet_out_0 _GEN_762 $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_797
1-0 1
-11 1
.names rules_22_io_ShrSet_out_1 _GEN_763 $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_798
1-0 1
-11 1
.names rules_22_io_ShrSet_out_2 _GEN_764 $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_799
1-0 1
-11 1
.names rules_22_io_ExGntd_out _GEN_765 $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_800
1-0 1
-11 1
.names rules_22_io_CurCmd_out[0] _GEN_766[0] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_801[0]
1-0 1
-11 1
.names rules_22_io_CurCmd_out[1] _GEN_766[1] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_801[1]
1-0 1
-11 1
.names rules_22_io_CurCmd_out[2] _GEN_766[2] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_801[2]
1-0 1
-11 1
.names rules_22_io_CurPtr_out[0] _GEN_767[0] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_802[0]
1-0 1
-11 1
.names rules_22_io_CurPtr_out[1] _GEN_767[1] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_802[1]
1-0 1
-11 1
.names rules_22_io_MemData_out[0] _GEN_768[0] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_803[0]
1-0 1
-11 1
.names rules_22_io_MemData_out[1] _GEN_768[1] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_803[1]
1-0 1
-11 1
.names rules_22_io_AuxData_out[0] _GEN_769[0] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_804[0]
1-0 1
-11 1
.names rules_22_io_AuxData_out[1] _GEN_769[1] $auto$simplemap.cc:257:simplemap_eqne$4107 _GEN_804[1]
1-0 1
-11 1
.names $and$protocol.sv:8996$1271_Y $undef reset $0$formal$protocol.sv:8995$384_CHECK[0:0]$1249
1-0 1
-11 1
.names $and$protocol.sv:9001$1283_Y $undef reset $0$formal$protocol.sv:9000$385_CHECK[0:0]$1251
1-0 1
-11 1
.names $or$protocol.sv:9010$1293_Y $undef reset $0$formal$protocol.sv:9009$387_CHECK[0:0]$1255
1-0 1
-11 1
.names reset $0$formal$protocol.sv:8991$383_EN[0:0]$1248
0 1
.names $or$protocol.sv:9015$1302_Y $undef reset $0$formal$protocol.sv:9014$388_CHECK[0:0]$1257
1-0 1
-11 1
.names rules_23_io_AuxData_out[0] _GEN_804[0] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1351_Y[0]
1-0 1
-11 1
.names rules_23_io_AuxData_out[1] _GEN_804[1] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1351_Y[1]
1-0 1
-11 1
.names rules_24_io_AuxData_out[0] $procmux$1351_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1354_Y[0]
1-0 1
-11 1
.names rules_24_io_AuxData_out[1] $procmux$1351_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1354_Y[1]
1-0 1
-11 1
.names rules_25_io_AuxData_out[0] $procmux$1354_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1357_Y[0]
1-0 1
-11 1
.names rules_25_io_AuxData_out[1] $procmux$1354_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1357_Y[1]
1-0 1
-11 1
.names rules_23_io_MemData_out[0] _GEN_803[0] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1363_Y[0]
1-0 1
-11 1
.names rules_23_io_MemData_out[1] _GEN_803[1] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1363_Y[1]
1-0 1
-11 1
.names rules_24_io_MemData_out[0] $procmux$1363_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1366_Y[0]
1-0 1
-11 1
.names rules_24_io_MemData_out[1] $procmux$1363_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1366_Y[1]
1-0 1
-11 1
.names rules_25_io_MemData_out[0] $procmux$1366_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1369_Y[0]
1-0 1
-11 1
.names rules_25_io_MemData_out[1] $procmux$1366_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1369_Y[1]
1-0 1
-11 1
.names rules_23_io_CurPtr_out[0] _GEN_802[0] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1375_Y[0]
1-0 1
-11 1
.names rules_23_io_CurPtr_out[1] _GEN_802[1] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1375_Y[1]
1-0 1
-11 1
.names rules_24_io_CurPtr_out[0] $procmux$1375_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1378_Y[0]
1-0 1
-11 1
.names rules_24_io_CurPtr_out[1] $procmux$1375_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1378_Y[1]
1-0 1
-11 1
.names rules_25_io_CurPtr_out[0] $procmux$1378_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1381_Y[0]
1-0 1
-11 1
.names rules_25_io_CurPtr_out[1] $procmux$1378_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1381_Y[1]
1-0 1
-11 1
.names rules_23_io_CurCmd_out[0] _GEN_801[0] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1387_Y[0]
1-0 1
-11 1
.names rules_23_io_CurCmd_out[1] _GEN_801[1] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1387_Y[1]
1-0 1
-11 1
.names rules_23_io_CurCmd_out[2] _GEN_801[2] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1387_Y[2]
1-0 1
-11 1
.names rules_24_io_CurCmd_out[0] $procmux$1387_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1390_Y[0]
1-0 1
-11 1
.names rules_24_io_CurCmd_out[1] $procmux$1387_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1390_Y[1]
1-0 1
-11 1
.names rules_24_io_CurCmd_out[2] $procmux$1387_Y[2] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1390_Y[2]
1-0 1
-11 1
.names rules_25_io_CurCmd_out[0] $procmux$1390_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1393_Y[0]
1-0 1
-11 1
.names rules_25_io_CurCmd_out[1] $procmux$1390_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1393_Y[1]
1-0 1
-11 1
.names rules_25_io_CurCmd_out[2] $procmux$1390_Y[2] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1393_Y[2]
1-0 1
-11 1
.names rules_23_io_ExGntd_out _GEN_800 $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1399_Y
1-0 1
-11 1
.names rules_24_io_ExGntd_out $procmux$1399_Y $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1402_Y
1-0 1
-11 1
.names rules_25_io_ExGntd_out $procmux$1402_Y $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1405_Y
1-0 1
-11 1
.names rules_23_io_ShrSet_out_2 _GEN_799 $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1411_Y
1-0 1
-11 1
.names rules_24_io_ShrSet_out_2 $procmux$1411_Y $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1414_Y
1-0 1
-11 1
.names rules_25_io_ShrSet_out_2 $procmux$1414_Y $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1417_Y
1-0 1
-11 1
.names rules_23_io_ShrSet_out_1 _GEN_798 $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1423_Y
1-0 1
-11 1
.names rules_24_io_ShrSet_out_1 $procmux$1423_Y $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1426_Y
1-0 1
-11 1
.names rules_25_io_ShrSet_out_1 $procmux$1426_Y $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1429_Y
1-0 1
-11 1
.names rules_23_io_ShrSet_out_0 _GEN_797 $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1435_Y
1-0 1
-11 1
.names rules_24_io_ShrSet_out_0 $procmux$1435_Y $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1438_Y
1-0 1
-11 1
.names rules_25_io_ShrSet_out_0 $procmux$1438_Y $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1441_Y
1-0 1
-11 1
.names rules_23_io_InvSet_out_2 _GEN_796 $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1447_Y
1-0 1
-11 1
.names rules_24_io_InvSet_out_2 $procmux$1447_Y $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1450_Y
1-0 1
-11 1
.names rules_25_io_InvSet_out_2 $procmux$1450_Y $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1453_Y
1-0 1
-11 1
.names rules_23_io_InvSet_out_1 _GEN_795 $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1459_Y
1-0 1
-11 1
.names rules_24_io_InvSet_out_1 $procmux$1459_Y $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1462_Y
1-0 1
-11 1
.names rules_25_io_InvSet_out_1 $procmux$1462_Y $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1465_Y
1-0 1
-11 1
.names rules_23_io_InvSet_out_0 _GEN_794 $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1471_Y
1-0 1
-11 1
.names rules_24_io_InvSet_out_0 $procmux$1471_Y $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1474_Y
1-0 1
-11 1
.names rules_25_io_InvSet_out_0 $procmux$1474_Y $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1477_Y
1-0 1
-11 1
.names rules_23_io_Chan3_out_2_Data[0] _GEN_793[0] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1483_Y[0]
1-0 1
-11 1
.names rules_23_io_Chan3_out_2_Data[1] _GEN_793[1] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1483_Y[1]
1-0 1
-11 1
.names rules_24_io_Chan3_out_2_Data[0] $procmux$1483_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1486_Y[0]
1-0 1
-11 1
.names rules_24_io_Chan3_out_2_Data[1] $procmux$1483_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1486_Y[1]
1-0 1
-11 1
.names rules_25_io_Chan3_out_2_Data[0] $procmux$1486_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1489_Y[0]
1-0 1
-11 1
.names rules_25_io_Chan3_out_2_Data[1] $procmux$1486_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1489_Y[1]
1-0 1
-11 1
.names rules_23_io_Chan3_out_2_Cmd[0] _GEN_792[0] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1495_Y[0]
1-0 1
-11 1
.names rules_23_io_Chan3_out_2_Cmd[1] _GEN_792[1] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1495_Y[1]
1-0 1
-11 1
.names rules_23_io_Chan3_out_2_Cmd[2] _GEN_792[2] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1495_Y[2]
1-0 1
-11 1
.names rules_24_io_Chan3_out_2_Cmd[0] $procmux$1495_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1498_Y[0]
1-0 1
-11 1
.names rules_24_io_Chan3_out_2_Cmd[1] $procmux$1495_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1498_Y[1]
1-0 1
-11 1
.names rules_24_io_Chan3_out_2_Cmd[2] $procmux$1495_Y[2] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1498_Y[2]
1-0 1
-11 1
.names rules_25_io_Chan3_out_2_Cmd[0] $procmux$1498_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1501_Y[0]
1-0 1
-11 1
.names rules_25_io_Chan3_out_2_Cmd[1] $procmux$1498_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1501_Y[1]
1-0 1
-11 1
.names rules_25_io_Chan3_out_2_Cmd[2] $procmux$1498_Y[2] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1501_Y[2]
1-0 1
-11 1
.names rules_23_io_Chan3_out_1_Data[0] _GEN_791[0] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1507_Y[0]
1-0 1
-11 1
.names rules_23_io_Chan3_out_1_Data[1] _GEN_791[1] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1507_Y[1]
1-0 1
-11 1
.names rules_24_io_Chan3_out_1_Data[0] $procmux$1507_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1510_Y[0]
1-0 1
-11 1
.names rules_24_io_Chan3_out_1_Data[1] $procmux$1507_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1510_Y[1]
1-0 1
-11 1
.names rules_25_io_Chan3_out_1_Data[0] $procmux$1510_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1513_Y[0]
1-0 1
-11 1
.names rules_25_io_Chan3_out_1_Data[1] $procmux$1510_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1513_Y[1]
1-0 1
-11 1
.names rules_23_io_Chan3_out_1_Cmd[0] _GEN_790[0] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1519_Y[0]
1-0 1
-11 1
.names rules_23_io_Chan3_out_1_Cmd[1] _GEN_790[1] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1519_Y[1]
1-0 1
-11 1
.names rules_23_io_Chan3_out_1_Cmd[2] _GEN_790[2] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1519_Y[2]
1-0 1
-11 1
.names rules_24_io_Chan3_out_1_Cmd[0] $procmux$1519_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1522_Y[0]
1-0 1
-11 1
.names rules_24_io_Chan3_out_1_Cmd[1] $procmux$1519_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1522_Y[1]
1-0 1
-11 1
.names rules_24_io_Chan3_out_1_Cmd[2] $procmux$1519_Y[2] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1522_Y[2]
1-0 1
-11 1
.names rules_25_io_Chan3_out_1_Cmd[0] $procmux$1522_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1525_Y[0]
1-0 1
-11 1
.names rules_25_io_Chan3_out_1_Cmd[1] $procmux$1522_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1525_Y[1]
1-0 1
-11 1
.names rules_25_io_Chan3_out_1_Cmd[2] $procmux$1522_Y[2] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1525_Y[2]
1-0 1
-11 1
.names rules_23_io_Chan3_out_0_Data[0] _GEN_789[0] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1531_Y[0]
1-0 1
-11 1
.names rules_23_io_Chan3_out_0_Data[1] _GEN_789[1] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1531_Y[1]
1-0 1
-11 1
.names rules_24_io_Chan3_out_0_Data[0] $procmux$1531_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1534_Y[0]
1-0 1
-11 1
.names rules_24_io_Chan3_out_0_Data[1] $procmux$1531_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1534_Y[1]
1-0 1
-11 1
.names rules_25_io_Chan3_out_0_Data[0] $procmux$1534_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1537_Y[0]
1-0 1
-11 1
.names rules_25_io_Chan3_out_0_Data[1] $procmux$1534_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1537_Y[1]
1-0 1
-11 1
.names rules_23_io_Chan3_out_0_Cmd[0] _GEN_788[0] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1543_Y[0]
1-0 1
-11 1
.names rules_23_io_Chan3_out_0_Cmd[1] _GEN_788[1] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1543_Y[1]
1-0 1
-11 1
.names rules_23_io_Chan3_out_0_Cmd[2] _GEN_788[2] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1543_Y[2]
1-0 1
-11 1
.names rules_24_io_Chan3_out_0_Cmd[0] $procmux$1543_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1546_Y[0]
1-0 1
-11 1
.names rules_24_io_Chan3_out_0_Cmd[1] $procmux$1543_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1546_Y[1]
1-0 1
-11 1
.names rules_24_io_Chan3_out_0_Cmd[2] $procmux$1543_Y[2] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1546_Y[2]
1-0 1
-11 1
.names rules_25_io_Chan3_out_0_Cmd[0] $procmux$1546_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1549_Y[0]
1-0 1
-11 1
.names rules_25_io_Chan3_out_0_Cmd[1] $procmux$1546_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1549_Y[1]
1-0 1
-11 1
.names rules_25_io_Chan3_out_0_Cmd[2] $procmux$1546_Y[2] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1549_Y[2]
1-0 1
-11 1
.names rules_23_io_Chan2_out_2_Data[0] _GEN_787[0] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1555_Y[0]
1-0 1
-11 1
.names rules_23_io_Chan2_out_2_Data[1] _GEN_787[1] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1555_Y[1]
1-0 1
-11 1
.names rules_24_io_Chan2_out_2_Data[0] $procmux$1555_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1558_Y[0]
1-0 1
-11 1
.names rules_24_io_Chan2_out_2_Data[1] $procmux$1555_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1558_Y[1]
1-0 1
-11 1
.names rules_25_io_Chan2_out_2_Data[0] $procmux$1558_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1561_Y[0]
1-0 1
-11 1
.names rules_25_io_Chan2_out_2_Data[1] $procmux$1558_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1561_Y[1]
1-0 1
-11 1
.names rules_23_io_Chan2_out_2_Cmd[0] _GEN_786[0] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1567_Y[0]
1-0 1
-11 1
.names rules_23_io_Chan2_out_2_Cmd[1] _GEN_786[1] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1567_Y[1]
1-0 1
-11 1
.names rules_23_io_Chan2_out_2_Cmd[2] _GEN_786[2] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1567_Y[2]
1-0 1
-11 1
.names rules_24_io_Chan2_out_2_Cmd[0] $procmux$1567_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1570_Y[0]
1-0 1
-11 1
.names rules_24_io_Chan2_out_2_Cmd[1] $procmux$1567_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1570_Y[1]
1-0 1
-11 1
.names rules_24_io_Chan2_out_2_Cmd[2] $procmux$1567_Y[2] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1570_Y[2]
1-0 1
-11 1
.names rules_25_io_Chan2_out_2_Cmd[0] $procmux$1570_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1573_Y[0]
1-0 1
-11 1
.names rules_25_io_Chan2_out_2_Cmd[1] $procmux$1570_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1573_Y[1]
1-0 1
-11 1
.names rules_25_io_Chan2_out_2_Cmd[2] $procmux$1570_Y[2] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1573_Y[2]
1-0 1
-11 1
.names rules_23_io_Chan2_out_1_Data[0] _GEN_785[0] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1579_Y[0]
1-0 1
-11 1
.names rules_23_io_Chan2_out_1_Data[1] _GEN_785[1] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1579_Y[1]
1-0 1
-11 1
.names rules_24_io_Chan2_out_1_Data[0] $procmux$1579_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1582_Y[0]
1-0 1
-11 1
.names rules_24_io_Chan2_out_1_Data[1] $procmux$1579_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1582_Y[1]
1-0 1
-11 1
.names rules_25_io_Chan2_out_1_Data[0] $procmux$1582_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1585_Y[0]
1-0 1
-11 1
.names rules_25_io_Chan2_out_1_Data[1] $procmux$1582_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1585_Y[1]
1-0 1
-11 1
.names rules_23_io_Chan2_out_1_Cmd[0] _GEN_784[0] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1591_Y[0]
1-0 1
-11 1
.names rules_23_io_Chan2_out_1_Cmd[1] _GEN_784[1] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1591_Y[1]
1-0 1
-11 1
.names rules_23_io_Chan2_out_1_Cmd[2] _GEN_784[2] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1591_Y[2]
1-0 1
-11 1
.names rules_24_io_Chan2_out_1_Cmd[0] $procmux$1591_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1594_Y[0]
1-0 1
-11 1
.names rules_24_io_Chan2_out_1_Cmd[1] $procmux$1591_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1594_Y[1]
1-0 1
-11 1
.names rules_24_io_Chan2_out_1_Cmd[2] $procmux$1591_Y[2] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1594_Y[2]
1-0 1
-11 1
.names rules_25_io_Chan2_out_1_Cmd[0] $procmux$1594_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1597_Y[0]
1-0 1
-11 1
.names rules_25_io_Chan2_out_1_Cmd[1] $procmux$1594_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1597_Y[1]
1-0 1
-11 1
.names rules_25_io_Chan2_out_1_Cmd[2] $procmux$1594_Y[2] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1597_Y[2]
1-0 1
-11 1
.names rules_23_io_Chan2_out_0_Data[0] _GEN_783[0] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1603_Y[0]
1-0 1
-11 1
.names rules_23_io_Chan2_out_0_Data[1] _GEN_783[1] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1603_Y[1]
1-0 1
-11 1
.names rules_24_io_Chan2_out_0_Data[0] $procmux$1603_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1606_Y[0]
1-0 1
-11 1
.names rules_24_io_Chan2_out_0_Data[1] $procmux$1603_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1606_Y[1]
1-0 1
-11 1
.names rules_25_io_Chan2_out_0_Data[0] $procmux$1606_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1609_Y[0]
1-0 1
-11 1
.names rules_25_io_Chan2_out_0_Data[1] $procmux$1606_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1609_Y[1]
1-0 1
-11 1
.names rules_23_io_Chan2_out_0_Cmd[0] _GEN_782[0] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1615_Y[0]
1-0 1
-11 1
.names rules_23_io_Chan2_out_0_Cmd[1] _GEN_782[1] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1615_Y[1]
1-0 1
-11 1
.names rules_23_io_Chan2_out_0_Cmd[2] _GEN_782[2] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1615_Y[2]
1-0 1
-11 1
.names rules_24_io_Chan2_out_0_Cmd[0] $procmux$1615_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1618_Y[0]
1-0 1
-11 1
.names rules_24_io_Chan2_out_0_Cmd[1] $procmux$1615_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1618_Y[1]
1-0 1
-11 1
.names rules_24_io_Chan2_out_0_Cmd[2] $procmux$1615_Y[2] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1618_Y[2]
1-0 1
-11 1
.names rules_25_io_Chan2_out_0_Cmd[0] $procmux$1618_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1621_Y[0]
1-0 1
-11 1
.names rules_25_io_Chan2_out_0_Cmd[1] $procmux$1618_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1621_Y[1]
1-0 1
-11 1
.names rules_25_io_Chan2_out_0_Cmd[2] $procmux$1618_Y[2] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1621_Y[2]
1-0 1
-11 1
.names rules_23_io_Chan1_out_2_Data[0] _GEN_781[0] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1627_Y[0]
1-0 1
-11 1
.names rules_23_io_Chan1_out_2_Data[1] _GEN_781[1] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1627_Y[1]
1-0 1
-11 1
.names rules_24_io_Chan1_out_2_Data[0] $procmux$1627_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1630_Y[0]
1-0 1
-11 1
.names rules_24_io_Chan1_out_2_Data[1] $procmux$1627_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1630_Y[1]
1-0 1
-11 1
.names rules_25_io_Chan1_out_2_Data[0] $procmux$1630_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1633_Y[0]
1-0 1
-11 1
.names rules_25_io_Chan1_out_2_Data[1] $procmux$1630_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1633_Y[1]
1-0 1
-11 1
.names rules_23_io_Chan1_out_2_Cmd[0] _GEN_780[0] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1639_Y[0]
1-0 1
-11 1
.names rules_23_io_Chan1_out_2_Cmd[1] _GEN_780[1] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1639_Y[1]
1-0 1
-11 1
.names rules_23_io_Chan1_out_2_Cmd[2] _GEN_780[2] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1639_Y[2]
1-0 1
-11 1
.names rules_24_io_Chan1_out_2_Cmd[0] $procmux$1639_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1642_Y[0]
1-0 1
-11 1
.names rules_24_io_Chan1_out_2_Cmd[1] $procmux$1639_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1642_Y[1]
1-0 1
-11 1
.names rules_24_io_Chan1_out_2_Cmd[2] $procmux$1639_Y[2] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1642_Y[2]
1-0 1
-11 1
.names rules_25_io_Chan1_out_2_Cmd[0] $procmux$1642_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1645_Y[0]
1-0 1
-11 1
.names rules_25_io_Chan1_out_2_Cmd[1] $procmux$1642_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1645_Y[1]
1-0 1
-11 1
.names rules_25_io_Chan1_out_2_Cmd[2] $procmux$1642_Y[2] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1645_Y[2]
1-0 1
-11 1
.names rules_23_io_Chan1_out_1_Data[0] _GEN_779[0] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1651_Y[0]
1-0 1
-11 1
.names rules_23_io_Chan1_out_1_Data[1] _GEN_779[1] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1651_Y[1]
1-0 1
-11 1
.names rules_24_io_Chan1_out_1_Data[0] $procmux$1651_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1654_Y[0]
1-0 1
-11 1
.names rules_24_io_Chan1_out_1_Data[1] $procmux$1651_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1654_Y[1]
1-0 1
-11 1
.names rules_25_io_Chan1_out_1_Data[0] $procmux$1654_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1657_Y[0]
1-0 1
-11 1
.names rules_25_io_Chan1_out_1_Data[1] $procmux$1654_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1657_Y[1]
1-0 1
-11 1
.names rules_23_io_Chan1_out_1_Cmd[0] _GEN_778[0] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1663_Y[0]
1-0 1
-11 1
.names rules_23_io_Chan1_out_1_Cmd[1] _GEN_778[1] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1663_Y[1]
1-0 1
-11 1
.names rules_23_io_Chan1_out_1_Cmd[2] _GEN_778[2] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1663_Y[2]
1-0 1
-11 1
.names rules_24_io_Chan1_out_1_Cmd[0] $procmux$1663_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1666_Y[0]
1-0 1
-11 1
.names rules_24_io_Chan1_out_1_Cmd[1] $procmux$1663_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1666_Y[1]
1-0 1
-11 1
.names rules_24_io_Chan1_out_1_Cmd[2] $procmux$1663_Y[2] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1666_Y[2]
1-0 1
-11 1
.names rules_25_io_Chan1_out_1_Cmd[0] $procmux$1666_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1669_Y[0]
1-0 1
-11 1
.names rules_25_io_Chan1_out_1_Cmd[1] $procmux$1666_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1669_Y[1]
1-0 1
-11 1
.names rules_25_io_Chan1_out_1_Cmd[2] $procmux$1666_Y[2] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1669_Y[2]
1-0 1
-11 1
.names rules_23_io_Chan1_out_0_Data[0] _GEN_777[0] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1675_Y[0]
1-0 1
-11 1
.names rules_23_io_Chan1_out_0_Data[1] _GEN_777[1] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1675_Y[1]
1-0 1
-11 1
.names rules_24_io_Chan1_out_0_Data[0] $procmux$1675_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1678_Y[0]
1-0 1
-11 1
.names rules_24_io_Chan1_out_0_Data[1] $procmux$1675_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1678_Y[1]
1-0 1
-11 1
.names rules_25_io_Chan1_out_0_Data[0] $procmux$1678_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1681_Y[0]
1-0 1
-11 1
.names rules_25_io_Chan1_out_0_Data[1] $procmux$1678_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1681_Y[1]
1-0 1
-11 1
.names rules_23_io_Chan1_out_0_Cmd[0] _GEN_776[0] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1687_Y[0]
1-0 1
-11 1
.names rules_23_io_Chan1_out_0_Cmd[1] _GEN_776[1] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1687_Y[1]
1-0 1
-11 1
.names rules_23_io_Chan1_out_0_Cmd[2] _GEN_776[2] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1687_Y[2]
1-0 1
-11 1
.names rules_24_io_Chan1_out_0_Cmd[0] $procmux$1687_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1690_Y[0]
1-0 1
-11 1
.names rules_24_io_Chan1_out_0_Cmd[1] $procmux$1687_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1690_Y[1]
1-0 1
-11 1
.names rules_24_io_Chan1_out_0_Cmd[2] $procmux$1687_Y[2] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1690_Y[2]
1-0 1
-11 1
.names rules_25_io_Chan1_out_0_Cmd[0] $procmux$1690_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1693_Y[0]
1-0 1
-11 1
.names rules_25_io_Chan1_out_0_Cmd[1] $procmux$1690_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1693_Y[1]
1-0 1
-11 1
.names rules_25_io_Chan1_out_0_Cmd[2] $procmux$1690_Y[2] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1693_Y[2]
1-0 1
-11 1
.names rules_23_io_Cache_out_2_Data[0] _GEN_775[0] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1699_Y[0]
1-0 1
-11 1
.names rules_23_io_Cache_out_2_Data[1] _GEN_775[1] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1699_Y[1]
1-0 1
-11 1
.names rules_24_io_Cache_out_2_Data[0] $procmux$1699_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1702_Y[0]
1-0 1
-11 1
.names rules_24_io_Cache_out_2_Data[1] $procmux$1699_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1702_Y[1]
1-0 1
-11 1
.names rules_25_io_Cache_out_2_Data[0] $procmux$1702_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1705_Y[0]
1-0 1
-11 1
.names rules_25_io_Cache_out_2_Data[1] $procmux$1702_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1705_Y[1]
1-0 1
-11 1
.names rules_23_io_Cache_out_2_State[0] _GEN_774[0] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1711_Y[0]
1-0 1
-11 1
.names rules_23_io_Cache_out_2_State[1] _GEN_774[1] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1711_Y[1]
1-0 1
-11 1
.names rules_24_io_Cache_out_2_State[0] $procmux$1711_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1714_Y[0]
1-0 1
-11 1
.names rules_24_io_Cache_out_2_State[1] $procmux$1711_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1714_Y[1]
1-0 1
-11 1
.names rules_25_io_Cache_out_2_State[0] $procmux$1714_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1717_Y[0]
1-0 1
-11 1
.names rules_25_io_Cache_out_2_State[1] $procmux$1714_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1717_Y[1]
1-0 1
-11 1
.names rules_23_io_Cache_out_1_Data[0] _GEN_773[0] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1723_Y[0]
1-0 1
-11 1
.names rules_23_io_Cache_out_1_Data[1] _GEN_773[1] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1723_Y[1]
1-0 1
-11 1
.names rules_24_io_Cache_out_1_Data[0] $procmux$1723_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1726_Y[0]
1-0 1
-11 1
.names rules_24_io_Cache_out_1_Data[1] $procmux$1723_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1726_Y[1]
1-0 1
-11 1
.names rules_25_io_Cache_out_1_Data[0] $procmux$1726_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1729_Y[0]
1-0 1
-11 1
.names rules_25_io_Cache_out_1_Data[1] $procmux$1726_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1729_Y[1]
1-0 1
-11 1
.names rules_23_io_Cache_out_1_State[0] _GEN_772[0] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1735_Y[0]
1-0 1
-11 1
.names rules_23_io_Cache_out_1_State[1] _GEN_772[1] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1735_Y[1]
1-0 1
-11 1
.names rules_24_io_Cache_out_1_State[0] $procmux$1735_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1738_Y[0]
1-0 1
-11 1
.names rules_24_io_Cache_out_1_State[1] $procmux$1735_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1738_Y[1]
1-0 1
-11 1
.names rules_25_io_Cache_out_1_State[0] $procmux$1738_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1741_Y[0]
1-0 1
-11 1
.names rules_25_io_Cache_out_1_State[1] $procmux$1738_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1741_Y[1]
1-0 1
-11 1
.names rules_23_io_Cache_out_0_Data[0] _GEN_771[0] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1747_Y[0]
1-0 1
-11 1
.names rules_23_io_Cache_out_0_Data[1] _GEN_771[1] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1747_Y[1]
1-0 1
-11 1
.names rules_24_io_Cache_out_0_Data[0] $procmux$1747_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1750_Y[0]
1-0 1
-11 1
.names rules_24_io_Cache_out_0_Data[1] $procmux$1747_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1750_Y[1]
1-0 1
-11 1
.names rules_25_io_Cache_out_0_Data[0] $procmux$1750_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1753_Y[0]
1-0 1
-11 1
.names rules_25_io_Cache_out_0_Data[1] $procmux$1750_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1753_Y[1]
1-0 1
-11 1
.names rules_23_io_Cache_out_0_State[0] _GEN_770[0] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1759_Y[0]
1-0 1
-11 1
.names rules_23_io_Cache_out_0_State[1] _GEN_770[1] $auto$simplemap.cc:257:simplemap_eqne$4125 $procmux$1759_Y[1]
1-0 1
-11 1
.names rules_24_io_Cache_out_0_State[0] $procmux$1759_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1762_Y[0]
1-0 1
-11 1
.names rules_24_io_Cache_out_0_State[1] $procmux$1759_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4143 $procmux$1762_Y[1]
1-0 1
-11 1
.names rules_25_io_Cache_out_0_State[0] $procmux$1762_Y[0] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1765_Y[0]
1-0 1
-11 1
.names rules_25_io_Cache_out_0_State[1] $procmux$1762_Y[1] $auto$simplemap.cc:257:simplemap_eqne$4161 $procmux$1765_Y[1]
1-0 1
-11 1
.names $and$protocol.sv:9010$1290_Y $not$protocol.sv:9010$1291_Y
0 1
.names $and$protocol.sv:9015$1299_Y $not$protocol.sv:9015$1300_Y
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$4176 $eq$protocol.sv:8996$1263_Y $or$protocol.sv:8996$1264_Y
1- 1
-1 1
.names $eq$protocol.sv:8996$1263_Y $eq$protocol.sv:8997$1268_Y $or$protocol.sv:8997$1269_Y
1- 1
-1 1
.names $auto$simplemap.cc:257:simplemap_eqne$4221 $or$protocol.sv:8997$1269_Y $or$protocol.sv:8996$1270_Y
1- 1
-1 1
.names $or$protocol.sv:8996$1264_Y $or$protocol.sv:8996$1270_Y $and$protocol.sv:8996$1271_Y
11 1
.names $auto$simplemap.cc:257:simplemap_eqne$4195 $eq$protocol.sv:9001$1275_Y $or$protocol.sv:9001$1276_Y
1- 1
-1 1
.names $eq$protocol.sv:9001$1275_Y $eq$protocol.sv:8996$1265_Y $or$protocol.sv:9002$1281_Y
1- 1
-1 1
.names $auto$simplemap.cc:257:simplemap_eqne$4207 $or$protocol.sv:9002$1281_Y $or$protocol.sv:9001$1282_Y
1- 1
-1 1
.names $or$protocol.sv:9001$1276_Y $or$protocol.sv:9001$1282_Y $and$protocol.sv:9001$1283_Y
11 1
.names $or$protocol.sv:9010$1288_Y $auto$simplemap.cc:169:logic_reduce$4214 $and$protocol.sv:9010$1290_Y
11 1
.names Cache_reg_1_Data[0] AuxData_reg[0] $auto$simplemap.cc:251:simplemap_eqne$4234[0]
10 1
01 1
.names Cache_reg_1_Data[1] AuxData_reg[1] $auto$simplemap.cc:251:simplemap_eqne$4234[1]
10 1
01 1
.names $not$protocol.sv:9010$1291_Y $eq$protocol.sv:9010$1292_Y $or$protocol.sv:9010$1293_Y
1- 1
-1 1
.names MemData_reg[0] AuxData_reg[0] $auto$simplemap.cc:251:simplemap_eqne$4245[0]
10 1
01 1
.names MemData_reg[1] AuxData_reg[1] $auto$simplemap.cc:251:simplemap_eqne$4245[1]
10 1
01 1
.names ExGntd_reg $eq$protocol.sv:9010$1287_Y $or$protocol.sv:9010$1288_Y
1- 1
-1 1
.names $or$protocol.sv:9010$1288_Y $auto$simplemap.cc:169:logic_reduce$4185 $and$protocol.sv:9015$1299_Y
11 1
.names Cache_reg_2_Data[0] AuxData_reg[0] $auto$simplemap.cc:251:simplemap_eqne$4260[0]
10 1
01 1
.names Cache_reg_2_Data[1] AuxData_reg[1] $auto$simplemap.cc:251:simplemap_eqne$4260[1]
10 1
01 1
.names $not$protocol.sv:9015$1300_Y $eq$protocol.sv:9015$1301_Y $or$protocol.sv:9015$1302_Y
1- 1
-1 1
.subckt $initstate Y=$0$formal$protocol.sv:8985$381_EN[0:0]$1312
.subckt Store io_AuxData_in[0]=AuxData_reg[0] io_AuxData_in[1]=AuxData_reg[1] io_AuxData_out[0]=rules_0_io_AuxData_out[0] io_AuxData_out[1]=rules_0_io_AuxData_out[1] io_Cache_in_0_Data[0]=Cache_reg_0_Data[0] io_Cache_in_0_Data[1]=Cache_reg_0_Data[1] io_Cache_in_0_State[0]=Cache_reg_0_State[0] io_Cache_in_0_State[1]=Cache_reg_0_State[1] io_Cache_in_1_Data[0]=Cache_reg_1_Data[0] io_Cache_in_1_Data[1]=Cache_reg_1_Data[1] io_Cache_in_1_State[0]=Cache_reg_1_State[0] io_Cache_in_1_State[1]=Cache_reg_1_State[1] io_Cache_in_2_Data[0]=Cache_reg_2_Data[0] io_Cache_in_2_Data[1]=Cache_reg_2_Data[1] io_Cache_in_2_State[0]=Cache_reg_2_State[0] io_Cache_in_2_State[1]=Cache_reg_2_State[1] io_Cache_out_0_Data[0]=rules_0_io_Cache_out_0_Data[0] io_Cache_out_0_Data[1]=rules_0_io_Cache_out_0_Data[1] io_Cache_out_0_State[0]=rules_0_io_Cache_out_0_State[0] io_Cache_out_0_State[1]=rules_0_io_Cache_out_0_State[1] io_Cache_out_1_Data[0]=rules_0_io_Cache_out_1_Data[0] io_Cache_out_1_Data[1]=rules_0_io_Cache_out_1_Data[1] io_Cache_out_1_State[0]=rules_0_io_Cache_out_1_State[0] io_Cache_out_1_State[1]=rules_0_io_Cache_out_1_State[1] io_Cache_out_2_Data[0]=rules_0_io_Cache_out_2_Data[0] io_Cache_out_2_Data[1]=rules_0_io_Cache_out_2_Data[1] io_Cache_out_2_State[0]=rules_0_io_Cache_out_2_State[0] io_Cache_out_2_State[1]=rules_0_io_Cache_out_2_State[1] io_Chan1_in_0_Cmd[0]=Chan1_reg_0_Cmd[0] io_Chan1_in_0_Cmd[1]=Chan1_reg_0_Cmd[1] io_Chan1_in_0_Cmd[2]=Chan1_reg_0_Cmd[2] io_Chan1_in_0_Data[0]=Chan1_reg_0_Data[0] io_Chan1_in_0_Data[1]=Chan1_reg_0_Data[1] io_Chan1_in_1_Cmd[0]=Chan1_reg_1_Cmd[0] io_Chan1_in_1_Cmd[1]=Chan1_reg_1_Cmd[1] io_Chan1_in_1_Cmd[2]=Chan1_reg_1_Cmd[2] io_Chan1_in_1_Data[0]=Chan1_reg_1_Data[0] io_Chan1_in_1_Data[1]=Chan1_reg_1_Data[1] io_Chan1_in_2_Cmd[0]=Chan1_reg_2_Cmd[0] io_Chan1_in_2_Cmd[1]=Chan1_reg_2_Cmd[1] io_Chan1_in_2_Cmd[2]=Chan1_reg_2_Cmd[2] io_Chan1_in_2_Data[0]=Chan1_reg_2_Data[0] io_Chan1_in_2_Data[1]=Chan1_reg_2_Data[1] io_Chan1_out_0_Cmd[0]=rules_0_io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1]=rules_0_io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2]=rules_0_io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0]=rules_0_io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1]=rules_0_io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0]=rules_0_io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1]=rules_0_io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2]=rules_0_io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0]=rules_0_io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1]=rules_0_io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0]=rules_0_io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1]=rules_0_io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2]=rules_0_io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0]=rules_0_io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1]=rules_0_io_Chan1_out_2_Data[1] io_Chan2_in_0_Cmd[0]=Chan2_reg_0_Cmd[0] io_Chan2_in_0_Cmd[1]=Chan2_reg_0_Cmd[1] io_Chan2_in_0_Cmd[2]=Chan2_reg_0_Cmd[2] io_Chan2_in_0_Data[0]=Chan2_reg_0_Data[0] io_Chan2_in_0_Data[1]=Chan2_reg_0_Data[1] io_Chan2_in_1_Cmd[0]=Chan2_reg_1_Cmd[0] io_Chan2_in_1_Cmd[1]=Chan2_reg_1_Cmd[1] io_Chan2_in_1_Cmd[2]=Chan2_reg_1_Cmd[2] io_Chan2_in_1_Data[0]=Chan2_reg_1_Data[0] io_Chan2_in_1_Data[1]=Chan2_reg_1_Data[1] io_Chan2_in_2_Cmd[0]=Chan2_reg_2_Cmd[0] io_Chan2_in_2_Cmd[1]=Chan2_reg_2_Cmd[1] io_Chan2_in_2_Cmd[2]=Chan2_reg_2_Cmd[2] io_Chan2_in_2_Data[0]=Chan2_reg_2_Data[0] io_Chan2_in_2_Data[1]=Chan2_reg_2_Data[1] io_Chan2_out_0_Cmd[0]=rules_0_io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1]=rules_0_io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2]=rules_0_io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0]=rules_0_io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1]=rules_0_io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0]=rules_0_io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1]=rules_0_io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2]=rules_0_io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0]=rules_0_io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1]=rules_0_io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0]=rules_0_io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1]=rules_0_io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2]=rules_0_io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0]=rules_0_io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1]=rules_0_io_Chan2_out_2_Data[1] io_Chan3_in_0_Cmd[0]=Chan3_reg_0_Cmd[0] io_Chan3_in_0_Cmd[1]=Chan3_reg_0_Cmd[1] io_Chan3_in_0_Cmd[2]=Chan3_reg_0_Cmd[2] io_Chan3_in_0_Data[0]=Chan3_reg_0_Data[0] io_Chan3_in_0_Data[1]=Chan3_reg_0_Data[1] io_Chan3_in_1_Cmd[0]=Chan3_reg_1_Cmd[0] io_Chan3_in_1_Cmd[1]=Chan3_reg_1_Cmd[1] io_Chan3_in_1_Cmd[2]=Chan3_reg_1_Cmd[2] io_Chan3_in_1_Data[0]=Chan3_reg_1_Data[0] io_Chan3_in_1_Data[1]=Chan3_reg_1_Data[1] io_Chan3_in_2_Cmd[0]=Chan3_reg_2_Cmd[0] io_Chan3_in_2_Cmd[1]=Chan3_reg_2_Cmd[1] io_Chan3_in_2_Cmd[2]=Chan3_reg_2_Cmd[2] io_Chan3_in_2_Data[0]=Chan3_reg_2_Data[0] io_Chan3_in_2_Data[1]=Chan3_reg_2_Data[1] io_Chan3_out_0_Cmd[0]=rules_0_io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1]=rules_0_io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2]=rules_0_io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0]=rules_0_io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1]=rules_0_io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0]=rules_0_io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1]=rules_0_io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2]=rules_0_io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0]=rules_0_io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1]=rules_0_io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0]=rules_0_io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1]=rules_0_io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2]=rules_0_io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0]=rules_0_io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1]=rules_0_io_Chan3_out_2_Data[1] io_CurCmd_in[0]=CurCmd_reg[0] io_CurCmd_in[1]=CurCmd_reg[1] io_CurCmd_in[2]=CurCmd_reg[2] io_CurCmd_out[0]=rules_0_io_CurCmd_out[0] io_CurCmd_out[1]=rules_0_io_CurCmd_out[1] io_CurCmd_out[2]=rules_0_io_CurCmd_out[2] io_CurPtr_in[0]=CurPtr_reg[0] io_CurPtr_in[1]=CurPtr_reg[1] io_CurPtr_out[0]=rules_0_io_CurPtr_out[0] io_CurPtr_out[1]=rules_0_io_CurPtr_out[1] io_ExGntd_in=ExGntd_reg io_ExGntd_out=rules_0_io_ExGntd_out io_InvSet_in_0=InvSet_reg_0 io_InvSet_in_1=InvSet_reg_1 io_InvSet_in_2=InvSet_reg_2 io_InvSet_out_0=rules_0_io_InvSet_out_0 io_InvSet_out_1=rules_0_io_InvSet_out_1 io_InvSet_out_2=rules_0_io_InvSet_out_2 io_MemData_in[0]=MemData_reg[0] io_MemData_in[1]=MemData_reg[1] io_MemData_out[0]=rules_0_io_MemData_out[0] io_MemData_out[1]=rules_0_io_MemData_out[1] io_ShrSet_in_0=ShrSet_reg_0 io_ShrSet_in_1=ShrSet_reg_1 io_ShrSet_in_2=ShrSet_reg_2 io_ShrSet_out_0=rules_0_io_ShrSet_out_0 io_ShrSet_out_1=rules_0_io_ShrSet_out_1 io_ShrSet_out_2=rules_0_io_ShrSet_out_2 io_en_r=_T
.subckt Store_1 io_AuxData_in[0]=AuxData_reg[0] io_AuxData_in[1]=AuxData_reg[1] io_AuxData_out[0]=rules_1_io_AuxData_out[0] io_AuxData_out[1]=rules_1_io_AuxData_out[1] io_Cache_in_0_Data[0]=Cache_reg_0_Data[0] io_Cache_in_0_Data[1]=Cache_reg_0_Data[1] io_Cache_in_0_State[0]=Cache_reg_0_State[0] io_Cache_in_0_State[1]=Cache_reg_0_State[1] io_Cache_in_1_Data[0]=Cache_reg_1_Data[0] io_Cache_in_1_Data[1]=Cache_reg_1_Data[1] io_Cache_in_1_State[0]=Cache_reg_1_State[0] io_Cache_in_1_State[1]=Cache_reg_1_State[1] io_Cache_in_2_Data[0]=Cache_reg_2_Data[0] io_Cache_in_2_Data[1]=Cache_reg_2_Data[1] io_Cache_in_2_State[0]=Cache_reg_2_State[0] io_Cache_in_2_State[1]=Cache_reg_2_State[1] io_Cache_out_0_Data[0]=rules_1_io_Cache_out_0_Data[0] io_Cache_out_0_Data[1]=rules_1_io_Cache_out_0_Data[1] io_Cache_out_0_State[0]=rules_1_io_Cache_out_0_State[0] io_Cache_out_0_State[1]=rules_1_io_Cache_out_0_State[1] io_Cache_out_1_Data[0]=rules_1_io_Cache_out_1_Data[0] io_Cache_out_1_Data[1]=rules_1_io_Cache_out_1_Data[1] io_Cache_out_1_State[0]=rules_1_io_Cache_out_1_State[0] io_Cache_out_1_State[1]=rules_1_io_Cache_out_1_State[1] io_Cache_out_2_Data[0]=rules_1_io_Cache_out_2_Data[0] io_Cache_out_2_Data[1]=rules_1_io_Cache_out_2_Data[1] io_Cache_out_2_State[0]=rules_1_io_Cache_out_2_State[0] io_Cache_out_2_State[1]=rules_1_io_Cache_out_2_State[1] io_Chan1_in_0_Cmd[0]=Chan1_reg_0_Cmd[0] io_Chan1_in_0_Cmd[1]=Chan1_reg_0_Cmd[1] io_Chan1_in_0_Cmd[2]=Chan1_reg_0_Cmd[2] io_Chan1_in_0_Data[0]=Chan1_reg_0_Data[0] io_Chan1_in_0_Data[1]=Chan1_reg_0_Data[1] io_Chan1_in_1_Cmd[0]=Chan1_reg_1_Cmd[0] io_Chan1_in_1_Cmd[1]=Chan1_reg_1_Cmd[1] io_Chan1_in_1_Cmd[2]=Chan1_reg_1_Cmd[2] io_Chan1_in_1_Data[0]=Chan1_reg_1_Data[0] io_Chan1_in_1_Data[1]=Chan1_reg_1_Data[1] io_Chan1_in_2_Cmd[0]=Chan1_reg_2_Cmd[0] io_Chan1_in_2_Cmd[1]=Chan1_reg_2_Cmd[1] io_Chan1_in_2_Cmd[2]=Chan1_reg_2_Cmd[2] io_Chan1_in_2_Data[0]=Chan1_reg_2_Data[0] io_Chan1_in_2_Data[1]=Chan1_reg_2_Data[1] io_Chan1_out_0_Cmd[0]=rules_1_io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1]=rules_1_io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2]=rules_1_io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0]=rules_1_io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1]=rules_1_io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0]=rules_1_io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1]=rules_1_io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2]=rules_1_io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0]=rules_1_io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1]=rules_1_io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0]=rules_1_io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1]=rules_1_io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2]=rules_1_io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0]=rules_1_io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1]=rules_1_io_Chan1_out_2_Data[1] io_Chan2_in_0_Cmd[0]=Chan2_reg_0_Cmd[0] io_Chan2_in_0_Cmd[1]=Chan2_reg_0_Cmd[1] io_Chan2_in_0_Cmd[2]=Chan2_reg_0_Cmd[2] io_Chan2_in_0_Data[0]=Chan2_reg_0_Data[0] io_Chan2_in_0_Data[1]=Chan2_reg_0_Data[1] io_Chan2_in_1_Cmd[0]=Chan2_reg_1_Cmd[0] io_Chan2_in_1_Cmd[1]=Chan2_reg_1_Cmd[1] io_Chan2_in_1_Cmd[2]=Chan2_reg_1_Cmd[2] io_Chan2_in_1_Data[0]=Chan2_reg_1_Data[0] io_Chan2_in_1_Data[1]=Chan2_reg_1_Data[1] io_Chan2_in_2_Cmd[0]=Chan2_reg_2_Cmd[0] io_Chan2_in_2_Cmd[1]=Chan2_reg_2_Cmd[1] io_Chan2_in_2_Cmd[2]=Chan2_reg_2_Cmd[2] io_Chan2_in_2_Data[0]=Chan2_reg_2_Data[0] io_Chan2_in_2_Data[1]=Chan2_reg_2_Data[1] io_Chan2_out_0_Cmd[0]=rules_1_io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1]=rules_1_io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2]=rules_1_io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0]=rules_1_io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1]=rules_1_io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0]=rules_1_io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1]=rules_1_io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2]=rules_1_io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0]=rules_1_io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1]=rules_1_io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0]=rules_1_io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1]=rules_1_io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2]=rules_1_io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0]=rules_1_io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1]=rules_1_io_Chan2_out_2_Data[1] io_Chan3_in_0_Cmd[0]=Chan3_reg_0_Cmd[0] io_Chan3_in_0_Cmd[1]=Chan3_reg_0_Cmd[1] io_Chan3_in_0_Cmd[2]=Chan3_reg_0_Cmd[2] io_Chan3_in_0_Data[0]=Chan3_reg_0_Data[0] io_Chan3_in_0_Data[1]=Chan3_reg_0_Data[1] io_Chan3_in_1_Cmd[0]=Chan3_reg_1_Cmd[0] io_Chan3_in_1_Cmd[1]=Chan3_reg_1_Cmd[1] io_Chan3_in_1_Cmd[2]=Chan3_reg_1_Cmd[2] io_Chan3_in_1_Data[0]=Chan3_reg_1_Data[0] io_Chan3_in_1_Data[1]=Chan3_reg_1_Data[1] io_Chan3_in_2_Cmd[0]=Chan3_reg_2_Cmd[0] io_Chan3_in_2_Cmd[1]=Chan3_reg_2_Cmd[1] io_Chan3_in_2_Cmd[2]=Chan3_reg_2_Cmd[2] io_Chan3_in_2_Data[0]=Chan3_reg_2_Data[0] io_Chan3_in_2_Data[1]=Chan3_reg_2_Data[1] io_Chan3_out_0_Cmd[0]=rules_1_io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1]=rules_1_io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2]=rules_1_io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0]=rules_1_io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1]=rules_1_io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0]=rules_1_io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1]=rules_1_io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2]=rules_1_io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0]=rules_1_io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1]=rules_1_io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0]=rules_1_io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1]=rules_1_io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2]=rules_1_io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0]=rules_1_io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1]=rules_1_io_Chan3_out_2_Data[1] io_CurCmd_in[0]=CurCmd_reg[0] io_CurCmd_in[1]=CurCmd_reg[1] io_CurCmd_in[2]=CurCmd_reg[2] io_CurCmd_out[0]=rules_1_io_CurCmd_out[0] io_CurCmd_out[1]=rules_1_io_CurCmd_out[1] io_CurCmd_out[2]=rules_1_io_CurCmd_out[2] io_CurPtr_in[0]=CurPtr_reg[0] io_CurPtr_in[1]=CurPtr_reg[1] io_CurPtr_out[0]=rules_1_io_CurPtr_out[0] io_CurPtr_out[1]=rules_1_io_CurPtr_out[1] io_ExGntd_in=ExGntd_reg io_ExGntd_out=rules_1_io_ExGntd_out io_InvSet_in_0=InvSet_reg_0 io_InvSet_in_1=InvSet_reg_1 io_InvSet_in_2=InvSet_reg_2 io_InvSet_out_0=rules_1_io_InvSet_out_0 io_InvSet_out_1=rules_1_io_InvSet_out_1 io_InvSet_out_2=rules_1_io_InvSet_out_2 io_MemData_in[0]=MemData_reg[0] io_MemData_in[1]=MemData_reg[1] io_MemData_out[0]=rules_1_io_MemData_out[0] io_MemData_out[1]=rules_1_io_MemData_out[1] io_ShrSet_in_0=ShrSet_reg_0 io_ShrSet_in_1=ShrSet_reg_1 io_ShrSet_in_2=ShrSet_reg_2 io_ShrSet_out_0=rules_1_io_ShrSet_out_0 io_ShrSet_out_1=rules_1_io_ShrSet_out_1 io_ShrSet_out_2=rules_1_io_ShrSet_out_2 io_en_r=_T_2
.subckt RecvReqE io_AuxData_in[0]=AuxData_reg[0] io_AuxData_in[1]=AuxData_reg[1] io_AuxData_out[0]=rules_10_io_AuxData_out[0] io_AuxData_out[1]=rules_10_io_AuxData_out[1] io_Cache_in_0_Data[0]=Cache_reg_0_Data[0] io_Cache_in_0_Data[1]=Cache_reg_0_Data[1] io_Cache_in_0_State[0]=Cache_reg_0_State[0] io_Cache_in_0_State[1]=Cache_reg_0_State[1] io_Cache_in_1_Data[0]=Cache_reg_1_Data[0] io_Cache_in_1_Data[1]=Cache_reg_1_Data[1] io_Cache_in_1_State[0]=Cache_reg_1_State[0] io_Cache_in_1_State[1]=Cache_reg_1_State[1] io_Cache_in_2_Data[0]=Cache_reg_2_Data[0] io_Cache_in_2_Data[1]=Cache_reg_2_Data[1] io_Cache_in_2_State[0]=Cache_reg_2_State[0] io_Cache_in_2_State[1]=Cache_reg_2_State[1] io_Cache_out_0_Data[0]=rules_10_io_Cache_out_0_Data[0] io_Cache_out_0_Data[1]=rules_10_io_Cache_out_0_Data[1] io_Cache_out_0_State[0]=rules_10_io_Cache_out_0_State[0] io_Cache_out_0_State[1]=rules_10_io_Cache_out_0_State[1] io_Cache_out_1_Data[0]=rules_10_io_Cache_out_1_Data[0] io_Cache_out_1_Data[1]=rules_10_io_Cache_out_1_Data[1] io_Cache_out_1_State[0]=rules_10_io_Cache_out_1_State[0] io_Cache_out_1_State[1]=rules_10_io_Cache_out_1_State[1] io_Cache_out_2_Data[0]=rules_10_io_Cache_out_2_Data[0] io_Cache_out_2_Data[1]=rules_10_io_Cache_out_2_Data[1] io_Cache_out_2_State[0]=rules_10_io_Cache_out_2_State[0] io_Cache_out_2_State[1]=rules_10_io_Cache_out_2_State[1] io_Chan1_in_0_Cmd[0]=Chan1_reg_0_Cmd[0] io_Chan1_in_0_Cmd[1]=Chan1_reg_0_Cmd[1] io_Chan1_in_0_Cmd[2]=Chan1_reg_0_Cmd[2] io_Chan1_in_0_Data[0]=Chan1_reg_0_Data[0] io_Chan1_in_0_Data[1]=Chan1_reg_0_Data[1] io_Chan1_in_1_Cmd[0]=Chan1_reg_1_Cmd[0] io_Chan1_in_1_Cmd[1]=Chan1_reg_1_Cmd[1] io_Chan1_in_1_Cmd[2]=Chan1_reg_1_Cmd[2] io_Chan1_in_1_Data[0]=Chan1_reg_1_Data[0] io_Chan1_in_1_Data[1]=Chan1_reg_1_Data[1] io_Chan1_in_2_Cmd[0]=Chan1_reg_2_Cmd[0] io_Chan1_in_2_Cmd[1]=Chan1_reg_2_Cmd[1] io_Chan1_in_2_Cmd[2]=Chan1_reg_2_Cmd[2] io_Chan1_in_2_Data[0]=Chan1_reg_2_Data[0] io_Chan1_in_2_Data[1]=Chan1_reg_2_Data[1] io_Chan1_out_0_Cmd[0]=rules_10_io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1]=rules_10_io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2]=rules_10_io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0]=rules_10_io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1]=rules_10_io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0]=rules_10_io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1]=rules_10_io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2]=rules_10_io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0]=rules_10_io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1]=rules_10_io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0]=rules_10_io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1]=rules_10_io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2]=rules_10_io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0]=rules_10_io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1]=rules_10_io_Chan1_out_2_Data[1] io_Chan2_in_0_Cmd[0]=Chan2_reg_0_Cmd[0] io_Chan2_in_0_Cmd[1]=Chan2_reg_0_Cmd[1] io_Chan2_in_0_Cmd[2]=Chan2_reg_0_Cmd[2] io_Chan2_in_0_Data[0]=Chan2_reg_0_Data[0] io_Chan2_in_0_Data[1]=Chan2_reg_0_Data[1] io_Chan2_in_1_Cmd[0]=Chan2_reg_1_Cmd[0] io_Chan2_in_1_Cmd[1]=Chan2_reg_1_Cmd[1] io_Chan2_in_1_Cmd[2]=Chan2_reg_1_Cmd[2] io_Chan2_in_1_Data[0]=Chan2_reg_1_Data[0] io_Chan2_in_1_Data[1]=Chan2_reg_1_Data[1] io_Chan2_in_2_Cmd[0]=Chan2_reg_2_Cmd[0] io_Chan2_in_2_Cmd[1]=Chan2_reg_2_Cmd[1] io_Chan2_in_2_Cmd[2]=Chan2_reg_2_Cmd[2] io_Chan2_in_2_Data[0]=Chan2_reg_2_Data[0] io_Chan2_in_2_Data[1]=Chan2_reg_2_Data[1] io_Chan2_out_0_Cmd[0]=rules_10_io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1]=rules_10_io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2]=rules_10_io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0]=rules_10_io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1]=rules_10_io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0]=rules_10_io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1]=rules_10_io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2]=rules_10_io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0]=rules_10_io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1]=rules_10_io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0]=rules_10_io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1]=rules_10_io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2]=rules_10_io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0]=rules_10_io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1]=rules_10_io_Chan2_out_2_Data[1] io_Chan3_in_0_Cmd[0]=Chan3_reg_0_Cmd[0] io_Chan3_in_0_Cmd[1]=Chan3_reg_0_Cmd[1] io_Chan3_in_0_Cmd[2]=Chan3_reg_0_Cmd[2] io_Chan3_in_0_Data[0]=Chan3_reg_0_Data[0] io_Chan3_in_0_Data[1]=Chan3_reg_0_Data[1] io_Chan3_in_1_Cmd[0]=Chan3_reg_1_Cmd[0] io_Chan3_in_1_Cmd[1]=Chan3_reg_1_Cmd[1] io_Chan3_in_1_Cmd[2]=Chan3_reg_1_Cmd[2] io_Chan3_in_1_Data[0]=Chan3_reg_1_Data[0] io_Chan3_in_1_Data[1]=Chan3_reg_1_Data[1] io_Chan3_in_2_Cmd[0]=Chan3_reg_2_Cmd[0] io_Chan3_in_2_Cmd[1]=Chan3_reg_2_Cmd[1] io_Chan3_in_2_Cmd[2]=Chan3_reg_2_Cmd[2] io_Chan3_in_2_Data[0]=Chan3_reg_2_Data[0] io_Chan3_in_2_Data[1]=Chan3_reg_2_Data[1] io_Chan3_out_0_Cmd[0]=rules_10_io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1]=rules_10_io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2]=rules_10_io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0]=rules_10_io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1]=rules_10_io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0]=rules_10_io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1]=rules_10_io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2]=rules_10_io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0]=rules_10_io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1]=rules_10_io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0]=rules_10_io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1]=rules_10_io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2]=rules_10_io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0]=rules_10_io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1]=rules_10_io_Chan3_out_2_Data[1] io_CurCmd_in[0]=CurCmd_reg[0] io_CurCmd_in[1]=CurCmd_reg[1] io_CurCmd_in[2]=CurCmd_reg[2] io_CurCmd_out[0]=rules_10_io_CurCmd_out[0] io_CurCmd_out[1]=rules_10_io_CurCmd_out[1] io_CurCmd_out[2]=rules_10_io_CurCmd_out[2] io_CurPtr_in[0]=CurPtr_reg[0] io_CurPtr_in[1]=CurPtr_reg[1] io_CurPtr_out[0]=rules_10_io_CurPtr_out[0] io_CurPtr_out[1]=rules_10_io_CurPtr_out[1] io_ExGntd_in=ExGntd_reg io_ExGntd_out=rules_10_io_ExGntd_out io_InvSet_in_0=InvSet_reg_0 io_InvSet_in_1=InvSet_reg_1 io_InvSet_in_2=InvSet_reg_2 io_InvSet_out_0=rules_10_io_InvSet_out_0 io_InvSet_out_1=rules_10_io_InvSet_out_1 io_InvSet_out_2=rules_10_io_InvSet_out_2 io_MemData_in[0]=MemData_reg[0] io_MemData_in[1]=MemData_reg[1] io_MemData_out[0]=rules_10_io_MemData_out[0] io_MemData_out[1]=rules_10_io_MemData_out[1] io_ShrSet_in_0=ShrSet_reg_0 io_ShrSet_in_1=ShrSet_reg_1 io_ShrSet_in_2=ShrSet_reg_2 io_ShrSet_out_0=rules_10_io_ShrSet_out_0 io_ShrSet_out_1=rules_10_io_ShrSet_out_1 io_ShrSet_out_2=rules_10_io_ShrSet_out_2 io_en_r=_T_20
.subckt RecvReqE_1 io_AuxData_in[0]=AuxData_reg[0] io_AuxData_in[1]=AuxData_reg[1] io_AuxData_out[0]=rules_11_io_AuxData_out[0] io_AuxData_out[1]=rules_11_io_AuxData_out[1] io_Cache_in_0_Data[0]=Cache_reg_0_Data[0] io_Cache_in_0_Data[1]=Cache_reg_0_Data[1] io_Cache_in_0_State[0]=Cache_reg_0_State[0] io_Cache_in_0_State[1]=Cache_reg_0_State[1] io_Cache_in_1_Data[0]=Cache_reg_1_Data[0] io_Cache_in_1_Data[1]=Cache_reg_1_Data[1] io_Cache_in_1_State[0]=Cache_reg_1_State[0] io_Cache_in_1_State[1]=Cache_reg_1_State[1] io_Cache_in_2_Data[0]=Cache_reg_2_Data[0] io_Cache_in_2_Data[1]=Cache_reg_2_Data[1] io_Cache_in_2_State[0]=Cache_reg_2_State[0] io_Cache_in_2_State[1]=Cache_reg_2_State[1] io_Cache_out_0_Data[0]=rules_11_io_Cache_out_0_Data[0] io_Cache_out_0_Data[1]=rules_11_io_Cache_out_0_Data[1] io_Cache_out_0_State[0]=rules_11_io_Cache_out_0_State[0] io_Cache_out_0_State[1]=rules_11_io_Cache_out_0_State[1] io_Cache_out_1_Data[0]=rules_11_io_Cache_out_1_Data[0] io_Cache_out_1_Data[1]=rules_11_io_Cache_out_1_Data[1] io_Cache_out_1_State[0]=rules_11_io_Cache_out_1_State[0] io_Cache_out_1_State[1]=rules_11_io_Cache_out_1_State[1] io_Cache_out_2_Data[0]=rules_11_io_Cache_out_2_Data[0] io_Cache_out_2_Data[1]=rules_11_io_Cache_out_2_Data[1] io_Cache_out_2_State[0]=rules_11_io_Cache_out_2_State[0] io_Cache_out_2_State[1]=rules_11_io_Cache_out_2_State[1] io_Chan1_in_0_Cmd[0]=Chan1_reg_0_Cmd[0] io_Chan1_in_0_Cmd[1]=Chan1_reg_0_Cmd[1] io_Chan1_in_0_Cmd[2]=Chan1_reg_0_Cmd[2] io_Chan1_in_0_Data[0]=Chan1_reg_0_Data[0] io_Chan1_in_0_Data[1]=Chan1_reg_0_Data[1] io_Chan1_in_1_Cmd[0]=Chan1_reg_1_Cmd[0] io_Chan1_in_1_Cmd[1]=Chan1_reg_1_Cmd[1] io_Chan1_in_1_Cmd[2]=Chan1_reg_1_Cmd[2] io_Chan1_in_1_Data[0]=Chan1_reg_1_Data[0] io_Chan1_in_1_Data[1]=Chan1_reg_1_Data[1] io_Chan1_in_2_Cmd[0]=Chan1_reg_2_Cmd[0] io_Chan1_in_2_Cmd[1]=Chan1_reg_2_Cmd[1] io_Chan1_in_2_Cmd[2]=Chan1_reg_2_Cmd[2] io_Chan1_in_2_Data[0]=Chan1_reg_2_Data[0] io_Chan1_in_2_Data[1]=Chan1_reg_2_Data[1] io_Chan1_out_0_Cmd[0]=rules_11_io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1]=rules_11_io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2]=rules_11_io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0]=rules_11_io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1]=rules_11_io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0]=rules_11_io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1]=rules_11_io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2]=rules_11_io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0]=rules_11_io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1]=rules_11_io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0]=rules_11_io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1]=rules_11_io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2]=rules_11_io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0]=rules_11_io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1]=rules_11_io_Chan1_out_2_Data[1] io_Chan2_in_0_Cmd[0]=Chan2_reg_0_Cmd[0] io_Chan2_in_0_Cmd[1]=Chan2_reg_0_Cmd[1] io_Chan2_in_0_Cmd[2]=Chan2_reg_0_Cmd[2] io_Chan2_in_0_Data[0]=Chan2_reg_0_Data[0] io_Chan2_in_0_Data[1]=Chan2_reg_0_Data[1] io_Chan2_in_1_Cmd[0]=Chan2_reg_1_Cmd[0] io_Chan2_in_1_Cmd[1]=Chan2_reg_1_Cmd[1] io_Chan2_in_1_Cmd[2]=Chan2_reg_1_Cmd[2] io_Chan2_in_1_Data[0]=Chan2_reg_1_Data[0] io_Chan2_in_1_Data[1]=Chan2_reg_1_Data[1] io_Chan2_in_2_Cmd[0]=Chan2_reg_2_Cmd[0] io_Chan2_in_2_Cmd[1]=Chan2_reg_2_Cmd[1] io_Chan2_in_2_Cmd[2]=Chan2_reg_2_Cmd[2] io_Chan2_in_2_Data[0]=Chan2_reg_2_Data[0] io_Chan2_in_2_Data[1]=Chan2_reg_2_Data[1] io_Chan2_out_0_Cmd[0]=rules_11_io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1]=rules_11_io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2]=rules_11_io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0]=rules_11_io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1]=rules_11_io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0]=rules_11_io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1]=rules_11_io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2]=rules_11_io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0]=rules_11_io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1]=rules_11_io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0]=rules_11_io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1]=rules_11_io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2]=rules_11_io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0]=rules_11_io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1]=rules_11_io_Chan2_out_2_Data[1] io_Chan3_in_0_Cmd[0]=Chan3_reg_0_Cmd[0] io_Chan3_in_0_Cmd[1]=Chan3_reg_0_Cmd[1] io_Chan3_in_0_Cmd[2]=Chan3_reg_0_Cmd[2] io_Chan3_in_0_Data[0]=Chan3_reg_0_Data[0] io_Chan3_in_0_Data[1]=Chan3_reg_0_Data[1] io_Chan3_in_1_Cmd[0]=Chan3_reg_1_Cmd[0] io_Chan3_in_1_Cmd[1]=Chan3_reg_1_Cmd[1] io_Chan3_in_1_Cmd[2]=Chan3_reg_1_Cmd[2] io_Chan3_in_1_Data[0]=Chan3_reg_1_Data[0] io_Chan3_in_1_Data[1]=Chan3_reg_1_Data[1] io_Chan3_in_2_Cmd[0]=Chan3_reg_2_Cmd[0] io_Chan3_in_2_Cmd[1]=Chan3_reg_2_Cmd[1] io_Chan3_in_2_Cmd[2]=Chan3_reg_2_Cmd[2] io_Chan3_in_2_Data[0]=Chan3_reg_2_Data[0] io_Chan3_in_2_Data[1]=Chan3_reg_2_Data[1] io_Chan3_out_0_Cmd[0]=rules_11_io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1]=rules_11_io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2]=rules_11_io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0]=rules_11_io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1]=rules_11_io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0]=rules_11_io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1]=rules_11_io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2]=rules_11_io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0]=rules_11_io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1]=rules_11_io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0]=rules_11_io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1]=rules_11_io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2]=rules_11_io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0]=rules_11_io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1]=rules_11_io_Chan3_out_2_Data[1] io_CurCmd_in[0]=CurCmd_reg[0] io_CurCmd_in[1]=CurCmd_reg[1] io_CurCmd_in[2]=CurCmd_reg[2] io_CurCmd_out[0]=rules_11_io_CurCmd_out[0] io_CurCmd_out[1]=rules_11_io_CurCmd_out[1] io_CurCmd_out[2]=rules_11_io_CurCmd_out[2] io_CurPtr_in[0]=CurPtr_reg[0] io_CurPtr_in[1]=CurPtr_reg[1] io_CurPtr_out[0]=rules_11_io_CurPtr_out[0] io_CurPtr_out[1]=rules_11_io_CurPtr_out[1] io_ExGntd_in=ExGntd_reg io_ExGntd_out=rules_11_io_ExGntd_out io_InvSet_in_0=InvSet_reg_0 io_InvSet_in_1=InvSet_reg_1 io_InvSet_in_2=InvSet_reg_2 io_InvSet_out_0=rules_11_io_InvSet_out_0 io_InvSet_out_1=rules_11_io_InvSet_out_1 io_InvSet_out_2=rules_11_io_InvSet_out_2 io_MemData_in[0]=MemData_reg[0] io_MemData_in[1]=MemData_reg[1] io_MemData_out[0]=rules_11_io_MemData_out[0] io_MemData_out[1]=rules_11_io_MemData_out[1] io_ShrSet_in_0=ShrSet_reg_0 io_ShrSet_in_1=ShrSet_reg_1 io_ShrSet_in_2=ShrSet_reg_2 io_ShrSet_out_0=rules_11_io_ShrSet_out_0 io_ShrSet_out_1=rules_11_io_ShrSet_out_1 io_ShrSet_out_2=rules_11_io_ShrSet_out_2 io_en_r=_T_22
.subckt SendInv io_AuxData_in[0]=AuxData_reg[0] io_AuxData_in[1]=AuxData_reg[1] io_AuxData_out[0]=rules_12_io_AuxData_out[0] io_AuxData_out[1]=rules_12_io_AuxData_out[1] io_Cache_in_0_Data[0]=Cache_reg_0_Data[0] io_Cache_in_0_Data[1]=Cache_reg_0_Data[1] io_Cache_in_0_State[0]=Cache_reg_0_State[0] io_Cache_in_0_State[1]=Cache_reg_0_State[1] io_Cache_in_1_Data[0]=Cache_reg_1_Data[0] io_Cache_in_1_Data[1]=Cache_reg_1_Data[1] io_Cache_in_1_State[0]=Cache_reg_1_State[0] io_Cache_in_1_State[1]=Cache_reg_1_State[1] io_Cache_in_2_Data[0]=Cache_reg_2_Data[0] io_Cache_in_2_Data[1]=Cache_reg_2_Data[1] io_Cache_in_2_State[0]=Cache_reg_2_State[0] io_Cache_in_2_State[1]=Cache_reg_2_State[1] io_Cache_out_0_Data[0]=rules_12_io_Cache_out_0_Data[0] io_Cache_out_0_Data[1]=rules_12_io_Cache_out_0_Data[1] io_Cache_out_0_State[0]=rules_12_io_Cache_out_0_State[0] io_Cache_out_0_State[1]=rules_12_io_Cache_out_0_State[1] io_Cache_out_1_Data[0]=rules_12_io_Cache_out_1_Data[0] io_Cache_out_1_Data[1]=rules_12_io_Cache_out_1_Data[1] io_Cache_out_1_State[0]=rules_12_io_Cache_out_1_State[0] io_Cache_out_1_State[1]=rules_12_io_Cache_out_1_State[1] io_Cache_out_2_Data[0]=rules_12_io_Cache_out_2_Data[0] io_Cache_out_2_Data[1]=rules_12_io_Cache_out_2_Data[1] io_Cache_out_2_State[0]=rules_12_io_Cache_out_2_State[0] io_Cache_out_2_State[1]=rules_12_io_Cache_out_2_State[1] io_Chan1_in_0_Cmd[0]=Chan1_reg_0_Cmd[0] io_Chan1_in_0_Cmd[1]=Chan1_reg_0_Cmd[1] io_Chan1_in_0_Cmd[2]=Chan1_reg_0_Cmd[2] io_Chan1_in_0_Data[0]=Chan1_reg_0_Data[0] io_Chan1_in_0_Data[1]=Chan1_reg_0_Data[1] io_Chan1_in_1_Cmd[0]=Chan1_reg_1_Cmd[0] io_Chan1_in_1_Cmd[1]=Chan1_reg_1_Cmd[1] io_Chan1_in_1_Cmd[2]=Chan1_reg_1_Cmd[2] io_Chan1_in_1_Data[0]=Chan1_reg_1_Data[0] io_Chan1_in_1_Data[1]=Chan1_reg_1_Data[1] io_Chan1_in_2_Cmd[0]=Chan1_reg_2_Cmd[0] io_Chan1_in_2_Cmd[1]=Chan1_reg_2_Cmd[1] io_Chan1_in_2_Cmd[2]=Chan1_reg_2_Cmd[2] io_Chan1_in_2_Data[0]=Chan1_reg_2_Data[0] io_Chan1_in_2_Data[1]=Chan1_reg_2_Data[1] io_Chan1_out_0_Cmd[0]=rules_12_io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1]=rules_12_io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2]=rules_12_io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0]=rules_12_io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1]=rules_12_io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0]=rules_12_io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1]=rules_12_io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2]=rules_12_io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0]=rules_12_io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1]=rules_12_io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0]=rules_12_io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1]=rules_12_io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2]=rules_12_io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0]=rules_12_io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1]=rules_12_io_Chan1_out_2_Data[1] io_Chan2_in_0_Cmd[0]=Chan2_reg_0_Cmd[0] io_Chan2_in_0_Cmd[1]=Chan2_reg_0_Cmd[1] io_Chan2_in_0_Cmd[2]=Chan2_reg_0_Cmd[2] io_Chan2_in_0_Data[0]=Chan2_reg_0_Data[0] io_Chan2_in_0_Data[1]=Chan2_reg_0_Data[1] io_Chan2_in_1_Cmd[0]=Chan2_reg_1_Cmd[0] io_Chan2_in_1_Cmd[1]=Chan2_reg_1_Cmd[1] io_Chan2_in_1_Cmd[2]=Chan2_reg_1_Cmd[2] io_Chan2_in_1_Data[0]=Chan2_reg_1_Data[0] io_Chan2_in_1_Data[1]=Chan2_reg_1_Data[1] io_Chan2_in_2_Cmd[0]=Chan2_reg_2_Cmd[0] io_Chan2_in_2_Cmd[1]=Chan2_reg_2_Cmd[1] io_Chan2_in_2_Cmd[2]=Chan2_reg_2_Cmd[2] io_Chan2_in_2_Data[0]=Chan2_reg_2_Data[0] io_Chan2_in_2_Data[1]=Chan2_reg_2_Data[1] io_Chan2_out_0_Cmd[0]=rules_12_io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1]=rules_12_io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2]=rules_12_io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0]=rules_12_io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1]=rules_12_io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0]=rules_12_io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1]=rules_12_io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2]=rules_12_io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0]=rules_12_io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1]=rules_12_io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0]=rules_12_io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1]=rules_12_io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2]=rules_12_io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0]=rules_12_io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1]=rules_12_io_Chan2_out_2_Data[1] io_Chan3_in_0_Cmd[0]=Chan3_reg_0_Cmd[0] io_Chan3_in_0_Cmd[1]=Chan3_reg_0_Cmd[1] io_Chan3_in_0_Cmd[2]=Chan3_reg_0_Cmd[2] io_Chan3_in_0_Data[0]=Chan3_reg_0_Data[0] io_Chan3_in_0_Data[1]=Chan3_reg_0_Data[1] io_Chan3_in_1_Cmd[0]=Chan3_reg_1_Cmd[0] io_Chan3_in_1_Cmd[1]=Chan3_reg_1_Cmd[1] io_Chan3_in_1_Cmd[2]=Chan3_reg_1_Cmd[2] io_Chan3_in_1_Data[0]=Chan3_reg_1_Data[0] io_Chan3_in_1_Data[1]=Chan3_reg_1_Data[1] io_Chan3_in_2_Cmd[0]=Chan3_reg_2_Cmd[0] io_Chan3_in_2_Cmd[1]=Chan3_reg_2_Cmd[1] io_Chan3_in_2_Cmd[2]=Chan3_reg_2_Cmd[2] io_Chan3_in_2_Data[0]=Chan3_reg_2_Data[0] io_Chan3_in_2_Data[1]=Chan3_reg_2_Data[1] io_Chan3_out_0_Cmd[0]=rules_12_io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1]=rules_12_io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2]=rules_12_io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0]=rules_12_io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1]=rules_12_io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0]=rules_12_io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1]=rules_12_io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2]=rules_12_io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0]=rules_12_io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1]=rules_12_io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0]=rules_12_io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1]=rules_12_io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2]=rules_12_io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0]=rules_12_io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1]=rules_12_io_Chan3_out_2_Data[1] io_CurCmd_in[0]=CurCmd_reg[0] io_CurCmd_in[1]=CurCmd_reg[1] io_CurCmd_in[2]=CurCmd_reg[2] io_CurCmd_out[0]=rules_12_io_CurCmd_out[0] io_CurCmd_out[1]=rules_12_io_CurCmd_out[1] io_CurCmd_out[2]=rules_12_io_CurCmd_out[2] io_CurPtr_in[0]=CurPtr_reg[0] io_CurPtr_in[1]=CurPtr_reg[1] io_CurPtr_out[0]=rules_12_io_CurPtr_out[0] io_CurPtr_out[1]=rules_12_io_CurPtr_out[1] io_ExGntd_in=ExGntd_reg io_ExGntd_out=rules_12_io_ExGntd_out io_InvSet_in_0=InvSet_reg_0 io_InvSet_in_1=InvSet_reg_1 io_InvSet_in_2=InvSet_reg_2 io_InvSet_out_0=rules_12_io_InvSet_out_0 io_InvSet_out_1=rules_12_io_InvSet_out_1 io_InvSet_out_2=rules_12_io_InvSet_out_2 io_MemData_in[0]=MemData_reg[0] io_MemData_in[1]=MemData_reg[1] io_MemData_out[0]=rules_12_io_MemData_out[0] io_MemData_out[1]=rules_12_io_MemData_out[1] io_ShrSet_in_0=ShrSet_reg_0 io_ShrSet_in_1=ShrSet_reg_1 io_ShrSet_in_2=ShrSet_reg_2 io_ShrSet_out_0=rules_12_io_ShrSet_out_0 io_ShrSet_out_1=rules_12_io_ShrSet_out_1 io_ShrSet_out_2=rules_12_io_ShrSet_out_2 io_en_r=_T_24
.subckt SendInv_1 io_AuxData_in[0]=AuxData_reg[0] io_AuxData_in[1]=AuxData_reg[1] io_AuxData_out[0]=rules_13_io_AuxData_out[0] io_AuxData_out[1]=rules_13_io_AuxData_out[1] io_Cache_in_0_Data[0]=Cache_reg_0_Data[0] io_Cache_in_0_Data[1]=Cache_reg_0_Data[1] io_Cache_in_0_State[0]=Cache_reg_0_State[0] io_Cache_in_0_State[1]=Cache_reg_0_State[1] io_Cache_in_1_Data[0]=Cache_reg_1_Data[0] io_Cache_in_1_Data[1]=Cache_reg_1_Data[1] io_Cache_in_1_State[0]=Cache_reg_1_State[0] io_Cache_in_1_State[1]=Cache_reg_1_State[1] io_Cache_in_2_Data[0]=Cache_reg_2_Data[0] io_Cache_in_2_Data[1]=Cache_reg_2_Data[1] io_Cache_in_2_State[0]=Cache_reg_2_State[0] io_Cache_in_2_State[1]=Cache_reg_2_State[1] io_Cache_out_0_Data[0]=rules_13_io_Cache_out_0_Data[0] io_Cache_out_0_Data[1]=rules_13_io_Cache_out_0_Data[1] io_Cache_out_0_State[0]=rules_13_io_Cache_out_0_State[0] io_Cache_out_0_State[1]=rules_13_io_Cache_out_0_State[1] io_Cache_out_1_Data[0]=rules_13_io_Cache_out_1_Data[0] io_Cache_out_1_Data[1]=rules_13_io_Cache_out_1_Data[1] io_Cache_out_1_State[0]=rules_13_io_Cache_out_1_State[0] io_Cache_out_1_State[1]=rules_13_io_Cache_out_1_State[1] io_Cache_out_2_Data[0]=rules_13_io_Cache_out_2_Data[0] io_Cache_out_2_Data[1]=rules_13_io_Cache_out_2_Data[1] io_Cache_out_2_State[0]=rules_13_io_Cache_out_2_State[0] io_Cache_out_2_State[1]=rules_13_io_Cache_out_2_State[1] io_Chan1_in_0_Cmd[0]=Chan1_reg_0_Cmd[0] io_Chan1_in_0_Cmd[1]=Chan1_reg_0_Cmd[1] io_Chan1_in_0_Cmd[2]=Chan1_reg_0_Cmd[2] io_Chan1_in_0_Data[0]=Chan1_reg_0_Data[0] io_Chan1_in_0_Data[1]=Chan1_reg_0_Data[1] io_Chan1_in_1_Cmd[0]=Chan1_reg_1_Cmd[0] io_Chan1_in_1_Cmd[1]=Chan1_reg_1_Cmd[1] io_Chan1_in_1_Cmd[2]=Chan1_reg_1_Cmd[2] io_Chan1_in_1_Data[0]=Chan1_reg_1_Data[0] io_Chan1_in_1_Data[1]=Chan1_reg_1_Data[1] io_Chan1_in_2_Cmd[0]=Chan1_reg_2_Cmd[0] io_Chan1_in_2_Cmd[1]=Chan1_reg_2_Cmd[1] io_Chan1_in_2_Cmd[2]=Chan1_reg_2_Cmd[2] io_Chan1_in_2_Data[0]=Chan1_reg_2_Data[0] io_Chan1_in_2_Data[1]=Chan1_reg_2_Data[1] io_Chan1_out_0_Cmd[0]=rules_13_io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1]=rules_13_io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2]=rules_13_io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0]=rules_13_io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1]=rules_13_io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0]=rules_13_io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1]=rules_13_io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2]=rules_13_io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0]=rules_13_io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1]=rules_13_io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0]=rules_13_io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1]=rules_13_io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2]=rules_13_io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0]=rules_13_io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1]=rules_13_io_Chan1_out_2_Data[1] io_Chan2_in_0_Cmd[0]=Chan2_reg_0_Cmd[0] io_Chan2_in_0_Cmd[1]=Chan2_reg_0_Cmd[1] io_Chan2_in_0_Cmd[2]=Chan2_reg_0_Cmd[2] io_Chan2_in_0_Data[0]=Chan2_reg_0_Data[0] io_Chan2_in_0_Data[1]=Chan2_reg_0_Data[1] io_Chan2_in_1_Cmd[0]=Chan2_reg_1_Cmd[0] io_Chan2_in_1_Cmd[1]=Chan2_reg_1_Cmd[1] io_Chan2_in_1_Cmd[2]=Chan2_reg_1_Cmd[2] io_Chan2_in_1_Data[0]=Chan2_reg_1_Data[0] io_Chan2_in_1_Data[1]=Chan2_reg_1_Data[1] io_Chan2_in_2_Cmd[0]=Chan2_reg_2_Cmd[0] io_Chan2_in_2_Cmd[1]=Chan2_reg_2_Cmd[1] io_Chan2_in_2_Cmd[2]=Chan2_reg_2_Cmd[2] io_Chan2_in_2_Data[0]=Chan2_reg_2_Data[0] io_Chan2_in_2_Data[1]=Chan2_reg_2_Data[1] io_Chan2_out_0_Cmd[0]=rules_13_io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1]=rules_13_io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2]=rules_13_io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0]=rules_13_io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1]=rules_13_io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0]=rules_13_io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1]=rules_13_io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2]=rules_13_io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0]=rules_13_io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1]=rules_13_io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0]=rules_13_io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1]=rules_13_io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2]=rules_13_io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0]=rules_13_io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1]=rules_13_io_Chan2_out_2_Data[1] io_Chan3_in_0_Cmd[0]=Chan3_reg_0_Cmd[0] io_Chan3_in_0_Cmd[1]=Chan3_reg_0_Cmd[1] io_Chan3_in_0_Cmd[2]=Chan3_reg_0_Cmd[2] io_Chan3_in_0_Data[0]=Chan3_reg_0_Data[0] io_Chan3_in_0_Data[1]=Chan3_reg_0_Data[1] io_Chan3_in_1_Cmd[0]=Chan3_reg_1_Cmd[0] io_Chan3_in_1_Cmd[1]=Chan3_reg_1_Cmd[1] io_Chan3_in_1_Cmd[2]=Chan3_reg_1_Cmd[2] io_Chan3_in_1_Data[0]=Chan3_reg_1_Data[0] io_Chan3_in_1_Data[1]=Chan3_reg_1_Data[1] io_Chan3_in_2_Cmd[0]=Chan3_reg_2_Cmd[0] io_Chan3_in_2_Cmd[1]=Chan3_reg_2_Cmd[1] io_Chan3_in_2_Cmd[2]=Chan3_reg_2_Cmd[2] io_Chan3_in_2_Data[0]=Chan3_reg_2_Data[0] io_Chan3_in_2_Data[1]=Chan3_reg_2_Data[1] io_Chan3_out_0_Cmd[0]=rules_13_io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1]=rules_13_io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2]=rules_13_io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0]=rules_13_io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1]=rules_13_io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0]=rules_13_io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1]=rules_13_io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2]=rules_13_io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0]=rules_13_io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1]=rules_13_io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0]=rules_13_io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1]=rules_13_io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2]=rules_13_io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0]=rules_13_io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1]=rules_13_io_Chan3_out_2_Data[1] io_CurCmd_in[0]=CurCmd_reg[0] io_CurCmd_in[1]=CurCmd_reg[1] io_CurCmd_in[2]=CurCmd_reg[2] io_CurCmd_out[0]=rules_13_io_CurCmd_out[0] io_CurCmd_out[1]=rules_13_io_CurCmd_out[1] io_CurCmd_out[2]=rules_13_io_CurCmd_out[2] io_CurPtr_in[0]=CurPtr_reg[0] io_CurPtr_in[1]=CurPtr_reg[1] io_CurPtr_out[0]=rules_13_io_CurPtr_out[0] io_CurPtr_out[1]=rules_13_io_CurPtr_out[1] io_ExGntd_in=ExGntd_reg io_ExGntd_out=rules_13_io_ExGntd_out io_InvSet_in_0=InvSet_reg_0 io_InvSet_in_1=InvSet_reg_1 io_InvSet_in_2=InvSet_reg_2 io_InvSet_out_0=rules_13_io_InvSet_out_0 io_InvSet_out_1=rules_13_io_InvSet_out_1 io_InvSet_out_2=rules_13_io_InvSet_out_2 io_MemData_in[0]=MemData_reg[0] io_MemData_in[1]=MemData_reg[1] io_MemData_out[0]=rules_13_io_MemData_out[0] io_MemData_out[1]=rules_13_io_MemData_out[1] io_ShrSet_in_0=ShrSet_reg_0 io_ShrSet_in_1=ShrSet_reg_1 io_ShrSet_in_2=ShrSet_reg_2 io_ShrSet_out_0=rules_13_io_ShrSet_out_0 io_ShrSet_out_1=rules_13_io_ShrSet_out_1 io_ShrSet_out_2=rules_13_io_ShrSet_out_2 io_en_r=_T_26
.subckt SendGntS io_AuxData_in[0]=AuxData_reg[0] io_AuxData_in[1]=AuxData_reg[1] io_AuxData_out[0]=rules_14_io_AuxData_out[0] io_AuxData_out[1]=rules_14_io_AuxData_out[1] io_Cache_in_0_Data[0]=Cache_reg_0_Data[0] io_Cache_in_0_Data[1]=Cache_reg_0_Data[1] io_Cache_in_0_State[0]=Cache_reg_0_State[0] io_Cache_in_0_State[1]=Cache_reg_0_State[1] io_Cache_in_1_Data[0]=Cache_reg_1_Data[0] io_Cache_in_1_Data[1]=Cache_reg_1_Data[1] io_Cache_in_1_State[0]=Cache_reg_1_State[0] io_Cache_in_1_State[1]=Cache_reg_1_State[1] io_Cache_in_2_Data[0]=Cache_reg_2_Data[0] io_Cache_in_2_Data[1]=Cache_reg_2_Data[1] io_Cache_in_2_State[0]=Cache_reg_2_State[0] io_Cache_in_2_State[1]=Cache_reg_2_State[1] io_Cache_out_0_Data[0]=rules_14_io_Cache_out_0_Data[0] io_Cache_out_0_Data[1]=rules_14_io_Cache_out_0_Data[1] io_Cache_out_0_State[0]=rules_14_io_Cache_out_0_State[0] io_Cache_out_0_State[1]=rules_14_io_Cache_out_0_State[1] io_Cache_out_1_Data[0]=rules_14_io_Cache_out_1_Data[0] io_Cache_out_1_Data[1]=rules_14_io_Cache_out_1_Data[1] io_Cache_out_1_State[0]=rules_14_io_Cache_out_1_State[0] io_Cache_out_1_State[1]=rules_14_io_Cache_out_1_State[1] io_Cache_out_2_Data[0]=rules_14_io_Cache_out_2_Data[0] io_Cache_out_2_Data[1]=rules_14_io_Cache_out_2_Data[1] io_Cache_out_2_State[0]=rules_14_io_Cache_out_2_State[0] io_Cache_out_2_State[1]=rules_14_io_Cache_out_2_State[1] io_Chan1_in_0_Cmd[0]=Chan1_reg_0_Cmd[0] io_Chan1_in_0_Cmd[1]=Chan1_reg_0_Cmd[1] io_Chan1_in_0_Cmd[2]=Chan1_reg_0_Cmd[2] io_Chan1_in_0_Data[0]=Chan1_reg_0_Data[0] io_Chan1_in_0_Data[1]=Chan1_reg_0_Data[1] io_Chan1_in_1_Cmd[0]=Chan1_reg_1_Cmd[0] io_Chan1_in_1_Cmd[1]=Chan1_reg_1_Cmd[1] io_Chan1_in_1_Cmd[2]=Chan1_reg_1_Cmd[2] io_Chan1_in_1_Data[0]=Chan1_reg_1_Data[0] io_Chan1_in_1_Data[1]=Chan1_reg_1_Data[1] io_Chan1_in_2_Cmd[0]=Chan1_reg_2_Cmd[0] io_Chan1_in_2_Cmd[1]=Chan1_reg_2_Cmd[1] io_Chan1_in_2_Cmd[2]=Chan1_reg_2_Cmd[2] io_Chan1_in_2_Data[0]=Chan1_reg_2_Data[0] io_Chan1_in_2_Data[1]=Chan1_reg_2_Data[1] io_Chan1_out_0_Cmd[0]=rules_14_io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1]=rules_14_io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2]=rules_14_io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0]=rules_14_io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1]=rules_14_io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0]=rules_14_io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1]=rules_14_io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2]=rules_14_io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0]=rules_14_io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1]=rules_14_io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0]=rules_14_io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1]=rules_14_io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2]=rules_14_io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0]=rules_14_io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1]=rules_14_io_Chan1_out_2_Data[1] io_Chan2_in_0_Cmd[0]=Chan2_reg_0_Cmd[0] io_Chan2_in_0_Cmd[1]=Chan2_reg_0_Cmd[1] io_Chan2_in_0_Cmd[2]=Chan2_reg_0_Cmd[2] io_Chan2_in_0_Data[0]=Chan2_reg_0_Data[0] io_Chan2_in_0_Data[1]=Chan2_reg_0_Data[1] io_Chan2_in_1_Cmd[0]=Chan2_reg_1_Cmd[0] io_Chan2_in_1_Cmd[1]=Chan2_reg_1_Cmd[1] io_Chan2_in_1_Cmd[2]=Chan2_reg_1_Cmd[2] io_Chan2_in_1_Data[0]=Chan2_reg_1_Data[0] io_Chan2_in_1_Data[1]=Chan2_reg_1_Data[1] io_Chan2_in_2_Cmd[0]=Chan2_reg_2_Cmd[0] io_Chan2_in_2_Cmd[1]=Chan2_reg_2_Cmd[1] io_Chan2_in_2_Cmd[2]=Chan2_reg_2_Cmd[2] io_Chan2_in_2_Data[0]=Chan2_reg_2_Data[0] io_Chan2_in_2_Data[1]=Chan2_reg_2_Data[1] io_Chan2_out_0_Cmd[0]=rules_14_io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1]=rules_14_io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2]=rules_14_io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0]=rules_14_io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1]=rules_14_io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0]=rules_14_io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1]=rules_14_io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2]=rules_14_io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0]=rules_14_io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1]=rules_14_io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0]=rules_14_io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1]=rules_14_io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2]=rules_14_io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0]=rules_14_io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1]=rules_14_io_Chan2_out_2_Data[1] io_Chan3_in_0_Cmd[0]=Chan3_reg_0_Cmd[0] io_Chan3_in_0_Cmd[1]=Chan3_reg_0_Cmd[1] io_Chan3_in_0_Cmd[2]=Chan3_reg_0_Cmd[2] io_Chan3_in_0_Data[0]=Chan3_reg_0_Data[0] io_Chan3_in_0_Data[1]=Chan3_reg_0_Data[1] io_Chan3_in_1_Cmd[0]=Chan3_reg_1_Cmd[0] io_Chan3_in_1_Cmd[1]=Chan3_reg_1_Cmd[1] io_Chan3_in_1_Cmd[2]=Chan3_reg_1_Cmd[2] io_Chan3_in_1_Data[0]=Chan3_reg_1_Data[0] io_Chan3_in_1_Data[1]=Chan3_reg_1_Data[1] io_Chan3_in_2_Cmd[0]=Chan3_reg_2_Cmd[0] io_Chan3_in_2_Cmd[1]=Chan3_reg_2_Cmd[1] io_Chan3_in_2_Cmd[2]=Chan3_reg_2_Cmd[2] io_Chan3_in_2_Data[0]=Chan3_reg_2_Data[0] io_Chan3_in_2_Data[1]=Chan3_reg_2_Data[1] io_Chan3_out_0_Cmd[0]=rules_14_io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1]=rules_14_io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2]=rules_14_io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0]=rules_14_io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1]=rules_14_io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0]=rules_14_io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1]=rules_14_io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2]=rules_14_io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0]=rules_14_io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1]=rules_14_io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0]=rules_14_io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1]=rules_14_io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2]=rules_14_io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0]=rules_14_io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1]=rules_14_io_Chan3_out_2_Data[1] io_CurCmd_in[0]=CurCmd_reg[0] io_CurCmd_in[1]=CurCmd_reg[1] io_CurCmd_in[2]=CurCmd_reg[2] io_CurCmd_out[0]=rules_14_io_CurCmd_out[0] io_CurCmd_out[1]=rules_14_io_CurCmd_out[1] io_CurCmd_out[2]=rules_14_io_CurCmd_out[2] io_CurPtr_in[0]=CurPtr_reg[0] io_CurPtr_in[1]=CurPtr_reg[1] io_CurPtr_out[0]=rules_14_io_CurPtr_out[0] io_CurPtr_out[1]=rules_14_io_CurPtr_out[1] io_ExGntd_in=ExGntd_reg io_ExGntd_out=rules_14_io_ExGntd_out io_InvSet_in_0=InvSet_reg_0 io_InvSet_in_1=InvSet_reg_1 io_InvSet_in_2=InvSet_reg_2 io_InvSet_out_0=rules_14_io_InvSet_out_0 io_InvSet_out_1=rules_14_io_InvSet_out_1 io_InvSet_out_2=rules_14_io_InvSet_out_2 io_MemData_in[0]=MemData_reg[0] io_MemData_in[1]=MemData_reg[1] io_MemData_out[0]=rules_14_io_MemData_out[0] io_MemData_out[1]=rules_14_io_MemData_out[1] io_ShrSet_in_0=ShrSet_reg_0 io_ShrSet_in_1=ShrSet_reg_1 io_ShrSet_in_2=ShrSet_reg_2 io_ShrSet_out_0=rules_14_io_ShrSet_out_0 io_ShrSet_out_1=rules_14_io_ShrSet_out_1 io_ShrSet_out_2=rules_14_io_ShrSet_out_2 io_en_r=_T_28
.subckt SendGntS_1 io_AuxData_in[0]=AuxData_reg[0] io_AuxData_in[1]=AuxData_reg[1] io_AuxData_out[0]=rules_15_io_AuxData_out[0] io_AuxData_out[1]=rules_15_io_AuxData_out[1] io_Cache_in_0_Data[0]=Cache_reg_0_Data[0] io_Cache_in_0_Data[1]=Cache_reg_0_Data[1] io_Cache_in_0_State[0]=Cache_reg_0_State[0] io_Cache_in_0_State[1]=Cache_reg_0_State[1] io_Cache_in_1_Data[0]=Cache_reg_1_Data[0] io_Cache_in_1_Data[1]=Cache_reg_1_Data[1] io_Cache_in_1_State[0]=Cache_reg_1_State[0] io_Cache_in_1_State[1]=Cache_reg_1_State[1] io_Cache_in_2_Data[0]=Cache_reg_2_Data[0] io_Cache_in_2_Data[1]=Cache_reg_2_Data[1] io_Cache_in_2_State[0]=Cache_reg_2_State[0] io_Cache_in_2_State[1]=Cache_reg_2_State[1] io_Cache_out_0_Data[0]=rules_15_io_Cache_out_0_Data[0] io_Cache_out_0_Data[1]=rules_15_io_Cache_out_0_Data[1] io_Cache_out_0_State[0]=rules_15_io_Cache_out_0_State[0] io_Cache_out_0_State[1]=rules_15_io_Cache_out_0_State[1] io_Cache_out_1_Data[0]=rules_15_io_Cache_out_1_Data[0] io_Cache_out_1_Data[1]=rules_15_io_Cache_out_1_Data[1] io_Cache_out_1_State[0]=rules_15_io_Cache_out_1_State[0] io_Cache_out_1_State[1]=rules_15_io_Cache_out_1_State[1] io_Cache_out_2_Data[0]=rules_15_io_Cache_out_2_Data[0] io_Cache_out_2_Data[1]=rules_15_io_Cache_out_2_Data[1] io_Cache_out_2_State[0]=rules_15_io_Cache_out_2_State[0] io_Cache_out_2_State[1]=rules_15_io_Cache_out_2_State[1] io_Chan1_in_0_Cmd[0]=Chan1_reg_0_Cmd[0] io_Chan1_in_0_Cmd[1]=Chan1_reg_0_Cmd[1] io_Chan1_in_0_Cmd[2]=Chan1_reg_0_Cmd[2] io_Chan1_in_0_Data[0]=Chan1_reg_0_Data[0] io_Chan1_in_0_Data[1]=Chan1_reg_0_Data[1] io_Chan1_in_1_Cmd[0]=Chan1_reg_1_Cmd[0] io_Chan1_in_1_Cmd[1]=Chan1_reg_1_Cmd[1] io_Chan1_in_1_Cmd[2]=Chan1_reg_1_Cmd[2] io_Chan1_in_1_Data[0]=Chan1_reg_1_Data[0] io_Chan1_in_1_Data[1]=Chan1_reg_1_Data[1] io_Chan1_in_2_Cmd[0]=Chan1_reg_2_Cmd[0] io_Chan1_in_2_Cmd[1]=Chan1_reg_2_Cmd[1] io_Chan1_in_2_Cmd[2]=Chan1_reg_2_Cmd[2] io_Chan1_in_2_Data[0]=Chan1_reg_2_Data[0] io_Chan1_in_2_Data[1]=Chan1_reg_2_Data[1] io_Chan1_out_0_Cmd[0]=rules_15_io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1]=rules_15_io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2]=rules_15_io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0]=rules_15_io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1]=rules_15_io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0]=rules_15_io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1]=rules_15_io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2]=rules_15_io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0]=rules_15_io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1]=rules_15_io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0]=rules_15_io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1]=rules_15_io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2]=rules_15_io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0]=rules_15_io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1]=rules_15_io_Chan1_out_2_Data[1] io_Chan2_in_0_Cmd[0]=Chan2_reg_0_Cmd[0] io_Chan2_in_0_Cmd[1]=Chan2_reg_0_Cmd[1] io_Chan2_in_0_Cmd[2]=Chan2_reg_0_Cmd[2] io_Chan2_in_0_Data[0]=Chan2_reg_0_Data[0] io_Chan2_in_0_Data[1]=Chan2_reg_0_Data[1] io_Chan2_in_1_Cmd[0]=Chan2_reg_1_Cmd[0] io_Chan2_in_1_Cmd[1]=Chan2_reg_1_Cmd[1] io_Chan2_in_1_Cmd[2]=Chan2_reg_1_Cmd[2] io_Chan2_in_1_Data[0]=Chan2_reg_1_Data[0] io_Chan2_in_1_Data[1]=Chan2_reg_1_Data[1] io_Chan2_in_2_Cmd[0]=Chan2_reg_2_Cmd[0] io_Chan2_in_2_Cmd[1]=Chan2_reg_2_Cmd[1] io_Chan2_in_2_Cmd[2]=Chan2_reg_2_Cmd[2] io_Chan2_in_2_Data[0]=Chan2_reg_2_Data[0] io_Chan2_in_2_Data[1]=Chan2_reg_2_Data[1] io_Chan2_out_0_Cmd[0]=rules_15_io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1]=rules_15_io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2]=rules_15_io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0]=rules_15_io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1]=rules_15_io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0]=rules_15_io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1]=rules_15_io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2]=rules_15_io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0]=rules_15_io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1]=rules_15_io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0]=rules_15_io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1]=rules_15_io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2]=rules_15_io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0]=rules_15_io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1]=rules_15_io_Chan2_out_2_Data[1] io_Chan3_in_0_Cmd[0]=Chan3_reg_0_Cmd[0] io_Chan3_in_0_Cmd[1]=Chan3_reg_0_Cmd[1] io_Chan3_in_0_Cmd[2]=Chan3_reg_0_Cmd[2] io_Chan3_in_0_Data[0]=Chan3_reg_0_Data[0] io_Chan3_in_0_Data[1]=Chan3_reg_0_Data[1] io_Chan3_in_1_Cmd[0]=Chan3_reg_1_Cmd[0] io_Chan3_in_1_Cmd[1]=Chan3_reg_1_Cmd[1] io_Chan3_in_1_Cmd[2]=Chan3_reg_1_Cmd[2] io_Chan3_in_1_Data[0]=Chan3_reg_1_Data[0] io_Chan3_in_1_Data[1]=Chan3_reg_1_Data[1] io_Chan3_in_2_Cmd[0]=Chan3_reg_2_Cmd[0] io_Chan3_in_2_Cmd[1]=Chan3_reg_2_Cmd[1] io_Chan3_in_2_Cmd[2]=Chan3_reg_2_Cmd[2] io_Chan3_in_2_Data[0]=Chan3_reg_2_Data[0] io_Chan3_in_2_Data[1]=Chan3_reg_2_Data[1] io_Chan3_out_0_Cmd[0]=rules_15_io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1]=rules_15_io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2]=rules_15_io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0]=rules_15_io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1]=rules_15_io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0]=rules_15_io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1]=rules_15_io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2]=rules_15_io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0]=rules_15_io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1]=rules_15_io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0]=rules_15_io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1]=rules_15_io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2]=rules_15_io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0]=rules_15_io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1]=rules_15_io_Chan3_out_2_Data[1] io_CurCmd_in[0]=CurCmd_reg[0] io_CurCmd_in[1]=CurCmd_reg[1] io_CurCmd_in[2]=CurCmd_reg[2] io_CurCmd_out[0]=rules_15_io_CurCmd_out[0] io_CurCmd_out[1]=rules_15_io_CurCmd_out[1] io_CurCmd_out[2]=rules_15_io_CurCmd_out[2] io_CurPtr_in[0]=CurPtr_reg[0] io_CurPtr_in[1]=CurPtr_reg[1] io_CurPtr_out[0]=rules_15_io_CurPtr_out[0] io_CurPtr_out[1]=rules_15_io_CurPtr_out[1] io_ExGntd_in=ExGntd_reg io_ExGntd_out=rules_15_io_ExGntd_out io_InvSet_in_0=InvSet_reg_0 io_InvSet_in_1=InvSet_reg_1 io_InvSet_in_2=InvSet_reg_2 io_InvSet_out_0=rules_15_io_InvSet_out_0 io_InvSet_out_1=rules_15_io_InvSet_out_1 io_InvSet_out_2=rules_15_io_InvSet_out_2 io_MemData_in[0]=MemData_reg[0] io_MemData_in[1]=MemData_reg[1] io_MemData_out[0]=rules_15_io_MemData_out[0] io_MemData_out[1]=rules_15_io_MemData_out[1] io_ShrSet_in_0=ShrSet_reg_0 io_ShrSet_in_1=ShrSet_reg_1 io_ShrSet_in_2=ShrSet_reg_2 io_ShrSet_out_0=rules_15_io_ShrSet_out_0 io_ShrSet_out_1=rules_15_io_ShrSet_out_1 io_ShrSet_out_2=rules_15_io_ShrSet_out_2 io_en_r=_T_30
.subckt SendGntE io_AuxData_in[0]=AuxData_reg[0] io_AuxData_in[1]=AuxData_reg[1] io_AuxData_out[0]=rules_16_io_AuxData_out[0] io_AuxData_out[1]=rules_16_io_AuxData_out[1] io_Cache_in_0_Data[0]=Cache_reg_0_Data[0] io_Cache_in_0_Data[1]=Cache_reg_0_Data[1] io_Cache_in_0_State[0]=Cache_reg_0_State[0] io_Cache_in_0_State[1]=Cache_reg_0_State[1] io_Cache_in_1_Data[0]=Cache_reg_1_Data[0] io_Cache_in_1_Data[1]=Cache_reg_1_Data[1] io_Cache_in_1_State[0]=Cache_reg_1_State[0] io_Cache_in_1_State[1]=Cache_reg_1_State[1] io_Cache_in_2_Data[0]=Cache_reg_2_Data[0] io_Cache_in_2_Data[1]=Cache_reg_2_Data[1] io_Cache_in_2_State[0]=Cache_reg_2_State[0] io_Cache_in_2_State[1]=Cache_reg_2_State[1] io_Cache_out_0_Data[0]=rules_16_io_Cache_out_0_Data[0] io_Cache_out_0_Data[1]=rules_16_io_Cache_out_0_Data[1] io_Cache_out_0_State[0]=rules_16_io_Cache_out_0_State[0] io_Cache_out_0_State[1]=rules_16_io_Cache_out_0_State[1] io_Cache_out_1_Data[0]=rules_16_io_Cache_out_1_Data[0] io_Cache_out_1_Data[1]=rules_16_io_Cache_out_1_Data[1] io_Cache_out_1_State[0]=rules_16_io_Cache_out_1_State[0] io_Cache_out_1_State[1]=rules_16_io_Cache_out_1_State[1] io_Cache_out_2_Data[0]=rules_16_io_Cache_out_2_Data[0] io_Cache_out_2_Data[1]=rules_16_io_Cache_out_2_Data[1] io_Cache_out_2_State[0]=rules_16_io_Cache_out_2_State[0] io_Cache_out_2_State[1]=rules_16_io_Cache_out_2_State[1] io_Chan1_in_0_Cmd[0]=Chan1_reg_0_Cmd[0] io_Chan1_in_0_Cmd[1]=Chan1_reg_0_Cmd[1] io_Chan1_in_0_Cmd[2]=Chan1_reg_0_Cmd[2] io_Chan1_in_0_Data[0]=Chan1_reg_0_Data[0] io_Chan1_in_0_Data[1]=Chan1_reg_0_Data[1] io_Chan1_in_1_Cmd[0]=Chan1_reg_1_Cmd[0] io_Chan1_in_1_Cmd[1]=Chan1_reg_1_Cmd[1] io_Chan1_in_1_Cmd[2]=Chan1_reg_1_Cmd[2] io_Chan1_in_1_Data[0]=Chan1_reg_1_Data[0] io_Chan1_in_1_Data[1]=Chan1_reg_1_Data[1] io_Chan1_in_2_Cmd[0]=Chan1_reg_2_Cmd[0] io_Chan1_in_2_Cmd[1]=Chan1_reg_2_Cmd[1] io_Chan1_in_2_Cmd[2]=Chan1_reg_2_Cmd[2] io_Chan1_in_2_Data[0]=Chan1_reg_2_Data[0] io_Chan1_in_2_Data[1]=Chan1_reg_2_Data[1] io_Chan1_out_0_Cmd[0]=rules_16_io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1]=rules_16_io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2]=rules_16_io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0]=rules_16_io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1]=rules_16_io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0]=rules_16_io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1]=rules_16_io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2]=rules_16_io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0]=rules_16_io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1]=rules_16_io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0]=rules_16_io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1]=rules_16_io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2]=rules_16_io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0]=rules_16_io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1]=rules_16_io_Chan1_out_2_Data[1] io_Chan2_in_0_Cmd[0]=Chan2_reg_0_Cmd[0] io_Chan2_in_0_Cmd[1]=Chan2_reg_0_Cmd[1] io_Chan2_in_0_Cmd[2]=Chan2_reg_0_Cmd[2] io_Chan2_in_0_Data[0]=Chan2_reg_0_Data[0] io_Chan2_in_0_Data[1]=Chan2_reg_0_Data[1] io_Chan2_in_1_Cmd[0]=Chan2_reg_1_Cmd[0] io_Chan2_in_1_Cmd[1]=Chan2_reg_1_Cmd[1] io_Chan2_in_1_Cmd[2]=Chan2_reg_1_Cmd[2] io_Chan2_in_1_Data[0]=Chan2_reg_1_Data[0] io_Chan2_in_1_Data[1]=Chan2_reg_1_Data[1] io_Chan2_in_2_Cmd[0]=Chan2_reg_2_Cmd[0] io_Chan2_in_2_Cmd[1]=Chan2_reg_2_Cmd[1] io_Chan2_in_2_Cmd[2]=Chan2_reg_2_Cmd[2] io_Chan2_in_2_Data[0]=Chan2_reg_2_Data[0] io_Chan2_in_2_Data[1]=Chan2_reg_2_Data[1] io_Chan2_out_0_Cmd[0]=rules_16_io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1]=rules_16_io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2]=rules_16_io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0]=rules_16_io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1]=rules_16_io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0]=rules_16_io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1]=rules_16_io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2]=rules_16_io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0]=rules_16_io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1]=rules_16_io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0]=rules_16_io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1]=rules_16_io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2]=rules_16_io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0]=rules_16_io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1]=rules_16_io_Chan2_out_2_Data[1] io_Chan3_in_0_Cmd[0]=Chan3_reg_0_Cmd[0] io_Chan3_in_0_Cmd[1]=Chan3_reg_0_Cmd[1] io_Chan3_in_0_Cmd[2]=Chan3_reg_0_Cmd[2] io_Chan3_in_0_Data[0]=Chan3_reg_0_Data[0] io_Chan3_in_0_Data[1]=Chan3_reg_0_Data[1] io_Chan3_in_1_Cmd[0]=Chan3_reg_1_Cmd[0] io_Chan3_in_1_Cmd[1]=Chan3_reg_1_Cmd[1] io_Chan3_in_1_Cmd[2]=Chan3_reg_1_Cmd[2] io_Chan3_in_1_Data[0]=Chan3_reg_1_Data[0] io_Chan3_in_1_Data[1]=Chan3_reg_1_Data[1] io_Chan3_in_2_Cmd[0]=Chan3_reg_2_Cmd[0] io_Chan3_in_2_Cmd[1]=Chan3_reg_2_Cmd[1] io_Chan3_in_2_Cmd[2]=Chan3_reg_2_Cmd[2] io_Chan3_in_2_Data[0]=Chan3_reg_2_Data[0] io_Chan3_in_2_Data[1]=Chan3_reg_2_Data[1] io_Chan3_out_0_Cmd[0]=rules_16_io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1]=rules_16_io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2]=rules_16_io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0]=rules_16_io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1]=rules_16_io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0]=rules_16_io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1]=rules_16_io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2]=rules_16_io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0]=rules_16_io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1]=rules_16_io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0]=rules_16_io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1]=rules_16_io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2]=rules_16_io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0]=rules_16_io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1]=rules_16_io_Chan3_out_2_Data[1] io_CurCmd_in[0]=CurCmd_reg[0] io_CurCmd_in[1]=CurCmd_reg[1] io_CurCmd_in[2]=CurCmd_reg[2] io_CurCmd_out[0]=rules_16_io_CurCmd_out[0] io_CurCmd_out[1]=rules_16_io_CurCmd_out[1] io_CurCmd_out[2]=rules_16_io_CurCmd_out[2] io_CurPtr_in[0]=CurPtr_reg[0] io_CurPtr_in[1]=CurPtr_reg[1] io_CurPtr_out[0]=rules_16_io_CurPtr_out[0] io_CurPtr_out[1]=rules_16_io_CurPtr_out[1] io_ExGntd_in=ExGntd_reg io_ExGntd_out=rules_16_io_ExGntd_out io_InvSet_in_0=InvSet_reg_0 io_InvSet_in_1=InvSet_reg_1 io_InvSet_in_2=InvSet_reg_2 io_InvSet_out_0=rules_16_io_InvSet_out_0 io_InvSet_out_1=rules_16_io_InvSet_out_1 io_InvSet_out_2=rules_16_io_InvSet_out_2 io_MemData_in[0]=MemData_reg[0] io_MemData_in[1]=MemData_reg[1] io_MemData_out[0]=rules_16_io_MemData_out[0] io_MemData_out[1]=rules_16_io_MemData_out[1] io_ShrSet_in_0=ShrSet_reg_0 io_ShrSet_in_1=ShrSet_reg_1 io_ShrSet_in_2=ShrSet_reg_2 io_ShrSet_out_0=rules_16_io_ShrSet_out_0 io_ShrSet_out_1=rules_16_io_ShrSet_out_1 io_ShrSet_out_2=rules_16_io_ShrSet_out_2
.subckt SendGntE_1 io_AuxData_in[0]=AuxData_reg[0] io_AuxData_in[1]=AuxData_reg[1] io_AuxData_out[0]=rules_17_io_AuxData_out[0] io_AuxData_out[1]=rules_17_io_AuxData_out[1] io_Cache_in_0_Data[0]=Cache_reg_0_Data[0] io_Cache_in_0_Data[1]=Cache_reg_0_Data[1] io_Cache_in_0_State[0]=Cache_reg_0_State[0] io_Cache_in_0_State[1]=Cache_reg_0_State[1] io_Cache_in_1_Data[0]=Cache_reg_1_Data[0] io_Cache_in_1_Data[1]=Cache_reg_1_Data[1] io_Cache_in_1_State[0]=Cache_reg_1_State[0] io_Cache_in_1_State[1]=Cache_reg_1_State[1] io_Cache_in_2_Data[0]=Cache_reg_2_Data[0] io_Cache_in_2_Data[1]=Cache_reg_2_Data[1] io_Cache_in_2_State[0]=Cache_reg_2_State[0] io_Cache_in_2_State[1]=Cache_reg_2_State[1] io_Cache_out_0_Data[0]=rules_17_io_Cache_out_0_Data[0] io_Cache_out_0_Data[1]=rules_17_io_Cache_out_0_Data[1] io_Cache_out_0_State[0]=rules_17_io_Cache_out_0_State[0] io_Cache_out_0_State[1]=rules_17_io_Cache_out_0_State[1] io_Cache_out_1_Data[0]=rules_17_io_Cache_out_1_Data[0] io_Cache_out_1_Data[1]=rules_17_io_Cache_out_1_Data[1] io_Cache_out_1_State[0]=rules_17_io_Cache_out_1_State[0] io_Cache_out_1_State[1]=rules_17_io_Cache_out_1_State[1] io_Cache_out_2_Data[0]=rules_17_io_Cache_out_2_Data[0] io_Cache_out_2_Data[1]=rules_17_io_Cache_out_2_Data[1] io_Cache_out_2_State[0]=rules_17_io_Cache_out_2_State[0] io_Cache_out_2_State[1]=rules_17_io_Cache_out_2_State[1] io_Chan1_in_0_Cmd[0]=Chan1_reg_0_Cmd[0] io_Chan1_in_0_Cmd[1]=Chan1_reg_0_Cmd[1] io_Chan1_in_0_Cmd[2]=Chan1_reg_0_Cmd[2] io_Chan1_in_0_Data[0]=Chan1_reg_0_Data[0] io_Chan1_in_0_Data[1]=Chan1_reg_0_Data[1] io_Chan1_in_1_Cmd[0]=Chan1_reg_1_Cmd[0] io_Chan1_in_1_Cmd[1]=Chan1_reg_1_Cmd[1] io_Chan1_in_1_Cmd[2]=Chan1_reg_1_Cmd[2] io_Chan1_in_1_Data[0]=Chan1_reg_1_Data[0] io_Chan1_in_1_Data[1]=Chan1_reg_1_Data[1] io_Chan1_in_2_Cmd[0]=Chan1_reg_2_Cmd[0] io_Chan1_in_2_Cmd[1]=Chan1_reg_2_Cmd[1] io_Chan1_in_2_Cmd[2]=Chan1_reg_2_Cmd[2] io_Chan1_in_2_Data[0]=Chan1_reg_2_Data[0] io_Chan1_in_2_Data[1]=Chan1_reg_2_Data[1] io_Chan1_out_0_Cmd[0]=rules_17_io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1]=rules_17_io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2]=rules_17_io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0]=rules_17_io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1]=rules_17_io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0]=rules_17_io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1]=rules_17_io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2]=rules_17_io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0]=rules_17_io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1]=rules_17_io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0]=rules_17_io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1]=rules_17_io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2]=rules_17_io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0]=rules_17_io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1]=rules_17_io_Chan1_out_2_Data[1] io_Chan2_in_0_Cmd[0]=Chan2_reg_0_Cmd[0] io_Chan2_in_0_Cmd[1]=Chan2_reg_0_Cmd[1] io_Chan2_in_0_Cmd[2]=Chan2_reg_0_Cmd[2] io_Chan2_in_0_Data[0]=Chan2_reg_0_Data[0] io_Chan2_in_0_Data[1]=Chan2_reg_0_Data[1] io_Chan2_in_1_Cmd[0]=Chan2_reg_1_Cmd[0] io_Chan2_in_1_Cmd[1]=Chan2_reg_1_Cmd[1] io_Chan2_in_1_Cmd[2]=Chan2_reg_1_Cmd[2] io_Chan2_in_1_Data[0]=Chan2_reg_1_Data[0] io_Chan2_in_1_Data[1]=Chan2_reg_1_Data[1] io_Chan2_in_2_Cmd[0]=Chan2_reg_2_Cmd[0] io_Chan2_in_2_Cmd[1]=Chan2_reg_2_Cmd[1] io_Chan2_in_2_Cmd[2]=Chan2_reg_2_Cmd[2] io_Chan2_in_2_Data[0]=Chan2_reg_2_Data[0] io_Chan2_in_2_Data[1]=Chan2_reg_2_Data[1] io_Chan2_out_0_Cmd[0]=rules_17_io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1]=rules_17_io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2]=rules_17_io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0]=rules_17_io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1]=rules_17_io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0]=rules_17_io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1]=rules_17_io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2]=rules_17_io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0]=rules_17_io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1]=rules_17_io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0]=rules_17_io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1]=rules_17_io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2]=rules_17_io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0]=rules_17_io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1]=rules_17_io_Chan2_out_2_Data[1] io_Chan3_in_0_Cmd[0]=Chan3_reg_0_Cmd[0] io_Chan3_in_0_Cmd[1]=Chan3_reg_0_Cmd[1] io_Chan3_in_0_Cmd[2]=Chan3_reg_0_Cmd[2] io_Chan3_in_0_Data[0]=Chan3_reg_0_Data[0] io_Chan3_in_0_Data[1]=Chan3_reg_0_Data[1] io_Chan3_in_1_Cmd[0]=Chan3_reg_1_Cmd[0] io_Chan3_in_1_Cmd[1]=Chan3_reg_1_Cmd[1] io_Chan3_in_1_Cmd[2]=Chan3_reg_1_Cmd[2] io_Chan3_in_1_Data[0]=Chan3_reg_1_Data[0] io_Chan3_in_1_Data[1]=Chan3_reg_1_Data[1] io_Chan3_in_2_Cmd[0]=Chan3_reg_2_Cmd[0] io_Chan3_in_2_Cmd[1]=Chan3_reg_2_Cmd[1] io_Chan3_in_2_Cmd[2]=Chan3_reg_2_Cmd[2] io_Chan3_in_2_Data[0]=Chan3_reg_2_Data[0] io_Chan3_in_2_Data[1]=Chan3_reg_2_Data[1] io_Chan3_out_0_Cmd[0]=rules_17_io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1]=rules_17_io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2]=rules_17_io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0]=rules_17_io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1]=rules_17_io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0]=rules_17_io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1]=rules_17_io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2]=rules_17_io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0]=rules_17_io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1]=rules_17_io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0]=rules_17_io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1]=rules_17_io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2]=rules_17_io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0]=rules_17_io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1]=rules_17_io_Chan3_out_2_Data[1] io_CurCmd_in[0]=CurCmd_reg[0] io_CurCmd_in[1]=CurCmd_reg[1] io_CurCmd_in[2]=CurCmd_reg[2] io_CurCmd_out[0]=rules_17_io_CurCmd_out[0] io_CurCmd_out[1]=rules_17_io_CurCmd_out[1] io_CurCmd_out[2]=rules_17_io_CurCmd_out[2] io_CurPtr_in[0]=CurPtr_reg[0] io_CurPtr_in[1]=CurPtr_reg[1] io_CurPtr_out[0]=rules_17_io_CurPtr_out[0] io_CurPtr_out[1]=rules_17_io_CurPtr_out[1] io_ExGntd_in=ExGntd_reg io_ExGntd_out=rules_17_io_ExGntd_out io_InvSet_in_0=InvSet_reg_0 io_InvSet_in_1=InvSet_reg_1 io_InvSet_in_2=InvSet_reg_2 io_InvSet_out_0=rules_17_io_InvSet_out_0 io_InvSet_out_1=rules_17_io_InvSet_out_1 io_InvSet_out_2=rules_17_io_InvSet_out_2 io_MemData_in[0]=MemData_reg[0] io_MemData_in[1]=MemData_reg[1] io_MemData_out[0]=rules_17_io_MemData_out[0] io_MemData_out[1]=rules_17_io_MemData_out[1] io_ShrSet_in_0=ShrSet_reg_0 io_ShrSet_in_1=ShrSet_reg_1 io_ShrSet_in_2=ShrSet_reg_2 io_ShrSet_out_0=rules_17_io_ShrSet_out_0 io_ShrSet_out_1=rules_17_io_ShrSet_out_1 io_ShrSet_out_2=rules_17_io_ShrSet_out_2
.subckt RecvGntS io_AuxData_in[0]=AuxData_reg[0] io_AuxData_in[1]=AuxData_reg[1] io_AuxData_out[0]=rules_18_io_AuxData_out[0] io_AuxData_out[1]=rules_18_io_AuxData_out[1] io_Cache_in_0_Data[0]=Cache_reg_0_Data[0] io_Cache_in_0_Data[1]=Cache_reg_0_Data[1] io_Cache_in_0_State[0]=Cache_reg_0_State[0] io_Cache_in_0_State[1]=Cache_reg_0_State[1] io_Cache_in_1_Data[0]=Cache_reg_1_Data[0] io_Cache_in_1_Data[1]=Cache_reg_1_Data[1] io_Cache_in_1_State[0]=Cache_reg_1_State[0] io_Cache_in_1_State[1]=Cache_reg_1_State[1] io_Cache_in_2_Data[0]=Cache_reg_2_Data[0] io_Cache_in_2_Data[1]=Cache_reg_2_Data[1] io_Cache_in_2_State[0]=Cache_reg_2_State[0] io_Cache_in_2_State[1]=Cache_reg_2_State[1] io_Cache_out_0_Data[0]=rules_18_io_Cache_out_0_Data[0] io_Cache_out_0_Data[1]=rules_18_io_Cache_out_0_Data[1] io_Cache_out_0_State[0]=rules_18_io_Cache_out_0_State[0] io_Cache_out_0_State[1]=rules_18_io_Cache_out_0_State[1] io_Cache_out_1_Data[0]=rules_18_io_Cache_out_1_Data[0] io_Cache_out_1_Data[1]=rules_18_io_Cache_out_1_Data[1] io_Cache_out_1_State[0]=rules_18_io_Cache_out_1_State[0] io_Cache_out_1_State[1]=rules_18_io_Cache_out_1_State[1] io_Cache_out_2_Data[0]=rules_18_io_Cache_out_2_Data[0] io_Cache_out_2_Data[1]=rules_18_io_Cache_out_2_Data[1] io_Cache_out_2_State[0]=rules_18_io_Cache_out_2_State[0] io_Cache_out_2_State[1]=rules_18_io_Cache_out_2_State[1] io_Chan1_in_0_Cmd[0]=Chan1_reg_0_Cmd[0] io_Chan1_in_0_Cmd[1]=Chan1_reg_0_Cmd[1] io_Chan1_in_0_Cmd[2]=Chan1_reg_0_Cmd[2] io_Chan1_in_0_Data[0]=Chan1_reg_0_Data[0] io_Chan1_in_0_Data[1]=Chan1_reg_0_Data[1] io_Chan1_in_1_Cmd[0]=Chan1_reg_1_Cmd[0] io_Chan1_in_1_Cmd[1]=Chan1_reg_1_Cmd[1] io_Chan1_in_1_Cmd[2]=Chan1_reg_1_Cmd[2] io_Chan1_in_1_Data[0]=Chan1_reg_1_Data[0] io_Chan1_in_1_Data[1]=Chan1_reg_1_Data[1] io_Chan1_in_2_Cmd[0]=Chan1_reg_2_Cmd[0] io_Chan1_in_2_Cmd[1]=Chan1_reg_2_Cmd[1] io_Chan1_in_2_Cmd[2]=Chan1_reg_2_Cmd[2] io_Chan1_in_2_Data[0]=Chan1_reg_2_Data[0] io_Chan1_in_2_Data[1]=Chan1_reg_2_Data[1] io_Chan1_out_0_Cmd[0]=rules_18_io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1]=rules_18_io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2]=rules_18_io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0]=rules_18_io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1]=rules_18_io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0]=rules_18_io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1]=rules_18_io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2]=rules_18_io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0]=rules_18_io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1]=rules_18_io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0]=rules_18_io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1]=rules_18_io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2]=rules_18_io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0]=rules_18_io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1]=rules_18_io_Chan1_out_2_Data[1] io_Chan2_in_0_Cmd[0]=Chan2_reg_0_Cmd[0] io_Chan2_in_0_Cmd[1]=Chan2_reg_0_Cmd[1] io_Chan2_in_0_Cmd[2]=Chan2_reg_0_Cmd[2] io_Chan2_in_0_Data[0]=Chan2_reg_0_Data[0] io_Chan2_in_0_Data[1]=Chan2_reg_0_Data[1] io_Chan2_in_1_Cmd[0]=Chan2_reg_1_Cmd[0] io_Chan2_in_1_Cmd[1]=Chan2_reg_1_Cmd[1] io_Chan2_in_1_Cmd[2]=Chan2_reg_1_Cmd[2] io_Chan2_in_1_Data[0]=Chan2_reg_1_Data[0] io_Chan2_in_1_Data[1]=Chan2_reg_1_Data[1] io_Chan2_in_2_Cmd[0]=Chan2_reg_2_Cmd[0] io_Chan2_in_2_Cmd[1]=Chan2_reg_2_Cmd[1] io_Chan2_in_2_Cmd[2]=Chan2_reg_2_Cmd[2] io_Chan2_in_2_Data[0]=Chan2_reg_2_Data[0] io_Chan2_in_2_Data[1]=Chan2_reg_2_Data[1] io_Chan2_out_0_Cmd[0]=rules_18_io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1]=rules_18_io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2]=rules_18_io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0]=rules_18_io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1]=rules_18_io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0]=rules_18_io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1]=rules_18_io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2]=rules_18_io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0]=rules_18_io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1]=rules_18_io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0]=rules_18_io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1]=rules_18_io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2]=rules_18_io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0]=rules_18_io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1]=rules_18_io_Chan2_out_2_Data[1] io_Chan3_in_0_Cmd[0]=Chan3_reg_0_Cmd[0] io_Chan3_in_0_Cmd[1]=Chan3_reg_0_Cmd[1] io_Chan3_in_0_Cmd[2]=Chan3_reg_0_Cmd[2] io_Chan3_in_0_Data[0]=Chan3_reg_0_Data[0] io_Chan3_in_0_Data[1]=Chan3_reg_0_Data[1] io_Chan3_in_1_Cmd[0]=Chan3_reg_1_Cmd[0] io_Chan3_in_1_Cmd[1]=Chan3_reg_1_Cmd[1] io_Chan3_in_1_Cmd[2]=Chan3_reg_1_Cmd[2] io_Chan3_in_1_Data[0]=Chan3_reg_1_Data[0] io_Chan3_in_1_Data[1]=Chan3_reg_1_Data[1] io_Chan3_in_2_Cmd[0]=Chan3_reg_2_Cmd[0] io_Chan3_in_2_Cmd[1]=Chan3_reg_2_Cmd[1] io_Chan3_in_2_Cmd[2]=Chan3_reg_2_Cmd[2] io_Chan3_in_2_Data[0]=Chan3_reg_2_Data[0] io_Chan3_in_2_Data[1]=Chan3_reg_2_Data[1] io_Chan3_out_0_Cmd[0]=rules_18_io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1]=rules_18_io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2]=rules_18_io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0]=rules_18_io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1]=rules_18_io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0]=rules_18_io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1]=rules_18_io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2]=rules_18_io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0]=rules_18_io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1]=rules_18_io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0]=rules_18_io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1]=rules_18_io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2]=rules_18_io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0]=rules_18_io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1]=rules_18_io_Chan3_out_2_Data[1] io_CurCmd_in[0]=CurCmd_reg[0] io_CurCmd_in[1]=CurCmd_reg[1] io_CurCmd_in[2]=CurCmd_reg[2] io_CurCmd_out[0]=rules_18_io_CurCmd_out[0] io_CurCmd_out[1]=rules_18_io_CurCmd_out[1] io_CurCmd_out[2]=rules_18_io_CurCmd_out[2] io_CurPtr_in[0]=CurPtr_reg[0] io_CurPtr_in[1]=CurPtr_reg[1] io_CurPtr_out[0]=rules_18_io_CurPtr_out[0] io_CurPtr_out[1]=rules_18_io_CurPtr_out[1] io_ExGntd_in=ExGntd_reg io_ExGntd_out=rules_18_io_ExGntd_out io_InvSet_in_0=InvSet_reg_0 io_InvSet_in_1=InvSet_reg_1 io_InvSet_in_2=InvSet_reg_2 io_InvSet_out_0=rules_18_io_InvSet_out_0 io_InvSet_out_1=rules_18_io_InvSet_out_1 io_InvSet_out_2=rules_18_io_InvSet_out_2 io_MemData_in[0]=MemData_reg[0] io_MemData_in[1]=MemData_reg[1] io_MemData_out[0]=rules_18_io_MemData_out[0] io_MemData_out[1]=rules_18_io_MemData_out[1] io_ShrSet_in_0=ShrSet_reg_0 io_ShrSet_in_1=ShrSet_reg_1 io_ShrSet_in_2=ShrSet_reg_2 io_ShrSet_out_0=rules_18_io_ShrSet_out_0 io_ShrSet_out_1=rules_18_io_ShrSet_out_1 io_ShrSet_out_2=rules_18_io_ShrSet_out_2 io_en_r=_T_36
.subckt RecvGntS_1 io_AuxData_in[0]=AuxData_reg[0] io_AuxData_in[1]=AuxData_reg[1] io_AuxData_out[0]=rules_19_io_AuxData_out[0] io_AuxData_out[1]=rules_19_io_AuxData_out[1] io_Cache_in_0_Data[0]=Cache_reg_0_Data[0] io_Cache_in_0_Data[1]=Cache_reg_0_Data[1] io_Cache_in_0_State[0]=Cache_reg_0_State[0] io_Cache_in_0_State[1]=Cache_reg_0_State[1] io_Cache_in_1_Data[0]=Cache_reg_1_Data[0] io_Cache_in_1_Data[1]=Cache_reg_1_Data[1] io_Cache_in_1_State[0]=Cache_reg_1_State[0] io_Cache_in_1_State[1]=Cache_reg_1_State[1] io_Cache_in_2_Data[0]=Cache_reg_2_Data[0] io_Cache_in_2_Data[1]=Cache_reg_2_Data[1] io_Cache_in_2_State[0]=Cache_reg_2_State[0] io_Cache_in_2_State[1]=Cache_reg_2_State[1] io_Cache_out_0_Data[0]=rules_19_io_Cache_out_0_Data[0] io_Cache_out_0_Data[1]=rules_19_io_Cache_out_0_Data[1] io_Cache_out_0_State[0]=rules_19_io_Cache_out_0_State[0] io_Cache_out_0_State[1]=rules_19_io_Cache_out_0_State[1] io_Cache_out_1_Data[0]=rules_19_io_Cache_out_1_Data[0] io_Cache_out_1_Data[1]=rules_19_io_Cache_out_1_Data[1] io_Cache_out_1_State[0]=rules_19_io_Cache_out_1_State[0] io_Cache_out_1_State[1]=rules_19_io_Cache_out_1_State[1] io_Cache_out_2_Data[0]=rules_19_io_Cache_out_2_Data[0] io_Cache_out_2_Data[1]=rules_19_io_Cache_out_2_Data[1] io_Cache_out_2_State[0]=rules_19_io_Cache_out_2_State[0] io_Cache_out_2_State[1]=rules_19_io_Cache_out_2_State[1] io_Chan1_in_0_Cmd[0]=Chan1_reg_0_Cmd[0] io_Chan1_in_0_Cmd[1]=Chan1_reg_0_Cmd[1] io_Chan1_in_0_Cmd[2]=Chan1_reg_0_Cmd[2] io_Chan1_in_0_Data[0]=Chan1_reg_0_Data[0] io_Chan1_in_0_Data[1]=Chan1_reg_0_Data[1] io_Chan1_in_1_Cmd[0]=Chan1_reg_1_Cmd[0] io_Chan1_in_1_Cmd[1]=Chan1_reg_1_Cmd[1] io_Chan1_in_1_Cmd[2]=Chan1_reg_1_Cmd[2] io_Chan1_in_1_Data[0]=Chan1_reg_1_Data[0] io_Chan1_in_1_Data[1]=Chan1_reg_1_Data[1] io_Chan1_in_2_Cmd[0]=Chan1_reg_2_Cmd[0] io_Chan1_in_2_Cmd[1]=Chan1_reg_2_Cmd[1] io_Chan1_in_2_Cmd[2]=Chan1_reg_2_Cmd[2] io_Chan1_in_2_Data[0]=Chan1_reg_2_Data[0] io_Chan1_in_2_Data[1]=Chan1_reg_2_Data[1] io_Chan1_out_0_Cmd[0]=rules_19_io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1]=rules_19_io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2]=rules_19_io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0]=rules_19_io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1]=rules_19_io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0]=rules_19_io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1]=rules_19_io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2]=rules_19_io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0]=rules_19_io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1]=rules_19_io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0]=rules_19_io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1]=rules_19_io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2]=rules_19_io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0]=rules_19_io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1]=rules_19_io_Chan1_out_2_Data[1] io_Chan2_in_0_Cmd[0]=Chan2_reg_0_Cmd[0] io_Chan2_in_0_Cmd[1]=Chan2_reg_0_Cmd[1] io_Chan2_in_0_Cmd[2]=Chan2_reg_0_Cmd[2] io_Chan2_in_0_Data[0]=Chan2_reg_0_Data[0] io_Chan2_in_0_Data[1]=Chan2_reg_0_Data[1] io_Chan2_in_1_Cmd[0]=Chan2_reg_1_Cmd[0] io_Chan2_in_1_Cmd[1]=Chan2_reg_1_Cmd[1] io_Chan2_in_1_Cmd[2]=Chan2_reg_1_Cmd[2] io_Chan2_in_1_Data[0]=Chan2_reg_1_Data[0] io_Chan2_in_1_Data[1]=Chan2_reg_1_Data[1] io_Chan2_in_2_Cmd[0]=Chan2_reg_2_Cmd[0] io_Chan2_in_2_Cmd[1]=Chan2_reg_2_Cmd[1] io_Chan2_in_2_Cmd[2]=Chan2_reg_2_Cmd[2] io_Chan2_in_2_Data[0]=Chan2_reg_2_Data[0] io_Chan2_in_2_Data[1]=Chan2_reg_2_Data[1] io_Chan2_out_0_Cmd[0]=rules_19_io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1]=rules_19_io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2]=rules_19_io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0]=rules_19_io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1]=rules_19_io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0]=rules_19_io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1]=rules_19_io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2]=rules_19_io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0]=rules_19_io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1]=rules_19_io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0]=rules_19_io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1]=rules_19_io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2]=rules_19_io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0]=rules_19_io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1]=rules_19_io_Chan2_out_2_Data[1] io_Chan3_in_0_Cmd[0]=Chan3_reg_0_Cmd[0] io_Chan3_in_0_Cmd[1]=Chan3_reg_0_Cmd[1] io_Chan3_in_0_Cmd[2]=Chan3_reg_0_Cmd[2] io_Chan3_in_0_Data[0]=Chan3_reg_0_Data[0] io_Chan3_in_0_Data[1]=Chan3_reg_0_Data[1] io_Chan3_in_1_Cmd[0]=Chan3_reg_1_Cmd[0] io_Chan3_in_1_Cmd[1]=Chan3_reg_1_Cmd[1] io_Chan3_in_1_Cmd[2]=Chan3_reg_1_Cmd[2] io_Chan3_in_1_Data[0]=Chan3_reg_1_Data[0] io_Chan3_in_1_Data[1]=Chan3_reg_1_Data[1] io_Chan3_in_2_Cmd[0]=Chan3_reg_2_Cmd[0] io_Chan3_in_2_Cmd[1]=Chan3_reg_2_Cmd[1] io_Chan3_in_2_Cmd[2]=Chan3_reg_2_Cmd[2] io_Chan3_in_2_Data[0]=Chan3_reg_2_Data[0] io_Chan3_in_2_Data[1]=Chan3_reg_2_Data[1] io_Chan3_out_0_Cmd[0]=rules_19_io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1]=rules_19_io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2]=rules_19_io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0]=rules_19_io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1]=rules_19_io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0]=rules_19_io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1]=rules_19_io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2]=rules_19_io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0]=rules_19_io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1]=rules_19_io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0]=rules_19_io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1]=rules_19_io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2]=rules_19_io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0]=rules_19_io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1]=rules_19_io_Chan3_out_2_Data[1] io_CurCmd_in[0]=CurCmd_reg[0] io_CurCmd_in[1]=CurCmd_reg[1] io_CurCmd_in[2]=CurCmd_reg[2] io_CurCmd_out[0]=rules_19_io_CurCmd_out[0] io_CurCmd_out[1]=rules_19_io_CurCmd_out[1] io_CurCmd_out[2]=rules_19_io_CurCmd_out[2] io_CurPtr_in[0]=CurPtr_reg[0] io_CurPtr_in[1]=CurPtr_reg[1] io_CurPtr_out[0]=rules_19_io_CurPtr_out[0] io_CurPtr_out[1]=rules_19_io_CurPtr_out[1] io_ExGntd_in=ExGntd_reg io_ExGntd_out=rules_19_io_ExGntd_out io_InvSet_in_0=InvSet_reg_0 io_InvSet_in_1=InvSet_reg_1 io_InvSet_in_2=InvSet_reg_2 io_InvSet_out_0=rules_19_io_InvSet_out_0 io_InvSet_out_1=rules_19_io_InvSet_out_1 io_InvSet_out_2=rules_19_io_InvSet_out_2 io_MemData_in[0]=MemData_reg[0] io_MemData_in[1]=MemData_reg[1] io_MemData_out[0]=rules_19_io_MemData_out[0] io_MemData_out[1]=rules_19_io_MemData_out[1] io_ShrSet_in_0=ShrSet_reg_0 io_ShrSet_in_1=ShrSet_reg_1 io_ShrSet_in_2=ShrSet_reg_2 io_ShrSet_out_0=rules_19_io_ShrSet_out_0 io_ShrSet_out_1=rules_19_io_ShrSet_out_1 io_ShrSet_out_2=rules_19_io_ShrSet_out_2 io_en_r=_T_38
.subckt Store_2 io_AuxData_in[0]=AuxData_reg[0] io_AuxData_in[1]=AuxData_reg[1] io_AuxData_out[0]=rules_2_io_AuxData_out[0] io_AuxData_out[1]=rules_2_io_AuxData_out[1] io_Cache_in_0_Data[0]=Cache_reg_0_Data[0] io_Cache_in_0_Data[1]=Cache_reg_0_Data[1] io_Cache_in_0_State[0]=Cache_reg_0_State[0] io_Cache_in_0_State[1]=Cache_reg_0_State[1] io_Cache_in_1_Data[0]=Cache_reg_1_Data[0] io_Cache_in_1_Data[1]=Cache_reg_1_Data[1] io_Cache_in_1_State[0]=Cache_reg_1_State[0] io_Cache_in_1_State[1]=Cache_reg_1_State[1] io_Cache_in_2_Data[0]=Cache_reg_2_Data[0] io_Cache_in_2_Data[1]=Cache_reg_2_Data[1] io_Cache_in_2_State[0]=Cache_reg_2_State[0] io_Cache_in_2_State[1]=Cache_reg_2_State[1] io_Cache_out_0_Data[0]=rules_2_io_Cache_out_0_Data[0] io_Cache_out_0_Data[1]=rules_2_io_Cache_out_0_Data[1] io_Cache_out_0_State[0]=rules_2_io_Cache_out_0_State[0] io_Cache_out_0_State[1]=rules_2_io_Cache_out_0_State[1] io_Cache_out_1_Data[0]=rules_2_io_Cache_out_1_Data[0] io_Cache_out_1_Data[1]=rules_2_io_Cache_out_1_Data[1] io_Cache_out_1_State[0]=rules_2_io_Cache_out_1_State[0] io_Cache_out_1_State[1]=rules_2_io_Cache_out_1_State[1] io_Cache_out_2_Data[0]=rules_2_io_Cache_out_2_Data[0] io_Cache_out_2_Data[1]=rules_2_io_Cache_out_2_Data[1] io_Cache_out_2_State[0]=rules_2_io_Cache_out_2_State[0] io_Cache_out_2_State[1]=rules_2_io_Cache_out_2_State[1] io_Chan1_in_0_Cmd[0]=Chan1_reg_0_Cmd[0] io_Chan1_in_0_Cmd[1]=Chan1_reg_0_Cmd[1] io_Chan1_in_0_Cmd[2]=Chan1_reg_0_Cmd[2] io_Chan1_in_0_Data[0]=Chan1_reg_0_Data[0] io_Chan1_in_0_Data[1]=Chan1_reg_0_Data[1] io_Chan1_in_1_Cmd[0]=Chan1_reg_1_Cmd[0] io_Chan1_in_1_Cmd[1]=Chan1_reg_1_Cmd[1] io_Chan1_in_1_Cmd[2]=Chan1_reg_1_Cmd[2] io_Chan1_in_1_Data[0]=Chan1_reg_1_Data[0] io_Chan1_in_1_Data[1]=Chan1_reg_1_Data[1] io_Chan1_in_2_Cmd[0]=Chan1_reg_2_Cmd[0] io_Chan1_in_2_Cmd[1]=Chan1_reg_2_Cmd[1] io_Chan1_in_2_Cmd[2]=Chan1_reg_2_Cmd[2] io_Chan1_in_2_Data[0]=Chan1_reg_2_Data[0] io_Chan1_in_2_Data[1]=Chan1_reg_2_Data[1] io_Chan1_out_0_Cmd[0]=rules_2_io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1]=rules_2_io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2]=rules_2_io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0]=rules_2_io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1]=rules_2_io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0]=rules_2_io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1]=rules_2_io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2]=rules_2_io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0]=rules_2_io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1]=rules_2_io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0]=rules_2_io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1]=rules_2_io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2]=rules_2_io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0]=rules_2_io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1]=rules_2_io_Chan1_out_2_Data[1] io_Chan2_in_0_Cmd[0]=Chan2_reg_0_Cmd[0] io_Chan2_in_0_Cmd[1]=Chan2_reg_0_Cmd[1] io_Chan2_in_0_Cmd[2]=Chan2_reg_0_Cmd[2] io_Chan2_in_0_Data[0]=Chan2_reg_0_Data[0] io_Chan2_in_0_Data[1]=Chan2_reg_0_Data[1] io_Chan2_in_1_Cmd[0]=Chan2_reg_1_Cmd[0] io_Chan2_in_1_Cmd[1]=Chan2_reg_1_Cmd[1] io_Chan2_in_1_Cmd[2]=Chan2_reg_1_Cmd[2] io_Chan2_in_1_Data[0]=Chan2_reg_1_Data[0] io_Chan2_in_1_Data[1]=Chan2_reg_1_Data[1] io_Chan2_in_2_Cmd[0]=Chan2_reg_2_Cmd[0] io_Chan2_in_2_Cmd[1]=Chan2_reg_2_Cmd[1] io_Chan2_in_2_Cmd[2]=Chan2_reg_2_Cmd[2] io_Chan2_in_2_Data[0]=Chan2_reg_2_Data[0] io_Chan2_in_2_Data[1]=Chan2_reg_2_Data[1] io_Chan2_out_0_Cmd[0]=rules_2_io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1]=rules_2_io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2]=rules_2_io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0]=rules_2_io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1]=rules_2_io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0]=rules_2_io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1]=rules_2_io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2]=rules_2_io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0]=rules_2_io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1]=rules_2_io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0]=rules_2_io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1]=rules_2_io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2]=rules_2_io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0]=rules_2_io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1]=rules_2_io_Chan2_out_2_Data[1] io_Chan3_in_0_Cmd[0]=Chan3_reg_0_Cmd[0] io_Chan3_in_0_Cmd[1]=Chan3_reg_0_Cmd[1] io_Chan3_in_0_Cmd[2]=Chan3_reg_0_Cmd[2] io_Chan3_in_0_Data[0]=Chan3_reg_0_Data[0] io_Chan3_in_0_Data[1]=Chan3_reg_0_Data[1] io_Chan3_in_1_Cmd[0]=Chan3_reg_1_Cmd[0] io_Chan3_in_1_Cmd[1]=Chan3_reg_1_Cmd[1] io_Chan3_in_1_Cmd[2]=Chan3_reg_1_Cmd[2] io_Chan3_in_1_Data[0]=Chan3_reg_1_Data[0] io_Chan3_in_1_Data[1]=Chan3_reg_1_Data[1] io_Chan3_in_2_Cmd[0]=Chan3_reg_2_Cmd[0] io_Chan3_in_2_Cmd[1]=Chan3_reg_2_Cmd[1] io_Chan3_in_2_Cmd[2]=Chan3_reg_2_Cmd[2] io_Chan3_in_2_Data[0]=Chan3_reg_2_Data[0] io_Chan3_in_2_Data[1]=Chan3_reg_2_Data[1] io_Chan3_out_0_Cmd[0]=rules_2_io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1]=rules_2_io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2]=rules_2_io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0]=rules_2_io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1]=rules_2_io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0]=rules_2_io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1]=rules_2_io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2]=rules_2_io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0]=rules_2_io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1]=rules_2_io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0]=rules_2_io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1]=rules_2_io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2]=rules_2_io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0]=rules_2_io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1]=rules_2_io_Chan3_out_2_Data[1] io_CurCmd_in[0]=CurCmd_reg[0] io_CurCmd_in[1]=CurCmd_reg[1] io_CurCmd_in[2]=CurCmd_reg[2] io_CurCmd_out[0]=rules_2_io_CurCmd_out[0] io_CurCmd_out[1]=rules_2_io_CurCmd_out[1] io_CurCmd_out[2]=rules_2_io_CurCmd_out[2] io_CurPtr_in[0]=CurPtr_reg[0] io_CurPtr_in[1]=CurPtr_reg[1] io_CurPtr_out[0]=rules_2_io_CurPtr_out[0] io_CurPtr_out[1]=rules_2_io_CurPtr_out[1] io_ExGntd_in=ExGntd_reg io_ExGntd_out=rules_2_io_ExGntd_out io_InvSet_in_0=InvSet_reg_0 io_InvSet_in_1=InvSet_reg_1 io_InvSet_in_2=InvSet_reg_2 io_InvSet_out_0=rules_2_io_InvSet_out_0 io_InvSet_out_1=rules_2_io_InvSet_out_1 io_InvSet_out_2=rules_2_io_InvSet_out_2 io_MemData_in[0]=MemData_reg[0] io_MemData_in[1]=MemData_reg[1] io_MemData_out[0]=rules_2_io_MemData_out[0] io_MemData_out[1]=rules_2_io_MemData_out[1] io_ShrSet_in_0=ShrSet_reg_0 io_ShrSet_in_1=ShrSet_reg_1 io_ShrSet_in_2=ShrSet_reg_2 io_ShrSet_out_0=rules_2_io_ShrSet_out_0 io_ShrSet_out_1=rules_2_io_ShrSet_out_1 io_ShrSet_out_2=rules_2_io_ShrSet_out_2 io_en_r=_T_4
.subckt RecvGntE io_AuxData_in[0]=AuxData_reg[0] io_AuxData_in[1]=AuxData_reg[1] io_AuxData_out[0]=rules_20_io_AuxData_out[0] io_AuxData_out[1]=rules_20_io_AuxData_out[1] io_Cache_in_0_Data[0]=Cache_reg_0_Data[0] io_Cache_in_0_Data[1]=Cache_reg_0_Data[1] io_Cache_in_0_State[0]=Cache_reg_0_State[0] io_Cache_in_0_State[1]=Cache_reg_0_State[1] io_Cache_in_1_Data[0]=Cache_reg_1_Data[0] io_Cache_in_1_Data[1]=Cache_reg_1_Data[1] io_Cache_in_1_State[0]=Cache_reg_1_State[0] io_Cache_in_1_State[1]=Cache_reg_1_State[1] io_Cache_in_2_Data[0]=Cache_reg_2_Data[0] io_Cache_in_2_Data[1]=Cache_reg_2_Data[1] io_Cache_in_2_State[0]=Cache_reg_2_State[0] io_Cache_in_2_State[1]=Cache_reg_2_State[1] io_Cache_out_0_Data[0]=rules_20_io_Cache_out_0_Data[0] io_Cache_out_0_Data[1]=rules_20_io_Cache_out_0_Data[1] io_Cache_out_0_State[0]=rules_20_io_Cache_out_0_State[0] io_Cache_out_0_State[1]=rules_20_io_Cache_out_0_State[1] io_Cache_out_1_Data[0]=rules_20_io_Cache_out_1_Data[0] io_Cache_out_1_Data[1]=rules_20_io_Cache_out_1_Data[1] io_Cache_out_1_State[0]=rules_20_io_Cache_out_1_State[0] io_Cache_out_1_State[1]=rules_20_io_Cache_out_1_State[1] io_Cache_out_2_Data[0]=rules_20_io_Cache_out_2_Data[0] io_Cache_out_2_Data[1]=rules_20_io_Cache_out_2_Data[1] io_Cache_out_2_State[0]=rules_20_io_Cache_out_2_State[0] io_Cache_out_2_State[1]=rules_20_io_Cache_out_2_State[1] io_Chan1_in_0_Cmd[0]=Chan1_reg_0_Cmd[0] io_Chan1_in_0_Cmd[1]=Chan1_reg_0_Cmd[1] io_Chan1_in_0_Cmd[2]=Chan1_reg_0_Cmd[2] io_Chan1_in_0_Data[0]=Chan1_reg_0_Data[0] io_Chan1_in_0_Data[1]=Chan1_reg_0_Data[1] io_Chan1_in_1_Cmd[0]=Chan1_reg_1_Cmd[0] io_Chan1_in_1_Cmd[1]=Chan1_reg_1_Cmd[1] io_Chan1_in_1_Cmd[2]=Chan1_reg_1_Cmd[2] io_Chan1_in_1_Data[0]=Chan1_reg_1_Data[0] io_Chan1_in_1_Data[1]=Chan1_reg_1_Data[1] io_Chan1_in_2_Cmd[0]=Chan1_reg_2_Cmd[0] io_Chan1_in_2_Cmd[1]=Chan1_reg_2_Cmd[1] io_Chan1_in_2_Cmd[2]=Chan1_reg_2_Cmd[2] io_Chan1_in_2_Data[0]=Chan1_reg_2_Data[0] io_Chan1_in_2_Data[1]=Chan1_reg_2_Data[1] io_Chan1_out_0_Cmd[0]=rules_20_io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1]=rules_20_io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2]=rules_20_io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0]=rules_20_io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1]=rules_20_io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0]=rules_20_io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1]=rules_20_io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2]=rules_20_io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0]=rules_20_io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1]=rules_20_io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0]=rules_20_io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1]=rules_20_io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2]=rules_20_io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0]=rules_20_io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1]=rules_20_io_Chan1_out_2_Data[1] io_Chan2_in_0_Cmd[0]=Chan2_reg_0_Cmd[0] io_Chan2_in_0_Cmd[1]=Chan2_reg_0_Cmd[1] io_Chan2_in_0_Cmd[2]=Chan2_reg_0_Cmd[2] io_Chan2_in_0_Data[0]=Chan2_reg_0_Data[0] io_Chan2_in_0_Data[1]=Chan2_reg_0_Data[1] io_Chan2_in_1_Cmd[0]=Chan2_reg_1_Cmd[0] io_Chan2_in_1_Cmd[1]=Chan2_reg_1_Cmd[1] io_Chan2_in_1_Cmd[2]=Chan2_reg_1_Cmd[2] io_Chan2_in_1_Data[0]=Chan2_reg_1_Data[0] io_Chan2_in_1_Data[1]=Chan2_reg_1_Data[1] io_Chan2_in_2_Cmd[0]=Chan2_reg_2_Cmd[0] io_Chan2_in_2_Cmd[1]=Chan2_reg_2_Cmd[1] io_Chan2_in_2_Cmd[2]=Chan2_reg_2_Cmd[2] io_Chan2_in_2_Data[0]=Chan2_reg_2_Data[0] io_Chan2_in_2_Data[1]=Chan2_reg_2_Data[1] io_Chan2_out_0_Cmd[0]=rules_20_io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1]=rules_20_io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2]=rules_20_io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0]=rules_20_io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1]=rules_20_io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0]=rules_20_io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1]=rules_20_io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2]=rules_20_io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0]=rules_20_io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1]=rules_20_io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0]=rules_20_io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1]=rules_20_io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2]=rules_20_io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0]=rules_20_io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1]=rules_20_io_Chan2_out_2_Data[1] io_Chan3_in_0_Cmd[0]=Chan3_reg_0_Cmd[0] io_Chan3_in_0_Cmd[1]=Chan3_reg_0_Cmd[1] io_Chan3_in_0_Cmd[2]=Chan3_reg_0_Cmd[2] io_Chan3_in_0_Data[0]=Chan3_reg_0_Data[0] io_Chan3_in_0_Data[1]=Chan3_reg_0_Data[1] io_Chan3_in_1_Cmd[0]=Chan3_reg_1_Cmd[0] io_Chan3_in_1_Cmd[1]=Chan3_reg_1_Cmd[1] io_Chan3_in_1_Cmd[2]=Chan3_reg_1_Cmd[2] io_Chan3_in_1_Data[0]=Chan3_reg_1_Data[0] io_Chan3_in_1_Data[1]=Chan3_reg_1_Data[1] io_Chan3_in_2_Cmd[0]=Chan3_reg_2_Cmd[0] io_Chan3_in_2_Cmd[1]=Chan3_reg_2_Cmd[1] io_Chan3_in_2_Cmd[2]=Chan3_reg_2_Cmd[2] io_Chan3_in_2_Data[0]=Chan3_reg_2_Data[0] io_Chan3_in_2_Data[1]=Chan3_reg_2_Data[1] io_Chan3_out_0_Cmd[0]=rules_20_io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1]=rules_20_io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2]=rules_20_io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0]=rules_20_io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1]=rules_20_io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0]=rules_20_io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1]=rules_20_io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2]=rules_20_io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0]=rules_20_io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1]=rules_20_io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0]=rules_20_io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1]=rules_20_io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2]=rules_20_io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0]=rules_20_io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1]=rules_20_io_Chan3_out_2_Data[1] io_CurCmd_in[0]=CurCmd_reg[0] io_CurCmd_in[1]=CurCmd_reg[1] io_CurCmd_in[2]=CurCmd_reg[2] io_CurCmd_out[0]=rules_20_io_CurCmd_out[0] io_CurCmd_out[1]=rules_20_io_CurCmd_out[1] io_CurCmd_out[2]=rules_20_io_CurCmd_out[2] io_CurPtr_in[0]=CurPtr_reg[0] io_CurPtr_in[1]=CurPtr_reg[1] io_CurPtr_out[0]=rules_20_io_CurPtr_out[0] io_CurPtr_out[1]=rules_20_io_CurPtr_out[1] io_ExGntd_in=ExGntd_reg io_ExGntd_out=rules_20_io_ExGntd_out io_InvSet_in_0=InvSet_reg_0 io_InvSet_in_1=InvSet_reg_1 io_InvSet_in_2=InvSet_reg_2 io_InvSet_out_0=rules_20_io_InvSet_out_0 io_InvSet_out_1=rules_20_io_InvSet_out_1 io_InvSet_out_2=rules_20_io_InvSet_out_2 io_MemData_in[0]=MemData_reg[0] io_MemData_in[1]=MemData_reg[1] io_MemData_out[0]=rules_20_io_MemData_out[0] io_MemData_out[1]=rules_20_io_MemData_out[1] io_ShrSet_in_0=ShrSet_reg_0 io_ShrSet_in_1=ShrSet_reg_1 io_ShrSet_in_2=ShrSet_reg_2 io_ShrSet_out_0=rules_20_io_ShrSet_out_0 io_ShrSet_out_1=rules_20_io_ShrSet_out_1 io_ShrSet_out_2=rules_20_io_ShrSet_out_2 io_en_r=_T_40
.subckt RecvGntE_1 io_AuxData_in[0]=AuxData_reg[0] io_AuxData_in[1]=AuxData_reg[1] io_AuxData_out[0]=rules_21_io_AuxData_out[0] io_AuxData_out[1]=rules_21_io_AuxData_out[1] io_Cache_in_0_Data[0]=Cache_reg_0_Data[0] io_Cache_in_0_Data[1]=Cache_reg_0_Data[1] io_Cache_in_0_State[0]=Cache_reg_0_State[0] io_Cache_in_0_State[1]=Cache_reg_0_State[1] io_Cache_in_1_Data[0]=Cache_reg_1_Data[0] io_Cache_in_1_Data[1]=Cache_reg_1_Data[1] io_Cache_in_1_State[0]=Cache_reg_1_State[0] io_Cache_in_1_State[1]=Cache_reg_1_State[1] io_Cache_in_2_Data[0]=Cache_reg_2_Data[0] io_Cache_in_2_Data[1]=Cache_reg_2_Data[1] io_Cache_in_2_State[0]=Cache_reg_2_State[0] io_Cache_in_2_State[1]=Cache_reg_2_State[1] io_Cache_out_0_Data[0]=rules_21_io_Cache_out_0_Data[0] io_Cache_out_0_Data[1]=rules_21_io_Cache_out_0_Data[1] io_Cache_out_0_State[0]=rules_21_io_Cache_out_0_State[0] io_Cache_out_0_State[1]=rules_21_io_Cache_out_0_State[1] io_Cache_out_1_Data[0]=rules_21_io_Cache_out_1_Data[0] io_Cache_out_1_Data[1]=rules_21_io_Cache_out_1_Data[1] io_Cache_out_1_State[0]=rules_21_io_Cache_out_1_State[0] io_Cache_out_1_State[1]=rules_21_io_Cache_out_1_State[1] io_Cache_out_2_Data[0]=rules_21_io_Cache_out_2_Data[0] io_Cache_out_2_Data[1]=rules_21_io_Cache_out_2_Data[1] io_Cache_out_2_State[0]=rules_21_io_Cache_out_2_State[0] io_Cache_out_2_State[1]=rules_21_io_Cache_out_2_State[1] io_Chan1_in_0_Cmd[0]=Chan1_reg_0_Cmd[0] io_Chan1_in_0_Cmd[1]=Chan1_reg_0_Cmd[1] io_Chan1_in_0_Cmd[2]=Chan1_reg_0_Cmd[2] io_Chan1_in_0_Data[0]=Chan1_reg_0_Data[0] io_Chan1_in_0_Data[1]=Chan1_reg_0_Data[1] io_Chan1_in_1_Cmd[0]=Chan1_reg_1_Cmd[0] io_Chan1_in_1_Cmd[1]=Chan1_reg_1_Cmd[1] io_Chan1_in_1_Cmd[2]=Chan1_reg_1_Cmd[2] io_Chan1_in_1_Data[0]=Chan1_reg_1_Data[0] io_Chan1_in_1_Data[1]=Chan1_reg_1_Data[1] io_Chan1_in_2_Cmd[0]=Chan1_reg_2_Cmd[0] io_Chan1_in_2_Cmd[1]=Chan1_reg_2_Cmd[1] io_Chan1_in_2_Cmd[2]=Chan1_reg_2_Cmd[2] io_Chan1_in_2_Data[0]=Chan1_reg_2_Data[0] io_Chan1_in_2_Data[1]=Chan1_reg_2_Data[1] io_Chan1_out_0_Cmd[0]=rules_21_io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1]=rules_21_io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2]=rules_21_io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0]=rules_21_io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1]=rules_21_io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0]=rules_21_io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1]=rules_21_io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2]=rules_21_io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0]=rules_21_io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1]=rules_21_io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0]=rules_21_io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1]=rules_21_io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2]=rules_21_io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0]=rules_21_io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1]=rules_21_io_Chan1_out_2_Data[1] io_Chan2_in_0_Cmd[0]=Chan2_reg_0_Cmd[0] io_Chan2_in_0_Cmd[1]=Chan2_reg_0_Cmd[1] io_Chan2_in_0_Cmd[2]=Chan2_reg_0_Cmd[2] io_Chan2_in_0_Data[0]=Chan2_reg_0_Data[0] io_Chan2_in_0_Data[1]=Chan2_reg_0_Data[1] io_Chan2_in_1_Cmd[0]=Chan2_reg_1_Cmd[0] io_Chan2_in_1_Cmd[1]=Chan2_reg_1_Cmd[1] io_Chan2_in_1_Cmd[2]=Chan2_reg_1_Cmd[2] io_Chan2_in_1_Data[0]=Chan2_reg_1_Data[0] io_Chan2_in_1_Data[1]=Chan2_reg_1_Data[1] io_Chan2_in_2_Cmd[0]=Chan2_reg_2_Cmd[0] io_Chan2_in_2_Cmd[1]=Chan2_reg_2_Cmd[1] io_Chan2_in_2_Cmd[2]=Chan2_reg_2_Cmd[2] io_Chan2_in_2_Data[0]=Chan2_reg_2_Data[0] io_Chan2_in_2_Data[1]=Chan2_reg_2_Data[1] io_Chan2_out_0_Cmd[0]=rules_21_io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1]=rules_21_io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2]=rules_21_io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0]=rules_21_io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1]=rules_21_io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0]=rules_21_io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1]=rules_21_io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2]=rules_21_io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0]=rules_21_io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1]=rules_21_io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0]=rules_21_io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1]=rules_21_io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2]=rules_21_io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0]=rules_21_io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1]=rules_21_io_Chan2_out_2_Data[1] io_Chan3_in_0_Cmd[0]=Chan3_reg_0_Cmd[0] io_Chan3_in_0_Cmd[1]=Chan3_reg_0_Cmd[1] io_Chan3_in_0_Cmd[2]=Chan3_reg_0_Cmd[2] io_Chan3_in_0_Data[0]=Chan3_reg_0_Data[0] io_Chan3_in_0_Data[1]=Chan3_reg_0_Data[1] io_Chan3_in_1_Cmd[0]=Chan3_reg_1_Cmd[0] io_Chan3_in_1_Cmd[1]=Chan3_reg_1_Cmd[1] io_Chan3_in_1_Cmd[2]=Chan3_reg_1_Cmd[2] io_Chan3_in_1_Data[0]=Chan3_reg_1_Data[0] io_Chan3_in_1_Data[1]=Chan3_reg_1_Data[1] io_Chan3_in_2_Cmd[0]=Chan3_reg_2_Cmd[0] io_Chan3_in_2_Cmd[1]=Chan3_reg_2_Cmd[1] io_Chan3_in_2_Cmd[2]=Chan3_reg_2_Cmd[2] io_Chan3_in_2_Data[0]=Chan3_reg_2_Data[0] io_Chan3_in_2_Data[1]=Chan3_reg_2_Data[1] io_Chan3_out_0_Cmd[0]=rules_21_io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1]=rules_21_io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2]=rules_21_io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0]=rules_21_io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1]=rules_21_io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0]=rules_21_io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1]=rules_21_io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2]=rules_21_io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0]=rules_21_io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1]=rules_21_io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0]=rules_21_io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1]=rules_21_io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2]=rules_21_io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0]=rules_21_io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1]=rules_21_io_Chan3_out_2_Data[1] io_CurCmd_in[0]=CurCmd_reg[0] io_CurCmd_in[1]=CurCmd_reg[1] io_CurCmd_in[2]=CurCmd_reg[2] io_CurCmd_out[0]=rules_21_io_CurCmd_out[0] io_CurCmd_out[1]=rules_21_io_CurCmd_out[1] io_CurCmd_out[2]=rules_21_io_CurCmd_out[2] io_CurPtr_in[0]=CurPtr_reg[0] io_CurPtr_in[1]=CurPtr_reg[1] io_CurPtr_out[0]=rules_21_io_CurPtr_out[0] io_CurPtr_out[1]=rules_21_io_CurPtr_out[1] io_ExGntd_in=ExGntd_reg io_ExGntd_out=rules_21_io_ExGntd_out io_InvSet_in_0=InvSet_reg_0 io_InvSet_in_1=InvSet_reg_1 io_InvSet_in_2=InvSet_reg_2 io_InvSet_out_0=rules_21_io_InvSet_out_0 io_InvSet_out_1=rules_21_io_InvSet_out_1 io_InvSet_out_2=rules_21_io_InvSet_out_2 io_MemData_in[0]=MemData_reg[0] io_MemData_in[1]=MemData_reg[1] io_MemData_out[0]=rules_21_io_MemData_out[0] io_MemData_out[1]=rules_21_io_MemData_out[1] io_ShrSet_in_0=ShrSet_reg_0 io_ShrSet_in_1=ShrSet_reg_1 io_ShrSet_in_2=ShrSet_reg_2 io_ShrSet_out_0=rules_21_io_ShrSet_out_0 io_ShrSet_out_1=rules_21_io_ShrSet_out_1 io_ShrSet_out_2=rules_21_io_ShrSet_out_2 io_en_r=_T_42
.subckt SendInvAck io_AuxData_in[0]=AuxData_reg[0] io_AuxData_in[1]=AuxData_reg[1] io_AuxData_out[0]=rules_22_io_AuxData_out[0] io_AuxData_out[1]=rules_22_io_AuxData_out[1] io_Cache_in_0_Data[0]=Cache_reg_0_Data[0] io_Cache_in_0_Data[1]=Cache_reg_0_Data[1] io_Cache_in_0_State[0]=Cache_reg_0_State[0] io_Cache_in_0_State[1]=Cache_reg_0_State[1] io_Cache_in_1_Data[0]=Cache_reg_1_Data[0] io_Cache_in_1_Data[1]=Cache_reg_1_Data[1] io_Cache_in_1_State[0]=Cache_reg_1_State[0] io_Cache_in_1_State[1]=Cache_reg_1_State[1] io_Cache_in_2_Data[0]=Cache_reg_2_Data[0] io_Cache_in_2_Data[1]=Cache_reg_2_Data[1] io_Cache_in_2_State[0]=Cache_reg_2_State[0] io_Cache_in_2_State[1]=Cache_reg_2_State[1] io_Cache_out_0_Data[0]=rules_22_io_Cache_out_0_Data[0] io_Cache_out_0_Data[1]=rules_22_io_Cache_out_0_Data[1] io_Cache_out_0_State[0]=rules_22_io_Cache_out_0_State[0] io_Cache_out_0_State[1]=rules_22_io_Cache_out_0_State[1] io_Cache_out_1_Data[0]=rules_22_io_Cache_out_1_Data[0] io_Cache_out_1_Data[1]=rules_22_io_Cache_out_1_Data[1] io_Cache_out_1_State[0]=rules_22_io_Cache_out_1_State[0] io_Cache_out_1_State[1]=rules_22_io_Cache_out_1_State[1] io_Cache_out_2_Data[0]=rules_22_io_Cache_out_2_Data[0] io_Cache_out_2_Data[1]=rules_22_io_Cache_out_2_Data[1] io_Cache_out_2_State[0]=rules_22_io_Cache_out_2_State[0] io_Cache_out_2_State[1]=rules_22_io_Cache_out_2_State[1] io_Chan1_in_0_Cmd[0]=Chan1_reg_0_Cmd[0] io_Chan1_in_0_Cmd[1]=Chan1_reg_0_Cmd[1] io_Chan1_in_0_Cmd[2]=Chan1_reg_0_Cmd[2] io_Chan1_in_0_Data[0]=Chan1_reg_0_Data[0] io_Chan1_in_0_Data[1]=Chan1_reg_0_Data[1] io_Chan1_in_1_Cmd[0]=Chan1_reg_1_Cmd[0] io_Chan1_in_1_Cmd[1]=Chan1_reg_1_Cmd[1] io_Chan1_in_1_Cmd[2]=Chan1_reg_1_Cmd[2] io_Chan1_in_1_Data[0]=Chan1_reg_1_Data[0] io_Chan1_in_1_Data[1]=Chan1_reg_1_Data[1] io_Chan1_in_2_Cmd[0]=Chan1_reg_2_Cmd[0] io_Chan1_in_2_Cmd[1]=Chan1_reg_2_Cmd[1] io_Chan1_in_2_Cmd[2]=Chan1_reg_2_Cmd[2] io_Chan1_in_2_Data[0]=Chan1_reg_2_Data[0] io_Chan1_in_2_Data[1]=Chan1_reg_2_Data[1] io_Chan1_out_0_Cmd[0]=rules_22_io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1]=rules_22_io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2]=rules_22_io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0]=rules_22_io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1]=rules_22_io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0]=rules_22_io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1]=rules_22_io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2]=rules_22_io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0]=rules_22_io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1]=rules_22_io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0]=rules_22_io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1]=rules_22_io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2]=rules_22_io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0]=rules_22_io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1]=rules_22_io_Chan1_out_2_Data[1] io_Chan2_in_0_Cmd[0]=Chan2_reg_0_Cmd[0] io_Chan2_in_0_Cmd[1]=Chan2_reg_0_Cmd[1] io_Chan2_in_0_Cmd[2]=Chan2_reg_0_Cmd[2] io_Chan2_in_0_Data[0]=Chan2_reg_0_Data[0] io_Chan2_in_0_Data[1]=Chan2_reg_0_Data[1] io_Chan2_in_1_Cmd[0]=Chan2_reg_1_Cmd[0] io_Chan2_in_1_Cmd[1]=Chan2_reg_1_Cmd[1] io_Chan2_in_1_Cmd[2]=Chan2_reg_1_Cmd[2] io_Chan2_in_1_Data[0]=Chan2_reg_1_Data[0] io_Chan2_in_1_Data[1]=Chan2_reg_1_Data[1] io_Chan2_in_2_Cmd[0]=Chan2_reg_2_Cmd[0] io_Chan2_in_2_Cmd[1]=Chan2_reg_2_Cmd[1] io_Chan2_in_2_Cmd[2]=Chan2_reg_2_Cmd[2] io_Chan2_in_2_Data[0]=Chan2_reg_2_Data[0] io_Chan2_in_2_Data[1]=Chan2_reg_2_Data[1] io_Chan2_out_0_Cmd[0]=rules_22_io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1]=rules_22_io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2]=rules_22_io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0]=rules_22_io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1]=rules_22_io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0]=rules_22_io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1]=rules_22_io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2]=rules_22_io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0]=rules_22_io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1]=rules_22_io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0]=rules_22_io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1]=rules_22_io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2]=rules_22_io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0]=rules_22_io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1]=rules_22_io_Chan2_out_2_Data[1] io_Chan3_in_0_Cmd[0]=Chan3_reg_0_Cmd[0] io_Chan3_in_0_Cmd[1]=Chan3_reg_0_Cmd[1] io_Chan3_in_0_Cmd[2]=Chan3_reg_0_Cmd[2] io_Chan3_in_0_Data[0]=Chan3_reg_0_Data[0] io_Chan3_in_0_Data[1]=Chan3_reg_0_Data[1] io_Chan3_in_1_Cmd[0]=Chan3_reg_1_Cmd[0] io_Chan3_in_1_Cmd[1]=Chan3_reg_1_Cmd[1] io_Chan3_in_1_Cmd[2]=Chan3_reg_1_Cmd[2] io_Chan3_in_1_Data[0]=Chan3_reg_1_Data[0] io_Chan3_in_1_Data[1]=Chan3_reg_1_Data[1] io_Chan3_in_2_Cmd[0]=Chan3_reg_2_Cmd[0] io_Chan3_in_2_Cmd[1]=Chan3_reg_2_Cmd[1] io_Chan3_in_2_Cmd[2]=Chan3_reg_2_Cmd[2] io_Chan3_in_2_Data[0]=Chan3_reg_2_Data[0] io_Chan3_in_2_Data[1]=Chan3_reg_2_Data[1] io_Chan3_out_0_Cmd[0]=rules_22_io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1]=rules_22_io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2]=rules_22_io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0]=rules_22_io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1]=rules_22_io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0]=rules_22_io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1]=rules_22_io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2]=rules_22_io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0]=rules_22_io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1]=rules_22_io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0]=rules_22_io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1]=rules_22_io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2]=rules_22_io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0]=rules_22_io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1]=rules_22_io_Chan3_out_2_Data[1] io_CurCmd_in[0]=CurCmd_reg[0] io_CurCmd_in[1]=CurCmd_reg[1] io_CurCmd_in[2]=CurCmd_reg[2] io_CurCmd_out[0]=rules_22_io_CurCmd_out[0] io_CurCmd_out[1]=rules_22_io_CurCmd_out[1] io_CurCmd_out[2]=rules_22_io_CurCmd_out[2] io_CurPtr_in[0]=CurPtr_reg[0] io_CurPtr_in[1]=CurPtr_reg[1] io_CurPtr_out[0]=rules_22_io_CurPtr_out[0] io_CurPtr_out[1]=rules_22_io_CurPtr_out[1] io_ExGntd_in=ExGntd_reg io_ExGntd_out=rules_22_io_ExGntd_out io_InvSet_in_0=InvSet_reg_0 io_InvSet_in_1=InvSet_reg_1 io_InvSet_in_2=InvSet_reg_2 io_InvSet_out_0=rules_22_io_InvSet_out_0 io_InvSet_out_1=rules_22_io_InvSet_out_1 io_InvSet_out_2=rules_22_io_InvSet_out_2 io_MemData_in[0]=MemData_reg[0] io_MemData_in[1]=MemData_reg[1] io_MemData_out[0]=rules_22_io_MemData_out[0] io_MemData_out[1]=rules_22_io_MemData_out[1] io_ShrSet_in_0=ShrSet_reg_0 io_ShrSet_in_1=ShrSet_reg_1 io_ShrSet_in_2=ShrSet_reg_2 io_ShrSet_out_0=rules_22_io_ShrSet_out_0 io_ShrSet_out_1=rules_22_io_ShrSet_out_1 io_ShrSet_out_2=rules_22_io_ShrSet_out_2 io_en_r=_T_44
.subckt SendInvAck_1 io_AuxData_in[0]=AuxData_reg[0] io_AuxData_in[1]=AuxData_reg[1] io_AuxData_out[0]=rules_23_io_AuxData_out[0] io_AuxData_out[1]=rules_23_io_AuxData_out[1] io_Cache_in_0_Data[0]=Cache_reg_0_Data[0] io_Cache_in_0_Data[1]=Cache_reg_0_Data[1] io_Cache_in_0_State[0]=Cache_reg_0_State[0] io_Cache_in_0_State[1]=Cache_reg_0_State[1] io_Cache_in_1_Data[0]=Cache_reg_1_Data[0] io_Cache_in_1_Data[1]=Cache_reg_1_Data[1] io_Cache_in_1_State[0]=Cache_reg_1_State[0] io_Cache_in_1_State[1]=Cache_reg_1_State[1] io_Cache_in_2_Data[0]=Cache_reg_2_Data[0] io_Cache_in_2_Data[1]=Cache_reg_2_Data[1] io_Cache_in_2_State[0]=Cache_reg_2_State[0] io_Cache_in_2_State[1]=Cache_reg_2_State[1] io_Cache_out_0_Data[0]=rules_23_io_Cache_out_0_Data[0] io_Cache_out_0_Data[1]=rules_23_io_Cache_out_0_Data[1] io_Cache_out_0_State[0]=rules_23_io_Cache_out_0_State[0] io_Cache_out_0_State[1]=rules_23_io_Cache_out_0_State[1] io_Cache_out_1_Data[0]=rules_23_io_Cache_out_1_Data[0] io_Cache_out_1_Data[1]=rules_23_io_Cache_out_1_Data[1] io_Cache_out_1_State[0]=rules_23_io_Cache_out_1_State[0] io_Cache_out_1_State[1]=rules_23_io_Cache_out_1_State[1] io_Cache_out_2_Data[0]=rules_23_io_Cache_out_2_Data[0] io_Cache_out_2_Data[1]=rules_23_io_Cache_out_2_Data[1] io_Cache_out_2_State[0]=rules_23_io_Cache_out_2_State[0] io_Cache_out_2_State[1]=rules_23_io_Cache_out_2_State[1] io_Chan1_in_0_Cmd[0]=Chan1_reg_0_Cmd[0] io_Chan1_in_0_Cmd[1]=Chan1_reg_0_Cmd[1] io_Chan1_in_0_Cmd[2]=Chan1_reg_0_Cmd[2] io_Chan1_in_0_Data[0]=Chan1_reg_0_Data[0] io_Chan1_in_0_Data[1]=Chan1_reg_0_Data[1] io_Chan1_in_1_Cmd[0]=Chan1_reg_1_Cmd[0] io_Chan1_in_1_Cmd[1]=Chan1_reg_1_Cmd[1] io_Chan1_in_1_Cmd[2]=Chan1_reg_1_Cmd[2] io_Chan1_in_1_Data[0]=Chan1_reg_1_Data[0] io_Chan1_in_1_Data[1]=Chan1_reg_1_Data[1] io_Chan1_in_2_Cmd[0]=Chan1_reg_2_Cmd[0] io_Chan1_in_2_Cmd[1]=Chan1_reg_2_Cmd[1] io_Chan1_in_2_Cmd[2]=Chan1_reg_2_Cmd[2] io_Chan1_in_2_Data[0]=Chan1_reg_2_Data[0] io_Chan1_in_2_Data[1]=Chan1_reg_2_Data[1] io_Chan1_out_0_Cmd[0]=rules_23_io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1]=rules_23_io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2]=rules_23_io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0]=rules_23_io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1]=rules_23_io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0]=rules_23_io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1]=rules_23_io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2]=rules_23_io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0]=rules_23_io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1]=rules_23_io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0]=rules_23_io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1]=rules_23_io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2]=rules_23_io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0]=rules_23_io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1]=rules_23_io_Chan1_out_2_Data[1] io_Chan2_in_0_Cmd[0]=Chan2_reg_0_Cmd[0] io_Chan2_in_0_Cmd[1]=Chan2_reg_0_Cmd[1] io_Chan2_in_0_Cmd[2]=Chan2_reg_0_Cmd[2] io_Chan2_in_0_Data[0]=Chan2_reg_0_Data[0] io_Chan2_in_0_Data[1]=Chan2_reg_0_Data[1] io_Chan2_in_1_Cmd[0]=Chan2_reg_1_Cmd[0] io_Chan2_in_1_Cmd[1]=Chan2_reg_1_Cmd[1] io_Chan2_in_1_Cmd[2]=Chan2_reg_1_Cmd[2] io_Chan2_in_1_Data[0]=Chan2_reg_1_Data[0] io_Chan2_in_1_Data[1]=Chan2_reg_1_Data[1] io_Chan2_in_2_Cmd[0]=Chan2_reg_2_Cmd[0] io_Chan2_in_2_Cmd[1]=Chan2_reg_2_Cmd[1] io_Chan2_in_2_Cmd[2]=Chan2_reg_2_Cmd[2] io_Chan2_in_2_Data[0]=Chan2_reg_2_Data[0] io_Chan2_in_2_Data[1]=Chan2_reg_2_Data[1] io_Chan2_out_0_Cmd[0]=rules_23_io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1]=rules_23_io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2]=rules_23_io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0]=rules_23_io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1]=rules_23_io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0]=rules_23_io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1]=rules_23_io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2]=rules_23_io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0]=rules_23_io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1]=rules_23_io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0]=rules_23_io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1]=rules_23_io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2]=rules_23_io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0]=rules_23_io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1]=rules_23_io_Chan2_out_2_Data[1] io_Chan3_in_0_Cmd[0]=Chan3_reg_0_Cmd[0] io_Chan3_in_0_Cmd[1]=Chan3_reg_0_Cmd[1] io_Chan3_in_0_Cmd[2]=Chan3_reg_0_Cmd[2] io_Chan3_in_0_Data[0]=Chan3_reg_0_Data[0] io_Chan3_in_0_Data[1]=Chan3_reg_0_Data[1] io_Chan3_in_1_Cmd[0]=Chan3_reg_1_Cmd[0] io_Chan3_in_1_Cmd[1]=Chan3_reg_1_Cmd[1] io_Chan3_in_1_Cmd[2]=Chan3_reg_1_Cmd[2] io_Chan3_in_1_Data[0]=Chan3_reg_1_Data[0] io_Chan3_in_1_Data[1]=Chan3_reg_1_Data[1] io_Chan3_in_2_Cmd[0]=Chan3_reg_2_Cmd[0] io_Chan3_in_2_Cmd[1]=Chan3_reg_2_Cmd[1] io_Chan3_in_2_Cmd[2]=Chan3_reg_2_Cmd[2] io_Chan3_in_2_Data[0]=Chan3_reg_2_Data[0] io_Chan3_in_2_Data[1]=Chan3_reg_2_Data[1] io_Chan3_out_0_Cmd[0]=rules_23_io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1]=rules_23_io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2]=rules_23_io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0]=rules_23_io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1]=rules_23_io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0]=rules_23_io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1]=rules_23_io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2]=rules_23_io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0]=rules_23_io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1]=rules_23_io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0]=rules_23_io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1]=rules_23_io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2]=rules_23_io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0]=rules_23_io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1]=rules_23_io_Chan3_out_2_Data[1] io_CurCmd_in[0]=CurCmd_reg[0] io_CurCmd_in[1]=CurCmd_reg[1] io_CurCmd_in[2]=CurCmd_reg[2] io_CurCmd_out[0]=rules_23_io_CurCmd_out[0] io_CurCmd_out[1]=rules_23_io_CurCmd_out[1] io_CurCmd_out[2]=rules_23_io_CurCmd_out[2] io_CurPtr_in[0]=CurPtr_reg[0] io_CurPtr_in[1]=CurPtr_reg[1] io_CurPtr_out[0]=rules_23_io_CurPtr_out[0] io_CurPtr_out[1]=rules_23_io_CurPtr_out[1] io_ExGntd_in=ExGntd_reg io_ExGntd_out=rules_23_io_ExGntd_out io_InvSet_in_0=InvSet_reg_0 io_InvSet_in_1=InvSet_reg_1 io_InvSet_in_2=InvSet_reg_2 io_InvSet_out_0=rules_23_io_InvSet_out_0 io_InvSet_out_1=rules_23_io_InvSet_out_1 io_InvSet_out_2=rules_23_io_InvSet_out_2 io_MemData_in[0]=MemData_reg[0] io_MemData_in[1]=MemData_reg[1] io_MemData_out[0]=rules_23_io_MemData_out[0] io_MemData_out[1]=rules_23_io_MemData_out[1] io_ShrSet_in_0=ShrSet_reg_0 io_ShrSet_in_1=ShrSet_reg_1 io_ShrSet_in_2=ShrSet_reg_2 io_ShrSet_out_0=rules_23_io_ShrSet_out_0 io_ShrSet_out_1=rules_23_io_ShrSet_out_1 io_ShrSet_out_2=rules_23_io_ShrSet_out_2 io_en_r=rules_23_io_en_r
.subckt RecvInvAck io_AuxData_in[0]=AuxData_reg[0] io_AuxData_in[1]=AuxData_reg[1] io_AuxData_out[0]=rules_24_io_AuxData_out[0] io_AuxData_out[1]=rules_24_io_AuxData_out[1] io_Cache_in_0_Data[0]=Cache_reg_0_Data[0] io_Cache_in_0_Data[1]=Cache_reg_0_Data[1] io_Cache_in_0_State[0]=Cache_reg_0_State[0] io_Cache_in_0_State[1]=Cache_reg_0_State[1] io_Cache_in_1_Data[0]=Cache_reg_1_Data[0] io_Cache_in_1_Data[1]=Cache_reg_1_Data[1] io_Cache_in_1_State[0]=Cache_reg_1_State[0] io_Cache_in_1_State[1]=Cache_reg_1_State[1] io_Cache_in_2_Data[0]=Cache_reg_2_Data[0] io_Cache_in_2_Data[1]=Cache_reg_2_Data[1] io_Cache_in_2_State[0]=Cache_reg_2_State[0] io_Cache_in_2_State[1]=Cache_reg_2_State[1] io_Cache_out_0_Data[0]=rules_24_io_Cache_out_0_Data[0] io_Cache_out_0_Data[1]=rules_24_io_Cache_out_0_Data[1] io_Cache_out_0_State[0]=rules_24_io_Cache_out_0_State[0] io_Cache_out_0_State[1]=rules_24_io_Cache_out_0_State[1] io_Cache_out_1_Data[0]=rules_24_io_Cache_out_1_Data[0] io_Cache_out_1_Data[1]=rules_24_io_Cache_out_1_Data[1] io_Cache_out_1_State[0]=rules_24_io_Cache_out_1_State[0] io_Cache_out_1_State[1]=rules_24_io_Cache_out_1_State[1] io_Cache_out_2_Data[0]=rules_24_io_Cache_out_2_Data[0] io_Cache_out_2_Data[1]=rules_24_io_Cache_out_2_Data[1] io_Cache_out_2_State[0]=rules_24_io_Cache_out_2_State[0] io_Cache_out_2_State[1]=rules_24_io_Cache_out_2_State[1] io_Chan1_in_0_Cmd[0]=Chan1_reg_0_Cmd[0] io_Chan1_in_0_Cmd[1]=Chan1_reg_0_Cmd[1] io_Chan1_in_0_Cmd[2]=Chan1_reg_0_Cmd[2] io_Chan1_in_0_Data[0]=Chan1_reg_0_Data[0] io_Chan1_in_0_Data[1]=Chan1_reg_0_Data[1] io_Chan1_in_1_Cmd[0]=Chan1_reg_1_Cmd[0] io_Chan1_in_1_Cmd[1]=Chan1_reg_1_Cmd[1] io_Chan1_in_1_Cmd[2]=Chan1_reg_1_Cmd[2] io_Chan1_in_1_Data[0]=Chan1_reg_1_Data[0] io_Chan1_in_1_Data[1]=Chan1_reg_1_Data[1] io_Chan1_in_2_Cmd[0]=Chan1_reg_2_Cmd[0] io_Chan1_in_2_Cmd[1]=Chan1_reg_2_Cmd[1] io_Chan1_in_2_Cmd[2]=Chan1_reg_2_Cmd[2] io_Chan1_in_2_Data[0]=Chan1_reg_2_Data[0] io_Chan1_in_2_Data[1]=Chan1_reg_2_Data[1] io_Chan1_out_0_Cmd[0]=rules_24_io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1]=rules_24_io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2]=rules_24_io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0]=rules_24_io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1]=rules_24_io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0]=rules_24_io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1]=rules_24_io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2]=rules_24_io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0]=rules_24_io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1]=rules_24_io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0]=rules_24_io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1]=rules_24_io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2]=rules_24_io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0]=rules_24_io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1]=rules_24_io_Chan1_out_2_Data[1] io_Chan2_in_0_Cmd[0]=Chan2_reg_0_Cmd[0] io_Chan2_in_0_Cmd[1]=Chan2_reg_0_Cmd[1] io_Chan2_in_0_Cmd[2]=Chan2_reg_0_Cmd[2] io_Chan2_in_0_Data[0]=Chan2_reg_0_Data[0] io_Chan2_in_0_Data[1]=Chan2_reg_0_Data[1] io_Chan2_in_1_Cmd[0]=Chan2_reg_1_Cmd[0] io_Chan2_in_1_Cmd[1]=Chan2_reg_1_Cmd[1] io_Chan2_in_1_Cmd[2]=Chan2_reg_1_Cmd[2] io_Chan2_in_1_Data[0]=Chan2_reg_1_Data[0] io_Chan2_in_1_Data[1]=Chan2_reg_1_Data[1] io_Chan2_in_2_Cmd[0]=Chan2_reg_2_Cmd[0] io_Chan2_in_2_Cmd[1]=Chan2_reg_2_Cmd[1] io_Chan2_in_2_Cmd[2]=Chan2_reg_2_Cmd[2] io_Chan2_in_2_Data[0]=Chan2_reg_2_Data[0] io_Chan2_in_2_Data[1]=Chan2_reg_2_Data[1] io_Chan2_out_0_Cmd[0]=rules_24_io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1]=rules_24_io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2]=rules_24_io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0]=rules_24_io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1]=rules_24_io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0]=rules_24_io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1]=rules_24_io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2]=rules_24_io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0]=rules_24_io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1]=rules_24_io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0]=rules_24_io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1]=rules_24_io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2]=rules_24_io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0]=rules_24_io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1]=rules_24_io_Chan2_out_2_Data[1] io_Chan3_in_0_Cmd[0]=Chan3_reg_0_Cmd[0] io_Chan3_in_0_Cmd[1]=Chan3_reg_0_Cmd[1] io_Chan3_in_0_Cmd[2]=Chan3_reg_0_Cmd[2] io_Chan3_in_0_Data[0]=Chan3_reg_0_Data[0] io_Chan3_in_0_Data[1]=Chan3_reg_0_Data[1] io_Chan3_in_1_Cmd[0]=Chan3_reg_1_Cmd[0] io_Chan3_in_1_Cmd[1]=Chan3_reg_1_Cmd[1] io_Chan3_in_1_Cmd[2]=Chan3_reg_1_Cmd[2] io_Chan3_in_1_Data[0]=Chan3_reg_1_Data[0] io_Chan3_in_1_Data[1]=Chan3_reg_1_Data[1] io_Chan3_in_2_Cmd[0]=Chan3_reg_2_Cmd[0] io_Chan3_in_2_Cmd[1]=Chan3_reg_2_Cmd[1] io_Chan3_in_2_Cmd[2]=Chan3_reg_2_Cmd[2] io_Chan3_in_2_Data[0]=Chan3_reg_2_Data[0] io_Chan3_in_2_Data[1]=Chan3_reg_2_Data[1] io_Chan3_out_0_Cmd[0]=rules_24_io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1]=rules_24_io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2]=rules_24_io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0]=rules_24_io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1]=rules_24_io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0]=rules_24_io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1]=rules_24_io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2]=rules_24_io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0]=rules_24_io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1]=rules_24_io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0]=rules_24_io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1]=rules_24_io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2]=rules_24_io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0]=rules_24_io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1]=rules_24_io_Chan3_out_2_Data[1] io_CurCmd_in[0]=CurCmd_reg[0] io_CurCmd_in[1]=CurCmd_reg[1] io_CurCmd_in[2]=CurCmd_reg[2] io_CurCmd_out[0]=rules_24_io_CurCmd_out[0] io_CurCmd_out[1]=rules_24_io_CurCmd_out[1] io_CurCmd_out[2]=rules_24_io_CurCmd_out[2] io_CurPtr_in[0]=CurPtr_reg[0] io_CurPtr_in[1]=CurPtr_reg[1] io_CurPtr_out[0]=rules_24_io_CurPtr_out[0] io_CurPtr_out[1]=rules_24_io_CurPtr_out[1] io_ExGntd_in=ExGntd_reg io_ExGntd_out=rules_24_io_ExGntd_out io_InvSet_in_0=InvSet_reg_0 io_InvSet_in_1=InvSet_reg_1 io_InvSet_in_2=InvSet_reg_2 io_InvSet_out_0=rules_24_io_InvSet_out_0 io_InvSet_out_1=rules_24_io_InvSet_out_1 io_InvSet_out_2=rules_24_io_InvSet_out_2 io_MemData_in[0]=MemData_reg[0] io_MemData_in[1]=MemData_reg[1] io_MemData_out[0]=rules_24_io_MemData_out[0] io_MemData_out[1]=rules_24_io_MemData_out[1] io_ShrSet_in_0=ShrSet_reg_0 io_ShrSet_in_1=ShrSet_reg_1 io_ShrSet_in_2=ShrSet_reg_2 io_ShrSet_out_0=rules_24_io_ShrSet_out_0 io_ShrSet_out_1=rules_24_io_ShrSet_out_1 io_ShrSet_out_2=rules_24_io_ShrSet_out_2 io_en_r=rules_24_io_en_r
.subckt RecvInvAck_1 io_AuxData_in[0]=AuxData_reg[0] io_AuxData_in[1]=AuxData_reg[1] io_AuxData_out[0]=rules_25_io_AuxData_out[0] io_AuxData_out[1]=rules_25_io_AuxData_out[1] io_Cache_in_0_Data[0]=Cache_reg_0_Data[0] io_Cache_in_0_Data[1]=Cache_reg_0_Data[1] io_Cache_in_0_State[0]=Cache_reg_0_State[0] io_Cache_in_0_State[1]=Cache_reg_0_State[1] io_Cache_in_1_Data[0]=Cache_reg_1_Data[0] io_Cache_in_1_Data[1]=Cache_reg_1_Data[1] io_Cache_in_1_State[0]=Cache_reg_1_State[0] io_Cache_in_1_State[1]=Cache_reg_1_State[1] io_Cache_in_2_Data[0]=Cache_reg_2_Data[0] io_Cache_in_2_Data[1]=Cache_reg_2_Data[1] io_Cache_in_2_State[0]=Cache_reg_2_State[0] io_Cache_in_2_State[1]=Cache_reg_2_State[1] io_Cache_out_0_Data[0]=rules_25_io_Cache_out_0_Data[0] io_Cache_out_0_Data[1]=rules_25_io_Cache_out_0_Data[1] io_Cache_out_0_State[0]=rules_25_io_Cache_out_0_State[0] io_Cache_out_0_State[1]=rules_25_io_Cache_out_0_State[1] io_Cache_out_1_Data[0]=rules_25_io_Cache_out_1_Data[0] io_Cache_out_1_Data[1]=rules_25_io_Cache_out_1_Data[1] io_Cache_out_1_State[0]=rules_25_io_Cache_out_1_State[0] io_Cache_out_1_State[1]=rules_25_io_Cache_out_1_State[1] io_Cache_out_2_Data[0]=rules_25_io_Cache_out_2_Data[0] io_Cache_out_2_Data[1]=rules_25_io_Cache_out_2_Data[1] io_Cache_out_2_State[0]=rules_25_io_Cache_out_2_State[0] io_Cache_out_2_State[1]=rules_25_io_Cache_out_2_State[1] io_Chan1_in_0_Cmd[0]=Chan1_reg_0_Cmd[0] io_Chan1_in_0_Cmd[1]=Chan1_reg_0_Cmd[1] io_Chan1_in_0_Cmd[2]=Chan1_reg_0_Cmd[2] io_Chan1_in_0_Data[0]=Chan1_reg_0_Data[0] io_Chan1_in_0_Data[1]=Chan1_reg_0_Data[1] io_Chan1_in_1_Cmd[0]=Chan1_reg_1_Cmd[0] io_Chan1_in_1_Cmd[1]=Chan1_reg_1_Cmd[1] io_Chan1_in_1_Cmd[2]=Chan1_reg_1_Cmd[2] io_Chan1_in_1_Data[0]=Chan1_reg_1_Data[0] io_Chan1_in_1_Data[1]=Chan1_reg_1_Data[1] io_Chan1_in_2_Cmd[0]=Chan1_reg_2_Cmd[0] io_Chan1_in_2_Cmd[1]=Chan1_reg_2_Cmd[1] io_Chan1_in_2_Cmd[2]=Chan1_reg_2_Cmd[2] io_Chan1_in_2_Data[0]=Chan1_reg_2_Data[0] io_Chan1_in_2_Data[1]=Chan1_reg_2_Data[1] io_Chan1_out_0_Cmd[0]=rules_25_io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1]=rules_25_io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2]=rules_25_io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0]=rules_25_io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1]=rules_25_io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0]=rules_25_io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1]=rules_25_io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2]=rules_25_io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0]=rules_25_io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1]=rules_25_io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0]=rules_25_io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1]=rules_25_io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2]=rules_25_io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0]=rules_25_io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1]=rules_25_io_Chan1_out_2_Data[1] io_Chan2_in_0_Cmd[0]=Chan2_reg_0_Cmd[0] io_Chan2_in_0_Cmd[1]=Chan2_reg_0_Cmd[1] io_Chan2_in_0_Cmd[2]=Chan2_reg_0_Cmd[2] io_Chan2_in_0_Data[0]=Chan2_reg_0_Data[0] io_Chan2_in_0_Data[1]=Chan2_reg_0_Data[1] io_Chan2_in_1_Cmd[0]=Chan2_reg_1_Cmd[0] io_Chan2_in_1_Cmd[1]=Chan2_reg_1_Cmd[1] io_Chan2_in_1_Cmd[2]=Chan2_reg_1_Cmd[2] io_Chan2_in_1_Data[0]=Chan2_reg_1_Data[0] io_Chan2_in_1_Data[1]=Chan2_reg_1_Data[1] io_Chan2_in_2_Cmd[0]=Chan2_reg_2_Cmd[0] io_Chan2_in_2_Cmd[1]=Chan2_reg_2_Cmd[1] io_Chan2_in_2_Cmd[2]=Chan2_reg_2_Cmd[2] io_Chan2_in_2_Data[0]=Chan2_reg_2_Data[0] io_Chan2_in_2_Data[1]=Chan2_reg_2_Data[1] io_Chan2_out_0_Cmd[0]=rules_25_io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1]=rules_25_io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2]=rules_25_io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0]=rules_25_io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1]=rules_25_io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0]=rules_25_io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1]=rules_25_io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2]=rules_25_io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0]=rules_25_io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1]=rules_25_io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0]=rules_25_io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1]=rules_25_io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2]=rules_25_io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0]=rules_25_io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1]=rules_25_io_Chan2_out_2_Data[1] io_Chan3_in_0_Cmd[0]=Chan3_reg_0_Cmd[0] io_Chan3_in_0_Cmd[1]=Chan3_reg_0_Cmd[1] io_Chan3_in_0_Cmd[2]=Chan3_reg_0_Cmd[2] io_Chan3_in_0_Data[0]=Chan3_reg_0_Data[0] io_Chan3_in_0_Data[1]=Chan3_reg_0_Data[1] io_Chan3_in_1_Cmd[0]=Chan3_reg_1_Cmd[0] io_Chan3_in_1_Cmd[1]=Chan3_reg_1_Cmd[1] io_Chan3_in_1_Cmd[2]=Chan3_reg_1_Cmd[2] io_Chan3_in_1_Data[0]=Chan3_reg_1_Data[0] io_Chan3_in_1_Data[1]=Chan3_reg_1_Data[1] io_Chan3_in_2_Cmd[0]=Chan3_reg_2_Cmd[0] io_Chan3_in_2_Cmd[1]=Chan3_reg_2_Cmd[1] io_Chan3_in_2_Cmd[2]=Chan3_reg_2_Cmd[2] io_Chan3_in_2_Data[0]=Chan3_reg_2_Data[0] io_Chan3_in_2_Data[1]=Chan3_reg_2_Data[1] io_Chan3_out_0_Cmd[0]=rules_25_io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1]=rules_25_io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2]=rules_25_io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0]=rules_25_io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1]=rules_25_io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0]=rules_25_io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1]=rules_25_io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2]=rules_25_io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0]=rules_25_io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1]=rules_25_io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0]=rules_25_io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1]=rules_25_io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2]=rules_25_io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0]=rules_25_io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1]=rules_25_io_Chan3_out_2_Data[1] io_CurCmd_in[0]=CurCmd_reg[0] io_CurCmd_in[1]=CurCmd_reg[1] io_CurCmd_in[2]=CurCmd_reg[2] io_CurCmd_out[0]=rules_25_io_CurCmd_out[0] io_CurCmd_out[1]=rules_25_io_CurCmd_out[1] io_CurCmd_out[2]=rules_25_io_CurCmd_out[2] io_CurPtr_in[0]=CurPtr_reg[0] io_CurPtr_in[1]=CurPtr_reg[1] io_CurPtr_out[0]=rules_25_io_CurPtr_out[0] io_CurPtr_out[1]=rules_25_io_CurPtr_out[1] io_ExGntd_in=ExGntd_reg io_ExGntd_out=rules_25_io_ExGntd_out io_InvSet_in_0=InvSet_reg_0 io_InvSet_in_1=InvSet_reg_1 io_InvSet_in_2=InvSet_reg_2 io_InvSet_out_0=rules_25_io_InvSet_out_0 io_InvSet_out_1=rules_25_io_InvSet_out_1 io_InvSet_out_2=rules_25_io_InvSet_out_2 io_MemData_in[0]=MemData_reg[0] io_MemData_in[1]=MemData_reg[1] io_MemData_out[0]=rules_25_io_MemData_out[0] io_MemData_out[1]=rules_25_io_MemData_out[1] io_ShrSet_in_0=ShrSet_reg_0 io_ShrSet_in_1=ShrSet_reg_1 io_ShrSet_in_2=ShrSet_reg_2 io_ShrSet_out_0=rules_25_io_ShrSet_out_0 io_ShrSet_out_1=rules_25_io_ShrSet_out_1 io_ShrSet_out_2=rules_25_io_ShrSet_out_2 io_en_r=rules_25_io_en_r
.subckt Store_3 io_AuxData_in[0]=AuxData_reg[0] io_AuxData_in[1]=AuxData_reg[1] io_AuxData_out[0]=rules_3_io_AuxData_out[0] io_AuxData_out[1]=rules_3_io_AuxData_out[1] io_Cache_in_0_Data[0]=Cache_reg_0_Data[0] io_Cache_in_0_Data[1]=Cache_reg_0_Data[1] io_Cache_in_0_State[0]=Cache_reg_0_State[0] io_Cache_in_0_State[1]=Cache_reg_0_State[1] io_Cache_in_1_Data[0]=Cache_reg_1_Data[0] io_Cache_in_1_Data[1]=Cache_reg_1_Data[1] io_Cache_in_1_State[0]=Cache_reg_1_State[0] io_Cache_in_1_State[1]=Cache_reg_1_State[1] io_Cache_in_2_Data[0]=Cache_reg_2_Data[0] io_Cache_in_2_Data[1]=Cache_reg_2_Data[1] io_Cache_in_2_State[0]=Cache_reg_2_State[0] io_Cache_in_2_State[1]=Cache_reg_2_State[1] io_Cache_out_0_Data[0]=rules_3_io_Cache_out_0_Data[0] io_Cache_out_0_Data[1]=rules_3_io_Cache_out_0_Data[1] io_Cache_out_0_State[0]=rules_3_io_Cache_out_0_State[0] io_Cache_out_0_State[1]=rules_3_io_Cache_out_0_State[1] io_Cache_out_1_Data[0]=rules_3_io_Cache_out_1_Data[0] io_Cache_out_1_Data[1]=rules_3_io_Cache_out_1_Data[1] io_Cache_out_1_State[0]=rules_3_io_Cache_out_1_State[0] io_Cache_out_1_State[1]=rules_3_io_Cache_out_1_State[1] io_Cache_out_2_Data[0]=rules_3_io_Cache_out_2_Data[0] io_Cache_out_2_Data[1]=rules_3_io_Cache_out_2_Data[1] io_Cache_out_2_State[0]=rules_3_io_Cache_out_2_State[0] io_Cache_out_2_State[1]=rules_3_io_Cache_out_2_State[1] io_Chan1_in_0_Cmd[0]=Chan1_reg_0_Cmd[0] io_Chan1_in_0_Cmd[1]=Chan1_reg_0_Cmd[1] io_Chan1_in_0_Cmd[2]=Chan1_reg_0_Cmd[2] io_Chan1_in_0_Data[0]=Chan1_reg_0_Data[0] io_Chan1_in_0_Data[1]=Chan1_reg_0_Data[1] io_Chan1_in_1_Cmd[0]=Chan1_reg_1_Cmd[0] io_Chan1_in_1_Cmd[1]=Chan1_reg_1_Cmd[1] io_Chan1_in_1_Cmd[2]=Chan1_reg_1_Cmd[2] io_Chan1_in_1_Data[0]=Chan1_reg_1_Data[0] io_Chan1_in_1_Data[1]=Chan1_reg_1_Data[1] io_Chan1_in_2_Cmd[0]=Chan1_reg_2_Cmd[0] io_Chan1_in_2_Cmd[1]=Chan1_reg_2_Cmd[1] io_Chan1_in_2_Cmd[2]=Chan1_reg_2_Cmd[2] io_Chan1_in_2_Data[0]=Chan1_reg_2_Data[0] io_Chan1_in_2_Data[1]=Chan1_reg_2_Data[1] io_Chan1_out_0_Cmd[0]=rules_3_io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1]=rules_3_io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2]=rules_3_io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0]=rules_3_io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1]=rules_3_io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0]=rules_3_io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1]=rules_3_io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2]=rules_3_io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0]=rules_3_io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1]=rules_3_io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0]=rules_3_io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1]=rules_3_io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2]=rules_3_io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0]=rules_3_io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1]=rules_3_io_Chan1_out_2_Data[1] io_Chan2_in_0_Cmd[0]=Chan2_reg_0_Cmd[0] io_Chan2_in_0_Cmd[1]=Chan2_reg_0_Cmd[1] io_Chan2_in_0_Cmd[2]=Chan2_reg_0_Cmd[2] io_Chan2_in_0_Data[0]=Chan2_reg_0_Data[0] io_Chan2_in_0_Data[1]=Chan2_reg_0_Data[1] io_Chan2_in_1_Cmd[0]=Chan2_reg_1_Cmd[0] io_Chan2_in_1_Cmd[1]=Chan2_reg_1_Cmd[1] io_Chan2_in_1_Cmd[2]=Chan2_reg_1_Cmd[2] io_Chan2_in_1_Data[0]=Chan2_reg_1_Data[0] io_Chan2_in_1_Data[1]=Chan2_reg_1_Data[1] io_Chan2_in_2_Cmd[0]=Chan2_reg_2_Cmd[0] io_Chan2_in_2_Cmd[1]=Chan2_reg_2_Cmd[1] io_Chan2_in_2_Cmd[2]=Chan2_reg_2_Cmd[2] io_Chan2_in_2_Data[0]=Chan2_reg_2_Data[0] io_Chan2_in_2_Data[1]=Chan2_reg_2_Data[1] io_Chan2_out_0_Cmd[0]=rules_3_io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1]=rules_3_io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2]=rules_3_io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0]=rules_3_io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1]=rules_3_io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0]=rules_3_io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1]=rules_3_io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2]=rules_3_io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0]=rules_3_io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1]=rules_3_io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0]=rules_3_io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1]=rules_3_io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2]=rules_3_io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0]=rules_3_io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1]=rules_3_io_Chan2_out_2_Data[1] io_Chan3_in_0_Cmd[0]=Chan3_reg_0_Cmd[0] io_Chan3_in_0_Cmd[1]=Chan3_reg_0_Cmd[1] io_Chan3_in_0_Cmd[2]=Chan3_reg_0_Cmd[2] io_Chan3_in_0_Data[0]=Chan3_reg_0_Data[0] io_Chan3_in_0_Data[1]=Chan3_reg_0_Data[1] io_Chan3_in_1_Cmd[0]=Chan3_reg_1_Cmd[0] io_Chan3_in_1_Cmd[1]=Chan3_reg_1_Cmd[1] io_Chan3_in_1_Cmd[2]=Chan3_reg_1_Cmd[2] io_Chan3_in_1_Data[0]=Chan3_reg_1_Data[0] io_Chan3_in_1_Data[1]=Chan3_reg_1_Data[1] io_Chan3_in_2_Cmd[0]=Chan3_reg_2_Cmd[0] io_Chan3_in_2_Cmd[1]=Chan3_reg_2_Cmd[1] io_Chan3_in_2_Cmd[2]=Chan3_reg_2_Cmd[2] io_Chan3_in_2_Data[0]=Chan3_reg_2_Data[0] io_Chan3_in_2_Data[1]=Chan3_reg_2_Data[1] io_Chan3_out_0_Cmd[0]=rules_3_io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1]=rules_3_io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2]=rules_3_io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0]=rules_3_io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1]=rules_3_io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0]=rules_3_io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1]=rules_3_io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2]=rules_3_io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0]=rules_3_io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1]=rules_3_io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0]=rules_3_io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1]=rules_3_io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2]=rules_3_io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0]=rules_3_io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1]=rules_3_io_Chan3_out_2_Data[1] io_CurCmd_in[0]=CurCmd_reg[0] io_CurCmd_in[1]=CurCmd_reg[1] io_CurCmd_in[2]=CurCmd_reg[2] io_CurCmd_out[0]=rules_3_io_CurCmd_out[0] io_CurCmd_out[1]=rules_3_io_CurCmd_out[1] io_CurCmd_out[2]=rules_3_io_CurCmd_out[2] io_CurPtr_in[0]=CurPtr_reg[0] io_CurPtr_in[1]=CurPtr_reg[1] io_CurPtr_out[0]=rules_3_io_CurPtr_out[0] io_CurPtr_out[1]=rules_3_io_CurPtr_out[1] io_ExGntd_in=ExGntd_reg io_ExGntd_out=rules_3_io_ExGntd_out io_InvSet_in_0=InvSet_reg_0 io_InvSet_in_1=InvSet_reg_1 io_InvSet_in_2=InvSet_reg_2 io_InvSet_out_0=rules_3_io_InvSet_out_0 io_InvSet_out_1=rules_3_io_InvSet_out_1 io_InvSet_out_2=rules_3_io_InvSet_out_2 io_MemData_in[0]=MemData_reg[0] io_MemData_in[1]=MemData_reg[1] io_MemData_out[0]=rules_3_io_MemData_out[0] io_MemData_out[1]=rules_3_io_MemData_out[1] io_ShrSet_in_0=ShrSet_reg_0 io_ShrSet_in_1=ShrSet_reg_1 io_ShrSet_in_2=ShrSet_reg_2 io_ShrSet_out_0=rules_3_io_ShrSet_out_0 io_ShrSet_out_1=rules_3_io_ShrSet_out_1 io_ShrSet_out_2=rules_3_io_ShrSet_out_2 io_en_r=_T_6
.subckt SendReqS io_AuxData_in[0]=AuxData_reg[0] io_AuxData_in[1]=AuxData_reg[1] io_AuxData_out[0]=rules_4_io_AuxData_out[0] io_AuxData_out[1]=rules_4_io_AuxData_out[1] io_Cache_in_0_Data[0]=Cache_reg_0_Data[0] io_Cache_in_0_Data[1]=Cache_reg_0_Data[1] io_Cache_in_0_State[0]=Cache_reg_0_State[0] io_Cache_in_0_State[1]=Cache_reg_0_State[1] io_Cache_in_1_Data[0]=Cache_reg_1_Data[0] io_Cache_in_1_Data[1]=Cache_reg_1_Data[1] io_Cache_in_1_State[0]=Cache_reg_1_State[0] io_Cache_in_1_State[1]=Cache_reg_1_State[1] io_Cache_in_2_Data[0]=Cache_reg_2_Data[0] io_Cache_in_2_Data[1]=Cache_reg_2_Data[1] io_Cache_in_2_State[0]=Cache_reg_2_State[0] io_Cache_in_2_State[1]=Cache_reg_2_State[1] io_Cache_out_0_Data[0]=rules_4_io_Cache_out_0_Data[0] io_Cache_out_0_Data[1]=rules_4_io_Cache_out_0_Data[1] io_Cache_out_0_State[0]=rules_4_io_Cache_out_0_State[0] io_Cache_out_0_State[1]=rules_4_io_Cache_out_0_State[1] io_Cache_out_1_Data[0]=rules_4_io_Cache_out_1_Data[0] io_Cache_out_1_Data[1]=rules_4_io_Cache_out_1_Data[1] io_Cache_out_1_State[0]=rules_4_io_Cache_out_1_State[0] io_Cache_out_1_State[1]=rules_4_io_Cache_out_1_State[1] io_Cache_out_2_Data[0]=rules_4_io_Cache_out_2_Data[0] io_Cache_out_2_Data[1]=rules_4_io_Cache_out_2_Data[1] io_Cache_out_2_State[0]=rules_4_io_Cache_out_2_State[0] io_Cache_out_2_State[1]=rules_4_io_Cache_out_2_State[1] io_Chan1_in_0_Cmd[0]=Chan1_reg_0_Cmd[0] io_Chan1_in_0_Cmd[1]=Chan1_reg_0_Cmd[1] io_Chan1_in_0_Cmd[2]=Chan1_reg_0_Cmd[2] io_Chan1_in_0_Data[0]=Chan1_reg_0_Data[0] io_Chan1_in_0_Data[1]=Chan1_reg_0_Data[1] io_Chan1_in_1_Cmd[0]=Chan1_reg_1_Cmd[0] io_Chan1_in_1_Cmd[1]=Chan1_reg_1_Cmd[1] io_Chan1_in_1_Cmd[2]=Chan1_reg_1_Cmd[2] io_Chan1_in_1_Data[0]=Chan1_reg_1_Data[0] io_Chan1_in_1_Data[1]=Chan1_reg_1_Data[1] io_Chan1_in_2_Cmd[0]=Chan1_reg_2_Cmd[0] io_Chan1_in_2_Cmd[1]=Chan1_reg_2_Cmd[1] io_Chan1_in_2_Cmd[2]=Chan1_reg_2_Cmd[2] io_Chan1_in_2_Data[0]=Chan1_reg_2_Data[0] io_Chan1_in_2_Data[1]=Chan1_reg_2_Data[1] io_Chan1_out_0_Cmd[0]=rules_4_io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1]=rules_4_io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2]=rules_4_io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0]=rules_4_io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1]=rules_4_io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0]=rules_4_io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1]=rules_4_io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2]=rules_4_io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0]=rules_4_io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1]=rules_4_io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0]=rules_4_io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1]=rules_4_io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2]=rules_4_io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0]=rules_4_io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1]=rules_4_io_Chan1_out_2_Data[1] io_Chan2_in_0_Cmd[0]=Chan2_reg_0_Cmd[0] io_Chan2_in_0_Cmd[1]=Chan2_reg_0_Cmd[1] io_Chan2_in_0_Cmd[2]=Chan2_reg_0_Cmd[2] io_Chan2_in_0_Data[0]=Chan2_reg_0_Data[0] io_Chan2_in_0_Data[1]=Chan2_reg_0_Data[1] io_Chan2_in_1_Cmd[0]=Chan2_reg_1_Cmd[0] io_Chan2_in_1_Cmd[1]=Chan2_reg_1_Cmd[1] io_Chan2_in_1_Cmd[2]=Chan2_reg_1_Cmd[2] io_Chan2_in_1_Data[0]=Chan2_reg_1_Data[0] io_Chan2_in_1_Data[1]=Chan2_reg_1_Data[1] io_Chan2_in_2_Cmd[0]=Chan2_reg_2_Cmd[0] io_Chan2_in_2_Cmd[1]=Chan2_reg_2_Cmd[1] io_Chan2_in_2_Cmd[2]=Chan2_reg_2_Cmd[2] io_Chan2_in_2_Data[0]=Chan2_reg_2_Data[0] io_Chan2_in_2_Data[1]=Chan2_reg_2_Data[1] io_Chan2_out_0_Cmd[0]=rules_4_io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1]=rules_4_io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2]=rules_4_io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0]=rules_4_io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1]=rules_4_io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0]=rules_4_io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1]=rules_4_io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2]=rules_4_io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0]=rules_4_io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1]=rules_4_io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0]=rules_4_io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1]=rules_4_io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2]=rules_4_io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0]=rules_4_io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1]=rules_4_io_Chan2_out_2_Data[1] io_Chan3_in_0_Cmd[0]=Chan3_reg_0_Cmd[0] io_Chan3_in_0_Cmd[1]=Chan3_reg_0_Cmd[1] io_Chan3_in_0_Cmd[2]=Chan3_reg_0_Cmd[2] io_Chan3_in_0_Data[0]=Chan3_reg_0_Data[0] io_Chan3_in_0_Data[1]=Chan3_reg_0_Data[1] io_Chan3_in_1_Cmd[0]=Chan3_reg_1_Cmd[0] io_Chan3_in_1_Cmd[1]=Chan3_reg_1_Cmd[1] io_Chan3_in_1_Cmd[2]=Chan3_reg_1_Cmd[2] io_Chan3_in_1_Data[0]=Chan3_reg_1_Data[0] io_Chan3_in_1_Data[1]=Chan3_reg_1_Data[1] io_Chan3_in_2_Cmd[0]=Chan3_reg_2_Cmd[0] io_Chan3_in_2_Cmd[1]=Chan3_reg_2_Cmd[1] io_Chan3_in_2_Cmd[2]=Chan3_reg_2_Cmd[2] io_Chan3_in_2_Data[0]=Chan3_reg_2_Data[0] io_Chan3_in_2_Data[1]=Chan3_reg_2_Data[1] io_Chan3_out_0_Cmd[0]=rules_4_io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1]=rules_4_io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2]=rules_4_io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0]=rules_4_io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1]=rules_4_io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0]=rules_4_io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1]=rules_4_io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2]=rules_4_io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0]=rules_4_io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1]=rules_4_io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0]=rules_4_io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1]=rules_4_io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2]=rules_4_io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0]=rules_4_io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1]=rules_4_io_Chan3_out_2_Data[1] io_CurCmd_in[0]=CurCmd_reg[0] io_CurCmd_in[1]=CurCmd_reg[1] io_CurCmd_in[2]=CurCmd_reg[2] io_CurCmd_out[0]=rules_4_io_CurCmd_out[0] io_CurCmd_out[1]=rules_4_io_CurCmd_out[1] io_CurCmd_out[2]=rules_4_io_CurCmd_out[2] io_CurPtr_in[0]=CurPtr_reg[0] io_CurPtr_in[1]=CurPtr_reg[1] io_CurPtr_out[0]=rules_4_io_CurPtr_out[0] io_CurPtr_out[1]=rules_4_io_CurPtr_out[1] io_ExGntd_in=ExGntd_reg io_ExGntd_out=rules_4_io_ExGntd_out io_InvSet_in_0=InvSet_reg_0 io_InvSet_in_1=InvSet_reg_1 io_InvSet_in_2=InvSet_reg_2 io_InvSet_out_0=rules_4_io_InvSet_out_0 io_InvSet_out_1=rules_4_io_InvSet_out_1 io_InvSet_out_2=rules_4_io_InvSet_out_2 io_MemData_in[0]=MemData_reg[0] io_MemData_in[1]=MemData_reg[1] io_MemData_out[0]=rules_4_io_MemData_out[0] io_MemData_out[1]=rules_4_io_MemData_out[1] io_ShrSet_in_0=ShrSet_reg_0 io_ShrSet_in_1=ShrSet_reg_1 io_ShrSet_in_2=ShrSet_reg_2 io_ShrSet_out_0=rules_4_io_ShrSet_out_0 io_ShrSet_out_1=rules_4_io_ShrSet_out_1 io_ShrSet_out_2=rules_4_io_ShrSet_out_2 io_en_r=_T_8
.subckt SendReqS_1 io_AuxData_in[0]=AuxData_reg[0] io_AuxData_in[1]=AuxData_reg[1] io_AuxData_out[0]=rules_5_io_AuxData_out[0] io_AuxData_out[1]=rules_5_io_AuxData_out[1] io_Cache_in_0_Data[0]=Cache_reg_0_Data[0] io_Cache_in_0_Data[1]=Cache_reg_0_Data[1] io_Cache_in_0_State[0]=Cache_reg_0_State[0] io_Cache_in_0_State[1]=Cache_reg_0_State[1] io_Cache_in_1_Data[0]=Cache_reg_1_Data[0] io_Cache_in_1_Data[1]=Cache_reg_1_Data[1] io_Cache_in_1_State[0]=Cache_reg_1_State[0] io_Cache_in_1_State[1]=Cache_reg_1_State[1] io_Cache_in_2_Data[0]=Cache_reg_2_Data[0] io_Cache_in_2_Data[1]=Cache_reg_2_Data[1] io_Cache_in_2_State[0]=Cache_reg_2_State[0] io_Cache_in_2_State[1]=Cache_reg_2_State[1] io_Cache_out_0_Data[0]=rules_5_io_Cache_out_0_Data[0] io_Cache_out_0_Data[1]=rules_5_io_Cache_out_0_Data[1] io_Cache_out_0_State[0]=rules_5_io_Cache_out_0_State[0] io_Cache_out_0_State[1]=rules_5_io_Cache_out_0_State[1] io_Cache_out_1_Data[0]=rules_5_io_Cache_out_1_Data[0] io_Cache_out_1_Data[1]=rules_5_io_Cache_out_1_Data[1] io_Cache_out_1_State[0]=rules_5_io_Cache_out_1_State[0] io_Cache_out_1_State[1]=rules_5_io_Cache_out_1_State[1] io_Cache_out_2_Data[0]=rules_5_io_Cache_out_2_Data[0] io_Cache_out_2_Data[1]=rules_5_io_Cache_out_2_Data[1] io_Cache_out_2_State[0]=rules_5_io_Cache_out_2_State[0] io_Cache_out_2_State[1]=rules_5_io_Cache_out_2_State[1] io_Chan1_in_0_Cmd[0]=Chan1_reg_0_Cmd[0] io_Chan1_in_0_Cmd[1]=Chan1_reg_0_Cmd[1] io_Chan1_in_0_Cmd[2]=Chan1_reg_0_Cmd[2] io_Chan1_in_0_Data[0]=Chan1_reg_0_Data[0] io_Chan1_in_0_Data[1]=Chan1_reg_0_Data[1] io_Chan1_in_1_Cmd[0]=Chan1_reg_1_Cmd[0] io_Chan1_in_1_Cmd[1]=Chan1_reg_1_Cmd[1] io_Chan1_in_1_Cmd[2]=Chan1_reg_1_Cmd[2] io_Chan1_in_1_Data[0]=Chan1_reg_1_Data[0] io_Chan1_in_1_Data[1]=Chan1_reg_1_Data[1] io_Chan1_in_2_Cmd[0]=Chan1_reg_2_Cmd[0] io_Chan1_in_2_Cmd[1]=Chan1_reg_2_Cmd[1] io_Chan1_in_2_Cmd[2]=Chan1_reg_2_Cmd[2] io_Chan1_in_2_Data[0]=Chan1_reg_2_Data[0] io_Chan1_in_2_Data[1]=Chan1_reg_2_Data[1] io_Chan1_out_0_Cmd[0]=rules_5_io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1]=rules_5_io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2]=rules_5_io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0]=rules_5_io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1]=rules_5_io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0]=rules_5_io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1]=rules_5_io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2]=rules_5_io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0]=rules_5_io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1]=rules_5_io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0]=rules_5_io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1]=rules_5_io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2]=rules_5_io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0]=rules_5_io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1]=rules_5_io_Chan1_out_2_Data[1] io_Chan2_in_0_Cmd[0]=Chan2_reg_0_Cmd[0] io_Chan2_in_0_Cmd[1]=Chan2_reg_0_Cmd[1] io_Chan2_in_0_Cmd[2]=Chan2_reg_0_Cmd[2] io_Chan2_in_0_Data[0]=Chan2_reg_0_Data[0] io_Chan2_in_0_Data[1]=Chan2_reg_0_Data[1] io_Chan2_in_1_Cmd[0]=Chan2_reg_1_Cmd[0] io_Chan2_in_1_Cmd[1]=Chan2_reg_1_Cmd[1] io_Chan2_in_1_Cmd[2]=Chan2_reg_1_Cmd[2] io_Chan2_in_1_Data[0]=Chan2_reg_1_Data[0] io_Chan2_in_1_Data[1]=Chan2_reg_1_Data[1] io_Chan2_in_2_Cmd[0]=Chan2_reg_2_Cmd[0] io_Chan2_in_2_Cmd[1]=Chan2_reg_2_Cmd[1] io_Chan2_in_2_Cmd[2]=Chan2_reg_2_Cmd[2] io_Chan2_in_2_Data[0]=Chan2_reg_2_Data[0] io_Chan2_in_2_Data[1]=Chan2_reg_2_Data[1] io_Chan2_out_0_Cmd[0]=rules_5_io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1]=rules_5_io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2]=rules_5_io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0]=rules_5_io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1]=rules_5_io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0]=rules_5_io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1]=rules_5_io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2]=rules_5_io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0]=rules_5_io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1]=rules_5_io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0]=rules_5_io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1]=rules_5_io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2]=rules_5_io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0]=rules_5_io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1]=rules_5_io_Chan2_out_2_Data[1] io_Chan3_in_0_Cmd[0]=Chan3_reg_0_Cmd[0] io_Chan3_in_0_Cmd[1]=Chan3_reg_0_Cmd[1] io_Chan3_in_0_Cmd[2]=Chan3_reg_0_Cmd[2] io_Chan3_in_0_Data[0]=Chan3_reg_0_Data[0] io_Chan3_in_0_Data[1]=Chan3_reg_0_Data[1] io_Chan3_in_1_Cmd[0]=Chan3_reg_1_Cmd[0] io_Chan3_in_1_Cmd[1]=Chan3_reg_1_Cmd[1] io_Chan3_in_1_Cmd[2]=Chan3_reg_1_Cmd[2] io_Chan3_in_1_Data[0]=Chan3_reg_1_Data[0] io_Chan3_in_1_Data[1]=Chan3_reg_1_Data[1] io_Chan3_in_2_Cmd[0]=Chan3_reg_2_Cmd[0] io_Chan3_in_2_Cmd[1]=Chan3_reg_2_Cmd[1] io_Chan3_in_2_Cmd[2]=Chan3_reg_2_Cmd[2] io_Chan3_in_2_Data[0]=Chan3_reg_2_Data[0] io_Chan3_in_2_Data[1]=Chan3_reg_2_Data[1] io_Chan3_out_0_Cmd[0]=rules_5_io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1]=rules_5_io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2]=rules_5_io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0]=rules_5_io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1]=rules_5_io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0]=rules_5_io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1]=rules_5_io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2]=rules_5_io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0]=rules_5_io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1]=rules_5_io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0]=rules_5_io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1]=rules_5_io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2]=rules_5_io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0]=rules_5_io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1]=rules_5_io_Chan3_out_2_Data[1] io_CurCmd_in[0]=CurCmd_reg[0] io_CurCmd_in[1]=CurCmd_reg[1] io_CurCmd_in[2]=CurCmd_reg[2] io_CurCmd_out[0]=rules_5_io_CurCmd_out[0] io_CurCmd_out[1]=rules_5_io_CurCmd_out[1] io_CurCmd_out[2]=rules_5_io_CurCmd_out[2] io_CurPtr_in[0]=CurPtr_reg[0] io_CurPtr_in[1]=CurPtr_reg[1] io_CurPtr_out[0]=rules_5_io_CurPtr_out[0] io_CurPtr_out[1]=rules_5_io_CurPtr_out[1] io_ExGntd_in=ExGntd_reg io_ExGntd_out=rules_5_io_ExGntd_out io_InvSet_in_0=InvSet_reg_0 io_InvSet_in_1=InvSet_reg_1 io_InvSet_in_2=InvSet_reg_2 io_InvSet_out_0=rules_5_io_InvSet_out_0 io_InvSet_out_1=rules_5_io_InvSet_out_1 io_InvSet_out_2=rules_5_io_InvSet_out_2 io_MemData_in[0]=MemData_reg[0] io_MemData_in[1]=MemData_reg[1] io_MemData_out[0]=rules_5_io_MemData_out[0] io_MemData_out[1]=rules_5_io_MemData_out[1] io_ShrSet_in_0=ShrSet_reg_0 io_ShrSet_in_1=ShrSet_reg_1 io_ShrSet_in_2=ShrSet_reg_2 io_ShrSet_out_0=rules_5_io_ShrSet_out_0 io_ShrSet_out_1=rules_5_io_ShrSet_out_1 io_ShrSet_out_2=rules_5_io_ShrSet_out_2 io_en_r=_T_10
.subckt SendReqE io_AuxData_in[0]=AuxData_reg[0] io_AuxData_in[1]=AuxData_reg[1] io_AuxData_out[0]=rules_6_io_AuxData_out[0] io_AuxData_out[1]=rules_6_io_AuxData_out[1] io_Cache_in_0_Data[0]=Cache_reg_0_Data[0] io_Cache_in_0_Data[1]=Cache_reg_0_Data[1] io_Cache_in_0_State[0]=Cache_reg_0_State[0] io_Cache_in_0_State[1]=Cache_reg_0_State[1] io_Cache_in_1_Data[0]=Cache_reg_1_Data[0] io_Cache_in_1_Data[1]=Cache_reg_1_Data[1] io_Cache_in_1_State[0]=Cache_reg_1_State[0] io_Cache_in_1_State[1]=Cache_reg_1_State[1] io_Cache_in_2_Data[0]=Cache_reg_2_Data[0] io_Cache_in_2_Data[1]=Cache_reg_2_Data[1] io_Cache_in_2_State[0]=Cache_reg_2_State[0] io_Cache_in_2_State[1]=Cache_reg_2_State[1] io_Cache_out_0_Data[0]=rules_6_io_Cache_out_0_Data[0] io_Cache_out_0_Data[1]=rules_6_io_Cache_out_0_Data[1] io_Cache_out_0_State[0]=rules_6_io_Cache_out_0_State[0] io_Cache_out_0_State[1]=rules_6_io_Cache_out_0_State[1] io_Cache_out_1_Data[0]=rules_6_io_Cache_out_1_Data[0] io_Cache_out_1_Data[1]=rules_6_io_Cache_out_1_Data[1] io_Cache_out_1_State[0]=rules_6_io_Cache_out_1_State[0] io_Cache_out_1_State[1]=rules_6_io_Cache_out_1_State[1] io_Cache_out_2_Data[0]=rules_6_io_Cache_out_2_Data[0] io_Cache_out_2_Data[1]=rules_6_io_Cache_out_2_Data[1] io_Cache_out_2_State[0]=rules_6_io_Cache_out_2_State[0] io_Cache_out_2_State[1]=rules_6_io_Cache_out_2_State[1] io_Chan1_in_0_Cmd[0]=Chan1_reg_0_Cmd[0] io_Chan1_in_0_Cmd[1]=Chan1_reg_0_Cmd[1] io_Chan1_in_0_Cmd[2]=Chan1_reg_0_Cmd[2] io_Chan1_in_0_Data[0]=Chan1_reg_0_Data[0] io_Chan1_in_0_Data[1]=Chan1_reg_0_Data[1] io_Chan1_in_1_Cmd[0]=Chan1_reg_1_Cmd[0] io_Chan1_in_1_Cmd[1]=Chan1_reg_1_Cmd[1] io_Chan1_in_1_Cmd[2]=Chan1_reg_1_Cmd[2] io_Chan1_in_1_Data[0]=Chan1_reg_1_Data[0] io_Chan1_in_1_Data[1]=Chan1_reg_1_Data[1] io_Chan1_in_2_Cmd[0]=Chan1_reg_2_Cmd[0] io_Chan1_in_2_Cmd[1]=Chan1_reg_2_Cmd[1] io_Chan1_in_2_Cmd[2]=Chan1_reg_2_Cmd[2] io_Chan1_in_2_Data[0]=Chan1_reg_2_Data[0] io_Chan1_in_2_Data[1]=Chan1_reg_2_Data[1] io_Chan1_out_0_Cmd[0]=rules_6_io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1]=rules_6_io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2]=rules_6_io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0]=rules_6_io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1]=rules_6_io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0]=rules_6_io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1]=rules_6_io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2]=rules_6_io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0]=rules_6_io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1]=rules_6_io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0]=rules_6_io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1]=rules_6_io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2]=rules_6_io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0]=rules_6_io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1]=rules_6_io_Chan1_out_2_Data[1] io_Chan2_in_0_Cmd[0]=Chan2_reg_0_Cmd[0] io_Chan2_in_0_Cmd[1]=Chan2_reg_0_Cmd[1] io_Chan2_in_0_Cmd[2]=Chan2_reg_0_Cmd[2] io_Chan2_in_0_Data[0]=Chan2_reg_0_Data[0] io_Chan2_in_0_Data[1]=Chan2_reg_0_Data[1] io_Chan2_in_1_Cmd[0]=Chan2_reg_1_Cmd[0] io_Chan2_in_1_Cmd[1]=Chan2_reg_1_Cmd[1] io_Chan2_in_1_Cmd[2]=Chan2_reg_1_Cmd[2] io_Chan2_in_1_Data[0]=Chan2_reg_1_Data[0] io_Chan2_in_1_Data[1]=Chan2_reg_1_Data[1] io_Chan2_in_2_Cmd[0]=Chan2_reg_2_Cmd[0] io_Chan2_in_2_Cmd[1]=Chan2_reg_2_Cmd[1] io_Chan2_in_2_Cmd[2]=Chan2_reg_2_Cmd[2] io_Chan2_in_2_Data[0]=Chan2_reg_2_Data[0] io_Chan2_in_2_Data[1]=Chan2_reg_2_Data[1] io_Chan2_out_0_Cmd[0]=rules_6_io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1]=rules_6_io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2]=rules_6_io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0]=rules_6_io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1]=rules_6_io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0]=rules_6_io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1]=rules_6_io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2]=rules_6_io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0]=rules_6_io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1]=rules_6_io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0]=rules_6_io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1]=rules_6_io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2]=rules_6_io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0]=rules_6_io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1]=rules_6_io_Chan2_out_2_Data[1] io_Chan3_in_0_Cmd[0]=Chan3_reg_0_Cmd[0] io_Chan3_in_0_Cmd[1]=Chan3_reg_0_Cmd[1] io_Chan3_in_0_Cmd[2]=Chan3_reg_0_Cmd[2] io_Chan3_in_0_Data[0]=Chan3_reg_0_Data[0] io_Chan3_in_0_Data[1]=Chan3_reg_0_Data[1] io_Chan3_in_1_Cmd[0]=Chan3_reg_1_Cmd[0] io_Chan3_in_1_Cmd[1]=Chan3_reg_1_Cmd[1] io_Chan3_in_1_Cmd[2]=Chan3_reg_1_Cmd[2] io_Chan3_in_1_Data[0]=Chan3_reg_1_Data[0] io_Chan3_in_1_Data[1]=Chan3_reg_1_Data[1] io_Chan3_in_2_Cmd[0]=Chan3_reg_2_Cmd[0] io_Chan3_in_2_Cmd[1]=Chan3_reg_2_Cmd[1] io_Chan3_in_2_Cmd[2]=Chan3_reg_2_Cmd[2] io_Chan3_in_2_Data[0]=Chan3_reg_2_Data[0] io_Chan3_in_2_Data[1]=Chan3_reg_2_Data[1] io_Chan3_out_0_Cmd[0]=rules_6_io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1]=rules_6_io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2]=rules_6_io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0]=rules_6_io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1]=rules_6_io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0]=rules_6_io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1]=rules_6_io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2]=rules_6_io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0]=rules_6_io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1]=rules_6_io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0]=rules_6_io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1]=rules_6_io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2]=rules_6_io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0]=rules_6_io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1]=rules_6_io_Chan3_out_2_Data[1] io_CurCmd_in[0]=CurCmd_reg[0] io_CurCmd_in[1]=CurCmd_reg[1] io_CurCmd_in[2]=CurCmd_reg[2] io_CurCmd_out[0]=rules_6_io_CurCmd_out[0] io_CurCmd_out[1]=rules_6_io_CurCmd_out[1] io_CurCmd_out[2]=rules_6_io_CurCmd_out[2] io_CurPtr_in[0]=CurPtr_reg[0] io_CurPtr_in[1]=CurPtr_reg[1] io_CurPtr_out[0]=rules_6_io_CurPtr_out[0] io_CurPtr_out[1]=rules_6_io_CurPtr_out[1] io_ExGntd_in=ExGntd_reg io_ExGntd_out=rules_6_io_ExGntd_out io_InvSet_in_0=InvSet_reg_0 io_InvSet_in_1=InvSet_reg_1 io_InvSet_in_2=InvSet_reg_2 io_InvSet_out_0=rules_6_io_InvSet_out_0 io_InvSet_out_1=rules_6_io_InvSet_out_1 io_InvSet_out_2=rules_6_io_InvSet_out_2 io_MemData_in[0]=MemData_reg[0] io_MemData_in[1]=MemData_reg[1] io_MemData_out[0]=rules_6_io_MemData_out[0] io_MemData_out[1]=rules_6_io_MemData_out[1] io_ShrSet_in_0=ShrSet_reg_0 io_ShrSet_in_1=ShrSet_reg_1 io_ShrSet_in_2=ShrSet_reg_2 io_ShrSet_out_0=rules_6_io_ShrSet_out_0 io_ShrSet_out_1=rules_6_io_ShrSet_out_1 io_ShrSet_out_2=rules_6_io_ShrSet_out_2 io_en_r=_T_12
.subckt SendReqE_1 io_AuxData_in[0]=AuxData_reg[0] io_AuxData_in[1]=AuxData_reg[1] io_AuxData_out[0]=rules_7_io_AuxData_out[0] io_AuxData_out[1]=rules_7_io_AuxData_out[1] io_Cache_in_0_Data[0]=Cache_reg_0_Data[0] io_Cache_in_0_Data[1]=Cache_reg_0_Data[1] io_Cache_in_0_State[0]=Cache_reg_0_State[0] io_Cache_in_0_State[1]=Cache_reg_0_State[1] io_Cache_in_1_Data[0]=Cache_reg_1_Data[0] io_Cache_in_1_Data[1]=Cache_reg_1_Data[1] io_Cache_in_1_State[0]=Cache_reg_1_State[0] io_Cache_in_1_State[1]=Cache_reg_1_State[1] io_Cache_in_2_Data[0]=Cache_reg_2_Data[0] io_Cache_in_2_Data[1]=Cache_reg_2_Data[1] io_Cache_in_2_State[0]=Cache_reg_2_State[0] io_Cache_in_2_State[1]=Cache_reg_2_State[1] io_Cache_out_0_Data[0]=rules_7_io_Cache_out_0_Data[0] io_Cache_out_0_Data[1]=rules_7_io_Cache_out_0_Data[1] io_Cache_out_0_State[0]=rules_7_io_Cache_out_0_State[0] io_Cache_out_0_State[1]=rules_7_io_Cache_out_0_State[1] io_Cache_out_1_Data[0]=rules_7_io_Cache_out_1_Data[0] io_Cache_out_1_Data[1]=rules_7_io_Cache_out_1_Data[1] io_Cache_out_1_State[0]=rules_7_io_Cache_out_1_State[0] io_Cache_out_1_State[1]=rules_7_io_Cache_out_1_State[1] io_Cache_out_2_Data[0]=rules_7_io_Cache_out_2_Data[0] io_Cache_out_2_Data[1]=rules_7_io_Cache_out_2_Data[1] io_Cache_out_2_State[0]=rules_7_io_Cache_out_2_State[0] io_Cache_out_2_State[1]=rules_7_io_Cache_out_2_State[1] io_Chan1_in_0_Cmd[0]=Chan1_reg_0_Cmd[0] io_Chan1_in_0_Cmd[1]=Chan1_reg_0_Cmd[1] io_Chan1_in_0_Cmd[2]=Chan1_reg_0_Cmd[2] io_Chan1_in_0_Data[0]=Chan1_reg_0_Data[0] io_Chan1_in_0_Data[1]=Chan1_reg_0_Data[1] io_Chan1_in_1_Cmd[0]=Chan1_reg_1_Cmd[0] io_Chan1_in_1_Cmd[1]=Chan1_reg_1_Cmd[1] io_Chan1_in_1_Cmd[2]=Chan1_reg_1_Cmd[2] io_Chan1_in_1_Data[0]=Chan1_reg_1_Data[0] io_Chan1_in_1_Data[1]=Chan1_reg_1_Data[1] io_Chan1_in_2_Cmd[0]=Chan1_reg_2_Cmd[0] io_Chan1_in_2_Cmd[1]=Chan1_reg_2_Cmd[1] io_Chan1_in_2_Cmd[2]=Chan1_reg_2_Cmd[2] io_Chan1_in_2_Data[0]=Chan1_reg_2_Data[0] io_Chan1_in_2_Data[1]=Chan1_reg_2_Data[1] io_Chan1_out_0_Cmd[0]=rules_7_io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1]=rules_7_io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2]=rules_7_io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0]=rules_7_io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1]=rules_7_io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0]=rules_7_io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1]=rules_7_io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2]=rules_7_io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0]=rules_7_io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1]=rules_7_io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0]=rules_7_io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1]=rules_7_io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2]=rules_7_io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0]=rules_7_io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1]=rules_7_io_Chan1_out_2_Data[1] io_Chan2_in_0_Cmd[0]=Chan2_reg_0_Cmd[0] io_Chan2_in_0_Cmd[1]=Chan2_reg_0_Cmd[1] io_Chan2_in_0_Cmd[2]=Chan2_reg_0_Cmd[2] io_Chan2_in_0_Data[0]=Chan2_reg_0_Data[0] io_Chan2_in_0_Data[1]=Chan2_reg_0_Data[1] io_Chan2_in_1_Cmd[0]=Chan2_reg_1_Cmd[0] io_Chan2_in_1_Cmd[1]=Chan2_reg_1_Cmd[1] io_Chan2_in_1_Cmd[2]=Chan2_reg_1_Cmd[2] io_Chan2_in_1_Data[0]=Chan2_reg_1_Data[0] io_Chan2_in_1_Data[1]=Chan2_reg_1_Data[1] io_Chan2_in_2_Cmd[0]=Chan2_reg_2_Cmd[0] io_Chan2_in_2_Cmd[1]=Chan2_reg_2_Cmd[1] io_Chan2_in_2_Cmd[2]=Chan2_reg_2_Cmd[2] io_Chan2_in_2_Data[0]=Chan2_reg_2_Data[0] io_Chan2_in_2_Data[1]=Chan2_reg_2_Data[1] io_Chan2_out_0_Cmd[0]=rules_7_io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1]=rules_7_io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2]=rules_7_io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0]=rules_7_io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1]=rules_7_io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0]=rules_7_io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1]=rules_7_io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2]=rules_7_io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0]=rules_7_io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1]=rules_7_io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0]=rules_7_io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1]=rules_7_io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2]=rules_7_io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0]=rules_7_io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1]=rules_7_io_Chan2_out_2_Data[1] io_Chan3_in_0_Cmd[0]=Chan3_reg_0_Cmd[0] io_Chan3_in_0_Cmd[1]=Chan3_reg_0_Cmd[1] io_Chan3_in_0_Cmd[2]=Chan3_reg_0_Cmd[2] io_Chan3_in_0_Data[0]=Chan3_reg_0_Data[0] io_Chan3_in_0_Data[1]=Chan3_reg_0_Data[1] io_Chan3_in_1_Cmd[0]=Chan3_reg_1_Cmd[0] io_Chan3_in_1_Cmd[1]=Chan3_reg_1_Cmd[1] io_Chan3_in_1_Cmd[2]=Chan3_reg_1_Cmd[2] io_Chan3_in_1_Data[0]=Chan3_reg_1_Data[0] io_Chan3_in_1_Data[1]=Chan3_reg_1_Data[1] io_Chan3_in_2_Cmd[0]=Chan3_reg_2_Cmd[0] io_Chan3_in_2_Cmd[1]=Chan3_reg_2_Cmd[1] io_Chan3_in_2_Cmd[2]=Chan3_reg_2_Cmd[2] io_Chan3_in_2_Data[0]=Chan3_reg_2_Data[0] io_Chan3_in_2_Data[1]=Chan3_reg_2_Data[1] io_Chan3_out_0_Cmd[0]=rules_7_io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1]=rules_7_io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2]=rules_7_io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0]=rules_7_io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1]=rules_7_io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0]=rules_7_io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1]=rules_7_io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2]=rules_7_io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0]=rules_7_io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1]=rules_7_io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0]=rules_7_io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1]=rules_7_io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2]=rules_7_io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0]=rules_7_io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1]=rules_7_io_Chan3_out_2_Data[1] io_CurCmd_in[0]=CurCmd_reg[0] io_CurCmd_in[1]=CurCmd_reg[1] io_CurCmd_in[2]=CurCmd_reg[2] io_CurCmd_out[0]=rules_7_io_CurCmd_out[0] io_CurCmd_out[1]=rules_7_io_CurCmd_out[1] io_CurCmd_out[2]=rules_7_io_CurCmd_out[2] io_CurPtr_in[0]=CurPtr_reg[0] io_CurPtr_in[1]=CurPtr_reg[1] io_CurPtr_out[0]=rules_7_io_CurPtr_out[0] io_CurPtr_out[1]=rules_7_io_CurPtr_out[1] io_ExGntd_in=ExGntd_reg io_ExGntd_out=rules_7_io_ExGntd_out io_InvSet_in_0=InvSet_reg_0 io_InvSet_in_1=InvSet_reg_1 io_InvSet_in_2=InvSet_reg_2 io_InvSet_out_0=rules_7_io_InvSet_out_0 io_InvSet_out_1=rules_7_io_InvSet_out_1 io_InvSet_out_2=rules_7_io_InvSet_out_2 io_MemData_in[0]=MemData_reg[0] io_MemData_in[1]=MemData_reg[1] io_MemData_out[0]=rules_7_io_MemData_out[0] io_MemData_out[1]=rules_7_io_MemData_out[1] io_ShrSet_in_0=ShrSet_reg_0 io_ShrSet_in_1=ShrSet_reg_1 io_ShrSet_in_2=ShrSet_reg_2 io_ShrSet_out_0=rules_7_io_ShrSet_out_0 io_ShrSet_out_1=rules_7_io_ShrSet_out_1 io_ShrSet_out_2=rules_7_io_ShrSet_out_2 io_en_r=_T_14
.subckt RecvReqS io_AuxData_in[0]=AuxData_reg[0] io_AuxData_in[1]=AuxData_reg[1] io_AuxData_out[0]=rules_8_io_AuxData_out[0] io_AuxData_out[1]=rules_8_io_AuxData_out[1] io_Cache_in_0_Data[0]=Cache_reg_0_Data[0] io_Cache_in_0_Data[1]=Cache_reg_0_Data[1] io_Cache_in_0_State[0]=Cache_reg_0_State[0] io_Cache_in_0_State[1]=Cache_reg_0_State[1] io_Cache_in_1_Data[0]=Cache_reg_1_Data[0] io_Cache_in_1_Data[1]=Cache_reg_1_Data[1] io_Cache_in_1_State[0]=Cache_reg_1_State[0] io_Cache_in_1_State[1]=Cache_reg_1_State[1] io_Cache_in_2_Data[0]=Cache_reg_2_Data[0] io_Cache_in_2_Data[1]=Cache_reg_2_Data[1] io_Cache_in_2_State[0]=Cache_reg_2_State[0] io_Cache_in_2_State[1]=Cache_reg_2_State[1] io_Cache_out_0_Data[0]=rules_8_io_Cache_out_0_Data[0] io_Cache_out_0_Data[1]=rules_8_io_Cache_out_0_Data[1] io_Cache_out_0_State[0]=rules_8_io_Cache_out_0_State[0] io_Cache_out_0_State[1]=rules_8_io_Cache_out_0_State[1] io_Cache_out_1_Data[0]=rules_8_io_Cache_out_1_Data[0] io_Cache_out_1_Data[1]=rules_8_io_Cache_out_1_Data[1] io_Cache_out_1_State[0]=rules_8_io_Cache_out_1_State[0] io_Cache_out_1_State[1]=rules_8_io_Cache_out_1_State[1] io_Cache_out_2_Data[0]=rules_8_io_Cache_out_2_Data[0] io_Cache_out_2_Data[1]=rules_8_io_Cache_out_2_Data[1] io_Cache_out_2_State[0]=rules_8_io_Cache_out_2_State[0] io_Cache_out_2_State[1]=rules_8_io_Cache_out_2_State[1] io_Chan1_in_0_Cmd[0]=Chan1_reg_0_Cmd[0] io_Chan1_in_0_Cmd[1]=Chan1_reg_0_Cmd[1] io_Chan1_in_0_Cmd[2]=Chan1_reg_0_Cmd[2] io_Chan1_in_0_Data[0]=Chan1_reg_0_Data[0] io_Chan1_in_0_Data[1]=Chan1_reg_0_Data[1] io_Chan1_in_1_Cmd[0]=Chan1_reg_1_Cmd[0] io_Chan1_in_1_Cmd[1]=Chan1_reg_1_Cmd[1] io_Chan1_in_1_Cmd[2]=Chan1_reg_1_Cmd[2] io_Chan1_in_1_Data[0]=Chan1_reg_1_Data[0] io_Chan1_in_1_Data[1]=Chan1_reg_1_Data[1] io_Chan1_in_2_Cmd[0]=Chan1_reg_2_Cmd[0] io_Chan1_in_2_Cmd[1]=Chan1_reg_2_Cmd[1] io_Chan1_in_2_Cmd[2]=Chan1_reg_2_Cmd[2] io_Chan1_in_2_Data[0]=Chan1_reg_2_Data[0] io_Chan1_in_2_Data[1]=Chan1_reg_2_Data[1] io_Chan1_out_0_Cmd[0]=rules_8_io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1]=rules_8_io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2]=rules_8_io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0]=rules_8_io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1]=rules_8_io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0]=rules_8_io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1]=rules_8_io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2]=rules_8_io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0]=rules_8_io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1]=rules_8_io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0]=rules_8_io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1]=rules_8_io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2]=rules_8_io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0]=rules_8_io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1]=rules_8_io_Chan1_out_2_Data[1] io_Chan2_in_0_Cmd[0]=Chan2_reg_0_Cmd[0] io_Chan2_in_0_Cmd[1]=Chan2_reg_0_Cmd[1] io_Chan2_in_0_Cmd[2]=Chan2_reg_0_Cmd[2] io_Chan2_in_0_Data[0]=Chan2_reg_0_Data[0] io_Chan2_in_0_Data[1]=Chan2_reg_0_Data[1] io_Chan2_in_1_Cmd[0]=Chan2_reg_1_Cmd[0] io_Chan2_in_1_Cmd[1]=Chan2_reg_1_Cmd[1] io_Chan2_in_1_Cmd[2]=Chan2_reg_1_Cmd[2] io_Chan2_in_1_Data[0]=Chan2_reg_1_Data[0] io_Chan2_in_1_Data[1]=Chan2_reg_1_Data[1] io_Chan2_in_2_Cmd[0]=Chan2_reg_2_Cmd[0] io_Chan2_in_2_Cmd[1]=Chan2_reg_2_Cmd[1] io_Chan2_in_2_Cmd[2]=Chan2_reg_2_Cmd[2] io_Chan2_in_2_Data[0]=Chan2_reg_2_Data[0] io_Chan2_in_2_Data[1]=Chan2_reg_2_Data[1] io_Chan2_out_0_Cmd[0]=rules_8_io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1]=rules_8_io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2]=rules_8_io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0]=rules_8_io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1]=rules_8_io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0]=rules_8_io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1]=rules_8_io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2]=rules_8_io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0]=rules_8_io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1]=rules_8_io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0]=rules_8_io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1]=rules_8_io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2]=rules_8_io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0]=rules_8_io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1]=rules_8_io_Chan2_out_2_Data[1] io_Chan3_in_0_Cmd[0]=Chan3_reg_0_Cmd[0] io_Chan3_in_0_Cmd[1]=Chan3_reg_0_Cmd[1] io_Chan3_in_0_Cmd[2]=Chan3_reg_0_Cmd[2] io_Chan3_in_0_Data[0]=Chan3_reg_0_Data[0] io_Chan3_in_0_Data[1]=Chan3_reg_0_Data[1] io_Chan3_in_1_Cmd[0]=Chan3_reg_1_Cmd[0] io_Chan3_in_1_Cmd[1]=Chan3_reg_1_Cmd[1] io_Chan3_in_1_Cmd[2]=Chan3_reg_1_Cmd[2] io_Chan3_in_1_Data[0]=Chan3_reg_1_Data[0] io_Chan3_in_1_Data[1]=Chan3_reg_1_Data[1] io_Chan3_in_2_Cmd[0]=Chan3_reg_2_Cmd[0] io_Chan3_in_2_Cmd[1]=Chan3_reg_2_Cmd[1] io_Chan3_in_2_Cmd[2]=Chan3_reg_2_Cmd[2] io_Chan3_in_2_Data[0]=Chan3_reg_2_Data[0] io_Chan3_in_2_Data[1]=Chan3_reg_2_Data[1] io_Chan3_out_0_Cmd[0]=rules_8_io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1]=rules_8_io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2]=rules_8_io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0]=rules_8_io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1]=rules_8_io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0]=rules_8_io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1]=rules_8_io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2]=rules_8_io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0]=rules_8_io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1]=rules_8_io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0]=rules_8_io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1]=rules_8_io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2]=rules_8_io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0]=rules_8_io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1]=rules_8_io_Chan3_out_2_Data[1] io_CurCmd_in[0]=CurCmd_reg[0] io_CurCmd_in[1]=CurCmd_reg[1] io_CurCmd_in[2]=CurCmd_reg[2] io_CurCmd_out[0]=rules_8_io_CurCmd_out[0] io_CurCmd_out[1]=rules_8_io_CurCmd_out[1] io_CurCmd_out[2]=rules_8_io_CurCmd_out[2] io_CurPtr_in[0]=CurPtr_reg[0] io_CurPtr_in[1]=CurPtr_reg[1] io_CurPtr_out[0]=rules_8_io_CurPtr_out[0] io_CurPtr_out[1]=rules_8_io_CurPtr_out[1] io_ExGntd_in=ExGntd_reg io_ExGntd_out=rules_8_io_ExGntd_out io_InvSet_in_0=InvSet_reg_0 io_InvSet_in_1=InvSet_reg_1 io_InvSet_in_2=InvSet_reg_2 io_InvSet_out_0=rules_8_io_InvSet_out_0 io_InvSet_out_1=rules_8_io_InvSet_out_1 io_InvSet_out_2=rules_8_io_InvSet_out_2 io_MemData_in[0]=MemData_reg[0] io_MemData_in[1]=MemData_reg[1] io_MemData_out[0]=rules_8_io_MemData_out[0] io_MemData_out[1]=rules_8_io_MemData_out[1] io_ShrSet_in_0=ShrSet_reg_0 io_ShrSet_in_1=ShrSet_reg_1 io_ShrSet_in_2=ShrSet_reg_2 io_ShrSet_out_0=rules_8_io_ShrSet_out_0 io_ShrSet_out_1=rules_8_io_ShrSet_out_1 io_ShrSet_out_2=rules_8_io_ShrSet_out_2 io_en_r=_T_16
.subckt RecvReqS_1 io_AuxData_in[0]=AuxData_reg[0] io_AuxData_in[1]=AuxData_reg[1] io_AuxData_out[0]=rules_9_io_AuxData_out[0] io_AuxData_out[1]=rules_9_io_AuxData_out[1] io_Cache_in_0_Data[0]=Cache_reg_0_Data[0] io_Cache_in_0_Data[1]=Cache_reg_0_Data[1] io_Cache_in_0_State[0]=Cache_reg_0_State[0] io_Cache_in_0_State[1]=Cache_reg_0_State[1] io_Cache_in_1_Data[0]=Cache_reg_1_Data[0] io_Cache_in_1_Data[1]=Cache_reg_1_Data[1] io_Cache_in_1_State[0]=Cache_reg_1_State[0] io_Cache_in_1_State[1]=Cache_reg_1_State[1] io_Cache_in_2_Data[0]=Cache_reg_2_Data[0] io_Cache_in_2_Data[1]=Cache_reg_2_Data[1] io_Cache_in_2_State[0]=Cache_reg_2_State[0] io_Cache_in_2_State[1]=Cache_reg_2_State[1] io_Cache_out_0_Data[0]=rules_9_io_Cache_out_0_Data[0] io_Cache_out_0_Data[1]=rules_9_io_Cache_out_0_Data[1] io_Cache_out_0_State[0]=rules_9_io_Cache_out_0_State[0] io_Cache_out_0_State[1]=rules_9_io_Cache_out_0_State[1] io_Cache_out_1_Data[0]=rules_9_io_Cache_out_1_Data[0] io_Cache_out_1_Data[1]=rules_9_io_Cache_out_1_Data[1] io_Cache_out_1_State[0]=rules_9_io_Cache_out_1_State[0] io_Cache_out_1_State[1]=rules_9_io_Cache_out_1_State[1] io_Cache_out_2_Data[0]=rules_9_io_Cache_out_2_Data[0] io_Cache_out_2_Data[1]=rules_9_io_Cache_out_2_Data[1] io_Cache_out_2_State[0]=rules_9_io_Cache_out_2_State[0] io_Cache_out_2_State[1]=rules_9_io_Cache_out_2_State[1] io_Chan1_in_0_Cmd[0]=Chan1_reg_0_Cmd[0] io_Chan1_in_0_Cmd[1]=Chan1_reg_0_Cmd[1] io_Chan1_in_0_Cmd[2]=Chan1_reg_0_Cmd[2] io_Chan1_in_0_Data[0]=Chan1_reg_0_Data[0] io_Chan1_in_0_Data[1]=Chan1_reg_0_Data[1] io_Chan1_in_1_Cmd[0]=Chan1_reg_1_Cmd[0] io_Chan1_in_1_Cmd[1]=Chan1_reg_1_Cmd[1] io_Chan1_in_1_Cmd[2]=Chan1_reg_1_Cmd[2] io_Chan1_in_1_Data[0]=Chan1_reg_1_Data[0] io_Chan1_in_1_Data[1]=Chan1_reg_1_Data[1] io_Chan1_in_2_Cmd[0]=Chan1_reg_2_Cmd[0] io_Chan1_in_2_Cmd[1]=Chan1_reg_2_Cmd[1] io_Chan1_in_2_Cmd[2]=Chan1_reg_2_Cmd[2] io_Chan1_in_2_Data[0]=Chan1_reg_2_Data[0] io_Chan1_in_2_Data[1]=Chan1_reg_2_Data[1] io_Chan1_out_0_Cmd[0]=rules_9_io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1]=rules_9_io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2]=rules_9_io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0]=rules_9_io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1]=rules_9_io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0]=rules_9_io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1]=rules_9_io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2]=rules_9_io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0]=rules_9_io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1]=rules_9_io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0]=rules_9_io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1]=rules_9_io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2]=rules_9_io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0]=rules_9_io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1]=rules_9_io_Chan1_out_2_Data[1] io_Chan2_in_0_Cmd[0]=Chan2_reg_0_Cmd[0] io_Chan2_in_0_Cmd[1]=Chan2_reg_0_Cmd[1] io_Chan2_in_0_Cmd[2]=Chan2_reg_0_Cmd[2] io_Chan2_in_0_Data[0]=Chan2_reg_0_Data[0] io_Chan2_in_0_Data[1]=Chan2_reg_0_Data[1] io_Chan2_in_1_Cmd[0]=Chan2_reg_1_Cmd[0] io_Chan2_in_1_Cmd[1]=Chan2_reg_1_Cmd[1] io_Chan2_in_1_Cmd[2]=Chan2_reg_1_Cmd[2] io_Chan2_in_1_Data[0]=Chan2_reg_1_Data[0] io_Chan2_in_1_Data[1]=Chan2_reg_1_Data[1] io_Chan2_in_2_Cmd[0]=Chan2_reg_2_Cmd[0] io_Chan2_in_2_Cmd[1]=Chan2_reg_2_Cmd[1] io_Chan2_in_2_Cmd[2]=Chan2_reg_2_Cmd[2] io_Chan2_in_2_Data[0]=Chan2_reg_2_Data[0] io_Chan2_in_2_Data[1]=Chan2_reg_2_Data[1] io_Chan2_out_0_Cmd[0]=rules_9_io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1]=rules_9_io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2]=rules_9_io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0]=rules_9_io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1]=rules_9_io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0]=rules_9_io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1]=rules_9_io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2]=rules_9_io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0]=rules_9_io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1]=rules_9_io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0]=rules_9_io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1]=rules_9_io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2]=rules_9_io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0]=rules_9_io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1]=rules_9_io_Chan2_out_2_Data[1] io_Chan3_in_0_Cmd[0]=Chan3_reg_0_Cmd[0] io_Chan3_in_0_Cmd[1]=Chan3_reg_0_Cmd[1] io_Chan3_in_0_Cmd[2]=Chan3_reg_0_Cmd[2] io_Chan3_in_0_Data[0]=Chan3_reg_0_Data[0] io_Chan3_in_0_Data[1]=Chan3_reg_0_Data[1] io_Chan3_in_1_Cmd[0]=Chan3_reg_1_Cmd[0] io_Chan3_in_1_Cmd[1]=Chan3_reg_1_Cmd[1] io_Chan3_in_1_Cmd[2]=Chan3_reg_1_Cmd[2] io_Chan3_in_1_Data[0]=Chan3_reg_1_Data[0] io_Chan3_in_1_Data[1]=Chan3_reg_1_Data[1] io_Chan3_in_2_Cmd[0]=Chan3_reg_2_Cmd[0] io_Chan3_in_2_Cmd[1]=Chan3_reg_2_Cmd[1] io_Chan3_in_2_Cmd[2]=Chan3_reg_2_Cmd[2] io_Chan3_in_2_Data[0]=Chan3_reg_2_Data[0] io_Chan3_in_2_Data[1]=Chan3_reg_2_Data[1] io_Chan3_out_0_Cmd[0]=rules_9_io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1]=rules_9_io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2]=rules_9_io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0]=rules_9_io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1]=rules_9_io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0]=rules_9_io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1]=rules_9_io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2]=rules_9_io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0]=rules_9_io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1]=rules_9_io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0]=rules_9_io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1]=rules_9_io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2]=rules_9_io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0]=rules_9_io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1]=rules_9_io_Chan3_out_2_Data[1] io_CurCmd_in[0]=CurCmd_reg[0] io_CurCmd_in[1]=CurCmd_reg[1] io_CurCmd_in[2]=CurCmd_reg[2] io_CurCmd_out[0]=rules_9_io_CurCmd_out[0] io_CurCmd_out[1]=rules_9_io_CurCmd_out[1] io_CurCmd_out[2]=rules_9_io_CurCmd_out[2] io_CurPtr_in[0]=CurPtr_reg[0] io_CurPtr_in[1]=CurPtr_reg[1] io_CurPtr_out[0]=rules_9_io_CurPtr_out[0] io_CurPtr_out[1]=rules_9_io_CurPtr_out[1] io_ExGntd_in=ExGntd_reg io_ExGntd_out=rules_9_io_ExGntd_out io_InvSet_in_0=InvSet_reg_0 io_InvSet_in_1=InvSet_reg_1 io_InvSet_in_2=InvSet_reg_2 io_InvSet_out_0=rules_9_io_InvSet_out_0 io_InvSet_out_1=rules_9_io_InvSet_out_1 io_InvSet_out_2=rules_9_io_InvSet_out_2 io_MemData_in[0]=MemData_reg[0] io_MemData_in[1]=MemData_reg[1] io_MemData_out[0]=rules_9_io_MemData_out[0] io_MemData_out[1]=rules_9_io_MemData_out[1] io_ShrSet_in_0=ShrSet_reg_0 io_ShrSet_in_1=ShrSet_reg_1 io_ShrSet_in_2=ShrSet_reg_2 io_ShrSet_out_0=rules_9_io_ShrSet_out_0 io_ShrSet_out_1=rules_9_io_ShrSet_out_1 io_ShrSet_out_2=rules_9_io_ShrSet_out_2 io_en_r=_T_18
.names $auto$simplemap.cc:128:simplemap_reduce$3212[1] $auto$simplemap.cc:128:simplemap_reduce$3303[1]
1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3212[1] $auto$simplemap.cc:128:simplemap_reduce$3785[1]
1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3212[1] $auto$simplemap.cc:128:simplemap_reduce$3803[1]
1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3212[0] $auto$simplemap.cc:128:simplemap_reduce$3821[0]
1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3212[0] $auto$simplemap.cc:128:simplemap_reduce$3893[0]
1 1
.names $auto$simplemap.cc:128:simplemap_reduce$3212[0] $auto$simplemap.cc:128:simplemap_reduce$3965[0]
1 1
.names rules_23_io_en_r _T_46
1 1
.names rules_24_io_en_r _T_48
1 1
.names rules_25_io_en_r _T_50
1 1
.names AuxData_reg[0] io_AuxData_out[0]
1 1
.names AuxData_reg[1] io_AuxData_out[1]
1 1
.names Cache_reg_0_Data[0] io_Cache_out_0_Data[0]
1 1
.names Cache_reg_0_Data[1] io_Cache_out_0_Data[1]
1 1
.names Cache_reg_0_State[0] io_Cache_out_0_State[0]
1 1
.names Cache_reg_0_State[1] io_Cache_out_0_State[1]
1 1
.names Cache_reg_1_Data[0] io_Cache_out_1_Data[0]
1 1
.names Cache_reg_1_Data[1] io_Cache_out_1_Data[1]
1 1
.names Cache_reg_1_State[0] io_Cache_out_1_State[0]
1 1
.names Cache_reg_1_State[1] io_Cache_out_1_State[1]
1 1
.names Cache_reg_2_Data[0] io_Cache_out_2_Data[0]
1 1
.names Cache_reg_2_Data[1] io_Cache_out_2_Data[1]
1 1
.names Cache_reg_2_State[0] io_Cache_out_2_State[0]
1 1
.names Cache_reg_2_State[1] io_Cache_out_2_State[1]
1 1
.names Chan1_reg_0_Cmd[0] io_Chan1_out_0_Cmd[0]
1 1
.names Chan1_reg_0_Cmd[1] io_Chan1_out_0_Cmd[1]
1 1
.names Chan1_reg_0_Cmd[2] io_Chan1_out_0_Cmd[2]
1 1
.names Chan1_reg_0_Data[0] io_Chan1_out_0_Data[0]
1 1
.names Chan1_reg_0_Data[1] io_Chan1_out_0_Data[1]
1 1
.names Chan1_reg_1_Cmd[0] io_Chan1_out_1_Cmd[0]
1 1
.names Chan1_reg_1_Cmd[1] io_Chan1_out_1_Cmd[1]
1 1
.names Chan1_reg_1_Cmd[2] io_Chan1_out_1_Cmd[2]
1 1
.names Chan1_reg_1_Data[0] io_Chan1_out_1_Data[0]
1 1
.names Chan1_reg_1_Data[1] io_Chan1_out_1_Data[1]
1 1
.names Chan1_reg_2_Cmd[0] io_Chan1_out_2_Cmd[0]
1 1
.names Chan1_reg_2_Cmd[1] io_Chan1_out_2_Cmd[1]
1 1
.names Chan1_reg_2_Cmd[2] io_Chan1_out_2_Cmd[2]
1 1
.names Chan1_reg_2_Data[0] io_Chan1_out_2_Data[0]
1 1
.names Chan1_reg_2_Data[1] io_Chan1_out_2_Data[1]
1 1
.names Chan2_reg_0_Cmd[0] io_Chan2_out_0_Cmd[0]
1 1
.names Chan2_reg_0_Cmd[1] io_Chan2_out_0_Cmd[1]
1 1
.names Chan2_reg_0_Cmd[2] io_Chan2_out_0_Cmd[2]
1 1
.names Chan2_reg_0_Data[0] io_Chan2_out_0_Data[0]
1 1
.names Chan2_reg_0_Data[1] io_Chan2_out_0_Data[1]
1 1
.names Chan2_reg_1_Cmd[0] io_Chan2_out_1_Cmd[0]
1 1
.names Chan2_reg_1_Cmd[1] io_Chan2_out_1_Cmd[1]
1 1
.names Chan2_reg_1_Cmd[2] io_Chan2_out_1_Cmd[2]
1 1
.names Chan2_reg_1_Data[0] io_Chan2_out_1_Data[0]
1 1
.names Chan2_reg_1_Data[1] io_Chan2_out_1_Data[1]
1 1
.names Chan2_reg_2_Cmd[0] io_Chan2_out_2_Cmd[0]
1 1
.names Chan2_reg_2_Cmd[1] io_Chan2_out_2_Cmd[1]
1 1
.names Chan2_reg_2_Cmd[2] io_Chan2_out_2_Cmd[2]
1 1
.names Chan2_reg_2_Data[0] io_Chan2_out_2_Data[0]
1 1
.names Chan2_reg_2_Data[1] io_Chan2_out_2_Data[1]
1 1
.names Chan3_reg_0_Cmd[0] io_Chan3_out_0_Cmd[0]
1 1
.names Chan3_reg_0_Cmd[1] io_Chan3_out_0_Cmd[1]
1 1
.names Chan3_reg_0_Cmd[2] io_Chan3_out_0_Cmd[2]
1 1
.names Chan3_reg_0_Data[0] io_Chan3_out_0_Data[0]
1 1
.names Chan3_reg_0_Data[1] io_Chan3_out_0_Data[1]
1 1
.names Chan3_reg_1_Cmd[0] io_Chan3_out_1_Cmd[0]
1 1
.names Chan3_reg_1_Cmd[1] io_Chan3_out_1_Cmd[1]
1 1
.names Chan3_reg_1_Cmd[2] io_Chan3_out_1_Cmd[2]
1 1
.names Chan3_reg_1_Data[0] io_Chan3_out_1_Data[0]
1 1
.names Chan3_reg_1_Data[1] io_Chan3_out_1_Data[1]
1 1
.names Chan3_reg_2_Cmd[0] io_Chan3_out_2_Cmd[0]
1 1
.names Chan3_reg_2_Cmd[1] io_Chan3_out_2_Cmd[1]
1 1
.names Chan3_reg_2_Cmd[2] io_Chan3_out_2_Cmd[2]
1 1
.names Chan3_reg_2_Data[0] io_Chan3_out_2_Data[0]
1 1
.names Chan3_reg_2_Data[1] io_Chan3_out_2_Data[1]
1 1
.names CurCmd_reg[0] io_CurCmd_out[0]
1 1
.names CurCmd_reg[1] io_CurCmd_out[1]
1 1
.names CurCmd_reg[2] io_CurCmd_out[2]
1 1
.names CurPtr_reg[0] io_CurPtr_out[0]
1 1
.names CurPtr_reg[1] io_CurPtr_out[1]
1 1
.names ExGntd_reg io_ExGntd_out
1 1
.names InvSet_reg_0 io_InvSet_out_0
1 1
.names InvSet_reg_1 io_InvSet_out_1
1 1
.names InvSet_reg_2 io_InvSet_out_2
1 1
.names MemData_reg[0] io_MemData_out[0]
1 1
.names MemData_reg[1] io_MemData_out[1]
1 1
.names ShrSet_reg_0 io_ShrSet_out_0
1 1
.names ShrSet_reg_1 io_ShrSet_out_1
1 1
.names ShrSet_reg_2 io_ShrSet_out_2
1 1
.names AuxData_reg[0] rules_0_io_AuxData_in[0]
1 1
.names AuxData_reg[1] rules_0_io_AuxData_in[1]
1 1
.names Cache_reg_0_Data[0] rules_0_io_Cache_in_0_Data[0]
1 1
.names Cache_reg_0_Data[1] rules_0_io_Cache_in_0_Data[1]
1 1
.names Cache_reg_0_State[0] rules_0_io_Cache_in_0_State[0]
1 1
.names Cache_reg_0_State[1] rules_0_io_Cache_in_0_State[1]
1 1
.names Cache_reg_1_Data[0] rules_0_io_Cache_in_1_Data[0]
1 1
.names Cache_reg_1_Data[1] rules_0_io_Cache_in_1_Data[1]
1 1
.names Cache_reg_1_State[0] rules_0_io_Cache_in_1_State[0]
1 1
.names Cache_reg_1_State[1] rules_0_io_Cache_in_1_State[1]
1 1
.names Cache_reg_2_Data[0] rules_0_io_Cache_in_2_Data[0]
1 1
.names Cache_reg_2_Data[1] rules_0_io_Cache_in_2_Data[1]
1 1
.names Cache_reg_2_State[0] rules_0_io_Cache_in_2_State[0]
1 1
.names Cache_reg_2_State[1] rules_0_io_Cache_in_2_State[1]
1 1
.names Chan1_reg_0_Cmd[0] rules_0_io_Chan1_in_0_Cmd[0]
1 1
.names Chan1_reg_0_Cmd[1] rules_0_io_Chan1_in_0_Cmd[1]
1 1
.names Chan1_reg_0_Cmd[2] rules_0_io_Chan1_in_0_Cmd[2]
1 1
.names Chan1_reg_0_Data[0] rules_0_io_Chan1_in_0_Data[0]
1 1
.names Chan1_reg_0_Data[1] rules_0_io_Chan1_in_0_Data[1]
1 1
.names Chan1_reg_1_Cmd[0] rules_0_io_Chan1_in_1_Cmd[0]
1 1
.names Chan1_reg_1_Cmd[1] rules_0_io_Chan1_in_1_Cmd[1]
1 1
.names Chan1_reg_1_Cmd[2] rules_0_io_Chan1_in_1_Cmd[2]
1 1
.names Chan1_reg_1_Data[0] rules_0_io_Chan1_in_1_Data[0]
1 1
.names Chan1_reg_1_Data[1] rules_0_io_Chan1_in_1_Data[1]
1 1
.names Chan1_reg_2_Cmd[0] rules_0_io_Chan1_in_2_Cmd[0]
1 1
.names Chan1_reg_2_Cmd[1] rules_0_io_Chan1_in_2_Cmd[1]
1 1
.names Chan1_reg_2_Cmd[2] rules_0_io_Chan1_in_2_Cmd[2]
1 1
.names Chan1_reg_2_Data[0] rules_0_io_Chan1_in_2_Data[0]
1 1
.names Chan1_reg_2_Data[1] rules_0_io_Chan1_in_2_Data[1]
1 1
.names Chan2_reg_0_Cmd[0] rules_0_io_Chan2_in_0_Cmd[0]
1 1
.names Chan2_reg_0_Cmd[1] rules_0_io_Chan2_in_0_Cmd[1]
1 1
.names Chan2_reg_0_Cmd[2] rules_0_io_Chan2_in_0_Cmd[2]
1 1
.names Chan2_reg_0_Data[0] rules_0_io_Chan2_in_0_Data[0]
1 1
.names Chan2_reg_0_Data[1] rules_0_io_Chan2_in_0_Data[1]
1 1
.names Chan2_reg_1_Cmd[0] rules_0_io_Chan2_in_1_Cmd[0]
1 1
.names Chan2_reg_1_Cmd[1] rules_0_io_Chan2_in_1_Cmd[1]
1 1
.names Chan2_reg_1_Cmd[2] rules_0_io_Chan2_in_1_Cmd[2]
1 1
.names Chan2_reg_1_Data[0] rules_0_io_Chan2_in_1_Data[0]
1 1
.names Chan2_reg_1_Data[1] rules_0_io_Chan2_in_1_Data[1]
1 1
.names Chan2_reg_2_Cmd[0] rules_0_io_Chan2_in_2_Cmd[0]
1 1
.names Chan2_reg_2_Cmd[1] rules_0_io_Chan2_in_2_Cmd[1]
1 1
.names Chan2_reg_2_Cmd[2] rules_0_io_Chan2_in_2_Cmd[2]
1 1
.names Chan2_reg_2_Data[0] rules_0_io_Chan2_in_2_Data[0]
1 1
.names Chan2_reg_2_Data[1] rules_0_io_Chan2_in_2_Data[1]
1 1
.names Chan3_reg_0_Cmd[0] rules_0_io_Chan3_in_0_Cmd[0]
1 1
.names Chan3_reg_0_Cmd[1] rules_0_io_Chan3_in_0_Cmd[1]
1 1
.names Chan3_reg_0_Cmd[2] rules_0_io_Chan3_in_0_Cmd[2]
1 1
.names Chan3_reg_0_Data[0] rules_0_io_Chan3_in_0_Data[0]
1 1
.names Chan3_reg_0_Data[1] rules_0_io_Chan3_in_0_Data[1]
1 1
.names Chan3_reg_1_Cmd[0] rules_0_io_Chan3_in_1_Cmd[0]
1 1
.names Chan3_reg_1_Cmd[1] rules_0_io_Chan3_in_1_Cmd[1]
1 1
.names Chan3_reg_1_Cmd[2] rules_0_io_Chan3_in_1_Cmd[2]
1 1
.names Chan3_reg_1_Data[0] rules_0_io_Chan3_in_1_Data[0]
1 1
.names Chan3_reg_1_Data[1] rules_0_io_Chan3_in_1_Data[1]
1 1
.names Chan3_reg_2_Cmd[0] rules_0_io_Chan3_in_2_Cmd[0]
1 1
.names Chan3_reg_2_Cmd[1] rules_0_io_Chan3_in_2_Cmd[1]
1 1
.names Chan3_reg_2_Cmd[2] rules_0_io_Chan3_in_2_Cmd[2]
1 1
.names Chan3_reg_2_Data[0] rules_0_io_Chan3_in_2_Data[0]
1 1
.names Chan3_reg_2_Data[1] rules_0_io_Chan3_in_2_Data[1]
1 1
.names CurCmd_reg[0] rules_0_io_CurCmd_in[0]
1 1
.names CurCmd_reg[1] rules_0_io_CurCmd_in[1]
1 1
.names CurCmd_reg[2] rules_0_io_CurCmd_in[2]
1 1
.names CurPtr_reg[0] rules_0_io_CurPtr_in[0]
1 1
.names CurPtr_reg[1] rules_0_io_CurPtr_in[1]
1 1
.names ExGntd_reg rules_0_io_ExGntd_in
1 1
.names InvSet_reg_0 rules_0_io_InvSet_in_0
1 1
.names InvSet_reg_1 rules_0_io_InvSet_in_1
1 1
.names InvSet_reg_2 rules_0_io_InvSet_in_2
1 1
.names MemData_reg[0] rules_0_io_MemData_in[0]
1 1
.names MemData_reg[1] rules_0_io_MemData_in[1]
1 1
.names ShrSet_reg_0 rules_0_io_ShrSet_in_0
1 1
.names ShrSet_reg_1 rules_0_io_ShrSet_in_1
1 1
.names ShrSet_reg_2 rules_0_io_ShrSet_in_2
1 1
.names _T rules_0_io_en_r
1 1
.names AuxData_reg[0] rules_10_io_AuxData_in[0]
1 1
.names AuxData_reg[1] rules_10_io_AuxData_in[1]
1 1
.names Cache_reg_0_Data[0] rules_10_io_Cache_in_0_Data[0]
1 1
.names Cache_reg_0_Data[1] rules_10_io_Cache_in_0_Data[1]
1 1
.names Cache_reg_0_State[0] rules_10_io_Cache_in_0_State[0]
1 1
.names Cache_reg_0_State[1] rules_10_io_Cache_in_0_State[1]
1 1
.names Cache_reg_1_Data[0] rules_10_io_Cache_in_1_Data[0]
1 1
.names Cache_reg_1_Data[1] rules_10_io_Cache_in_1_Data[1]
1 1
.names Cache_reg_1_State[0] rules_10_io_Cache_in_1_State[0]
1 1
.names Cache_reg_1_State[1] rules_10_io_Cache_in_1_State[1]
1 1
.names Cache_reg_2_Data[0] rules_10_io_Cache_in_2_Data[0]
1 1
.names Cache_reg_2_Data[1] rules_10_io_Cache_in_2_Data[1]
1 1
.names Cache_reg_2_State[0] rules_10_io_Cache_in_2_State[0]
1 1
.names Cache_reg_2_State[1] rules_10_io_Cache_in_2_State[1]
1 1
.names Chan1_reg_0_Cmd[0] rules_10_io_Chan1_in_0_Cmd[0]
1 1
.names Chan1_reg_0_Cmd[1] rules_10_io_Chan1_in_0_Cmd[1]
1 1
.names Chan1_reg_0_Cmd[2] rules_10_io_Chan1_in_0_Cmd[2]
1 1
.names Chan1_reg_0_Data[0] rules_10_io_Chan1_in_0_Data[0]
1 1
.names Chan1_reg_0_Data[1] rules_10_io_Chan1_in_0_Data[1]
1 1
.names Chan1_reg_1_Cmd[0] rules_10_io_Chan1_in_1_Cmd[0]
1 1
.names Chan1_reg_1_Cmd[1] rules_10_io_Chan1_in_1_Cmd[1]
1 1
.names Chan1_reg_1_Cmd[2] rules_10_io_Chan1_in_1_Cmd[2]
1 1
.names Chan1_reg_1_Data[0] rules_10_io_Chan1_in_1_Data[0]
1 1
.names Chan1_reg_1_Data[1] rules_10_io_Chan1_in_1_Data[1]
1 1
.names Chan1_reg_2_Cmd[0] rules_10_io_Chan1_in_2_Cmd[0]
1 1
.names Chan1_reg_2_Cmd[1] rules_10_io_Chan1_in_2_Cmd[1]
1 1
.names Chan1_reg_2_Cmd[2] rules_10_io_Chan1_in_2_Cmd[2]
1 1
.names Chan1_reg_2_Data[0] rules_10_io_Chan1_in_2_Data[0]
1 1
.names Chan1_reg_2_Data[1] rules_10_io_Chan1_in_2_Data[1]
1 1
.names Chan2_reg_0_Cmd[0] rules_10_io_Chan2_in_0_Cmd[0]
1 1
.names Chan2_reg_0_Cmd[1] rules_10_io_Chan2_in_0_Cmd[1]
1 1
.names Chan2_reg_0_Cmd[2] rules_10_io_Chan2_in_0_Cmd[2]
1 1
.names Chan2_reg_0_Data[0] rules_10_io_Chan2_in_0_Data[0]
1 1
.names Chan2_reg_0_Data[1] rules_10_io_Chan2_in_0_Data[1]
1 1
.names Chan2_reg_1_Cmd[0] rules_10_io_Chan2_in_1_Cmd[0]
1 1
.names Chan2_reg_1_Cmd[1] rules_10_io_Chan2_in_1_Cmd[1]
1 1
.names Chan2_reg_1_Cmd[2] rules_10_io_Chan2_in_1_Cmd[2]
1 1
.names Chan2_reg_1_Data[0] rules_10_io_Chan2_in_1_Data[0]
1 1
.names Chan2_reg_1_Data[1] rules_10_io_Chan2_in_1_Data[1]
1 1
.names Chan2_reg_2_Cmd[0] rules_10_io_Chan2_in_2_Cmd[0]
1 1
.names Chan2_reg_2_Cmd[1] rules_10_io_Chan2_in_2_Cmd[1]
1 1
.names Chan2_reg_2_Cmd[2] rules_10_io_Chan2_in_2_Cmd[2]
1 1
.names Chan2_reg_2_Data[0] rules_10_io_Chan2_in_2_Data[0]
1 1
.names Chan2_reg_2_Data[1] rules_10_io_Chan2_in_2_Data[1]
1 1
.names Chan3_reg_0_Cmd[0] rules_10_io_Chan3_in_0_Cmd[0]
1 1
.names Chan3_reg_0_Cmd[1] rules_10_io_Chan3_in_0_Cmd[1]
1 1
.names Chan3_reg_0_Cmd[2] rules_10_io_Chan3_in_0_Cmd[2]
1 1
.names Chan3_reg_0_Data[0] rules_10_io_Chan3_in_0_Data[0]
1 1
.names Chan3_reg_0_Data[1] rules_10_io_Chan3_in_0_Data[1]
1 1
.names Chan3_reg_1_Cmd[0] rules_10_io_Chan3_in_1_Cmd[0]
1 1
.names Chan3_reg_1_Cmd[1] rules_10_io_Chan3_in_1_Cmd[1]
1 1
.names Chan3_reg_1_Cmd[2] rules_10_io_Chan3_in_1_Cmd[2]
1 1
.names Chan3_reg_1_Data[0] rules_10_io_Chan3_in_1_Data[0]
1 1
.names Chan3_reg_1_Data[1] rules_10_io_Chan3_in_1_Data[1]
1 1
.names Chan3_reg_2_Cmd[0] rules_10_io_Chan3_in_2_Cmd[0]
1 1
.names Chan3_reg_2_Cmd[1] rules_10_io_Chan3_in_2_Cmd[1]
1 1
.names Chan3_reg_2_Cmd[2] rules_10_io_Chan3_in_2_Cmd[2]
1 1
.names Chan3_reg_2_Data[0] rules_10_io_Chan3_in_2_Data[0]
1 1
.names Chan3_reg_2_Data[1] rules_10_io_Chan3_in_2_Data[1]
1 1
.names CurCmd_reg[0] rules_10_io_CurCmd_in[0]
1 1
.names CurCmd_reg[1] rules_10_io_CurCmd_in[1]
1 1
.names CurCmd_reg[2] rules_10_io_CurCmd_in[2]
1 1
.names CurPtr_reg[0] rules_10_io_CurPtr_in[0]
1 1
.names CurPtr_reg[1] rules_10_io_CurPtr_in[1]
1 1
.names ExGntd_reg rules_10_io_ExGntd_in
1 1
.names InvSet_reg_0 rules_10_io_InvSet_in_0
1 1
.names InvSet_reg_1 rules_10_io_InvSet_in_1
1 1
.names InvSet_reg_2 rules_10_io_InvSet_in_2
1 1
.names MemData_reg[0] rules_10_io_MemData_in[0]
1 1
.names MemData_reg[1] rules_10_io_MemData_in[1]
1 1
.names ShrSet_reg_0 rules_10_io_ShrSet_in_0
1 1
.names ShrSet_reg_1 rules_10_io_ShrSet_in_1
1 1
.names ShrSet_reg_2 rules_10_io_ShrSet_in_2
1 1
.names _T_20 rules_10_io_en_r
1 1
.names AuxData_reg[0] rules_11_io_AuxData_in[0]
1 1
.names AuxData_reg[1] rules_11_io_AuxData_in[1]
1 1
.names Cache_reg_0_Data[0] rules_11_io_Cache_in_0_Data[0]
1 1
.names Cache_reg_0_Data[1] rules_11_io_Cache_in_0_Data[1]
1 1
.names Cache_reg_0_State[0] rules_11_io_Cache_in_0_State[0]
1 1
.names Cache_reg_0_State[1] rules_11_io_Cache_in_0_State[1]
1 1
.names Cache_reg_1_Data[0] rules_11_io_Cache_in_1_Data[0]
1 1
.names Cache_reg_1_Data[1] rules_11_io_Cache_in_1_Data[1]
1 1
.names Cache_reg_1_State[0] rules_11_io_Cache_in_1_State[0]
1 1
.names Cache_reg_1_State[1] rules_11_io_Cache_in_1_State[1]
1 1
.names Cache_reg_2_Data[0] rules_11_io_Cache_in_2_Data[0]
1 1
.names Cache_reg_2_Data[1] rules_11_io_Cache_in_2_Data[1]
1 1
.names Cache_reg_2_State[0] rules_11_io_Cache_in_2_State[0]
1 1
.names Cache_reg_2_State[1] rules_11_io_Cache_in_2_State[1]
1 1
.names Chan1_reg_0_Cmd[0] rules_11_io_Chan1_in_0_Cmd[0]
1 1
.names Chan1_reg_0_Cmd[1] rules_11_io_Chan1_in_0_Cmd[1]
1 1
.names Chan1_reg_0_Cmd[2] rules_11_io_Chan1_in_0_Cmd[2]
1 1
.names Chan1_reg_0_Data[0] rules_11_io_Chan1_in_0_Data[0]
1 1
.names Chan1_reg_0_Data[1] rules_11_io_Chan1_in_0_Data[1]
1 1
.names Chan1_reg_1_Cmd[0] rules_11_io_Chan1_in_1_Cmd[0]
1 1
.names Chan1_reg_1_Cmd[1] rules_11_io_Chan1_in_1_Cmd[1]
1 1
.names Chan1_reg_1_Cmd[2] rules_11_io_Chan1_in_1_Cmd[2]
1 1
.names Chan1_reg_1_Data[0] rules_11_io_Chan1_in_1_Data[0]
1 1
.names Chan1_reg_1_Data[1] rules_11_io_Chan1_in_1_Data[1]
1 1
.names Chan1_reg_2_Cmd[0] rules_11_io_Chan1_in_2_Cmd[0]
1 1
.names Chan1_reg_2_Cmd[1] rules_11_io_Chan1_in_2_Cmd[1]
1 1
.names Chan1_reg_2_Cmd[2] rules_11_io_Chan1_in_2_Cmd[2]
1 1
.names Chan1_reg_2_Data[0] rules_11_io_Chan1_in_2_Data[0]
1 1
.names Chan1_reg_2_Data[1] rules_11_io_Chan1_in_2_Data[1]
1 1
.names Chan2_reg_0_Cmd[0] rules_11_io_Chan2_in_0_Cmd[0]
1 1
.names Chan2_reg_0_Cmd[1] rules_11_io_Chan2_in_0_Cmd[1]
1 1
.names Chan2_reg_0_Cmd[2] rules_11_io_Chan2_in_0_Cmd[2]
1 1
.names Chan2_reg_0_Data[0] rules_11_io_Chan2_in_0_Data[0]
1 1
.names Chan2_reg_0_Data[1] rules_11_io_Chan2_in_0_Data[1]
1 1
.names Chan2_reg_1_Cmd[0] rules_11_io_Chan2_in_1_Cmd[0]
1 1
.names Chan2_reg_1_Cmd[1] rules_11_io_Chan2_in_1_Cmd[1]
1 1
.names Chan2_reg_1_Cmd[2] rules_11_io_Chan2_in_1_Cmd[2]
1 1
.names Chan2_reg_1_Data[0] rules_11_io_Chan2_in_1_Data[0]
1 1
.names Chan2_reg_1_Data[1] rules_11_io_Chan2_in_1_Data[1]
1 1
.names Chan2_reg_2_Cmd[0] rules_11_io_Chan2_in_2_Cmd[0]
1 1
.names Chan2_reg_2_Cmd[1] rules_11_io_Chan2_in_2_Cmd[1]
1 1
.names Chan2_reg_2_Cmd[2] rules_11_io_Chan2_in_2_Cmd[2]
1 1
.names Chan2_reg_2_Data[0] rules_11_io_Chan2_in_2_Data[0]
1 1
.names Chan2_reg_2_Data[1] rules_11_io_Chan2_in_2_Data[1]
1 1
.names Chan3_reg_0_Cmd[0] rules_11_io_Chan3_in_0_Cmd[0]
1 1
.names Chan3_reg_0_Cmd[1] rules_11_io_Chan3_in_0_Cmd[1]
1 1
.names Chan3_reg_0_Cmd[2] rules_11_io_Chan3_in_0_Cmd[2]
1 1
.names Chan3_reg_0_Data[0] rules_11_io_Chan3_in_0_Data[0]
1 1
.names Chan3_reg_0_Data[1] rules_11_io_Chan3_in_0_Data[1]
1 1
.names Chan3_reg_1_Cmd[0] rules_11_io_Chan3_in_1_Cmd[0]
1 1
.names Chan3_reg_1_Cmd[1] rules_11_io_Chan3_in_1_Cmd[1]
1 1
.names Chan3_reg_1_Cmd[2] rules_11_io_Chan3_in_1_Cmd[2]
1 1
.names Chan3_reg_1_Data[0] rules_11_io_Chan3_in_1_Data[0]
1 1
.names Chan3_reg_1_Data[1] rules_11_io_Chan3_in_1_Data[1]
1 1
.names Chan3_reg_2_Cmd[0] rules_11_io_Chan3_in_2_Cmd[0]
1 1
.names Chan3_reg_2_Cmd[1] rules_11_io_Chan3_in_2_Cmd[1]
1 1
.names Chan3_reg_2_Cmd[2] rules_11_io_Chan3_in_2_Cmd[2]
1 1
.names Chan3_reg_2_Data[0] rules_11_io_Chan3_in_2_Data[0]
1 1
.names Chan3_reg_2_Data[1] rules_11_io_Chan3_in_2_Data[1]
1 1
.names CurCmd_reg[0] rules_11_io_CurCmd_in[0]
1 1
.names CurCmd_reg[1] rules_11_io_CurCmd_in[1]
1 1
.names CurCmd_reg[2] rules_11_io_CurCmd_in[2]
1 1
.names CurPtr_reg[0] rules_11_io_CurPtr_in[0]
1 1
.names CurPtr_reg[1] rules_11_io_CurPtr_in[1]
1 1
.names ExGntd_reg rules_11_io_ExGntd_in
1 1
.names InvSet_reg_0 rules_11_io_InvSet_in_0
1 1
.names InvSet_reg_1 rules_11_io_InvSet_in_1
1 1
.names InvSet_reg_2 rules_11_io_InvSet_in_2
1 1
.names MemData_reg[0] rules_11_io_MemData_in[0]
1 1
.names MemData_reg[1] rules_11_io_MemData_in[1]
1 1
.names ShrSet_reg_0 rules_11_io_ShrSet_in_0
1 1
.names ShrSet_reg_1 rules_11_io_ShrSet_in_1
1 1
.names ShrSet_reg_2 rules_11_io_ShrSet_in_2
1 1
.names _T_22 rules_11_io_en_r
1 1
.names AuxData_reg[0] rules_12_io_AuxData_in[0]
1 1
.names AuxData_reg[1] rules_12_io_AuxData_in[1]
1 1
.names Cache_reg_0_Data[0] rules_12_io_Cache_in_0_Data[0]
1 1
.names Cache_reg_0_Data[1] rules_12_io_Cache_in_0_Data[1]
1 1
.names Cache_reg_0_State[0] rules_12_io_Cache_in_0_State[0]
1 1
.names Cache_reg_0_State[1] rules_12_io_Cache_in_0_State[1]
1 1
.names Cache_reg_1_Data[0] rules_12_io_Cache_in_1_Data[0]
1 1
.names Cache_reg_1_Data[1] rules_12_io_Cache_in_1_Data[1]
1 1
.names Cache_reg_1_State[0] rules_12_io_Cache_in_1_State[0]
1 1
.names Cache_reg_1_State[1] rules_12_io_Cache_in_1_State[1]
1 1
.names Cache_reg_2_Data[0] rules_12_io_Cache_in_2_Data[0]
1 1
.names Cache_reg_2_Data[1] rules_12_io_Cache_in_2_Data[1]
1 1
.names Cache_reg_2_State[0] rules_12_io_Cache_in_2_State[0]
1 1
.names Cache_reg_2_State[1] rules_12_io_Cache_in_2_State[1]
1 1
.names Chan1_reg_0_Cmd[0] rules_12_io_Chan1_in_0_Cmd[0]
1 1
.names Chan1_reg_0_Cmd[1] rules_12_io_Chan1_in_0_Cmd[1]
1 1
.names Chan1_reg_0_Cmd[2] rules_12_io_Chan1_in_0_Cmd[2]
1 1
.names Chan1_reg_0_Data[0] rules_12_io_Chan1_in_0_Data[0]
1 1
.names Chan1_reg_0_Data[1] rules_12_io_Chan1_in_0_Data[1]
1 1
.names Chan1_reg_1_Cmd[0] rules_12_io_Chan1_in_1_Cmd[0]
1 1
.names Chan1_reg_1_Cmd[1] rules_12_io_Chan1_in_1_Cmd[1]
1 1
.names Chan1_reg_1_Cmd[2] rules_12_io_Chan1_in_1_Cmd[2]
1 1
.names Chan1_reg_1_Data[0] rules_12_io_Chan1_in_1_Data[0]
1 1
.names Chan1_reg_1_Data[1] rules_12_io_Chan1_in_1_Data[1]
1 1
.names Chan1_reg_2_Cmd[0] rules_12_io_Chan1_in_2_Cmd[0]
1 1
.names Chan1_reg_2_Cmd[1] rules_12_io_Chan1_in_2_Cmd[1]
1 1
.names Chan1_reg_2_Cmd[2] rules_12_io_Chan1_in_2_Cmd[2]
1 1
.names Chan1_reg_2_Data[0] rules_12_io_Chan1_in_2_Data[0]
1 1
.names Chan1_reg_2_Data[1] rules_12_io_Chan1_in_2_Data[1]
1 1
.names Chan2_reg_0_Cmd[0] rules_12_io_Chan2_in_0_Cmd[0]
1 1
.names Chan2_reg_0_Cmd[1] rules_12_io_Chan2_in_0_Cmd[1]
1 1
.names Chan2_reg_0_Cmd[2] rules_12_io_Chan2_in_0_Cmd[2]
1 1
.names Chan2_reg_0_Data[0] rules_12_io_Chan2_in_0_Data[0]
1 1
.names Chan2_reg_0_Data[1] rules_12_io_Chan2_in_0_Data[1]
1 1
.names Chan2_reg_1_Cmd[0] rules_12_io_Chan2_in_1_Cmd[0]
1 1
.names Chan2_reg_1_Cmd[1] rules_12_io_Chan2_in_1_Cmd[1]
1 1
.names Chan2_reg_1_Cmd[2] rules_12_io_Chan2_in_1_Cmd[2]
1 1
.names Chan2_reg_1_Data[0] rules_12_io_Chan2_in_1_Data[0]
1 1
.names Chan2_reg_1_Data[1] rules_12_io_Chan2_in_1_Data[1]
1 1
.names Chan2_reg_2_Cmd[0] rules_12_io_Chan2_in_2_Cmd[0]
1 1
.names Chan2_reg_2_Cmd[1] rules_12_io_Chan2_in_2_Cmd[1]
1 1
.names Chan2_reg_2_Cmd[2] rules_12_io_Chan2_in_2_Cmd[2]
1 1
.names Chan2_reg_2_Data[0] rules_12_io_Chan2_in_2_Data[0]
1 1
.names Chan2_reg_2_Data[1] rules_12_io_Chan2_in_2_Data[1]
1 1
.names Chan3_reg_0_Cmd[0] rules_12_io_Chan3_in_0_Cmd[0]
1 1
.names Chan3_reg_0_Cmd[1] rules_12_io_Chan3_in_0_Cmd[1]
1 1
.names Chan3_reg_0_Cmd[2] rules_12_io_Chan3_in_0_Cmd[2]
1 1
.names Chan3_reg_0_Data[0] rules_12_io_Chan3_in_0_Data[0]
1 1
.names Chan3_reg_0_Data[1] rules_12_io_Chan3_in_0_Data[1]
1 1
.names Chan3_reg_1_Cmd[0] rules_12_io_Chan3_in_1_Cmd[0]
1 1
.names Chan3_reg_1_Cmd[1] rules_12_io_Chan3_in_1_Cmd[1]
1 1
.names Chan3_reg_1_Cmd[2] rules_12_io_Chan3_in_1_Cmd[2]
1 1
.names Chan3_reg_1_Data[0] rules_12_io_Chan3_in_1_Data[0]
1 1
.names Chan3_reg_1_Data[1] rules_12_io_Chan3_in_1_Data[1]
1 1
.names Chan3_reg_2_Cmd[0] rules_12_io_Chan3_in_2_Cmd[0]
1 1
.names Chan3_reg_2_Cmd[1] rules_12_io_Chan3_in_2_Cmd[1]
1 1
.names Chan3_reg_2_Cmd[2] rules_12_io_Chan3_in_2_Cmd[2]
1 1
.names Chan3_reg_2_Data[0] rules_12_io_Chan3_in_2_Data[0]
1 1
.names Chan3_reg_2_Data[1] rules_12_io_Chan3_in_2_Data[1]
1 1
.names CurCmd_reg[0] rules_12_io_CurCmd_in[0]
1 1
.names CurCmd_reg[1] rules_12_io_CurCmd_in[1]
1 1
.names CurCmd_reg[2] rules_12_io_CurCmd_in[2]
1 1
.names CurPtr_reg[0] rules_12_io_CurPtr_in[0]
1 1
.names CurPtr_reg[1] rules_12_io_CurPtr_in[1]
1 1
.names ExGntd_reg rules_12_io_ExGntd_in
1 1
.names InvSet_reg_0 rules_12_io_InvSet_in_0
1 1
.names InvSet_reg_1 rules_12_io_InvSet_in_1
1 1
.names InvSet_reg_2 rules_12_io_InvSet_in_2
1 1
.names MemData_reg[0] rules_12_io_MemData_in[0]
1 1
.names MemData_reg[1] rules_12_io_MemData_in[1]
1 1
.names ShrSet_reg_0 rules_12_io_ShrSet_in_0
1 1
.names ShrSet_reg_1 rules_12_io_ShrSet_in_1
1 1
.names ShrSet_reg_2 rules_12_io_ShrSet_in_2
1 1
.names _T_24 rules_12_io_en_r
1 1
.names AuxData_reg[0] rules_13_io_AuxData_in[0]
1 1
.names AuxData_reg[1] rules_13_io_AuxData_in[1]
1 1
.names Cache_reg_0_Data[0] rules_13_io_Cache_in_0_Data[0]
1 1
.names Cache_reg_0_Data[1] rules_13_io_Cache_in_0_Data[1]
1 1
.names Cache_reg_0_State[0] rules_13_io_Cache_in_0_State[0]
1 1
.names Cache_reg_0_State[1] rules_13_io_Cache_in_0_State[1]
1 1
.names Cache_reg_1_Data[0] rules_13_io_Cache_in_1_Data[0]
1 1
.names Cache_reg_1_Data[1] rules_13_io_Cache_in_1_Data[1]
1 1
.names Cache_reg_1_State[0] rules_13_io_Cache_in_1_State[0]
1 1
.names Cache_reg_1_State[1] rules_13_io_Cache_in_1_State[1]
1 1
.names Cache_reg_2_Data[0] rules_13_io_Cache_in_2_Data[0]
1 1
.names Cache_reg_2_Data[1] rules_13_io_Cache_in_2_Data[1]
1 1
.names Cache_reg_2_State[0] rules_13_io_Cache_in_2_State[0]
1 1
.names Cache_reg_2_State[1] rules_13_io_Cache_in_2_State[1]
1 1
.names Chan1_reg_0_Cmd[0] rules_13_io_Chan1_in_0_Cmd[0]
1 1
.names Chan1_reg_0_Cmd[1] rules_13_io_Chan1_in_0_Cmd[1]
1 1
.names Chan1_reg_0_Cmd[2] rules_13_io_Chan1_in_0_Cmd[2]
1 1
.names Chan1_reg_0_Data[0] rules_13_io_Chan1_in_0_Data[0]
1 1
.names Chan1_reg_0_Data[1] rules_13_io_Chan1_in_0_Data[1]
1 1
.names Chan1_reg_1_Cmd[0] rules_13_io_Chan1_in_1_Cmd[0]
1 1
.names Chan1_reg_1_Cmd[1] rules_13_io_Chan1_in_1_Cmd[1]
1 1
.names Chan1_reg_1_Cmd[2] rules_13_io_Chan1_in_1_Cmd[2]
1 1
.names Chan1_reg_1_Data[0] rules_13_io_Chan1_in_1_Data[0]
1 1
.names Chan1_reg_1_Data[1] rules_13_io_Chan1_in_1_Data[1]
1 1
.names Chan1_reg_2_Cmd[0] rules_13_io_Chan1_in_2_Cmd[0]
1 1
.names Chan1_reg_2_Cmd[1] rules_13_io_Chan1_in_2_Cmd[1]
1 1
.names Chan1_reg_2_Cmd[2] rules_13_io_Chan1_in_2_Cmd[2]
1 1
.names Chan1_reg_2_Data[0] rules_13_io_Chan1_in_2_Data[0]
1 1
.names Chan1_reg_2_Data[1] rules_13_io_Chan1_in_2_Data[1]
1 1
.names Chan2_reg_0_Cmd[0] rules_13_io_Chan2_in_0_Cmd[0]
1 1
.names Chan2_reg_0_Cmd[1] rules_13_io_Chan2_in_0_Cmd[1]
1 1
.names Chan2_reg_0_Cmd[2] rules_13_io_Chan2_in_0_Cmd[2]
1 1
.names Chan2_reg_0_Data[0] rules_13_io_Chan2_in_0_Data[0]
1 1
.names Chan2_reg_0_Data[1] rules_13_io_Chan2_in_0_Data[1]
1 1
.names Chan2_reg_1_Cmd[0] rules_13_io_Chan2_in_1_Cmd[0]
1 1
.names Chan2_reg_1_Cmd[1] rules_13_io_Chan2_in_1_Cmd[1]
1 1
.names Chan2_reg_1_Cmd[2] rules_13_io_Chan2_in_1_Cmd[2]
1 1
.names Chan2_reg_1_Data[0] rules_13_io_Chan2_in_1_Data[0]
1 1
.names Chan2_reg_1_Data[1] rules_13_io_Chan2_in_1_Data[1]
1 1
.names Chan2_reg_2_Cmd[0] rules_13_io_Chan2_in_2_Cmd[0]
1 1
.names Chan2_reg_2_Cmd[1] rules_13_io_Chan2_in_2_Cmd[1]
1 1
.names Chan2_reg_2_Cmd[2] rules_13_io_Chan2_in_2_Cmd[2]
1 1
.names Chan2_reg_2_Data[0] rules_13_io_Chan2_in_2_Data[0]
1 1
.names Chan2_reg_2_Data[1] rules_13_io_Chan2_in_2_Data[1]
1 1
.names Chan3_reg_0_Cmd[0] rules_13_io_Chan3_in_0_Cmd[0]
1 1
.names Chan3_reg_0_Cmd[1] rules_13_io_Chan3_in_0_Cmd[1]
1 1
.names Chan3_reg_0_Cmd[2] rules_13_io_Chan3_in_0_Cmd[2]
1 1
.names Chan3_reg_0_Data[0] rules_13_io_Chan3_in_0_Data[0]
1 1
.names Chan3_reg_0_Data[1] rules_13_io_Chan3_in_0_Data[1]
1 1
.names Chan3_reg_1_Cmd[0] rules_13_io_Chan3_in_1_Cmd[0]
1 1
.names Chan3_reg_1_Cmd[1] rules_13_io_Chan3_in_1_Cmd[1]
1 1
.names Chan3_reg_1_Cmd[2] rules_13_io_Chan3_in_1_Cmd[2]
1 1
.names Chan3_reg_1_Data[0] rules_13_io_Chan3_in_1_Data[0]
1 1
.names Chan3_reg_1_Data[1] rules_13_io_Chan3_in_1_Data[1]
1 1
.names Chan3_reg_2_Cmd[0] rules_13_io_Chan3_in_2_Cmd[0]
1 1
.names Chan3_reg_2_Cmd[1] rules_13_io_Chan3_in_2_Cmd[1]
1 1
.names Chan3_reg_2_Cmd[2] rules_13_io_Chan3_in_2_Cmd[2]
1 1
.names Chan3_reg_2_Data[0] rules_13_io_Chan3_in_2_Data[0]
1 1
.names Chan3_reg_2_Data[1] rules_13_io_Chan3_in_2_Data[1]
1 1
.names CurCmd_reg[0] rules_13_io_CurCmd_in[0]
1 1
.names CurCmd_reg[1] rules_13_io_CurCmd_in[1]
1 1
.names CurCmd_reg[2] rules_13_io_CurCmd_in[2]
1 1
.names CurPtr_reg[0] rules_13_io_CurPtr_in[0]
1 1
.names CurPtr_reg[1] rules_13_io_CurPtr_in[1]
1 1
.names ExGntd_reg rules_13_io_ExGntd_in
1 1
.names InvSet_reg_0 rules_13_io_InvSet_in_0
1 1
.names InvSet_reg_1 rules_13_io_InvSet_in_1
1 1
.names InvSet_reg_2 rules_13_io_InvSet_in_2
1 1
.names MemData_reg[0] rules_13_io_MemData_in[0]
1 1
.names MemData_reg[1] rules_13_io_MemData_in[1]
1 1
.names ShrSet_reg_0 rules_13_io_ShrSet_in_0
1 1
.names ShrSet_reg_1 rules_13_io_ShrSet_in_1
1 1
.names ShrSet_reg_2 rules_13_io_ShrSet_in_2
1 1
.names _T_26 rules_13_io_en_r
1 1
.names AuxData_reg[0] rules_14_io_AuxData_in[0]
1 1
.names AuxData_reg[1] rules_14_io_AuxData_in[1]
1 1
.names Cache_reg_0_Data[0] rules_14_io_Cache_in_0_Data[0]
1 1
.names Cache_reg_0_Data[1] rules_14_io_Cache_in_0_Data[1]
1 1
.names Cache_reg_0_State[0] rules_14_io_Cache_in_0_State[0]
1 1
.names Cache_reg_0_State[1] rules_14_io_Cache_in_0_State[1]
1 1
.names Cache_reg_1_Data[0] rules_14_io_Cache_in_1_Data[0]
1 1
.names Cache_reg_1_Data[1] rules_14_io_Cache_in_1_Data[1]
1 1
.names Cache_reg_1_State[0] rules_14_io_Cache_in_1_State[0]
1 1
.names Cache_reg_1_State[1] rules_14_io_Cache_in_1_State[1]
1 1
.names Cache_reg_2_Data[0] rules_14_io_Cache_in_2_Data[0]
1 1
.names Cache_reg_2_Data[1] rules_14_io_Cache_in_2_Data[1]
1 1
.names Cache_reg_2_State[0] rules_14_io_Cache_in_2_State[0]
1 1
.names Cache_reg_2_State[1] rules_14_io_Cache_in_2_State[1]
1 1
.names Chan1_reg_0_Cmd[0] rules_14_io_Chan1_in_0_Cmd[0]
1 1
.names Chan1_reg_0_Cmd[1] rules_14_io_Chan1_in_0_Cmd[1]
1 1
.names Chan1_reg_0_Cmd[2] rules_14_io_Chan1_in_0_Cmd[2]
1 1
.names Chan1_reg_0_Data[0] rules_14_io_Chan1_in_0_Data[0]
1 1
.names Chan1_reg_0_Data[1] rules_14_io_Chan1_in_0_Data[1]
1 1
.names Chan1_reg_1_Cmd[0] rules_14_io_Chan1_in_1_Cmd[0]
1 1
.names Chan1_reg_1_Cmd[1] rules_14_io_Chan1_in_1_Cmd[1]
1 1
.names Chan1_reg_1_Cmd[2] rules_14_io_Chan1_in_1_Cmd[2]
1 1
.names Chan1_reg_1_Data[0] rules_14_io_Chan1_in_1_Data[0]
1 1
.names Chan1_reg_1_Data[1] rules_14_io_Chan1_in_1_Data[1]
1 1
.names Chan1_reg_2_Cmd[0] rules_14_io_Chan1_in_2_Cmd[0]
1 1
.names Chan1_reg_2_Cmd[1] rules_14_io_Chan1_in_2_Cmd[1]
1 1
.names Chan1_reg_2_Cmd[2] rules_14_io_Chan1_in_2_Cmd[2]
1 1
.names Chan1_reg_2_Data[0] rules_14_io_Chan1_in_2_Data[0]
1 1
.names Chan1_reg_2_Data[1] rules_14_io_Chan1_in_2_Data[1]
1 1
.names Chan2_reg_0_Cmd[0] rules_14_io_Chan2_in_0_Cmd[0]
1 1
.names Chan2_reg_0_Cmd[1] rules_14_io_Chan2_in_0_Cmd[1]
1 1
.names Chan2_reg_0_Cmd[2] rules_14_io_Chan2_in_0_Cmd[2]
1 1
.names Chan2_reg_0_Data[0] rules_14_io_Chan2_in_0_Data[0]
1 1
.names Chan2_reg_0_Data[1] rules_14_io_Chan2_in_0_Data[1]
1 1
.names Chan2_reg_1_Cmd[0] rules_14_io_Chan2_in_1_Cmd[0]
1 1
.names Chan2_reg_1_Cmd[1] rules_14_io_Chan2_in_1_Cmd[1]
1 1
.names Chan2_reg_1_Cmd[2] rules_14_io_Chan2_in_1_Cmd[2]
1 1
.names Chan2_reg_1_Data[0] rules_14_io_Chan2_in_1_Data[0]
1 1
.names Chan2_reg_1_Data[1] rules_14_io_Chan2_in_1_Data[1]
1 1
.names Chan2_reg_2_Cmd[0] rules_14_io_Chan2_in_2_Cmd[0]
1 1
.names Chan2_reg_2_Cmd[1] rules_14_io_Chan2_in_2_Cmd[1]
1 1
.names Chan2_reg_2_Cmd[2] rules_14_io_Chan2_in_2_Cmd[2]
1 1
.names Chan2_reg_2_Data[0] rules_14_io_Chan2_in_2_Data[0]
1 1
.names Chan2_reg_2_Data[1] rules_14_io_Chan2_in_2_Data[1]
1 1
.names Chan3_reg_0_Cmd[0] rules_14_io_Chan3_in_0_Cmd[0]
1 1
.names Chan3_reg_0_Cmd[1] rules_14_io_Chan3_in_0_Cmd[1]
1 1
.names Chan3_reg_0_Cmd[2] rules_14_io_Chan3_in_0_Cmd[2]
1 1
.names Chan3_reg_0_Data[0] rules_14_io_Chan3_in_0_Data[0]
1 1
.names Chan3_reg_0_Data[1] rules_14_io_Chan3_in_0_Data[1]
1 1
.names Chan3_reg_1_Cmd[0] rules_14_io_Chan3_in_1_Cmd[0]
1 1
.names Chan3_reg_1_Cmd[1] rules_14_io_Chan3_in_1_Cmd[1]
1 1
.names Chan3_reg_1_Cmd[2] rules_14_io_Chan3_in_1_Cmd[2]
1 1
.names Chan3_reg_1_Data[0] rules_14_io_Chan3_in_1_Data[0]
1 1
.names Chan3_reg_1_Data[1] rules_14_io_Chan3_in_1_Data[1]
1 1
.names Chan3_reg_2_Cmd[0] rules_14_io_Chan3_in_2_Cmd[0]
1 1
.names Chan3_reg_2_Cmd[1] rules_14_io_Chan3_in_2_Cmd[1]
1 1
.names Chan3_reg_2_Cmd[2] rules_14_io_Chan3_in_2_Cmd[2]
1 1
.names Chan3_reg_2_Data[0] rules_14_io_Chan3_in_2_Data[0]
1 1
.names Chan3_reg_2_Data[1] rules_14_io_Chan3_in_2_Data[1]
1 1
.names CurCmd_reg[0] rules_14_io_CurCmd_in[0]
1 1
.names CurCmd_reg[1] rules_14_io_CurCmd_in[1]
1 1
.names CurCmd_reg[2] rules_14_io_CurCmd_in[2]
1 1
.names CurPtr_reg[0] rules_14_io_CurPtr_in[0]
1 1
.names CurPtr_reg[1] rules_14_io_CurPtr_in[1]
1 1
.names ExGntd_reg rules_14_io_ExGntd_in
1 1
.names InvSet_reg_0 rules_14_io_InvSet_in_0
1 1
.names InvSet_reg_1 rules_14_io_InvSet_in_1
1 1
.names InvSet_reg_2 rules_14_io_InvSet_in_2
1 1
.names MemData_reg[0] rules_14_io_MemData_in[0]
1 1
.names MemData_reg[1] rules_14_io_MemData_in[1]
1 1
.names ShrSet_reg_0 rules_14_io_ShrSet_in_0
1 1
.names ShrSet_reg_1 rules_14_io_ShrSet_in_1
1 1
.names ShrSet_reg_2 rules_14_io_ShrSet_in_2
1 1
.names _T_28 rules_14_io_en_r
1 1
.names AuxData_reg[0] rules_15_io_AuxData_in[0]
1 1
.names AuxData_reg[1] rules_15_io_AuxData_in[1]
1 1
.names Cache_reg_0_Data[0] rules_15_io_Cache_in_0_Data[0]
1 1
.names Cache_reg_0_Data[1] rules_15_io_Cache_in_0_Data[1]
1 1
.names Cache_reg_0_State[0] rules_15_io_Cache_in_0_State[0]
1 1
.names Cache_reg_0_State[1] rules_15_io_Cache_in_0_State[1]
1 1
.names Cache_reg_1_Data[0] rules_15_io_Cache_in_1_Data[0]
1 1
.names Cache_reg_1_Data[1] rules_15_io_Cache_in_1_Data[1]
1 1
.names Cache_reg_1_State[0] rules_15_io_Cache_in_1_State[0]
1 1
.names Cache_reg_1_State[1] rules_15_io_Cache_in_1_State[1]
1 1
.names Cache_reg_2_Data[0] rules_15_io_Cache_in_2_Data[0]
1 1
.names Cache_reg_2_Data[1] rules_15_io_Cache_in_2_Data[1]
1 1
.names Cache_reg_2_State[0] rules_15_io_Cache_in_2_State[0]
1 1
.names Cache_reg_2_State[1] rules_15_io_Cache_in_2_State[1]
1 1
.names Chan1_reg_0_Cmd[0] rules_15_io_Chan1_in_0_Cmd[0]
1 1
.names Chan1_reg_0_Cmd[1] rules_15_io_Chan1_in_0_Cmd[1]
1 1
.names Chan1_reg_0_Cmd[2] rules_15_io_Chan1_in_0_Cmd[2]
1 1
.names Chan1_reg_0_Data[0] rules_15_io_Chan1_in_0_Data[0]
1 1
.names Chan1_reg_0_Data[1] rules_15_io_Chan1_in_0_Data[1]
1 1
.names Chan1_reg_1_Cmd[0] rules_15_io_Chan1_in_1_Cmd[0]
1 1
.names Chan1_reg_1_Cmd[1] rules_15_io_Chan1_in_1_Cmd[1]
1 1
.names Chan1_reg_1_Cmd[2] rules_15_io_Chan1_in_1_Cmd[2]
1 1
.names Chan1_reg_1_Data[0] rules_15_io_Chan1_in_1_Data[0]
1 1
.names Chan1_reg_1_Data[1] rules_15_io_Chan1_in_1_Data[1]
1 1
.names Chan1_reg_2_Cmd[0] rules_15_io_Chan1_in_2_Cmd[0]
1 1
.names Chan1_reg_2_Cmd[1] rules_15_io_Chan1_in_2_Cmd[1]
1 1
.names Chan1_reg_2_Cmd[2] rules_15_io_Chan1_in_2_Cmd[2]
1 1
.names Chan1_reg_2_Data[0] rules_15_io_Chan1_in_2_Data[0]
1 1
.names Chan1_reg_2_Data[1] rules_15_io_Chan1_in_2_Data[1]
1 1
.names Chan2_reg_0_Cmd[0] rules_15_io_Chan2_in_0_Cmd[0]
1 1
.names Chan2_reg_0_Cmd[1] rules_15_io_Chan2_in_0_Cmd[1]
1 1
.names Chan2_reg_0_Cmd[2] rules_15_io_Chan2_in_0_Cmd[2]
1 1
.names Chan2_reg_0_Data[0] rules_15_io_Chan2_in_0_Data[0]
1 1
.names Chan2_reg_0_Data[1] rules_15_io_Chan2_in_0_Data[1]
1 1
.names Chan2_reg_1_Cmd[0] rules_15_io_Chan2_in_1_Cmd[0]
1 1
.names Chan2_reg_1_Cmd[1] rules_15_io_Chan2_in_1_Cmd[1]
1 1
.names Chan2_reg_1_Cmd[2] rules_15_io_Chan2_in_1_Cmd[2]
1 1
.names Chan2_reg_1_Data[0] rules_15_io_Chan2_in_1_Data[0]
1 1
.names Chan2_reg_1_Data[1] rules_15_io_Chan2_in_1_Data[1]
1 1
.names Chan2_reg_2_Cmd[0] rules_15_io_Chan2_in_2_Cmd[0]
1 1
.names Chan2_reg_2_Cmd[1] rules_15_io_Chan2_in_2_Cmd[1]
1 1
.names Chan2_reg_2_Cmd[2] rules_15_io_Chan2_in_2_Cmd[2]
1 1
.names Chan2_reg_2_Data[0] rules_15_io_Chan2_in_2_Data[0]
1 1
.names Chan2_reg_2_Data[1] rules_15_io_Chan2_in_2_Data[1]
1 1
.names Chan3_reg_0_Cmd[0] rules_15_io_Chan3_in_0_Cmd[0]
1 1
.names Chan3_reg_0_Cmd[1] rules_15_io_Chan3_in_0_Cmd[1]
1 1
.names Chan3_reg_0_Cmd[2] rules_15_io_Chan3_in_0_Cmd[2]
1 1
.names Chan3_reg_0_Data[0] rules_15_io_Chan3_in_0_Data[0]
1 1
.names Chan3_reg_0_Data[1] rules_15_io_Chan3_in_0_Data[1]
1 1
.names Chan3_reg_1_Cmd[0] rules_15_io_Chan3_in_1_Cmd[0]
1 1
.names Chan3_reg_1_Cmd[1] rules_15_io_Chan3_in_1_Cmd[1]
1 1
.names Chan3_reg_1_Cmd[2] rules_15_io_Chan3_in_1_Cmd[2]
1 1
.names Chan3_reg_1_Data[0] rules_15_io_Chan3_in_1_Data[0]
1 1
.names Chan3_reg_1_Data[1] rules_15_io_Chan3_in_1_Data[1]
1 1
.names Chan3_reg_2_Cmd[0] rules_15_io_Chan3_in_2_Cmd[0]
1 1
.names Chan3_reg_2_Cmd[1] rules_15_io_Chan3_in_2_Cmd[1]
1 1
.names Chan3_reg_2_Cmd[2] rules_15_io_Chan3_in_2_Cmd[2]
1 1
.names Chan3_reg_2_Data[0] rules_15_io_Chan3_in_2_Data[0]
1 1
.names Chan3_reg_2_Data[1] rules_15_io_Chan3_in_2_Data[1]
1 1
.names CurCmd_reg[0] rules_15_io_CurCmd_in[0]
1 1
.names CurCmd_reg[1] rules_15_io_CurCmd_in[1]
1 1
.names CurCmd_reg[2] rules_15_io_CurCmd_in[2]
1 1
.names CurPtr_reg[0] rules_15_io_CurPtr_in[0]
1 1
.names CurPtr_reg[1] rules_15_io_CurPtr_in[1]
1 1
.names ExGntd_reg rules_15_io_ExGntd_in
1 1
.names InvSet_reg_0 rules_15_io_InvSet_in_0
1 1
.names InvSet_reg_1 rules_15_io_InvSet_in_1
1 1
.names InvSet_reg_2 rules_15_io_InvSet_in_2
1 1
.names MemData_reg[0] rules_15_io_MemData_in[0]
1 1
.names MemData_reg[1] rules_15_io_MemData_in[1]
1 1
.names ShrSet_reg_0 rules_15_io_ShrSet_in_0
1 1
.names ShrSet_reg_1 rules_15_io_ShrSet_in_1
1 1
.names ShrSet_reg_2 rules_15_io_ShrSet_in_2
1 1
.names _T_30 rules_15_io_en_r
1 1
.names AuxData_reg[0] rules_16_io_AuxData_in[0]
1 1
.names AuxData_reg[1] rules_16_io_AuxData_in[1]
1 1
.names Cache_reg_0_Data[0] rules_16_io_Cache_in_0_Data[0]
1 1
.names Cache_reg_0_Data[1] rules_16_io_Cache_in_0_Data[1]
1 1
.names Cache_reg_0_State[0] rules_16_io_Cache_in_0_State[0]
1 1
.names Cache_reg_0_State[1] rules_16_io_Cache_in_0_State[1]
1 1
.names Cache_reg_1_Data[0] rules_16_io_Cache_in_1_Data[0]
1 1
.names Cache_reg_1_Data[1] rules_16_io_Cache_in_1_Data[1]
1 1
.names Cache_reg_1_State[0] rules_16_io_Cache_in_1_State[0]
1 1
.names Cache_reg_1_State[1] rules_16_io_Cache_in_1_State[1]
1 1
.names Cache_reg_2_Data[0] rules_16_io_Cache_in_2_Data[0]
1 1
.names Cache_reg_2_Data[1] rules_16_io_Cache_in_2_Data[1]
1 1
.names Cache_reg_2_State[0] rules_16_io_Cache_in_2_State[0]
1 1
.names Cache_reg_2_State[1] rules_16_io_Cache_in_2_State[1]
1 1
.names Chan1_reg_0_Cmd[0] rules_16_io_Chan1_in_0_Cmd[0]
1 1
.names Chan1_reg_0_Cmd[1] rules_16_io_Chan1_in_0_Cmd[1]
1 1
.names Chan1_reg_0_Cmd[2] rules_16_io_Chan1_in_0_Cmd[2]
1 1
.names Chan1_reg_0_Data[0] rules_16_io_Chan1_in_0_Data[0]
1 1
.names Chan1_reg_0_Data[1] rules_16_io_Chan1_in_0_Data[1]
1 1
.names Chan1_reg_1_Cmd[0] rules_16_io_Chan1_in_1_Cmd[0]
1 1
.names Chan1_reg_1_Cmd[1] rules_16_io_Chan1_in_1_Cmd[1]
1 1
.names Chan1_reg_1_Cmd[2] rules_16_io_Chan1_in_1_Cmd[2]
1 1
.names Chan1_reg_1_Data[0] rules_16_io_Chan1_in_1_Data[0]
1 1
.names Chan1_reg_1_Data[1] rules_16_io_Chan1_in_1_Data[1]
1 1
.names Chan1_reg_2_Cmd[0] rules_16_io_Chan1_in_2_Cmd[0]
1 1
.names Chan1_reg_2_Cmd[1] rules_16_io_Chan1_in_2_Cmd[1]
1 1
.names Chan1_reg_2_Cmd[2] rules_16_io_Chan1_in_2_Cmd[2]
1 1
.names Chan1_reg_2_Data[0] rules_16_io_Chan1_in_2_Data[0]
1 1
.names Chan1_reg_2_Data[1] rules_16_io_Chan1_in_2_Data[1]
1 1
.names Chan2_reg_0_Cmd[0] rules_16_io_Chan2_in_0_Cmd[0]
1 1
.names Chan2_reg_0_Cmd[1] rules_16_io_Chan2_in_0_Cmd[1]
1 1
.names Chan2_reg_0_Cmd[2] rules_16_io_Chan2_in_0_Cmd[2]
1 1
.names Chan2_reg_0_Data[0] rules_16_io_Chan2_in_0_Data[0]
1 1
.names Chan2_reg_0_Data[1] rules_16_io_Chan2_in_0_Data[1]
1 1
.names Chan2_reg_1_Cmd[0] rules_16_io_Chan2_in_1_Cmd[0]
1 1
.names Chan2_reg_1_Cmd[1] rules_16_io_Chan2_in_1_Cmd[1]
1 1
.names Chan2_reg_1_Cmd[2] rules_16_io_Chan2_in_1_Cmd[2]
1 1
.names Chan2_reg_1_Data[0] rules_16_io_Chan2_in_1_Data[0]
1 1
.names Chan2_reg_1_Data[1] rules_16_io_Chan2_in_1_Data[1]
1 1
.names Chan2_reg_2_Cmd[0] rules_16_io_Chan2_in_2_Cmd[0]
1 1
.names Chan2_reg_2_Cmd[1] rules_16_io_Chan2_in_2_Cmd[1]
1 1
.names Chan2_reg_2_Cmd[2] rules_16_io_Chan2_in_2_Cmd[2]
1 1
.names Chan2_reg_2_Data[0] rules_16_io_Chan2_in_2_Data[0]
1 1
.names Chan2_reg_2_Data[1] rules_16_io_Chan2_in_2_Data[1]
1 1
.names Chan3_reg_0_Cmd[0] rules_16_io_Chan3_in_0_Cmd[0]
1 1
.names Chan3_reg_0_Cmd[1] rules_16_io_Chan3_in_0_Cmd[1]
1 1
.names Chan3_reg_0_Cmd[2] rules_16_io_Chan3_in_0_Cmd[2]
1 1
.names Chan3_reg_0_Data[0] rules_16_io_Chan3_in_0_Data[0]
1 1
.names Chan3_reg_0_Data[1] rules_16_io_Chan3_in_0_Data[1]
1 1
.names Chan3_reg_1_Cmd[0] rules_16_io_Chan3_in_1_Cmd[0]
1 1
.names Chan3_reg_1_Cmd[1] rules_16_io_Chan3_in_1_Cmd[1]
1 1
.names Chan3_reg_1_Cmd[2] rules_16_io_Chan3_in_1_Cmd[2]
1 1
.names Chan3_reg_1_Data[0] rules_16_io_Chan3_in_1_Data[0]
1 1
.names Chan3_reg_1_Data[1] rules_16_io_Chan3_in_1_Data[1]
1 1
.names Chan3_reg_2_Cmd[0] rules_16_io_Chan3_in_2_Cmd[0]
1 1
.names Chan3_reg_2_Cmd[1] rules_16_io_Chan3_in_2_Cmd[1]
1 1
.names Chan3_reg_2_Cmd[2] rules_16_io_Chan3_in_2_Cmd[2]
1 1
.names Chan3_reg_2_Data[0] rules_16_io_Chan3_in_2_Data[0]
1 1
.names Chan3_reg_2_Data[1] rules_16_io_Chan3_in_2_Data[1]
1 1
.names CurCmd_reg[0] rules_16_io_CurCmd_in[0]
1 1
.names CurCmd_reg[1] rules_16_io_CurCmd_in[1]
1 1
.names CurCmd_reg[2] rules_16_io_CurCmd_in[2]
1 1
.names CurPtr_reg[0] rules_16_io_CurPtr_in[0]
1 1
.names CurPtr_reg[1] rules_16_io_CurPtr_in[1]
1 1
.names ExGntd_reg rules_16_io_ExGntd_in
1 1
.names InvSet_reg_0 rules_16_io_InvSet_in_0
1 1
.names InvSet_reg_1 rules_16_io_InvSet_in_1
1 1
.names InvSet_reg_2 rules_16_io_InvSet_in_2
1 1
.names MemData_reg[0] rules_16_io_MemData_in[0]
1 1
.names MemData_reg[1] rules_16_io_MemData_in[1]
1 1
.names ShrSet_reg_0 rules_16_io_ShrSet_in_0
1 1
.names ShrSet_reg_1 rules_16_io_ShrSet_in_1
1 1
.names ShrSet_reg_2 rules_16_io_ShrSet_in_2
1 1
.names AuxData_reg[0] rules_17_io_AuxData_in[0]
1 1
.names AuxData_reg[1] rules_17_io_AuxData_in[1]
1 1
.names Cache_reg_0_Data[0] rules_17_io_Cache_in_0_Data[0]
1 1
.names Cache_reg_0_Data[1] rules_17_io_Cache_in_0_Data[1]
1 1
.names Cache_reg_0_State[0] rules_17_io_Cache_in_0_State[0]
1 1
.names Cache_reg_0_State[1] rules_17_io_Cache_in_0_State[1]
1 1
.names Cache_reg_1_Data[0] rules_17_io_Cache_in_1_Data[0]
1 1
.names Cache_reg_1_Data[1] rules_17_io_Cache_in_1_Data[1]
1 1
.names Cache_reg_1_State[0] rules_17_io_Cache_in_1_State[0]
1 1
.names Cache_reg_1_State[1] rules_17_io_Cache_in_1_State[1]
1 1
.names Cache_reg_2_Data[0] rules_17_io_Cache_in_2_Data[0]
1 1
.names Cache_reg_2_Data[1] rules_17_io_Cache_in_2_Data[1]
1 1
.names Cache_reg_2_State[0] rules_17_io_Cache_in_2_State[0]
1 1
.names Cache_reg_2_State[1] rules_17_io_Cache_in_2_State[1]
1 1
.names Chan1_reg_0_Cmd[0] rules_17_io_Chan1_in_0_Cmd[0]
1 1
.names Chan1_reg_0_Cmd[1] rules_17_io_Chan1_in_0_Cmd[1]
1 1
.names Chan1_reg_0_Cmd[2] rules_17_io_Chan1_in_0_Cmd[2]
1 1
.names Chan1_reg_0_Data[0] rules_17_io_Chan1_in_0_Data[0]
1 1
.names Chan1_reg_0_Data[1] rules_17_io_Chan1_in_0_Data[1]
1 1
.names Chan1_reg_1_Cmd[0] rules_17_io_Chan1_in_1_Cmd[0]
1 1
.names Chan1_reg_1_Cmd[1] rules_17_io_Chan1_in_1_Cmd[1]
1 1
.names Chan1_reg_1_Cmd[2] rules_17_io_Chan1_in_1_Cmd[2]
1 1
.names Chan1_reg_1_Data[0] rules_17_io_Chan1_in_1_Data[0]
1 1
.names Chan1_reg_1_Data[1] rules_17_io_Chan1_in_1_Data[1]
1 1
.names Chan1_reg_2_Cmd[0] rules_17_io_Chan1_in_2_Cmd[0]
1 1
.names Chan1_reg_2_Cmd[1] rules_17_io_Chan1_in_2_Cmd[1]
1 1
.names Chan1_reg_2_Cmd[2] rules_17_io_Chan1_in_2_Cmd[2]
1 1
.names Chan1_reg_2_Data[0] rules_17_io_Chan1_in_2_Data[0]
1 1
.names Chan1_reg_2_Data[1] rules_17_io_Chan1_in_2_Data[1]
1 1
.names Chan2_reg_0_Cmd[0] rules_17_io_Chan2_in_0_Cmd[0]
1 1
.names Chan2_reg_0_Cmd[1] rules_17_io_Chan2_in_0_Cmd[1]
1 1
.names Chan2_reg_0_Cmd[2] rules_17_io_Chan2_in_0_Cmd[2]
1 1
.names Chan2_reg_0_Data[0] rules_17_io_Chan2_in_0_Data[0]
1 1
.names Chan2_reg_0_Data[1] rules_17_io_Chan2_in_0_Data[1]
1 1
.names Chan2_reg_1_Cmd[0] rules_17_io_Chan2_in_1_Cmd[0]
1 1
.names Chan2_reg_1_Cmd[1] rules_17_io_Chan2_in_1_Cmd[1]
1 1
.names Chan2_reg_1_Cmd[2] rules_17_io_Chan2_in_1_Cmd[2]
1 1
.names Chan2_reg_1_Data[0] rules_17_io_Chan2_in_1_Data[0]
1 1
.names Chan2_reg_1_Data[1] rules_17_io_Chan2_in_1_Data[1]
1 1
.names Chan2_reg_2_Cmd[0] rules_17_io_Chan2_in_2_Cmd[0]
1 1
.names Chan2_reg_2_Cmd[1] rules_17_io_Chan2_in_2_Cmd[1]
1 1
.names Chan2_reg_2_Cmd[2] rules_17_io_Chan2_in_2_Cmd[2]
1 1
.names Chan2_reg_2_Data[0] rules_17_io_Chan2_in_2_Data[0]
1 1
.names Chan2_reg_2_Data[1] rules_17_io_Chan2_in_2_Data[1]
1 1
.names Chan3_reg_0_Cmd[0] rules_17_io_Chan3_in_0_Cmd[0]
1 1
.names Chan3_reg_0_Cmd[1] rules_17_io_Chan3_in_0_Cmd[1]
1 1
.names Chan3_reg_0_Cmd[2] rules_17_io_Chan3_in_0_Cmd[2]
1 1
.names Chan3_reg_0_Data[0] rules_17_io_Chan3_in_0_Data[0]
1 1
.names Chan3_reg_0_Data[1] rules_17_io_Chan3_in_0_Data[1]
1 1
.names Chan3_reg_1_Cmd[0] rules_17_io_Chan3_in_1_Cmd[0]
1 1
.names Chan3_reg_1_Cmd[1] rules_17_io_Chan3_in_1_Cmd[1]
1 1
.names Chan3_reg_1_Cmd[2] rules_17_io_Chan3_in_1_Cmd[2]
1 1
.names Chan3_reg_1_Data[0] rules_17_io_Chan3_in_1_Data[0]
1 1
.names Chan3_reg_1_Data[1] rules_17_io_Chan3_in_1_Data[1]
1 1
.names Chan3_reg_2_Cmd[0] rules_17_io_Chan3_in_2_Cmd[0]
1 1
.names Chan3_reg_2_Cmd[1] rules_17_io_Chan3_in_2_Cmd[1]
1 1
.names Chan3_reg_2_Cmd[2] rules_17_io_Chan3_in_2_Cmd[2]
1 1
.names Chan3_reg_2_Data[0] rules_17_io_Chan3_in_2_Data[0]
1 1
.names Chan3_reg_2_Data[1] rules_17_io_Chan3_in_2_Data[1]
1 1
.names CurCmd_reg[0] rules_17_io_CurCmd_in[0]
1 1
.names CurCmd_reg[1] rules_17_io_CurCmd_in[1]
1 1
.names CurCmd_reg[2] rules_17_io_CurCmd_in[2]
1 1
.names CurPtr_reg[0] rules_17_io_CurPtr_in[0]
1 1
.names CurPtr_reg[1] rules_17_io_CurPtr_in[1]
1 1
.names ExGntd_reg rules_17_io_ExGntd_in
1 1
.names InvSet_reg_0 rules_17_io_InvSet_in_0
1 1
.names InvSet_reg_1 rules_17_io_InvSet_in_1
1 1
.names InvSet_reg_2 rules_17_io_InvSet_in_2
1 1
.names MemData_reg[0] rules_17_io_MemData_in[0]
1 1
.names MemData_reg[1] rules_17_io_MemData_in[1]
1 1
.names ShrSet_reg_0 rules_17_io_ShrSet_in_0
1 1
.names ShrSet_reg_1 rules_17_io_ShrSet_in_1
1 1
.names ShrSet_reg_2 rules_17_io_ShrSet_in_2
1 1
.names AuxData_reg[0] rules_18_io_AuxData_in[0]
1 1
.names AuxData_reg[1] rules_18_io_AuxData_in[1]
1 1
.names Cache_reg_0_Data[0] rules_18_io_Cache_in_0_Data[0]
1 1
.names Cache_reg_0_Data[1] rules_18_io_Cache_in_0_Data[1]
1 1
.names Cache_reg_0_State[0] rules_18_io_Cache_in_0_State[0]
1 1
.names Cache_reg_0_State[1] rules_18_io_Cache_in_0_State[1]
1 1
.names Cache_reg_1_Data[0] rules_18_io_Cache_in_1_Data[0]
1 1
.names Cache_reg_1_Data[1] rules_18_io_Cache_in_1_Data[1]
1 1
.names Cache_reg_1_State[0] rules_18_io_Cache_in_1_State[0]
1 1
.names Cache_reg_1_State[1] rules_18_io_Cache_in_1_State[1]
1 1
.names Cache_reg_2_Data[0] rules_18_io_Cache_in_2_Data[0]
1 1
.names Cache_reg_2_Data[1] rules_18_io_Cache_in_2_Data[1]
1 1
.names Cache_reg_2_State[0] rules_18_io_Cache_in_2_State[0]
1 1
.names Cache_reg_2_State[1] rules_18_io_Cache_in_2_State[1]
1 1
.names Chan1_reg_0_Cmd[0] rules_18_io_Chan1_in_0_Cmd[0]
1 1
.names Chan1_reg_0_Cmd[1] rules_18_io_Chan1_in_0_Cmd[1]
1 1
.names Chan1_reg_0_Cmd[2] rules_18_io_Chan1_in_0_Cmd[2]
1 1
.names Chan1_reg_0_Data[0] rules_18_io_Chan1_in_0_Data[0]
1 1
.names Chan1_reg_0_Data[1] rules_18_io_Chan1_in_0_Data[1]
1 1
.names Chan1_reg_1_Cmd[0] rules_18_io_Chan1_in_1_Cmd[0]
1 1
.names Chan1_reg_1_Cmd[1] rules_18_io_Chan1_in_1_Cmd[1]
1 1
.names Chan1_reg_1_Cmd[2] rules_18_io_Chan1_in_1_Cmd[2]
1 1
.names Chan1_reg_1_Data[0] rules_18_io_Chan1_in_1_Data[0]
1 1
.names Chan1_reg_1_Data[1] rules_18_io_Chan1_in_1_Data[1]
1 1
.names Chan1_reg_2_Cmd[0] rules_18_io_Chan1_in_2_Cmd[0]
1 1
.names Chan1_reg_2_Cmd[1] rules_18_io_Chan1_in_2_Cmd[1]
1 1
.names Chan1_reg_2_Cmd[2] rules_18_io_Chan1_in_2_Cmd[2]
1 1
.names Chan1_reg_2_Data[0] rules_18_io_Chan1_in_2_Data[0]
1 1
.names Chan1_reg_2_Data[1] rules_18_io_Chan1_in_2_Data[1]
1 1
.names Chan2_reg_0_Cmd[0] rules_18_io_Chan2_in_0_Cmd[0]
1 1
.names Chan2_reg_0_Cmd[1] rules_18_io_Chan2_in_0_Cmd[1]
1 1
.names Chan2_reg_0_Cmd[2] rules_18_io_Chan2_in_0_Cmd[2]
1 1
.names Chan2_reg_0_Data[0] rules_18_io_Chan2_in_0_Data[0]
1 1
.names Chan2_reg_0_Data[1] rules_18_io_Chan2_in_0_Data[1]
1 1
.names Chan2_reg_1_Cmd[0] rules_18_io_Chan2_in_1_Cmd[0]
1 1
.names Chan2_reg_1_Cmd[1] rules_18_io_Chan2_in_1_Cmd[1]
1 1
.names Chan2_reg_1_Cmd[2] rules_18_io_Chan2_in_1_Cmd[2]
1 1
.names Chan2_reg_1_Data[0] rules_18_io_Chan2_in_1_Data[0]
1 1
.names Chan2_reg_1_Data[1] rules_18_io_Chan2_in_1_Data[1]
1 1
.names Chan2_reg_2_Cmd[0] rules_18_io_Chan2_in_2_Cmd[0]
1 1
.names Chan2_reg_2_Cmd[1] rules_18_io_Chan2_in_2_Cmd[1]
1 1
.names Chan2_reg_2_Cmd[2] rules_18_io_Chan2_in_2_Cmd[2]
1 1
.names Chan2_reg_2_Data[0] rules_18_io_Chan2_in_2_Data[0]
1 1
.names Chan2_reg_2_Data[1] rules_18_io_Chan2_in_2_Data[1]
1 1
.names Chan3_reg_0_Cmd[0] rules_18_io_Chan3_in_0_Cmd[0]
1 1
.names Chan3_reg_0_Cmd[1] rules_18_io_Chan3_in_0_Cmd[1]
1 1
.names Chan3_reg_0_Cmd[2] rules_18_io_Chan3_in_0_Cmd[2]
1 1
.names Chan3_reg_0_Data[0] rules_18_io_Chan3_in_0_Data[0]
1 1
.names Chan3_reg_0_Data[1] rules_18_io_Chan3_in_0_Data[1]
1 1
.names Chan3_reg_1_Cmd[0] rules_18_io_Chan3_in_1_Cmd[0]
1 1
.names Chan3_reg_1_Cmd[1] rules_18_io_Chan3_in_1_Cmd[1]
1 1
.names Chan3_reg_1_Cmd[2] rules_18_io_Chan3_in_1_Cmd[2]
1 1
.names Chan3_reg_1_Data[0] rules_18_io_Chan3_in_1_Data[0]
1 1
.names Chan3_reg_1_Data[1] rules_18_io_Chan3_in_1_Data[1]
1 1
.names Chan3_reg_2_Cmd[0] rules_18_io_Chan3_in_2_Cmd[0]
1 1
.names Chan3_reg_2_Cmd[1] rules_18_io_Chan3_in_2_Cmd[1]
1 1
.names Chan3_reg_2_Cmd[2] rules_18_io_Chan3_in_2_Cmd[2]
1 1
.names Chan3_reg_2_Data[0] rules_18_io_Chan3_in_2_Data[0]
1 1
.names Chan3_reg_2_Data[1] rules_18_io_Chan3_in_2_Data[1]
1 1
.names CurCmd_reg[0] rules_18_io_CurCmd_in[0]
1 1
.names CurCmd_reg[1] rules_18_io_CurCmd_in[1]
1 1
.names CurCmd_reg[2] rules_18_io_CurCmd_in[2]
1 1
.names CurPtr_reg[0] rules_18_io_CurPtr_in[0]
1 1
.names CurPtr_reg[1] rules_18_io_CurPtr_in[1]
1 1
.names ExGntd_reg rules_18_io_ExGntd_in
1 1
.names InvSet_reg_0 rules_18_io_InvSet_in_0
1 1
.names InvSet_reg_1 rules_18_io_InvSet_in_1
1 1
.names InvSet_reg_2 rules_18_io_InvSet_in_2
1 1
.names MemData_reg[0] rules_18_io_MemData_in[0]
1 1
.names MemData_reg[1] rules_18_io_MemData_in[1]
1 1
.names ShrSet_reg_0 rules_18_io_ShrSet_in_0
1 1
.names ShrSet_reg_1 rules_18_io_ShrSet_in_1
1 1
.names ShrSet_reg_2 rules_18_io_ShrSet_in_2
1 1
.names _T_36 rules_18_io_en_r
1 1
.names AuxData_reg[0] rules_19_io_AuxData_in[0]
1 1
.names AuxData_reg[1] rules_19_io_AuxData_in[1]
1 1
.names Cache_reg_0_Data[0] rules_19_io_Cache_in_0_Data[0]
1 1
.names Cache_reg_0_Data[1] rules_19_io_Cache_in_0_Data[1]
1 1
.names Cache_reg_0_State[0] rules_19_io_Cache_in_0_State[0]
1 1
.names Cache_reg_0_State[1] rules_19_io_Cache_in_0_State[1]
1 1
.names Cache_reg_1_Data[0] rules_19_io_Cache_in_1_Data[0]
1 1
.names Cache_reg_1_Data[1] rules_19_io_Cache_in_1_Data[1]
1 1
.names Cache_reg_1_State[0] rules_19_io_Cache_in_1_State[0]
1 1
.names Cache_reg_1_State[1] rules_19_io_Cache_in_1_State[1]
1 1
.names Cache_reg_2_Data[0] rules_19_io_Cache_in_2_Data[0]
1 1
.names Cache_reg_2_Data[1] rules_19_io_Cache_in_2_Data[1]
1 1
.names Cache_reg_2_State[0] rules_19_io_Cache_in_2_State[0]
1 1
.names Cache_reg_2_State[1] rules_19_io_Cache_in_2_State[1]
1 1
.names Chan1_reg_0_Cmd[0] rules_19_io_Chan1_in_0_Cmd[0]
1 1
.names Chan1_reg_0_Cmd[1] rules_19_io_Chan1_in_0_Cmd[1]
1 1
.names Chan1_reg_0_Cmd[2] rules_19_io_Chan1_in_0_Cmd[2]
1 1
.names Chan1_reg_0_Data[0] rules_19_io_Chan1_in_0_Data[0]
1 1
.names Chan1_reg_0_Data[1] rules_19_io_Chan1_in_0_Data[1]
1 1
.names Chan1_reg_1_Cmd[0] rules_19_io_Chan1_in_1_Cmd[0]
1 1
.names Chan1_reg_1_Cmd[1] rules_19_io_Chan1_in_1_Cmd[1]
1 1
.names Chan1_reg_1_Cmd[2] rules_19_io_Chan1_in_1_Cmd[2]
1 1
.names Chan1_reg_1_Data[0] rules_19_io_Chan1_in_1_Data[0]
1 1
.names Chan1_reg_1_Data[1] rules_19_io_Chan1_in_1_Data[1]
1 1
.names Chan1_reg_2_Cmd[0] rules_19_io_Chan1_in_2_Cmd[0]
1 1
.names Chan1_reg_2_Cmd[1] rules_19_io_Chan1_in_2_Cmd[1]
1 1
.names Chan1_reg_2_Cmd[2] rules_19_io_Chan1_in_2_Cmd[2]
1 1
.names Chan1_reg_2_Data[0] rules_19_io_Chan1_in_2_Data[0]
1 1
.names Chan1_reg_2_Data[1] rules_19_io_Chan1_in_2_Data[1]
1 1
.names Chan2_reg_0_Cmd[0] rules_19_io_Chan2_in_0_Cmd[0]
1 1
.names Chan2_reg_0_Cmd[1] rules_19_io_Chan2_in_0_Cmd[1]
1 1
.names Chan2_reg_0_Cmd[2] rules_19_io_Chan2_in_0_Cmd[2]
1 1
.names Chan2_reg_0_Data[0] rules_19_io_Chan2_in_0_Data[0]
1 1
.names Chan2_reg_0_Data[1] rules_19_io_Chan2_in_0_Data[1]
1 1
.names Chan2_reg_1_Cmd[0] rules_19_io_Chan2_in_1_Cmd[0]
1 1
.names Chan2_reg_1_Cmd[1] rules_19_io_Chan2_in_1_Cmd[1]
1 1
.names Chan2_reg_1_Cmd[2] rules_19_io_Chan2_in_1_Cmd[2]
1 1
.names Chan2_reg_1_Data[0] rules_19_io_Chan2_in_1_Data[0]
1 1
.names Chan2_reg_1_Data[1] rules_19_io_Chan2_in_1_Data[1]
1 1
.names Chan2_reg_2_Cmd[0] rules_19_io_Chan2_in_2_Cmd[0]
1 1
.names Chan2_reg_2_Cmd[1] rules_19_io_Chan2_in_2_Cmd[1]
1 1
.names Chan2_reg_2_Cmd[2] rules_19_io_Chan2_in_2_Cmd[2]
1 1
.names Chan2_reg_2_Data[0] rules_19_io_Chan2_in_2_Data[0]
1 1
.names Chan2_reg_2_Data[1] rules_19_io_Chan2_in_2_Data[1]
1 1
.names Chan3_reg_0_Cmd[0] rules_19_io_Chan3_in_0_Cmd[0]
1 1
.names Chan3_reg_0_Cmd[1] rules_19_io_Chan3_in_0_Cmd[1]
1 1
.names Chan3_reg_0_Cmd[2] rules_19_io_Chan3_in_0_Cmd[2]
1 1
.names Chan3_reg_0_Data[0] rules_19_io_Chan3_in_0_Data[0]
1 1
.names Chan3_reg_0_Data[1] rules_19_io_Chan3_in_0_Data[1]
1 1
.names Chan3_reg_1_Cmd[0] rules_19_io_Chan3_in_1_Cmd[0]
1 1
.names Chan3_reg_1_Cmd[1] rules_19_io_Chan3_in_1_Cmd[1]
1 1
.names Chan3_reg_1_Cmd[2] rules_19_io_Chan3_in_1_Cmd[2]
1 1
.names Chan3_reg_1_Data[0] rules_19_io_Chan3_in_1_Data[0]
1 1
.names Chan3_reg_1_Data[1] rules_19_io_Chan3_in_1_Data[1]
1 1
.names Chan3_reg_2_Cmd[0] rules_19_io_Chan3_in_2_Cmd[0]
1 1
.names Chan3_reg_2_Cmd[1] rules_19_io_Chan3_in_2_Cmd[1]
1 1
.names Chan3_reg_2_Cmd[2] rules_19_io_Chan3_in_2_Cmd[2]
1 1
.names Chan3_reg_2_Data[0] rules_19_io_Chan3_in_2_Data[0]
1 1
.names Chan3_reg_2_Data[1] rules_19_io_Chan3_in_2_Data[1]
1 1
.names CurCmd_reg[0] rules_19_io_CurCmd_in[0]
1 1
.names CurCmd_reg[1] rules_19_io_CurCmd_in[1]
1 1
.names CurCmd_reg[2] rules_19_io_CurCmd_in[2]
1 1
.names CurPtr_reg[0] rules_19_io_CurPtr_in[0]
1 1
.names CurPtr_reg[1] rules_19_io_CurPtr_in[1]
1 1
.names ExGntd_reg rules_19_io_ExGntd_in
1 1
.names InvSet_reg_0 rules_19_io_InvSet_in_0
1 1
.names InvSet_reg_1 rules_19_io_InvSet_in_1
1 1
.names InvSet_reg_2 rules_19_io_InvSet_in_2
1 1
.names MemData_reg[0] rules_19_io_MemData_in[0]
1 1
.names MemData_reg[1] rules_19_io_MemData_in[1]
1 1
.names ShrSet_reg_0 rules_19_io_ShrSet_in_0
1 1
.names ShrSet_reg_1 rules_19_io_ShrSet_in_1
1 1
.names ShrSet_reg_2 rules_19_io_ShrSet_in_2
1 1
.names _T_38 rules_19_io_en_r
1 1
.names AuxData_reg[0] rules_1_io_AuxData_in[0]
1 1
.names AuxData_reg[1] rules_1_io_AuxData_in[1]
1 1
.names Cache_reg_0_Data[0] rules_1_io_Cache_in_0_Data[0]
1 1
.names Cache_reg_0_Data[1] rules_1_io_Cache_in_0_Data[1]
1 1
.names Cache_reg_0_State[0] rules_1_io_Cache_in_0_State[0]
1 1
.names Cache_reg_0_State[1] rules_1_io_Cache_in_0_State[1]
1 1
.names Cache_reg_1_Data[0] rules_1_io_Cache_in_1_Data[0]
1 1
.names Cache_reg_1_Data[1] rules_1_io_Cache_in_1_Data[1]
1 1
.names Cache_reg_1_State[0] rules_1_io_Cache_in_1_State[0]
1 1
.names Cache_reg_1_State[1] rules_1_io_Cache_in_1_State[1]
1 1
.names Cache_reg_2_Data[0] rules_1_io_Cache_in_2_Data[0]
1 1
.names Cache_reg_2_Data[1] rules_1_io_Cache_in_2_Data[1]
1 1
.names Cache_reg_2_State[0] rules_1_io_Cache_in_2_State[0]
1 1
.names Cache_reg_2_State[1] rules_1_io_Cache_in_2_State[1]
1 1
.names Chan1_reg_0_Cmd[0] rules_1_io_Chan1_in_0_Cmd[0]
1 1
.names Chan1_reg_0_Cmd[1] rules_1_io_Chan1_in_0_Cmd[1]
1 1
.names Chan1_reg_0_Cmd[2] rules_1_io_Chan1_in_0_Cmd[2]
1 1
.names Chan1_reg_0_Data[0] rules_1_io_Chan1_in_0_Data[0]
1 1
.names Chan1_reg_0_Data[1] rules_1_io_Chan1_in_0_Data[1]
1 1
.names Chan1_reg_1_Cmd[0] rules_1_io_Chan1_in_1_Cmd[0]
1 1
.names Chan1_reg_1_Cmd[1] rules_1_io_Chan1_in_1_Cmd[1]
1 1
.names Chan1_reg_1_Cmd[2] rules_1_io_Chan1_in_1_Cmd[2]
1 1
.names Chan1_reg_1_Data[0] rules_1_io_Chan1_in_1_Data[0]
1 1
.names Chan1_reg_1_Data[1] rules_1_io_Chan1_in_1_Data[1]
1 1
.names Chan1_reg_2_Cmd[0] rules_1_io_Chan1_in_2_Cmd[0]
1 1
.names Chan1_reg_2_Cmd[1] rules_1_io_Chan1_in_2_Cmd[1]
1 1
.names Chan1_reg_2_Cmd[2] rules_1_io_Chan1_in_2_Cmd[2]
1 1
.names Chan1_reg_2_Data[0] rules_1_io_Chan1_in_2_Data[0]
1 1
.names Chan1_reg_2_Data[1] rules_1_io_Chan1_in_2_Data[1]
1 1
.names Chan2_reg_0_Cmd[0] rules_1_io_Chan2_in_0_Cmd[0]
1 1
.names Chan2_reg_0_Cmd[1] rules_1_io_Chan2_in_0_Cmd[1]
1 1
.names Chan2_reg_0_Cmd[2] rules_1_io_Chan2_in_0_Cmd[2]
1 1
.names Chan2_reg_0_Data[0] rules_1_io_Chan2_in_0_Data[0]
1 1
.names Chan2_reg_0_Data[1] rules_1_io_Chan2_in_0_Data[1]
1 1
.names Chan2_reg_1_Cmd[0] rules_1_io_Chan2_in_1_Cmd[0]
1 1
.names Chan2_reg_1_Cmd[1] rules_1_io_Chan2_in_1_Cmd[1]
1 1
.names Chan2_reg_1_Cmd[2] rules_1_io_Chan2_in_1_Cmd[2]
1 1
.names Chan2_reg_1_Data[0] rules_1_io_Chan2_in_1_Data[0]
1 1
.names Chan2_reg_1_Data[1] rules_1_io_Chan2_in_1_Data[1]
1 1
.names Chan2_reg_2_Cmd[0] rules_1_io_Chan2_in_2_Cmd[0]
1 1
.names Chan2_reg_2_Cmd[1] rules_1_io_Chan2_in_2_Cmd[1]
1 1
.names Chan2_reg_2_Cmd[2] rules_1_io_Chan2_in_2_Cmd[2]
1 1
.names Chan2_reg_2_Data[0] rules_1_io_Chan2_in_2_Data[0]
1 1
.names Chan2_reg_2_Data[1] rules_1_io_Chan2_in_2_Data[1]
1 1
.names Chan3_reg_0_Cmd[0] rules_1_io_Chan3_in_0_Cmd[0]
1 1
.names Chan3_reg_0_Cmd[1] rules_1_io_Chan3_in_0_Cmd[1]
1 1
.names Chan3_reg_0_Cmd[2] rules_1_io_Chan3_in_0_Cmd[2]
1 1
.names Chan3_reg_0_Data[0] rules_1_io_Chan3_in_0_Data[0]
1 1
.names Chan3_reg_0_Data[1] rules_1_io_Chan3_in_0_Data[1]
1 1
.names Chan3_reg_1_Cmd[0] rules_1_io_Chan3_in_1_Cmd[0]
1 1
.names Chan3_reg_1_Cmd[1] rules_1_io_Chan3_in_1_Cmd[1]
1 1
.names Chan3_reg_1_Cmd[2] rules_1_io_Chan3_in_1_Cmd[2]
1 1
.names Chan3_reg_1_Data[0] rules_1_io_Chan3_in_1_Data[0]
1 1
.names Chan3_reg_1_Data[1] rules_1_io_Chan3_in_1_Data[1]
1 1
.names Chan3_reg_2_Cmd[0] rules_1_io_Chan3_in_2_Cmd[0]
1 1
.names Chan3_reg_2_Cmd[1] rules_1_io_Chan3_in_2_Cmd[1]
1 1
.names Chan3_reg_2_Cmd[2] rules_1_io_Chan3_in_2_Cmd[2]
1 1
.names Chan3_reg_2_Data[0] rules_1_io_Chan3_in_2_Data[0]
1 1
.names Chan3_reg_2_Data[1] rules_1_io_Chan3_in_2_Data[1]
1 1
.names CurCmd_reg[0] rules_1_io_CurCmd_in[0]
1 1
.names CurCmd_reg[1] rules_1_io_CurCmd_in[1]
1 1
.names CurCmd_reg[2] rules_1_io_CurCmd_in[2]
1 1
.names CurPtr_reg[0] rules_1_io_CurPtr_in[0]
1 1
.names CurPtr_reg[1] rules_1_io_CurPtr_in[1]
1 1
.names ExGntd_reg rules_1_io_ExGntd_in
1 1
.names InvSet_reg_0 rules_1_io_InvSet_in_0
1 1
.names InvSet_reg_1 rules_1_io_InvSet_in_1
1 1
.names InvSet_reg_2 rules_1_io_InvSet_in_2
1 1
.names MemData_reg[0] rules_1_io_MemData_in[0]
1 1
.names MemData_reg[1] rules_1_io_MemData_in[1]
1 1
.names ShrSet_reg_0 rules_1_io_ShrSet_in_0
1 1
.names ShrSet_reg_1 rules_1_io_ShrSet_in_1
1 1
.names ShrSet_reg_2 rules_1_io_ShrSet_in_2
1 1
.names _T_2 rules_1_io_en_r
1 1
.names AuxData_reg[0] rules_20_io_AuxData_in[0]
1 1
.names AuxData_reg[1] rules_20_io_AuxData_in[1]
1 1
.names Cache_reg_0_Data[0] rules_20_io_Cache_in_0_Data[0]
1 1
.names Cache_reg_0_Data[1] rules_20_io_Cache_in_0_Data[1]
1 1
.names Cache_reg_0_State[0] rules_20_io_Cache_in_0_State[0]
1 1
.names Cache_reg_0_State[1] rules_20_io_Cache_in_0_State[1]
1 1
.names Cache_reg_1_Data[0] rules_20_io_Cache_in_1_Data[0]
1 1
.names Cache_reg_1_Data[1] rules_20_io_Cache_in_1_Data[1]
1 1
.names Cache_reg_1_State[0] rules_20_io_Cache_in_1_State[0]
1 1
.names Cache_reg_1_State[1] rules_20_io_Cache_in_1_State[1]
1 1
.names Cache_reg_2_Data[0] rules_20_io_Cache_in_2_Data[0]
1 1
.names Cache_reg_2_Data[1] rules_20_io_Cache_in_2_Data[1]
1 1
.names Cache_reg_2_State[0] rules_20_io_Cache_in_2_State[0]
1 1
.names Cache_reg_2_State[1] rules_20_io_Cache_in_2_State[1]
1 1
.names Chan1_reg_0_Cmd[0] rules_20_io_Chan1_in_0_Cmd[0]
1 1
.names Chan1_reg_0_Cmd[1] rules_20_io_Chan1_in_0_Cmd[1]
1 1
.names Chan1_reg_0_Cmd[2] rules_20_io_Chan1_in_0_Cmd[2]
1 1
.names Chan1_reg_0_Data[0] rules_20_io_Chan1_in_0_Data[0]
1 1
.names Chan1_reg_0_Data[1] rules_20_io_Chan1_in_0_Data[1]
1 1
.names Chan1_reg_1_Cmd[0] rules_20_io_Chan1_in_1_Cmd[0]
1 1
.names Chan1_reg_1_Cmd[1] rules_20_io_Chan1_in_1_Cmd[1]
1 1
.names Chan1_reg_1_Cmd[2] rules_20_io_Chan1_in_1_Cmd[2]
1 1
.names Chan1_reg_1_Data[0] rules_20_io_Chan1_in_1_Data[0]
1 1
.names Chan1_reg_1_Data[1] rules_20_io_Chan1_in_1_Data[1]
1 1
.names Chan1_reg_2_Cmd[0] rules_20_io_Chan1_in_2_Cmd[0]
1 1
.names Chan1_reg_2_Cmd[1] rules_20_io_Chan1_in_2_Cmd[1]
1 1
.names Chan1_reg_2_Cmd[2] rules_20_io_Chan1_in_2_Cmd[2]
1 1
.names Chan1_reg_2_Data[0] rules_20_io_Chan1_in_2_Data[0]
1 1
.names Chan1_reg_2_Data[1] rules_20_io_Chan1_in_2_Data[1]
1 1
.names Chan2_reg_0_Cmd[0] rules_20_io_Chan2_in_0_Cmd[0]
1 1
.names Chan2_reg_0_Cmd[1] rules_20_io_Chan2_in_0_Cmd[1]
1 1
.names Chan2_reg_0_Cmd[2] rules_20_io_Chan2_in_0_Cmd[2]
1 1
.names Chan2_reg_0_Data[0] rules_20_io_Chan2_in_0_Data[0]
1 1
.names Chan2_reg_0_Data[1] rules_20_io_Chan2_in_0_Data[1]
1 1
.names Chan2_reg_1_Cmd[0] rules_20_io_Chan2_in_1_Cmd[0]
1 1
.names Chan2_reg_1_Cmd[1] rules_20_io_Chan2_in_1_Cmd[1]
1 1
.names Chan2_reg_1_Cmd[2] rules_20_io_Chan2_in_1_Cmd[2]
1 1
.names Chan2_reg_1_Data[0] rules_20_io_Chan2_in_1_Data[0]
1 1
.names Chan2_reg_1_Data[1] rules_20_io_Chan2_in_1_Data[1]
1 1
.names Chan2_reg_2_Cmd[0] rules_20_io_Chan2_in_2_Cmd[0]
1 1
.names Chan2_reg_2_Cmd[1] rules_20_io_Chan2_in_2_Cmd[1]
1 1
.names Chan2_reg_2_Cmd[2] rules_20_io_Chan2_in_2_Cmd[2]
1 1
.names Chan2_reg_2_Data[0] rules_20_io_Chan2_in_2_Data[0]
1 1
.names Chan2_reg_2_Data[1] rules_20_io_Chan2_in_2_Data[1]
1 1
.names Chan3_reg_0_Cmd[0] rules_20_io_Chan3_in_0_Cmd[0]
1 1
.names Chan3_reg_0_Cmd[1] rules_20_io_Chan3_in_0_Cmd[1]
1 1
.names Chan3_reg_0_Cmd[2] rules_20_io_Chan3_in_0_Cmd[2]
1 1
.names Chan3_reg_0_Data[0] rules_20_io_Chan3_in_0_Data[0]
1 1
.names Chan3_reg_0_Data[1] rules_20_io_Chan3_in_0_Data[1]
1 1
.names Chan3_reg_1_Cmd[0] rules_20_io_Chan3_in_1_Cmd[0]
1 1
.names Chan3_reg_1_Cmd[1] rules_20_io_Chan3_in_1_Cmd[1]
1 1
.names Chan3_reg_1_Cmd[2] rules_20_io_Chan3_in_1_Cmd[2]
1 1
.names Chan3_reg_1_Data[0] rules_20_io_Chan3_in_1_Data[0]
1 1
.names Chan3_reg_1_Data[1] rules_20_io_Chan3_in_1_Data[1]
1 1
.names Chan3_reg_2_Cmd[0] rules_20_io_Chan3_in_2_Cmd[0]
1 1
.names Chan3_reg_2_Cmd[1] rules_20_io_Chan3_in_2_Cmd[1]
1 1
.names Chan3_reg_2_Cmd[2] rules_20_io_Chan3_in_2_Cmd[2]
1 1
.names Chan3_reg_2_Data[0] rules_20_io_Chan3_in_2_Data[0]
1 1
.names Chan3_reg_2_Data[1] rules_20_io_Chan3_in_2_Data[1]
1 1
.names CurCmd_reg[0] rules_20_io_CurCmd_in[0]
1 1
.names CurCmd_reg[1] rules_20_io_CurCmd_in[1]
1 1
.names CurCmd_reg[2] rules_20_io_CurCmd_in[2]
1 1
.names CurPtr_reg[0] rules_20_io_CurPtr_in[0]
1 1
.names CurPtr_reg[1] rules_20_io_CurPtr_in[1]
1 1
.names ExGntd_reg rules_20_io_ExGntd_in
1 1
.names InvSet_reg_0 rules_20_io_InvSet_in_0
1 1
.names InvSet_reg_1 rules_20_io_InvSet_in_1
1 1
.names InvSet_reg_2 rules_20_io_InvSet_in_2
1 1
.names MemData_reg[0] rules_20_io_MemData_in[0]
1 1
.names MemData_reg[1] rules_20_io_MemData_in[1]
1 1
.names ShrSet_reg_0 rules_20_io_ShrSet_in_0
1 1
.names ShrSet_reg_1 rules_20_io_ShrSet_in_1
1 1
.names ShrSet_reg_2 rules_20_io_ShrSet_in_2
1 1
.names _T_40 rules_20_io_en_r
1 1
.names AuxData_reg[0] rules_21_io_AuxData_in[0]
1 1
.names AuxData_reg[1] rules_21_io_AuxData_in[1]
1 1
.names Cache_reg_0_Data[0] rules_21_io_Cache_in_0_Data[0]
1 1
.names Cache_reg_0_Data[1] rules_21_io_Cache_in_0_Data[1]
1 1
.names Cache_reg_0_State[0] rules_21_io_Cache_in_0_State[0]
1 1
.names Cache_reg_0_State[1] rules_21_io_Cache_in_0_State[1]
1 1
.names Cache_reg_1_Data[0] rules_21_io_Cache_in_1_Data[0]
1 1
.names Cache_reg_1_Data[1] rules_21_io_Cache_in_1_Data[1]
1 1
.names Cache_reg_1_State[0] rules_21_io_Cache_in_1_State[0]
1 1
.names Cache_reg_1_State[1] rules_21_io_Cache_in_1_State[1]
1 1
.names Cache_reg_2_Data[0] rules_21_io_Cache_in_2_Data[0]
1 1
.names Cache_reg_2_Data[1] rules_21_io_Cache_in_2_Data[1]
1 1
.names Cache_reg_2_State[0] rules_21_io_Cache_in_2_State[0]
1 1
.names Cache_reg_2_State[1] rules_21_io_Cache_in_2_State[1]
1 1
.names Chan1_reg_0_Cmd[0] rules_21_io_Chan1_in_0_Cmd[0]
1 1
.names Chan1_reg_0_Cmd[1] rules_21_io_Chan1_in_0_Cmd[1]
1 1
.names Chan1_reg_0_Cmd[2] rules_21_io_Chan1_in_0_Cmd[2]
1 1
.names Chan1_reg_0_Data[0] rules_21_io_Chan1_in_0_Data[0]
1 1
.names Chan1_reg_0_Data[1] rules_21_io_Chan1_in_0_Data[1]
1 1
.names Chan1_reg_1_Cmd[0] rules_21_io_Chan1_in_1_Cmd[0]
1 1
.names Chan1_reg_1_Cmd[1] rules_21_io_Chan1_in_1_Cmd[1]
1 1
.names Chan1_reg_1_Cmd[2] rules_21_io_Chan1_in_1_Cmd[2]
1 1
.names Chan1_reg_1_Data[0] rules_21_io_Chan1_in_1_Data[0]
1 1
.names Chan1_reg_1_Data[1] rules_21_io_Chan1_in_1_Data[1]
1 1
.names Chan1_reg_2_Cmd[0] rules_21_io_Chan1_in_2_Cmd[0]
1 1
.names Chan1_reg_2_Cmd[1] rules_21_io_Chan1_in_2_Cmd[1]
1 1
.names Chan1_reg_2_Cmd[2] rules_21_io_Chan1_in_2_Cmd[2]
1 1
.names Chan1_reg_2_Data[0] rules_21_io_Chan1_in_2_Data[0]
1 1
.names Chan1_reg_2_Data[1] rules_21_io_Chan1_in_2_Data[1]
1 1
.names Chan2_reg_0_Cmd[0] rules_21_io_Chan2_in_0_Cmd[0]
1 1
.names Chan2_reg_0_Cmd[1] rules_21_io_Chan2_in_0_Cmd[1]
1 1
.names Chan2_reg_0_Cmd[2] rules_21_io_Chan2_in_0_Cmd[2]
1 1
.names Chan2_reg_0_Data[0] rules_21_io_Chan2_in_0_Data[0]
1 1
.names Chan2_reg_0_Data[1] rules_21_io_Chan2_in_0_Data[1]
1 1
.names Chan2_reg_1_Cmd[0] rules_21_io_Chan2_in_1_Cmd[0]
1 1
.names Chan2_reg_1_Cmd[1] rules_21_io_Chan2_in_1_Cmd[1]
1 1
.names Chan2_reg_1_Cmd[2] rules_21_io_Chan2_in_1_Cmd[2]
1 1
.names Chan2_reg_1_Data[0] rules_21_io_Chan2_in_1_Data[0]
1 1
.names Chan2_reg_1_Data[1] rules_21_io_Chan2_in_1_Data[1]
1 1
.names Chan2_reg_2_Cmd[0] rules_21_io_Chan2_in_2_Cmd[0]
1 1
.names Chan2_reg_2_Cmd[1] rules_21_io_Chan2_in_2_Cmd[1]
1 1
.names Chan2_reg_2_Cmd[2] rules_21_io_Chan2_in_2_Cmd[2]
1 1
.names Chan2_reg_2_Data[0] rules_21_io_Chan2_in_2_Data[0]
1 1
.names Chan2_reg_2_Data[1] rules_21_io_Chan2_in_2_Data[1]
1 1
.names Chan3_reg_0_Cmd[0] rules_21_io_Chan3_in_0_Cmd[0]
1 1
.names Chan3_reg_0_Cmd[1] rules_21_io_Chan3_in_0_Cmd[1]
1 1
.names Chan3_reg_0_Cmd[2] rules_21_io_Chan3_in_0_Cmd[2]
1 1
.names Chan3_reg_0_Data[0] rules_21_io_Chan3_in_0_Data[0]
1 1
.names Chan3_reg_0_Data[1] rules_21_io_Chan3_in_0_Data[1]
1 1
.names Chan3_reg_1_Cmd[0] rules_21_io_Chan3_in_1_Cmd[0]
1 1
.names Chan3_reg_1_Cmd[1] rules_21_io_Chan3_in_1_Cmd[1]
1 1
.names Chan3_reg_1_Cmd[2] rules_21_io_Chan3_in_1_Cmd[2]
1 1
.names Chan3_reg_1_Data[0] rules_21_io_Chan3_in_1_Data[0]
1 1
.names Chan3_reg_1_Data[1] rules_21_io_Chan3_in_1_Data[1]
1 1
.names Chan3_reg_2_Cmd[0] rules_21_io_Chan3_in_2_Cmd[0]
1 1
.names Chan3_reg_2_Cmd[1] rules_21_io_Chan3_in_2_Cmd[1]
1 1
.names Chan3_reg_2_Cmd[2] rules_21_io_Chan3_in_2_Cmd[2]
1 1
.names Chan3_reg_2_Data[0] rules_21_io_Chan3_in_2_Data[0]
1 1
.names Chan3_reg_2_Data[1] rules_21_io_Chan3_in_2_Data[1]
1 1
.names CurCmd_reg[0] rules_21_io_CurCmd_in[0]
1 1
.names CurCmd_reg[1] rules_21_io_CurCmd_in[1]
1 1
.names CurCmd_reg[2] rules_21_io_CurCmd_in[2]
1 1
.names CurPtr_reg[0] rules_21_io_CurPtr_in[0]
1 1
.names CurPtr_reg[1] rules_21_io_CurPtr_in[1]
1 1
.names ExGntd_reg rules_21_io_ExGntd_in
1 1
.names InvSet_reg_0 rules_21_io_InvSet_in_0
1 1
.names InvSet_reg_1 rules_21_io_InvSet_in_1
1 1
.names InvSet_reg_2 rules_21_io_InvSet_in_2
1 1
.names MemData_reg[0] rules_21_io_MemData_in[0]
1 1
.names MemData_reg[1] rules_21_io_MemData_in[1]
1 1
.names ShrSet_reg_0 rules_21_io_ShrSet_in_0
1 1
.names ShrSet_reg_1 rules_21_io_ShrSet_in_1
1 1
.names ShrSet_reg_2 rules_21_io_ShrSet_in_2
1 1
.names _T_42 rules_21_io_en_r
1 1
.names AuxData_reg[0] rules_22_io_AuxData_in[0]
1 1
.names AuxData_reg[1] rules_22_io_AuxData_in[1]
1 1
.names Cache_reg_0_Data[0] rules_22_io_Cache_in_0_Data[0]
1 1
.names Cache_reg_0_Data[1] rules_22_io_Cache_in_0_Data[1]
1 1
.names Cache_reg_0_State[0] rules_22_io_Cache_in_0_State[0]
1 1
.names Cache_reg_0_State[1] rules_22_io_Cache_in_0_State[1]
1 1
.names Cache_reg_1_Data[0] rules_22_io_Cache_in_1_Data[0]
1 1
.names Cache_reg_1_Data[1] rules_22_io_Cache_in_1_Data[1]
1 1
.names Cache_reg_1_State[0] rules_22_io_Cache_in_1_State[0]
1 1
.names Cache_reg_1_State[1] rules_22_io_Cache_in_1_State[1]
1 1
.names Cache_reg_2_Data[0] rules_22_io_Cache_in_2_Data[0]
1 1
.names Cache_reg_2_Data[1] rules_22_io_Cache_in_2_Data[1]
1 1
.names Cache_reg_2_State[0] rules_22_io_Cache_in_2_State[0]
1 1
.names Cache_reg_2_State[1] rules_22_io_Cache_in_2_State[1]
1 1
.names Chan1_reg_0_Cmd[0] rules_22_io_Chan1_in_0_Cmd[0]
1 1
.names Chan1_reg_0_Cmd[1] rules_22_io_Chan1_in_0_Cmd[1]
1 1
.names Chan1_reg_0_Cmd[2] rules_22_io_Chan1_in_0_Cmd[2]
1 1
.names Chan1_reg_0_Data[0] rules_22_io_Chan1_in_0_Data[0]
1 1
.names Chan1_reg_0_Data[1] rules_22_io_Chan1_in_0_Data[1]
1 1
.names Chan1_reg_1_Cmd[0] rules_22_io_Chan1_in_1_Cmd[0]
1 1
.names Chan1_reg_1_Cmd[1] rules_22_io_Chan1_in_1_Cmd[1]
1 1
.names Chan1_reg_1_Cmd[2] rules_22_io_Chan1_in_1_Cmd[2]
1 1
.names Chan1_reg_1_Data[0] rules_22_io_Chan1_in_1_Data[0]
1 1
.names Chan1_reg_1_Data[1] rules_22_io_Chan1_in_1_Data[1]
1 1
.names Chan1_reg_2_Cmd[0] rules_22_io_Chan1_in_2_Cmd[0]
1 1
.names Chan1_reg_2_Cmd[1] rules_22_io_Chan1_in_2_Cmd[1]
1 1
.names Chan1_reg_2_Cmd[2] rules_22_io_Chan1_in_2_Cmd[2]
1 1
.names Chan1_reg_2_Data[0] rules_22_io_Chan1_in_2_Data[0]
1 1
.names Chan1_reg_2_Data[1] rules_22_io_Chan1_in_2_Data[1]
1 1
.names Chan2_reg_0_Cmd[0] rules_22_io_Chan2_in_0_Cmd[0]
1 1
.names Chan2_reg_0_Cmd[1] rules_22_io_Chan2_in_0_Cmd[1]
1 1
.names Chan2_reg_0_Cmd[2] rules_22_io_Chan2_in_0_Cmd[2]
1 1
.names Chan2_reg_0_Data[0] rules_22_io_Chan2_in_0_Data[0]
1 1
.names Chan2_reg_0_Data[1] rules_22_io_Chan2_in_0_Data[1]
1 1
.names Chan2_reg_1_Cmd[0] rules_22_io_Chan2_in_1_Cmd[0]
1 1
.names Chan2_reg_1_Cmd[1] rules_22_io_Chan2_in_1_Cmd[1]
1 1
.names Chan2_reg_1_Cmd[2] rules_22_io_Chan2_in_1_Cmd[2]
1 1
.names Chan2_reg_1_Data[0] rules_22_io_Chan2_in_1_Data[0]
1 1
.names Chan2_reg_1_Data[1] rules_22_io_Chan2_in_1_Data[1]
1 1
.names Chan2_reg_2_Cmd[0] rules_22_io_Chan2_in_2_Cmd[0]
1 1
.names Chan2_reg_2_Cmd[1] rules_22_io_Chan2_in_2_Cmd[1]
1 1
.names Chan2_reg_2_Cmd[2] rules_22_io_Chan2_in_2_Cmd[2]
1 1
.names Chan2_reg_2_Data[0] rules_22_io_Chan2_in_2_Data[0]
1 1
.names Chan2_reg_2_Data[1] rules_22_io_Chan2_in_2_Data[1]
1 1
.names Chan3_reg_0_Cmd[0] rules_22_io_Chan3_in_0_Cmd[0]
1 1
.names Chan3_reg_0_Cmd[1] rules_22_io_Chan3_in_0_Cmd[1]
1 1
.names Chan3_reg_0_Cmd[2] rules_22_io_Chan3_in_0_Cmd[2]
1 1
.names Chan3_reg_0_Data[0] rules_22_io_Chan3_in_0_Data[0]
1 1
.names Chan3_reg_0_Data[1] rules_22_io_Chan3_in_0_Data[1]
1 1
.names Chan3_reg_1_Cmd[0] rules_22_io_Chan3_in_1_Cmd[0]
1 1
.names Chan3_reg_1_Cmd[1] rules_22_io_Chan3_in_1_Cmd[1]
1 1
.names Chan3_reg_1_Cmd[2] rules_22_io_Chan3_in_1_Cmd[2]
1 1
.names Chan3_reg_1_Data[0] rules_22_io_Chan3_in_1_Data[0]
1 1
.names Chan3_reg_1_Data[1] rules_22_io_Chan3_in_1_Data[1]
1 1
.names Chan3_reg_2_Cmd[0] rules_22_io_Chan3_in_2_Cmd[0]
1 1
.names Chan3_reg_2_Cmd[1] rules_22_io_Chan3_in_2_Cmd[1]
1 1
.names Chan3_reg_2_Cmd[2] rules_22_io_Chan3_in_2_Cmd[2]
1 1
.names Chan3_reg_2_Data[0] rules_22_io_Chan3_in_2_Data[0]
1 1
.names Chan3_reg_2_Data[1] rules_22_io_Chan3_in_2_Data[1]
1 1
.names CurCmd_reg[0] rules_22_io_CurCmd_in[0]
1 1
.names CurCmd_reg[1] rules_22_io_CurCmd_in[1]
1 1
.names CurCmd_reg[2] rules_22_io_CurCmd_in[2]
1 1
.names CurPtr_reg[0] rules_22_io_CurPtr_in[0]
1 1
.names CurPtr_reg[1] rules_22_io_CurPtr_in[1]
1 1
.names ExGntd_reg rules_22_io_ExGntd_in
1 1
.names InvSet_reg_0 rules_22_io_InvSet_in_0
1 1
.names InvSet_reg_1 rules_22_io_InvSet_in_1
1 1
.names InvSet_reg_2 rules_22_io_InvSet_in_2
1 1
.names MemData_reg[0] rules_22_io_MemData_in[0]
1 1
.names MemData_reg[1] rules_22_io_MemData_in[1]
1 1
.names ShrSet_reg_0 rules_22_io_ShrSet_in_0
1 1
.names ShrSet_reg_1 rules_22_io_ShrSet_in_1
1 1
.names ShrSet_reg_2 rules_22_io_ShrSet_in_2
1 1
.names _T_44 rules_22_io_en_r
1 1
.names AuxData_reg[0] rules_23_io_AuxData_in[0]
1 1
.names AuxData_reg[1] rules_23_io_AuxData_in[1]
1 1
.names Cache_reg_0_Data[0] rules_23_io_Cache_in_0_Data[0]
1 1
.names Cache_reg_0_Data[1] rules_23_io_Cache_in_0_Data[1]
1 1
.names Cache_reg_0_State[0] rules_23_io_Cache_in_0_State[0]
1 1
.names Cache_reg_0_State[1] rules_23_io_Cache_in_0_State[1]
1 1
.names Cache_reg_1_Data[0] rules_23_io_Cache_in_1_Data[0]
1 1
.names Cache_reg_1_Data[1] rules_23_io_Cache_in_1_Data[1]
1 1
.names Cache_reg_1_State[0] rules_23_io_Cache_in_1_State[0]
1 1
.names Cache_reg_1_State[1] rules_23_io_Cache_in_1_State[1]
1 1
.names Cache_reg_2_Data[0] rules_23_io_Cache_in_2_Data[0]
1 1
.names Cache_reg_2_Data[1] rules_23_io_Cache_in_2_Data[1]
1 1
.names Cache_reg_2_State[0] rules_23_io_Cache_in_2_State[0]
1 1
.names Cache_reg_2_State[1] rules_23_io_Cache_in_2_State[1]
1 1
.names Chan1_reg_0_Cmd[0] rules_23_io_Chan1_in_0_Cmd[0]
1 1
.names Chan1_reg_0_Cmd[1] rules_23_io_Chan1_in_0_Cmd[1]
1 1
.names Chan1_reg_0_Cmd[2] rules_23_io_Chan1_in_0_Cmd[2]
1 1
.names Chan1_reg_0_Data[0] rules_23_io_Chan1_in_0_Data[0]
1 1
.names Chan1_reg_0_Data[1] rules_23_io_Chan1_in_0_Data[1]
1 1
.names Chan1_reg_1_Cmd[0] rules_23_io_Chan1_in_1_Cmd[0]
1 1
.names Chan1_reg_1_Cmd[1] rules_23_io_Chan1_in_1_Cmd[1]
1 1
.names Chan1_reg_1_Cmd[2] rules_23_io_Chan1_in_1_Cmd[2]
1 1
.names Chan1_reg_1_Data[0] rules_23_io_Chan1_in_1_Data[0]
1 1
.names Chan1_reg_1_Data[1] rules_23_io_Chan1_in_1_Data[1]
1 1
.names Chan1_reg_2_Cmd[0] rules_23_io_Chan1_in_2_Cmd[0]
1 1
.names Chan1_reg_2_Cmd[1] rules_23_io_Chan1_in_2_Cmd[1]
1 1
.names Chan1_reg_2_Cmd[2] rules_23_io_Chan1_in_2_Cmd[2]
1 1
.names Chan1_reg_2_Data[0] rules_23_io_Chan1_in_2_Data[0]
1 1
.names Chan1_reg_2_Data[1] rules_23_io_Chan1_in_2_Data[1]
1 1
.names Chan2_reg_0_Cmd[0] rules_23_io_Chan2_in_0_Cmd[0]
1 1
.names Chan2_reg_0_Cmd[1] rules_23_io_Chan2_in_0_Cmd[1]
1 1
.names Chan2_reg_0_Cmd[2] rules_23_io_Chan2_in_0_Cmd[2]
1 1
.names Chan2_reg_0_Data[0] rules_23_io_Chan2_in_0_Data[0]
1 1
.names Chan2_reg_0_Data[1] rules_23_io_Chan2_in_0_Data[1]
1 1
.names Chan2_reg_1_Cmd[0] rules_23_io_Chan2_in_1_Cmd[0]
1 1
.names Chan2_reg_1_Cmd[1] rules_23_io_Chan2_in_1_Cmd[1]
1 1
.names Chan2_reg_1_Cmd[2] rules_23_io_Chan2_in_1_Cmd[2]
1 1
.names Chan2_reg_1_Data[0] rules_23_io_Chan2_in_1_Data[0]
1 1
.names Chan2_reg_1_Data[1] rules_23_io_Chan2_in_1_Data[1]
1 1
.names Chan2_reg_2_Cmd[0] rules_23_io_Chan2_in_2_Cmd[0]
1 1
.names Chan2_reg_2_Cmd[1] rules_23_io_Chan2_in_2_Cmd[1]
1 1
.names Chan2_reg_2_Cmd[2] rules_23_io_Chan2_in_2_Cmd[2]
1 1
.names Chan2_reg_2_Data[0] rules_23_io_Chan2_in_2_Data[0]
1 1
.names Chan2_reg_2_Data[1] rules_23_io_Chan2_in_2_Data[1]
1 1
.names Chan3_reg_0_Cmd[0] rules_23_io_Chan3_in_0_Cmd[0]
1 1
.names Chan3_reg_0_Cmd[1] rules_23_io_Chan3_in_0_Cmd[1]
1 1
.names Chan3_reg_0_Cmd[2] rules_23_io_Chan3_in_0_Cmd[2]
1 1
.names Chan3_reg_0_Data[0] rules_23_io_Chan3_in_0_Data[0]
1 1
.names Chan3_reg_0_Data[1] rules_23_io_Chan3_in_0_Data[1]
1 1
.names Chan3_reg_1_Cmd[0] rules_23_io_Chan3_in_1_Cmd[0]
1 1
.names Chan3_reg_1_Cmd[1] rules_23_io_Chan3_in_1_Cmd[1]
1 1
.names Chan3_reg_1_Cmd[2] rules_23_io_Chan3_in_1_Cmd[2]
1 1
.names Chan3_reg_1_Data[0] rules_23_io_Chan3_in_1_Data[0]
1 1
.names Chan3_reg_1_Data[1] rules_23_io_Chan3_in_1_Data[1]
1 1
.names Chan3_reg_2_Cmd[0] rules_23_io_Chan3_in_2_Cmd[0]
1 1
.names Chan3_reg_2_Cmd[1] rules_23_io_Chan3_in_2_Cmd[1]
1 1
.names Chan3_reg_2_Cmd[2] rules_23_io_Chan3_in_2_Cmd[2]
1 1
.names Chan3_reg_2_Data[0] rules_23_io_Chan3_in_2_Data[0]
1 1
.names Chan3_reg_2_Data[1] rules_23_io_Chan3_in_2_Data[1]
1 1
.names CurCmd_reg[0] rules_23_io_CurCmd_in[0]
1 1
.names CurCmd_reg[1] rules_23_io_CurCmd_in[1]
1 1
.names CurCmd_reg[2] rules_23_io_CurCmd_in[2]
1 1
.names CurPtr_reg[0] rules_23_io_CurPtr_in[0]
1 1
.names CurPtr_reg[1] rules_23_io_CurPtr_in[1]
1 1
.names ExGntd_reg rules_23_io_ExGntd_in
1 1
.names InvSet_reg_0 rules_23_io_InvSet_in_0
1 1
.names InvSet_reg_1 rules_23_io_InvSet_in_1
1 1
.names InvSet_reg_2 rules_23_io_InvSet_in_2
1 1
.names MemData_reg[0] rules_23_io_MemData_in[0]
1 1
.names MemData_reg[1] rules_23_io_MemData_in[1]
1 1
.names ShrSet_reg_0 rules_23_io_ShrSet_in_0
1 1
.names ShrSet_reg_1 rules_23_io_ShrSet_in_1
1 1
.names ShrSet_reg_2 rules_23_io_ShrSet_in_2
1 1
.names AuxData_reg[0] rules_24_io_AuxData_in[0]
1 1
.names AuxData_reg[1] rules_24_io_AuxData_in[1]
1 1
.names Cache_reg_0_Data[0] rules_24_io_Cache_in_0_Data[0]
1 1
.names Cache_reg_0_Data[1] rules_24_io_Cache_in_0_Data[1]
1 1
.names Cache_reg_0_State[0] rules_24_io_Cache_in_0_State[0]
1 1
.names Cache_reg_0_State[1] rules_24_io_Cache_in_0_State[1]
1 1
.names Cache_reg_1_Data[0] rules_24_io_Cache_in_1_Data[0]
1 1
.names Cache_reg_1_Data[1] rules_24_io_Cache_in_1_Data[1]
1 1
.names Cache_reg_1_State[0] rules_24_io_Cache_in_1_State[0]
1 1
.names Cache_reg_1_State[1] rules_24_io_Cache_in_1_State[1]
1 1
.names Cache_reg_2_Data[0] rules_24_io_Cache_in_2_Data[0]
1 1
.names Cache_reg_2_Data[1] rules_24_io_Cache_in_2_Data[1]
1 1
.names Cache_reg_2_State[0] rules_24_io_Cache_in_2_State[0]
1 1
.names Cache_reg_2_State[1] rules_24_io_Cache_in_2_State[1]
1 1
.names Chan1_reg_0_Cmd[0] rules_24_io_Chan1_in_0_Cmd[0]
1 1
.names Chan1_reg_0_Cmd[1] rules_24_io_Chan1_in_0_Cmd[1]
1 1
.names Chan1_reg_0_Cmd[2] rules_24_io_Chan1_in_0_Cmd[2]
1 1
.names Chan1_reg_0_Data[0] rules_24_io_Chan1_in_0_Data[0]
1 1
.names Chan1_reg_0_Data[1] rules_24_io_Chan1_in_0_Data[1]
1 1
.names Chan1_reg_1_Cmd[0] rules_24_io_Chan1_in_1_Cmd[0]
1 1
.names Chan1_reg_1_Cmd[1] rules_24_io_Chan1_in_1_Cmd[1]
1 1
.names Chan1_reg_1_Cmd[2] rules_24_io_Chan1_in_1_Cmd[2]
1 1
.names Chan1_reg_1_Data[0] rules_24_io_Chan1_in_1_Data[0]
1 1
.names Chan1_reg_1_Data[1] rules_24_io_Chan1_in_1_Data[1]
1 1
.names Chan1_reg_2_Cmd[0] rules_24_io_Chan1_in_2_Cmd[0]
1 1
.names Chan1_reg_2_Cmd[1] rules_24_io_Chan1_in_2_Cmd[1]
1 1
.names Chan1_reg_2_Cmd[2] rules_24_io_Chan1_in_2_Cmd[2]
1 1
.names Chan1_reg_2_Data[0] rules_24_io_Chan1_in_2_Data[0]
1 1
.names Chan1_reg_2_Data[1] rules_24_io_Chan1_in_2_Data[1]
1 1
.names Chan2_reg_0_Cmd[0] rules_24_io_Chan2_in_0_Cmd[0]
1 1
.names Chan2_reg_0_Cmd[1] rules_24_io_Chan2_in_0_Cmd[1]
1 1
.names Chan2_reg_0_Cmd[2] rules_24_io_Chan2_in_0_Cmd[2]
1 1
.names Chan2_reg_0_Data[0] rules_24_io_Chan2_in_0_Data[0]
1 1
.names Chan2_reg_0_Data[1] rules_24_io_Chan2_in_0_Data[1]
1 1
.names Chan2_reg_1_Cmd[0] rules_24_io_Chan2_in_1_Cmd[0]
1 1
.names Chan2_reg_1_Cmd[1] rules_24_io_Chan2_in_1_Cmd[1]
1 1
.names Chan2_reg_1_Cmd[2] rules_24_io_Chan2_in_1_Cmd[2]
1 1
.names Chan2_reg_1_Data[0] rules_24_io_Chan2_in_1_Data[0]
1 1
.names Chan2_reg_1_Data[1] rules_24_io_Chan2_in_1_Data[1]
1 1
.names Chan2_reg_2_Cmd[0] rules_24_io_Chan2_in_2_Cmd[0]
1 1
.names Chan2_reg_2_Cmd[1] rules_24_io_Chan2_in_2_Cmd[1]
1 1
.names Chan2_reg_2_Cmd[2] rules_24_io_Chan2_in_2_Cmd[2]
1 1
.names Chan2_reg_2_Data[0] rules_24_io_Chan2_in_2_Data[0]
1 1
.names Chan2_reg_2_Data[1] rules_24_io_Chan2_in_2_Data[1]
1 1
.names Chan3_reg_0_Cmd[0] rules_24_io_Chan3_in_0_Cmd[0]
1 1
.names Chan3_reg_0_Cmd[1] rules_24_io_Chan3_in_0_Cmd[1]
1 1
.names Chan3_reg_0_Cmd[2] rules_24_io_Chan3_in_0_Cmd[2]
1 1
.names Chan3_reg_0_Data[0] rules_24_io_Chan3_in_0_Data[0]
1 1
.names Chan3_reg_0_Data[1] rules_24_io_Chan3_in_0_Data[1]
1 1
.names Chan3_reg_1_Cmd[0] rules_24_io_Chan3_in_1_Cmd[0]
1 1
.names Chan3_reg_1_Cmd[1] rules_24_io_Chan3_in_1_Cmd[1]
1 1
.names Chan3_reg_1_Cmd[2] rules_24_io_Chan3_in_1_Cmd[2]
1 1
.names Chan3_reg_1_Data[0] rules_24_io_Chan3_in_1_Data[0]
1 1
.names Chan3_reg_1_Data[1] rules_24_io_Chan3_in_1_Data[1]
1 1
.names Chan3_reg_2_Cmd[0] rules_24_io_Chan3_in_2_Cmd[0]
1 1
.names Chan3_reg_2_Cmd[1] rules_24_io_Chan3_in_2_Cmd[1]
1 1
.names Chan3_reg_2_Cmd[2] rules_24_io_Chan3_in_2_Cmd[2]
1 1
.names Chan3_reg_2_Data[0] rules_24_io_Chan3_in_2_Data[0]
1 1
.names Chan3_reg_2_Data[1] rules_24_io_Chan3_in_2_Data[1]
1 1
.names CurCmd_reg[0] rules_24_io_CurCmd_in[0]
1 1
.names CurCmd_reg[1] rules_24_io_CurCmd_in[1]
1 1
.names CurCmd_reg[2] rules_24_io_CurCmd_in[2]
1 1
.names CurPtr_reg[0] rules_24_io_CurPtr_in[0]
1 1
.names CurPtr_reg[1] rules_24_io_CurPtr_in[1]
1 1
.names ExGntd_reg rules_24_io_ExGntd_in
1 1
.names InvSet_reg_0 rules_24_io_InvSet_in_0
1 1
.names InvSet_reg_1 rules_24_io_InvSet_in_1
1 1
.names InvSet_reg_2 rules_24_io_InvSet_in_2
1 1
.names MemData_reg[0] rules_24_io_MemData_in[0]
1 1
.names MemData_reg[1] rules_24_io_MemData_in[1]
1 1
.names ShrSet_reg_0 rules_24_io_ShrSet_in_0
1 1
.names ShrSet_reg_1 rules_24_io_ShrSet_in_1
1 1
.names ShrSet_reg_2 rules_24_io_ShrSet_in_2
1 1
.names AuxData_reg[0] rules_25_io_AuxData_in[0]
1 1
.names AuxData_reg[1] rules_25_io_AuxData_in[1]
1 1
.names Cache_reg_0_Data[0] rules_25_io_Cache_in_0_Data[0]
1 1
.names Cache_reg_0_Data[1] rules_25_io_Cache_in_0_Data[1]
1 1
.names Cache_reg_0_State[0] rules_25_io_Cache_in_0_State[0]
1 1
.names Cache_reg_0_State[1] rules_25_io_Cache_in_0_State[1]
1 1
.names Cache_reg_1_Data[0] rules_25_io_Cache_in_1_Data[0]
1 1
.names Cache_reg_1_Data[1] rules_25_io_Cache_in_1_Data[1]
1 1
.names Cache_reg_1_State[0] rules_25_io_Cache_in_1_State[0]
1 1
.names Cache_reg_1_State[1] rules_25_io_Cache_in_1_State[1]
1 1
.names Cache_reg_2_Data[0] rules_25_io_Cache_in_2_Data[0]
1 1
.names Cache_reg_2_Data[1] rules_25_io_Cache_in_2_Data[1]
1 1
.names Cache_reg_2_State[0] rules_25_io_Cache_in_2_State[0]
1 1
.names Cache_reg_2_State[1] rules_25_io_Cache_in_2_State[1]
1 1
.names Chan1_reg_0_Cmd[0] rules_25_io_Chan1_in_0_Cmd[0]
1 1
.names Chan1_reg_0_Cmd[1] rules_25_io_Chan1_in_0_Cmd[1]
1 1
.names Chan1_reg_0_Cmd[2] rules_25_io_Chan1_in_0_Cmd[2]
1 1
.names Chan1_reg_0_Data[0] rules_25_io_Chan1_in_0_Data[0]
1 1
.names Chan1_reg_0_Data[1] rules_25_io_Chan1_in_0_Data[1]
1 1
.names Chan1_reg_1_Cmd[0] rules_25_io_Chan1_in_1_Cmd[0]
1 1
.names Chan1_reg_1_Cmd[1] rules_25_io_Chan1_in_1_Cmd[1]
1 1
.names Chan1_reg_1_Cmd[2] rules_25_io_Chan1_in_1_Cmd[2]
1 1
.names Chan1_reg_1_Data[0] rules_25_io_Chan1_in_1_Data[0]
1 1
.names Chan1_reg_1_Data[1] rules_25_io_Chan1_in_1_Data[1]
1 1
.names Chan1_reg_2_Cmd[0] rules_25_io_Chan1_in_2_Cmd[0]
1 1
.names Chan1_reg_2_Cmd[1] rules_25_io_Chan1_in_2_Cmd[1]
1 1
.names Chan1_reg_2_Cmd[2] rules_25_io_Chan1_in_2_Cmd[2]
1 1
.names Chan1_reg_2_Data[0] rules_25_io_Chan1_in_2_Data[0]
1 1
.names Chan1_reg_2_Data[1] rules_25_io_Chan1_in_2_Data[1]
1 1
.names Chan2_reg_0_Cmd[0] rules_25_io_Chan2_in_0_Cmd[0]
1 1
.names Chan2_reg_0_Cmd[1] rules_25_io_Chan2_in_0_Cmd[1]
1 1
.names Chan2_reg_0_Cmd[2] rules_25_io_Chan2_in_0_Cmd[2]
1 1
.names Chan2_reg_0_Data[0] rules_25_io_Chan2_in_0_Data[0]
1 1
.names Chan2_reg_0_Data[1] rules_25_io_Chan2_in_0_Data[1]
1 1
.names Chan2_reg_1_Cmd[0] rules_25_io_Chan2_in_1_Cmd[0]
1 1
.names Chan2_reg_1_Cmd[1] rules_25_io_Chan2_in_1_Cmd[1]
1 1
.names Chan2_reg_1_Cmd[2] rules_25_io_Chan2_in_1_Cmd[2]
1 1
.names Chan2_reg_1_Data[0] rules_25_io_Chan2_in_1_Data[0]
1 1
.names Chan2_reg_1_Data[1] rules_25_io_Chan2_in_1_Data[1]
1 1
.names Chan2_reg_2_Cmd[0] rules_25_io_Chan2_in_2_Cmd[0]
1 1
.names Chan2_reg_2_Cmd[1] rules_25_io_Chan2_in_2_Cmd[1]
1 1
.names Chan2_reg_2_Cmd[2] rules_25_io_Chan2_in_2_Cmd[2]
1 1
.names Chan2_reg_2_Data[0] rules_25_io_Chan2_in_2_Data[0]
1 1
.names Chan2_reg_2_Data[1] rules_25_io_Chan2_in_2_Data[1]
1 1
.names Chan3_reg_0_Cmd[0] rules_25_io_Chan3_in_0_Cmd[0]
1 1
.names Chan3_reg_0_Cmd[1] rules_25_io_Chan3_in_0_Cmd[1]
1 1
.names Chan3_reg_0_Cmd[2] rules_25_io_Chan3_in_0_Cmd[2]
1 1
.names Chan3_reg_0_Data[0] rules_25_io_Chan3_in_0_Data[0]
1 1
.names Chan3_reg_0_Data[1] rules_25_io_Chan3_in_0_Data[1]
1 1
.names Chan3_reg_1_Cmd[0] rules_25_io_Chan3_in_1_Cmd[0]
1 1
.names Chan3_reg_1_Cmd[1] rules_25_io_Chan3_in_1_Cmd[1]
1 1
.names Chan3_reg_1_Cmd[2] rules_25_io_Chan3_in_1_Cmd[2]
1 1
.names Chan3_reg_1_Data[0] rules_25_io_Chan3_in_1_Data[0]
1 1
.names Chan3_reg_1_Data[1] rules_25_io_Chan3_in_1_Data[1]
1 1
.names Chan3_reg_2_Cmd[0] rules_25_io_Chan3_in_2_Cmd[0]
1 1
.names Chan3_reg_2_Cmd[1] rules_25_io_Chan3_in_2_Cmd[1]
1 1
.names Chan3_reg_2_Cmd[2] rules_25_io_Chan3_in_2_Cmd[2]
1 1
.names Chan3_reg_2_Data[0] rules_25_io_Chan3_in_2_Data[0]
1 1
.names Chan3_reg_2_Data[1] rules_25_io_Chan3_in_2_Data[1]
1 1
.names CurCmd_reg[0] rules_25_io_CurCmd_in[0]
1 1
.names CurCmd_reg[1] rules_25_io_CurCmd_in[1]
1 1
.names CurCmd_reg[2] rules_25_io_CurCmd_in[2]
1 1
.names CurPtr_reg[0] rules_25_io_CurPtr_in[0]
1 1
.names CurPtr_reg[1] rules_25_io_CurPtr_in[1]
1 1
.names ExGntd_reg rules_25_io_ExGntd_in
1 1
.names InvSet_reg_0 rules_25_io_InvSet_in_0
1 1
.names InvSet_reg_1 rules_25_io_InvSet_in_1
1 1
.names InvSet_reg_2 rules_25_io_InvSet_in_2
1 1
.names MemData_reg[0] rules_25_io_MemData_in[0]
1 1
.names MemData_reg[1] rules_25_io_MemData_in[1]
1 1
.names ShrSet_reg_0 rules_25_io_ShrSet_in_0
1 1
.names ShrSet_reg_1 rules_25_io_ShrSet_in_1
1 1
.names ShrSet_reg_2 rules_25_io_ShrSet_in_2
1 1
.names AuxData_reg[0] rules_2_io_AuxData_in[0]
1 1
.names AuxData_reg[1] rules_2_io_AuxData_in[1]
1 1
.names Cache_reg_0_Data[0] rules_2_io_Cache_in_0_Data[0]
1 1
.names Cache_reg_0_Data[1] rules_2_io_Cache_in_0_Data[1]
1 1
.names Cache_reg_0_State[0] rules_2_io_Cache_in_0_State[0]
1 1
.names Cache_reg_0_State[1] rules_2_io_Cache_in_0_State[1]
1 1
.names Cache_reg_1_Data[0] rules_2_io_Cache_in_1_Data[0]
1 1
.names Cache_reg_1_Data[1] rules_2_io_Cache_in_1_Data[1]
1 1
.names Cache_reg_1_State[0] rules_2_io_Cache_in_1_State[0]
1 1
.names Cache_reg_1_State[1] rules_2_io_Cache_in_1_State[1]
1 1
.names Cache_reg_2_Data[0] rules_2_io_Cache_in_2_Data[0]
1 1
.names Cache_reg_2_Data[1] rules_2_io_Cache_in_2_Data[1]
1 1
.names Cache_reg_2_State[0] rules_2_io_Cache_in_2_State[0]
1 1
.names Cache_reg_2_State[1] rules_2_io_Cache_in_2_State[1]
1 1
.names Chan1_reg_0_Cmd[0] rules_2_io_Chan1_in_0_Cmd[0]
1 1
.names Chan1_reg_0_Cmd[1] rules_2_io_Chan1_in_0_Cmd[1]
1 1
.names Chan1_reg_0_Cmd[2] rules_2_io_Chan1_in_0_Cmd[2]
1 1
.names Chan1_reg_0_Data[0] rules_2_io_Chan1_in_0_Data[0]
1 1
.names Chan1_reg_0_Data[1] rules_2_io_Chan1_in_0_Data[1]
1 1
.names Chan1_reg_1_Cmd[0] rules_2_io_Chan1_in_1_Cmd[0]
1 1
.names Chan1_reg_1_Cmd[1] rules_2_io_Chan1_in_1_Cmd[1]
1 1
.names Chan1_reg_1_Cmd[2] rules_2_io_Chan1_in_1_Cmd[2]
1 1
.names Chan1_reg_1_Data[0] rules_2_io_Chan1_in_1_Data[0]
1 1
.names Chan1_reg_1_Data[1] rules_2_io_Chan1_in_1_Data[1]
1 1
.names Chan1_reg_2_Cmd[0] rules_2_io_Chan1_in_2_Cmd[0]
1 1
.names Chan1_reg_2_Cmd[1] rules_2_io_Chan1_in_2_Cmd[1]
1 1
.names Chan1_reg_2_Cmd[2] rules_2_io_Chan1_in_2_Cmd[2]
1 1
.names Chan1_reg_2_Data[0] rules_2_io_Chan1_in_2_Data[0]
1 1
.names Chan1_reg_2_Data[1] rules_2_io_Chan1_in_2_Data[1]
1 1
.names Chan2_reg_0_Cmd[0] rules_2_io_Chan2_in_0_Cmd[0]
1 1
.names Chan2_reg_0_Cmd[1] rules_2_io_Chan2_in_0_Cmd[1]
1 1
.names Chan2_reg_0_Cmd[2] rules_2_io_Chan2_in_0_Cmd[2]
1 1
.names Chan2_reg_0_Data[0] rules_2_io_Chan2_in_0_Data[0]
1 1
.names Chan2_reg_0_Data[1] rules_2_io_Chan2_in_0_Data[1]
1 1
.names Chan2_reg_1_Cmd[0] rules_2_io_Chan2_in_1_Cmd[0]
1 1
.names Chan2_reg_1_Cmd[1] rules_2_io_Chan2_in_1_Cmd[1]
1 1
.names Chan2_reg_1_Cmd[2] rules_2_io_Chan2_in_1_Cmd[2]
1 1
.names Chan2_reg_1_Data[0] rules_2_io_Chan2_in_1_Data[0]
1 1
.names Chan2_reg_1_Data[1] rules_2_io_Chan2_in_1_Data[1]
1 1
.names Chan2_reg_2_Cmd[0] rules_2_io_Chan2_in_2_Cmd[0]
1 1
.names Chan2_reg_2_Cmd[1] rules_2_io_Chan2_in_2_Cmd[1]
1 1
.names Chan2_reg_2_Cmd[2] rules_2_io_Chan2_in_2_Cmd[2]
1 1
.names Chan2_reg_2_Data[0] rules_2_io_Chan2_in_2_Data[0]
1 1
.names Chan2_reg_2_Data[1] rules_2_io_Chan2_in_2_Data[1]
1 1
.names Chan3_reg_0_Cmd[0] rules_2_io_Chan3_in_0_Cmd[0]
1 1
.names Chan3_reg_0_Cmd[1] rules_2_io_Chan3_in_0_Cmd[1]
1 1
.names Chan3_reg_0_Cmd[2] rules_2_io_Chan3_in_0_Cmd[2]
1 1
.names Chan3_reg_0_Data[0] rules_2_io_Chan3_in_0_Data[0]
1 1
.names Chan3_reg_0_Data[1] rules_2_io_Chan3_in_0_Data[1]
1 1
.names Chan3_reg_1_Cmd[0] rules_2_io_Chan3_in_1_Cmd[0]
1 1
.names Chan3_reg_1_Cmd[1] rules_2_io_Chan3_in_1_Cmd[1]
1 1
.names Chan3_reg_1_Cmd[2] rules_2_io_Chan3_in_1_Cmd[2]
1 1
.names Chan3_reg_1_Data[0] rules_2_io_Chan3_in_1_Data[0]
1 1
.names Chan3_reg_1_Data[1] rules_2_io_Chan3_in_1_Data[1]
1 1
.names Chan3_reg_2_Cmd[0] rules_2_io_Chan3_in_2_Cmd[0]
1 1
.names Chan3_reg_2_Cmd[1] rules_2_io_Chan3_in_2_Cmd[1]
1 1
.names Chan3_reg_2_Cmd[2] rules_2_io_Chan3_in_2_Cmd[2]
1 1
.names Chan3_reg_2_Data[0] rules_2_io_Chan3_in_2_Data[0]
1 1
.names Chan3_reg_2_Data[1] rules_2_io_Chan3_in_2_Data[1]
1 1
.names CurCmd_reg[0] rules_2_io_CurCmd_in[0]
1 1
.names CurCmd_reg[1] rules_2_io_CurCmd_in[1]
1 1
.names CurCmd_reg[2] rules_2_io_CurCmd_in[2]
1 1
.names CurPtr_reg[0] rules_2_io_CurPtr_in[0]
1 1
.names CurPtr_reg[1] rules_2_io_CurPtr_in[1]
1 1
.names ExGntd_reg rules_2_io_ExGntd_in
1 1
.names InvSet_reg_0 rules_2_io_InvSet_in_0
1 1
.names InvSet_reg_1 rules_2_io_InvSet_in_1
1 1
.names InvSet_reg_2 rules_2_io_InvSet_in_2
1 1
.names MemData_reg[0] rules_2_io_MemData_in[0]
1 1
.names MemData_reg[1] rules_2_io_MemData_in[1]
1 1
.names ShrSet_reg_0 rules_2_io_ShrSet_in_0
1 1
.names ShrSet_reg_1 rules_2_io_ShrSet_in_1
1 1
.names ShrSet_reg_2 rules_2_io_ShrSet_in_2
1 1
.names _T_4 rules_2_io_en_r
1 1
.names AuxData_reg[0] rules_3_io_AuxData_in[0]
1 1
.names AuxData_reg[1] rules_3_io_AuxData_in[1]
1 1
.names Cache_reg_0_Data[0] rules_3_io_Cache_in_0_Data[0]
1 1
.names Cache_reg_0_Data[1] rules_3_io_Cache_in_0_Data[1]
1 1
.names Cache_reg_0_State[0] rules_3_io_Cache_in_0_State[0]
1 1
.names Cache_reg_0_State[1] rules_3_io_Cache_in_0_State[1]
1 1
.names Cache_reg_1_Data[0] rules_3_io_Cache_in_1_Data[0]
1 1
.names Cache_reg_1_Data[1] rules_3_io_Cache_in_1_Data[1]
1 1
.names Cache_reg_1_State[0] rules_3_io_Cache_in_1_State[0]
1 1
.names Cache_reg_1_State[1] rules_3_io_Cache_in_1_State[1]
1 1
.names Cache_reg_2_Data[0] rules_3_io_Cache_in_2_Data[0]
1 1
.names Cache_reg_2_Data[1] rules_3_io_Cache_in_2_Data[1]
1 1
.names Cache_reg_2_State[0] rules_3_io_Cache_in_2_State[0]
1 1
.names Cache_reg_2_State[1] rules_3_io_Cache_in_2_State[1]
1 1
.names Chan1_reg_0_Cmd[0] rules_3_io_Chan1_in_0_Cmd[0]
1 1
.names Chan1_reg_0_Cmd[1] rules_3_io_Chan1_in_0_Cmd[1]
1 1
.names Chan1_reg_0_Cmd[2] rules_3_io_Chan1_in_0_Cmd[2]
1 1
.names Chan1_reg_0_Data[0] rules_3_io_Chan1_in_0_Data[0]
1 1
.names Chan1_reg_0_Data[1] rules_3_io_Chan1_in_0_Data[1]
1 1
.names Chan1_reg_1_Cmd[0] rules_3_io_Chan1_in_1_Cmd[0]
1 1
.names Chan1_reg_1_Cmd[1] rules_3_io_Chan1_in_1_Cmd[1]
1 1
.names Chan1_reg_1_Cmd[2] rules_3_io_Chan1_in_1_Cmd[2]
1 1
.names Chan1_reg_1_Data[0] rules_3_io_Chan1_in_1_Data[0]
1 1
.names Chan1_reg_1_Data[1] rules_3_io_Chan1_in_1_Data[1]
1 1
.names Chan1_reg_2_Cmd[0] rules_3_io_Chan1_in_2_Cmd[0]
1 1
.names Chan1_reg_2_Cmd[1] rules_3_io_Chan1_in_2_Cmd[1]
1 1
.names Chan1_reg_2_Cmd[2] rules_3_io_Chan1_in_2_Cmd[2]
1 1
.names Chan1_reg_2_Data[0] rules_3_io_Chan1_in_2_Data[0]
1 1
.names Chan1_reg_2_Data[1] rules_3_io_Chan1_in_2_Data[1]
1 1
.names Chan2_reg_0_Cmd[0] rules_3_io_Chan2_in_0_Cmd[0]
1 1
.names Chan2_reg_0_Cmd[1] rules_3_io_Chan2_in_0_Cmd[1]
1 1
.names Chan2_reg_0_Cmd[2] rules_3_io_Chan2_in_0_Cmd[2]
1 1
.names Chan2_reg_0_Data[0] rules_3_io_Chan2_in_0_Data[0]
1 1
.names Chan2_reg_0_Data[1] rules_3_io_Chan2_in_0_Data[1]
1 1
.names Chan2_reg_1_Cmd[0] rules_3_io_Chan2_in_1_Cmd[0]
1 1
.names Chan2_reg_1_Cmd[1] rules_3_io_Chan2_in_1_Cmd[1]
1 1
.names Chan2_reg_1_Cmd[2] rules_3_io_Chan2_in_1_Cmd[2]
1 1
.names Chan2_reg_1_Data[0] rules_3_io_Chan2_in_1_Data[0]
1 1
.names Chan2_reg_1_Data[1] rules_3_io_Chan2_in_1_Data[1]
1 1
.names Chan2_reg_2_Cmd[0] rules_3_io_Chan2_in_2_Cmd[0]
1 1
.names Chan2_reg_2_Cmd[1] rules_3_io_Chan2_in_2_Cmd[1]
1 1
.names Chan2_reg_2_Cmd[2] rules_3_io_Chan2_in_2_Cmd[2]
1 1
.names Chan2_reg_2_Data[0] rules_3_io_Chan2_in_2_Data[0]
1 1
.names Chan2_reg_2_Data[1] rules_3_io_Chan2_in_2_Data[1]
1 1
.names Chan3_reg_0_Cmd[0] rules_3_io_Chan3_in_0_Cmd[0]
1 1
.names Chan3_reg_0_Cmd[1] rules_3_io_Chan3_in_0_Cmd[1]
1 1
.names Chan3_reg_0_Cmd[2] rules_3_io_Chan3_in_0_Cmd[2]
1 1
.names Chan3_reg_0_Data[0] rules_3_io_Chan3_in_0_Data[0]
1 1
.names Chan3_reg_0_Data[1] rules_3_io_Chan3_in_0_Data[1]
1 1
.names Chan3_reg_1_Cmd[0] rules_3_io_Chan3_in_1_Cmd[0]
1 1
.names Chan3_reg_1_Cmd[1] rules_3_io_Chan3_in_1_Cmd[1]
1 1
.names Chan3_reg_1_Cmd[2] rules_3_io_Chan3_in_1_Cmd[2]
1 1
.names Chan3_reg_1_Data[0] rules_3_io_Chan3_in_1_Data[0]
1 1
.names Chan3_reg_1_Data[1] rules_3_io_Chan3_in_1_Data[1]
1 1
.names Chan3_reg_2_Cmd[0] rules_3_io_Chan3_in_2_Cmd[0]
1 1
.names Chan3_reg_2_Cmd[1] rules_3_io_Chan3_in_2_Cmd[1]
1 1
.names Chan3_reg_2_Cmd[2] rules_3_io_Chan3_in_2_Cmd[2]
1 1
.names Chan3_reg_2_Data[0] rules_3_io_Chan3_in_2_Data[0]
1 1
.names Chan3_reg_2_Data[1] rules_3_io_Chan3_in_2_Data[1]
1 1
.names CurCmd_reg[0] rules_3_io_CurCmd_in[0]
1 1
.names CurCmd_reg[1] rules_3_io_CurCmd_in[1]
1 1
.names CurCmd_reg[2] rules_3_io_CurCmd_in[2]
1 1
.names CurPtr_reg[0] rules_3_io_CurPtr_in[0]
1 1
.names CurPtr_reg[1] rules_3_io_CurPtr_in[1]
1 1
.names ExGntd_reg rules_3_io_ExGntd_in
1 1
.names InvSet_reg_0 rules_3_io_InvSet_in_0
1 1
.names InvSet_reg_1 rules_3_io_InvSet_in_1
1 1
.names InvSet_reg_2 rules_3_io_InvSet_in_2
1 1
.names MemData_reg[0] rules_3_io_MemData_in[0]
1 1
.names MemData_reg[1] rules_3_io_MemData_in[1]
1 1
.names ShrSet_reg_0 rules_3_io_ShrSet_in_0
1 1
.names ShrSet_reg_1 rules_3_io_ShrSet_in_1
1 1
.names ShrSet_reg_2 rules_3_io_ShrSet_in_2
1 1
.names _T_6 rules_3_io_en_r
1 1
.names AuxData_reg[0] rules_4_io_AuxData_in[0]
1 1
.names AuxData_reg[1] rules_4_io_AuxData_in[1]
1 1
.names Cache_reg_0_Data[0] rules_4_io_Cache_in_0_Data[0]
1 1
.names Cache_reg_0_Data[1] rules_4_io_Cache_in_0_Data[1]
1 1
.names Cache_reg_0_State[0] rules_4_io_Cache_in_0_State[0]
1 1
.names Cache_reg_0_State[1] rules_4_io_Cache_in_0_State[1]
1 1
.names Cache_reg_1_Data[0] rules_4_io_Cache_in_1_Data[0]
1 1
.names Cache_reg_1_Data[1] rules_4_io_Cache_in_1_Data[1]
1 1
.names Cache_reg_1_State[0] rules_4_io_Cache_in_1_State[0]
1 1
.names Cache_reg_1_State[1] rules_4_io_Cache_in_1_State[1]
1 1
.names Cache_reg_2_Data[0] rules_4_io_Cache_in_2_Data[0]
1 1
.names Cache_reg_2_Data[1] rules_4_io_Cache_in_2_Data[1]
1 1
.names Cache_reg_2_State[0] rules_4_io_Cache_in_2_State[0]
1 1
.names Cache_reg_2_State[1] rules_4_io_Cache_in_2_State[1]
1 1
.names Chan1_reg_0_Cmd[0] rules_4_io_Chan1_in_0_Cmd[0]
1 1
.names Chan1_reg_0_Cmd[1] rules_4_io_Chan1_in_0_Cmd[1]
1 1
.names Chan1_reg_0_Cmd[2] rules_4_io_Chan1_in_0_Cmd[2]
1 1
.names Chan1_reg_0_Data[0] rules_4_io_Chan1_in_0_Data[0]
1 1
.names Chan1_reg_0_Data[1] rules_4_io_Chan1_in_0_Data[1]
1 1
.names Chan1_reg_1_Cmd[0] rules_4_io_Chan1_in_1_Cmd[0]
1 1
.names Chan1_reg_1_Cmd[1] rules_4_io_Chan1_in_1_Cmd[1]
1 1
.names Chan1_reg_1_Cmd[2] rules_4_io_Chan1_in_1_Cmd[2]
1 1
.names Chan1_reg_1_Data[0] rules_4_io_Chan1_in_1_Data[0]
1 1
.names Chan1_reg_1_Data[1] rules_4_io_Chan1_in_1_Data[1]
1 1
.names Chan1_reg_2_Cmd[0] rules_4_io_Chan1_in_2_Cmd[0]
1 1
.names Chan1_reg_2_Cmd[1] rules_4_io_Chan1_in_2_Cmd[1]
1 1
.names Chan1_reg_2_Cmd[2] rules_4_io_Chan1_in_2_Cmd[2]
1 1
.names Chan1_reg_2_Data[0] rules_4_io_Chan1_in_2_Data[0]
1 1
.names Chan1_reg_2_Data[1] rules_4_io_Chan1_in_2_Data[1]
1 1
.names Chan2_reg_0_Cmd[0] rules_4_io_Chan2_in_0_Cmd[0]
1 1
.names Chan2_reg_0_Cmd[1] rules_4_io_Chan2_in_0_Cmd[1]
1 1
.names Chan2_reg_0_Cmd[2] rules_4_io_Chan2_in_0_Cmd[2]
1 1
.names Chan2_reg_0_Data[0] rules_4_io_Chan2_in_0_Data[0]
1 1
.names Chan2_reg_0_Data[1] rules_4_io_Chan2_in_0_Data[1]
1 1
.names Chan2_reg_1_Cmd[0] rules_4_io_Chan2_in_1_Cmd[0]
1 1
.names Chan2_reg_1_Cmd[1] rules_4_io_Chan2_in_1_Cmd[1]
1 1
.names Chan2_reg_1_Cmd[2] rules_4_io_Chan2_in_1_Cmd[2]
1 1
.names Chan2_reg_1_Data[0] rules_4_io_Chan2_in_1_Data[0]
1 1
.names Chan2_reg_1_Data[1] rules_4_io_Chan2_in_1_Data[1]
1 1
.names Chan2_reg_2_Cmd[0] rules_4_io_Chan2_in_2_Cmd[0]
1 1
.names Chan2_reg_2_Cmd[1] rules_4_io_Chan2_in_2_Cmd[1]
1 1
.names Chan2_reg_2_Cmd[2] rules_4_io_Chan2_in_2_Cmd[2]
1 1
.names Chan2_reg_2_Data[0] rules_4_io_Chan2_in_2_Data[0]
1 1
.names Chan2_reg_2_Data[1] rules_4_io_Chan2_in_2_Data[1]
1 1
.names Chan3_reg_0_Cmd[0] rules_4_io_Chan3_in_0_Cmd[0]
1 1
.names Chan3_reg_0_Cmd[1] rules_4_io_Chan3_in_0_Cmd[1]
1 1
.names Chan3_reg_0_Cmd[2] rules_4_io_Chan3_in_0_Cmd[2]
1 1
.names Chan3_reg_0_Data[0] rules_4_io_Chan3_in_0_Data[0]
1 1
.names Chan3_reg_0_Data[1] rules_4_io_Chan3_in_0_Data[1]
1 1
.names Chan3_reg_1_Cmd[0] rules_4_io_Chan3_in_1_Cmd[0]
1 1
.names Chan3_reg_1_Cmd[1] rules_4_io_Chan3_in_1_Cmd[1]
1 1
.names Chan3_reg_1_Cmd[2] rules_4_io_Chan3_in_1_Cmd[2]
1 1
.names Chan3_reg_1_Data[0] rules_4_io_Chan3_in_1_Data[0]
1 1
.names Chan3_reg_1_Data[1] rules_4_io_Chan3_in_1_Data[1]
1 1
.names Chan3_reg_2_Cmd[0] rules_4_io_Chan3_in_2_Cmd[0]
1 1
.names Chan3_reg_2_Cmd[1] rules_4_io_Chan3_in_2_Cmd[1]
1 1
.names Chan3_reg_2_Cmd[2] rules_4_io_Chan3_in_2_Cmd[2]
1 1
.names Chan3_reg_2_Data[0] rules_4_io_Chan3_in_2_Data[0]
1 1
.names Chan3_reg_2_Data[1] rules_4_io_Chan3_in_2_Data[1]
1 1
.names CurCmd_reg[0] rules_4_io_CurCmd_in[0]
1 1
.names CurCmd_reg[1] rules_4_io_CurCmd_in[1]
1 1
.names CurCmd_reg[2] rules_4_io_CurCmd_in[2]
1 1
.names CurPtr_reg[0] rules_4_io_CurPtr_in[0]
1 1
.names CurPtr_reg[1] rules_4_io_CurPtr_in[1]
1 1
.names ExGntd_reg rules_4_io_ExGntd_in
1 1
.names InvSet_reg_0 rules_4_io_InvSet_in_0
1 1
.names InvSet_reg_1 rules_4_io_InvSet_in_1
1 1
.names InvSet_reg_2 rules_4_io_InvSet_in_2
1 1
.names MemData_reg[0] rules_4_io_MemData_in[0]
1 1
.names MemData_reg[1] rules_4_io_MemData_in[1]
1 1
.names ShrSet_reg_0 rules_4_io_ShrSet_in_0
1 1
.names ShrSet_reg_1 rules_4_io_ShrSet_in_1
1 1
.names ShrSet_reg_2 rules_4_io_ShrSet_in_2
1 1
.names _T_8 rules_4_io_en_r
1 1
.names AuxData_reg[0] rules_5_io_AuxData_in[0]
1 1
.names AuxData_reg[1] rules_5_io_AuxData_in[1]
1 1
.names Cache_reg_0_Data[0] rules_5_io_Cache_in_0_Data[0]
1 1
.names Cache_reg_0_Data[1] rules_5_io_Cache_in_0_Data[1]
1 1
.names Cache_reg_0_State[0] rules_5_io_Cache_in_0_State[0]
1 1
.names Cache_reg_0_State[1] rules_5_io_Cache_in_0_State[1]
1 1
.names Cache_reg_1_Data[0] rules_5_io_Cache_in_1_Data[0]
1 1
.names Cache_reg_1_Data[1] rules_5_io_Cache_in_1_Data[1]
1 1
.names Cache_reg_1_State[0] rules_5_io_Cache_in_1_State[0]
1 1
.names Cache_reg_1_State[1] rules_5_io_Cache_in_1_State[1]
1 1
.names Cache_reg_2_Data[0] rules_5_io_Cache_in_2_Data[0]
1 1
.names Cache_reg_2_Data[1] rules_5_io_Cache_in_2_Data[1]
1 1
.names Cache_reg_2_State[0] rules_5_io_Cache_in_2_State[0]
1 1
.names Cache_reg_2_State[1] rules_5_io_Cache_in_2_State[1]
1 1
.names Chan1_reg_0_Cmd[0] rules_5_io_Chan1_in_0_Cmd[0]
1 1
.names Chan1_reg_0_Cmd[1] rules_5_io_Chan1_in_0_Cmd[1]
1 1
.names Chan1_reg_0_Cmd[2] rules_5_io_Chan1_in_0_Cmd[2]
1 1
.names Chan1_reg_0_Data[0] rules_5_io_Chan1_in_0_Data[0]
1 1
.names Chan1_reg_0_Data[1] rules_5_io_Chan1_in_0_Data[1]
1 1
.names Chan1_reg_1_Cmd[0] rules_5_io_Chan1_in_1_Cmd[0]
1 1
.names Chan1_reg_1_Cmd[1] rules_5_io_Chan1_in_1_Cmd[1]
1 1
.names Chan1_reg_1_Cmd[2] rules_5_io_Chan1_in_1_Cmd[2]
1 1
.names Chan1_reg_1_Data[0] rules_5_io_Chan1_in_1_Data[0]
1 1
.names Chan1_reg_1_Data[1] rules_5_io_Chan1_in_1_Data[1]
1 1
.names Chan1_reg_2_Cmd[0] rules_5_io_Chan1_in_2_Cmd[0]
1 1
.names Chan1_reg_2_Cmd[1] rules_5_io_Chan1_in_2_Cmd[1]
1 1
.names Chan1_reg_2_Cmd[2] rules_5_io_Chan1_in_2_Cmd[2]
1 1
.names Chan1_reg_2_Data[0] rules_5_io_Chan1_in_2_Data[0]
1 1
.names Chan1_reg_2_Data[1] rules_5_io_Chan1_in_2_Data[1]
1 1
.names Chan2_reg_0_Cmd[0] rules_5_io_Chan2_in_0_Cmd[0]
1 1
.names Chan2_reg_0_Cmd[1] rules_5_io_Chan2_in_0_Cmd[1]
1 1
.names Chan2_reg_0_Cmd[2] rules_5_io_Chan2_in_0_Cmd[2]
1 1
.names Chan2_reg_0_Data[0] rules_5_io_Chan2_in_0_Data[0]
1 1
.names Chan2_reg_0_Data[1] rules_5_io_Chan2_in_0_Data[1]
1 1
.names Chan2_reg_1_Cmd[0] rules_5_io_Chan2_in_1_Cmd[0]
1 1
.names Chan2_reg_1_Cmd[1] rules_5_io_Chan2_in_1_Cmd[1]
1 1
.names Chan2_reg_1_Cmd[2] rules_5_io_Chan2_in_1_Cmd[2]
1 1
.names Chan2_reg_1_Data[0] rules_5_io_Chan2_in_1_Data[0]
1 1
.names Chan2_reg_1_Data[1] rules_5_io_Chan2_in_1_Data[1]
1 1
.names Chan2_reg_2_Cmd[0] rules_5_io_Chan2_in_2_Cmd[0]
1 1
.names Chan2_reg_2_Cmd[1] rules_5_io_Chan2_in_2_Cmd[1]
1 1
.names Chan2_reg_2_Cmd[2] rules_5_io_Chan2_in_2_Cmd[2]
1 1
.names Chan2_reg_2_Data[0] rules_5_io_Chan2_in_2_Data[0]
1 1
.names Chan2_reg_2_Data[1] rules_5_io_Chan2_in_2_Data[1]
1 1
.names Chan3_reg_0_Cmd[0] rules_5_io_Chan3_in_0_Cmd[0]
1 1
.names Chan3_reg_0_Cmd[1] rules_5_io_Chan3_in_0_Cmd[1]
1 1
.names Chan3_reg_0_Cmd[2] rules_5_io_Chan3_in_0_Cmd[2]
1 1
.names Chan3_reg_0_Data[0] rules_5_io_Chan3_in_0_Data[0]
1 1
.names Chan3_reg_0_Data[1] rules_5_io_Chan3_in_0_Data[1]
1 1
.names Chan3_reg_1_Cmd[0] rules_5_io_Chan3_in_1_Cmd[0]
1 1
.names Chan3_reg_1_Cmd[1] rules_5_io_Chan3_in_1_Cmd[1]
1 1
.names Chan3_reg_1_Cmd[2] rules_5_io_Chan3_in_1_Cmd[2]
1 1
.names Chan3_reg_1_Data[0] rules_5_io_Chan3_in_1_Data[0]
1 1
.names Chan3_reg_1_Data[1] rules_5_io_Chan3_in_1_Data[1]
1 1
.names Chan3_reg_2_Cmd[0] rules_5_io_Chan3_in_2_Cmd[0]
1 1
.names Chan3_reg_2_Cmd[1] rules_5_io_Chan3_in_2_Cmd[1]
1 1
.names Chan3_reg_2_Cmd[2] rules_5_io_Chan3_in_2_Cmd[2]
1 1
.names Chan3_reg_2_Data[0] rules_5_io_Chan3_in_2_Data[0]
1 1
.names Chan3_reg_2_Data[1] rules_5_io_Chan3_in_2_Data[1]
1 1
.names CurCmd_reg[0] rules_5_io_CurCmd_in[0]
1 1
.names CurCmd_reg[1] rules_5_io_CurCmd_in[1]
1 1
.names CurCmd_reg[2] rules_5_io_CurCmd_in[2]
1 1
.names CurPtr_reg[0] rules_5_io_CurPtr_in[0]
1 1
.names CurPtr_reg[1] rules_5_io_CurPtr_in[1]
1 1
.names ExGntd_reg rules_5_io_ExGntd_in
1 1
.names InvSet_reg_0 rules_5_io_InvSet_in_0
1 1
.names InvSet_reg_1 rules_5_io_InvSet_in_1
1 1
.names InvSet_reg_2 rules_5_io_InvSet_in_2
1 1
.names MemData_reg[0] rules_5_io_MemData_in[0]
1 1
.names MemData_reg[1] rules_5_io_MemData_in[1]
1 1
.names ShrSet_reg_0 rules_5_io_ShrSet_in_0
1 1
.names ShrSet_reg_1 rules_5_io_ShrSet_in_1
1 1
.names ShrSet_reg_2 rules_5_io_ShrSet_in_2
1 1
.names _T_10 rules_5_io_en_r
1 1
.names AuxData_reg[0] rules_6_io_AuxData_in[0]
1 1
.names AuxData_reg[1] rules_6_io_AuxData_in[1]
1 1
.names Cache_reg_0_Data[0] rules_6_io_Cache_in_0_Data[0]
1 1
.names Cache_reg_0_Data[1] rules_6_io_Cache_in_0_Data[1]
1 1
.names Cache_reg_0_State[0] rules_6_io_Cache_in_0_State[0]
1 1
.names Cache_reg_0_State[1] rules_6_io_Cache_in_0_State[1]
1 1
.names Cache_reg_1_Data[0] rules_6_io_Cache_in_1_Data[0]
1 1
.names Cache_reg_1_Data[1] rules_6_io_Cache_in_1_Data[1]
1 1
.names Cache_reg_1_State[0] rules_6_io_Cache_in_1_State[0]
1 1
.names Cache_reg_1_State[1] rules_6_io_Cache_in_1_State[1]
1 1
.names Cache_reg_2_Data[0] rules_6_io_Cache_in_2_Data[0]
1 1
.names Cache_reg_2_Data[1] rules_6_io_Cache_in_2_Data[1]
1 1
.names Cache_reg_2_State[0] rules_6_io_Cache_in_2_State[0]
1 1
.names Cache_reg_2_State[1] rules_6_io_Cache_in_2_State[1]
1 1
.names Chan1_reg_0_Cmd[0] rules_6_io_Chan1_in_0_Cmd[0]
1 1
.names Chan1_reg_0_Cmd[1] rules_6_io_Chan1_in_0_Cmd[1]
1 1
.names Chan1_reg_0_Cmd[2] rules_6_io_Chan1_in_0_Cmd[2]
1 1
.names Chan1_reg_0_Data[0] rules_6_io_Chan1_in_0_Data[0]
1 1
.names Chan1_reg_0_Data[1] rules_6_io_Chan1_in_0_Data[1]
1 1
.names Chan1_reg_1_Cmd[0] rules_6_io_Chan1_in_1_Cmd[0]
1 1
.names Chan1_reg_1_Cmd[1] rules_6_io_Chan1_in_1_Cmd[1]
1 1
.names Chan1_reg_1_Cmd[2] rules_6_io_Chan1_in_1_Cmd[2]
1 1
.names Chan1_reg_1_Data[0] rules_6_io_Chan1_in_1_Data[0]
1 1
.names Chan1_reg_1_Data[1] rules_6_io_Chan1_in_1_Data[1]
1 1
.names Chan1_reg_2_Cmd[0] rules_6_io_Chan1_in_2_Cmd[0]
1 1
.names Chan1_reg_2_Cmd[1] rules_6_io_Chan1_in_2_Cmd[1]
1 1
.names Chan1_reg_2_Cmd[2] rules_6_io_Chan1_in_2_Cmd[2]
1 1
.names Chan1_reg_2_Data[0] rules_6_io_Chan1_in_2_Data[0]
1 1
.names Chan1_reg_2_Data[1] rules_6_io_Chan1_in_2_Data[1]
1 1
.names Chan2_reg_0_Cmd[0] rules_6_io_Chan2_in_0_Cmd[0]
1 1
.names Chan2_reg_0_Cmd[1] rules_6_io_Chan2_in_0_Cmd[1]
1 1
.names Chan2_reg_0_Cmd[2] rules_6_io_Chan2_in_0_Cmd[2]
1 1
.names Chan2_reg_0_Data[0] rules_6_io_Chan2_in_0_Data[0]
1 1
.names Chan2_reg_0_Data[1] rules_6_io_Chan2_in_0_Data[1]
1 1
.names Chan2_reg_1_Cmd[0] rules_6_io_Chan2_in_1_Cmd[0]
1 1
.names Chan2_reg_1_Cmd[1] rules_6_io_Chan2_in_1_Cmd[1]
1 1
.names Chan2_reg_1_Cmd[2] rules_6_io_Chan2_in_1_Cmd[2]
1 1
.names Chan2_reg_1_Data[0] rules_6_io_Chan2_in_1_Data[0]
1 1
.names Chan2_reg_1_Data[1] rules_6_io_Chan2_in_1_Data[1]
1 1
.names Chan2_reg_2_Cmd[0] rules_6_io_Chan2_in_2_Cmd[0]
1 1
.names Chan2_reg_2_Cmd[1] rules_6_io_Chan2_in_2_Cmd[1]
1 1
.names Chan2_reg_2_Cmd[2] rules_6_io_Chan2_in_2_Cmd[2]
1 1
.names Chan2_reg_2_Data[0] rules_6_io_Chan2_in_2_Data[0]
1 1
.names Chan2_reg_2_Data[1] rules_6_io_Chan2_in_2_Data[1]
1 1
.names Chan3_reg_0_Cmd[0] rules_6_io_Chan3_in_0_Cmd[0]
1 1
.names Chan3_reg_0_Cmd[1] rules_6_io_Chan3_in_0_Cmd[1]
1 1
.names Chan3_reg_0_Cmd[2] rules_6_io_Chan3_in_0_Cmd[2]
1 1
.names Chan3_reg_0_Data[0] rules_6_io_Chan3_in_0_Data[0]
1 1
.names Chan3_reg_0_Data[1] rules_6_io_Chan3_in_0_Data[1]
1 1
.names Chan3_reg_1_Cmd[0] rules_6_io_Chan3_in_1_Cmd[0]
1 1
.names Chan3_reg_1_Cmd[1] rules_6_io_Chan3_in_1_Cmd[1]
1 1
.names Chan3_reg_1_Cmd[2] rules_6_io_Chan3_in_1_Cmd[2]
1 1
.names Chan3_reg_1_Data[0] rules_6_io_Chan3_in_1_Data[0]
1 1
.names Chan3_reg_1_Data[1] rules_6_io_Chan3_in_1_Data[1]
1 1
.names Chan3_reg_2_Cmd[0] rules_6_io_Chan3_in_2_Cmd[0]
1 1
.names Chan3_reg_2_Cmd[1] rules_6_io_Chan3_in_2_Cmd[1]
1 1
.names Chan3_reg_2_Cmd[2] rules_6_io_Chan3_in_2_Cmd[2]
1 1
.names Chan3_reg_2_Data[0] rules_6_io_Chan3_in_2_Data[0]
1 1
.names Chan3_reg_2_Data[1] rules_6_io_Chan3_in_2_Data[1]
1 1
.names CurCmd_reg[0] rules_6_io_CurCmd_in[0]
1 1
.names CurCmd_reg[1] rules_6_io_CurCmd_in[1]
1 1
.names CurCmd_reg[2] rules_6_io_CurCmd_in[2]
1 1
.names CurPtr_reg[0] rules_6_io_CurPtr_in[0]
1 1
.names CurPtr_reg[1] rules_6_io_CurPtr_in[1]
1 1
.names ExGntd_reg rules_6_io_ExGntd_in
1 1
.names InvSet_reg_0 rules_6_io_InvSet_in_0
1 1
.names InvSet_reg_1 rules_6_io_InvSet_in_1
1 1
.names InvSet_reg_2 rules_6_io_InvSet_in_2
1 1
.names MemData_reg[0] rules_6_io_MemData_in[0]
1 1
.names MemData_reg[1] rules_6_io_MemData_in[1]
1 1
.names ShrSet_reg_0 rules_6_io_ShrSet_in_0
1 1
.names ShrSet_reg_1 rules_6_io_ShrSet_in_1
1 1
.names ShrSet_reg_2 rules_6_io_ShrSet_in_2
1 1
.names _T_12 rules_6_io_en_r
1 1
.names AuxData_reg[0] rules_7_io_AuxData_in[0]
1 1
.names AuxData_reg[1] rules_7_io_AuxData_in[1]
1 1
.names Cache_reg_0_Data[0] rules_7_io_Cache_in_0_Data[0]
1 1
.names Cache_reg_0_Data[1] rules_7_io_Cache_in_0_Data[1]
1 1
.names Cache_reg_0_State[0] rules_7_io_Cache_in_0_State[0]
1 1
.names Cache_reg_0_State[1] rules_7_io_Cache_in_0_State[1]
1 1
.names Cache_reg_1_Data[0] rules_7_io_Cache_in_1_Data[0]
1 1
.names Cache_reg_1_Data[1] rules_7_io_Cache_in_1_Data[1]
1 1
.names Cache_reg_1_State[0] rules_7_io_Cache_in_1_State[0]
1 1
.names Cache_reg_1_State[1] rules_7_io_Cache_in_1_State[1]
1 1
.names Cache_reg_2_Data[0] rules_7_io_Cache_in_2_Data[0]
1 1
.names Cache_reg_2_Data[1] rules_7_io_Cache_in_2_Data[1]
1 1
.names Cache_reg_2_State[0] rules_7_io_Cache_in_2_State[0]
1 1
.names Cache_reg_2_State[1] rules_7_io_Cache_in_2_State[1]
1 1
.names Chan1_reg_0_Cmd[0] rules_7_io_Chan1_in_0_Cmd[0]
1 1
.names Chan1_reg_0_Cmd[1] rules_7_io_Chan1_in_0_Cmd[1]
1 1
.names Chan1_reg_0_Cmd[2] rules_7_io_Chan1_in_0_Cmd[2]
1 1
.names Chan1_reg_0_Data[0] rules_7_io_Chan1_in_0_Data[0]
1 1
.names Chan1_reg_0_Data[1] rules_7_io_Chan1_in_0_Data[1]
1 1
.names Chan1_reg_1_Cmd[0] rules_7_io_Chan1_in_1_Cmd[0]
1 1
.names Chan1_reg_1_Cmd[1] rules_7_io_Chan1_in_1_Cmd[1]
1 1
.names Chan1_reg_1_Cmd[2] rules_7_io_Chan1_in_1_Cmd[2]
1 1
.names Chan1_reg_1_Data[0] rules_7_io_Chan1_in_1_Data[0]
1 1
.names Chan1_reg_1_Data[1] rules_7_io_Chan1_in_1_Data[1]
1 1
.names Chan1_reg_2_Cmd[0] rules_7_io_Chan1_in_2_Cmd[0]
1 1
.names Chan1_reg_2_Cmd[1] rules_7_io_Chan1_in_2_Cmd[1]
1 1
.names Chan1_reg_2_Cmd[2] rules_7_io_Chan1_in_2_Cmd[2]
1 1
.names Chan1_reg_2_Data[0] rules_7_io_Chan1_in_2_Data[0]
1 1
.names Chan1_reg_2_Data[1] rules_7_io_Chan1_in_2_Data[1]
1 1
.names Chan2_reg_0_Cmd[0] rules_7_io_Chan2_in_0_Cmd[0]
1 1
.names Chan2_reg_0_Cmd[1] rules_7_io_Chan2_in_0_Cmd[1]
1 1
.names Chan2_reg_0_Cmd[2] rules_7_io_Chan2_in_0_Cmd[2]
1 1
.names Chan2_reg_0_Data[0] rules_7_io_Chan2_in_0_Data[0]
1 1
.names Chan2_reg_0_Data[1] rules_7_io_Chan2_in_0_Data[1]
1 1
.names Chan2_reg_1_Cmd[0] rules_7_io_Chan2_in_1_Cmd[0]
1 1
.names Chan2_reg_1_Cmd[1] rules_7_io_Chan2_in_1_Cmd[1]
1 1
.names Chan2_reg_1_Cmd[2] rules_7_io_Chan2_in_1_Cmd[2]
1 1
.names Chan2_reg_1_Data[0] rules_7_io_Chan2_in_1_Data[0]
1 1
.names Chan2_reg_1_Data[1] rules_7_io_Chan2_in_1_Data[1]
1 1
.names Chan2_reg_2_Cmd[0] rules_7_io_Chan2_in_2_Cmd[0]
1 1
.names Chan2_reg_2_Cmd[1] rules_7_io_Chan2_in_2_Cmd[1]
1 1
.names Chan2_reg_2_Cmd[2] rules_7_io_Chan2_in_2_Cmd[2]
1 1
.names Chan2_reg_2_Data[0] rules_7_io_Chan2_in_2_Data[0]
1 1
.names Chan2_reg_2_Data[1] rules_7_io_Chan2_in_2_Data[1]
1 1
.names Chan3_reg_0_Cmd[0] rules_7_io_Chan3_in_0_Cmd[0]
1 1
.names Chan3_reg_0_Cmd[1] rules_7_io_Chan3_in_0_Cmd[1]
1 1
.names Chan3_reg_0_Cmd[2] rules_7_io_Chan3_in_0_Cmd[2]
1 1
.names Chan3_reg_0_Data[0] rules_7_io_Chan3_in_0_Data[0]
1 1
.names Chan3_reg_0_Data[1] rules_7_io_Chan3_in_0_Data[1]
1 1
.names Chan3_reg_1_Cmd[0] rules_7_io_Chan3_in_1_Cmd[0]
1 1
.names Chan3_reg_1_Cmd[1] rules_7_io_Chan3_in_1_Cmd[1]
1 1
.names Chan3_reg_1_Cmd[2] rules_7_io_Chan3_in_1_Cmd[2]
1 1
.names Chan3_reg_1_Data[0] rules_7_io_Chan3_in_1_Data[0]
1 1
.names Chan3_reg_1_Data[1] rules_7_io_Chan3_in_1_Data[1]
1 1
.names Chan3_reg_2_Cmd[0] rules_7_io_Chan3_in_2_Cmd[0]
1 1
.names Chan3_reg_2_Cmd[1] rules_7_io_Chan3_in_2_Cmd[1]
1 1
.names Chan3_reg_2_Cmd[2] rules_7_io_Chan3_in_2_Cmd[2]
1 1
.names Chan3_reg_2_Data[0] rules_7_io_Chan3_in_2_Data[0]
1 1
.names Chan3_reg_2_Data[1] rules_7_io_Chan3_in_2_Data[1]
1 1
.names CurCmd_reg[0] rules_7_io_CurCmd_in[0]
1 1
.names CurCmd_reg[1] rules_7_io_CurCmd_in[1]
1 1
.names CurCmd_reg[2] rules_7_io_CurCmd_in[2]
1 1
.names CurPtr_reg[0] rules_7_io_CurPtr_in[0]
1 1
.names CurPtr_reg[1] rules_7_io_CurPtr_in[1]
1 1
.names ExGntd_reg rules_7_io_ExGntd_in
1 1
.names InvSet_reg_0 rules_7_io_InvSet_in_0
1 1
.names InvSet_reg_1 rules_7_io_InvSet_in_1
1 1
.names InvSet_reg_2 rules_7_io_InvSet_in_2
1 1
.names MemData_reg[0] rules_7_io_MemData_in[0]
1 1
.names MemData_reg[1] rules_7_io_MemData_in[1]
1 1
.names ShrSet_reg_0 rules_7_io_ShrSet_in_0
1 1
.names ShrSet_reg_1 rules_7_io_ShrSet_in_1
1 1
.names ShrSet_reg_2 rules_7_io_ShrSet_in_2
1 1
.names _T_14 rules_7_io_en_r
1 1
.names AuxData_reg[0] rules_8_io_AuxData_in[0]
1 1
.names AuxData_reg[1] rules_8_io_AuxData_in[1]
1 1
.names Cache_reg_0_Data[0] rules_8_io_Cache_in_0_Data[0]
1 1
.names Cache_reg_0_Data[1] rules_8_io_Cache_in_0_Data[1]
1 1
.names Cache_reg_0_State[0] rules_8_io_Cache_in_0_State[0]
1 1
.names Cache_reg_0_State[1] rules_8_io_Cache_in_0_State[1]
1 1
.names Cache_reg_1_Data[0] rules_8_io_Cache_in_1_Data[0]
1 1
.names Cache_reg_1_Data[1] rules_8_io_Cache_in_1_Data[1]
1 1
.names Cache_reg_1_State[0] rules_8_io_Cache_in_1_State[0]
1 1
.names Cache_reg_1_State[1] rules_8_io_Cache_in_1_State[1]
1 1
.names Cache_reg_2_Data[0] rules_8_io_Cache_in_2_Data[0]
1 1
.names Cache_reg_2_Data[1] rules_8_io_Cache_in_2_Data[1]
1 1
.names Cache_reg_2_State[0] rules_8_io_Cache_in_2_State[0]
1 1
.names Cache_reg_2_State[1] rules_8_io_Cache_in_2_State[1]
1 1
.names Chan1_reg_0_Cmd[0] rules_8_io_Chan1_in_0_Cmd[0]
1 1
.names Chan1_reg_0_Cmd[1] rules_8_io_Chan1_in_0_Cmd[1]
1 1
.names Chan1_reg_0_Cmd[2] rules_8_io_Chan1_in_0_Cmd[2]
1 1
.names Chan1_reg_0_Data[0] rules_8_io_Chan1_in_0_Data[0]
1 1
.names Chan1_reg_0_Data[1] rules_8_io_Chan1_in_0_Data[1]
1 1
.names Chan1_reg_1_Cmd[0] rules_8_io_Chan1_in_1_Cmd[0]
1 1
.names Chan1_reg_1_Cmd[1] rules_8_io_Chan1_in_1_Cmd[1]
1 1
.names Chan1_reg_1_Cmd[2] rules_8_io_Chan1_in_1_Cmd[2]
1 1
.names Chan1_reg_1_Data[0] rules_8_io_Chan1_in_1_Data[0]
1 1
.names Chan1_reg_1_Data[1] rules_8_io_Chan1_in_1_Data[1]
1 1
.names Chan1_reg_2_Cmd[0] rules_8_io_Chan1_in_2_Cmd[0]
1 1
.names Chan1_reg_2_Cmd[1] rules_8_io_Chan1_in_2_Cmd[1]
1 1
.names Chan1_reg_2_Cmd[2] rules_8_io_Chan1_in_2_Cmd[2]
1 1
.names Chan1_reg_2_Data[0] rules_8_io_Chan1_in_2_Data[0]
1 1
.names Chan1_reg_2_Data[1] rules_8_io_Chan1_in_2_Data[1]
1 1
.names Chan2_reg_0_Cmd[0] rules_8_io_Chan2_in_0_Cmd[0]
1 1
.names Chan2_reg_0_Cmd[1] rules_8_io_Chan2_in_0_Cmd[1]
1 1
.names Chan2_reg_0_Cmd[2] rules_8_io_Chan2_in_0_Cmd[2]
1 1
.names Chan2_reg_0_Data[0] rules_8_io_Chan2_in_0_Data[0]
1 1
.names Chan2_reg_0_Data[1] rules_8_io_Chan2_in_0_Data[1]
1 1
.names Chan2_reg_1_Cmd[0] rules_8_io_Chan2_in_1_Cmd[0]
1 1
.names Chan2_reg_1_Cmd[1] rules_8_io_Chan2_in_1_Cmd[1]
1 1
.names Chan2_reg_1_Cmd[2] rules_8_io_Chan2_in_1_Cmd[2]
1 1
.names Chan2_reg_1_Data[0] rules_8_io_Chan2_in_1_Data[0]
1 1
.names Chan2_reg_1_Data[1] rules_8_io_Chan2_in_1_Data[1]
1 1
.names Chan2_reg_2_Cmd[0] rules_8_io_Chan2_in_2_Cmd[0]
1 1
.names Chan2_reg_2_Cmd[1] rules_8_io_Chan2_in_2_Cmd[1]
1 1
.names Chan2_reg_2_Cmd[2] rules_8_io_Chan2_in_2_Cmd[2]
1 1
.names Chan2_reg_2_Data[0] rules_8_io_Chan2_in_2_Data[0]
1 1
.names Chan2_reg_2_Data[1] rules_8_io_Chan2_in_2_Data[1]
1 1
.names Chan3_reg_0_Cmd[0] rules_8_io_Chan3_in_0_Cmd[0]
1 1
.names Chan3_reg_0_Cmd[1] rules_8_io_Chan3_in_0_Cmd[1]
1 1
.names Chan3_reg_0_Cmd[2] rules_8_io_Chan3_in_0_Cmd[2]
1 1
.names Chan3_reg_0_Data[0] rules_8_io_Chan3_in_0_Data[0]
1 1
.names Chan3_reg_0_Data[1] rules_8_io_Chan3_in_0_Data[1]
1 1
.names Chan3_reg_1_Cmd[0] rules_8_io_Chan3_in_1_Cmd[0]
1 1
.names Chan3_reg_1_Cmd[1] rules_8_io_Chan3_in_1_Cmd[1]
1 1
.names Chan3_reg_1_Cmd[2] rules_8_io_Chan3_in_1_Cmd[2]
1 1
.names Chan3_reg_1_Data[0] rules_8_io_Chan3_in_1_Data[0]
1 1
.names Chan3_reg_1_Data[1] rules_8_io_Chan3_in_1_Data[1]
1 1
.names Chan3_reg_2_Cmd[0] rules_8_io_Chan3_in_2_Cmd[0]
1 1
.names Chan3_reg_2_Cmd[1] rules_8_io_Chan3_in_2_Cmd[1]
1 1
.names Chan3_reg_2_Cmd[2] rules_8_io_Chan3_in_2_Cmd[2]
1 1
.names Chan3_reg_2_Data[0] rules_8_io_Chan3_in_2_Data[0]
1 1
.names Chan3_reg_2_Data[1] rules_8_io_Chan3_in_2_Data[1]
1 1
.names CurCmd_reg[0] rules_8_io_CurCmd_in[0]
1 1
.names CurCmd_reg[1] rules_8_io_CurCmd_in[1]
1 1
.names CurCmd_reg[2] rules_8_io_CurCmd_in[2]
1 1
.names CurPtr_reg[0] rules_8_io_CurPtr_in[0]
1 1
.names CurPtr_reg[1] rules_8_io_CurPtr_in[1]
1 1
.names ExGntd_reg rules_8_io_ExGntd_in
1 1
.names InvSet_reg_0 rules_8_io_InvSet_in_0
1 1
.names InvSet_reg_1 rules_8_io_InvSet_in_1
1 1
.names InvSet_reg_2 rules_8_io_InvSet_in_2
1 1
.names MemData_reg[0] rules_8_io_MemData_in[0]
1 1
.names MemData_reg[1] rules_8_io_MemData_in[1]
1 1
.names ShrSet_reg_0 rules_8_io_ShrSet_in_0
1 1
.names ShrSet_reg_1 rules_8_io_ShrSet_in_1
1 1
.names ShrSet_reg_2 rules_8_io_ShrSet_in_2
1 1
.names _T_16 rules_8_io_en_r
1 1
.names AuxData_reg[0] rules_9_io_AuxData_in[0]
1 1
.names AuxData_reg[1] rules_9_io_AuxData_in[1]
1 1
.names Cache_reg_0_Data[0] rules_9_io_Cache_in_0_Data[0]
1 1
.names Cache_reg_0_Data[1] rules_9_io_Cache_in_0_Data[1]
1 1
.names Cache_reg_0_State[0] rules_9_io_Cache_in_0_State[0]
1 1
.names Cache_reg_0_State[1] rules_9_io_Cache_in_0_State[1]
1 1
.names Cache_reg_1_Data[0] rules_9_io_Cache_in_1_Data[0]
1 1
.names Cache_reg_1_Data[1] rules_9_io_Cache_in_1_Data[1]
1 1
.names Cache_reg_1_State[0] rules_9_io_Cache_in_1_State[0]
1 1
.names Cache_reg_1_State[1] rules_9_io_Cache_in_1_State[1]
1 1
.names Cache_reg_2_Data[0] rules_9_io_Cache_in_2_Data[0]
1 1
.names Cache_reg_2_Data[1] rules_9_io_Cache_in_2_Data[1]
1 1
.names Cache_reg_2_State[0] rules_9_io_Cache_in_2_State[0]
1 1
.names Cache_reg_2_State[1] rules_9_io_Cache_in_2_State[1]
1 1
.names Chan1_reg_0_Cmd[0] rules_9_io_Chan1_in_0_Cmd[0]
1 1
.names Chan1_reg_0_Cmd[1] rules_9_io_Chan1_in_0_Cmd[1]
1 1
.names Chan1_reg_0_Cmd[2] rules_9_io_Chan1_in_0_Cmd[2]
1 1
.names Chan1_reg_0_Data[0] rules_9_io_Chan1_in_0_Data[0]
1 1
.names Chan1_reg_0_Data[1] rules_9_io_Chan1_in_0_Data[1]
1 1
.names Chan1_reg_1_Cmd[0] rules_9_io_Chan1_in_1_Cmd[0]
1 1
.names Chan1_reg_1_Cmd[1] rules_9_io_Chan1_in_1_Cmd[1]
1 1
.names Chan1_reg_1_Cmd[2] rules_9_io_Chan1_in_1_Cmd[2]
1 1
.names Chan1_reg_1_Data[0] rules_9_io_Chan1_in_1_Data[0]
1 1
.names Chan1_reg_1_Data[1] rules_9_io_Chan1_in_1_Data[1]
1 1
.names Chan1_reg_2_Cmd[0] rules_9_io_Chan1_in_2_Cmd[0]
1 1
.names Chan1_reg_2_Cmd[1] rules_9_io_Chan1_in_2_Cmd[1]
1 1
.names Chan1_reg_2_Cmd[2] rules_9_io_Chan1_in_2_Cmd[2]
1 1
.names Chan1_reg_2_Data[0] rules_9_io_Chan1_in_2_Data[0]
1 1
.names Chan1_reg_2_Data[1] rules_9_io_Chan1_in_2_Data[1]
1 1
.names Chan2_reg_0_Cmd[0] rules_9_io_Chan2_in_0_Cmd[0]
1 1
.names Chan2_reg_0_Cmd[1] rules_9_io_Chan2_in_0_Cmd[1]
1 1
.names Chan2_reg_0_Cmd[2] rules_9_io_Chan2_in_0_Cmd[2]
1 1
.names Chan2_reg_0_Data[0] rules_9_io_Chan2_in_0_Data[0]
1 1
.names Chan2_reg_0_Data[1] rules_9_io_Chan2_in_0_Data[1]
1 1
.names Chan2_reg_1_Cmd[0] rules_9_io_Chan2_in_1_Cmd[0]
1 1
.names Chan2_reg_1_Cmd[1] rules_9_io_Chan2_in_1_Cmd[1]
1 1
.names Chan2_reg_1_Cmd[2] rules_9_io_Chan2_in_1_Cmd[2]
1 1
.names Chan2_reg_1_Data[0] rules_9_io_Chan2_in_1_Data[0]
1 1
.names Chan2_reg_1_Data[1] rules_9_io_Chan2_in_1_Data[1]
1 1
.names Chan2_reg_2_Cmd[0] rules_9_io_Chan2_in_2_Cmd[0]
1 1
.names Chan2_reg_2_Cmd[1] rules_9_io_Chan2_in_2_Cmd[1]
1 1
.names Chan2_reg_2_Cmd[2] rules_9_io_Chan2_in_2_Cmd[2]
1 1
.names Chan2_reg_2_Data[0] rules_9_io_Chan2_in_2_Data[0]
1 1
.names Chan2_reg_2_Data[1] rules_9_io_Chan2_in_2_Data[1]
1 1
.names Chan3_reg_0_Cmd[0] rules_9_io_Chan3_in_0_Cmd[0]
1 1
.names Chan3_reg_0_Cmd[1] rules_9_io_Chan3_in_0_Cmd[1]
1 1
.names Chan3_reg_0_Cmd[2] rules_9_io_Chan3_in_0_Cmd[2]
1 1
.names Chan3_reg_0_Data[0] rules_9_io_Chan3_in_0_Data[0]
1 1
.names Chan3_reg_0_Data[1] rules_9_io_Chan3_in_0_Data[1]
1 1
.names Chan3_reg_1_Cmd[0] rules_9_io_Chan3_in_1_Cmd[0]
1 1
.names Chan3_reg_1_Cmd[1] rules_9_io_Chan3_in_1_Cmd[1]
1 1
.names Chan3_reg_1_Cmd[2] rules_9_io_Chan3_in_1_Cmd[2]
1 1
.names Chan3_reg_1_Data[0] rules_9_io_Chan3_in_1_Data[0]
1 1
.names Chan3_reg_1_Data[1] rules_9_io_Chan3_in_1_Data[1]
1 1
.names Chan3_reg_2_Cmd[0] rules_9_io_Chan3_in_2_Cmd[0]
1 1
.names Chan3_reg_2_Cmd[1] rules_9_io_Chan3_in_2_Cmd[1]
1 1
.names Chan3_reg_2_Cmd[2] rules_9_io_Chan3_in_2_Cmd[2]
1 1
.names Chan3_reg_2_Data[0] rules_9_io_Chan3_in_2_Data[0]
1 1
.names Chan3_reg_2_Data[1] rules_9_io_Chan3_in_2_Data[1]
1 1
.names CurCmd_reg[0] rules_9_io_CurCmd_in[0]
1 1
.names CurCmd_reg[1] rules_9_io_CurCmd_in[1]
1 1
.names CurCmd_reg[2] rules_9_io_CurCmd_in[2]
1 1
.names CurPtr_reg[0] rules_9_io_CurPtr_in[0]
1 1
.names CurPtr_reg[1] rules_9_io_CurPtr_in[1]
1 1
.names ExGntd_reg rules_9_io_ExGntd_in
1 1
.names InvSet_reg_0 rules_9_io_InvSet_in_0
1 1
.names InvSet_reg_1 rules_9_io_InvSet_in_1
1 1
.names InvSet_reg_2 rules_9_io_InvSet_in_2
1 1
.names MemData_reg[0] rules_9_io_MemData_in[0]
1 1
.names MemData_reg[1] rules_9_io_MemData_in[1]
1 1
.names ShrSet_reg_0 rules_9_io_ShrSet_in_0
1 1
.names ShrSet_reg_1 rules_9_io_ShrSet_in_1
1 1
.names ShrSet_reg_2 rules_9_io_ShrSet_in_2
1 1
.names _T_18 rules_9_io_en_r
1 1
.end

.model RecvGntE
.inputs io_en_r io_Cache_in_0_State[0] io_Cache_in_0_State[1] io_Cache_in_0_Data[0] io_Cache_in_0_Data[1] io_Cache_in_1_State[0] io_Cache_in_1_State[1] io_Cache_in_1_Data[0] io_Cache_in_1_Data[1] io_Cache_in_2_State[0] io_Cache_in_2_State[1] io_Cache_in_2_Data[0] io_Cache_in_2_Data[1] io_Chan1_in_0_Cmd[0] io_Chan1_in_0_Cmd[1] io_Chan1_in_0_Cmd[2] io_Chan1_in_0_Data[0] io_Chan1_in_0_Data[1] io_Chan1_in_1_Cmd[0] io_Chan1_in_1_Cmd[1] io_Chan1_in_1_Cmd[2] io_Chan1_in_1_Data[0] io_Chan1_in_1_Data[1] io_Chan1_in_2_Cmd[0] io_Chan1_in_2_Cmd[1] io_Chan1_in_2_Cmd[2] io_Chan1_in_2_Data[0] io_Chan1_in_2_Data[1] io_Chan2_in_0_Cmd[0] io_Chan2_in_0_Cmd[1] io_Chan2_in_0_Cmd[2] io_Chan2_in_0_Data[0] io_Chan2_in_0_Data[1] io_Chan2_in_1_Cmd[0] io_Chan2_in_1_Cmd[1] io_Chan2_in_1_Cmd[2] io_Chan2_in_1_Data[0] io_Chan2_in_1_Data[1] io_Chan2_in_2_Cmd[0] io_Chan2_in_2_Cmd[1] io_Chan2_in_2_Cmd[2] io_Chan2_in_2_Data[0] io_Chan2_in_2_Data[1] io_Chan3_in_0_Cmd[0] io_Chan3_in_0_Cmd[1] io_Chan3_in_0_Cmd[2] io_Chan3_in_0_Data[0] io_Chan3_in_0_Data[1] io_Chan3_in_1_Cmd[0] io_Chan3_in_1_Cmd[1] io_Chan3_in_1_Cmd[2] io_Chan3_in_1_Data[0] io_Chan3_in_1_Data[1] io_Chan3_in_2_Cmd[0] io_Chan3_in_2_Cmd[1] io_Chan3_in_2_Cmd[2] io_Chan3_in_2_Data[0] io_Chan3_in_2_Data[1] io_InvSet_in_0 io_InvSet_in_1 io_InvSet_in_2 io_ShrSet_in_0 io_ShrSet_in_1 io_ShrSet_in_2 io_ExGntd_in io_CurCmd_in[0] io_CurCmd_in[1] io_CurCmd_in[2] io_CurPtr_in[0] io_CurPtr_in[1] io_MemData_in[0] io_MemData_in[1] io_AuxData_in[0] io_AuxData_in[1]
.outputs io_Cache_out_0_State[0] io_Cache_out_0_State[1] io_Cache_out_0_Data[0] io_Cache_out_0_Data[1] io_Cache_out_1_State[0] io_Cache_out_1_State[1] io_Cache_out_1_Data[0] io_Cache_out_1_Data[1] io_Cache_out_2_State[0] io_Cache_out_2_State[1] io_Cache_out_2_Data[0] io_Cache_out_2_Data[1] io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1] io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1] io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1] io_InvSet_out_0 io_InvSet_out_1 io_InvSet_out_2 io_ShrSet_out_0 io_ShrSet_out_1 io_ShrSet_out_2 io_ExGntd_out io_CurCmd_out[0] io_CurCmd_out[1] io_CurCmd_out[2] io_CurPtr_out[0] io_CurPtr_out[1] io_MemData_out[0] io_MemData_out[1] io_AuxData_out[0] io_AuxData_out[1]
.names $false
.names $true
1
.names $undef
.names io_Chan2_in_1_Cmd[2] $auto$rtlil.cc:2542:NotGate$5378
0 1
.names io_Chan2_in_1_Cmd[1] $auto$rtlil.cc:2542:NotGate$5380
0 1
.names io_Chan2_in_1_Cmd[0] $auto$rtlil.cc:2542:NotGate$5380 $auto$simplemap.cc:128:simplemap_reduce$5361
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$5361 $auto$rtlil.cc:2542:NotGate$5378 $auto$simplemap.cc:257:simplemap_eqne$5359
1- 1
-1 1
.names $false io_Cache_in_1_State[0] $auto$simplemap.cc:257:simplemap_eqne$5359 _GEN_0[0]
1-0 1
-11 1
.names $true io_Cache_in_1_State[1] $auto$simplemap.cc:257:simplemap_eqne$5359 _GEN_0[1]
1-0 1
-11 1
.names io_Chan2_in_1_Data[0] io_Cache_in_1_Data[0] $auto$simplemap.cc:257:simplemap_eqne$5359 _GEN_1[0]
1-0 1
-11 1
.names io_Chan2_in_1_Data[1] io_Cache_in_1_Data[1] $auto$simplemap.cc:257:simplemap_eqne$5359 _GEN_1[1]
1-0 1
-11 1
.names $false io_Chan2_in_1_Cmd[0] $auto$simplemap.cc:257:simplemap_eqne$5359 _GEN_2[0]
1-0 1
-11 1
.names $false io_Chan2_in_1_Cmd[1] $auto$simplemap.cc:257:simplemap_eqne$5359 _GEN_2[1]
1-0 1
-11 1
.names $false io_Chan2_in_1_Cmd[2] $auto$simplemap.cc:257:simplemap_eqne$5359 _GEN_2[2]
1-0 1
-11 1
.names io_Cache_in_1_State[0] _GEN_0[0] io_en_r io_Cache_out_1_State[0]
1-0 1
-11 1
.names io_Cache_in_1_State[1] _GEN_0[1] io_en_r io_Cache_out_1_State[1]
1-0 1
-11 1
.names io_Cache_in_1_Data[0] _GEN_1[0] io_en_r io_Cache_out_1_Data[0]
1-0 1
-11 1
.names io_Cache_in_1_Data[1] _GEN_1[1] io_en_r io_Cache_out_1_Data[1]
1-0 1
-11 1
.names io_Chan2_in_1_Cmd[0] _GEN_2[0] io_en_r io_Chan2_out_1_Cmd[0]
1-0 1
-11 1
.names io_Chan2_in_1_Cmd[1] _GEN_2[1] io_en_r io_Chan2_out_1_Cmd[1]
1-0 1
-11 1
.names io_Chan2_in_1_Cmd[2] _GEN_2[2] io_en_r io_Chan2_out_1_Cmd[2]
1-0 1
-11 1
.names io_AuxData_in[0] io_AuxData_out[0]
1 1
.names io_AuxData_in[1] io_AuxData_out[1]
1 1
.names io_Cache_in_0_Data[0] io_Cache_out_0_Data[0]
1 1
.names io_Cache_in_0_Data[1] io_Cache_out_0_Data[1]
1 1
.names io_Cache_in_0_State[0] io_Cache_out_0_State[0]
1 1
.names io_Cache_in_0_State[1] io_Cache_out_0_State[1]
1 1
.names io_Cache_in_2_Data[0] io_Cache_out_2_Data[0]
1 1
.names io_Cache_in_2_Data[1] io_Cache_out_2_Data[1]
1 1
.names io_Cache_in_2_State[0] io_Cache_out_2_State[0]
1 1
.names io_Cache_in_2_State[1] io_Cache_out_2_State[1]
1 1
.names io_Chan1_in_0_Cmd[0] io_Chan1_out_0_Cmd[0]
1 1
.names io_Chan1_in_0_Cmd[1] io_Chan1_out_0_Cmd[1]
1 1
.names io_Chan1_in_0_Cmd[2] io_Chan1_out_0_Cmd[2]
1 1
.names io_Chan1_in_0_Data[0] io_Chan1_out_0_Data[0]
1 1
.names io_Chan1_in_0_Data[1] io_Chan1_out_0_Data[1]
1 1
.names io_Chan1_in_1_Cmd[0] io_Chan1_out_1_Cmd[0]
1 1
.names io_Chan1_in_1_Cmd[1] io_Chan1_out_1_Cmd[1]
1 1
.names io_Chan1_in_1_Cmd[2] io_Chan1_out_1_Cmd[2]
1 1
.names io_Chan1_in_1_Data[0] io_Chan1_out_1_Data[0]
1 1
.names io_Chan1_in_1_Data[1] io_Chan1_out_1_Data[1]
1 1
.names io_Chan1_in_2_Cmd[0] io_Chan1_out_2_Cmd[0]
1 1
.names io_Chan1_in_2_Cmd[1] io_Chan1_out_2_Cmd[1]
1 1
.names io_Chan1_in_2_Cmd[2] io_Chan1_out_2_Cmd[2]
1 1
.names io_Chan1_in_2_Data[0] io_Chan1_out_2_Data[0]
1 1
.names io_Chan1_in_2_Data[1] io_Chan1_out_2_Data[1]
1 1
.names io_Chan2_in_0_Cmd[0] io_Chan2_out_0_Cmd[0]
1 1
.names io_Chan2_in_0_Cmd[1] io_Chan2_out_0_Cmd[1]
1 1
.names io_Chan2_in_0_Cmd[2] io_Chan2_out_0_Cmd[2]
1 1
.names io_Chan2_in_0_Data[0] io_Chan2_out_0_Data[0]
1 1
.names io_Chan2_in_0_Data[1] io_Chan2_out_0_Data[1]
1 1
.names io_Chan2_in_1_Data[0] io_Chan2_out_1_Data[0]
1 1
.names io_Chan2_in_1_Data[1] io_Chan2_out_1_Data[1]
1 1
.names io_Chan2_in_2_Cmd[0] io_Chan2_out_2_Cmd[0]
1 1
.names io_Chan2_in_2_Cmd[1] io_Chan2_out_2_Cmd[1]
1 1
.names io_Chan2_in_2_Cmd[2] io_Chan2_out_2_Cmd[2]
1 1
.names io_Chan2_in_2_Data[0] io_Chan2_out_2_Data[0]
1 1
.names io_Chan2_in_2_Data[1] io_Chan2_out_2_Data[1]
1 1
.names io_Chan3_in_0_Cmd[0] io_Chan3_out_0_Cmd[0]
1 1
.names io_Chan3_in_0_Cmd[1] io_Chan3_out_0_Cmd[1]
1 1
.names io_Chan3_in_0_Cmd[2] io_Chan3_out_0_Cmd[2]
1 1
.names io_Chan3_in_0_Data[0] io_Chan3_out_0_Data[0]
1 1
.names io_Chan3_in_0_Data[1] io_Chan3_out_0_Data[1]
1 1
.names io_Chan3_in_1_Cmd[0] io_Chan3_out_1_Cmd[0]
1 1
.names io_Chan3_in_1_Cmd[1] io_Chan3_out_1_Cmd[1]
1 1
.names io_Chan3_in_1_Cmd[2] io_Chan3_out_1_Cmd[2]
1 1
.names io_Chan3_in_1_Data[0] io_Chan3_out_1_Data[0]
1 1
.names io_Chan3_in_1_Data[1] io_Chan3_out_1_Data[1]
1 1
.names io_Chan3_in_2_Cmd[0] io_Chan3_out_2_Cmd[0]
1 1
.names io_Chan3_in_2_Cmd[1] io_Chan3_out_2_Cmd[1]
1 1
.names io_Chan3_in_2_Cmd[2] io_Chan3_out_2_Cmd[2]
1 1
.names io_Chan3_in_2_Data[0] io_Chan3_out_2_Data[0]
1 1
.names io_Chan3_in_2_Data[1] io_Chan3_out_2_Data[1]
1 1
.names io_CurCmd_in[0] io_CurCmd_out[0]
1 1
.names io_CurCmd_in[1] io_CurCmd_out[1]
1 1
.names io_CurCmd_in[2] io_CurCmd_out[2]
1 1
.names io_CurPtr_in[0] io_CurPtr_out[0]
1 1
.names io_CurPtr_in[1] io_CurPtr_out[1]
1 1
.names io_ExGntd_in io_ExGntd_out
1 1
.names io_InvSet_in_0 io_InvSet_out_0
1 1
.names io_InvSet_in_1 io_InvSet_out_1
1 1
.names io_InvSet_in_2 io_InvSet_out_2
1 1
.names io_MemData_in[0] io_MemData_out[0]
1 1
.names io_MemData_in[1] io_MemData_out[1]
1 1
.names io_ShrSet_in_0 io_ShrSet_out_0
1 1
.names io_ShrSet_in_1 io_ShrSet_out_1
1 1
.names io_ShrSet_in_2 io_ShrSet_out_2
1 1
.end

.model RecvGntE_1
.inputs io_en_r io_Cache_in_0_State[0] io_Cache_in_0_State[1] io_Cache_in_0_Data[0] io_Cache_in_0_Data[1] io_Cache_in_1_State[0] io_Cache_in_1_State[1] io_Cache_in_1_Data[0] io_Cache_in_1_Data[1] io_Cache_in_2_State[0] io_Cache_in_2_State[1] io_Cache_in_2_Data[0] io_Cache_in_2_Data[1] io_Chan1_in_0_Cmd[0] io_Chan1_in_0_Cmd[1] io_Chan1_in_0_Cmd[2] io_Chan1_in_0_Data[0] io_Chan1_in_0_Data[1] io_Chan1_in_1_Cmd[0] io_Chan1_in_1_Cmd[1] io_Chan1_in_1_Cmd[2] io_Chan1_in_1_Data[0] io_Chan1_in_1_Data[1] io_Chan1_in_2_Cmd[0] io_Chan1_in_2_Cmd[1] io_Chan1_in_2_Cmd[2] io_Chan1_in_2_Data[0] io_Chan1_in_2_Data[1] io_Chan2_in_0_Cmd[0] io_Chan2_in_0_Cmd[1] io_Chan2_in_0_Cmd[2] io_Chan2_in_0_Data[0] io_Chan2_in_0_Data[1] io_Chan2_in_1_Cmd[0] io_Chan2_in_1_Cmd[1] io_Chan2_in_1_Cmd[2] io_Chan2_in_1_Data[0] io_Chan2_in_1_Data[1] io_Chan2_in_2_Cmd[0] io_Chan2_in_2_Cmd[1] io_Chan2_in_2_Cmd[2] io_Chan2_in_2_Data[0] io_Chan2_in_2_Data[1] io_Chan3_in_0_Cmd[0] io_Chan3_in_0_Cmd[1] io_Chan3_in_0_Cmd[2] io_Chan3_in_0_Data[0] io_Chan3_in_0_Data[1] io_Chan3_in_1_Cmd[0] io_Chan3_in_1_Cmd[1] io_Chan3_in_1_Cmd[2] io_Chan3_in_1_Data[0] io_Chan3_in_1_Data[1] io_Chan3_in_2_Cmd[0] io_Chan3_in_2_Cmd[1] io_Chan3_in_2_Cmd[2] io_Chan3_in_2_Data[0] io_Chan3_in_2_Data[1] io_InvSet_in_0 io_InvSet_in_1 io_InvSet_in_2 io_ShrSet_in_0 io_ShrSet_in_1 io_ShrSet_in_2 io_ExGntd_in io_CurCmd_in[0] io_CurCmd_in[1] io_CurCmd_in[2] io_CurPtr_in[0] io_CurPtr_in[1] io_MemData_in[0] io_MemData_in[1] io_AuxData_in[0] io_AuxData_in[1]
.outputs io_Cache_out_0_State[0] io_Cache_out_0_State[1] io_Cache_out_0_Data[0] io_Cache_out_0_Data[1] io_Cache_out_1_State[0] io_Cache_out_1_State[1] io_Cache_out_1_Data[0] io_Cache_out_1_Data[1] io_Cache_out_2_State[0] io_Cache_out_2_State[1] io_Cache_out_2_Data[0] io_Cache_out_2_Data[1] io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1] io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1] io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1] io_InvSet_out_0 io_InvSet_out_1 io_InvSet_out_2 io_ShrSet_out_0 io_ShrSet_out_1 io_ShrSet_out_2 io_ExGntd_out io_CurCmd_out[0] io_CurCmd_out[1] io_CurCmd_out[2] io_CurPtr_out[0] io_CurPtr_out[1] io_MemData_out[0] io_MemData_out[1] io_AuxData_out[0] io_AuxData_out[1]
.names $false
.names $true
1
.names $undef
.names io_Chan2_in_2_Cmd[2] $auto$rtlil.cc:2542:NotGate$5382
0 1
.names io_Chan2_in_2_Cmd[1] $auto$rtlil.cc:2542:NotGate$5384
0 1
.names io_Chan2_in_2_Cmd[0] $auto$rtlil.cc:2542:NotGate$5384 $auto$simplemap.cc:128:simplemap_reduce$5334
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$5334 $auto$rtlil.cc:2542:NotGate$5382 $auto$simplemap.cc:257:simplemap_eqne$5332
1- 1
-1 1
.names $false io_Cache_in_2_State[0] $auto$simplemap.cc:257:simplemap_eqne$5332 _GEN_0[0]
1-0 1
-11 1
.names $true io_Cache_in_2_State[1] $auto$simplemap.cc:257:simplemap_eqne$5332 _GEN_0[1]
1-0 1
-11 1
.names io_Chan2_in_2_Data[0] io_Cache_in_2_Data[0] $auto$simplemap.cc:257:simplemap_eqne$5332 _GEN_1[0]
1-0 1
-11 1
.names io_Chan2_in_2_Data[1] io_Cache_in_2_Data[1] $auto$simplemap.cc:257:simplemap_eqne$5332 _GEN_1[1]
1-0 1
-11 1
.names $false io_Chan2_in_2_Cmd[0] $auto$simplemap.cc:257:simplemap_eqne$5332 _GEN_2[0]
1-0 1
-11 1
.names $false io_Chan2_in_2_Cmd[1] $auto$simplemap.cc:257:simplemap_eqne$5332 _GEN_2[1]
1-0 1
-11 1
.names $false io_Chan2_in_2_Cmd[2] $auto$simplemap.cc:257:simplemap_eqne$5332 _GEN_2[2]
1-0 1
-11 1
.names io_Cache_in_2_State[0] _GEN_0[0] io_en_r io_Cache_out_2_State[0]
1-0 1
-11 1
.names io_Cache_in_2_State[1] _GEN_0[1] io_en_r io_Cache_out_2_State[1]
1-0 1
-11 1
.names io_Cache_in_2_Data[0] _GEN_1[0] io_en_r io_Cache_out_2_Data[0]
1-0 1
-11 1
.names io_Cache_in_2_Data[1] _GEN_1[1] io_en_r io_Cache_out_2_Data[1]
1-0 1
-11 1
.names io_Chan2_in_2_Cmd[0] _GEN_2[0] io_en_r io_Chan2_out_2_Cmd[0]
1-0 1
-11 1
.names io_Chan2_in_2_Cmd[1] _GEN_2[1] io_en_r io_Chan2_out_2_Cmd[1]
1-0 1
-11 1
.names io_Chan2_in_2_Cmd[2] _GEN_2[2] io_en_r io_Chan2_out_2_Cmd[2]
1-0 1
-11 1
.names io_AuxData_in[0] io_AuxData_out[0]
1 1
.names io_AuxData_in[1] io_AuxData_out[1]
1 1
.names io_Cache_in_0_Data[0] io_Cache_out_0_Data[0]
1 1
.names io_Cache_in_0_Data[1] io_Cache_out_0_Data[1]
1 1
.names io_Cache_in_0_State[0] io_Cache_out_0_State[0]
1 1
.names io_Cache_in_0_State[1] io_Cache_out_0_State[1]
1 1
.names io_Cache_in_1_Data[0] io_Cache_out_1_Data[0]
1 1
.names io_Cache_in_1_Data[1] io_Cache_out_1_Data[1]
1 1
.names io_Cache_in_1_State[0] io_Cache_out_1_State[0]
1 1
.names io_Cache_in_1_State[1] io_Cache_out_1_State[1]
1 1
.names io_Chan1_in_0_Cmd[0] io_Chan1_out_0_Cmd[0]
1 1
.names io_Chan1_in_0_Cmd[1] io_Chan1_out_0_Cmd[1]
1 1
.names io_Chan1_in_0_Cmd[2] io_Chan1_out_0_Cmd[2]
1 1
.names io_Chan1_in_0_Data[0] io_Chan1_out_0_Data[0]
1 1
.names io_Chan1_in_0_Data[1] io_Chan1_out_0_Data[1]
1 1
.names io_Chan1_in_1_Cmd[0] io_Chan1_out_1_Cmd[0]
1 1
.names io_Chan1_in_1_Cmd[1] io_Chan1_out_1_Cmd[1]
1 1
.names io_Chan1_in_1_Cmd[2] io_Chan1_out_1_Cmd[2]
1 1
.names io_Chan1_in_1_Data[0] io_Chan1_out_1_Data[0]
1 1
.names io_Chan1_in_1_Data[1] io_Chan1_out_1_Data[1]
1 1
.names io_Chan1_in_2_Cmd[0] io_Chan1_out_2_Cmd[0]
1 1
.names io_Chan1_in_2_Cmd[1] io_Chan1_out_2_Cmd[1]
1 1
.names io_Chan1_in_2_Cmd[2] io_Chan1_out_2_Cmd[2]
1 1
.names io_Chan1_in_2_Data[0] io_Chan1_out_2_Data[0]
1 1
.names io_Chan1_in_2_Data[1] io_Chan1_out_2_Data[1]
1 1
.names io_Chan2_in_0_Cmd[0] io_Chan2_out_0_Cmd[0]
1 1
.names io_Chan2_in_0_Cmd[1] io_Chan2_out_0_Cmd[1]
1 1
.names io_Chan2_in_0_Cmd[2] io_Chan2_out_0_Cmd[2]
1 1
.names io_Chan2_in_0_Data[0] io_Chan2_out_0_Data[0]
1 1
.names io_Chan2_in_0_Data[1] io_Chan2_out_0_Data[1]
1 1
.names io_Chan2_in_1_Cmd[0] io_Chan2_out_1_Cmd[0]
1 1
.names io_Chan2_in_1_Cmd[1] io_Chan2_out_1_Cmd[1]
1 1
.names io_Chan2_in_1_Cmd[2] io_Chan2_out_1_Cmd[2]
1 1
.names io_Chan2_in_1_Data[0] io_Chan2_out_1_Data[0]
1 1
.names io_Chan2_in_1_Data[1] io_Chan2_out_1_Data[1]
1 1
.names io_Chan2_in_2_Data[0] io_Chan2_out_2_Data[0]
1 1
.names io_Chan2_in_2_Data[1] io_Chan2_out_2_Data[1]
1 1
.names io_Chan3_in_0_Cmd[0] io_Chan3_out_0_Cmd[0]
1 1
.names io_Chan3_in_0_Cmd[1] io_Chan3_out_0_Cmd[1]
1 1
.names io_Chan3_in_0_Cmd[2] io_Chan3_out_0_Cmd[2]
1 1
.names io_Chan3_in_0_Data[0] io_Chan3_out_0_Data[0]
1 1
.names io_Chan3_in_0_Data[1] io_Chan3_out_0_Data[1]
1 1
.names io_Chan3_in_1_Cmd[0] io_Chan3_out_1_Cmd[0]
1 1
.names io_Chan3_in_1_Cmd[1] io_Chan3_out_1_Cmd[1]
1 1
.names io_Chan3_in_1_Cmd[2] io_Chan3_out_1_Cmd[2]
1 1
.names io_Chan3_in_1_Data[0] io_Chan3_out_1_Data[0]
1 1
.names io_Chan3_in_1_Data[1] io_Chan3_out_1_Data[1]
1 1
.names io_Chan3_in_2_Cmd[0] io_Chan3_out_2_Cmd[0]
1 1
.names io_Chan3_in_2_Cmd[1] io_Chan3_out_2_Cmd[1]
1 1
.names io_Chan3_in_2_Cmd[2] io_Chan3_out_2_Cmd[2]
1 1
.names io_Chan3_in_2_Data[0] io_Chan3_out_2_Data[0]
1 1
.names io_Chan3_in_2_Data[1] io_Chan3_out_2_Data[1]
1 1
.names io_CurCmd_in[0] io_CurCmd_out[0]
1 1
.names io_CurCmd_in[1] io_CurCmd_out[1]
1 1
.names io_CurCmd_in[2] io_CurCmd_out[2]
1 1
.names io_CurPtr_in[0] io_CurPtr_out[0]
1 1
.names io_CurPtr_in[1] io_CurPtr_out[1]
1 1
.names io_ExGntd_in io_ExGntd_out
1 1
.names io_InvSet_in_0 io_InvSet_out_0
1 1
.names io_InvSet_in_1 io_InvSet_out_1
1 1
.names io_InvSet_in_2 io_InvSet_out_2
1 1
.names io_MemData_in[0] io_MemData_out[0]
1 1
.names io_MemData_in[1] io_MemData_out[1]
1 1
.names io_ShrSet_in_0 io_ShrSet_out_0
1 1
.names io_ShrSet_in_1 io_ShrSet_out_1
1 1
.names io_ShrSet_in_2 io_ShrSet_out_2
1 1
.end

.model RecvGntS
.inputs io_en_r io_Cache_in_0_State[0] io_Cache_in_0_State[1] io_Cache_in_0_Data[0] io_Cache_in_0_Data[1] io_Cache_in_1_State[0] io_Cache_in_1_State[1] io_Cache_in_1_Data[0] io_Cache_in_1_Data[1] io_Cache_in_2_State[0] io_Cache_in_2_State[1] io_Cache_in_2_Data[0] io_Cache_in_2_Data[1] io_Chan1_in_0_Cmd[0] io_Chan1_in_0_Cmd[1] io_Chan1_in_0_Cmd[2] io_Chan1_in_0_Data[0] io_Chan1_in_0_Data[1] io_Chan1_in_1_Cmd[0] io_Chan1_in_1_Cmd[1] io_Chan1_in_1_Cmd[2] io_Chan1_in_1_Data[0] io_Chan1_in_1_Data[1] io_Chan1_in_2_Cmd[0] io_Chan1_in_2_Cmd[1] io_Chan1_in_2_Cmd[2] io_Chan1_in_2_Data[0] io_Chan1_in_2_Data[1] io_Chan2_in_0_Cmd[0] io_Chan2_in_0_Cmd[1] io_Chan2_in_0_Cmd[2] io_Chan2_in_0_Data[0] io_Chan2_in_0_Data[1] io_Chan2_in_1_Cmd[0] io_Chan2_in_1_Cmd[1] io_Chan2_in_1_Cmd[2] io_Chan2_in_1_Data[0] io_Chan2_in_1_Data[1] io_Chan2_in_2_Cmd[0] io_Chan2_in_2_Cmd[1] io_Chan2_in_2_Cmd[2] io_Chan2_in_2_Data[0] io_Chan2_in_2_Data[1] io_Chan3_in_0_Cmd[0] io_Chan3_in_0_Cmd[1] io_Chan3_in_0_Cmd[2] io_Chan3_in_0_Data[0] io_Chan3_in_0_Data[1] io_Chan3_in_1_Cmd[0] io_Chan3_in_1_Cmd[1] io_Chan3_in_1_Cmd[2] io_Chan3_in_1_Data[0] io_Chan3_in_1_Data[1] io_Chan3_in_2_Cmd[0] io_Chan3_in_2_Cmd[1] io_Chan3_in_2_Cmd[2] io_Chan3_in_2_Data[0] io_Chan3_in_2_Data[1] io_InvSet_in_0 io_InvSet_in_1 io_InvSet_in_2 io_ShrSet_in_0 io_ShrSet_in_1 io_ShrSet_in_2 io_ExGntd_in io_CurCmd_in[0] io_CurCmd_in[1] io_CurCmd_in[2] io_CurPtr_in[0] io_CurPtr_in[1] io_MemData_in[0] io_MemData_in[1] io_AuxData_in[0] io_AuxData_in[1]
.outputs io_Cache_out_0_State[0] io_Cache_out_0_State[1] io_Cache_out_0_Data[0] io_Cache_out_0_Data[1] io_Cache_out_1_State[0] io_Cache_out_1_State[1] io_Cache_out_1_Data[0] io_Cache_out_1_Data[1] io_Cache_out_2_State[0] io_Cache_out_2_State[1] io_Cache_out_2_Data[0] io_Cache_out_2_Data[1] io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1] io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1] io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1] io_InvSet_out_0 io_InvSet_out_1 io_InvSet_out_2 io_ShrSet_out_0 io_ShrSet_out_1 io_ShrSet_out_2 io_ExGntd_out io_CurCmd_out[0] io_CurCmd_out[1] io_CurCmd_out[2] io_CurPtr_out[0] io_CurPtr_out[1] io_MemData_out[0] io_MemData_out[1] io_AuxData_out[0] io_AuxData_out[1]
.names $false
.names $true
1
.names $undef
.names io_Chan2_in_1_Cmd[2] $auto$rtlil.cc:2542:NotGate$5386
0 1
.names io_Chan2_in_1_Cmd[0] $auto$rtlil.cc:2542:NotGate$5388
0 1
.names $auto$rtlil.cc:2542:NotGate$5388 io_Chan2_in_1_Cmd[1] $auto$simplemap.cc:128:simplemap_reduce$5307
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$5307 $auto$rtlil.cc:2542:NotGate$5386 $auto$simplemap.cc:257:simplemap_eqne$5305
1- 1
-1 1
.names $true io_Cache_in_1_State[0] $auto$simplemap.cc:257:simplemap_eqne$5305 _GEN_0[0]
1-0 1
-11 1
.names $false io_Cache_in_1_State[1] $auto$simplemap.cc:257:simplemap_eqne$5305 _GEN_0[1]
1-0 1
-11 1
.names io_Chan2_in_1_Data[0] io_Cache_in_1_Data[0] $auto$simplemap.cc:257:simplemap_eqne$5305 _GEN_1[0]
1-0 1
-11 1
.names io_Chan2_in_1_Data[1] io_Cache_in_1_Data[1] $auto$simplemap.cc:257:simplemap_eqne$5305 _GEN_1[1]
1-0 1
-11 1
.names $false io_Chan2_in_1_Cmd[0] $auto$simplemap.cc:257:simplemap_eqne$5305 _GEN_2[0]
1-0 1
-11 1
.names $false io_Chan2_in_1_Cmd[1] $auto$simplemap.cc:257:simplemap_eqne$5305 _GEN_2[1]
1-0 1
-11 1
.names $false io_Chan2_in_1_Cmd[2] $auto$simplemap.cc:257:simplemap_eqne$5305 _GEN_2[2]
1-0 1
-11 1
.names io_Cache_in_1_State[0] _GEN_0[0] io_en_r io_Cache_out_1_State[0]
1-0 1
-11 1
.names io_Cache_in_1_State[1] _GEN_0[1] io_en_r io_Cache_out_1_State[1]
1-0 1
-11 1
.names io_Cache_in_1_Data[0] _GEN_1[0] io_en_r io_Cache_out_1_Data[0]
1-0 1
-11 1
.names io_Cache_in_1_Data[1] _GEN_1[1] io_en_r io_Cache_out_1_Data[1]
1-0 1
-11 1
.names io_Chan2_in_1_Cmd[0] _GEN_2[0] io_en_r io_Chan2_out_1_Cmd[0]
1-0 1
-11 1
.names io_Chan2_in_1_Cmd[1] _GEN_2[1] io_en_r io_Chan2_out_1_Cmd[1]
1-0 1
-11 1
.names io_Chan2_in_1_Cmd[2] _GEN_2[2] io_en_r io_Chan2_out_1_Cmd[2]
1-0 1
-11 1
.names io_AuxData_in[0] io_AuxData_out[0]
1 1
.names io_AuxData_in[1] io_AuxData_out[1]
1 1
.names io_Cache_in_0_Data[0] io_Cache_out_0_Data[0]
1 1
.names io_Cache_in_0_Data[1] io_Cache_out_0_Data[1]
1 1
.names io_Cache_in_0_State[0] io_Cache_out_0_State[0]
1 1
.names io_Cache_in_0_State[1] io_Cache_out_0_State[1]
1 1
.names io_Cache_in_2_Data[0] io_Cache_out_2_Data[0]
1 1
.names io_Cache_in_2_Data[1] io_Cache_out_2_Data[1]
1 1
.names io_Cache_in_2_State[0] io_Cache_out_2_State[0]
1 1
.names io_Cache_in_2_State[1] io_Cache_out_2_State[1]
1 1
.names io_Chan1_in_0_Cmd[0] io_Chan1_out_0_Cmd[0]
1 1
.names io_Chan1_in_0_Cmd[1] io_Chan1_out_0_Cmd[1]
1 1
.names io_Chan1_in_0_Cmd[2] io_Chan1_out_0_Cmd[2]
1 1
.names io_Chan1_in_0_Data[0] io_Chan1_out_0_Data[0]
1 1
.names io_Chan1_in_0_Data[1] io_Chan1_out_0_Data[1]
1 1
.names io_Chan1_in_1_Cmd[0] io_Chan1_out_1_Cmd[0]
1 1
.names io_Chan1_in_1_Cmd[1] io_Chan1_out_1_Cmd[1]
1 1
.names io_Chan1_in_1_Cmd[2] io_Chan1_out_1_Cmd[2]
1 1
.names io_Chan1_in_1_Data[0] io_Chan1_out_1_Data[0]
1 1
.names io_Chan1_in_1_Data[1] io_Chan1_out_1_Data[1]
1 1
.names io_Chan1_in_2_Cmd[0] io_Chan1_out_2_Cmd[0]
1 1
.names io_Chan1_in_2_Cmd[1] io_Chan1_out_2_Cmd[1]
1 1
.names io_Chan1_in_2_Cmd[2] io_Chan1_out_2_Cmd[2]
1 1
.names io_Chan1_in_2_Data[0] io_Chan1_out_2_Data[0]
1 1
.names io_Chan1_in_2_Data[1] io_Chan1_out_2_Data[1]
1 1
.names io_Chan2_in_0_Cmd[0] io_Chan2_out_0_Cmd[0]
1 1
.names io_Chan2_in_0_Cmd[1] io_Chan2_out_0_Cmd[1]
1 1
.names io_Chan2_in_0_Cmd[2] io_Chan2_out_0_Cmd[2]
1 1
.names io_Chan2_in_0_Data[0] io_Chan2_out_0_Data[0]
1 1
.names io_Chan2_in_0_Data[1] io_Chan2_out_0_Data[1]
1 1
.names io_Chan2_in_1_Data[0] io_Chan2_out_1_Data[0]
1 1
.names io_Chan2_in_1_Data[1] io_Chan2_out_1_Data[1]
1 1
.names io_Chan2_in_2_Cmd[0] io_Chan2_out_2_Cmd[0]
1 1
.names io_Chan2_in_2_Cmd[1] io_Chan2_out_2_Cmd[1]
1 1
.names io_Chan2_in_2_Cmd[2] io_Chan2_out_2_Cmd[2]
1 1
.names io_Chan2_in_2_Data[0] io_Chan2_out_2_Data[0]
1 1
.names io_Chan2_in_2_Data[1] io_Chan2_out_2_Data[1]
1 1
.names io_Chan3_in_0_Cmd[0] io_Chan3_out_0_Cmd[0]
1 1
.names io_Chan3_in_0_Cmd[1] io_Chan3_out_0_Cmd[1]
1 1
.names io_Chan3_in_0_Cmd[2] io_Chan3_out_0_Cmd[2]
1 1
.names io_Chan3_in_0_Data[0] io_Chan3_out_0_Data[0]
1 1
.names io_Chan3_in_0_Data[1] io_Chan3_out_0_Data[1]
1 1
.names io_Chan3_in_1_Cmd[0] io_Chan3_out_1_Cmd[0]
1 1
.names io_Chan3_in_1_Cmd[1] io_Chan3_out_1_Cmd[1]
1 1
.names io_Chan3_in_1_Cmd[2] io_Chan3_out_1_Cmd[2]
1 1
.names io_Chan3_in_1_Data[0] io_Chan3_out_1_Data[0]
1 1
.names io_Chan3_in_1_Data[1] io_Chan3_out_1_Data[1]
1 1
.names io_Chan3_in_2_Cmd[0] io_Chan3_out_2_Cmd[0]
1 1
.names io_Chan3_in_2_Cmd[1] io_Chan3_out_2_Cmd[1]
1 1
.names io_Chan3_in_2_Cmd[2] io_Chan3_out_2_Cmd[2]
1 1
.names io_Chan3_in_2_Data[0] io_Chan3_out_2_Data[0]
1 1
.names io_Chan3_in_2_Data[1] io_Chan3_out_2_Data[1]
1 1
.names io_CurCmd_in[0] io_CurCmd_out[0]
1 1
.names io_CurCmd_in[1] io_CurCmd_out[1]
1 1
.names io_CurCmd_in[2] io_CurCmd_out[2]
1 1
.names io_CurPtr_in[0] io_CurPtr_out[0]
1 1
.names io_CurPtr_in[1] io_CurPtr_out[1]
1 1
.names io_ExGntd_in io_ExGntd_out
1 1
.names io_InvSet_in_0 io_InvSet_out_0
1 1
.names io_InvSet_in_1 io_InvSet_out_1
1 1
.names io_InvSet_in_2 io_InvSet_out_2
1 1
.names io_MemData_in[0] io_MemData_out[0]
1 1
.names io_MemData_in[1] io_MemData_out[1]
1 1
.names io_ShrSet_in_0 io_ShrSet_out_0
1 1
.names io_ShrSet_in_1 io_ShrSet_out_1
1 1
.names io_ShrSet_in_2 io_ShrSet_out_2
1 1
.end

.model RecvGntS_1
.inputs io_en_r io_Cache_in_0_State[0] io_Cache_in_0_State[1] io_Cache_in_0_Data[0] io_Cache_in_0_Data[1] io_Cache_in_1_State[0] io_Cache_in_1_State[1] io_Cache_in_1_Data[0] io_Cache_in_1_Data[1] io_Cache_in_2_State[0] io_Cache_in_2_State[1] io_Cache_in_2_Data[0] io_Cache_in_2_Data[1] io_Chan1_in_0_Cmd[0] io_Chan1_in_0_Cmd[1] io_Chan1_in_0_Cmd[2] io_Chan1_in_0_Data[0] io_Chan1_in_0_Data[1] io_Chan1_in_1_Cmd[0] io_Chan1_in_1_Cmd[1] io_Chan1_in_1_Cmd[2] io_Chan1_in_1_Data[0] io_Chan1_in_1_Data[1] io_Chan1_in_2_Cmd[0] io_Chan1_in_2_Cmd[1] io_Chan1_in_2_Cmd[2] io_Chan1_in_2_Data[0] io_Chan1_in_2_Data[1] io_Chan2_in_0_Cmd[0] io_Chan2_in_0_Cmd[1] io_Chan2_in_0_Cmd[2] io_Chan2_in_0_Data[0] io_Chan2_in_0_Data[1] io_Chan2_in_1_Cmd[0] io_Chan2_in_1_Cmd[1] io_Chan2_in_1_Cmd[2] io_Chan2_in_1_Data[0] io_Chan2_in_1_Data[1] io_Chan2_in_2_Cmd[0] io_Chan2_in_2_Cmd[1] io_Chan2_in_2_Cmd[2] io_Chan2_in_2_Data[0] io_Chan2_in_2_Data[1] io_Chan3_in_0_Cmd[0] io_Chan3_in_0_Cmd[1] io_Chan3_in_0_Cmd[2] io_Chan3_in_0_Data[0] io_Chan3_in_0_Data[1] io_Chan3_in_1_Cmd[0] io_Chan3_in_1_Cmd[1] io_Chan3_in_1_Cmd[2] io_Chan3_in_1_Data[0] io_Chan3_in_1_Data[1] io_Chan3_in_2_Cmd[0] io_Chan3_in_2_Cmd[1] io_Chan3_in_2_Cmd[2] io_Chan3_in_2_Data[0] io_Chan3_in_2_Data[1] io_InvSet_in_0 io_InvSet_in_1 io_InvSet_in_2 io_ShrSet_in_0 io_ShrSet_in_1 io_ShrSet_in_2 io_ExGntd_in io_CurCmd_in[0] io_CurCmd_in[1] io_CurCmd_in[2] io_CurPtr_in[0] io_CurPtr_in[1] io_MemData_in[0] io_MemData_in[1] io_AuxData_in[0] io_AuxData_in[1]
.outputs io_Cache_out_0_State[0] io_Cache_out_0_State[1] io_Cache_out_0_Data[0] io_Cache_out_0_Data[1] io_Cache_out_1_State[0] io_Cache_out_1_State[1] io_Cache_out_1_Data[0] io_Cache_out_1_Data[1] io_Cache_out_2_State[0] io_Cache_out_2_State[1] io_Cache_out_2_Data[0] io_Cache_out_2_Data[1] io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1] io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1] io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1] io_InvSet_out_0 io_InvSet_out_1 io_InvSet_out_2 io_ShrSet_out_0 io_ShrSet_out_1 io_ShrSet_out_2 io_ExGntd_out io_CurCmd_out[0] io_CurCmd_out[1] io_CurCmd_out[2] io_CurPtr_out[0] io_CurPtr_out[1] io_MemData_out[0] io_MemData_out[1] io_AuxData_out[0] io_AuxData_out[1]
.names $false
.names $true
1
.names $undef
.names io_Chan2_in_2_Cmd[2] $auto$rtlil.cc:2542:NotGate$5390
0 1
.names io_Chan2_in_2_Cmd[0] $auto$rtlil.cc:2542:NotGate$5392
0 1
.names $auto$rtlil.cc:2542:NotGate$5392 io_Chan2_in_2_Cmd[1] $auto$simplemap.cc:128:simplemap_reduce$5280
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$5280 $auto$rtlil.cc:2542:NotGate$5390 $auto$simplemap.cc:257:simplemap_eqne$5278
1- 1
-1 1
.names $true io_Cache_in_2_State[0] $auto$simplemap.cc:257:simplemap_eqne$5278 _GEN_0[0]
1-0 1
-11 1
.names $false io_Cache_in_2_State[1] $auto$simplemap.cc:257:simplemap_eqne$5278 _GEN_0[1]
1-0 1
-11 1
.names io_Chan2_in_2_Data[0] io_Cache_in_2_Data[0] $auto$simplemap.cc:257:simplemap_eqne$5278 _GEN_1[0]
1-0 1
-11 1
.names io_Chan2_in_2_Data[1] io_Cache_in_2_Data[1] $auto$simplemap.cc:257:simplemap_eqne$5278 _GEN_1[1]
1-0 1
-11 1
.names $false io_Chan2_in_2_Cmd[0] $auto$simplemap.cc:257:simplemap_eqne$5278 _GEN_2[0]
1-0 1
-11 1
.names $false io_Chan2_in_2_Cmd[1] $auto$simplemap.cc:257:simplemap_eqne$5278 _GEN_2[1]
1-0 1
-11 1
.names $false io_Chan2_in_2_Cmd[2] $auto$simplemap.cc:257:simplemap_eqne$5278 _GEN_2[2]
1-0 1
-11 1
.names io_Cache_in_2_State[0] _GEN_0[0] io_en_r io_Cache_out_2_State[0]
1-0 1
-11 1
.names io_Cache_in_2_State[1] _GEN_0[1] io_en_r io_Cache_out_2_State[1]
1-0 1
-11 1
.names io_Cache_in_2_Data[0] _GEN_1[0] io_en_r io_Cache_out_2_Data[0]
1-0 1
-11 1
.names io_Cache_in_2_Data[1] _GEN_1[1] io_en_r io_Cache_out_2_Data[1]
1-0 1
-11 1
.names io_Chan2_in_2_Cmd[0] _GEN_2[0] io_en_r io_Chan2_out_2_Cmd[0]
1-0 1
-11 1
.names io_Chan2_in_2_Cmd[1] _GEN_2[1] io_en_r io_Chan2_out_2_Cmd[1]
1-0 1
-11 1
.names io_Chan2_in_2_Cmd[2] _GEN_2[2] io_en_r io_Chan2_out_2_Cmd[2]
1-0 1
-11 1
.names io_AuxData_in[0] io_AuxData_out[0]
1 1
.names io_AuxData_in[1] io_AuxData_out[1]
1 1
.names io_Cache_in_0_Data[0] io_Cache_out_0_Data[0]
1 1
.names io_Cache_in_0_Data[1] io_Cache_out_0_Data[1]
1 1
.names io_Cache_in_0_State[0] io_Cache_out_0_State[0]
1 1
.names io_Cache_in_0_State[1] io_Cache_out_0_State[1]
1 1
.names io_Cache_in_1_Data[0] io_Cache_out_1_Data[0]
1 1
.names io_Cache_in_1_Data[1] io_Cache_out_1_Data[1]
1 1
.names io_Cache_in_1_State[0] io_Cache_out_1_State[0]
1 1
.names io_Cache_in_1_State[1] io_Cache_out_1_State[1]
1 1
.names io_Chan1_in_0_Cmd[0] io_Chan1_out_0_Cmd[0]
1 1
.names io_Chan1_in_0_Cmd[1] io_Chan1_out_0_Cmd[1]
1 1
.names io_Chan1_in_0_Cmd[2] io_Chan1_out_0_Cmd[2]
1 1
.names io_Chan1_in_0_Data[0] io_Chan1_out_0_Data[0]
1 1
.names io_Chan1_in_0_Data[1] io_Chan1_out_0_Data[1]
1 1
.names io_Chan1_in_1_Cmd[0] io_Chan1_out_1_Cmd[0]
1 1
.names io_Chan1_in_1_Cmd[1] io_Chan1_out_1_Cmd[1]
1 1
.names io_Chan1_in_1_Cmd[2] io_Chan1_out_1_Cmd[2]
1 1
.names io_Chan1_in_1_Data[0] io_Chan1_out_1_Data[0]
1 1
.names io_Chan1_in_1_Data[1] io_Chan1_out_1_Data[1]
1 1
.names io_Chan1_in_2_Cmd[0] io_Chan1_out_2_Cmd[0]
1 1
.names io_Chan1_in_2_Cmd[1] io_Chan1_out_2_Cmd[1]
1 1
.names io_Chan1_in_2_Cmd[2] io_Chan1_out_2_Cmd[2]
1 1
.names io_Chan1_in_2_Data[0] io_Chan1_out_2_Data[0]
1 1
.names io_Chan1_in_2_Data[1] io_Chan1_out_2_Data[1]
1 1
.names io_Chan2_in_0_Cmd[0] io_Chan2_out_0_Cmd[0]
1 1
.names io_Chan2_in_0_Cmd[1] io_Chan2_out_0_Cmd[1]
1 1
.names io_Chan2_in_0_Cmd[2] io_Chan2_out_0_Cmd[2]
1 1
.names io_Chan2_in_0_Data[0] io_Chan2_out_0_Data[0]
1 1
.names io_Chan2_in_0_Data[1] io_Chan2_out_0_Data[1]
1 1
.names io_Chan2_in_1_Cmd[0] io_Chan2_out_1_Cmd[0]
1 1
.names io_Chan2_in_1_Cmd[1] io_Chan2_out_1_Cmd[1]
1 1
.names io_Chan2_in_1_Cmd[2] io_Chan2_out_1_Cmd[2]
1 1
.names io_Chan2_in_1_Data[0] io_Chan2_out_1_Data[0]
1 1
.names io_Chan2_in_1_Data[1] io_Chan2_out_1_Data[1]
1 1
.names io_Chan2_in_2_Data[0] io_Chan2_out_2_Data[0]
1 1
.names io_Chan2_in_2_Data[1] io_Chan2_out_2_Data[1]
1 1
.names io_Chan3_in_0_Cmd[0] io_Chan3_out_0_Cmd[0]
1 1
.names io_Chan3_in_0_Cmd[1] io_Chan3_out_0_Cmd[1]
1 1
.names io_Chan3_in_0_Cmd[2] io_Chan3_out_0_Cmd[2]
1 1
.names io_Chan3_in_0_Data[0] io_Chan3_out_0_Data[0]
1 1
.names io_Chan3_in_0_Data[1] io_Chan3_out_0_Data[1]
1 1
.names io_Chan3_in_1_Cmd[0] io_Chan3_out_1_Cmd[0]
1 1
.names io_Chan3_in_1_Cmd[1] io_Chan3_out_1_Cmd[1]
1 1
.names io_Chan3_in_1_Cmd[2] io_Chan3_out_1_Cmd[2]
1 1
.names io_Chan3_in_1_Data[0] io_Chan3_out_1_Data[0]
1 1
.names io_Chan3_in_1_Data[1] io_Chan3_out_1_Data[1]
1 1
.names io_Chan3_in_2_Cmd[0] io_Chan3_out_2_Cmd[0]
1 1
.names io_Chan3_in_2_Cmd[1] io_Chan3_out_2_Cmd[1]
1 1
.names io_Chan3_in_2_Cmd[2] io_Chan3_out_2_Cmd[2]
1 1
.names io_Chan3_in_2_Data[0] io_Chan3_out_2_Data[0]
1 1
.names io_Chan3_in_2_Data[1] io_Chan3_out_2_Data[1]
1 1
.names io_CurCmd_in[0] io_CurCmd_out[0]
1 1
.names io_CurCmd_in[1] io_CurCmd_out[1]
1 1
.names io_CurCmd_in[2] io_CurCmd_out[2]
1 1
.names io_CurPtr_in[0] io_CurPtr_out[0]
1 1
.names io_CurPtr_in[1] io_CurPtr_out[1]
1 1
.names io_ExGntd_in io_ExGntd_out
1 1
.names io_InvSet_in_0 io_InvSet_out_0
1 1
.names io_InvSet_in_1 io_InvSet_out_1
1 1
.names io_InvSet_in_2 io_InvSet_out_2
1 1
.names io_MemData_in[0] io_MemData_out[0]
1 1
.names io_MemData_in[1] io_MemData_out[1]
1 1
.names io_ShrSet_in_0 io_ShrSet_out_0
1 1
.names io_ShrSet_in_1 io_ShrSet_out_1
1 1
.names io_ShrSet_in_2 io_ShrSet_out_2
1 1
.end

.model RecvInvAck
.inputs io_en_r io_Cache_in_0_State[0] io_Cache_in_0_State[1] io_Cache_in_0_Data[0] io_Cache_in_0_Data[1] io_Cache_in_1_State[0] io_Cache_in_1_State[1] io_Cache_in_1_Data[0] io_Cache_in_1_Data[1] io_Cache_in_2_State[0] io_Cache_in_2_State[1] io_Cache_in_2_Data[0] io_Cache_in_2_Data[1] io_Chan1_in_0_Cmd[0] io_Chan1_in_0_Cmd[1] io_Chan1_in_0_Cmd[2] io_Chan1_in_0_Data[0] io_Chan1_in_0_Data[1] io_Chan1_in_1_Cmd[0] io_Chan1_in_1_Cmd[1] io_Chan1_in_1_Cmd[2] io_Chan1_in_1_Data[0] io_Chan1_in_1_Data[1] io_Chan1_in_2_Cmd[0] io_Chan1_in_2_Cmd[1] io_Chan1_in_2_Cmd[2] io_Chan1_in_2_Data[0] io_Chan1_in_2_Data[1] io_Chan2_in_0_Cmd[0] io_Chan2_in_0_Cmd[1] io_Chan2_in_0_Cmd[2] io_Chan2_in_0_Data[0] io_Chan2_in_0_Data[1] io_Chan2_in_1_Cmd[0] io_Chan2_in_1_Cmd[1] io_Chan2_in_1_Cmd[2] io_Chan2_in_1_Data[0] io_Chan2_in_1_Data[1] io_Chan2_in_2_Cmd[0] io_Chan2_in_2_Cmd[1] io_Chan2_in_2_Cmd[2] io_Chan2_in_2_Data[0] io_Chan2_in_2_Data[1] io_Chan3_in_0_Cmd[0] io_Chan3_in_0_Cmd[1] io_Chan3_in_0_Cmd[2] io_Chan3_in_0_Data[0] io_Chan3_in_0_Data[1] io_Chan3_in_1_Cmd[0] io_Chan3_in_1_Cmd[1] io_Chan3_in_1_Cmd[2] io_Chan3_in_1_Data[0] io_Chan3_in_1_Data[1] io_Chan3_in_2_Cmd[0] io_Chan3_in_2_Cmd[1] io_Chan3_in_2_Cmd[2] io_Chan3_in_2_Data[0] io_Chan3_in_2_Data[1] io_InvSet_in_0 io_InvSet_in_1 io_InvSet_in_2 io_ShrSet_in_0 io_ShrSet_in_1 io_ShrSet_in_2 io_ExGntd_in io_CurCmd_in[0] io_CurCmd_in[1] io_CurCmd_in[2] io_CurPtr_in[0] io_CurPtr_in[1] io_MemData_in[0] io_MemData_in[1] io_AuxData_in[0] io_AuxData_in[1]
.outputs io_Cache_out_0_State[0] io_Cache_out_0_State[1] io_Cache_out_0_Data[0] io_Cache_out_0_Data[1] io_Cache_out_1_State[0] io_Cache_out_1_State[1] io_Cache_out_1_Data[0] io_Cache_out_1_Data[1] io_Cache_out_2_State[0] io_Cache_out_2_State[1] io_Cache_out_2_Data[0] io_Cache_out_2_Data[1] io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1] io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1] io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1] io_InvSet_out_0 io_InvSet_out_1 io_InvSet_out_2 io_ShrSet_out_0 io_ShrSet_out_1 io_ShrSet_out_2 io_ExGntd_out io_CurCmd_out[0] io_CurCmd_out[1] io_CurCmd_out[2] io_CurPtr_out[0] io_CurPtr_out[1] io_MemData_out[0] io_MemData_out[1] io_AuxData_out[0] io_AuxData_out[1]
.names $false
.names $true
1
.names $undef
.names io_Chan3_in_1_Cmd[2] $auto$rtlil.cc:2542:NotGate$5394
0 1
.names io_Chan3_in_1_Cmd[0] io_Chan3_in_1_Cmd[1] $auto$simplemap.cc:128:simplemap_reduce$5250
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$5250 $auto$rtlil.cc:2542:NotGate$5394 $auto$simplemap.cc:257:simplemap_eqne$5248
1- 1
-1 1
.names io_CurCmd_in[0] io_CurCmd_in[1] $auto$simplemap.cc:128:simplemap_reduce$5256
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$5256 io_CurCmd_in[2] $ne$protocol.sv:2770$340_Y
1- 1
-1 1
.names $auto$simplemap.cc:257:simplemap_eqne$5248 $eq$protocol.sv:2770$339_Y
0 1
.names io_MemData_in[0] io_Chan3_in_1_Data[0] io_ExGntd_in _GEN_1[0]
1-0 1
-11 1
.names io_MemData_in[1] io_Chan3_in_1_Data[1] io_ExGntd_in _GEN_1[1]
1-0 1
-11 1
.names io_Chan3_in_1_Cmd[0] $false $and$protocol.sv:2770$341_Y _GEN_2[0]
1-0 1
-11 1
.names io_Chan3_in_1_Cmd[1] $false $and$protocol.sv:2770$341_Y _GEN_2[1]
1-0 1
-11 1
.names io_Chan3_in_1_Cmd[2] $false $and$protocol.sv:2770$341_Y _GEN_2[2]
1-0 1
-11 1
.names io_ShrSet_in_1 $false $and$protocol.sv:2770$341_Y _GEN_3
1-0 1
-11 1
.names io_ExGntd_in $false $and$protocol.sv:2770$341_Y _GEN_4
1-0 1
-11 1
.names io_MemData_in[0] _GEN_1[0] $and$protocol.sv:2770$341_Y _GEN_5[0]
1-0 1
-11 1
.names io_MemData_in[1] _GEN_1[1] $and$protocol.sv:2770$341_Y _GEN_5[1]
1-0 1
-11 1
.names io_Chan3_in_1_Cmd[0] _GEN_2[0] io_en_r io_Chan3_out_1_Cmd[0]
1-0 1
-11 1
.names io_Chan3_in_1_Cmd[1] _GEN_2[1] io_en_r io_Chan3_out_1_Cmd[1]
1-0 1
-11 1
.names io_Chan3_in_1_Cmd[2] _GEN_2[2] io_en_r io_Chan3_out_1_Cmd[2]
1-0 1
-11 1
.names io_ShrSet_in_1 _GEN_3 io_en_r io_ShrSet_out_1
1-0 1
-11 1
.names io_ExGntd_in _GEN_4 io_en_r io_ExGntd_out
1-0 1
-11 1
.names io_MemData_in[0] _GEN_5[0] io_en_r io_MemData_out[0]
1-0 1
-11 1
.names io_MemData_in[1] _GEN_5[1] io_en_r io_MemData_out[1]
1-0 1
-11 1
.names $eq$protocol.sv:2770$339_Y $ne$protocol.sv:2770$340_Y $and$protocol.sv:2770$341_Y
11 1
.names $false _GEN_0
1 1
.names io_AuxData_in[0] io_AuxData_out[0]
1 1
.names io_AuxData_in[1] io_AuxData_out[1]
1 1
.names io_Cache_in_0_Data[0] io_Cache_out_0_Data[0]
1 1
.names io_Cache_in_0_Data[1] io_Cache_out_0_Data[1]
1 1
.names io_Cache_in_0_State[0] io_Cache_out_0_State[0]
1 1
.names io_Cache_in_0_State[1] io_Cache_out_0_State[1]
1 1
.names io_Cache_in_1_Data[0] io_Cache_out_1_Data[0]
1 1
.names io_Cache_in_1_Data[1] io_Cache_out_1_Data[1]
1 1
.names io_Cache_in_1_State[0] io_Cache_out_1_State[0]
1 1
.names io_Cache_in_1_State[1] io_Cache_out_1_State[1]
1 1
.names io_Cache_in_2_Data[0] io_Cache_out_2_Data[0]
1 1
.names io_Cache_in_2_Data[1] io_Cache_out_2_Data[1]
1 1
.names io_Cache_in_2_State[0] io_Cache_out_2_State[0]
1 1
.names io_Cache_in_2_State[1] io_Cache_out_2_State[1]
1 1
.names io_Chan1_in_0_Cmd[0] io_Chan1_out_0_Cmd[0]
1 1
.names io_Chan1_in_0_Cmd[1] io_Chan1_out_0_Cmd[1]
1 1
.names io_Chan1_in_0_Cmd[2] io_Chan1_out_0_Cmd[2]
1 1
.names io_Chan1_in_0_Data[0] io_Chan1_out_0_Data[0]
1 1
.names io_Chan1_in_0_Data[1] io_Chan1_out_0_Data[1]
1 1
.names io_Chan1_in_1_Cmd[0] io_Chan1_out_1_Cmd[0]
1 1
.names io_Chan1_in_1_Cmd[1] io_Chan1_out_1_Cmd[1]
1 1
.names io_Chan1_in_1_Cmd[2] io_Chan1_out_1_Cmd[2]
1 1
.names io_Chan1_in_1_Data[0] io_Chan1_out_1_Data[0]
1 1
.names io_Chan1_in_1_Data[1] io_Chan1_out_1_Data[1]
1 1
.names io_Chan1_in_2_Cmd[0] io_Chan1_out_2_Cmd[0]
1 1
.names io_Chan1_in_2_Cmd[1] io_Chan1_out_2_Cmd[1]
1 1
.names io_Chan1_in_2_Cmd[2] io_Chan1_out_2_Cmd[2]
1 1
.names io_Chan1_in_2_Data[0] io_Chan1_out_2_Data[0]
1 1
.names io_Chan1_in_2_Data[1] io_Chan1_out_2_Data[1]
1 1
.names io_Chan2_in_0_Cmd[0] io_Chan2_out_0_Cmd[0]
1 1
.names io_Chan2_in_0_Cmd[1] io_Chan2_out_0_Cmd[1]
1 1
.names io_Chan2_in_0_Cmd[2] io_Chan2_out_0_Cmd[2]
1 1
.names io_Chan2_in_0_Data[0] io_Chan2_out_0_Data[0]
1 1
.names io_Chan2_in_0_Data[1] io_Chan2_out_0_Data[1]
1 1
.names io_Chan2_in_1_Cmd[0] io_Chan2_out_1_Cmd[0]
1 1
.names io_Chan2_in_1_Cmd[1] io_Chan2_out_1_Cmd[1]
1 1
.names io_Chan2_in_1_Cmd[2] io_Chan2_out_1_Cmd[2]
1 1
.names io_Chan2_in_1_Data[0] io_Chan2_out_1_Data[0]
1 1
.names io_Chan2_in_1_Data[1] io_Chan2_out_1_Data[1]
1 1
.names io_Chan2_in_2_Cmd[0] io_Chan2_out_2_Cmd[0]
1 1
.names io_Chan2_in_2_Cmd[1] io_Chan2_out_2_Cmd[1]
1 1
.names io_Chan2_in_2_Cmd[2] io_Chan2_out_2_Cmd[2]
1 1
.names io_Chan2_in_2_Data[0] io_Chan2_out_2_Data[0]
1 1
.names io_Chan2_in_2_Data[1] io_Chan2_out_2_Data[1]
1 1
.names io_Chan3_in_0_Cmd[0] io_Chan3_out_0_Cmd[0]
1 1
.names io_Chan3_in_0_Cmd[1] io_Chan3_out_0_Cmd[1]
1 1
.names io_Chan3_in_0_Cmd[2] io_Chan3_out_0_Cmd[2]
1 1
.names io_Chan3_in_0_Data[0] io_Chan3_out_0_Data[0]
1 1
.names io_Chan3_in_0_Data[1] io_Chan3_out_0_Data[1]
1 1
.names io_Chan3_in_1_Data[0] io_Chan3_out_1_Data[0]
1 1
.names io_Chan3_in_1_Data[1] io_Chan3_out_1_Data[1]
1 1
.names io_Chan3_in_2_Cmd[0] io_Chan3_out_2_Cmd[0]
1 1
.names io_Chan3_in_2_Cmd[1] io_Chan3_out_2_Cmd[1]
1 1
.names io_Chan3_in_2_Cmd[2] io_Chan3_out_2_Cmd[2]
1 1
.names io_Chan3_in_2_Data[0] io_Chan3_out_2_Data[0]
1 1
.names io_Chan3_in_2_Data[1] io_Chan3_out_2_Data[1]
1 1
.names io_CurCmd_in[0] io_CurCmd_out[0]
1 1
.names io_CurCmd_in[1] io_CurCmd_out[1]
1 1
.names io_CurCmd_in[2] io_CurCmd_out[2]
1 1
.names io_CurPtr_in[0] io_CurPtr_out[0]
1 1
.names io_CurPtr_in[1] io_CurPtr_out[1]
1 1
.names io_InvSet_in_0 io_InvSet_out_0
1 1
.names io_InvSet_in_1 io_InvSet_out_1
1 1
.names io_InvSet_in_2 io_InvSet_out_2
1 1
.names io_ShrSet_in_0 io_ShrSet_out_0
1 1
.names io_ShrSet_in_2 io_ShrSet_out_2
1 1
.end

.model RecvInvAck_1
.inputs io_en_r io_Cache_in_0_State[0] io_Cache_in_0_State[1] io_Cache_in_0_Data[0] io_Cache_in_0_Data[1] io_Cache_in_1_State[0] io_Cache_in_1_State[1] io_Cache_in_1_Data[0] io_Cache_in_1_Data[1] io_Cache_in_2_State[0] io_Cache_in_2_State[1] io_Cache_in_2_Data[0] io_Cache_in_2_Data[1] io_Chan1_in_0_Cmd[0] io_Chan1_in_0_Cmd[1] io_Chan1_in_0_Cmd[2] io_Chan1_in_0_Data[0] io_Chan1_in_0_Data[1] io_Chan1_in_1_Cmd[0] io_Chan1_in_1_Cmd[1] io_Chan1_in_1_Cmd[2] io_Chan1_in_1_Data[0] io_Chan1_in_1_Data[1] io_Chan1_in_2_Cmd[0] io_Chan1_in_2_Cmd[1] io_Chan1_in_2_Cmd[2] io_Chan1_in_2_Data[0] io_Chan1_in_2_Data[1] io_Chan2_in_0_Cmd[0] io_Chan2_in_0_Cmd[1] io_Chan2_in_0_Cmd[2] io_Chan2_in_0_Data[0] io_Chan2_in_0_Data[1] io_Chan2_in_1_Cmd[0] io_Chan2_in_1_Cmd[1] io_Chan2_in_1_Cmd[2] io_Chan2_in_1_Data[0] io_Chan2_in_1_Data[1] io_Chan2_in_2_Cmd[0] io_Chan2_in_2_Cmd[1] io_Chan2_in_2_Cmd[2] io_Chan2_in_2_Data[0] io_Chan2_in_2_Data[1] io_Chan3_in_0_Cmd[0] io_Chan3_in_0_Cmd[1] io_Chan3_in_0_Cmd[2] io_Chan3_in_0_Data[0] io_Chan3_in_0_Data[1] io_Chan3_in_1_Cmd[0] io_Chan3_in_1_Cmd[1] io_Chan3_in_1_Cmd[2] io_Chan3_in_1_Data[0] io_Chan3_in_1_Data[1] io_Chan3_in_2_Cmd[0] io_Chan3_in_2_Cmd[1] io_Chan3_in_2_Cmd[2] io_Chan3_in_2_Data[0] io_Chan3_in_2_Data[1] io_InvSet_in_0 io_InvSet_in_1 io_InvSet_in_2 io_ShrSet_in_0 io_ShrSet_in_1 io_ShrSet_in_2 io_ExGntd_in io_CurCmd_in[0] io_CurCmd_in[1] io_CurCmd_in[2] io_CurPtr_in[0] io_CurPtr_in[1] io_MemData_in[0] io_MemData_in[1] io_AuxData_in[0] io_AuxData_in[1]
.outputs io_Cache_out_0_State[0] io_Cache_out_0_State[1] io_Cache_out_0_Data[0] io_Cache_out_0_Data[1] io_Cache_out_1_State[0] io_Cache_out_1_State[1] io_Cache_out_1_Data[0] io_Cache_out_1_Data[1] io_Cache_out_2_State[0] io_Cache_out_2_State[1] io_Cache_out_2_Data[0] io_Cache_out_2_Data[1] io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1] io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1] io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1] io_InvSet_out_0 io_InvSet_out_1 io_InvSet_out_2 io_ShrSet_out_0 io_ShrSet_out_1 io_ShrSet_out_2 io_ExGntd_out io_CurCmd_out[0] io_CurCmd_out[1] io_CurCmd_out[2] io_CurPtr_out[0] io_CurPtr_out[1] io_MemData_out[0] io_MemData_out[1] io_AuxData_out[0] io_AuxData_out[1]
.names $false
.names $true
1
.names $undef
.names io_Chan3_in_2_Cmd[2] $auto$rtlil.cc:2542:NotGate$5396
0 1
.names io_Chan3_in_2_Cmd[0] io_Chan3_in_2_Cmd[1] $auto$simplemap.cc:128:simplemap_reduce$5216
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$5216 $auto$rtlil.cc:2542:NotGate$5396 $auto$simplemap.cc:257:simplemap_eqne$5214
1- 1
-1 1
.names io_CurCmd_in[0] io_CurCmd_in[1] $auto$simplemap.cc:128:simplemap_reduce$5222
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$5222 io_CurCmd_in[2] $ne$protocol.sv:2885$362_Y
1- 1
-1 1
.names $auto$simplemap.cc:257:simplemap_eqne$5214 $eq$protocol.sv:2885$361_Y
0 1
.names io_MemData_in[0] io_Chan3_in_2_Data[0] io_ExGntd_in _GEN_1[0]
1-0 1
-11 1
.names io_MemData_in[1] io_Chan3_in_2_Data[1] io_ExGntd_in _GEN_1[1]
1-0 1
-11 1
.names io_Chan3_in_2_Cmd[0] $false $and$protocol.sv:2885$363_Y _GEN_2[0]
1-0 1
-11 1
.names io_Chan3_in_2_Cmd[1] $false $and$protocol.sv:2885$363_Y _GEN_2[1]
1-0 1
-11 1
.names io_Chan3_in_2_Cmd[2] $false $and$protocol.sv:2885$363_Y _GEN_2[2]
1-0 1
-11 1
.names io_ShrSet_in_2 $false $and$protocol.sv:2885$363_Y _GEN_3
1-0 1
-11 1
.names io_ExGntd_in $false $and$protocol.sv:2885$363_Y _GEN_4
1-0 1
-11 1
.names io_MemData_in[0] _GEN_1[0] $and$protocol.sv:2885$363_Y _GEN_5[0]
1-0 1
-11 1
.names io_MemData_in[1] _GEN_1[1] $and$protocol.sv:2885$363_Y _GEN_5[1]
1-0 1
-11 1
.names io_Chan3_in_2_Cmd[0] _GEN_2[0] io_en_r io_Chan3_out_2_Cmd[0]
1-0 1
-11 1
.names io_Chan3_in_2_Cmd[1] _GEN_2[1] io_en_r io_Chan3_out_2_Cmd[1]
1-0 1
-11 1
.names io_Chan3_in_2_Cmd[2] _GEN_2[2] io_en_r io_Chan3_out_2_Cmd[2]
1-0 1
-11 1
.names io_ShrSet_in_2 _GEN_3 io_en_r io_ShrSet_out_2
1-0 1
-11 1
.names io_ExGntd_in _GEN_4 io_en_r io_ExGntd_out
1-0 1
-11 1
.names io_MemData_in[0] _GEN_5[0] io_en_r io_MemData_out[0]
1-0 1
-11 1
.names io_MemData_in[1] _GEN_5[1] io_en_r io_MemData_out[1]
1-0 1
-11 1
.names $eq$protocol.sv:2885$361_Y $ne$protocol.sv:2885$362_Y $and$protocol.sv:2885$363_Y
11 1
.names $false _GEN_0
1 1
.names io_AuxData_in[0] io_AuxData_out[0]
1 1
.names io_AuxData_in[1] io_AuxData_out[1]
1 1
.names io_Cache_in_0_Data[0] io_Cache_out_0_Data[0]
1 1
.names io_Cache_in_0_Data[1] io_Cache_out_0_Data[1]
1 1
.names io_Cache_in_0_State[0] io_Cache_out_0_State[0]
1 1
.names io_Cache_in_0_State[1] io_Cache_out_0_State[1]
1 1
.names io_Cache_in_1_Data[0] io_Cache_out_1_Data[0]
1 1
.names io_Cache_in_1_Data[1] io_Cache_out_1_Data[1]
1 1
.names io_Cache_in_1_State[0] io_Cache_out_1_State[0]
1 1
.names io_Cache_in_1_State[1] io_Cache_out_1_State[1]
1 1
.names io_Cache_in_2_Data[0] io_Cache_out_2_Data[0]
1 1
.names io_Cache_in_2_Data[1] io_Cache_out_2_Data[1]
1 1
.names io_Cache_in_2_State[0] io_Cache_out_2_State[0]
1 1
.names io_Cache_in_2_State[1] io_Cache_out_2_State[1]
1 1
.names io_Chan1_in_0_Cmd[0] io_Chan1_out_0_Cmd[0]
1 1
.names io_Chan1_in_0_Cmd[1] io_Chan1_out_0_Cmd[1]
1 1
.names io_Chan1_in_0_Cmd[2] io_Chan1_out_0_Cmd[2]
1 1
.names io_Chan1_in_0_Data[0] io_Chan1_out_0_Data[0]
1 1
.names io_Chan1_in_0_Data[1] io_Chan1_out_0_Data[1]
1 1
.names io_Chan1_in_1_Cmd[0] io_Chan1_out_1_Cmd[0]
1 1
.names io_Chan1_in_1_Cmd[1] io_Chan1_out_1_Cmd[1]
1 1
.names io_Chan1_in_1_Cmd[2] io_Chan1_out_1_Cmd[2]
1 1
.names io_Chan1_in_1_Data[0] io_Chan1_out_1_Data[0]
1 1
.names io_Chan1_in_1_Data[1] io_Chan1_out_1_Data[1]
1 1
.names io_Chan1_in_2_Cmd[0] io_Chan1_out_2_Cmd[0]
1 1
.names io_Chan1_in_2_Cmd[1] io_Chan1_out_2_Cmd[1]
1 1
.names io_Chan1_in_2_Cmd[2] io_Chan1_out_2_Cmd[2]
1 1
.names io_Chan1_in_2_Data[0] io_Chan1_out_2_Data[0]
1 1
.names io_Chan1_in_2_Data[1] io_Chan1_out_2_Data[1]
1 1
.names io_Chan2_in_0_Cmd[0] io_Chan2_out_0_Cmd[0]
1 1
.names io_Chan2_in_0_Cmd[1] io_Chan2_out_0_Cmd[1]
1 1
.names io_Chan2_in_0_Cmd[2] io_Chan2_out_0_Cmd[2]
1 1
.names io_Chan2_in_0_Data[0] io_Chan2_out_0_Data[0]
1 1
.names io_Chan2_in_0_Data[1] io_Chan2_out_0_Data[1]
1 1
.names io_Chan2_in_1_Cmd[0] io_Chan2_out_1_Cmd[0]
1 1
.names io_Chan2_in_1_Cmd[1] io_Chan2_out_1_Cmd[1]
1 1
.names io_Chan2_in_1_Cmd[2] io_Chan2_out_1_Cmd[2]
1 1
.names io_Chan2_in_1_Data[0] io_Chan2_out_1_Data[0]
1 1
.names io_Chan2_in_1_Data[1] io_Chan2_out_1_Data[1]
1 1
.names io_Chan2_in_2_Cmd[0] io_Chan2_out_2_Cmd[0]
1 1
.names io_Chan2_in_2_Cmd[1] io_Chan2_out_2_Cmd[1]
1 1
.names io_Chan2_in_2_Cmd[2] io_Chan2_out_2_Cmd[2]
1 1
.names io_Chan2_in_2_Data[0] io_Chan2_out_2_Data[0]
1 1
.names io_Chan2_in_2_Data[1] io_Chan2_out_2_Data[1]
1 1
.names io_Chan3_in_0_Cmd[0] io_Chan3_out_0_Cmd[0]
1 1
.names io_Chan3_in_0_Cmd[1] io_Chan3_out_0_Cmd[1]
1 1
.names io_Chan3_in_0_Cmd[2] io_Chan3_out_0_Cmd[2]
1 1
.names io_Chan3_in_0_Data[0] io_Chan3_out_0_Data[0]
1 1
.names io_Chan3_in_0_Data[1] io_Chan3_out_0_Data[1]
1 1
.names io_Chan3_in_1_Cmd[0] io_Chan3_out_1_Cmd[0]
1 1
.names io_Chan3_in_1_Cmd[1] io_Chan3_out_1_Cmd[1]
1 1
.names io_Chan3_in_1_Cmd[2] io_Chan3_out_1_Cmd[2]
1 1
.names io_Chan3_in_1_Data[0] io_Chan3_out_1_Data[0]
1 1
.names io_Chan3_in_1_Data[1] io_Chan3_out_1_Data[1]
1 1
.names io_Chan3_in_2_Data[0] io_Chan3_out_2_Data[0]
1 1
.names io_Chan3_in_2_Data[1] io_Chan3_out_2_Data[1]
1 1
.names io_CurCmd_in[0] io_CurCmd_out[0]
1 1
.names io_CurCmd_in[1] io_CurCmd_out[1]
1 1
.names io_CurCmd_in[2] io_CurCmd_out[2]
1 1
.names io_CurPtr_in[0] io_CurPtr_out[0]
1 1
.names io_CurPtr_in[1] io_CurPtr_out[1]
1 1
.names io_InvSet_in_0 io_InvSet_out_0
1 1
.names io_InvSet_in_1 io_InvSet_out_1
1 1
.names io_InvSet_in_2 io_InvSet_out_2
1 1
.names io_ShrSet_in_0 io_ShrSet_out_0
1 1
.names io_ShrSet_in_1 io_ShrSet_out_1
1 1
.end

.model RecvReqE
.inputs io_en_r io_Cache_in_0_State[0] io_Cache_in_0_State[1] io_Cache_in_0_Data[0] io_Cache_in_0_Data[1] io_Cache_in_1_State[0] io_Cache_in_1_State[1] io_Cache_in_1_Data[0] io_Cache_in_1_Data[1] io_Cache_in_2_State[0] io_Cache_in_2_State[1] io_Cache_in_2_Data[0] io_Cache_in_2_Data[1] io_Chan1_in_0_Cmd[0] io_Chan1_in_0_Cmd[1] io_Chan1_in_0_Cmd[2] io_Chan1_in_0_Data[0] io_Chan1_in_0_Data[1] io_Chan1_in_1_Cmd[0] io_Chan1_in_1_Cmd[1] io_Chan1_in_1_Cmd[2] io_Chan1_in_1_Data[0] io_Chan1_in_1_Data[1] io_Chan1_in_2_Cmd[0] io_Chan1_in_2_Cmd[1] io_Chan1_in_2_Cmd[2] io_Chan1_in_2_Data[0] io_Chan1_in_2_Data[1] io_Chan2_in_0_Cmd[0] io_Chan2_in_0_Cmd[1] io_Chan2_in_0_Cmd[2] io_Chan2_in_0_Data[0] io_Chan2_in_0_Data[1] io_Chan2_in_1_Cmd[0] io_Chan2_in_1_Cmd[1] io_Chan2_in_1_Cmd[2] io_Chan2_in_1_Data[0] io_Chan2_in_1_Data[1] io_Chan2_in_2_Cmd[0] io_Chan2_in_2_Cmd[1] io_Chan2_in_2_Cmd[2] io_Chan2_in_2_Data[0] io_Chan2_in_2_Data[1] io_Chan3_in_0_Cmd[0] io_Chan3_in_0_Cmd[1] io_Chan3_in_0_Cmd[2] io_Chan3_in_0_Data[0] io_Chan3_in_0_Data[1] io_Chan3_in_1_Cmd[0] io_Chan3_in_1_Cmd[1] io_Chan3_in_1_Cmd[2] io_Chan3_in_1_Data[0] io_Chan3_in_1_Data[1] io_Chan3_in_2_Cmd[0] io_Chan3_in_2_Cmd[1] io_Chan3_in_2_Cmd[2] io_Chan3_in_2_Data[0] io_Chan3_in_2_Data[1] io_InvSet_in_0 io_InvSet_in_1 io_InvSet_in_2 io_ShrSet_in_0 io_ShrSet_in_1 io_ShrSet_in_2 io_ExGntd_in io_CurCmd_in[0] io_CurCmd_in[1] io_CurCmd_in[2] io_CurPtr_in[0] io_CurPtr_in[1] io_MemData_in[0] io_MemData_in[1] io_AuxData_in[0] io_AuxData_in[1]
.outputs io_Cache_out_0_State[0] io_Cache_out_0_State[1] io_Cache_out_0_Data[0] io_Cache_out_0_Data[1] io_Cache_out_1_State[0] io_Cache_out_1_State[1] io_Cache_out_1_Data[0] io_Cache_out_1_Data[1] io_Cache_out_2_State[0] io_Cache_out_2_State[1] io_Cache_out_2_Data[0] io_Cache_out_2_Data[1] io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1] io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1] io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1] io_InvSet_out_0 io_InvSet_out_1 io_InvSet_out_2 io_ShrSet_out_0 io_ShrSet_out_1 io_ShrSet_out_2 io_ExGntd_out io_CurCmd_out[0] io_CurCmd_out[1] io_CurCmd_out[2] io_CurPtr_out[0] io_CurPtr_out[1] io_MemData_out[0] io_MemData_out[1] io_AuxData_out[0] io_AuxData_out[1]
.names $false
.names $true
1
.names $undef
.names io_Chan1_in_1_Cmd[1] $auto$rtlil.cc:2542:NotGate$5398
0 1
.names io_Chan1_in_1_Cmd[0] $auto$rtlil.cc:2542:NotGate$5398 $auto$simplemap.cc:128:simplemap_reduce$5184
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$5184 io_Chan1_in_1_Cmd[2] $auto$simplemap.cc:257:simplemap_eqne$5182
1- 1
-1 1
.names io_CurCmd_in[0] io_CurCmd_in[1] $auto$simplemap.cc:169:logic_reduce$5172
1- 1
-1 1
.names $auto$simplemap.cc:169:logic_reduce$5172 io_CurCmd_in[2] $auto$simplemap.cc:169:logic_reduce$5174
1- 1
-1 1
.names $auto$simplemap.cc:169:logic_reduce$5174 $eq$protocol.sv:1188$99_Y
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$5182 $eq$protocol.sv:1188$100_Y
0 1
.names io_CurCmd_in[0] $false $and$protocol.sv:1188$101_Y _GEN_0[0]
1-0 1
-11 1
.names io_CurCmd_in[1] $true $and$protocol.sv:1188$101_Y _GEN_0[1]
1-0 1
-11 1
.names io_CurCmd_in[2] $false $and$protocol.sv:1188$101_Y _GEN_0[2]
1-0 1
-11 1
.names io_CurPtr_in[0] $true $and$protocol.sv:1188$101_Y _GEN_1[0]
1-0 1
-11 1
.names io_CurPtr_in[1] $false $and$protocol.sv:1188$101_Y _GEN_1[1]
1-0 1
-11 1
.names io_Chan1_in_1_Cmd[0] $false $and$protocol.sv:1188$101_Y _GEN_2[0]
1-0 1
-11 1
.names io_Chan1_in_1_Cmd[1] $false $and$protocol.sv:1188$101_Y _GEN_2[1]
1-0 1
-11 1
.names io_Chan1_in_1_Cmd[2] $false $and$protocol.sv:1188$101_Y _GEN_2[2]
1-0 1
-11 1
.names io_InvSet_in_1 io_ShrSet_in_1 $and$protocol.sv:1188$101_Y _GEN_3
1-0 1
-11 1
.names io_InvSet_in_2 io_ShrSet_in_2 $and$protocol.sv:1188$101_Y _GEN_4
1-0 1
-11 1
.names io_Chan1_in_1_Cmd[0] _GEN_2[0] io_en_r io_Chan1_out_1_Cmd[0]
1-0 1
-11 1
.names io_Chan1_in_1_Cmd[1] _GEN_2[1] io_en_r io_Chan1_out_1_Cmd[1]
1-0 1
-11 1
.names io_Chan1_in_1_Cmd[2] _GEN_2[2] io_en_r io_Chan1_out_1_Cmd[2]
1-0 1
-11 1
.names io_InvSet_in_1 _GEN_3 io_en_r io_InvSet_out_1
1-0 1
-11 1
.names io_InvSet_in_2 _GEN_4 io_en_r io_InvSet_out_2
1-0 1
-11 1
.names io_CurCmd_in[0] _GEN_0[0] io_en_r io_CurCmd_out[0]
1-0 1
-11 1
.names io_CurCmd_in[1] _GEN_0[1] io_en_r io_CurCmd_out[1]
1-0 1
-11 1
.names io_CurCmd_in[2] _GEN_0[2] io_en_r io_CurCmd_out[2]
1-0 1
-11 1
.names io_CurPtr_in[0] _GEN_1[0] io_en_r io_CurPtr_out[0]
1-0 1
-11 1
.names io_CurPtr_in[1] _GEN_1[1] io_en_r io_CurPtr_out[1]
1-0 1
-11 1
.names $eq$protocol.sv:1188$99_Y $eq$protocol.sv:1188$100_Y $and$protocol.sv:1188$101_Y
11 1
.names io_AuxData_in[0] io_AuxData_out[0]
1 1
.names io_AuxData_in[1] io_AuxData_out[1]
1 1
.names io_Cache_in_0_Data[0] io_Cache_out_0_Data[0]
1 1
.names io_Cache_in_0_Data[1] io_Cache_out_0_Data[1]
1 1
.names io_Cache_in_0_State[0] io_Cache_out_0_State[0]
1 1
.names io_Cache_in_0_State[1] io_Cache_out_0_State[1]
1 1
.names io_Cache_in_1_Data[0] io_Cache_out_1_Data[0]
1 1
.names io_Cache_in_1_Data[1] io_Cache_out_1_Data[1]
1 1
.names io_Cache_in_1_State[0] io_Cache_out_1_State[0]
1 1
.names io_Cache_in_1_State[1] io_Cache_out_1_State[1]
1 1
.names io_Cache_in_2_Data[0] io_Cache_out_2_Data[0]
1 1
.names io_Cache_in_2_Data[1] io_Cache_out_2_Data[1]
1 1
.names io_Cache_in_2_State[0] io_Cache_out_2_State[0]
1 1
.names io_Cache_in_2_State[1] io_Cache_out_2_State[1]
1 1
.names io_Chan1_in_0_Cmd[0] io_Chan1_out_0_Cmd[0]
1 1
.names io_Chan1_in_0_Cmd[1] io_Chan1_out_0_Cmd[1]
1 1
.names io_Chan1_in_0_Cmd[2] io_Chan1_out_0_Cmd[2]
1 1
.names io_Chan1_in_0_Data[0] io_Chan1_out_0_Data[0]
1 1
.names io_Chan1_in_0_Data[1] io_Chan1_out_0_Data[1]
1 1
.names io_Chan1_in_1_Data[0] io_Chan1_out_1_Data[0]
1 1
.names io_Chan1_in_1_Data[1] io_Chan1_out_1_Data[1]
1 1
.names io_Chan1_in_2_Cmd[0] io_Chan1_out_2_Cmd[0]
1 1
.names io_Chan1_in_2_Cmd[1] io_Chan1_out_2_Cmd[1]
1 1
.names io_Chan1_in_2_Cmd[2] io_Chan1_out_2_Cmd[2]
1 1
.names io_Chan1_in_2_Data[0] io_Chan1_out_2_Data[0]
1 1
.names io_Chan1_in_2_Data[1] io_Chan1_out_2_Data[1]
1 1
.names io_Chan2_in_0_Cmd[0] io_Chan2_out_0_Cmd[0]
1 1
.names io_Chan2_in_0_Cmd[1] io_Chan2_out_0_Cmd[1]
1 1
.names io_Chan2_in_0_Cmd[2] io_Chan2_out_0_Cmd[2]
1 1
.names io_Chan2_in_0_Data[0] io_Chan2_out_0_Data[0]
1 1
.names io_Chan2_in_0_Data[1] io_Chan2_out_0_Data[1]
1 1
.names io_Chan2_in_1_Cmd[0] io_Chan2_out_1_Cmd[0]
1 1
.names io_Chan2_in_1_Cmd[1] io_Chan2_out_1_Cmd[1]
1 1
.names io_Chan2_in_1_Cmd[2] io_Chan2_out_1_Cmd[2]
1 1
.names io_Chan2_in_1_Data[0] io_Chan2_out_1_Data[0]
1 1
.names io_Chan2_in_1_Data[1] io_Chan2_out_1_Data[1]
1 1
.names io_Chan2_in_2_Cmd[0] io_Chan2_out_2_Cmd[0]
1 1
.names io_Chan2_in_2_Cmd[1] io_Chan2_out_2_Cmd[1]
1 1
.names io_Chan2_in_2_Cmd[2] io_Chan2_out_2_Cmd[2]
1 1
.names io_Chan2_in_2_Data[0] io_Chan2_out_2_Data[0]
1 1
.names io_Chan2_in_2_Data[1] io_Chan2_out_2_Data[1]
1 1
.names io_Chan3_in_0_Cmd[0] io_Chan3_out_0_Cmd[0]
1 1
.names io_Chan3_in_0_Cmd[1] io_Chan3_out_0_Cmd[1]
1 1
.names io_Chan3_in_0_Cmd[2] io_Chan3_out_0_Cmd[2]
1 1
.names io_Chan3_in_0_Data[0] io_Chan3_out_0_Data[0]
1 1
.names io_Chan3_in_0_Data[1] io_Chan3_out_0_Data[1]
1 1
.names io_Chan3_in_1_Cmd[0] io_Chan3_out_1_Cmd[0]
1 1
.names io_Chan3_in_1_Cmd[1] io_Chan3_out_1_Cmd[1]
1 1
.names io_Chan3_in_1_Cmd[2] io_Chan3_out_1_Cmd[2]
1 1
.names io_Chan3_in_1_Data[0] io_Chan3_out_1_Data[0]
1 1
.names io_Chan3_in_1_Data[1] io_Chan3_out_1_Data[1]
1 1
.names io_Chan3_in_2_Cmd[0] io_Chan3_out_2_Cmd[0]
1 1
.names io_Chan3_in_2_Cmd[1] io_Chan3_out_2_Cmd[1]
1 1
.names io_Chan3_in_2_Cmd[2] io_Chan3_out_2_Cmd[2]
1 1
.names io_Chan3_in_2_Data[0] io_Chan3_out_2_Data[0]
1 1
.names io_Chan3_in_2_Data[1] io_Chan3_out_2_Data[1]
1 1
.names io_ExGntd_in io_ExGntd_out
1 1
.names io_InvSet_in_0 io_InvSet_out_0
1 1
.names io_MemData_in[0] io_MemData_out[0]
1 1
.names io_MemData_in[1] io_MemData_out[1]
1 1
.names io_ShrSet_in_0 io_ShrSet_out_0
1 1
.names io_ShrSet_in_1 io_ShrSet_out_1
1 1
.names io_ShrSet_in_2 io_ShrSet_out_2
1 1
.end

.model RecvReqE_1
.inputs io_en_r io_Cache_in_0_State[0] io_Cache_in_0_State[1] io_Cache_in_0_Data[0] io_Cache_in_0_Data[1] io_Cache_in_1_State[0] io_Cache_in_1_State[1] io_Cache_in_1_Data[0] io_Cache_in_1_Data[1] io_Cache_in_2_State[0] io_Cache_in_2_State[1] io_Cache_in_2_Data[0] io_Cache_in_2_Data[1] io_Chan1_in_0_Cmd[0] io_Chan1_in_0_Cmd[1] io_Chan1_in_0_Cmd[2] io_Chan1_in_0_Data[0] io_Chan1_in_0_Data[1] io_Chan1_in_1_Cmd[0] io_Chan1_in_1_Cmd[1] io_Chan1_in_1_Cmd[2] io_Chan1_in_1_Data[0] io_Chan1_in_1_Data[1] io_Chan1_in_2_Cmd[0] io_Chan1_in_2_Cmd[1] io_Chan1_in_2_Cmd[2] io_Chan1_in_2_Data[0] io_Chan1_in_2_Data[1] io_Chan2_in_0_Cmd[0] io_Chan2_in_0_Cmd[1] io_Chan2_in_0_Cmd[2] io_Chan2_in_0_Data[0] io_Chan2_in_0_Data[1] io_Chan2_in_1_Cmd[0] io_Chan2_in_1_Cmd[1] io_Chan2_in_1_Cmd[2] io_Chan2_in_1_Data[0] io_Chan2_in_1_Data[1] io_Chan2_in_2_Cmd[0] io_Chan2_in_2_Cmd[1] io_Chan2_in_2_Cmd[2] io_Chan2_in_2_Data[0] io_Chan2_in_2_Data[1] io_Chan3_in_0_Cmd[0] io_Chan3_in_0_Cmd[1] io_Chan3_in_0_Cmd[2] io_Chan3_in_0_Data[0] io_Chan3_in_0_Data[1] io_Chan3_in_1_Cmd[0] io_Chan3_in_1_Cmd[1] io_Chan3_in_1_Cmd[2] io_Chan3_in_1_Data[0] io_Chan3_in_1_Data[1] io_Chan3_in_2_Cmd[0] io_Chan3_in_2_Cmd[1] io_Chan3_in_2_Cmd[2] io_Chan3_in_2_Data[0] io_Chan3_in_2_Data[1] io_InvSet_in_0 io_InvSet_in_1 io_InvSet_in_2 io_ShrSet_in_0 io_ShrSet_in_1 io_ShrSet_in_2 io_ExGntd_in io_CurCmd_in[0] io_CurCmd_in[1] io_CurCmd_in[2] io_CurPtr_in[0] io_CurPtr_in[1] io_MemData_in[0] io_MemData_in[1] io_AuxData_in[0] io_AuxData_in[1]
.outputs io_Cache_out_0_State[0] io_Cache_out_0_State[1] io_Cache_out_0_Data[0] io_Cache_out_0_Data[1] io_Cache_out_1_State[0] io_Cache_out_1_State[1] io_Cache_out_1_Data[0] io_Cache_out_1_Data[1] io_Cache_out_2_State[0] io_Cache_out_2_State[1] io_Cache_out_2_Data[0] io_Cache_out_2_Data[1] io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1] io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1] io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1] io_InvSet_out_0 io_InvSet_out_1 io_InvSet_out_2 io_ShrSet_out_0 io_ShrSet_out_1 io_ShrSet_out_2 io_ExGntd_out io_CurCmd_out[0] io_CurCmd_out[1] io_CurCmd_out[2] io_CurPtr_out[0] io_CurPtr_out[1] io_MemData_out[0] io_MemData_out[1] io_AuxData_out[0] io_AuxData_out[1]
.names $false
.names $true
1
.names $undef
.names io_Chan1_in_2_Cmd[1] $auto$rtlil.cc:2542:NotGate$5400
0 1
.names io_Chan1_in_2_Cmd[0] $auto$rtlil.cc:2542:NotGate$5400 $auto$simplemap.cc:128:simplemap_reduce$5145
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$5145 io_Chan1_in_2_Cmd[2] $auto$simplemap.cc:257:simplemap_eqne$5143
1- 1
-1 1
.names io_CurCmd_in[0] io_CurCmd_in[1] $auto$simplemap.cc:169:logic_reduce$5133
1- 1
-1 1
.names $auto$simplemap.cc:169:logic_reduce$5133 io_CurCmd_in[2] $auto$simplemap.cc:169:logic_reduce$5135
1- 1
-1 1
.names $auto$simplemap.cc:169:logic_reduce$5135 $eq$protocol.sv:1302$124_Y
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$5143 $eq$protocol.sv:1302$125_Y
0 1
.names io_CurCmd_in[0] $false $and$protocol.sv:1302$126_Y _GEN_0[0]
1-0 1
-11 1
.names io_CurCmd_in[1] $true $and$protocol.sv:1302$126_Y _GEN_0[1]
1-0 1
-11 1
.names io_CurCmd_in[2] $false $and$protocol.sv:1302$126_Y _GEN_0[2]
1-0 1
-11 1
.names io_CurPtr_in[0] $false $and$protocol.sv:1302$126_Y _GEN_1[0]
1-0 1
-11 1
.names io_CurPtr_in[1] $true $and$protocol.sv:1302$126_Y _GEN_1[1]
1-0 1
-11 1
.names io_Chan1_in_2_Cmd[0] $false $and$protocol.sv:1302$126_Y _GEN_2[0]
1-0 1
-11 1
.names io_Chan1_in_2_Cmd[1] $false $and$protocol.sv:1302$126_Y _GEN_2[1]
1-0 1
-11 1
.names io_Chan1_in_2_Cmd[2] $false $and$protocol.sv:1302$126_Y _GEN_2[2]
1-0 1
-11 1
.names io_InvSet_in_1 io_ShrSet_in_1 $and$protocol.sv:1302$126_Y _GEN_3
1-0 1
-11 1
.names io_InvSet_in_2 io_ShrSet_in_2 $and$protocol.sv:1302$126_Y _GEN_4
1-0 1
-11 1
.names io_Chan1_in_2_Cmd[0] _GEN_2[0] io_en_r io_Chan1_out_2_Cmd[0]
1-0 1
-11 1
.names io_Chan1_in_2_Cmd[1] _GEN_2[1] io_en_r io_Chan1_out_2_Cmd[1]
1-0 1
-11 1
.names io_Chan1_in_2_Cmd[2] _GEN_2[2] io_en_r io_Chan1_out_2_Cmd[2]
1-0 1
-11 1
.names io_InvSet_in_1 _GEN_3 io_en_r io_InvSet_out_1
1-0 1
-11 1
.names io_InvSet_in_2 _GEN_4 io_en_r io_InvSet_out_2
1-0 1
-11 1
.names io_CurCmd_in[0] _GEN_0[0] io_en_r io_CurCmd_out[0]
1-0 1
-11 1
.names io_CurCmd_in[1] _GEN_0[1] io_en_r io_CurCmd_out[1]
1-0 1
-11 1
.names io_CurCmd_in[2] _GEN_0[2] io_en_r io_CurCmd_out[2]
1-0 1
-11 1
.names io_CurPtr_in[0] _GEN_1[0] io_en_r io_CurPtr_out[0]
1-0 1
-11 1
.names io_CurPtr_in[1] _GEN_1[1] io_en_r io_CurPtr_out[1]
1-0 1
-11 1
.names $eq$protocol.sv:1302$124_Y $eq$protocol.sv:1302$125_Y $and$protocol.sv:1302$126_Y
11 1
.names io_AuxData_in[0] io_AuxData_out[0]
1 1
.names io_AuxData_in[1] io_AuxData_out[1]
1 1
.names io_Cache_in_0_Data[0] io_Cache_out_0_Data[0]
1 1
.names io_Cache_in_0_Data[1] io_Cache_out_0_Data[1]
1 1
.names io_Cache_in_0_State[0] io_Cache_out_0_State[0]
1 1
.names io_Cache_in_0_State[1] io_Cache_out_0_State[1]
1 1
.names io_Cache_in_1_Data[0] io_Cache_out_1_Data[0]
1 1
.names io_Cache_in_1_Data[1] io_Cache_out_1_Data[1]
1 1
.names io_Cache_in_1_State[0] io_Cache_out_1_State[0]
1 1
.names io_Cache_in_1_State[1] io_Cache_out_1_State[1]
1 1
.names io_Cache_in_2_Data[0] io_Cache_out_2_Data[0]
1 1
.names io_Cache_in_2_Data[1] io_Cache_out_2_Data[1]
1 1
.names io_Cache_in_2_State[0] io_Cache_out_2_State[0]
1 1
.names io_Cache_in_2_State[1] io_Cache_out_2_State[1]
1 1
.names io_Chan1_in_0_Cmd[0] io_Chan1_out_0_Cmd[0]
1 1
.names io_Chan1_in_0_Cmd[1] io_Chan1_out_0_Cmd[1]
1 1
.names io_Chan1_in_0_Cmd[2] io_Chan1_out_0_Cmd[2]
1 1
.names io_Chan1_in_0_Data[0] io_Chan1_out_0_Data[0]
1 1
.names io_Chan1_in_0_Data[1] io_Chan1_out_0_Data[1]
1 1
.names io_Chan1_in_1_Cmd[0] io_Chan1_out_1_Cmd[0]
1 1
.names io_Chan1_in_1_Cmd[1] io_Chan1_out_1_Cmd[1]
1 1
.names io_Chan1_in_1_Cmd[2] io_Chan1_out_1_Cmd[2]
1 1
.names io_Chan1_in_1_Data[0] io_Chan1_out_1_Data[0]
1 1
.names io_Chan1_in_1_Data[1] io_Chan1_out_1_Data[1]
1 1
.names io_Chan1_in_2_Data[0] io_Chan1_out_2_Data[0]
1 1
.names io_Chan1_in_2_Data[1] io_Chan1_out_2_Data[1]
1 1
.names io_Chan2_in_0_Cmd[0] io_Chan2_out_0_Cmd[0]
1 1
.names io_Chan2_in_0_Cmd[1] io_Chan2_out_0_Cmd[1]
1 1
.names io_Chan2_in_0_Cmd[2] io_Chan2_out_0_Cmd[2]
1 1
.names io_Chan2_in_0_Data[0] io_Chan2_out_0_Data[0]
1 1
.names io_Chan2_in_0_Data[1] io_Chan2_out_0_Data[1]
1 1
.names io_Chan2_in_1_Cmd[0] io_Chan2_out_1_Cmd[0]
1 1
.names io_Chan2_in_1_Cmd[1] io_Chan2_out_1_Cmd[1]
1 1
.names io_Chan2_in_1_Cmd[2] io_Chan2_out_1_Cmd[2]
1 1
.names io_Chan2_in_1_Data[0] io_Chan2_out_1_Data[0]
1 1
.names io_Chan2_in_1_Data[1] io_Chan2_out_1_Data[1]
1 1
.names io_Chan2_in_2_Cmd[0] io_Chan2_out_2_Cmd[0]
1 1
.names io_Chan2_in_2_Cmd[1] io_Chan2_out_2_Cmd[1]
1 1
.names io_Chan2_in_2_Cmd[2] io_Chan2_out_2_Cmd[2]
1 1
.names io_Chan2_in_2_Data[0] io_Chan2_out_2_Data[0]
1 1
.names io_Chan2_in_2_Data[1] io_Chan2_out_2_Data[1]
1 1
.names io_Chan3_in_0_Cmd[0] io_Chan3_out_0_Cmd[0]
1 1
.names io_Chan3_in_0_Cmd[1] io_Chan3_out_0_Cmd[1]
1 1
.names io_Chan3_in_0_Cmd[2] io_Chan3_out_0_Cmd[2]
1 1
.names io_Chan3_in_0_Data[0] io_Chan3_out_0_Data[0]
1 1
.names io_Chan3_in_0_Data[1] io_Chan3_out_0_Data[1]
1 1
.names io_Chan3_in_1_Cmd[0] io_Chan3_out_1_Cmd[0]
1 1
.names io_Chan3_in_1_Cmd[1] io_Chan3_out_1_Cmd[1]
1 1
.names io_Chan3_in_1_Cmd[2] io_Chan3_out_1_Cmd[2]
1 1
.names io_Chan3_in_1_Data[0] io_Chan3_out_1_Data[0]
1 1
.names io_Chan3_in_1_Data[1] io_Chan3_out_1_Data[1]
1 1
.names io_Chan3_in_2_Cmd[0] io_Chan3_out_2_Cmd[0]
1 1
.names io_Chan3_in_2_Cmd[1] io_Chan3_out_2_Cmd[1]
1 1
.names io_Chan3_in_2_Cmd[2] io_Chan3_out_2_Cmd[2]
1 1
.names io_Chan3_in_2_Data[0] io_Chan3_out_2_Data[0]
1 1
.names io_Chan3_in_2_Data[1] io_Chan3_out_2_Data[1]
1 1
.names io_ExGntd_in io_ExGntd_out
1 1
.names io_InvSet_in_0 io_InvSet_out_0
1 1
.names io_MemData_in[0] io_MemData_out[0]
1 1
.names io_MemData_in[1] io_MemData_out[1]
1 1
.names io_ShrSet_in_0 io_ShrSet_out_0
1 1
.names io_ShrSet_in_1 io_ShrSet_out_1
1 1
.names io_ShrSet_in_2 io_ShrSet_out_2
1 1
.end

.model RecvReqS
.inputs io_en_r io_Cache_in_0_State[0] io_Cache_in_0_State[1] io_Cache_in_0_Data[0] io_Cache_in_0_Data[1] io_Cache_in_1_State[0] io_Cache_in_1_State[1] io_Cache_in_1_Data[0] io_Cache_in_1_Data[1] io_Cache_in_2_State[0] io_Cache_in_2_State[1] io_Cache_in_2_Data[0] io_Cache_in_2_Data[1] io_Chan1_in_0_Cmd[0] io_Chan1_in_0_Cmd[1] io_Chan1_in_0_Cmd[2] io_Chan1_in_0_Data[0] io_Chan1_in_0_Data[1] io_Chan1_in_1_Cmd[0] io_Chan1_in_1_Cmd[1] io_Chan1_in_1_Cmd[2] io_Chan1_in_1_Data[0] io_Chan1_in_1_Data[1] io_Chan1_in_2_Cmd[0] io_Chan1_in_2_Cmd[1] io_Chan1_in_2_Cmd[2] io_Chan1_in_2_Data[0] io_Chan1_in_2_Data[1] io_Chan2_in_0_Cmd[0] io_Chan2_in_0_Cmd[1] io_Chan2_in_0_Cmd[2] io_Chan2_in_0_Data[0] io_Chan2_in_0_Data[1] io_Chan2_in_1_Cmd[0] io_Chan2_in_1_Cmd[1] io_Chan2_in_1_Cmd[2] io_Chan2_in_1_Data[0] io_Chan2_in_1_Data[1] io_Chan2_in_2_Cmd[0] io_Chan2_in_2_Cmd[1] io_Chan2_in_2_Cmd[2] io_Chan2_in_2_Data[0] io_Chan2_in_2_Data[1] io_Chan3_in_0_Cmd[0] io_Chan3_in_0_Cmd[1] io_Chan3_in_0_Cmd[2] io_Chan3_in_0_Data[0] io_Chan3_in_0_Data[1] io_Chan3_in_1_Cmd[0] io_Chan3_in_1_Cmd[1] io_Chan3_in_1_Cmd[2] io_Chan3_in_1_Data[0] io_Chan3_in_1_Data[1] io_Chan3_in_2_Cmd[0] io_Chan3_in_2_Cmd[1] io_Chan3_in_2_Cmd[2] io_Chan3_in_2_Data[0] io_Chan3_in_2_Data[1] io_InvSet_in_0 io_InvSet_in_1 io_InvSet_in_2 io_ShrSet_in_0 io_ShrSet_in_1 io_ShrSet_in_2 io_ExGntd_in io_CurCmd_in[0] io_CurCmd_in[1] io_CurCmd_in[2] io_CurPtr_in[0] io_CurPtr_in[1] io_MemData_in[0] io_MemData_in[1] io_AuxData_in[0] io_AuxData_in[1]
.outputs io_Cache_out_0_State[0] io_Cache_out_0_State[1] io_Cache_out_0_Data[0] io_Cache_out_0_Data[1] io_Cache_out_1_State[0] io_Cache_out_1_State[1] io_Cache_out_1_Data[0] io_Cache_out_1_Data[1] io_Cache_out_2_State[0] io_Cache_out_2_State[1] io_Cache_out_2_Data[0] io_Cache_out_2_Data[1] io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1] io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1] io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1] io_InvSet_out_0 io_InvSet_out_1 io_InvSet_out_2 io_ShrSet_out_0 io_ShrSet_out_1 io_ShrSet_out_2 io_ExGntd_out io_CurCmd_out[0] io_CurCmd_out[1] io_CurCmd_out[2] io_CurPtr_out[0] io_CurPtr_out[1] io_MemData_out[0] io_MemData_out[1] io_AuxData_out[0] io_AuxData_out[1]
.names $false
.names $true
1
.names $undef
.names io_Chan1_in_1_Cmd[0] $auto$rtlil.cc:2542:NotGate$5402
0 1
.names $auto$rtlil.cc:2542:NotGate$5402 io_Chan1_in_1_Cmd[1] $auto$simplemap.cc:128:simplemap_reduce$5106
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$5106 io_Chan1_in_1_Cmd[2] $auto$simplemap.cc:257:simplemap_eqne$5104
1- 1
-1 1
.names io_CurCmd_in[0] io_CurCmd_in[1] $auto$simplemap.cc:169:logic_reduce$5094
1- 1
-1 1
.names $auto$simplemap.cc:169:logic_reduce$5094 io_CurCmd_in[2] $auto$simplemap.cc:169:logic_reduce$5096
1- 1
-1 1
.names $auto$simplemap.cc:169:logic_reduce$5096 $eq$protocol.sv:960$49_Y
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$5104 $eq$protocol.sv:960$50_Y
0 1
.names io_CurCmd_in[0] $true $and$protocol.sv:960$51_Y _GEN_0[0]
1-0 1
-11 1
.names io_CurCmd_in[1] $false $and$protocol.sv:960$51_Y _GEN_0[1]
1-0 1
-11 1
.names io_CurCmd_in[2] $false $and$protocol.sv:960$51_Y _GEN_0[2]
1-0 1
-11 1
.names io_CurPtr_in[0] $true $and$protocol.sv:960$51_Y _GEN_1[0]
1-0 1
-11 1
.names io_CurPtr_in[1] $false $and$protocol.sv:960$51_Y _GEN_1[1]
1-0 1
-11 1
.names io_Chan1_in_1_Cmd[0] $false $and$protocol.sv:960$51_Y _GEN_2[0]
1-0 1
-11 1
.names io_Chan1_in_1_Cmd[1] $false $and$protocol.sv:960$51_Y _GEN_2[1]
1-0 1
-11 1
.names io_Chan1_in_1_Cmd[2] $false $and$protocol.sv:960$51_Y _GEN_2[2]
1-0 1
-11 1
.names io_InvSet_in_1 io_ShrSet_in_1 $and$protocol.sv:960$51_Y _GEN_3
1-0 1
-11 1
.names io_InvSet_in_2 io_ShrSet_in_2 $and$protocol.sv:960$51_Y _GEN_4
1-0 1
-11 1
.names io_Chan1_in_1_Cmd[0] _GEN_2[0] io_en_r io_Chan1_out_1_Cmd[0]
1-0 1
-11 1
.names io_Chan1_in_1_Cmd[1] _GEN_2[1] io_en_r io_Chan1_out_1_Cmd[1]
1-0 1
-11 1
.names io_Chan1_in_1_Cmd[2] _GEN_2[2] io_en_r io_Chan1_out_1_Cmd[2]
1-0 1
-11 1
.names io_InvSet_in_1 _GEN_3 io_en_r io_InvSet_out_1
1-0 1
-11 1
.names io_InvSet_in_2 _GEN_4 io_en_r io_InvSet_out_2
1-0 1
-11 1
.names io_CurCmd_in[0] _GEN_0[0] io_en_r io_CurCmd_out[0]
1-0 1
-11 1
.names io_CurCmd_in[1] _GEN_0[1] io_en_r io_CurCmd_out[1]
1-0 1
-11 1
.names io_CurCmd_in[2] _GEN_0[2] io_en_r io_CurCmd_out[2]
1-0 1
-11 1
.names io_CurPtr_in[0] _GEN_1[0] io_en_r io_CurPtr_out[0]
1-0 1
-11 1
.names io_CurPtr_in[1] _GEN_1[1] io_en_r io_CurPtr_out[1]
1-0 1
-11 1
.names $eq$protocol.sv:960$49_Y $eq$protocol.sv:960$50_Y $and$protocol.sv:960$51_Y
11 1
.names io_AuxData_in[0] io_AuxData_out[0]
1 1
.names io_AuxData_in[1] io_AuxData_out[1]
1 1
.names io_Cache_in_0_Data[0] io_Cache_out_0_Data[0]
1 1
.names io_Cache_in_0_Data[1] io_Cache_out_0_Data[1]
1 1
.names io_Cache_in_0_State[0] io_Cache_out_0_State[0]
1 1
.names io_Cache_in_0_State[1] io_Cache_out_0_State[1]
1 1
.names io_Cache_in_1_Data[0] io_Cache_out_1_Data[0]
1 1
.names io_Cache_in_1_Data[1] io_Cache_out_1_Data[1]
1 1
.names io_Cache_in_1_State[0] io_Cache_out_1_State[0]
1 1
.names io_Cache_in_1_State[1] io_Cache_out_1_State[1]
1 1
.names io_Cache_in_2_Data[0] io_Cache_out_2_Data[0]
1 1
.names io_Cache_in_2_Data[1] io_Cache_out_2_Data[1]
1 1
.names io_Cache_in_2_State[0] io_Cache_out_2_State[0]
1 1
.names io_Cache_in_2_State[1] io_Cache_out_2_State[1]
1 1
.names io_Chan1_in_0_Cmd[0] io_Chan1_out_0_Cmd[0]
1 1
.names io_Chan1_in_0_Cmd[1] io_Chan1_out_0_Cmd[1]
1 1
.names io_Chan1_in_0_Cmd[2] io_Chan1_out_0_Cmd[2]
1 1
.names io_Chan1_in_0_Data[0] io_Chan1_out_0_Data[0]
1 1
.names io_Chan1_in_0_Data[1] io_Chan1_out_0_Data[1]
1 1
.names io_Chan1_in_1_Data[0] io_Chan1_out_1_Data[0]
1 1
.names io_Chan1_in_1_Data[1] io_Chan1_out_1_Data[1]
1 1
.names io_Chan1_in_2_Cmd[0] io_Chan1_out_2_Cmd[0]
1 1
.names io_Chan1_in_2_Cmd[1] io_Chan1_out_2_Cmd[1]
1 1
.names io_Chan1_in_2_Cmd[2] io_Chan1_out_2_Cmd[2]
1 1
.names io_Chan1_in_2_Data[0] io_Chan1_out_2_Data[0]
1 1
.names io_Chan1_in_2_Data[1] io_Chan1_out_2_Data[1]
1 1
.names io_Chan2_in_0_Cmd[0] io_Chan2_out_0_Cmd[0]
1 1
.names io_Chan2_in_0_Cmd[1] io_Chan2_out_0_Cmd[1]
1 1
.names io_Chan2_in_0_Cmd[2] io_Chan2_out_0_Cmd[2]
1 1
.names io_Chan2_in_0_Data[0] io_Chan2_out_0_Data[0]
1 1
.names io_Chan2_in_0_Data[1] io_Chan2_out_0_Data[1]
1 1
.names io_Chan2_in_1_Cmd[0] io_Chan2_out_1_Cmd[0]
1 1
.names io_Chan2_in_1_Cmd[1] io_Chan2_out_1_Cmd[1]
1 1
.names io_Chan2_in_1_Cmd[2] io_Chan2_out_1_Cmd[2]
1 1
.names io_Chan2_in_1_Data[0] io_Chan2_out_1_Data[0]
1 1
.names io_Chan2_in_1_Data[1] io_Chan2_out_1_Data[1]
1 1
.names io_Chan2_in_2_Cmd[0] io_Chan2_out_2_Cmd[0]
1 1
.names io_Chan2_in_2_Cmd[1] io_Chan2_out_2_Cmd[1]
1 1
.names io_Chan2_in_2_Cmd[2] io_Chan2_out_2_Cmd[2]
1 1
.names io_Chan2_in_2_Data[0] io_Chan2_out_2_Data[0]
1 1
.names io_Chan2_in_2_Data[1] io_Chan2_out_2_Data[1]
1 1
.names io_Chan3_in_0_Cmd[0] io_Chan3_out_0_Cmd[0]
1 1
.names io_Chan3_in_0_Cmd[1] io_Chan3_out_0_Cmd[1]
1 1
.names io_Chan3_in_0_Cmd[2] io_Chan3_out_0_Cmd[2]
1 1
.names io_Chan3_in_0_Data[0] io_Chan3_out_0_Data[0]
1 1
.names io_Chan3_in_0_Data[1] io_Chan3_out_0_Data[1]
1 1
.names io_Chan3_in_1_Cmd[0] io_Chan3_out_1_Cmd[0]
1 1
.names io_Chan3_in_1_Cmd[1] io_Chan3_out_1_Cmd[1]
1 1
.names io_Chan3_in_1_Cmd[2] io_Chan3_out_1_Cmd[2]
1 1
.names io_Chan3_in_1_Data[0] io_Chan3_out_1_Data[0]
1 1
.names io_Chan3_in_1_Data[1] io_Chan3_out_1_Data[1]
1 1
.names io_Chan3_in_2_Cmd[0] io_Chan3_out_2_Cmd[0]
1 1
.names io_Chan3_in_2_Cmd[1] io_Chan3_out_2_Cmd[1]
1 1
.names io_Chan3_in_2_Cmd[2] io_Chan3_out_2_Cmd[2]
1 1
.names io_Chan3_in_2_Data[0] io_Chan3_out_2_Data[0]
1 1
.names io_Chan3_in_2_Data[1] io_Chan3_out_2_Data[1]
1 1
.names io_ExGntd_in io_ExGntd_out
1 1
.names io_InvSet_in_0 io_InvSet_out_0
1 1
.names io_MemData_in[0] io_MemData_out[0]
1 1
.names io_MemData_in[1] io_MemData_out[1]
1 1
.names io_ShrSet_in_0 io_ShrSet_out_0
1 1
.names io_ShrSet_in_1 io_ShrSet_out_1
1 1
.names io_ShrSet_in_2 io_ShrSet_out_2
1 1
.end

.model RecvReqS_1
.inputs io_en_r io_Cache_in_0_State[0] io_Cache_in_0_State[1] io_Cache_in_0_Data[0] io_Cache_in_0_Data[1] io_Cache_in_1_State[0] io_Cache_in_1_State[1] io_Cache_in_1_Data[0] io_Cache_in_1_Data[1] io_Cache_in_2_State[0] io_Cache_in_2_State[1] io_Cache_in_2_Data[0] io_Cache_in_2_Data[1] io_Chan1_in_0_Cmd[0] io_Chan1_in_0_Cmd[1] io_Chan1_in_0_Cmd[2] io_Chan1_in_0_Data[0] io_Chan1_in_0_Data[1] io_Chan1_in_1_Cmd[0] io_Chan1_in_1_Cmd[1] io_Chan1_in_1_Cmd[2] io_Chan1_in_1_Data[0] io_Chan1_in_1_Data[1] io_Chan1_in_2_Cmd[0] io_Chan1_in_2_Cmd[1] io_Chan1_in_2_Cmd[2] io_Chan1_in_2_Data[0] io_Chan1_in_2_Data[1] io_Chan2_in_0_Cmd[0] io_Chan2_in_0_Cmd[1] io_Chan2_in_0_Cmd[2] io_Chan2_in_0_Data[0] io_Chan2_in_0_Data[1] io_Chan2_in_1_Cmd[0] io_Chan2_in_1_Cmd[1] io_Chan2_in_1_Cmd[2] io_Chan2_in_1_Data[0] io_Chan2_in_1_Data[1] io_Chan2_in_2_Cmd[0] io_Chan2_in_2_Cmd[1] io_Chan2_in_2_Cmd[2] io_Chan2_in_2_Data[0] io_Chan2_in_2_Data[1] io_Chan3_in_0_Cmd[0] io_Chan3_in_0_Cmd[1] io_Chan3_in_0_Cmd[2] io_Chan3_in_0_Data[0] io_Chan3_in_0_Data[1] io_Chan3_in_1_Cmd[0] io_Chan3_in_1_Cmd[1] io_Chan3_in_1_Cmd[2] io_Chan3_in_1_Data[0] io_Chan3_in_1_Data[1] io_Chan3_in_2_Cmd[0] io_Chan3_in_2_Cmd[1] io_Chan3_in_2_Cmd[2] io_Chan3_in_2_Data[0] io_Chan3_in_2_Data[1] io_InvSet_in_0 io_InvSet_in_1 io_InvSet_in_2 io_ShrSet_in_0 io_ShrSet_in_1 io_ShrSet_in_2 io_ExGntd_in io_CurCmd_in[0] io_CurCmd_in[1] io_CurCmd_in[2] io_CurPtr_in[0] io_CurPtr_in[1] io_MemData_in[0] io_MemData_in[1] io_AuxData_in[0] io_AuxData_in[1]
.outputs io_Cache_out_0_State[0] io_Cache_out_0_State[1] io_Cache_out_0_Data[0] io_Cache_out_0_Data[1] io_Cache_out_1_State[0] io_Cache_out_1_State[1] io_Cache_out_1_Data[0] io_Cache_out_1_Data[1] io_Cache_out_2_State[0] io_Cache_out_2_State[1] io_Cache_out_2_Data[0] io_Cache_out_2_Data[1] io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1] io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1] io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1] io_InvSet_out_0 io_InvSet_out_1 io_InvSet_out_2 io_ShrSet_out_0 io_ShrSet_out_1 io_ShrSet_out_2 io_ExGntd_out io_CurCmd_out[0] io_CurCmd_out[1] io_CurCmd_out[2] io_CurPtr_out[0] io_CurPtr_out[1] io_MemData_out[0] io_MemData_out[1] io_AuxData_out[0] io_AuxData_out[1]
.names $false
.names $true
1
.names $undef
.names io_Chan1_in_2_Cmd[0] $auto$rtlil.cc:2542:NotGate$5404
0 1
.names $auto$rtlil.cc:2542:NotGate$5404 io_Chan1_in_2_Cmd[1] $auto$simplemap.cc:128:simplemap_reduce$5067
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$5067 io_Chan1_in_2_Cmd[2] $auto$simplemap.cc:257:simplemap_eqne$5065
1- 1
-1 1
.names io_CurCmd_in[0] io_CurCmd_in[1] $auto$simplemap.cc:169:logic_reduce$5055
1- 1
-1 1
.names $auto$simplemap.cc:169:logic_reduce$5055 io_CurCmd_in[2] $auto$simplemap.cc:169:logic_reduce$5057
1- 1
-1 1
.names $auto$simplemap.cc:169:logic_reduce$5057 $eq$protocol.sv:1074$74_Y
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$5065 $eq$protocol.sv:1074$75_Y
0 1
.names io_CurCmd_in[0] $true $and$protocol.sv:1074$76_Y _GEN_0[0]
1-0 1
-11 1
.names io_CurCmd_in[1] $false $and$protocol.sv:1074$76_Y _GEN_0[1]
1-0 1
-11 1
.names io_CurCmd_in[2] $false $and$protocol.sv:1074$76_Y _GEN_0[2]
1-0 1
-11 1
.names io_CurPtr_in[0] $false $and$protocol.sv:1074$76_Y _GEN_1[0]
1-0 1
-11 1
.names io_CurPtr_in[1] $true $and$protocol.sv:1074$76_Y _GEN_1[1]
1-0 1
-11 1
.names io_Chan1_in_2_Cmd[0] $false $and$protocol.sv:1074$76_Y _GEN_2[0]
1-0 1
-11 1
.names io_Chan1_in_2_Cmd[1] $false $and$protocol.sv:1074$76_Y _GEN_2[1]
1-0 1
-11 1
.names io_Chan1_in_2_Cmd[2] $false $and$protocol.sv:1074$76_Y _GEN_2[2]
1-0 1
-11 1
.names io_InvSet_in_1 io_ShrSet_in_1 $and$protocol.sv:1074$76_Y _GEN_3
1-0 1
-11 1
.names io_InvSet_in_2 io_ShrSet_in_2 $and$protocol.sv:1074$76_Y _GEN_4
1-0 1
-11 1
.names io_Chan1_in_2_Cmd[0] _GEN_2[0] io_en_r io_Chan1_out_2_Cmd[0]
1-0 1
-11 1
.names io_Chan1_in_2_Cmd[1] _GEN_2[1] io_en_r io_Chan1_out_2_Cmd[1]
1-0 1
-11 1
.names io_Chan1_in_2_Cmd[2] _GEN_2[2] io_en_r io_Chan1_out_2_Cmd[2]
1-0 1
-11 1
.names io_InvSet_in_1 _GEN_3 io_en_r io_InvSet_out_1
1-0 1
-11 1
.names io_InvSet_in_2 _GEN_4 io_en_r io_InvSet_out_2
1-0 1
-11 1
.names io_CurCmd_in[0] _GEN_0[0] io_en_r io_CurCmd_out[0]
1-0 1
-11 1
.names io_CurCmd_in[1] _GEN_0[1] io_en_r io_CurCmd_out[1]
1-0 1
-11 1
.names io_CurCmd_in[2] _GEN_0[2] io_en_r io_CurCmd_out[2]
1-0 1
-11 1
.names io_CurPtr_in[0] _GEN_1[0] io_en_r io_CurPtr_out[0]
1-0 1
-11 1
.names io_CurPtr_in[1] _GEN_1[1] io_en_r io_CurPtr_out[1]
1-0 1
-11 1
.names $eq$protocol.sv:1074$74_Y $eq$protocol.sv:1074$75_Y $and$protocol.sv:1074$76_Y
11 1
.names io_AuxData_in[0] io_AuxData_out[0]
1 1
.names io_AuxData_in[1] io_AuxData_out[1]
1 1
.names io_Cache_in_0_Data[0] io_Cache_out_0_Data[0]
1 1
.names io_Cache_in_0_Data[1] io_Cache_out_0_Data[1]
1 1
.names io_Cache_in_0_State[0] io_Cache_out_0_State[0]
1 1
.names io_Cache_in_0_State[1] io_Cache_out_0_State[1]
1 1
.names io_Cache_in_1_Data[0] io_Cache_out_1_Data[0]
1 1
.names io_Cache_in_1_Data[1] io_Cache_out_1_Data[1]
1 1
.names io_Cache_in_1_State[0] io_Cache_out_1_State[0]
1 1
.names io_Cache_in_1_State[1] io_Cache_out_1_State[1]
1 1
.names io_Cache_in_2_Data[0] io_Cache_out_2_Data[0]
1 1
.names io_Cache_in_2_Data[1] io_Cache_out_2_Data[1]
1 1
.names io_Cache_in_2_State[0] io_Cache_out_2_State[0]
1 1
.names io_Cache_in_2_State[1] io_Cache_out_2_State[1]
1 1
.names io_Chan1_in_0_Cmd[0] io_Chan1_out_0_Cmd[0]
1 1
.names io_Chan1_in_0_Cmd[1] io_Chan1_out_0_Cmd[1]
1 1
.names io_Chan1_in_0_Cmd[2] io_Chan1_out_0_Cmd[2]
1 1
.names io_Chan1_in_0_Data[0] io_Chan1_out_0_Data[0]
1 1
.names io_Chan1_in_0_Data[1] io_Chan1_out_0_Data[1]
1 1
.names io_Chan1_in_1_Cmd[0] io_Chan1_out_1_Cmd[0]
1 1
.names io_Chan1_in_1_Cmd[1] io_Chan1_out_1_Cmd[1]
1 1
.names io_Chan1_in_1_Cmd[2] io_Chan1_out_1_Cmd[2]
1 1
.names io_Chan1_in_1_Data[0] io_Chan1_out_1_Data[0]
1 1
.names io_Chan1_in_1_Data[1] io_Chan1_out_1_Data[1]
1 1
.names io_Chan1_in_2_Data[0] io_Chan1_out_2_Data[0]
1 1
.names io_Chan1_in_2_Data[1] io_Chan1_out_2_Data[1]
1 1
.names io_Chan2_in_0_Cmd[0] io_Chan2_out_0_Cmd[0]
1 1
.names io_Chan2_in_0_Cmd[1] io_Chan2_out_0_Cmd[1]
1 1
.names io_Chan2_in_0_Cmd[2] io_Chan2_out_0_Cmd[2]
1 1
.names io_Chan2_in_0_Data[0] io_Chan2_out_0_Data[0]
1 1
.names io_Chan2_in_0_Data[1] io_Chan2_out_0_Data[1]
1 1
.names io_Chan2_in_1_Cmd[0] io_Chan2_out_1_Cmd[0]
1 1
.names io_Chan2_in_1_Cmd[1] io_Chan2_out_1_Cmd[1]
1 1
.names io_Chan2_in_1_Cmd[2] io_Chan2_out_1_Cmd[2]
1 1
.names io_Chan2_in_1_Data[0] io_Chan2_out_1_Data[0]
1 1
.names io_Chan2_in_1_Data[1] io_Chan2_out_1_Data[1]
1 1
.names io_Chan2_in_2_Cmd[0] io_Chan2_out_2_Cmd[0]
1 1
.names io_Chan2_in_2_Cmd[1] io_Chan2_out_2_Cmd[1]
1 1
.names io_Chan2_in_2_Cmd[2] io_Chan2_out_2_Cmd[2]
1 1
.names io_Chan2_in_2_Data[0] io_Chan2_out_2_Data[0]
1 1
.names io_Chan2_in_2_Data[1] io_Chan2_out_2_Data[1]
1 1
.names io_Chan3_in_0_Cmd[0] io_Chan3_out_0_Cmd[0]
1 1
.names io_Chan3_in_0_Cmd[1] io_Chan3_out_0_Cmd[1]
1 1
.names io_Chan3_in_0_Cmd[2] io_Chan3_out_0_Cmd[2]
1 1
.names io_Chan3_in_0_Data[0] io_Chan3_out_0_Data[0]
1 1
.names io_Chan3_in_0_Data[1] io_Chan3_out_0_Data[1]
1 1
.names io_Chan3_in_1_Cmd[0] io_Chan3_out_1_Cmd[0]
1 1
.names io_Chan3_in_1_Cmd[1] io_Chan3_out_1_Cmd[1]
1 1
.names io_Chan3_in_1_Cmd[2] io_Chan3_out_1_Cmd[2]
1 1
.names io_Chan3_in_1_Data[0] io_Chan3_out_1_Data[0]
1 1
.names io_Chan3_in_1_Data[1] io_Chan3_out_1_Data[1]
1 1
.names io_Chan3_in_2_Cmd[0] io_Chan3_out_2_Cmd[0]
1 1
.names io_Chan3_in_2_Cmd[1] io_Chan3_out_2_Cmd[1]
1 1
.names io_Chan3_in_2_Cmd[2] io_Chan3_out_2_Cmd[2]
1 1
.names io_Chan3_in_2_Data[0] io_Chan3_out_2_Data[0]
1 1
.names io_Chan3_in_2_Data[1] io_Chan3_out_2_Data[1]
1 1
.names io_ExGntd_in io_ExGntd_out
1 1
.names io_InvSet_in_0 io_InvSet_out_0
1 1
.names io_MemData_in[0] io_MemData_out[0]
1 1
.names io_MemData_in[1] io_MemData_out[1]
1 1
.names io_ShrSet_in_0 io_ShrSet_out_0
1 1
.names io_ShrSet_in_1 io_ShrSet_out_1
1 1
.names io_ShrSet_in_2 io_ShrSet_out_2
1 1
.end

.model SendGntE
.inputs io_Cache_in_0_State[0] io_Cache_in_0_State[1] io_Cache_in_0_Data[0] io_Cache_in_0_Data[1] io_Cache_in_1_State[0] io_Cache_in_1_State[1] io_Cache_in_1_Data[0] io_Cache_in_1_Data[1] io_Cache_in_2_State[0] io_Cache_in_2_State[1] io_Cache_in_2_Data[0] io_Cache_in_2_Data[1] io_Chan1_in_0_Cmd[0] io_Chan1_in_0_Cmd[1] io_Chan1_in_0_Cmd[2] io_Chan1_in_0_Data[0] io_Chan1_in_0_Data[1] io_Chan1_in_1_Cmd[0] io_Chan1_in_1_Cmd[1] io_Chan1_in_1_Cmd[2] io_Chan1_in_1_Data[0] io_Chan1_in_1_Data[1] io_Chan1_in_2_Cmd[0] io_Chan1_in_2_Cmd[1] io_Chan1_in_2_Cmd[2] io_Chan1_in_2_Data[0] io_Chan1_in_2_Data[1] io_Chan2_in_0_Cmd[0] io_Chan2_in_0_Cmd[1] io_Chan2_in_0_Cmd[2] io_Chan2_in_0_Data[0] io_Chan2_in_0_Data[1] io_Chan2_in_1_Cmd[0] io_Chan2_in_1_Cmd[1] io_Chan2_in_1_Cmd[2] io_Chan2_in_1_Data[0] io_Chan2_in_1_Data[1] io_Chan2_in_2_Cmd[0] io_Chan2_in_2_Cmd[1] io_Chan2_in_2_Cmd[2] io_Chan2_in_2_Data[0] io_Chan2_in_2_Data[1] io_Chan3_in_0_Cmd[0] io_Chan3_in_0_Cmd[1] io_Chan3_in_0_Cmd[2] io_Chan3_in_0_Data[0] io_Chan3_in_0_Data[1] io_Chan3_in_1_Cmd[0] io_Chan3_in_1_Cmd[1] io_Chan3_in_1_Cmd[2] io_Chan3_in_1_Data[0] io_Chan3_in_1_Data[1] io_Chan3_in_2_Cmd[0] io_Chan3_in_2_Cmd[1] io_Chan3_in_2_Cmd[2] io_Chan3_in_2_Data[0] io_Chan3_in_2_Data[1] io_InvSet_in_0 io_InvSet_in_1 io_InvSet_in_2 io_ShrSet_in_0 io_ShrSet_in_1 io_ShrSet_in_2 io_ExGntd_in io_CurCmd_in[0] io_CurCmd_in[1] io_CurCmd_in[2] io_CurPtr_in[0] io_CurPtr_in[1] io_MemData_in[0] io_MemData_in[1] io_AuxData_in[0] io_AuxData_in[1]
.outputs io_Cache_out_0_State[0] io_Cache_out_0_State[1] io_Cache_out_0_Data[0] io_Cache_out_0_Data[1] io_Cache_out_1_State[0] io_Cache_out_1_State[1] io_Cache_out_1_Data[0] io_Cache_out_1_Data[1] io_Cache_out_2_State[0] io_Cache_out_2_State[1] io_Cache_out_2_Data[0] io_Cache_out_2_Data[1] io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1] io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1] io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1] io_InvSet_out_0 io_InvSet_out_1 io_InvSet_out_2 io_ShrSet_out_0 io_ShrSet_out_1 io_ShrSet_out_2 io_ExGntd_out io_CurCmd_out[0] io_CurCmd_out[1] io_CurCmd_out[2] io_CurPtr_out[0] io_CurPtr_out[1] io_MemData_out[0] io_MemData_out[1] io_AuxData_out[0] io_AuxData_out[1]
.names $false
.names $true
1
.names $undef
.names io_AuxData_in[0] io_AuxData_out[0]
1 1
.names io_AuxData_in[1] io_AuxData_out[1]
1 1
.names io_Cache_in_0_Data[0] io_Cache_out_0_Data[0]
1 1
.names io_Cache_in_0_Data[1] io_Cache_out_0_Data[1]
1 1
.names io_Cache_in_0_State[0] io_Cache_out_0_State[0]
1 1
.names io_Cache_in_0_State[1] io_Cache_out_0_State[1]
1 1
.names io_Cache_in_1_Data[0] io_Cache_out_1_Data[0]
1 1
.names io_Cache_in_1_Data[1] io_Cache_out_1_Data[1]
1 1
.names io_Cache_in_1_State[0] io_Cache_out_1_State[0]
1 1
.names io_Cache_in_1_State[1] io_Cache_out_1_State[1]
1 1
.names io_Cache_in_2_Data[0] io_Cache_out_2_Data[0]
1 1
.names io_Cache_in_2_Data[1] io_Cache_out_2_Data[1]
1 1
.names io_Cache_in_2_State[0] io_Cache_out_2_State[0]
1 1
.names io_Cache_in_2_State[1] io_Cache_out_2_State[1]
1 1
.names io_Chan1_in_0_Cmd[0] io_Chan1_out_0_Cmd[0]
1 1
.names io_Chan1_in_0_Cmd[1] io_Chan1_out_0_Cmd[1]
1 1
.names io_Chan1_in_0_Cmd[2] io_Chan1_out_0_Cmd[2]
1 1
.names io_Chan1_in_0_Data[0] io_Chan1_out_0_Data[0]
1 1
.names io_Chan1_in_0_Data[1] io_Chan1_out_0_Data[1]
1 1
.names io_Chan1_in_1_Cmd[0] io_Chan1_out_1_Cmd[0]
1 1
.names io_Chan1_in_1_Cmd[1] io_Chan1_out_1_Cmd[1]
1 1
.names io_Chan1_in_1_Cmd[2] io_Chan1_out_1_Cmd[2]
1 1
.names io_Chan1_in_1_Data[0] io_Chan1_out_1_Data[0]
1 1
.names io_Chan1_in_1_Data[1] io_Chan1_out_1_Data[1]
1 1
.names io_Chan1_in_2_Cmd[0] io_Chan1_out_2_Cmd[0]
1 1
.names io_Chan1_in_2_Cmd[1] io_Chan1_out_2_Cmd[1]
1 1
.names io_Chan1_in_2_Cmd[2] io_Chan1_out_2_Cmd[2]
1 1
.names io_Chan1_in_2_Data[0] io_Chan1_out_2_Data[0]
1 1
.names io_Chan1_in_2_Data[1] io_Chan1_out_2_Data[1]
1 1
.names io_Chan2_in_0_Cmd[0] io_Chan2_out_0_Cmd[0]
1 1
.names io_Chan2_in_0_Cmd[1] io_Chan2_out_0_Cmd[1]
1 1
.names io_Chan2_in_0_Cmd[2] io_Chan2_out_0_Cmd[2]
1 1
.names io_Chan2_in_0_Data[0] io_Chan2_out_0_Data[0]
1 1
.names io_Chan2_in_0_Data[1] io_Chan2_out_0_Data[1]
1 1
.names io_Chan2_in_1_Cmd[0] io_Chan2_out_1_Cmd[0]
1 1
.names io_Chan2_in_1_Cmd[1] io_Chan2_out_1_Cmd[1]
1 1
.names io_Chan2_in_1_Cmd[2] io_Chan2_out_1_Cmd[2]
1 1
.names io_Chan2_in_1_Data[0] io_Chan2_out_1_Data[0]
1 1
.names io_Chan2_in_1_Data[1] io_Chan2_out_1_Data[1]
1 1
.names io_Chan2_in_2_Cmd[0] io_Chan2_out_2_Cmd[0]
1 1
.names io_Chan2_in_2_Cmd[1] io_Chan2_out_2_Cmd[1]
1 1
.names io_Chan2_in_2_Cmd[2] io_Chan2_out_2_Cmd[2]
1 1
.names io_Chan2_in_2_Data[0] io_Chan2_out_2_Data[0]
1 1
.names io_Chan2_in_2_Data[1] io_Chan2_out_2_Data[1]
1 1
.names io_Chan3_in_0_Cmd[0] io_Chan3_out_0_Cmd[0]
1 1
.names io_Chan3_in_0_Cmd[1] io_Chan3_out_0_Cmd[1]
1 1
.names io_Chan3_in_0_Cmd[2] io_Chan3_out_0_Cmd[2]
1 1
.names io_Chan3_in_0_Data[0] io_Chan3_out_0_Data[0]
1 1
.names io_Chan3_in_0_Data[1] io_Chan3_out_0_Data[1]
1 1
.names io_Chan3_in_1_Cmd[0] io_Chan3_out_1_Cmd[0]
1 1
.names io_Chan3_in_1_Cmd[1] io_Chan3_out_1_Cmd[1]
1 1
.names io_Chan3_in_1_Cmd[2] io_Chan3_out_1_Cmd[2]
1 1
.names io_Chan3_in_1_Data[0] io_Chan3_out_1_Data[0]
1 1
.names io_Chan3_in_1_Data[1] io_Chan3_out_1_Data[1]
1 1
.names io_Chan3_in_2_Cmd[0] io_Chan3_out_2_Cmd[0]
1 1
.names io_Chan3_in_2_Cmd[1] io_Chan3_out_2_Cmd[1]
1 1
.names io_Chan3_in_2_Cmd[2] io_Chan3_out_2_Cmd[2]
1 1
.names io_Chan3_in_2_Data[0] io_Chan3_out_2_Data[0]
1 1
.names io_Chan3_in_2_Data[1] io_Chan3_out_2_Data[1]
1 1
.names io_CurCmd_in[0] io_CurCmd_out[0]
1 1
.names io_CurCmd_in[1] io_CurCmd_out[1]
1 1
.names io_CurCmd_in[2] io_CurCmd_out[2]
1 1
.names io_CurPtr_in[0] io_CurPtr_out[0]
1 1
.names io_CurPtr_in[1] io_CurPtr_out[1]
1 1
.names io_ExGntd_in io_ExGntd_out
1 1
.names io_InvSet_in_0 io_InvSet_out_0
1 1
.names io_InvSet_in_1 io_InvSet_out_1
1 1
.names io_InvSet_in_2 io_InvSet_out_2
1 1
.names io_MemData_in[0] io_MemData_out[0]
1 1
.names io_MemData_in[1] io_MemData_out[1]
1 1
.names io_ShrSet_in_0 io_ShrSet_out_0
1 1
.names io_ShrSet_in_1 io_ShrSet_out_1
1 1
.names io_ShrSet_in_2 io_ShrSet_out_2
1 1
.end

.model SendGntE_1
.inputs io_Cache_in_0_State[0] io_Cache_in_0_State[1] io_Cache_in_0_Data[0] io_Cache_in_0_Data[1] io_Cache_in_1_State[0] io_Cache_in_1_State[1] io_Cache_in_1_Data[0] io_Cache_in_1_Data[1] io_Cache_in_2_State[0] io_Cache_in_2_State[1] io_Cache_in_2_Data[0] io_Cache_in_2_Data[1] io_Chan1_in_0_Cmd[0] io_Chan1_in_0_Cmd[1] io_Chan1_in_0_Cmd[2] io_Chan1_in_0_Data[0] io_Chan1_in_0_Data[1] io_Chan1_in_1_Cmd[0] io_Chan1_in_1_Cmd[1] io_Chan1_in_1_Cmd[2] io_Chan1_in_1_Data[0] io_Chan1_in_1_Data[1] io_Chan1_in_2_Cmd[0] io_Chan1_in_2_Cmd[1] io_Chan1_in_2_Cmd[2] io_Chan1_in_2_Data[0] io_Chan1_in_2_Data[1] io_Chan2_in_0_Cmd[0] io_Chan2_in_0_Cmd[1] io_Chan2_in_0_Cmd[2] io_Chan2_in_0_Data[0] io_Chan2_in_0_Data[1] io_Chan2_in_1_Cmd[0] io_Chan2_in_1_Cmd[1] io_Chan2_in_1_Cmd[2] io_Chan2_in_1_Data[0] io_Chan2_in_1_Data[1] io_Chan2_in_2_Cmd[0] io_Chan2_in_2_Cmd[1] io_Chan2_in_2_Cmd[2] io_Chan2_in_2_Data[0] io_Chan2_in_2_Data[1] io_Chan3_in_0_Cmd[0] io_Chan3_in_0_Cmd[1] io_Chan3_in_0_Cmd[2] io_Chan3_in_0_Data[0] io_Chan3_in_0_Data[1] io_Chan3_in_1_Cmd[0] io_Chan3_in_1_Cmd[1] io_Chan3_in_1_Cmd[2] io_Chan3_in_1_Data[0] io_Chan3_in_1_Data[1] io_Chan3_in_2_Cmd[0] io_Chan3_in_2_Cmd[1] io_Chan3_in_2_Cmd[2] io_Chan3_in_2_Data[0] io_Chan3_in_2_Data[1] io_InvSet_in_0 io_InvSet_in_1 io_InvSet_in_2 io_ShrSet_in_0 io_ShrSet_in_1 io_ShrSet_in_2 io_ExGntd_in io_CurCmd_in[0] io_CurCmd_in[1] io_CurCmd_in[2] io_CurPtr_in[0] io_CurPtr_in[1] io_MemData_in[0] io_MemData_in[1] io_AuxData_in[0] io_AuxData_in[1]
.outputs io_Cache_out_0_State[0] io_Cache_out_0_State[1] io_Cache_out_0_Data[0] io_Cache_out_0_Data[1] io_Cache_out_1_State[0] io_Cache_out_1_State[1] io_Cache_out_1_Data[0] io_Cache_out_1_Data[1] io_Cache_out_2_State[0] io_Cache_out_2_State[1] io_Cache_out_2_Data[0] io_Cache_out_2_Data[1] io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1] io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1] io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1] io_InvSet_out_0 io_InvSet_out_1 io_InvSet_out_2 io_ShrSet_out_0 io_ShrSet_out_1 io_ShrSet_out_2 io_ExGntd_out io_CurCmd_out[0] io_CurCmd_out[1] io_CurCmd_out[2] io_CurPtr_out[0] io_CurPtr_out[1] io_MemData_out[0] io_MemData_out[1] io_AuxData_out[0] io_AuxData_out[1]
.names $false
.names $true
1
.names $undef
.names io_AuxData_in[0] io_AuxData_out[0]
1 1
.names io_AuxData_in[1] io_AuxData_out[1]
1 1
.names io_Cache_in_0_Data[0] io_Cache_out_0_Data[0]
1 1
.names io_Cache_in_0_Data[1] io_Cache_out_0_Data[1]
1 1
.names io_Cache_in_0_State[0] io_Cache_out_0_State[0]
1 1
.names io_Cache_in_0_State[1] io_Cache_out_0_State[1]
1 1
.names io_Cache_in_1_Data[0] io_Cache_out_1_Data[0]
1 1
.names io_Cache_in_1_Data[1] io_Cache_out_1_Data[1]
1 1
.names io_Cache_in_1_State[0] io_Cache_out_1_State[0]
1 1
.names io_Cache_in_1_State[1] io_Cache_out_1_State[1]
1 1
.names io_Cache_in_2_Data[0] io_Cache_out_2_Data[0]
1 1
.names io_Cache_in_2_Data[1] io_Cache_out_2_Data[1]
1 1
.names io_Cache_in_2_State[0] io_Cache_out_2_State[0]
1 1
.names io_Cache_in_2_State[1] io_Cache_out_2_State[1]
1 1
.names io_Chan1_in_0_Cmd[0] io_Chan1_out_0_Cmd[0]
1 1
.names io_Chan1_in_0_Cmd[1] io_Chan1_out_0_Cmd[1]
1 1
.names io_Chan1_in_0_Cmd[2] io_Chan1_out_0_Cmd[2]
1 1
.names io_Chan1_in_0_Data[0] io_Chan1_out_0_Data[0]
1 1
.names io_Chan1_in_0_Data[1] io_Chan1_out_0_Data[1]
1 1
.names io_Chan1_in_1_Cmd[0] io_Chan1_out_1_Cmd[0]
1 1
.names io_Chan1_in_1_Cmd[1] io_Chan1_out_1_Cmd[1]
1 1
.names io_Chan1_in_1_Cmd[2] io_Chan1_out_1_Cmd[2]
1 1
.names io_Chan1_in_1_Data[0] io_Chan1_out_1_Data[0]
1 1
.names io_Chan1_in_1_Data[1] io_Chan1_out_1_Data[1]
1 1
.names io_Chan1_in_2_Cmd[0] io_Chan1_out_2_Cmd[0]
1 1
.names io_Chan1_in_2_Cmd[1] io_Chan1_out_2_Cmd[1]
1 1
.names io_Chan1_in_2_Cmd[2] io_Chan1_out_2_Cmd[2]
1 1
.names io_Chan1_in_2_Data[0] io_Chan1_out_2_Data[0]
1 1
.names io_Chan1_in_2_Data[1] io_Chan1_out_2_Data[1]
1 1
.names io_Chan2_in_0_Cmd[0] io_Chan2_out_0_Cmd[0]
1 1
.names io_Chan2_in_0_Cmd[1] io_Chan2_out_0_Cmd[1]
1 1
.names io_Chan2_in_0_Cmd[2] io_Chan2_out_0_Cmd[2]
1 1
.names io_Chan2_in_0_Data[0] io_Chan2_out_0_Data[0]
1 1
.names io_Chan2_in_0_Data[1] io_Chan2_out_0_Data[1]
1 1
.names io_Chan2_in_1_Cmd[0] io_Chan2_out_1_Cmd[0]
1 1
.names io_Chan2_in_1_Cmd[1] io_Chan2_out_1_Cmd[1]
1 1
.names io_Chan2_in_1_Cmd[2] io_Chan2_out_1_Cmd[2]
1 1
.names io_Chan2_in_1_Data[0] io_Chan2_out_1_Data[0]
1 1
.names io_Chan2_in_1_Data[1] io_Chan2_out_1_Data[1]
1 1
.names io_Chan2_in_2_Cmd[0] io_Chan2_out_2_Cmd[0]
1 1
.names io_Chan2_in_2_Cmd[1] io_Chan2_out_2_Cmd[1]
1 1
.names io_Chan2_in_2_Cmd[2] io_Chan2_out_2_Cmd[2]
1 1
.names io_Chan2_in_2_Data[0] io_Chan2_out_2_Data[0]
1 1
.names io_Chan2_in_2_Data[1] io_Chan2_out_2_Data[1]
1 1
.names io_Chan3_in_0_Cmd[0] io_Chan3_out_0_Cmd[0]
1 1
.names io_Chan3_in_0_Cmd[1] io_Chan3_out_0_Cmd[1]
1 1
.names io_Chan3_in_0_Cmd[2] io_Chan3_out_0_Cmd[2]
1 1
.names io_Chan3_in_0_Data[0] io_Chan3_out_0_Data[0]
1 1
.names io_Chan3_in_0_Data[1] io_Chan3_out_0_Data[1]
1 1
.names io_Chan3_in_1_Cmd[0] io_Chan3_out_1_Cmd[0]
1 1
.names io_Chan3_in_1_Cmd[1] io_Chan3_out_1_Cmd[1]
1 1
.names io_Chan3_in_1_Cmd[2] io_Chan3_out_1_Cmd[2]
1 1
.names io_Chan3_in_1_Data[0] io_Chan3_out_1_Data[0]
1 1
.names io_Chan3_in_1_Data[1] io_Chan3_out_1_Data[1]
1 1
.names io_Chan3_in_2_Cmd[0] io_Chan3_out_2_Cmd[0]
1 1
.names io_Chan3_in_2_Cmd[1] io_Chan3_out_2_Cmd[1]
1 1
.names io_Chan3_in_2_Cmd[2] io_Chan3_out_2_Cmd[2]
1 1
.names io_Chan3_in_2_Data[0] io_Chan3_out_2_Data[0]
1 1
.names io_Chan3_in_2_Data[1] io_Chan3_out_2_Data[1]
1 1
.names io_CurCmd_in[0] io_CurCmd_out[0]
1 1
.names io_CurCmd_in[1] io_CurCmd_out[1]
1 1
.names io_CurCmd_in[2] io_CurCmd_out[2]
1 1
.names io_CurPtr_in[0] io_CurPtr_out[0]
1 1
.names io_CurPtr_in[1] io_CurPtr_out[1]
1 1
.names io_ExGntd_in io_ExGntd_out
1 1
.names io_InvSet_in_0 io_InvSet_out_0
1 1
.names io_InvSet_in_1 io_InvSet_out_1
1 1
.names io_InvSet_in_2 io_InvSet_out_2
1 1
.names io_MemData_in[0] io_MemData_out[0]
1 1
.names io_MemData_in[1] io_MemData_out[1]
1 1
.names io_ShrSet_in_0 io_ShrSet_out_0
1 1
.names io_ShrSet_in_1 io_ShrSet_out_1
1 1
.names io_ShrSet_in_2 io_ShrSet_out_2
1 1
.end

.model SendGntS
.inputs io_en_r io_Cache_in_0_State[0] io_Cache_in_0_State[1] io_Cache_in_0_Data[0] io_Cache_in_0_Data[1] io_Cache_in_1_State[0] io_Cache_in_1_State[1] io_Cache_in_1_Data[0] io_Cache_in_1_Data[1] io_Cache_in_2_State[0] io_Cache_in_2_State[1] io_Cache_in_2_Data[0] io_Cache_in_2_Data[1] io_Chan1_in_0_Cmd[0] io_Chan1_in_0_Cmd[1] io_Chan1_in_0_Cmd[2] io_Chan1_in_0_Data[0] io_Chan1_in_0_Data[1] io_Chan1_in_1_Cmd[0] io_Chan1_in_1_Cmd[1] io_Chan1_in_1_Cmd[2] io_Chan1_in_1_Data[0] io_Chan1_in_1_Data[1] io_Chan1_in_2_Cmd[0] io_Chan1_in_2_Cmd[1] io_Chan1_in_2_Cmd[2] io_Chan1_in_2_Data[0] io_Chan1_in_2_Data[1] io_Chan2_in_0_Cmd[0] io_Chan2_in_0_Cmd[1] io_Chan2_in_0_Cmd[2] io_Chan2_in_0_Data[0] io_Chan2_in_0_Data[1] io_Chan2_in_1_Cmd[0] io_Chan2_in_1_Cmd[1] io_Chan2_in_1_Cmd[2] io_Chan2_in_1_Data[0] io_Chan2_in_1_Data[1] io_Chan2_in_2_Cmd[0] io_Chan2_in_2_Cmd[1] io_Chan2_in_2_Cmd[2] io_Chan2_in_2_Data[0] io_Chan2_in_2_Data[1] io_Chan3_in_0_Cmd[0] io_Chan3_in_0_Cmd[1] io_Chan3_in_0_Cmd[2] io_Chan3_in_0_Data[0] io_Chan3_in_0_Data[1] io_Chan3_in_1_Cmd[0] io_Chan3_in_1_Cmd[1] io_Chan3_in_1_Cmd[2] io_Chan3_in_1_Data[0] io_Chan3_in_1_Data[1] io_Chan3_in_2_Cmd[0] io_Chan3_in_2_Cmd[1] io_Chan3_in_2_Cmd[2] io_Chan3_in_2_Data[0] io_Chan3_in_2_Data[1] io_InvSet_in_0 io_InvSet_in_1 io_InvSet_in_2 io_ShrSet_in_0 io_ShrSet_in_1 io_ShrSet_in_2 io_ExGntd_in io_CurCmd_in[0] io_CurCmd_in[1] io_CurCmd_in[2] io_CurPtr_in[0] io_CurPtr_in[1] io_MemData_in[0] io_MemData_in[1] io_AuxData_in[0] io_AuxData_in[1]
.outputs io_Cache_out_0_State[0] io_Cache_out_0_State[1] io_Cache_out_0_Data[0] io_Cache_out_0_Data[1] io_Cache_out_1_State[0] io_Cache_out_1_State[1] io_Cache_out_1_Data[0] io_Cache_out_1_Data[1] io_Cache_out_2_State[0] io_Cache_out_2_State[1] io_Cache_out_2_Data[0] io_Cache_out_2_Data[1] io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1] io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1] io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1] io_InvSet_out_0 io_InvSet_out_1 io_InvSet_out_2 io_ShrSet_out_0 io_ShrSet_out_1 io_ShrSet_out_2 io_ExGntd_out io_CurCmd_out[0] io_CurCmd_out[1] io_CurCmd_out[2] io_CurPtr_out[0] io_CurPtr_out[1] io_MemData_out[0] io_MemData_out[1] io_AuxData_out[0] io_AuxData_out[1]
.names $false
.names $true
1
.names $undef
.names io_CurPtr_in[0] $auto$rtlil.cc:2542:NotGate$5406
0 1
.names io_CurCmd_in[0] $auto$rtlil.cc:2542:NotGate$5408
0 1
.names $auto$rtlil.cc:2542:NotGate$5408 io_CurCmd_in[1] $auto$simplemap.cc:128:simplemap_reduce$5011
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$5011 io_CurCmd_in[2] $auto$simplemap.cc:257:simplemap_eqne$5009
1- 1
-1 1
.names $auto$rtlil.cc:2542:NotGate$5406 io_CurPtr_in[1] $auto$simplemap.cc:257:simplemap_eqne$5021
1- 1
-1 1
.names io_Chan2_in_1_Cmd[0] io_Chan2_in_1_Cmd[1] $auto$simplemap.cc:169:logic_reduce$5027
1- 1
-1 1
.names $auto$simplemap.cc:169:logic_reduce$5027 io_Chan2_in_1_Cmd[2] $auto$simplemap.cc:169:logic_reduce$5029
1- 1
-1 1
.names $auto$simplemap.cc:257:simplemap_eqne$5009 $eq$protocol.sv:1642$185_Y
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$5021 $eq$protocol.sv:1642$186_Y
0 1
.names $auto$simplemap.cc:169:logic_reduce$5029 $eq$protocol.sv:1642$187_Y
0 1
.names io_Chan2_in_1_Cmd[0] $true $and$protocol.sv:1642$191_Y _GEN_0[0]
1-0 1
-11 1
.names io_Chan2_in_1_Cmd[1] $false $and$protocol.sv:1642$191_Y _GEN_0[1]
1-0 1
-11 1
.names io_Chan2_in_1_Cmd[2] $true $and$protocol.sv:1642$191_Y _GEN_0[2]
1-0 1
-11 1
.names io_Chan2_in_1_Data[0] io_MemData_in[0] $and$protocol.sv:1642$191_Y _GEN_1[0]
1-0 1
-11 1
.names io_Chan2_in_1_Data[1] io_MemData_in[1] $and$protocol.sv:1642$191_Y _GEN_1[1]
1-0 1
-11 1
.names io_CurCmd_in[0] $false $and$protocol.sv:1642$191_Y _GEN_3[0]
1-0 1
-11 1
.names io_CurCmd_in[1] $false $and$protocol.sv:1642$191_Y _GEN_3[1]
1-0 1
-11 1
.names io_CurCmd_in[2] $false $and$protocol.sv:1642$191_Y _GEN_3[2]
1-0 1
-11 1
.names io_Chan2_in_1_Cmd[0] _GEN_0[0] io_en_r io_Chan2_out_1_Cmd[0]
1-0 1
-11 1
.names io_Chan2_in_1_Cmd[1] _GEN_0[1] io_en_r io_Chan2_out_1_Cmd[1]
1-0 1
-11 1
.names io_Chan2_in_1_Cmd[2] _GEN_0[2] io_en_r io_Chan2_out_1_Cmd[2]
1-0 1
-11 1
.names io_Chan2_in_1_Data[0] _GEN_1[0] io_en_r io_Chan2_out_1_Data[0]
1-0 1
-11 1
.names io_Chan2_in_1_Data[1] _GEN_1[1] io_en_r io_Chan2_out_1_Data[1]
1-0 1
-11 1
.names io_ShrSet_in_1 _GEN_2 io_en_r io_ShrSet_out_1
1-0 1
-11 1
.names io_CurCmd_in[0] _GEN_3[0] io_en_r io_CurCmd_out[0]
1-0 1
-11 1
.names io_CurCmd_in[1] _GEN_3[1] io_en_r io_CurCmd_out[1]
1-0 1
-11 1
.names io_CurCmd_in[2] _GEN_3[2] io_en_r io_CurCmd_out[2]
1-0 1
-11 1
.names io_ExGntd_in $not$protocol.sv:1642$188_Y
0 1
.names $eq$protocol.sv:1642$186_Y $and$protocol.sv:1642$189_Y $and$protocol.sv:1642$190_Y
11 1
.names $eq$protocol.sv:1642$185_Y $and$protocol.sv:1642$190_Y $and$protocol.sv:1642$191_Y
11 1
.names $eq$protocol.sv:1642$187_Y $not$protocol.sv:1642$188_Y $and$protocol.sv:1642$189_Y
11 1
.names $and$protocol.sv:1642$191_Y io_ShrSet_in_1 _GEN_2
1- 1
-1 1
.names io_AuxData_in[0] io_AuxData_out[0]
1 1
.names io_AuxData_in[1] io_AuxData_out[1]
1 1
.names io_Cache_in_0_Data[0] io_Cache_out_0_Data[0]
1 1
.names io_Cache_in_0_Data[1] io_Cache_out_0_Data[1]
1 1
.names io_Cache_in_0_State[0] io_Cache_out_0_State[0]
1 1
.names io_Cache_in_0_State[1] io_Cache_out_0_State[1]
1 1
.names io_Cache_in_1_Data[0] io_Cache_out_1_Data[0]
1 1
.names io_Cache_in_1_Data[1] io_Cache_out_1_Data[1]
1 1
.names io_Cache_in_1_State[0] io_Cache_out_1_State[0]
1 1
.names io_Cache_in_1_State[1] io_Cache_out_1_State[1]
1 1
.names io_Cache_in_2_Data[0] io_Cache_out_2_Data[0]
1 1
.names io_Cache_in_2_Data[1] io_Cache_out_2_Data[1]
1 1
.names io_Cache_in_2_State[0] io_Cache_out_2_State[0]
1 1
.names io_Cache_in_2_State[1] io_Cache_out_2_State[1]
1 1
.names io_Chan1_in_0_Cmd[0] io_Chan1_out_0_Cmd[0]
1 1
.names io_Chan1_in_0_Cmd[1] io_Chan1_out_0_Cmd[1]
1 1
.names io_Chan1_in_0_Cmd[2] io_Chan1_out_0_Cmd[2]
1 1
.names io_Chan1_in_0_Data[0] io_Chan1_out_0_Data[0]
1 1
.names io_Chan1_in_0_Data[1] io_Chan1_out_0_Data[1]
1 1
.names io_Chan1_in_1_Cmd[0] io_Chan1_out_1_Cmd[0]
1 1
.names io_Chan1_in_1_Cmd[1] io_Chan1_out_1_Cmd[1]
1 1
.names io_Chan1_in_1_Cmd[2] io_Chan1_out_1_Cmd[2]
1 1
.names io_Chan1_in_1_Data[0] io_Chan1_out_1_Data[0]
1 1
.names io_Chan1_in_1_Data[1] io_Chan1_out_1_Data[1]
1 1
.names io_Chan1_in_2_Cmd[0] io_Chan1_out_2_Cmd[0]
1 1
.names io_Chan1_in_2_Cmd[1] io_Chan1_out_2_Cmd[1]
1 1
.names io_Chan1_in_2_Cmd[2] io_Chan1_out_2_Cmd[2]
1 1
.names io_Chan1_in_2_Data[0] io_Chan1_out_2_Data[0]
1 1
.names io_Chan1_in_2_Data[1] io_Chan1_out_2_Data[1]
1 1
.names io_Chan2_in_0_Cmd[0] io_Chan2_out_0_Cmd[0]
1 1
.names io_Chan2_in_0_Cmd[1] io_Chan2_out_0_Cmd[1]
1 1
.names io_Chan2_in_0_Cmd[2] io_Chan2_out_0_Cmd[2]
1 1
.names io_Chan2_in_0_Data[0] io_Chan2_out_0_Data[0]
1 1
.names io_Chan2_in_0_Data[1] io_Chan2_out_0_Data[1]
1 1
.names io_Chan2_in_2_Cmd[0] io_Chan2_out_2_Cmd[0]
1 1
.names io_Chan2_in_2_Cmd[1] io_Chan2_out_2_Cmd[1]
1 1
.names io_Chan2_in_2_Cmd[2] io_Chan2_out_2_Cmd[2]
1 1
.names io_Chan2_in_2_Data[0] io_Chan2_out_2_Data[0]
1 1
.names io_Chan2_in_2_Data[1] io_Chan2_out_2_Data[1]
1 1
.names io_Chan3_in_0_Cmd[0] io_Chan3_out_0_Cmd[0]
1 1
.names io_Chan3_in_0_Cmd[1] io_Chan3_out_0_Cmd[1]
1 1
.names io_Chan3_in_0_Cmd[2] io_Chan3_out_0_Cmd[2]
1 1
.names io_Chan3_in_0_Data[0] io_Chan3_out_0_Data[0]
1 1
.names io_Chan3_in_0_Data[1] io_Chan3_out_0_Data[1]
1 1
.names io_Chan3_in_1_Cmd[0] io_Chan3_out_1_Cmd[0]
1 1
.names io_Chan3_in_1_Cmd[1] io_Chan3_out_1_Cmd[1]
1 1
.names io_Chan3_in_1_Cmd[2] io_Chan3_out_1_Cmd[2]
1 1
.names io_Chan3_in_1_Data[0] io_Chan3_out_1_Data[0]
1 1
.names io_Chan3_in_1_Data[1] io_Chan3_out_1_Data[1]
1 1
.names io_Chan3_in_2_Cmd[0] io_Chan3_out_2_Cmd[0]
1 1
.names io_Chan3_in_2_Cmd[1] io_Chan3_out_2_Cmd[1]
1 1
.names io_Chan3_in_2_Cmd[2] io_Chan3_out_2_Cmd[2]
1 1
.names io_Chan3_in_2_Data[0] io_Chan3_out_2_Data[0]
1 1
.names io_Chan3_in_2_Data[1] io_Chan3_out_2_Data[1]
1 1
.names io_CurPtr_in[0] io_CurPtr_out[0]
1 1
.names io_CurPtr_in[1] io_CurPtr_out[1]
1 1
.names io_ExGntd_in io_ExGntd_out
1 1
.names io_InvSet_in_0 io_InvSet_out_0
1 1
.names io_InvSet_in_1 io_InvSet_out_1
1 1
.names io_InvSet_in_2 io_InvSet_out_2
1 1
.names io_MemData_in[0] io_MemData_out[0]
1 1
.names io_MemData_in[1] io_MemData_out[1]
1 1
.names io_ShrSet_in_0 io_ShrSet_out_0
1 1
.names io_ShrSet_in_2 io_ShrSet_out_2
1 1
.end

.model SendGntS_1
.inputs io_en_r io_Cache_in_0_State[0] io_Cache_in_0_State[1] io_Cache_in_0_Data[0] io_Cache_in_0_Data[1] io_Cache_in_1_State[0] io_Cache_in_1_State[1] io_Cache_in_1_Data[0] io_Cache_in_1_Data[1] io_Cache_in_2_State[0] io_Cache_in_2_State[1] io_Cache_in_2_Data[0] io_Cache_in_2_Data[1] io_Chan1_in_0_Cmd[0] io_Chan1_in_0_Cmd[1] io_Chan1_in_0_Cmd[2] io_Chan1_in_0_Data[0] io_Chan1_in_0_Data[1] io_Chan1_in_1_Cmd[0] io_Chan1_in_1_Cmd[1] io_Chan1_in_1_Cmd[2] io_Chan1_in_1_Data[0] io_Chan1_in_1_Data[1] io_Chan1_in_2_Cmd[0] io_Chan1_in_2_Cmd[1] io_Chan1_in_2_Cmd[2] io_Chan1_in_2_Data[0] io_Chan1_in_2_Data[1] io_Chan2_in_0_Cmd[0] io_Chan2_in_0_Cmd[1] io_Chan2_in_0_Cmd[2] io_Chan2_in_0_Data[0] io_Chan2_in_0_Data[1] io_Chan2_in_1_Cmd[0] io_Chan2_in_1_Cmd[1] io_Chan2_in_1_Cmd[2] io_Chan2_in_1_Data[0] io_Chan2_in_1_Data[1] io_Chan2_in_2_Cmd[0] io_Chan2_in_2_Cmd[1] io_Chan2_in_2_Cmd[2] io_Chan2_in_2_Data[0] io_Chan2_in_2_Data[1] io_Chan3_in_0_Cmd[0] io_Chan3_in_0_Cmd[1] io_Chan3_in_0_Cmd[2] io_Chan3_in_0_Data[0] io_Chan3_in_0_Data[1] io_Chan3_in_1_Cmd[0] io_Chan3_in_1_Cmd[1] io_Chan3_in_1_Cmd[2] io_Chan3_in_1_Data[0] io_Chan3_in_1_Data[1] io_Chan3_in_2_Cmd[0] io_Chan3_in_2_Cmd[1] io_Chan3_in_2_Cmd[2] io_Chan3_in_2_Data[0] io_Chan3_in_2_Data[1] io_InvSet_in_0 io_InvSet_in_1 io_InvSet_in_2 io_ShrSet_in_0 io_ShrSet_in_1 io_ShrSet_in_2 io_ExGntd_in io_CurCmd_in[0] io_CurCmd_in[1] io_CurCmd_in[2] io_CurPtr_in[0] io_CurPtr_in[1] io_MemData_in[0] io_MemData_in[1] io_AuxData_in[0] io_AuxData_in[1]
.outputs io_Cache_out_0_State[0] io_Cache_out_0_State[1] io_Cache_out_0_Data[0] io_Cache_out_0_Data[1] io_Cache_out_1_State[0] io_Cache_out_1_State[1] io_Cache_out_1_Data[0] io_Cache_out_1_Data[1] io_Cache_out_2_State[0] io_Cache_out_2_State[1] io_Cache_out_2_Data[0] io_Cache_out_2_Data[1] io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1] io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1] io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1] io_InvSet_out_0 io_InvSet_out_1 io_InvSet_out_2 io_ShrSet_out_0 io_ShrSet_out_1 io_ShrSet_out_2 io_ExGntd_out io_CurCmd_out[0] io_CurCmd_out[1] io_CurCmd_out[2] io_CurPtr_out[0] io_CurPtr_out[1] io_MemData_out[0] io_MemData_out[1] io_AuxData_out[0] io_AuxData_out[1]
.names $false
.names $true
1
.names $undef
.names io_CurPtr_in[1] $auto$rtlil.cc:2542:NotGate$5410
0 1
.names io_CurCmd_in[0] $auto$rtlil.cc:2542:NotGate$5412
0 1
.names $auto$rtlil.cc:2542:NotGate$5412 io_CurCmd_in[1] $auto$simplemap.cc:128:simplemap_reduce$4961
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$4961 io_CurCmd_in[2] $auto$simplemap.cc:257:simplemap_eqne$4959
1- 1
-1 1
.names io_CurPtr_in[0] $auto$rtlil.cc:2542:NotGate$5410 $auto$simplemap.cc:257:simplemap_eqne$4971
1- 1
-1 1
.names io_Chan2_in_2_Cmd[0] io_Chan2_in_2_Cmd[1] $auto$simplemap.cc:169:logic_reduce$4977
1- 1
-1 1
.names $auto$simplemap.cc:169:logic_reduce$4977 io_Chan2_in_2_Cmd[2] $auto$simplemap.cc:169:logic_reduce$4979
1- 1
-1 1
.names $auto$simplemap.cc:257:simplemap_eqne$4959 $eq$protocol.sv:1759$221_Y
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$4971 $eq$protocol.sv:1759$222_Y
0 1
.names $auto$simplemap.cc:169:logic_reduce$4979 $eq$protocol.sv:1759$223_Y
0 1
.names io_Chan2_in_2_Cmd[0] $true $and$protocol.sv:1759$227_Y _GEN_0[0]
1-0 1
-11 1
.names io_Chan2_in_2_Cmd[1] $false $and$protocol.sv:1759$227_Y _GEN_0[1]
1-0 1
-11 1
.names io_Chan2_in_2_Cmd[2] $true $and$protocol.sv:1759$227_Y _GEN_0[2]
1-0 1
-11 1
.names io_Chan2_in_2_Data[0] io_MemData_in[0] $and$protocol.sv:1759$227_Y _GEN_1[0]
1-0 1
-11 1
.names io_Chan2_in_2_Data[1] io_MemData_in[1] $and$protocol.sv:1759$227_Y _GEN_1[1]
1-0 1
-11 1
.names io_CurCmd_in[0] $false $and$protocol.sv:1759$227_Y _GEN_3[0]
1-0 1
-11 1
.names io_CurCmd_in[1] $false $and$protocol.sv:1759$227_Y _GEN_3[1]
1-0 1
-11 1
.names io_CurCmd_in[2] $false $and$protocol.sv:1759$227_Y _GEN_3[2]
1-0 1
-11 1
.names io_Chan2_in_2_Cmd[0] _GEN_0[0] io_en_r io_Chan2_out_2_Cmd[0]
1-0 1
-11 1
.names io_Chan2_in_2_Cmd[1] _GEN_0[1] io_en_r io_Chan2_out_2_Cmd[1]
1-0 1
-11 1
.names io_Chan2_in_2_Cmd[2] _GEN_0[2] io_en_r io_Chan2_out_2_Cmd[2]
1-0 1
-11 1
.names io_Chan2_in_2_Data[0] _GEN_1[0] io_en_r io_Chan2_out_2_Data[0]
1-0 1
-11 1
.names io_Chan2_in_2_Data[1] _GEN_1[1] io_en_r io_Chan2_out_2_Data[1]
1-0 1
-11 1
.names io_ShrSet_in_2 _GEN_2 io_en_r io_ShrSet_out_2
1-0 1
-11 1
.names io_CurCmd_in[0] _GEN_3[0] io_en_r io_CurCmd_out[0]
1-0 1
-11 1
.names io_CurCmd_in[1] _GEN_3[1] io_en_r io_CurCmd_out[1]
1-0 1
-11 1
.names io_CurCmd_in[2] _GEN_3[2] io_en_r io_CurCmd_out[2]
1-0 1
-11 1
.names io_ExGntd_in $not$protocol.sv:1759$224_Y
0 1
.names $eq$protocol.sv:1759$222_Y $and$protocol.sv:1759$225_Y $and$protocol.sv:1759$226_Y
11 1
.names $eq$protocol.sv:1759$221_Y $and$protocol.sv:1759$226_Y $and$protocol.sv:1759$227_Y
11 1
.names $eq$protocol.sv:1759$223_Y $not$protocol.sv:1759$224_Y $and$protocol.sv:1759$225_Y
11 1
.names $and$protocol.sv:1759$227_Y io_ShrSet_in_2 _GEN_2
1- 1
-1 1
.names io_AuxData_in[0] io_AuxData_out[0]
1 1
.names io_AuxData_in[1] io_AuxData_out[1]
1 1
.names io_Cache_in_0_Data[0] io_Cache_out_0_Data[0]
1 1
.names io_Cache_in_0_Data[1] io_Cache_out_0_Data[1]
1 1
.names io_Cache_in_0_State[0] io_Cache_out_0_State[0]
1 1
.names io_Cache_in_0_State[1] io_Cache_out_0_State[1]
1 1
.names io_Cache_in_1_Data[0] io_Cache_out_1_Data[0]
1 1
.names io_Cache_in_1_Data[1] io_Cache_out_1_Data[1]
1 1
.names io_Cache_in_1_State[0] io_Cache_out_1_State[0]
1 1
.names io_Cache_in_1_State[1] io_Cache_out_1_State[1]
1 1
.names io_Cache_in_2_Data[0] io_Cache_out_2_Data[0]
1 1
.names io_Cache_in_2_Data[1] io_Cache_out_2_Data[1]
1 1
.names io_Cache_in_2_State[0] io_Cache_out_2_State[0]
1 1
.names io_Cache_in_2_State[1] io_Cache_out_2_State[1]
1 1
.names io_Chan1_in_0_Cmd[0] io_Chan1_out_0_Cmd[0]
1 1
.names io_Chan1_in_0_Cmd[1] io_Chan1_out_0_Cmd[1]
1 1
.names io_Chan1_in_0_Cmd[2] io_Chan1_out_0_Cmd[2]
1 1
.names io_Chan1_in_0_Data[0] io_Chan1_out_0_Data[0]
1 1
.names io_Chan1_in_0_Data[1] io_Chan1_out_0_Data[1]
1 1
.names io_Chan1_in_1_Cmd[0] io_Chan1_out_1_Cmd[0]
1 1
.names io_Chan1_in_1_Cmd[1] io_Chan1_out_1_Cmd[1]
1 1
.names io_Chan1_in_1_Cmd[2] io_Chan1_out_1_Cmd[2]
1 1
.names io_Chan1_in_1_Data[0] io_Chan1_out_1_Data[0]
1 1
.names io_Chan1_in_1_Data[1] io_Chan1_out_1_Data[1]
1 1
.names io_Chan1_in_2_Cmd[0] io_Chan1_out_2_Cmd[0]
1 1
.names io_Chan1_in_2_Cmd[1] io_Chan1_out_2_Cmd[1]
1 1
.names io_Chan1_in_2_Cmd[2] io_Chan1_out_2_Cmd[2]
1 1
.names io_Chan1_in_2_Data[0] io_Chan1_out_2_Data[0]
1 1
.names io_Chan1_in_2_Data[1] io_Chan1_out_2_Data[1]
1 1
.names io_Chan2_in_0_Cmd[0] io_Chan2_out_0_Cmd[0]
1 1
.names io_Chan2_in_0_Cmd[1] io_Chan2_out_0_Cmd[1]
1 1
.names io_Chan2_in_0_Cmd[2] io_Chan2_out_0_Cmd[2]
1 1
.names io_Chan2_in_0_Data[0] io_Chan2_out_0_Data[0]
1 1
.names io_Chan2_in_0_Data[1] io_Chan2_out_0_Data[1]
1 1
.names io_Chan2_in_1_Cmd[0] io_Chan2_out_1_Cmd[0]
1 1
.names io_Chan2_in_1_Cmd[1] io_Chan2_out_1_Cmd[1]
1 1
.names io_Chan2_in_1_Cmd[2] io_Chan2_out_1_Cmd[2]
1 1
.names io_Chan2_in_1_Data[0] io_Chan2_out_1_Data[0]
1 1
.names io_Chan2_in_1_Data[1] io_Chan2_out_1_Data[1]
1 1
.names io_Chan3_in_0_Cmd[0] io_Chan3_out_0_Cmd[0]
1 1
.names io_Chan3_in_0_Cmd[1] io_Chan3_out_0_Cmd[1]
1 1
.names io_Chan3_in_0_Cmd[2] io_Chan3_out_0_Cmd[2]
1 1
.names io_Chan3_in_0_Data[0] io_Chan3_out_0_Data[0]
1 1
.names io_Chan3_in_0_Data[1] io_Chan3_out_0_Data[1]
1 1
.names io_Chan3_in_1_Cmd[0] io_Chan3_out_1_Cmd[0]
1 1
.names io_Chan3_in_1_Cmd[1] io_Chan3_out_1_Cmd[1]
1 1
.names io_Chan3_in_1_Cmd[2] io_Chan3_out_1_Cmd[2]
1 1
.names io_Chan3_in_1_Data[0] io_Chan3_out_1_Data[0]
1 1
.names io_Chan3_in_1_Data[1] io_Chan3_out_1_Data[1]
1 1
.names io_Chan3_in_2_Cmd[0] io_Chan3_out_2_Cmd[0]
1 1
.names io_Chan3_in_2_Cmd[1] io_Chan3_out_2_Cmd[1]
1 1
.names io_Chan3_in_2_Cmd[2] io_Chan3_out_2_Cmd[2]
1 1
.names io_Chan3_in_2_Data[0] io_Chan3_out_2_Data[0]
1 1
.names io_Chan3_in_2_Data[1] io_Chan3_out_2_Data[1]
1 1
.names io_CurPtr_in[0] io_CurPtr_out[0]
1 1
.names io_CurPtr_in[1] io_CurPtr_out[1]
1 1
.names io_ExGntd_in io_ExGntd_out
1 1
.names io_InvSet_in_0 io_InvSet_out_0
1 1
.names io_InvSet_in_1 io_InvSet_out_1
1 1
.names io_InvSet_in_2 io_InvSet_out_2
1 1
.names io_MemData_in[0] io_MemData_out[0]
1 1
.names io_MemData_in[1] io_MemData_out[1]
1 1
.names io_ShrSet_in_0 io_ShrSet_out_0
1 1
.names io_ShrSet_in_1 io_ShrSet_out_1
1 1
.end

.model SendInv
.inputs io_en_r io_Cache_in_0_State[0] io_Cache_in_0_State[1] io_Cache_in_0_Data[0] io_Cache_in_0_Data[1] io_Cache_in_1_State[0] io_Cache_in_1_State[1] io_Cache_in_1_Data[0] io_Cache_in_1_Data[1] io_Cache_in_2_State[0] io_Cache_in_2_State[1] io_Cache_in_2_Data[0] io_Cache_in_2_Data[1] io_Chan1_in_0_Cmd[0] io_Chan1_in_0_Cmd[1] io_Chan1_in_0_Cmd[2] io_Chan1_in_0_Data[0] io_Chan1_in_0_Data[1] io_Chan1_in_1_Cmd[0] io_Chan1_in_1_Cmd[1] io_Chan1_in_1_Cmd[2] io_Chan1_in_1_Data[0] io_Chan1_in_1_Data[1] io_Chan1_in_2_Cmd[0] io_Chan1_in_2_Cmd[1] io_Chan1_in_2_Cmd[2] io_Chan1_in_2_Data[0] io_Chan1_in_2_Data[1] io_Chan2_in_0_Cmd[0] io_Chan2_in_0_Cmd[1] io_Chan2_in_0_Cmd[2] io_Chan2_in_0_Data[0] io_Chan2_in_0_Data[1] io_Chan2_in_1_Cmd[0] io_Chan2_in_1_Cmd[1] io_Chan2_in_1_Cmd[2] io_Chan2_in_1_Data[0] io_Chan2_in_1_Data[1] io_Chan2_in_2_Cmd[0] io_Chan2_in_2_Cmd[1] io_Chan2_in_2_Cmd[2] io_Chan2_in_2_Data[0] io_Chan2_in_2_Data[1] io_Chan3_in_0_Cmd[0] io_Chan3_in_0_Cmd[1] io_Chan3_in_0_Cmd[2] io_Chan3_in_0_Data[0] io_Chan3_in_0_Data[1] io_Chan3_in_1_Cmd[0] io_Chan3_in_1_Cmd[1] io_Chan3_in_1_Cmd[2] io_Chan3_in_1_Data[0] io_Chan3_in_1_Data[1] io_Chan3_in_2_Cmd[0] io_Chan3_in_2_Cmd[1] io_Chan3_in_2_Cmd[2] io_Chan3_in_2_Data[0] io_Chan3_in_2_Data[1] io_InvSet_in_0 io_InvSet_in_1 io_InvSet_in_2 io_ShrSet_in_0 io_ShrSet_in_1 io_ShrSet_in_2 io_ExGntd_in io_CurCmd_in[0] io_CurCmd_in[1] io_CurCmd_in[2] io_CurPtr_in[0] io_CurPtr_in[1] io_MemData_in[0] io_MemData_in[1] io_AuxData_in[0] io_AuxData_in[1]
.outputs io_Cache_out_0_State[0] io_Cache_out_0_State[1] io_Cache_out_0_Data[0] io_Cache_out_0_Data[1] io_Cache_out_1_State[0] io_Cache_out_1_State[1] io_Cache_out_1_Data[0] io_Cache_out_1_Data[1] io_Cache_out_2_State[0] io_Cache_out_2_State[1] io_Cache_out_2_Data[0] io_Cache_out_2_Data[1] io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1] io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1] io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1] io_InvSet_out_0 io_InvSet_out_1 io_InvSet_out_2 io_ShrSet_out_0 io_ShrSet_out_1 io_ShrSet_out_2 io_ExGntd_out io_CurCmd_out[0] io_CurCmd_out[1] io_CurCmd_out[2] io_CurPtr_out[0] io_CurPtr_out[1] io_MemData_out[0] io_MemData_out[1] io_AuxData_out[0] io_AuxData_out[1]
.names $false
.names $true
1
.names $undef
.names io_CurCmd_in[0] $auto$rtlil.cc:2542:NotGate$5414
0 1
.names io_CurCmd_in[1] $auto$rtlil.cc:2542:NotGate$5416
0 1
.names io_CurCmd_in[0] $auto$rtlil.cc:2542:NotGate$5416 $auto$simplemap.cc:128:simplemap_reduce$4919
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$4919 io_CurCmd_in[2] $auto$simplemap.cc:257:simplemap_eqne$4917
1- 1
-1 1
.names $auto$rtlil.cc:2542:NotGate$5414 io_CurCmd_in[1] $auto$simplemap.cc:128:simplemap_reduce$4932
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$4932 io_CurCmd_in[2] $auto$simplemap.cc:257:simplemap_eqne$4930
1- 1
-1 1
.names io_Chan2_in_1_Cmd[0] io_Chan2_in_1_Cmd[1] $auto$simplemap.cc:169:logic_reduce$4907
1- 1
-1 1
.names $auto$simplemap.cc:169:logic_reduce$4907 io_Chan2_in_1_Cmd[2] $auto$simplemap.cc:169:logic_reduce$4909
1- 1
-1 1
.names $auto$simplemap.cc:169:logic_reduce$4909 $eq$protocol.sv:1416$149_Y
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$4917 $eq$protocol.sv:1416$150_Y
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$4930 $eq$protocol.sv:1416$151_Y
0 1
.names io_Chan2_in_1_Cmd[0] $true $and$protocol.sv:1416$155_Y _GEN_0[0]
1-0 1
-11 1
.names io_Chan2_in_1_Cmd[1] $true $and$protocol.sv:1416$155_Y _GEN_0[1]
1-0 1
-11 1
.names io_Chan2_in_1_Cmd[2] $false $and$protocol.sv:1416$155_Y _GEN_0[2]
1-0 1
-11 1
.names io_InvSet_in_1 $false $and$protocol.sv:1416$155_Y _GEN_1
1-0 1
-11 1
.names io_Chan2_in_1_Cmd[0] _GEN_0[0] io_en_r io_Chan2_out_1_Cmd[0]
1-0 1
-11 1
.names io_Chan2_in_1_Cmd[1] _GEN_0[1] io_en_r io_Chan2_out_1_Cmd[1]
1-0 1
-11 1
.names io_Chan2_in_1_Cmd[2] _GEN_0[2] io_en_r io_Chan2_out_1_Cmd[2]
1-0 1
-11 1
.names io_InvSet_in_1 _GEN_1 io_en_r io_InvSet_out_1
1-0 1
-11 1
.names io_InvSet_in_1 $or$protocol.sv:1416$153_Y $and$protocol.sv:1416$154_Y
11 1
.names $eq$protocol.sv:1416$149_Y $and$protocol.sv:1416$154_Y $and$protocol.sv:1416$155_Y
11 1
.names $eq$protocol.sv:1416$151_Y io_ExGntd_in $and$protocol.sv:1416$152_Y
11 1
.names $eq$protocol.sv:1416$150_Y $and$protocol.sv:1416$152_Y $or$protocol.sv:1416$153_Y
1- 1
-1 1
.names io_AuxData_in[0] io_AuxData_out[0]
1 1
.names io_AuxData_in[1] io_AuxData_out[1]
1 1
.names io_Cache_in_0_Data[0] io_Cache_out_0_Data[0]
1 1
.names io_Cache_in_0_Data[1] io_Cache_out_0_Data[1]
1 1
.names io_Cache_in_0_State[0] io_Cache_out_0_State[0]
1 1
.names io_Cache_in_0_State[1] io_Cache_out_0_State[1]
1 1
.names io_Cache_in_1_Data[0] io_Cache_out_1_Data[0]
1 1
.names io_Cache_in_1_Data[1] io_Cache_out_1_Data[1]
1 1
.names io_Cache_in_1_State[0] io_Cache_out_1_State[0]
1 1
.names io_Cache_in_1_State[1] io_Cache_out_1_State[1]
1 1
.names io_Cache_in_2_Data[0] io_Cache_out_2_Data[0]
1 1
.names io_Cache_in_2_Data[1] io_Cache_out_2_Data[1]
1 1
.names io_Cache_in_2_State[0] io_Cache_out_2_State[0]
1 1
.names io_Cache_in_2_State[1] io_Cache_out_2_State[1]
1 1
.names io_Chan1_in_0_Cmd[0] io_Chan1_out_0_Cmd[0]
1 1
.names io_Chan1_in_0_Cmd[1] io_Chan1_out_0_Cmd[1]
1 1
.names io_Chan1_in_0_Cmd[2] io_Chan1_out_0_Cmd[2]
1 1
.names io_Chan1_in_0_Data[0] io_Chan1_out_0_Data[0]
1 1
.names io_Chan1_in_0_Data[1] io_Chan1_out_0_Data[1]
1 1
.names io_Chan1_in_1_Cmd[0] io_Chan1_out_1_Cmd[0]
1 1
.names io_Chan1_in_1_Cmd[1] io_Chan1_out_1_Cmd[1]
1 1
.names io_Chan1_in_1_Cmd[2] io_Chan1_out_1_Cmd[2]
1 1
.names io_Chan1_in_1_Data[0] io_Chan1_out_1_Data[0]
1 1
.names io_Chan1_in_1_Data[1] io_Chan1_out_1_Data[1]
1 1
.names io_Chan1_in_2_Cmd[0] io_Chan1_out_2_Cmd[0]
1 1
.names io_Chan1_in_2_Cmd[1] io_Chan1_out_2_Cmd[1]
1 1
.names io_Chan1_in_2_Cmd[2] io_Chan1_out_2_Cmd[2]
1 1
.names io_Chan1_in_2_Data[0] io_Chan1_out_2_Data[0]
1 1
.names io_Chan1_in_2_Data[1] io_Chan1_out_2_Data[1]
1 1
.names io_Chan2_in_0_Cmd[0] io_Chan2_out_0_Cmd[0]
1 1
.names io_Chan2_in_0_Cmd[1] io_Chan2_out_0_Cmd[1]
1 1
.names io_Chan2_in_0_Cmd[2] io_Chan2_out_0_Cmd[2]
1 1
.names io_Chan2_in_0_Data[0] io_Chan2_out_0_Data[0]
1 1
.names io_Chan2_in_0_Data[1] io_Chan2_out_0_Data[1]
1 1
.names io_Chan2_in_1_Data[0] io_Chan2_out_1_Data[0]
1 1
.names io_Chan2_in_1_Data[1] io_Chan2_out_1_Data[1]
1 1
.names io_Chan2_in_2_Cmd[0] io_Chan2_out_2_Cmd[0]
1 1
.names io_Chan2_in_2_Cmd[1] io_Chan2_out_2_Cmd[1]
1 1
.names io_Chan2_in_2_Cmd[2] io_Chan2_out_2_Cmd[2]
1 1
.names io_Chan2_in_2_Data[0] io_Chan2_out_2_Data[0]
1 1
.names io_Chan2_in_2_Data[1] io_Chan2_out_2_Data[1]
1 1
.names io_Chan3_in_0_Cmd[0] io_Chan3_out_0_Cmd[0]
1 1
.names io_Chan3_in_0_Cmd[1] io_Chan3_out_0_Cmd[1]
1 1
.names io_Chan3_in_0_Cmd[2] io_Chan3_out_0_Cmd[2]
1 1
.names io_Chan3_in_0_Data[0] io_Chan3_out_0_Data[0]
1 1
.names io_Chan3_in_0_Data[1] io_Chan3_out_0_Data[1]
1 1
.names io_Chan3_in_1_Cmd[0] io_Chan3_out_1_Cmd[0]
1 1
.names io_Chan3_in_1_Cmd[1] io_Chan3_out_1_Cmd[1]
1 1
.names io_Chan3_in_1_Cmd[2] io_Chan3_out_1_Cmd[2]
1 1
.names io_Chan3_in_1_Data[0] io_Chan3_out_1_Data[0]
1 1
.names io_Chan3_in_1_Data[1] io_Chan3_out_1_Data[1]
1 1
.names io_Chan3_in_2_Cmd[0] io_Chan3_out_2_Cmd[0]
1 1
.names io_Chan3_in_2_Cmd[1] io_Chan3_out_2_Cmd[1]
1 1
.names io_Chan3_in_2_Cmd[2] io_Chan3_out_2_Cmd[2]
1 1
.names io_Chan3_in_2_Data[0] io_Chan3_out_2_Data[0]
1 1
.names io_Chan3_in_2_Data[1] io_Chan3_out_2_Data[1]
1 1
.names io_CurCmd_in[0] io_CurCmd_out[0]
1 1
.names io_CurCmd_in[1] io_CurCmd_out[1]
1 1
.names io_CurCmd_in[2] io_CurCmd_out[2]
1 1
.names io_CurPtr_in[0] io_CurPtr_out[0]
1 1
.names io_CurPtr_in[1] io_CurPtr_out[1]
1 1
.names io_ExGntd_in io_ExGntd_out
1 1
.names io_InvSet_in_0 io_InvSet_out_0
1 1
.names io_InvSet_in_2 io_InvSet_out_2
1 1
.names io_MemData_in[0] io_MemData_out[0]
1 1
.names io_MemData_in[1] io_MemData_out[1]
1 1
.names io_ShrSet_in_0 io_ShrSet_out_0
1 1
.names io_ShrSet_in_1 io_ShrSet_out_1
1 1
.names io_ShrSet_in_2 io_ShrSet_out_2
1 1
.end

.model SendInvAck
.inputs io_en_r io_Cache_in_0_State[0] io_Cache_in_0_State[1] io_Cache_in_0_Data[0] io_Cache_in_0_Data[1] io_Cache_in_1_State[0] io_Cache_in_1_State[1] io_Cache_in_1_Data[0] io_Cache_in_1_Data[1] io_Cache_in_2_State[0] io_Cache_in_2_State[1] io_Cache_in_2_Data[0] io_Cache_in_2_Data[1] io_Chan1_in_0_Cmd[0] io_Chan1_in_0_Cmd[1] io_Chan1_in_0_Cmd[2] io_Chan1_in_0_Data[0] io_Chan1_in_0_Data[1] io_Chan1_in_1_Cmd[0] io_Chan1_in_1_Cmd[1] io_Chan1_in_1_Cmd[2] io_Chan1_in_1_Data[0] io_Chan1_in_1_Data[1] io_Chan1_in_2_Cmd[0] io_Chan1_in_2_Cmd[1] io_Chan1_in_2_Cmd[2] io_Chan1_in_2_Data[0] io_Chan1_in_2_Data[1] io_Chan2_in_0_Cmd[0] io_Chan2_in_0_Cmd[1] io_Chan2_in_0_Cmd[2] io_Chan2_in_0_Data[0] io_Chan2_in_0_Data[1] io_Chan2_in_1_Cmd[0] io_Chan2_in_1_Cmd[1] io_Chan2_in_1_Cmd[2] io_Chan2_in_1_Data[0] io_Chan2_in_1_Data[1] io_Chan2_in_2_Cmd[0] io_Chan2_in_2_Cmd[1] io_Chan2_in_2_Cmd[2] io_Chan2_in_2_Data[0] io_Chan2_in_2_Data[1] io_Chan3_in_0_Cmd[0] io_Chan3_in_0_Cmd[1] io_Chan3_in_0_Cmd[2] io_Chan3_in_0_Data[0] io_Chan3_in_0_Data[1] io_Chan3_in_1_Cmd[0] io_Chan3_in_1_Cmd[1] io_Chan3_in_1_Cmd[2] io_Chan3_in_1_Data[0] io_Chan3_in_1_Data[1] io_Chan3_in_2_Cmd[0] io_Chan3_in_2_Cmd[1] io_Chan3_in_2_Cmd[2] io_Chan3_in_2_Data[0] io_Chan3_in_2_Data[1] io_InvSet_in_0 io_InvSet_in_1 io_InvSet_in_2 io_ShrSet_in_0 io_ShrSet_in_1 io_ShrSet_in_2 io_ExGntd_in io_CurCmd_in[0] io_CurCmd_in[1] io_CurCmd_in[2] io_CurPtr_in[0] io_CurPtr_in[1] io_MemData_in[0] io_MemData_in[1] io_AuxData_in[0] io_AuxData_in[1]
.outputs io_Cache_out_0_State[0] io_Cache_out_0_State[1] io_Cache_out_0_Data[0] io_Cache_out_0_Data[1] io_Cache_out_1_State[0] io_Cache_out_1_State[1] io_Cache_out_1_Data[0] io_Cache_out_1_Data[1] io_Cache_out_2_State[0] io_Cache_out_2_State[1] io_Cache_out_2_Data[0] io_Cache_out_2_Data[1] io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1] io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1] io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1] io_InvSet_out_0 io_InvSet_out_1 io_InvSet_out_2 io_ShrSet_out_0 io_ShrSet_out_1 io_ShrSet_out_2 io_ExGntd_out io_CurCmd_out[0] io_CurCmd_out[1] io_CurCmd_out[2] io_CurPtr_out[0] io_CurPtr_out[1] io_MemData_out[0] io_MemData_out[1] io_AuxData_out[0] io_AuxData_out[1]
.names $false
.names $true
1
.names $undef
.names io_Cache_in_1_State[1] $auto$rtlil.cc:2542:NotGate$5418
0 1
.names io_Chan2_in_1_Cmd[0] $auto$rtlil.cc:2542:NotGate$5420
0 1
.names io_Chan2_in_1_Cmd[1] $auto$rtlil.cc:2542:NotGate$5422
0 1
.names io_Cache_in_1_State[0] $auto$rtlil.cc:2542:NotGate$5418 $auto$simplemap.cc:257:simplemap_eqne$4855
1- 1
-1 1
.names $auto$rtlil.cc:2542:NotGate$5420 $auto$rtlil.cc:2542:NotGate$5422 $auto$simplemap.cc:128:simplemap_reduce$4879
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$4879 io_Chan2_in_1_Cmd[2] $auto$simplemap.cc:257:simplemap_eqne$4877
1- 1
-1 1
.names io_Chan3_in_1_Cmd[0] io_Chan3_in_1_Cmd[1] $auto$simplemap.cc:169:logic_reduce$4885
1- 1
-1 1
.names $auto$simplemap.cc:169:logic_reduce$4885 io_Chan3_in_1_Cmd[2] $auto$simplemap.cc:169:logic_reduce$4887
1- 1
-1 1
.names $auto$simplemap.cc:257:simplemap_eqne$4877 $eq$protocol.sv:2541$295_Y
0 1
.names $auto$simplemap.cc:169:logic_reduce$4887 $eq$protocol.sv:2541$296_Y
0 1
.names io_Cache_in_1_Data[0] io_Chan3_in_1_Data[0] $auto$simplemap.cc:257:simplemap_eqne$4855 _GEN_0[0]
1-0 1
-11 1
.names io_Cache_in_1_Data[1] io_Chan3_in_1_Data[1] $auto$simplemap.cc:257:simplemap_eqne$4855 _GEN_0[1]
1-0 1
-11 1
.names io_Chan2_in_1_Cmd[0] $false $and$protocol.sv:2541$297_Y _GEN_1[0]
1-0 1
-11 1
.names io_Chan2_in_1_Cmd[1] $false $and$protocol.sv:2541$297_Y _GEN_1[1]
1-0 1
-11 1
.names io_Chan2_in_1_Cmd[2] $false $and$protocol.sv:2541$297_Y _GEN_1[2]
1-0 1
-11 1
.names io_Chan3_in_1_Cmd[0] $false $and$protocol.sv:2541$297_Y _GEN_2[0]
1-0 1
-11 1
.names io_Chan3_in_1_Cmd[1] $false $and$protocol.sv:2541$297_Y _GEN_2[1]
1-0 1
-11 1
.names io_Chan3_in_1_Cmd[2] $true $and$protocol.sv:2541$297_Y _GEN_2[2]
1-0 1
-11 1
.names io_Chan3_in_1_Data[0] _GEN_0[0] $and$protocol.sv:2541$297_Y _GEN_3[0]
1-0 1
-11 1
.names io_Chan3_in_1_Data[1] _GEN_0[1] $and$protocol.sv:2541$297_Y _GEN_3[1]
1-0 1
-11 1
.names io_Cache_in_1_State[0] $false $and$protocol.sv:2541$297_Y _GEN_4[0]
1-0 1
-11 1
.names io_Cache_in_1_State[1] $false $and$protocol.sv:2541$297_Y _GEN_4[1]
1-0 1
-11 1
.names io_Cache_in_1_State[0] _GEN_4[0] io_en_r io_Cache_out_1_State[0]
1-0 1
-11 1
.names io_Cache_in_1_State[1] _GEN_4[1] io_en_r io_Cache_out_1_State[1]
1-0 1
-11 1
.names io_Chan2_in_1_Cmd[0] _GEN_1[0] io_en_r io_Chan2_out_1_Cmd[0]
1-0 1
-11 1
.names io_Chan2_in_1_Cmd[1] _GEN_1[1] io_en_r io_Chan2_out_1_Cmd[1]
1-0 1
-11 1
.names io_Chan2_in_1_Cmd[2] _GEN_1[2] io_en_r io_Chan2_out_1_Cmd[2]
1-0 1
-11 1
.names io_Chan3_in_1_Cmd[0] _GEN_2[0] io_en_r io_Chan3_out_1_Cmd[0]
1-0 1
-11 1
.names io_Chan3_in_1_Cmd[1] _GEN_2[1] io_en_r io_Chan3_out_1_Cmd[1]
1-0 1
-11 1
.names io_Chan3_in_1_Cmd[2] _GEN_2[2] io_en_r io_Chan3_out_1_Cmd[2]
1-0 1
-11 1
.names io_Chan3_in_1_Data[0] _GEN_3[0] io_en_r io_Chan3_out_1_Data[0]
1-0 1
-11 1
.names io_Chan3_in_1_Data[1] _GEN_3[1] io_en_r io_Chan3_out_1_Data[1]
1-0 1
-11 1
.names $eq$protocol.sv:2541$295_Y $eq$protocol.sv:2541$296_Y $and$protocol.sv:2541$297_Y
11 1
.names io_AuxData_in[0] io_AuxData_out[0]
1 1
.names io_AuxData_in[1] io_AuxData_out[1]
1 1
.names io_Cache_in_0_Data[0] io_Cache_out_0_Data[0]
1 1
.names io_Cache_in_0_Data[1] io_Cache_out_0_Data[1]
1 1
.names io_Cache_in_0_State[0] io_Cache_out_0_State[0]
1 1
.names io_Cache_in_0_State[1] io_Cache_out_0_State[1]
1 1
.names io_Cache_in_1_Data[0] io_Cache_out_1_Data[0]
1 1
.names io_Cache_in_1_Data[1] io_Cache_out_1_Data[1]
1 1
.names io_Cache_in_2_Data[0] io_Cache_out_2_Data[0]
1 1
.names io_Cache_in_2_Data[1] io_Cache_out_2_Data[1]
1 1
.names io_Cache_in_2_State[0] io_Cache_out_2_State[0]
1 1
.names io_Cache_in_2_State[1] io_Cache_out_2_State[1]
1 1
.names io_Chan1_in_0_Cmd[0] io_Chan1_out_0_Cmd[0]
1 1
.names io_Chan1_in_0_Cmd[1] io_Chan1_out_0_Cmd[1]
1 1
.names io_Chan1_in_0_Cmd[2] io_Chan1_out_0_Cmd[2]
1 1
.names io_Chan1_in_0_Data[0] io_Chan1_out_0_Data[0]
1 1
.names io_Chan1_in_0_Data[1] io_Chan1_out_0_Data[1]
1 1
.names io_Chan1_in_1_Cmd[0] io_Chan1_out_1_Cmd[0]
1 1
.names io_Chan1_in_1_Cmd[1] io_Chan1_out_1_Cmd[1]
1 1
.names io_Chan1_in_1_Cmd[2] io_Chan1_out_1_Cmd[2]
1 1
.names io_Chan1_in_1_Data[0] io_Chan1_out_1_Data[0]
1 1
.names io_Chan1_in_1_Data[1] io_Chan1_out_1_Data[1]
1 1
.names io_Chan1_in_2_Cmd[0] io_Chan1_out_2_Cmd[0]
1 1
.names io_Chan1_in_2_Cmd[1] io_Chan1_out_2_Cmd[1]
1 1
.names io_Chan1_in_2_Cmd[2] io_Chan1_out_2_Cmd[2]
1 1
.names io_Chan1_in_2_Data[0] io_Chan1_out_2_Data[0]
1 1
.names io_Chan1_in_2_Data[1] io_Chan1_out_2_Data[1]
1 1
.names io_Chan2_in_0_Cmd[0] io_Chan2_out_0_Cmd[0]
1 1
.names io_Chan2_in_0_Cmd[1] io_Chan2_out_0_Cmd[1]
1 1
.names io_Chan2_in_0_Cmd[2] io_Chan2_out_0_Cmd[2]
1 1
.names io_Chan2_in_0_Data[0] io_Chan2_out_0_Data[0]
1 1
.names io_Chan2_in_0_Data[1] io_Chan2_out_0_Data[1]
1 1
.names io_Chan2_in_1_Data[0] io_Chan2_out_1_Data[0]
1 1
.names io_Chan2_in_1_Data[1] io_Chan2_out_1_Data[1]
1 1
.names io_Chan2_in_2_Cmd[0] io_Chan2_out_2_Cmd[0]
1 1
.names io_Chan2_in_2_Cmd[1] io_Chan2_out_2_Cmd[1]
1 1
.names io_Chan2_in_2_Cmd[2] io_Chan2_out_2_Cmd[2]
1 1
.names io_Chan2_in_2_Data[0] io_Chan2_out_2_Data[0]
1 1
.names io_Chan2_in_2_Data[1] io_Chan2_out_2_Data[1]
1 1
.names io_Chan3_in_0_Cmd[0] io_Chan3_out_0_Cmd[0]
1 1
.names io_Chan3_in_0_Cmd[1] io_Chan3_out_0_Cmd[1]
1 1
.names io_Chan3_in_0_Cmd[2] io_Chan3_out_0_Cmd[2]
1 1
.names io_Chan3_in_0_Data[0] io_Chan3_out_0_Data[0]
1 1
.names io_Chan3_in_0_Data[1] io_Chan3_out_0_Data[1]
1 1
.names io_Chan3_in_2_Cmd[0] io_Chan3_out_2_Cmd[0]
1 1
.names io_Chan3_in_2_Cmd[1] io_Chan3_out_2_Cmd[1]
1 1
.names io_Chan3_in_2_Cmd[2] io_Chan3_out_2_Cmd[2]
1 1
.names io_Chan3_in_2_Data[0] io_Chan3_out_2_Data[0]
1 1
.names io_Chan3_in_2_Data[1] io_Chan3_out_2_Data[1]
1 1
.names io_CurCmd_in[0] io_CurCmd_out[0]
1 1
.names io_CurCmd_in[1] io_CurCmd_out[1]
1 1
.names io_CurCmd_in[2] io_CurCmd_out[2]
1 1
.names io_CurPtr_in[0] io_CurPtr_out[0]
1 1
.names io_CurPtr_in[1] io_CurPtr_out[1]
1 1
.names io_ExGntd_in io_ExGntd_out
1 1
.names io_InvSet_in_0 io_InvSet_out_0
1 1
.names io_InvSet_in_1 io_InvSet_out_1
1 1
.names io_InvSet_in_2 io_InvSet_out_2
1 1
.names io_MemData_in[0] io_MemData_out[0]
1 1
.names io_MemData_in[1] io_MemData_out[1]
1 1
.names io_ShrSet_in_0 io_ShrSet_out_0
1 1
.names io_ShrSet_in_1 io_ShrSet_out_1
1 1
.names io_ShrSet_in_2 io_ShrSet_out_2
1 1
.end

.model SendInvAck_1
.inputs io_en_r io_Cache_in_0_State[0] io_Cache_in_0_State[1] io_Cache_in_0_Data[0] io_Cache_in_0_Data[1] io_Cache_in_1_State[0] io_Cache_in_1_State[1] io_Cache_in_1_Data[0] io_Cache_in_1_Data[1] io_Cache_in_2_State[0] io_Cache_in_2_State[1] io_Cache_in_2_Data[0] io_Cache_in_2_Data[1] io_Chan1_in_0_Cmd[0] io_Chan1_in_0_Cmd[1] io_Chan1_in_0_Cmd[2] io_Chan1_in_0_Data[0] io_Chan1_in_0_Data[1] io_Chan1_in_1_Cmd[0] io_Chan1_in_1_Cmd[1] io_Chan1_in_1_Cmd[2] io_Chan1_in_1_Data[0] io_Chan1_in_1_Data[1] io_Chan1_in_2_Cmd[0] io_Chan1_in_2_Cmd[1] io_Chan1_in_2_Cmd[2] io_Chan1_in_2_Data[0] io_Chan1_in_2_Data[1] io_Chan2_in_0_Cmd[0] io_Chan2_in_0_Cmd[1] io_Chan2_in_0_Cmd[2] io_Chan2_in_0_Data[0] io_Chan2_in_0_Data[1] io_Chan2_in_1_Cmd[0] io_Chan2_in_1_Cmd[1] io_Chan2_in_1_Cmd[2] io_Chan2_in_1_Data[0] io_Chan2_in_1_Data[1] io_Chan2_in_2_Cmd[0] io_Chan2_in_2_Cmd[1] io_Chan2_in_2_Cmd[2] io_Chan2_in_2_Data[0] io_Chan2_in_2_Data[1] io_Chan3_in_0_Cmd[0] io_Chan3_in_0_Cmd[1] io_Chan3_in_0_Cmd[2] io_Chan3_in_0_Data[0] io_Chan3_in_0_Data[1] io_Chan3_in_1_Cmd[0] io_Chan3_in_1_Cmd[1] io_Chan3_in_1_Cmd[2] io_Chan3_in_1_Data[0] io_Chan3_in_1_Data[1] io_Chan3_in_2_Cmd[0] io_Chan3_in_2_Cmd[1] io_Chan3_in_2_Cmd[2] io_Chan3_in_2_Data[0] io_Chan3_in_2_Data[1] io_InvSet_in_0 io_InvSet_in_1 io_InvSet_in_2 io_ShrSet_in_0 io_ShrSet_in_1 io_ShrSet_in_2 io_ExGntd_in io_CurCmd_in[0] io_CurCmd_in[1] io_CurCmd_in[2] io_CurPtr_in[0] io_CurPtr_in[1] io_MemData_in[0] io_MemData_in[1] io_AuxData_in[0] io_AuxData_in[1]
.outputs io_Cache_out_0_State[0] io_Cache_out_0_State[1] io_Cache_out_0_Data[0] io_Cache_out_0_Data[1] io_Cache_out_1_State[0] io_Cache_out_1_State[1] io_Cache_out_1_Data[0] io_Cache_out_1_Data[1] io_Cache_out_2_State[0] io_Cache_out_2_State[1] io_Cache_out_2_Data[0] io_Cache_out_2_Data[1] io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1] io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1] io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1] io_InvSet_out_0 io_InvSet_out_1 io_InvSet_out_2 io_ShrSet_out_0 io_ShrSet_out_1 io_ShrSet_out_2 io_ExGntd_out io_CurCmd_out[0] io_CurCmd_out[1] io_CurCmd_out[2] io_CurPtr_out[0] io_CurPtr_out[1] io_MemData_out[0] io_MemData_out[1] io_AuxData_out[0] io_AuxData_out[1]
.names $false
.names $true
1
.names $undef
.names io_Cache_in_2_State[1] $auto$rtlil.cc:2542:NotGate$5424
0 1
.names io_Chan2_in_2_Cmd[0] $auto$rtlil.cc:2542:NotGate$5426
0 1
.names io_Chan2_in_2_Cmd[1] $auto$rtlil.cc:2542:NotGate$5428
0 1
.names io_Cache_in_2_State[0] $auto$rtlil.cc:2542:NotGate$5424 $auto$simplemap.cc:257:simplemap_eqne$4804
1- 1
-1 1
.names $auto$rtlil.cc:2542:NotGate$5426 $auto$rtlil.cc:2542:NotGate$5428 $auto$simplemap.cc:128:simplemap_reduce$4828
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$4828 io_Chan2_in_2_Cmd[2] $auto$simplemap.cc:257:simplemap_eqne$4826
1- 1
-1 1
.names io_Chan3_in_2_Cmd[0] io_Chan3_in_2_Cmd[1] $auto$simplemap.cc:169:logic_reduce$4834
1- 1
-1 1
.names $auto$simplemap.cc:169:logic_reduce$4834 io_Chan3_in_2_Cmd[2] $auto$simplemap.cc:169:logic_reduce$4836
1- 1
-1 1
.names $auto$simplemap.cc:257:simplemap_eqne$4826 $eq$protocol.sv:2655$317_Y
0 1
.names $auto$simplemap.cc:169:logic_reduce$4836 $eq$protocol.sv:2655$318_Y
0 1
.names io_Cache_in_2_Data[0] io_Chan3_in_2_Data[0] $auto$simplemap.cc:257:simplemap_eqne$4804 _GEN_0[0]
1-0 1
-11 1
.names io_Cache_in_2_Data[1] io_Chan3_in_2_Data[1] $auto$simplemap.cc:257:simplemap_eqne$4804 _GEN_0[1]
1-0 1
-11 1
.names io_Chan2_in_2_Cmd[0] $false $and$protocol.sv:2655$319_Y _GEN_1[0]
1-0 1
-11 1
.names io_Chan2_in_2_Cmd[1] $false $and$protocol.sv:2655$319_Y _GEN_1[1]
1-0 1
-11 1
.names io_Chan2_in_2_Cmd[2] $false $and$protocol.sv:2655$319_Y _GEN_1[2]
1-0 1
-11 1
.names io_Chan3_in_2_Cmd[0] $false $and$protocol.sv:2655$319_Y _GEN_2[0]
1-0 1
-11 1
.names io_Chan3_in_2_Cmd[1] $false $and$protocol.sv:2655$319_Y _GEN_2[1]
1-0 1
-11 1
.names io_Chan3_in_2_Cmd[2] $true $and$protocol.sv:2655$319_Y _GEN_2[2]
1-0 1
-11 1
.names io_Chan3_in_2_Data[0] _GEN_0[0] $and$protocol.sv:2655$319_Y _GEN_3[0]
1-0 1
-11 1
.names io_Chan3_in_2_Data[1] _GEN_0[1] $and$protocol.sv:2655$319_Y _GEN_3[1]
1-0 1
-11 1
.names io_Cache_in_2_State[0] $false $and$protocol.sv:2655$319_Y _GEN_4[0]
1-0 1
-11 1
.names io_Cache_in_2_State[1] $false $and$protocol.sv:2655$319_Y _GEN_4[1]
1-0 1
-11 1
.names io_Cache_in_2_State[0] _GEN_4[0] io_en_r io_Cache_out_2_State[0]
1-0 1
-11 1
.names io_Cache_in_2_State[1] _GEN_4[1] io_en_r io_Cache_out_2_State[1]
1-0 1
-11 1
.names io_Chan2_in_2_Cmd[0] _GEN_1[0] io_en_r io_Chan2_out_2_Cmd[0]
1-0 1
-11 1
.names io_Chan2_in_2_Cmd[1] _GEN_1[1] io_en_r io_Chan2_out_2_Cmd[1]
1-0 1
-11 1
.names io_Chan2_in_2_Cmd[2] _GEN_1[2] io_en_r io_Chan2_out_2_Cmd[2]
1-0 1
-11 1
.names io_Chan3_in_2_Cmd[0] _GEN_2[0] io_en_r io_Chan3_out_2_Cmd[0]
1-0 1
-11 1
.names io_Chan3_in_2_Cmd[1] _GEN_2[1] io_en_r io_Chan3_out_2_Cmd[1]
1-0 1
-11 1
.names io_Chan3_in_2_Cmd[2] _GEN_2[2] io_en_r io_Chan3_out_2_Cmd[2]
1-0 1
-11 1
.names io_Chan3_in_2_Data[0] _GEN_3[0] io_en_r io_Chan3_out_2_Data[0]
1-0 1
-11 1
.names io_Chan3_in_2_Data[1] _GEN_3[1] io_en_r io_Chan3_out_2_Data[1]
1-0 1
-11 1
.names $eq$protocol.sv:2655$317_Y $eq$protocol.sv:2655$318_Y $and$protocol.sv:2655$319_Y
11 1
.names io_AuxData_in[0] io_AuxData_out[0]
1 1
.names io_AuxData_in[1] io_AuxData_out[1]
1 1
.names io_Cache_in_0_Data[0] io_Cache_out_0_Data[0]
1 1
.names io_Cache_in_0_Data[1] io_Cache_out_0_Data[1]
1 1
.names io_Cache_in_0_State[0] io_Cache_out_0_State[0]
1 1
.names io_Cache_in_0_State[1] io_Cache_out_0_State[1]
1 1
.names io_Cache_in_1_Data[0] io_Cache_out_1_Data[0]
1 1
.names io_Cache_in_1_Data[1] io_Cache_out_1_Data[1]
1 1
.names io_Cache_in_1_State[0] io_Cache_out_1_State[0]
1 1
.names io_Cache_in_1_State[1] io_Cache_out_1_State[1]
1 1
.names io_Cache_in_2_Data[0] io_Cache_out_2_Data[0]
1 1
.names io_Cache_in_2_Data[1] io_Cache_out_2_Data[1]
1 1
.names io_Chan1_in_0_Cmd[0] io_Chan1_out_0_Cmd[0]
1 1
.names io_Chan1_in_0_Cmd[1] io_Chan1_out_0_Cmd[1]
1 1
.names io_Chan1_in_0_Cmd[2] io_Chan1_out_0_Cmd[2]
1 1
.names io_Chan1_in_0_Data[0] io_Chan1_out_0_Data[0]
1 1
.names io_Chan1_in_0_Data[1] io_Chan1_out_0_Data[1]
1 1
.names io_Chan1_in_1_Cmd[0] io_Chan1_out_1_Cmd[0]
1 1
.names io_Chan1_in_1_Cmd[1] io_Chan1_out_1_Cmd[1]
1 1
.names io_Chan1_in_1_Cmd[2] io_Chan1_out_1_Cmd[2]
1 1
.names io_Chan1_in_1_Data[0] io_Chan1_out_1_Data[0]
1 1
.names io_Chan1_in_1_Data[1] io_Chan1_out_1_Data[1]
1 1
.names io_Chan1_in_2_Cmd[0] io_Chan1_out_2_Cmd[0]
1 1
.names io_Chan1_in_2_Cmd[1] io_Chan1_out_2_Cmd[1]
1 1
.names io_Chan1_in_2_Cmd[2] io_Chan1_out_2_Cmd[2]
1 1
.names io_Chan1_in_2_Data[0] io_Chan1_out_2_Data[0]
1 1
.names io_Chan1_in_2_Data[1] io_Chan1_out_2_Data[1]
1 1
.names io_Chan2_in_0_Cmd[0] io_Chan2_out_0_Cmd[0]
1 1
.names io_Chan2_in_0_Cmd[1] io_Chan2_out_0_Cmd[1]
1 1
.names io_Chan2_in_0_Cmd[2] io_Chan2_out_0_Cmd[2]
1 1
.names io_Chan2_in_0_Data[0] io_Chan2_out_0_Data[0]
1 1
.names io_Chan2_in_0_Data[1] io_Chan2_out_0_Data[1]
1 1
.names io_Chan2_in_1_Cmd[0] io_Chan2_out_1_Cmd[0]
1 1
.names io_Chan2_in_1_Cmd[1] io_Chan2_out_1_Cmd[1]
1 1
.names io_Chan2_in_1_Cmd[2] io_Chan2_out_1_Cmd[2]
1 1
.names io_Chan2_in_1_Data[0] io_Chan2_out_1_Data[0]
1 1
.names io_Chan2_in_1_Data[1] io_Chan2_out_1_Data[1]
1 1
.names io_Chan2_in_2_Data[0] io_Chan2_out_2_Data[0]
1 1
.names io_Chan2_in_2_Data[1] io_Chan2_out_2_Data[1]
1 1
.names io_Chan3_in_0_Cmd[0] io_Chan3_out_0_Cmd[0]
1 1
.names io_Chan3_in_0_Cmd[1] io_Chan3_out_0_Cmd[1]
1 1
.names io_Chan3_in_0_Cmd[2] io_Chan3_out_0_Cmd[2]
1 1
.names io_Chan3_in_0_Data[0] io_Chan3_out_0_Data[0]
1 1
.names io_Chan3_in_0_Data[1] io_Chan3_out_0_Data[1]
1 1
.names io_Chan3_in_1_Cmd[0] io_Chan3_out_1_Cmd[0]
1 1
.names io_Chan3_in_1_Cmd[1] io_Chan3_out_1_Cmd[1]
1 1
.names io_Chan3_in_1_Cmd[2] io_Chan3_out_1_Cmd[2]
1 1
.names io_Chan3_in_1_Data[0] io_Chan3_out_1_Data[0]
1 1
.names io_Chan3_in_1_Data[1] io_Chan3_out_1_Data[1]
1 1
.names io_CurCmd_in[0] io_CurCmd_out[0]
1 1
.names io_CurCmd_in[1] io_CurCmd_out[1]
1 1
.names io_CurCmd_in[2] io_CurCmd_out[2]
1 1
.names io_CurPtr_in[0] io_CurPtr_out[0]
1 1
.names io_CurPtr_in[1] io_CurPtr_out[1]
1 1
.names io_ExGntd_in io_ExGntd_out
1 1
.names io_InvSet_in_0 io_InvSet_out_0
1 1
.names io_InvSet_in_1 io_InvSet_out_1
1 1
.names io_InvSet_in_2 io_InvSet_out_2
1 1
.names io_MemData_in[0] io_MemData_out[0]
1 1
.names io_MemData_in[1] io_MemData_out[1]
1 1
.names io_ShrSet_in_0 io_ShrSet_out_0
1 1
.names io_ShrSet_in_1 io_ShrSet_out_1
1 1
.names io_ShrSet_in_2 io_ShrSet_out_2
1 1
.end

.model SendInv_1
.inputs io_en_r io_Cache_in_0_State[0] io_Cache_in_0_State[1] io_Cache_in_0_Data[0] io_Cache_in_0_Data[1] io_Cache_in_1_State[0] io_Cache_in_1_State[1] io_Cache_in_1_Data[0] io_Cache_in_1_Data[1] io_Cache_in_2_State[0] io_Cache_in_2_State[1] io_Cache_in_2_Data[0] io_Cache_in_2_Data[1] io_Chan1_in_0_Cmd[0] io_Chan1_in_0_Cmd[1] io_Chan1_in_0_Cmd[2] io_Chan1_in_0_Data[0] io_Chan1_in_0_Data[1] io_Chan1_in_1_Cmd[0] io_Chan1_in_1_Cmd[1] io_Chan1_in_1_Cmd[2] io_Chan1_in_1_Data[0] io_Chan1_in_1_Data[1] io_Chan1_in_2_Cmd[0] io_Chan1_in_2_Cmd[1] io_Chan1_in_2_Cmd[2] io_Chan1_in_2_Data[0] io_Chan1_in_2_Data[1] io_Chan2_in_0_Cmd[0] io_Chan2_in_0_Cmd[1] io_Chan2_in_0_Cmd[2] io_Chan2_in_0_Data[0] io_Chan2_in_0_Data[1] io_Chan2_in_1_Cmd[0] io_Chan2_in_1_Cmd[1] io_Chan2_in_1_Cmd[2] io_Chan2_in_1_Data[0] io_Chan2_in_1_Data[1] io_Chan2_in_2_Cmd[0] io_Chan2_in_2_Cmd[1] io_Chan2_in_2_Cmd[2] io_Chan2_in_2_Data[0] io_Chan2_in_2_Data[1] io_Chan3_in_0_Cmd[0] io_Chan3_in_0_Cmd[1] io_Chan3_in_0_Cmd[2] io_Chan3_in_0_Data[0] io_Chan3_in_0_Data[1] io_Chan3_in_1_Cmd[0] io_Chan3_in_1_Cmd[1] io_Chan3_in_1_Cmd[2] io_Chan3_in_1_Data[0] io_Chan3_in_1_Data[1] io_Chan3_in_2_Cmd[0] io_Chan3_in_2_Cmd[1] io_Chan3_in_2_Cmd[2] io_Chan3_in_2_Data[0] io_Chan3_in_2_Data[1] io_InvSet_in_0 io_InvSet_in_1 io_InvSet_in_2 io_ShrSet_in_0 io_ShrSet_in_1 io_ShrSet_in_2 io_ExGntd_in io_CurCmd_in[0] io_CurCmd_in[1] io_CurCmd_in[2] io_CurPtr_in[0] io_CurPtr_in[1] io_MemData_in[0] io_MemData_in[1] io_AuxData_in[0] io_AuxData_in[1]
.outputs io_Cache_out_0_State[0] io_Cache_out_0_State[1] io_Cache_out_0_Data[0] io_Cache_out_0_Data[1] io_Cache_out_1_State[0] io_Cache_out_1_State[1] io_Cache_out_1_Data[0] io_Cache_out_1_Data[1] io_Cache_out_2_State[0] io_Cache_out_2_State[1] io_Cache_out_2_Data[0] io_Cache_out_2_Data[1] io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1] io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1] io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1] io_InvSet_out_0 io_InvSet_out_1 io_InvSet_out_2 io_ShrSet_out_0 io_ShrSet_out_1 io_ShrSet_out_2 io_ExGntd_out io_CurCmd_out[0] io_CurCmd_out[1] io_CurCmd_out[2] io_CurPtr_out[0] io_CurPtr_out[1] io_MemData_out[0] io_MemData_out[1] io_AuxData_out[0] io_AuxData_out[1]
.names $false
.names $true
1
.names $undef
.names io_CurCmd_in[0] $auto$rtlil.cc:2542:NotGate$5430
0 1
.names io_CurCmd_in[1] $auto$rtlil.cc:2542:NotGate$5432
0 1
.names io_CurCmd_in[0] $auto$rtlil.cc:2542:NotGate$5432 $auto$simplemap.cc:128:simplemap_reduce$4774
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$4774 io_CurCmd_in[2] $auto$simplemap.cc:257:simplemap_eqne$4772
1- 1
-1 1
.names $auto$rtlil.cc:2542:NotGate$5430 io_CurCmd_in[1] $auto$simplemap.cc:128:simplemap_reduce$4787
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$4787 io_CurCmd_in[2] $auto$simplemap.cc:257:simplemap_eqne$4785
1- 1
-1 1
.names io_Chan2_in_2_Cmd[0] io_Chan2_in_2_Cmd[1] $auto$simplemap.cc:169:logic_reduce$4762
1- 1
-1 1
.names $auto$simplemap.cc:169:logic_reduce$4762 io_Chan2_in_2_Cmd[2] $auto$simplemap.cc:169:logic_reduce$4764
1- 1
-1 1
.names $auto$simplemap.cc:169:logic_reduce$4764 $eq$protocol.sv:1529$167_Y
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$4772 $eq$protocol.sv:1529$168_Y
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$4785 $eq$protocol.sv:1529$169_Y
0 1
.names io_Chan2_in_2_Cmd[0] $true $and$protocol.sv:1529$173_Y _GEN_0[0]
1-0 1
-11 1
.names io_Chan2_in_2_Cmd[1] $true $and$protocol.sv:1529$173_Y _GEN_0[1]
1-0 1
-11 1
.names io_Chan2_in_2_Cmd[2] $false $and$protocol.sv:1529$173_Y _GEN_0[2]
1-0 1
-11 1
.names io_InvSet_in_2 $false $and$protocol.sv:1529$173_Y _GEN_1
1-0 1
-11 1
.names io_Chan2_in_2_Cmd[0] _GEN_0[0] io_en_r io_Chan2_out_2_Cmd[0]
1-0 1
-11 1
.names io_Chan2_in_2_Cmd[1] _GEN_0[1] io_en_r io_Chan2_out_2_Cmd[1]
1-0 1
-11 1
.names io_Chan2_in_2_Cmd[2] _GEN_0[2] io_en_r io_Chan2_out_2_Cmd[2]
1-0 1
-11 1
.names io_InvSet_in_2 _GEN_1 io_en_r io_InvSet_out_2
1-0 1
-11 1
.names io_InvSet_in_2 $or$protocol.sv:1529$171_Y $and$protocol.sv:1529$172_Y
11 1
.names $eq$protocol.sv:1529$167_Y $and$protocol.sv:1529$172_Y $and$protocol.sv:1529$173_Y
11 1
.names $eq$protocol.sv:1529$169_Y io_ExGntd_in $and$protocol.sv:1529$170_Y
11 1
.names $eq$protocol.sv:1529$168_Y $and$protocol.sv:1529$170_Y $or$protocol.sv:1529$171_Y
1- 1
-1 1
.names io_AuxData_in[0] io_AuxData_out[0]
1 1
.names io_AuxData_in[1] io_AuxData_out[1]
1 1
.names io_Cache_in_0_Data[0] io_Cache_out_0_Data[0]
1 1
.names io_Cache_in_0_Data[1] io_Cache_out_0_Data[1]
1 1
.names io_Cache_in_0_State[0] io_Cache_out_0_State[0]
1 1
.names io_Cache_in_0_State[1] io_Cache_out_0_State[1]
1 1
.names io_Cache_in_1_Data[0] io_Cache_out_1_Data[0]
1 1
.names io_Cache_in_1_Data[1] io_Cache_out_1_Data[1]
1 1
.names io_Cache_in_1_State[0] io_Cache_out_1_State[0]
1 1
.names io_Cache_in_1_State[1] io_Cache_out_1_State[1]
1 1
.names io_Cache_in_2_Data[0] io_Cache_out_2_Data[0]
1 1
.names io_Cache_in_2_Data[1] io_Cache_out_2_Data[1]
1 1
.names io_Cache_in_2_State[0] io_Cache_out_2_State[0]
1 1
.names io_Cache_in_2_State[1] io_Cache_out_2_State[1]
1 1
.names io_Chan1_in_0_Cmd[0] io_Chan1_out_0_Cmd[0]
1 1
.names io_Chan1_in_0_Cmd[1] io_Chan1_out_0_Cmd[1]
1 1
.names io_Chan1_in_0_Cmd[2] io_Chan1_out_0_Cmd[2]
1 1
.names io_Chan1_in_0_Data[0] io_Chan1_out_0_Data[0]
1 1
.names io_Chan1_in_0_Data[1] io_Chan1_out_0_Data[1]
1 1
.names io_Chan1_in_1_Cmd[0] io_Chan1_out_1_Cmd[0]
1 1
.names io_Chan1_in_1_Cmd[1] io_Chan1_out_1_Cmd[1]
1 1
.names io_Chan1_in_1_Cmd[2] io_Chan1_out_1_Cmd[2]
1 1
.names io_Chan1_in_1_Data[0] io_Chan1_out_1_Data[0]
1 1
.names io_Chan1_in_1_Data[1] io_Chan1_out_1_Data[1]
1 1
.names io_Chan1_in_2_Cmd[0] io_Chan1_out_2_Cmd[0]
1 1
.names io_Chan1_in_2_Cmd[1] io_Chan1_out_2_Cmd[1]
1 1
.names io_Chan1_in_2_Cmd[2] io_Chan1_out_2_Cmd[2]
1 1
.names io_Chan1_in_2_Data[0] io_Chan1_out_2_Data[0]
1 1
.names io_Chan1_in_2_Data[1] io_Chan1_out_2_Data[1]
1 1
.names io_Chan2_in_0_Cmd[0] io_Chan2_out_0_Cmd[0]
1 1
.names io_Chan2_in_0_Cmd[1] io_Chan2_out_0_Cmd[1]
1 1
.names io_Chan2_in_0_Cmd[2] io_Chan2_out_0_Cmd[2]
1 1
.names io_Chan2_in_0_Data[0] io_Chan2_out_0_Data[0]
1 1
.names io_Chan2_in_0_Data[1] io_Chan2_out_0_Data[1]
1 1
.names io_Chan2_in_1_Cmd[0] io_Chan2_out_1_Cmd[0]
1 1
.names io_Chan2_in_1_Cmd[1] io_Chan2_out_1_Cmd[1]
1 1
.names io_Chan2_in_1_Cmd[2] io_Chan2_out_1_Cmd[2]
1 1
.names io_Chan2_in_1_Data[0] io_Chan2_out_1_Data[0]
1 1
.names io_Chan2_in_1_Data[1] io_Chan2_out_1_Data[1]
1 1
.names io_Chan2_in_2_Data[0] io_Chan2_out_2_Data[0]
1 1
.names io_Chan2_in_2_Data[1] io_Chan2_out_2_Data[1]
1 1
.names io_Chan3_in_0_Cmd[0] io_Chan3_out_0_Cmd[0]
1 1
.names io_Chan3_in_0_Cmd[1] io_Chan3_out_0_Cmd[1]
1 1
.names io_Chan3_in_0_Cmd[2] io_Chan3_out_0_Cmd[2]
1 1
.names io_Chan3_in_0_Data[0] io_Chan3_out_0_Data[0]
1 1
.names io_Chan3_in_0_Data[1] io_Chan3_out_0_Data[1]
1 1
.names io_Chan3_in_1_Cmd[0] io_Chan3_out_1_Cmd[0]
1 1
.names io_Chan3_in_1_Cmd[1] io_Chan3_out_1_Cmd[1]
1 1
.names io_Chan3_in_1_Cmd[2] io_Chan3_out_1_Cmd[2]
1 1
.names io_Chan3_in_1_Data[0] io_Chan3_out_1_Data[0]
1 1
.names io_Chan3_in_1_Data[1] io_Chan3_out_1_Data[1]
1 1
.names io_Chan3_in_2_Cmd[0] io_Chan3_out_2_Cmd[0]
1 1
.names io_Chan3_in_2_Cmd[1] io_Chan3_out_2_Cmd[1]
1 1
.names io_Chan3_in_2_Cmd[2] io_Chan3_out_2_Cmd[2]
1 1
.names io_Chan3_in_2_Data[0] io_Chan3_out_2_Data[0]
1 1
.names io_Chan3_in_2_Data[1] io_Chan3_out_2_Data[1]
1 1
.names io_CurCmd_in[0] io_CurCmd_out[0]
1 1
.names io_CurCmd_in[1] io_CurCmd_out[1]
1 1
.names io_CurCmd_in[2] io_CurCmd_out[2]
1 1
.names io_CurPtr_in[0] io_CurPtr_out[0]
1 1
.names io_CurPtr_in[1] io_CurPtr_out[1]
1 1
.names io_ExGntd_in io_ExGntd_out
1 1
.names io_InvSet_in_0 io_InvSet_out_0
1 1
.names io_InvSet_in_1 io_InvSet_out_1
1 1
.names io_MemData_in[0] io_MemData_out[0]
1 1
.names io_MemData_in[1] io_MemData_out[1]
1 1
.names io_ShrSet_in_0 io_ShrSet_out_0
1 1
.names io_ShrSet_in_1 io_ShrSet_out_1
1 1
.names io_ShrSet_in_2 io_ShrSet_out_2
1 1
.end

.model SendReqE
.inputs io_en_r io_Cache_in_0_State[0] io_Cache_in_0_State[1] io_Cache_in_0_Data[0] io_Cache_in_0_Data[1] io_Cache_in_1_State[0] io_Cache_in_1_State[1] io_Cache_in_1_Data[0] io_Cache_in_1_Data[1] io_Cache_in_2_State[0] io_Cache_in_2_State[1] io_Cache_in_2_Data[0] io_Cache_in_2_Data[1] io_Chan1_in_0_Cmd[0] io_Chan1_in_0_Cmd[1] io_Chan1_in_0_Cmd[2] io_Chan1_in_0_Data[0] io_Chan1_in_0_Data[1] io_Chan1_in_1_Cmd[0] io_Chan1_in_1_Cmd[1] io_Chan1_in_1_Cmd[2] io_Chan1_in_1_Data[0] io_Chan1_in_1_Data[1] io_Chan1_in_2_Cmd[0] io_Chan1_in_2_Cmd[1] io_Chan1_in_2_Cmd[2] io_Chan1_in_2_Data[0] io_Chan1_in_2_Data[1] io_Chan2_in_0_Cmd[0] io_Chan2_in_0_Cmd[1] io_Chan2_in_0_Cmd[2] io_Chan2_in_0_Data[0] io_Chan2_in_0_Data[1] io_Chan2_in_1_Cmd[0] io_Chan2_in_1_Cmd[1] io_Chan2_in_1_Cmd[2] io_Chan2_in_1_Data[0] io_Chan2_in_1_Data[1] io_Chan2_in_2_Cmd[0] io_Chan2_in_2_Cmd[1] io_Chan2_in_2_Cmd[2] io_Chan2_in_2_Data[0] io_Chan2_in_2_Data[1] io_Chan3_in_0_Cmd[0] io_Chan3_in_0_Cmd[1] io_Chan3_in_0_Cmd[2] io_Chan3_in_0_Data[0] io_Chan3_in_0_Data[1] io_Chan3_in_1_Cmd[0] io_Chan3_in_1_Cmd[1] io_Chan3_in_1_Cmd[2] io_Chan3_in_1_Data[0] io_Chan3_in_1_Data[1] io_Chan3_in_2_Cmd[0] io_Chan3_in_2_Cmd[1] io_Chan3_in_2_Cmd[2] io_Chan3_in_2_Data[0] io_Chan3_in_2_Data[1] io_InvSet_in_0 io_InvSet_in_1 io_InvSet_in_2 io_ShrSet_in_0 io_ShrSet_in_1 io_ShrSet_in_2 io_ExGntd_in io_CurCmd_in[0] io_CurCmd_in[1] io_CurCmd_in[2] io_CurPtr_in[0] io_CurPtr_in[1] io_MemData_in[0] io_MemData_in[1] io_AuxData_in[0] io_AuxData_in[1]
.outputs io_Cache_out_0_State[0] io_Cache_out_0_State[1] io_Cache_out_0_Data[0] io_Cache_out_0_Data[1] io_Cache_out_1_State[0] io_Cache_out_1_State[1] io_Cache_out_1_Data[0] io_Cache_out_1_Data[1] io_Cache_out_2_State[0] io_Cache_out_2_State[1] io_Cache_out_2_Data[0] io_Cache_out_2_Data[1] io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1] io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1] io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1] io_InvSet_out_0 io_InvSet_out_1 io_InvSet_out_2 io_ShrSet_out_0 io_ShrSet_out_1 io_ShrSet_out_2 io_ExGntd_out io_CurCmd_out[0] io_CurCmd_out[1] io_CurCmd_out[2] io_CurPtr_out[0] io_CurPtr_out[1] io_MemData_out[0] io_MemData_out[1] io_AuxData_out[0] io_AuxData_out[1]
.names $false
.names $true
1
.names $undef
.names io_Cache_in_1_State[0] $auto$rtlil.cc:2542:NotGate$5434
0 1
.names $auto$rtlil.cc:2542:NotGate$5434 io_Cache_in_1_State[1] $auto$simplemap.cc:257:simplemap_eqne$4743
1- 1
-1 1
.names io_Chan1_in_1_Cmd[0] io_Chan1_in_1_Cmd[1] $auto$simplemap.cc:169:logic_reduce$4731
1- 1
-1 1
.names $auto$simplemap.cc:169:logic_reduce$4731 io_Chan1_in_1_Cmd[2] $auto$simplemap.cc:169:logic_reduce$4733
1- 1
-1 1
.names io_Cache_in_1_State[0] io_Cache_in_1_State[1] $auto$simplemap.cc:169:logic_reduce$4736
1- 1
-1 1
.names $auto$simplemap.cc:169:logic_reduce$4733 $eq$protocol.sv:738$35_Y
0 1
.names $auto$simplemap.cc:169:logic_reduce$4736 $eq$protocol.sv:738$36_Y
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$4743 $eq$protocol.sv:738$37_Y
0 1
.names io_Chan1_in_1_Cmd[0] $false $and$protocol.sv:738$39_Y _GEN_0[0]
1-0 1
-11 1
.names io_Chan1_in_1_Cmd[1] $true $and$protocol.sv:738$39_Y _GEN_0[1]
1-0 1
-11 1
.names io_Chan1_in_1_Cmd[2] $false $and$protocol.sv:738$39_Y _GEN_0[2]
1-0 1
-11 1
.names io_Chan1_in_1_Cmd[0] _GEN_0[0] io_en_r io_Chan1_out_1_Cmd[0]
1-0 1
-11 1
.names io_Chan1_in_1_Cmd[1] _GEN_0[1] io_en_r io_Chan1_out_1_Cmd[1]
1-0 1
-11 1
.names io_Chan1_in_1_Cmd[2] _GEN_0[2] io_en_r io_Chan1_out_1_Cmd[2]
1-0 1
-11 1
.names $eq$protocol.sv:738$36_Y $eq$protocol.sv:738$37_Y $or$protocol.sv:738$38_Y
1- 1
-1 1
.names $eq$protocol.sv:738$35_Y $or$protocol.sv:738$38_Y $and$protocol.sv:738$39_Y
11 1
.names io_AuxData_in[0] io_AuxData_out[0]
1 1
.names io_AuxData_in[1] io_AuxData_out[1]
1 1
.names io_Cache_in_0_Data[0] io_Cache_out_0_Data[0]
1 1
.names io_Cache_in_0_Data[1] io_Cache_out_0_Data[1]
1 1
.names io_Cache_in_0_State[0] io_Cache_out_0_State[0]
1 1
.names io_Cache_in_0_State[1] io_Cache_out_0_State[1]
1 1
.names io_Cache_in_1_Data[0] io_Cache_out_1_Data[0]
1 1
.names io_Cache_in_1_Data[1] io_Cache_out_1_Data[1]
1 1
.names io_Cache_in_1_State[0] io_Cache_out_1_State[0]
1 1
.names io_Cache_in_1_State[1] io_Cache_out_1_State[1]
1 1
.names io_Cache_in_2_Data[0] io_Cache_out_2_Data[0]
1 1
.names io_Cache_in_2_Data[1] io_Cache_out_2_Data[1]
1 1
.names io_Cache_in_2_State[0] io_Cache_out_2_State[0]
1 1
.names io_Cache_in_2_State[1] io_Cache_out_2_State[1]
1 1
.names io_Chan1_in_0_Cmd[0] io_Chan1_out_0_Cmd[0]
1 1
.names io_Chan1_in_0_Cmd[1] io_Chan1_out_0_Cmd[1]
1 1
.names io_Chan1_in_0_Cmd[2] io_Chan1_out_0_Cmd[2]
1 1
.names io_Chan1_in_0_Data[0] io_Chan1_out_0_Data[0]
1 1
.names io_Chan1_in_0_Data[1] io_Chan1_out_0_Data[1]
1 1
.names io_Chan1_in_1_Data[0] io_Chan1_out_1_Data[0]
1 1
.names io_Chan1_in_1_Data[1] io_Chan1_out_1_Data[1]
1 1
.names io_Chan1_in_2_Cmd[0] io_Chan1_out_2_Cmd[0]
1 1
.names io_Chan1_in_2_Cmd[1] io_Chan1_out_2_Cmd[1]
1 1
.names io_Chan1_in_2_Cmd[2] io_Chan1_out_2_Cmd[2]
1 1
.names io_Chan1_in_2_Data[0] io_Chan1_out_2_Data[0]
1 1
.names io_Chan1_in_2_Data[1] io_Chan1_out_2_Data[1]
1 1
.names io_Chan2_in_0_Cmd[0] io_Chan2_out_0_Cmd[0]
1 1
.names io_Chan2_in_0_Cmd[1] io_Chan2_out_0_Cmd[1]
1 1
.names io_Chan2_in_0_Cmd[2] io_Chan2_out_0_Cmd[2]
1 1
.names io_Chan2_in_0_Data[0] io_Chan2_out_0_Data[0]
1 1
.names io_Chan2_in_0_Data[1] io_Chan2_out_0_Data[1]
1 1
.names io_Chan2_in_1_Cmd[0] io_Chan2_out_1_Cmd[0]
1 1
.names io_Chan2_in_1_Cmd[1] io_Chan2_out_1_Cmd[1]
1 1
.names io_Chan2_in_1_Cmd[2] io_Chan2_out_1_Cmd[2]
1 1
.names io_Chan2_in_1_Data[0] io_Chan2_out_1_Data[0]
1 1
.names io_Chan2_in_1_Data[1] io_Chan2_out_1_Data[1]
1 1
.names io_Chan2_in_2_Cmd[0] io_Chan2_out_2_Cmd[0]
1 1
.names io_Chan2_in_2_Cmd[1] io_Chan2_out_2_Cmd[1]
1 1
.names io_Chan2_in_2_Cmd[2] io_Chan2_out_2_Cmd[2]
1 1
.names io_Chan2_in_2_Data[0] io_Chan2_out_2_Data[0]
1 1
.names io_Chan2_in_2_Data[1] io_Chan2_out_2_Data[1]
1 1
.names io_Chan3_in_0_Cmd[0] io_Chan3_out_0_Cmd[0]
1 1
.names io_Chan3_in_0_Cmd[1] io_Chan3_out_0_Cmd[1]
1 1
.names io_Chan3_in_0_Cmd[2] io_Chan3_out_0_Cmd[2]
1 1
.names io_Chan3_in_0_Data[0] io_Chan3_out_0_Data[0]
1 1
.names io_Chan3_in_0_Data[1] io_Chan3_out_0_Data[1]
1 1
.names io_Chan3_in_1_Cmd[0] io_Chan3_out_1_Cmd[0]
1 1
.names io_Chan3_in_1_Cmd[1] io_Chan3_out_1_Cmd[1]
1 1
.names io_Chan3_in_1_Cmd[2] io_Chan3_out_1_Cmd[2]
1 1
.names io_Chan3_in_1_Data[0] io_Chan3_out_1_Data[0]
1 1
.names io_Chan3_in_1_Data[1] io_Chan3_out_1_Data[1]
1 1
.names io_Chan3_in_2_Cmd[0] io_Chan3_out_2_Cmd[0]
1 1
.names io_Chan3_in_2_Cmd[1] io_Chan3_out_2_Cmd[1]
1 1
.names io_Chan3_in_2_Cmd[2] io_Chan3_out_2_Cmd[2]
1 1
.names io_Chan3_in_2_Data[0] io_Chan3_out_2_Data[0]
1 1
.names io_Chan3_in_2_Data[1] io_Chan3_out_2_Data[1]
1 1
.names io_CurCmd_in[0] io_CurCmd_out[0]
1 1
.names io_CurCmd_in[1] io_CurCmd_out[1]
1 1
.names io_CurCmd_in[2] io_CurCmd_out[2]
1 1
.names io_CurPtr_in[0] io_CurPtr_out[0]
1 1
.names io_CurPtr_in[1] io_CurPtr_out[1]
1 1
.names io_ExGntd_in io_ExGntd_out
1 1
.names io_InvSet_in_0 io_InvSet_out_0
1 1
.names io_InvSet_in_1 io_InvSet_out_1
1 1
.names io_InvSet_in_2 io_InvSet_out_2
1 1
.names io_MemData_in[0] io_MemData_out[0]
1 1
.names io_MemData_in[1] io_MemData_out[1]
1 1
.names io_ShrSet_in_0 io_ShrSet_out_0
1 1
.names io_ShrSet_in_1 io_ShrSet_out_1
1 1
.names io_ShrSet_in_2 io_ShrSet_out_2
1 1
.end

.model SendReqE_1
.inputs io_en_r io_Cache_in_0_State[0] io_Cache_in_0_State[1] io_Cache_in_0_Data[0] io_Cache_in_0_Data[1] io_Cache_in_1_State[0] io_Cache_in_1_State[1] io_Cache_in_1_Data[0] io_Cache_in_1_Data[1] io_Cache_in_2_State[0] io_Cache_in_2_State[1] io_Cache_in_2_Data[0] io_Cache_in_2_Data[1] io_Chan1_in_0_Cmd[0] io_Chan1_in_0_Cmd[1] io_Chan1_in_0_Cmd[2] io_Chan1_in_0_Data[0] io_Chan1_in_0_Data[1] io_Chan1_in_1_Cmd[0] io_Chan1_in_1_Cmd[1] io_Chan1_in_1_Cmd[2] io_Chan1_in_1_Data[0] io_Chan1_in_1_Data[1] io_Chan1_in_2_Cmd[0] io_Chan1_in_2_Cmd[1] io_Chan1_in_2_Cmd[2] io_Chan1_in_2_Data[0] io_Chan1_in_2_Data[1] io_Chan2_in_0_Cmd[0] io_Chan2_in_0_Cmd[1] io_Chan2_in_0_Cmd[2] io_Chan2_in_0_Data[0] io_Chan2_in_0_Data[1] io_Chan2_in_1_Cmd[0] io_Chan2_in_1_Cmd[1] io_Chan2_in_1_Cmd[2] io_Chan2_in_1_Data[0] io_Chan2_in_1_Data[1] io_Chan2_in_2_Cmd[0] io_Chan2_in_2_Cmd[1] io_Chan2_in_2_Cmd[2] io_Chan2_in_2_Data[0] io_Chan2_in_2_Data[1] io_Chan3_in_0_Cmd[0] io_Chan3_in_0_Cmd[1] io_Chan3_in_0_Cmd[2] io_Chan3_in_0_Data[0] io_Chan3_in_0_Data[1] io_Chan3_in_1_Cmd[0] io_Chan3_in_1_Cmd[1] io_Chan3_in_1_Cmd[2] io_Chan3_in_1_Data[0] io_Chan3_in_1_Data[1] io_Chan3_in_2_Cmd[0] io_Chan3_in_2_Cmd[1] io_Chan3_in_2_Cmd[2] io_Chan3_in_2_Data[0] io_Chan3_in_2_Data[1] io_InvSet_in_0 io_InvSet_in_1 io_InvSet_in_2 io_ShrSet_in_0 io_ShrSet_in_1 io_ShrSet_in_2 io_ExGntd_in io_CurCmd_in[0] io_CurCmd_in[1] io_CurCmd_in[2] io_CurPtr_in[0] io_CurPtr_in[1] io_MemData_in[0] io_MemData_in[1] io_AuxData_in[0] io_AuxData_in[1]
.outputs io_Cache_out_0_State[0] io_Cache_out_0_State[1] io_Cache_out_0_Data[0] io_Cache_out_0_Data[1] io_Cache_out_1_State[0] io_Cache_out_1_State[1] io_Cache_out_1_Data[0] io_Cache_out_1_Data[1] io_Cache_out_2_State[0] io_Cache_out_2_State[1] io_Cache_out_2_Data[0] io_Cache_out_2_Data[1] io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1] io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1] io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1] io_InvSet_out_0 io_InvSet_out_1 io_InvSet_out_2 io_ShrSet_out_0 io_ShrSet_out_1 io_ShrSet_out_2 io_ExGntd_out io_CurCmd_out[0] io_CurCmd_out[1] io_CurCmd_out[2] io_CurPtr_out[0] io_CurPtr_out[1] io_MemData_out[0] io_MemData_out[1] io_AuxData_out[0] io_AuxData_out[1]
.names $false
.names $true
1
.names $undef
.names io_Cache_in_2_State[0] $auto$rtlil.cc:2542:NotGate$5436
0 1
.names $auto$rtlil.cc:2542:NotGate$5436 io_Cache_in_2_State[1] $auto$simplemap.cc:257:simplemap_eqne$4717
1- 1
-1 1
.names io_Chan1_in_2_Cmd[0] io_Chan1_in_2_Cmd[1] $auto$simplemap.cc:169:logic_reduce$4705
1- 1
-1 1
.names $auto$simplemap.cc:169:logic_reduce$4705 io_Chan1_in_2_Cmd[2] $auto$simplemap.cc:169:logic_reduce$4707
1- 1
-1 1
.names io_Cache_in_2_State[0] io_Cache_in_2_State[1] $auto$simplemap.cc:169:logic_reduce$4710
1- 1
-1 1
.names $auto$simplemap.cc:169:logic_reduce$4707 $eq$protocol.sv:849$42_Y
0 1
.names $auto$simplemap.cc:169:logic_reduce$4710 $eq$protocol.sv:849$43_Y
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$4717 $eq$protocol.sv:849$44_Y
0 1
.names io_Chan1_in_2_Cmd[0] $false $and$protocol.sv:849$46_Y _GEN_0[0]
1-0 1
-11 1
.names io_Chan1_in_2_Cmd[1] $true $and$protocol.sv:849$46_Y _GEN_0[1]
1-0 1
-11 1
.names io_Chan1_in_2_Cmd[2] $false $and$protocol.sv:849$46_Y _GEN_0[2]
1-0 1
-11 1
.names io_Chan1_in_2_Cmd[0] _GEN_0[0] io_en_r io_Chan1_out_2_Cmd[0]
1-0 1
-11 1
.names io_Chan1_in_2_Cmd[1] _GEN_0[1] io_en_r io_Chan1_out_2_Cmd[1]
1-0 1
-11 1
.names io_Chan1_in_2_Cmd[2] _GEN_0[2] io_en_r io_Chan1_out_2_Cmd[2]
1-0 1
-11 1
.names $eq$protocol.sv:849$43_Y $eq$protocol.sv:849$44_Y $or$protocol.sv:849$45_Y
1- 1
-1 1
.names $eq$protocol.sv:849$42_Y $or$protocol.sv:849$45_Y $and$protocol.sv:849$46_Y
11 1
.names io_AuxData_in[0] io_AuxData_out[0]
1 1
.names io_AuxData_in[1] io_AuxData_out[1]
1 1
.names io_Cache_in_0_Data[0] io_Cache_out_0_Data[0]
1 1
.names io_Cache_in_0_Data[1] io_Cache_out_0_Data[1]
1 1
.names io_Cache_in_0_State[0] io_Cache_out_0_State[0]
1 1
.names io_Cache_in_0_State[1] io_Cache_out_0_State[1]
1 1
.names io_Cache_in_1_Data[0] io_Cache_out_1_Data[0]
1 1
.names io_Cache_in_1_Data[1] io_Cache_out_1_Data[1]
1 1
.names io_Cache_in_1_State[0] io_Cache_out_1_State[0]
1 1
.names io_Cache_in_1_State[1] io_Cache_out_1_State[1]
1 1
.names io_Cache_in_2_Data[0] io_Cache_out_2_Data[0]
1 1
.names io_Cache_in_2_Data[1] io_Cache_out_2_Data[1]
1 1
.names io_Cache_in_2_State[0] io_Cache_out_2_State[0]
1 1
.names io_Cache_in_2_State[1] io_Cache_out_2_State[1]
1 1
.names io_Chan1_in_0_Cmd[0] io_Chan1_out_0_Cmd[0]
1 1
.names io_Chan1_in_0_Cmd[1] io_Chan1_out_0_Cmd[1]
1 1
.names io_Chan1_in_0_Cmd[2] io_Chan1_out_0_Cmd[2]
1 1
.names io_Chan1_in_0_Data[0] io_Chan1_out_0_Data[0]
1 1
.names io_Chan1_in_0_Data[1] io_Chan1_out_0_Data[1]
1 1
.names io_Chan1_in_1_Cmd[0] io_Chan1_out_1_Cmd[0]
1 1
.names io_Chan1_in_1_Cmd[1] io_Chan1_out_1_Cmd[1]
1 1
.names io_Chan1_in_1_Cmd[2] io_Chan1_out_1_Cmd[2]
1 1
.names io_Chan1_in_1_Data[0] io_Chan1_out_1_Data[0]
1 1
.names io_Chan1_in_1_Data[1] io_Chan1_out_1_Data[1]
1 1
.names io_Chan1_in_2_Data[0] io_Chan1_out_2_Data[0]
1 1
.names io_Chan1_in_2_Data[1] io_Chan1_out_2_Data[1]
1 1
.names io_Chan2_in_0_Cmd[0] io_Chan2_out_0_Cmd[0]
1 1
.names io_Chan2_in_0_Cmd[1] io_Chan2_out_0_Cmd[1]
1 1
.names io_Chan2_in_0_Cmd[2] io_Chan2_out_0_Cmd[2]
1 1
.names io_Chan2_in_0_Data[0] io_Chan2_out_0_Data[0]
1 1
.names io_Chan2_in_0_Data[1] io_Chan2_out_0_Data[1]
1 1
.names io_Chan2_in_1_Cmd[0] io_Chan2_out_1_Cmd[0]
1 1
.names io_Chan2_in_1_Cmd[1] io_Chan2_out_1_Cmd[1]
1 1
.names io_Chan2_in_1_Cmd[2] io_Chan2_out_1_Cmd[2]
1 1
.names io_Chan2_in_1_Data[0] io_Chan2_out_1_Data[0]
1 1
.names io_Chan2_in_1_Data[1] io_Chan2_out_1_Data[1]
1 1
.names io_Chan2_in_2_Cmd[0] io_Chan2_out_2_Cmd[0]
1 1
.names io_Chan2_in_2_Cmd[1] io_Chan2_out_2_Cmd[1]
1 1
.names io_Chan2_in_2_Cmd[2] io_Chan2_out_2_Cmd[2]
1 1
.names io_Chan2_in_2_Data[0] io_Chan2_out_2_Data[0]
1 1
.names io_Chan2_in_2_Data[1] io_Chan2_out_2_Data[1]
1 1
.names io_Chan3_in_0_Cmd[0] io_Chan3_out_0_Cmd[0]
1 1
.names io_Chan3_in_0_Cmd[1] io_Chan3_out_0_Cmd[1]
1 1
.names io_Chan3_in_0_Cmd[2] io_Chan3_out_0_Cmd[2]
1 1
.names io_Chan3_in_0_Data[0] io_Chan3_out_0_Data[0]
1 1
.names io_Chan3_in_0_Data[1] io_Chan3_out_0_Data[1]
1 1
.names io_Chan3_in_1_Cmd[0] io_Chan3_out_1_Cmd[0]
1 1
.names io_Chan3_in_1_Cmd[1] io_Chan3_out_1_Cmd[1]
1 1
.names io_Chan3_in_1_Cmd[2] io_Chan3_out_1_Cmd[2]
1 1
.names io_Chan3_in_1_Data[0] io_Chan3_out_1_Data[0]
1 1
.names io_Chan3_in_1_Data[1] io_Chan3_out_1_Data[1]
1 1
.names io_Chan3_in_2_Cmd[0] io_Chan3_out_2_Cmd[0]
1 1
.names io_Chan3_in_2_Cmd[1] io_Chan3_out_2_Cmd[1]
1 1
.names io_Chan3_in_2_Cmd[2] io_Chan3_out_2_Cmd[2]
1 1
.names io_Chan3_in_2_Data[0] io_Chan3_out_2_Data[0]
1 1
.names io_Chan3_in_2_Data[1] io_Chan3_out_2_Data[1]
1 1
.names io_CurCmd_in[0] io_CurCmd_out[0]
1 1
.names io_CurCmd_in[1] io_CurCmd_out[1]
1 1
.names io_CurCmd_in[2] io_CurCmd_out[2]
1 1
.names io_CurPtr_in[0] io_CurPtr_out[0]
1 1
.names io_CurPtr_in[1] io_CurPtr_out[1]
1 1
.names io_ExGntd_in io_ExGntd_out
1 1
.names io_InvSet_in_0 io_InvSet_out_0
1 1
.names io_InvSet_in_1 io_InvSet_out_1
1 1
.names io_InvSet_in_2 io_InvSet_out_2
1 1
.names io_MemData_in[0] io_MemData_out[0]
1 1
.names io_MemData_in[1] io_MemData_out[1]
1 1
.names io_ShrSet_in_0 io_ShrSet_out_0
1 1
.names io_ShrSet_in_1 io_ShrSet_out_1
1 1
.names io_ShrSet_in_2 io_ShrSet_out_2
1 1
.end

.model SendReqS
.inputs io_en_r io_Cache_in_0_State[0] io_Cache_in_0_State[1] io_Cache_in_0_Data[0] io_Cache_in_0_Data[1] io_Cache_in_1_State[0] io_Cache_in_1_State[1] io_Cache_in_1_Data[0] io_Cache_in_1_Data[1] io_Cache_in_2_State[0] io_Cache_in_2_State[1] io_Cache_in_2_Data[0] io_Cache_in_2_Data[1] io_Chan1_in_0_Cmd[0] io_Chan1_in_0_Cmd[1] io_Chan1_in_0_Cmd[2] io_Chan1_in_0_Data[0] io_Chan1_in_0_Data[1] io_Chan1_in_1_Cmd[0] io_Chan1_in_1_Cmd[1] io_Chan1_in_1_Cmd[2] io_Chan1_in_1_Data[0] io_Chan1_in_1_Data[1] io_Chan1_in_2_Cmd[0] io_Chan1_in_2_Cmd[1] io_Chan1_in_2_Cmd[2] io_Chan1_in_2_Data[0] io_Chan1_in_2_Data[1] io_Chan2_in_0_Cmd[0] io_Chan2_in_0_Cmd[1] io_Chan2_in_0_Cmd[2] io_Chan2_in_0_Data[0] io_Chan2_in_0_Data[1] io_Chan2_in_1_Cmd[0] io_Chan2_in_1_Cmd[1] io_Chan2_in_1_Cmd[2] io_Chan2_in_1_Data[0] io_Chan2_in_1_Data[1] io_Chan2_in_2_Cmd[0] io_Chan2_in_2_Cmd[1] io_Chan2_in_2_Cmd[2] io_Chan2_in_2_Data[0] io_Chan2_in_2_Data[1] io_Chan3_in_0_Cmd[0] io_Chan3_in_0_Cmd[1] io_Chan3_in_0_Cmd[2] io_Chan3_in_0_Data[0] io_Chan3_in_0_Data[1] io_Chan3_in_1_Cmd[0] io_Chan3_in_1_Cmd[1] io_Chan3_in_1_Cmd[2] io_Chan3_in_1_Data[0] io_Chan3_in_1_Data[1] io_Chan3_in_2_Cmd[0] io_Chan3_in_2_Cmd[1] io_Chan3_in_2_Cmd[2] io_Chan3_in_2_Data[0] io_Chan3_in_2_Data[1] io_InvSet_in_0 io_InvSet_in_1 io_InvSet_in_2 io_ShrSet_in_0 io_ShrSet_in_1 io_ShrSet_in_2 io_ExGntd_in io_CurCmd_in[0] io_CurCmd_in[1] io_CurCmd_in[2] io_CurPtr_in[0] io_CurPtr_in[1] io_MemData_in[0] io_MemData_in[1] io_AuxData_in[0] io_AuxData_in[1]
.outputs io_Cache_out_0_State[0] io_Cache_out_0_State[1] io_Cache_out_0_Data[0] io_Cache_out_0_Data[1] io_Cache_out_1_State[0] io_Cache_out_1_State[1] io_Cache_out_1_Data[0] io_Cache_out_1_Data[1] io_Cache_out_2_State[0] io_Cache_out_2_State[1] io_Cache_out_2_Data[0] io_Cache_out_2_Data[1] io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1] io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1] io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1] io_InvSet_out_0 io_InvSet_out_1 io_InvSet_out_2 io_ShrSet_out_0 io_ShrSet_out_1 io_ShrSet_out_2 io_ExGntd_out io_CurCmd_out[0] io_CurCmd_out[1] io_CurCmd_out[2] io_CurPtr_out[0] io_CurPtr_out[1] io_MemData_out[0] io_MemData_out[1] io_AuxData_out[0] io_AuxData_out[1]
.names $false
.names $true
1
.names $undef
.names io_Chan1_in_1_Cmd[0] io_Chan1_in_1_Cmd[1] $auto$simplemap.cc:169:logic_reduce$4690
1- 1
-1 1
.names $auto$simplemap.cc:169:logic_reduce$4690 io_Chan1_in_1_Cmd[2] $auto$simplemap.cc:169:logic_reduce$4692
1- 1
-1 1
.names io_Cache_in_1_State[0] io_Cache_in_1_State[1] $auto$simplemap.cc:169:logic_reduce$4695
1- 1
-1 1
.names $auto$simplemap.cc:169:logic_reduce$4692 $eq$protocol.sv:518$25_Y
0 1
.names $auto$simplemap.cc:169:logic_reduce$4695 $eq$protocol.sv:518$26_Y
0 1
.names io_Chan1_in_1_Cmd[0] $true $and$protocol.sv:518$27_Y _GEN_0[0]
1-0 1
-11 1
.names io_Chan1_in_1_Cmd[1] $false $and$protocol.sv:518$27_Y _GEN_0[1]
1-0 1
-11 1
.names io_Chan1_in_1_Cmd[2] $false $and$protocol.sv:518$27_Y _GEN_0[2]
1-0 1
-11 1
.names io_Chan1_in_1_Cmd[0] _GEN_0[0] io_en_r io_Chan1_out_1_Cmd[0]
1-0 1
-11 1
.names io_Chan1_in_1_Cmd[1] _GEN_0[1] io_en_r io_Chan1_out_1_Cmd[1]
1-0 1
-11 1
.names io_Chan1_in_1_Cmd[2] _GEN_0[2] io_en_r io_Chan1_out_1_Cmd[2]
1-0 1
-11 1
.names $eq$protocol.sv:518$25_Y $eq$protocol.sv:518$26_Y $and$protocol.sv:518$27_Y
11 1
.names io_AuxData_in[0] io_AuxData_out[0]
1 1
.names io_AuxData_in[1] io_AuxData_out[1]
1 1
.names io_Cache_in_0_Data[0] io_Cache_out_0_Data[0]
1 1
.names io_Cache_in_0_Data[1] io_Cache_out_0_Data[1]
1 1
.names io_Cache_in_0_State[0] io_Cache_out_0_State[0]
1 1
.names io_Cache_in_0_State[1] io_Cache_out_0_State[1]
1 1
.names io_Cache_in_1_Data[0] io_Cache_out_1_Data[0]
1 1
.names io_Cache_in_1_Data[1] io_Cache_out_1_Data[1]
1 1
.names io_Cache_in_1_State[0] io_Cache_out_1_State[0]
1 1
.names io_Cache_in_1_State[1] io_Cache_out_1_State[1]
1 1
.names io_Cache_in_2_Data[0] io_Cache_out_2_Data[0]
1 1
.names io_Cache_in_2_Data[1] io_Cache_out_2_Data[1]
1 1
.names io_Cache_in_2_State[0] io_Cache_out_2_State[0]
1 1
.names io_Cache_in_2_State[1] io_Cache_out_2_State[1]
1 1
.names io_Chan1_in_0_Cmd[0] io_Chan1_out_0_Cmd[0]
1 1
.names io_Chan1_in_0_Cmd[1] io_Chan1_out_0_Cmd[1]
1 1
.names io_Chan1_in_0_Cmd[2] io_Chan1_out_0_Cmd[2]
1 1
.names io_Chan1_in_0_Data[0] io_Chan1_out_0_Data[0]
1 1
.names io_Chan1_in_0_Data[1] io_Chan1_out_0_Data[1]
1 1
.names io_Chan1_in_1_Data[0] io_Chan1_out_1_Data[0]
1 1
.names io_Chan1_in_1_Data[1] io_Chan1_out_1_Data[1]
1 1
.names io_Chan1_in_2_Cmd[0] io_Chan1_out_2_Cmd[0]
1 1
.names io_Chan1_in_2_Cmd[1] io_Chan1_out_2_Cmd[1]
1 1
.names io_Chan1_in_2_Cmd[2] io_Chan1_out_2_Cmd[2]
1 1
.names io_Chan1_in_2_Data[0] io_Chan1_out_2_Data[0]
1 1
.names io_Chan1_in_2_Data[1] io_Chan1_out_2_Data[1]
1 1
.names io_Chan2_in_0_Cmd[0] io_Chan2_out_0_Cmd[0]
1 1
.names io_Chan2_in_0_Cmd[1] io_Chan2_out_0_Cmd[1]
1 1
.names io_Chan2_in_0_Cmd[2] io_Chan2_out_0_Cmd[2]
1 1
.names io_Chan2_in_0_Data[0] io_Chan2_out_0_Data[0]
1 1
.names io_Chan2_in_0_Data[1] io_Chan2_out_0_Data[1]
1 1
.names io_Chan2_in_1_Cmd[0] io_Chan2_out_1_Cmd[0]
1 1
.names io_Chan2_in_1_Cmd[1] io_Chan2_out_1_Cmd[1]
1 1
.names io_Chan2_in_1_Cmd[2] io_Chan2_out_1_Cmd[2]
1 1
.names io_Chan2_in_1_Data[0] io_Chan2_out_1_Data[0]
1 1
.names io_Chan2_in_1_Data[1] io_Chan2_out_1_Data[1]
1 1
.names io_Chan2_in_2_Cmd[0] io_Chan2_out_2_Cmd[0]
1 1
.names io_Chan2_in_2_Cmd[1] io_Chan2_out_2_Cmd[1]
1 1
.names io_Chan2_in_2_Cmd[2] io_Chan2_out_2_Cmd[2]
1 1
.names io_Chan2_in_2_Data[0] io_Chan2_out_2_Data[0]
1 1
.names io_Chan2_in_2_Data[1] io_Chan2_out_2_Data[1]
1 1
.names io_Chan3_in_0_Cmd[0] io_Chan3_out_0_Cmd[0]
1 1
.names io_Chan3_in_0_Cmd[1] io_Chan3_out_0_Cmd[1]
1 1
.names io_Chan3_in_0_Cmd[2] io_Chan3_out_0_Cmd[2]
1 1
.names io_Chan3_in_0_Data[0] io_Chan3_out_0_Data[0]
1 1
.names io_Chan3_in_0_Data[1] io_Chan3_out_0_Data[1]
1 1
.names io_Chan3_in_1_Cmd[0] io_Chan3_out_1_Cmd[0]
1 1
.names io_Chan3_in_1_Cmd[1] io_Chan3_out_1_Cmd[1]
1 1
.names io_Chan3_in_1_Cmd[2] io_Chan3_out_1_Cmd[2]
1 1
.names io_Chan3_in_1_Data[0] io_Chan3_out_1_Data[0]
1 1
.names io_Chan3_in_1_Data[1] io_Chan3_out_1_Data[1]
1 1
.names io_Chan3_in_2_Cmd[0] io_Chan3_out_2_Cmd[0]
1 1
.names io_Chan3_in_2_Cmd[1] io_Chan3_out_2_Cmd[1]
1 1
.names io_Chan3_in_2_Cmd[2] io_Chan3_out_2_Cmd[2]
1 1
.names io_Chan3_in_2_Data[0] io_Chan3_out_2_Data[0]
1 1
.names io_Chan3_in_2_Data[1] io_Chan3_out_2_Data[1]
1 1
.names io_CurCmd_in[0] io_CurCmd_out[0]
1 1
.names io_CurCmd_in[1] io_CurCmd_out[1]
1 1
.names io_CurCmd_in[2] io_CurCmd_out[2]
1 1
.names io_CurPtr_in[0] io_CurPtr_out[0]
1 1
.names io_CurPtr_in[1] io_CurPtr_out[1]
1 1
.names io_ExGntd_in io_ExGntd_out
1 1
.names io_InvSet_in_0 io_InvSet_out_0
1 1
.names io_InvSet_in_1 io_InvSet_out_1
1 1
.names io_InvSet_in_2 io_InvSet_out_2
1 1
.names io_MemData_in[0] io_MemData_out[0]
1 1
.names io_MemData_in[1] io_MemData_out[1]
1 1
.names io_ShrSet_in_0 io_ShrSet_out_0
1 1
.names io_ShrSet_in_1 io_ShrSet_out_1
1 1
.names io_ShrSet_in_2 io_ShrSet_out_2
1 1
.end

.model SendReqS_1
.inputs io_en_r io_Cache_in_0_State[0] io_Cache_in_0_State[1] io_Cache_in_0_Data[0] io_Cache_in_0_Data[1] io_Cache_in_1_State[0] io_Cache_in_1_State[1] io_Cache_in_1_Data[0] io_Cache_in_1_Data[1] io_Cache_in_2_State[0] io_Cache_in_2_State[1] io_Cache_in_2_Data[0] io_Cache_in_2_Data[1] io_Chan1_in_0_Cmd[0] io_Chan1_in_0_Cmd[1] io_Chan1_in_0_Cmd[2] io_Chan1_in_0_Data[0] io_Chan1_in_0_Data[1] io_Chan1_in_1_Cmd[0] io_Chan1_in_1_Cmd[1] io_Chan1_in_1_Cmd[2] io_Chan1_in_1_Data[0] io_Chan1_in_1_Data[1] io_Chan1_in_2_Cmd[0] io_Chan1_in_2_Cmd[1] io_Chan1_in_2_Cmd[2] io_Chan1_in_2_Data[0] io_Chan1_in_2_Data[1] io_Chan2_in_0_Cmd[0] io_Chan2_in_0_Cmd[1] io_Chan2_in_0_Cmd[2] io_Chan2_in_0_Data[0] io_Chan2_in_0_Data[1] io_Chan2_in_1_Cmd[0] io_Chan2_in_1_Cmd[1] io_Chan2_in_1_Cmd[2] io_Chan2_in_1_Data[0] io_Chan2_in_1_Data[1] io_Chan2_in_2_Cmd[0] io_Chan2_in_2_Cmd[1] io_Chan2_in_2_Cmd[2] io_Chan2_in_2_Data[0] io_Chan2_in_2_Data[1] io_Chan3_in_0_Cmd[0] io_Chan3_in_0_Cmd[1] io_Chan3_in_0_Cmd[2] io_Chan3_in_0_Data[0] io_Chan3_in_0_Data[1] io_Chan3_in_1_Cmd[0] io_Chan3_in_1_Cmd[1] io_Chan3_in_1_Cmd[2] io_Chan3_in_1_Data[0] io_Chan3_in_1_Data[1] io_Chan3_in_2_Cmd[0] io_Chan3_in_2_Cmd[1] io_Chan3_in_2_Cmd[2] io_Chan3_in_2_Data[0] io_Chan3_in_2_Data[1] io_InvSet_in_0 io_InvSet_in_1 io_InvSet_in_2 io_ShrSet_in_0 io_ShrSet_in_1 io_ShrSet_in_2 io_ExGntd_in io_CurCmd_in[0] io_CurCmd_in[1] io_CurCmd_in[2] io_CurPtr_in[0] io_CurPtr_in[1] io_MemData_in[0] io_MemData_in[1] io_AuxData_in[0] io_AuxData_in[1]
.outputs io_Cache_out_0_State[0] io_Cache_out_0_State[1] io_Cache_out_0_Data[0] io_Cache_out_0_Data[1] io_Cache_out_1_State[0] io_Cache_out_1_State[1] io_Cache_out_1_Data[0] io_Cache_out_1_Data[1] io_Cache_out_2_State[0] io_Cache_out_2_State[1] io_Cache_out_2_Data[0] io_Cache_out_2_Data[1] io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1] io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1] io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1] io_InvSet_out_0 io_InvSet_out_1 io_InvSet_out_2 io_ShrSet_out_0 io_ShrSet_out_1 io_ShrSet_out_2 io_ExGntd_out io_CurCmd_out[0] io_CurCmd_out[1] io_CurCmd_out[2] io_CurPtr_out[0] io_CurPtr_out[1] io_MemData_out[0] io_MemData_out[1] io_AuxData_out[0] io_AuxData_out[1]
.names $false
.names $true
1
.names $undef
.names io_Chan1_in_2_Cmd[0] io_Chan1_in_2_Cmd[1] $auto$simplemap.cc:169:logic_reduce$4675
1- 1
-1 1
.names $auto$simplemap.cc:169:logic_reduce$4675 io_Chan1_in_2_Cmd[2] $auto$simplemap.cc:169:logic_reduce$4677
1- 1
-1 1
.names io_Cache_in_2_State[0] io_Cache_in_2_State[1] $auto$simplemap.cc:169:logic_reduce$4680
1- 1
-1 1
.names $auto$simplemap.cc:169:logic_reduce$4677 $eq$protocol.sv:628$30_Y
0 1
.names $auto$simplemap.cc:169:logic_reduce$4680 $eq$protocol.sv:628$31_Y
0 1
.names io_Chan1_in_2_Cmd[0] $true $and$protocol.sv:628$32_Y _GEN_0[0]
1-0 1
-11 1
.names io_Chan1_in_2_Cmd[1] $false $and$protocol.sv:628$32_Y _GEN_0[1]
1-0 1
-11 1
.names io_Chan1_in_2_Cmd[2] $false $and$protocol.sv:628$32_Y _GEN_0[2]
1-0 1
-11 1
.names io_Chan1_in_2_Cmd[0] _GEN_0[0] io_en_r io_Chan1_out_2_Cmd[0]
1-0 1
-11 1
.names io_Chan1_in_2_Cmd[1] _GEN_0[1] io_en_r io_Chan1_out_2_Cmd[1]
1-0 1
-11 1
.names io_Chan1_in_2_Cmd[2] _GEN_0[2] io_en_r io_Chan1_out_2_Cmd[2]
1-0 1
-11 1
.names $eq$protocol.sv:628$30_Y $eq$protocol.sv:628$31_Y $and$protocol.sv:628$32_Y
11 1
.names io_AuxData_in[0] io_AuxData_out[0]
1 1
.names io_AuxData_in[1] io_AuxData_out[1]
1 1
.names io_Cache_in_0_Data[0] io_Cache_out_0_Data[0]
1 1
.names io_Cache_in_0_Data[1] io_Cache_out_0_Data[1]
1 1
.names io_Cache_in_0_State[0] io_Cache_out_0_State[0]
1 1
.names io_Cache_in_0_State[1] io_Cache_out_0_State[1]
1 1
.names io_Cache_in_1_Data[0] io_Cache_out_1_Data[0]
1 1
.names io_Cache_in_1_Data[1] io_Cache_out_1_Data[1]
1 1
.names io_Cache_in_1_State[0] io_Cache_out_1_State[0]
1 1
.names io_Cache_in_1_State[1] io_Cache_out_1_State[1]
1 1
.names io_Cache_in_2_Data[0] io_Cache_out_2_Data[0]
1 1
.names io_Cache_in_2_Data[1] io_Cache_out_2_Data[1]
1 1
.names io_Cache_in_2_State[0] io_Cache_out_2_State[0]
1 1
.names io_Cache_in_2_State[1] io_Cache_out_2_State[1]
1 1
.names io_Chan1_in_0_Cmd[0] io_Chan1_out_0_Cmd[0]
1 1
.names io_Chan1_in_0_Cmd[1] io_Chan1_out_0_Cmd[1]
1 1
.names io_Chan1_in_0_Cmd[2] io_Chan1_out_0_Cmd[2]
1 1
.names io_Chan1_in_0_Data[0] io_Chan1_out_0_Data[0]
1 1
.names io_Chan1_in_0_Data[1] io_Chan1_out_0_Data[1]
1 1
.names io_Chan1_in_1_Cmd[0] io_Chan1_out_1_Cmd[0]
1 1
.names io_Chan1_in_1_Cmd[1] io_Chan1_out_1_Cmd[1]
1 1
.names io_Chan1_in_1_Cmd[2] io_Chan1_out_1_Cmd[2]
1 1
.names io_Chan1_in_1_Data[0] io_Chan1_out_1_Data[0]
1 1
.names io_Chan1_in_1_Data[1] io_Chan1_out_1_Data[1]
1 1
.names io_Chan1_in_2_Data[0] io_Chan1_out_2_Data[0]
1 1
.names io_Chan1_in_2_Data[1] io_Chan1_out_2_Data[1]
1 1
.names io_Chan2_in_0_Cmd[0] io_Chan2_out_0_Cmd[0]
1 1
.names io_Chan2_in_0_Cmd[1] io_Chan2_out_0_Cmd[1]
1 1
.names io_Chan2_in_0_Cmd[2] io_Chan2_out_0_Cmd[2]
1 1
.names io_Chan2_in_0_Data[0] io_Chan2_out_0_Data[0]
1 1
.names io_Chan2_in_0_Data[1] io_Chan2_out_0_Data[1]
1 1
.names io_Chan2_in_1_Cmd[0] io_Chan2_out_1_Cmd[0]
1 1
.names io_Chan2_in_1_Cmd[1] io_Chan2_out_1_Cmd[1]
1 1
.names io_Chan2_in_1_Cmd[2] io_Chan2_out_1_Cmd[2]
1 1
.names io_Chan2_in_1_Data[0] io_Chan2_out_1_Data[0]
1 1
.names io_Chan2_in_1_Data[1] io_Chan2_out_1_Data[1]
1 1
.names io_Chan2_in_2_Cmd[0] io_Chan2_out_2_Cmd[0]
1 1
.names io_Chan2_in_2_Cmd[1] io_Chan2_out_2_Cmd[1]
1 1
.names io_Chan2_in_2_Cmd[2] io_Chan2_out_2_Cmd[2]
1 1
.names io_Chan2_in_2_Data[0] io_Chan2_out_2_Data[0]
1 1
.names io_Chan2_in_2_Data[1] io_Chan2_out_2_Data[1]
1 1
.names io_Chan3_in_0_Cmd[0] io_Chan3_out_0_Cmd[0]
1 1
.names io_Chan3_in_0_Cmd[1] io_Chan3_out_0_Cmd[1]
1 1
.names io_Chan3_in_0_Cmd[2] io_Chan3_out_0_Cmd[2]
1 1
.names io_Chan3_in_0_Data[0] io_Chan3_out_0_Data[0]
1 1
.names io_Chan3_in_0_Data[1] io_Chan3_out_0_Data[1]
1 1
.names io_Chan3_in_1_Cmd[0] io_Chan3_out_1_Cmd[0]
1 1
.names io_Chan3_in_1_Cmd[1] io_Chan3_out_1_Cmd[1]
1 1
.names io_Chan3_in_1_Cmd[2] io_Chan3_out_1_Cmd[2]
1 1
.names io_Chan3_in_1_Data[0] io_Chan3_out_1_Data[0]
1 1
.names io_Chan3_in_1_Data[1] io_Chan3_out_1_Data[1]
1 1
.names io_Chan3_in_2_Cmd[0] io_Chan3_out_2_Cmd[0]
1 1
.names io_Chan3_in_2_Cmd[1] io_Chan3_out_2_Cmd[1]
1 1
.names io_Chan3_in_2_Cmd[2] io_Chan3_out_2_Cmd[2]
1 1
.names io_Chan3_in_2_Data[0] io_Chan3_out_2_Data[0]
1 1
.names io_Chan3_in_2_Data[1] io_Chan3_out_2_Data[1]
1 1
.names io_CurCmd_in[0] io_CurCmd_out[0]
1 1
.names io_CurCmd_in[1] io_CurCmd_out[1]
1 1
.names io_CurCmd_in[2] io_CurCmd_out[2]
1 1
.names io_CurPtr_in[0] io_CurPtr_out[0]
1 1
.names io_CurPtr_in[1] io_CurPtr_out[1]
1 1
.names io_ExGntd_in io_ExGntd_out
1 1
.names io_InvSet_in_0 io_InvSet_out_0
1 1
.names io_InvSet_in_1 io_InvSet_out_1
1 1
.names io_InvSet_in_2 io_InvSet_out_2
1 1
.names io_MemData_in[0] io_MemData_out[0]
1 1
.names io_MemData_in[1] io_MemData_out[1]
1 1
.names io_ShrSet_in_0 io_ShrSet_out_0
1 1
.names io_ShrSet_in_1 io_ShrSet_out_1
1 1
.names io_ShrSet_in_2 io_ShrSet_out_2
1 1
.end

.model Store
.inputs io_en_r io_Cache_in_0_State[0] io_Cache_in_0_State[1] io_Cache_in_0_Data[0] io_Cache_in_0_Data[1] io_Cache_in_1_State[0] io_Cache_in_1_State[1] io_Cache_in_1_Data[0] io_Cache_in_1_Data[1] io_Cache_in_2_State[0] io_Cache_in_2_State[1] io_Cache_in_2_Data[0] io_Cache_in_2_Data[1] io_Chan1_in_0_Cmd[0] io_Chan1_in_0_Cmd[1] io_Chan1_in_0_Cmd[2] io_Chan1_in_0_Data[0] io_Chan1_in_0_Data[1] io_Chan1_in_1_Cmd[0] io_Chan1_in_1_Cmd[1] io_Chan1_in_1_Cmd[2] io_Chan1_in_1_Data[0] io_Chan1_in_1_Data[1] io_Chan1_in_2_Cmd[0] io_Chan1_in_2_Cmd[1] io_Chan1_in_2_Cmd[2] io_Chan1_in_2_Data[0] io_Chan1_in_2_Data[1] io_Chan2_in_0_Cmd[0] io_Chan2_in_0_Cmd[1] io_Chan2_in_0_Cmd[2] io_Chan2_in_0_Data[0] io_Chan2_in_0_Data[1] io_Chan2_in_1_Cmd[0] io_Chan2_in_1_Cmd[1] io_Chan2_in_1_Cmd[2] io_Chan2_in_1_Data[0] io_Chan2_in_1_Data[1] io_Chan2_in_2_Cmd[0] io_Chan2_in_2_Cmd[1] io_Chan2_in_2_Cmd[2] io_Chan2_in_2_Data[0] io_Chan2_in_2_Data[1] io_Chan3_in_0_Cmd[0] io_Chan3_in_0_Cmd[1] io_Chan3_in_0_Cmd[2] io_Chan3_in_0_Data[0] io_Chan3_in_0_Data[1] io_Chan3_in_1_Cmd[0] io_Chan3_in_1_Cmd[1] io_Chan3_in_1_Cmd[2] io_Chan3_in_1_Data[0] io_Chan3_in_1_Data[1] io_Chan3_in_2_Cmd[0] io_Chan3_in_2_Cmd[1] io_Chan3_in_2_Cmd[2] io_Chan3_in_2_Data[0] io_Chan3_in_2_Data[1] io_InvSet_in_0 io_InvSet_in_1 io_InvSet_in_2 io_ShrSet_in_0 io_ShrSet_in_1 io_ShrSet_in_2 io_ExGntd_in io_CurCmd_in[0] io_CurCmd_in[1] io_CurCmd_in[2] io_CurPtr_in[0] io_CurPtr_in[1] io_MemData_in[0] io_MemData_in[1] io_AuxData_in[0] io_AuxData_in[1]
.outputs io_Cache_out_0_State[0] io_Cache_out_0_State[1] io_Cache_out_0_Data[0] io_Cache_out_0_Data[1] io_Cache_out_1_State[0] io_Cache_out_1_State[1] io_Cache_out_1_Data[0] io_Cache_out_1_Data[1] io_Cache_out_2_State[0] io_Cache_out_2_State[1] io_Cache_out_2_Data[0] io_Cache_out_2_Data[1] io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1] io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1] io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1] io_InvSet_out_0 io_InvSet_out_1 io_InvSet_out_2 io_ShrSet_out_0 io_ShrSet_out_1 io_ShrSet_out_2 io_ExGntd_out io_CurCmd_out[0] io_CurCmd_out[1] io_CurCmd_out[2] io_CurPtr_out[0] io_CurPtr_out[1] io_MemData_out[0] io_MemData_out[1] io_AuxData_out[0] io_AuxData_out[1]
.names $false
.names $true
1
.names $undef
.names io_Cache_in_1_State[1] $auto$rtlil.cc:2542:NotGate$5438
0 1
.names io_Cache_in_1_State[0] $auto$rtlil.cc:2542:NotGate$5438 $auto$simplemap.cc:257:simplemap_eqne$4663
1- 1
-1 1
.names $true io_Cache_in_1_Data[0] $auto$simplemap.cc:257:simplemap_eqne$4663 _GEN_0[0]
1-0 1
-11 1
.names $false io_Cache_in_1_Data[1] $auto$simplemap.cc:257:simplemap_eqne$4663 _GEN_0[1]
1-0 1
-11 1
.names $true io_AuxData_in[0] $auto$simplemap.cc:257:simplemap_eqne$4663 _GEN_1[0]
1-0 1
-11 1
.names $false io_AuxData_in[1] $auto$simplemap.cc:257:simplemap_eqne$4663 _GEN_1[1]
1-0 1
-11 1
.names io_Cache_in_1_Data[0] _GEN_0[0] io_en_r io_Cache_out_1_Data[0]
1-0 1
-11 1
.names io_Cache_in_1_Data[1] _GEN_0[1] io_en_r io_Cache_out_1_Data[1]
1-0 1
-11 1
.names io_AuxData_in[0] _GEN_1[0] io_en_r io_AuxData_out[0]
1-0 1
-11 1
.names io_AuxData_in[1] _GEN_1[1] io_en_r io_AuxData_out[1]
1-0 1
-11 1
.names io_Cache_in_0_Data[0] io_Cache_out_0_Data[0]
1 1
.names io_Cache_in_0_Data[1] io_Cache_out_0_Data[1]
1 1
.names io_Cache_in_0_State[0] io_Cache_out_0_State[0]
1 1
.names io_Cache_in_0_State[1] io_Cache_out_0_State[1]
1 1
.names io_Cache_in_1_State[0] io_Cache_out_1_State[0]
1 1
.names io_Cache_in_1_State[1] io_Cache_out_1_State[1]
1 1
.names io_Cache_in_2_Data[0] io_Cache_out_2_Data[0]
1 1
.names io_Cache_in_2_Data[1] io_Cache_out_2_Data[1]
1 1
.names io_Cache_in_2_State[0] io_Cache_out_2_State[0]
1 1
.names io_Cache_in_2_State[1] io_Cache_out_2_State[1]
1 1
.names io_Chan1_in_0_Cmd[0] io_Chan1_out_0_Cmd[0]
1 1
.names io_Chan1_in_0_Cmd[1] io_Chan1_out_0_Cmd[1]
1 1
.names io_Chan1_in_0_Cmd[2] io_Chan1_out_0_Cmd[2]
1 1
.names io_Chan1_in_0_Data[0] io_Chan1_out_0_Data[0]
1 1
.names io_Chan1_in_0_Data[1] io_Chan1_out_0_Data[1]
1 1
.names io_Chan1_in_1_Cmd[0] io_Chan1_out_1_Cmd[0]
1 1
.names io_Chan1_in_1_Cmd[1] io_Chan1_out_1_Cmd[1]
1 1
.names io_Chan1_in_1_Cmd[2] io_Chan1_out_1_Cmd[2]
1 1
.names io_Chan1_in_1_Data[0] io_Chan1_out_1_Data[0]
1 1
.names io_Chan1_in_1_Data[1] io_Chan1_out_1_Data[1]
1 1
.names io_Chan1_in_2_Cmd[0] io_Chan1_out_2_Cmd[0]
1 1
.names io_Chan1_in_2_Cmd[1] io_Chan1_out_2_Cmd[1]
1 1
.names io_Chan1_in_2_Cmd[2] io_Chan1_out_2_Cmd[2]
1 1
.names io_Chan1_in_2_Data[0] io_Chan1_out_2_Data[0]
1 1
.names io_Chan1_in_2_Data[1] io_Chan1_out_2_Data[1]
1 1
.names io_Chan2_in_0_Cmd[0] io_Chan2_out_0_Cmd[0]
1 1
.names io_Chan2_in_0_Cmd[1] io_Chan2_out_0_Cmd[1]
1 1
.names io_Chan2_in_0_Cmd[2] io_Chan2_out_0_Cmd[2]
1 1
.names io_Chan2_in_0_Data[0] io_Chan2_out_0_Data[0]
1 1
.names io_Chan2_in_0_Data[1] io_Chan2_out_0_Data[1]
1 1
.names io_Chan2_in_1_Cmd[0] io_Chan2_out_1_Cmd[0]
1 1
.names io_Chan2_in_1_Cmd[1] io_Chan2_out_1_Cmd[1]
1 1
.names io_Chan2_in_1_Cmd[2] io_Chan2_out_1_Cmd[2]
1 1
.names io_Chan2_in_1_Data[0] io_Chan2_out_1_Data[0]
1 1
.names io_Chan2_in_1_Data[1] io_Chan2_out_1_Data[1]
1 1
.names io_Chan2_in_2_Cmd[0] io_Chan2_out_2_Cmd[0]
1 1
.names io_Chan2_in_2_Cmd[1] io_Chan2_out_2_Cmd[1]
1 1
.names io_Chan2_in_2_Cmd[2] io_Chan2_out_2_Cmd[2]
1 1
.names io_Chan2_in_2_Data[0] io_Chan2_out_2_Data[0]
1 1
.names io_Chan2_in_2_Data[1] io_Chan2_out_2_Data[1]
1 1
.names io_Chan3_in_0_Cmd[0] io_Chan3_out_0_Cmd[0]
1 1
.names io_Chan3_in_0_Cmd[1] io_Chan3_out_0_Cmd[1]
1 1
.names io_Chan3_in_0_Cmd[2] io_Chan3_out_0_Cmd[2]
1 1
.names io_Chan3_in_0_Data[0] io_Chan3_out_0_Data[0]
1 1
.names io_Chan3_in_0_Data[1] io_Chan3_out_0_Data[1]
1 1
.names io_Chan3_in_1_Cmd[0] io_Chan3_out_1_Cmd[0]
1 1
.names io_Chan3_in_1_Cmd[1] io_Chan3_out_1_Cmd[1]
1 1
.names io_Chan3_in_1_Cmd[2] io_Chan3_out_1_Cmd[2]
1 1
.names io_Chan3_in_1_Data[0] io_Chan3_out_1_Data[0]
1 1
.names io_Chan3_in_1_Data[1] io_Chan3_out_1_Data[1]
1 1
.names io_Chan3_in_2_Cmd[0] io_Chan3_out_2_Cmd[0]
1 1
.names io_Chan3_in_2_Cmd[1] io_Chan3_out_2_Cmd[1]
1 1
.names io_Chan3_in_2_Cmd[2] io_Chan3_out_2_Cmd[2]
1 1
.names io_Chan3_in_2_Data[0] io_Chan3_out_2_Data[0]
1 1
.names io_Chan3_in_2_Data[1] io_Chan3_out_2_Data[1]
1 1
.names io_CurCmd_in[0] io_CurCmd_out[0]
1 1
.names io_CurCmd_in[1] io_CurCmd_out[1]
1 1
.names io_CurCmd_in[2] io_CurCmd_out[2]
1 1
.names io_CurPtr_in[0] io_CurPtr_out[0]
1 1
.names io_CurPtr_in[1] io_CurPtr_out[1]
1 1
.names io_ExGntd_in io_ExGntd_out
1 1
.names io_InvSet_in_0 io_InvSet_out_0
1 1
.names io_InvSet_in_1 io_InvSet_out_1
1 1
.names io_InvSet_in_2 io_InvSet_out_2
1 1
.names io_MemData_in[0] io_MemData_out[0]
1 1
.names io_MemData_in[1] io_MemData_out[1]
1 1
.names io_ShrSet_in_0 io_ShrSet_out_0
1 1
.names io_ShrSet_in_1 io_ShrSet_out_1
1 1
.names io_ShrSet_in_2 io_ShrSet_out_2
1 1
.end

.model Store_1
.inputs io_en_r io_Cache_in_0_State[0] io_Cache_in_0_State[1] io_Cache_in_0_Data[0] io_Cache_in_0_Data[1] io_Cache_in_1_State[0] io_Cache_in_1_State[1] io_Cache_in_1_Data[0] io_Cache_in_1_Data[1] io_Cache_in_2_State[0] io_Cache_in_2_State[1] io_Cache_in_2_Data[0] io_Cache_in_2_Data[1] io_Chan1_in_0_Cmd[0] io_Chan1_in_0_Cmd[1] io_Chan1_in_0_Cmd[2] io_Chan1_in_0_Data[0] io_Chan1_in_0_Data[1] io_Chan1_in_1_Cmd[0] io_Chan1_in_1_Cmd[1] io_Chan1_in_1_Cmd[2] io_Chan1_in_1_Data[0] io_Chan1_in_1_Data[1] io_Chan1_in_2_Cmd[0] io_Chan1_in_2_Cmd[1] io_Chan1_in_2_Cmd[2] io_Chan1_in_2_Data[0] io_Chan1_in_2_Data[1] io_Chan2_in_0_Cmd[0] io_Chan2_in_0_Cmd[1] io_Chan2_in_0_Cmd[2] io_Chan2_in_0_Data[0] io_Chan2_in_0_Data[1] io_Chan2_in_1_Cmd[0] io_Chan2_in_1_Cmd[1] io_Chan2_in_1_Cmd[2] io_Chan2_in_1_Data[0] io_Chan2_in_1_Data[1] io_Chan2_in_2_Cmd[0] io_Chan2_in_2_Cmd[1] io_Chan2_in_2_Cmd[2] io_Chan2_in_2_Data[0] io_Chan2_in_2_Data[1] io_Chan3_in_0_Cmd[0] io_Chan3_in_0_Cmd[1] io_Chan3_in_0_Cmd[2] io_Chan3_in_0_Data[0] io_Chan3_in_0_Data[1] io_Chan3_in_1_Cmd[0] io_Chan3_in_1_Cmd[1] io_Chan3_in_1_Cmd[2] io_Chan3_in_1_Data[0] io_Chan3_in_1_Data[1] io_Chan3_in_2_Cmd[0] io_Chan3_in_2_Cmd[1] io_Chan3_in_2_Cmd[2] io_Chan3_in_2_Data[0] io_Chan3_in_2_Data[1] io_InvSet_in_0 io_InvSet_in_1 io_InvSet_in_2 io_ShrSet_in_0 io_ShrSet_in_1 io_ShrSet_in_2 io_ExGntd_in io_CurCmd_in[0] io_CurCmd_in[1] io_CurCmd_in[2] io_CurPtr_in[0] io_CurPtr_in[1] io_MemData_in[0] io_MemData_in[1] io_AuxData_in[0] io_AuxData_in[1]
.outputs io_Cache_out_0_State[0] io_Cache_out_0_State[1] io_Cache_out_0_Data[0] io_Cache_out_0_Data[1] io_Cache_out_1_State[0] io_Cache_out_1_State[1] io_Cache_out_1_Data[0] io_Cache_out_1_Data[1] io_Cache_out_2_State[0] io_Cache_out_2_State[1] io_Cache_out_2_Data[0] io_Cache_out_2_Data[1] io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1] io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1] io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1] io_InvSet_out_0 io_InvSet_out_1 io_InvSet_out_2 io_ShrSet_out_0 io_ShrSet_out_1 io_ShrSet_out_2 io_ExGntd_out io_CurCmd_out[0] io_CurCmd_out[1] io_CurCmd_out[2] io_CurPtr_out[0] io_CurPtr_out[1] io_MemData_out[0] io_MemData_out[1] io_AuxData_out[0] io_AuxData_out[1]
.names $false
.names $true
1
.names $undef
.names io_Cache_in_1_State[1] $auto$rtlil.cc:2542:NotGate$5440
0 1
.names io_Cache_in_1_State[0] $auto$rtlil.cc:2542:NotGate$5440 $auto$simplemap.cc:257:simplemap_eqne$4645
1- 1
-1 1
.names $false io_Cache_in_1_Data[0] $auto$simplemap.cc:257:simplemap_eqne$4645 _GEN_0[0]
1-0 1
-11 1
.names $true io_Cache_in_1_Data[1] $auto$simplemap.cc:257:simplemap_eqne$4645 _GEN_0[1]
1-0 1
-11 1
.names $false io_AuxData_in[0] $auto$simplemap.cc:257:simplemap_eqne$4645 _GEN_1[0]
1-0 1
-11 1
.names $true io_AuxData_in[1] $auto$simplemap.cc:257:simplemap_eqne$4645 _GEN_1[1]
1-0 1
-11 1
.names io_Cache_in_1_Data[0] _GEN_0[0] io_en_r io_Cache_out_1_Data[0]
1-0 1
-11 1
.names io_Cache_in_1_Data[1] _GEN_0[1] io_en_r io_Cache_out_1_Data[1]
1-0 1
-11 1
.names io_AuxData_in[0] _GEN_1[0] io_en_r io_AuxData_out[0]
1-0 1
-11 1
.names io_AuxData_in[1] _GEN_1[1] io_en_r io_AuxData_out[1]
1-0 1
-11 1
.names io_Cache_in_0_Data[0] io_Cache_out_0_Data[0]
1 1
.names io_Cache_in_0_Data[1] io_Cache_out_0_Data[1]
1 1
.names io_Cache_in_0_State[0] io_Cache_out_0_State[0]
1 1
.names io_Cache_in_0_State[1] io_Cache_out_0_State[1]
1 1
.names io_Cache_in_1_State[0] io_Cache_out_1_State[0]
1 1
.names io_Cache_in_1_State[1] io_Cache_out_1_State[1]
1 1
.names io_Cache_in_2_Data[0] io_Cache_out_2_Data[0]
1 1
.names io_Cache_in_2_Data[1] io_Cache_out_2_Data[1]
1 1
.names io_Cache_in_2_State[0] io_Cache_out_2_State[0]
1 1
.names io_Cache_in_2_State[1] io_Cache_out_2_State[1]
1 1
.names io_Chan1_in_0_Cmd[0] io_Chan1_out_0_Cmd[0]
1 1
.names io_Chan1_in_0_Cmd[1] io_Chan1_out_0_Cmd[1]
1 1
.names io_Chan1_in_0_Cmd[2] io_Chan1_out_0_Cmd[2]
1 1
.names io_Chan1_in_0_Data[0] io_Chan1_out_0_Data[0]
1 1
.names io_Chan1_in_0_Data[1] io_Chan1_out_0_Data[1]
1 1
.names io_Chan1_in_1_Cmd[0] io_Chan1_out_1_Cmd[0]
1 1
.names io_Chan1_in_1_Cmd[1] io_Chan1_out_1_Cmd[1]
1 1
.names io_Chan1_in_1_Cmd[2] io_Chan1_out_1_Cmd[2]
1 1
.names io_Chan1_in_1_Data[0] io_Chan1_out_1_Data[0]
1 1
.names io_Chan1_in_1_Data[1] io_Chan1_out_1_Data[1]
1 1
.names io_Chan1_in_2_Cmd[0] io_Chan1_out_2_Cmd[0]
1 1
.names io_Chan1_in_2_Cmd[1] io_Chan1_out_2_Cmd[1]
1 1
.names io_Chan1_in_2_Cmd[2] io_Chan1_out_2_Cmd[2]
1 1
.names io_Chan1_in_2_Data[0] io_Chan1_out_2_Data[0]
1 1
.names io_Chan1_in_2_Data[1] io_Chan1_out_2_Data[1]
1 1
.names io_Chan2_in_0_Cmd[0] io_Chan2_out_0_Cmd[0]
1 1
.names io_Chan2_in_0_Cmd[1] io_Chan2_out_0_Cmd[1]
1 1
.names io_Chan2_in_0_Cmd[2] io_Chan2_out_0_Cmd[2]
1 1
.names io_Chan2_in_0_Data[0] io_Chan2_out_0_Data[0]
1 1
.names io_Chan2_in_0_Data[1] io_Chan2_out_0_Data[1]
1 1
.names io_Chan2_in_1_Cmd[0] io_Chan2_out_1_Cmd[0]
1 1
.names io_Chan2_in_1_Cmd[1] io_Chan2_out_1_Cmd[1]
1 1
.names io_Chan2_in_1_Cmd[2] io_Chan2_out_1_Cmd[2]
1 1
.names io_Chan2_in_1_Data[0] io_Chan2_out_1_Data[0]
1 1
.names io_Chan2_in_1_Data[1] io_Chan2_out_1_Data[1]
1 1
.names io_Chan2_in_2_Cmd[0] io_Chan2_out_2_Cmd[0]
1 1
.names io_Chan2_in_2_Cmd[1] io_Chan2_out_2_Cmd[1]
1 1
.names io_Chan2_in_2_Cmd[2] io_Chan2_out_2_Cmd[2]
1 1
.names io_Chan2_in_2_Data[0] io_Chan2_out_2_Data[0]
1 1
.names io_Chan2_in_2_Data[1] io_Chan2_out_2_Data[1]
1 1
.names io_Chan3_in_0_Cmd[0] io_Chan3_out_0_Cmd[0]
1 1
.names io_Chan3_in_0_Cmd[1] io_Chan3_out_0_Cmd[1]
1 1
.names io_Chan3_in_0_Cmd[2] io_Chan3_out_0_Cmd[2]
1 1
.names io_Chan3_in_0_Data[0] io_Chan3_out_0_Data[0]
1 1
.names io_Chan3_in_0_Data[1] io_Chan3_out_0_Data[1]
1 1
.names io_Chan3_in_1_Cmd[0] io_Chan3_out_1_Cmd[0]
1 1
.names io_Chan3_in_1_Cmd[1] io_Chan3_out_1_Cmd[1]
1 1
.names io_Chan3_in_1_Cmd[2] io_Chan3_out_1_Cmd[2]
1 1
.names io_Chan3_in_1_Data[0] io_Chan3_out_1_Data[0]
1 1
.names io_Chan3_in_1_Data[1] io_Chan3_out_1_Data[1]
1 1
.names io_Chan3_in_2_Cmd[0] io_Chan3_out_2_Cmd[0]
1 1
.names io_Chan3_in_2_Cmd[1] io_Chan3_out_2_Cmd[1]
1 1
.names io_Chan3_in_2_Cmd[2] io_Chan3_out_2_Cmd[2]
1 1
.names io_Chan3_in_2_Data[0] io_Chan3_out_2_Data[0]
1 1
.names io_Chan3_in_2_Data[1] io_Chan3_out_2_Data[1]
1 1
.names io_CurCmd_in[0] io_CurCmd_out[0]
1 1
.names io_CurCmd_in[1] io_CurCmd_out[1]
1 1
.names io_CurCmd_in[2] io_CurCmd_out[2]
1 1
.names io_CurPtr_in[0] io_CurPtr_out[0]
1 1
.names io_CurPtr_in[1] io_CurPtr_out[1]
1 1
.names io_ExGntd_in io_ExGntd_out
1 1
.names io_InvSet_in_0 io_InvSet_out_0
1 1
.names io_InvSet_in_1 io_InvSet_out_1
1 1
.names io_InvSet_in_2 io_InvSet_out_2
1 1
.names io_MemData_in[0] io_MemData_out[0]
1 1
.names io_MemData_in[1] io_MemData_out[1]
1 1
.names io_ShrSet_in_0 io_ShrSet_out_0
1 1
.names io_ShrSet_in_1 io_ShrSet_out_1
1 1
.names io_ShrSet_in_2 io_ShrSet_out_2
1 1
.end

.model Store_2
.inputs io_en_r io_Cache_in_0_State[0] io_Cache_in_0_State[1] io_Cache_in_0_Data[0] io_Cache_in_0_Data[1] io_Cache_in_1_State[0] io_Cache_in_1_State[1] io_Cache_in_1_Data[0] io_Cache_in_1_Data[1] io_Cache_in_2_State[0] io_Cache_in_2_State[1] io_Cache_in_2_Data[0] io_Cache_in_2_Data[1] io_Chan1_in_0_Cmd[0] io_Chan1_in_0_Cmd[1] io_Chan1_in_0_Cmd[2] io_Chan1_in_0_Data[0] io_Chan1_in_0_Data[1] io_Chan1_in_1_Cmd[0] io_Chan1_in_1_Cmd[1] io_Chan1_in_1_Cmd[2] io_Chan1_in_1_Data[0] io_Chan1_in_1_Data[1] io_Chan1_in_2_Cmd[0] io_Chan1_in_2_Cmd[1] io_Chan1_in_2_Cmd[2] io_Chan1_in_2_Data[0] io_Chan1_in_2_Data[1] io_Chan2_in_0_Cmd[0] io_Chan2_in_0_Cmd[1] io_Chan2_in_0_Cmd[2] io_Chan2_in_0_Data[0] io_Chan2_in_0_Data[1] io_Chan2_in_1_Cmd[0] io_Chan2_in_1_Cmd[1] io_Chan2_in_1_Cmd[2] io_Chan2_in_1_Data[0] io_Chan2_in_1_Data[1] io_Chan2_in_2_Cmd[0] io_Chan2_in_2_Cmd[1] io_Chan2_in_2_Cmd[2] io_Chan2_in_2_Data[0] io_Chan2_in_2_Data[1] io_Chan3_in_0_Cmd[0] io_Chan3_in_0_Cmd[1] io_Chan3_in_0_Cmd[2] io_Chan3_in_0_Data[0] io_Chan3_in_0_Data[1] io_Chan3_in_1_Cmd[0] io_Chan3_in_1_Cmd[1] io_Chan3_in_1_Cmd[2] io_Chan3_in_1_Data[0] io_Chan3_in_1_Data[1] io_Chan3_in_2_Cmd[0] io_Chan3_in_2_Cmd[1] io_Chan3_in_2_Cmd[2] io_Chan3_in_2_Data[0] io_Chan3_in_2_Data[1] io_InvSet_in_0 io_InvSet_in_1 io_InvSet_in_2 io_ShrSet_in_0 io_ShrSet_in_1 io_ShrSet_in_2 io_ExGntd_in io_CurCmd_in[0] io_CurCmd_in[1] io_CurCmd_in[2] io_CurPtr_in[0] io_CurPtr_in[1] io_MemData_in[0] io_MemData_in[1] io_AuxData_in[0] io_AuxData_in[1]
.outputs io_Cache_out_0_State[0] io_Cache_out_0_State[1] io_Cache_out_0_Data[0] io_Cache_out_0_Data[1] io_Cache_out_1_State[0] io_Cache_out_1_State[1] io_Cache_out_1_Data[0] io_Cache_out_1_Data[1] io_Cache_out_2_State[0] io_Cache_out_2_State[1] io_Cache_out_2_Data[0] io_Cache_out_2_Data[1] io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1] io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1] io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1] io_InvSet_out_0 io_InvSet_out_1 io_InvSet_out_2 io_ShrSet_out_0 io_ShrSet_out_1 io_ShrSet_out_2 io_ExGntd_out io_CurCmd_out[0] io_CurCmd_out[1] io_CurCmd_out[2] io_CurPtr_out[0] io_CurPtr_out[1] io_MemData_out[0] io_MemData_out[1] io_AuxData_out[0] io_AuxData_out[1]
.names $false
.names $true
1
.names $undef
.names io_Cache_in_2_State[1] $auto$rtlil.cc:2542:NotGate$5442
0 1
.names io_Cache_in_2_State[0] $auto$rtlil.cc:2542:NotGate$5442 $auto$simplemap.cc:257:simplemap_eqne$4627
1- 1
-1 1
.names $true io_Cache_in_2_Data[0] $auto$simplemap.cc:257:simplemap_eqne$4627 _GEN_0[0]
1-0 1
-11 1
.names $false io_Cache_in_2_Data[1] $auto$simplemap.cc:257:simplemap_eqne$4627 _GEN_0[1]
1-0 1
-11 1
.names $true io_AuxData_in[0] $auto$simplemap.cc:257:simplemap_eqne$4627 _GEN_1[0]
1-0 1
-11 1
.names $false io_AuxData_in[1] $auto$simplemap.cc:257:simplemap_eqne$4627 _GEN_1[1]
1-0 1
-11 1
.names io_Cache_in_2_Data[0] _GEN_0[0] io_en_r io_Cache_out_2_Data[0]
1-0 1
-11 1
.names io_Cache_in_2_Data[1] _GEN_0[1] io_en_r io_Cache_out_2_Data[1]
1-0 1
-11 1
.names io_AuxData_in[0] _GEN_1[0] io_en_r io_AuxData_out[0]
1-0 1
-11 1
.names io_AuxData_in[1] _GEN_1[1] io_en_r io_AuxData_out[1]
1-0 1
-11 1
.names io_Cache_in_0_Data[0] io_Cache_out_0_Data[0]
1 1
.names io_Cache_in_0_Data[1] io_Cache_out_0_Data[1]
1 1
.names io_Cache_in_0_State[0] io_Cache_out_0_State[0]
1 1
.names io_Cache_in_0_State[1] io_Cache_out_0_State[1]
1 1
.names io_Cache_in_1_Data[0] io_Cache_out_1_Data[0]
1 1
.names io_Cache_in_1_Data[1] io_Cache_out_1_Data[1]
1 1
.names io_Cache_in_1_State[0] io_Cache_out_1_State[0]
1 1
.names io_Cache_in_1_State[1] io_Cache_out_1_State[1]
1 1
.names io_Cache_in_2_State[0] io_Cache_out_2_State[0]
1 1
.names io_Cache_in_2_State[1] io_Cache_out_2_State[1]
1 1
.names io_Chan1_in_0_Cmd[0] io_Chan1_out_0_Cmd[0]
1 1
.names io_Chan1_in_0_Cmd[1] io_Chan1_out_0_Cmd[1]
1 1
.names io_Chan1_in_0_Cmd[2] io_Chan1_out_0_Cmd[2]
1 1
.names io_Chan1_in_0_Data[0] io_Chan1_out_0_Data[0]
1 1
.names io_Chan1_in_0_Data[1] io_Chan1_out_0_Data[1]
1 1
.names io_Chan1_in_1_Cmd[0] io_Chan1_out_1_Cmd[0]
1 1
.names io_Chan1_in_1_Cmd[1] io_Chan1_out_1_Cmd[1]
1 1
.names io_Chan1_in_1_Cmd[2] io_Chan1_out_1_Cmd[2]
1 1
.names io_Chan1_in_1_Data[0] io_Chan1_out_1_Data[0]
1 1
.names io_Chan1_in_1_Data[1] io_Chan1_out_1_Data[1]
1 1
.names io_Chan1_in_2_Cmd[0] io_Chan1_out_2_Cmd[0]
1 1
.names io_Chan1_in_2_Cmd[1] io_Chan1_out_2_Cmd[1]
1 1
.names io_Chan1_in_2_Cmd[2] io_Chan1_out_2_Cmd[2]
1 1
.names io_Chan1_in_2_Data[0] io_Chan1_out_2_Data[0]
1 1
.names io_Chan1_in_2_Data[1] io_Chan1_out_2_Data[1]
1 1
.names io_Chan2_in_0_Cmd[0] io_Chan2_out_0_Cmd[0]
1 1
.names io_Chan2_in_0_Cmd[1] io_Chan2_out_0_Cmd[1]
1 1
.names io_Chan2_in_0_Cmd[2] io_Chan2_out_0_Cmd[2]
1 1
.names io_Chan2_in_0_Data[0] io_Chan2_out_0_Data[0]
1 1
.names io_Chan2_in_0_Data[1] io_Chan2_out_0_Data[1]
1 1
.names io_Chan2_in_1_Cmd[0] io_Chan2_out_1_Cmd[0]
1 1
.names io_Chan2_in_1_Cmd[1] io_Chan2_out_1_Cmd[1]
1 1
.names io_Chan2_in_1_Cmd[2] io_Chan2_out_1_Cmd[2]
1 1
.names io_Chan2_in_1_Data[0] io_Chan2_out_1_Data[0]
1 1
.names io_Chan2_in_1_Data[1] io_Chan2_out_1_Data[1]
1 1
.names io_Chan2_in_2_Cmd[0] io_Chan2_out_2_Cmd[0]
1 1
.names io_Chan2_in_2_Cmd[1] io_Chan2_out_2_Cmd[1]
1 1
.names io_Chan2_in_2_Cmd[2] io_Chan2_out_2_Cmd[2]
1 1
.names io_Chan2_in_2_Data[0] io_Chan2_out_2_Data[0]
1 1
.names io_Chan2_in_2_Data[1] io_Chan2_out_2_Data[1]
1 1
.names io_Chan3_in_0_Cmd[0] io_Chan3_out_0_Cmd[0]
1 1
.names io_Chan3_in_0_Cmd[1] io_Chan3_out_0_Cmd[1]
1 1
.names io_Chan3_in_0_Cmd[2] io_Chan3_out_0_Cmd[2]
1 1
.names io_Chan3_in_0_Data[0] io_Chan3_out_0_Data[0]
1 1
.names io_Chan3_in_0_Data[1] io_Chan3_out_0_Data[1]
1 1
.names io_Chan3_in_1_Cmd[0] io_Chan3_out_1_Cmd[0]
1 1
.names io_Chan3_in_1_Cmd[1] io_Chan3_out_1_Cmd[1]
1 1
.names io_Chan3_in_1_Cmd[2] io_Chan3_out_1_Cmd[2]
1 1
.names io_Chan3_in_1_Data[0] io_Chan3_out_1_Data[0]
1 1
.names io_Chan3_in_1_Data[1] io_Chan3_out_1_Data[1]
1 1
.names io_Chan3_in_2_Cmd[0] io_Chan3_out_2_Cmd[0]
1 1
.names io_Chan3_in_2_Cmd[1] io_Chan3_out_2_Cmd[1]
1 1
.names io_Chan3_in_2_Cmd[2] io_Chan3_out_2_Cmd[2]
1 1
.names io_Chan3_in_2_Data[0] io_Chan3_out_2_Data[0]
1 1
.names io_Chan3_in_2_Data[1] io_Chan3_out_2_Data[1]
1 1
.names io_CurCmd_in[0] io_CurCmd_out[0]
1 1
.names io_CurCmd_in[1] io_CurCmd_out[1]
1 1
.names io_CurCmd_in[2] io_CurCmd_out[2]
1 1
.names io_CurPtr_in[0] io_CurPtr_out[0]
1 1
.names io_CurPtr_in[1] io_CurPtr_out[1]
1 1
.names io_ExGntd_in io_ExGntd_out
1 1
.names io_InvSet_in_0 io_InvSet_out_0
1 1
.names io_InvSet_in_1 io_InvSet_out_1
1 1
.names io_InvSet_in_2 io_InvSet_out_2
1 1
.names io_MemData_in[0] io_MemData_out[0]
1 1
.names io_MemData_in[1] io_MemData_out[1]
1 1
.names io_ShrSet_in_0 io_ShrSet_out_0
1 1
.names io_ShrSet_in_1 io_ShrSet_out_1
1 1
.names io_ShrSet_in_2 io_ShrSet_out_2
1 1
.end

.model Store_3
.inputs io_en_r io_Cache_in_0_State[0] io_Cache_in_0_State[1] io_Cache_in_0_Data[0] io_Cache_in_0_Data[1] io_Cache_in_1_State[0] io_Cache_in_1_State[1] io_Cache_in_1_Data[0] io_Cache_in_1_Data[1] io_Cache_in_2_State[0] io_Cache_in_2_State[1] io_Cache_in_2_Data[0] io_Cache_in_2_Data[1] io_Chan1_in_0_Cmd[0] io_Chan1_in_0_Cmd[1] io_Chan1_in_0_Cmd[2] io_Chan1_in_0_Data[0] io_Chan1_in_0_Data[1] io_Chan1_in_1_Cmd[0] io_Chan1_in_1_Cmd[1] io_Chan1_in_1_Cmd[2] io_Chan1_in_1_Data[0] io_Chan1_in_1_Data[1] io_Chan1_in_2_Cmd[0] io_Chan1_in_2_Cmd[1] io_Chan1_in_2_Cmd[2] io_Chan1_in_2_Data[0] io_Chan1_in_2_Data[1] io_Chan2_in_0_Cmd[0] io_Chan2_in_0_Cmd[1] io_Chan2_in_0_Cmd[2] io_Chan2_in_0_Data[0] io_Chan2_in_0_Data[1] io_Chan2_in_1_Cmd[0] io_Chan2_in_1_Cmd[1] io_Chan2_in_1_Cmd[2] io_Chan2_in_1_Data[0] io_Chan2_in_1_Data[1] io_Chan2_in_2_Cmd[0] io_Chan2_in_2_Cmd[1] io_Chan2_in_2_Cmd[2] io_Chan2_in_2_Data[0] io_Chan2_in_2_Data[1] io_Chan3_in_0_Cmd[0] io_Chan3_in_0_Cmd[1] io_Chan3_in_0_Cmd[2] io_Chan3_in_0_Data[0] io_Chan3_in_0_Data[1] io_Chan3_in_1_Cmd[0] io_Chan3_in_1_Cmd[1] io_Chan3_in_1_Cmd[2] io_Chan3_in_1_Data[0] io_Chan3_in_1_Data[1] io_Chan3_in_2_Cmd[0] io_Chan3_in_2_Cmd[1] io_Chan3_in_2_Cmd[2] io_Chan3_in_2_Data[0] io_Chan3_in_2_Data[1] io_InvSet_in_0 io_InvSet_in_1 io_InvSet_in_2 io_ShrSet_in_0 io_ShrSet_in_1 io_ShrSet_in_2 io_ExGntd_in io_CurCmd_in[0] io_CurCmd_in[1] io_CurCmd_in[2] io_CurPtr_in[0] io_CurPtr_in[1] io_MemData_in[0] io_MemData_in[1] io_AuxData_in[0] io_AuxData_in[1]
.outputs io_Cache_out_0_State[0] io_Cache_out_0_State[1] io_Cache_out_0_Data[0] io_Cache_out_0_Data[1] io_Cache_out_1_State[0] io_Cache_out_1_State[1] io_Cache_out_1_Data[0] io_Cache_out_1_Data[1] io_Cache_out_2_State[0] io_Cache_out_2_State[1] io_Cache_out_2_Data[0] io_Cache_out_2_Data[1] io_Chan1_out_0_Cmd[0] io_Chan1_out_0_Cmd[1] io_Chan1_out_0_Cmd[2] io_Chan1_out_0_Data[0] io_Chan1_out_0_Data[1] io_Chan1_out_1_Cmd[0] io_Chan1_out_1_Cmd[1] io_Chan1_out_1_Cmd[2] io_Chan1_out_1_Data[0] io_Chan1_out_1_Data[1] io_Chan1_out_2_Cmd[0] io_Chan1_out_2_Cmd[1] io_Chan1_out_2_Cmd[2] io_Chan1_out_2_Data[0] io_Chan1_out_2_Data[1] io_Chan2_out_0_Cmd[0] io_Chan2_out_0_Cmd[1] io_Chan2_out_0_Cmd[2] io_Chan2_out_0_Data[0] io_Chan2_out_0_Data[1] io_Chan2_out_1_Cmd[0] io_Chan2_out_1_Cmd[1] io_Chan2_out_1_Cmd[2] io_Chan2_out_1_Data[0] io_Chan2_out_1_Data[1] io_Chan2_out_2_Cmd[0] io_Chan2_out_2_Cmd[1] io_Chan2_out_2_Cmd[2] io_Chan2_out_2_Data[0] io_Chan2_out_2_Data[1] io_Chan3_out_0_Cmd[0] io_Chan3_out_0_Cmd[1] io_Chan3_out_0_Cmd[2] io_Chan3_out_0_Data[0] io_Chan3_out_0_Data[1] io_Chan3_out_1_Cmd[0] io_Chan3_out_1_Cmd[1] io_Chan3_out_1_Cmd[2] io_Chan3_out_1_Data[0] io_Chan3_out_1_Data[1] io_Chan3_out_2_Cmd[0] io_Chan3_out_2_Cmd[1] io_Chan3_out_2_Cmd[2] io_Chan3_out_2_Data[0] io_Chan3_out_2_Data[1] io_InvSet_out_0 io_InvSet_out_1 io_InvSet_out_2 io_ShrSet_out_0 io_ShrSet_out_1 io_ShrSet_out_2 io_ExGntd_out io_CurCmd_out[0] io_CurCmd_out[1] io_CurCmd_out[2] io_CurPtr_out[0] io_CurPtr_out[1] io_MemData_out[0] io_MemData_out[1] io_AuxData_out[0] io_AuxData_out[1]
.names $false
.names $true
1
.names $undef
.names io_Cache_in_2_State[1] $auto$rtlil.cc:2542:NotGate$5444
0 1
.names io_Cache_in_2_State[0] $auto$rtlil.cc:2542:NotGate$5444 $auto$simplemap.cc:257:simplemap_eqne$4609
1- 1
-1 1
.names $false io_Cache_in_2_Data[0] $auto$simplemap.cc:257:simplemap_eqne$4609 _GEN_0[0]
1-0 1
-11 1
.names $true io_Cache_in_2_Data[1] $auto$simplemap.cc:257:simplemap_eqne$4609 _GEN_0[1]
1-0 1
-11 1
.names $false io_AuxData_in[0] $auto$simplemap.cc:257:simplemap_eqne$4609 _GEN_1[0]
1-0 1
-11 1
.names $true io_AuxData_in[1] $auto$simplemap.cc:257:simplemap_eqne$4609 _GEN_1[1]
1-0 1
-11 1
.names io_Cache_in_2_Data[0] _GEN_0[0] io_en_r io_Cache_out_2_Data[0]
1-0 1
-11 1
.names io_Cache_in_2_Data[1] _GEN_0[1] io_en_r io_Cache_out_2_Data[1]
1-0 1
-11 1
.names io_AuxData_in[0] _GEN_1[0] io_en_r io_AuxData_out[0]
1-0 1
-11 1
.names io_AuxData_in[1] _GEN_1[1] io_en_r io_AuxData_out[1]
1-0 1
-11 1
.names io_Cache_in_0_Data[0] io_Cache_out_0_Data[0]
1 1
.names io_Cache_in_0_Data[1] io_Cache_out_0_Data[1]
1 1
.names io_Cache_in_0_State[0] io_Cache_out_0_State[0]
1 1
.names io_Cache_in_0_State[1] io_Cache_out_0_State[1]
1 1
.names io_Cache_in_1_Data[0] io_Cache_out_1_Data[0]
1 1
.names io_Cache_in_1_Data[1] io_Cache_out_1_Data[1]
1 1
.names io_Cache_in_1_State[0] io_Cache_out_1_State[0]
1 1
.names io_Cache_in_1_State[1] io_Cache_out_1_State[1]
1 1
.names io_Cache_in_2_State[0] io_Cache_out_2_State[0]
1 1
.names io_Cache_in_2_State[1] io_Cache_out_2_State[1]
1 1
.names io_Chan1_in_0_Cmd[0] io_Chan1_out_0_Cmd[0]
1 1
.names io_Chan1_in_0_Cmd[1] io_Chan1_out_0_Cmd[1]
1 1
.names io_Chan1_in_0_Cmd[2] io_Chan1_out_0_Cmd[2]
1 1
.names io_Chan1_in_0_Data[0] io_Chan1_out_0_Data[0]
1 1
.names io_Chan1_in_0_Data[1] io_Chan1_out_0_Data[1]
1 1
.names io_Chan1_in_1_Cmd[0] io_Chan1_out_1_Cmd[0]
1 1
.names io_Chan1_in_1_Cmd[1] io_Chan1_out_1_Cmd[1]
1 1
.names io_Chan1_in_1_Cmd[2] io_Chan1_out_1_Cmd[2]
1 1
.names io_Chan1_in_1_Data[0] io_Chan1_out_1_Data[0]
1 1
.names io_Chan1_in_1_Data[1] io_Chan1_out_1_Data[1]
1 1
.names io_Chan1_in_2_Cmd[0] io_Chan1_out_2_Cmd[0]
1 1
.names io_Chan1_in_2_Cmd[1] io_Chan1_out_2_Cmd[1]
1 1
.names io_Chan1_in_2_Cmd[2] io_Chan1_out_2_Cmd[2]
1 1
.names io_Chan1_in_2_Data[0] io_Chan1_out_2_Data[0]
1 1
.names io_Chan1_in_2_Data[1] io_Chan1_out_2_Data[1]
1 1
.names io_Chan2_in_0_Cmd[0] io_Chan2_out_0_Cmd[0]
1 1
.names io_Chan2_in_0_Cmd[1] io_Chan2_out_0_Cmd[1]
1 1
.names io_Chan2_in_0_Cmd[2] io_Chan2_out_0_Cmd[2]
1 1
.names io_Chan2_in_0_Data[0] io_Chan2_out_0_Data[0]
1 1
.names io_Chan2_in_0_Data[1] io_Chan2_out_0_Data[1]
1 1
.names io_Chan2_in_1_Cmd[0] io_Chan2_out_1_Cmd[0]
1 1
.names io_Chan2_in_1_Cmd[1] io_Chan2_out_1_Cmd[1]
1 1
.names io_Chan2_in_1_Cmd[2] io_Chan2_out_1_Cmd[2]
1 1
.names io_Chan2_in_1_Data[0] io_Chan2_out_1_Data[0]
1 1
.names io_Chan2_in_1_Data[1] io_Chan2_out_1_Data[1]
1 1
.names io_Chan2_in_2_Cmd[0] io_Chan2_out_2_Cmd[0]
1 1
.names io_Chan2_in_2_Cmd[1] io_Chan2_out_2_Cmd[1]
1 1
.names io_Chan2_in_2_Cmd[2] io_Chan2_out_2_Cmd[2]
1 1
.names io_Chan2_in_2_Data[0] io_Chan2_out_2_Data[0]
1 1
.names io_Chan2_in_2_Data[1] io_Chan2_out_2_Data[1]
1 1
.names io_Chan3_in_0_Cmd[0] io_Chan3_out_0_Cmd[0]
1 1
.names io_Chan3_in_0_Cmd[1] io_Chan3_out_0_Cmd[1]
1 1
.names io_Chan3_in_0_Cmd[2] io_Chan3_out_0_Cmd[2]
1 1
.names io_Chan3_in_0_Data[0] io_Chan3_out_0_Data[0]
1 1
.names io_Chan3_in_0_Data[1] io_Chan3_out_0_Data[1]
1 1
.names io_Chan3_in_1_Cmd[0] io_Chan3_out_1_Cmd[0]
1 1
.names io_Chan3_in_1_Cmd[1] io_Chan3_out_1_Cmd[1]
1 1
.names io_Chan3_in_1_Cmd[2] io_Chan3_out_1_Cmd[2]
1 1
.names io_Chan3_in_1_Data[0] io_Chan3_out_1_Data[0]
1 1
.names io_Chan3_in_1_Data[1] io_Chan3_out_1_Data[1]
1 1
.names io_Chan3_in_2_Cmd[0] io_Chan3_out_2_Cmd[0]
1 1
.names io_Chan3_in_2_Cmd[1] io_Chan3_out_2_Cmd[1]
1 1
.names io_Chan3_in_2_Cmd[2] io_Chan3_out_2_Cmd[2]
1 1
.names io_Chan3_in_2_Data[0] io_Chan3_out_2_Data[0]
1 1
.names io_Chan3_in_2_Data[1] io_Chan3_out_2_Data[1]
1 1
.names io_CurCmd_in[0] io_CurCmd_out[0]
1 1
.names io_CurCmd_in[1] io_CurCmd_out[1]
1 1
.names io_CurCmd_in[2] io_CurCmd_out[2]
1 1
.names io_CurPtr_in[0] io_CurPtr_out[0]
1 1
.names io_CurPtr_in[1] io_CurPtr_out[1]
1 1
.names io_ExGntd_in io_ExGntd_out
1 1
.names io_InvSet_in_0 io_InvSet_out_0
1 1
.names io_InvSet_in_1 io_InvSet_out_1
1 1
.names io_InvSet_in_2 io_InvSet_out_2
1 1
.names io_MemData_in[0] io_MemData_out[0]
1 1
.names io_MemData_in[1] io_MemData_out[1]
1 1
.names io_ShrSet_in_0 io_ShrSet_out_0
1 1
.names io_ShrSet_in_1 io_ShrSet_out_1
1 1
.names io_ShrSet_in_2 io_ShrSet_out_2
1 1
.end
