// Generated by CIRCT unknown git version
module pr_region_default_Top_0(	// file.cleaned.mlir:2:3
  input          clock,	// file.cleaned.mlir:2:41
                 io_M_AXI_0_AWREADY,	// file.cleaned.mlir:2:57
                 io_M_AXI_0_ARREADY,	// file.cleaned.mlir:2:86
                 io_M_AXI_0_WREADY,	// file.cleaned.mlir:2:115
  input  [5:0]   io_M_AXI_0_RID,	// file.cleaned.mlir:2:143
  input  [31:0]  io_M_AXI_0_RUSER,	// file.cleaned.mlir:2:168
  input  [511:0] io_M_AXI_0_RDATA,	// file.cleaned.mlir:2:196
  input  [1:0]   io_M_AXI_0_RRESP,	// file.cleaned.mlir:2:225
  input          io_M_AXI_0_RLAST,	// file.cleaned.mlir:2:252
                 io_M_AXI_0_RVALID,	// file.cleaned.mlir:2:279
  input  [5:0]   io_M_AXI_0_BID,	// file.cleaned.mlir:2:307
  input  [31:0]  io_M_AXI_0_BUSER,	// file.cleaned.mlir:2:332
  input  [1:0]   io_M_AXI_0_BRESP,	// file.cleaned.mlir:2:360
  input          io_M_AXI_0_BVALID,	// file.cleaned.mlir:2:387
  input  [6:0]   io_S_AVALON_address,	// file.cleaned.mlir:2:415
  input          io_S_AVALON_chipselect,	// file.cleaned.mlir:2:445
                 io_S_AVALON_write,	// file.cleaned.mlir:2:478
                 io_S_AVALON_read,	// file.cleaned.mlir:2:506
  input  [31:0]  io_S_AVALON_writedata,	// file.cleaned.mlir:2:533
  input          reset,	// file.cleaned.mlir:2:566
  output [5:0]   io_M_AXI_0_AWID,	// file.cleaned.mlir:2:583
  output [31:0]  io_M_AXI_0_AWUSER,	// file.cleaned.mlir:2:609
                 io_M_AXI_0_AWADDR,	// file.cleaned.mlir:2:638
  output [7:0]   io_M_AXI_0_AWLEN,	// file.cleaned.mlir:2:667
  output [2:0]   io_M_AXI_0_AWSIZE,	// file.cleaned.mlir:2:694
  output [1:0]   io_M_AXI_0_AWBURST,	// file.cleaned.mlir:2:722
  output         io_M_AXI_0_AWLOCK,	// file.cleaned.mlir:2:751
  output [3:0]   io_M_AXI_0_AWCACHE,	// file.cleaned.mlir:2:779
  output [2:0]   io_M_AXI_0_AWPROT,	// file.cleaned.mlir:2:808
  output [3:0]   io_M_AXI_0_AWQOS,	// file.cleaned.mlir:2:836
  output         io_M_AXI_0_AWVALID,	// file.cleaned.mlir:2:863
  output [5:0]   io_M_AXI_0_ARID,	// file.cleaned.mlir:2:892
  output [31:0]  io_M_AXI_0_ARUSER,	// file.cleaned.mlir:2:918
                 io_M_AXI_0_ARADDR,	// file.cleaned.mlir:2:947
  output [7:0]   io_M_AXI_0_ARLEN,	// file.cleaned.mlir:2:976
  output [2:0]   io_M_AXI_0_ARSIZE,	// file.cleaned.mlir:2:1003
  output [1:0]   io_M_AXI_0_ARBURST,	// file.cleaned.mlir:2:1031
  output         io_M_AXI_0_ARLOCK,	// file.cleaned.mlir:2:1060
  output [3:0]   io_M_AXI_0_ARCACHE,	// file.cleaned.mlir:2:1088
  output [2:0]   io_M_AXI_0_ARPROT,	// file.cleaned.mlir:2:1117
  output [3:0]   io_M_AXI_0_ARQOS,	// file.cleaned.mlir:2:1145
  output         io_M_AXI_0_ARVALID,	// file.cleaned.mlir:2:1172
  output [511:0] io_M_AXI_0_WDATA,	// file.cleaned.mlir:2:1201
  output [63:0]  io_M_AXI_0_WSTRB,	// file.cleaned.mlir:2:1230
  output         io_M_AXI_0_WLAST,	// file.cleaned.mlir:2:1258
                 io_M_AXI_0_WVALID,	// file.cleaned.mlir:2:1285
                 io_M_AXI_0_RREADY,	// file.cleaned.mlir:2:1313
                 io_M_AXI_0_BREADY,	// file.cleaned.mlir:2:1341
  output [31:0]  io_S_AVALON_readdata	// file.cleaned.mlir:2:1369
);

  assign io_M_AXI_0_AWID = 6'h0;	// file.cleaned.mlir:3:14, :12:5
  assign io_M_AXI_0_AWUSER = 32'h0;	// file.cleaned.mlir:4:15, :12:5
  assign io_M_AXI_0_AWADDR = 32'h0;	// file.cleaned.mlir:4:15, :12:5
  assign io_M_AXI_0_AWLEN = 8'h0;	// file.cleaned.mlir:5:14, :12:5
  assign io_M_AXI_0_AWSIZE = 3'h0;	// file.cleaned.mlir:6:14, :12:5
  assign io_M_AXI_0_AWBURST = 2'h0;	// file.cleaned.mlir:7:14, :12:5
  assign io_M_AXI_0_AWLOCK = 1'h0;	// file.cleaned.mlir:8:14, :12:5
  assign io_M_AXI_0_AWCACHE = 4'h0;	// file.cleaned.mlir:9:14, :12:5
  assign io_M_AXI_0_AWPROT = 3'h0;	// file.cleaned.mlir:6:14, :12:5
  assign io_M_AXI_0_AWQOS = 4'h0;	// file.cleaned.mlir:9:14, :12:5
  assign io_M_AXI_0_AWVALID = 1'h0;	// file.cleaned.mlir:8:14, :12:5
  assign io_M_AXI_0_ARID = 6'h0;	// file.cleaned.mlir:3:14, :12:5
  assign io_M_AXI_0_ARUSER = 32'h0;	// file.cleaned.mlir:4:15, :12:5
  assign io_M_AXI_0_ARADDR = 32'h0;	// file.cleaned.mlir:4:15, :12:5
  assign io_M_AXI_0_ARLEN = 8'h0;	// file.cleaned.mlir:5:14, :12:5
  assign io_M_AXI_0_ARSIZE = 3'h0;	// file.cleaned.mlir:6:14, :12:5
  assign io_M_AXI_0_ARBURST = 2'h0;	// file.cleaned.mlir:7:14, :12:5
  assign io_M_AXI_0_ARLOCK = 1'h0;	// file.cleaned.mlir:8:14, :12:5
  assign io_M_AXI_0_ARCACHE = 4'h0;	// file.cleaned.mlir:9:14, :12:5
  assign io_M_AXI_0_ARPROT = 3'h0;	// file.cleaned.mlir:6:14, :12:5
  assign io_M_AXI_0_ARQOS = 4'h0;	// file.cleaned.mlir:9:14, :12:5
  assign io_M_AXI_0_ARVALID = 1'h0;	// file.cleaned.mlir:8:14, :12:5
  assign io_M_AXI_0_WDATA = 512'h0;	// file.cleaned.mlir:10:16, :12:5
  assign io_M_AXI_0_WSTRB = 64'h0;	// file.cleaned.mlir:11:15, :12:5
  assign io_M_AXI_0_WLAST = 1'h0;	// file.cleaned.mlir:8:14, :12:5
  assign io_M_AXI_0_WVALID = 1'h0;	// file.cleaned.mlir:8:14, :12:5
  assign io_M_AXI_0_RREADY = 1'h0;	// file.cleaned.mlir:8:14, :12:5
  assign io_M_AXI_0_BREADY = 1'h0;	// file.cleaned.mlir:8:14, :12:5
  assign io_S_AVALON_readdata = 32'h0;	// file.cleaned.mlir:4:15, :12:5
endmodule

