generic-monotonic-counter

INSTR_RETIRED.ANY
No assert:
2282 7889
2282 333561
2282 660325
2282 986263
2464 1311459
2464 1637380
2464 1959689
2464 2288318
2464 2614256
2464 2938433
2464 3265218
2464 3590333
2464 3916156
2464 4242094
2464 4567078
2464 4893005
2464 5219762
2464 5544762
2464 5869875
2464 6188365
2464 6520810

With assert:
2434 1278123
2434 1604730
2434 1930665
2434 2255665
2434 2581600
2434 2907535
2434 3233358
2434 3559293
2434 3884293
2434 4210228
2434 4530705
2434 4861187
2434 5187122
2434 5513105
2434 5831657
2434 6164022
2434 6489960
2434 6814960
2434 7141720
2434 7466720
2434 7791836

L2_STORE_LOCK_RQSTS.ALL
No assert:
22 22
23 24
22 24
24 49
21 24
24 64
24 64
23 68
23 71
24 83
23 92
23 92
24 36
24 36
23 35
24 36
23 35
24 36
26 38
25 37
24 37

With assert:
22 667
25 627
24 680
24 676
24 658
23 680
23 667
24 657
25 635
24 640
23 653
23 608
23 684
24 669
24 697
24 683
24 691
22 704
22 666
24 671
22 702

L2_STORE_LOCK_RQSTS.MISS
No assert:
21 21
20 21
19 19
21 26
21 27
22 30
21 23
21 27
19 26
22 30
21 25
23 26
20 27
21 29
22 28
22 28
22 29
23 29
22 32
22 32
21 28

With assert:
21 411
21 417
22 416
20 422
21 419
21 421
21 421
19 417
21 421
21 422
21 415
22 418
23 422
21 425
21 419
20 420
20 417
21 419
21 422
20 418
21 421

BR_INST_EXEC.ALL_BRANCHES
No assert:
484 1592
473 26781
474 52122
510 77128
510 101820
490 127583
476 152406
487 177589
474 202571
481 227714
478 252887
473 278017
471 302829
508 328196
504 353182
512 378327
487 403469
480 428452
476 453578
474 478906
492 503925

With assert:
473 153876
498 179397
494 204702
480 229686
487 254909
462 279740
469 304776
478 329715
466 355248
484 380182
469 405508
465 430114
471 455950
507 480740
462 505887
480 531006
466 555894
475 580980
473 605720
514 630969
502 656505

BR_MISP_EXEC.ALL_BRANCHES
No assert:
52 104
57 205
53 222
46 207
58 223
52 208
49 193
52 211
53 210
50 197
54 220
56 209
52 210
47 216
44 214
49 218
49 229
54 214
51 222
45 202
49 209

With assert:
52 1520
52 1487
54 1511
44 1465
56 1643
49 1543
50 1533
48 1527
55 1531
55 1503
52 1578
54 1525
57 1589
51 1643
50 1467
51 1600
52 1462
52 1622
47 1533
49 1566
50 1497

generic-call-freq

INSTR_RETIRED.ANY
No assert:
2464 8071
2464 987642
2464 1963580
2464 2940456
2464 3917332
2464 4894208
2464 5871906
2464 6847959
2464 7825658
2464 8802534
2464 9779433
2464 10756310
2464 11733070
2464 12709946
2464 13669307
2464 14664520
2464 15645696
2464 16618272
2464 17595148
2464 18572024
2464 19549722

With assert:
2434 6648598
2434 7627446
2434 8604321
2434 9574659
2434 10562188
2434 11534012
2434 12504053
2434 13488586
2434 14465462
2434 15443160
2434 16419180
2434 17395926
2434 18373618
2434 19350488
2434 20307100
2434 21304228
2434 22257218
2434 23258790
2434 24235801
2434 25212649
2434 26189535

L2_STORE_LOCK_RQSTS.ALL
No assert:
24 25
24 31
23 42
23 33
25 31
24 35
25 38
23 36
24 37
25 49
24 36
23 34
25 133
25 37
24 45
22 36
24 38
25 36
25 36
25 59
24 43

With assert:
23 2148
23 2037
23 2177
23 1618
24 2116
23 1710
24 2134
24 2186
23 2272
22 2194
25 2191
24 2142
24 1559
24 2187
24 2243
25 1683
24 2130
25 2215
23 2193
24 2195
23 1616

L2_STORE_LOCK_RQSTS.MISS
No assert:
20 20
20 23
20 27
19 21
20 27
22 31
20 28
21 24
20 25
19 22
20 28
20 28
21 33
20 28
19 27
19 27
19 28
20 27
21 28
20 21
21 37

With assert:
20 698
20 672
20 697
21 683
20 686
19 677
19 685
21 690
19 703
19 673
19 681
21 706
19 683
21 683
20 692
19 703
21 677
21 717
21 687
21 694
20 689

BR_INST_EXEC.ALL_BRANCHES
No assert:
484 1595
489 77517
477 152622
513 228140
511 303446
475 378688
492 453996
506 529539
470 604745
499 680060
517 755384
481 830799
476 905930
464 981218
479 1056533
491 1131975
500 1207287
478 1282599
487 1357866
508 1433163
483 1509169

With assert:
473 741321
500 817953
493 893256
469 968083
475 1043685
480 1118652
474 1193822
474 1269637
468 1344774
468 1420238
480 1496377
474 1571484
471 1645792
474 1721569
476 1796940
489 1871664
480 1947813
471 2022581
478 2097797
472 2173196
479 2248574

BR_MISP_EXEC.ALL_BRANCHES
No assert:
52 108
49 407
50 403
48 421
48 425
47 411
49 418
50 414
48 414
50 419
51 491
51 426
50 406
51 506
52 426
55 431
52 423
52 440
50 416
53 424
55 435

With assert:
61 2832
58 2997
55 2960
56 3024
52 2999
58 3092
56 2999
49 2989
53 3025
53 2933
53 3092
50 3235
56 3000
55 3023
47 2996
51 3011
48 3046
60 2976
56 3020
52 3062
50 2922

generic-uniform

INSTR_RETIRED.ANY
No assert:
2464 8071
2464 333743
2464 659681
2464 985619
2464 1310619
2464 1636557
2464 1961557
2464 2285515
2464 2614256
2464 2939256
2464 3265218
2464 3594057
2464 3916156
2464 4242094
2464 4567094
2464 4893032
2464 5218969
2464 5543970
2464 5862422
2464 6196632
2464 6520810

With assert:
2434 1469978
2434 1795650
2434 2119715
2434 2447408
2434 2770658
2434 3098455
2434 3424278
2434 3750213
2434 4076148
2434 4401148
2434 4727107
2434 5053042
2434 5371625
2434 5697568
2434 6023394
2434 6354912
2434 6680847
2434 7005847
2434 7331836
2434 7658578
2434 7982756

L2_STORE_LOCK_RQSTS.ALL
No assert:
25 26
23 24
25 30
23 33
25 32
23 32
25 34
25 29
23 35
23 32
26 37
23 36
25 36
24 34
26 38
23 34
25 39
23 33
25 36
22 33
25 34

With assert:
25 1175
26 1129
25 1119
23 1196
24 1069
25 1107
24 1049
22 1033
23 1069
25 1160
23 1177
24 1216
22 1104
25 1124
25 1121
26 1188
24 1190
24 1178
24 1163
24 1186
24 1136

L2_STORE_LOCK_RQSTS.MISS
No assert:
21 21
19 19
19 21
21 26
21 26
19 26
22 25
21 27
20 26
21 27
20 27
20 25
20 20
20 25
20 27
21 34
20 27
21 28
19 20
19 23
19 20

With assert:
20 688
19 686
20 703
20 671
20 690
20 681
20 685
19 670
18 663
20 691
20 681
19 686
20 697
20 687
19 675
19 689
22 683
20 706
19 696
20 694
20 687

BR_INST_EXEC.ALL_BRANCHES
No assert:
490 1596
492 27008
501 51851
515 76835
482 102144
489 127268
475 152419
484 177564
489 202564
467 227704
511 252923
469 278014
508 302860
502 327143
513 353197
513 377463
474 403596
509 428615
498 453797
480 478738
512 503796

With assert:
488 178996
486 203458
474 227941
513 253278
490 278949
477 303408
474 328960
507 354333
480 379008
481 404217
516 429084
502 454582
497 479914
502 503851
511 529693
498 553651
488 578462
507 605175
484 630597
497 655511
483 678887

BR_MISP_EXEC.ALL_BRANCHES
No assert:
50 100
56 221
55 208
53 209
43 188
46 211
55 216
48 209
53 209
50 202
49 219
50 211
53 212
49 207
47 217
51 220
56 222
47 218
49 218
48 209
50 199

With assert:
49 1859
52 2060
53 2088
50 2025
53 1875
49 1972
39 1981
47 1948
45 1931
54 1968
52 1968
57 2068
54 1885
47 1922
53 1999
45 1885
45 1935
51 1890
52 1948
57 2027
48 1943

generic-timing-fract

INSTR_RETIRED.ANY
No assert:
2464 8071
2464 333743
2464 659678
2464 985613
2464 1310613
2464 1636548
2464 1961548
2464 2287483
2464 2617128
2464 2938418
2464 3265200
2464 3590333
2464 3916156
2464 4242094
2464 4568032
2464 4893854
2464 5219792
2464 5544792
2464 5870730
2464 6195846
2464 6521668

With assert:
2444 2759200
2444 3085810
2444 3411748
2444 3735925
2444 4061863
2444 4388624
2444 4713624
2444 5039562
2444 5364562
2444 5690500
2444 6016462
2434 6342274
2444 6667400
2444 6993338
2444 7318338
2444 7645098
2444 7971036
2444 8295214
2444 8621974
2444 8946974
2444 9272912

L2_STORE_LOCK_RQSTS.ALL
No assert:
24 24
24 26
25 31
23 30
24 31
23 33
23 33
24 37
23 32
24 37
24 37
22 34
22 34
24 33
24 37
24 50
23 34
23 35
23 36
24 43
22 34

With assert:
24 1647
23 1611
24 1352
23 1654
23 1659
24 1629
25 1629
23 1674
24 1455
22 1654
22 1329
22 1407
22 1400
23 1639
23 1658
23 1647
20 1652
23 1640
23 1478
22 1441
21 1469

L2_STORE_LOCK_RQSTS.MISS
No assert:
21 21
21 21
21 24
20 22
21 24
19 25
21 28
21 27
21 24
21 28
20 27
21 29
21 27
21 24
21 29
21 29
20 27
21 29
20 26
20 28
20 30

With assert:
21 769
21 768
20 764
21 753
21 756
21 776
20 749
20 771
20 738
20 750
19 742
20 750
21 778
20 745
20 777
19 753
21 754
21 777
21 780
20 759
19 774

BR_INST_EXEC.ALL_BRANCHES
No assert:
517 1620
481 26804
484 52124
503 77148
508 102307
484 127415
481 152436
476 177387
504 202571
500 227705
481 252720
474 277996
508 303014
487 328164
478 353155
512 378347
482 403468
490 428479
508 453799
475 478900
475 503740

With assert:
500 342592
476 368278
509 393367
476 419192
474 443482
473 468433
512 494039
479 518664
470 544674
475 569276
479 594034
484 619390
478 645517
486 669408
482 695043
483 719602
490 744755
500 770219
502 795381
490 820154
487 845314

BR_MISP_EXEC.ALL_BRANCHES
No assert:
55 108
43 188
46 214
50 213
56 243
47 208
43 200
49 196
51 212
46 214
49 208
49 207
54 217
49 212
58 219
51 206
42 204
51 224
50 212
49 219
52 215

With assert:
49 2115
56 2228
51 1980
46 2069
50 2189
53 2117
52 2201
49 2114
55 2050
50 2082
45 2031
47 2123
46 2095
46 2102
48 2151
54 2111
49 2113
51 2068
47 2107
49 2077
45 2099

generic-timing-mean

INSTR_RETIRED.ANY
No assert:
2464 8071
2464 333743
2464 659681
2464 985619
2464 1310619
2464 1636557
2464 1962380
2464 2288318
2464 2613433
2464 2939256
2464 3265218
2464 3591156
2464 3916156
2464 4242090
2464 4567070
2464 4893005
2464 5218940
2464 5543940
2464 5869875
2464 6195810
2464 6521632

With assert:
2444 2707071
2444 3033678
2444 3359613
2444 3684613
2444 4011371
2444 4337306
2444 4661483
2444 4988240
2444 5313353
2444 5639176
2444 5965135
2444 6290559
2444 6617319
2444 6943257
2444 7268257
2444 7594195
2444 7919311
2444 8244311
2444 8571071
2444 8895249
2444 9222009

L2_STORE_LOCK_RQSTS.ALL
No assert:
25 25
23 23
24 29
24 31
22 29
23 34
23 35
25 40
22 32
23 34
21 31
22 32
25 36
24 36
23 34
23 37
25 35
23 43
22 34
25 39
24 34

With assert:
23 1320
24 1497
23 1661
22 1392
24 1531
21 1652
24 1652
23 1652
24 1620
25 1659
23 1520
23 1509
22 1504
23 1408
21 1664
23 1478
23 1439
25 1661
22 1663
22 1676
22 1666

L2_STORE_LOCK_RQSTS.MISS
No assert:
20 20
20 20
21 24
21 26
21 23
20 26
21 27
22 27
20 27
21 27
22 24
21 24
21 30
20 22
21 28
21 29
21 28
20 27
21 29
21 33
21 24

With assert:
21 767
21 762
20 750
20 764
20 751
21 746
20 761
21 734
20 760
19 757
21 763
21 757
20 751
21 769
20 756
20 757
20 762
21 735
21 761
20 762
20 769

BR_INST_EXEC.ALL_BRANCHES
No assert:
479 1588
481 26812
509 51973
496 77273
487 102281
480 127407
511 152304
487 177413
479 202709
507 227717
466 252869
485 278028
484 303044
485 328148
474 353322
480 378508
473 403590
473 428611
480 453771
508 478963
475 503730

With assert:
477 342285
505 367626
486 393040
484 417355
509 442444
480 467874
474 492586
464 517768
504 542891
474 568142
474 593404
508 618056
480 643145
472 668649
489 693260
481 719588
477 743694
505 769203
483 794524
496 819091
479 843498

BR_MISP_EXEC.ALL_BRANCHES
No assert:
51 102
54 204
50 205
58 219
45 196
55 207
52 208
47 207
50 213
50 198
50 207
53 199
51 223
46 211
49 210
52 215
48 218
47 225
48 210
49 204
50 226

With assert:
50 1905
56 2064
50 2012
54 2129
54 1953
54 2023
48 2014
54 1939
52 2064
53 2098
51 1968
53 1961
52 2025
54 2058
56 1971
54 1976
53 2026
51 2003
53 1983
55 2072
54 1999

generic-uniform

INSTR_RETIRED.ANY
No assert:
2464 8071
2464 333743
2464 659681
2464 985619
2464 1310619
2464 1636557
2464 1962380
2464 2288318
2464 2609689
2464 2939256
2464 3260659
2464 3585659
2464 3911485
2464 4242094
2464 4567094
2464 4889703
2464 5218970
2464 5543970
2464 5861605
2464 6195846
2464 6521668

With assert:
2434 1469981
2434 1795653
2434 2121590
2434 2447414
2434 2773352
2434 3099290
2434 3423467
2434 3750228
2434 4076166
2434 4401166
2434 4727128
2424 5052118
2434 5378066
2434 5704004
2434 6029004
2434 6348403
2434 6672576
2434 7005880
2434 7332624
2434 7658539
2434 7983539

L2_STORE_LOCK_RQSTS.ALL
No assert:
24 24
25 25
25 31
24 29
24 32
24 33
24 34
23 32
23 34
24 34
23 31
22 31
24 33
24 34
25 37
25 39
23 36
24 35
25 34
23 34
24 36

With assert:
24 1052
25 1061
24 1141
24 1032
24 1189
24 1113
24 1107
23 1107
24 1076
24 1101
23 1125
24 1071
24 1136
24 1137
24 1127
24 1176
24 1158
24 1083
24 1170
24 1196
23 1164

L2_STORE_LOCK_RQSTS.MISS
No assert:
22 22
20 20
20 22
22 27
20 25
19 25
22 30
19 21
20 22
21 27
20 26
20 28
19 19
20 26
22 30
20 28
20 27
20 27
20 26
20 26
21 28

With assert:
19 666
19 665
20 687
18 689
21 685
20 705
21 695
19 689
19 687
19 699
20 673
20 691
19 685
20 706
19 667
18 686
19 678
20 688
20 690
19 681
19 692

BR_INST_EXEC.ALL_BRANCHES
No assert:
485 1588
487 26808
485 52130
468 77098
476 102111
479 127255
482 151999
500 177606
487 202136
510 227746
482 252687
513 278039
519 303108
484 328327
478 353201
468 378285
487 403443
511 428472
512 453603
495 478944
490 503925

With assert:
480 178753
491 203281
491 228201
473 253284
506 277929
486 304088
490 329023
508 354166
489 379416
483 404192
482 429511
481 454325
477 479780
510 504982
508 529799
491 553844
508 580222
487 604923
489 628836
515 655537
485 680109

BR_MISP_EXEC.ALL_BRANCHES
No assert:
52 102
53 228
52 201
56 211
49 194
55 235
56 228
52 218
51 203
48 203
49 209
56 226
53 212
54 216
51 213
56 226
56 215
49 218
52 222
51 216
52 203

With assert:
56 1871
46 1997
56 1885
47 1859
49 1980
47 1979
51 1878
52 1976
53 1869
52 1893
53 1973
57 1978
50 1915
54 1892
56 1856
50 1956
49 1839
51 1914
51 1947
49 1908
51 2105

