# TAP-Controller
Implemented JTAG (Joint Test Action Group) architecture according to IEEE standard 1149.1 in Verilog using Xilinx Vivado. Performed different JTAG instructions like BYPASS, SAMPLE/PRELOAD, EXTEST and INTEST.
