head	1.3;
access;
symbols
	OPENBSD_5_4:1.2.0.4
	OPENBSD_5_4_BASE:1.2
	OPENBSD_5_3:1.2.0.2
	OPENBSD_5_3_BASE:1.2
	OPENBSD_5_2:1.1.0.10
	OPENBSD_5_2_BASE:1.1
	OPENBSD_5_1_BASE:1.1
	OPENBSD_5_1:1.1.0.8
	v7_10_3:1.1.1.1
	mesa:1.1.1
	OPENBSD_5_0:1.1.0.6
	OPENBSD_5_0_BASE:1.1
	OPENBSD_4_9:1.1.0.2
	OPENBSD_4_9_BASE:1.1
	OPENBSD_4_8:1.1.0.4
	OPENBSD_4_8_BASE:1.1;
locks; strict;
comment	@ * @;


1.3
date	2013.09.05.14.00.14;	author jsg;	state dead;
branches;
next	1.2;

1.2
date	2012.08.17.13.58.04;	author mpi;	state Exp;
branches;
next	1.1;

1.1
date	2010.05.22.20.06.06;	author matthieu;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2011.10.23.13.29.27;	author matthieu;	state Exp;
branches;
next	;


desc
@@


1.3
log
@Merge Mesa 9.2.0
@
text
@/*
 Copyright (C) Intel Corp.  2006.  All Rights Reserved.
 Intel funded Tungsten Graphics (http://www.tungstengraphics.com) to
 develop this 3D driver.
 
 Permission is hereby granted, free of charge, to any person obtaining
 a copy of this software and associated documentation files (the
 "Software"), to deal in the Software without restriction, including
 without limitation the rights to use, copy, modify, merge, publish,
 distribute, sublicense, and/or sell copies of the Software, and to
 permit persons to whom the Software is furnished to do so, subject to
 the following conditions:
 
 The above copyright notice and this permission notice (including the
 next paragraph) shall be included in all copies or substantial
 portions of the Software.
 
 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
 IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
 LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
 OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
 WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 
 **********************************************************************/
 /*
  * Authors:
  *   Keith Whitwell <keith@@tungstengraphics.com>
  */

#include "pipe/p_state.h"

#include "util/u_math.h"

#include "brw_screen.h"
#include "brw_batchbuffer.h"
#include "brw_defines.h"
#include "brw_context.h"
#include "brw_eu.h"
#include "brw_state.h"
#include "brw_pipe_rast.h"
#include "brw_clip.h"


#define FRONT_UNFILLED_BIT  0x1
#define BACK_UNFILLED_BIT   0x2


static enum pipe_error
compile_clip_prog( struct brw_context *brw,
                   struct brw_clip_prog_key *key,
                   struct brw_winsys_buffer **bo_out )
{
   enum pipe_error ret;
   struct brw_clip_compile c;
   const GLuint *program;
   GLuint program_size;
   GLuint delta;

   memset(&c, 0, sizeof(c));
   
   /* Begin the compilation:
    */
   brw_init_compile(brw, &c.func);

   c.func.single_program_flow = 1;

   c.key = *key;

   /* Need to locate the two positions present in vertex + header.
    * These are currently hardcoded:
    */
   c.header_position_offset = ATTR_SIZE;

   if (brw->gen == 5)
       delta = 3 * REG_SIZE;
   else
       delta = REG_SIZE;

   c.offset_hpos = delta + c.key.output_hpos * ATTR_SIZE;

   if (c.key.output_color0 != BRW_OUTPUT_NOT_PRESENT)
      c.offset_color0 = delta + c.key.output_color0 * ATTR_SIZE;

   if (c.key.output_color1 != BRW_OUTPUT_NOT_PRESENT)
      c.offset_color1 = delta + c.key.output_color1 * ATTR_SIZE;

   if (c.key.output_bfc0 != BRW_OUTPUT_NOT_PRESENT)
      c.offset_bfc0 = delta + c.key.output_bfc0 * ATTR_SIZE;

   if (c.key.output_bfc1 != BRW_OUTPUT_NOT_PRESENT)
      c.offset_bfc1 = delta + c.key.output_bfc1 * ATTR_SIZE;

   if (c.key.output_edgeflag != BRW_OUTPUT_NOT_PRESENT)
      c.offset_edgeflag = delta + c.key.output_edgeflag * ATTR_SIZE;
   
   if (brw->gen == 5)
       c.nr_regs = (c.key.nr_attrs + 1) / 2 + 3;  /* are vertices packed, or reg-aligned? */
   else
       c.nr_regs = (c.key.nr_attrs + 1) / 2 + 1;  /* are vertices packed, or reg-aligned? */

   c.nr_bytes = c.nr_regs * REG_SIZE;

   c.prog_data.clip_mode = c.key.clip_mode; /* XXX */

   /* For some reason the thread is spawned with only 4 channels
    * unmasked.  
    */
   brw_set_mask_control(&c.func, BRW_MASK_DISABLE);


   /* Would ideally have the option of producing a program which could
    * do all three:
    */
   switch (key->primitive) {
   case PIPE_PRIM_TRIANGLES: 
      if (key->do_unfilled)
	 brw_emit_unfilled_clip( &c );
      else
	 brw_emit_tri_clip( &c );
      break;
   case PIPE_PRIM_LINES:
      brw_emit_line_clip( &c );
      break;
   case PIPE_PRIM_POINTS:
      brw_emit_point_clip( &c );
      break;
   default:
      assert(0);
      return PIPE_ERROR_BAD_INPUT;
   }

	 

   /* get the program
    */
   ret = brw_get_program(&c.func, &program, &program_size);
   if (ret)
      return ret;

   /* Upload
    */
   ret = brw_upload_cache( &brw->cache,
                           BRW_CLIP_PROG,
                           &c.key, sizeof(c.key),
                           NULL, 0,
                           program, program_size,
                           &c.prog_data,
                           &brw->clip.prog_data,
                           bo_out );
   if (ret)
      return ret;

   return PIPE_OK;
}

/* Calculate interpolants for triangle and line rasterization.
 */
static enum pipe_error
upload_clip_prog(struct brw_context *brw)
{
   const struct brw_vertex_shader *vs = brw->curr.vertex_shader;
   struct brw_clip_prog_key key;
   enum pipe_error ret;

   /* Populate the key, starting from the almost-complete version from
    * the rast state. 
    */

   /* PIPE_NEW_RAST */
   key = brw->curr.rast->clip_key;
   
   /* BRW_NEW_REDUCED_PRIMITIVE */
   key.primitive = brw->reduced_primitive;

   /* XXX: if edgeflag is moved to a proper TGSI vs output, can remove
    * dependency on CACHE_NEW_VS_PROG
    */
   /* CACHE_NEW_VS_PROG */
   key.nr_attrs        = brw->vs.prog_data->nr_outputs;

   /* PIPE_NEW_VS */
   key.output_hpos     = vs->output_hpos;
   key.output_color0   = vs->output_color0;
   key.output_color1   = vs->output_color1;
   key.output_bfc0     = vs->output_bfc0;
   key.output_bfc1     = vs->output_bfc1;
   key.output_edgeflag = vs->output_edgeflag;

   /* PIPE_NEW_CLIP */
   key.nr_userclip = brw->curr.ucp.nr;

   /* Already cached?
    */
   if (brw_search_cache(&brw->cache, BRW_CLIP_PROG,
                        &key, sizeof(key),
                        NULL, 0,
                        &brw->clip.prog_data,
                        &brw->clip.prog_bo))
      return PIPE_OK;

   /* Compile new program:
    */
   ret = compile_clip_prog( brw, &key, &brw->clip.prog_bo );
   if (ret)
      return ret;

   return PIPE_OK;
}


const struct brw_tracked_state brw_clip_prog = {
   .dirty = {
      .mesa  = (PIPE_NEW_RAST | 
		PIPE_NEW_CLIP),
      .brw   = (BRW_NEW_REDUCED_PRIMITIVE),
      .cache = CACHE_NEW_VS_PROG
   },
   .prepare = upload_clip_prog
};
@


1.2
log
@Upate to libGL 7.11.2

Tested by jsg@@, matthieu@@ and ajacoutot@@, ok mattieu@@
@
text
@@


1.1
log
@Update to Mesa 7.8.1. Tested on a bulk ports build by naddy@@, ok oga@@.
@
text
@a68 1
   c.chipset = brw->chipset;
a69 1
   c.need_ff_sync = c.chipset.is_igdng;
d76 1
a76 1
   if (c.chipset.is_igdng)
d98 1
a98 1
   if (BRW_IS_IGDNG(brw))
@


1.1.1.1
log
@Import Mesa 7.10.3
@
text
@@

