<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › openrisc › include › asm › spr_defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>spr_defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * OpenRISC Linux</span>
<span class="cm"> *</span>
<span class="cm"> * SPR Definitions</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2000 Damjan Lampret</span>
<span class="cm"> * Copyright (C) 2003 Matjaz Breskvar &lt;phoenix@bsemi.com&gt;</span>
<span class="cm"> * Copyright (C) 2008, 2010 Embecosm Limited</span>
<span class="cm"> * Copyright (C) 2010-2011 Jonas Bonn &lt;jonas@southpole.se&gt;</span>
<span class="cm"> * et al.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is part of OpenRISC 1000 Architectural Simulator.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef SPR_DEFS__H</span>
<span class="cp">#define SPR_DEFS__H</span>

<span class="cm">/* Definition of special-purpose registers (SPRs). */</span>

<span class="cp">#define MAX_GRPS (32)</span>
<span class="cp">#define MAX_SPRS_PER_GRP_BITS (11)</span>
<span class="cp">#define MAX_SPRS_PER_GRP (1 &lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<span class="cp">#define MAX_SPRS (0x10000)</span>

<span class="cm">/* Base addresses for the groups */</span>
<span class="cp">#define SPRGROUP_SYS	(0 &lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<span class="cp">#define SPRGROUP_DMMU	(1 &lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<span class="cp">#define SPRGROUP_IMMU	(2 &lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<span class="cp">#define SPRGROUP_DC	(3 &lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<span class="cp">#define SPRGROUP_IC	(4 &lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<span class="cp">#define SPRGROUP_MAC	(5 &lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<span class="cp">#define SPRGROUP_D	(6 &lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<span class="cp">#define SPRGROUP_PC	(7 &lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<span class="cp">#define SPRGROUP_PM	(8 &lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<span class="cp">#define SPRGROUP_PIC	(9 &lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<span class="cp">#define SPRGROUP_TT	(10 &lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<span class="cp">#define SPRGROUP_FP	(11 &lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>

<span class="cm">/* System control and status group */</span>
<span class="cp">#define SPR_VR		(SPRGROUP_SYS + 0)</span>
<span class="cp">#define SPR_UPR		(SPRGROUP_SYS + 1)</span>
<span class="cp">#define SPR_CPUCFGR	(SPRGROUP_SYS + 2)</span>
<span class="cp">#define SPR_DMMUCFGR	(SPRGROUP_SYS + 3)</span>
<span class="cp">#define SPR_IMMUCFGR	(SPRGROUP_SYS + 4)</span>
<span class="cp">#define SPR_DCCFGR	(SPRGROUP_SYS + 5)</span>
<span class="cp">#define SPR_ICCFGR	(SPRGROUP_SYS + 6)</span>
<span class="cp">#define SPR_DCFGR	(SPRGROUP_SYS + 7)</span>
<span class="cp">#define SPR_PCCFGR	(SPRGROUP_SYS + 8)</span>
<span class="cp">#define SPR_NPC         (SPRGROUP_SYS + 16)  </span><span class="cm">/* CZ 21/06/01 */</span><span class="cp"></span>
<span class="cp">#define SPR_SR		(SPRGROUP_SYS + 17)  </span><span class="cm">/* CZ 21/06/01 */</span><span class="cp"></span>
<span class="cp">#define SPR_PPC         (SPRGROUP_SYS + 18)  </span><span class="cm">/* CZ 21/06/01 */</span><span class="cp"></span>
<span class="cp">#define SPR_FPCSR       (SPRGROUP_SYS + 20)  </span><span class="cm">/* CZ 21/06/01 */</span><span class="cp"></span>
<span class="cp">#define SPR_EPCR_BASE	(SPRGROUP_SYS + 32)  </span><span class="cm">/* CZ 21/06/01 */</span><span class="cp"></span>
<span class="cp">#define SPR_EPCR_LAST	(SPRGROUP_SYS + 47)  </span><span class="cm">/* CZ 21/06/01 */</span><span class="cp"></span>
<span class="cp">#define SPR_EEAR_BASE	(SPRGROUP_SYS + 48)</span>
<span class="cp">#define SPR_EEAR_LAST	(SPRGROUP_SYS + 63)</span>
<span class="cp">#define SPR_ESR_BASE	(SPRGROUP_SYS + 64)</span>
<span class="cp">#define SPR_ESR_LAST	(SPRGROUP_SYS + 79)</span>
<span class="cp">#define SPR_GPR_BASE	(SPRGROUP_SYS + 1024)</span>

<span class="cm">/* Data MMU group */</span>
<span class="cp">#define SPR_DMMUCR	(SPRGROUP_DMMU + 0)</span>
<span class="cp">#define SPR_DTLBEIR	(SPRGROUP_DMMU + 2)</span>
<span class="cp">#define SPR_DTLBMR_BASE(WAY)	(SPRGROUP_DMMU + 0x200 + (WAY) * 0x100)</span>
<span class="cp">#define SPR_DTLBMR_LAST(WAY)	(SPRGROUP_DMMU + 0x27f + (WAY) * 0x100)</span>
<span class="cp">#define SPR_DTLBTR_BASE(WAY)	(SPRGROUP_DMMU + 0x280 + (WAY) * 0x100)</span>
<span class="cp">#define SPR_DTLBTR_LAST(WAY)	(SPRGROUP_DMMU + 0x2ff + (WAY) * 0x100)</span>

<span class="cm">/* Instruction MMU group */</span>
<span class="cp">#define SPR_IMMUCR	(SPRGROUP_IMMU + 0)</span>
<span class="cp">#define SPR_ITLBEIR	(SPRGROUP_IMMU + 2)</span>
<span class="cp">#define SPR_ITLBMR_BASE(WAY)	(SPRGROUP_IMMU + 0x200 + (WAY) * 0x100)</span>
<span class="cp">#define SPR_ITLBMR_LAST(WAY)	(SPRGROUP_IMMU + 0x27f + (WAY) * 0x100)</span>
<span class="cp">#define SPR_ITLBTR_BASE(WAY)	(SPRGROUP_IMMU + 0x280 + (WAY) * 0x100)</span>
<span class="cp">#define SPR_ITLBTR_LAST(WAY)	(SPRGROUP_IMMU + 0x2ff + (WAY) * 0x100)</span>

<span class="cm">/* Data cache group */</span>
<span class="cp">#define SPR_DCCR	(SPRGROUP_DC + 0)</span>
<span class="cp">#define SPR_DCBPR	(SPRGROUP_DC + 1)</span>
<span class="cp">#define SPR_DCBFR	(SPRGROUP_DC + 2)</span>
<span class="cp">#define SPR_DCBIR	(SPRGROUP_DC + 3)</span>
<span class="cp">#define SPR_DCBWR	(SPRGROUP_DC + 4)</span>
<span class="cp">#define SPR_DCBLR	(SPRGROUP_DC + 5)</span>
<span class="cp">#define SPR_DCR_BASE(WAY)	(SPRGROUP_DC + 0x200 + (WAY) * 0x200)</span>
<span class="cp">#define SPR_DCR_LAST(WAY)	(SPRGROUP_DC + 0x3ff + (WAY) * 0x200)</span>

<span class="cm">/* Instruction cache group */</span>
<span class="cp">#define SPR_ICCR	(SPRGROUP_IC + 0)</span>
<span class="cp">#define SPR_ICBPR	(SPRGROUP_IC + 1)</span>
<span class="cp">#define SPR_ICBIR	(SPRGROUP_IC + 2)</span>
<span class="cp">#define SPR_ICBLR	(SPRGROUP_IC + 3)</span>
<span class="cp">#define SPR_ICR_BASE(WAY)	(SPRGROUP_IC + 0x200 + (WAY) * 0x200)</span>
<span class="cp">#define SPR_ICR_LAST(WAY)	(SPRGROUP_IC + 0x3ff + (WAY) * 0x200)</span>

<span class="cm">/* MAC group */</span>
<span class="cp">#define SPR_MACLO	(SPRGROUP_MAC + 1)</span>
<span class="cp">#define SPR_MACHI	(SPRGROUP_MAC + 2)</span>

<span class="cm">/* Debug group */</span>
<span class="cp">#define SPR_DVR(N)	(SPRGROUP_D + (N))</span>
<span class="cp">#define SPR_DCR(N)	(SPRGROUP_D + 8 + (N))</span>
<span class="cp">#define SPR_DMR1	(SPRGROUP_D + 16)</span>
<span class="cp">#define SPR_DMR2	(SPRGROUP_D + 17)</span>
<span class="cp">#define SPR_DWCR0	(SPRGROUP_D + 18)</span>
<span class="cp">#define SPR_DWCR1	(SPRGROUP_D + 19)</span>
<span class="cp">#define SPR_DSR		(SPRGROUP_D + 20)</span>
<span class="cp">#define SPR_DRR		(SPRGROUP_D + 21)</span>

<span class="cm">/* Performance counters group */</span>
<span class="cp">#define SPR_PCCR(N)	(SPRGROUP_PC + (N))</span>
<span class="cp">#define SPR_PCMR(N)	(SPRGROUP_PC + 8 + (N))</span>

<span class="cm">/* Power management group */</span>
<span class="cp">#define SPR_PMR (SPRGROUP_PM + 0)</span>

<span class="cm">/* PIC group */</span>
<span class="cp">#define SPR_PICMR (SPRGROUP_PIC + 0)</span>
<span class="cp">#define SPR_PICPR (SPRGROUP_PIC + 1)</span>
<span class="cp">#define SPR_PICSR (SPRGROUP_PIC + 2)</span>

<span class="cm">/* Tick Timer group */</span>
<span class="cp">#define SPR_TTMR (SPRGROUP_TT + 0)</span>
<span class="cp">#define SPR_TTCR (SPRGROUP_TT + 1)</span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for the Version Register</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define SPR_VR_VER	0xff000000  </span><span class="cm">/* Processor version */</span><span class="cp"></span>
<span class="cp">#define SPR_VR_CFG	0x00ff0000  </span><span class="cm">/* Processor configuration */</span><span class="cp"></span>
<span class="cp">#define SPR_VR_RES	0x0000ffc0  </span><span class="cm">/* Reserved */</span><span class="cp"></span>
<span class="cp">#define SPR_VR_REV	0x0000003f  </span><span class="cm">/* Processor revision */</span><span class="cp"></span>

<span class="cp">#define SPR_VR_VER_OFF	24</span>
<span class="cp">#define SPR_VR_CFG_OFF	16</span>
<span class="cp">#define SPR_VR_REV_OFF	0</span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for the Unit Present Register</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define SPR_UPR_UP	   0x00000001  </span><span class="cm">/* UPR present */</span><span class="cp"></span>
<span class="cp">#define SPR_UPR_DCP	   0x00000002  </span><span class="cm">/* Data cache present */</span><span class="cp"></span>
<span class="cp">#define SPR_UPR_ICP	   0x00000004  </span><span class="cm">/* Instruction cache present */</span><span class="cp"></span>
<span class="cp">#define SPR_UPR_DMP	   0x00000008  </span><span class="cm">/* Data MMU present */</span><span class="cp"></span>
<span class="cp">#define SPR_UPR_IMP	   0x00000010  </span><span class="cm">/* Instruction MMU present */</span><span class="cp"></span>
<span class="cp">#define SPR_UPR_MP	   0x00000020  </span><span class="cm">/* MAC present */</span><span class="cp"></span>
<span class="cp">#define SPR_UPR_DUP	   0x00000040  </span><span class="cm">/* Debug unit present */</span><span class="cp"></span>
<span class="cp">#define SPR_UPR_PCUP	   0x00000080  </span><span class="cm">/* Performance counters unit present */</span><span class="cp"></span>
<span class="cp">#define SPR_UPR_PMP	   0x00000100  </span><span class="cm">/* Power management present */</span><span class="cp"></span>
<span class="cp">#define SPR_UPR_PICP	   0x00000200  </span><span class="cm">/* PIC present */</span><span class="cp"></span>
<span class="cp">#define SPR_UPR_TTP	   0x00000400  </span><span class="cm">/* Tick timer present */</span><span class="cp"></span>
<span class="cp">#define SPR_UPR_RES	   0x00fe0000  </span><span class="cm">/* Reserved */</span><span class="cp"></span>
<span class="cp">#define SPR_UPR_CUP	   0xff000000  </span><span class="cm">/* Context units present */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * JPB: Bit definitions for the CPU configuration register</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define SPR_CPUCFGR_NSGF   0x0000000f  </span><span class="cm">/* Number of shadow GPR files */</span><span class="cp"></span>
<span class="cp">#define SPR_CPUCFGR_CGF	   0x00000010  </span><span class="cm">/* Custom GPR file */</span><span class="cp"></span>
<span class="cp">#define SPR_CPUCFGR_OB32S  0x00000020  </span><span class="cm">/* ORBIS32 supported */</span><span class="cp"></span>
<span class="cp">#define SPR_CPUCFGR_OB64S  0x00000040  </span><span class="cm">/* ORBIS64 supported */</span><span class="cp"></span>
<span class="cp">#define SPR_CPUCFGR_OF32S  0x00000080  </span><span class="cm">/* ORFPX32 supported */</span><span class="cp"></span>
<span class="cp">#define SPR_CPUCFGR_OF64S  0x00000100  </span><span class="cm">/* ORFPX64 supported */</span><span class="cp"></span>
<span class="cp">#define SPR_CPUCFGR_OV64S  0x00000200  </span><span class="cm">/* ORVDX64 supported */</span><span class="cp"></span>
<span class="cp">#define SPR_CPUCFGR_RES	   0xfffffc00  </span><span class="cm">/* Reserved */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * JPB: Bit definitions for the Debug configuration register and other</span>
<span class="cm"> * constants.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#define SPR_DCFGR_NDP      0x00000007  </span><span class="cm">/* Number of matchpoints mask */</span><span class="cp"></span>
<span class="cp">#define SPR_DCFGR_NDP1     0x00000000  </span><span class="cm">/* One matchpoint supported */</span><span class="cp"></span>
<span class="cp">#define SPR_DCFGR_NDP2     0x00000001  </span><span class="cm">/* Two matchpoints supported */</span><span class="cp"></span>
<span class="cp">#define SPR_DCFGR_NDP3     0x00000002  </span><span class="cm">/* Three matchpoints supported */</span><span class="cp"></span>
<span class="cp">#define SPR_DCFGR_NDP4     0x00000003  </span><span class="cm">/* Four matchpoints supported */</span><span class="cp"></span>
<span class="cp">#define SPR_DCFGR_NDP5     0x00000004  </span><span class="cm">/* Five matchpoints supported */</span><span class="cp"></span>
<span class="cp">#define SPR_DCFGR_NDP6     0x00000005  </span><span class="cm">/* Six matchpoints supported */</span><span class="cp"></span>
<span class="cp">#define SPR_DCFGR_NDP7     0x00000006  </span><span class="cm">/* Seven matchpoints supported */</span><span class="cp"></span>
<span class="cp">#define SPR_DCFGR_NDP8     0x00000007  </span><span class="cm">/* Eight matchpoints supported */</span><span class="cp"></span>
<span class="cp">#define SPR_DCFGR_WPCI     0x00000008  </span><span class="cm">/* Watchpoint counters implemented */</span><span class="cp"></span>

<span class="cp">#define MATCHPOINTS_TO_NDP(n) (1 == n ? SPR_DCFGR_NDP1 : \</span>
<span class="cp">                               2 == n ? SPR_DCFGR_NDP2 : \</span>
<span class="cp">                               3 == n ? SPR_DCFGR_NDP3 : \</span>
<span class="cp">                               4 == n ? SPR_DCFGR_NDP4 : \</span>
<span class="cp">                               5 == n ? SPR_DCFGR_NDP5 : \</span>
<span class="cp">                               6 == n ? SPR_DCFGR_NDP6 : \</span>
<span class="cp">                               7 == n ? SPR_DCFGR_NDP7 : SPR_DCFGR_NDP8)</span>
<span class="cp">#define MAX_MATCHPOINTS  8</span>
<span class="cp">#define MAX_WATCHPOINTS  (MAX_MATCHPOINTS + 2)</span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for the Supervision Register</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define SPR_SR_SM          0x00000001  </span><span class="cm">/* Supervisor Mode */</span><span class="cp"></span>
<span class="cp">#define SPR_SR_TEE         0x00000002  </span><span class="cm">/* Tick timer Exception Enable */</span><span class="cp"></span>
<span class="cp">#define SPR_SR_IEE         0x00000004  </span><span class="cm">/* Interrupt Exception Enable */</span><span class="cp"></span>
<span class="cp">#define SPR_SR_DCE         0x00000008  </span><span class="cm">/* Data Cache Enable */</span><span class="cp"></span>
<span class="cp">#define SPR_SR_ICE         0x00000010  </span><span class="cm">/* Instruction Cache Enable */</span><span class="cp"></span>
<span class="cp">#define SPR_SR_DME         0x00000020  </span><span class="cm">/* Data MMU Enable */</span><span class="cp"></span>
<span class="cp">#define SPR_SR_IME         0x00000040  </span><span class="cm">/* Instruction MMU Enable */</span><span class="cp"></span>
<span class="cp">#define SPR_SR_LEE         0x00000080  </span><span class="cm">/* Little Endian Enable */</span><span class="cp"></span>
<span class="cp">#define SPR_SR_CE          0x00000100  </span><span class="cm">/* CID Enable */</span><span class="cp"></span>
<span class="cp">#define SPR_SR_F           0x00000200  </span><span class="cm">/* Condition Flag */</span><span class="cp"></span>
<span class="cp">#define SPR_SR_CY          0x00000400  </span><span class="cm">/* Carry flag */</span><span class="cp"></span>
<span class="cp">#define SPR_SR_OV          0x00000800  </span><span class="cm">/* Overflow flag */</span><span class="cp"></span>
<span class="cp">#define SPR_SR_OVE         0x00001000  </span><span class="cm">/* Overflow flag Exception */</span><span class="cp"></span>
<span class="cp">#define SPR_SR_DSX         0x00002000  </span><span class="cm">/* Delay Slot Exception */</span><span class="cp"></span>
<span class="cp">#define SPR_SR_EPH         0x00004000  </span><span class="cm">/* Exception Prefix High */</span><span class="cp"></span>
<span class="cp">#define SPR_SR_FO          0x00008000  </span><span class="cm">/* Fixed one */</span><span class="cp"></span>
<span class="cp">#define SPR_SR_SUMRA       0x00010000  </span><span class="cm">/* Supervisor SPR read access */</span><span class="cp"></span>
<span class="cp">#define SPR_SR_RES         0x0ffe0000  </span><span class="cm">/* Reserved */</span><span class="cp"></span>
<span class="cp">#define SPR_SR_CID         0xf0000000  </span><span class="cm">/* Context ID */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for the Data MMU Control Register</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define SPR_DMMUCR_P2S	   0x0000003e  </span><span class="cm">/* Level 2 Page Size */</span><span class="cp"></span>
<span class="cp">#define SPR_DMMUCR_P1S	   0x000007c0  </span><span class="cm">/* Level 1 Page Size */</span><span class="cp"></span>
<span class="cp">#define SPR_DMMUCR_VADDR_WIDTH	0x0000f800  </span><span class="cm">/* Virtual ADDR Width */</span><span class="cp"></span>
<span class="cp">#define SPR_DMMUCR_PADDR_WIDTH	0x000f0000  </span><span class="cm">/* Physical ADDR Width */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for the Instruction MMU Control Register</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define SPR_IMMUCR_P2S	   0x0000003e  </span><span class="cm">/* Level 2 Page Size */</span><span class="cp"></span>
<span class="cp">#define SPR_IMMUCR_P1S	   0x000007c0  </span><span class="cm">/* Level 1 Page Size */</span><span class="cp"></span>
<span class="cp">#define SPR_IMMUCR_VADDR_WIDTH	0x0000f800  </span><span class="cm">/* Virtual ADDR Width */</span><span class="cp"></span>
<span class="cp">#define SPR_IMMUCR_PADDR_WIDTH	0x000f0000  </span><span class="cm">/* Physical ADDR Width */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for the Data TLB Match Register</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define SPR_DTLBMR_V	   0x00000001  </span><span class="cm">/* Valid */</span><span class="cp"></span>
<span class="cp">#define SPR_DTLBMR_PL1	   0x00000002  </span><span class="cm">/* Page Level 1 (if 0 then PL2) */</span><span class="cp"></span>
<span class="cp">#define SPR_DTLBMR_CID	   0x0000003c  </span><span class="cm">/* Context ID */</span><span class="cp"></span>
<span class="cp">#define SPR_DTLBMR_LRU	   0x000000c0  </span><span class="cm">/* Least Recently Used */</span><span class="cp"></span>
<span class="cp">#define SPR_DTLBMR_VPN	   0xfffff000  </span><span class="cm">/* Virtual Page Number */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for the Data TLB Translate Register</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define SPR_DTLBTR_CC	   0x00000001  </span><span class="cm">/* Cache Coherency */</span><span class="cp"></span>
<span class="cp">#define SPR_DTLBTR_CI	   0x00000002  </span><span class="cm">/* Cache Inhibit */</span><span class="cp"></span>
<span class="cp">#define SPR_DTLBTR_WBC	   0x00000004  </span><span class="cm">/* Write-Back Cache */</span><span class="cp"></span>
<span class="cp">#define SPR_DTLBTR_WOM	   0x00000008  </span><span class="cm">/* Weakly-Ordered Memory */</span><span class="cp"></span>
<span class="cp">#define SPR_DTLBTR_A	   0x00000010  </span><span class="cm">/* Accessed */</span><span class="cp"></span>
<span class="cp">#define SPR_DTLBTR_D	   0x00000020  </span><span class="cm">/* Dirty */</span><span class="cp"></span>
<span class="cp">#define SPR_DTLBTR_URE	   0x00000040  </span><span class="cm">/* User Read Enable */</span><span class="cp"></span>
<span class="cp">#define SPR_DTLBTR_UWE	   0x00000080  </span><span class="cm">/* User Write Enable */</span><span class="cp"></span>
<span class="cp">#define SPR_DTLBTR_SRE	   0x00000100  </span><span class="cm">/* Supervisor Read Enable */</span><span class="cp"></span>
<span class="cp">#define SPR_DTLBTR_SWE	   0x00000200  </span><span class="cm">/* Supervisor Write Enable */</span><span class="cp"></span>
<span class="cp">#define SPR_DTLBTR_PPN	   0xfffff000  </span><span class="cm">/* Physical Page Number */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for the Instruction TLB Match Register</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define SPR_ITLBMR_V	   0x00000001  </span><span class="cm">/* Valid */</span><span class="cp"></span>
<span class="cp">#define SPR_ITLBMR_PL1	   0x00000002  </span><span class="cm">/* Page Level 1 (if 0 then PL2) */</span><span class="cp"></span>
<span class="cp">#define SPR_ITLBMR_CID	   0x0000003c  </span><span class="cm">/* Context ID */</span><span class="cp"></span>
<span class="cp">#define SPR_ITLBMR_LRU	   0x000000c0  </span><span class="cm">/* Least Recently Used */</span><span class="cp"></span>
<span class="cp">#define SPR_ITLBMR_VPN	   0xfffff000  </span><span class="cm">/* Virtual Page Number */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for the Instruction TLB Translate Register</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define SPR_ITLBTR_CC	   0x00000001  </span><span class="cm">/* Cache Coherency */</span><span class="cp"></span>
<span class="cp">#define SPR_ITLBTR_CI	   0x00000002  </span><span class="cm">/* Cache Inhibit */</span><span class="cp"></span>
<span class="cp">#define SPR_ITLBTR_WBC	   0x00000004  </span><span class="cm">/* Write-Back Cache */</span><span class="cp"></span>
<span class="cp">#define SPR_ITLBTR_WOM	   0x00000008  </span><span class="cm">/* Weakly-Ordered Memory */</span><span class="cp"></span>
<span class="cp">#define SPR_ITLBTR_A	   0x00000010  </span><span class="cm">/* Accessed */</span><span class="cp"></span>
<span class="cp">#define SPR_ITLBTR_D	   0x00000020  </span><span class="cm">/* Dirty */</span><span class="cp"></span>
<span class="cp">#define SPR_ITLBTR_SXE	   0x00000040  </span><span class="cm">/* User Read Enable */</span><span class="cp"></span>
<span class="cp">#define SPR_ITLBTR_UXE	   0x00000080  </span><span class="cm">/* User Write Enable */</span><span class="cp"></span>
<span class="cp">#define SPR_ITLBTR_PPN	   0xfffff000  </span><span class="cm">/* Physical Page Number */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for Data Cache Control register</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define SPR_DCCR_EW	   0x000000ff  </span><span class="cm">/* Enable ways */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for Insn Cache Control register</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define SPR_ICCR_EW	   0x000000ff  </span><span class="cm">/* Enable ways */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for Data Cache Configuration Register</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#define SPR_DCCFGR_NCW		0x00000007</span>
<span class="cp">#define SPR_DCCFGR_NCS		0x00000078</span>
<span class="cp">#define SPR_DCCFGR_CBS		0x00000080</span>
<span class="cp">#define SPR_DCCFGR_CWS		0x00000100</span>
<span class="cp">#define SPR_DCCFGR_CCRI		0x00000200</span>
<span class="cp">#define SPR_DCCFGR_CBIRI	0x00000400</span>
<span class="cp">#define SPR_DCCFGR_CBPRI	0x00000800</span>
<span class="cp">#define SPR_DCCFGR_CBLRI	0x00001000</span>
<span class="cp">#define SPR_DCCFGR_CBFRI	0x00002000</span>
<span class="cp">#define SPR_DCCFGR_CBWBRI	0x00004000</span>

<span class="cp">#define SPR_DCCFGR_NCW_OFF      0</span>
<span class="cp">#define SPR_DCCFGR_NCS_OFF      3</span>
<span class="cp">#define SPR_DCCFGR_CBS_OFF	7</span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for Instruction Cache Configuration Register</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define SPR_ICCFGR_NCW		0x00000007</span>
<span class="cp">#define SPR_ICCFGR_NCS		0x00000078</span>
<span class="cp">#define SPR_ICCFGR_CBS		0x00000080</span>
<span class="cp">#define SPR_ICCFGR_CCRI		0x00000200</span>
<span class="cp">#define SPR_ICCFGR_CBIRI	0x00000400</span>
<span class="cp">#define SPR_ICCFGR_CBPRI	0x00000800</span>
<span class="cp">#define SPR_ICCFGR_CBLRI	0x00001000</span>

<span class="cp">#define SPR_ICCFGR_NCW_OFF      0</span>
<span class="cp">#define SPR_ICCFGR_NCS_OFF      3</span>
<span class="cp">#define SPR_ICCFGR_CBS_OFF	7</span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for Data MMU Configuration Register</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#define SPR_DMMUCFGR_NTW	0x00000003</span>
<span class="cp">#define SPR_DMMUCFGR_NTS	0x0000001C</span>
<span class="cp">#define SPR_DMMUCFGR_NAE	0x000000E0</span>
<span class="cp">#define SPR_DMMUCFGR_CRI	0x00000100</span>
<span class="cp">#define SPR_DMMUCFGR_PRI        0x00000200</span>
<span class="cp">#define SPR_DMMUCFGR_TEIRI	0x00000400</span>
<span class="cp">#define SPR_DMMUCFGR_HTR	0x00000800</span>

<span class="cp">#define SPR_DMMUCFGR_NTW_OFF	0</span>
<span class="cp">#define SPR_DMMUCFGR_NTS_OFF	2</span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for Instruction MMU Configuration Register</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#define SPR_IMMUCFGR_NTW	0x00000003</span>
<span class="cp">#define SPR_IMMUCFGR_NTS	0x0000001C</span>
<span class="cp">#define SPR_IMMUCFGR_NAE	0x000000E0</span>
<span class="cp">#define SPR_IMMUCFGR_CRI	0x00000100</span>
<span class="cp">#define SPR_IMMUCFGR_PRI	0x00000200</span>
<span class="cp">#define SPR_IMMUCFGR_TEIRI	0x00000400</span>
<span class="cp">#define SPR_IMMUCFGR_HTR	0x00000800</span>

<span class="cp">#define SPR_IMMUCFGR_NTW_OFF	0</span>
<span class="cp">#define SPR_IMMUCFGR_NTS_OFF	2</span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for Debug Control registers</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define SPR_DCR_DP	0x00000001  </span><span class="cm">/* DVR/DCR present */</span><span class="cp"></span>
<span class="cp">#define SPR_DCR_CC	0x0000000e  </span><span class="cm">/* Compare condition */</span><span class="cp"></span>
<span class="cp">#define SPR_DCR_SC	0x00000010  </span><span class="cm">/* Signed compare */</span><span class="cp"></span>
<span class="cp">#define SPR_DCR_CT	0x000000e0  </span><span class="cm">/* Compare to */</span><span class="cp"></span>

<span class="cm">/* Bit results with SPR_DCR_CC mask */</span>
<span class="cp">#define SPR_DCR_CC_MASKED 0x00000000</span>
<span class="cp">#define SPR_DCR_CC_EQUAL  0x00000002</span>
<span class="cp">#define SPR_DCR_CC_LESS   0x00000004</span>
<span class="cp">#define SPR_DCR_CC_LESSE  0x00000006</span>
<span class="cp">#define SPR_DCR_CC_GREAT  0x00000008</span>
<span class="cp">#define SPR_DCR_CC_GREATE 0x0000000a</span>
<span class="cp">#define SPR_DCR_CC_NEQUAL 0x0000000c</span>

<span class="cm">/* Bit results with SPR_DCR_CT mask */</span>
<span class="cp">#define SPR_DCR_CT_DISABLED 0x00000000</span>
<span class="cp">#define SPR_DCR_CT_IFEA     0x00000020</span>
<span class="cp">#define SPR_DCR_CT_LEA      0x00000040</span>
<span class="cp">#define SPR_DCR_CT_SEA      0x00000060</span>
<span class="cp">#define SPR_DCR_CT_LD       0x00000080</span>
<span class="cp">#define SPR_DCR_CT_SD       0x000000a0</span>
<span class="cp">#define SPR_DCR_CT_LSEA     0x000000c0</span>
<span class="cp">#define SPR_DCR_CT_LSD	    0x000000e0</span>
<span class="cm">/* SPR_DCR_CT_LSD doesn&#39;t seem to be implemented anywhere in or1ksim. 2004-1-30 HP */</span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for Debug Mode 1 register</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define SPR_DMR1_CW       0x000fffff  </span><span class="cm">/* Chain register pair data */</span><span class="cp"></span>
<span class="cp">#define SPR_DMR1_CW0_AND  0x00000001</span>
<span class="cp">#define SPR_DMR1_CW0_OR   0x00000002</span>
<span class="cp">#define SPR_DMR1_CW0      (SPR_DMR1_CW0_AND | SPR_DMR1_CW0_OR)</span>
<span class="cp">#define SPR_DMR1_CW1_AND  0x00000004</span>
<span class="cp">#define SPR_DMR1_CW1_OR   0x00000008</span>
<span class="cp">#define SPR_DMR1_CW1      (SPR_DMR1_CW1_AND | SPR_DMR1_CW1_OR)</span>
<span class="cp">#define SPR_DMR1_CW2_AND  0x00000010</span>
<span class="cp">#define SPR_DMR1_CW2_OR   0x00000020</span>
<span class="cp">#define SPR_DMR1_CW2      (SPR_DMR1_CW2_AND | SPR_DMR1_CW2_OR)</span>
<span class="cp">#define SPR_DMR1_CW3_AND  0x00000040</span>
<span class="cp">#define SPR_DMR1_CW3_OR   0x00000080</span>
<span class="cp">#define SPR_DMR1_CW3      (SPR_DMR1_CW3_AND | SPR_DMR1_CW3_OR)</span>
<span class="cp">#define SPR_DMR1_CW4_AND  0x00000100</span>
<span class="cp">#define SPR_DMR1_CW4_OR   0x00000200</span>
<span class="cp">#define SPR_DMR1_CW4      (SPR_DMR1_CW4_AND | SPR_DMR1_CW4_OR)</span>
<span class="cp">#define SPR_DMR1_CW5_AND  0x00000400</span>
<span class="cp">#define SPR_DMR1_CW5_OR   0x00000800</span>
<span class="cp">#define SPR_DMR1_CW5      (SPR_DMR1_CW5_AND | SPR_DMR1_CW5_OR)</span>
<span class="cp">#define SPR_DMR1_CW6_AND  0x00001000</span>
<span class="cp">#define SPR_DMR1_CW6_OR   0x00002000</span>
<span class="cp">#define SPR_DMR1_CW6      (SPR_DMR1_CW6_AND | SPR_DMR1_CW6_OR)</span>
<span class="cp">#define SPR_DMR1_CW7_AND  0x00004000</span>
<span class="cp">#define SPR_DMR1_CW7_OR   0x00008000</span>
<span class="cp">#define SPR_DMR1_CW7      (SPR_DMR1_CW7_AND | SPR_DMR1_CW7_OR)</span>
<span class="cp">#define SPR_DMR1_CW8_AND  0x00010000</span>
<span class="cp">#define SPR_DMR1_CW8_OR   0x00020000</span>
<span class="cp">#define SPR_DMR1_CW8      (SPR_DMR1_CW8_AND | SPR_DMR1_CW8_OR)</span>
<span class="cp">#define SPR_DMR1_CW9_AND  0x00040000</span>
<span class="cp">#define SPR_DMR1_CW9_OR   0x00080000</span>
<span class="cp">#define SPR_DMR1_CW9      (SPR_DMR1_CW9_AND | SPR_DMR1_CW9_OR)</span>
<span class="cp">#define SPR_DMR1_RES1      0x00300000  </span><span class="cm">/* Reserved */</span><span class="cp"></span>
<span class="cp">#define SPR_DMR1_ST	  0x00400000  </span><span class="cm">/* Single-step trace*/</span><span class="cp"></span>
<span class="cp">#define SPR_DMR1_BT	  0x00800000  </span><span class="cm">/* Branch trace */</span><span class="cp"></span>
<span class="cp">#define SPR_DMR1_RES2	  0xff000000  </span><span class="cm">/* Reserved */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for Debug Mode 2 register. AWTC and WGB corrected by JPB</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define SPR_DMR2_WCE0	   0x00000001  </span><span class="cm">/* Watchpoint counter 0 enable */</span><span class="cp"></span>
<span class="cp">#define SPR_DMR2_WCE1	   0x00000002  </span><span class="cm">/* Watchpoint counter 0 enable */</span><span class="cp"></span>
<span class="cp">#define SPR_DMR2_AWTC	   0x00000ffc  </span><span class="cm">/* Assign watchpoints to counters */</span><span class="cp"></span>
<span class="cp">#define SPR_DMR2_AWTC_OFF           2  </span><span class="cm">/* Bit offset to AWTC field */</span><span class="cp"></span>
<span class="cp">#define SPR_DMR2_WGB	   0x003ff000  </span><span class="cm">/* Watchpoints generating breakpoint */</span><span class="cp"></span>
<span class="cp">#define SPR_DMR2_WGB_OFF           12  </span><span class="cm">/* Bit offset to WGB field */</span><span class="cp"></span>
<span class="cp">#define SPR_DMR2_WBS	   0xffc00000  </span><span class="cm">/* JPB: Watchpoint status */</span><span class="cp"></span>
<span class="cp">#define SPR_DMR2_WBS_OFF           22  </span><span class="cm">/* Bit offset to WBS field */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for Debug watchpoint counter registers</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define SPR_DWCR_COUNT	    0x0000ffff  </span><span class="cm">/* Count */</span><span class="cp"></span>
<span class="cp">#define SPR_DWCR_MATCH	    0xffff0000  </span><span class="cm">/* Match */</span><span class="cp"></span>
<span class="cp">#define SPR_DWCR_MATCH_OFF          16  </span><span class="cm">/* Match bit offset */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for Debug stop register</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define SPR_DSR_RSTE	0x00000001  </span><span class="cm">/* Reset exception */</span><span class="cp"></span>
<span class="cp">#define SPR_DSR_BUSEE	0x00000002  </span><span class="cm">/* Bus error exception */</span><span class="cp"></span>
<span class="cp">#define SPR_DSR_DPFE	0x00000004  </span><span class="cm">/* Data Page Fault exception */</span><span class="cp"></span>
<span class="cp">#define SPR_DSR_IPFE	0x00000008  </span><span class="cm">/* Insn Page Fault exception */</span><span class="cp"></span>
<span class="cp">#define SPR_DSR_TTE	0x00000010  </span><span class="cm">/* Tick Timer exception */</span><span class="cp"></span>
<span class="cp">#define SPR_DSR_AE	0x00000020  </span><span class="cm">/* Alignment exception */</span><span class="cp"></span>
<span class="cp">#define SPR_DSR_IIE	0x00000040  </span><span class="cm">/* Illegal Instruction exception */</span><span class="cp"></span>
<span class="cp">#define SPR_DSR_IE	0x00000080  </span><span class="cm">/* Interrupt exception */</span><span class="cp"></span>
<span class="cp">#define SPR_DSR_DME	0x00000100  </span><span class="cm">/* DTLB miss exception */</span><span class="cp"></span>
<span class="cp">#define SPR_DSR_IME	0x00000200  </span><span class="cm">/* ITLB miss exception */</span><span class="cp"></span>
<span class="cp">#define SPR_DSR_RE	0x00000400  </span><span class="cm">/* Range exception */</span><span class="cp"></span>
<span class="cp">#define SPR_DSR_SCE	0x00000800  </span><span class="cm">/* System call exception */</span><span class="cp"></span>
<span class="cp">#define SPR_DSR_FPE     0x00001000  </span><span class="cm">/* Floating Point Exception */</span><span class="cp"></span>
<span class="cp">#define SPR_DSR_TE	0x00002000  </span><span class="cm">/* Trap exception */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for Debug reason register</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define SPR_DRR_RSTE	0x00000001  </span><span class="cm">/* Reset exception */</span><span class="cp"></span>
<span class="cp">#define SPR_DRR_BUSEE	0x00000002  </span><span class="cm">/* Bus error exception */</span><span class="cp"></span>
<span class="cp">#define SPR_DRR_DPFE	0x00000004  </span><span class="cm">/* Data Page Fault exception */</span><span class="cp"></span>
<span class="cp">#define SPR_DRR_IPFE	0x00000008  </span><span class="cm">/* Insn Page Fault exception */</span><span class="cp"></span>
<span class="cp">#define SPR_DRR_TTE	0x00000010  </span><span class="cm">/* Tick Timer exception */</span><span class="cp"></span>
<span class="cp">#define SPR_DRR_AE	0x00000020  </span><span class="cm">/* Alignment exception */</span><span class="cp"></span>
<span class="cp">#define SPR_DRR_IIE	0x00000040  </span><span class="cm">/* Illegal Instruction exception */</span><span class="cp"></span>
<span class="cp">#define SPR_DRR_IE	0x00000080  </span><span class="cm">/* Interrupt exception */</span><span class="cp"></span>
<span class="cp">#define SPR_DRR_DME	0x00000100  </span><span class="cm">/* DTLB miss exception */</span><span class="cp"></span>
<span class="cp">#define SPR_DRR_IME	0x00000200  </span><span class="cm">/* ITLB miss exception */</span><span class="cp"></span>
<span class="cp">#define SPR_DRR_RE	0x00000400  </span><span class="cm">/* Range exception */</span><span class="cp"></span>
<span class="cp">#define SPR_DRR_SCE	0x00000800  </span><span class="cm">/* System call exception */</span><span class="cp"></span>
<span class="cp">#define SPR_DRR_FPE     0x00001000  </span><span class="cm">/* Floating Point Exception */</span><span class="cp"></span>
<span class="cp">#define SPR_DRR_TE	0x00002000  </span><span class="cm">/* Trap exception */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for Performance counters mode registers</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define SPR_PCMR_CP	0x00000001  </span><span class="cm">/* Counter present */</span><span class="cp"></span>
<span class="cp">#define SPR_PCMR_UMRA	0x00000002  </span><span class="cm">/* User mode read access */</span><span class="cp"></span>
<span class="cp">#define SPR_PCMR_CISM	0x00000004  </span><span class="cm">/* Count in supervisor mode */</span><span class="cp"></span>
<span class="cp">#define SPR_PCMR_CIUM	0x00000008  </span><span class="cm">/* Count in user mode */</span><span class="cp"></span>
<span class="cp">#define SPR_PCMR_LA	0x00000010  </span><span class="cm">/* Load access event */</span><span class="cp"></span>
<span class="cp">#define SPR_PCMR_SA	0x00000020  </span><span class="cm">/* Store access event */</span><span class="cp"></span>
<span class="cp">#define SPR_PCMR_IF	0x00000040  </span><span class="cm">/* Instruction fetch event*/</span><span class="cp"></span>
<span class="cp">#define SPR_PCMR_DCM	0x00000080  </span><span class="cm">/* Data cache miss event */</span><span class="cp"></span>
<span class="cp">#define SPR_PCMR_ICM	0x00000100  </span><span class="cm">/* Insn cache miss event */</span><span class="cp"></span>
<span class="cp">#define SPR_PCMR_IFS	0x00000200  </span><span class="cm">/* Insn fetch stall event */</span><span class="cp"></span>
<span class="cp">#define SPR_PCMR_LSUS	0x00000400  </span><span class="cm">/* LSU stall event */</span><span class="cp"></span>
<span class="cp">#define SPR_PCMR_BS	0x00000800  </span><span class="cm">/* Branch stall event */</span><span class="cp"></span>
<span class="cp">#define SPR_PCMR_DTLBM	0x00001000  </span><span class="cm">/* DTLB miss event */</span><span class="cp"></span>
<span class="cp">#define SPR_PCMR_ITLBM	0x00002000  </span><span class="cm">/* ITLB miss event */</span><span class="cp"></span>
<span class="cp">#define SPR_PCMR_DDS	0x00004000  </span><span class="cm">/* Data dependency stall event */</span><span class="cp"></span>
<span class="cp">#define SPR_PCMR_WPE	0x03ff8000  </span><span class="cm">/* Watchpoint events */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for the Power management register</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define SPR_PMR_SDF	0x0000000f  </span><span class="cm">/* Slow down factor */</span><span class="cp"></span>
<span class="cp">#define SPR_PMR_DME	0x00000010  </span><span class="cm">/* Doze mode enable */</span><span class="cp"></span>
<span class="cp">#define SPR_PMR_SME	0x00000020  </span><span class="cm">/* Sleep mode enable */</span><span class="cp"></span>
<span class="cp">#define SPR_PMR_DCGE	0x00000040  </span><span class="cm">/* Dynamic clock gating enable */</span><span class="cp"></span>
<span class="cp">#define SPR_PMR_SUME	0x00000080  </span><span class="cm">/* Suspend mode enable */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for PICMR</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define SPR_PICMR_IUM	0xfffffffc  </span><span class="cm">/* Interrupt unmask */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for PICPR</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define SPR_PICPR_IPRIO	0xfffffffc  </span><span class="cm">/* Interrupt priority */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for PICSR</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define SPR_PICSR_IS	0xffffffff  </span><span class="cm">/* Interrupt status */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for Tick Timer Control Register</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#define SPR_TTCR_CNT	0xffffffff  </span><span class="cm">/* Count, time period */</span><span class="cp"></span>
<span class="cp">#define SPR_TTMR_TP	0x0fffffff  </span><span class="cm">/* Time period */</span><span class="cp"></span>
<span class="cp">#define SPR_TTMR_IP	0x10000000  </span><span class="cm">/* Interrupt Pending */</span><span class="cp"></span>
<span class="cp">#define SPR_TTMR_IE	0x20000000  </span><span class="cm">/* Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define SPR_TTMR_DI	0x00000000  </span><span class="cm">/* Disabled */</span><span class="cp"></span>
<span class="cp">#define SPR_TTMR_RT	0x40000000  </span><span class="cm">/* Restart tick */</span><span class="cp"></span>
<span class="cp">#define SPR_TTMR_SR     0x80000000  </span><span class="cm">/* Single run */</span><span class="cp"></span>
<span class="cp">#define SPR_TTMR_CR     0xc0000000  </span><span class="cm">/* Continuous run */</span><span class="cp"></span>
<span class="cp">#define SPR_TTMR_M      0xc0000000  </span><span class="cm">/* Tick mode */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for the FP Control Status Register</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define SPR_FPCSR_FPEE  0x00000001  </span><span class="cm">/* Floating Point Exception Enable */</span><span class="cp"></span>
<span class="cp">#define SPR_FPCSR_RM    0x00000006  </span><span class="cm">/* Rounding Mode */</span><span class="cp"></span>
<span class="cp">#define SPR_FPCSR_OVF   0x00000008  </span><span class="cm">/* Overflow Flag */</span><span class="cp"></span>
<span class="cp">#define SPR_FPCSR_UNF   0x00000010  </span><span class="cm">/* Underflow Flag */</span><span class="cp"></span>
<span class="cp">#define SPR_FPCSR_SNF   0x00000020  </span><span class="cm">/* SNAN Flag */</span><span class="cp"></span>
<span class="cp">#define SPR_FPCSR_QNF   0x00000040  </span><span class="cm">/* QNAN Flag */</span><span class="cp"></span>
<span class="cp">#define SPR_FPCSR_ZF    0x00000080  </span><span class="cm">/* Zero Flag */</span><span class="cp"></span>
<span class="cp">#define SPR_FPCSR_IXF   0x00000100  </span><span class="cm">/* Inexact Flag */</span><span class="cp"></span>
<span class="cp">#define SPR_FPCSR_IVF   0x00000200  </span><span class="cm">/* Invalid Flag */</span><span class="cp"></span>
<span class="cp">#define SPR_FPCSR_INF   0x00000400  </span><span class="cm">/* Infinity Flag */</span><span class="cp"></span>
<span class="cp">#define SPR_FPCSR_DZF   0x00000800  </span><span class="cm">/* Divide By Zero Flag */</span><span class="cp"></span>
<span class="cp">#define SPR_FPCSR_ALLF (SPR_FPCSR_OVF | SPR_FPCSR_UNF | SPR_FPCSR_SNF | \</span>
<span class="cp">			SPR_FPCSR_QNF | SPR_FPCSR_ZF | SPR_FPCSR_IXF |  \</span>
<span class="cp">			SPR_FPCSR_IVF | SPR_FPCSR_INF | SPR_FPCSR_DZF)</span>

<span class="cp">#define FPCSR_RM_RN (0&lt;&lt;1)</span>
<span class="cp">#define FPCSR_RM_RZ (1&lt;&lt;1)</span>
<span class="cp">#define FPCSR_RM_RIP (2&lt;&lt;1)</span>
<span class="cp">#define FPCSR_RM_RIN (3&lt;&lt;1)</span>

<span class="cm">/*</span>
<span class="cm"> * l.nop constants</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define NOP_NOP          0x0000      </span><span class="cm">/* Normal nop instruction */</span><span class="cp"></span>
<span class="cp">#define NOP_EXIT         0x0001      </span><span class="cm">/* End of simulation */</span><span class="cp"></span>
<span class="cp">#define NOP_REPORT       0x0002      </span><span class="cm">/* Simple report */</span><span class="cp"></span>
<span class="cm">/*#define NOP_PRINTF       0x0003       Simprintf instruction (obsolete)*/</span>
<span class="cp">#define NOP_PUTC         0x0004      </span><span class="cm">/* JPB: Simputc instruction */</span><span class="cp"></span>
<span class="cp">#define NOP_CNT_RESET    0x0005	     </span><span class="cm">/* Reset statistics counters */</span><span class="cp"></span>
<span class="cp">#define NOP_GET_TICKS    0x0006	     </span><span class="cm">/* JPB: Get # ticks running */</span><span class="cp"></span>
<span class="cp">#define NOP_GET_PS       0x0007      </span><span class="cm">/* JPB: Get picosecs/cycle */</span><span class="cp"></span>
<span class="cp">#define NOP_REPORT_FIRST 0x0400      </span><span class="cm">/* Report with number */</span><span class="cp"></span>
<span class="cp">#define NOP_REPORT_LAST  0x03ff      </span><span class="cm">/* Report with number */</span><span class="cp"></span>

<span class="cp">#endif	</span><span class="cm">/* SPR_DEFS__H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
