// Seed: 3677493503
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input tri1 id_2,
    output tri1 id_3,
    input supply1 id_4,
    output supply1 id_5,
    output wire id_6,
    input wor id_7,
    input supply0 id_8,
    output tri1 id_9,
    output supply1 id_10
);
  assign module_2.id_1 = 0;
  assign id_9 = id_8;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input wand id_2
);
  wire  id_4;
  logic id_5;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0
  );
endmodule
module module_2 (
    output wand  id_0,
    output logic id_1,
    input  tri1  id_2
);
  final begin : LABEL_0
    id_1 = "";
  end
  assign id_1 = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0
  );
endmodule
