{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1712255588554 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1712255588574 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712255588647 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712255588647 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1712255589156 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1712255589183 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712255589953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712255589953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712255589953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712255589953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712255589953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712255589953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712255589953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712255589953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712255589953 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1712255589953 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 1314 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712255589968 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 1316 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712255589968 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 1318 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712255589968 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 1320 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712255589968 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 1322 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712255589968 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1712255589968 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1712255589972 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "60 62 " "No exact pin location assignment(s) for 60 pins of 62 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_12\[0\] " "Pin FPGA_led_12\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_12[0] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_12[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_12\[1\] " "Pin FPGA_led_12\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_12[1] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_12[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_12\[2\] " "Pin FPGA_led_12\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_12[2] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_12[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_12\[3\] " "Pin FPGA_led_12\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_12[3] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_12[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_12\[4\] " "Pin FPGA_led_12\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_12[4] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_12[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_12\[5\] " "Pin FPGA_led_12\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_12[5] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_12[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_12\[6\] " "Pin FPGA_led_12\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_12[6] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_12[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_12\[7\] " "Pin FPGA_led_12\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_12[7] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_12[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_12\[8\] " "Pin FPGA_led_12\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_12[8] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_12[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_12\[9\] " "Pin FPGA_led_12\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_12[9] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_12[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_12\[10\] " "Pin FPGA_led_12\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_12[10] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_12[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_12\[11\] " "Pin FPGA_led_12\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_12[11] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_12[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_12\[12\] " "Pin FPGA_led_12\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_12[12] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_12[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_12\[13\] " "Pin FPGA_led_12\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_12[13] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_12[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_34\[0\] " "Pin FPGA_led_34\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_34[0] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_34[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_34\[1\] " "Pin FPGA_led_34\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_34[1] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_34[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_34\[2\] " "Pin FPGA_led_34\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_34[2] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_34[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_34\[3\] " "Pin FPGA_led_34\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_34[3] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_34[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_34\[4\] " "Pin FPGA_led_34\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_34[4] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_34[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_34\[5\] " "Pin FPGA_led_34\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_34[5] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_34[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_34\[6\] " "Pin FPGA_led_34\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_34[6] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_34[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_34\[7\] " "Pin FPGA_led_34\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_34[7] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_34[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_34\[8\] " "Pin FPGA_led_34\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_34[8] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_34[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_34\[9\] " "Pin FPGA_led_34\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_34[9] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_34[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_34\[10\] " "Pin FPGA_led_34\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_34[10] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_34[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_34\[11\] " "Pin FPGA_led_34\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_34[11] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_34[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_34\[12\] " "Pin FPGA_led_34\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_34[12] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_34[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_34\[13\] " "Pin FPGA_led_34\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_34[13] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_34[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_56\[0\] " "Pin FPGA_led_56\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_56[0] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_56[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_56\[1\] " "Pin FPGA_led_56\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_56[1] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_56[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_56\[2\] " "Pin FPGA_led_56\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_56[2] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_56[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_56\[3\] " "Pin FPGA_led_56\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_56[3] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_56[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_56\[4\] " "Pin FPGA_led_56\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_56[4] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_56[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_56\[5\] " "Pin FPGA_led_56\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_56[5] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_56[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_56\[6\] " "Pin FPGA_led_56\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_56[6] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_56[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_56\[7\] " "Pin FPGA_led_56\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_56[7] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_56[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_56\[8\] " "Pin FPGA_led_56\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_56[8] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_56[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_56\[9\] " "Pin FPGA_led_56\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_56[9] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_56[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_56\[10\] " "Pin FPGA_led_56\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_56[10] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_56[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_56\[11\] " "Pin FPGA_led_56\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_56[11] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_56[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_56\[12\] " "Pin FPGA_led_56\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_56[12] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_56[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_56\[13\] " "Pin FPGA_led_56\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_56[13] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_56[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_78\[0\] " "Pin FPGA_led_78\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_78[0] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_78[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_78\[1\] " "Pin FPGA_led_78\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_78[1] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_78[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_78\[2\] " "Pin FPGA_led_78\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_78[2] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_78[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_78\[3\] " "Pin FPGA_led_78\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_78[3] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_78[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_78\[4\] " "Pin FPGA_led_78\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_78[4] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_78[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_78\[5\] " "Pin FPGA_led_78\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_78[5] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_78[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_78\[6\] " "Pin FPGA_led_78\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_78[6] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_78[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_78\[7\] " "Pin FPGA_led_78\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_78[7] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_78[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_78\[8\] " "Pin FPGA_led_78\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_78[8] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_78[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_78\[9\] " "Pin FPGA_led_78\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_78[9] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_78[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_78\[10\] " "Pin FPGA_led_78\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_78[10] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_78[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_78\[11\] " "Pin FPGA_led_78\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_78[11] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_78[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_78\[12\] " "Pin FPGA_led_78\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_78[12] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_78[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_led_78\[13\] " "Pin FPGA_led_78\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FPGA_led_78[13] } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_led_78[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display_switch " "Pin display_switch not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { display_switch } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display_switch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mode_button " "Pin mode_button not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mode_button } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode_button } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "increase_button " "Pin increase_button not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { increase_button } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { increase_button } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "decrease_button " "Pin decrease_button not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { decrease_button } } } { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { decrease_button } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712255592019 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1712255592019 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "27 " "TimeQuest Timing Analyzer is analyzing 27 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1712255592614 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1712255592616 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1712255592617 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1712255592625 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1712255592626 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1712255592630 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1712255592682 ""}  } { { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 1305 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712255592682 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display_switch~input (placed in PIN Y1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node display_switch~input (placed in PIN Y1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1712255592682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst_control\|control_display_switch:inst_display_switch\|FPGA_led_12\[0\]~9 " "Destination node control:inst_control\|control_display_switch:inst_display_switch\|FPGA_led_12\[0\]~9" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control:inst_control|control_display_switch:inst_display_switch|FPGA_led_12[0]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 508 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712255592682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst_control\|control_display_switch:inst_display_switch\|FPGA_led_12\[1\]~12 " "Destination node control:inst_control\|control_display_switch:inst_display_switch\|FPGA_led_12\[1\]~12" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control:inst_control|control_display_switch:inst_display_switch|FPGA_led_12[1]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 511 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712255592682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst_control\|control_display_switch:inst_display_switch\|FPGA_led_12\[2\]~14 " "Destination node control:inst_control\|control_display_switch:inst_display_switch\|FPGA_led_12\[2\]~14" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control:inst_control|control_display_switch:inst_display_switch|FPGA_led_12[2]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 513 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712255592682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst_control\|control_display_switch:inst_display_switch\|FPGA_led_12\[3\]~15 " "Destination node control:inst_control\|control_display_switch:inst_display_switch\|FPGA_led_12\[3\]~15" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control:inst_control|control_display_switch:inst_display_switch|FPGA_led_12[3]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 515 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712255592682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst_control\|control_display_switch:inst_display_switch\|FPGA_led_12\[4\]~17 " "Destination node control:inst_control\|control_display_switch:inst_display_switch\|FPGA_led_12\[4\]~17" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control:inst_control|control_display_switch:inst_display_switch|FPGA_led_12[4]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 517 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712255592682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst_control\|control_display_switch:inst_display_switch\|FPGA_led_12\[5\]~20 " "Destination node control:inst_control\|control_display_switch:inst_display_switch\|FPGA_led_12\[5\]~20" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control:inst_control|control_display_switch:inst_display_switch|FPGA_led_12[5]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 520 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712255592682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst_control\|control_display_switch:inst_display_switch\|FPGA_led_12\[6\]~24 " "Destination node control:inst_control\|control_display_switch:inst_display_switch\|FPGA_led_12\[6\]~24" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control:inst_control|control_display_switch:inst_display_switch|FPGA_led_12[6]~24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 524 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712255592682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst_control\|control_display_switch:inst_display_switch\|FPGA_led_12\[7\]~26 " "Destination node control:inst_control\|control_display_switch:inst_display_switch\|FPGA_led_12\[7\]~26" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control:inst_control|control_display_switch:inst_display_switch|FPGA_led_12[7]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 527 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712255592682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst_control\|control_display_switch:inst_display_switch\|FPGA_led_12\[7\]~28 " "Destination node control:inst_control\|control_display_switch:inst_display_switch\|FPGA_led_12\[7\]~28" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control:inst_control|control_display_switch:inst_display_switch|FPGA_led_12[7]~28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 529 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712255592682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst_control\|control_display_switch:inst_display_switch\|FPGA_led_12\[8\]~29 " "Destination node control:inst_control\|control_display_switch:inst_display_switch\|FPGA_led_12\[8\]~29" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control:inst_control|control_display_switch:inst_display_switch|FPGA_led_12[8]~29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 530 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712255592682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1712255592682 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1712255592682 ""}  } { { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display_switch~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 1304 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712255592682 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712255593299 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712255593301 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712255593301 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712255593303 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712255593305 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1712255593307 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1712255593307 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712255593308 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712255593309 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1712255593310 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712255593310 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "59 unused 2.5V 3 56 0 " "Number of I/O pins in group: 59 (unused VREF, 2.5V VCCIO, 3 input, 56 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1712255593316 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1712255593316 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1712255593316 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712255593319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 61 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712255593319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712255593319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712255593319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712255593319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 56 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712255593319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712255593319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712255593319 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1712255593319 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1712255593319 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_led_1\[0\] " "Node \"FPGA_led_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_led_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1712255593390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_led_1\[1\] " "Node \"FPGA_led_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_led_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1712255593390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_led_1\[2\] " "Node \"FPGA_led_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_led_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1712255593390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_led_1\[3\] " "Node \"FPGA_led_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_led_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1712255593390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_led_1\[4\] " "Node \"FPGA_led_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_led_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1712255593390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_led_1\[5\] " "Node \"FPGA_led_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_led_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1712255593390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_led_1\[6\] " "Node \"FPGA_led_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_led_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1712255593390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_led_2\[0\] " "Node \"FPGA_led_2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_led_2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1712255593390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_led_2\[1\] " "Node \"FPGA_led_2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_led_2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1712255593390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_led_2\[2\] " "Node \"FPGA_led_2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_led_2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1712255593390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_led_2\[3\] " "Node \"FPGA_led_2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_led_2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1712255593390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_led_2\[4\] " "Node \"FPGA_led_2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_led_2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1712255593390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_led_2\[5\] " "Node \"FPGA_led_2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_led_2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1712255593390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_led_2\[6\] " "Node \"FPGA_led_2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_led_2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1712255593390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_led_3\[0\] " "Node \"FPGA_led_3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_led_3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1712255593390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_led_3\[1\] " "Node \"FPGA_led_3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_led_3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1712255593390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_led_3\[2\] " "Node \"FPGA_led_3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_led_3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1712255593390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_led_3\[3\] " "Node \"FPGA_led_3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_led_3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1712255593390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_led_3\[4\] " "Node \"FPGA_led_3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_led_3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1712255593390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_led_3\[5\] " "Node \"FPGA_led_3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_led_3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1712255593390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_led_3\[6\] " "Node \"FPGA_led_3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_led_3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1712255593390 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1712255593390 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712255593392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1712255600979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712255601668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1712255601690 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1712255609350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712255609350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1712255610313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1712255616694 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1712255616694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712255620752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1712255620756 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1712255620756 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.67 " "Total time spent on timing analysis during the Fitter is 0.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1712255620820 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712255620949 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712255621760 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712255621867 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712255622421 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712255623003 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1712255624785 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/output_files/test.fit.smsg " "Generated suppressed messages file C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/output_files/test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1712255625092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5089 " "Peak virtual memory: 5089 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712255625955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 05 01:33:45 2024 " "Processing ended: Fri Apr 05 01:33:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712255625955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712255625955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712255625955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712255625955 ""}
