
f303_nucleo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050d8  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d8  08005260  08005260  00015260  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08005538  08005538  00015538  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800553c  0800553c  0001553c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001e0  20000000  08005540  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
  7 .bss          000001fc  200001e0  200001e0  000201e0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200003dc  200003dc  000201e0  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 10 .debug_info   00018dbb  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003147  00000000  00000000  00038fcb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00007a34  00000000  00000000  0003c112  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000ae8  00000000  00000000  00043b48  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000e38  00000000  00000000  00044630  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000067d1  00000000  00000000  00045468  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00003f0e  00000000  00000000  0004bc39  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0004fb47  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002c40  00000000  00000000  0004fbc4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001e0 	.word	0x200001e0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005248 	.word	0x08005248

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001e4 	.word	0x200001e4
 80001c4:	08005248 	.word	0x08005248

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f092 0f00 	teq	r2, #0
 80004c2:	bf14      	ite	ne
 80004c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e720      	b.n	800031c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aedc 	beq.w	80002ca <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6c1      	b.n	80002ca <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmpun>:
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x10>
 8000a86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8a:	d10a      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x20>
 8000a96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9a:	d102      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	f04f 0001 	mov.w	r0, #1
 8000aa6:	4770      	bx	lr

08000aa8 <__aeabi_d2iz>:
 8000aa8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab0:	d215      	bcs.n	8000ade <__aeabi_d2iz+0x36>
 8000ab2:	d511      	bpl.n	8000ad8 <__aeabi_d2iz+0x30>
 8000ab4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000abc:	d912      	bls.n	8000ae4 <__aeabi_d2iz+0x3c>
 8000abe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ac6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ace:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	4770      	bx	lr
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	4770      	bx	lr
 8000ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae2:	d105      	bne.n	8000af0 <__aeabi_d2iz+0x48>
 8000ae4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae8:	bf08      	it	eq
 8000aea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aee:	4770      	bx	lr
 8000af0:	f04f 0000 	mov.w	r0, #0
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000af8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000afa:	4a0e      	ldr	r2, [pc, #56]	; (8000b34 <HAL_InitTick+0x3c>)
 8000afc:	4b0e      	ldr	r3, [pc, #56]	; (8000b38 <HAL_InitTick+0x40>)
{
 8000afe:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b00:	7818      	ldrb	r0, [r3, #0]
 8000b02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b06:	fbb3 f3f0 	udiv	r3, r3, r0
 8000b0a:	6810      	ldr	r0, [r2, #0]
 8000b0c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000b10:	f000 f8a0 	bl	8000c54 <HAL_SYSTICK_Config>
 8000b14:	4604      	mov	r4, r0
 8000b16:	b958      	cbnz	r0, 8000b30 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b18:	2d0f      	cmp	r5, #15
 8000b1a:	d809      	bhi.n	8000b30 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b1c:	4602      	mov	r2, r0
 8000b1e:	4629      	mov	r1, r5
 8000b20:	f04f 30ff 	mov.w	r0, #4294967295
 8000b24:	f000 f856 	bl	8000bd4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b28:	4b04      	ldr	r3, [pc, #16]	; (8000b3c <HAL_InitTick+0x44>)
 8000b2a:	4620      	mov	r0, r4
 8000b2c:	601d      	str	r5, [r3, #0]
 8000b2e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000b30:	2001      	movs	r0, #1
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
}
 8000b32:	bd38      	pop	{r3, r4, r5, pc}
 8000b34:	2000000c 	.word	0x2000000c
 8000b38:	20000000 	.word	0x20000000
 8000b3c:	20000004 	.word	0x20000004

08000b40 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b40:	4a07      	ldr	r2, [pc, #28]	; (8000b60 <HAL_Init+0x20>)
{
 8000b42:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b44:	6813      	ldr	r3, [r2, #0]
 8000b46:	f043 0310 	orr.w	r3, r3, #16
 8000b4a:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b4c:	2003      	movs	r0, #3
 8000b4e:	f000 f82f 	bl	8000bb0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b52:	2000      	movs	r0, #0
 8000b54:	f7ff ffd0 	bl	8000af8 <HAL_InitTick>
  HAL_MspInit();
 8000b58:	f001 fec4 	bl	80028e4 <HAL_MspInit>
}
 8000b5c:	2000      	movs	r0, #0
 8000b5e:	bd08      	pop	{r3, pc}
 8000b60:	40022000 	.word	0x40022000

08000b64 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000b64:	4a03      	ldr	r2, [pc, #12]	; (8000b74 <HAL_IncTick+0x10>)
 8000b66:	4b04      	ldr	r3, [pc, #16]	; (8000b78 <HAL_IncTick+0x14>)
 8000b68:	6811      	ldr	r1, [r2, #0]
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	440b      	add	r3, r1
 8000b6e:	6013      	str	r3, [r2, #0]
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop
 8000b74:	2000021c 	.word	0x2000021c
 8000b78:	20000000 	.word	0x20000000

08000b7c <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8000b7c:	4b01      	ldr	r3, [pc, #4]	; (8000b84 <HAL_GetTick+0x8>)
 8000b7e:	6818      	ldr	r0, [r3, #0]
}
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop
 8000b84:	2000021c 	.word	0x2000021c

08000b88 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b88:	b538      	push	{r3, r4, r5, lr}
 8000b8a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000b8c:	f7ff fff6 	bl	8000b7c <HAL_GetTick>
  uint32_t wait = Delay;
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b90:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000b92:	bf1c      	itt	ne
 8000b94:	4b05      	ldrne	r3, [pc, #20]	; (8000bac <HAL_Delay+0x24>)
 8000b96:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000b98:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000b9a:	bf18      	it	ne
 8000b9c:	18e4      	addne	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000b9e:	f7ff ffed 	bl	8000b7c <HAL_GetTick>
 8000ba2:	1b40      	subs	r0, r0, r5
 8000ba4:	4284      	cmp	r4, r0
 8000ba6:	d8fa      	bhi.n	8000b9e <HAL_Delay+0x16>
  {
  }
}
 8000ba8:	bd38      	pop	{r3, r4, r5, pc}
 8000baa:	bf00      	nop
 8000bac:	20000000 	.word	0x20000000

08000bb0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bb0:	4a07      	ldr	r2, [pc, #28]	; (8000bd0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000bb2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bb4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000bb8:	041b      	lsls	r3, r3, #16
 8000bba:	0c1b      	lsrs	r3, r3, #16
 8000bbc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000bc0:	0200      	lsls	r0, r0, #8
 8000bc2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bc6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000bca:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000bcc:	60d3      	str	r3, [r2, #12]
 8000bce:	4770      	bx	lr
 8000bd0:	e000ed00 	.word	0xe000ed00

08000bd4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bd4:	4b17      	ldr	r3, [pc, #92]	; (8000c34 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bd6:	b530      	push	{r4, r5, lr}
 8000bd8:	68dc      	ldr	r4, [r3, #12]
 8000bda:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bde:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000be2:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000be4:	2b04      	cmp	r3, #4
 8000be6:	bf28      	it	cs
 8000be8:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bea:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bec:	f04f 0501 	mov.w	r5, #1
 8000bf0:	fa05 f303 	lsl.w	r3, r5, r3
 8000bf4:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bf8:	bf8c      	ite	hi
 8000bfa:	3c03      	subhi	r4, #3
 8000bfc:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bfe:	4019      	ands	r1, r3
 8000c00:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c02:	fa05 f404 	lsl.w	r4, r5, r4
 8000c06:	3c01      	subs	r4, #1
 8000c08:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000c0a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c0c:	ea42 0201 	orr.w	r2, r2, r1
 8000c10:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c14:	bfaf      	iteee	ge
 8000c16:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c1a:	f000 000f 	andlt.w	r0, r0, #15
 8000c1e:	4b06      	ldrlt	r3, [pc, #24]	; (8000c38 <HAL_NVIC_SetPriority+0x64>)
 8000c20:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c22:	bfa5      	ittet	ge
 8000c24:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000c28:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c2a:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c2c:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000c30:	bd30      	pop	{r4, r5, pc}
 8000c32:	bf00      	nop
 8000c34:	e000ed00 	.word	0xe000ed00
 8000c38:	e000ed14 	.word	0xe000ed14

08000c3c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000c3c:	0942      	lsrs	r2, r0, #5
 8000c3e:	2301      	movs	r3, #1
 8000c40:	f000 001f 	and.w	r0, r0, #31
 8000c44:	fa03 f000 	lsl.w	r0, r3, r0
 8000c48:	4b01      	ldr	r3, [pc, #4]	; (8000c50 <HAL_NVIC_EnableIRQ+0x14>)
 8000c4a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000c4e:	4770      	bx	lr
 8000c50:	e000e100 	.word	0xe000e100

08000c54 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c54:	3801      	subs	r0, #1
 8000c56:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c5a:	d20a      	bcs.n	8000c72 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c5c:	4b06      	ldr	r3, [pc, #24]	; (8000c78 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c5e:	4a07      	ldr	r2, [pc, #28]	; (8000c7c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c60:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c62:	21f0      	movs	r1, #240	; 0xf0
 8000c64:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c68:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c6a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c6c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c6e:	601a      	str	r2, [r3, #0]
 8000c70:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000c72:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop
 8000c78:	e000e010 	.word	0xe000e010
 8000c7c:	e000ed00 	.word	0xe000ed00

08000c80 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000c80:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
 8000c84:	2a02      	cmp	r2, #2
{  
 8000c86:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000c88:	d003      	beq.n	8000c92 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000c8a:	2204      	movs	r2, #4
 8000c8c:	6382      	str	r2, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 8000c8e:	2001      	movs	r0, #1
 8000c90:	bd10      	pop	{r4, pc}
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000c92:	6802      	ldr	r2, [r0, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000c94:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000c96:	6811      	ldr	r1, [r2, #0]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8000c98:	6b43      	ldr	r3, [r0, #52]	; 0x34
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000c9a:	f021 010e 	bic.w	r1, r1, #14
 8000c9e:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000ca0:	6811      	ldr	r1, [r2, #0]
 8000ca2:	f021 0101 	bic.w	r1, r1, #1
 8000ca6:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000ca8:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8000caa:	2101      	movs	r1, #1
 8000cac:	fa01 f202 	lsl.w	r2, r1, r2
 8000cb0:	6062      	str	r2, [r4, #4]
    __HAL_UNLOCK(hdma);
 8000cb2:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 8000cb4:	f880 1021 	strb.w	r1, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8000cb8:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8000cbc:	b113      	cbz	r3, 8000cc4 <HAL_DMA_Abort_IT+0x44>
    {
      hdma->XferAbortCallback(hdma);
 8000cbe:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8000cc0:	4620      	mov	r0, r4
 8000cc2:	bd10      	pop	{r4, pc}
 8000cc4:	4618      	mov	r0, r3
    } 
  }
  return status;
}
 8000cc6:	bd10      	pop	{r4, pc}

08000cc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ccc:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000cce:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cd0:	f8df 8164 	ldr.w	r8, [pc, #356]	; 8000e38 <HAL_GPIO_Init+0x170>
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000cd4:	4a56      	ldr	r2, [pc, #344]	; (8000e30 <HAL_GPIO_Init+0x168>)
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000cd6:	9301      	str	r3, [sp, #4]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000cd8:	f04f 090f 	mov.w	r9, #15
  uint32_t position = 0x00U;
 8000cdc:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000cde:	9c01      	ldr	r4, [sp, #4]
 8000ce0:	40dc      	lsrs	r4, r3
 8000ce2:	d102      	bne.n	8000cea <HAL_GPIO_Init+0x22>
      }
    }
    
    position++;
  }
}
 8000ce4:	b005      	add	sp, #20
 8000ce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000cea:	2401      	movs	r4, #1
 8000cec:	fa04 fa03 	lsl.w	sl, r4, r3
    if(iocurrent)
 8000cf0:	9c01      	ldr	r4, [sp, #4]
 8000cf2:	ea14 050a 	ands.w	r5, r4, sl
 8000cf6:	f000 8093 	beq.w	8000e20 <HAL_GPIO_Init+0x158>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000cfa:	684c      	ldr	r4, [r1, #4]
 8000cfc:	f024 0b10 	bic.w	fp, r4, #16
 8000d00:	f1bb 0f02 	cmp.w	fp, #2
 8000d04:	d111      	bne.n	8000d2a <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3];
 8000d06:	08df      	lsrs	r7, r3, #3
 8000d08:	eb00 0787 	add.w	r7, r0, r7, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000d0c:	f003 0e07 	and.w	lr, r3, #7
        temp = GPIOx->AFR[position >> 3];
 8000d10:	6a3e      	ldr	r6, [r7, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000d12:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000d16:	fa09 fc0e 	lsl.w	ip, r9, lr
 8000d1a:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000d1e:	690e      	ldr	r6, [r1, #16]
 8000d20:	fa06 f60e 	lsl.w	r6, r6, lr
 8000d24:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->AFR[position >> 3] = temp;
 8000d28:	623e      	str	r6, [r7, #32]
 8000d2a:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d2e:	2703      	movs	r7, #3
      temp = GPIOx->MODER;
 8000d30:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d32:	fa07 f70c 	lsl.w	r7, r7, ip
 8000d36:	43ff      	mvns	r7, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d38:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d3c:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d3e:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d42:	f10b 3bff 	add.w	fp, fp, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d46:	ea4e 0606 	orr.w	r6, lr, r6
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d4a:	f1bb 0f01 	cmp.w	fp, #1
      GPIOx->MODER = temp;
 8000d4e:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d50:	d811      	bhi.n	8000d76 <HAL_GPIO_Init+0xae>
        temp = GPIOx->OSPEEDR;
 8000d52:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000d54:	ea06 0b07 	and.w	fp, r6, r7
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d58:	68ce      	ldr	r6, [r1, #12]
 8000d5a:	fa06 fe0c 	lsl.w	lr, r6, ip
 8000d5e:	ea4e 060b 	orr.w	r6, lr, fp
        GPIOx->OSPEEDR = temp;
 8000d62:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8000d64:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d66:	ea26 0a0a 	bic.w	sl, r6, sl
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000d6a:	f3c4 1600 	ubfx	r6, r4, #4, #1
 8000d6e:	409e      	lsls	r6, r3
 8000d70:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OTYPER = temp;
 8000d74:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 8000d76:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000d78:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d7a:	688e      	ldr	r6, [r1, #8]
 8000d7c:	fa06 f60c 	lsl.w	r6, r6, ip
 8000d80:	4337      	orrs	r7, r6
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d82:	00e6      	lsls	r6, r4, #3
      GPIOx->PUPDR = temp;
 8000d84:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d86:	d54b      	bpl.n	8000e20 <HAL_GPIO_Init+0x158>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d88:	f8d8 6018 	ldr.w	r6, [r8, #24]
 8000d8c:	f046 0601 	orr.w	r6, r6, #1
 8000d90:	f8c8 6018 	str.w	r6, [r8, #24]
 8000d94:	f8d8 6018 	ldr.w	r6, [r8, #24]
 8000d98:	f023 0703 	bic.w	r7, r3, #3
 8000d9c:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000da0:	f006 0601 	and.w	r6, r6, #1
 8000da4:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8000da8:	9603      	str	r6, [sp, #12]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000daa:	f003 0e03 	and.w	lr, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dae:	9e03      	ldr	r6, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 8000db0:	68be      	ldr	r6, [r7, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000db2:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000db6:	fa09 fc0e 	lsl.w	ip, r9, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000dba:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000dbe:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000dc2:	d02f      	beq.n	8000e24 <HAL_GPIO_Init+0x15c>
 8000dc4:	4e1b      	ldr	r6, [pc, #108]	; (8000e34 <HAL_GPIO_Init+0x16c>)
 8000dc6:	42b0      	cmp	r0, r6
 8000dc8:	d02e      	beq.n	8000e28 <HAL_GPIO_Init+0x160>
 8000dca:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000dce:	42b0      	cmp	r0, r6
 8000dd0:	d02c      	beq.n	8000e2c <HAL_GPIO_Init+0x164>
 8000dd2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000dd6:	42b0      	cmp	r0, r6
 8000dd8:	bf14      	ite	ne
 8000dda:	2605      	movne	r6, #5
 8000ddc:	2603      	moveq	r6, #3
 8000dde:	fa06 f60e 	lsl.w	r6, r6, lr
 8000de2:	ea46 060c 	orr.w	r6, r6, ip
        SYSCFG->EXTICR[position >> 2] = temp;
 8000de6:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 8000de8:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000dea:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000dec:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000df0:	bf0c      	ite	eq
 8000df2:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8000df4:	432e      	orrne	r6, r5
        EXTI->IMR = temp;
 8000df6:	6016      	str	r6, [r2, #0]
        temp = EXTI->EMR;
 8000df8:	6856      	ldr	r6, [r2, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000dfa:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000dfe:	bf0c      	ite	eq
 8000e00:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8000e02:	432e      	orrne	r6, r5
        EXTI->EMR = temp;
 8000e04:	6056      	str	r6, [r2, #4]
        temp = EXTI->RTSR;
 8000e06:	6896      	ldr	r6, [r2, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e08:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000e0c:	bf0c      	ite	eq
 8000e0e:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8000e10:	432e      	orrne	r6, r5
        EXTI->RTSR = temp;
 8000e12:	6096      	str	r6, [r2, #8]
        temp = EXTI->FTSR;
 8000e14:	68d6      	ldr	r6, [r2, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e16:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000e18:	bf54      	ite	pl
 8000e1a:	403e      	andpl	r6, r7
          temp |= iocurrent;
 8000e1c:	432e      	orrmi	r6, r5
        EXTI->FTSR = temp;
 8000e1e:	60d6      	str	r6, [r2, #12]
    position++;
 8000e20:	3301      	adds	r3, #1
 8000e22:	e75c      	b.n	8000cde <HAL_GPIO_Init+0x16>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000e24:	2600      	movs	r6, #0
 8000e26:	e7da      	b.n	8000dde <HAL_GPIO_Init+0x116>
 8000e28:	2601      	movs	r6, #1
 8000e2a:	e7d8      	b.n	8000dde <HAL_GPIO_Init+0x116>
 8000e2c:	2602      	movs	r6, #2
 8000e2e:	e7d6      	b.n	8000dde <HAL_GPIO_Init+0x116>
 8000e30:	40010400 	.word	0x40010400
 8000e34:	48000400 	.word	0x48000400
 8000e38:	40021000 	.word	0x40021000

08000e3c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000e3c:	b10a      	cbz	r2, 8000e42 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000e3e:	6181      	str	r1, [r0, #24]
 8000e40:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000e42:	6281      	str	r1, [r0, #40]	; 0x28
 8000e44:	4770      	bx	lr

08000e46 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000e46:	6943      	ldr	r3, [r0, #20]
 8000e48:	4059      	eors	r1, r3
 8000e4a:	6141      	str	r1, [r0, #20]
 8000e4c:	4770      	bx	lr
	...

08000e50 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e50:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e54:	4605      	mov	r5, r0
 8000e56:	b918      	cbnz	r0, 8000e60 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8000e58:	2001      	movs	r0, #1
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
}
 8000e5a:	b002      	add	sp, #8
 8000e5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e60:	6803      	ldr	r3, [r0, #0]
 8000e62:	07da      	lsls	r2, r3, #31
 8000e64:	d411      	bmi.n	8000e8a <HAL_RCC_OscConfig+0x3a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e66:	682b      	ldr	r3, [r5, #0]
 8000e68:	079b      	lsls	r3, r3, #30
 8000e6a:	f100 8085 	bmi.w	8000f78 <HAL_RCC_OscConfig+0x128>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e6e:	682b      	ldr	r3, [r5, #0]
 8000e70:	071c      	lsls	r4, r3, #28
 8000e72:	f100 80f6 	bmi.w	8001062 <HAL_RCC_OscConfig+0x212>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e76:	682b      	ldr	r3, [r5, #0]
 8000e78:	0758      	lsls	r0, r3, #29
 8000e7a:	f100 813f 	bmi.w	80010fc <HAL_RCC_OscConfig+0x2ac>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000e7e:	69ea      	ldr	r2, [r5, #28]
 8000e80:	2a00      	cmp	r2, #0
 8000e82:	f040 81d6 	bne.w	8001232 <HAL_RCC_OscConfig+0x3e2>
  return HAL_OK;
 8000e86:	2000      	movs	r0, #0
 8000e88:	e7e7      	b.n	8000e5a <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000e8a:	4cba      	ldr	r4, [pc, #744]	; (8001174 <HAL_RCC_OscConfig+0x324>)
 8000e8c:	6863      	ldr	r3, [r4, #4]
 8000e8e:	f003 030c 	and.w	r3, r3, #12
 8000e92:	2b04      	cmp	r3, #4
 8000e94:	d007      	beq.n	8000ea6 <HAL_RCC_OscConfig+0x56>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e96:	6863      	ldr	r3, [r4, #4]
 8000e98:	f003 030c 	and.w	r3, r3, #12
 8000e9c:	2b08      	cmp	r3, #8
 8000e9e:	d116      	bne.n	8000ece <HAL_RCC_OscConfig+0x7e>
 8000ea0:	6863      	ldr	r3, [r4, #4]
 8000ea2:	03df      	lsls	r7, r3, #15
 8000ea4:	d513      	bpl.n	8000ece <HAL_RCC_OscConfig+0x7e>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ea6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000eaa:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000eae:	6821      	ldr	r1, [r4, #0]
 8000eb0:	fa93 f3a3 	rbit	r3, r3
 8000eb4:	fab3 f383 	clz	r3, r3
 8000eb8:	f003 031f 	and.w	r3, r3, #31
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec2:	420b      	tst	r3, r1
 8000ec4:	d0cf      	beq.n	8000e66 <HAL_RCC_OscConfig+0x16>
 8000ec6:	686b      	ldr	r3, [r5, #4]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d1cc      	bne.n	8000e66 <HAL_RCC_OscConfig+0x16>
 8000ecc:	e7c4      	b.n	8000e58 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ece:	686a      	ldr	r2, [r5, #4]
 8000ed0:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8000ed4:	d125      	bne.n	8000f22 <HAL_RCC_OscConfig+0xd2>
 8000ed6:	6823      	ldr	r3, [r4, #0]
 8000ed8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000edc:	6023      	str	r3, [r4, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000ede:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000ee0:	68a9      	ldr	r1, [r5, #8]
 8000ee2:	f023 030f 	bic.w	r3, r3, #15
 8000ee6:	430b      	orrs	r3, r1
 8000ee8:	62e3      	str	r3, [r4, #44]	; 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000eea:	b352      	cbz	r2, 8000f42 <HAL_RCC_OscConfig+0xf2>
        tickstart = HAL_GetTick();
 8000eec:	f7ff fe46 	bl	8000b7c <HAL_GetTick>
 8000ef0:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8000ef4:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ef6:	2701      	movs	r7, #1
 8000ef8:	fa96 f3a6 	rbit	r3, r6
 8000efc:	6822      	ldr	r2, [r4, #0]
 8000efe:	fa96 f3a6 	rbit	r3, r6
 8000f02:	fab3 f383 	clz	r3, r3
 8000f06:	f003 031f 	and.w	r3, r3, #31
 8000f0a:	fa07 f303 	lsl.w	r3, r7, r3
 8000f0e:	4213      	tst	r3, r2
 8000f10:	d1a9      	bne.n	8000e66 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f12:	f7ff fe33 	bl	8000b7c <HAL_GetTick>
 8000f16:	eba0 0008 	sub.w	r0, r0, r8
 8000f1a:	2864      	cmp	r0, #100	; 0x64
 8000f1c:	d9ec      	bls.n	8000ef8 <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
 8000f1e:	2003      	movs	r0, #3
 8000f20:	e79b      	b.n	8000e5a <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f22:	6823      	ldr	r3, [r4, #0]
 8000f24:	b932      	cbnz	r2, 8000f34 <HAL_RCC_OscConfig+0xe4>
 8000f26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f2a:	6023      	str	r3, [r4, #0]
 8000f2c:	6823      	ldr	r3, [r4, #0]
 8000f2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f32:	e7d3      	b.n	8000edc <HAL_RCC_OscConfig+0x8c>
 8000f34:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8000f38:	d1f5      	bne.n	8000f26 <HAL_RCC_OscConfig+0xd6>
 8000f3a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f3e:	6023      	str	r3, [r4, #0]
 8000f40:	e7c9      	b.n	8000ed6 <HAL_RCC_OscConfig+0x86>
        tickstart = HAL_GetTick();
 8000f42:	f7ff fe1b 	bl	8000b7c <HAL_GetTick>
 8000f46:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8000f4a:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f4c:	2701      	movs	r7, #1
 8000f4e:	fa96 f3a6 	rbit	r3, r6
 8000f52:	6822      	ldr	r2, [r4, #0]
 8000f54:	fa96 f3a6 	rbit	r3, r6
 8000f58:	fab3 f383 	clz	r3, r3
 8000f5c:	f003 031f 	and.w	r3, r3, #31
 8000f60:	fa07 f303 	lsl.w	r3, r7, r3
 8000f64:	4213      	tst	r3, r2
 8000f66:	f43f af7e 	beq.w	8000e66 <HAL_RCC_OscConfig+0x16>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f6a:	f7ff fe07 	bl	8000b7c <HAL_GetTick>
 8000f6e:	eba0 0008 	sub.w	r0, r0, r8
 8000f72:	2864      	cmp	r0, #100	; 0x64
 8000f74:	d9eb      	bls.n	8000f4e <HAL_RCC_OscConfig+0xfe>
 8000f76:	e7d2      	b.n	8000f1e <HAL_RCC_OscConfig+0xce>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000f78:	4c7e      	ldr	r4, [pc, #504]	; (8001174 <HAL_RCC_OscConfig+0x324>)
 8000f7a:	6863      	ldr	r3, [r4, #4]
 8000f7c:	f013 0f0c 	tst.w	r3, #12
 8000f80:	d007      	beq.n	8000f92 <HAL_RCC_OscConfig+0x142>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000f82:	6863      	ldr	r3, [r4, #4]
 8000f84:	f003 030c 	and.w	r3, r3, #12
 8000f88:	2b08      	cmp	r3, #8
 8000f8a:	d122      	bne.n	8000fd2 <HAL_RCC_OscConfig+0x182>
 8000f8c:	6863      	ldr	r3, [r4, #4]
 8000f8e:	03de      	lsls	r6, r3, #15
 8000f90:	d41f      	bmi.n	8000fd2 <HAL_RCC_OscConfig+0x182>
 8000f92:	2302      	movs	r3, #2
 8000f94:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f98:	6821      	ldr	r1, [r4, #0]
 8000f9a:	fa93 f3a3 	rbit	r3, r3
 8000f9e:	fab3 f383 	clz	r3, r3
 8000fa2:	f003 031f 	and.w	r3, r3, #31
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fac:	420b      	tst	r3, r1
 8000fae:	d003      	beq.n	8000fb8 <HAL_RCC_OscConfig+0x168>
 8000fb0:	692b      	ldr	r3, [r5, #16]
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	f47f af50 	bne.w	8000e58 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fb8:	6821      	ldr	r1, [r4, #0]
 8000fba:	23f8      	movs	r3, #248	; 0xf8
 8000fbc:	fa93 f3a3 	rbit	r3, r3
 8000fc0:	fab3 f283 	clz	r2, r3
 8000fc4:	696b      	ldr	r3, [r5, #20]
 8000fc6:	4093      	lsls	r3, r2
 8000fc8:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	6023      	str	r3, [r4, #0]
 8000fd0:	e74d      	b.n	8000e6e <HAL_RCC_OscConfig+0x1e>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000fd2:	692a      	ldr	r2, [r5, #16]
 8000fd4:	2601      	movs	r6, #1
 8000fd6:	b30a      	cbz	r2, 800101c <HAL_RCC_OscConfig+0x1cc>
 8000fd8:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_ENABLE();
 8000fdc:	fab3 f383 	clz	r3, r3
 8000fe0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000fe4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000fe8:	009b      	lsls	r3, r3, #2
 8000fea:	2702      	movs	r7, #2
 8000fec:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8000fee:	f7ff fdc5 	bl	8000b7c <HAL_GetTick>
 8000ff2:	4680      	mov	r8, r0
 8000ff4:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ff8:	6822      	ldr	r2, [r4, #0]
 8000ffa:	fa97 f3a7 	rbit	r3, r7
 8000ffe:	fab3 f383 	clz	r3, r3
 8001002:	f003 031f 	and.w	r3, r3, #31
 8001006:	fa06 f303 	lsl.w	r3, r6, r3
 800100a:	4213      	tst	r3, r2
 800100c:	d1d4      	bne.n	8000fb8 <HAL_RCC_OscConfig+0x168>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800100e:	f7ff fdb5 	bl	8000b7c <HAL_GetTick>
 8001012:	eba0 0008 	sub.w	r0, r0, r8
 8001016:	2802      	cmp	r0, #2
 8001018:	d9ec      	bls.n	8000ff4 <HAL_RCC_OscConfig+0x1a4>
 800101a:	e780      	b.n	8000f1e <HAL_RCC_OscConfig+0xce>
 800101c:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 8001020:	fab3 f383 	clz	r3, r3
 8001024:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001028:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800102c:	009b      	lsls	r3, r3, #2
 800102e:	2702      	movs	r7, #2
 8001030:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001032:	f7ff fda3 	bl	8000b7c <HAL_GetTick>
 8001036:	4680      	mov	r8, r0
 8001038:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800103c:	6822      	ldr	r2, [r4, #0]
 800103e:	fa97 f3a7 	rbit	r3, r7
 8001042:	fab3 f383 	clz	r3, r3
 8001046:	f003 031f 	and.w	r3, r3, #31
 800104a:	fa06 f303 	lsl.w	r3, r6, r3
 800104e:	4213      	tst	r3, r2
 8001050:	f43f af0d 	beq.w	8000e6e <HAL_RCC_OscConfig+0x1e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001054:	f7ff fd92 	bl	8000b7c <HAL_GetTick>
 8001058:	eba0 0008 	sub.w	r0, r0, r8
 800105c:	2802      	cmp	r0, #2
 800105e:	d9eb      	bls.n	8001038 <HAL_RCC_OscConfig+0x1e8>
 8001060:	e75d      	b.n	8000f1e <HAL_RCC_OscConfig+0xce>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001062:	69aa      	ldr	r2, [r5, #24]
 8001064:	4e43      	ldr	r6, [pc, #268]	; (8001174 <HAL_RCC_OscConfig+0x324>)
 8001066:	4944      	ldr	r1, [pc, #272]	; (8001178 <HAL_RCC_OscConfig+0x328>)
 8001068:	2401      	movs	r4, #1
 800106a:	b31a      	cbz	r2, 80010b4 <HAL_RCC_OscConfig+0x264>
 800106c:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_ENABLE();
 8001070:	fab3 f383 	clz	r3, r3
 8001074:	440b      	add	r3, r1
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	2702      	movs	r7, #2
 800107a:	601c      	str	r4, [r3, #0]
      tickstart = HAL_GetTick();
 800107c:	f7ff fd7e 	bl	8000b7c <HAL_GetTick>
 8001080:	4680      	mov	r8, r0
 8001082:	fa97 f3a7 	rbit	r3, r7
 8001086:	fa97 f3a7 	rbit	r3, r7
 800108a:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800108e:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8001090:	fa97 f3a7 	rbit	r3, r7
 8001094:	fab3 f383 	clz	r3, r3
 8001098:	f003 031f 	and.w	r3, r3, #31
 800109c:	fa04 f303 	lsl.w	r3, r4, r3
 80010a0:	4213      	tst	r3, r2
 80010a2:	f47f aee8 	bne.w	8000e76 <HAL_RCC_OscConfig+0x26>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80010a6:	f7ff fd69 	bl	8000b7c <HAL_GetTick>
 80010aa:	eba0 0008 	sub.w	r0, r0, r8
 80010ae:	2802      	cmp	r0, #2
 80010b0:	d9e7      	bls.n	8001082 <HAL_RCC_OscConfig+0x232>
 80010b2:	e734      	b.n	8000f1e <HAL_RCC_OscConfig+0xce>
 80010b4:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_DISABLE();
 80010b8:	fab3 f383 	clz	r3, r3
 80010bc:	440b      	add	r3, r1
 80010be:	009b      	lsls	r3, r3, #2
 80010c0:	2702      	movs	r7, #2
 80010c2:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80010c4:	f7ff fd5a 	bl	8000b7c <HAL_GetTick>
 80010c8:	4680      	mov	r8, r0
 80010ca:	fa97 f3a7 	rbit	r3, r7
 80010ce:	fa97 f3a7 	rbit	r3, r7
 80010d2:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010d6:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80010d8:	fa97 f3a7 	rbit	r3, r7
 80010dc:	fab3 f383 	clz	r3, r3
 80010e0:	f003 031f 	and.w	r3, r3, #31
 80010e4:	fa04 f303 	lsl.w	r3, r4, r3
 80010e8:	4213      	tst	r3, r2
 80010ea:	f43f aec4 	beq.w	8000e76 <HAL_RCC_OscConfig+0x26>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80010ee:	f7ff fd45 	bl	8000b7c <HAL_GetTick>
 80010f2:	eba0 0008 	sub.w	r0, r0, r8
 80010f6:	2802      	cmp	r0, #2
 80010f8:	d9e7      	bls.n	80010ca <HAL_RCC_OscConfig+0x27a>
 80010fa:	e710      	b.n	8000f1e <HAL_RCC_OscConfig+0xce>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010fc:	4c1d      	ldr	r4, [pc, #116]	; (8001174 <HAL_RCC_OscConfig+0x324>)
 80010fe:	69e3      	ldr	r3, [r4, #28]
 8001100:	00d9      	lsls	r1, r3, #3
 8001102:	d434      	bmi.n	800116e <HAL_RCC_OscConfig+0x31e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001104:	69e3      	ldr	r3, [r4, #28]
 8001106:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800110a:	61e3      	str	r3, [r4, #28]
 800110c:	69e3      	ldr	r3, [r4, #28]
 800110e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001112:	9301      	str	r3, [sp, #4]
 8001114:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001116:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001118:	4f18      	ldr	r7, [pc, #96]	; (800117c <HAL_RCC_OscConfig+0x32c>)
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	05da      	lsls	r2, r3, #23
 800111e:	d52f      	bpl.n	8001180 <HAL_RCC_OscConfig+0x330>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001120:	68eb      	ldr	r3, [r5, #12]
 8001122:	2b01      	cmp	r3, #1
 8001124:	d13d      	bne.n	80011a2 <HAL_RCC_OscConfig+0x352>
 8001126:	6a23      	ldr	r3, [r4, #32]
 8001128:	f043 0301 	orr.w	r3, r3, #1
 800112c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800112e:	f7ff fd25 	bl	8000b7c <HAL_GetTick>
 8001132:	2702      	movs	r7, #2
 8001134:	4682      	mov	sl, r0
 8001136:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001138:	f04f 0801 	mov.w	r8, #1
 800113c:	fa97 f3a7 	rbit	r3, r7
 8001140:	fa97 f3a7 	rbit	r3, r7
 8001144:	2b00      	cmp	r3, #0
 8001146:	d06c      	beq.n	8001222 <HAL_RCC_OscConfig+0x3d2>
 8001148:	6a22      	ldr	r2, [r4, #32]
 800114a:	fa99 f3a9 	rbit	r3, r9
 800114e:	fab3 f383 	clz	r3, r3
 8001152:	f003 031f 	and.w	r3, r3, #31
 8001156:	fa08 f303 	lsl.w	r3, r8, r3
 800115a:	4213      	tst	r3, r2
 800115c:	d058      	beq.n	8001210 <HAL_RCC_OscConfig+0x3c0>
    if(pwrclkchanged == SET)
 800115e:	2e00      	cmp	r6, #0
 8001160:	f43f ae8d 	beq.w	8000e7e <HAL_RCC_OscConfig+0x2e>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001164:	69e3      	ldr	r3, [r4, #28]
 8001166:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800116a:	61e3      	str	r3, [r4, #28]
 800116c:	e687      	b.n	8000e7e <HAL_RCC_OscConfig+0x2e>
    FlagStatus       pwrclkchanged = RESET;
 800116e:	2600      	movs	r6, #0
 8001170:	e7d2      	b.n	8001118 <HAL_RCC_OscConfig+0x2c8>
 8001172:	bf00      	nop
 8001174:	40021000 	.word	0x40021000
 8001178:	10908120 	.word	0x10908120
 800117c:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001186:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8001188:	f7ff fcf8 	bl	8000b7c <HAL_GetTick>
 800118c:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	05db      	lsls	r3, r3, #23
 8001192:	d4c5      	bmi.n	8001120 <HAL_RCC_OscConfig+0x2d0>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001194:	f7ff fcf2 	bl	8000b7c <HAL_GetTick>
 8001198:	eba0 0008 	sub.w	r0, r0, r8
 800119c:	2864      	cmp	r0, #100	; 0x64
 800119e:	d9f6      	bls.n	800118e <HAL_RCC_OscConfig+0x33e>
 80011a0:	e6bd      	b.n	8000f1e <HAL_RCC_OscConfig+0xce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011a2:	bb3b      	cbnz	r3, 80011f4 <HAL_RCC_OscConfig+0x3a4>
 80011a4:	6a23      	ldr	r3, [r4, #32]
 80011a6:	f023 0301 	bic.w	r3, r3, #1
 80011aa:	6223      	str	r3, [r4, #32]
 80011ac:	6a23      	ldr	r3, [r4, #32]
 80011ae:	f023 0304 	bic.w	r3, r3, #4
 80011b2:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80011b4:	f7ff fce2 	bl	8000b7c <HAL_GetTick>
 80011b8:	2702      	movs	r7, #2
 80011ba:	4682      	mov	sl, r0
 80011bc:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011be:	f04f 0801 	mov.w	r8, #1
 80011c2:	fa97 f3a7 	rbit	r3, r7
 80011c6:	fa97 f3a7 	rbit	r3, r7
 80011ca:	b373      	cbz	r3, 800122a <HAL_RCC_OscConfig+0x3da>
 80011cc:	6a22      	ldr	r2, [r4, #32]
 80011ce:	fa99 f3a9 	rbit	r3, r9
 80011d2:	fab3 f383 	clz	r3, r3
 80011d6:	f003 031f 	and.w	r3, r3, #31
 80011da:	fa08 f303 	lsl.w	r3, r8, r3
 80011de:	4213      	tst	r3, r2
 80011e0:	d0bd      	beq.n	800115e <HAL_RCC_OscConfig+0x30e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80011e2:	f7ff fccb 	bl	8000b7c <HAL_GetTick>
 80011e6:	f241 3388 	movw	r3, #5000	; 0x1388
 80011ea:	eba0 000a 	sub.w	r0, r0, sl
 80011ee:	4298      	cmp	r0, r3
 80011f0:	d9e7      	bls.n	80011c2 <HAL_RCC_OscConfig+0x372>
 80011f2:	e694      	b.n	8000f1e <HAL_RCC_OscConfig+0xce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011f4:	2b05      	cmp	r3, #5
 80011f6:	6a23      	ldr	r3, [r4, #32]
 80011f8:	d103      	bne.n	8001202 <HAL_RCC_OscConfig+0x3b2>
 80011fa:	f043 0304 	orr.w	r3, r3, #4
 80011fe:	6223      	str	r3, [r4, #32]
 8001200:	e791      	b.n	8001126 <HAL_RCC_OscConfig+0x2d6>
 8001202:	f023 0301 	bic.w	r3, r3, #1
 8001206:	6223      	str	r3, [r4, #32]
 8001208:	6a23      	ldr	r3, [r4, #32]
 800120a:	f023 0304 	bic.w	r3, r3, #4
 800120e:	e78d      	b.n	800112c <HAL_RCC_OscConfig+0x2dc>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001210:	f7ff fcb4 	bl	8000b7c <HAL_GetTick>
 8001214:	f241 3388 	movw	r3, #5000	; 0x1388
 8001218:	eba0 000a 	sub.w	r0, r0, sl
 800121c:	4298      	cmp	r0, r3
 800121e:	d98d      	bls.n	800113c <HAL_RCC_OscConfig+0x2ec>
 8001220:	e67d      	b.n	8000f1e <HAL_RCC_OscConfig+0xce>
 8001222:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001226:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001228:	e78f      	b.n	800114a <HAL_RCC_OscConfig+0x2fa>
 800122a:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800122e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001230:	e7cd      	b.n	80011ce <HAL_RCC_OscConfig+0x37e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001232:	4c41      	ldr	r4, [pc, #260]	; (8001338 <HAL_RCC_OscConfig+0x4e8>)
 8001234:	6863      	ldr	r3, [r4, #4]
 8001236:	f003 030c 	and.w	r3, r3, #12
 800123a:	2b08      	cmp	r3, #8
 800123c:	f43f ae0c 	beq.w	8000e58 <HAL_RCC_OscConfig+0x8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001240:	2a02      	cmp	r2, #2
 8001242:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001246:	d152      	bne.n	80012ee <HAL_RCC_OscConfig+0x49e>
 8001248:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 800124c:	fab3 f383 	clz	r3, r3
 8001250:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001254:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001258:	009b      	lsls	r3, r3, #2
 800125a:	2200      	movs	r2, #0
 800125c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800125e:	f7ff fc8d 	bl	8000b7c <HAL_GetTick>
 8001262:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 8001266:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001268:	2601      	movs	r6, #1
 800126a:	fa97 f3a7 	rbit	r3, r7
 800126e:	6822      	ldr	r2, [r4, #0]
 8001270:	fa97 f3a7 	rbit	r3, r7
 8001274:	fab3 f383 	clz	r3, r3
 8001278:	f003 031f 	and.w	r3, r3, #31
 800127c:	fa06 f303 	lsl.w	r3, r6, r3
 8001280:	4213      	tst	r3, r2
 8001282:	d12d      	bne.n	80012e0 <HAL_RCC_OscConfig+0x490>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001284:	6862      	ldr	r2, [r4, #4]
 8001286:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001288:	6a29      	ldr	r1, [r5, #32]
 800128a:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800128e:	430b      	orrs	r3, r1
 8001290:	4313      	orrs	r3, r2
 8001292:	6063      	str	r3, [r4, #4]
 8001294:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001298:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 800129c:	fab3 f383 	clz	r3, r3
 80012a0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80012a4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80012a8:	009b      	lsls	r3, r3, #2
 80012aa:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 80012ae:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 80012b0:	f7ff fc64 	bl	8000b7c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012b4:	2601      	movs	r6, #1
        tickstart = HAL_GetTick();
 80012b6:	4607      	mov	r7, r0
 80012b8:	fa95 f3a5 	rbit	r3, r5
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012bc:	6822      	ldr	r2, [r4, #0]
 80012be:	fa95 f3a5 	rbit	r3, r5
 80012c2:	fab3 f383 	clz	r3, r3
 80012c6:	f003 031f 	and.w	r3, r3, #31
 80012ca:	fa06 f303 	lsl.w	r3, r6, r3
 80012ce:	4213      	tst	r3, r2
 80012d0:	f47f add9 	bne.w	8000e86 <HAL_RCC_OscConfig+0x36>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012d4:	f7ff fc52 	bl	8000b7c <HAL_GetTick>
 80012d8:	1bc0      	subs	r0, r0, r7
 80012da:	2802      	cmp	r0, #2
 80012dc:	d9ec      	bls.n	80012b8 <HAL_RCC_OscConfig+0x468>
 80012de:	e61e      	b.n	8000f1e <HAL_RCC_OscConfig+0xce>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012e0:	f7ff fc4c 	bl	8000b7c <HAL_GetTick>
 80012e4:	eba0 0008 	sub.w	r0, r0, r8
 80012e8:	2802      	cmp	r0, #2
 80012ea:	d9be      	bls.n	800126a <HAL_RCC_OscConfig+0x41a>
 80012ec:	e617      	b.n	8000f1e <HAL_RCC_OscConfig+0xce>
 80012ee:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80012f2:	fab3 f383 	clz	r3, r3
 80012f6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80012fa:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	2200      	movs	r2, #0
 8001302:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001304:	f7ff fc3a 	bl	8000b7c <HAL_GetTick>
 8001308:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 800130c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800130e:	2601      	movs	r6, #1
 8001310:	fa95 f3a5 	rbit	r3, r5
 8001314:	6822      	ldr	r2, [r4, #0]
 8001316:	fa95 f3a5 	rbit	r3, r5
 800131a:	fab3 f383 	clz	r3, r3
 800131e:	f003 031f 	and.w	r3, r3, #31
 8001322:	fa06 f303 	lsl.w	r3, r6, r3
 8001326:	4213      	tst	r3, r2
 8001328:	f43f adad 	beq.w	8000e86 <HAL_RCC_OscConfig+0x36>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800132c:	f7ff fc26 	bl	8000b7c <HAL_GetTick>
 8001330:	1bc0      	subs	r0, r0, r7
 8001332:	2802      	cmp	r0, #2
 8001334:	d9ec      	bls.n	8001310 <HAL_RCC_OscConfig+0x4c0>
 8001336:	e5f2      	b.n	8000f1e <HAL_RCC_OscConfig+0xce>
 8001338:	40021000 	.word	0x40021000

0800133c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800133c:	b510      	push	{r4, lr}
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 800133e:	4c13      	ldr	r4, [pc, #76]	; (800138c <HAL_RCC_GetSysClockFreq+0x50>)
 8001340:	6861      	ldr	r1, [r4, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001342:	f001 030c 	and.w	r3, r1, #12
 8001346:	2b08      	cmp	r3, #8
 8001348:	d11e      	bne.n	8001388 <HAL_RCC_GetSysClockFreq+0x4c>
 800134a:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 800134e:	fa93 f3a3 	rbit	r3, r3
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001352:	f401 1270 	and.w	r2, r1, #3932160	; 0x3c0000
 8001356:	fab3 f383 	clz	r3, r3
 800135a:	fa22 f303 	lsr.w	r3, r2, r3
 800135e:	4a0c      	ldr	r2, [pc, #48]	; (8001390 <HAL_RCC_GetSysClockFreq+0x54>)
 8001360:	5cd0      	ldrb	r0, [r2, r3]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001362:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001364:	220f      	movs	r2, #15
 8001366:	fa92 f2a2 	rbit	r2, r2
 800136a:	fab2 f282 	clz	r2, r2
 800136e:	f003 030f 	and.w	r3, r3, #15
 8001372:	40d3      	lsrs	r3, r2
 8001374:	4a07      	ldr	r2, [pc, #28]	; (8001394 <HAL_RCC_GetSysClockFreq+0x58>)
 8001376:	5cd2      	ldrb	r2, [r2, r3]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001378:	03cb      	lsls	r3, r1, #15
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 800137a:	bf4a      	itet	mi
 800137c:	4b06      	ldrmi	r3, [pc, #24]	; (8001398 <HAL_RCC_GetSysClockFreq+0x5c>)
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 800137e:	4b07      	ldrpl	r3, [pc, #28]	; (800139c <HAL_RCC_GetSysClockFreq+0x60>)
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001380:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8001384:	4358      	muls	r0, r3
 8001386:	bd10      	pop	{r4, pc}
      sysclockfreq = HSE_VALUE;
 8001388:	4803      	ldr	r0, [pc, #12]	; (8001398 <HAL_RCC_GetSysClockFreq+0x5c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800138a:	bd10      	pop	{r4, pc}
 800138c:	40021000 	.word	0x40021000
 8001390:	08005260 	.word	0x08005260
 8001394:	08005270 	.word	0x08005270
 8001398:	007a1200 	.word	0x007a1200
 800139c:	003d0900 	.word	0x003d0900

080013a0 <HAL_RCC_ClockConfig>:
{
 80013a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80013a4:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 80013a6:	4604      	mov	r4, r0
 80013a8:	b910      	cbnz	r0, 80013b0 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80013aa:	2001      	movs	r0, #1
 80013ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80013b0:	4a4c      	ldr	r2, [pc, #304]	; (80014e4 <HAL_RCC_ClockConfig+0x144>)
 80013b2:	6813      	ldr	r3, [r2, #0]
 80013b4:	f003 0307 	and.w	r3, r3, #7
 80013b8:	428b      	cmp	r3, r1
 80013ba:	d32e      	bcc.n	800141a <HAL_RCC_ClockConfig+0x7a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013bc:	6822      	ldr	r2, [r4, #0]
 80013be:	0791      	lsls	r1, r2, #30
 80013c0:	d436      	bmi.n	8001430 <HAL_RCC_ClockConfig+0x90>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80013c2:	07d2      	lsls	r2, r2, #31
 80013c4:	d43c      	bmi.n	8001440 <HAL_RCC_ClockConfig+0xa0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80013c6:	4a47      	ldr	r2, [pc, #284]	; (80014e4 <HAL_RCC_ClockConfig+0x144>)
 80013c8:	6813      	ldr	r3, [r2, #0]
 80013ca:	f003 0307 	and.w	r3, r3, #7
 80013ce:	429d      	cmp	r5, r3
 80013d0:	d375      	bcc.n	80014be <HAL_RCC_ClockConfig+0x11e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013d2:	6822      	ldr	r2, [r4, #0]
 80013d4:	4d44      	ldr	r5, [pc, #272]	; (80014e8 <HAL_RCC_ClockConfig+0x148>)
 80013d6:	f012 0f04 	tst.w	r2, #4
 80013da:	d17c      	bne.n	80014d6 <HAL_RCC_ClockConfig+0x136>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013dc:	0713      	lsls	r3, r2, #28
 80013de:	d506      	bpl.n	80013ee <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80013e0:	686b      	ldr	r3, [r5, #4]
 80013e2:	6922      	ldr	r2, [r4, #16]
 80013e4:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80013e8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80013ec:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80013ee:	f7ff ffa5 	bl	800133c <HAL_RCC_GetSysClockFreq>
 80013f2:	686b      	ldr	r3, [r5, #4]
 80013f4:	22f0      	movs	r2, #240	; 0xf0
 80013f6:	fa92 f2a2 	rbit	r2, r2
 80013fa:	fab2 f282 	clz	r2, r2
 80013fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001402:	40d3      	lsrs	r3, r2
 8001404:	4a39      	ldr	r2, [pc, #228]	; (80014ec <HAL_RCC_ClockConfig+0x14c>)
 8001406:	5cd3      	ldrb	r3, [r2, r3]
 8001408:	40d8      	lsrs	r0, r3
 800140a:	4b39      	ldr	r3, [pc, #228]	; (80014f0 <HAL_RCC_ClockConfig+0x150>)
 800140c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800140e:	2000      	movs	r0, #0
 8001410:	f7ff fb72 	bl	8000af8 <HAL_InitTick>
  return HAL_OK;
 8001414:	2000      	movs	r0, #0
 8001416:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800141a:	6813      	ldr	r3, [r2, #0]
 800141c:	f023 0307 	bic.w	r3, r3, #7
 8001420:	430b      	orrs	r3, r1
 8001422:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001424:	6813      	ldr	r3, [r2, #0]
 8001426:	f003 0307 	and.w	r3, r3, #7
 800142a:	4299      	cmp	r1, r3
 800142c:	d1bd      	bne.n	80013aa <HAL_RCC_ClockConfig+0xa>
 800142e:	e7c5      	b.n	80013bc <HAL_RCC_ClockConfig+0x1c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001430:	492d      	ldr	r1, [pc, #180]	; (80014e8 <HAL_RCC_ClockConfig+0x148>)
 8001432:	68a0      	ldr	r0, [r4, #8]
 8001434:	684b      	ldr	r3, [r1, #4]
 8001436:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800143a:	4303      	orrs	r3, r0
 800143c:	604b      	str	r3, [r1, #4]
 800143e:	e7c0      	b.n	80013c2 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001440:	6862      	ldr	r2, [r4, #4]
 8001442:	4e29      	ldr	r6, [pc, #164]	; (80014e8 <HAL_RCC_ClockConfig+0x148>)
 8001444:	2a01      	cmp	r2, #1
 8001446:	d127      	bne.n	8001498 <HAL_RCC_ClockConfig+0xf8>
 8001448:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800144c:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001450:	6831      	ldr	r1, [r6, #0]
 8001452:	fa93 f3a3 	rbit	r3, r3
 8001456:	fab3 f383 	clz	r3, r3
 800145a:	f003 031f 	and.w	r3, r3, #31
 800145e:	fa02 f303 	lsl.w	r3, r2, r3
 8001462:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001464:	d0a1      	beq.n	80013aa <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001466:	6873      	ldr	r3, [r6, #4]
 8001468:	f023 0303 	bic.w	r3, r3, #3
 800146c:	431a      	orrs	r2, r3
 800146e:	6072      	str	r2, [r6, #4]
    tickstart = HAL_GetTick();
 8001470:	f7ff fb84 	bl	8000b7c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001474:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001478:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800147a:	6873      	ldr	r3, [r6, #4]
 800147c:	6862      	ldr	r2, [r4, #4]
 800147e:	f003 030c 	and.w	r3, r3, #12
 8001482:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001486:	d09e      	beq.n	80013c6 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001488:	f7ff fb78 	bl	8000b7c <HAL_GetTick>
 800148c:	1bc0      	subs	r0, r0, r7
 800148e:	4540      	cmp	r0, r8
 8001490:	d9f3      	bls.n	800147a <HAL_RCC_ClockConfig+0xda>
        return HAL_TIMEOUT;
 8001492:	2003      	movs	r0, #3
}
 8001494:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001498:	2a02      	cmp	r2, #2
 800149a:	bf0c      	ite	eq
 800149c:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 80014a0:	2302      	movne	r3, #2
 80014a2:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014a6:	6830      	ldr	r0, [r6, #0]
 80014a8:	fa93 f3a3 	rbit	r3, r3
 80014ac:	fab3 f383 	clz	r3, r3
 80014b0:	f003 031f 	and.w	r3, r3, #31
 80014b4:	2101      	movs	r1, #1
 80014b6:	fa01 f303 	lsl.w	r3, r1, r3
 80014ba:	4203      	tst	r3, r0
 80014bc:	e7d2      	b.n	8001464 <HAL_RCC_ClockConfig+0xc4>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014be:	6813      	ldr	r3, [r2, #0]
 80014c0:	f023 0307 	bic.w	r3, r3, #7
 80014c4:	432b      	orrs	r3, r5
 80014c6:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014c8:	6813      	ldr	r3, [r2, #0]
 80014ca:	f003 0307 	and.w	r3, r3, #7
 80014ce:	429d      	cmp	r5, r3
 80014d0:	f47f af6b 	bne.w	80013aa <HAL_RCC_ClockConfig+0xa>
 80014d4:	e77d      	b.n	80013d2 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80014d6:	686b      	ldr	r3, [r5, #4]
 80014d8:	68e1      	ldr	r1, [r4, #12]
 80014da:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80014de:	430b      	orrs	r3, r1
 80014e0:	606b      	str	r3, [r5, #4]
 80014e2:	e77b      	b.n	80013dc <HAL_RCC_ClockConfig+0x3c>
 80014e4:	40022000 	.word	0x40022000
 80014e8:	40021000 	.word	0x40021000
 80014ec:	08005291 	.word	0x08005291
 80014f0:	2000000c 	.word	0x2000000c

080014f4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80014f4:	4b08      	ldr	r3, [pc, #32]	; (8001518 <HAL_RCC_GetPCLK1Freq+0x24>)
 80014f6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	fa92 f2a2 	rbit	r2, r2
 8001500:	fab2 f282 	clz	r2, r2
 8001504:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001508:	40d3      	lsrs	r3, r2
 800150a:	4a04      	ldr	r2, [pc, #16]	; (800151c <HAL_RCC_GetPCLK1Freq+0x28>)
 800150c:	5cd3      	ldrb	r3, [r2, r3]
 800150e:	4a04      	ldr	r2, [pc, #16]	; (8001520 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001510:	6810      	ldr	r0, [r2, #0]
}    
 8001512:	40d8      	lsrs	r0, r3
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop
 8001518:	40021000 	.word	0x40021000
 800151c:	080052a1 	.word	0x080052a1
 8001520:	2000000c 	.word	0x2000000c

08001524 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001524:	4b08      	ldr	r3, [pc, #32]	; (8001548 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001526:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	fa92 f2a2 	rbit	r2, r2
 8001530:	fab2 f282 	clz	r2, r2
 8001534:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001538:	40d3      	lsrs	r3, r2
 800153a:	4a04      	ldr	r2, [pc, #16]	; (800154c <HAL_RCC_GetPCLK2Freq+0x28>)
 800153c:	5cd3      	ldrb	r3, [r2, r3]
 800153e:	4a04      	ldr	r2, [pc, #16]	; (8001550 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8001540:	6810      	ldr	r0, [r2, #0]
} 
 8001542:	40d8      	lsrs	r0, r3
 8001544:	4770      	bx	lr
 8001546:	bf00      	nop
 8001548:	40021000 	.word	0x40021000
 800154c:	080052a1 	.word	0x080052a1
 8001550:	2000000c 	.word	0x2000000c

08001554 <HAL_RCCEx_PeriphCLKConfig>:
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001554:	6803      	ldr	r3, [r0, #0]
{
 8001556:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 800155a:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800155c:	03d8      	lsls	r0, r3, #15
 800155e:	d520      	bpl.n	80015a2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001560:	4c50      	ldr	r4, [pc, #320]	; (80016a4 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8001562:	69e3      	ldr	r3, [r4, #28]
 8001564:	00d9      	lsls	r1, r3, #3
 8001566:	d444      	bmi.n	80015f2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001568:	69e3      	ldr	r3, [r4, #28]
 800156a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800156e:	61e3      	str	r3, [r4, #28]
 8001570:	69e3      	ldr	r3, [r4, #28]
 8001572:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001576:	9301      	str	r3, [sp, #4]
 8001578:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800157a:	2601      	movs	r6, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800157c:	4f4a      	ldr	r7, [pc, #296]	; (80016a8 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	05da      	lsls	r2, r3, #23
 8001582:	d538      	bpl.n	80015f6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001584:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001586:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800158a:	d148      	bne.n	800161e <HAL_RCCEx_PeriphCLKConfig+0xca>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800158c:	6a23      	ldr	r3, [r4, #32]
 800158e:	686a      	ldr	r2, [r5, #4]
 8001590:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001594:	4313      	orrs	r3, r2
 8001596:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001598:	b11e      	cbz	r6, 80015a2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800159a:	69e3      	ldr	r3, [r4, #28]
 800159c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015a0:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80015a2:	6828      	ldr	r0, [r5, #0]
 80015a4:	07c1      	lsls	r1, r0, #31
 80015a6:	d506      	bpl.n	80015b6 <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80015a8:	4a3e      	ldr	r2, [pc, #248]	; (80016a4 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80015aa:	68a9      	ldr	r1, [r5, #8]
 80015ac:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80015ae:	f023 0303 	bic.w	r3, r3, #3
 80015b2:	430b      	orrs	r3, r1
 80015b4:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80015b6:	0682      	lsls	r2, r0, #26
 80015b8:	d506      	bpl.n	80015c8 <HAL_RCCEx_PeriphCLKConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80015ba:	4a3a      	ldr	r2, [pc, #232]	; (80016a4 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80015bc:	68e9      	ldr	r1, [r5, #12]
 80015be:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80015c0:	f023 0310 	bic.w	r3, r3, #16
 80015c4:	430b      	orrs	r3, r1
 80015c6:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80015c8:	0603      	lsls	r3, r0, #24
 80015ca:	d506      	bpl.n	80015da <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80015cc:	4a35      	ldr	r2, [pc, #212]	; (80016a4 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80015ce:	6929      	ldr	r1, [r5, #16]
 80015d0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80015d2:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 80015d6:	430b      	orrs	r3, r1
 80015d8:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80015da:	f410 5080 	ands.w	r0, r0, #4096	; 0x1000
 80015de:	d01b      	beq.n	8001618 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80015e0:	4a30      	ldr	r2, [pc, #192]	; (80016a4 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80015e2:	6969      	ldr	r1, [r5, #20]
 80015e4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80015e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80015ea:	430b      	orrs	r3, r1
 80015ec:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80015ee:	2000      	movs	r0, #0
 80015f0:	e012      	b.n	8001618 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    FlagStatus       pwrclkchanged = RESET;
 80015f2:	2600      	movs	r6, #0
 80015f4:	e7c2      	b.n	800157c <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015fc:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 80015fe:	f7ff fabd 	bl	8000b7c <HAL_GetTick>
 8001602:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	05db      	lsls	r3, r3, #23
 8001608:	d4bc      	bmi.n	8001584 <HAL_RCCEx_PeriphCLKConfig+0x30>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800160a:	f7ff fab7 	bl	8000b7c <HAL_GetTick>
 800160e:	eba0 0008 	sub.w	r0, r0, r8
 8001612:	2864      	cmp	r0, #100	; 0x64
 8001614:	d9f6      	bls.n	8001604 <HAL_RCCEx_PeriphCLKConfig+0xb0>
          return HAL_TIMEOUT;
 8001616:	2003      	movs	r0, #3
}
 8001618:	b002      	add	sp, #8
 800161a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800161e:	686a      	ldr	r2, [r5, #4]
 8001620:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001624:	4293      	cmp	r3, r2
 8001626:	d0b1      	beq.n	800158c <HAL_RCCEx_PeriphCLKConfig+0x38>
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001628:	6a21      	ldr	r1, [r4, #32]
 800162a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800162e:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 8001632:	fa93 f2a3 	rbit	r2, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8001636:	f8df e074 	ldr.w	lr, [pc, #116]	; 80016ac <HAL_RCCEx_PeriphCLKConfig+0x158>
 800163a:	fab2 f282 	clz	r2, r2
 800163e:	4472      	add	r2, lr
 8001640:	0092      	lsls	r2, r2, #2
 8001642:	2701      	movs	r7, #1
 8001644:	6017      	str	r7, [r2, #0]
 8001646:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 800164a:	fab3 f383 	clz	r3, r3
 800164e:	4473      	add	r3, lr
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	2200      	movs	r2, #0
 8001654:	601a      	str	r2, [r3, #0]
      RCC->BDCR = temp_reg;
 8001656:	6220      	str	r0, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001658:	07c8      	lsls	r0, r1, #31
 800165a:	d597      	bpl.n	800158c <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 800165c:	f7ff fa8e 	bl	8000b7c <HAL_GetTick>
 8001660:	f04f 0802 	mov.w	r8, #2
 8001664:	4682      	mov	sl, r0
 8001666:	46c1      	mov	r9, r8
 8001668:	fa98 f3a8 	rbit	r3, r8
 800166c:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001670:	b19b      	cbz	r3, 800169a <HAL_RCCEx_PeriphCLKConfig+0x146>
 8001672:	6a22      	ldr	r2, [r4, #32]
 8001674:	fa99 f3a9 	rbit	r3, r9
 8001678:	fab3 f383 	clz	r3, r3
 800167c:	f003 031f 	and.w	r3, r3, #31
 8001680:	fa07 f303 	lsl.w	r3, r7, r3
 8001684:	4213      	tst	r3, r2
 8001686:	d181      	bne.n	800158c <HAL_RCCEx_PeriphCLKConfig+0x38>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001688:	f7ff fa78 	bl	8000b7c <HAL_GetTick>
 800168c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001690:	eba0 000a 	sub.w	r0, r0, sl
 8001694:	4298      	cmp	r0, r3
 8001696:	d9e7      	bls.n	8001668 <HAL_RCCEx_PeriphCLKConfig+0x114>
 8001698:	e7bd      	b.n	8001616 <HAL_RCCEx_PeriphCLKConfig+0xc2>
 800169a:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800169e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80016a0:	e7e8      	b.n	8001674 <HAL_RCCEx_PeriphCLKConfig+0x120>
 80016a2:	bf00      	nop
 80016a4:	40021000 	.word	0x40021000
 80016a8:	40007000 	.word	0x40007000
 80016ac:	10908100 	.word	0x10908100

080016b0 <HAL_TIM_PWM_MspInit>:
 80016b0:	4770      	bx	lr
	...

080016b4 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80016b4:	4a21      	ldr	r2, [pc, #132]	; (800173c <TIM_Base_SetConfig+0x88>)
  tmpcr1 = TIMx->CR1;
 80016b6:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80016b8:	4290      	cmp	r0, r2
{
 80016ba:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80016bc:	d005      	beq.n	80016ca <TIM_Base_SetConfig+0x16>
 80016be:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80016c2:	d002      	beq.n	80016ca <TIM_Base_SetConfig+0x16>
 80016c4:	4c1e      	ldr	r4, [pc, #120]	; (8001740 <TIM_Base_SetConfig+0x8c>)
 80016c6:	42a0      	cmp	r0, r4
 80016c8:	d10c      	bne.n	80016e4 <TIM_Base_SetConfig+0x30>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 80016ca:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80016cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80016d0:	4290      	cmp	r0, r2
    tmpcr1 |= Structure->CounterMode;
 80016d2:	ea43 0304 	orr.w	r3, r3, r4
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80016d6:	d010      	beq.n	80016fa <TIM_Base_SetConfig+0x46>
 80016d8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80016dc:	d00d      	beq.n	80016fa <TIM_Base_SetConfig+0x46>
 80016de:	4a18      	ldr	r2, [pc, #96]	; (8001740 <TIM_Base_SetConfig+0x8c>)
 80016e0:	4290      	cmp	r0, r2
 80016e2:	d00a      	beq.n	80016fa <TIM_Base_SetConfig+0x46>
 80016e4:	4a17      	ldr	r2, [pc, #92]	; (8001744 <TIM_Base_SetConfig+0x90>)
 80016e6:	4290      	cmp	r0, r2
 80016e8:	d007      	beq.n	80016fa <TIM_Base_SetConfig+0x46>
 80016ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80016ee:	4290      	cmp	r0, r2
 80016f0:	d003      	beq.n	80016fa <TIM_Base_SetConfig+0x46>
 80016f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80016f6:	4290      	cmp	r0, r2
 80016f8:	d103      	bne.n	8001702 <TIM_Base_SetConfig+0x4e>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80016fa:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80016fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001700:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001702:	694a      	ldr	r2, [r1, #20]
 8001704:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001708:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 800170a:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800170c:	688b      	ldr	r3, [r1, #8]
 800170e:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001710:	680b      	ldr	r3, [r1, #0]
 8001712:	6283      	str	r3, [r0, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8001714:	4b09      	ldr	r3, [pc, #36]	; (800173c <TIM_Base_SetConfig+0x88>)
 8001716:	4298      	cmp	r0, r3
 8001718:	d00b      	beq.n	8001732 <TIM_Base_SetConfig+0x7e>
 800171a:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 800171e:	4298      	cmp	r0, r3
 8001720:	d007      	beq.n	8001732 <TIM_Base_SetConfig+0x7e>
 8001722:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001726:	4298      	cmp	r0, r3
 8001728:	d003      	beq.n	8001732 <TIM_Base_SetConfig+0x7e>
 800172a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800172e:	4298      	cmp	r0, r3
 8001730:	d101      	bne.n	8001736 <TIM_Base_SetConfig+0x82>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001732:	690b      	ldr	r3, [r1, #16]
 8001734:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8001736:	2301      	movs	r3, #1
 8001738:	6143      	str	r3, [r0, #20]
 800173a:	bd10      	pop	{r4, pc}
 800173c:	40012c00 	.word	0x40012c00
 8001740:	40000400 	.word	0x40000400
 8001744:	40014000 	.word	0x40014000

08001748 <HAL_TIM_Base_Init>:
{ 
 8001748:	b510      	push	{r4, lr}
  if(htim == NULL)
 800174a:	4604      	mov	r4, r0
 800174c:	b1a0      	cbz	r0, 8001778 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 800174e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001752:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001756:	b91b      	cbnz	r3, 8001760 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001758:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800175c:	f001 f958 	bl	8002a10 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001760:	2302      	movs	r3, #2
 8001762:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001766:	6820      	ldr	r0, [r4, #0]
 8001768:	1d21      	adds	r1, r4, #4
 800176a:	f7ff ffa3 	bl	80016b4 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800176e:	2301      	movs	r3, #1
 8001770:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001774:	2000      	movs	r0, #0
 8001776:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001778:	2001      	movs	r0, #1
}
 800177a:	bd10      	pop	{r4, pc}

0800177c <HAL_TIM_PWM_Init>:
{
 800177c:	b510      	push	{r4, lr}
  if(htim == NULL)
 800177e:	4604      	mov	r4, r0
 8001780:	b1a0      	cbz	r0, 80017ac <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001782:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001786:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800178a:	b91b      	cbnz	r3, 8001794 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800178c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001790:	f7ff ff8e 	bl	80016b0 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001794:	2302      	movs	r3, #2
 8001796:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800179a:	6820      	ldr	r0, [r4, #0]
 800179c:	1d21      	adds	r1, r4, #4
 800179e:	f7ff ff89 	bl	80016b4 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80017a2:	2301      	movs	r3, #1
 80017a4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80017a8:	2000      	movs	r0, #0
 80017aa:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80017ac:	2001      	movs	r0, #1
}
 80017ae:	bd10      	pop	{r4, pc}

080017b0 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80017b0:	6a03      	ldr	r3, [r0, #32]
 80017b2:	f023 0301 	bic.w	r3, r3, #1
 80017b6:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80017b8:	6a03      	ldr	r3, [r0, #32]
{
 80017ba:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80017bc:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80017be:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80017c0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80017c2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80017c6:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80017ca:	432a      	orrs	r2, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80017cc:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80017ce:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 80017d2:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80017d4:	4d17      	ldr	r5, [pc, #92]	; (8001834 <TIM_OC1_SetConfig+0x84>)
 80017d6:	42a8      	cmp	r0, r5
 80017d8:	d00b      	beq.n	80017f2 <TIM_OC1_SetConfig+0x42>
 80017da:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 80017de:	42a8      	cmp	r0, r5
 80017e0:	d007      	beq.n	80017f2 <TIM_OC1_SetConfig+0x42>
 80017e2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80017e6:	42a8      	cmp	r0, r5
 80017e8:	d003      	beq.n	80017f2 <TIM_OC1_SetConfig+0x42>
 80017ea:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80017ee:	42a8      	cmp	r0, r5
 80017f0:	d11a      	bne.n	8001828 <TIM_OC1_SetConfig+0x78>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80017f2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80017f4:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80017f8:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }
  
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80017fa:	4d0e      	ldr	r5, [pc, #56]	; (8001834 <TIM_OC1_SetConfig+0x84>)
 80017fc:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80017fe:	f023 0304 	bic.w	r3, r3, #4
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001802:	d00b      	beq.n	800181c <TIM_OC1_SetConfig+0x6c>
 8001804:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8001808:	42a8      	cmp	r0, r5
 800180a:	d007      	beq.n	800181c <TIM_OC1_SetConfig+0x6c>
 800180c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001810:	42a8      	cmp	r0, r5
 8001812:	d003      	beq.n	800181c <TIM_OC1_SetConfig+0x6c>
 8001814:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001818:	42a8      	cmp	r0, r5
 800181a:	d105      	bne.n	8001828 <TIM_OC1_SetConfig+0x78>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800181c:	f424 7540 	bic.w	r5, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001820:	698e      	ldr	r6, [r1, #24]
 8001822:	694c      	ldr	r4, [r1, #20]
 8001824:	4334      	orrs	r4, r6
 8001826:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001828:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800182a:	6182      	str	r2, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800182c:	684a      	ldr	r2, [r1, #4]
 800182e:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8001830:	6203      	str	r3, [r0, #32]
 8001832:	bd70      	pop	{r4, r5, r6, pc}
 8001834:	40012c00 	.word	0x40012c00

08001838 <TIM_OC2_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001838:	6a03      	ldr	r3, [r0, #32]
 800183a:	f023 0310 	bic.w	r3, r3, #16
 800183e:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001840:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8001842:	6842      	ldr	r2, [r0, #4]
{
 8001844:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001846:	6984      	ldr	r4, [r0, #24]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001848:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800184a:	f024 7480 	bic.w	r4, r4, #16777216	; 0x1000000
 800184e:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001852:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001856:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8001858:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800185c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001860:	4d10      	ldr	r5, [pc, #64]	; (80018a4 <TIM_OC2_SetConfig+0x6c>)
 8001862:	42a8      	cmp	r0, r5
 8001864:	d10e      	bne.n	8001884 <TIM_OC2_SetConfig+0x4c>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001866:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001868:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800186c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8001870:	f023 0340 	bic.w	r3, r3, #64	; 0x40
#else
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2N;
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001874:	694d      	ldr	r5, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001876:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001878:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800187c:	4335      	orrs	r5, r6
 800187e:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8001882:	e009      	b.n	8001898 <TIM_OC2_SetConfig+0x60>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001884:	4d08      	ldr	r5, [pc, #32]	; (80018a8 <TIM_OC2_SetConfig+0x70>)
 8001886:	42a8      	cmp	r0, r5
 8001888:	d0f4      	beq.n	8001874 <TIM_OC2_SetConfig+0x3c>
 800188a:	4d08      	ldr	r5, [pc, #32]	; (80018ac <TIM_OC2_SetConfig+0x74>)
 800188c:	42a8      	cmp	r0, r5
 800188e:	d0f1      	beq.n	8001874 <TIM_OC2_SetConfig+0x3c>
 8001890:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001894:	42a8      	cmp	r0, r5
 8001896:	d0ed      	beq.n	8001874 <TIM_OC2_SetConfig+0x3c>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001898:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800189a:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 800189c:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800189e:	6382      	str	r2, [r0, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80018a0:	6203      	str	r3, [r0, #32]
}
 80018a2:	bd70      	pop	{r4, r5, r6, pc}
 80018a4:	40012c00 	.word	0x40012c00
 80018a8:	40014000 	.word	0x40014000
 80018ac:	40014400 	.word	0x40014400

080018b0 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80018b0:	6a03      	ldr	r3, [r0, #32]
 80018b2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80018b6:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80018b8:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80018ba:	6842      	ldr	r2, [r0, #4]
{
 80018bc:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80018be:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80018c0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 80018c2:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 80018c6:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80018ca:	432c      	orrs	r4, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80018cc:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80018ce:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80018d2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80018d6:	4d11      	ldr	r5, [pc, #68]	; (800191c <TIM_OC3_SetConfig+0x6c>)
 80018d8:	42a8      	cmp	r0, r5
 80018da:	d10e      	bne.n	80018fa <TIM_OC3_SetConfig+0x4a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80018dc:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80018de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80018e2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80018e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80018ea:	694d      	ldr	r5, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80018ec:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80018ee:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80018f2:	4335      	orrs	r5, r6
 80018f4:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 80018f8:	e009      	b.n	800190e <TIM_OC3_SetConfig+0x5e>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80018fa:	4d09      	ldr	r5, [pc, #36]	; (8001920 <TIM_OC3_SetConfig+0x70>)
 80018fc:	42a8      	cmp	r0, r5
 80018fe:	d0f4      	beq.n	80018ea <TIM_OC3_SetConfig+0x3a>
 8001900:	4d08      	ldr	r5, [pc, #32]	; (8001924 <TIM_OC3_SetConfig+0x74>)
 8001902:	42a8      	cmp	r0, r5
 8001904:	d0f1      	beq.n	80018ea <TIM_OC3_SetConfig+0x3a>
 8001906:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800190a:	42a8      	cmp	r0, r5
 800190c:	d0ed      	beq.n	80018ea <TIM_OC3_SetConfig+0x3a>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800190e:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001910:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001912:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8001914:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8001916:	6203      	str	r3, [r0, #32]
}
 8001918:	bd70      	pop	{r4, r5, r6, pc}
 800191a:	bf00      	nop
 800191c:	40012c00 	.word	0x40012c00
 8001920:	40014000 	.word	0x40014000
 8001924:	40014400 	.word	0x40014400

08001928 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001928:	6a03      	ldr	r3, [r0, #32]
 800192a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800192e:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001930:	6a02      	ldr	r2, [r0, #32]
{
 8001932:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8001934:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001936:	69c3      	ldr	r3, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001938:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800193a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800193e:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001942:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001946:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001948:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800194c:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001950:	4d0c      	ldr	r5, [pc, #48]	; (8001984 <TIM_OC4_SetConfig+0x5c>)
 8001952:	42a8      	cmp	r0, r5
 8001954:	d00b      	beq.n	800196e <TIM_OC4_SetConfig+0x46>
 8001956:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 800195a:	42a8      	cmp	r0, r5
 800195c:	d007      	beq.n	800196e <TIM_OC4_SetConfig+0x46>
 800195e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001962:	42a8      	cmp	r0, r5
 8001964:	d003      	beq.n	800196e <TIM_OC4_SetConfig+0x46>
 8001966:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800196a:	42a8      	cmp	r0, r5
 800196c:	d104      	bne.n	8001978 <TIM_OC4_SetConfig+0x50>
#else
   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800196e:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001970:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001974:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001978:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800197a:	61c3      	str	r3, [r0, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800197c:	684b      	ldr	r3, [r1, #4]
 800197e:	6403      	str	r3, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8001980:	6202      	str	r2, [r0, #32]
 8001982:	bd30      	pop	{r4, r5, pc}
 8001984:	40012c00 	.word	0x40012c00

08001988 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001988:	b510      	push	{r4, lr}
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 800198a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800198c:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800198e:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001992:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8001996:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001998:	6083      	str	r3, [r0, #8]
 800199a:	bd10      	pop	{r4, pc}

0800199c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800199c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80019a0:	2b01      	cmp	r3, #1
{
 80019a2:	b570      	push	{r4, r5, r6, lr}
 80019a4:	4604      	mov	r4, r0
 80019a6:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80019aa:	d01a      	beq.n	80019e2 <HAL_TIM_ConfigClockSource+0x46>
  htim->State = HAL_TIM_STATE_BUSY;
 80019ac:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80019b0:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 80019b2:	2301      	movs	r3, #1
 80019b4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80019b8:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80019ba:	4b52      	ldr	r3, [pc, #328]	; (8001b04 <HAL_TIM_ConfigClockSource+0x168>)
 80019bc:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 80019be:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 80019c0:	680b      	ldr	r3, [r1, #0]
 80019c2:	2b40      	cmp	r3, #64	; 0x40
 80019c4:	d075      	beq.n	8001ab2 <HAL_TIM_ConfigClockSource+0x116>
 80019c6:	d818      	bhi.n	80019fa <HAL_TIM_ConfigClockSource+0x5e>
 80019c8:	2b10      	cmp	r3, #16
 80019ca:	f000 808f 	beq.w	8001aec <HAL_TIM_ConfigClockSource+0x150>
 80019ce:	d809      	bhi.n	80019e4 <HAL_TIM_ConfigClockSource+0x48>
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	f000 8085 	beq.w	8001ae0 <HAL_TIM_ConfigClockSource+0x144>
  htim->State = HAL_TIM_STATE_READY;
 80019d6:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80019d8:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80019da:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80019de:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80019e2:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80019e4:	2b20      	cmp	r3, #32
 80019e6:	f000 8087 	beq.w	8001af8 <HAL_TIM_ConfigClockSource+0x15c>
 80019ea:	2b30      	cmp	r3, #48	; 0x30
 80019ec:	d1f3      	bne.n	80019d6 <HAL_TIM_ConfigClockSource+0x3a>
   tmpsmcr = TIMx->SMCR;
 80019ee:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80019f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80019f4:	f043 0337 	orr.w	r3, r3, #55	; 0x37
 80019f8:	e033      	b.n	8001a62 <HAL_TIM_ConfigClockSource+0xc6>
  switch (sClockSourceConfig->ClockSource)
 80019fa:	2b70      	cmp	r3, #112	; 0x70
 80019fc:	d033      	beq.n	8001a66 <HAL_TIM_ConfigClockSource+0xca>
 80019fe:	d81b      	bhi.n	8001a38 <HAL_TIM_ConfigClockSource+0x9c>
 8001a00:	2b50      	cmp	r3, #80	; 0x50
 8001a02:	d03f      	beq.n	8001a84 <HAL_TIM_ConfigClockSource+0xe8>
 8001a04:	2b60      	cmp	r3, #96	; 0x60
 8001a06:	d1e6      	bne.n	80019d6 <HAL_TIM_ConfigClockSource+0x3a>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8001a08:	684d      	ldr	r5, [r1, #4]
 8001a0a:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001a0c:	6a01      	ldr	r1, [r0, #32]
 8001a0e:	f021 0110 	bic.w	r1, r1, #16
 8001a12:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001a14:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8001a16:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001a18:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001a1c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001a20:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001a24:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8001a28:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001a2a:	6203      	str	r3, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 8001a2c:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001a2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001a32:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8001a36:	e014      	b.n	8001a62 <HAL_TIM_ConfigClockSource+0xc6>
  switch (sClockSourceConfig->ClockSource)
 8001a38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a3c:	d00c      	beq.n	8001a58 <HAL_TIM_ConfigClockSource+0xbc>
 8001a3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a42:	d1c8      	bne.n	80019d6 <HAL_TIM_ConfigClockSource+0x3a>
      TIM_ETR_SetConfig(htim->Instance, 
 8001a44:	68cb      	ldr	r3, [r1, #12]
 8001a46:	684a      	ldr	r2, [r1, #4]
 8001a48:	6889      	ldr	r1, [r1, #8]
 8001a4a:	f7ff ff9d 	bl	8001988 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001a4e:	6822      	ldr	r2, [r4, #0]
 8001a50:	6893      	ldr	r3, [r2, #8]
 8001a52:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a56:	e013      	b.n	8001a80 <HAL_TIM_ConfigClockSource+0xe4>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001a58:	6883      	ldr	r3, [r0, #8]
 8001a5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a5e:	f023 0307 	bic.w	r3, r3, #7
   TIMx->SMCR = tmpsmcr;
 8001a62:	6083      	str	r3, [r0, #8]
 8001a64:	e7b7      	b.n	80019d6 <HAL_TIM_ConfigClockSource+0x3a>
      TIM_ETR_SetConfig(htim->Instance, 
 8001a66:	68cb      	ldr	r3, [r1, #12]
 8001a68:	684a      	ldr	r2, [r1, #4]
 8001a6a:	6889      	ldr	r1, [r1, #8]
 8001a6c:	f7ff ff8c 	bl	8001988 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001a70:	6822      	ldr	r2, [r4, #0]
 8001a72:	6893      	ldr	r3, [r2, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001a74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a78:	f023 0377 	bic.w	r3, r3, #119	; 0x77
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001a7c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001a80:	6093      	str	r3, [r2, #8]
    break;
 8001a82:	e7a8      	b.n	80019d6 <HAL_TIM_ConfigClockSource+0x3a>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8001a84:	684a      	ldr	r2, [r1, #4]
 8001a86:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001a88:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001a8a:	6a05      	ldr	r5, [r0, #32]
 8001a8c:	f025 0501 	bic.w	r5, r5, #1
 8001a90:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8001a92:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001a94:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001a98:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001a9c:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8001aa0:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8001aa2:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8001aa4:	6202      	str	r2, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 8001aa6:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001aa8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001aac:	f043 0357 	orr.w	r3, r3, #87	; 0x57
 8001ab0:	e7d7      	b.n	8001a62 <HAL_TIM_ConfigClockSource+0xc6>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8001ab2:	684a      	ldr	r2, [r1, #4]
 8001ab4:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001ab6:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001ab8:	6a05      	ldr	r5, [r0, #32]
 8001aba:	f025 0501 	bic.w	r5, r5, #1
 8001abe:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8001ac0:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001ac2:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001ac6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001aca:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8001ace:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8001ad0:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8001ad2:	6202      	str	r2, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 8001ad4:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001ad6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001ada:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8001ade:	e7c0      	b.n	8001a62 <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 8001ae0:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001ae2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001ae6:	f043 0307 	orr.w	r3, r3, #7
 8001aea:	e7ba      	b.n	8001a62 <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 8001aec:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001aee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001af2:	f043 0317 	orr.w	r3, r3, #23
 8001af6:	e7b4      	b.n	8001a62 <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 8001af8:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001afa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001afe:	f043 0327 	orr.w	r3, r3, #39	; 0x27
 8001b02:	e7ae      	b.n	8001a62 <HAL_TIM_ConfigClockSource+0xc6>
 8001b04:	fffe0088 	.word	0xfffe0088

08001b08 <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001b08:	6a03      	ldr	r3, [r0, #32]
{
 8001b0a:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << Channel;
 8001b0c:	2401      	movs	r4, #1
 8001b0e:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8001b10:	ea23 0304 	bic.w	r3, r3, r4
 8001b14:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8001b16:	6a03      	ldr	r3, [r0, #32]
 8001b18:	408a      	lsls	r2, r1
 8001b1a:	431a      	orrs	r2, r3
 8001b1c:	6202      	str	r2, [r0, #32]
 8001b1e:	bd10      	pop	{r4, pc}

08001b20 <HAL_TIM_PWM_Start>:
{
 8001b20:	b510      	push	{r4, lr}
 8001b22:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001b24:	2201      	movs	r2, #1
 8001b26:	6800      	ldr	r0, [r0, #0]
 8001b28:	f7ff ffee 	bl	8001b08 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 8001b2c:	6823      	ldr	r3, [r4, #0]
 8001b2e:	4a0c      	ldr	r2, [pc, #48]	; (8001b60 <HAL_TIM_PWM_Start+0x40>)
 8001b30:	4293      	cmp	r3, r2
 8001b32:	d00b      	beq.n	8001b4c <HAL_TIM_PWM_Start+0x2c>
 8001b34:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d007      	beq.n	8001b4c <HAL_TIM_PWM_Start+0x2c>
 8001b3c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d003      	beq.n	8001b4c <HAL_TIM_PWM_Start+0x2c>
 8001b44:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d103      	bne.n	8001b54 <HAL_TIM_PWM_Start+0x34>
    __HAL_TIM_MOE_ENABLE(htim);
 8001b4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001b4e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001b52:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	f042 0201 	orr.w	r2, r2, #1
 8001b5a:	601a      	str	r2, [r3, #0]
} 
 8001b5c:	2000      	movs	r0, #0
 8001b5e:	bd10      	pop	{r4, pc}
 8001b60:	40012c00 	.word	0x40012c00

08001b64 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8001b64:	6a03      	ldr	r3, [r0, #32]
 8001b66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b6a:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001b6c:	6a02      	ldr	r2, [r0, #32]
{
 8001b6e:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8001b70:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8001b72:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001b74:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8001b76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 8001b7e:	432b      	orrs	r3, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8001b80:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8001b82:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8001b86:	ea42 4205 	orr.w	r2, r2, r5, lsl #16

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001b8a:	4d0d      	ldr	r5, [pc, #52]	; (8001bc0 <TIM_OC5_SetConfig+0x5c>)
 8001b8c:	42a8      	cmp	r0, r5
 8001b8e:	d00b      	beq.n	8001ba8 <TIM_OC5_SetConfig+0x44>
 8001b90:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8001b94:	42a8      	cmp	r0, r5
 8001b96:	d007      	beq.n	8001ba8 <TIM_OC5_SetConfig+0x44>
 8001b98:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b9c:	42a8      	cmp	r0, r5
 8001b9e:	d003      	beq.n	8001ba8 <TIM_OC5_SetConfig+0x44>
 8001ba0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001ba4:	42a8      	cmp	r0, r5
 8001ba6:	d104      	bne.n	8001bb2 <TIM_OC5_SetConfig+0x4e>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8001ba8:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8001baa:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8001bae:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001bb2:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8001bb4:	6543      	str	r3, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8001bb6:	684b      	ldr	r3, [r1, #4]
 8001bb8:	6583      	str	r3, [r0, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8001bba:	6202      	str	r2, [r0, #32]
 8001bbc:	bd30      	pop	{r4, r5, pc}
 8001bbe:	bf00      	nop
 8001bc0:	40012c00 	.word	0x40012c00

08001bc4 <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8001bc4:	6a03      	ldr	r3, [r0, #32]
 8001bc6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001bca:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001bcc:	6a02      	ldr	r2, [r0, #32]
{
 8001bce:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8001bd0:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8001bd2:	6d43      	ldr	r3, [r0, #84]	; 0x54
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001bd4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8001bd6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001bda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001bde:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8001be2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8001be4:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8001be8:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001bec:	4d0c      	ldr	r5, [pc, #48]	; (8001c20 <TIM_OC6_SetConfig+0x5c>)
 8001bee:	42a8      	cmp	r0, r5
 8001bf0:	d00b      	beq.n	8001c0a <TIM_OC6_SetConfig+0x46>
 8001bf2:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8001bf6:	42a8      	cmp	r0, r5
 8001bf8:	d007      	beq.n	8001c0a <TIM_OC6_SetConfig+0x46>
 8001bfa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001bfe:	42a8      	cmp	r0, r5
 8001c00:	d003      	beq.n	8001c0a <TIM_OC6_SetConfig+0x46>
 8001c02:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001c06:	42a8      	cmp	r0, r5
 8001c08:	d104      	bne.n	8001c14 <TIM_OC6_SetConfig+0x50>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8001c0a:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8001c0c:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8001c10:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001c14:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8001c16:	6543      	str	r3, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8001c18:	684b      	ldr	r3, [r1, #4]
 8001c1a:	65c3      	str	r3, [r0, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8001c1c:	6202      	str	r2, [r0, #32]
 8001c1e:	bd30      	pop	{r4, r5, pc}
 8001c20:	40012c00 	.word	0x40012c00

08001c24 <HAL_TIM_PWM_ConfigChannel>:
{
 8001c24:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001c26:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001c2a:	2b01      	cmp	r3, #1
{
 8001c2c:	4604      	mov	r4, r0
 8001c2e:	460d      	mov	r5, r1
 8001c30:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8001c34:	d010      	beq.n	8001c58 <HAL_TIM_PWM_ConfigChannel+0x34>
 8001c36:	2301      	movs	r3, #1
  switch (Channel)
 8001c38:	2a08      	cmp	r2, #8
  __HAL_LOCK(htim);
 8001c3a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8001c3e:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  switch (Channel)
 8001c42:	d043      	beq.n	8001ccc <HAL_TIM_PWM_ConfigChannel+0xa8>
 8001c44:	d809      	bhi.n	8001c5a <HAL_TIM_PWM_ConfigChannel+0x36>
 8001c46:	b1fa      	cbz	r2, 8001c88 <HAL_TIM_PWM_ConfigChannel+0x64>
 8001c48:	2a04      	cmp	r2, #4
 8001c4a:	d02e      	beq.n	8001caa <HAL_TIM_PWM_ConfigChannel+0x86>
  htim->State = HAL_TIM_STATE_READY;
 8001c4c:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001c4e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001c50:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001c54:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001c58:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8001c5a:	2a10      	cmp	r2, #16
 8001c5c:	d047      	beq.n	8001cee <HAL_TIM_PWM_ConfigChannel+0xca>
 8001c5e:	2a14      	cmp	r2, #20
 8001c60:	d056      	beq.n	8001d10 <HAL_TIM_PWM_ConfigChannel+0xec>
 8001c62:	2a0c      	cmp	r2, #12
 8001c64:	d1f2      	bne.n	8001c4c <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001c66:	6820      	ldr	r0, [r4, #0]
 8001c68:	f7ff fe5e 	bl	8001928 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001c6c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8001c6e:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001c70:	69da      	ldr	r2, [r3, #28]
 8001c72:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001c76:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001c78:	69da      	ldr	r2, [r3, #28]
 8001c7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001c7e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8001c80:	69da      	ldr	r2, [r3, #28]
 8001c82:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001c86:	e030      	b.n	8001cea <HAL_TIM_PWM_ConfigChannel+0xc6>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001c88:	6820      	ldr	r0, [r4, #0]
 8001c8a:	f7ff fd91 	bl	80017b0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001c8e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001c90:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001c92:	699a      	ldr	r2, [r3, #24]
 8001c94:	f042 0208 	orr.w	r2, r2, #8
 8001c98:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001c9a:	699a      	ldr	r2, [r3, #24]
 8001c9c:	f022 0204 	bic.w	r2, r2, #4
 8001ca0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001ca2:	699a      	ldr	r2, [r3, #24]
 8001ca4:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001ca6:	619a      	str	r2, [r3, #24]
    break;
 8001ca8:	e7d0      	b.n	8001c4c <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001caa:	6820      	ldr	r0, [r4, #0]
 8001cac:	f7ff fdc4 	bl	8001838 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001cb0:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001cb2:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001cb4:	699a      	ldr	r2, [r3, #24]
 8001cb6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001cba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001cbc:	699a      	ldr	r2, [r3, #24]
 8001cbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001cc2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001cc4:	699a      	ldr	r2, [r3, #24]
 8001cc6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001cca:	e7ec      	b.n	8001ca6 <HAL_TIM_PWM_ConfigChannel+0x82>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001ccc:	6820      	ldr	r0, [r4, #0]
 8001cce:	f7ff fdef 	bl	80018b0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001cd2:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8001cd4:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001cd6:	69da      	ldr	r2, [r3, #28]
 8001cd8:	f042 0208 	orr.w	r2, r2, #8
 8001cdc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001cde:	69da      	ldr	r2, [r3, #28]
 8001ce0:	f022 0204 	bic.w	r2, r2, #4
 8001ce4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8001ce6:	69da      	ldr	r2, [r3, #28]
 8001ce8:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8001cea:	61da      	str	r2, [r3, #28]
    break;
 8001cec:	e7ae      	b.n	8001c4c <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8001cee:	6820      	ldr	r0, [r4, #0]
 8001cf0:	f7ff ff38 	bl	8001b64 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8001cf4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8001cf6:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8001cf8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001cfa:	f042 0208 	orr.w	r2, r2, #8
 8001cfe:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8001d00:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001d02:	f022 0204 	bic.w	r2, r2, #4
 8001d06:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8001d08:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001d0a:	430a      	orrs	r2, r1
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8001d0c:	655a      	str	r2, [r3, #84]	; 0x54
    break;
 8001d0e:	e79d      	b.n	8001c4c <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8001d10:	6820      	ldr	r0, [r4, #0]
 8001d12:	f7ff ff57 	bl	8001bc4 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8001d16:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8001d18:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8001d1a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001d1c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001d20:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8001d22:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001d24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001d28:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8001d2a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001d2c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001d30:	e7ec      	b.n	8001d0c <HAL_TIM_PWM_ConfigChannel+0xe8>
	...

08001d34 <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 8001d34:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001d38:	2b01      	cmp	r3, #1
{
 8001d3a:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8001d3c:	d018      	beq.n	8001d70 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
  tmpcr2 = htim->Instance->CR2;
 8001d3e:	6802      	ldr	r2, [r0, #0]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8001d40:	4d0c      	ldr	r5, [pc, #48]	; (8001d74 <HAL_TIMEx_MasterConfigSynchronization+0x40>)
  tmpcr2 = htim->Instance->CR2;
 8001d42:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8001d44:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8001d46:	42aa      	cmp	r2, r5
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8001d48:	bf02      	ittt	eq
 8001d4a:	684d      	ldreq	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8001d4c:	f423 0370 	biceq.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8001d50:	432b      	orreq	r3, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001d52:	680d      	ldr	r5, [r1, #0]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001d54:	6889      	ldr	r1, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8001d56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001d5a:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 8001d5c:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  htim->Instance->CR2 = tmpcr2;
 8001d60:	6053      	str	r3, [r2, #4]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001d62:	4321      	orrs	r1, r4
  __HAL_UNLOCK(htim);
 8001d64:	2300      	movs	r3, #0
  htim->Instance->SMCR = tmpsmcr;
 8001d66:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 8001d68:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 8001d70:	2002      	movs	r0, #2
} 
 8001d72:	bd30      	pop	{r4, r5, pc}
 8001d74:	40012c00 	.word	0x40012c00

08001d78 <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 8001d78:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001d7c:	2b01      	cmp	r3, #1
{
 8001d7e:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8001d80:	d034      	beq.n	8001dec <HAL_TIMEx_ConfigBreakDeadTime+0x74>
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8001d82:	68cb      	ldr	r3, [r1, #12]
 8001d84:	688a      	ldr	r2, [r1, #8]
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8001d86:	4c1a      	ldr	r4, [pc, #104]	; (8001df0 <HAL_TIMEx_ConfigBreakDeadTime+0x78>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8001d88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d8c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8001d8e:	684a      	ldr	r2, [r1, #4]
 8001d90:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001d94:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8001d96:	680a      	ldr	r2, [r1, #0]
 8001d98:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001d9c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8001d9e:	690a      	ldr	r2, [r1, #16]
 8001da0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001da4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8001da6:	694a      	ldr	r2, [r1, #20]
 8001da8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001dac:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8001dae:	6a8a      	ldr	r2, [r1, #40]	; 0x28
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8001db0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001db4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 8001db6:	698a      	ldr	r2, [r1, #24]
 8001db8:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8001dbc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8001dc0:	6802      	ldr	r2, [r0, #0]
 8001dc2:	42a2      	cmp	r2, r4
 8001dc4:	d10c      	bne.n	8001de0 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 8001dc6:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8001dc8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8001dcc:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8001dd0:	69cc      	ldr	r4, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8001dd2:	6a09      	ldr	r1, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8001dd4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001dd8:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8001dda:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8001dde:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 8001de0:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8001de2:	2300      	movs	r3, #0
 8001de4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8001de8:	4618      	mov	r0, r3
 8001dea:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 8001dec:	2002      	movs	r0, #2
}
 8001dee:	bd10      	pop	{r4, pc}
 8001df0:	40012c00 	.word	0x40012c00

08001df4 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001df4:	6803      	ldr	r3, [r0, #0]
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001dfc:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001dfe:	689a      	ldr	r2, [r3, #8]
 8001e00:	f022 0201 	bic.w	r2, r2, #1
 8001e04:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001e06:	2320      	movs	r3, #32
 8001e08:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a
 8001e0c:	4770      	bx	lr

08001e0e <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 8001e0e:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 8001e12:	2b20      	cmp	r3, #32
 8001e14:	d13d      	bne.n	8001e92 <HAL_UART_Receive_IT+0x84>
    if((pData == NULL ) || (Size == 0U))
 8001e16:	2900      	cmp	r1, #0
 8001e18:	d039      	beq.n	8001e8e <HAL_UART_Receive_IT+0x80>
 8001e1a:	2a00      	cmp	r2, #0
 8001e1c:	d037      	beq.n	8001e8e <HAL_UART_Receive_IT+0x80>
    __HAL_LOCK(huart);
 8001e1e:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d035      	beq.n	8001e92 <HAL_UART_Receive_IT+0x84>
 8001e26:	2301      	movs	r3, #1
 8001e28:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    UART_MASK_COMPUTATION(huart);
 8001e2c:	6883      	ldr	r3, [r0, #8]
    huart->pRxBuffPtr = pData;
 8001e2e:	6541      	str	r1, [r0, #84]	; 0x54
    UART_MASK_COMPUTATION(huart);
 8001e30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->RxXferSize = Size;
 8001e34:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
    huart->RxXferCount = Size;
 8001e38:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 8001e3c:	d119      	bne.n	8001e72 <HAL_UART_Receive_IT+0x64>
 8001e3e:	6903      	ldr	r3, [r0, #16]
 8001e40:	b9ab      	cbnz	r3, 8001e6e <HAL_UART_Receive_IT+0x60>
 8001e42:	f240 13ff 	movw	r3, #511	; 0x1ff
 8001e46:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e4a:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001e4c:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e4e:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001e50:	f880 206a 	strb.w	r2, [r0, #106]	; 0x6a
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e54:	6802      	ldr	r2, [r0, #0]
    __HAL_UNLOCK(huart);
 8001e56:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e5a:	6891      	ldr	r1, [r2, #8]
 8001e5c:	f041 0101 	orr.w	r1, r1, #1
 8001e60:	6091      	str	r1, [r2, #8]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8001e62:	6811      	ldr	r1, [r2, #0]
 8001e64:	f441 7190 	orr.w	r1, r1, #288	; 0x120
 8001e68:	6011      	str	r1, [r2, #0]
    return HAL_OK;
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	4770      	bx	lr
    UART_MASK_COMPUTATION(huart);
 8001e6e:	23ff      	movs	r3, #255	; 0xff
 8001e70:	e7e9      	b.n	8001e46 <HAL_UART_Receive_IT+0x38>
 8001e72:	b923      	cbnz	r3, 8001e7e <HAL_UART_Receive_IT+0x70>
 8001e74:	6903      	ldr	r3, [r0, #16]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d0f9      	beq.n	8001e6e <HAL_UART_Receive_IT+0x60>
 8001e7a:	237f      	movs	r3, #127	; 0x7f
 8001e7c:	e7e3      	b.n	8001e46 <HAL_UART_Receive_IT+0x38>
 8001e7e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001e82:	d1e2      	bne.n	8001e4a <HAL_UART_Receive_IT+0x3c>
 8001e84:	6903      	ldr	r3, [r0, #16]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d0f7      	beq.n	8001e7a <HAL_UART_Receive_IT+0x6c>
 8001e8a:	233f      	movs	r3, #63	; 0x3f
 8001e8c:	e7db      	b.n	8001e46 <HAL_UART_Receive_IT+0x38>
      return HAL_ERROR;
 8001e8e:	2001      	movs	r0, #1
 8001e90:	4770      	bx	lr
    return HAL_BUSY;
 8001e92:	2002      	movs	r0, #2
}
 8001e94:	4770      	bx	lr

08001e96 <HAL_UART_TxCpltCallback>:
 8001e96:	4770      	bx	lr

08001e98 <HAL_UART_ErrorCallback>:
 8001e98:	4770      	bx	lr

08001e9a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001e9a:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8001e9c:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8001ea4:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52

  HAL_UART_ErrorCallback(huart);
 8001ea8:	f7ff fff6 	bl	8001e98 <HAL_UART_ErrorCallback>
 8001eac:	bd08      	pop	{r3, pc}
	...

08001eb0 <UART_SetConfig>:
{
 8001eb0:	b538      	push	{r3, r4, r5, lr}
 8001eb2:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001eb4:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001eb6:	6921      	ldr	r1, [r4, #16]
 8001eb8:	68a3      	ldr	r3, [r4, #8]
 8001eba:	69c2      	ldr	r2, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001ebc:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001ebe:	430b      	orrs	r3, r1
 8001ec0:	6961      	ldr	r1, [r4, #20]
 8001ec2:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001ec4:	4949      	ldr	r1, [pc, #292]	; (8001fec <UART_SetConfig+0x13c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001ec6:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001ec8:	4001      	ands	r1, r0
 8001eca:	430b      	orrs	r3, r1
 8001ecc:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001ece:	686b      	ldr	r3, [r5, #4]
 8001ed0:	68e1      	ldr	r1, [r4, #12]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001ed2:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001ed4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001ed8:	430b      	orrs	r3, r1
 8001eda:	606b      	str	r3, [r5, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001edc:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001ede:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001ee0:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001ee4:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001ee6:	430b      	orrs	r3, r1
 8001ee8:	60ab      	str	r3, [r5, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001eea:	4b41      	ldr	r3, [pc, #260]	; (8001ff0 <UART_SetConfig+0x140>)
 8001eec:	429d      	cmp	r5, r3
 8001eee:	d112      	bne.n	8001f16 <UART_SetConfig+0x66>
 8001ef0:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8001ef4:	493f      	ldr	r1, [pc, #252]	; (8001ff4 <UART_SetConfig+0x144>)
 8001ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef8:	f003 0303 	and.w	r3, r3, #3
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001efc:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001f00:	5ccb      	ldrb	r3, [r1, r3]
 8001f02:	d13b      	bne.n	8001f7c <UART_SetConfig+0xcc>
    switch (clocksource)
 8001f04:	2b08      	cmp	r3, #8
 8001f06:	d836      	bhi.n	8001f76 <UART_SetConfig+0xc6>
 8001f08:	e8df f003 	tbb	[pc, r3]
 8001f0c:	3524210f 	.word	0x3524210f
 8001f10:	3535352d 	.word	0x3535352d
 8001f14:	30          	.byte	0x30
 8001f15:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001f16:	4b38      	ldr	r3, [pc, #224]	; (8001ff8 <UART_SetConfig+0x148>)
 8001f18:	429d      	cmp	r5, r3
 8001f1a:	d003      	beq.n	8001f24 <UART_SetConfig+0x74>
 8001f1c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001f20:	429d      	cmp	r5, r3
 8001f22:	d15e      	bne.n	8001fe2 <UART_SetConfig+0x132>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001f24:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001f28:	d131      	bne.n	8001f8e <UART_SetConfig+0xde>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001f2a:	f7ff fae3 	bl	80014f4 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001f2e:	6861      	ldr	r1, [r4, #4]
 8001f30:	084a      	lsrs	r2, r1, #1
 8001f32:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8001f36:	fbb3 f3f1 	udiv	r3, r3, r1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001f3a:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001f3c:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8001f3e:	f023 020f 	bic.w	r2, r3, #15
    huart->Instance->BRR = brrtemp;
 8001f42:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001f44:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	60cb      	str	r3, [r1, #12]
 8001f4c:	bd38      	pop	{r3, r4, r5, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001f4e:	f7ff fae9 	bl	8001524 <HAL_RCC_GetPCLK2Freq>
 8001f52:	e7ec      	b.n	8001f2e <UART_SetConfig+0x7e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001f54:	6860      	ldr	r0, [r4, #4]
 8001f56:	0843      	lsrs	r3, r0, #1
 8001f58:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8001f5c:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001f60:	fbb3 f3f0 	udiv	r3, r3, r0
 8001f64:	e7e9      	b.n	8001f3a <UART_SetConfig+0x8a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001f66:	f7ff f9e9 	bl	800133c <HAL_RCC_GetSysClockFreq>
 8001f6a:	e7e0      	b.n	8001f2e <UART_SetConfig+0x7e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001f6c:	6860      	ldr	r0, [r4, #4]
 8001f6e:	0843      	lsrs	r3, r0, #1
 8001f70:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001f74:	e7f4      	b.n	8001f60 <UART_SetConfig+0xb0>
        ret = HAL_ERROR;
 8001f76:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	e7e0      	b.n	8001f3e <UART_SetConfig+0x8e>
    switch (clocksource)
 8001f7c:	2b08      	cmp	r3, #8
 8001f7e:	d833      	bhi.n	8001fe8 <UART_SetConfig+0x138>
 8001f80:	e8df f003 	tbb	[pc, r3]
 8001f84:	321b1005 	.word	0x321b1005
 8001f88:	32323227 	.word	0x32323227
 8001f8c:	2a          	.byte	0x2a
 8001f8d:	00          	.byte	0x00
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001f8e:	f7ff fab1 	bl	80014f4 <HAL_RCC_GetPCLK1Freq>
 8001f92:	6863      	ldr	r3, [r4, #4]
 8001f94:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8001f98:	fbb0 f0f3 	udiv	r0, r0, r3
 8001f9c:	b280      	uxth	r0, r0
 8001f9e:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001fa0:	2000      	movs	r0, #0
        break;
 8001fa2:	bd38      	pop	{r3, r4, r5, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001fa4:	f7ff fabe 	bl	8001524 <HAL_RCC_GetPCLK2Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001fa8:	6863      	ldr	r3, [r4, #4]
 8001faa:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8001fae:	fbb0 f0f3 	udiv	r0, r0, r3
 8001fb2:	4b0f      	ldr	r3, [pc, #60]	; (8001ff0 <UART_SetConfig+0x140>)
 8001fb4:	b280      	uxth	r0, r0
 8001fb6:	60d8      	str	r0, [r3, #12]
 8001fb8:	e7f2      	b.n	8001fa0 <UART_SetConfig+0xf0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001fba:	6862      	ldr	r2, [r4, #4]
 8001fbc:	0853      	lsrs	r3, r2, #1
 8001fbe:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8001fc2:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001fc6:	fbb3 f3f2 	udiv	r3, r3, r2
 8001fca:	4a09      	ldr	r2, [pc, #36]	; (8001ff0 <UART_SetConfig+0x140>)
 8001fcc:	b29b      	uxth	r3, r3
 8001fce:	60d3      	str	r3, [r2, #12]
 8001fd0:	e7e6      	b.n	8001fa0 <UART_SetConfig+0xf0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001fd2:	f7ff f9b3 	bl	800133c <HAL_RCC_GetSysClockFreq>
 8001fd6:	e7e7      	b.n	8001fa8 <UART_SetConfig+0xf8>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001fd8:	6862      	ldr	r2, [r4, #4]
 8001fda:	0853      	lsrs	r3, r2, #1
 8001fdc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001fe0:	e7f1      	b.n	8001fc6 <UART_SetConfig+0x116>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001fe2:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001fe6:	d0c6      	beq.n	8001f76 <UART_SetConfig+0xc6>
        ret = HAL_ERROR;
 8001fe8:	2001      	movs	r0, #1
  return ret;
 8001fea:	bd38      	pop	{r3, r4, r5, pc}
 8001fec:	efff69f3 	.word	0xefff69f3
 8001ff0:	40013800 	.word	0x40013800
 8001ff4:	08005280 	.word	0x08005280
 8001ff8:	40004400 	.word	0x40004400

08001ffc <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001ffc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001ffe:	07da      	lsls	r2, r3, #31
{
 8002000:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002002:	d506      	bpl.n	8002012 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002004:	6801      	ldr	r1, [r0, #0]
 8002006:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8002008:	684a      	ldr	r2, [r1, #4]
 800200a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800200e:	4322      	orrs	r2, r4
 8002010:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002012:	079c      	lsls	r4, r3, #30
 8002014:	d506      	bpl.n	8002024 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002016:	6801      	ldr	r1, [r0, #0]
 8002018:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800201a:	684a      	ldr	r2, [r1, #4]
 800201c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002020:	4322      	orrs	r2, r4
 8002022:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002024:	0759      	lsls	r1, r3, #29
 8002026:	d506      	bpl.n	8002036 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002028:	6801      	ldr	r1, [r0, #0]
 800202a:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800202c:	684a      	ldr	r2, [r1, #4]
 800202e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002032:	4322      	orrs	r2, r4
 8002034:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002036:	071a      	lsls	r2, r3, #28
 8002038:	d506      	bpl.n	8002048 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800203a:	6801      	ldr	r1, [r0, #0]
 800203c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800203e:	684a      	ldr	r2, [r1, #4]
 8002040:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002044:	4322      	orrs	r2, r4
 8002046:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002048:	06dc      	lsls	r4, r3, #27
 800204a:	d506      	bpl.n	800205a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800204c:	6801      	ldr	r1, [r0, #0]
 800204e:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8002050:	688a      	ldr	r2, [r1, #8]
 8002052:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002056:	4322      	orrs	r2, r4
 8002058:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800205a:	0699      	lsls	r1, r3, #26
 800205c:	d506      	bpl.n	800206c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800205e:	6801      	ldr	r1, [r0, #0]
 8002060:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8002062:	688a      	ldr	r2, [r1, #8]
 8002064:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002068:	4322      	orrs	r2, r4
 800206a:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800206c:	065a      	lsls	r2, r3, #25
 800206e:	d50f      	bpl.n	8002090 <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002070:	6801      	ldr	r1, [r0, #0]
 8002072:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002074:	684a      	ldr	r2, [r1, #4]
 8002076:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800207a:	4322      	orrs	r2, r4
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800207c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002080:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002082:	d105      	bne.n	8002090 <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002084:	684a      	ldr	r2, [r1, #4]
 8002086:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002088:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800208c:	4322      	orrs	r2, r4
 800208e:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002090:	061b      	lsls	r3, r3, #24
 8002092:	d506      	bpl.n	80020a2 <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002094:	6802      	ldr	r2, [r0, #0]
 8002096:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002098:	6853      	ldr	r3, [r2, #4]
 800209a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800209e:	430b      	orrs	r3, r1
 80020a0:	6053      	str	r3, [r2, #4]
 80020a2:	bd10      	pop	{r4, pc}

080020a4 <UART_WaitOnFlagUntilTimeout>:
{
 80020a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80020a8:	9d06      	ldr	r5, [sp, #24]
 80020aa:	4604      	mov	r4, r0
 80020ac:	460f      	mov	r7, r1
 80020ae:	4616      	mov	r6, r2
 80020b0:	4698      	mov	r8, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80020b2:	6821      	ldr	r1, [r4, #0]
 80020b4:	69ca      	ldr	r2, [r1, #28]
 80020b6:	ea37 0302 	bics.w	r3, r7, r2
 80020ba:	bf0c      	ite	eq
 80020bc:	2201      	moveq	r2, #1
 80020be:	2200      	movne	r2, #0
 80020c0:	42b2      	cmp	r2, r6
 80020c2:	d002      	beq.n	80020ca <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 80020c4:	2000      	movs	r0, #0
}
 80020c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 80020ca:	1c6b      	adds	r3, r5, #1
 80020cc:	d0f2      	beq.n	80020b4 <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80020ce:	b99d      	cbnz	r5, 80020f8 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80020d0:	6823      	ldr	r3, [r4, #0]
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80020d8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020da:	689a      	ldr	r2, [r3, #8]
 80020dc:	f022 0201 	bic.w	r2, r2, #1
 80020e0:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 80020e2:	2320      	movs	r3, #32
 80020e4:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 80020e8:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
        __HAL_UNLOCK(huart);
 80020ec:	2300      	movs	r3, #0
 80020ee:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 80020f2:	2003      	movs	r0, #3
 80020f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80020f8:	f7fe fd40 	bl	8000b7c <HAL_GetTick>
 80020fc:	eba0 0008 	sub.w	r0, r0, r8
 8002100:	4285      	cmp	r5, r0
 8002102:	d2d6      	bcs.n	80020b2 <UART_WaitOnFlagUntilTimeout+0xe>
 8002104:	e7e4      	b.n	80020d0 <UART_WaitOnFlagUntilTimeout+0x2c>

08002106 <HAL_UART_Transmit>:
{
 8002106:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800210a:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 800210c:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8002110:	2b20      	cmp	r3, #32
{
 8002112:	4604      	mov	r4, r0
 8002114:	460d      	mov	r5, r1
 8002116:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8002118:	d14c      	bne.n	80021b4 <HAL_UART_Transmit+0xae>
    if((pData == NULL ) || (Size == 0U))
 800211a:	2900      	cmp	r1, #0
 800211c:	d048      	beq.n	80021b0 <HAL_UART_Transmit+0xaa>
 800211e:	2a00      	cmp	r2, #0
 8002120:	d046      	beq.n	80021b0 <HAL_UART_Transmit+0xaa>
    __HAL_LOCK(huart);
 8002122:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8002126:	2b01      	cmp	r3, #1
 8002128:	d044      	beq.n	80021b4 <HAL_UART_Transmit+0xae>
 800212a:	2301      	movs	r3, #1
 800212c:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002130:	2300      	movs	r3, #0
 8002132:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002134:	2321      	movs	r3, #33	; 0x21
 8002136:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69
    tickstart = HAL_GetTick();
 800213a:	f7fe fd1f 	bl	8000b7c <HAL_GetTick>
    huart->TxXferSize = Size;
 800213e:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 8002142:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8002144:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8002148:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 800214c:	b292      	uxth	r2, r2
 800214e:	b962      	cbnz	r2, 800216a <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002150:	9700      	str	r7, [sp, #0]
 8002152:	4633      	mov	r3, r6
 8002154:	2140      	movs	r1, #64	; 0x40
 8002156:	4620      	mov	r0, r4
 8002158:	f7ff ffa4 	bl	80020a4 <UART_WaitOnFlagUntilTimeout>
 800215c:	b998      	cbnz	r0, 8002186 <HAL_UART_Transmit+0x80>
    huart->gState = HAL_UART_STATE_READY;
 800215e:	2320      	movs	r3, #32
 8002160:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    __HAL_UNLOCK(huart);
 8002164:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    return HAL_OK;
 8002168:	e00e      	b.n	8002188 <HAL_UART_Transmit+0x82>
      huart->TxXferCount--;
 800216a:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800216e:	9700      	str	r7, [sp, #0]
      huart->TxXferCount--;
 8002170:	3b01      	subs	r3, #1
 8002172:	b29b      	uxth	r3, r3
 8002174:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002178:	2200      	movs	r2, #0
 800217a:	4633      	mov	r3, r6
 800217c:	2180      	movs	r1, #128	; 0x80
 800217e:	4620      	mov	r0, r4
 8002180:	f7ff ff90 	bl	80020a4 <UART_WaitOnFlagUntilTimeout>
 8002184:	b118      	cbz	r0, 800218e <HAL_UART_Transmit+0x88>
        return HAL_TIMEOUT;
 8002186:	2003      	movs	r0, #3
}
 8002188:	b002      	add	sp, #8
 800218a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800218e:	68a3      	ldr	r3, [r4, #8]
 8002190:	6822      	ldr	r2, [r4, #0]
 8002192:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002196:	d107      	bne.n	80021a8 <HAL_UART_Transmit+0xa2>
 8002198:	6923      	ldr	r3, [r4, #16]
 800219a:	b92b      	cbnz	r3, 80021a8 <HAL_UART_Transmit+0xa2>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800219c:	f835 3b02 	ldrh.w	r3, [r5], #2
 80021a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021a4:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2U;
 80021a6:	e7cf      	b.n	8002148 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80021a8:	782b      	ldrb	r3, [r5, #0]
 80021aa:	8513      	strh	r3, [r2, #40]	; 0x28
 80021ac:	3501      	adds	r5, #1
 80021ae:	e7cb      	b.n	8002148 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 80021b0:	2001      	movs	r0, #1
 80021b2:	e7e9      	b.n	8002188 <HAL_UART_Transmit+0x82>
    return HAL_BUSY;
 80021b4:	2002      	movs	r0, #2
 80021b6:	e7e7      	b.n	8002188 <HAL_UART_Transmit+0x82>

080021b8 <UART_CheckIdleState>:
{
 80021b8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80021ba:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021bc:	2600      	movs	r6, #0
 80021be:	66c6      	str	r6, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 80021c0:	f7fe fcdc 	bl	8000b7c <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80021c4:	6823      	ldr	r3, [r4, #0]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 80021ca:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80021cc:	d417      	bmi.n	80021fe <UART_CheckIdleState+0x46>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80021ce:	6823      	ldr	r3, [r4, #0]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	075b      	lsls	r3, r3, #29
 80021d4:	d50a      	bpl.n	80021ec <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80021d6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80021da:	9300      	str	r3, [sp, #0]
 80021dc:	2200      	movs	r2, #0
 80021de:	462b      	mov	r3, r5
 80021e0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80021e4:	4620      	mov	r0, r4
 80021e6:	f7ff ff5d 	bl	80020a4 <UART_WaitOnFlagUntilTimeout>
 80021ea:	b9a0      	cbnz	r0, 8002216 <UART_CheckIdleState+0x5e>
  huart->gState  = HAL_UART_STATE_READY;
 80021ec:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 80021ee:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 80021f0:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 80021f4:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState = HAL_UART_STATE_READY;
 80021f8:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
  return HAL_OK;
 80021fc:	e00c      	b.n	8002218 <UART_CheckIdleState+0x60>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80021fe:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002202:	9300      	str	r3, [sp, #0]
 8002204:	4632      	mov	r2, r6
 8002206:	4603      	mov	r3, r0
 8002208:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800220c:	4620      	mov	r0, r4
 800220e:	f7ff ff49 	bl	80020a4 <UART_WaitOnFlagUntilTimeout>
 8002212:	2800      	cmp	r0, #0
 8002214:	d0db      	beq.n	80021ce <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8002216:	2003      	movs	r0, #3
}
 8002218:	b002      	add	sp, #8
 800221a:	bd70      	pop	{r4, r5, r6, pc}

0800221c <HAL_UART_Init>:
{
 800221c:	b510      	push	{r4, lr}
  if(huart == NULL)
 800221e:	4604      	mov	r4, r0
 8002220:	b360      	cbz	r0, 800227c <HAL_UART_Init+0x60>
  if(huart->gState == HAL_UART_STATE_RESET)
 8002222:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8002226:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800222a:	b91b      	cbnz	r3, 8002234 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 800222c:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 8002230:	f000 fe0a 	bl	8002e48 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8002234:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002236:	2324      	movs	r3, #36	; 0x24
 8002238:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 800223c:	6813      	ldr	r3, [r2, #0]
 800223e:	f023 0301 	bic.w	r3, r3, #1
 8002242:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002244:	4620      	mov	r0, r4
 8002246:	f7ff fe33 	bl	8001eb0 <UART_SetConfig>
 800224a:	2801      	cmp	r0, #1
 800224c:	d016      	beq.n	800227c <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800224e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002250:	b113      	cbz	r3, 8002258 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8002252:	4620      	mov	r0, r4
 8002254:	f7ff fed2 	bl	8001ffc <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002258:	6823      	ldr	r3, [r4, #0]
 800225a:	685a      	ldr	r2, [r3, #4]
 800225c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002260:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002262:	689a      	ldr	r2, [r3, #8]
 8002264:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002268:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800226a:	681a      	ldr	r2, [r3, #0]
 800226c:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8002270:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8002272:	601a      	str	r2, [r3, #0]
}
 8002274:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8002278:	f7ff bf9e 	b.w	80021b8 <UART_CheckIdleState>
}
 800227c:	2001      	movs	r0, #1
 800227e:	bd10      	pop	{r4, pc}

08002280 <UART_Transmit_IT>:
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002280:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8002284:	2b21      	cmp	r3, #33	; 0x21
 8002286:	d127      	bne.n	80022d8 <UART_Transmit_IT+0x58>
  {
    if(huart->TxXferCount == 0U)
 8002288:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 800228c:	6802      	ldr	r2, [r0, #0]
 800228e:	b29b      	uxth	r3, r3
 8002290:	b94b      	cbnz	r3, 80022a6 <UART_Transmit_IT+0x26>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002292:	6811      	ldr	r1, [r2, #0]
 8002294:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8002298:	6011      	str	r1, [r2, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800229a:	6811      	ldr	r1, [r2, #0]
 800229c:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 80022a0:	6011      	str	r1, [r2, #0]
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
      }
      huart->TxXferCount--;

      return HAL_OK;
 80022a2:	2000      	movs	r0, #0
 80022a4:	4770      	bx	lr
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022a6:	6883      	ldr	r3, [r0, #8]
 80022a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022ac:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80022ae:	d10e      	bne.n	80022ce <UART_Transmit_IT+0x4e>
 80022b0:	6901      	ldr	r1, [r0, #16]
 80022b2:	b961      	cbnz	r1, 80022ce <UART_Transmit_IT+0x4e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80022b4:	f833 1b02 	ldrh.w	r1, [r3], #2
 80022b8:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80022bc:	8511      	strh	r1, [r2, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 80022be:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 80022c0:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 80022c4:	3b01      	subs	r3, #1
 80022c6:	b29b      	uxth	r3, r3
 80022c8:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
 80022cc:	e7e9      	b.n	80022a2 <UART_Transmit_IT+0x22>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 80022ce:	1c59      	adds	r1, r3, #1
 80022d0:	64c1      	str	r1, [r0, #76]	; 0x4c
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	8513      	strh	r3, [r2, #40]	; 0x28
 80022d6:	e7f3      	b.n	80022c0 <UART_Transmit_IT+0x40>
    }
  }
  else
  {
    return HAL_BUSY;
 80022d8:	2002      	movs	r0, #2
  }
}
 80022da:	4770      	bx	lr

080022dc <UART_EndTransmit_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80022dc:	6801      	ldr	r1, [r0, #0]
{
 80022de:	b508      	push	{r3, lr}
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80022e0:	680b      	ldr	r3, [r1, #0]
 80022e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80022e6:	600b      	str	r3, [r1, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80022e8:	2320      	movs	r3, #32
 80022ea:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69

  HAL_UART_TxCpltCallback(huart);
 80022ee:	f7ff fdd2 	bl	8001e96 <HAL_UART_TxCpltCallback>

  return HAL_OK;
}
 80022f2:	2000      	movs	r0, #0
 80022f4:	bd08      	pop	{r3, pc}

080022f6 <UART_Receive_IT>:
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 80022f6:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 80022fa:	2b22      	cmp	r3, #34	; 0x22
{
 80022fc:	b510      	push	{r4, lr}
 80022fe:	6803      	ldr	r3, [r0, #0]
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002300:	d129      	bne.n	8002356 <UART_Receive_IT+0x60>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002302:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002304:	6883      	ldr	r3, [r0, #8]
  uint16_t  uhMask = huart->Mask;
 8002306:	f8b0 205c 	ldrh.w	r2, [r0, #92]	; 0x5c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800230a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800230e:	ea02 0201 	and.w	r2, r2, r1
 8002312:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002314:	d11b      	bne.n	800234e <UART_Receive_IT+0x58>
 8002316:	6901      	ldr	r1, [r0, #16]
 8002318:	b9c9      	cbnz	r1, 800234e <UART_Receive_IT+0x58>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
      *tmp = (uint16_t)(uhdata & uhMask);
 800231a:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr +=2U;
 800231e:	6543      	str	r3, [r0, #84]	; 0x54
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
    }

    if(--huart->RxXferCount == 0U)
 8002320:	f8b0 405a 	ldrh.w	r4, [r0, #90]	; 0x5a
 8002324:	3c01      	subs	r4, #1
 8002326:	b2a4      	uxth	r4, r4
 8002328:	f8a0 405a 	strh.w	r4, [r0, #90]	; 0x5a
 800232c:	b96c      	cbnz	r4, 800234a <UART_Receive_IT+0x54>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800232e:	6803      	ldr	r3, [r0, #0]
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002336:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002338:	689a      	ldr	r2, [r3, #8]
 800233a:	f022 0201 	bic.w	r2, r2, #1
 800233e:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002340:	2320      	movs	r3, #32
 8002342:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a

      HAL_UART_RxCpltCallback(huart);
 8002346:	f000 f931 	bl	80025ac <HAL_UART_RxCpltCallback>

      return HAL_OK;
    }

    return HAL_OK;
 800234a:	2000      	movs	r0, #0
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);

    return HAL_BUSY;
  }
}
 800234c:	bd10      	pop	{r4, pc}
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 800234e:	1c59      	adds	r1, r3, #1
 8002350:	6541      	str	r1, [r0, #84]	; 0x54
 8002352:	701a      	strb	r2, [r3, #0]
 8002354:	e7e4      	b.n	8002320 <UART_Receive_IT+0x2a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002356:	699a      	ldr	r2, [r3, #24]
 8002358:	f042 0208 	orr.w	r2, r2, #8
 800235c:	619a      	str	r2, [r3, #24]
    return HAL_BUSY;
 800235e:	2002      	movs	r0, #2
 8002360:	bd10      	pop	{r4, pc}
	...

08002364 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002364:	6802      	ldr	r2, [r0, #0]
 8002366:	69d3      	ldr	r3, [r2, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002368:	6811      	ldr	r1, [r2, #0]
{
 800236a:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 800236c:	f013 050f 	ands.w	r5, r3, #15
{
 8002370:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8002372:	d107      	bne.n	8002384 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002374:	069e      	lsls	r6, r3, #26
 8002376:	d505      	bpl.n	8002384 <HAL_UART_IRQHandler+0x20>
 8002378:	068e      	lsls	r6, r1, #26
 800237a:	d503      	bpl.n	8002384 <HAL_UART_IRQHandler+0x20>
}
 800237c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002380:	f7ff bfb9 	b.w	80022f6 <UART_Receive_IT>
  cr3its = READ_REG(huart->Instance->CR3);
 8002384:	6890      	ldr	r0, [r2, #8]
  if(   (errorflags != RESET)
 8002386:	2d00      	cmp	r5, #0
 8002388:	d05c      	beq.n	8002444 <HAL_UART_IRQHandler+0xe0>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 800238a:	f010 0501 	ands.w	r5, r0, #1
 800238e:	d102      	bne.n	8002396 <HAL_UART_IRQHandler+0x32>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8002390:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002394:	d056      	beq.n	8002444 <HAL_UART_IRQHandler+0xe0>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002396:	07d8      	lsls	r0, r3, #31
 8002398:	d507      	bpl.n	80023aa <HAL_UART_IRQHandler+0x46>
 800239a:	05ce      	lsls	r6, r1, #23
 800239c:	d505      	bpl.n	80023aa <HAL_UART_IRQHandler+0x46>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 800239e:	2001      	movs	r0, #1
 80023a0:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80023a2:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80023a4:	f040 0001 	orr.w	r0, r0, #1
 80023a8:	66e0      	str	r0, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80023aa:	0798      	lsls	r0, r3, #30
 80023ac:	d506      	bpl.n	80023bc <HAL_UART_IRQHandler+0x58>
 80023ae:	b12d      	cbz	r5, 80023bc <HAL_UART_IRQHandler+0x58>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 80023b0:	2002      	movs	r0, #2
 80023b2:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80023b4:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80023b6:	f040 0004 	orr.w	r0, r0, #4
 80023ba:	66e0      	str	r0, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80023bc:	075e      	lsls	r6, r3, #29
 80023be:	d506      	bpl.n	80023ce <HAL_UART_IRQHandler+0x6a>
 80023c0:	b12d      	cbz	r5, 80023ce <HAL_UART_IRQHandler+0x6a>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 80023c2:	2004      	movs	r0, #4
 80023c4:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80023c6:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80023c8:	f040 0002 	orr.w	r0, r0, #2
 80023cc:	66e0      	str	r0, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 80023ce:	0718      	lsls	r0, r3, #28
 80023d0:	d507      	bpl.n	80023e2 <HAL_UART_IRQHandler+0x7e>
 80023d2:	068e      	lsls	r6, r1, #26
 80023d4:	d400      	bmi.n	80023d8 <HAL_UART_IRQHandler+0x74>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80023d6:	b125      	cbz	r5, 80023e2 <HAL_UART_IRQHandler+0x7e>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 80023d8:	2008      	movs	r0, #8
 80023da:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80023dc:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80023de:	4302      	orrs	r2, r0
 80023e0:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80023e2:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80023e4:	2a00      	cmp	r2, #0
 80023e6:	d050      	beq.n	800248a <HAL_UART_IRQHandler+0x126>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80023e8:	0698      	lsls	r0, r3, #26
 80023ea:	d504      	bpl.n	80023f6 <HAL_UART_IRQHandler+0x92>
 80023ec:	068a      	lsls	r2, r1, #26
 80023ee:	d502      	bpl.n	80023f6 <HAL_UART_IRQHandler+0x92>
        UART_Receive_IT(huart);
 80023f0:	4620      	mov	r0, r4
 80023f2:	f7ff ff80 	bl	80022f6 <UART_Receive_IT>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80023f6:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80023f8:	071b      	lsls	r3, r3, #28
        UART_EndRxTransfer(huart);
 80023fa:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80023fc:	d404      	bmi.n	8002408 <HAL_UART_IRQHandler+0xa4>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 80023fe:	6823      	ldr	r3, [r4, #0]
 8002400:	689d      	ldr	r5, [r3, #8]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002402:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8002406:	d019      	beq.n	800243c <HAL_UART_IRQHandler+0xd8>
        UART_EndRxTransfer(huart);
 8002408:	f7ff fcf4 	bl	8001df4 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800240c:	6823      	ldr	r3, [r4, #0]
 800240e:	689a      	ldr	r2, [r3, #8]
 8002410:	0656      	lsls	r6, r2, #25
 8002412:	d50f      	bpl.n	8002434 <HAL_UART_IRQHandler+0xd0>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002414:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8002416:	6e60      	ldr	r0, [r4, #100]	; 0x64
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002418:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800241c:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 800241e:	b148      	cbz	r0, 8002434 <HAL_UART_IRQHandler+0xd0>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002420:	4b1a      	ldr	r3, [pc, #104]	; (800248c <HAL_UART_IRQHandler+0x128>)
 8002422:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002424:	f7fe fc2c 	bl	8000c80 <HAL_DMA_Abort_IT>
 8002428:	b378      	cbz	r0, 800248a <HAL_UART_IRQHandler+0x126>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800242a:	6e60      	ldr	r0, [r4, #100]	; 0x64
}
 800242c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002430:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002432:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8002434:	4620      	mov	r0, r4
 8002436:	f7ff fd2f 	bl	8001e98 <HAL_UART_ErrorCallback>
 800243a:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800243c:	f7ff fd2c 	bl	8001e98 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002440:	66e5      	str	r5, [r4, #108]	; 0x6c
 8002442:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 8002444:	02dd      	lsls	r5, r3, #11
 8002446:	d50e      	bpl.n	8002466 <HAL_UART_IRQHandler+0x102>
 8002448:	0246      	lsls	r6, r0, #9
 800244a:	d50c      	bpl.n	8002466 <HAL_UART_IRQHandler+0x102>
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 800244c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002450:	6213      	str	r3, [r2, #32]
    huart->gState  = HAL_UART_STATE_READY;
 8002452:	2320      	movs	r3, #32
 8002454:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    HAL_UARTEx_WakeupCallback(huart);
 8002458:	4620      	mov	r0, r4
    huart->RxState = HAL_UART_STATE_READY;
 800245a:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
}
 800245e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8002462:	f000 b815 	b.w	8002490 <HAL_UARTEx_WakeupCallback>
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002466:	061d      	lsls	r5, r3, #24
 8002468:	d506      	bpl.n	8002478 <HAL_UART_IRQHandler+0x114>
 800246a:	0608      	lsls	r0, r1, #24
 800246c:	d504      	bpl.n	8002478 <HAL_UART_IRQHandler+0x114>
    UART_Transmit_IT(huart);
 800246e:	4620      	mov	r0, r4
}
 8002470:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    UART_Transmit_IT(huart);
 8002474:	f7ff bf04 	b.w	8002280 <UART_Transmit_IT>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002478:	065a      	lsls	r2, r3, #25
 800247a:	d506      	bpl.n	800248a <HAL_UART_IRQHandler+0x126>
 800247c:	064b      	lsls	r3, r1, #25
 800247e:	d504      	bpl.n	800248a <HAL_UART_IRQHandler+0x126>
    UART_EndTransmit_IT(huart);
 8002480:	4620      	mov	r0, r4
}
 8002482:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    UART_EndTransmit_IT(huart);
 8002486:	f7ff bf29 	b.w	80022dc <UART_EndTransmit_IT>
 800248a:	bd70      	pop	{r4, r5, r6, pc}
 800248c:	08001e9b 	.word	0x08001e9b

08002490 <HAL_UARTEx_WakeupCallback>:
  * @brief  UART wakeup from Stop mode callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8002490:	4770      	bx	lr
	...

08002494 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002494:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002496:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002498:	2214      	movs	r2, #20
 800249a:	2100      	movs	r1, #0
 800249c:	a803      	add	r0, sp, #12
 800249e:	f000 fd97 	bl	8002fd0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80024a2:	4b28      	ldr	r3, [pc, #160]	; (8002544 <MX_GPIO_Init+0xb0>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, GPIO_PIN_RESET);
 80024a4:	4f28      	ldr	r7, [pc, #160]	; (8002548 <MX_GPIO_Init+0xb4>)
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80024a6:	695a      	ldr	r2, [r3, #20]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80024a8:	4e28      	ldr	r6, [pc, #160]	; (800254c <MX_GPIO_Init+0xb8>)
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80024aa:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80024ae:	615a      	str	r2, [r3, #20]
 80024b0:	695a      	ldr	r2, [r3, #20]
 80024b2:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 80024b6:	9200      	str	r2, [sp, #0]
 80024b8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ba:	695a      	ldr	r2, [r3, #20]
 80024bc:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80024c0:	615a      	str	r2, [r3, #20]
 80024c2:	695a      	ldr	r2, [r3, #20]
 80024c4:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80024c8:	9201      	str	r2, [sp, #4]
 80024ca:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024cc:	695a      	ldr	r2, [r3, #20]
 80024ce:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80024d2:	615a      	str	r2, [r3, #20]
 80024d4:	695b      	ldr	r3, [r3, #20]
 80024d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024da:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, GPIO_PIN_RESET);
 80024dc:	4638      	mov	r0, r7
 80024de:	2200      	movs	r2, #0
 80024e0:	2102      	movs	r1, #2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024e2:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, GPIO_PIN_RESET);
 80024e4:	f7fe fcaa 	bl	8000e3c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80024e8:	2200      	movs	r2, #0
 80024ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024f2:	f7fe fca3 	bl	8000e3c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80024f6:	2200      	movs	r2, #0
 80024f8:	4630      	mov	r0, r6
 80024fa:	2138      	movs	r1, #56	; 0x38
 80024fc:	f7fe fc9e 	bl	8000e3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002500:	2400      	movs	r4, #0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002502:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002504:	2302      	movs	r3, #2
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002506:	a903      	add	r1, sp, #12
 8002508:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800250a:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800250c:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800250e:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002510:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002512:	f7fe fbd9 	bl	8000cc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002516:	f44f 7380 	mov.w	r3, #256	; 0x100
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800251a:	a903      	add	r1, sp, #12
 800251c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002520:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002522:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002524:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002526:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002528:	f7fe fbce 	bl	8000cc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PB4 PB5 */
  GPIO_InitStruct.Pin = LD3_Pin|GPIO_PIN_4|GPIO_PIN_5;
 800252c:	2338      	movs	r3, #56	; 0x38
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800252e:	a903      	add	r1, sp, #12
 8002530:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = LD3_Pin|GPIO_PIN_4|GPIO_PIN_5;
 8002532:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002534:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002536:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002538:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800253a:	f7fe fbc5 	bl	8000cc8 <HAL_GPIO_Init>

}
 800253e:	b009      	add	sp, #36	; 0x24
 8002540:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002542:	bf00      	nop
 8002544:	40021000 	.word	0x40021000
 8002548:	48001400 	.word	0x48001400
 800254c:	48000400 	.word	0x48000400

08002550 <Finger_bending_stretch>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
static void MX_NVIC_Init(void);
/* USER CODE BEGIN PFP */
void Finger_bending_stretch()
{
 8002550:	b570      	push	{r4, r5, r6, lr}
	TIM2->CCR1 = STROKE_MIN;		 	//index,  PA0
 8002552:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8002556:	f240 25ee 	movw	r5, #750	; 0x2ee
 800255a:	6365      	str	r5, [r4, #52]	; 0x34
	HAL_Delay(200);
 800255c:	20c8      	movs	r0, #200	; 0xc8
 800255e:	f7fe fb13 	bl	8000b88 <HAL_Delay>
	TIM2->CCR2 = STROKE_MIN;		 	//middle, PA1
	HAL_Delay(200);
	TIM2->CCR3 = STROKE_MIN;		 	//ring,   PA9
	HAL_Delay(200);
	TIM3->CCR2 = STROKE_MIN;			//little, PA4
 8002562:	4e11      	ldr	r6, [pc, #68]	; (80025a8 <Finger_bending_stretch+0x58>)
	TIM2->CCR2 = STROKE_MIN;		 	//middle, PA1
 8002564:	63a5      	str	r5, [r4, #56]	; 0x38
	HAL_Delay(200);
 8002566:	20c8      	movs	r0, #200	; 0xc8
 8002568:	f7fe fb0e 	bl	8000b88 <HAL_Delay>
	TIM2->CCR3 = STROKE_MIN;		 	//ring,   PA9
 800256c:	63e5      	str	r5, [r4, #60]	; 0x3c
	HAL_Delay(200);
 800256e:	20c8      	movs	r0, #200	; 0xc8
 8002570:	f7fe fb0a 	bl	8000b88 <HAL_Delay>
	TIM3->CCR2 = STROKE_MIN;			//little, PA4
 8002574:	63b5      	str	r5, [r6, #56]	; 0x38
	HAL_Delay(800);
 8002576:	f44f 7048 	mov.w	r0, #800	; 0x320

	TIM2->CCR1 = STROKE_MAX;		 	//index,  PA0
 800257a:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
	HAL_Delay(800);
 800257e:	f7fe fb03 	bl	8000b88 <HAL_Delay>
	TIM2->CCR1 = STROKE_MAX;		 	//index,  PA0
 8002582:	6365      	str	r5, [r4, #52]	; 0x34
	HAL_Delay(200);
 8002584:	20c8      	movs	r0, #200	; 0xc8
 8002586:	f7fe faff 	bl	8000b88 <HAL_Delay>
	TIM2->CCR2 = STROKE_MAX;		 	//middle, PA1
 800258a:	63a5      	str	r5, [r4, #56]	; 0x38
	HAL_Delay(200);
 800258c:	20c8      	movs	r0, #200	; 0xc8
 800258e:	f7fe fafb 	bl	8000b88 <HAL_Delay>
	TIM2->CCR3 = STROKE_MAX;		 	//ring,   PA9
 8002592:	63e5      	str	r5, [r4, #60]	; 0x3c
	HAL_Delay(200);
 8002594:	20c8      	movs	r0, #200	; 0xc8
 8002596:	f7fe faf7 	bl	8000b88 <HAL_Delay>
	TIM3->CCR2 = STROKE_MAX;			//little, PA4
 800259a:	63b5      	str	r5, [r6, #56]	; 0x38
	HAL_Delay(800);
 800259c:	f44f 7048 	mov.w	r0, #800	; 0x320

}
 80025a0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_Delay(800);
 80025a4:	f7fe baf0 	b.w	8000b88 <HAL_Delay>
 80025a8:	40000400 	.word	0x40000400

080025ac <HAL_UART_RxCpltCallback>:
	  HAL_Delay(1500);
	}
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80025ac:	b570      	push	{r4, r5, r6, lr}
 80025ae:	4605      	mov	r5, r0
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
 80025b0:	2140      	movs	r1, #64	; 0x40
 80025b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025b6:	f7fe fc46 	bl	8000e46 <HAL_GPIO_TogglePin>
	if(huart->Instance == USART2)
 80025ba:	682a      	ldr	r2, [r5, #0]
 80025bc:	4b17      	ldr	r3, [pc, #92]	; (800261c <HAL_UART_RxCpltCallback+0x70>)
 80025be:	429a      	cmp	r2, r3
 80025c0:	d111      	bne.n	80025e6 <HAL_UART_RxCpltCallback+0x3a>
	{
		HAL_UART_Receive_IT(&huart2, &rx2_data, 1);
 80025c2:	4c17      	ldr	r4, [pc, #92]	; (8002620 <HAL_UART_RxCpltCallback+0x74>)
 80025c4:	4817      	ldr	r0, [pc, #92]	; (8002624 <HAL_UART_RxCpltCallback+0x78>)
 80025c6:	2201      	movs	r2, #1
 80025c8:	4621      	mov	r1, r4
 80025ca:	f7ff fc20 	bl	8001e0e <HAL_UART_Receive_IT>
		HAL_UART_Transmit(&huart2, &rx2_data, 1, 10);
 80025ce:	230a      	movs	r3, #10
 80025d0:	2201      	movs	r2, #1
 80025d2:	4621      	mov	r1, r4
 80025d4:	4813      	ldr	r0, [pc, #76]	; (8002624 <HAL_UART_RxCpltCallback+0x78>)
 80025d6:	f7ff fd96 	bl	8002106 <HAL_UART_Transmit>

		temp_rx2_data = rx2_data;
 80025da:	4b13      	ldr	r3, [pc, #76]	; (8002628 <HAL_UART_RxCpltCallback+0x7c>)
 80025dc:	7822      	ldrb	r2, [r4, #0]
 80025de:	701a      	strb	r2, [r3, #0]
		FLAG_RxCplt = 1;
 80025e0:	4b12      	ldr	r3, [pc, #72]	; (800262c <HAL_UART_RxCpltCallback+0x80>)
 80025e2:	2201      	movs	r2, #1
 80025e4:	701a      	strb	r2, [r3, #0]
	}

	if(huart->Instance == USART1)
 80025e6:	682a      	ldr	r2, [r5, #0]
 80025e8:	4b11      	ldr	r3, [pc, #68]	; (8002630 <HAL_UART_RxCpltCallback+0x84>)
 80025ea:	429a      	cmp	r2, r3
 80025ec:	d114      	bne.n	8002618 <HAL_UART_RxCpltCallback+0x6c>
	{
		HAL_UART_Receive_IT(&huart1, rx1_data, UART1_BUF_SIZE);
 80025ee:	4c11      	ldr	r4, [pc, #68]	; (8002634 <HAL_UART_RxCpltCallback+0x88>)
 80025f0:	4811      	ldr	r0, [pc, #68]	; (8002638 <HAL_UART_RxCpltCallback+0x8c>)
 80025f2:	4621      	mov	r1, r4
 80025f4:	2202      	movs	r2, #2
 80025f6:	f7ff fc0a 	bl	8001e0e <HAL_UART_Receive_IT>
		//temp_rx1_data_arr = rx1_data;
		FLAG_Rx1Cplt = 1;
 80025fa:	4b10      	ldr	r3, [pc, #64]	; (800263c <HAL_UART_RxCpltCallback+0x90>)
		motor_id = rx1_data[0];
 80025fc:	7821      	ldrb	r1, [r4, #0]
		pris_val = rx1_data[1];
		HAL_UART_Transmit(&huart1, &pris_val, 1, 10);
 80025fe:	480e      	ldr	r0, [pc, #56]	; (8002638 <HAL_UART_RxCpltCallback+0x8c>)
		FLAG_Rx1Cplt = 1;
 8002600:	2201      	movs	r2, #1
 8002602:	701a      	strb	r2, [r3, #0]
		motor_id = rx1_data[0];
 8002604:	4b0e      	ldr	r3, [pc, #56]	; (8002640 <HAL_UART_RxCpltCallback+0x94>)
 8002606:	7019      	strb	r1, [r3, #0]
		pris_val = rx1_data[1];
 8002608:	490e      	ldr	r1, [pc, #56]	; (8002644 <HAL_UART_RxCpltCallback+0x98>)
 800260a:	7863      	ldrb	r3, [r4, #1]
 800260c:	700b      	strb	r3, [r1, #0]
	}
}
 800260e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		HAL_UART_Transmit(&huart1, &pris_val, 1, 10);
 8002612:	230a      	movs	r3, #10
 8002614:	f7ff bd77 	b.w	8002106 <HAL_UART_Transmit>
 8002618:	bd70      	pop	{r4, r5, r6, pc}
 800261a:	bf00      	nop
 800261c:	40004400 	.word	0x40004400
 8002620:	20000220 	.word	0x20000220
 8002624:	20000368 	.word	0x20000368
 8002628:	2000020c 	.word	0x2000020c
 800262c:	20000008 	.word	0x20000008
 8002630:	40013800 	.word	0x40013800
 8002634:	2000022b 	.word	0x2000022b
 8002638:	200002f8 	.word	0x200002f8
 800263c:	200001fc 	.word	0x200001fc
 8002640:	20000204 	.word	0x20000204
 8002644:	20000205 	.word	0x20000205

08002648 <_write>:

int _write(int fd, char *str, int len)
{
 8002648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	for(int i=0;i<len;i++)
	{
        //UART 1  
		HAL_UART_Transmit(&huart2, (uint8_t *)&str[i], 1, 0xFFFF);
 800264a:	4f08      	ldr	r7, [pc, #32]	; (800266c <_write+0x24>)
{
 800264c:	460e      	mov	r6, r1
 800264e:	4615      	mov	r5, r2
	for(int i=0;i<len;i++)
 8002650:	2400      	movs	r4, #0
 8002652:	42ac      	cmp	r4, r5
 8002654:	db01      	blt.n	800265a <_write+0x12>
	}
	return len;
}
 8002656:	4628      	mov	r0, r5
 8002658:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		HAL_UART_Transmit(&huart2, (uint8_t *)&str[i], 1, 0xFFFF);
 800265a:	1931      	adds	r1, r6, r4
 800265c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002660:	2201      	movs	r2, #1
 8002662:	4638      	mov	r0, r7
 8002664:	f7ff fd4f 	bl	8002106 <HAL_UART_Transmit>
	for(int i=0;i<len;i++)
 8002668:	3401      	adds	r4, #1
 800266a:	e7f2      	b.n	8002652 <_write+0xa>
 800266c:	20000368 	.word	0x20000368

08002670 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002670:	b530      	push	{r4, r5, lr}
 8002672:	b097      	sub	sp, #92	; 0x5c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002674:	2228      	movs	r2, #40	; 0x28
 8002676:	2100      	movs	r1, #0
 8002678:	a80c      	add	r0, sp, #48	; 0x30
 800267a:	f000 fca9 	bl	8002fd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800267e:	2214      	movs	r2, #20
 8002680:	2100      	movs	r1, #0
 8002682:	a801      	add	r0, sp, #4
 8002684:	f000 fca4 	bl	8002fd0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002688:	2218      	movs	r2, #24
 800268a:	eb0d 0002 	add.w	r0, sp, r2
 800268e:	2100      	movs	r1, #0
 8002690:	f000 fc9e 	bl	8002fd0 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002694:	2301      	movs	r3, #1
 8002696:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002698:	2310      	movs	r3, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800269a:	2502      	movs	r5, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800269c:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800269e:	a80c      	add	r0, sp, #48	; 0x30
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80026a0:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80026a4:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80026a6:	950c      	str	r5, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026a8:	9513      	str	r5, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026aa:	f7fe fbd1 	bl	8000e50 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026ae:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026b0:	2400      	movs	r4, #0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026b2:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80026b4:	4629      	mov	r1, r5
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80026b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80026ba:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80026bc:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80026be:	9502      	str	r5, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026c0:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80026c2:	9405      	str	r4, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80026c4:	f7fe fe6c 	bl	80013a0 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_TIM1;
 80026c8:	f241 0301 	movw	r3, #4097	; 0x1001
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80026cc:	a806      	add	r0, sp, #24
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_TIM1;
 80026ce:	9306      	str	r3, [sp, #24]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80026d0:	9408      	str	r4, [sp, #32]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80026d2:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80026d4:	f7fe ff3e 	bl	8001554 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 80026d8:	b017      	add	sp, #92	; 0x5c
 80026da:	bd30      	pop	{r4, r5, pc}

080026dc <main>:
{
 80026dc:	b580      	push	{r7, lr}
  HAL_Init();
 80026de:	f7fe fa2f 	bl	8000b40 <HAL_Init>
  SystemClock_Config();
 80026e2:	f7ff ffc5 	bl	8002670 <SystemClock_Config>
  MX_GPIO_Init();
 80026e6:	f7ff fed5 	bl	8002494 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80026ea:	f000 fb8f 	bl	8002e0c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80026ee:	f000 fa3d 	bl	8002b6c <MX_TIM1_Init>
  MX_TIM2_Init();
 80026f2:	f000 faaf 	bl	8002c54 <MX_TIM2_Init>
  MX_TIM3_Init();
 80026f6:	f000 fb0f 	bl	8002d18 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80026fa:	f000 fb69 	bl	8002dd0 <MX_USART1_UART_Init>
  * @retval None
  */
static void MX_NVIC_Init(void)
{
  /* USART2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80026fe:	2200      	movs	r2, #0
 8002700:	4611      	mov	r1, r2
 8002702:	2026      	movs	r0, #38	; 0x26
 8002704:	f7fe fa66 	bl	8000bd4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002708:	2026      	movs	r0, #38	; 0x26
 800270a:	f7fe fa97 	bl	8000c3c <HAL_NVIC_EnableIRQ>
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800270e:	2200      	movs	r2, #0
 8002710:	4611      	mov	r1, r2
 8002712:	2025      	movs	r0, #37	; 0x25
 8002714:	f7fe fa5e 	bl	8000bd4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002718:	2025      	movs	r0, #37	; 0x25
 800271a:	f7fe fa8f 	bl	8000c3c <HAL_NVIC_EnableIRQ>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800271e:	2100      	movs	r1, #0
 8002720:	485b      	ldr	r0, [pc, #364]	; (8002890 <main+0x1b4>)
  TIM3->CCR2 = 1000;
 8002722:	4d5c      	ldr	r5, [pc, #368]	; (8002894 <main+0x1b8>)
	  HAL_UART_Receive_IT(&huart1, rx1_data, UART1_BUF_SIZE);
 8002724:	4e5c      	ldr	r6, [pc, #368]	; (8002898 <main+0x1bc>)
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8002726:	f7ff f9fb 	bl	8001b20 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800272a:	2104      	movs	r1, #4
 800272c:	4858      	ldr	r0, [pc, #352]	; (8002890 <main+0x1b4>)
 800272e:	f7ff f9f7 	bl	8001b20 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8002732:	2108      	movs	r1, #8
 8002734:	4856      	ldr	r0, [pc, #344]	; (8002890 <main+0x1b4>)
 8002736:	f7ff f9f3 	bl	8001b20 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 800273a:	210c      	movs	r1, #12
 800273c:	4854      	ldr	r0, [pc, #336]	; (8002890 <main+0x1b4>)
 800273e:	f7ff f9ef 	bl	8001b20 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8002742:	2104      	movs	r1, #4
 8002744:	4855      	ldr	r0, [pc, #340]	; (800289c <main+0x1c0>)
 8002746:	f7ff f9eb 	bl	8001b20 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800274a:	2108      	movs	r1, #8
 800274c:	4853      	ldr	r0, [pc, #332]	; (800289c <main+0x1c0>)
 800274e:	f7ff f9e7 	bl	8001b20 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8002752:	210c      	movs	r1, #12
 8002754:	4852      	ldr	r0, [pc, #328]	; (80028a0 <main+0x1c4>)
 8002756:	f7ff f9e3 	bl	8001b20 <HAL_TIM_PWM_Start>
  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 800275a:	2108      	movs	r1, #8
 800275c:	4851      	ldr	r0, [pc, #324]	; (80028a4 <main+0x1c8>)
 800275e:	f7fe fb72 	bl	8000e46 <HAL_GPIO_TogglePin>
  LED01_TOGGLE;
 8002762:	2102      	movs	r1, #2
 8002764:	4850      	ldr	r0, [pc, #320]	; (80028a8 <main+0x1cc>)
 8002766:	f7fe fb6e 	bl	8000e46 <HAL_GPIO_TogglePin>
  LED02_TOGGLE;
 800276a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800276e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002772:	f7fe fb68 	bl	8000e46 <HAL_GPIO_TogglePin>
  LED03_TOGGLE;
 8002776:	2120      	movs	r1, #32
 8002778:	484a      	ldr	r0, [pc, #296]	; (80028a4 <main+0x1c8>)
 800277a:	f7fe fb64 	bl	8000e46 <HAL_GPIO_TogglePin>
  LED04_TOGGLE;
 800277e:	2110      	movs	r1, #16
 8002780:	4848      	ldr	r0, [pc, #288]	; (80028a4 <main+0x1c8>)
 8002782:	f7fe fb60 	bl	8000e46 <HAL_GPIO_TogglePin>
  HAL_Delay(200);
 8002786:	20c8      	movs	r0, #200	; 0xc8
 8002788:	f7fe f9fe 	bl	8000b88 <HAL_Delay>
  LED01_TOGGLE;
 800278c:	2102      	movs	r1, #2
 800278e:	4846      	ldr	r0, [pc, #280]	; (80028a8 <main+0x1cc>)
 8002790:	f7fe fb59 	bl	8000e46 <HAL_GPIO_TogglePin>
  LED02_TOGGLE;
 8002794:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002798:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800279c:	f7fe fb53 	bl	8000e46 <HAL_GPIO_TogglePin>
  LED03_TOGGLE;
 80027a0:	2120      	movs	r1, #32
 80027a2:	4840      	ldr	r0, [pc, #256]	; (80028a4 <main+0x1c8>)
 80027a4:	f7fe fb4f 	bl	8000e46 <HAL_GPIO_TogglePin>
  LED04_TOGGLE;
 80027a8:	2110      	movs	r1, #16
 80027aa:	483e      	ldr	r0, [pc, #248]	; (80028a4 <main+0x1c8>)
 80027ac:	f7fe fb4b 	bl	8000e46 <HAL_GPIO_TogglePin>
  HAL_Delay(200);
 80027b0:	20c8      	movs	r0, #200	; 0xc8
 80027b2:	f7fe f9e9 	bl	8000b88 <HAL_Delay>
  HAL_UART_Receive_IT(&huart1, rx1_data, UART1_BUF_SIZE);
 80027b6:	2202      	movs	r2, #2
 80027b8:	4937      	ldr	r1, [pc, #220]	; (8002898 <main+0x1bc>)
 80027ba:	483c      	ldr	r0, [pc, #240]	; (80028ac <main+0x1d0>)
 80027bc:	f7ff fb27 	bl	8001e0e <HAL_UART_Receive_IT>
  TIM2->CCR1 = 1000;
 80027c0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80027c4:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 80027c8:	635c      	str	r4, [r3, #52]	; 0x34
  TIM2->CCR2 = 1000;
 80027ca:	639c      	str	r4, [r3, #56]	; 0x38
  TIM2->CCR3 = 1000;
 80027cc:	63dc      	str	r4, [r3, #60]	; 0x3c
  TIM2->CCR4 = 1000;
 80027ce:	641c      	str	r4, [r3, #64]	; 0x40
  TIM1->CCR4 = 1000;
 80027d0:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
  TIM3->CCR2 = 1000;
 80027d4:	63ac      	str	r4, [r5, #56]	; 0x38
  TIM3->CCR3 = 1000;
 80027d6:	63ec      	str	r4, [r5, #60]	; 0x3c
  TIM1->CCR4 = 1000;
 80027d8:	641c      	str	r4, [r3, #64]	; 0x40
  BEND_THUMB_JOINT;
 80027da:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 80027de:	63eb      	str	r3, [r5, #60]	; 0x3c
  HAL_Delay(800);
 80027e0:	f44f 7048 	mov.w	r0, #800	; 0x320
 80027e4:	f7fe f9d0 	bl	8000b88 <HAL_Delay>
  Finger_bending_stretch();
 80027e8:	f7ff feb2 	bl	8002550 <Finger_bending_stretch>
  bend_thumb_pwm_ii = 500;
 80027ec:	4b30      	ldr	r3, [pc, #192]	; (80028b0 <main+0x1d4>)
  STRET_THUMB_JOINT;
 80027ee:	63ec      	str	r4, [r5, #60]	; 0x3c
  bend_thumb_pwm_ii = 500;
 80027f0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80027f4:	801a      	strh	r2, [r3, #0]
  bend_test = 550;
 80027f6:	4b2f      	ldr	r3, [pc, #188]	; (80028b4 <main+0x1d8>)
  printf("hello world \n");
 80027f8:	482f      	ldr	r0, [pc, #188]	; (80028b8 <main+0x1dc>)
	  FLAG_Rx1Cplt = 0;
 80027fa:	4d30      	ldr	r5, [pc, #192]	; (80028bc <main+0x1e0>)
	  HAL_UART_Receive_IT(&huart1, rx1_data, UART1_BUF_SIZE);
 80027fc:	4c2b      	ldr	r4, [pc, #172]	; (80028ac <main+0x1d0>)
  bend_test = 550;
 80027fe:	f240 2226 	movw	r2, #550	; 0x226
 8002802:	801a      	strh	r2, [r3, #0]
  thumb_test = 900;
 8002804:	4b2e      	ldr	r3, [pc, #184]	; (80028c0 <main+0x1e4>)
 8002806:	f44f 7261 	mov.w	r2, #900	; 0x384
 800280a:	801a      	strh	r2, [r3, #0]
  finger_test = STROKE_MIN;
 800280c:	4b2d      	ldr	r3, [pc, #180]	; (80028c4 <main+0x1e8>)
 800280e:	f240 22ee 	movw	r2, #750	; 0x2ee
 8002812:	801a      	strh	r2, [r3, #0]
  stroke_y = 7;
 8002814:	4b2c      	ldr	r3, [pc, #176]	; (80028c8 <main+0x1ec>)
 8002816:	4a2d      	ldr	r2, [pc, #180]	; (80028cc <main+0x1f0>)
 8002818:	601a      	str	r2, [r3, #0]
  printf("hello world \n");
 800281a:	f000 ff89 	bl	8003730 <puts>
	  FLAG_Rx1Cplt = 0;
 800281e:	f04f 0700 	mov.w	r7, #0
	  HAL_UART_Receive_IT(&huart1, rx1_data, UART1_BUF_SIZE);
 8002822:	2202      	movs	r2, #2
 8002824:	4631      	mov	r1, r6
 8002826:	4620      	mov	r0, r4
	  FLAG_Rx1Cplt = 0;
 8002828:	702f      	strb	r7, [r5, #0]
	  HAL_UART_Receive_IT(&huart1, rx1_data, UART1_BUF_SIZE);
 800282a:	f7ff faf0 	bl	8001e0e <HAL_UART_Receive_IT>
	  pwm = -(pris_val * 25) + 1000;
 800282e:	4b28      	ldr	r3, [pc, #160]	; (80028d0 <main+0x1f4>)
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	ebc3 22c3 	rsb	r2, r3, r3, lsl #11
 8002836:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800283a:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 800283e:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8002842:	4a24      	ldr	r2, [pc, #144]	; (80028d4 <main+0x1f8>)
 8002844:	b29b      	uxth	r3, r3
 8002846:	8013      	strh	r3, [r2, #0]
	  switch(motor_id)
 8002848:	4a23      	ldr	r2, [pc, #140]	; (80028d8 <main+0x1fc>)
 800284a:	7812      	ldrb	r2, [r2, #0]
 800284c:	3a01      	subs	r2, #1
 800284e:	2a05      	cmp	r2, #5
 8002850:	d8e7      	bhi.n	8002822 <main+0x146>
 8002852:	e8df f002 	tbb	[pc, r2]
 8002856:	0d03      	.short	0x0d03
 8002858:	1a171511 	.word	0x1a171511
			  TIM2->CCR1 = pwm;		 	//index,  PA0
 800285c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002860:	6353      	str	r3, [r2, #52]	; 0x34
			  HAL_UART_Transmit(&huart1, &pris_val, 1, 10);
 8002862:	230a      	movs	r3, #10
 8002864:	2201      	movs	r2, #1
 8002866:	491a      	ldr	r1, [pc, #104]	; (80028d0 <main+0x1f4>)
 8002868:	4620      	mov	r0, r4
 800286a:	f7ff fc4c 	bl	8002106 <HAL_UART_Transmit>
			  break;
 800286e:	e7d6      	b.n	800281e <main+0x142>
			  TIM2->CCR2 = pwm;		 	//middle,  PA1
 8002870:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
			  TIM3->CCR2 = pwm;		 	//little, PA4
 8002874:	6393      	str	r3, [r2, #56]	; 0x38
 8002876:	e7f4      	b.n	8002862 <main+0x186>
			  TIM2->CCR3 = pwm;		 	//ring,   PA9
 8002878:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
			  TIM3->CCR3 = pwm;		 	//thumb_joint
 800287c:	63d3      	str	r3, [r2, #60]	; 0x3c
 800287e:	e7f0      	b.n	8002862 <main+0x186>
			  TIM3->CCR2 = pwm;		 	//little, PA4
 8002880:	4a04      	ldr	r2, [pc, #16]	; (8002894 <main+0x1b8>)
 8002882:	e7f7      	b.n	8002874 <main+0x198>
			  TIM1->CCR4 = pwm;		 	//thumb
 8002884:	4a15      	ldr	r2, [pc, #84]	; (80028dc <main+0x200>)
 8002886:	6413      	str	r3, [r2, #64]	; 0x40
 8002888:	e7eb      	b.n	8002862 <main+0x186>
			  TIM3->CCR3 = pwm;		 	//thumb_joint
 800288a:	4a02      	ldr	r2, [pc, #8]	; (8002894 <main+0x1b8>)
 800288c:	e7f6      	b.n	800287c <main+0x1a0>
 800288e:	bf00      	nop
 8002890:	200002b8 	.word	0x200002b8
 8002894:	40000400 	.word	0x40000400
 8002898:	2000022b 	.word	0x2000022b
 800289c:	20000238 	.word	0x20000238
 80028a0:	20000278 	.word	0x20000278
 80028a4:	48000400 	.word	0x48000400
 80028a8:	48001400 	.word	0x48001400
 80028ac:	200002f8 	.word	0x200002f8
 80028b0:	20000200 	.word	0x20000200
 80028b4:	200001fe 	.word	0x200001fe
 80028b8:	08005284 	.word	0x08005284
 80028bc:	200001fc 	.word	0x200001fc
 80028c0:	2000020e 	.word	0x2000020e
 80028c4:	20000202 	.word	0x20000202
 80028c8:	20000208 	.word	0x20000208
 80028cc:	40e00000 	.word	0x40e00000
 80028d0:	20000205 	.word	0x20000205
 80028d4:	20000206 	.word	0x20000206
 80028d8:	20000204 	.word	0x20000204
 80028dc:	40012c00 	.word	0x40012c00

080028e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028e0:	4770      	bx	lr
	...

080028e4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028e4:	4b0a      	ldr	r3, [pc, #40]	; (8002910 <HAL_MspInit+0x2c>)
 80028e6:	699a      	ldr	r2, [r3, #24]
 80028e8:	f042 0201 	orr.w	r2, r2, #1
 80028ec:	619a      	str	r2, [r3, #24]
 80028ee:	699a      	ldr	r2, [r3, #24]
{
 80028f0:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028f2:	f002 0201 	and.w	r2, r2, #1
 80028f6:	9200      	str	r2, [sp, #0]
 80028f8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80028fa:	69da      	ldr	r2, [r3, #28]
 80028fc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002900:	61da      	str	r2, [r3, #28]
 8002902:	69db      	ldr	r3, [r3, #28]
 8002904:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002908:	9301      	str	r3, [sp, #4]
 800290a:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800290c:	b002      	add	sp, #8
 800290e:	4770      	bx	lr
 8002910:	40021000 	.word	0x40021000

08002914 <NMI_Handler>:
 8002914:	4770      	bx	lr

08002916 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002916:	e7fe      	b.n	8002916 <HardFault_Handler>

08002918 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002918:	e7fe      	b.n	8002918 <MemManage_Handler>

0800291a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800291a:	e7fe      	b.n	800291a <BusFault_Handler>

0800291c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800291c:	e7fe      	b.n	800291c <UsageFault_Handler>

0800291e <SVC_Handler>:
 800291e:	4770      	bx	lr

08002920 <DebugMon_Handler>:
 8002920:	4770      	bx	lr

08002922 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002922:	4770      	bx	lr

08002924 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002924:	f7fe b91e 	b.w	8000b64 <HAL_IncTick>

08002928 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002928:	4801      	ldr	r0, [pc, #4]	; (8002930 <USART1_IRQHandler+0x8>)
 800292a:	f7ff bd1b 	b.w	8002364 <HAL_UART_IRQHandler>
 800292e:	bf00      	nop
 8002930:	200002f8 	.word	0x200002f8

08002934 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002934:	4801      	ldr	r0, [pc, #4]	; (800293c <USART2_IRQHandler+0x8>)
 8002936:	f7ff bd15 	b.w	8002364 <HAL_UART_IRQHandler>
 800293a:	bf00      	nop
 800293c:	20000368 	.word	0x20000368

08002940 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002940:	b570      	push	{r4, r5, r6, lr}
 8002942:	460e      	mov	r6, r1
 8002944:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002946:	460c      	mov	r4, r1
 8002948:	1ba3      	subs	r3, r4, r6
 800294a:	429d      	cmp	r5, r3
 800294c:	dc01      	bgt.n	8002952 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 800294e:	4628      	mov	r0, r5
 8002950:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8002952:	f3af 8000 	nop.w
 8002956:	f804 0b01 	strb.w	r0, [r4], #1
 800295a:	e7f5      	b.n	8002948 <_read+0x8>

0800295c <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 800295c:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800295e:	4b0a      	ldr	r3, [pc, #40]	; (8002988 <_sbrk+0x2c>)
 8002960:	6819      	ldr	r1, [r3, #0]
{
 8002962:	4602      	mov	r2, r0
	if (heap_end == 0)
 8002964:	b909      	cbnz	r1, 800296a <_sbrk+0xe>
		heap_end = &end;
 8002966:	4909      	ldr	r1, [pc, #36]	; (800298c <_sbrk+0x30>)
 8002968:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 800296a:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 800296c:	4669      	mov	r1, sp
 800296e:	4402      	add	r2, r0
 8002970:	428a      	cmp	r2, r1
 8002972:	d906      	bls.n	8002982 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8002974:	f000 fb02 	bl	8002f7c <__errno>
 8002978:	230c      	movs	r3, #12
 800297a:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 800297c:	f04f 30ff 	mov.w	r0, #4294967295
 8002980:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8002982:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8002984:	bd08      	pop	{r3, pc}
 8002986:	bf00      	nop
 8002988:	20000210 	.word	0x20000210
 800298c:	200003dc 	.word	0x200003dc

08002990 <_close>:

int _close(int file)
{
	return -1;
}
 8002990:	f04f 30ff 	mov.w	r0, #4294967295
 8002994:	4770      	bx	lr

08002996 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8002996:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800299a:	604b      	str	r3, [r1, #4]
	return 0;
}
 800299c:	2000      	movs	r0, #0
 800299e:	4770      	bx	lr

080029a0 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80029a0:	2001      	movs	r0, #1
 80029a2:	4770      	bx	lr

080029a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80029a4:	2000      	movs	r0, #0
 80029a6:	4770      	bx	lr

080029a8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80029a8:	4915      	ldr	r1, [pc, #84]	; (8002a00 <SystemInit+0x58>)
 80029aa:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80029ae:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80029b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80029b6:	4b13      	ldr	r3, [pc, #76]	; (8002a04 <SystemInit+0x5c>)
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	f042 0201 	orr.w	r2, r2, #1
 80029be:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 80029c0:	6858      	ldr	r0, [r3, #4]
 80029c2:	4a11      	ldr	r2, [pc, #68]	; (8002a08 <SystemInit+0x60>)
 80029c4:	4002      	ands	r2, r0
 80029c6:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80029ce:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80029d2:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80029da:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80029dc:	685a      	ldr	r2, [r3, #4]
 80029de:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80029e2:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 80029e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029e6:	f022 020f 	bic.w	r2, r2, #15
 80029ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 80029ec:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80029ee:	4a07      	ldr	r2, [pc, #28]	; (8002a0c <SystemInit+0x64>)
 80029f0:	4002      	ands	r2, r0
 80029f2:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80029f4:	2200      	movs	r2, #0
 80029f6:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80029f8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80029fc:	608b      	str	r3, [r1, #8]
 80029fe:	4770      	bx	lr
 8002a00:	e000ed00 	.word	0xe000ed00
 8002a04:	40021000 	.word	0x40021000
 8002a08:	f87fc00c 	.word	0xf87fc00c
 8002a0c:	ff00fccc 	.word	0xff00fccc

08002a10 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM1)
 8002a10:	6803      	ldr	r3, [r0, #0]
 8002a12:	4a16      	ldr	r2, [pc, #88]	; (8002a6c <HAL_TIM_Base_MspInit+0x5c>)
 8002a14:	4293      	cmp	r3, r2
{
 8002a16:	b084      	sub	sp, #16
  if(tim_baseHandle->Instance==TIM1)
 8002a18:	d10b      	bne.n	8002a32 <HAL_TIM_Base_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002a1a:	4b15      	ldr	r3, [pc, #84]	; (8002a70 <HAL_TIM_Base_MspInit+0x60>)
 8002a1c:	699a      	ldr	r2, [r3, #24]
 8002a1e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a22:	619a      	str	r2, [r3, #24]
 8002a24:	699b      	ldr	r3, [r3, #24]
 8002a26:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a2a:	9301      	str	r3, [sp, #4]
 8002a2c:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002a2e:	b004      	add	sp, #16
 8002a30:	4770      	bx	lr
  else if(tim_baseHandle->Instance==TIM2)
 8002a32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a36:	d10b      	bne.n	8002a50 <HAL_TIM_Base_MspInit+0x40>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a38:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002a3c:	69da      	ldr	r2, [r3, #28]
 8002a3e:	f042 0201 	orr.w	r2, r2, #1
 8002a42:	61da      	str	r2, [r3, #28]
 8002a44:	69db      	ldr	r3, [r3, #28]
 8002a46:	f003 0301 	and.w	r3, r3, #1
 8002a4a:	9302      	str	r3, [sp, #8]
 8002a4c:	9b02      	ldr	r3, [sp, #8]
 8002a4e:	e7ee      	b.n	8002a2e <HAL_TIM_Base_MspInit+0x1e>
  else if(tim_baseHandle->Instance==TIM3)
 8002a50:	4a08      	ldr	r2, [pc, #32]	; (8002a74 <HAL_TIM_Base_MspInit+0x64>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d1eb      	bne.n	8002a2e <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002a56:	4b06      	ldr	r3, [pc, #24]	; (8002a70 <HAL_TIM_Base_MspInit+0x60>)
 8002a58:	69da      	ldr	r2, [r3, #28]
 8002a5a:	f042 0202 	orr.w	r2, r2, #2
 8002a5e:	61da      	str	r2, [r3, #28]
 8002a60:	69db      	ldr	r3, [r3, #28]
 8002a62:	f003 0302 	and.w	r3, r3, #2
 8002a66:	9303      	str	r3, [sp, #12]
 8002a68:	9b03      	ldr	r3, [sp, #12]
}
 8002a6a:	e7e0      	b.n	8002a2e <HAL_TIM_Base_MspInit+0x1e>
 8002a6c:	40012c00 	.word	0x40012c00
 8002a70:	40021000 	.word	0x40021000
 8002a74:	40000400 	.word	0x40000400

08002a78 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002a78:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a7a:	2214      	movs	r2, #20
{
 8002a7c:	b08a      	sub	sp, #40	; 0x28
 8002a7e:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a80:	2100      	movs	r1, #0
 8002a82:	eb0d 0002 	add.w	r0, sp, r2
 8002a86:	f000 faa3 	bl	8002fd0 <memset>
  if(timHandle->Instance==TIM1)
 8002a8a:	6823      	ldr	r3, [r4, #0]
 8002a8c:	4a33      	ldr	r2, [pc, #204]	; (8002b5c <HAL_TIM_MspPostInit+0xe4>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d117      	bne.n	8002ac2 <HAL_TIM_MspPostInit+0x4a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a92:	4b33      	ldr	r3, [pc, #204]	; (8002b60 <HAL_TIM_MspPostInit+0xe8>)
 8002a94:	695a      	ldr	r2, [r3, #20]
 8002a96:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002a9a:	615a      	str	r2, [r3, #20]
 8002a9c:	695b      	ldr	r3, [r3, #20]
 8002a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aa2:	9301      	str	r3, [sp, #4]
 8002aa4:	9b01      	ldr	r3, [sp, #4]
    /**TIM1 GPIO Configuration    
    PA11     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002aa6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002aaa:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aac:	2302      	movs	r3, #2
 8002aae:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 8002ab0:	230b      	movs	r3, #11

    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM2;
 8002ab2:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ab4:	a905      	add	r1, sp, #20
 8002ab6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aba:	f7fe f905 	bl	8000cc8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002abe:	b00a      	add	sp, #40	; 0x28
 8002ac0:	bd10      	pop	{r4, pc}
  else if(timHandle->Instance==TIM2)
 8002ac2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ac6:	d11e      	bne.n	8002b06 <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ac8:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002acc:	2402      	movs	r4, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ace:	695a      	ldr	r2, [r3, #20]
 8002ad0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002ad4:	615a      	str	r2, [r3, #20]
 8002ad6:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ad8:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ada:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ade:	9302      	str	r3, [sp, #8]
 8002ae0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ae6:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002ae8:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002aea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002aee:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002af0:	f7fe f8ea 	bl	8000cc8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002af4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002af8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002afa:	2300      	movs	r3, #0
 8002afc:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002afe:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b00:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM2;
 8002b02:	230a      	movs	r3, #10
 8002b04:	e7d5      	b.n	8002ab2 <HAL_TIM_MspPostInit+0x3a>
  else if(timHandle->Instance==TIM3)
 8002b06:	4a17      	ldr	r2, [pc, #92]	; (8002b64 <HAL_TIM_MspPostInit+0xec>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d1d8      	bne.n	8002abe <HAL_TIM_MspPostInit+0x46>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b0c:	4b14      	ldr	r3, [pc, #80]	; (8002b60 <HAL_TIM_MspPostInit+0xe8>)
 8002b0e:	695a      	ldr	r2, [r3, #20]
 8002b10:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002b14:	615a      	str	r2, [r3, #20]
 8002b16:	695a      	ldr	r2, [r3, #20]
 8002b18:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002b1c:	9203      	str	r2, [sp, #12]
 8002b1e:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b20:	695a      	ldr	r2, [r3, #20]
 8002b22:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002b26:	615a      	str	r2, [r3, #20]
 8002b28:	695b      	ldr	r3, [r3, #20]
 8002b2a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b2e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b30:	2402      	movs	r4, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b32:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b34:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002b36:	2310      	movs	r3, #16
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b38:	a905      	add	r1, sp, #20
 8002b3a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002b3e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002b40:	9409      	str	r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b42:	f7fe f8c1 	bl	8000cc8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002b46:	2301      	movs	r3, #1
 8002b48:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b4a:	2300      	movs	r3, #0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b4c:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b4e:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b50:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002b52:	9409      	str	r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b54:	a905      	add	r1, sp, #20
 8002b56:	4804      	ldr	r0, [pc, #16]	; (8002b68 <HAL_TIM_MspPostInit+0xf0>)
 8002b58:	e7af      	b.n	8002aba <HAL_TIM_MspPostInit+0x42>
 8002b5a:	bf00      	nop
 8002b5c:	40012c00 	.word	0x40012c00
 8002b60:	40021000 	.word	0x40021000
 8002b64:	40000400 	.word	0x40000400
 8002b68:	48000400 	.word	0x48000400

08002b6c <MX_TIM1_Init>:
{
 8002b6c:	b510      	push	{r4, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b6e:	2210      	movs	r2, #16
{
 8002b70:	b09a      	sub	sp, #104	; 0x68
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b72:	2400      	movs	r4, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b74:	2100      	movs	r1, #0
 8002b76:	eb0d 0002 	add.w	r0, sp, r2
 8002b7a:	f000 fa29 	bl	8002fd0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b7e:	221c      	movs	r2, #28
 8002b80:	4621      	mov	r1, r4
 8002b82:	a808      	add	r0, sp, #32
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b84:	9401      	str	r4, [sp, #4]
 8002b86:	9402      	str	r4, [sp, #8]
 8002b88:	9403      	str	r4, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b8a:	f000 fa21 	bl	8002fd0 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002b8e:	222c      	movs	r2, #44	; 0x2c
 8002b90:	4621      	mov	r1, r4
 8002b92:	a80f      	add	r0, sp, #60	; 0x3c
 8002b94:	f000 fa1c 	bl	8002fd0 <memset>
  htim1.Instance = TIM1;
 8002b98:	482c      	ldr	r0, [pc, #176]	; (8002c4c <MX_TIM1_Init+0xe0>)
  htim1.Init.Prescaler = 128-1;
 8002b9a:	4a2d      	ldr	r2, [pc, #180]	; (8002c50 <MX_TIM1_Init+0xe4>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b9c:	6084      	str	r4, [r0, #8]
  htim1.Init.Prescaler = 128-1;
 8002b9e:	237f      	movs	r3, #127	; 0x7f
 8002ba0:	e880 000c 	stmia.w	r0, {r2, r3}
  htim1.Init.Period = 10000-1;
 8002ba4:	f242 730f 	movw	r3, #9999	; 0x270f
 8002ba8:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002baa:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8002bac:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bae:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002bb0:	f7fe fdca 	bl	8001748 <HAL_TIM_Base_Init>
 8002bb4:	b108      	cbz	r0, 8002bba <MX_TIM1_Init+0x4e>
    Error_Handler();
 8002bb6:	f7ff fe93 	bl	80028e0 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002bba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002bbe:	a904      	add	r1, sp, #16
 8002bc0:	4822      	ldr	r0, [pc, #136]	; (8002c4c <MX_TIM1_Init+0xe0>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002bc2:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002bc4:	f7fe feea 	bl	800199c <HAL_TIM_ConfigClockSource>
 8002bc8:	b108      	cbz	r0, 8002bce <MX_TIM1_Init+0x62>
    Error_Handler();
 8002bca:	f7ff fe89 	bl	80028e0 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002bce:	481f      	ldr	r0, [pc, #124]	; (8002c4c <MX_TIM1_Init+0xe0>)
 8002bd0:	f7fe fdd4 	bl	800177c <HAL_TIM_PWM_Init>
 8002bd4:	b108      	cbz	r0, 8002bda <MX_TIM1_Init+0x6e>
    Error_Handler();
 8002bd6:	f7ff fe83 	bl	80028e0 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bda:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002bdc:	a901      	add	r1, sp, #4
 8002bde:	481b      	ldr	r0, [pc, #108]	; (8002c4c <MX_TIM1_Init+0xe0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002be0:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002be2:	9302      	str	r3, [sp, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002be4:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002be6:	f7ff f8a5 	bl	8001d34 <HAL_TIMEx_MasterConfigSynchronization>
 8002bea:	b108      	cbz	r0, 8002bf0 <MX_TIM1_Init+0x84>
    Error_Handler();
 8002bec:	f7ff fe78 	bl	80028e0 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002bf0:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002bf2:	2400      	movs	r4, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002bf4:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002bf6:	220c      	movs	r2, #12
  sConfigOC.Pulse = 1000;
 8002bf8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002bfc:	a908      	add	r1, sp, #32
 8002bfe:	4813      	ldr	r0, [pc, #76]	; (8002c4c <MX_TIM1_Init+0xe0>)
  sConfigOC.Pulse = 1000;
 8002c00:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c02:	940a      	str	r4, [sp, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c04:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002c06:	940d      	str	r4, [sp, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002c08:	940e      	str	r4, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002c0a:	f7ff f80b 	bl	8001c24 <HAL_TIM_PWM_ConfigChannel>
 8002c0e:	b108      	cbz	r0, 8002c14 <MX_TIM1_Init+0xa8>
    Error_Handler();
 8002c10:	f7ff fe66 	bl	80028e0 <Error_Handler>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002c14:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002c18:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002c1a:	a90f      	add	r1, sp, #60	; 0x3c
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002c1c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002c20:	480a      	ldr	r0, [pc, #40]	; (8002c4c <MX_TIM1_Init+0xe0>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002c22:	940f      	str	r4, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002c24:	9410      	str	r4, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002c26:	9411      	str	r4, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.DeadTime = 0;
 8002c28:	9412      	str	r4, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002c2a:	9413      	str	r4, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002c2c:	9415      	str	r4, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002c2e:	9416      	str	r4, [sp, #88]	; 0x58
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002c30:	9317      	str	r3, [sp, #92]	; 0x5c
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002c32:	9418      	str	r4, [sp, #96]	; 0x60
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002c34:	9419      	str	r4, [sp, #100]	; 0x64
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002c36:	f7ff f89f 	bl	8001d78 <HAL_TIMEx_ConfigBreakDeadTime>
 8002c3a:	b108      	cbz	r0, 8002c40 <MX_TIM1_Init+0xd4>
    Error_Handler();
 8002c3c:	f7ff fe50 	bl	80028e0 <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 8002c40:	4802      	ldr	r0, [pc, #8]	; (8002c4c <MX_TIM1_Init+0xe0>)
 8002c42:	f7ff ff19 	bl	8002a78 <HAL_TIM_MspPostInit>
}
 8002c46:	b01a      	add	sp, #104	; 0x68
 8002c48:	bd10      	pop	{r4, pc}
 8002c4a:	bf00      	nop
 8002c4c:	20000278 	.word	0x20000278
 8002c50:	40012c00 	.word	0x40012c00

08002c54 <MX_TIM2_Init>:
{
 8002c54:	b510      	push	{r4, lr}
 8002c56:	b08e      	sub	sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c58:	2210      	movs	r2, #16
 8002c5a:	2100      	movs	r1, #0
 8002c5c:	a803      	add	r0, sp, #12
 8002c5e:	f000 f9b7 	bl	8002fd0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c62:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c64:	221c      	movs	r2, #28
 8002c66:	eb0d 0002 	add.w	r0, sp, r2
 8002c6a:	4621      	mov	r1, r4
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c6c:	9400      	str	r4, [sp, #0]
 8002c6e:	9401      	str	r4, [sp, #4]
 8002c70:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c72:	f000 f9ad 	bl	8002fd0 <memset>
  htim2.Instance = TIM2;
 8002c76:	4827      	ldr	r0, [pc, #156]	; (8002d14 <MX_TIM2_Init+0xc0>)
  htim2.Init.Prescaler = 128-1;
 8002c78:	237f      	movs	r3, #127	; 0x7f
 8002c7a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002c7e:	e880 000c 	stmia.w	r0, {r2, r3}
  htim2.Init.Period = 10000-1;
 8002c82:	f242 730f 	movw	r3, #9999	; 0x270f
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c86:	6084      	str	r4, [r0, #8]
  htim2.Init.Period = 10000-1;
 8002c88:	60c3      	str	r3, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c8a:	6104      	str	r4, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c8c:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002c8e:	f7fe fd5b 	bl	8001748 <HAL_TIM_Base_Init>
 8002c92:	b108      	cbz	r0, 8002c98 <MX_TIM2_Init+0x44>
    Error_Handler();
 8002c94:	f7ff fe24 	bl	80028e0 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002c9c:	a903      	add	r1, sp, #12
 8002c9e:	481d      	ldr	r0, [pc, #116]	; (8002d14 <MX_TIM2_Init+0xc0>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ca0:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002ca2:	f7fe fe7b 	bl	800199c <HAL_TIM_ConfigClockSource>
 8002ca6:	b108      	cbz	r0, 8002cac <MX_TIM2_Init+0x58>
    Error_Handler();
 8002ca8:	f7ff fe1a 	bl	80028e0 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002cac:	4819      	ldr	r0, [pc, #100]	; (8002d14 <MX_TIM2_Init+0xc0>)
 8002cae:	f7fe fd65 	bl	800177c <HAL_TIM_PWM_Init>
 8002cb2:	b108      	cbz	r0, 8002cb8 <MX_TIM2_Init+0x64>
    Error_Handler();
 8002cb4:	f7ff fe14 	bl	80028e0 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cb8:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002cba:	4669      	mov	r1, sp
 8002cbc:	4815      	ldr	r0, [pc, #84]	; (8002d14 <MX_TIM2_Init+0xc0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cbe:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cc0:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002cc2:	f7ff f837 	bl	8001d34 <HAL_TIMEx_MasterConfigSynchronization>
 8002cc6:	b108      	cbz	r0, 8002ccc <MX_TIM2_Init+0x78>
    Error_Handler();
 8002cc8:	f7ff fe0a 	bl	80028e0 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ccc:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002cce:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002cd0:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002cd2:	a907      	add	r1, sp, #28
  sConfigOC.Pulse = 1000;
 8002cd4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002cd8:	480e      	ldr	r0, [pc, #56]	; (8002d14 <MX_TIM2_Init+0xc0>)
  sConfigOC.Pulse = 1000;
 8002cda:	9308      	str	r3, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002cdc:	9209      	str	r2, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002cde:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ce0:	f7fe ffa0 	bl	8001c24 <HAL_TIM_PWM_ConfigChannel>
 8002ce4:	b108      	cbz	r0, 8002cea <MX_TIM2_Init+0x96>
    Error_Handler();
 8002ce6:	f7ff fdfb 	bl	80028e0 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002cea:	2204      	movs	r2, #4
 8002cec:	a907      	add	r1, sp, #28
 8002cee:	4809      	ldr	r0, [pc, #36]	; (8002d14 <MX_TIM2_Init+0xc0>)
 8002cf0:	f7fe ff98 	bl	8001c24 <HAL_TIM_PWM_ConfigChannel>
 8002cf4:	b108      	cbz	r0, 8002cfa <MX_TIM2_Init+0xa6>
    Error_Handler();
 8002cf6:	f7ff fdf3 	bl	80028e0 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002cfa:	2208      	movs	r2, #8
 8002cfc:	a907      	add	r1, sp, #28
 8002cfe:	4805      	ldr	r0, [pc, #20]	; (8002d14 <MX_TIM2_Init+0xc0>)
 8002d00:	f7fe ff90 	bl	8001c24 <HAL_TIM_PWM_ConfigChannel>
 8002d04:	b108      	cbz	r0, 8002d0a <MX_TIM2_Init+0xb6>
    Error_Handler();
 8002d06:	f7ff fdeb 	bl	80028e0 <Error_Handler>
  HAL_TIM_MspPostInit(&htim2);
 8002d0a:	4802      	ldr	r0, [pc, #8]	; (8002d14 <MX_TIM2_Init+0xc0>)
 8002d0c:	f7ff feb4 	bl	8002a78 <HAL_TIM_MspPostInit>
}
 8002d10:	b00e      	add	sp, #56	; 0x38
 8002d12:	bd10      	pop	{r4, pc}
 8002d14:	200002b8 	.word	0x200002b8

08002d18 <MX_TIM3_Init>:
{
 8002d18:	b510      	push	{r4, lr}
 8002d1a:	b08e      	sub	sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d1c:	2210      	movs	r2, #16
 8002d1e:	2100      	movs	r1, #0
 8002d20:	a803      	add	r0, sp, #12
 8002d22:	f000 f955 	bl	8002fd0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d26:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d28:	221c      	movs	r2, #28
 8002d2a:	eb0d 0002 	add.w	r0, sp, r2
 8002d2e:	4621      	mov	r1, r4
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d30:	9400      	str	r4, [sp, #0]
 8002d32:	9401      	str	r4, [sp, #4]
 8002d34:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d36:	f000 f94b 	bl	8002fd0 <memset>
  htim3.Instance = TIM3;
 8002d3a:	4823      	ldr	r0, [pc, #140]	; (8002dc8 <MX_TIM3_Init+0xb0>)
  htim3.Init.Prescaler = 128-1;
 8002d3c:	4a23      	ldr	r2, [pc, #140]	; (8002dcc <MX_TIM3_Init+0xb4>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d3e:	6084      	str	r4, [r0, #8]
  htim3.Init.Prescaler = 128-1;
 8002d40:	237f      	movs	r3, #127	; 0x7f
 8002d42:	e880 000c 	stmia.w	r0, {r2, r3}
  htim3.Init.Period = 10000-1;
 8002d46:	f242 730f 	movw	r3, #9999	; 0x270f
 8002d4a:	60c3      	str	r3, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d4c:	6104      	str	r4, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d4e:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002d50:	f7fe fcfa 	bl	8001748 <HAL_TIM_Base_Init>
 8002d54:	b108      	cbz	r0, 8002d5a <MX_TIM3_Init+0x42>
    Error_Handler();
 8002d56:	f7ff fdc3 	bl	80028e0 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002d5e:	a903      	add	r1, sp, #12
 8002d60:	4819      	ldr	r0, [pc, #100]	; (8002dc8 <MX_TIM3_Init+0xb0>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d62:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002d64:	f7fe fe1a 	bl	800199c <HAL_TIM_ConfigClockSource>
 8002d68:	b108      	cbz	r0, 8002d6e <MX_TIM3_Init+0x56>
    Error_Handler();
 8002d6a:	f7ff fdb9 	bl	80028e0 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002d6e:	4816      	ldr	r0, [pc, #88]	; (8002dc8 <MX_TIM3_Init+0xb0>)
 8002d70:	f7fe fd04 	bl	800177c <HAL_TIM_PWM_Init>
 8002d74:	b108      	cbz	r0, 8002d7a <MX_TIM3_Init+0x62>
    Error_Handler();
 8002d76:	f7ff fdb3 	bl	80028e0 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d7a:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002d7c:	4669      	mov	r1, sp
 8002d7e:	4812      	ldr	r0, [pc, #72]	; (8002dc8 <MX_TIM3_Init+0xb0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d80:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d82:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002d84:	f7fe ffd6 	bl	8001d34 <HAL_TIMEx_MasterConfigSynchronization>
 8002d88:	b108      	cbz	r0, 8002d8e <MX_TIM3_Init+0x76>
    Error_Handler();
 8002d8a:	f7ff fda9 	bl	80028e0 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d8e:	2360      	movs	r3, #96	; 0x60
 8002d90:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 1000;
 8002d92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d96:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002d98:	2204      	movs	r2, #4
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d9a:	2300      	movs	r3, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002d9c:	a907      	add	r1, sp, #28
 8002d9e:	480a      	ldr	r0, [pc, #40]	; (8002dc8 <MX_TIM3_Init+0xb0>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002da0:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002da2:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002da4:	f7fe ff3e 	bl	8001c24 <HAL_TIM_PWM_ConfigChannel>
 8002da8:	b108      	cbz	r0, 8002dae <MX_TIM3_Init+0x96>
    Error_Handler();
 8002daa:	f7ff fd99 	bl	80028e0 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002dae:	2208      	movs	r2, #8
 8002db0:	a907      	add	r1, sp, #28
 8002db2:	4805      	ldr	r0, [pc, #20]	; (8002dc8 <MX_TIM3_Init+0xb0>)
 8002db4:	f7fe ff36 	bl	8001c24 <HAL_TIM_PWM_ConfigChannel>
 8002db8:	b108      	cbz	r0, 8002dbe <MX_TIM3_Init+0xa6>
    Error_Handler();
 8002dba:	f7ff fd91 	bl	80028e0 <Error_Handler>
  HAL_TIM_MspPostInit(&htim3);
 8002dbe:	4802      	ldr	r0, [pc, #8]	; (8002dc8 <MX_TIM3_Init+0xb0>)
 8002dc0:	f7ff fe5a 	bl	8002a78 <HAL_TIM_MspPostInit>
}
 8002dc4:	b00e      	add	sp, #56	; 0x38
 8002dc6:	bd10      	pop	{r4, pc}
 8002dc8:	20000238 	.word	0x20000238
 8002dcc:	40000400 	.word	0x40000400

08002dd0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002dd0:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 8002dd2:	480c      	ldr	r0, [pc, #48]	; (8002e04 <MX_USART1_UART_Init+0x34>)
  huart1.Init.BaudRate = 115200;
 8002dd4:	4b0c      	ldr	r3, [pc, #48]	; (8002e08 <MX_USART1_UART_Init+0x38>)
 8002dd6:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8002dda:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002dde:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002de0:	2300      	movs	r3, #0
 8002de2:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002de4:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002de6:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002de8:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002dea:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002dec:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002dee:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002df0:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002df2:	f7ff fa13 	bl	800221c <HAL_UART_Init>
 8002df6:	b118      	cbz	r0, 8002e00 <MX_USART1_UART_Init+0x30>
  {
    Error_Handler();
  }

}
 8002df8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8002dfc:	f7ff bd70 	b.w	80028e0 <Error_Handler>
 8002e00:	bd08      	pop	{r3, pc}
 8002e02:	bf00      	nop
 8002e04:	200002f8 	.word	0x200002f8
 8002e08:	40013800 	.word	0x40013800

08002e0c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002e0c:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 8002e0e:	480c      	ldr	r0, [pc, #48]	; (8002e40 <MX_USART2_UART_Init+0x34>)
  huart2.Init.BaudRate = 115200;
 8002e10:	4b0c      	ldr	r3, [pc, #48]	; (8002e44 <MX_USART2_UART_Init+0x38>)
 8002e12:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8002e16:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002e1a:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002e20:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002e22:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002e24:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e26:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e28:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e2a:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e2c:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002e2e:	f7ff f9f5 	bl	800221c <HAL_UART_Init>
 8002e32:	b118      	cbz	r0, 8002e3c <MX_USART2_UART_Init+0x30>
  {
    Error_Handler();
  }

}
 8002e34:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8002e38:	f7ff bd52 	b.w	80028e0 <Error_Handler>
 8002e3c:	bd08      	pop	{r3, pc}
 8002e3e:	bf00      	nop
 8002e40:	20000368 	.word	0x20000368
 8002e44:	40004400 	.word	0x40004400

08002e48 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002e48:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e4a:	2214      	movs	r2, #20
{
 8002e4c:	b08a      	sub	sp, #40	; 0x28
 8002e4e:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e50:	2100      	movs	r1, #0
 8002e52:	eb0d 0002 	add.w	r0, sp, r2
 8002e56:	f000 f8bb 	bl	8002fd0 <memset>
  if(uartHandle->Instance==USART1)
 8002e5a:	6823      	ldr	r3, [r4, #0]
 8002e5c:	4a2e      	ldr	r2, [pc, #184]	; (8002f18 <HAL_UART_MspInit+0xd0>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d136      	bne.n	8002ed0 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002e62:	4b2e      	ldr	r3, [pc, #184]	; (8002f1c <HAL_UART_MspInit+0xd4>)
 8002e64:	699a      	ldr	r2, [r3, #24]
 8002e66:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002e6a:	619a      	str	r2, [r3, #24]
 8002e6c:	699a      	ldr	r2, [r3, #24]
 8002e6e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002e72:	9200      	str	r2, [sp, #0]
 8002e74:	9a00      	ldr	r2, [sp, #0]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e76:	695a      	ldr	r2, [r3, #20]
 8002e78:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002e7c:	615a      	str	r2, [r3, #20]
 8002e7e:	695a      	ldr	r2, [r3, #20]
 8002e80:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002e84:	9201      	str	r2, [sp, #4]
 8002e86:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e88:	695a      	ldr	r2, [r3, #20]
 8002e8a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002e8e:	615a      	str	r2, [r3, #20]
 8002e90:	695b      	ldr	r3, [r3, #20]
 8002e92:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e96:	9302      	str	r3, [sp, #8]
 8002e98:	9b02      	ldr	r3, [sp, #8]
    /**USART1 GPIO Configuration    
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e9a:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002e9c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ea0:	2503      	movs	r5, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002ea2:	2407      	movs	r4, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ea4:	a905      	add	r1, sp, #20
 8002ea6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002eaa:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eac:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002eae:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002eb0:	9409      	str	r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eb2:	f7fd ff09 	bl	8000cc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002eb6:	2340      	movs	r3, #64	; 0x40
 8002eb8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002eba:	4819      	ldr	r0, [pc, #100]	; (8002f20 <HAL_UART_MspInit+0xd8>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ebc:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ec2:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002ec4:	9409      	str	r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ec6:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ec8:	f7fd fefe 	bl	8000cc8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002ecc:	b00a      	add	sp, #40	; 0x28
 8002ece:	bd70      	pop	{r4, r5, r6, pc}
  else if(uartHandle->Instance==USART2)
 8002ed0:	4a14      	ldr	r2, [pc, #80]	; (8002f24 <HAL_UART_MspInit+0xdc>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d1fa      	bne.n	8002ecc <HAL_UART_MspInit+0x84>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ed6:	4b11      	ldr	r3, [pc, #68]	; (8002f1c <HAL_UART_MspInit+0xd4>)
 8002ed8:	69da      	ldr	r2, [r3, #28]
 8002eda:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002ede:	61da      	str	r2, [r3, #28]
 8002ee0:	69da      	ldr	r2, [r3, #28]
 8002ee2:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002ee6:	9203      	str	r2, [sp, #12]
 8002ee8:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eea:	695a      	ldr	r2, [r3, #20]
 8002eec:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002ef0:	615a      	str	r2, [r3, #20]
 8002ef2:	695b      	ldr	r3, [r3, #20]
 8002ef4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ef8:	9304      	str	r3, [sp, #16]
 8002efa:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8002efc:	f248 0304 	movw	r3, #32772	; 0x8004
 8002f00:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f02:	2302      	movs	r3, #2
 8002f04:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f06:	2303      	movs	r3, #3
 8002f08:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002f0a:	2307      	movs	r3, #7
 8002f0c:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f0e:	a905      	add	r1, sp, #20
 8002f10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f14:	e7d8      	b.n	8002ec8 <HAL_UART_MspInit+0x80>
 8002f16:	bf00      	nop
 8002f18:	40013800 	.word	0x40013800
 8002f1c:	40021000 	.word	0x40021000
 8002f20:	48000400 	.word	0x48000400
 8002f24:	40004400 	.word	0x40004400

08002f28 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002f28:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002f60 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002f2c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002f2e:	e003      	b.n	8002f38 <LoopCopyDataInit>

08002f30 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002f30:	4b0c      	ldr	r3, [pc, #48]	; (8002f64 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002f32:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002f34:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002f36:	3104      	adds	r1, #4

08002f38 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002f38:	480b      	ldr	r0, [pc, #44]	; (8002f68 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002f3a:	4b0c      	ldr	r3, [pc, #48]	; (8002f6c <LoopForever+0xe>)
	adds	r2, r0, r1
 8002f3c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002f3e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002f40:	d3f6      	bcc.n	8002f30 <CopyDataInit>
	ldr	r2, =_sbss
 8002f42:	4a0b      	ldr	r2, [pc, #44]	; (8002f70 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002f44:	e002      	b.n	8002f4c <LoopFillZerobss>

08002f46 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002f46:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002f48:	f842 3b04 	str.w	r3, [r2], #4

08002f4c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002f4c:	4b09      	ldr	r3, [pc, #36]	; (8002f74 <LoopForever+0x16>)
	cmp	r2, r3
 8002f4e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002f50:	d3f9      	bcc.n	8002f46 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002f52:	f7ff fd29 	bl	80029a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002f56:	f000 f817 	bl	8002f88 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002f5a:	f7ff fbbf 	bl	80026dc <main>

08002f5e <LoopForever>:

LoopForever:
    b LoopForever
 8002f5e:	e7fe      	b.n	8002f5e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002f60:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8002f64:	08005540 	.word	0x08005540
	ldr	r0, =_sdata
 8002f68:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002f6c:	200001e0 	.word	0x200001e0
	ldr	r2, =_sbss
 8002f70:	200001e0 	.word	0x200001e0
	ldr	r3, = _ebss
 8002f74:	200003dc 	.word	0x200003dc

08002f78 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002f78:	e7fe      	b.n	8002f78 <ADC1_2_IRQHandler>
	...

08002f7c <__errno>:
 8002f7c:	4b01      	ldr	r3, [pc, #4]	; (8002f84 <__errno+0x8>)
 8002f7e:	6818      	ldr	r0, [r3, #0]
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop
 8002f84:	20000010 	.word	0x20000010

08002f88 <__libc_init_array>:
 8002f88:	b570      	push	{r4, r5, r6, lr}
 8002f8a:	4e0d      	ldr	r6, [pc, #52]	; (8002fc0 <__libc_init_array+0x38>)
 8002f8c:	4c0d      	ldr	r4, [pc, #52]	; (8002fc4 <__libc_init_array+0x3c>)
 8002f8e:	1ba4      	subs	r4, r4, r6
 8002f90:	10a4      	asrs	r4, r4, #2
 8002f92:	2500      	movs	r5, #0
 8002f94:	42a5      	cmp	r5, r4
 8002f96:	d109      	bne.n	8002fac <__libc_init_array+0x24>
 8002f98:	4e0b      	ldr	r6, [pc, #44]	; (8002fc8 <__libc_init_array+0x40>)
 8002f9a:	4c0c      	ldr	r4, [pc, #48]	; (8002fcc <__libc_init_array+0x44>)
 8002f9c:	f002 f954 	bl	8005248 <_init>
 8002fa0:	1ba4      	subs	r4, r4, r6
 8002fa2:	10a4      	asrs	r4, r4, #2
 8002fa4:	2500      	movs	r5, #0
 8002fa6:	42a5      	cmp	r5, r4
 8002fa8:	d105      	bne.n	8002fb6 <__libc_init_array+0x2e>
 8002faa:	bd70      	pop	{r4, r5, r6, pc}
 8002fac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002fb0:	4798      	blx	r3
 8002fb2:	3501      	adds	r5, #1
 8002fb4:	e7ee      	b.n	8002f94 <__libc_init_array+0xc>
 8002fb6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002fba:	4798      	blx	r3
 8002fbc:	3501      	adds	r5, #1
 8002fbe:	e7f2      	b.n	8002fa6 <__libc_init_array+0x1e>
 8002fc0:	08005538 	.word	0x08005538
 8002fc4:	08005538 	.word	0x08005538
 8002fc8:	08005538 	.word	0x08005538
 8002fcc:	0800553c 	.word	0x0800553c

08002fd0 <memset>:
 8002fd0:	4402      	add	r2, r0
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d100      	bne.n	8002fda <memset+0xa>
 8002fd8:	4770      	bx	lr
 8002fda:	f803 1b01 	strb.w	r1, [r3], #1
 8002fde:	e7f9      	b.n	8002fd4 <memset+0x4>

08002fe0 <__cvt>:
 8002fe0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002fe4:	ec55 4b10 	vmov	r4, r5, d0
 8002fe8:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8002fea:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8002fee:	2d00      	cmp	r5, #0
 8002ff0:	460e      	mov	r6, r1
 8002ff2:	4691      	mov	r9, r2
 8002ff4:	4619      	mov	r1, r3
 8002ff6:	bfb8      	it	lt
 8002ff8:	4622      	movlt	r2, r4
 8002ffa:	462b      	mov	r3, r5
 8002ffc:	f027 0720 	bic.w	r7, r7, #32
 8003000:	bfbb      	ittet	lt
 8003002:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003006:	461d      	movlt	r5, r3
 8003008:	2300      	movge	r3, #0
 800300a:	232d      	movlt	r3, #45	; 0x2d
 800300c:	bfb8      	it	lt
 800300e:	4614      	movlt	r4, r2
 8003010:	2f46      	cmp	r7, #70	; 0x46
 8003012:	700b      	strb	r3, [r1, #0]
 8003014:	d004      	beq.n	8003020 <__cvt+0x40>
 8003016:	2f45      	cmp	r7, #69	; 0x45
 8003018:	d100      	bne.n	800301c <__cvt+0x3c>
 800301a:	3601      	adds	r6, #1
 800301c:	2102      	movs	r1, #2
 800301e:	e000      	b.n	8003022 <__cvt+0x42>
 8003020:	2103      	movs	r1, #3
 8003022:	ab03      	add	r3, sp, #12
 8003024:	9301      	str	r3, [sp, #4]
 8003026:	ab02      	add	r3, sp, #8
 8003028:	9300      	str	r3, [sp, #0]
 800302a:	4632      	mov	r2, r6
 800302c:	4653      	mov	r3, sl
 800302e:	ec45 4b10 	vmov	d0, r4, r5
 8003032:	f000 fcd1 	bl	80039d8 <_dtoa_r>
 8003036:	2f47      	cmp	r7, #71	; 0x47
 8003038:	4680      	mov	r8, r0
 800303a:	d102      	bne.n	8003042 <__cvt+0x62>
 800303c:	f019 0f01 	tst.w	r9, #1
 8003040:	d026      	beq.n	8003090 <__cvt+0xb0>
 8003042:	2f46      	cmp	r7, #70	; 0x46
 8003044:	eb08 0906 	add.w	r9, r8, r6
 8003048:	d111      	bne.n	800306e <__cvt+0x8e>
 800304a:	f898 3000 	ldrb.w	r3, [r8]
 800304e:	2b30      	cmp	r3, #48	; 0x30
 8003050:	d10a      	bne.n	8003068 <__cvt+0x88>
 8003052:	2200      	movs	r2, #0
 8003054:	2300      	movs	r3, #0
 8003056:	4620      	mov	r0, r4
 8003058:	4629      	mov	r1, r5
 800305a:	f7fd fcdd 	bl	8000a18 <__aeabi_dcmpeq>
 800305e:	b918      	cbnz	r0, 8003068 <__cvt+0x88>
 8003060:	f1c6 0601 	rsb	r6, r6, #1
 8003064:	f8ca 6000 	str.w	r6, [sl]
 8003068:	f8da 3000 	ldr.w	r3, [sl]
 800306c:	4499      	add	r9, r3
 800306e:	2200      	movs	r2, #0
 8003070:	2300      	movs	r3, #0
 8003072:	4620      	mov	r0, r4
 8003074:	4629      	mov	r1, r5
 8003076:	f7fd fccf 	bl	8000a18 <__aeabi_dcmpeq>
 800307a:	b938      	cbnz	r0, 800308c <__cvt+0xac>
 800307c:	2230      	movs	r2, #48	; 0x30
 800307e:	9b03      	ldr	r3, [sp, #12]
 8003080:	4599      	cmp	r9, r3
 8003082:	d905      	bls.n	8003090 <__cvt+0xb0>
 8003084:	1c59      	adds	r1, r3, #1
 8003086:	9103      	str	r1, [sp, #12]
 8003088:	701a      	strb	r2, [r3, #0]
 800308a:	e7f8      	b.n	800307e <__cvt+0x9e>
 800308c:	f8cd 900c 	str.w	r9, [sp, #12]
 8003090:	9b03      	ldr	r3, [sp, #12]
 8003092:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003094:	eba3 0308 	sub.w	r3, r3, r8
 8003098:	4640      	mov	r0, r8
 800309a:	6013      	str	r3, [r2, #0]
 800309c:	b004      	add	sp, #16
 800309e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080030a2 <__exponent>:
 80030a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80030a4:	4603      	mov	r3, r0
 80030a6:	2900      	cmp	r1, #0
 80030a8:	bfb8      	it	lt
 80030aa:	4249      	neglt	r1, r1
 80030ac:	f803 2b02 	strb.w	r2, [r3], #2
 80030b0:	bfb4      	ite	lt
 80030b2:	222d      	movlt	r2, #45	; 0x2d
 80030b4:	222b      	movge	r2, #43	; 0x2b
 80030b6:	2909      	cmp	r1, #9
 80030b8:	7042      	strb	r2, [r0, #1]
 80030ba:	dd20      	ble.n	80030fe <__exponent+0x5c>
 80030bc:	f10d 0207 	add.w	r2, sp, #7
 80030c0:	4617      	mov	r7, r2
 80030c2:	260a      	movs	r6, #10
 80030c4:	fb91 f5f6 	sdiv	r5, r1, r6
 80030c8:	fb06 1115 	mls	r1, r6, r5, r1
 80030cc:	3130      	adds	r1, #48	; 0x30
 80030ce:	2d09      	cmp	r5, #9
 80030d0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80030d4:	f102 34ff 	add.w	r4, r2, #4294967295
 80030d8:	4629      	mov	r1, r5
 80030da:	dc09      	bgt.n	80030f0 <__exponent+0x4e>
 80030dc:	3130      	adds	r1, #48	; 0x30
 80030de:	3a02      	subs	r2, #2
 80030e0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80030e4:	42ba      	cmp	r2, r7
 80030e6:	461c      	mov	r4, r3
 80030e8:	d304      	bcc.n	80030f4 <__exponent+0x52>
 80030ea:	1a20      	subs	r0, r4, r0
 80030ec:	b003      	add	sp, #12
 80030ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030f0:	4622      	mov	r2, r4
 80030f2:	e7e7      	b.n	80030c4 <__exponent+0x22>
 80030f4:	f812 1b01 	ldrb.w	r1, [r2], #1
 80030f8:	f803 1b01 	strb.w	r1, [r3], #1
 80030fc:	e7f2      	b.n	80030e4 <__exponent+0x42>
 80030fe:	2230      	movs	r2, #48	; 0x30
 8003100:	461c      	mov	r4, r3
 8003102:	4411      	add	r1, r2
 8003104:	f804 2b02 	strb.w	r2, [r4], #2
 8003108:	7059      	strb	r1, [r3, #1]
 800310a:	e7ee      	b.n	80030ea <__exponent+0x48>

0800310c <_printf_float>:
 800310c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003110:	b08d      	sub	sp, #52	; 0x34
 8003112:	460c      	mov	r4, r1
 8003114:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8003118:	4616      	mov	r6, r2
 800311a:	461f      	mov	r7, r3
 800311c:	4605      	mov	r5, r0
 800311e:	f001 fba5 	bl	800486c <_localeconv_r>
 8003122:	6803      	ldr	r3, [r0, #0]
 8003124:	9304      	str	r3, [sp, #16]
 8003126:	4618      	mov	r0, r3
 8003128:	f7fd f84e 	bl	80001c8 <strlen>
 800312c:	2300      	movs	r3, #0
 800312e:	930a      	str	r3, [sp, #40]	; 0x28
 8003130:	f8d8 3000 	ldr.w	r3, [r8]
 8003134:	9005      	str	r0, [sp, #20]
 8003136:	3307      	adds	r3, #7
 8003138:	f023 0307 	bic.w	r3, r3, #7
 800313c:	f103 0208 	add.w	r2, r3, #8
 8003140:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003144:	f8d4 b000 	ldr.w	fp, [r4]
 8003148:	f8c8 2000 	str.w	r2, [r8]
 800314c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003150:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003154:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003158:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800315c:	9307      	str	r3, [sp, #28]
 800315e:	f8cd 8018 	str.w	r8, [sp, #24]
 8003162:	f04f 32ff 	mov.w	r2, #4294967295
 8003166:	4ba5      	ldr	r3, [pc, #660]	; (80033fc <_printf_float+0x2f0>)
 8003168:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800316c:	f7fd fc86 	bl	8000a7c <__aeabi_dcmpun>
 8003170:	2800      	cmp	r0, #0
 8003172:	f040 81fb 	bne.w	800356c <_printf_float+0x460>
 8003176:	f04f 32ff 	mov.w	r2, #4294967295
 800317a:	4ba0      	ldr	r3, [pc, #640]	; (80033fc <_printf_float+0x2f0>)
 800317c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003180:	f7fd fc5e 	bl	8000a40 <__aeabi_dcmple>
 8003184:	2800      	cmp	r0, #0
 8003186:	f040 81f1 	bne.w	800356c <_printf_float+0x460>
 800318a:	2200      	movs	r2, #0
 800318c:	2300      	movs	r3, #0
 800318e:	4640      	mov	r0, r8
 8003190:	4649      	mov	r1, r9
 8003192:	f7fd fc4b 	bl	8000a2c <__aeabi_dcmplt>
 8003196:	b110      	cbz	r0, 800319e <_printf_float+0x92>
 8003198:	232d      	movs	r3, #45	; 0x2d
 800319a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800319e:	4b98      	ldr	r3, [pc, #608]	; (8003400 <_printf_float+0x2f4>)
 80031a0:	4a98      	ldr	r2, [pc, #608]	; (8003404 <_printf_float+0x2f8>)
 80031a2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80031a6:	bf8c      	ite	hi
 80031a8:	4690      	movhi	r8, r2
 80031aa:	4698      	movls	r8, r3
 80031ac:	2303      	movs	r3, #3
 80031ae:	f02b 0204 	bic.w	r2, fp, #4
 80031b2:	6123      	str	r3, [r4, #16]
 80031b4:	6022      	str	r2, [r4, #0]
 80031b6:	f04f 0900 	mov.w	r9, #0
 80031ba:	9700      	str	r7, [sp, #0]
 80031bc:	4633      	mov	r3, r6
 80031be:	aa0b      	add	r2, sp, #44	; 0x2c
 80031c0:	4621      	mov	r1, r4
 80031c2:	4628      	mov	r0, r5
 80031c4:	f000 f9e2 	bl	800358c <_printf_common>
 80031c8:	3001      	adds	r0, #1
 80031ca:	f040 8093 	bne.w	80032f4 <_printf_float+0x1e8>
 80031ce:	f04f 30ff 	mov.w	r0, #4294967295
 80031d2:	b00d      	add	sp, #52	; 0x34
 80031d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80031d8:	6861      	ldr	r1, [r4, #4]
 80031da:	1c4b      	adds	r3, r1, #1
 80031dc:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80031e0:	d13f      	bne.n	8003262 <_printf_float+0x156>
 80031e2:	2306      	movs	r3, #6
 80031e4:	6063      	str	r3, [r4, #4]
 80031e6:	2300      	movs	r3, #0
 80031e8:	9303      	str	r3, [sp, #12]
 80031ea:	ab0a      	add	r3, sp, #40	; 0x28
 80031ec:	9302      	str	r3, [sp, #8]
 80031ee:	ab09      	add	r3, sp, #36	; 0x24
 80031f0:	9300      	str	r3, [sp, #0]
 80031f2:	ec49 8b10 	vmov	d0, r8, r9
 80031f6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80031fa:	6022      	str	r2, [r4, #0]
 80031fc:	f8cd a004 	str.w	sl, [sp, #4]
 8003200:	6861      	ldr	r1, [r4, #4]
 8003202:	4628      	mov	r0, r5
 8003204:	f7ff feec 	bl	8002fe0 <__cvt>
 8003208:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800320c:	2b47      	cmp	r3, #71	; 0x47
 800320e:	4680      	mov	r8, r0
 8003210:	d109      	bne.n	8003226 <_printf_float+0x11a>
 8003212:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003214:	1cd8      	adds	r0, r3, #3
 8003216:	db02      	blt.n	800321e <_printf_float+0x112>
 8003218:	6862      	ldr	r2, [r4, #4]
 800321a:	4293      	cmp	r3, r2
 800321c:	dd57      	ble.n	80032ce <_printf_float+0x1c2>
 800321e:	f1aa 0a02 	sub.w	sl, sl, #2
 8003222:	fa5f fa8a 	uxtb.w	sl, sl
 8003226:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800322a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800322c:	d834      	bhi.n	8003298 <_printf_float+0x18c>
 800322e:	3901      	subs	r1, #1
 8003230:	4652      	mov	r2, sl
 8003232:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003236:	9109      	str	r1, [sp, #36]	; 0x24
 8003238:	f7ff ff33 	bl	80030a2 <__exponent>
 800323c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800323e:	1883      	adds	r3, r0, r2
 8003240:	2a01      	cmp	r2, #1
 8003242:	4681      	mov	r9, r0
 8003244:	6123      	str	r3, [r4, #16]
 8003246:	dc02      	bgt.n	800324e <_printf_float+0x142>
 8003248:	6822      	ldr	r2, [r4, #0]
 800324a:	07d1      	lsls	r1, r2, #31
 800324c:	d501      	bpl.n	8003252 <_printf_float+0x146>
 800324e:	3301      	adds	r3, #1
 8003250:	6123      	str	r3, [r4, #16]
 8003252:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003256:	2b00      	cmp	r3, #0
 8003258:	d0af      	beq.n	80031ba <_printf_float+0xae>
 800325a:	232d      	movs	r3, #45	; 0x2d
 800325c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003260:	e7ab      	b.n	80031ba <_printf_float+0xae>
 8003262:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8003266:	d002      	beq.n	800326e <_printf_float+0x162>
 8003268:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800326c:	d1bb      	bne.n	80031e6 <_printf_float+0xda>
 800326e:	b189      	cbz	r1, 8003294 <_printf_float+0x188>
 8003270:	2300      	movs	r3, #0
 8003272:	9303      	str	r3, [sp, #12]
 8003274:	ab0a      	add	r3, sp, #40	; 0x28
 8003276:	9302      	str	r3, [sp, #8]
 8003278:	ab09      	add	r3, sp, #36	; 0x24
 800327a:	9300      	str	r3, [sp, #0]
 800327c:	ec49 8b10 	vmov	d0, r8, r9
 8003280:	6022      	str	r2, [r4, #0]
 8003282:	f8cd a004 	str.w	sl, [sp, #4]
 8003286:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800328a:	4628      	mov	r0, r5
 800328c:	f7ff fea8 	bl	8002fe0 <__cvt>
 8003290:	4680      	mov	r8, r0
 8003292:	e7be      	b.n	8003212 <_printf_float+0x106>
 8003294:	2301      	movs	r3, #1
 8003296:	e7a5      	b.n	80031e4 <_printf_float+0xd8>
 8003298:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800329c:	d119      	bne.n	80032d2 <_printf_float+0x1c6>
 800329e:	2900      	cmp	r1, #0
 80032a0:	6863      	ldr	r3, [r4, #4]
 80032a2:	dd0c      	ble.n	80032be <_printf_float+0x1b2>
 80032a4:	6121      	str	r1, [r4, #16]
 80032a6:	b913      	cbnz	r3, 80032ae <_printf_float+0x1a2>
 80032a8:	6822      	ldr	r2, [r4, #0]
 80032aa:	07d2      	lsls	r2, r2, #31
 80032ac:	d502      	bpl.n	80032b4 <_printf_float+0x1a8>
 80032ae:	3301      	adds	r3, #1
 80032b0:	440b      	add	r3, r1
 80032b2:	6123      	str	r3, [r4, #16]
 80032b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80032b6:	65a3      	str	r3, [r4, #88]	; 0x58
 80032b8:	f04f 0900 	mov.w	r9, #0
 80032bc:	e7c9      	b.n	8003252 <_printf_float+0x146>
 80032be:	b913      	cbnz	r3, 80032c6 <_printf_float+0x1ba>
 80032c0:	6822      	ldr	r2, [r4, #0]
 80032c2:	07d0      	lsls	r0, r2, #31
 80032c4:	d501      	bpl.n	80032ca <_printf_float+0x1be>
 80032c6:	3302      	adds	r3, #2
 80032c8:	e7f3      	b.n	80032b2 <_printf_float+0x1a6>
 80032ca:	2301      	movs	r3, #1
 80032cc:	e7f1      	b.n	80032b2 <_printf_float+0x1a6>
 80032ce:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80032d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80032d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80032d6:	4293      	cmp	r3, r2
 80032d8:	db05      	blt.n	80032e6 <_printf_float+0x1da>
 80032da:	6822      	ldr	r2, [r4, #0]
 80032dc:	6123      	str	r3, [r4, #16]
 80032de:	07d1      	lsls	r1, r2, #31
 80032e0:	d5e8      	bpl.n	80032b4 <_printf_float+0x1a8>
 80032e2:	3301      	adds	r3, #1
 80032e4:	e7e5      	b.n	80032b2 <_printf_float+0x1a6>
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	bfd4      	ite	le
 80032ea:	f1c3 0302 	rsble	r3, r3, #2
 80032ee:	2301      	movgt	r3, #1
 80032f0:	4413      	add	r3, r2
 80032f2:	e7de      	b.n	80032b2 <_printf_float+0x1a6>
 80032f4:	6823      	ldr	r3, [r4, #0]
 80032f6:	055a      	lsls	r2, r3, #21
 80032f8:	d407      	bmi.n	800330a <_printf_float+0x1fe>
 80032fa:	6923      	ldr	r3, [r4, #16]
 80032fc:	4642      	mov	r2, r8
 80032fe:	4631      	mov	r1, r6
 8003300:	4628      	mov	r0, r5
 8003302:	47b8      	blx	r7
 8003304:	3001      	adds	r0, #1
 8003306:	d12b      	bne.n	8003360 <_printf_float+0x254>
 8003308:	e761      	b.n	80031ce <_printf_float+0xc2>
 800330a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800330e:	f240 80e2 	bls.w	80034d6 <_printf_float+0x3ca>
 8003312:	2200      	movs	r2, #0
 8003314:	2300      	movs	r3, #0
 8003316:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800331a:	f7fd fb7d 	bl	8000a18 <__aeabi_dcmpeq>
 800331e:	2800      	cmp	r0, #0
 8003320:	d03c      	beq.n	800339c <_printf_float+0x290>
 8003322:	2301      	movs	r3, #1
 8003324:	4a38      	ldr	r2, [pc, #224]	; (8003408 <_printf_float+0x2fc>)
 8003326:	4631      	mov	r1, r6
 8003328:	4628      	mov	r0, r5
 800332a:	47b8      	blx	r7
 800332c:	3001      	adds	r0, #1
 800332e:	f43f af4e 	beq.w	80031ce <_printf_float+0xc2>
 8003332:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003334:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003336:	429a      	cmp	r2, r3
 8003338:	db02      	blt.n	8003340 <_printf_float+0x234>
 800333a:	6823      	ldr	r3, [r4, #0]
 800333c:	07d8      	lsls	r0, r3, #31
 800333e:	d50f      	bpl.n	8003360 <_printf_float+0x254>
 8003340:	9b05      	ldr	r3, [sp, #20]
 8003342:	9a04      	ldr	r2, [sp, #16]
 8003344:	4631      	mov	r1, r6
 8003346:	4628      	mov	r0, r5
 8003348:	47b8      	blx	r7
 800334a:	3001      	adds	r0, #1
 800334c:	f43f af3f 	beq.w	80031ce <_printf_float+0xc2>
 8003350:	f04f 0800 	mov.w	r8, #0
 8003354:	f104 091a 	add.w	r9, r4, #26
 8003358:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800335a:	3b01      	subs	r3, #1
 800335c:	4598      	cmp	r8, r3
 800335e:	db12      	blt.n	8003386 <_printf_float+0x27a>
 8003360:	6823      	ldr	r3, [r4, #0]
 8003362:	079b      	lsls	r3, r3, #30
 8003364:	d509      	bpl.n	800337a <_printf_float+0x26e>
 8003366:	f04f 0800 	mov.w	r8, #0
 800336a:	f104 0919 	add.w	r9, r4, #25
 800336e:	68e3      	ldr	r3, [r4, #12]
 8003370:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003372:	1a9b      	subs	r3, r3, r2
 8003374:	4598      	cmp	r8, r3
 8003376:	f2c0 80ee 	blt.w	8003556 <_printf_float+0x44a>
 800337a:	68e0      	ldr	r0, [r4, #12]
 800337c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800337e:	4298      	cmp	r0, r3
 8003380:	bfb8      	it	lt
 8003382:	4618      	movlt	r0, r3
 8003384:	e725      	b.n	80031d2 <_printf_float+0xc6>
 8003386:	2301      	movs	r3, #1
 8003388:	464a      	mov	r2, r9
 800338a:	4631      	mov	r1, r6
 800338c:	4628      	mov	r0, r5
 800338e:	47b8      	blx	r7
 8003390:	3001      	adds	r0, #1
 8003392:	f43f af1c 	beq.w	80031ce <_printf_float+0xc2>
 8003396:	f108 0801 	add.w	r8, r8, #1
 800339a:	e7dd      	b.n	8003358 <_printf_float+0x24c>
 800339c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800339e:	2b00      	cmp	r3, #0
 80033a0:	dc34      	bgt.n	800340c <_printf_float+0x300>
 80033a2:	2301      	movs	r3, #1
 80033a4:	4a18      	ldr	r2, [pc, #96]	; (8003408 <_printf_float+0x2fc>)
 80033a6:	4631      	mov	r1, r6
 80033a8:	4628      	mov	r0, r5
 80033aa:	47b8      	blx	r7
 80033ac:	3001      	adds	r0, #1
 80033ae:	f43f af0e 	beq.w	80031ce <_printf_float+0xc2>
 80033b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80033b4:	b923      	cbnz	r3, 80033c0 <_printf_float+0x2b4>
 80033b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80033b8:	b913      	cbnz	r3, 80033c0 <_printf_float+0x2b4>
 80033ba:	6823      	ldr	r3, [r4, #0]
 80033bc:	07d9      	lsls	r1, r3, #31
 80033be:	d5cf      	bpl.n	8003360 <_printf_float+0x254>
 80033c0:	9b05      	ldr	r3, [sp, #20]
 80033c2:	9a04      	ldr	r2, [sp, #16]
 80033c4:	4631      	mov	r1, r6
 80033c6:	4628      	mov	r0, r5
 80033c8:	47b8      	blx	r7
 80033ca:	3001      	adds	r0, #1
 80033cc:	f43f aeff 	beq.w	80031ce <_printf_float+0xc2>
 80033d0:	f04f 0900 	mov.w	r9, #0
 80033d4:	f104 0a1a 	add.w	sl, r4, #26
 80033d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80033da:	425b      	negs	r3, r3
 80033dc:	4599      	cmp	r9, r3
 80033de:	db01      	blt.n	80033e4 <_printf_float+0x2d8>
 80033e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80033e2:	e78b      	b.n	80032fc <_printf_float+0x1f0>
 80033e4:	2301      	movs	r3, #1
 80033e6:	4652      	mov	r2, sl
 80033e8:	4631      	mov	r1, r6
 80033ea:	4628      	mov	r0, r5
 80033ec:	47b8      	blx	r7
 80033ee:	3001      	adds	r0, #1
 80033f0:	f43f aeed 	beq.w	80031ce <_printf_float+0xc2>
 80033f4:	f109 0901 	add.w	r9, r9, #1
 80033f8:	e7ee      	b.n	80033d8 <_printf_float+0x2cc>
 80033fa:	bf00      	nop
 80033fc:	7fefffff 	.word	0x7fefffff
 8003400:	080052b0 	.word	0x080052b0
 8003404:	080052b4 	.word	0x080052b4
 8003408:	080052c0 	.word	0x080052c0
 800340c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800340e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003410:	429a      	cmp	r2, r3
 8003412:	bfa8      	it	ge
 8003414:	461a      	movge	r2, r3
 8003416:	2a00      	cmp	r2, #0
 8003418:	4691      	mov	r9, r2
 800341a:	dc38      	bgt.n	800348e <_printf_float+0x382>
 800341c:	f104 031a 	add.w	r3, r4, #26
 8003420:	f04f 0b00 	mov.w	fp, #0
 8003424:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003428:	9306      	str	r3, [sp, #24]
 800342a:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800342e:	ebaa 0309 	sub.w	r3, sl, r9
 8003432:	459b      	cmp	fp, r3
 8003434:	db33      	blt.n	800349e <_printf_float+0x392>
 8003436:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003438:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800343a:	429a      	cmp	r2, r3
 800343c:	db3a      	blt.n	80034b4 <_printf_float+0x3a8>
 800343e:	6823      	ldr	r3, [r4, #0]
 8003440:	07da      	lsls	r2, r3, #31
 8003442:	d437      	bmi.n	80034b4 <_printf_float+0x3a8>
 8003444:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003446:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003448:	eba3 020a 	sub.w	r2, r3, sl
 800344c:	eba3 0901 	sub.w	r9, r3, r1
 8003450:	4591      	cmp	r9, r2
 8003452:	bfa8      	it	ge
 8003454:	4691      	movge	r9, r2
 8003456:	f1b9 0f00 	cmp.w	r9, #0
 800345a:	dc33      	bgt.n	80034c4 <_printf_float+0x3b8>
 800345c:	f04f 0800 	mov.w	r8, #0
 8003460:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003464:	f104 0a1a 	add.w	sl, r4, #26
 8003468:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800346a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800346c:	1a9b      	subs	r3, r3, r2
 800346e:	eba3 0309 	sub.w	r3, r3, r9
 8003472:	4598      	cmp	r8, r3
 8003474:	f6bf af74 	bge.w	8003360 <_printf_float+0x254>
 8003478:	2301      	movs	r3, #1
 800347a:	4652      	mov	r2, sl
 800347c:	4631      	mov	r1, r6
 800347e:	4628      	mov	r0, r5
 8003480:	47b8      	blx	r7
 8003482:	3001      	adds	r0, #1
 8003484:	f43f aea3 	beq.w	80031ce <_printf_float+0xc2>
 8003488:	f108 0801 	add.w	r8, r8, #1
 800348c:	e7ec      	b.n	8003468 <_printf_float+0x35c>
 800348e:	4613      	mov	r3, r2
 8003490:	4631      	mov	r1, r6
 8003492:	4642      	mov	r2, r8
 8003494:	4628      	mov	r0, r5
 8003496:	47b8      	blx	r7
 8003498:	3001      	adds	r0, #1
 800349a:	d1bf      	bne.n	800341c <_printf_float+0x310>
 800349c:	e697      	b.n	80031ce <_printf_float+0xc2>
 800349e:	2301      	movs	r3, #1
 80034a0:	9a06      	ldr	r2, [sp, #24]
 80034a2:	4631      	mov	r1, r6
 80034a4:	4628      	mov	r0, r5
 80034a6:	47b8      	blx	r7
 80034a8:	3001      	adds	r0, #1
 80034aa:	f43f ae90 	beq.w	80031ce <_printf_float+0xc2>
 80034ae:	f10b 0b01 	add.w	fp, fp, #1
 80034b2:	e7ba      	b.n	800342a <_printf_float+0x31e>
 80034b4:	9b05      	ldr	r3, [sp, #20]
 80034b6:	9a04      	ldr	r2, [sp, #16]
 80034b8:	4631      	mov	r1, r6
 80034ba:	4628      	mov	r0, r5
 80034bc:	47b8      	blx	r7
 80034be:	3001      	adds	r0, #1
 80034c0:	d1c0      	bne.n	8003444 <_printf_float+0x338>
 80034c2:	e684      	b.n	80031ce <_printf_float+0xc2>
 80034c4:	464b      	mov	r3, r9
 80034c6:	eb08 020a 	add.w	r2, r8, sl
 80034ca:	4631      	mov	r1, r6
 80034cc:	4628      	mov	r0, r5
 80034ce:	47b8      	blx	r7
 80034d0:	3001      	adds	r0, #1
 80034d2:	d1c3      	bne.n	800345c <_printf_float+0x350>
 80034d4:	e67b      	b.n	80031ce <_printf_float+0xc2>
 80034d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80034d8:	2a01      	cmp	r2, #1
 80034da:	dc01      	bgt.n	80034e0 <_printf_float+0x3d4>
 80034dc:	07db      	lsls	r3, r3, #31
 80034de:	d537      	bpl.n	8003550 <_printf_float+0x444>
 80034e0:	2301      	movs	r3, #1
 80034e2:	4642      	mov	r2, r8
 80034e4:	4631      	mov	r1, r6
 80034e6:	4628      	mov	r0, r5
 80034e8:	47b8      	blx	r7
 80034ea:	3001      	adds	r0, #1
 80034ec:	f43f ae6f 	beq.w	80031ce <_printf_float+0xc2>
 80034f0:	9b05      	ldr	r3, [sp, #20]
 80034f2:	9a04      	ldr	r2, [sp, #16]
 80034f4:	4631      	mov	r1, r6
 80034f6:	4628      	mov	r0, r5
 80034f8:	47b8      	blx	r7
 80034fa:	3001      	adds	r0, #1
 80034fc:	f43f ae67 	beq.w	80031ce <_printf_float+0xc2>
 8003500:	2200      	movs	r2, #0
 8003502:	2300      	movs	r3, #0
 8003504:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003508:	f7fd fa86 	bl	8000a18 <__aeabi_dcmpeq>
 800350c:	b158      	cbz	r0, 8003526 <_printf_float+0x41a>
 800350e:	f04f 0800 	mov.w	r8, #0
 8003512:	f104 0a1a 	add.w	sl, r4, #26
 8003516:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003518:	3b01      	subs	r3, #1
 800351a:	4598      	cmp	r8, r3
 800351c:	db0d      	blt.n	800353a <_printf_float+0x42e>
 800351e:	464b      	mov	r3, r9
 8003520:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003524:	e6eb      	b.n	80032fe <_printf_float+0x1f2>
 8003526:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003528:	f108 0201 	add.w	r2, r8, #1
 800352c:	3b01      	subs	r3, #1
 800352e:	4631      	mov	r1, r6
 8003530:	4628      	mov	r0, r5
 8003532:	47b8      	blx	r7
 8003534:	3001      	adds	r0, #1
 8003536:	d1f2      	bne.n	800351e <_printf_float+0x412>
 8003538:	e649      	b.n	80031ce <_printf_float+0xc2>
 800353a:	2301      	movs	r3, #1
 800353c:	4652      	mov	r2, sl
 800353e:	4631      	mov	r1, r6
 8003540:	4628      	mov	r0, r5
 8003542:	47b8      	blx	r7
 8003544:	3001      	adds	r0, #1
 8003546:	f43f ae42 	beq.w	80031ce <_printf_float+0xc2>
 800354a:	f108 0801 	add.w	r8, r8, #1
 800354e:	e7e2      	b.n	8003516 <_printf_float+0x40a>
 8003550:	2301      	movs	r3, #1
 8003552:	4642      	mov	r2, r8
 8003554:	e7eb      	b.n	800352e <_printf_float+0x422>
 8003556:	2301      	movs	r3, #1
 8003558:	464a      	mov	r2, r9
 800355a:	4631      	mov	r1, r6
 800355c:	4628      	mov	r0, r5
 800355e:	47b8      	blx	r7
 8003560:	3001      	adds	r0, #1
 8003562:	f43f ae34 	beq.w	80031ce <_printf_float+0xc2>
 8003566:	f108 0801 	add.w	r8, r8, #1
 800356a:	e700      	b.n	800336e <_printf_float+0x262>
 800356c:	4642      	mov	r2, r8
 800356e:	464b      	mov	r3, r9
 8003570:	4640      	mov	r0, r8
 8003572:	4649      	mov	r1, r9
 8003574:	f7fd fa82 	bl	8000a7c <__aeabi_dcmpun>
 8003578:	2800      	cmp	r0, #0
 800357a:	f43f ae2d 	beq.w	80031d8 <_printf_float+0xcc>
 800357e:	4b01      	ldr	r3, [pc, #4]	; (8003584 <_printf_float+0x478>)
 8003580:	4a01      	ldr	r2, [pc, #4]	; (8003588 <_printf_float+0x47c>)
 8003582:	e60e      	b.n	80031a2 <_printf_float+0x96>
 8003584:	080052b8 	.word	0x080052b8
 8003588:	080052bc 	.word	0x080052bc

0800358c <_printf_common>:
 800358c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003590:	4691      	mov	r9, r2
 8003592:	461f      	mov	r7, r3
 8003594:	688a      	ldr	r2, [r1, #8]
 8003596:	690b      	ldr	r3, [r1, #16]
 8003598:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800359c:	4293      	cmp	r3, r2
 800359e:	bfb8      	it	lt
 80035a0:	4613      	movlt	r3, r2
 80035a2:	f8c9 3000 	str.w	r3, [r9]
 80035a6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80035aa:	4606      	mov	r6, r0
 80035ac:	460c      	mov	r4, r1
 80035ae:	b112      	cbz	r2, 80035b6 <_printf_common+0x2a>
 80035b0:	3301      	adds	r3, #1
 80035b2:	f8c9 3000 	str.w	r3, [r9]
 80035b6:	6823      	ldr	r3, [r4, #0]
 80035b8:	0699      	lsls	r1, r3, #26
 80035ba:	bf42      	ittt	mi
 80035bc:	f8d9 3000 	ldrmi.w	r3, [r9]
 80035c0:	3302      	addmi	r3, #2
 80035c2:	f8c9 3000 	strmi.w	r3, [r9]
 80035c6:	6825      	ldr	r5, [r4, #0]
 80035c8:	f015 0506 	ands.w	r5, r5, #6
 80035cc:	d107      	bne.n	80035de <_printf_common+0x52>
 80035ce:	f104 0a19 	add.w	sl, r4, #25
 80035d2:	68e3      	ldr	r3, [r4, #12]
 80035d4:	f8d9 2000 	ldr.w	r2, [r9]
 80035d8:	1a9b      	subs	r3, r3, r2
 80035da:	429d      	cmp	r5, r3
 80035dc:	db29      	blt.n	8003632 <_printf_common+0xa6>
 80035de:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80035e2:	6822      	ldr	r2, [r4, #0]
 80035e4:	3300      	adds	r3, #0
 80035e6:	bf18      	it	ne
 80035e8:	2301      	movne	r3, #1
 80035ea:	0692      	lsls	r2, r2, #26
 80035ec:	d42e      	bmi.n	800364c <_printf_common+0xc0>
 80035ee:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80035f2:	4639      	mov	r1, r7
 80035f4:	4630      	mov	r0, r6
 80035f6:	47c0      	blx	r8
 80035f8:	3001      	adds	r0, #1
 80035fa:	d021      	beq.n	8003640 <_printf_common+0xb4>
 80035fc:	6823      	ldr	r3, [r4, #0]
 80035fe:	68e5      	ldr	r5, [r4, #12]
 8003600:	f8d9 2000 	ldr.w	r2, [r9]
 8003604:	f003 0306 	and.w	r3, r3, #6
 8003608:	2b04      	cmp	r3, #4
 800360a:	bf08      	it	eq
 800360c:	1aad      	subeq	r5, r5, r2
 800360e:	68a3      	ldr	r3, [r4, #8]
 8003610:	6922      	ldr	r2, [r4, #16]
 8003612:	bf0c      	ite	eq
 8003614:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003618:	2500      	movne	r5, #0
 800361a:	4293      	cmp	r3, r2
 800361c:	bfc4      	itt	gt
 800361e:	1a9b      	subgt	r3, r3, r2
 8003620:	18ed      	addgt	r5, r5, r3
 8003622:	f04f 0900 	mov.w	r9, #0
 8003626:	341a      	adds	r4, #26
 8003628:	454d      	cmp	r5, r9
 800362a:	d11b      	bne.n	8003664 <_printf_common+0xd8>
 800362c:	2000      	movs	r0, #0
 800362e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003632:	2301      	movs	r3, #1
 8003634:	4652      	mov	r2, sl
 8003636:	4639      	mov	r1, r7
 8003638:	4630      	mov	r0, r6
 800363a:	47c0      	blx	r8
 800363c:	3001      	adds	r0, #1
 800363e:	d103      	bne.n	8003648 <_printf_common+0xbc>
 8003640:	f04f 30ff 	mov.w	r0, #4294967295
 8003644:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003648:	3501      	adds	r5, #1
 800364a:	e7c2      	b.n	80035d2 <_printf_common+0x46>
 800364c:	18e1      	adds	r1, r4, r3
 800364e:	1c5a      	adds	r2, r3, #1
 8003650:	2030      	movs	r0, #48	; 0x30
 8003652:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003656:	4422      	add	r2, r4
 8003658:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800365c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003660:	3302      	adds	r3, #2
 8003662:	e7c4      	b.n	80035ee <_printf_common+0x62>
 8003664:	2301      	movs	r3, #1
 8003666:	4622      	mov	r2, r4
 8003668:	4639      	mov	r1, r7
 800366a:	4630      	mov	r0, r6
 800366c:	47c0      	blx	r8
 800366e:	3001      	adds	r0, #1
 8003670:	d0e6      	beq.n	8003640 <_printf_common+0xb4>
 8003672:	f109 0901 	add.w	r9, r9, #1
 8003676:	e7d7      	b.n	8003628 <_printf_common+0x9c>

08003678 <_puts_r>:
 8003678:	b570      	push	{r4, r5, r6, lr}
 800367a:	460e      	mov	r6, r1
 800367c:	4605      	mov	r5, r0
 800367e:	b118      	cbz	r0, 8003688 <_puts_r+0x10>
 8003680:	6983      	ldr	r3, [r0, #24]
 8003682:	b90b      	cbnz	r3, 8003688 <_puts_r+0x10>
 8003684:	f001 f868 	bl	8004758 <__sinit>
 8003688:	69ab      	ldr	r3, [r5, #24]
 800368a:	68ac      	ldr	r4, [r5, #8]
 800368c:	b913      	cbnz	r3, 8003694 <_puts_r+0x1c>
 800368e:	4628      	mov	r0, r5
 8003690:	f001 f862 	bl	8004758 <__sinit>
 8003694:	4b23      	ldr	r3, [pc, #140]	; (8003724 <_puts_r+0xac>)
 8003696:	429c      	cmp	r4, r3
 8003698:	d117      	bne.n	80036ca <_puts_r+0x52>
 800369a:	686c      	ldr	r4, [r5, #4]
 800369c:	89a3      	ldrh	r3, [r4, #12]
 800369e:	071b      	lsls	r3, r3, #28
 80036a0:	d51d      	bpl.n	80036de <_puts_r+0x66>
 80036a2:	6923      	ldr	r3, [r4, #16]
 80036a4:	b1db      	cbz	r3, 80036de <_puts_r+0x66>
 80036a6:	3e01      	subs	r6, #1
 80036a8:	68a3      	ldr	r3, [r4, #8]
 80036aa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80036ae:	3b01      	subs	r3, #1
 80036b0:	60a3      	str	r3, [r4, #8]
 80036b2:	b9e9      	cbnz	r1, 80036f0 <_puts_r+0x78>
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	da2e      	bge.n	8003716 <_puts_r+0x9e>
 80036b8:	4622      	mov	r2, r4
 80036ba:	210a      	movs	r1, #10
 80036bc:	4628      	mov	r0, r5
 80036be:	f000 f83f 	bl	8003740 <__swbuf_r>
 80036c2:	3001      	adds	r0, #1
 80036c4:	d011      	beq.n	80036ea <_puts_r+0x72>
 80036c6:	200a      	movs	r0, #10
 80036c8:	bd70      	pop	{r4, r5, r6, pc}
 80036ca:	4b17      	ldr	r3, [pc, #92]	; (8003728 <_puts_r+0xb0>)
 80036cc:	429c      	cmp	r4, r3
 80036ce:	d101      	bne.n	80036d4 <_puts_r+0x5c>
 80036d0:	68ac      	ldr	r4, [r5, #8]
 80036d2:	e7e3      	b.n	800369c <_puts_r+0x24>
 80036d4:	4b15      	ldr	r3, [pc, #84]	; (800372c <_puts_r+0xb4>)
 80036d6:	429c      	cmp	r4, r3
 80036d8:	bf08      	it	eq
 80036da:	68ec      	ldreq	r4, [r5, #12]
 80036dc:	e7de      	b.n	800369c <_puts_r+0x24>
 80036de:	4621      	mov	r1, r4
 80036e0:	4628      	mov	r0, r5
 80036e2:	f000 f87f 	bl	80037e4 <__swsetup_r>
 80036e6:	2800      	cmp	r0, #0
 80036e8:	d0dd      	beq.n	80036a6 <_puts_r+0x2e>
 80036ea:	f04f 30ff 	mov.w	r0, #4294967295
 80036ee:	bd70      	pop	{r4, r5, r6, pc}
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	da04      	bge.n	80036fe <_puts_r+0x86>
 80036f4:	69a2      	ldr	r2, [r4, #24]
 80036f6:	4293      	cmp	r3, r2
 80036f8:	db06      	blt.n	8003708 <_puts_r+0x90>
 80036fa:	290a      	cmp	r1, #10
 80036fc:	d004      	beq.n	8003708 <_puts_r+0x90>
 80036fe:	6823      	ldr	r3, [r4, #0]
 8003700:	1c5a      	adds	r2, r3, #1
 8003702:	6022      	str	r2, [r4, #0]
 8003704:	7019      	strb	r1, [r3, #0]
 8003706:	e7cf      	b.n	80036a8 <_puts_r+0x30>
 8003708:	4622      	mov	r2, r4
 800370a:	4628      	mov	r0, r5
 800370c:	f000 f818 	bl	8003740 <__swbuf_r>
 8003710:	3001      	adds	r0, #1
 8003712:	d1c9      	bne.n	80036a8 <_puts_r+0x30>
 8003714:	e7e9      	b.n	80036ea <_puts_r+0x72>
 8003716:	6823      	ldr	r3, [r4, #0]
 8003718:	200a      	movs	r0, #10
 800371a:	1c5a      	adds	r2, r3, #1
 800371c:	6022      	str	r2, [r4, #0]
 800371e:	7018      	strb	r0, [r3, #0]
 8003720:	bd70      	pop	{r4, r5, r6, pc}
 8003722:	bf00      	nop
 8003724:	080052f0 	.word	0x080052f0
 8003728:	08005310 	.word	0x08005310
 800372c:	080052d0 	.word	0x080052d0

08003730 <puts>:
 8003730:	4b02      	ldr	r3, [pc, #8]	; (800373c <puts+0xc>)
 8003732:	4601      	mov	r1, r0
 8003734:	6818      	ldr	r0, [r3, #0]
 8003736:	f7ff bf9f 	b.w	8003678 <_puts_r>
 800373a:	bf00      	nop
 800373c:	20000010 	.word	0x20000010

08003740 <__swbuf_r>:
 8003740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003742:	460e      	mov	r6, r1
 8003744:	4614      	mov	r4, r2
 8003746:	4605      	mov	r5, r0
 8003748:	b118      	cbz	r0, 8003752 <__swbuf_r+0x12>
 800374a:	6983      	ldr	r3, [r0, #24]
 800374c:	b90b      	cbnz	r3, 8003752 <__swbuf_r+0x12>
 800374e:	f001 f803 	bl	8004758 <__sinit>
 8003752:	4b21      	ldr	r3, [pc, #132]	; (80037d8 <__swbuf_r+0x98>)
 8003754:	429c      	cmp	r4, r3
 8003756:	d12a      	bne.n	80037ae <__swbuf_r+0x6e>
 8003758:	686c      	ldr	r4, [r5, #4]
 800375a:	69a3      	ldr	r3, [r4, #24]
 800375c:	60a3      	str	r3, [r4, #8]
 800375e:	89a3      	ldrh	r3, [r4, #12]
 8003760:	071a      	lsls	r2, r3, #28
 8003762:	d52e      	bpl.n	80037c2 <__swbuf_r+0x82>
 8003764:	6923      	ldr	r3, [r4, #16]
 8003766:	b363      	cbz	r3, 80037c2 <__swbuf_r+0x82>
 8003768:	6923      	ldr	r3, [r4, #16]
 800376a:	6820      	ldr	r0, [r4, #0]
 800376c:	1ac0      	subs	r0, r0, r3
 800376e:	6963      	ldr	r3, [r4, #20]
 8003770:	b2f6      	uxtb	r6, r6
 8003772:	4298      	cmp	r0, r3
 8003774:	4637      	mov	r7, r6
 8003776:	db04      	blt.n	8003782 <__swbuf_r+0x42>
 8003778:	4621      	mov	r1, r4
 800377a:	4628      	mov	r0, r5
 800377c:	f000 ff82 	bl	8004684 <_fflush_r>
 8003780:	bb28      	cbnz	r0, 80037ce <__swbuf_r+0x8e>
 8003782:	68a3      	ldr	r3, [r4, #8]
 8003784:	3b01      	subs	r3, #1
 8003786:	60a3      	str	r3, [r4, #8]
 8003788:	6823      	ldr	r3, [r4, #0]
 800378a:	1c5a      	adds	r2, r3, #1
 800378c:	6022      	str	r2, [r4, #0]
 800378e:	701e      	strb	r6, [r3, #0]
 8003790:	6963      	ldr	r3, [r4, #20]
 8003792:	3001      	adds	r0, #1
 8003794:	4298      	cmp	r0, r3
 8003796:	d004      	beq.n	80037a2 <__swbuf_r+0x62>
 8003798:	89a3      	ldrh	r3, [r4, #12]
 800379a:	07db      	lsls	r3, r3, #31
 800379c:	d519      	bpl.n	80037d2 <__swbuf_r+0x92>
 800379e:	2e0a      	cmp	r6, #10
 80037a0:	d117      	bne.n	80037d2 <__swbuf_r+0x92>
 80037a2:	4621      	mov	r1, r4
 80037a4:	4628      	mov	r0, r5
 80037a6:	f000 ff6d 	bl	8004684 <_fflush_r>
 80037aa:	b190      	cbz	r0, 80037d2 <__swbuf_r+0x92>
 80037ac:	e00f      	b.n	80037ce <__swbuf_r+0x8e>
 80037ae:	4b0b      	ldr	r3, [pc, #44]	; (80037dc <__swbuf_r+0x9c>)
 80037b0:	429c      	cmp	r4, r3
 80037b2:	d101      	bne.n	80037b8 <__swbuf_r+0x78>
 80037b4:	68ac      	ldr	r4, [r5, #8]
 80037b6:	e7d0      	b.n	800375a <__swbuf_r+0x1a>
 80037b8:	4b09      	ldr	r3, [pc, #36]	; (80037e0 <__swbuf_r+0xa0>)
 80037ba:	429c      	cmp	r4, r3
 80037bc:	bf08      	it	eq
 80037be:	68ec      	ldreq	r4, [r5, #12]
 80037c0:	e7cb      	b.n	800375a <__swbuf_r+0x1a>
 80037c2:	4621      	mov	r1, r4
 80037c4:	4628      	mov	r0, r5
 80037c6:	f000 f80d 	bl	80037e4 <__swsetup_r>
 80037ca:	2800      	cmp	r0, #0
 80037cc:	d0cc      	beq.n	8003768 <__swbuf_r+0x28>
 80037ce:	f04f 37ff 	mov.w	r7, #4294967295
 80037d2:	4638      	mov	r0, r7
 80037d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80037d6:	bf00      	nop
 80037d8:	080052f0 	.word	0x080052f0
 80037dc:	08005310 	.word	0x08005310
 80037e0:	080052d0 	.word	0x080052d0

080037e4 <__swsetup_r>:
 80037e4:	4b32      	ldr	r3, [pc, #200]	; (80038b0 <__swsetup_r+0xcc>)
 80037e6:	b570      	push	{r4, r5, r6, lr}
 80037e8:	681d      	ldr	r5, [r3, #0]
 80037ea:	4606      	mov	r6, r0
 80037ec:	460c      	mov	r4, r1
 80037ee:	b125      	cbz	r5, 80037fa <__swsetup_r+0x16>
 80037f0:	69ab      	ldr	r3, [r5, #24]
 80037f2:	b913      	cbnz	r3, 80037fa <__swsetup_r+0x16>
 80037f4:	4628      	mov	r0, r5
 80037f6:	f000 ffaf 	bl	8004758 <__sinit>
 80037fa:	4b2e      	ldr	r3, [pc, #184]	; (80038b4 <__swsetup_r+0xd0>)
 80037fc:	429c      	cmp	r4, r3
 80037fe:	d10f      	bne.n	8003820 <__swsetup_r+0x3c>
 8003800:	686c      	ldr	r4, [r5, #4]
 8003802:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003806:	b29a      	uxth	r2, r3
 8003808:	0715      	lsls	r5, r2, #28
 800380a:	d42c      	bmi.n	8003866 <__swsetup_r+0x82>
 800380c:	06d0      	lsls	r0, r2, #27
 800380e:	d411      	bmi.n	8003834 <__swsetup_r+0x50>
 8003810:	2209      	movs	r2, #9
 8003812:	6032      	str	r2, [r6, #0]
 8003814:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003818:	81a3      	strh	r3, [r4, #12]
 800381a:	f04f 30ff 	mov.w	r0, #4294967295
 800381e:	bd70      	pop	{r4, r5, r6, pc}
 8003820:	4b25      	ldr	r3, [pc, #148]	; (80038b8 <__swsetup_r+0xd4>)
 8003822:	429c      	cmp	r4, r3
 8003824:	d101      	bne.n	800382a <__swsetup_r+0x46>
 8003826:	68ac      	ldr	r4, [r5, #8]
 8003828:	e7eb      	b.n	8003802 <__swsetup_r+0x1e>
 800382a:	4b24      	ldr	r3, [pc, #144]	; (80038bc <__swsetup_r+0xd8>)
 800382c:	429c      	cmp	r4, r3
 800382e:	bf08      	it	eq
 8003830:	68ec      	ldreq	r4, [r5, #12]
 8003832:	e7e6      	b.n	8003802 <__swsetup_r+0x1e>
 8003834:	0751      	lsls	r1, r2, #29
 8003836:	d512      	bpl.n	800385e <__swsetup_r+0x7a>
 8003838:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800383a:	b141      	cbz	r1, 800384e <__swsetup_r+0x6a>
 800383c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003840:	4299      	cmp	r1, r3
 8003842:	d002      	beq.n	800384a <__swsetup_r+0x66>
 8003844:	4630      	mov	r0, r6
 8003846:	f001 fb75 	bl	8004f34 <_free_r>
 800384a:	2300      	movs	r3, #0
 800384c:	6363      	str	r3, [r4, #52]	; 0x34
 800384e:	89a3      	ldrh	r3, [r4, #12]
 8003850:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003854:	81a3      	strh	r3, [r4, #12]
 8003856:	2300      	movs	r3, #0
 8003858:	6063      	str	r3, [r4, #4]
 800385a:	6923      	ldr	r3, [r4, #16]
 800385c:	6023      	str	r3, [r4, #0]
 800385e:	89a3      	ldrh	r3, [r4, #12]
 8003860:	f043 0308 	orr.w	r3, r3, #8
 8003864:	81a3      	strh	r3, [r4, #12]
 8003866:	6923      	ldr	r3, [r4, #16]
 8003868:	b94b      	cbnz	r3, 800387e <__swsetup_r+0x9a>
 800386a:	89a3      	ldrh	r3, [r4, #12]
 800386c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003870:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003874:	d003      	beq.n	800387e <__swsetup_r+0x9a>
 8003876:	4621      	mov	r1, r4
 8003878:	4630      	mov	r0, r6
 800387a:	f001 f829 	bl	80048d0 <__smakebuf_r>
 800387e:	89a2      	ldrh	r2, [r4, #12]
 8003880:	f012 0301 	ands.w	r3, r2, #1
 8003884:	d00c      	beq.n	80038a0 <__swsetup_r+0xbc>
 8003886:	2300      	movs	r3, #0
 8003888:	60a3      	str	r3, [r4, #8]
 800388a:	6963      	ldr	r3, [r4, #20]
 800388c:	425b      	negs	r3, r3
 800388e:	61a3      	str	r3, [r4, #24]
 8003890:	6923      	ldr	r3, [r4, #16]
 8003892:	b953      	cbnz	r3, 80038aa <__swsetup_r+0xc6>
 8003894:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003898:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800389c:	d1ba      	bne.n	8003814 <__swsetup_r+0x30>
 800389e:	bd70      	pop	{r4, r5, r6, pc}
 80038a0:	0792      	lsls	r2, r2, #30
 80038a2:	bf58      	it	pl
 80038a4:	6963      	ldrpl	r3, [r4, #20]
 80038a6:	60a3      	str	r3, [r4, #8]
 80038a8:	e7f2      	b.n	8003890 <__swsetup_r+0xac>
 80038aa:	2000      	movs	r0, #0
 80038ac:	e7f7      	b.n	800389e <__swsetup_r+0xba>
 80038ae:	bf00      	nop
 80038b0:	20000010 	.word	0x20000010
 80038b4:	080052f0 	.word	0x080052f0
 80038b8:	08005310 	.word	0x08005310
 80038bc:	080052d0 	.word	0x080052d0

080038c0 <quorem>:
 80038c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038c4:	6903      	ldr	r3, [r0, #16]
 80038c6:	690c      	ldr	r4, [r1, #16]
 80038c8:	429c      	cmp	r4, r3
 80038ca:	4680      	mov	r8, r0
 80038cc:	f300 8082 	bgt.w	80039d4 <quorem+0x114>
 80038d0:	3c01      	subs	r4, #1
 80038d2:	f101 0714 	add.w	r7, r1, #20
 80038d6:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 80038da:	f100 0614 	add.w	r6, r0, #20
 80038de:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80038e2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80038e6:	eb06 030e 	add.w	r3, r6, lr
 80038ea:	3501      	adds	r5, #1
 80038ec:	eb07 090e 	add.w	r9, r7, lr
 80038f0:	9301      	str	r3, [sp, #4]
 80038f2:	fbb0 f5f5 	udiv	r5, r0, r5
 80038f6:	b395      	cbz	r5, 800395e <quorem+0x9e>
 80038f8:	f04f 0a00 	mov.w	sl, #0
 80038fc:	4638      	mov	r0, r7
 80038fe:	46b4      	mov	ip, r6
 8003900:	46d3      	mov	fp, sl
 8003902:	f850 2b04 	ldr.w	r2, [r0], #4
 8003906:	b293      	uxth	r3, r2
 8003908:	fb05 a303 	mla	r3, r5, r3, sl
 800390c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003910:	b29b      	uxth	r3, r3
 8003912:	ebab 0303 	sub.w	r3, fp, r3
 8003916:	0c12      	lsrs	r2, r2, #16
 8003918:	f8bc b000 	ldrh.w	fp, [ip]
 800391c:	fb05 a202 	mla	r2, r5, r2, sl
 8003920:	fa13 f38b 	uxtah	r3, r3, fp
 8003924:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8003928:	fa1f fb82 	uxth.w	fp, r2
 800392c:	f8dc 2000 	ldr.w	r2, [ip]
 8003930:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8003934:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003938:	b29b      	uxth	r3, r3
 800393a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800393e:	4581      	cmp	r9, r0
 8003940:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8003944:	f84c 3b04 	str.w	r3, [ip], #4
 8003948:	d2db      	bcs.n	8003902 <quorem+0x42>
 800394a:	f856 300e 	ldr.w	r3, [r6, lr]
 800394e:	b933      	cbnz	r3, 800395e <quorem+0x9e>
 8003950:	9b01      	ldr	r3, [sp, #4]
 8003952:	3b04      	subs	r3, #4
 8003954:	429e      	cmp	r6, r3
 8003956:	461a      	mov	r2, r3
 8003958:	d330      	bcc.n	80039bc <quorem+0xfc>
 800395a:	f8c8 4010 	str.w	r4, [r8, #16]
 800395e:	4640      	mov	r0, r8
 8003960:	f001 fa13 	bl	8004d8a <__mcmp>
 8003964:	2800      	cmp	r0, #0
 8003966:	db25      	blt.n	80039b4 <quorem+0xf4>
 8003968:	3501      	adds	r5, #1
 800396a:	4630      	mov	r0, r6
 800396c:	f04f 0e00 	mov.w	lr, #0
 8003970:	f857 2b04 	ldr.w	r2, [r7], #4
 8003974:	f8d0 c000 	ldr.w	ip, [r0]
 8003978:	b293      	uxth	r3, r2
 800397a:	ebae 0303 	sub.w	r3, lr, r3
 800397e:	0c12      	lsrs	r2, r2, #16
 8003980:	fa13 f38c 	uxtah	r3, r3, ip
 8003984:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8003988:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800398c:	b29b      	uxth	r3, r3
 800398e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003992:	45b9      	cmp	r9, r7
 8003994:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8003998:	f840 3b04 	str.w	r3, [r0], #4
 800399c:	d2e8      	bcs.n	8003970 <quorem+0xb0>
 800399e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80039a2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80039a6:	b92a      	cbnz	r2, 80039b4 <quorem+0xf4>
 80039a8:	3b04      	subs	r3, #4
 80039aa:	429e      	cmp	r6, r3
 80039ac:	461a      	mov	r2, r3
 80039ae:	d30b      	bcc.n	80039c8 <quorem+0x108>
 80039b0:	f8c8 4010 	str.w	r4, [r8, #16]
 80039b4:	4628      	mov	r0, r5
 80039b6:	b003      	add	sp, #12
 80039b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039bc:	6812      	ldr	r2, [r2, #0]
 80039be:	3b04      	subs	r3, #4
 80039c0:	2a00      	cmp	r2, #0
 80039c2:	d1ca      	bne.n	800395a <quorem+0x9a>
 80039c4:	3c01      	subs	r4, #1
 80039c6:	e7c5      	b.n	8003954 <quorem+0x94>
 80039c8:	6812      	ldr	r2, [r2, #0]
 80039ca:	3b04      	subs	r3, #4
 80039cc:	2a00      	cmp	r2, #0
 80039ce:	d1ef      	bne.n	80039b0 <quorem+0xf0>
 80039d0:	3c01      	subs	r4, #1
 80039d2:	e7ea      	b.n	80039aa <quorem+0xea>
 80039d4:	2000      	movs	r0, #0
 80039d6:	e7ee      	b.n	80039b6 <quorem+0xf6>

080039d8 <_dtoa_r>:
 80039d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039dc:	ec57 6b10 	vmov	r6, r7, d0
 80039e0:	b097      	sub	sp, #92	; 0x5c
 80039e2:	e9cd 6700 	strd	r6, r7, [sp]
 80039e6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80039e8:	9107      	str	r1, [sp, #28]
 80039ea:	4604      	mov	r4, r0
 80039ec:	920a      	str	r2, [sp, #40]	; 0x28
 80039ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80039f0:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80039f2:	b93e      	cbnz	r6, 8003a04 <_dtoa_r+0x2c>
 80039f4:	2010      	movs	r0, #16
 80039f6:	f000 ffab 	bl	8004950 <malloc>
 80039fa:	6260      	str	r0, [r4, #36]	; 0x24
 80039fc:	6046      	str	r6, [r0, #4]
 80039fe:	6086      	str	r6, [r0, #8]
 8003a00:	6006      	str	r6, [r0, #0]
 8003a02:	60c6      	str	r6, [r0, #12]
 8003a04:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003a06:	6819      	ldr	r1, [r3, #0]
 8003a08:	b151      	cbz	r1, 8003a20 <_dtoa_r+0x48>
 8003a0a:	685a      	ldr	r2, [r3, #4]
 8003a0c:	604a      	str	r2, [r1, #4]
 8003a0e:	2301      	movs	r3, #1
 8003a10:	4093      	lsls	r3, r2
 8003a12:	608b      	str	r3, [r1, #8]
 8003a14:	4620      	mov	r0, r4
 8003a16:	f000 ffe2 	bl	80049de <_Bfree>
 8003a1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	601a      	str	r2, [r3, #0]
 8003a20:	9b01      	ldr	r3, [sp, #4]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	bfbf      	itttt	lt
 8003a26:	2301      	movlt	r3, #1
 8003a28:	602b      	strlt	r3, [r5, #0]
 8003a2a:	9b01      	ldrlt	r3, [sp, #4]
 8003a2c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003a30:	bfb2      	itee	lt
 8003a32:	9301      	strlt	r3, [sp, #4]
 8003a34:	2300      	movge	r3, #0
 8003a36:	602b      	strge	r3, [r5, #0]
 8003a38:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8003a3c:	4ba8      	ldr	r3, [pc, #672]	; (8003ce0 <_dtoa_r+0x308>)
 8003a3e:	ea33 0308 	bics.w	r3, r3, r8
 8003a42:	d11b      	bne.n	8003a7c <_dtoa_r+0xa4>
 8003a44:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003a46:	f242 730f 	movw	r3, #9999	; 0x270f
 8003a4a:	6013      	str	r3, [r2, #0]
 8003a4c:	9b00      	ldr	r3, [sp, #0]
 8003a4e:	b923      	cbnz	r3, 8003a5a <_dtoa_r+0x82>
 8003a50:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8003a54:	2800      	cmp	r0, #0
 8003a56:	f000 8578 	beq.w	800454a <_dtoa_r+0xb72>
 8003a5a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003a5c:	b953      	cbnz	r3, 8003a74 <_dtoa_r+0x9c>
 8003a5e:	4ba1      	ldr	r3, [pc, #644]	; (8003ce4 <_dtoa_r+0x30c>)
 8003a60:	e021      	b.n	8003aa6 <_dtoa_r+0xce>
 8003a62:	4ba1      	ldr	r3, [pc, #644]	; (8003ce8 <_dtoa_r+0x310>)
 8003a64:	9302      	str	r3, [sp, #8]
 8003a66:	3308      	adds	r3, #8
 8003a68:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003a6a:	6013      	str	r3, [r2, #0]
 8003a6c:	9802      	ldr	r0, [sp, #8]
 8003a6e:	b017      	add	sp, #92	; 0x5c
 8003a70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a74:	4b9b      	ldr	r3, [pc, #620]	; (8003ce4 <_dtoa_r+0x30c>)
 8003a76:	9302      	str	r3, [sp, #8]
 8003a78:	3303      	adds	r3, #3
 8003a7a:	e7f5      	b.n	8003a68 <_dtoa_r+0x90>
 8003a7c:	e9dd 6700 	ldrd	r6, r7, [sp]
 8003a80:	2200      	movs	r2, #0
 8003a82:	2300      	movs	r3, #0
 8003a84:	4630      	mov	r0, r6
 8003a86:	4639      	mov	r1, r7
 8003a88:	f7fc ffc6 	bl	8000a18 <__aeabi_dcmpeq>
 8003a8c:	4681      	mov	r9, r0
 8003a8e:	b160      	cbz	r0, 8003aaa <_dtoa_r+0xd2>
 8003a90:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003a92:	2301      	movs	r3, #1
 8003a94:	6013      	str	r3, [r2, #0]
 8003a96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	f000 8553 	beq.w	8004544 <_dtoa_r+0xb6c>
 8003a9e:	4b93      	ldr	r3, [pc, #588]	; (8003cec <_dtoa_r+0x314>)
 8003aa0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003aa2:	6013      	str	r3, [r2, #0]
 8003aa4:	3b01      	subs	r3, #1
 8003aa6:	9302      	str	r3, [sp, #8]
 8003aa8:	e7e0      	b.n	8003a6c <_dtoa_r+0x94>
 8003aaa:	aa14      	add	r2, sp, #80	; 0x50
 8003aac:	a915      	add	r1, sp, #84	; 0x54
 8003aae:	ec47 6b10 	vmov	d0, r6, r7
 8003ab2:	4620      	mov	r0, r4
 8003ab4:	f001 f9e1 	bl	8004e7a <__d2b>
 8003ab8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8003abc:	4682      	mov	sl, r0
 8003abe:	2d00      	cmp	r5, #0
 8003ac0:	d07e      	beq.n	8003bc0 <_dtoa_r+0x1e8>
 8003ac2:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8003ac6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8003aca:	4630      	mov	r0, r6
 8003acc:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8003ad0:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8003ad4:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8003ad8:	2200      	movs	r2, #0
 8003ada:	4b85      	ldr	r3, [pc, #532]	; (8003cf0 <_dtoa_r+0x318>)
 8003adc:	f7fc fb80 	bl	80001e0 <__aeabi_dsub>
 8003ae0:	a379      	add	r3, pc, #484	; (adr r3, 8003cc8 <_dtoa_r+0x2f0>)
 8003ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ae6:	f7fc fd2f 	bl	8000548 <__aeabi_dmul>
 8003aea:	a379      	add	r3, pc, #484	; (adr r3, 8003cd0 <_dtoa_r+0x2f8>)
 8003aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003af0:	f7fc fb78 	bl	80001e4 <__adddf3>
 8003af4:	4606      	mov	r6, r0
 8003af6:	4628      	mov	r0, r5
 8003af8:	460f      	mov	r7, r1
 8003afa:	f7fc fcbf 	bl	800047c <__aeabi_i2d>
 8003afe:	a376      	add	r3, pc, #472	; (adr r3, 8003cd8 <_dtoa_r+0x300>)
 8003b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b04:	f7fc fd20 	bl	8000548 <__aeabi_dmul>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	460b      	mov	r3, r1
 8003b0c:	4630      	mov	r0, r6
 8003b0e:	4639      	mov	r1, r7
 8003b10:	f7fc fb68 	bl	80001e4 <__adddf3>
 8003b14:	4606      	mov	r6, r0
 8003b16:	460f      	mov	r7, r1
 8003b18:	f7fc ffc6 	bl	8000aa8 <__aeabi_d2iz>
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	4683      	mov	fp, r0
 8003b20:	2300      	movs	r3, #0
 8003b22:	4630      	mov	r0, r6
 8003b24:	4639      	mov	r1, r7
 8003b26:	f7fc ff81 	bl	8000a2c <__aeabi_dcmplt>
 8003b2a:	b158      	cbz	r0, 8003b44 <_dtoa_r+0x16c>
 8003b2c:	4658      	mov	r0, fp
 8003b2e:	f7fc fca5 	bl	800047c <__aeabi_i2d>
 8003b32:	4602      	mov	r2, r0
 8003b34:	460b      	mov	r3, r1
 8003b36:	4630      	mov	r0, r6
 8003b38:	4639      	mov	r1, r7
 8003b3a:	f7fc ff6d 	bl	8000a18 <__aeabi_dcmpeq>
 8003b3e:	b908      	cbnz	r0, 8003b44 <_dtoa_r+0x16c>
 8003b40:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003b44:	f1bb 0f16 	cmp.w	fp, #22
 8003b48:	d859      	bhi.n	8003bfe <_dtoa_r+0x226>
 8003b4a:	496a      	ldr	r1, [pc, #424]	; (8003cf4 <_dtoa_r+0x31c>)
 8003b4c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8003b50:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003b54:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003b58:	f7fc ff86 	bl	8000a68 <__aeabi_dcmpgt>
 8003b5c:	2800      	cmp	r0, #0
 8003b5e:	d050      	beq.n	8003c02 <_dtoa_r+0x22a>
 8003b60:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003b64:	2300      	movs	r3, #0
 8003b66:	930e      	str	r3, [sp, #56]	; 0x38
 8003b68:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003b6a:	1b5d      	subs	r5, r3, r5
 8003b6c:	1e6b      	subs	r3, r5, #1
 8003b6e:	9306      	str	r3, [sp, #24]
 8003b70:	bf45      	ittet	mi
 8003b72:	f1c5 0301 	rsbmi	r3, r5, #1
 8003b76:	9305      	strmi	r3, [sp, #20]
 8003b78:	2300      	movpl	r3, #0
 8003b7a:	2300      	movmi	r3, #0
 8003b7c:	bf4c      	ite	mi
 8003b7e:	9306      	strmi	r3, [sp, #24]
 8003b80:	9305      	strpl	r3, [sp, #20]
 8003b82:	f1bb 0f00 	cmp.w	fp, #0
 8003b86:	db3e      	blt.n	8003c06 <_dtoa_r+0x22e>
 8003b88:	9b06      	ldr	r3, [sp, #24]
 8003b8a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8003b8e:	445b      	add	r3, fp
 8003b90:	9306      	str	r3, [sp, #24]
 8003b92:	2300      	movs	r3, #0
 8003b94:	9308      	str	r3, [sp, #32]
 8003b96:	9b07      	ldr	r3, [sp, #28]
 8003b98:	2b09      	cmp	r3, #9
 8003b9a:	f200 80af 	bhi.w	8003cfc <_dtoa_r+0x324>
 8003b9e:	2b05      	cmp	r3, #5
 8003ba0:	bfc4      	itt	gt
 8003ba2:	3b04      	subgt	r3, #4
 8003ba4:	9307      	strgt	r3, [sp, #28]
 8003ba6:	9b07      	ldr	r3, [sp, #28]
 8003ba8:	f1a3 0302 	sub.w	r3, r3, #2
 8003bac:	bfcc      	ite	gt
 8003bae:	2600      	movgt	r6, #0
 8003bb0:	2601      	movle	r6, #1
 8003bb2:	2b03      	cmp	r3, #3
 8003bb4:	f200 80ae 	bhi.w	8003d14 <_dtoa_r+0x33c>
 8003bb8:	e8df f003 	tbb	[pc, r3]
 8003bbc:	772f8482 	.word	0x772f8482
 8003bc0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003bc2:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8003bc4:	441d      	add	r5, r3
 8003bc6:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8003bca:	2b20      	cmp	r3, #32
 8003bcc:	dd11      	ble.n	8003bf2 <_dtoa_r+0x21a>
 8003bce:	9a00      	ldr	r2, [sp, #0]
 8003bd0:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8003bd4:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8003bd8:	fa22 f000 	lsr.w	r0, r2, r0
 8003bdc:	fa08 f303 	lsl.w	r3, r8, r3
 8003be0:	4318      	orrs	r0, r3
 8003be2:	f7fc fc3b 	bl	800045c <__aeabi_ui2d>
 8003be6:	2301      	movs	r3, #1
 8003be8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8003bec:	3d01      	subs	r5, #1
 8003bee:	9312      	str	r3, [sp, #72]	; 0x48
 8003bf0:	e772      	b.n	8003ad8 <_dtoa_r+0x100>
 8003bf2:	f1c3 0020 	rsb	r0, r3, #32
 8003bf6:	9b00      	ldr	r3, [sp, #0]
 8003bf8:	fa03 f000 	lsl.w	r0, r3, r0
 8003bfc:	e7f1      	b.n	8003be2 <_dtoa_r+0x20a>
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e7b1      	b.n	8003b66 <_dtoa_r+0x18e>
 8003c02:	900e      	str	r0, [sp, #56]	; 0x38
 8003c04:	e7b0      	b.n	8003b68 <_dtoa_r+0x190>
 8003c06:	9b05      	ldr	r3, [sp, #20]
 8003c08:	eba3 030b 	sub.w	r3, r3, fp
 8003c0c:	9305      	str	r3, [sp, #20]
 8003c0e:	f1cb 0300 	rsb	r3, fp, #0
 8003c12:	9308      	str	r3, [sp, #32]
 8003c14:	2300      	movs	r3, #0
 8003c16:	930b      	str	r3, [sp, #44]	; 0x2c
 8003c18:	e7bd      	b.n	8003b96 <_dtoa_r+0x1be>
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	9309      	str	r3, [sp, #36]	; 0x24
 8003c1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	dd7a      	ble.n	8003d1a <_dtoa_r+0x342>
 8003c24:	9304      	str	r3, [sp, #16]
 8003c26:	9303      	str	r3, [sp, #12]
 8003c28:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	606a      	str	r2, [r5, #4]
 8003c2e:	2104      	movs	r1, #4
 8003c30:	f101 0214 	add.w	r2, r1, #20
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d975      	bls.n	8003d24 <_dtoa_r+0x34c>
 8003c38:	6869      	ldr	r1, [r5, #4]
 8003c3a:	4620      	mov	r0, r4
 8003c3c:	f000 fe9b 	bl	8004976 <_Balloc>
 8003c40:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003c42:	6028      	str	r0, [r5, #0]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	9302      	str	r3, [sp, #8]
 8003c48:	9b03      	ldr	r3, [sp, #12]
 8003c4a:	2b0e      	cmp	r3, #14
 8003c4c:	f200 80e5 	bhi.w	8003e1a <_dtoa_r+0x442>
 8003c50:	2e00      	cmp	r6, #0
 8003c52:	f000 80e2 	beq.w	8003e1a <_dtoa_r+0x442>
 8003c56:	ed9d 7b00 	vldr	d7, [sp]
 8003c5a:	f1bb 0f00 	cmp.w	fp, #0
 8003c5e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8003c62:	dd74      	ble.n	8003d4e <_dtoa_r+0x376>
 8003c64:	4a23      	ldr	r2, [pc, #140]	; (8003cf4 <_dtoa_r+0x31c>)
 8003c66:	f00b 030f 	and.w	r3, fp, #15
 8003c6a:	ea4f 162b 	mov.w	r6, fp, asr #4
 8003c6e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003c72:	06f0      	lsls	r0, r6, #27
 8003c74:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003c78:	d559      	bpl.n	8003d2e <_dtoa_r+0x356>
 8003c7a:	4b1f      	ldr	r3, [pc, #124]	; (8003cf8 <_dtoa_r+0x320>)
 8003c7c:	ec51 0b17 	vmov	r0, r1, d7
 8003c80:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003c84:	f7fc fd8a 	bl	800079c <__aeabi_ddiv>
 8003c88:	e9cd 0100 	strd	r0, r1, [sp]
 8003c8c:	f006 060f 	and.w	r6, r6, #15
 8003c90:	2503      	movs	r5, #3
 8003c92:	4f19      	ldr	r7, [pc, #100]	; (8003cf8 <_dtoa_r+0x320>)
 8003c94:	2e00      	cmp	r6, #0
 8003c96:	d14c      	bne.n	8003d32 <_dtoa_r+0x35a>
 8003c98:	4642      	mov	r2, r8
 8003c9a:	464b      	mov	r3, r9
 8003c9c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003ca0:	f7fc fd7c 	bl	800079c <__aeabi_ddiv>
 8003ca4:	e9cd 0100 	strd	r0, r1, [sp]
 8003ca8:	e06a      	b.n	8003d80 <_dtoa_r+0x3a8>
 8003caa:	2301      	movs	r3, #1
 8003cac:	9309      	str	r3, [sp, #36]	; 0x24
 8003cae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003cb0:	445b      	add	r3, fp
 8003cb2:	9304      	str	r3, [sp, #16]
 8003cb4:	3301      	adds	r3, #1
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	9303      	str	r3, [sp, #12]
 8003cba:	bfb8      	it	lt
 8003cbc:	2301      	movlt	r3, #1
 8003cbe:	e7b3      	b.n	8003c28 <_dtoa_r+0x250>
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	e7ab      	b.n	8003c1c <_dtoa_r+0x244>
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	e7f1      	b.n	8003cac <_dtoa_r+0x2d4>
 8003cc8:	636f4361 	.word	0x636f4361
 8003ccc:	3fd287a7 	.word	0x3fd287a7
 8003cd0:	8b60c8b3 	.word	0x8b60c8b3
 8003cd4:	3fc68a28 	.word	0x3fc68a28
 8003cd8:	509f79fb 	.word	0x509f79fb
 8003cdc:	3fd34413 	.word	0x3fd34413
 8003ce0:	7ff00000 	.word	0x7ff00000
 8003ce4:	080052cb 	.word	0x080052cb
 8003ce8:	080052c2 	.word	0x080052c2
 8003cec:	080052c1 	.word	0x080052c1
 8003cf0:	3ff80000 	.word	0x3ff80000
 8003cf4:	08005358 	.word	0x08005358
 8003cf8:	08005330 	.word	0x08005330
 8003cfc:	2601      	movs	r6, #1
 8003cfe:	2300      	movs	r3, #0
 8003d00:	9307      	str	r3, [sp, #28]
 8003d02:	9609      	str	r6, [sp, #36]	; 0x24
 8003d04:	f04f 33ff 	mov.w	r3, #4294967295
 8003d08:	9304      	str	r3, [sp, #16]
 8003d0a:	9303      	str	r3, [sp, #12]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	2312      	movs	r3, #18
 8003d10:	920a      	str	r2, [sp, #40]	; 0x28
 8003d12:	e789      	b.n	8003c28 <_dtoa_r+0x250>
 8003d14:	2301      	movs	r3, #1
 8003d16:	9309      	str	r3, [sp, #36]	; 0x24
 8003d18:	e7f4      	b.n	8003d04 <_dtoa_r+0x32c>
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	9304      	str	r3, [sp, #16]
 8003d1e:	9303      	str	r3, [sp, #12]
 8003d20:	461a      	mov	r2, r3
 8003d22:	e7f5      	b.n	8003d10 <_dtoa_r+0x338>
 8003d24:	686a      	ldr	r2, [r5, #4]
 8003d26:	3201      	adds	r2, #1
 8003d28:	606a      	str	r2, [r5, #4]
 8003d2a:	0049      	lsls	r1, r1, #1
 8003d2c:	e780      	b.n	8003c30 <_dtoa_r+0x258>
 8003d2e:	2502      	movs	r5, #2
 8003d30:	e7af      	b.n	8003c92 <_dtoa_r+0x2ba>
 8003d32:	07f1      	lsls	r1, r6, #31
 8003d34:	d508      	bpl.n	8003d48 <_dtoa_r+0x370>
 8003d36:	4640      	mov	r0, r8
 8003d38:	4649      	mov	r1, r9
 8003d3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d3e:	f7fc fc03 	bl	8000548 <__aeabi_dmul>
 8003d42:	3501      	adds	r5, #1
 8003d44:	4680      	mov	r8, r0
 8003d46:	4689      	mov	r9, r1
 8003d48:	1076      	asrs	r6, r6, #1
 8003d4a:	3708      	adds	r7, #8
 8003d4c:	e7a2      	b.n	8003c94 <_dtoa_r+0x2bc>
 8003d4e:	f000 809d 	beq.w	8003e8c <_dtoa_r+0x4b4>
 8003d52:	f1cb 0600 	rsb	r6, fp, #0
 8003d56:	4b9f      	ldr	r3, [pc, #636]	; (8003fd4 <_dtoa_r+0x5fc>)
 8003d58:	4f9f      	ldr	r7, [pc, #636]	; (8003fd8 <_dtoa_r+0x600>)
 8003d5a:	f006 020f 	and.w	r2, r6, #15
 8003d5e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d66:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003d6a:	f7fc fbed 	bl	8000548 <__aeabi_dmul>
 8003d6e:	e9cd 0100 	strd	r0, r1, [sp]
 8003d72:	1136      	asrs	r6, r6, #4
 8003d74:	2300      	movs	r3, #0
 8003d76:	2502      	movs	r5, #2
 8003d78:	2e00      	cmp	r6, #0
 8003d7a:	d17c      	bne.n	8003e76 <_dtoa_r+0x49e>
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d191      	bne.n	8003ca4 <_dtoa_r+0x2cc>
 8003d80:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	f000 8084 	beq.w	8003e90 <_dtoa_r+0x4b8>
 8003d88:	e9dd 8900 	ldrd	r8, r9, [sp]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	4b93      	ldr	r3, [pc, #588]	; (8003fdc <_dtoa_r+0x604>)
 8003d90:	4640      	mov	r0, r8
 8003d92:	4649      	mov	r1, r9
 8003d94:	f7fc fe4a 	bl	8000a2c <__aeabi_dcmplt>
 8003d98:	2800      	cmp	r0, #0
 8003d9a:	d079      	beq.n	8003e90 <_dtoa_r+0x4b8>
 8003d9c:	9b03      	ldr	r3, [sp, #12]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d076      	beq.n	8003e90 <_dtoa_r+0x4b8>
 8003da2:	9b04      	ldr	r3, [sp, #16]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	dd34      	ble.n	8003e12 <_dtoa_r+0x43a>
 8003da8:	2200      	movs	r2, #0
 8003daa:	4b8d      	ldr	r3, [pc, #564]	; (8003fe0 <_dtoa_r+0x608>)
 8003dac:	4640      	mov	r0, r8
 8003dae:	4649      	mov	r1, r9
 8003db0:	f7fc fbca 	bl	8000548 <__aeabi_dmul>
 8003db4:	e9cd 0100 	strd	r0, r1, [sp]
 8003db8:	9e04      	ldr	r6, [sp, #16]
 8003dba:	f10b 37ff 	add.w	r7, fp, #4294967295
 8003dbe:	3501      	adds	r5, #1
 8003dc0:	4628      	mov	r0, r5
 8003dc2:	f7fc fb5b 	bl	800047c <__aeabi_i2d>
 8003dc6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003dca:	f7fc fbbd 	bl	8000548 <__aeabi_dmul>
 8003dce:	2200      	movs	r2, #0
 8003dd0:	4b84      	ldr	r3, [pc, #528]	; (8003fe4 <_dtoa_r+0x60c>)
 8003dd2:	f7fc fa07 	bl	80001e4 <__adddf3>
 8003dd6:	4680      	mov	r8, r0
 8003dd8:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8003ddc:	2e00      	cmp	r6, #0
 8003dde:	d15a      	bne.n	8003e96 <_dtoa_r+0x4be>
 8003de0:	2200      	movs	r2, #0
 8003de2:	4b81      	ldr	r3, [pc, #516]	; (8003fe8 <_dtoa_r+0x610>)
 8003de4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003de8:	f7fc f9fa 	bl	80001e0 <__aeabi_dsub>
 8003dec:	4642      	mov	r2, r8
 8003dee:	464b      	mov	r3, r9
 8003df0:	e9cd 0100 	strd	r0, r1, [sp]
 8003df4:	f7fc fe38 	bl	8000a68 <__aeabi_dcmpgt>
 8003df8:	2800      	cmp	r0, #0
 8003dfa:	f040 829b 	bne.w	8004334 <_dtoa_r+0x95c>
 8003dfe:	4642      	mov	r2, r8
 8003e00:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8003e04:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003e08:	f7fc fe10 	bl	8000a2c <__aeabi_dcmplt>
 8003e0c:	2800      	cmp	r0, #0
 8003e0e:	f040 828f 	bne.w	8004330 <_dtoa_r+0x958>
 8003e12:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8003e16:	e9cd 2300 	strd	r2, r3, [sp]
 8003e1a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	f2c0 8150 	blt.w	80040c2 <_dtoa_r+0x6ea>
 8003e22:	f1bb 0f0e 	cmp.w	fp, #14
 8003e26:	f300 814c 	bgt.w	80040c2 <_dtoa_r+0x6ea>
 8003e2a:	4b6a      	ldr	r3, [pc, #424]	; (8003fd4 <_dtoa_r+0x5fc>)
 8003e2c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8003e30:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003e34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	f280 80da 	bge.w	8003ff0 <_dtoa_r+0x618>
 8003e3c:	9b03      	ldr	r3, [sp, #12]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	f300 80d6 	bgt.w	8003ff0 <_dtoa_r+0x618>
 8003e44:	f040 8273 	bne.w	800432e <_dtoa_r+0x956>
 8003e48:	2200      	movs	r2, #0
 8003e4a:	4b67      	ldr	r3, [pc, #412]	; (8003fe8 <_dtoa_r+0x610>)
 8003e4c:	4640      	mov	r0, r8
 8003e4e:	4649      	mov	r1, r9
 8003e50:	f7fc fb7a 	bl	8000548 <__aeabi_dmul>
 8003e54:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003e58:	f7fc fdfc 	bl	8000a54 <__aeabi_dcmpge>
 8003e5c:	9e03      	ldr	r6, [sp, #12]
 8003e5e:	4637      	mov	r7, r6
 8003e60:	2800      	cmp	r0, #0
 8003e62:	f040 824a 	bne.w	80042fa <_dtoa_r+0x922>
 8003e66:	9b02      	ldr	r3, [sp, #8]
 8003e68:	9a02      	ldr	r2, [sp, #8]
 8003e6a:	1c5d      	adds	r5, r3, #1
 8003e6c:	2331      	movs	r3, #49	; 0x31
 8003e6e:	7013      	strb	r3, [r2, #0]
 8003e70:	f10b 0b01 	add.w	fp, fp, #1
 8003e74:	e245      	b.n	8004302 <_dtoa_r+0x92a>
 8003e76:	07f2      	lsls	r2, r6, #31
 8003e78:	d505      	bpl.n	8003e86 <_dtoa_r+0x4ae>
 8003e7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e7e:	f7fc fb63 	bl	8000548 <__aeabi_dmul>
 8003e82:	3501      	adds	r5, #1
 8003e84:	2301      	movs	r3, #1
 8003e86:	1076      	asrs	r6, r6, #1
 8003e88:	3708      	adds	r7, #8
 8003e8a:	e775      	b.n	8003d78 <_dtoa_r+0x3a0>
 8003e8c:	2502      	movs	r5, #2
 8003e8e:	e777      	b.n	8003d80 <_dtoa_r+0x3a8>
 8003e90:	465f      	mov	r7, fp
 8003e92:	9e03      	ldr	r6, [sp, #12]
 8003e94:	e794      	b.n	8003dc0 <_dtoa_r+0x3e8>
 8003e96:	9a02      	ldr	r2, [sp, #8]
 8003e98:	4b4e      	ldr	r3, [pc, #312]	; (8003fd4 <_dtoa_r+0x5fc>)
 8003e9a:	4432      	add	r2, r6
 8003e9c:	9213      	str	r2, [sp, #76]	; 0x4c
 8003e9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003ea0:	1e71      	subs	r1, r6, #1
 8003ea2:	2a00      	cmp	r2, #0
 8003ea4:	d048      	beq.n	8003f38 <_dtoa_r+0x560>
 8003ea6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8003eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eae:	2000      	movs	r0, #0
 8003eb0:	494e      	ldr	r1, [pc, #312]	; (8003fec <_dtoa_r+0x614>)
 8003eb2:	f7fc fc73 	bl	800079c <__aeabi_ddiv>
 8003eb6:	4642      	mov	r2, r8
 8003eb8:	464b      	mov	r3, r9
 8003eba:	f7fc f991 	bl	80001e0 <__aeabi_dsub>
 8003ebe:	9d02      	ldr	r5, [sp, #8]
 8003ec0:	4680      	mov	r8, r0
 8003ec2:	4689      	mov	r9, r1
 8003ec4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003ec8:	f7fc fdee 	bl	8000aa8 <__aeabi_d2iz>
 8003ecc:	4606      	mov	r6, r0
 8003ece:	f7fc fad5 	bl	800047c <__aeabi_i2d>
 8003ed2:	4602      	mov	r2, r0
 8003ed4:	460b      	mov	r3, r1
 8003ed6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003eda:	f7fc f981 	bl	80001e0 <__aeabi_dsub>
 8003ede:	3630      	adds	r6, #48	; 0x30
 8003ee0:	f805 6b01 	strb.w	r6, [r5], #1
 8003ee4:	4642      	mov	r2, r8
 8003ee6:	464b      	mov	r3, r9
 8003ee8:	e9cd 0100 	strd	r0, r1, [sp]
 8003eec:	f7fc fd9e 	bl	8000a2c <__aeabi_dcmplt>
 8003ef0:	2800      	cmp	r0, #0
 8003ef2:	d165      	bne.n	8003fc0 <_dtoa_r+0x5e8>
 8003ef4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003ef8:	2000      	movs	r0, #0
 8003efa:	4938      	ldr	r1, [pc, #224]	; (8003fdc <_dtoa_r+0x604>)
 8003efc:	f7fc f970 	bl	80001e0 <__aeabi_dsub>
 8003f00:	4642      	mov	r2, r8
 8003f02:	464b      	mov	r3, r9
 8003f04:	f7fc fd92 	bl	8000a2c <__aeabi_dcmplt>
 8003f08:	2800      	cmp	r0, #0
 8003f0a:	f040 80ba 	bne.w	8004082 <_dtoa_r+0x6aa>
 8003f0e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003f10:	429d      	cmp	r5, r3
 8003f12:	f43f af7e 	beq.w	8003e12 <_dtoa_r+0x43a>
 8003f16:	2200      	movs	r2, #0
 8003f18:	4b31      	ldr	r3, [pc, #196]	; (8003fe0 <_dtoa_r+0x608>)
 8003f1a:	4640      	mov	r0, r8
 8003f1c:	4649      	mov	r1, r9
 8003f1e:	f7fc fb13 	bl	8000548 <__aeabi_dmul>
 8003f22:	2200      	movs	r2, #0
 8003f24:	4680      	mov	r8, r0
 8003f26:	4689      	mov	r9, r1
 8003f28:	4b2d      	ldr	r3, [pc, #180]	; (8003fe0 <_dtoa_r+0x608>)
 8003f2a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003f2e:	f7fc fb0b 	bl	8000548 <__aeabi_dmul>
 8003f32:	e9cd 0100 	strd	r0, r1, [sp]
 8003f36:	e7c5      	b.n	8003ec4 <_dtoa_r+0x4ec>
 8003f38:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8003f3c:	4642      	mov	r2, r8
 8003f3e:	464b      	mov	r3, r9
 8003f40:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003f44:	f7fc fb00 	bl	8000548 <__aeabi_dmul>
 8003f48:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003f4c:	9d02      	ldr	r5, [sp, #8]
 8003f4e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003f52:	f7fc fda9 	bl	8000aa8 <__aeabi_d2iz>
 8003f56:	4606      	mov	r6, r0
 8003f58:	f7fc fa90 	bl	800047c <__aeabi_i2d>
 8003f5c:	3630      	adds	r6, #48	; 0x30
 8003f5e:	4602      	mov	r2, r0
 8003f60:	460b      	mov	r3, r1
 8003f62:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003f66:	f7fc f93b 	bl	80001e0 <__aeabi_dsub>
 8003f6a:	f805 6b01 	strb.w	r6, [r5], #1
 8003f6e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003f70:	42ab      	cmp	r3, r5
 8003f72:	4680      	mov	r8, r0
 8003f74:	4689      	mov	r9, r1
 8003f76:	f04f 0200 	mov.w	r2, #0
 8003f7a:	d125      	bne.n	8003fc8 <_dtoa_r+0x5f0>
 8003f7c:	4b1b      	ldr	r3, [pc, #108]	; (8003fec <_dtoa_r+0x614>)
 8003f7e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003f82:	f7fc f92f 	bl	80001e4 <__adddf3>
 8003f86:	4602      	mov	r2, r0
 8003f88:	460b      	mov	r3, r1
 8003f8a:	4640      	mov	r0, r8
 8003f8c:	4649      	mov	r1, r9
 8003f8e:	f7fc fd6b 	bl	8000a68 <__aeabi_dcmpgt>
 8003f92:	2800      	cmp	r0, #0
 8003f94:	d175      	bne.n	8004082 <_dtoa_r+0x6aa>
 8003f96:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003f9a:	2000      	movs	r0, #0
 8003f9c:	4913      	ldr	r1, [pc, #76]	; (8003fec <_dtoa_r+0x614>)
 8003f9e:	f7fc f91f 	bl	80001e0 <__aeabi_dsub>
 8003fa2:	4602      	mov	r2, r0
 8003fa4:	460b      	mov	r3, r1
 8003fa6:	4640      	mov	r0, r8
 8003fa8:	4649      	mov	r1, r9
 8003faa:	f7fc fd3f 	bl	8000a2c <__aeabi_dcmplt>
 8003fae:	2800      	cmp	r0, #0
 8003fb0:	f43f af2f 	beq.w	8003e12 <_dtoa_r+0x43a>
 8003fb4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003fb8:	2b30      	cmp	r3, #48	; 0x30
 8003fba:	f105 32ff 	add.w	r2, r5, #4294967295
 8003fbe:	d001      	beq.n	8003fc4 <_dtoa_r+0x5ec>
 8003fc0:	46bb      	mov	fp, r7
 8003fc2:	e04d      	b.n	8004060 <_dtoa_r+0x688>
 8003fc4:	4615      	mov	r5, r2
 8003fc6:	e7f5      	b.n	8003fb4 <_dtoa_r+0x5dc>
 8003fc8:	4b05      	ldr	r3, [pc, #20]	; (8003fe0 <_dtoa_r+0x608>)
 8003fca:	f7fc fabd 	bl	8000548 <__aeabi_dmul>
 8003fce:	e9cd 0100 	strd	r0, r1, [sp]
 8003fd2:	e7bc      	b.n	8003f4e <_dtoa_r+0x576>
 8003fd4:	08005358 	.word	0x08005358
 8003fd8:	08005330 	.word	0x08005330
 8003fdc:	3ff00000 	.word	0x3ff00000
 8003fe0:	40240000 	.word	0x40240000
 8003fe4:	401c0000 	.word	0x401c0000
 8003fe8:	40140000 	.word	0x40140000
 8003fec:	3fe00000 	.word	0x3fe00000
 8003ff0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8003ff4:	9d02      	ldr	r5, [sp, #8]
 8003ff6:	4642      	mov	r2, r8
 8003ff8:	464b      	mov	r3, r9
 8003ffa:	4630      	mov	r0, r6
 8003ffc:	4639      	mov	r1, r7
 8003ffe:	f7fc fbcd 	bl	800079c <__aeabi_ddiv>
 8004002:	f7fc fd51 	bl	8000aa8 <__aeabi_d2iz>
 8004006:	9000      	str	r0, [sp, #0]
 8004008:	f7fc fa38 	bl	800047c <__aeabi_i2d>
 800400c:	4642      	mov	r2, r8
 800400e:	464b      	mov	r3, r9
 8004010:	f7fc fa9a 	bl	8000548 <__aeabi_dmul>
 8004014:	4602      	mov	r2, r0
 8004016:	460b      	mov	r3, r1
 8004018:	4630      	mov	r0, r6
 800401a:	4639      	mov	r1, r7
 800401c:	f7fc f8e0 	bl	80001e0 <__aeabi_dsub>
 8004020:	9e00      	ldr	r6, [sp, #0]
 8004022:	9f03      	ldr	r7, [sp, #12]
 8004024:	3630      	adds	r6, #48	; 0x30
 8004026:	f805 6b01 	strb.w	r6, [r5], #1
 800402a:	9e02      	ldr	r6, [sp, #8]
 800402c:	1bae      	subs	r6, r5, r6
 800402e:	42b7      	cmp	r7, r6
 8004030:	4602      	mov	r2, r0
 8004032:	460b      	mov	r3, r1
 8004034:	d138      	bne.n	80040a8 <_dtoa_r+0x6d0>
 8004036:	f7fc f8d5 	bl	80001e4 <__adddf3>
 800403a:	4606      	mov	r6, r0
 800403c:	460f      	mov	r7, r1
 800403e:	4602      	mov	r2, r0
 8004040:	460b      	mov	r3, r1
 8004042:	4640      	mov	r0, r8
 8004044:	4649      	mov	r1, r9
 8004046:	f7fc fcf1 	bl	8000a2c <__aeabi_dcmplt>
 800404a:	b9c8      	cbnz	r0, 8004080 <_dtoa_r+0x6a8>
 800404c:	4632      	mov	r2, r6
 800404e:	463b      	mov	r3, r7
 8004050:	4640      	mov	r0, r8
 8004052:	4649      	mov	r1, r9
 8004054:	f7fc fce0 	bl	8000a18 <__aeabi_dcmpeq>
 8004058:	b110      	cbz	r0, 8004060 <_dtoa_r+0x688>
 800405a:	9b00      	ldr	r3, [sp, #0]
 800405c:	07db      	lsls	r3, r3, #31
 800405e:	d40f      	bmi.n	8004080 <_dtoa_r+0x6a8>
 8004060:	4651      	mov	r1, sl
 8004062:	4620      	mov	r0, r4
 8004064:	f000 fcbb 	bl	80049de <_Bfree>
 8004068:	2300      	movs	r3, #0
 800406a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800406c:	702b      	strb	r3, [r5, #0]
 800406e:	f10b 0301 	add.w	r3, fp, #1
 8004072:	6013      	str	r3, [r2, #0]
 8004074:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004076:	2b00      	cmp	r3, #0
 8004078:	f43f acf8 	beq.w	8003a6c <_dtoa_r+0x94>
 800407c:	601d      	str	r5, [r3, #0]
 800407e:	e4f5      	b.n	8003a6c <_dtoa_r+0x94>
 8004080:	465f      	mov	r7, fp
 8004082:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004086:	2a39      	cmp	r2, #57	; 0x39
 8004088:	f105 33ff 	add.w	r3, r5, #4294967295
 800408c:	d106      	bne.n	800409c <_dtoa_r+0x6c4>
 800408e:	9a02      	ldr	r2, [sp, #8]
 8004090:	429a      	cmp	r2, r3
 8004092:	d107      	bne.n	80040a4 <_dtoa_r+0x6cc>
 8004094:	2330      	movs	r3, #48	; 0x30
 8004096:	7013      	strb	r3, [r2, #0]
 8004098:	3701      	adds	r7, #1
 800409a:	4613      	mov	r3, r2
 800409c:	781a      	ldrb	r2, [r3, #0]
 800409e:	3201      	adds	r2, #1
 80040a0:	701a      	strb	r2, [r3, #0]
 80040a2:	e78d      	b.n	8003fc0 <_dtoa_r+0x5e8>
 80040a4:	461d      	mov	r5, r3
 80040a6:	e7ec      	b.n	8004082 <_dtoa_r+0x6aa>
 80040a8:	2200      	movs	r2, #0
 80040aa:	4ba4      	ldr	r3, [pc, #656]	; (800433c <_dtoa_r+0x964>)
 80040ac:	f7fc fa4c 	bl	8000548 <__aeabi_dmul>
 80040b0:	2200      	movs	r2, #0
 80040b2:	2300      	movs	r3, #0
 80040b4:	4606      	mov	r6, r0
 80040b6:	460f      	mov	r7, r1
 80040b8:	f7fc fcae 	bl	8000a18 <__aeabi_dcmpeq>
 80040bc:	2800      	cmp	r0, #0
 80040be:	d09a      	beq.n	8003ff6 <_dtoa_r+0x61e>
 80040c0:	e7ce      	b.n	8004060 <_dtoa_r+0x688>
 80040c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80040c4:	2a00      	cmp	r2, #0
 80040c6:	f000 80cd 	beq.w	8004264 <_dtoa_r+0x88c>
 80040ca:	9a07      	ldr	r2, [sp, #28]
 80040cc:	2a01      	cmp	r2, #1
 80040ce:	f300 80af 	bgt.w	8004230 <_dtoa_r+0x858>
 80040d2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80040d4:	2a00      	cmp	r2, #0
 80040d6:	f000 80a7 	beq.w	8004228 <_dtoa_r+0x850>
 80040da:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80040de:	9e08      	ldr	r6, [sp, #32]
 80040e0:	9d05      	ldr	r5, [sp, #20]
 80040e2:	9a05      	ldr	r2, [sp, #20]
 80040e4:	441a      	add	r2, r3
 80040e6:	9205      	str	r2, [sp, #20]
 80040e8:	9a06      	ldr	r2, [sp, #24]
 80040ea:	2101      	movs	r1, #1
 80040ec:	441a      	add	r2, r3
 80040ee:	4620      	mov	r0, r4
 80040f0:	9206      	str	r2, [sp, #24]
 80040f2:	f000 fd14 	bl	8004b1e <__i2b>
 80040f6:	4607      	mov	r7, r0
 80040f8:	2d00      	cmp	r5, #0
 80040fa:	dd0c      	ble.n	8004116 <_dtoa_r+0x73e>
 80040fc:	9b06      	ldr	r3, [sp, #24]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	dd09      	ble.n	8004116 <_dtoa_r+0x73e>
 8004102:	42ab      	cmp	r3, r5
 8004104:	9a05      	ldr	r2, [sp, #20]
 8004106:	bfa8      	it	ge
 8004108:	462b      	movge	r3, r5
 800410a:	1ad2      	subs	r2, r2, r3
 800410c:	9205      	str	r2, [sp, #20]
 800410e:	9a06      	ldr	r2, [sp, #24]
 8004110:	1aed      	subs	r5, r5, r3
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	9306      	str	r3, [sp, #24]
 8004116:	9b08      	ldr	r3, [sp, #32]
 8004118:	b1f3      	cbz	r3, 8004158 <_dtoa_r+0x780>
 800411a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800411c:	2b00      	cmp	r3, #0
 800411e:	f000 80a5 	beq.w	800426c <_dtoa_r+0x894>
 8004122:	2e00      	cmp	r6, #0
 8004124:	dd10      	ble.n	8004148 <_dtoa_r+0x770>
 8004126:	4639      	mov	r1, r7
 8004128:	4632      	mov	r2, r6
 800412a:	4620      	mov	r0, r4
 800412c:	f000 fd8e 	bl	8004c4c <__pow5mult>
 8004130:	4652      	mov	r2, sl
 8004132:	4601      	mov	r1, r0
 8004134:	4607      	mov	r7, r0
 8004136:	4620      	mov	r0, r4
 8004138:	f000 fcfa 	bl	8004b30 <__multiply>
 800413c:	4651      	mov	r1, sl
 800413e:	4680      	mov	r8, r0
 8004140:	4620      	mov	r0, r4
 8004142:	f000 fc4c 	bl	80049de <_Bfree>
 8004146:	46c2      	mov	sl, r8
 8004148:	9b08      	ldr	r3, [sp, #32]
 800414a:	1b9a      	subs	r2, r3, r6
 800414c:	d004      	beq.n	8004158 <_dtoa_r+0x780>
 800414e:	4651      	mov	r1, sl
 8004150:	4620      	mov	r0, r4
 8004152:	f000 fd7b 	bl	8004c4c <__pow5mult>
 8004156:	4682      	mov	sl, r0
 8004158:	2101      	movs	r1, #1
 800415a:	4620      	mov	r0, r4
 800415c:	f000 fcdf 	bl	8004b1e <__i2b>
 8004160:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004162:	2b00      	cmp	r3, #0
 8004164:	4606      	mov	r6, r0
 8004166:	f340 8083 	ble.w	8004270 <_dtoa_r+0x898>
 800416a:	461a      	mov	r2, r3
 800416c:	4601      	mov	r1, r0
 800416e:	4620      	mov	r0, r4
 8004170:	f000 fd6c 	bl	8004c4c <__pow5mult>
 8004174:	9b07      	ldr	r3, [sp, #28]
 8004176:	2b01      	cmp	r3, #1
 8004178:	4606      	mov	r6, r0
 800417a:	dd7c      	ble.n	8004276 <_dtoa_r+0x89e>
 800417c:	f04f 0800 	mov.w	r8, #0
 8004180:	6933      	ldr	r3, [r6, #16]
 8004182:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004186:	6918      	ldr	r0, [r3, #16]
 8004188:	f000 fc7b 	bl	8004a82 <__hi0bits>
 800418c:	f1c0 0020 	rsb	r0, r0, #32
 8004190:	9b06      	ldr	r3, [sp, #24]
 8004192:	4418      	add	r0, r3
 8004194:	f010 001f 	ands.w	r0, r0, #31
 8004198:	f000 8096 	beq.w	80042c8 <_dtoa_r+0x8f0>
 800419c:	f1c0 0320 	rsb	r3, r0, #32
 80041a0:	2b04      	cmp	r3, #4
 80041a2:	f340 8087 	ble.w	80042b4 <_dtoa_r+0x8dc>
 80041a6:	9b05      	ldr	r3, [sp, #20]
 80041a8:	f1c0 001c 	rsb	r0, r0, #28
 80041ac:	4403      	add	r3, r0
 80041ae:	9305      	str	r3, [sp, #20]
 80041b0:	9b06      	ldr	r3, [sp, #24]
 80041b2:	4405      	add	r5, r0
 80041b4:	4403      	add	r3, r0
 80041b6:	9306      	str	r3, [sp, #24]
 80041b8:	9b05      	ldr	r3, [sp, #20]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	dd05      	ble.n	80041ca <_dtoa_r+0x7f2>
 80041be:	4651      	mov	r1, sl
 80041c0:	461a      	mov	r2, r3
 80041c2:	4620      	mov	r0, r4
 80041c4:	f000 fd90 	bl	8004ce8 <__lshift>
 80041c8:	4682      	mov	sl, r0
 80041ca:	9b06      	ldr	r3, [sp, #24]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	dd05      	ble.n	80041dc <_dtoa_r+0x804>
 80041d0:	4631      	mov	r1, r6
 80041d2:	461a      	mov	r2, r3
 80041d4:	4620      	mov	r0, r4
 80041d6:	f000 fd87 	bl	8004ce8 <__lshift>
 80041da:	4606      	mov	r6, r0
 80041dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d074      	beq.n	80042cc <_dtoa_r+0x8f4>
 80041e2:	4631      	mov	r1, r6
 80041e4:	4650      	mov	r0, sl
 80041e6:	f000 fdd0 	bl	8004d8a <__mcmp>
 80041ea:	2800      	cmp	r0, #0
 80041ec:	da6e      	bge.n	80042cc <_dtoa_r+0x8f4>
 80041ee:	2300      	movs	r3, #0
 80041f0:	4651      	mov	r1, sl
 80041f2:	220a      	movs	r2, #10
 80041f4:	4620      	mov	r0, r4
 80041f6:	f000 fc09 	bl	8004a0c <__multadd>
 80041fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041fc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004200:	4682      	mov	sl, r0
 8004202:	2b00      	cmp	r3, #0
 8004204:	f000 81a8 	beq.w	8004558 <_dtoa_r+0xb80>
 8004208:	2300      	movs	r3, #0
 800420a:	4639      	mov	r1, r7
 800420c:	220a      	movs	r2, #10
 800420e:	4620      	mov	r0, r4
 8004210:	f000 fbfc 	bl	8004a0c <__multadd>
 8004214:	9b04      	ldr	r3, [sp, #16]
 8004216:	2b00      	cmp	r3, #0
 8004218:	4607      	mov	r7, r0
 800421a:	f300 80c8 	bgt.w	80043ae <_dtoa_r+0x9d6>
 800421e:	9b07      	ldr	r3, [sp, #28]
 8004220:	2b02      	cmp	r3, #2
 8004222:	f340 80c4 	ble.w	80043ae <_dtoa_r+0x9d6>
 8004226:	e059      	b.n	80042dc <_dtoa_r+0x904>
 8004228:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800422a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800422e:	e756      	b.n	80040de <_dtoa_r+0x706>
 8004230:	9b03      	ldr	r3, [sp, #12]
 8004232:	1e5e      	subs	r6, r3, #1
 8004234:	9b08      	ldr	r3, [sp, #32]
 8004236:	42b3      	cmp	r3, r6
 8004238:	bfbf      	itttt	lt
 800423a:	9b08      	ldrlt	r3, [sp, #32]
 800423c:	9608      	strlt	r6, [sp, #32]
 800423e:	1af2      	sublt	r2, r6, r3
 8004240:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8004242:	bfb6      	itet	lt
 8004244:	189b      	addlt	r3, r3, r2
 8004246:	1b9e      	subge	r6, r3, r6
 8004248:	930b      	strlt	r3, [sp, #44]	; 0x2c
 800424a:	9b03      	ldr	r3, [sp, #12]
 800424c:	bfb8      	it	lt
 800424e:	2600      	movlt	r6, #0
 8004250:	2b00      	cmp	r3, #0
 8004252:	bfb9      	ittee	lt
 8004254:	9b05      	ldrlt	r3, [sp, #20]
 8004256:	9a03      	ldrlt	r2, [sp, #12]
 8004258:	9d05      	ldrge	r5, [sp, #20]
 800425a:	9b03      	ldrge	r3, [sp, #12]
 800425c:	bfbc      	itt	lt
 800425e:	1a9d      	sublt	r5, r3, r2
 8004260:	2300      	movlt	r3, #0
 8004262:	e73e      	b.n	80040e2 <_dtoa_r+0x70a>
 8004264:	9e08      	ldr	r6, [sp, #32]
 8004266:	9d05      	ldr	r5, [sp, #20]
 8004268:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800426a:	e745      	b.n	80040f8 <_dtoa_r+0x720>
 800426c:	9a08      	ldr	r2, [sp, #32]
 800426e:	e76e      	b.n	800414e <_dtoa_r+0x776>
 8004270:	9b07      	ldr	r3, [sp, #28]
 8004272:	2b01      	cmp	r3, #1
 8004274:	dc19      	bgt.n	80042aa <_dtoa_r+0x8d2>
 8004276:	9b00      	ldr	r3, [sp, #0]
 8004278:	b9bb      	cbnz	r3, 80042aa <_dtoa_r+0x8d2>
 800427a:	9b01      	ldr	r3, [sp, #4]
 800427c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004280:	b99b      	cbnz	r3, 80042aa <_dtoa_r+0x8d2>
 8004282:	9b01      	ldr	r3, [sp, #4]
 8004284:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004288:	0d1b      	lsrs	r3, r3, #20
 800428a:	051b      	lsls	r3, r3, #20
 800428c:	b183      	cbz	r3, 80042b0 <_dtoa_r+0x8d8>
 800428e:	9b05      	ldr	r3, [sp, #20]
 8004290:	3301      	adds	r3, #1
 8004292:	9305      	str	r3, [sp, #20]
 8004294:	9b06      	ldr	r3, [sp, #24]
 8004296:	3301      	adds	r3, #1
 8004298:	9306      	str	r3, [sp, #24]
 800429a:	f04f 0801 	mov.w	r8, #1
 800429e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	f47f af6d 	bne.w	8004180 <_dtoa_r+0x7a8>
 80042a6:	2001      	movs	r0, #1
 80042a8:	e772      	b.n	8004190 <_dtoa_r+0x7b8>
 80042aa:	f04f 0800 	mov.w	r8, #0
 80042ae:	e7f6      	b.n	800429e <_dtoa_r+0x8c6>
 80042b0:	4698      	mov	r8, r3
 80042b2:	e7f4      	b.n	800429e <_dtoa_r+0x8c6>
 80042b4:	d080      	beq.n	80041b8 <_dtoa_r+0x7e0>
 80042b6:	9a05      	ldr	r2, [sp, #20]
 80042b8:	331c      	adds	r3, #28
 80042ba:	441a      	add	r2, r3
 80042bc:	9205      	str	r2, [sp, #20]
 80042be:	9a06      	ldr	r2, [sp, #24]
 80042c0:	441a      	add	r2, r3
 80042c2:	441d      	add	r5, r3
 80042c4:	4613      	mov	r3, r2
 80042c6:	e776      	b.n	80041b6 <_dtoa_r+0x7de>
 80042c8:	4603      	mov	r3, r0
 80042ca:	e7f4      	b.n	80042b6 <_dtoa_r+0x8de>
 80042cc:	9b03      	ldr	r3, [sp, #12]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	dc36      	bgt.n	8004340 <_dtoa_r+0x968>
 80042d2:	9b07      	ldr	r3, [sp, #28]
 80042d4:	2b02      	cmp	r3, #2
 80042d6:	dd33      	ble.n	8004340 <_dtoa_r+0x968>
 80042d8:	9b03      	ldr	r3, [sp, #12]
 80042da:	9304      	str	r3, [sp, #16]
 80042dc:	9b04      	ldr	r3, [sp, #16]
 80042de:	b963      	cbnz	r3, 80042fa <_dtoa_r+0x922>
 80042e0:	4631      	mov	r1, r6
 80042e2:	2205      	movs	r2, #5
 80042e4:	4620      	mov	r0, r4
 80042e6:	f000 fb91 	bl	8004a0c <__multadd>
 80042ea:	4601      	mov	r1, r0
 80042ec:	4606      	mov	r6, r0
 80042ee:	4650      	mov	r0, sl
 80042f0:	f000 fd4b 	bl	8004d8a <__mcmp>
 80042f4:	2800      	cmp	r0, #0
 80042f6:	f73f adb6 	bgt.w	8003e66 <_dtoa_r+0x48e>
 80042fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80042fc:	9d02      	ldr	r5, [sp, #8]
 80042fe:	ea6f 0b03 	mvn.w	fp, r3
 8004302:	2300      	movs	r3, #0
 8004304:	9303      	str	r3, [sp, #12]
 8004306:	4631      	mov	r1, r6
 8004308:	4620      	mov	r0, r4
 800430a:	f000 fb68 	bl	80049de <_Bfree>
 800430e:	2f00      	cmp	r7, #0
 8004310:	f43f aea6 	beq.w	8004060 <_dtoa_r+0x688>
 8004314:	9b03      	ldr	r3, [sp, #12]
 8004316:	b12b      	cbz	r3, 8004324 <_dtoa_r+0x94c>
 8004318:	42bb      	cmp	r3, r7
 800431a:	d003      	beq.n	8004324 <_dtoa_r+0x94c>
 800431c:	4619      	mov	r1, r3
 800431e:	4620      	mov	r0, r4
 8004320:	f000 fb5d 	bl	80049de <_Bfree>
 8004324:	4639      	mov	r1, r7
 8004326:	4620      	mov	r0, r4
 8004328:	f000 fb59 	bl	80049de <_Bfree>
 800432c:	e698      	b.n	8004060 <_dtoa_r+0x688>
 800432e:	2600      	movs	r6, #0
 8004330:	4637      	mov	r7, r6
 8004332:	e7e2      	b.n	80042fa <_dtoa_r+0x922>
 8004334:	46bb      	mov	fp, r7
 8004336:	4637      	mov	r7, r6
 8004338:	e595      	b.n	8003e66 <_dtoa_r+0x48e>
 800433a:	bf00      	nop
 800433c:	40240000 	.word	0x40240000
 8004340:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004342:	bb93      	cbnz	r3, 80043aa <_dtoa_r+0x9d2>
 8004344:	9b03      	ldr	r3, [sp, #12]
 8004346:	9304      	str	r3, [sp, #16]
 8004348:	9d02      	ldr	r5, [sp, #8]
 800434a:	4631      	mov	r1, r6
 800434c:	4650      	mov	r0, sl
 800434e:	f7ff fab7 	bl	80038c0 <quorem>
 8004352:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004356:	f805 9b01 	strb.w	r9, [r5], #1
 800435a:	9b02      	ldr	r3, [sp, #8]
 800435c:	9a04      	ldr	r2, [sp, #16]
 800435e:	1aeb      	subs	r3, r5, r3
 8004360:	429a      	cmp	r2, r3
 8004362:	f300 80dc 	bgt.w	800451e <_dtoa_r+0xb46>
 8004366:	9b02      	ldr	r3, [sp, #8]
 8004368:	2a01      	cmp	r2, #1
 800436a:	bfac      	ite	ge
 800436c:	189b      	addge	r3, r3, r2
 800436e:	3301      	addlt	r3, #1
 8004370:	4698      	mov	r8, r3
 8004372:	2300      	movs	r3, #0
 8004374:	9303      	str	r3, [sp, #12]
 8004376:	4651      	mov	r1, sl
 8004378:	2201      	movs	r2, #1
 800437a:	4620      	mov	r0, r4
 800437c:	f000 fcb4 	bl	8004ce8 <__lshift>
 8004380:	4631      	mov	r1, r6
 8004382:	4682      	mov	sl, r0
 8004384:	f000 fd01 	bl	8004d8a <__mcmp>
 8004388:	2800      	cmp	r0, #0
 800438a:	f300 808d 	bgt.w	80044a8 <_dtoa_r+0xad0>
 800438e:	d103      	bne.n	8004398 <_dtoa_r+0x9c0>
 8004390:	f019 0f01 	tst.w	r9, #1
 8004394:	f040 8088 	bne.w	80044a8 <_dtoa_r+0xad0>
 8004398:	4645      	mov	r5, r8
 800439a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800439e:	2b30      	cmp	r3, #48	; 0x30
 80043a0:	f105 32ff 	add.w	r2, r5, #4294967295
 80043a4:	d1af      	bne.n	8004306 <_dtoa_r+0x92e>
 80043a6:	4615      	mov	r5, r2
 80043a8:	e7f7      	b.n	800439a <_dtoa_r+0x9c2>
 80043aa:	9b03      	ldr	r3, [sp, #12]
 80043ac:	9304      	str	r3, [sp, #16]
 80043ae:	2d00      	cmp	r5, #0
 80043b0:	dd05      	ble.n	80043be <_dtoa_r+0x9e6>
 80043b2:	4639      	mov	r1, r7
 80043b4:	462a      	mov	r2, r5
 80043b6:	4620      	mov	r0, r4
 80043b8:	f000 fc96 	bl	8004ce8 <__lshift>
 80043bc:	4607      	mov	r7, r0
 80043be:	f1b8 0f00 	cmp.w	r8, #0
 80043c2:	d04c      	beq.n	800445e <_dtoa_r+0xa86>
 80043c4:	6879      	ldr	r1, [r7, #4]
 80043c6:	4620      	mov	r0, r4
 80043c8:	f000 fad5 	bl	8004976 <_Balloc>
 80043cc:	693a      	ldr	r2, [r7, #16]
 80043ce:	3202      	adds	r2, #2
 80043d0:	4605      	mov	r5, r0
 80043d2:	0092      	lsls	r2, r2, #2
 80043d4:	f107 010c 	add.w	r1, r7, #12
 80043d8:	300c      	adds	r0, #12
 80043da:	f000 fac1 	bl	8004960 <memcpy>
 80043de:	2201      	movs	r2, #1
 80043e0:	4629      	mov	r1, r5
 80043e2:	4620      	mov	r0, r4
 80043e4:	f000 fc80 	bl	8004ce8 <__lshift>
 80043e8:	9b00      	ldr	r3, [sp, #0]
 80043ea:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80043ee:	9703      	str	r7, [sp, #12]
 80043f0:	f003 0301 	and.w	r3, r3, #1
 80043f4:	4607      	mov	r7, r0
 80043f6:	9305      	str	r3, [sp, #20]
 80043f8:	4631      	mov	r1, r6
 80043fa:	4650      	mov	r0, sl
 80043fc:	f7ff fa60 	bl	80038c0 <quorem>
 8004400:	9903      	ldr	r1, [sp, #12]
 8004402:	4605      	mov	r5, r0
 8004404:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004408:	4650      	mov	r0, sl
 800440a:	f000 fcbe 	bl	8004d8a <__mcmp>
 800440e:	463a      	mov	r2, r7
 8004410:	9000      	str	r0, [sp, #0]
 8004412:	4631      	mov	r1, r6
 8004414:	4620      	mov	r0, r4
 8004416:	f000 fcd2 	bl	8004dbe <__mdiff>
 800441a:	68c3      	ldr	r3, [r0, #12]
 800441c:	4602      	mov	r2, r0
 800441e:	bb03      	cbnz	r3, 8004462 <_dtoa_r+0xa8a>
 8004420:	4601      	mov	r1, r0
 8004422:	9006      	str	r0, [sp, #24]
 8004424:	4650      	mov	r0, sl
 8004426:	f000 fcb0 	bl	8004d8a <__mcmp>
 800442a:	9a06      	ldr	r2, [sp, #24]
 800442c:	4603      	mov	r3, r0
 800442e:	4611      	mov	r1, r2
 8004430:	4620      	mov	r0, r4
 8004432:	9306      	str	r3, [sp, #24]
 8004434:	f000 fad3 	bl	80049de <_Bfree>
 8004438:	9b06      	ldr	r3, [sp, #24]
 800443a:	b9a3      	cbnz	r3, 8004466 <_dtoa_r+0xa8e>
 800443c:	9a07      	ldr	r2, [sp, #28]
 800443e:	b992      	cbnz	r2, 8004466 <_dtoa_r+0xa8e>
 8004440:	9a05      	ldr	r2, [sp, #20]
 8004442:	b982      	cbnz	r2, 8004466 <_dtoa_r+0xa8e>
 8004444:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004448:	d029      	beq.n	800449e <_dtoa_r+0xac6>
 800444a:	9b00      	ldr	r3, [sp, #0]
 800444c:	2b00      	cmp	r3, #0
 800444e:	dd01      	ble.n	8004454 <_dtoa_r+0xa7c>
 8004450:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8004454:	f108 0501 	add.w	r5, r8, #1
 8004458:	f888 9000 	strb.w	r9, [r8]
 800445c:	e753      	b.n	8004306 <_dtoa_r+0x92e>
 800445e:	4638      	mov	r0, r7
 8004460:	e7c2      	b.n	80043e8 <_dtoa_r+0xa10>
 8004462:	2301      	movs	r3, #1
 8004464:	e7e3      	b.n	800442e <_dtoa_r+0xa56>
 8004466:	9a00      	ldr	r2, [sp, #0]
 8004468:	2a00      	cmp	r2, #0
 800446a:	db04      	blt.n	8004476 <_dtoa_r+0xa9e>
 800446c:	d125      	bne.n	80044ba <_dtoa_r+0xae2>
 800446e:	9a07      	ldr	r2, [sp, #28]
 8004470:	bb1a      	cbnz	r2, 80044ba <_dtoa_r+0xae2>
 8004472:	9a05      	ldr	r2, [sp, #20]
 8004474:	bb0a      	cbnz	r2, 80044ba <_dtoa_r+0xae2>
 8004476:	2b00      	cmp	r3, #0
 8004478:	ddec      	ble.n	8004454 <_dtoa_r+0xa7c>
 800447a:	4651      	mov	r1, sl
 800447c:	2201      	movs	r2, #1
 800447e:	4620      	mov	r0, r4
 8004480:	f000 fc32 	bl	8004ce8 <__lshift>
 8004484:	4631      	mov	r1, r6
 8004486:	4682      	mov	sl, r0
 8004488:	f000 fc7f 	bl	8004d8a <__mcmp>
 800448c:	2800      	cmp	r0, #0
 800448e:	dc03      	bgt.n	8004498 <_dtoa_r+0xac0>
 8004490:	d1e0      	bne.n	8004454 <_dtoa_r+0xa7c>
 8004492:	f019 0f01 	tst.w	r9, #1
 8004496:	d0dd      	beq.n	8004454 <_dtoa_r+0xa7c>
 8004498:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800449c:	d1d8      	bne.n	8004450 <_dtoa_r+0xa78>
 800449e:	2339      	movs	r3, #57	; 0x39
 80044a0:	f888 3000 	strb.w	r3, [r8]
 80044a4:	f108 0801 	add.w	r8, r8, #1
 80044a8:	4645      	mov	r5, r8
 80044aa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80044ae:	2b39      	cmp	r3, #57	; 0x39
 80044b0:	f105 32ff 	add.w	r2, r5, #4294967295
 80044b4:	d03b      	beq.n	800452e <_dtoa_r+0xb56>
 80044b6:	3301      	adds	r3, #1
 80044b8:	e040      	b.n	800453c <_dtoa_r+0xb64>
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	f108 0501 	add.w	r5, r8, #1
 80044c0:	dd05      	ble.n	80044ce <_dtoa_r+0xaf6>
 80044c2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80044c6:	d0ea      	beq.n	800449e <_dtoa_r+0xac6>
 80044c8:	f109 0901 	add.w	r9, r9, #1
 80044cc:	e7c4      	b.n	8004458 <_dtoa_r+0xa80>
 80044ce:	9b02      	ldr	r3, [sp, #8]
 80044d0:	9a04      	ldr	r2, [sp, #16]
 80044d2:	f805 9c01 	strb.w	r9, [r5, #-1]
 80044d6:	1aeb      	subs	r3, r5, r3
 80044d8:	4293      	cmp	r3, r2
 80044da:	46a8      	mov	r8, r5
 80044dc:	f43f af4b 	beq.w	8004376 <_dtoa_r+0x99e>
 80044e0:	4651      	mov	r1, sl
 80044e2:	2300      	movs	r3, #0
 80044e4:	220a      	movs	r2, #10
 80044e6:	4620      	mov	r0, r4
 80044e8:	f000 fa90 	bl	8004a0c <__multadd>
 80044ec:	9b03      	ldr	r3, [sp, #12]
 80044ee:	9903      	ldr	r1, [sp, #12]
 80044f0:	42bb      	cmp	r3, r7
 80044f2:	4682      	mov	sl, r0
 80044f4:	f04f 0300 	mov.w	r3, #0
 80044f8:	f04f 020a 	mov.w	r2, #10
 80044fc:	4620      	mov	r0, r4
 80044fe:	d104      	bne.n	800450a <_dtoa_r+0xb32>
 8004500:	f000 fa84 	bl	8004a0c <__multadd>
 8004504:	9003      	str	r0, [sp, #12]
 8004506:	4607      	mov	r7, r0
 8004508:	e776      	b.n	80043f8 <_dtoa_r+0xa20>
 800450a:	f000 fa7f 	bl	8004a0c <__multadd>
 800450e:	2300      	movs	r3, #0
 8004510:	9003      	str	r0, [sp, #12]
 8004512:	220a      	movs	r2, #10
 8004514:	4639      	mov	r1, r7
 8004516:	4620      	mov	r0, r4
 8004518:	f000 fa78 	bl	8004a0c <__multadd>
 800451c:	e7f3      	b.n	8004506 <_dtoa_r+0xb2e>
 800451e:	4651      	mov	r1, sl
 8004520:	2300      	movs	r3, #0
 8004522:	220a      	movs	r2, #10
 8004524:	4620      	mov	r0, r4
 8004526:	f000 fa71 	bl	8004a0c <__multadd>
 800452a:	4682      	mov	sl, r0
 800452c:	e70d      	b.n	800434a <_dtoa_r+0x972>
 800452e:	9b02      	ldr	r3, [sp, #8]
 8004530:	4293      	cmp	r3, r2
 8004532:	d105      	bne.n	8004540 <_dtoa_r+0xb68>
 8004534:	9a02      	ldr	r2, [sp, #8]
 8004536:	f10b 0b01 	add.w	fp, fp, #1
 800453a:	2331      	movs	r3, #49	; 0x31
 800453c:	7013      	strb	r3, [r2, #0]
 800453e:	e6e2      	b.n	8004306 <_dtoa_r+0x92e>
 8004540:	4615      	mov	r5, r2
 8004542:	e7b2      	b.n	80044aa <_dtoa_r+0xad2>
 8004544:	4b09      	ldr	r3, [pc, #36]	; (800456c <_dtoa_r+0xb94>)
 8004546:	f7ff baae 	b.w	8003aa6 <_dtoa_r+0xce>
 800454a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800454c:	2b00      	cmp	r3, #0
 800454e:	f47f aa88 	bne.w	8003a62 <_dtoa_r+0x8a>
 8004552:	4b07      	ldr	r3, [pc, #28]	; (8004570 <_dtoa_r+0xb98>)
 8004554:	f7ff baa7 	b.w	8003aa6 <_dtoa_r+0xce>
 8004558:	9b04      	ldr	r3, [sp, #16]
 800455a:	2b00      	cmp	r3, #0
 800455c:	f73f aef4 	bgt.w	8004348 <_dtoa_r+0x970>
 8004560:	9b07      	ldr	r3, [sp, #28]
 8004562:	2b02      	cmp	r3, #2
 8004564:	f77f aef0 	ble.w	8004348 <_dtoa_r+0x970>
 8004568:	e6b8      	b.n	80042dc <_dtoa_r+0x904>
 800456a:	bf00      	nop
 800456c:	080052c0 	.word	0x080052c0
 8004570:	080052c2 	.word	0x080052c2

08004574 <__sflush_r>:
 8004574:	898a      	ldrh	r2, [r1, #12]
 8004576:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800457a:	4605      	mov	r5, r0
 800457c:	0710      	lsls	r0, r2, #28
 800457e:	460c      	mov	r4, r1
 8004580:	d45a      	bmi.n	8004638 <__sflush_r+0xc4>
 8004582:	684b      	ldr	r3, [r1, #4]
 8004584:	2b00      	cmp	r3, #0
 8004586:	dc05      	bgt.n	8004594 <__sflush_r+0x20>
 8004588:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800458a:	2b00      	cmp	r3, #0
 800458c:	dc02      	bgt.n	8004594 <__sflush_r+0x20>
 800458e:	2000      	movs	r0, #0
 8004590:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004594:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004596:	2e00      	cmp	r6, #0
 8004598:	d0f9      	beq.n	800458e <__sflush_r+0x1a>
 800459a:	2300      	movs	r3, #0
 800459c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80045a0:	682f      	ldr	r7, [r5, #0]
 80045a2:	602b      	str	r3, [r5, #0]
 80045a4:	d033      	beq.n	800460e <__sflush_r+0x9a>
 80045a6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80045a8:	89a3      	ldrh	r3, [r4, #12]
 80045aa:	075a      	lsls	r2, r3, #29
 80045ac:	d505      	bpl.n	80045ba <__sflush_r+0x46>
 80045ae:	6863      	ldr	r3, [r4, #4]
 80045b0:	1ac0      	subs	r0, r0, r3
 80045b2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80045b4:	b10b      	cbz	r3, 80045ba <__sflush_r+0x46>
 80045b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80045b8:	1ac0      	subs	r0, r0, r3
 80045ba:	2300      	movs	r3, #0
 80045bc:	4602      	mov	r2, r0
 80045be:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80045c0:	6a21      	ldr	r1, [r4, #32]
 80045c2:	4628      	mov	r0, r5
 80045c4:	47b0      	blx	r6
 80045c6:	1c43      	adds	r3, r0, #1
 80045c8:	89a3      	ldrh	r3, [r4, #12]
 80045ca:	d106      	bne.n	80045da <__sflush_r+0x66>
 80045cc:	6829      	ldr	r1, [r5, #0]
 80045ce:	291d      	cmp	r1, #29
 80045d0:	d84b      	bhi.n	800466a <__sflush_r+0xf6>
 80045d2:	4a2b      	ldr	r2, [pc, #172]	; (8004680 <__sflush_r+0x10c>)
 80045d4:	40ca      	lsrs	r2, r1
 80045d6:	07d6      	lsls	r6, r2, #31
 80045d8:	d547      	bpl.n	800466a <__sflush_r+0xf6>
 80045da:	2200      	movs	r2, #0
 80045dc:	6062      	str	r2, [r4, #4]
 80045de:	04d9      	lsls	r1, r3, #19
 80045e0:	6922      	ldr	r2, [r4, #16]
 80045e2:	6022      	str	r2, [r4, #0]
 80045e4:	d504      	bpl.n	80045f0 <__sflush_r+0x7c>
 80045e6:	1c42      	adds	r2, r0, #1
 80045e8:	d101      	bne.n	80045ee <__sflush_r+0x7a>
 80045ea:	682b      	ldr	r3, [r5, #0]
 80045ec:	b903      	cbnz	r3, 80045f0 <__sflush_r+0x7c>
 80045ee:	6560      	str	r0, [r4, #84]	; 0x54
 80045f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80045f2:	602f      	str	r7, [r5, #0]
 80045f4:	2900      	cmp	r1, #0
 80045f6:	d0ca      	beq.n	800458e <__sflush_r+0x1a>
 80045f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80045fc:	4299      	cmp	r1, r3
 80045fe:	d002      	beq.n	8004606 <__sflush_r+0x92>
 8004600:	4628      	mov	r0, r5
 8004602:	f000 fc97 	bl	8004f34 <_free_r>
 8004606:	2000      	movs	r0, #0
 8004608:	6360      	str	r0, [r4, #52]	; 0x34
 800460a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800460e:	6a21      	ldr	r1, [r4, #32]
 8004610:	2301      	movs	r3, #1
 8004612:	4628      	mov	r0, r5
 8004614:	47b0      	blx	r6
 8004616:	1c41      	adds	r1, r0, #1
 8004618:	d1c6      	bne.n	80045a8 <__sflush_r+0x34>
 800461a:	682b      	ldr	r3, [r5, #0]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d0c3      	beq.n	80045a8 <__sflush_r+0x34>
 8004620:	2b1d      	cmp	r3, #29
 8004622:	d001      	beq.n	8004628 <__sflush_r+0xb4>
 8004624:	2b16      	cmp	r3, #22
 8004626:	d101      	bne.n	800462c <__sflush_r+0xb8>
 8004628:	602f      	str	r7, [r5, #0]
 800462a:	e7b0      	b.n	800458e <__sflush_r+0x1a>
 800462c:	89a3      	ldrh	r3, [r4, #12]
 800462e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004632:	81a3      	strh	r3, [r4, #12]
 8004634:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004638:	690f      	ldr	r7, [r1, #16]
 800463a:	2f00      	cmp	r7, #0
 800463c:	d0a7      	beq.n	800458e <__sflush_r+0x1a>
 800463e:	0793      	lsls	r3, r2, #30
 8004640:	680e      	ldr	r6, [r1, #0]
 8004642:	bf08      	it	eq
 8004644:	694b      	ldreq	r3, [r1, #20]
 8004646:	600f      	str	r7, [r1, #0]
 8004648:	bf18      	it	ne
 800464a:	2300      	movne	r3, #0
 800464c:	eba6 0807 	sub.w	r8, r6, r7
 8004650:	608b      	str	r3, [r1, #8]
 8004652:	f1b8 0f00 	cmp.w	r8, #0
 8004656:	dd9a      	ble.n	800458e <__sflush_r+0x1a>
 8004658:	4643      	mov	r3, r8
 800465a:	463a      	mov	r2, r7
 800465c:	6a21      	ldr	r1, [r4, #32]
 800465e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004660:	4628      	mov	r0, r5
 8004662:	47b0      	blx	r6
 8004664:	2800      	cmp	r0, #0
 8004666:	dc07      	bgt.n	8004678 <__sflush_r+0x104>
 8004668:	89a3      	ldrh	r3, [r4, #12]
 800466a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800466e:	81a3      	strh	r3, [r4, #12]
 8004670:	f04f 30ff 	mov.w	r0, #4294967295
 8004674:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004678:	4407      	add	r7, r0
 800467a:	eba8 0800 	sub.w	r8, r8, r0
 800467e:	e7e8      	b.n	8004652 <__sflush_r+0xde>
 8004680:	20400001 	.word	0x20400001

08004684 <_fflush_r>:
 8004684:	b538      	push	{r3, r4, r5, lr}
 8004686:	690b      	ldr	r3, [r1, #16]
 8004688:	4605      	mov	r5, r0
 800468a:	460c      	mov	r4, r1
 800468c:	b1db      	cbz	r3, 80046c6 <_fflush_r+0x42>
 800468e:	b118      	cbz	r0, 8004698 <_fflush_r+0x14>
 8004690:	6983      	ldr	r3, [r0, #24]
 8004692:	b90b      	cbnz	r3, 8004698 <_fflush_r+0x14>
 8004694:	f000 f860 	bl	8004758 <__sinit>
 8004698:	4b0c      	ldr	r3, [pc, #48]	; (80046cc <_fflush_r+0x48>)
 800469a:	429c      	cmp	r4, r3
 800469c:	d109      	bne.n	80046b2 <_fflush_r+0x2e>
 800469e:	686c      	ldr	r4, [r5, #4]
 80046a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80046a4:	b17b      	cbz	r3, 80046c6 <_fflush_r+0x42>
 80046a6:	4621      	mov	r1, r4
 80046a8:	4628      	mov	r0, r5
 80046aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80046ae:	f7ff bf61 	b.w	8004574 <__sflush_r>
 80046b2:	4b07      	ldr	r3, [pc, #28]	; (80046d0 <_fflush_r+0x4c>)
 80046b4:	429c      	cmp	r4, r3
 80046b6:	d101      	bne.n	80046bc <_fflush_r+0x38>
 80046b8:	68ac      	ldr	r4, [r5, #8]
 80046ba:	e7f1      	b.n	80046a0 <_fflush_r+0x1c>
 80046bc:	4b05      	ldr	r3, [pc, #20]	; (80046d4 <_fflush_r+0x50>)
 80046be:	429c      	cmp	r4, r3
 80046c0:	bf08      	it	eq
 80046c2:	68ec      	ldreq	r4, [r5, #12]
 80046c4:	e7ec      	b.n	80046a0 <_fflush_r+0x1c>
 80046c6:	2000      	movs	r0, #0
 80046c8:	bd38      	pop	{r3, r4, r5, pc}
 80046ca:	bf00      	nop
 80046cc:	080052f0 	.word	0x080052f0
 80046d0:	08005310 	.word	0x08005310
 80046d4:	080052d0 	.word	0x080052d0

080046d8 <_cleanup_r>:
 80046d8:	4901      	ldr	r1, [pc, #4]	; (80046e0 <_cleanup_r+0x8>)
 80046da:	f000 b8a9 	b.w	8004830 <_fwalk_reent>
 80046de:	bf00      	nop
 80046e0:	08004685 	.word	0x08004685

080046e4 <std.isra.0>:
 80046e4:	2300      	movs	r3, #0
 80046e6:	b510      	push	{r4, lr}
 80046e8:	4604      	mov	r4, r0
 80046ea:	6003      	str	r3, [r0, #0]
 80046ec:	6043      	str	r3, [r0, #4]
 80046ee:	6083      	str	r3, [r0, #8]
 80046f0:	8181      	strh	r1, [r0, #12]
 80046f2:	6643      	str	r3, [r0, #100]	; 0x64
 80046f4:	81c2      	strh	r2, [r0, #14]
 80046f6:	6103      	str	r3, [r0, #16]
 80046f8:	6143      	str	r3, [r0, #20]
 80046fa:	6183      	str	r3, [r0, #24]
 80046fc:	4619      	mov	r1, r3
 80046fe:	2208      	movs	r2, #8
 8004700:	305c      	adds	r0, #92	; 0x5c
 8004702:	f7fe fc65 	bl	8002fd0 <memset>
 8004706:	4b05      	ldr	r3, [pc, #20]	; (800471c <std.isra.0+0x38>)
 8004708:	6263      	str	r3, [r4, #36]	; 0x24
 800470a:	4b05      	ldr	r3, [pc, #20]	; (8004720 <std.isra.0+0x3c>)
 800470c:	62a3      	str	r3, [r4, #40]	; 0x28
 800470e:	4b05      	ldr	r3, [pc, #20]	; (8004724 <std.isra.0+0x40>)
 8004710:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004712:	4b05      	ldr	r3, [pc, #20]	; (8004728 <std.isra.0+0x44>)
 8004714:	6224      	str	r4, [r4, #32]
 8004716:	6323      	str	r3, [r4, #48]	; 0x30
 8004718:	bd10      	pop	{r4, pc}
 800471a:	bf00      	nop
 800471c:	080050ad 	.word	0x080050ad
 8004720:	080050cf 	.word	0x080050cf
 8004724:	08005107 	.word	0x08005107
 8004728:	0800512b 	.word	0x0800512b

0800472c <__sfmoreglue>:
 800472c:	b570      	push	{r4, r5, r6, lr}
 800472e:	1e4a      	subs	r2, r1, #1
 8004730:	2568      	movs	r5, #104	; 0x68
 8004732:	4355      	muls	r5, r2
 8004734:	460e      	mov	r6, r1
 8004736:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800473a:	f000 fc49 	bl	8004fd0 <_malloc_r>
 800473e:	4604      	mov	r4, r0
 8004740:	b140      	cbz	r0, 8004754 <__sfmoreglue+0x28>
 8004742:	2100      	movs	r1, #0
 8004744:	e880 0042 	stmia.w	r0, {r1, r6}
 8004748:	300c      	adds	r0, #12
 800474a:	60a0      	str	r0, [r4, #8]
 800474c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004750:	f7fe fc3e 	bl	8002fd0 <memset>
 8004754:	4620      	mov	r0, r4
 8004756:	bd70      	pop	{r4, r5, r6, pc}

08004758 <__sinit>:
 8004758:	6983      	ldr	r3, [r0, #24]
 800475a:	b510      	push	{r4, lr}
 800475c:	4604      	mov	r4, r0
 800475e:	bb33      	cbnz	r3, 80047ae <__sinit+0x56>
 8004760:	6483      	str	r3, [r0, #72]	; 0x48
 8004762:	64c3      	str	r3, [r0, #76]	; 0x4c
 8004764:	6503      	str	r3, [r0, #80]	; 0x50
 8004766:	4b12      	ldr	r3, [pc, #72]	; (80047b0 <__sinit+0x58>)
 8004768:	4a12      	ldr	r2, [pc, #72]	; (80047b4 <__sinit+0x5c>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	6282      	str	r2, [r0, #40]	; 0x28
 800476e:	4298      	cmp	r0, r3
 8004770:	bf04      	itt	eq
 8004772:	2301      	moveq	r3, #1
 8004774:	6183      	streq	r3, [r0, #24]
 8004776:	f000 f81f 	bl	80047b8 <__sfp>
 800477a:	6060      	str	r0, [r4, #4]
 800477c:	4620      	mov	r0, r4
 800477e:	f000 f81b 	bl	80047b8 <__sfp>
 8004782:	60a0      	str	r0, [r4, #8]
 8004784:	4620      	mov	r0, r4
 8004786:	f000 f817 	bl	80047b8 <__sfp>
 800478a:	2200      	movs	r2, #0
 800478c:	60e0      	str	r0, [r4, #12]
 800478e:	2104      	movs	r1, #4
 8004790:	6860      	ldr	r0, [r4, #4]
 8004792:	f7ff ffa7 	bl	80046e4 <std.isra.0>
 8004796:	2201      	movs	r2, #1
 8004798:	2109      	movs	r1, #9
 800479a:	68a0      	ldr	r0, [r4, #8]
 800479c:	f7ff ffa2 	bl	80046e4 <std.isra.0>
 80047a0:	2202      	movs	r2, #2
 80047a2:	2112      	movs	r1, #18
 80047a4:	68e0      	ldr	r0, [r4, #12]
 80047a6:	f7ff ff9d 	bl	80046e4 <std.isra.0>
 80047aa:	2301      	movs	r3, #1
 80047ac:	61a3      	str	r3, [r4, #24]
 80047ae:	bd10      	pop	{r4, pc}
 80047b0:	080052ac 	.word	0x080052ac
 80047b4:	080046d9 	.word	0x080046d9

080047b8 <__sfp>:
 80047b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047ba:	4b1c      	ldr	r3, [pc, #112]	; (800482c <__sfp+0x74>)
 80047bc:	681e      	ldr	r6, [r3, #0]
 80047be:	69b3      	ldr	r3, [r6, #24]
 80047c0:	4607      	mov	r7, r0
 80047c2:	b913      	cbnz	r3, 80047ca <__sfp+0x12>
 80047c4:	4630      	mov	r0, r6
 80047c6:	f7ff ffc7 	bl	8004758 <__sinit>
 80047ca:	3648      	adds	r6, #72	; 0x48
 80047cc:	68b4      	ldr	r4, [r6, #8]
 80047ce:	6873      	ldr	r3, [r6, #4]
 80047d0:	3b01      	subs	r3, #1
 80047d2:	d503      	bpl.n	80047dc <__sfp+0x24>
 80047d4:	6833      	ldr	r3, [r6, #0]
 80047d6:	b133      	cbz	r3, 80047e6 <__sfp+0x2e>
 80047d8:	6836      	ldr	r6, [r6, #0]
 80047da:	e7f7      	b.n	80047cc <__sfp+0x14>
 80047dc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80047e0:	b16d      	cbz	r5, 80047fe <__sfp+0x46>
 80047e2:	3468      	adds	r4, #104	; 0x68
 80047e4:	e7f4      	b.n	80047d0 <__sfp+0x18>
 80047e6:	2104      	movs	r1, #4
 80047e8:	4638      	mov	r0, r7
 80047ea:	f7ff ff9f 	bl	800472c <__sfmoreglue>
 80047ee:	6030      	str	r0, [r6, #0]
 80047f0:	2800      	cmp	r0, #0
 80047f2:	d1f1      	bne.n	80047d8 <__sfp+0x20>
 80047f4:	230c      	movs	r3, #12
 80047f6:	603b      	str	r3, [r7, #0]
 80047f8:	4604      	mov	r4, r0
 80047fa:	4620      	mov	r0, r4
 80047fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80047fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004802:	81e3      	strh	r3, [r4, #14]
 8004804:	2301      	movs	r3, #1
 8004806:	81a3      	strh	r3, [r4, #12]
 8004808:	6665      	str	r5, [r4, #100]	; 0x64
 800480a:	6025      	str	r5, [r4, #0]
 800480c:	60a5      	str	r5, [r4, #8]
 800480e:	6065      	str	r5, [r4, #4]
 8004810:	6125      	str	r5, [r4, #16]
 8004812:	6165      	str	r5, [r4, #20]
 8004814:	61a5      	str	r5, [r4, #24]
 8004816:	2208      	movs	r2, #8
 8004818:	4629      	mov	r1, r5
 800481a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800481e:	f7fe fbd7 	bl	8002fd0 <memset>
 8004822:	6365      	str	r5, [r4, #52]	; 0x34
 8004824:	63a5      	str	r5, [r4, #56]	; 0x38
 8004826:	64a5      	str	r5, [r4, #72]	; 0x48
 8004828:	64e5      	str	r5, [r4, #76]	; 0x4c
 800482a:	e7e6      	b.n	80047fa <__sfp+0x42>
 800482c:	080052ac 	.word	0x080052ac

08004830 <_fwalk_reent>:
 8004830:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004834:	4680      	mov	r8, r0
 8004836:	4689      	mov	r9, r1
 8004838:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800483c:	2600      	movs	r6, #0
 800483e:	b914      	cbnz	r4, 8004846 <_fwalk_reent+0x16>
 8004840:	4630      	mov	r0, r6
 8004842:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004846:	68a5      	ldr	r5, [r4, #8]
 8004848:	6867      	ldr	r7, [r4, #4]
 800484a:	3f01      	subs	r7, #1
 800484c:	d501      	bpl.n	8004852 <_fwalk_reent+0x22>
 800484e:	6824      	ldr	r4, [r4, #0]
 8004850:	e7f5      	b.n	800483e <_fwalk_reent+0xe>
 8004852:	89ab      	ldrh	r3, [r5, #12]
 8004854:	2b01      	cmp	r3, #1
 8004856:	d907      	bls.n	8004868 <_fwalk_reent+0x38>
 8004858:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800485c:	3301      	adds	r3, #1
 800485e:	d003      	beq.n	8004868 <_fwalk_reent+0x38>
 8004860:	4629      	mov	r1, r5
 8004862:	4640      	mov	r0, r8
 8004864:	47c8      	blx	r9
 8004866:	4306      	orrs	r6, r0
 8004868:	3568      	adds	r5, #104	; 0x68
 800486a:	e7ee      	b.n	800484a <_fwalk_reent+0x1a>

0800486c <_localeconv_r>:
 800486c:	4b04      	ldr	r3, [pc, #16]	; (8004880 <_localeconv_r+0x14>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	6a18      	ldr	r0, [r3, #32]
 8004872:	4b04      	ldr	r3, [pc, #16]	; (8004884 <_localeconv_r+0x18>)
 8004874:	2800      	cmp	r0, #0
 8004876:	bf08      	it	eq
 8004878:	4618      	moveq	r0, r3
 800487a:	30f0      	adds	r0, #240	; 0xf0
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop
 8004880:	20000010 	.word	0x20000010
 8004884:	20000074 	.word	0x20000074

08004888 <__swhatbuf_r>:
 8004888:	b570      	push	{r4, r5, r6, lr}
 800488a:	460e      	mov	r6, r1
 800488c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004890:	2900      	cmp	r1, #0
 8004892:	b090      	sub	sp, #64	; 0x40
 8004894:	4614      	mov	r4, r2
 8004896:	461d      	mov	r5, r3
 8004898:	da07      	bge.n	80048aa <__swhatbuf_r+0x22>
 800489a:	2300      	movs	r3, #0
 800489c:	602b      	str	r3, [r5, #0]
 800489e:	89b3      	ldrh	r3, [r6, #12]
 80048a0:	061a      	lsls	r2, r3, #24
 80048a2:	d410      	bmi.n	80048c6 <__swhatbuf_r+0x3e>
 80048a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80048a8:	e00e      	b.n	80048c8 <__swhatbuf_r+0x40>
 80048aa:	aa01      	add	r2, sp, #4
 80048ac:	f000 fc64 	bl	8005178 <_fstat_r>
 80048b0:	2800      	cmp	r0, #0
 80048b2:	dbf2      	blt.n	800489a <__swhatbuf_r+0x12>
 80048b4:	9a02      	ldr	r2, [sp, #8]
 80048b6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80048ba:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80048be:	425a      	negs	r2, r3
 80048c0:	415a      	adcs	r2, r3
 80048c2:	602a      	str	r2, [r5, #0]
 80048c4:	e7ee      	b.n	80048a4 <__swhatbuf_r+0x1c>
 80048c6:	2340      	movs	r3, #64	; 0x40
 80048c8:	2000      	movs	r0, #0
 80048ca:	6023      	str	r3, [r4, #0]
 80048cc:	b010      	add	sp, #64	; 0x40
 80048ce:	bd70      	pop	{r4, r5, r6, pc}

080048d0 <__smakebuf_r>:
 80048d0:	898b      	ldrh	r3, [r1, #12]
 80048d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80048d4:	079d      	lsls	r5, r3, #30
 80048d6:	4606      	mov	r6, r0
 80048d8:	460c      	mov	r4, r1
 80048da:	d507      	bpl.n	80048ec <__smakebuf_r+0x1c>
 80048dc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80048e0:	6023      	str	r3, [r4, #0]
 80048e2:	6123      	str	r3, [r4, #16]
 80048e4:	2301      	movs	r3, #1
 80048e6:	6163      	str	r3, [r4, #20]
 80048e8:	b002      	add	sp, #8
 80048ea:	bd70      	pop	{r4, r5, r6, pc}
 80048ec:	ab01      	add	r3, sp, #4
 80048ee:	466a      	mov	r2, sp
 80048f0:	f7ff ffca 	bl	8004888 <__swhatbuf_r>
 80048f4:	9900      	ldr	r1, [sp, #0]
 80048f6:	4605      	mov	r5, r0
 80048f8:	4630      	mov	r0, r6
 80048fa:	f000 fb69 	bl	8004fd0 <_malloc_r>
 80048fe:	b948      	cbnz	r0, 8004914 <__smakebuf_r+0x44>
 8004900:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004904:	059a      	lsls	r2, r3, #22
 8004906:	d4ef      	bmi.n	80048e8 <__smakebuf_r+0x18>
 8004908:	f023 0303 	bic.w	r3, r3, #3
 800490c:	f043 0302 	orr.w	r3, r3, #2
 8004910:	81a3      	strh	r3, [r4, #12]
 8004912:	e7e3      	b.n	80048dc <__smakebuf_r+0xc>
 8004914:	4b0d      	ldr	r3, [pc, #52]	; (800494c <__smakebuf_r+0x7c>)
 8004916:	62b3      	str	r3, [r6, #40]	; 0x28
 8004918:	89a3      	ldrh	r3, [r4, #12]
 800491a:	6020      	str	r0, [r4, #0]
 800491c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004920:	81a3      	strh	r3, [r4, #12]
 8004922:	9b00      	ldr	r3, [sp, #0]
 8004924:	6163      	str	r3, [r4, #20]
 8004926:	9b01      	ldr	r3, [sp, #4]
 8004928:	6120      	str	r0, [r4, #16]
 800492a:	b15b      	cbz	r3, 8004944 <__smakebuf_r+0x74>
 800492c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004930:	4630      	mov	r0, r6
 8004932:	f000 fc33 	bl	800519c <_isatty_r>
 8004936:	b128      	cbz	r0, 8004944 <__smakebuf_r+0x74>
 8004938:	89a3      	ldrh	r3, [r4, #12]
 800493a:	f023 0303 	bic.w	r3, r3, #3
 800493e:	f043 0301 	orr.w	r3, r3, #1
 8004942:	81a3      	strh	r3, [r4, #12]
 8004944:	89a3      	ldrh	r3, [r4, #12]
 8004946:	431d      	orrs	r5, r3
 8004948:	81a5      	strh	r5, [r4, #12]
 800494a:	e7cd      	b.n	80048e8 <__smakebuf_r+0x18>
 800494c:	080046d9 	.word	0x080046d9

08004950 <malloc>:
 8004950:	4b02      	ldr	r3, [pc, #8]	; (800495c <malloc+0xc>)
 8004952:	4601      	mov	r1, r0
 8004954:	6818      	ldr	r0, [r3, #0]
 8004956:	f000 bb3b 	b.w	8004fd0 <_malloc_r>
 800495a:	bf00      	nop
 800495c:	20000010 	.word	0x20000010

08004960 <memcpy>:
 8004960:	b510      	push	{r4, lr}
 8004962:	1e43      	subs	r3, r0, #1
 8004964:	440a      	add	r2, r1
 8004966:	4291      	cmp	r1, r2
 8004968:	d100      	bne.n	800496c <memcpy+0xc>
 800496a:	bd10      	pop	{r4, pc}
 800496c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004970:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004974:	e7f7      	b.n	8004966 <memcpy+0x6>

08004976 <_Balloc>:
 8004976:	b570      	push	{r4, r5, r6, lr}
 8004978:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800497a:	4604      	mov	r4, r0
 800497c:	460e      	mov	r6, r1
 800497e:	b93d      	cbnz	r5, 8004990 <_Balloc+0x1a>
 8004980:	2010      	movs	r0, #16
 8004982:	f7ff ffe5 	bl	8004950 <malloc>
 8004986:	6260      	str	r0, [r4, #36]	; 0x24
 8004988:	6045      	str	r5, [r0, #4]
 800498a:	6085      	str	r5, [r0, #8]
 800498c:	6005      	str	r5, [r0, #0]
 800498e:	60c5      	str	r5, [r0, #12]
 8004990:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004992:	68eb      	ldr	r3, [r5, #12]
 8004994:	b183      	cbz	r3, 80049b8 <_Balloc+0x42>
 8004996:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004998:	68db      	ldr	r3, [r3, #12]
 800499a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800499e:	b9b8      	cbnz	r0, 80049d0 <_Balloc+0x5a>
 80049a0:	2101      	movs	r1, #1
 80049a2:	fa01 f506 	lsl.w	r5, r1, r6
 80049a6:	1d6a      	adds	r2, r5, #5
 80049a8:	0092      	lsls	r2, r2, #2
 80049aa:	4620      	mov	r0, r4
 80049ac:	f000 fab4 	bl	8004f18 <_calloc_r>
 80049b0:	b160      	cbz	r0, 80049cc <_Balloc+0x56>
 80049b2:	6046      	str	r6, [r0, #4]
 80049b4:	6085      	str	r5, [r0, #8]
 80049b6:	e00e      	b.n	80049d6 <_Balloc+0x60>
 80049b8:	2221      	movs	r2, #33	; 0x21
 80049ba:	2104      	movs	r1, #4
 80049bc:	4620      	mov	r0, r4
 80049be:	f000 faab 	bl	8004f18 <_calloc_r>
 80049c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80049c4:	60e8      	str	r0, [r5, #12]
 80049c6:	68db      	ldr	r3, [r3, #12]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d1e4      	bne.n	8004996 <_Balloc+0x20>
 80049cc:	2000      	movs	r0, #0
 80049ce:	bd70      	pop	{r4, r5, r6, pc}
 80049d0:	6802      	ldr	r2, [r0, #0]
 80049d2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80049d6:	2300      	movs	r3, #0
 80049d8:	6103      	str	r3, [r0, #16]
 80049da:	60c3      	str	r3, [r0, #12]
 80049dc:	bd70      	pop	{r4, r5, r6, pc}

080049de <_Bfree>:
 80049de:	b570      	push	{r4, r5, r6, lr}
 80049e0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80049e2:	4606      	mov	r6, r0
 80049e4:	460d      	mov	r5, r1
 80049e6:	b93c      	cbnz	r4, 80049f8 <_Bfree+0x1a>
 80049e8:	2010      	movs	r0, #16
 80049ea:	f7ff ffb1 	bl	8004950 <malloc>
 80049ee:	6270      	str	r0, [r6, #36]	; 0x24
 80049f0:	6044      	str	r4, [r0, #4]
 80049f2:	6084      	str	r4, [r0, #8]
 80049f4:	6004      	str	r4, [r0, #0]
 80049f6:	60c4      	str	r4, [r0, #12]
 80049f8:	b13d      	cbz	r5, 8004a0a <_Bfree+0x2c>
 80049fa:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80049fc:	686a      	ldr	r2, [r5, #4]
 80049fe:	68db      	ldr	r3, [r3, #12]
 8004a00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004a04:	6029      	str	r1, [r5, #0]
 8004a06:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8004a0a:	bd70      	pop	{r4, r5, r6, pc}

08004a0c <__multadd>:
 8004a0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a10:	690d      	ldr	r5, [r1, #16]
 8004a12:	461f      	mov	r7, r3
 8004a14:	4606      	mov	r6, r0
 8004a16:	460c      	mov	r4, r1
 8004a18:	f101 0e14 	add.w	lr, r1, #20
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	f8de 0000 	ldr.w	r0, [lr]
 8004a22:	b281      	uxth	r1, r0
 8004a24:	fb02 7101 	mla	r1, r2, r1, r7
 8004a28:	0c0f      	lsrs	r7, r1, #16
 8004a2a:	0c00      	lsrs	r0, r0, #16
 8004a2c:	fb02 7000 	mla	r0, r2, r0, r7
 8004a30:	b289      	uxth	r1, r1
 8004a32:	3301      	adds	r3, #1
 8004a34:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8004a38:	429d      	cmp	r5, r3
 8004a3a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8004a3e:	f84e 1b04 	str.w	r1, [lr], #4
 8004a42:	dcec      	bgt.n	8004a1e <__multadd+0x12>
 8004a44:	b1d7      	cbz	r7, 8004a7c <__multadd+0x70>
 8004a46:	68a3      	ldr	r3, [r4, #8]
 8004a48:	429d      	cmp	r5, r3
 8004a4a:	db12      	blt.n	8004a72 <__multadd+0x66>
 8004a4c:	6861      	ldr	r1, [r4, #4]
 8004a4e:	4630      	mov	r0, r6
 8004a50:	3101      	adds	r1, #1
 8004a52:	f7ff ff90 	bl	8004976 <_Balloc>
 8004a56:	6922      	ldr	r2, [r4, #16]
 8004a58:	3202      	adds	r2, #2
 8004a5a:	f104 010c 	add.w	r1, r4, #12
 8004a5e:	4680      	mov	r8, r0
 8004a60:	0092      	lsls	r2, r2, #2
 8004a62:	300c      	adds	r0, #12
 8004a64:	f7ff ff7c 	bl	8004960 <memcpy>
 8004a68:	4621      	mov	r1, r4
 8004a6a:	4630      	mov	r0, r6
 8004a6c:	f7ff ffb7 	bl	80049de <_Bfree>
 8004a70:	4644      	mov	r4, r8
 8004a72:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004a76:	3501      	adds	r5, #1
 8004a78:	615f      	str	r7, [r3, #20]
 8004a7a:	6125      	str	r5, [r4, #16]
 8004a7c:	4620      	mov	r0, r4
 8004a7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004a82 <__hi0bits>:
 8004a82:	0c02      	lsrs	r2, r0, #16
 8004a84:	0412      	lsls	r2, r2, #16
 8004a86:	4603      	mov	r3, r0
 8004a88:	b9b2      	cbnz	r2, 8004ab8 <__hi0bits+0x36>
 8004a8a:	0403      	lsls	r3, r0, #16
 8004a8c:	2010      	movs	r0, #16
 8004a8e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8004a92:	bf04      	itt	eq
 8004a94:	021b      	lsleq	r3, r3, #8
 8004a96:	3008      	addeq	r0, #8
 8004a98:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8004a9c:	bf04      	itt	eq
 8004a9e:	011b      	lsleq	r3, r3, #4
 8004aa0:	3004      	addeq	r0, #4
 8004aa2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8004aa6:	bf04      	itt	eq
 8004aa8:	009b      	lsleq	r3, r3, #2
 8004aaa:	3002      	addeq	r0, #2
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	db06      	blt.n	8004abe <__hi0bits+0x3c>
 8004ab0:	005b      	lsls	r3, r3, #1
 8004ab2:	d503      	bpl.n	8004abc <__hi0bits+0x3a>
 8004ab4:	3001      	adds	r0, #1
 8004ab6:	4770      	bx	lr
 8004ab8:	2000      	movs	r0, #0
 8004aba:	e7e8      	b.n	8004a8e <__hi0bits+0xc>
 8004abc:	2020      	movs	r0, #32
 8004abe:	4770      	bx	lr

08004ac0 <__lo0bits>:
 8004ac0:	6803      	ldr	r3, [r0, #0]
 8004ac2:	f013 0207 	ands.w	r2, r3, #7
 8004ac6:	4601      	mov	r1, r0
 8004ac8:	d00b      	beq.n	8004ae2 <__lo0bits+0x22>
 8004aca:	07da      	lsls	r2, r3, #31
 8004acc:	d423      	bmi.n	8004b16 <__lo0bits+0x56>
 8004ace:	0798      	lsls	r0, r3, #30
 8004ad0:	bf49      	itett	mi
 8004ad2:	085b      	lsrmi	r3, r3, #1
 8004ad4:	089b      	lsrpl	r3, r3, #2
 8004ad6:	2001      	movmi	r0, #1
 8004ad8:	600b      	strmi	r3, [r1, #0]
 8004ada:	bf5c      	itt	pl
 8004adc:	600b      	strpl	r3, [r1, #0]
 8004ade:	2002      	movpl	r0, #2
 8004ae0:	4770      	bx	lr
 8004ae2:	b298      	uxth	r0, r3
 8004ae4:	b9a8      	cbnz	r0, 8004b12 <__lo0bits+0x52>
 8004ae6:	0c1b      	lsrs	r3, r3, #16
 8004ae8:	2010      	movs	r0, #16
 8004aea:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004aee:	bf04      	itt	eq
 8004af0:	0a1b      	lsreq	r3, r3, #8
 8004af2:	3008      	addeq	r0, #8
 8004af4:	071a      	lsls	r2, r3, #28
 8004af6:	bf04      	itt	eq
 8004af8:	091b      	lsreq	r3, r3, #4
 8004afa:	3004      	addeq	r0, #4
 8004afc:	079a      	lsls	r2, r3, #30
 8004afe:	bf04      	itt	eq
 8004b00:	089b      	lsreq	r3, r3, #2
 8004b02:	3002      	addeq	r0, #2
 8004b04:	07da      	lsls	r2, r3, #31
 8004b06:	d402      	bmi.n	8004b0e <__lo0bits+0x4e>
 8004b08:	085b      	lsrs	r3, r3, #1
 8004b0a:	d006      	beq.n	8004b1a <__lo0bits+0x5a>
 8004b0c:	3001      	adds	r0, #1
 8004b0e:	600b      	str	r3, [r1, #0]
 8004b10:	4770      	bx	lr
 8004b12:	4610      	mov	r0, r2
 8004b14:	e7e9      	b.n	8004aea <__lo0bits+0x2a>
 8004b16:	2000      	movs	r0, #0
 8004b18:	4770      	bx	lr
 8004b1a:	2020      	movs	r0, #32
 8004b1c:	4770      	bx	lr

08004b1e <__i2b>:
 8004b1e:	b510      	push	{r4, lr}
 8004b20:	460c      	mov	r4, r1
 8004b22:	2101      	movs	r1, #1
 8004b24:	f7ff ff27 	bl	8004976 <_Balloc>
 8004b28:	2201      	movs	r2, #1
 8004b2a:	6144      	str	r4, [r0, #20]
 8004b2c:	6102      	str	r2, [r0, #16]
 8004b2e:	bd10      	pop	{r4, pc}

08004b30 <__multiply>:
 8004b30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b34:	4614      	mov	r4, r2
 8004b36:	690a      	ldr	r2, [r1, #16]
 8004b38:	6923      	ldr	r3, [r4, #16]
 8004b3a:	429a      	cmp	r2, r3
 8004b3c:	bfb8      	it	lt
 8004b3e:	460b      	movlt	r3, r1
 8004b40:	4689      	mov	r9, r1
 8004b42:	bfbc      	itt	lt
 8004b44:	46a1      	movlt	r9, r4
 8004b46:	461c      	movlt	r4, r3
 8004b48:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8004b4c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8004b50:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8004b54:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8004b58:	eb07 060a 	add.w	r6, r7, sl
 8004b5c:	429e      	cmp	r6, r3
 8004b5e:	bfc8      	it	gt
 8004b60:	3101      	addgt	r1, #1
 8004b62:	f7ff ff08 	bl	8004976 <_Balloc>
 8004b66:	f100 0514 	add.w	r5, r0, #20
 8004b6a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004b6e:	462b      	mov	r3, r5
 8004b70:	2200      	movs	r2, #0
 8004b72:	4543      	cmp	r3, r8
 8004b74:	d316      	bcc.n	8004ba4 <__multiply+0x74>
 8004b76:	f104 0214 	add.w	r2, r4, #20
 8004b7a:	f109 0114 	add.w	r1, r9, #20
 8004b7e:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8004b82:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8004b86:	9301      	str	r3, [sp, #4]
 8004b88:	9c01      	ldr	r4, [sp, #4]
 8004b8a:	4294      	cmp	r4, r2
 8004b8c:	4613      	mov	r3, r2
 8004b8e:	d80c      	bhi.n	8004baa <__multiply+0x7a>
 8004b90:	2e00      	cmp	r6, #0
 8004b92:	dd03      	ble.n	8004b9c <__multiply+0x6c>
 8004b94:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d054      	beq.n	8004c46 <__multiply+0x116>
 8004b9c:	6106      	str	r6, [r0, #16]
 8004b9e:	b003      	add	sp, #12
 8004ba0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ba4:	f843 2b04 	str.w	r2, [r3], #4
 8004ba8:	e7e3      	b.n	8004b72 <__multiply+0x42>
 8004baa:	f8b3 a000 	ldrh.w	sl, [r3]
 8004bae:	3204      	adds	r2, #4
 8004bb0:	f1ba 0f00 	cmp.w	sl, #0
 8004bb4:	d020      	beq.n	8004bf8 <__multiply+0xc8>
 8004bb6:	46ae      	mov	lr, r5
 8004bb8:	4689      	mov	r9, r1
 8004bba:	f04f 0c00 	mov.w	ip, #0
 8004bbe:	f859 4b04 	ldr.w	r4, [r9], #4
 8004bc2:	f8be b000 	ldrh.w	fp, [lr]
 8004bc6:	b2a3      	uxth	r3, r4
 8004bc8:	fb0a b303 	mla	r3, sl, r3, fp
 8004bcc:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8004bd0:	f8de 4000 	ldr.w	r4, [lr]
 8004bd4:	4463      	add	r3, ip
 8004bd6:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8004bda:	fb0a c40b 	mla	r4, sl, fp, ip
 8004bde:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004be8:	454f      	cmp	r7, r9
 8004bea:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8004bee:	f84e 3b04 	str.w	r3, [lr], #4
 8004bf2:	d8e4      	bhi.n	8004bbe <__multiply+0x8e>
 8004bf4:	f8ce c000 	str.w	ip, [lr]
 8004bf8:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8004bfc:	f1b9 0f00 	cmp.w	r9, #0
 8004c00:	d01f      	beq.n	8004c42 <__multiply+0x112>
 8004c02:	682b      	ldr	r3, [r5, #0]
 8004c04:	46ae      	mov	lr, r5
 8004c06:	468c      	mov	ip, r1
 8004c08:	f04f 0a00 	mov.w	sl, #0
 8004c0c:	f8bc 4000 	ldrh.w	r4, [ip]
 8004c10:	f8be b002 	ldrh.w	fp, [lr, #2]
 8004c14:	fb09 b404 	mla	r4, r9, r4, fp
 8004c18:	44a2      	add	sl, r4
 8004c1a:	b29b      	uxth	r3, r3
 8004c1c:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8004c20:	f84e 3b04 	str.w	r3, [lr], #4
 8004c24:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004c28:	f8be 4000 	ldrh.w	r4, [lr]
 8004c2c:	0c1b      	lsrs	r3, r3, #16
 8004c2e:	fb09 4303 	mla	r3, r9, r3, r4
 8004c32:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8004c36:	4567      	cmp	r7, ip
 8004c38:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004c3c:	d8e6      	bhi.n	8004c0c <__multiply+0xdc>
 8004c3e:	f8ce 3000 	str.w	r3, [lr]
 8004c42:	3504      	adds	r5, #4
 8004c44:	e7a0      	b.n	8004b88 <__multiply+0x58>
 8004c46:	3e01      	subs	r6, #1
 8004c48:	e7a2      	b.n	8004b90 <__multiply+0x60>
	...

08004c4c <__pow5mult>:
 8004c4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c50:	4615      	mov	r5, r2
 8004c52:	f012 0203 	ands.w	r2, r2, #3
 8004c56:	4606      	mov	r6, r0
 8004c58:	460f      	mov	r7, r1
 8004c5a:	d007      	beq.n	8004c6c <__pow5mult+0x20>
 8004c5c:	3a01      	subs	r2, #1
 8004c5e:	4c21      	ldr	r4, [pc, #132]	; (8004ce4 <__pow5mult+0x98>)
 8004c60:	2300      	movs	r3, #0
 8004c62:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004c66:	f7ff fed1 	bl	8004a0c <__multadd>
 8004c6a:	4607      	mov	r7, r0
 8004c6c:	10ad      	asrs	r5, r5, #2
 8004c6e:	d035      	beq.n	8004cdc <__pow5mult+0x90>
 8004c70:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004c72:	b93c      	cbnz	r4, 8004c84 <__pow5mult+0x38>
 8004c74:	2010      	movs	r0, #16
 8004c76:	f7ff fe6b 	bl	8004950 <malloc>
 8004c7a:	6270      	str	r0, [r6, #36]	; 0x24
 8004c7c:	6044      	str	r4, [r0, #4]
 8004c7e:	6084      	str	r4, [r0, #8]
 8004c80:	6004      	str	r4, [r0, #0]
 8004c82:	60c4      	str	r4, [r0, #12]
 8004c84:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004c88:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004c8c:	b94c      	cbnz	r4, 8004ca2 <__pow5mult+0x56>
 8004c8e:	f240 2171 	movw	r1, #625	; 0x271
 8004c92:	4630      	mov	r0, r6
 8004c94:	f7ff ff43 	bl	8004b1e <__i2b>
 8004c98:	2300      	movs	r3, #0
 8004c9a:	f8c8 0008 	str.w	r0, [r8, #8]
 8004c9e:	4604      	mov	r4, r0
 8004ca0:	6003      	str	r3, [r0, #0]
 8004ca2:	f04f 0800 	mov.w	r8, #0
 8004ca6:	07eb      	lsls	r3, r5, #31
 8004ca8:	d50a      	bpl.n	8004cc0 <__pow5mult+0x74>
 8004caa:	4639      	mov	r1, r7
 8004cac:	4622      	mov	r2, r4
 8004cae:	4630      	mov	r0, r6
 8004cb0:	f7ff ff3e 	bl	8004b30 <__multiply>
 8004cb4:	4639      	mov	r1, r7
 8004cb6:	4681      	mov	r9, r0
 8004cb8:	4630      	mov	r0, r6
 8004cba:	f7ff fe90 	bl	80049de <_Bfree>
 8004cbe:	464f      	mov	r7, r9
 8004cc0:	106d      	asrs	r5, r5, #1
 8004cc2:	d00b      	beq.n	8004cdc <__pow5mult+0x90>
 8004cc4:	6820      	ldr	r0, [r4, #0]
 8004cc6:	b938      	cbnz	r0, 8004cd8 <__pow5mult+0x8c>
 8004cc8:	4622      	mov	r2, r4
 8004cca:	4621      	mov	r1, r4
 8004ccc:	4630      	mov	r0, r6
 8004cce:	f7ff ff2f 	bl	8004b30 <__multiply>
 8004cd2:	6020      	str	r0, [r4, #0]
 8004cd4:	f8c0 8000 	str.w	r8, [r0]
 8004cd8:	4604      	mov	r4, r0
 8004cda:	e7e4      	b.n	8004ca6 <__pow5mult+0x5a>
 8004cdc:	4638      	mov	r0, r7
 8004cde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ce2:	bf00      	nop
 8004ce4:	08005420 	.word	0x08005420

08004ce8 <__lshift>:
 8004ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cec:	460c      	mov	r4, r1
 8004cee:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004cf2:	6923      	ldr	r3, [r4, #16]
 8004cf4:	6849      	ldr	r1, [r1, #4]
 8004cf6:	eb0a 0903 	add.w	r9, sl, r3
 8004cfa:	68a3      	ldr	r3, [r4, #8]
 8004cfc:	4607      	mov	r7, r0
 8004cfe:	4616      	mov	r6, r2
 8004d00:	f109 0501 	add.w	r5, r9, #1
 8004d04:	42ab      	cmp	r3, r5
 8004d06:	db31      	blt.n	8004d6c <__lshift+0x84>
 8004d08:	4638      	mov	r0, r7
 8004d0a:	f7ff fe34 	bl	8004976 <_Balloc>
 8004d0e:	2200      	movs	r2, #0
 8004d10:	4680      	mov	r8, r0
 8004d12:	f100 0314 	add.w	r3, r0, #20
 8004d16:	4611      	mov	r1, r2
 8004d18:	4552      	cmp	r2, sl
 8004d1a:	db2a      	blt.n	8004d72 <__lshift+0x8a>
 8004d1c:	6920      	ldr	r0, [r4, #16]
 8004d1e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004d22:	f104 0114 	add.w	r1, r4, #20
 8004d26:	f016 021f 	ands.w	r2, r6, #31
 8004d2a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8004d2e:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8004d32:	d022      	beq.n	8004d7a <__lshift+0x92>
 8004d34:	f1c2 0c20 	rsb	ip, r2, #32
 8004d38:	2000      	movs	r0, #0
 8004d3a:	680e      	ldr	r6, [r1, #0]
 8004d3c:	4096      	lsls	r6, r2
 8004d3e:	4330      	orrs	r0, r6
 8004d40:	f843 0b04 	str.w	r0, [r3], #4
 8004d44:	f851 0b04 	ldr.w	r0, [r1], #4
 8004d48:	458e      	cmp	lr, r1
 8004d4a:	fa20 f00c 	lsr.w	r0, r0, ip
 8004d4e:	d8f4      	bhi.n	8004d3a <__lshift+0x52>
 8004d50:	6018      	str	r0, [r3, #0]
 8004d52:	b108      	cbz	r0, 8004d58 <__lshift+0x70>
 8004d54:	f109 0502 	add.w	r5, r9, #2
 8004d58:	3d01      	subs	r5, #1
 8004d5a:	4638      	mov	r0, r7
 8004d5c:	f8c8 5010 	str.w	r5, [r8, #16]
 8004d60:	4621      	mov	r1, r4
 8004d62:	f7ff fe3c 	bl	80049de <_Bfree>
 8004d66:	4640      	mov	r0, r8
 8004d68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d6c:	3101      	adds	r1, #1
 8004d6e:	005b      	lsls	r3, r3, #1
 8004d70:	e7c8      	b.n	8004d04 <__lshift+0x1c>
 8004d72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8004d76:	3201      	adds	r2, #1
 8004d78:	e7ce      	b.n	8004d18 <__lshift+0x30>
 8004d7a:	3b04      	subs	r3, #4
 8004d7c:	f851 2b04 	ldr.w	r2, [r1], #4
 8004d80:	f843 2f04 	str.w	r2, [r3, #4]!
 8004d84:	458e      	cmp	lr, r1
 8004d86:	d8f9      	bhi.n	8004d7c <__lshift+0x94>
 8004d88:	e7e6      	b.n	8004d58 <__lshift+0x70>

08004d8a <__mcmp>:
 8004d8a:	6903      	ldr	r3, [r0, #16]
 8004d8c:	690a      	ldr	r2, [r1, #16]
 8004d8e:	1a9b      	subs	r3, r3, r2
 8004d90:	b530      	push	{r4, r5, lr}
 8004d92:	d10c      	bne.n	8004dae <__mcmp+0x24>
 8004d94:	0092      	lsls	r2, r2, #2
 8004d96:	3014      	adds	r0, #20
 8004d98:	3114      	adds	r1, #20
 8004d9a:	1884      	adds	r4, r0, r2
 8004d9c:	4411      	add	r1, r2
 8004d9e:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004da2:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004da6:	4295      	cmp	r5, r2
 8004da8:	d003      	beq.n	8004db2 <__mcmp+0x28>
 8004daa:	d305      	bcc.n	8004db8 <__mcmp+0x2e>
 8004dac:	2301      	movs	r3, #1
 8004dae:	4618      	mov	r0, r3
 8004db0:	bd30      	pop	{r4, r5, pc}
 8004db2:	42a0      	cmp	r0, r4
 8004db4:	d3f3      	bcc.n	8004d9e <__mcmp+0x14>
 8004db6:	e7fa      	b.n	8004dae <__mcmp+0x24>
 8004db8:	f04f 33ff 	mov.w	r3, #4294967295
 8004dbc:	e7f7      	b.n	8004dae <__mcmp+0x24>

08004dbe <__mdiff>:
 8004dbe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004dc2:	460d      	mov	r5, r1
 8004dc4:	4607      	mov	r7, r0
 8004dc6:	4611      	mov	r1, r2
 8004dc8:	4628      	mov	r0, r5
 8004dca:	4614      	mov	r4, r2
 8004dcc:	f7ff ffdd 	bl	8004d8a <__mcmp>
 8004dd0:	1e06      	subs	r6, r0, #0
 8004dd2:	d108      	bne.n	8004de6 <__mdiff+0x28>
 8004dd4:	4631      	mov	r1, r6
 8004dd6:	4638      	mov	r0, r7
 8004dd8:	f7ff fdcd 	bl	8004976 <_Balloc>
 8004ddc:	2301      	movs	r3, #1
 8004dde:	6103      	str	r3, [r0, #16]
 8004de0:	6146      	str	r6, [r0, #20]
 8004de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004de6:	bfa4      	itt	ge
 8004de8:	4623      	movge	r3, r4
 8004dea:	462c      	movge	r4, r5
 8004dec:	4638      	mov	r0, r7
 8004dee:	6861      	ldr	r1, [r4, #4]
 8004df0:	bfa6      	itte	ge
 8004df2:	461d      	movge	r5, r3
 8004df4:	2600      	movge	r6, #0
 8004df6:	2601      	movlt	r6, #1
 8004df8:	f7ff fdbd 	bl	8004976 <_Balloc>
 8004dfc:	692b      	ldr	r3, [r5, #16]
 8004dfe:	60c6      	str	r6, [r0, #12]
 8004e00:	6926      	ldr	r6, [r4, #16]
 8004e02:	f105 0914 	add.w	r9, r5, #20
 8004e06:	f104 0214 	add.w	r2, r4, #20
 8004e0a:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8004e0e:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8004e12:	f100 0514 	add.w	r5, r0, #20
 8004e16:	f04f 0c00 	mov.w	ip, #0
 8004e1a:	f852 ab04 	ldr.w	sl, [r2], #4
 8004e1e:	f859 4b04 	ldr.w	r4, [r9], #4
 8004e22:	fa1c f18a 	uxtah	r1, ip, sl
 8004e26:	b2a3      	uxth	r3, r4
 8004e28:	1ac9      	subs	r1, r1, r3
 8004e2a:	0c23      	lsrs	r3, r4, #16
 8004e2c:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8004e30:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8004e34:	b289      	uxth	r1, r1
 8004e36:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8004e3a:	45c8      	cmp	r8, r9
 8004e3c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8004e40:	4696      	mov	lr, r2
 8004e42:	f845 3b04 	str.w	r3, [r5], #4
 8004e46:	d8e8      	bhi.n	8004e1a <__mdiff+0x5c>
 8004e48:	45be      	cmp	lr, r7
 8004e4a:	d305      	bcc.n	8004e58 <__mdiff+0x9a>
 8004e4c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8004e50:	b18b      	cbz	r3, 8004e76 <__mdiff+0xb8>
 8004e52:	6106      	str	r6, [r0, #16]
 8004e54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e58:	f85e 1b04 	ldr.w	r1, [lr], #4
 8004e5c:	fa1c f381 	uxtah	r3, ip, r1
 8004e60:	141a      	asrs	r2, r3, #16
 8004e62:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8004e66:	b29b      	uxth	r3, r3
 8004e68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004e6c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004e70:	f845 3b04 	str.w	r3, [r5], #4
 8004e74:	e7e8      	b.n	8004e48 <__mdiff+0x8a>
 8004e76:	3e01      	subs	r6, #1
 8004e78:	e7e8      	b.n	8004e4c <__mdiff+0x8e>

08004e7a <__d2b>:
 8004e7a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004e7e:	460e      	mov	r6, r1
 8004e80:	2101      	movs	r1, #1
 8004e82:	ec59 8b10 	vmov	r8, r9, d0
 8004e86:	4615      	mov	r5, r2
 8004e88:	f7ff fd75 	bl	8004976 <_Balloc>
 8004e8c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8004e90:	4607      	mov	r7, r0
 8004e92:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004e96:	bb34      	cbnz	r4, 8004ee6 <__d2b+0x6c>
 8004e98:	9301      	str	r3, [sp, #4]
 8004e9a:	f1b8 0f00 	cmp.w	r8, #0
 8004e9e:	d027      	beq.n	8004ef0 <__d2b+0x76>
 8004ea0:	a802      	add	r0, sp, #8
 8004ea2:	f840 8d08 	str.w	r8, [r0, #-8]!
 8004ea6:	f7ff fe0b 	bl	8004ac0 <__lo0bits>
 8004eaa:	9900      	ldr	r1, [sp, #0]
 8004eac:	b1f0      	cbz	r0, 8004eec <__d2b+0x72>
 8004eae:	9a01      	ldr	r2, [sp, #4]
 8004eb0:	f1c0 0320 	rsb	r3, r0, #32
 8004eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb8:	430b      	orrs	r3, r1
 8004eba:	40c2      	lsrs	r2, r0
 8004ebc:	617b      	str	r3, [r7, #20]
 8004ebe:	9201      	str	r2, [sp, #4]
 8004ec0:	9b01      	ldr	r3, [sp, #4]
 8004ec2:	61bb      	str	r3, [r7, #24]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	bf14      	ite	ne
 8004ec8:	2102      	movne	r1, #2
 8004eca:	2101      	moveq	r1, #1
 8004ecc:	6139      	str	r1, [r7, #16]
 8004ece:	b1c4      	cbz	r4, 8004f02 <__d2b+0x88>
 8004ed0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8004ed4:	4404      	add	r4, r0
 8004ed6:	6034      	str	r4, [r6, #0]
 8004ed8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004edc:	6028      	str	r0, [r5, #0]
 8004ede:	4638      	mov	r0, r7
 8004ee0:	b003      	add	sp, #12
 8004ee2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004ee6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004eea:	e7d5      	b.n	8004e98 <__d2b+0x1e>
 8004eec:	6179      	str	r1, [r7, #20]
 8004eee:	e7e7      	b.n	8004ec0 <__d2b+0x46>
 8004ef0:	a801      	add	r0, sp, #4
 8004ef2:	f7ff fde5 	bl	8004ac0 <__lo0bits>
 8004ef6:	9b01      	ldr	r3, [sp, #4]
 8004ef8:	617b      	str	r3, [r7, #20]
 8004efa:	2101      	movs	r1, #1
 8004efc:	6139      	str	r1, [r7, #16]
 8004efe:	3020      	adds	r0, #32
 8004f00:	e7e5      	b.n	8004ece <__d2b+0x54>
 8004f02:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8004f06:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004f0a:	6030      	str	r0, [r6, #0]
 8004f0c:	6918      	ldr	r0, [r3, #16]
 8004f0e:	f7ff fdb8 	bl	8004a82 <__hi0bits>
 8004f12:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8004f16:	e7e1      	b.n	8004edc <__d2b+0x62>

08004f18 <_calloc_r>:
 8004f18:	b538      	push	{r3, r4, r5, lr}
 8004f1a:	fb02 f401 	mul.w	r4, r2, r1
 8004f1e:	4621      	mov	r1, r4
 8004f20:	f000 f856 	bl	8004fd0 <_malloc_r>
 8004f24:	4605      	mov	r5, r0
 8004f26:	b118      	cbz	r0, 8004f30 <_calloc_r+0x18>
 8004f28:	4622      	mov	r2, r4
 8004f2a:	2100      	movs	r1, #0
 8004f2c:	f7fe f850 	bl	8002fd0 <memset>
 8004f30:	4628      	mov	r0, r5
 8004f32:	bd38      	pop	{r3, r4, r5, pc}

08004f34 <_free_r>:
 8004f34:	b538      	push	{r3, r4, r5, lr}
 8004f36:	4605      	mov	r5, r0
 8004f38:	2900      	cmp	r1, #0
 8004f3a:	d045      	beq.n	8004fc8 <_free_r+0x94>
 8004f3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f40:	1f0c      	subs	r4, r1, #4
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	bfb8      	it	lt
 8004f46:	18e4      	addlt	r4, r4, r3
 8004f48:	f000 f95c 	bl	8005204 <__malloc_lock>
 8004f4c:	4a1f      	ldr	r2, [pc, #124]	; (8004fcc <_free_r+0x98>)
 8004f4e:	6813      	ldr	r3, [r2, #0]
 8004f50:	4610      	mov	r0, r2
 8004f52:	b933      	cbnz	r3, 8004f62 <_free_r+0x2e>
 8004f54:	6063      	str	r3, [r4, #4]
 8004f56:	6014      	str	r4, [r2, #0]
 8004f58:	4628      	mov	r0, r5
 8004f5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f5e:	f000 b952 	b.w	8005206 <__malloc_unlock>
 8004f62:	42a3      	cmp	r3, r4
 8004f64:	d90c      	bls.n	8004f80 <_free_r+0x4c>
 8004f66:	6821      	ldr	r1, [r4, #0]
 8004f68:	1862      	adds	r2, r4, r1
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	bf04      	itt	eq
 8004f6e:	681a      	ldreq	r2, [r3, #0]
 8004f70:	685b      	ldreq	r3, [r3, #4]
 8004f72:	6063      	str	r3, [r4, #4]
 8004f74:	bf04      	itt	eq
 8004f76:	1852      	addeq	r2, r2, r1
 8004f78:	6022      	streq	r2, [r4, #0]
 8004f7a:	6004      	str	r4, [r0, #0]
 8004f7c:	e7ec      	b.n	8004f58 <_free_r+0x24>
 8004f7e:	4613      	mov	r3, r2
 8004f80:	685a      	ldr	r2, [r3, #4]
 8004f82:	b10a      	cbz	r2, 8004f88 <_free_r+0x54>
 8004f84:	42a2      	cmp	r2, r4
 8004f86:	d9fa      	bls.n	8004f7e <_free_r+0x4a>
 8004f88:	6819      	ldr	r1, [r3, #0]
 8004f8a:	1858      	adds	r0, r3, r1
 8004f8c:	42a0      	cmp	r0, r4
 8004f8e:	d10b      	bne.n	8004fa8 <_free_r+0x74>
 8004f90:	6820      	ldr	r0, [r4, #0]
 8004f92:	4401      	add	r1, r0
 8004f94:	1858      	adds	r0, r3, r1
 8004f96:	4282      	cmp	r2, r0
 8004f98:	6019      	str	r1, [r3, #0]
 8004f9a:	d1dd      	bne.n	8004f58 <_free_r+0x24>
 8004f9c:	6810      	ldr	r0, [r2, #0]
 8004f9e:	6852      	ldr	r2, [r2, #4]
 8004fa0:	605a      	str	r2, [r3, #4]
 8004fa2:	4401      	add	r1, r0
 8004fa4:	6019      	str	r1, [r3, #0]
 8004fa6:	e7d7      	b.n	8004f58 <_free_r+0x24>
 8004fa8:	d902      	bls.n	8004fb0 <_free_r+0x7c>
 8004faa:	230c      	movs	r3, #12
 8004fac:	602b      	str	r3, [r5, #0]
 8004fae:	e7d3      	b.n	8004f58 <_free_r+0x24>
 8004fb0:	6820      	ldr	r0, [r4, #0]
 8004fb2:	1821      	adds	r1, r4, r0
 8004fb4:	428a      	cmp	r2, r1
 8004fb6:	bf04      	itt	eq
 8004fb8:	6811      	ldreq	r1, [r2, #0]
 8004fba:	6852      	ldreq	r2, [r2, #4]
 8004fbc:	6062      	str	r2, [r4, #4]
 8004fbe:	bf04      	itt	eq
 8004fc0:	1809      	addeq	r1, r1, r0
 8004fc2:	6021      	streq	r1, [r4, #0]
 8004fc4:	605c      	str	r4, [r3, #4]
 8004fc6:	e7c7      	b.n	8004f58 <_free_r+0x24>
 8004fc8:	bd38      	pop	{r3, r4, r5, pc}
 8004fca:	bf00      	nop
 8004fcc:	20000214 	.word	0x20000214

08004fd0 <_malloc_r>:
 8004fd0:	b570      	push	{r4, r5, r6, lr}
 8004fd2:	1ccd      	adds	r5, r1, #3
 8004fd4:	f025 0503 	bic.w	r5, r5, #3
 8004fd8:	3508      	adds	r5, #8
 8004fda:	2d0c      	cmp	r5, #12
 8004fdc:	bf38      	it	cc
 8004fde:	250c      	movcc	r5, #12
 8004fe0:	2d00      	cmp	r5, #0
 8004fe2:	4606      	mov	r6, r0
 8004fe4:	db01      	blt.n	8004fea <_malloc_r+0x1a>
 8004fe6:	42a9      	cmp	r1, r5
 8004fe8:	d903      	bls.n	8004ff2 <_malloc_r+0x22>
 8004fea:	230c      	movs	r3, #12
 8004fec:	6033      	str	r3, [r6, #0]
 8004fee:	2000      	movs	r0, #0
 8004ff0:	bd70      	pop	{r4, r5, r6, pc}
 8004ff2:	f000 f907 	bl	8005204 <__malloc_lock>
 8004ff6:	4a23      	ldr	r2, [pc, #140]	; (8005084 <_malloc_r+0xb4>)
 8004ff8:	6814      	ldr	r4, [r2, #0]
 8004ffa:	4621      	mov	r1, r4
 8004ffc:	b991      	cbnz	r1, 8005024 <_malloc_r+0x54>
 8004ffe:	4c22      	ldr	r4, [pc, #136]	; (8005088 <_malloc_r+0xb8>)
 8005000:	6823      	ldr	r3, [r4, #0]
 8005002:	b91b      	cbnz	r3, 800500c <_malloc_r+0x3c>
 8005004:	4630      	mov	r0, r6
 8005006:	f000 f841 	bl	800508c <_sbrk_r>
 800500a:	6020      	str	r0, [r4, #0]
 800500c:	4629      	mov	r1, r5
 800500e:	4630      	mov	r0, r6
 8005010:	f000 f83c 	bl	800508c <_sbrk_r>
 8005014:	1c43      	adds	r3, r0, #1
 8005016:	d126      	bne.n	8005066 <_malloc_r+0x96>
 8005018:	230c      	movs	r3, #12
 800501a:	6033      	str	r3, [r6, #0]
 800501c:	4630      	mov	r0, r6
 800501e:	f000 f8f2 	bl	8005206 <__malloc_unlock>
 8005022:	e7e4      	b.n	8004fee <_malloc_r+0x1e>
 8005024:	680b      	ldr	r3, [r1, #0]
 8005026:	1b5b      	subs	r3, r3, r5
 8005028:	d41a      	bmi.n	8005060 <_malloc_r+0x90>
 800502a:	2b0b      	cmp	r3, #11
 800502c:	d90f      	bls.n	800504e <_malloc_r+0x7e>
 800502e:	600b      	str	r3, [r1, #0]
 8005030:	50cd      	str	r5, [r1, r3]
 8005032:	18cc      	adds	r4, r1, r3
 8005034:	4630      	mov	r0, r6
 8005036:	f000 f8e6 	bl	8005206 <__malloc_unlock>
 800503a:	f104 000b 	add.w	r0, r4, #11
 800503e:	1d23      	adds	r3, r4, #4
 8005040:	f020 0007 	bic.w	r0, r0, #7
 8005044:	1ac3      	subs	r3, r0, r3
 8005046:	d01b      	beq.n	8005080 <_malloc_r+0xb0>
 8005048:	425a      	negs	r2, r3
 800504a:	50e2      	str	r2, [r4, r3]
 800504c:	bd70      	pop	{r4, r5, r6, pc}
 800504e:	428c      	cmp	r4, r1
 8005050:	bf0d      	iteet	eq
 8005052:	6863      	ldreq	r3, [r4, #4]
 8005054:	684b      	ldrne	r3, [r1, #4]
 8005056:	6063      	strne	r3, [r4, #4]
 8005058:	6013      	streq	r3, [r2, #0]
 800505a:	bf18      	it	ne
 800505c:	460c      	movne	r4, r1
 800505e:	e7e9      	b.n	8005034 <_malloc_r+0x64>
 8005060:	460c      	mov	r4, r1
 8005062:	6849      	ldr	r1, [r1, #4]
 8005064:	e7ca      	b.n	8004ffc <_malloc_r+0x2c>
 8005066:	1cc4      	adds	r4, r0, #3
 8005068:	f024 0403 	bic.w	r4, r4, #3
 800506c:	42a0      	cmp	r0, r4
 800506e:	d005      	beq.n	800507c <_malloc_r+0xac>
 8005070:	1a21      	subs	r1, r4, r0
 8005072:	4630      	mov	r0, r6
 8005074:	f000 f80a 	bl	800508c <_sbrk_r>
 8005078:	3001      	adds	r0, #1
 800507a:	d0cd      	beq.n	8005018 <_malloc_r+0x48>
 800507c:	6025      	str	r5, [r4, #0]
 800507e:	e7d9      	b.n	8005034 <_malloc_r+0x64>
 8005080:	bd70      	pop	{r4, r5, r6, pc}
 8005082:	bf00      	nop
 8005084:	20000214 	.word	0x20000214
 8005088:	20000218 	.word	0x20000218

0800508c <_sbrk_r>:
 800508c:	b538      	push	{r3, r4, r5, lr}
 800508e:	4c06      	ldr	r4, [pc, #24]	; (80050a8 <_sbrk_r+0x1c>)
 8005090:	2300      	movs	r3, #0
 8005092:	4605      	mov	r5, r0
 8005094:	4608      	mov	r0, r1
 8005096:	6023      	str	r3, [r4, #0]
 8005098:	f7fd fc60 	bl	800295c <_sbrk>
 800509c:	1c43      	adds	r3, r0, #1
 800509e:	d102      	bne.n	80050a6 <_sbrk_r+0x1a>
 80050a0:	6823      	ldr	r3, [r4, #0]
 80050a2:	b103      	cbz	r3, 80050a6 <_sbrk_r+0x1a>
 80050a4:	602b      	str	r3, [r5, #0]
 80050a6:	bd38      	pop	{r3, r4, r5, pc}
 80050a8:	200003d8 	.word	0x200003d8

080050ac <__sread>:
 80050ac:	b510      	push	{r4, lr}
 80050ae:	460c      	mov	r4, r1
 80050b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050b4:	f000 f8a8 	bl	8005208 <_read_r>
 80050b8:	2800      	cmp	r0, #0
 80050ba:	bfab      	itete	ge
 80050bc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80050be:	89a3      	ldrhlt	r3, [r4, #12]
 80050c0:	181b      	addge	r3, r3, r0
 80050c2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80050c6:	bfac      	ite	ge
 80050c8:	6563      	strge	r3, [r4, #84]	; 0x54
 80050ca:	81a3      	strhlt	r3, [r4, #12]
 80050cc:	bd10      	pop	{r4, pc}

080050ce <__swrite>:
 80050ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050d2:	461f      	mov	r7, r3
 80050d4:	898b      	ldrh	r3, [r1, #12]
 80050d6:	05db      	lsls	r3, r3, #23
 80050d8:	4605      	mov	r5, r0
 80050da:	460c      	mov	r4, r1
 80050dc:	4616      	mov	r6, r2
 80050de:	d505      	bpl.n	80050ec <__swrite+0x1e>
 80050e0:	2302      	movs	r3, #2
 80050e2:	2200      	movs	r2, #0
 80050e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050e8:	f000 f868 	bl	80051bc <_lseek_r>
 80050ec:	89a3      	ldrh	r3, [r4, #12]
 80050ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80050f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80050f6:	81a3      	strh	r3, [r4, #12]
 80050f8:	4632      	mov	r2, r6
 80050fa:	463b      	mov	r3, r7
 80050fc:	4628      	mov	r0, r5
 80050fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005102:	f000 b817 	b.w	8005134 <_write_r>

08005106 <__sseek>:
 8005106:	b510      	push	{r4, lr}
 8005108:	460c      	mov	r4, r1
 800510a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800510e:	f000 f855 	bl	80051bc <_lseek_r>
 8005112:	1c43      	adds	r3, r0, #1
 8005114:	89a3      	ldrh	r3, [r4, #12]
 8005116:	bf15      	itete	ne
 8005118:	6560      	strne	r0, [r4, #84]	; 0x54
 800511a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800511e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005122:	81a3      	strheq	r3, [r4, #12]
 8005124:	bf18      	it	ne
 8005126:	81a3      	strhne	r3, [r4, #12]
 8005128:	bd10      	pop	{r4, pc}

0800512a <__sclose>:
 800512a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800512e:	f000 b813 	b.w	8005158 <_close_r>
	...

08005134 <_write_r>:
 8005134:	b538      	push	{r3, r4, r5, lr}
 8005136:	4c07      	ldr	r4, [pc, #28]	; (8005154 <_write_r+0x20>)
 8005138:	4605      	mov	r5, r0
 800513a:	4608      	mov	r0, r1
 800513c:	4611      	mov	r1, r2
 800513e:	2200      	movs	r2, #0
 8005140:	6022      	str	r2, [r4, #0]
 8005142:	461a      	mov	r2, r3
 8005144:	f7fd fa80 	bl	8002648 <_write>
 8005148:	1c43      	adds	r3, r0, #1
 800514a:	d102      	bne.n	8005152 <_write_r+0x1e>
 800514c:	6823      	ldr	r3, [r4, #0]
 800514e:	b103      	cbz	r3, 8005152 <_write_r+0x1e>
 8005150:	602b      	str	r3, [r5, #0]
 8005152:	bd38      	pop	{r3, r4, r5, pc}
 8005154:	200003d8 	.word	0x200003d8

08005158 <_close_r>:
 8005158:	b538      	push	{r3, r4, r5, lr}
 800515a:	4c06      	ldr	r4, [pc, #24]	; (8005174 <_close_r+0x1c>)
 800515c:	2300      	movs	r3, #0
 800515e:	4605      	mov	r5, r0
 8005160:	4608      	mov	r0, r1
 8005162:	6023      	str	r3, [r4, #0]
 8005164:	f7fd fc14 	bl	8002990 <_close>
 8005168:	1c43      	adds	r3, r0, #1
 800516a:	d102      	bne.n	8005172 <_close_r+0x1a>
 800516c:	6823      	ldr	r3, [r4, #0]
 800516e:	b103      	cbz	r3, 8005172 <_close_r+0x1a>
 8005170:	602b      	str	r3, [r5, #0]
 8005172:	bd38      	pop	{r3, r4, r5, pc}
 8005174:	200003d8 	.word	0x200003d8

08005178 <_fstat_r>:
 8005178:	b538      	push	{r3, r4, r5, lr}
 800517a:	4c07      	ldr	r4, [pc, #28]	; (8005198 <_fstat_r+0x20>)
 800517c:	2300      	movs	r3, #0
 800517e:	4605      	mov	r5, r0
 8005180:	4608      	mov	r0, r1
 8005182:	4611      	mov	r1, r2
 8005184:	6023      	str	r3, [r4, #0]
 8005186:	f7fd fc06 	bl	8002996 <_fstat>
 800518a:	1c43      	adds	r3, r0, #1
 800518c:	d102      	bne.n	8005194 <_fstat_r+0x1c>
 800518e:	6823      	ldr	r3, [r4, #0]
 8005190:	b103      	cbz	r3, 8005194 <_fstat_r+0x1c>
 8005192:	602b      	str	r3, [r5, #0]
 8005194:	bd38      	pop	{r3, r4, r5, pc}
 8005196:	bf00      	nop
 8005198:	200003d8 	.word	0x200003d8

0800519c <_isatty_r>:
 800519c:	b538      	push	{r3, r4, r5, lr}
 800519e:	4c06      	ldr	r4, [pc, #24]	; (80051b8 <_isatty_r+0x1c>)
 80051a0:	2300      	movs	r3, #0
 80051a2:	4605      	mov	r5, r0
 80051a4:	4608      	mov	r0, r1
 80051a6:	6023      	str	r3, [r4, #0]
 80051a8:	f7fd fbfa 	bl	80029a0 <_isatty>
 80051ac:	1c43      	adds	r3, r0, #1
 80051ae:	d102      	bne.n	80051b6 <_isatty_r+0x1a>
 80051b0:	6823      	ldr	r3, [r4, #0]
 80051b2:	b103      	cbz	r3, 80051b6 <_isatty_r+0x1a>
 80051b4:	602b      	str	r3, [r5, #0]
 80051b6:	bd38      	pop	{r3, r4, r5, pc}
 80051b8:	200003d8 	.word	0x200003d8

080051bc <_lseek_r>:
 80051bc:	b538      	push	{r3, r4, r5, lr}
 80051be:	4c07      	ldr	r4, [pc, #28]	; (80051dc <_lseek_r+0x20>)
 80051c0:	4605      	mov	r5, r0
 80051c2:	4608      	mov	r0, r1
 80051c4:	4611      	mov	r1, r2
 80051c6:	2200      	movs	r2, #0
 80051c8:	6022      	str	r2, [r4, #0]
 80051ca:	461a      	mov	r2, r3
 80051cc:	f7fd fbea 	bl	80029a4 <_lseek>
 80051d0:	1c43      	adds	r3, r0, #1
 80051d2:	d102      	bne.n	80051da <_lseek_r+0x1e>
 80051d4:	6823      	ldr	r3, [r4, #0]
 80051d6:	b103      	cbz	r3, 80051da <_lseek_r+0x1e>
 80051d8:	602b      	str	r3, [r5, #0]
 80051da:	bd38      	pop	{r3, r4, r5, pc}
 80051dc:	200003d8 	.word	0x200003d8

080051e0 <__ascii_mbtowc>:
 80051e0:	b082      	sub	sp, #8
 80051e2:	b901      	cbnz	r1, 80051e6 <__ascii_mbtowc+0x6>
 80051e4:	a901      	add	r1, sp, #4
 80051e6:	b142      	cbz	r2, 80051fa <__ascii_mbtowc+0x1a>
 80051e8:	b14b      	cbz	r3, 80051fe <__ascii_mbtowc+0x1e>
 80051ea:	7813      	ldrb	r3, [r2, #0]
 80051ec:	600b      	str	r3, [r1, #0]
 80051ee:	7812      	ldrb	r2, [r2, #0]
 80051f0:	1c10      	adds	r0, r2, #0
 80051f2:	bf18      	it	ne
 80051f4:	2001      	movne	r0, #1
 80051f6:	b002      	add	sp, #8
 80051f8:	4770      	bx	lr
 80051fa:	4610      	mov	r0, r2
 80051fc:	e7fb      	b.n	80051f6 <__ascii_mbtowc+0x16>
 80051fe:	f06f 0001 	mvn.w	r0, #1
 8005202:	e7f8      	b.n	80051f6 <__ascii_mbtowc+0x16>

08005204 <__malloc_lock>:
 8005204:	4770      	bx	lr

08005206 <__malloc_unlock>:
 8005206:	4770      	bx	lr

08005208 <_read_r>:
 8005208:	b538      	push	{r3, r4, r5, lr}
 800520a:	4c07      	ldr	r4, [pc, #28]	; (8005228 <_read_r+0x20>)
 800520c:	4605      	mov	r5, r0
 800520e:	4608      	mov	r0, r1
 8005210:	4611      	mov	r1, r2
 8005212:	2200      	movs	r2, #0
 8005214:	6022      	str	r2, [r4, #0]
 8005216:	461a      	mov	r2, r3
 8005218:	f7fd fb92 	bl	8002940 <_read>
 800521c:	1c43      	adds	r3, r0, #1
 800521e:	d102      	bne.n	8005226 <_read_r+0x1e>
 8005220:	6823      	ldr	r3, [r4, #0]
 8005222:	b103      	cbz	r3, 8005226 <_read_r+0x1e>
 8005224:	602b      	str	r3, [r5, #0]
 8005226:	bd38      	pop	{r3, r4, r5, pc}
 8005228:	200003d8 	.word	0x200003d8

0800522c <__ascii_wctomb>:
 800522c:	b149      	cbz	r1, 8005242 <__ascii_wctomb+0x16>
 800522e:	2aff      	cmp	r2, #255	; 0xff
 8005230:	bf85      	ittet	hi
 8005232:	238a      	movhi	r3, #138	; 0x8a
 8005234:	6003      	strhi	r3, [r0, #0]
 8005236:	700a      	strbls	r2, [r1, #0]
 8005238:	f04f 30ff 	movhi.w	r0, #4294967295
 800523c:	bf98      	it	ls
 800523e:	2001      	movls	r0, #1
 8005240:	4770      	bx	lr
 8005242:	4608      	mov	r0, r1
 8005244:	4770      	bx	lr
	...

08005248 <_init>:
 8005248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800524a:	bf00      	nop
 800524c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800524e:	bc08      	pop	{r3}
 8005250:	469e      	mov	lr, r3
 8005252:	4770      	bx	lr

08005254 <_fini>:
 8005254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005256:	bf00      	nop
 8005258:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800525a:	bc08      	pop	{r3}
 800525c:	469e      	mov	lr, r3
 800525e:	4770      	bx	lr
