{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1447247306320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1447247306320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 11 21:08:26 2015 " "Processing started: Wed Nov 11 21:08:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1447247306320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1447247306320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ddr_test -c ddr_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ddr_test -c ddr_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1447247306320 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ddr_test_8_1200mv_85c_slow.vo E:/Project/AX530/verilog/AX530/11_ddr_test/simulation/modelsim/ simulation " "Generated file ddr_test_8_1200mv_85c_slow.vo in folder \"E:/Project/AX530/verilog/AX530/11_ddr_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1447247308800 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ddr_test_8_1200mv_0c_slow.vo E:/Project/AX530/verilog/AX530/11_ddr_test/simulation/modelsim/ simulation " "Generated file ddr_test_8_1200mv_0c_slow.vo in folder \"E:/Project/AX530/verilog/AX530/11_ddr_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1447247309721 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ddr_test_min_1200mv_0c_fast.vo E:/Project/AX530/verilog/AX530/11_ddr_test/simulation/modelsim/ simulation " "Generated file ddr_test_min_1200mv_0c_fast.vo in folder \"E:/Project/AX530/verilog/AX530/11_ddr_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1447247310641 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ddr_test.vo E:/Project/AX530/verilog/AX530/11_ddr_test/simulation/modelsim/ simulation " "Generated file ddr_test.vo in folder \"E:/Project/AX530/verilog/AX530/11_ddr_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1447247311577 ""}
{ "Warning" "WSDO_APPROXIMATED_DDR_TIMING_NUMBERS" "third party timing simulation " "Double data rate (DDR) timing delays reported by third party timing simulation are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." {  } {  } 0 200000 "Double data rate (DDR) timing delays reported by %1!s! are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." 0 0 "" 0 -1 1447247312435 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ddr_test_8_1200mv_85c_v_slow.sdo E:/Project/AX530/verilog/AX530/11_ddr_test/simulation/modelsim/ simulation " "Generated file ddr_test_8_1200mv_85c_v_slow.sdo in folder \"E:/Project/AX530/verilog/AX530/11_ddr_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1447247312435 ""}
{ "Warning" "WSDO_APPROXIMATED_DDR_TIMING_NUMBERS" "third party timing simulation " "Double data rate (DDR) timing delays reported by third party timing simulation are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." {  } {  } 0 200000 "Double data rate (DDR) timing delays reported by %1!s! are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." 0 0 "" 0 -1 1447247313293 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ddr_test_8_1200mv_0c_v_slow.sdo E:/Project/AX530/verilog/AX530/11_ddr_test/simulation/modelsim/ simulation " "Generated file ddr_test_8_1200mv_0c_v_slow.sdo in folder \"E:/Project/AX530/verilog/AX530/11_ddr_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1447247313293 ""}
{ "Warning" "WSDO_APPROXIMATED_DDR_TIMING_NUMBERS" "third party timing simulation " "Double data rate (DDR) timing delays reported by third party timing simulation are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." {  } {  } 0 200000 "Double data rate (DDR) timing delays reported by %1!s! are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." 0 0 "" 0 -1 1447247314136 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ddr_test_min_1200mv_0c_v_fast.sdo E:/Project/AX530/verilog/AX530/11_ddr_test/simulation/modelsim/ simulation " "Generated file ddr_test_min_1200mv_0c_v_fast.sdo in folder \"E:/Project/AX530/verilog/AX530/11_ddr_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1447247314136 ""}
{ "Warning" "WSDO_APPROXIMATED_DDR_TIMING_NUMBERS" "third party timing simulation " "Double data rate (DDR) timing delays reported by third party timing simulation are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." {  } {  } 0 200000 "Double data rate (DDR) timing delays reported by %1!s! are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." 0 0 "" 0 -1 1447247315009 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ddr_test_v.sdo E:/Project/AX530/verilog/AX530/11_ddr_test/simulation/modelsim/ simulation " "Generated file ddr_test_v.sdo in folder \"E:/Project/AX530/verilog/AX530/11_ddr_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1447247315009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "525 " "Peak virtual memory: 525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1447247315306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 11 21:08:35 2015 " "Processing ended: Wed Nov 11 21:08:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1447247315306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1447247315306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1447247315306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1447247315306 ""}
