-- George Landis
-- Lab_10
-- ECET 109

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


entity Lab_10 is
	port ( 
	A : in std_logic_vector (3 downto 0);
	B : in std_logic_vector (3 downto 0);

	LT, GT, EQ : out std_logic);
end entity;

architecture Lab of Lab_10 is

	begin

	process (A,B)
	begin
If A > B then
	LT <= '0';
	GT <= '1';
	EQ <= '0';
	
Elsif A = B then
	LT <= '0';
	GT <= '0';
	EQ <= '1';
	
Elsif A < B then
	LT <= '1';
	GT <= '0';
	EQ <= '0';
end if;
	

	end process;

end Lab;