<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>test_pmod_controller</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">6</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>test_pmod_controller</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>348289d2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>test_pmod_controller</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>348289d2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>080b65eb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>pub1_txs</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lis1_rxs</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pub2_txb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lis2_rxb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pub3_txx</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lis3_rxx</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_tx_s</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_rx_s</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_tx_b</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_rx_b</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_tx_x</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_rx_x</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/reg_interface_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/test_pmod_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_4ed29d04</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/reg_interface_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/test_pmod_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/test_pmod_controller_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_080b65eb</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Registers to pmod pins</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">test_pmod_controller_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>test_pmod_controller_v1.0</xilinx:displayName>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>user.org:user:reg_interface:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2022-05-24T22:11:25Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e46cdda_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip_repo/reg_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6976e329_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip_repo/reg_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5440648e_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip_repo/reg_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e91d62c_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip_repo/reg_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6714077f_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip_repo/reg_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fab1ce_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip_repo/reg_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47594cfe_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip_repo/reg_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@103c56d8_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip_repo/reg_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ec8f745_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip_repo/reg_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@512349c0_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip_repo/reg_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72ebb906_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip_repo/reg_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@305391c0_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip_repo/reg_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@557b4275_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip_repo/reg_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2977bde9_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip_repo/reg_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@534b955b_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip_repo/reg_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@615f897_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip_repo/reg_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@386aafdb_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip_repo/reg_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33b4b79c_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip_repo/reg_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e00b021_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip_repo/reg_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67230e6_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip_repo/reg_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64b7c5a0_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip_repo/reg_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@361824e_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip_repo/reg_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13ff5a05_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip_repo/reg_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@106e2118_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip_repo/reg_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39ceccbd_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip_repo/reg_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50e34a62_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip_repo/reg_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a22c152_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip_repo/reg_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4511b735_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56184677_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32bd2ab9_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@125ead90_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/i</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fba4727_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ec93f73_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57ace979_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c1478c6_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66c8509c_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d537404_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63ee46d1_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20466175_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@436b3561_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18d93819_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@412bdf73_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@263ccc81_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d646566_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27e247f4_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cc176b_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485p</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f362023_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485p</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39be3989_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485p</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d68fff7_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14be4970_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@426a5d17_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a8b63e9_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs48</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ebf04fa_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs48</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@410aba6f_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs48</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@428a6b39_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e0d685e_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a02ab2f_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2694f2dd_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@241b1fe5_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@779fe923_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@660bcdfe_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_r</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51ef640f_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_r</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a46c428_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_r</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6067ddb9_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78b8e909_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c8b1754_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fda553c_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55ab6634_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@103ca09e_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18674bbb_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_ts</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13bb30e5_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_ts</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ff2fabd_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_ts</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@218169d9_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_t</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@462a2eaa_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_t</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d6bbfac_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_t</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cf61bfd_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6df6326e_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b1da838_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69ff4970_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bcf414a_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e6ff50f_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@90de142_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr26</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21f24315_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr26</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66db805b_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr26</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25aa2c44_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c97b4dd_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37ace69e_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53905bc7_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cea4571_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@207912f1_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a2ad65b_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/k</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d5520f6_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/k</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ef2e496_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/k</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d755f2c_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@198a5a34_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21013dc2_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62deda64_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f0c49fa_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f9b8ce1_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@588a8e1d_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d6e84f8_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus/hw/kr260_tsn_rs485pmod/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4de1c2ee_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@556fbb_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e7950c8_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/prototype-tsn-modbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d459ab4_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ac63971_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1135e90a_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9ee28ee_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@240b46a3_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56827135_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b925c84_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f5f6ffe_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@698adcfd_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@96b9683_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cae1679_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44030204_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c7d97db_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1117359f_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30f1e9da_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47fb32d6_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a7a876c_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@dd5ea96_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1962691e_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ce648e6_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76c8d0de_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b9c181f_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49820711_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51b690d2_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ce16bef_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25f71227_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ebb232d_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ff13e73_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22bd6539_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78ec07dc_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ca6f783_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@433e51cc_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bda7e6c_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@624fa4da_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@430065b1_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11e0cdfb_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20cdf9f9_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f3f47cb_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@427ec824_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@209aa150_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1353c520_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@417403e3_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53bba9c5_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@394c040d_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@704524e1_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2354f1a6_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13417d_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63d91a73_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61cbd7cd_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bc17c5_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32ee4244_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@126878cf_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2dd4f9a6_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65a61e33_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c2ae8cb_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6acc2dbb_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a4f4db5_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f994fb1_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b76a871_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@255db83a_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cd57edc_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e48240e_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a5a1026_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d88730b_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63292d63_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a6d5931_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68c903ef_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@694379cd_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@294ad290_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@595ac894_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38e82de2_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f7a96f2_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f8dbad6_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@431087f7_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62eee602_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20eda716_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51a17688_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@284b4657_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d3721a6_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a110e9e_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3884ffd5_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@313ee411_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@452ba4cc_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5009fd8d_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1aaafead_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12acefbf_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21893903_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59063645_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60e91224_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@660d9aff_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7462afd4_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21370d8a_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44d1ef5d_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d31a476_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7654e343_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11b76cff_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fcd468b_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19e830f6_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50e65939_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f06eca0_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b485999_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77baf8e8_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d8922e7_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28c02ba2_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50b16b22_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32f6435b_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b82ac5_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63c7d0a2_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@414ebeac_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78926397_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b879aca_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29f46cf9_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ceb23b4_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58aa82e4_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69997b0a_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4637a9a8_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c3dde77_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29e84bc_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23bf1887_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4abddf7e_ARCHIVE_LOCATION">/group/paeg/sweathar/everest/ME/git6/kr260-vitis-test/platforms/vivado/kr260_tsn_rs485pmod/ip/reg_interface</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2022.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="616027be"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="84ddd619"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="a9d6ae17"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2e811c89"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="cce5376e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
