irun(64): 15.20-s051: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s051: Started on Mar 06, 2019 at 10:30:27 IST
irun
	-access +rwc
	-f complie.f
		*RTL/full_adder.v
		*RTL/8_bit_ripple_carry.v
		*VERIFICATION/8_bit_ripple_carry_tb.sv
DEFINE sdadc_working_lay /projects/tigershare/sdadc_working_lay
|
irun: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,7): cds.lib Permission denied '/projects/tigershare/sdadc_working_lay' (cds.lib command ignored).
DEFINE sdadc_working /projects/tigershare/sdadc_working
|
irun: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,8): cds.lib Permission denied '/projects/tigershare/sdadc_working' (cds.lib command ignored).
DEFINE sdadc_working_lay /projects/tigershare/sdadc_working_lay
|
irun: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,7): cds.lib Permission denied '/projects/tigershare/sdadc_working_lay' (cds.lib command ignored).
DEFINE sdadc_working /projects/tigershare/sdadc_working
|
irun: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,8): cds.lib Permission denied '/projects/tigershare/sdadc_working' (cds.lib command ignored).
DEFINE sdadc_working_lay /projects/tigershare/sdadc_working_lay
|
irun: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,7): cds.lib Permission denied '/projects/tigershare/sdadc_working_lay' (cds.lib command ignored).
DEFINE sdadc_working /projects/tigershare/sdadc_working
|
irun: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,8): cds.lib Permission denied '/projects/tigershare/sdadc_working' (cds.lib command ignored).
DEFINE sdadc_working_lay /projects/tigershare/sdadc_working_lay
|
irun: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,7): cds.lib Permission denied '/projects/tigershare/sdadc_working_lay' (cds.lib command ignored).
DEFINE sdadc_working /projects/tigershare/sdadc_working
|
irun: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,8): cds.lib Permission denied '/projects/tigershare/sdadc_working' (cds.lib command ignored).
Recompiling... reason: file './VERIFICATION/8_bit_ripple_carry_tb.sv' is newer than expected.
	expected: Wed Mar  6 10:29:01 2019
	actual:   Wed Mar  6 10:30:24 2019
DEFINE sdadc_working_lay /projects/tigershare/sdadc_working_lay
|
irun: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,7): cds.lib Permission denied '/projects/tigershare/sdadc_working_lay' (cds.lib command ignored).
DEFINE sdadc_working /projects/tigershare/sdadc_working
|
irun: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,8): cds.lib Permission denied '/projects/tigershare/sdadc_working' (cds.lib command ignored).
DEFINE sdadc_working_lay /projects/tigershare/sdadc_working_lay
|
ncvlog: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,7): cds.lib Permission denied '/projects/tigershare/sdadc_working_lay' (cds.lib command ignored).
DEFINE sdadc_working /projects/tigershare/sdadc_working
|
ncvlog: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,8): cds.lib Permission denied '/projects/tigershare/sdadc_working' (cds.lib command ignored).
file: VERIFICATION/8_bit_ripple_carry_tb.sv
	module worklib.tb:sv
		errors: 0, warnings: 0
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 2
DEFINE sdadc_working_lay /projects/tigershare/sdadc_working_lay
|
irun: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,7): cds.lib Permission denied '/projects/tigershare/sdadc_working_lay' (cds.lib command ignored).
DEFINE sdadc_working /projects/tigershare/sdadc_working
|
irun: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,8): cds.lib Permission denied '/projects/tigershare/sdadc_working' (cds.lib command ignored).
DEFINE sdadc_working_lay /projects/tigershare/sdadc_working_lay
|
irun: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,7): cds.lib Permission denied '/projects/tigershare/sdadc_working_lay' (cds.lib command ignored).
DEFINE sdadc_working /projects/tigershare/sdadc_working
|
irun: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,8): cds.lib Permission denied '/projects/tigershare/sdadc_working' (cds.lib command ignored).
DEFINE sdadc_working_lay /projects/tigershare/sdadc_working_lay
|
ncelab: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,7): cds.lib Permission denied '/projects/tigershare/sdadc_working_lay' (cds.lib command ignored).
DEFINE sdadc_working /projects/tigershare/sdadc_working
|
ncelab: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,8): cds.lib Permission denied '/projects/tigershare/sdadc_working' (cds.lib command ignored).
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		tb
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
DEFINE sdadc_working_lay /projects/tigershare/sdadc_working_lay
|
ncvlog_cg: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,7): cds.lib Permission denied '/projects/tigershare/sdadc_working_lay' (cds.lib command ignored).
DEFINE sdadc_working /projects/tigershare/sdadc_working
|
ncvlog_cg: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,8): cds.lib Permission denied '/projects/tigershare/sdadc_working' (cds.lib command ignored).
		worklib.tb:sv <0x14c31110>
			streams:   6, words:  5076
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		              Instances  Unique
		Modules:             10       3
		Registers:           21       7
		Scalar wires:        17       -
		Expanded wires:      16       2
		Always blocks:        8       1
		Initial blocks:       3       3
		Pseudo assignments:   3       3
	Writing initial simulation snapshot: worklib.tb:sv
DEFINE sdadc_working_lay /projects/tigershare/sdadc_working_lay
|
ncsim: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,7): cds.lib Permission denied '/projects/tigershare/sdadc_working_lay' (cds.lib command ignored).
DEFINE sdadc_working /projects/tigershare/sdadc_working
|
ncsim: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,8): cds.lib Permission denied '/projects/tigershare/sdadc_working' (cds.lib command ignored).
Loading snapshot worklib.tb:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /tools/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> run
---------------------------
 a=1100100 , b=1011, cin=0, sum=1101111, carry=0
 a=11111111 , b=10011110, cin=0, sum=10011101, carry=1
 a=1111011 , b=110001, cin=0, sum=10101100, carry=0
 a=1101010 , b=10000001, cin=1, sum=11101100, carry=0
 a=11101000 , b=11011010, cin=1, sum=11000011, carry=1
 a=1111001 , b=1010111, cin=0, sum=11010000, carry=0
 a=11011110 , b=100101, cin=0, sum=11, carry=1
 a=1101 , b=1101010, cin=1, sum=1111000, carry=0
 a=1001100 , b=100010, cin=1, sum=1101111, carry=0
 a=11110111 , b=1001011, cin=1, sum=1000011, carry=1
 a=11100010 , b=10100, cin=1, sum=11110111, carry=0
 a=1100 , b=10001111, cin=1, sum=10011100, carry=0
 a=1000100 , b=11110001, cin=0, sum=110101, carry=1
 a=10100 , b=11000000, cin=1, sum=11010101, carry=0
 a=101010 , b=11110110, cin=1, sum=100001, carry=1
 a=100011 , b=11011001, cin=0, sum=11111100, carry=0
 a=1001 , b=1001101, cin=1, sum=1010111, carry=0
 a=110111 , b=1000111, cin=0, sum=1111110, carry=0
 a=10010101 , b=1110011, cin=0, sum=1000, carry=1
 a=111100 , b=1001001, cin=0, sum=10000101, carry=0
 a=1100010 , b=10111111, cin=1, sum=100010, carry=1
 a=10011000 , b=10110001, cin=1, sum=1001010, carry=1
 a=1010100 , b=101111, cin=0, sum=10000011, carry=0
 a=100111 , b=111110, cin=1, sum=1100110, carry=0
 a=1101 , b=111000, cin=1, sum=1000110, carry=0
Simulation complete via $finish(1) at time 10 US + 0
./VERIFICATION/8_bit_ripple_carry_tb.sv:35 $finish();
ncsim> exit
TOOL:	irun(64)	15.20-s051: Exiting on Mar 06, 2019 at 10:30:27 IST  (total: 00:00:00)
