

================================================================
== Vitis HLS Report for 'Reset_Pipeline_VITIS_LOOP_704_13'
================================================================
* Date:           Wed Jan  3 23:38:56 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.820 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      102|      102|  1.020 us|  1.020 us|  102|  102|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_704_13  |      100|      100|         1|          1|          1|   100|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      10|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      27|    -|
|Register         |        -|    -|       9|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|       9|      37|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1000|  900|  343800|  171900|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln704_fu_62_p2   |         +|   0|  0|   7|           7|           1|
    |icmp_ln704_fu_56_p2  |      icmp|   0|  0|   3|           7|           6|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  10|          14|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    7|         14|
    |i_15_fu_30          |   9|          2|    7|         14|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|          6|   15|         30|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_15_fu_30   |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|                  RTL Ports                  | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                                       |   in|    1|  ap_ctrl_hs|    Reset_Pipeline_VITIS_LOOP_704_13|  return value|
|ap_rst                                       |   in|    1|  ap_ctrl_hs|    Reset_Pipeline_VITIS_LOOP_704_13|  return value|
|ap_start                                     |   in|    1|  ap_ctrl_hs|    Reset_Pipeline_VITIS_LOOP_704_13|  return value|
|ap_done                                      |  out|    1|  ap_ctrl_hs|    Reset_Pipeline_VITIS_LOOP_704_13|  return value|
|ap_idle                                      |  out|    1|  ap_ctrl_hs|    Reset_Pipeline_VITIS_LOOP_704_13|  return value|
|ap_ready                                     |  out|    1|  ap_ctrl_hs|    Reset_Pipeline_VITIS_LOOP_704_13|  return value|
|placement_dynamic_dict_Opt2PC_keys_address0  |  out|    7|   ap_memory|  placement_dynamic_dict_Opt2PC_keys|         array|
|placement_dynamic_dict_Opt2PC_keys_ce0       |  out|    1|   ap_memory|  placement_dynamic_dict_Opt2PC_keys|         array|
|placement_dynamic_dict_Opt2PC_keys_we0       |  out|    1|   ap_memory|  placement_dynamic_dict_Opt2PC_keys|         array|
|placement_dynamic_dict_Opt2PC_keys_d0        |  out|    8|   ap_memory|  placement_dynamic_dict_Opt2PC_keys|         array|
+---------------------------------------------+-----+-----+------------+------------------------------------+--------------+

