
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000800                       # Number of seconds simulated
sim_ticks                                   800486500                       # Number of ticks simulated
final_tick                               2255240405500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               36643248                       # Simulator instruction rate (inst/s)
host_op_rate                                 36643143                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              299359165                       # Simulator tick rate (ticks/s)
host_mem_usage                                 728852                       # Number of bytes of host memory used
host_seconds                                     2.67                       # Real time elapsed on the host
sim_insts                                    97983523                       # Number of instructions simulated
sim_ops                                      97983523                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       313984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       176960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             490944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       313984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        313984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        62784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           62784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         4906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         2765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           981                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                981                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    392241468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    221065565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             613307033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    392241468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        392241468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        78432303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             78432303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        78432303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    392241468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    221065565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            691739336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7672                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        981                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7672                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      981                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 488384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   61056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  491008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                62784                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     41                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     800442500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7672                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  981                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    187.161136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.223450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.337577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1412     48.31%     48.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          844     28.87%     77.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          276      9.44%     86.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          139      4.76%     91.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           84      2.87%     94.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           34      1.16%     95.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           29      0.99%     96.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           28      0.96%     97.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           77      2.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2923                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           57                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     132.842105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    118.798791                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.421554                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             1      1.75%      1.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             4      7.02%      8.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             3      5.26%     14.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             2      3.51%     17.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             5      8.77%     26.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            4      7.02%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7     12.28%     45.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9     15.79%     61.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            7     12.28%     73.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            9     15.79%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      1.75%     91.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      1.75%     92.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      1.75%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      1.75%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      1.75%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      1.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            57                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           57                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.736842                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.707772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.009355                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               36     63.16%     63.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      3.51%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               17     29.82%     96.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      3.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            57                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     97715250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               240796500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   38155000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12805.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31555.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       610.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        76.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    613.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     78.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.56                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5197                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     456                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.58                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      92504.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9646560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5263500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                26309400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                3641760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             51873120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            496738755                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             40930500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              634403595                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            798.550678                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     68400250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      26520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     702566250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 12436200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  6785625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                32908200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2540160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             51873120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            509925420                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             29371500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              645840225                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            812.932378                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     45936500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      26520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     722014750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                717262500     89.69%     89.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1517500      0.19%     89.88% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                80891500     10.12%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total            799671500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          542394000     67.83%     67.83% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            257270500     32.17%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18276                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              200894                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18276                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.992230                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    28.839340                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   483.160660                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.056327                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.943673                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          431                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1180600                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1180600                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       133301                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133301                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        58777                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58777                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2247                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2247                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2378                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2378                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       192078                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           192078                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       192078                       # number of overall hits
system.cpu.dcache.overall_hits::total          192078                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26027                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26027                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67459                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67459                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          392                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          392                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        93486                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          93486                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        93486                       # number of overall misses
system.cpu.dcache.overall_misses::total         93486                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    719411499                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    719411499                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1073947963                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1073947963                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     10075000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     10075000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   1793359462                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1793359462                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   1793359462                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1793359462                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       159328                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159328                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126236                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126236                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       285564                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       285564                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       285564                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       285564                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.163355                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.163355                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.534388                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.534388                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.148541                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.148541                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.327373                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.327373                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.327373                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.327373                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 27640.968955                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27640.968955                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 15920.010125                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15920.010125                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 25701.530612                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 25701.530612                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 19183.187451                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19183.187451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 19183.187451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19183.187451                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        42536                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          106                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4241                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.029710                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          106                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13126                       # number of writebacks
system.cpu.dcache.writebacks::total             13126                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17072                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17072                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58351                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58351                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          171                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          171                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        75423                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        75423                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        75423                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        75423                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8955                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8955                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9108                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9108                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          221                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          221                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18063                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18063                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18063                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18063                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    262541751                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    262541751                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    147645065                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    147645065                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      4873000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4873000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    410186816                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    410186816                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    410186816                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    410186816                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.056205                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056205                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072151                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072151                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.083744                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.083744                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.063254                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063254                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.063254                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063254                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 29317.895142                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29317.895142                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 16210.481445                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16210.481445                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 22049.773756                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22049.773756                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 22708.676078                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22708.676078                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 22708.676078                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22708.676078                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10233                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.896534                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              360321                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10233                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.211668                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    24.800624                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   487.095910                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.048439                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.951359                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999798                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          340                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            334120                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           334120                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       149777                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          149777                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       149777                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           149777                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       149777                       # number of overall hits
system.cpu.icache.overall_hits::total          149777                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        12163                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12163                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        12163                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12163                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        12163                       # number of overall misses
system.cpu.icache.overall_misses::total         12163                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    572986736                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    572986736                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    572986736                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    572986736                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    572986736                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    572986736                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       161940                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       161940                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       161940                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       161940                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       161940                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       161940                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.075108                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.075108                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.075108                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.075108                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.075108                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.075108                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 47108.997451                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47108.997451                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 47108.997451                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47108.997451                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 47108.997451                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47108.997451                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2115                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                47                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           45                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1920                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1920                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1920                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1920                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1920                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1920                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10243                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10243                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10243                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10243                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10243                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10243                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    462170509                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    462170509                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    462170509                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    462170509                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    462170509                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    462170509                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.063252                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.063252                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.063252                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.063252                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.063252                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.063252                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 45120.619838                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45120.619838                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 45120.619838                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45120.619838                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 45120.619838                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45120.619838                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      7791                       # number of replacements
system.l2.tags.tagsinuse                 16225.612889                       # Cycle average of tags in use
system.l2.tags.total_refs                       18332                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7791                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.352971                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9819.501548                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        975.247413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       4057.661510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   928.770731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   444.431687                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.599335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.059524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.247660                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.056688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.027126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990333                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16042                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          645                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3678                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4703                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          874                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979126                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    683099                       # Number of tag accesses
system.l2.tags.data_accesses                   683099                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         5323                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         6964                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12287                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13126                       # number of Writeback hits
system.l2.Writeback_hits::total                 13126                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         8547                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8547                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          5323                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         15511                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20834                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         5323                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        15511                       # number of overall hits
system.l2.overall_hits::total                   20834                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         4907                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         2210                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7117                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data          556                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 556                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         4907                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2766                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7673                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         4907                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2766                       # number of overall misses
system.l2.overall_misses::total                  7673                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    395958500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    183777000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       579735500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     47070750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      47070750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    395958500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    230847750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        626806250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    395958500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    230847750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       626806250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10230                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9174                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19404                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13126                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13126                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                7                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9103                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9103                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10230                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18277                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28507                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10230                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18277                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28507                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.479668                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.240898                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.366780                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.714286                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.061079                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.061079                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.479668                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.151338                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.269162                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.479668                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.151338                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.269162                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 80692.582026                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 83157.013575                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81457.847408                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 84659.622302                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84659.622302                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 80692.582026                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83459.056399                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81689.854034                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 80692.582026                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83459.056399                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81689.854034                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  981                       # number of writebacks
system.l2.writebacks::total                       981                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         4907                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         2210                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7117                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          556                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            556                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         4907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2766                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7673                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         4907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2766                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7673                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    334455500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    156144500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    490600000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        91504                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        91504                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     40160750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     40160750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    334455500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    196305250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    530760750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    334455500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    196305250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    530760750                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.479668                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.240898                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.366780                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.061079                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.061079                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.479668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.151338                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.269162                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.479668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.151338                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.269162                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 68158.854697                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 70653.619910                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 68933.539413                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18300.800000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18300.800000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 72231.564748                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72231.564748                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 68158.854697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 70970.806218                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69172.520527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 68158.854697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 70970.806218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69172.520527                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                7117                       # Transaction distribution
system.membus.trans_dist::ReadResp               7114                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback               981                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               5                       # Transaction distribution
system.membus.trans_dist::ReadExReq               556                       # Transaction distribution
system.membus.trans_dist::ReadExResp              556                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        16333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        16337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       553664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       553672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  553672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              8660                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    8660    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8660                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14711500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           41040246                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          240798                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       200776                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11139                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       172686                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           81174                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     47.006706                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14057                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          442                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               181951                       # DTB read hits
system.switch_cpus.dtb.read_misses               3056                       # DTB read misses
system.switch_cpus.dtb.read_acv                    22                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            59712                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136419                       # DTB write hits
system.switch_cpus.dtb.write_misses              1134                       # DTB write misses
system.switch_cpus.dtb.write_acv                   57                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25153                       # DTB write accesses
system.switch_cpus.dtb.data_hits               318370                       # DTB hits
system.switch_cpus.dtb.data_misses               4190                       # DTB misses
system.switch_cpus.dtb.data_acv                    79                       # DTB access violations
system.switch_cpus.dtb.data_accesses            84865                       # DTB accesses
system.switch_cpus.itb.fetch_hits               58329                       # ITB hits
system.switch_cpus.itb.fetch_misses              1053                       # ITB misses
system.switch_cpus.itb.fetch_acv                   19                       # ITB acv
system.switch_cpus.itb.fetch_accesses           59382                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1600973                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       384554                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1256492                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              240798                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        95231                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                732091                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           31966                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          416                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        26092                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            161940                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7070                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1159207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.083924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.428586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           925146     79.81%     79.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            14954      1.29%     81.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            27809      2.40%     83.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            17842      1.54%     85.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            45314      3.91%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10020      0.86%     89.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            17972      1.55%     91.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             7994      0.69%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            92156      7.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1159207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.150407                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.784830                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           295098                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        664645                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            150725                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         34085                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14653                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11216                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1360                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1068498                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4261                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14653                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           313048                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          142116                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       387366                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            166090                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        135933                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1014023                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1213                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          24589                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           7735                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          69514                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       678072                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1299434                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1296192                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2825                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493813                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           184257                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31928                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3606                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            226621                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       190128                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       146604                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        34210                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21470                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             926950                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27282                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            872506                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1521                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       227034                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       128828                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18544                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1159207                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.752675                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.429053                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       801032     69.10%     69.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       142727     12.31%     81.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        71028      6.13%     87.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        59236      5.11%     92.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        43928      3.79%     96.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        21898      1.89%     98.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        12814      1.11%     99.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4423      0.38%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2121      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1159207                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1337      4.55%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15525     52.83%     57.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         12523     42.62%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        516426     59.19%     59.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          750      0.09%     59.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1249      0.14%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       194487     22.29%     81.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       139573     16.00%     97.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         872506                       # Type of FU issued
system.switch_cpus.iq.rate                   0.544985                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               29385                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.033679                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      2926393                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1177689                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       827604                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8731                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4526                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4122                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         896877                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4554                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7387                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        51770                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          975                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        17805                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        16659                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14653                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           89587                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         16528                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       973969                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4182                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        190128                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       146604                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21903                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1112                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         15210                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          975                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3706                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10082                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13788                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        859396                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        186185                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        13109                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19737                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               324162                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           117473                       # Number of branches executed
system.switch_cpus.iew.exec_stores             137977                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.536796                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 839074                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                831726                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            401716                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            536921                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.519513                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.748185                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       222855                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12590                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1120347                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.662177                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.636936                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       847318     75.63%     75.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       128342     11.46%     87.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        50749      4.53%     91.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        19333      1.73%     93.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        24283      2.17%     95.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         7771      0.69%     96.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         8685      0.78%     96.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4996      0.45%     97.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        28870      2.58%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1120347                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741868                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741868                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267157                       # Number of memory references committed
system.switch_cpus.commit.loads                138358                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98733                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712645                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433543     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142546     19.21%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129145     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741868                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         28870                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2038987                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1968714                       # The number of ROB writes
system.switch_cpus.timesIdled                    6224                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  441766                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727193                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727193                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.201579                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.201579                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.454219                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.454219                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1142900                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          573881                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2700                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2482                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25414                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19417                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19413                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13126                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9103                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9103                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        49696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 70166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       654528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2009736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2664264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              13                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            41654                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41654    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41654                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33953500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16331240                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          27874752                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  2.397205                       # Number of seconds simulated
sim_ticks                                2397205238000                       # Number of ticks simulated
final_tick                               4653174622500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 233779                       # Simulator instruction rate (inst/s)
host_op_rate                                   233779                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              298112913                       # Simulator tick rate (ticks/s)
host_mem_usage                                 740116                       # Number of bytes of host memory used
host_seconds                                  8041.27                       # Real time elapsed on the host
sim_insts                                  1879878653                       # Number of instructions simulated
sim_ops                                    1879878653                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst    170358784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    745361856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          915720640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst    170358784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     170358784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    171727744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       171727744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst      2661856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     11646279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            14308135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       2683246                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2683246                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     71065581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    310929512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             381995094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     71065581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         71065581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        71636646                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             71636646                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        71636646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     71065581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    310929512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            453631740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    14308134                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2758318                       # Number of write requests accepted
system.mem_ctrls.readBursts                  14308134                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2758318                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              915083008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  637568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               173102400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               915720576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            176532352                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   9962                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 53595                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           70                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1246324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            813473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1215160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            830990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            837217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            767352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            810304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            722462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1127058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            712793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1145991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           795492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           972937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           796982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           737604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           766033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            162206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            183494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            161618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            161414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            164197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            163201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            167294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            165058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            209130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            169207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           163656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           181636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           165574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           161335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           164884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           160821                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       340                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2397205145500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              14308134                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2758318                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                11450695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2281129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  374970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  187947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  58082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  60946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 135858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 146788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 152203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 155750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 156002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 156023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 156291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 156514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 156775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 165051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 160531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 161351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 173011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 161127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 159107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 158121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1449                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      9821189                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.799847                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.161294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    98.175263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5458426     55.58%     55.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3986630     40.59%     96.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       205187      2.09%     98.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        54404      0.55%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        27925      0.28%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12771      0.13%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12570      0.13%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9776      0.10%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        53500      0.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      9821189                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       159353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      89.725509                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     51.962390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          31300     19.64%     19.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         19158     12.02%     31.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         31006     19.46%     51.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        38823     24.36%     75.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        25861     16.23%     91.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         9965      6.25%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         2520      1.58%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          509      0.32%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          112      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           50      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           16      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           18      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            7      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        159353                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       159353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.973166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.822314                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      7.300785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31        159143     99.87%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47           113      0.07%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            17      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             5      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             6      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            6      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            3      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            8      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            6      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            3      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            4      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            6      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-591            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::848-863            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        159353                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 273444039066                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            541534764066                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                71490860000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19124.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37874.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       381.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        72.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    382.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     73.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  6473206                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  708501                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                26.19                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     140463.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    42.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              37941984360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              20702471625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             56543416800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             8614998000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         156673604880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1562435258445                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          68682949500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1911594683610                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            796.918273                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 105210200936                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   80048020000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  2211948308564                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              36346000320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              19831647000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             55088794800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             8921962080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         156673604880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1547678369700                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          81627588750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1906167967530                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            794.655948                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 126862055750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   80048020000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  2190296907250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      187                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                   11817167                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    24830     31.54%     31.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      79      0.10%     31.64% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2454      3.12%     34.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   51367     65.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                78730                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     24829     47.57%     47.57% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       79      0.15%     47.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2454      4.70%     52.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    24829     47.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 52191                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2371221643000     98.92%     98.92% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                78145500      0.00%     98.92% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              2273282500      0.09%     99.01% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             23632820000      0.99%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2397205891000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999960                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.483365                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.662911                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      0.15%      0.15% # number of syscalls executed
system.cpu.kern.syscall::3                        428     62.21%     62.35% # number of syscalls executed
system.cpu.kern.syscall::4                         12      1.74%     64.10% # number of syscalls executed
system.cpu.kern.syscall::6                          2      0.29%     64.39% # number of syscalls executed
system.cpu.kern.syscall::17                       235     34.16%     98.55% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.15%     98.69% # number of syscalls executed
system.cpu.kern.syscall::45                         1      0.15%     98.84% # number of syscalls executed
system.cpu.kern.syscall::48                         1      0.15%     98.98% # number of syscalls executed
system.cpu.kern.syscall::54                         1      0.15%     99.13% # number of syscalls executed
system.cpu.kern.syscall::59                         1      0.15%     99.27% # number of syscalls executed
system.cpu.kern.syscall::71                         2      0.29%     99.56% # number of syscalls executed
system.cpu.kern.syscall::144                        1      0.15%     99.71% # number of syscalls executed
system.cpu.kern.syscall::256                        1      0.15%     99.85% # number of syscalls executed
system.cpu.kern.syscall::257                        1      0.15%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    688                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   240      0.02%      0.02% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.00%      0.02% # number of callpals executed
system.cpu.kern.callpal::swpipl                 67589      5.15%      5.17% # number of callpals executed
system.cpu.kern.callpal::rdps                    5205      0.40%      5.57% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      5.57% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      5.57% # number of callpals executed
system.cpu.kern.callpal::rti                     8608      0.66%      6.23% # number of callpals executed
system.cpu.kern.callpal::callsys                  711      0.05%      6.28% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%      6.28% # number of callpals executed
system.cpu.kern.callpal::rdunique             1229298     93.72%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                1311665                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              8809                       # number of protection mode switches
system.cpu.kern.mode_switch::user                8503                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  39                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                8517                      
system.cpu.kern.mode_good::user                  8503                      
system.cpu.kern.mode_good::idle                    14                      
system.cpu.kern.mode_switch_good::kernel     0.966852                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.358974                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.981730                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        66115468500      2.76%      2.76% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         2322296698500     96.88%     99.63% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           8793724000      0.37%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      240                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements          24280825                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           543311943                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          24280825                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.376173                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2436148277                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2436148277                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    388107735                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       388107735                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    142866095                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      142866095                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      6367360                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      6367360                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      6376681                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      6376681                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    530973830                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        530973830                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    530973830                       # number of overall hits
system.cpu.dcache.overall_hits::total       530973830                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     51768546                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      51768546                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      7420210                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      7420210                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data        60236                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        60236                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     59188756                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       59188756                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     59188756                       # number of overall misses
system.cpu.dcache.overall_misses::total      59188756                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 2563076681250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2563076681250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 504828107047                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 504828107047                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data   1263722245                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   1263722245                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 3067904788297                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 3067904788297                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 3067904788297                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 3067904788297                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    439876281                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    439876281                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    150286305                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    150286305                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      6427596                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      6427596                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      6376681                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      6376681                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    590162586                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    590162586                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    590162586                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    590162586                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.117689                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.117689                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.049374                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.049374                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.009371                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.009371                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.100292                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.100292                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.100292                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.100292                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 49510.308465                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49510.308465                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 68034.207529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68034.207529                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 20979.517979                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 20979.517979                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 51832.560703                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51832.560703                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 51832.560703                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51832.560703                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     33341057                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        45176                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            475718                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             455                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.085759                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    99.287912                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      4284761                       # number of writebacks
system.cpu.dcache.writebacks::total           4284761                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     29128993                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     29128993                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      5832072                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5832072                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         7050                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         7050                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     34961065                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     34961065                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     34961065                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     34961065                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     22639553                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     22639553                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1588138                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1588138                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        53186                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        53186                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     24227691                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     24227691                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     24227691                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     24227691                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         1695                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1695                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         3876                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3876                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         5571                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5571                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 1093095587950                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1093095587950                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  96978776891                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  96978776891                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    885589505                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    885589505                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 1190074364841                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1190074364841                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 1190074364841                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1190074364841                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    346428500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    346428500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    809438500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    809438500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data   1155867000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1155867000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.051468                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.051468                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.010567                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010567                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.008275                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008275                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.041053                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041053                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.041053                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041053                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 48282.560524                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48282.560524                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 61064.452139                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61064.452139                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 16650.801057                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16650.801057                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 49120.420301                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49120.420301                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 49120.420301                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49120.420301                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 204382.595870                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 204382.595870                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 208833.462332                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 208833.462332                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 207479.267636                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 207479.267636                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements          13251328                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.743170                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           604111771                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          13251328                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             45.588772                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.743170                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999498                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999498                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          239                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1251858846                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1251858846                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    605279504                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       605279504                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    605279504                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        605279504                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    605279504                       # number of overall hits
system.cpu.icache.overall_hits::total       605279504                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst     14024229                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      14024229                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst     14024229                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       14024229                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst     14024229                       # number of overall misses
system.cpu.icache.overall_misses::total      14024229                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 397395560715                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 397395560715                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst 397395560715                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 397395560715                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst 397395560715                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 397395560715                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    619303733                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    619303733                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    619303733                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    619303733                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    619303733                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    619303733                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.022645                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.022645                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.022645                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.022645                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.022645                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.022645                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 28336.357080                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28336.357080                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 28336.357080                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28336.357080                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 28336.357080                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28336.357080                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        20554                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               397                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.773300                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       772851                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       772851                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       772851                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       772851                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       772851                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       772851                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst     13251378                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     13251378                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst     13251378                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     13251378                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst     13251378                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     13251378                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 355607902074                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 355607902074                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 355607902074                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 355607902074                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 355607902074                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 355607902074                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.021397                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021397                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.021397                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021397                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.021397                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021397                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 26835.541336                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26835.541336                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 26835.541336                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 26835.541336                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 26835.541336                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26835.541336                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 583                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  4804608                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        590                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1856                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1856                       # Transaction distribution
system.iobus.trans_dist::WriteReq               78948                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3876                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        75072                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5286                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2640                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        11142                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       150466                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       150466                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  161608                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        21144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1484                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1485                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        24601                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4805896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4805896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4830497                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              5207000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              168000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1885000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2145000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           436885781                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7266000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            75422200                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                75233                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                75233                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               677097                       # Number of tag accesses
system.iocache.tags.data_accesses              677097                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          161                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              161                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        75072                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        75072                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          161                       # number of demand (read+write) misses
system.iocache.demand_misses::total               161                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          161                       # number of overall misses
system.iocache.overall_misses::total              161                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     19499945                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     19499945                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  16371714636                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  16371714636                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     19499945                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     19499945                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     19499945                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     19499945                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          161                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            161                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        75072                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        75072                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          161                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             161                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          161                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            161                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 121117.670807                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121117.670807                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 218080.171515                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 218080.171515                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 121117.670807                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 121117.670807                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 121117.670807                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 121117.670807                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        147089                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                21856                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.729914                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           75072                       # number of writebacks
system.iocache.writebacks::total                75072                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          161                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          161                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        75072                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        75072                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          161                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          161                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          161                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          161                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     11071945                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     11071945                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  12467571036                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  12467571036                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     11071945                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     11071945                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     11071945                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     11071945                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68769.844720                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68769.844720                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 166074.848625                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 166074.848625                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68769.844720                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68769.844720                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68769.844720                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68769.844720                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  14440931                       # number of replacements
system.l2.tags.tagsinuse                 16345.537698                       # Cycle average of tags in use
system.l2.tags.total_refs                    25596737                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14440931                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.772513                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2392.686087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          2.692045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         14.623757                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   259.429407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 13676.106403                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.146038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.015834                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.834723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997652                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16358                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          275                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2962                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8744                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4218                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998413                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 685105640                       # Number of tag accesses
system.l2.tags.data_accesses                685105640                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst     10589468                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data     11973159                       # number of ReadReq hits
system.l2.ReadReq_hits::total                22562627                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          4284761                       # number of Writeback hits
system.l2.Writeback_hits::total               4284761                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       661339                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                661339                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst      10589468                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      12634498                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23223966                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst     10589468                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     12634498                       # number of overall hits
system.l2.overall_hits::total                23223966                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst      2661855                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data     10719473                       # number of ReadReq misses
system.l2.ReadReq_misses::total              13381328                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 36                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       926855                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              926855                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst      2661855                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     11646328                       # number of demand (read+write) misses
system.l2.demand_misses::total               14308183                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst      2661855                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     11646328                       # number of overall misses
system.l2.overall_misses::total              14308183                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst 231141444108                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 944409407756                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    1175550851864                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        31499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        31499                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  88375727281                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   88375727281                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst 231141444108                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 1032785135037                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1263926579145                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst 231141444108                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 1032785135037                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1263926579145                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst     13251323                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     22692632                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            35943955                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      4284761                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           4284761                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               51                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1588194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1588194                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst     13251323                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     24280826                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             37532149                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst     13251323                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     24280826                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            37532149                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.200875                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.472377                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.372283                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.705882                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.705882                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.583591                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.583591                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.200875                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.479651                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.381225                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.200875                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.479651                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.381225                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 86834.723946                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 88102.223659                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 87850.088710                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data   874.972222                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   874.972222                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 95350.111162                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95350.111162                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 86834.723946                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 88679.035576                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88335.924914                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 86834.723946                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 88679.035576                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88335.924914                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              2608174                       # number of writebacks
system.l2.writebacks::total                   2608174                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst      2661855                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data     10719473                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total         13381328                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           36                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            36                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       926855                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         926855                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst      2661855                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     11646328                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          14308183                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst      2661855                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     11646328                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         14308183                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         1695                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1695                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         3876                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3876                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         5571                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         5571                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst 197478324892                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 809760500244                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 1007238825136                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       656031                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       656031                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  76865424719                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  76865424719                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst 197478324892                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 886625924963                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1084104249855                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst 197478324892                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 886625924963                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1084104249855                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    322698500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    322698500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    759050500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    759050500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data   1081749000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1081749000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.200875                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.472377                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.372283                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.705882                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.705882                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.583591                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.583591                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.200875                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.479651                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.381225                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.200875                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.479651                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.381225                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 74188.235231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 75541.073730                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75271.962927                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18223.083333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18223.083333                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 82931.445284                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82931.445284                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 74188.235231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 76129.225020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75768.128619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 74188.235231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 76129.225020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75768.128619                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 190382.595870                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 190382.595870                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 195833.462332                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 195833.462332                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 194175.013463                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 194175.013463                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq            13383184                       # Transaction distribution
system.membus.trans_dist::ReadResp           13383185                       # Transaction distribution
system.membus.trans_dist::WriteReq               3876                       # Transaction distribution
system.membus.trans_dist::WriteResp              3876                       # Transaction distribution
system.membus.trans_dist::Writeback           2683246                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        75072                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        75072                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               70                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              70                       # Transaction distribution
system.membus.trans_dist::ReadExReq            926821                       # Transaction distribution
system.membus.trans_dist::ReadExResp           926821                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       225377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       225377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        11142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31224598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     31235742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31461119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      9609216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      9609216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        24601                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1082643840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1082668441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1092277657                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              175                       # Total snoops (count)
system.membus.snoop_fanout::samples          17072609                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                17072609    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            17072609                       # Request fanout histogram
system.membus.reqLayer0.occupancy            10235500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         32534983683                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           76104800                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        77543330614                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups      1204960682                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    855184056                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     28191762                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    777405776                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       628194138                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     80.806467                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        89375546                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       162116                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            479528751                       # DTB read hits
system.switch_cpus.dtb.read_misses           34956335                       # DTB read misses
system.switch_cpus.dtb.read_acv                    33                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        510168969                       # DTB read accesses
system.switch_cpus.dtb.write_hits           189655462                       # DTB write hits
system.switch_cpus.dtb.write_misses           1163715                       # DTB write misses
system.switch_cpus.dtb.write_acv                   66                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       183294471                       # DTB write accesses
system.switch_cpus.dtb.data_hits            669184213                       # DTB hits
system.switch_cpus.dtb.data_misses           36120050                       # DTB misses
system.switch_cpus.dtb.data_acv                    99                       # DTB access violations
system.switch_cpus.dtb.data_accesses        693463440                       # DTB accesses
system.switch_cpus.itb.fetch_hits           615252022                       # ITB hits
system.switch_cpus.itb.fetch_misses           1783638                       # ITB misses
system.switch_cpus.itb.fetch_acv                  724                       # ITB acv
system.switch_cpus.itb.fetch_accesses       617035660                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               4776956846                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    946120080                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             4693682006                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches          1204960682                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    717569684                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            3349165067                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       101333068                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles             260424                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles       338725                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles     91650839                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        27673                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         1104                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         619303737                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      14378916                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes            2805                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   4438230446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.057557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.280403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3362629666     75.77%     75.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        150403428      3.39%     79.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        240746742      5.42%     84.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        143834503      3.24%     87.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         95103219      2.14%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         35782498      0.81%     90.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         50067927      1.13%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7        106751047      2.41%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        252911416      5.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4438230446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.252244                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.982567                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        726768539                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    2825507709                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         752408656                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      83624930                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       49920612                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    233461206                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        766615                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3973408884                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       1756692                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       49920612                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        779757305                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles      1225693332                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles   1350728341                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         774414098                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     257716758                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     3755429678                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       3885676                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       40476962                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       36084047                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       24045380                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   2289264231                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    4077404115                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   4076290462                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      1004897                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1209916753                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       1079347474                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts    143557077                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      7562642                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         421762110                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    629591640                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    205867181                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     32796290                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     24647047                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         3129600373                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded    112805818                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2528738631                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1942902                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   1461227418                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    943232322                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved     96332897                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   4438230446                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.569763                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.290082                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3381407183     76.19%     76.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    421484806      9.50%     85.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    253850312      5.72%     91.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    157845629      3.56%     94.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     97168925      2.19%     97.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     59047093      1.33%     98.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     41657422      0.94%     99.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     13991991      0.32%     99.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     11777085      0.27%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4438230446                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         9008598     20.22%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              4      0.00%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       22752571     51.08%     71.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      12784061     28.70%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       200131      0.01%      0.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1691277108     66.88%     66.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       519021      0.02%     66.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       663691      0.03%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt       300175      0.01%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       100063      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    536629464     21.22%     88.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    192388422      7.61%     95.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess    106660555      4.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2528738631                       # Type of FU issued
system.switch_cpus.iq.rate                   0.529362                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            44545234                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017616                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   9538770573                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   4702037514                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2424101831                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      3425271                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      1757119                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1670320                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2571370554                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         1713180                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     35531137                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    274012897                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       149389                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       164920                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     49191695                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       200576                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       493104                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       49920612                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles      1069985440                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      58779841                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   3499175842                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts     14848229                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     629591640                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    205867181                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts    103478237                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents       13359392                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      42659921                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       164920                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     23300527                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     24057695                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     47358222                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2484898676                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     517265790                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     43839955                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             256769651                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            708089250                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        590949412                       # Number of branches executed
system.switch_cpus.iew.exec_stores          190823460                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.520184                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2469502917                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2425772151                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         994361483                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1389070092                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.507807                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.715847                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts   1328509905                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls     16472921                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     39263007                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   4236468920                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.457458                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.443864                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3568350390     84.23%     84.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    313460476      7.40%     91.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     98996547      2.34%     93.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     55950163      1.32%     95.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     51375393      1.21%     96.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     26895232      0.63%     97.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     15459009      0.36%     97.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     21881871      0.52%     98.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     84099839      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4236468920                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1938007654                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1938007654                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              512254228                       # Number of memory references committed
system.switch_cpus.commit.loads             355578742                       # Number of loads committed
system.switch_cpus.commit.membars             8755170                       # Number of memory barriers committed
system.switch_cpus.commit.branches          400908120                       # Number of branches committed
system.switch_cpus.commit.fp_insts            1668389                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1702574821                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     43969197                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    157029015      8.10%      8.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1151722819     59.43%     67.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       511552      0.03%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       662263      0.03%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt       300173      0.02%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv       100063      0.01%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    364333912     18.80%     86.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    156687306      8.08%     94.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess    106660550      5.50%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1938007654                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      84099839                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           7282312222                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          6735627150                       # The number of ROB writes
system.switch_cpus.timesIdled                 6881144                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               338726400                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             17453630                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts          1781178768                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1781178768                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.681908                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.681908                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.372869                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.372869                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2944376859                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1670939617                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           1004015                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1003869                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        80225793                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       57100917                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           35945866                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          35945762                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3876                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3876                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          4284761                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        75298                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              51                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             51                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1588194                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1588194                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     26502703                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     52857713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              79360416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    848084800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1828225689                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2676310489                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           75570                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         41898046                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.001801                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.042400                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               41822587     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  75459      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41898046                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        25197992500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            84000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       20348980423                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       38082114962                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.004128                       # Number of seconds simulated
sim_ticks                                1004128303500                       # Number of ticks simulated
final_tick                               5657302926000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 851263                       # Simulator instruction rate (inst/s)
host_op_rate                                   851263                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              383215667                       # Simulator tick rate (ticks/s)
host_mem_usage                                 741140                       # Number of bytes of host memory used
host_seconds                                  2620.27                       # Real time elapsed on the host
sim_insts                                  2230539102                       # Number of instructions simulated
sim_ops                                    2230539102                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst     14982976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    391598848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          406581824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     14982976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14982976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     21895168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        21895168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst       234109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      6118732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6352841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        342112                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             342112                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     14921376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    389988856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             404910232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     14921376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14921376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        21805150                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             21805150                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        21805150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     14921376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    389988856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            426715381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6352841                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     342112                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6352841                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   342112                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              406080064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  501760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                21885952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               406581824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             21895168                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   7840                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   135                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            415987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            450741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            413260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            388682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            339018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            334560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            361516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            402538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            470822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            401542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           355760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           365631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           357334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           349992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           341986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           595632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             21388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             23856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            26446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24892                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1004128349000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6352841                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               342112                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6036935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  245727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   43660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    2762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  20313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  20368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  20469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  20459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  20309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  20234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5513349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     77.623209                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.700419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    54.968409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4778466     86.67%     86.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       656261     11.90%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        44128      0.80%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        16549      0.30%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5356      0.10%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3563      0.06%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1883      0.03%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1190      0.02%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5953      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5513349                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     313.774157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    256.384335                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    158.150643                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1585      7.84%      7.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          704      3.48%     11.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         1664      8.23%     19.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         3334     16.49%     36.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         3701     18.30%     54.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         3155     15.60%     69.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         2358     11.66%     81.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         1588      7.85%     89.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          970      4.80%     94.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          537      2.66%     96.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          326      1.61%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          165      0.82%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           71      0.35%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           38      0.19%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           14      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           10      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20222                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.910691                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.881287                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.003744                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10714     52.98%     52.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              897      4.44%     57.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8424     41.66%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              114      0.56%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               45      0.22%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               22      0.11%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20222                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 149165264250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            268134033000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                31725005000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23509.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42259.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       404.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        21.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    404.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1047140                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  126474                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 16.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                36.98                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     149982.88                       # Average gap between requests
system.mem_ctrls.pageHitRate                    17.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              58609285560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              31979272875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             80772525600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             9672462720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         222258011040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         2230627538790                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          85022922000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           2718942018585                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            799.017597                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  23457355500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   33529860000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  947135115250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              57359519280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              31297356750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             80350062000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            10080138960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         222258011040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         2216987750295                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          96987648750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           2715320487075                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            797.953335                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  21811893500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   33529860000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  948780832750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                    5569994                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    14029     31.54%     31.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    1029      2.31%     33.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   29415     66.14%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                44473                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     14029     48.23%     48.23% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     1029      3.54%     51.77% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    14029     48.23%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 29087                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             989708494000     98.56%     98.56% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1009075500      0.10%     98.66% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             13410113000      1.34%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         1004127682500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.476934                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.654037                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                         32     25.81%     25.81% # number of syscalls executed
system.cpu.kern.syscall::17                         1      0.81%     26.61% # number of syscalls executed
system.cpu.kern.syscall::71                        32     25.81%     52.42% # number of syscalls executed
system.cpu.kern.syscall::73                        27     21.77%     74.19% # number of syscalls executed
system.cpu.kern.syscall::74                        32     25.81%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    124                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                  2119      1.34%      1.34% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      1.34% # number of callpals executed
system.cpu.kern.callpal::swpipl                 39208     24.70%     26.04% # number of callpals executed
system.cpu.kern.callpal::rdps                    2103      1.33%     27.37% # number of callpals executed
system.cpu.kern.callpal::rti                     4236      2.67%     30.03% # number of callpals executed
system.cpu.kern.callpal::callsys                 3146      1.98%     32.02% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     32.02% # number of callpals executed
system.cpu.kern.callpal::rdunique              107896     67.98%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 158710                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              6355                       # number of protection mode switches
system.cpu.kern.mode_switch::user                4218                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                4218                      
system.cpu.kern.mode_good::user                  4218                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.663729                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.797881                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        21722300000      2.16%      2.16% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         982405382500     97.84%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     2119                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           7419233                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            62104469                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7419233                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.370740                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         299852893                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        299852893                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data     48684255                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        48684255                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     12589827                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12589827                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       219698                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       219698                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       211565                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       211565                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     61274082                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         61274082                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     61274082                       # number of overall hits
system.cpu.dcache.overall_hits::total        61274082                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     11117950                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11117950                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       278838                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       278838                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         6281                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         6281                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     11396788                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11396788                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     11396788                       # number of overall misses
system.cpu.dcache.overall_misses::total      11396788                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 895286822093                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 895286822093                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  15372784406                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15372784406                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    210357250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    210357250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 910659606499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 910659606499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 910659606499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 910659606499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     59802205                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     59802205                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     12868665                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12868665                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       225979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       225979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       211566                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       211566                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     72670870                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     72670870                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     72670870                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     72670870                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.185912                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.185912                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.021668                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021668                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.027795                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027795                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000005                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000005                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.156827                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.156827                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.156827                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.156827                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 80526.250081                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80526.250081                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 55131.597580                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55131.597580                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 33491.044420                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 33491.044420                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 79904.935189                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79904.935189                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 79904.935189                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79904.935189                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1799422                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             36423                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.403454                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       459446                       # number of writebacks
system.cpu.dcache.writebacks::total            459446                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3775611                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3775611                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       208044                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       208044                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          169                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          169                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      3983655                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3983655                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      3983655                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3983655                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      7342339                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7342339                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        70794                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        70794                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         6112                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         6112                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      7413133                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7413133                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      7413133                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7413133                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         1029                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1029                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         1029                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1029                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 585836137405                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 585836137405                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   4278071486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4278071486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    191338500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    191338500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 590114208891                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 590114208891                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 590114208891                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 590114208891                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    230256500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    230256500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    230256500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    230256500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.122777                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.122777                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.005501                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005501                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.027047                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.027047                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000005                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.102010                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.102010                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.102010                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.102010                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 79788.761784                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79788.761784                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 60429.859677                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60429.859677                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 31305.382853                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31305.382853                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 79603.887977                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79603.887977                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 79603.887977                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79603.887977                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223767.249757                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223767.249757                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 223767.249757                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 223767.249757                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            275386                       # number of replacements
system.cpu.icache.tags.tagsinuse           508.452020                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           115776954                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            275386                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            420.416993                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   508.452020                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.993070                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993070                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          263                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         278632700                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        278632700                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    138881982                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       138881982                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    138881982                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        138881982                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    138881982                       # number of overall hits
system.cpu.icache.overall_hits::total       138881982                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       296669                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        296669                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       296669                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         296669                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       296669                       # number of overall misses
system.cpu.icache.overall_misses::total        296669                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  21869519382                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  21869519382                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  21869519382                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  21869519382                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  21869519382                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  21869519382                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    139178651                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    139178651                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    139178651                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    139178651                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    139178651                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    139178651                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.002132                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002132                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.002132                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002132                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.002132                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002132                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 73716.901267                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73716.901267                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 73716.901267                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73716.901267                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 73716.901267                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73716.901267                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4077                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                42                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    97.071429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        21270                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        21270                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        21270                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        21270                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        21270                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        21270                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       275399                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       275399                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       275399                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       275399                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       275399                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       275399                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  20172538617                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  20172538617                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  20172538617                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  20172538617                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  20172538617                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  20172538617                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001979                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001979                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.001979                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001979                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.001979                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001979                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 73248.409097                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73248.409097                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 73248.409097                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73248.409097                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 73248.409097                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73248.409097                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                1029                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1029                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2058                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2058                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    2058                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         8232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     8232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2058000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1029000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6427677                       # number of replacements
system.l2.tags.tagsinuse                 16380.515408                       # Cycle average of tags in use
system.l2.tags.total_refs                     1849623                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6427677                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.287759                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     5313.915582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    61.023175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 11005.576652                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.324336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.003725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.671727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999787                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16366                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          876                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3358                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4496                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7539                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998901                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 136964309                       # Number of tag accesses
system.l2.tags.data_accesses                136964309                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        41279                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      1273878                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1315157                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           459446                       # number of Writeback hits
system.l2.Writeback_hits::total                459446                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        26621                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 26621                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         41279                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1300499                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1341778                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        41279                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1300499                       # number of overall hits
system.l2.overall_hits::total                 1341778                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst       234109                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      6074019                       # number of ReadReq misses
system.l2.ReadReq_misses::total               6308128                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  7                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data        44718                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               44718                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst       234109                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      6118737                       # number of demand (read+write) misses
system.l2.demand_misses::total                6352846                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       234109                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      6118737                       # number of overall misses
system.l2.overall_misses::total               6352846                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst  19461087000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 565198522750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    584659609750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        62498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        62498                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   3969632248                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3969632248                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  19461087000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 569168154998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     588629241998                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  19461087000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 569168154998                       # number of overall miss cycles
system.l2.overall_miss_latency::total    588629241998                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       275388                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      7347897                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             7623285                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       459446                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            459446                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        71339                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             71339                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       275388                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      7419236                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7694624                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       275388                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      7419236                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7694624                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.850106                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.826634                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.827482                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.777778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.777778                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.626838                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.626838                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.850106                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.824713                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.825621                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.850106                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.824713                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.825621                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83128.316297                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 93051.820014                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 92683.536185                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  8928.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8928.285714                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 88770.344112                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88770.344112                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83128.316297                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 93020.529400                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92655.991031                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83128.316297                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 93020.529400                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92655.991031                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               342112                       # number of writebacks
system.l2.writebacks::total                    342112                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst       234109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      6074019                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          6308128                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             7                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        44718                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          44718                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       234109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      6118737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6352846                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       234109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      6118737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6352846                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         1029                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1029                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         1029                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1029                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  16508878500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 487674333250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 504183211750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       123507                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       123507                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   3412680252                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3412680252                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  16508878500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 491087013502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 507595892002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  16508878500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 491087013502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 507595892002                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    216879500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    216879500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    216879500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    216879500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.850106                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.826634                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.827482                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.626838                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.626838                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.850106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.824713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.825621                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.850106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.824713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.825621                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 70517.914732                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 80288.575530                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 79925.964050                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17643.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17643.857143                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 76315.583255                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76315.583255                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 70517.914732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 80259.539428                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79900.550399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 70517.914732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 80259.539428                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79900.550399                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210767.249757                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210767.249757                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210767.249757                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210767.249757                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             6308128                       # Transaction distribution
system.membus.trans_dist::ReadResp            6308125                       # Transaction distribution
system.membus.trans_dist::WriteReq               1029                       # Transaction distribution
system.membus.trans_dist::WriteResp              1029                       # Transaction distribution
system.membus.trans_dist::Writeback            342112                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               9                       # Transaction distribution
system.membus.trans_dist::ReadExReq             44716                       # Transaction distribution
system.membus.trans_dist::ReadExResp            44716                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13047812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     13049876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13049876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         8232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    428476992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    428485224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               428485224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           6695994                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 6695994    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6695994                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2103000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9337317500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        35472071491                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       227235925                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    194091486                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      2177799                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     41514325                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        36466843                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     87.841590                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         7543683                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         7396                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits             65105958                       # DTB read hits
system.switch_cpus.dtb.read_misses           11611999                       # DTB read misses
system.switch_cpus.dtb.read_acv                    62                       # DTB read access violations
system.switch_cpus.dtb.read_accesses         74594844                       # DTB read accesses
system.switch_cpus.dtb.write_hits            19817256                       # DTB write hits
system.switch_cpus.dtb.write_misses           1071647                       # DTB write misses
system.switch_cpus.dtb.write_acv                   37                       # DTB write access violations
system.switch_cpus.dtb.write_accesses        19535380                       # DTB write accesses
system.switch_cpus.dtb.data_hits             84923214                       # DTB hits
system.switch_cpus.dtb.data_misses           12683646                       # DTB misses
system.switch_cpus.dtb.data_acv                    99                       # DTB access violations
system.switch_cpus.dtb.data_accesses         94130224                       # DTB accesses
system.switch_cpus.itb.fetch_hits           137774781                       # ITB hits
system.switch_cpus.itb.fetch_misses            245696                       # ITB misses
system.switch_cpus.itb.fetch_acv                 3083                       # ITB acv
system.switch_cpus.itb.fetch_accesses       138020477                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               2008256607                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    160469377                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1486319896                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           227235925                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     44010526                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1787323818                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        26343416                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles             211370                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles       300535                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles     15368002                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         139178651                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1309035                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes            1869                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1976844838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.751865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.232718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1755876820     88.82%     88.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          5964152      0.30%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          8295020      0.42%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          8241498      0.42%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         27867305      1.41%     91.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          7547618      0.38%     91.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          3843524      0.19%     91.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          6898452      0.35%     92.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        152310449      7.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1976844838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.113151                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.740105                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        109611328                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    1703286362                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         113286722                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      37496340                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       13164086                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     18774687                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          7653                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1055978248                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         23545                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       13164086                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        128667388                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles      1001546240                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    582514795                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         128059767                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     122892562                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      974027066                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       5240770                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       39572007                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        9105692                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         252800                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands    694345780                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    1095677212                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    779764613                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    315906277                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     274038328                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        420307451                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts     68360501                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       410211                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         256084470                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    122597127                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     25288519                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     66664971                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      5880236                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          799535248                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded     61901561                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         506990817                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       135219                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    510776360                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    460975648                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved     56556928                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1976844838                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.256465                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.832709                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1720584824     87.04%     87.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    139846998      7.07%     94.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     50216040      2.54%     96.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     25193405      1.27%     97.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     25597945      1.29%     99.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      7565604      0.38%     99.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      4992262      0.25%     99.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1823928      0.09%     99.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1023832      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1976844838                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          911467     13.58%     13.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     13.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd         61290      0.91%     14.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp            20      0.00%     14.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            40      0.00%     14.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult         3905      0.06%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3993850     59.51%     74.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       1740720     25.94%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            1      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     264308239     52.13%     52.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        53593      0.01%     52.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     60990832     12.03%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      1808192      0.36%     64.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     18030640      3.56%     68.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult      2549976      0.50%     68.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       523556      0.10%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     83279257     16.43%     85.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     20992539      4.14%     89.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess     54453992     10.74%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      506990817                       # Type of FU issued
system.switch_cpus.iq.rate                   0.252453                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             6711292                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013238                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2812719662                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    961607004                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    399696271                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    184953321                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    410620192                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     90712341                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      421099429                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        92602679                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      6256102                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     73549778                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        23298                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        15057                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     12203023                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          110                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        63274                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       13164086                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       933499945                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      19034064                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    914380445                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1179760                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     122597127                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     25288519                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts     45607539                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents       14554773                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       4417222                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        15057                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       883648                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      6998781                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      7882429                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     504549818                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      77948116                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2440999                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              52943636                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             98844548                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         58626631                       # Number of branches executed
system.switch_cpus.iew.exec_stores           20896432                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.251238                       # Inst execution rate
system.switch_cpus.iew.wb_sent              503389421                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             490408612                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         261038268                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         321914876                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.244196                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.810892                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    496556148                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      5344633                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      7740171                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1905092808                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.199691                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.897198                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1748855720     91.80%     91.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     72719914      3.82%     95.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     41417392      2.17%     97.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      9510385      0.50%     98.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     10480829      0.55%     98.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      6086898      0.32%     99.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1542070      0.08%     99.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1103879      0.06%     99.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     13375721      0.70%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1905092808                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    380429000                       # Number of instructions committed
system.switch_cpus.commit.committedOps      380429000                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               62132846                       # Number of memory references committed
system.switch_cpus.commit.loads              49047350                       # Number of loads committed
system.switch_cpus.commit.membars             4959732                       # Number of memory barriers committed
system.switch_cpus.commit.branches           33622765                       # Number of branches committed
system.switch_cpus.commit.fp_insts           82710858                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         274992632                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2901089                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass     29768551      7.82%      7.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    150784724     39.64%     47.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        50343      0.01%     47.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     47.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     57192475     15.03%     62.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp      1416719      0.37%     62.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     17230304      4.53%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult      2147446      0.56%     67.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv       285716      0.08%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     54007082     14.20%     82.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     13091648      3.44%     85.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess     54453992     14.31%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    380429000                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      13375721                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2698353767                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          1825741045                       # The number of ROB writes
system.switch_cpus.timesIdled                  336257                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                31411769                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           350660449                       # Number of Instructions Simulated
system.switch_cpus.committedOps             350660449                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.727069                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.727069                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.174609                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.174609                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        505230413                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       299391408                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         115993697                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         86052392                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads       135087029                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       22882492                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            7623296                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           7623292                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1029                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1029                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           459446                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             10                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            71339                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           71339                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            3                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       550786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15299996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15850782                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     17624768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    504243688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              521868456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              11                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          8155120                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8155120    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8155120                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4537520500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         461974883                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12173394602                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.644595                       # Number of seconds simulated
sim_ticks                                644594523000                       # Number of ticks simulated
final_tick                               6301897449000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1518940                       # Simulator instruction rate (inst/s)
host_op_rate                                  1518940                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              410963233                       # Simulator tick rate (ticks/s)
host_mem_usage                                 742164                       # Number of bytes of host memory used
host_seconds                                  1568.50                       # Real time elapsed on the host
sim_insts                                  2382453208                       # Number of instructions simulated
sim_ops                                    2382453208                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      1688640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    304348672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          306037376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      1688640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1688640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     72258624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        72258624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        26385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      4755448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4781834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1129041                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1129041                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      2619693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    472155225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide              99                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             474775018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      2619693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2619693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       112099345                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            112099345                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       112099345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      2619693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    472155225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide             99                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            586874363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4781834                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1130193                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4781834                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1130193                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              305731584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  305792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                72028160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               306037376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             72332352                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4778                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4766                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            328793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            331419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            337646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            327044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            274678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            273337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            276212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            276770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            284896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            286814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           282589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           289495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           284241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           280326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           276784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           366012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             68848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             71236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             68973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             70787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             69650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             71329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             70181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             71233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             71553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            71455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            71939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            71747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            69263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            69211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67872                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  644594569000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4781834                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1130193                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4381231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  324829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   48935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   21886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  62110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  67094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  67944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  68126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  68184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  68151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  68042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  68009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  68039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  68160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  68792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  69661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  71224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  69361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  68371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  67926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4454497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     84.804619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.159379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    59.941761                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3623941     81.35%     81.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       691025     15.51%     96.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       118784      2.67%     99.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10039      0.23%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3263      0.07%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1404      0.03%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          832      0.02%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          426      0.01%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4783      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4454497                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        67890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      70.365267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1420.267577                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        67793     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191           15      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287           13      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383           10      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            9      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-24575            8      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-28671            5      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-32767            7      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-36863            5      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-40959            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-45055            3      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-49151            3      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-53247            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-57343            3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-61439            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::69632-73727            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::73728-77823            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::81920-86015            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::86016-90111            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::106496-110591            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         67890                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        67890                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.577405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.544247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.964382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23         67887    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-159            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::424-431            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         67890                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 105552129000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            195121929000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                23885280000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22095.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40845.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       474.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       111.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    474.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.36                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1395616                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   52390                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 29.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 4.66                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     109031.06                       # Average gap between requests
system.mem_ctrls.pageHitRate                    24.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              75793180680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              41355406125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             99694608000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            13308883200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         264360167760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         2660299586775                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          94877784000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           3249689616540                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            802.896733                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  13985469250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   21524620000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  609090189500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              73851659280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              40296044250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             98689609200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            13736777040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         264360167760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         2645710584120                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         107675154750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           3244319996400                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            801.570067                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  15373275750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   21524620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  607702516500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        5                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                    3110336                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    14020     39.34%     39.34% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      11      0.03%     39.38% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     660      1.85%     41.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   20943     58.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                35634                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     14018     48.83%     48.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       11      0.04%     48.87% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      660      2.30%     51.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    14018     48.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 28707                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             639940828500     99.28%     99.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                10278000      0.00%     99.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               433438000      0.07%     99.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              4209305000      0.65%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         644593849500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999857                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.669341                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.805607                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      3.85%      3.85% # number of syscalls executed
system.cpu.kern.syscall::3                          2      7.69%     11.54% # number of syscalls executed
system.cpu.kern.syscall::4                          5     19.23%     30.77% # number of syscalls executed
system.cpu.kern.syscall::6                          2      7.69%     38.46% # number of syscalls executed
system.cpu.kern.syscall::17                         1      3.85%     42.31% # number of syscalls executed
system.cpu.kern.syscall::19                         1      3.85%     46.15% # number of syscalls executed
system.cpu.kern.syscall::33                         1      3.85%     50.00% # number of syscalls executed
system.cpu.kern.syscall::45                         3     11.54%     61.54% # number of syscalls executed
system.cpu.kern.syscall::48                         1      3.85%     65.38% # number of syscalls executed
system.cpu.kern.syscall::54                         1      3.85%     69.23% # number of syscalls executed
system.cpu.kern.syscall::59                         1      3.85%     73.08% # number of syscalls executed
system.cpu.kern.syscall::71                         5     19.23%     92.31% # number of syscalls executed
system.cpu.kern.syscall::73                         1      3.85%     96.15% # number of syscalls executed
system.cpu.kern.syscall::74                         1      3.85%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     26                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   134      0.37%      0.37% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.02%      0.38% # number of callpals executed
system.cpu.kern.callpal::swpipl                 34092     93.32%     93.70% # number of callpals executed
system.cpu.kern.callpal::rdps                    1336      3.66%     97.36% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     97.36% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     97.36% # number of callpals executed
system.cpu.kern.callpal::rti                      871      2.38%     99.75% # number of callpals executed
system.cpu.kern.callpal::callsys                   42      0.11%     99.86% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.02%     99.89% # number of callpals executed
system.cpu.kern.callpal::rdunique                  41      0.11%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  36533                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1002                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 854                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   3                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 855                      
system.cpu.kern.mode_good::user                   854                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.853293                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.919849                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6748380500      1.05%      1.05% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         637484432000     98.90%     99.94% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            361037000      0.06%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      134                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           5552159                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            32683867                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5552671                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.886152                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          353                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         166997259                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        166997259                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data     20099174                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20099174                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     10187268                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10187268                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      1188416                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1188416                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      1187037                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1187037                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     30286442                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         30286442                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     30286442                       # number of overall hits
system.cpu.dcache.overall_hits::total        30286442                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      7374803                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7374803                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       135245                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       135245                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data       189332                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total       189332                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      7510048                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7510048                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      7510048                       # number of overall misses
system.cpu.dcache.overall_misses::total       7510048                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 598648880180                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 598648880180                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   8117944775                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8117944775                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data  15839823000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total  15839823000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 606766824955                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 606766824955                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 606766824955                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 606766824955                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     27473977                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27473977                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     10322513                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10322513                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      1377748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1377748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      1187037                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1187037                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     37796490                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37796490                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     37796490                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37796490                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.268429                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.268429                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.013102                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013102                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.137421                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.137421                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.198697                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.198697                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.198697                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.198697                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 81174.897849                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81174.897849                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 60023.991830                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60023.991830                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 83661.626138                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 83661.626138                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 80794.000911                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80794.000911                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 80794.000911                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80794.000911                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3643584                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          211                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             83823                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.467592                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   105.500000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1189441                       # number of writebacks
system.cpu.dcache.writebacks::total           1189441                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      2072149                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2072149                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        74735                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        74735                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          335                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          335                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      2146884                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2146884                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      2146884                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2146884                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      5302654                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5302654                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        60510                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        60510                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data       188997                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total       188997                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      5363164                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5363164                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      5363164                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5363164                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          409                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          409                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          850                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          850                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         1259                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1259                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 428616482069                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 428616482069                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   4150846622                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4150846622                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data  15457686750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total  15457686750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 432767328691                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 432767328691                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 432767328691                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 432767328691                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     91322000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91322000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    188997000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    188997000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    280319000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    280319000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.193006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.193006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.005862                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005862                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.137178                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.137178                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.141896                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.141896                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.141896                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.141896                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 80830.558069                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80830.558069                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 68597.696612                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68597.696612                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 81788.000603                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 81788.000603                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 80692.540577                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80692.540577                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 80692.540577                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80692.540577                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 223281.173594                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 223281.173594                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 222349.411765                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 222349.411765                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 222652.104845                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 222652.104845                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             30551                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.641197                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           101278920                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             31062                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3260.540854                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.641197                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999299                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999299                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          401                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         154033924                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        154033924                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst     76966868                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        76966868                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     76966868                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         76966868                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     76966868                       # number of overall hits
system.cpu.icache.overall_hits::total        76966868                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        34814                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         34814                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        34814                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          34814                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        34814                       # number of overall misses
system.cpu.icache.overall_misses::total         34814                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   2679038243                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2679038243                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   2679038243                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2679038243                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   2679038243                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2679038243                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     77001682                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     77001682                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     77001682                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     77001682                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     77001682                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     77001682                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000452                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000452                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000452                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000452                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000452                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000452                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 76952.899494                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76952.899494                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 76952.899494                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76952.899494                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 76952.899494                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76952.899494                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2384                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                44                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.181818                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         4255                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4255                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         4255                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4255                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         4255                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4255                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        30559                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        30559                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        30559                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        30559                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        30559                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        30559                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   2373324752                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2373324752                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   2373324752                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2373324752                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   2373324752                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2373324752                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000397                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000397                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000397                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000397                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000397                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000397                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 77663.691613                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77663.691613                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 77663.691613                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77663.691613                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 77663.691613                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77663.691613                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   9                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    73728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          9                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  412                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 412                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2002                       # Transaction distribution
system.iobus.trans_dist::WriteResp                850                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1152                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1346                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1044                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2518                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         2310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         2310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    4828                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          522                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6043                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        73752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        73752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    79795                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1335000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              665000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy               39000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             6719879                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1668000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1158503                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1155                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1171                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                10395                       # Number of tag accesses
system.iocache.tags.data_accesses               10395                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1152                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1152                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            3                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 3                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            3                       # number of overall misses
system.iocache.overall_misses::total                3                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       482499                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       482499                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    246833877                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    246833877                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       482499                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       482499                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       482499                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       482499                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1152                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1152                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            3                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               3                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            3                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              3                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide       160833                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       160833                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 214265.518229                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 214265.518229                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide       160833                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total       160833                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide       160833                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total       160833                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          2201                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  323                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.814241                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1152                       # number of writebacks
system.iocache.writebacks::total                 1152                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1152                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1152                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            3                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            3                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       325499                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       325499                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    186923883                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    186923883                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       325499                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       325499                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       325499                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       325499                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 108499.666667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 108499.666667                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 162260.315104                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 162260.315104                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 108499.666667                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 108499.666667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 108499.666667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 108499.666667                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   4930270                       # number of replacements
system.l2.tags.tagsinuse                 16379.561196                       # Cycle average of tags in use
system.l2.tags.total_refs                     1976698                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4946362                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.399627                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2713.596334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    16.730615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 13649.234247                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.165625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.001021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.833083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999729                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16092                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          205                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2652                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4763                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3659                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4813                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.982178                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 113345145                       # Number of tag accesses
system.l2.tags.data_accesses                113345145                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         4171                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       788845                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  793016                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1189441                       # number of Writeback hits
system.l2.Writeback_hits::total               1189441                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         7866                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7866                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          4171                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        796711                       # number of demand (read+write) hits
system.l2.demand_hits::total                   800882                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         4171                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       796711                       # number of overall hits
system.l2.overall_hits::total                  800882                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        26385                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      4702803                       # number of ReadReq misses
system.l2.ReadReq_misses::total               4729188                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        52645                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               52645                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        26385                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      4755448                       # number of demand (read+write) misses
system.l2.demand_misses::total                4781833                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        26385                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      4755448                       # number of overall misses
system.l2.overall_misses::total               4781833                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   2298769750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 430241107250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    432539877000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   4005948250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4005948250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   2298769750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 434247055500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     436545825250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   2298769750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 434247055500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    436545825250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        30556                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      5491648                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             5522204                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1189441                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1189441                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        60511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             60511                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        30556                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      5552159                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5582715                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        30556                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      5552159                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5582715                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.863497                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.856356                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.856395                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.870007                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.870007                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.863497                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.856504                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.856543                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.863497                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.856504                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.856543                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 87124.114080                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 91486.100364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 91461.764049                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 76093.612879                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76093.612879                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 87124.114080                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 91315.698437                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91292.570286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 87124.114080                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 91315.698437                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91292.570286                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1127889                       # number of writebacks
system.l2.writebacks::total                   1127889                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        26385                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      4702803                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          4729188                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        52645                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          52645                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        26385                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      4755448                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4781833                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        26385                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      4755448                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4781833                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          409                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          409                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          850                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          850                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         1259                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1259                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   1965915750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 370512785750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 372478701500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   3349313750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3349313750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1965915750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 373862099500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 375828015250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1965915750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 373862099500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 375828015250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     85596000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     85596000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    177947000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    177947000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    263543000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    263543000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.863497                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.856356                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.856395                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.870007                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.870007                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.863497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.856504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.856543                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.863497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.856504                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.856543                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 74508.840250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 78785.521263                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 78761.660881                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 63620.737962                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63620.737962                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 74508.840250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 78617.640126                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78594.968760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 74508.840250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 78617.640126                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78594.968760                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 209281.173594                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 209281.173594                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 209349.411765                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 209349.411765                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 209327.243844                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 209327.243844                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             4729600                       # Transaction distribution
system.membus.trans_dist::ReadResp            4729600                       # Transaction distribution
system.membus.trans_dist::WriteReq                850                       # Transaction distribution
system.membus.trans_dist::WriteResp               850                       # Transaction distribution
system.membus.trans_dist::Writeback           1129041                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1152                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1152                       # Transaction distribution
system.membus.trans_dist::ReadExReq             52645                       # Transaction distribution
system.membus.trans_dist::ReadExResp            52645                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         3460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         3460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10691555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10694073                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10697533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       147520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       147520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         6043                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    378222208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    378228251                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               378375771                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                2                       # Total snoops (count)
system.membus.snoop_fanout::samples           5913288                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 5913288    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5913288                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2301500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         11900859145                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1170497                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        26408393750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       154107273                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    131297527                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      1105600                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     40388626                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        35476262                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     87.837259                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         4814666                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         5609                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits             30563931                       # DTB read hits
system.switch_cpus.dtb.read_misses            7347513                       # DTB read misses
system.switch_cpus.dtb.read_acv                    48                       # DTB read access violations
system.switch_cpus.dtb.read_accesses         36686544                       # DTB read accesses
system.switch_cpus.dtb.write_hits            13393020                       # DTB write hits
system.switch_cpus.dtb.write_misses           2152760                       # DTB write misses
system.switch_cpus.dtb.write_acv                   47                       # DTB write access violations
system.switch_cpus.dtb.write_accesses        14870619                       # DTB write accesses
system.switch_cpus.dtb.data_hits             43956951                       # DTB hits
system.switch_cpus.dtb.data_misses            9500273                       # DTB misses
system.switch_cpus.dtb.data_acv                    95                       # DTB access violations
system.switch_cpus.dtb.data_accesses         51557163                       # DTB accesses
system.switch_cpus.itb.fetch_hits            76143609                       # ITB hits
system.switch_cpus.itb.fetch_misses            173537                       # ITB misses
system.switch_cpus.itb.fetch_acv                23449                       # ITB acv
system.switch_cpus.itb.fetch_accesses        76317146                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               1288536089                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     84898862                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              766581060                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           154107273                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     40290928                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1168499124                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        14603956                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles              32400                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles       213040                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles     10188211                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles          508                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines          77001683                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        372088                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes             161                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1271134193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.603069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.978247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1144282607     90.02%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          6651315      0.52%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         14812466      1.17%     91.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          8962549      0.71%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          7519083      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          6518231      0.51%     93.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          4745380      0.37%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          8863097      0.70%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         68779465      5.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1271134193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.119599                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.594924                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         56651762                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    1124505927                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          63691571                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      18986068                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        7298865                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     13230035                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          3155                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      533793210                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         14104                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        7298865                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         66310902                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       538687103                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    527652557                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          70528392                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      60656374                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      487949285                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        215860                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       17581068                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         726841                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         195226                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands    309092423                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     508672351                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    432079290                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     76591938                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     101218428                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        207873992                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts     39672661                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      1635291                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         126864157                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     73321225                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     21368001                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     37685238                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      6085636                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          390679270                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded     37326258                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         238800192                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        61582                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    276091424                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    237902171                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved     33592463                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1271134193                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.187864                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.685537                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1134908829     89.28%     89.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     82709209      6.51%     95.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     30471355      2.40%     98.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     10435509      0.82%     99.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      6155724      0.48%     99.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2252072      0.18%     99.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2422084      0.19%     99.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       809302      0.06%     99.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       970109      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1271134193                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          260586      6.62%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              1      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2712946     68.93%     75.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        962243     24.45%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          493      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     141198629     59.13%     59.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        24012      0.01%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      7749816      3.25%     62.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            3      0.00%     62.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      2000085      0.84%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            2      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          245      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     41161825     17.24%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     15782260      6.61%     87.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess     30882822     12.93%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      238800192                       # Type of FU issued
system.switch_cpus.iq.rate                   0.185327                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             3935776                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016481                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   1733168463                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    593871753                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    216831062                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     19563471                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    110238414                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9724225                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      232953186                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         9782289                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      1249633                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     47845095                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1022                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        13862                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      9856727                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         5850                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       927355                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        7298865                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       512906828                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       7638223                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    454700894                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1266751                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      73321225                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     21368001                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts     27711285                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        5485191                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       1692631                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        13862                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       555212                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      3764429                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      4319641                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     237716832                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      38401329                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1083359                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              26695366                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             53955214                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         42866201                       # Number of branches executed
system.switch_cpus.iew.exec_stores           15553885                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.184486                       # Inst execution rate
system.switch_cpus.iew.wb_sent              236200977                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             226555287                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          94372389                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         123996747                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.175824                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.761088                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    274620942                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      3733795                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4212823                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1231463021                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.133860                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.729725                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1155321910     93.82%     93.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     43743837      3.55%     97.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     18060893      1.47%     98.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2220407      0.18%     99.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      3177670      0.26%     99.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1136064      0.09%     99.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       325466      0.03%     99.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1841803      0.15%     99.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      5634971      0.46%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1231463021                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    164843029                       # Number of instructions committed
system.switch_cpus.commit.committedOps      164843029                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               36987404                       # Number of memory references committed
system.switch_cpus.commit.loads              25476130                       # Number of loads committed
system.switch_cpus.commit.membars             2506766                       # Number of memory barriers committed
system.switch_cpus.commit.branches           23970541                       # Number of branches committed
system.switch_cpus.commit.fp_insts            8404728                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         137851719                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      1944064                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass     12929415      7.84%      7.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     73110754     44.35%     52.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        22570      0.01%     52.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      6401340      3.88%     56.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            2      0.00%     56.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      2000004      1.21%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            2      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          245      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     27982896     16.98%     74.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     11512979      6.98%     81.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess     30882822     18.73%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    164843029                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       5634971                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1625331443                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           918599358                       # The number of ROB writes
system.switch_cpus.timesIdled                  143147                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                17401896                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles               652957                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts           151914106                       # Number of Instructions Simulated
system.switch_cpus.committedOps             151914106                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       8.482004                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 8.482004                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.117897                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.117897                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        256556473                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       147592156                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          13428493                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          9720704                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        30520602                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       14978747                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            5522619                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           5522618                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               850                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              850                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1189441                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1152                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            60511                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           60511                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        61116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     12296282                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12357398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1955648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    431468507                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              433424155                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1159                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          6774575                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.000170                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013056                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6773420     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1155      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6774575                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4576576000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          50703497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9162425429                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
