	
`timescale 1 ns / 1 ps

	module xil_isp_lite_v1_0_S00_AXI #
	(
		// Users to add parameters here
		parameter IO_BITS = 8,
		parameter EXT_BITS = 0,
		parameter WIDTH = 1280,
		parameter HEIGHT = 960,
		parameter BAYER = 0, //0:RGGB 1:GRBG 2:GBRG 3:BGGR
		parameter FEATURE_FULL = 1, //全特性开启(会降低频率)
		// User parameters ends
		// Do not modify the parameters beyond this line

		// Width of S_AXI data bus
		parameter integer C_S_AXI_DATA_WIDTH	= 32,
		// Width of S_AXI address bus
		parameter integer C_S_AXI_ADDR_WIDTH	= 4+8+2 //area_id_bits + aera_addr+bits + 2
			//高位域号: 4'b0000-配置及状态寄存器
			//          4'b0100-AE的直方图统计(R) 
			//          4'b0101-AE的直方图统计(Gr) 
			//          4'b0110-AE的直方图统计(Gb) 
			//          4'b0111-AE的直方图统计(B) 
			//          4'b1000-AWB的直方图统计(R)
			//          4'b1001-AWB的直方图统计(G)
			//          4'b1010-AWB的直方图统计(B)
			//          4'b1100-Gamma表
	)
	(
		// Users to add ports here
		input pclk,
		input rst_n,

		input in_href,
		input in_vsync,
		input [IO_BITS-1:0] in_raw,
		
		output out_href,
		output out_vsync,
		output [IO_BITS*3-1:0] out_yuv,

		output irq,
		// User ports ends
		// Do not modify the ports beyond this line

		// Global Clock Signal
		input wire  S_AXI_ACLK,
		// Global Reset Signal. This Signal is Active LOW
		input wire  S_AXI_ARESETN,
		// Write address (issued by master, acceped by Slave)
		input wire [C_S_AXI_ADDR_WIDTH-1 : 0] S_AXI_AWADDR,
		// Write channel Protection type. This signal indicates the
    		// privilege and security level of the transaction, and whether
    		// the transaction is a data access or an instruction access.
		input wire [2 : 0] S_AXI_AWPROT,
		// Write address valid. This signal indicates that the master signaling
    		// valid write address and control information.
		input wire  S_AXI_AWVALID,
		// Write address ready. This signal indicates that the slave is ready
    		// to accept an address and associated control signals.
		output wire  S_AXI_AWREADY,
		// Write data (issued by master, acceped by Slave) 
		input wire [C_S_AXI_DATA_WIDTH-1 : 0] S_AXI_WDATA,
		// Write strobes. This signal indicates which byte lanes hold
    		// valid data. There is one write strobe bit for each eight
    		// bits of the write data bus.    
		input wire [(C_S_AXI_DATA_WIDTH/8)-1 : 0] S_AXI_WSTRB,
		// Write valid. This signal indicates that valid write
    		// data and strobes are available.
		input wire  S_AXI_WVALID,
		// Write ready. This signal indicates that the slave
    		// can accept the write data.
		output wire  S_AXI_WREADY,
		// Write response. This signal indicates the status
    		// of the write transaction.
		output wire [1 : 0] S_AXI_BRESP,
		// Write response valid. This signal indicates that the channel
    		// is signaling a valid write response.
		output wire  S_AXI_BVALID,
		// Response ready. This signal indicates that the master
    		// can accept a write response.
		input wire  S_AXI_BREADY,
		// Read address (issued by master, acceped by Slave)
		input wire [C_S_AXI_ADDR_WIDTH-1 : 0] S_AXI_ARADDR,
		// Protection type. This signal indicates the privilege
    		// and security level of the transaction, and whether the
    		// transaction is a data access or an instruction access.
		input wire [2 : 0] S_AXI_ARPROT,
		// Read address valid. This signal indicates that the channel
    		// is signaling valid read address and control information.
		input wire  S_AXI_ARVALID,
		// Read address ready. This signal indicates that the slave is
    		// ready to accept an address and associated control signals.
		output wire  S_AXI_ARREADY,
		// Read data (issued by slave)
		output reg [C_S_AXI_DATA_WIDTH-1 : 0] S_AXI_RDATA,
		// Read response. This signal indicates the status of the
    		// read transfer.
		output wire [1 : 0] S_AXI_RRESP,
		// Read valid. This signal indicates that the channel is
    		// signaling the required read data.
		output wire  S_AXI_RVALID,
		// Read ready. This signal indicates that the master can
    		// accept the read data and response information.
		input wire  S_AXI_RREADY
	);
	
	localparam BITS = IO_BITS + EXT_BITS;
	localparam GAMMA_TABLE_BITS = 6;
	localparam NR2D_WEIGHT_BITS = 5;
	localparam STAT_OUT_BITS = 32;
	localparam STAT_HIST_BITS = 8;

	// AXI4LITE signals
	reg [C_S_AXI_ADDR_WIDTH-1 : 0] 	axi_awaddr;
	reg  	axi_awready;
	reg  	axi_wready;
	reg [1 : 0] 	axi_bresp;
	reg  	axi_bvalid;
	reg [C_S_AXI_ADDR_WIDTH-1 : 0] 	axi_araddr;
	reg  	axi_arready;
	reg [C_S_AXI_DATA_WIDTH-1 : 0] 	axi_rdata;
	reg [1 : 0] 	axi_rresp;
	reg  	axi_rvalid;
	
	// Example-specific design signals
	// local parameter for addressing 32 bit / 64 bit C_S_AXI_DATA_WIDTH
	// ADDR_LSB is used for addressing 32/64 bit registers/memories
	// ADDR_LSB = 2 for 32 bits (n downto 2)
	// ADDR_LSB = 3 for 64 bits (n downto 3)
	localparam integer ADDR_LSB = (C_S_AXI_DATA_WIDTH/32) + 1;
	localparam integer AREA_ADDR_BITS = 8; //每域256个寄存器(每个寄存器32bit,每域256*32/4=1K地址空间) 
	localparam integer AREA_ID_BITS = C_S_AXI_ADDR_WIDTH - AREA_ADDR_BITS - ADDR_LSB; //域id位数 总块数(1<<AREA_ID_BITS)

	wire [AREA_ID_BITS-1:0] axi_araddr_area_id = axi_araddr[(C_S_AXI_ADDR_WIDTH-1)-:(AREA_ID_BITS)];
	wire [AREA_ID_BITS-1:0] axi_awaddr_area_id = axi_awaddr[(C_S_AXI_ADDR_WIDTH-1)-:(AREA_ID_BITS)];
	//----------------------------------------------
	//-- Signals for user logic register space example
	//------------------------------------------------
	//-- Number of Slave Registers 32
	localparam REG_RESET                 = 0;
	localparam REG_WIDTH                 = 1;
	localparam REG_HEIGHT                = 2;
	localparam REG_BITS                  = 3;
	localparam REG_BAYER                 = 4;
	localparam REG_TOP_EN                = 5;
	localparam REG_DPC_THRESHOLD         = 6;
	localparam REG_BLC_R                 = 7;
	localparam REG_BLC_GR                = 8;
	localparam REG_BLC_GB                = 9;
	localparam REG_BLC_B                 = 10;
	localparam REG_NR_LEVEL              = 11;
	localparam REG_DGAIN_GAIN            = 12;
	localparam REG_DGAIN_OFFSET          = 13;
	localparam REG_WB_RGAIN              = 14;
	localparam REG_WB_GGAIN              = 15;
	localparam REG_WB_BGAIN              = 16;
	localparam REG_CCM_RR                = 17;
	localparam REG_CCM_RG                = 18;
	localparam REG_CCM_RB                = 19;
	localparam REG_CCM_GR                = 20;
	localparam REG_CCM_GG                = 21;
	localparam REG_CCM_GB                = 22;
	localparam REG_CCM_BR                = 23;
	localparam REG_CCM_BG                = 24;
	localparam REG_CCM_BB                = 25;
	localparam REG_STAT_AE_RECT_X        = 26;
	localparam REG_STAT_AE_RECT_Y        = 27;
	localparam REG_STAT_AE_RECT_W        = 28;
	localparam REG_STAT_AE_RECT_H        = 29;
	localparam REG_STAT_AE_PIX_CNT_L     = 30;
	localparam REG_STAT_AE_PIX_CNT_H     = 31;
	localparam REG_STAT_AE_SUM_L         = 32;
	localparam REG_STAT_AE_SUM_H         = 33;
	localparam REG_STAT_AWB_MIN          = 34;
	localparam REG_STAT_AWB_MAX          = 35;
	localparam REG_STAT_AWB_PIX_CNT_L    = 36;
	localparam REG_STAT_AWB_PIX_CNT_H    = 37;
	localparam REG_STAT_AWB_SUM_R_L      = 38;
	localparam REG_STAT_AWB_SUM_R_H      = 39;
	localparam REG_STAT_AWB_SUM_G_L      = 40;
	localparam REG_STAT_AWB_SUM_G_H      = 41;
	localparam REG_STAT_AWB_SUM_B_L      = 42;
	localparam REG_STAT_AWB_SUM_B_H      = 43;
	localparam REG_INT_STATUS            = 44;
	localparam REG_INT_MASK              = 45;
	localparam REG_2DNR_SPACE_WEIGHT_0   = 46; //0:[4:0], 1:[12:8], 2:[20:16], 3:[28:24]
	localparam REG_2DNR_SPACE_WEIGHT_4   = 47;
	localparam REG_2DNR_SPACE_WEIGHT_8   = 48;
	localparam REG_2DNR_SPACE_WEIGHT_12  = 49;
	localparam REG_2DNR_SPACE_WEIGHT_16  = 50;
	localparam REG_2DNR_SPACE_WEIGHT_20  = 51;
	localparam REG_2DNR_SPACE_WEIGHT_24  = 52;
	localparam REG_2DNR_SPACE_WEIGHT_28  = 53;
	localparam REG_2DNR_SPACE_WEIGHT_32  = 54;
	localparam REG_2DNR_SPACE_WEIGHT_36  = 55;
	localparam REG_2DNR_SPACE_WEIGHT_40  = 56;
	localparam REG_2DNR_SPACE_WEIGHT_44  = 57;
	localparam REG_2DNR_SPACE_WEIGHT_48  = 58; //48:[4:0]
	localparam REG_2DNR_COLOR_CURVE_0    = 59; //x0:[15:0] y0:[20:16]
	localparam REG_2DNR_COLOR_CURVE_1    = 60;
	localparam REG_2DNR_COLOR_CURVE_2    = 61;
	localparam REG_2DNR_COLOR_CURVE_3    = 62;
	localparam REG_2DNR_COLOR_CURVE_4    = 63;
	localparam REG_2DNR_COLOR_CURVE_5    = 64;
	localparam REG_2DNR_COLOR_CURVE_6    = 65;
	localparam REG_2DNR_COLOR_CURVE_7    = 66;
	localparam REG_2DNR_COLOR_CURVE_8    = 67;
	
	reg module_reset;
	reg dpc_en, blc_en, bnr_en, dgain_en, demosic_en, wb_en, ccm_en, csc_en, gamma_en, nr2d_en, ee_en, stat_ae_en, stat_awb_en;

	reg [BITS-1:0] dpc_threshold;
	reg [BITS-1:0] blc_r, blc_gr, blc_gb, blc_b;
	reg [3:0] nr_level;
	reg [7:0] dgain_gain;
	reg [BITS-1:0] dgain_offset;
	reg [7:0] wb_rgain, wb_ggain, wb_bgain;
	reg [7:0] ccm_rr, ccm_rg, ccm_rb;
	reg [7:0] ccm_gr, ccm_gg, ccm_gb;
	reg [7:0] ccm_br, ccm_bg, ccm_bb;

	reg [7*7*NR2D_WEIGHT_BITS-1:0] nr2d_space_kernel; //7x7
	reg [9*BITS-1:0]               nr2d_color_curve_x; //x9
	reg [9*NR2D_WEIGHT_BITS-1:0]   nr2d_color_curve_y; //x9

	reg [15:0] stat_ae_rect_x, stat_ae_rect_y, stat_ae_rect_w, stat_ae_rect_h;
	wire stat_ae_done;
	wire [STAT_OUT_BITS-1:0] stat_ae_pix_cnt, stat_ae_sum;

	reg [BITS-1:0] stat_awb_min, stat_awb_max;
	wire stat_awb_done;
	wire [STAT_OUT_BITS-1:0] stat_awb_pix_cnt, stat_awb_sum_r, stat_awb_sum_g, stat_awb_sum_b;
	
	reg int_frame_start, int_frame_done, int_ae_done, int_awb_done;
	reg int_mask_frame_start, int_mask_frame_done, int_mask_ae_done, int_mask_awb_done;
	
	assign irq = int_frame_start&(~int_mask_frame_start) | int_frame_done&(~int_mask_frame_done)
					| int_ae_done&(~int_mask_ae_done) | int_awb_done&(~int_mask_awb_done);

	reg [1:0] in_vsync_prev;
	always @ (posedge S_AXI_ACLK) in_vsync_prev <= {in_vsync_prev[0],in_vsync};
	wire frame_start = ~in_vsync_prev[0] & in_vsync_prev[1];

	reg [1:0] out_vsync_prev;
	always @ (posedge S_AXI_ACLK) out_vsync_prev <= {out_vsync_prev[0],out_vsync};
	wire frame_done = out_vsync_prev[0] & (~out_vsync_prev[1]);

	wire	 slv_reg_rden;
	wire	 slv_reg_wren;
	reg [C_S_AXI_DATA_WIDTH-1:0]	 reg_data_out;
	integer	 byte_index;
	reg	 aw_en;

	// I/O Connections assignments

	assign S_AXI_AWREADY	= axi_awready;
	assign S_AXI_WREADY	= axi_wready;
	assign S_AXI_BRESP	= axi_bresp;
	assign S_AXI_BVALID	= axi_bvalid;
	assign S_AXI_ARREADY	= axi_arready;
	//assign S_AXI_RDATA	= axi_rdata;
	assign S_AXI_RRESP	= axi_rresp;
	assign S_AXI_RVALID	= axi_rvalid;
	// Implement axi_awready generation
	// axi_awready is asserted for one S_AXI_ACLK clock cycle when both
	// S_AXI_AWVALID and S_AXI_WVALID are asserted. axi_awready is
	// de-asserted when reset is low.

	always @( posedge S_AXI_ACLK )
	begin
	  if ( S_AXI_ARESETN == 1'b0 )
	    begin
	      axi_awready <= 1'b0;
	      aw_en <= 1'b1;
	    end 
	  else
	    begin    
	      if (~axi_awready && S_AXI_AWVALID && S_AXI_WVALID && aw_en)
	        begin
	          // slave is ready to accept write address when 
	          // there is a valid write address and write data
	          // on the write address and data bus. This design 
	          // expects no outstanding transactions. 
	          axi_awready <= 1'b1;
	          aw_en <= 1'b0;
	        end
	        else if (S_AXI_BREADY && axi_bvalid)
	            begin
	              aw_en <= 1'b1;
	              axi_awready <= 1'b0;
	            end
	      else           
	        begin
	          axi_awready <= 1'b0;
	        end
	    end 
	end       

	// Implement axi_awaddr latching
	// This process is used to latch the address when both 
	// S_AXI_AWVALID and S_AXI_WVALID are valid. 

	always @( posedge S_AXI_ACLK )
	begin
	  if ( S_AXI_ARESETN == 1'b0 )
	    begin
	      axi_awaddr <= 0;
	    end 
	  else
	    begin    
	      if (~axi_awready && S_AXI_AWVALID && S_AXI_WVALID && aw_en)
	        begin
	          // Write Address latching 
	          axi_awaddr <= S_AXI_AWADDR;
	        end
	    end 
	end       

	// Implement axi_wready generation
	// axi_wready is asserted for one S_AXI_ACLK clock cycle when both
	// S_AXI_AWVALID and S_AXI_WVALID are asserted. axi_wready is 
	// de-asserted when reset is low. 

	always @( posedge S_AXI_ACLK )
	begin
	  if ( S_AXI_ARESETN == 1'b0 )
	    begin
	      axi_wready <= 1'b0;
	    end 
	  else
	    begin    
	      if (~axi_wready && S_AXI_WVALID && S_AXI_AWVALID && aw_en )
	        begin
	          // slave is ready to accept write data when 
	          // there is a valid write address and write data
	          // on the write address and data bus. This design 
	          // expects no outstanding transactions. 
	          axi_wready <= 1'b1;
	        end
	      else
	        begin
	          axi_wready <= 1'b0;
	        end
	    end 
	end       

	// Implement memory mapped register select and write logic generation
	// The write data is accepted and written to memory mapped registers when
	// axi_awready, S_AXI_WVALID, axi_wready and S_AXI_WVALID are asserted. Write strobes are used to
	// select byte enables of slave registers while writing.
	// These registers are cleared when reset (active low) is applied.
	// Slave register write enable is asserted when valid address and data are available
	// and the slave is ready to accept the write address and write data.
	assign slv_reg_wren = axi_wready && S_AXI_WVALID && axi_awready && S_AXI_AWVALID;

	wire [4*NR2D_WEIGHT_BITS-1:0] nr2d_space_kernel_axi_wdata = {S_AXI_WDATA[(3*8)+:NR2D_WEIGHT_BITS],S_AXI_WDATA[(2*8)+:NR2D_WEIGHT_BITS],S_AXI_WDATA[(1*8)+:NR2D_WEIGHT_BITS],S_AXI_WDATA[(0*8)+:NR2D_WEIGHT_BITS]};
	wire [BITS+NR2D_WEIGHT_BITS-1:0] nr2d_color_curve_axi_wdata = {S_AXI_WDATA[0+:BITS], S_AXI_WDATA[16+:NR2D_WEIGHT_BITS]};
	always @( posedge S_AXI_ACLK )
	begin
	  if ( S_AXI_ARESETN == 1'b0 )
	    begin
			module_reset <= 1;
			dpc_en <= 1;
			blc_en <= 1;
			bnr_en <= 1;
			dgain_en <= 0;
			demosic_en <= 1;
			wb_en <= 1;
			ccm_en <= 1;
			csc_en <= 1;
			gamma_en <= 1;
			nr2d_en <= 1;
			ee_en <= 1;
			stat_ae_en <= 1;
			stat_awb_en <= 1;
			dpc_threshold <= 8'd20 << (BITS-8);
			blc_r <= 8'd16 << (BITS-8);
			blc_gr <= 8'd16 << (BITS-8);
			blc_gb <= 8'd16 << (BITS-8);
			blc_b <= 8'd16 << (BITS-8);
			nr_level <= 4'd2;
			dgain_gain <= 8'h10;
			dgain_offset <= 0;
			wb_rgain <= 8'h10;
			wb_ggain <= 8'h10;
			wb_bgain <= 8'h10;
			ccm_rr <=  8'sh1a;
			ccm_rg <= -8'sh05;
			ccm_rb <= -8'sh05;
			ccm_gr <= -8'sh05;
			ccm_gg <=  8'sh1a;
			ccm_gb <= -8'sh05;
			ccm_br <= -8'sh05;
			ccm_bg <= -8'sh05;
			ccm_bb <=  8'sh1a;
			nr2d_space_kernel <= {
					5'd28, 5'd29, 5'd29, 5'd30, 5'd29, 5'd29, 5'd28,
					5'd29, 5'd30, 5'd30, 5'd30, 5'd30, 5'd30, 5'd29,
					5'd29, 5'd30, 5'd31, 5'd31, 5'd31, 5'd30, 5'd29,
					5'd30, 5'd30, 5'd31, 5'd31, 5'd31, 5'd30, 5'd30,
					5'd29, 5'd30, 5'd31, 5'd31, 5'd31, 5'd30, 5'd29,
					5'd29, 5'd30, 5'd30, 5'd30, 5'd30, 5'd30, 5'd29,
					5'd28, 5'd29, 5'd29, 5'd30, 5'd29, 5'd29, 5'd28};
			nr2d_color_curve_x[(0*BITS)+:BITS] <= 8'd3<<(BITS-8);
			nr2d_color_curve_x[(1*BITS)+:BITS] <= 8'd6<<(BITS-8);
			nr2d_color_curve_x[(2*BITS)+:BITS] <= 8'd10<<(BITS-8);
			nr2d_color_curve_x[(3*BITS)+:BITS] <= 8'd13<<(BITS-8);
			nr2d_color_curve_x[(4*BITS)+:BITS] <= 8'd17<<(BITS-8);
			nr2d_color_curve_x[(5*BITS)+:BITS] <= 8'd20<<(BITS-8);
			nr2d_color_curve_x[(6*BITS)+:BITS] <= 8'd23<<(BITS-8);
			nr2d_color_curve_x[(7*BITS)+:BITS] <= 8'd27<<(BITS-8);
			nr2d_color_curve_x[(8*BITS)+:BITS] <= 8'd30<<(BITS-8);
			nr2d_color_curve_y <= {5'd0, 5'd1, 5'd2, 5'd4, 5'd7, 5'd13, 5'd19, 5'd26, 5'd30};
			stat_ae_rect_x = 0;
			stat_ae_rect_y = 0;
			stat_ae_rect_w = WIDTH;
			stat_ae_rect_h = HEIGHT;
			stat_awb_min <=  8'd10 << (BITS-8);
			stat_awb_max <=  8'd220 << (BITS-8);
			int_frame_start <= 0;
			int_frame_done <= 0;
			int_ae_done <= 0;
			int_awb_done <= 0;
			int_mask_frame_start <= 1;
			int_mask_frame_done <= 1;
			int_mask_ae_done <= 1;
			int_mask_awb_done <= 1;
	    end 
	  else begin
	    if (slv_reg_wren && axi_awaddr_area_id == 0)
	      begin
	        case ( axi_awaddr[ADDR_LSB+AREA_ADDR_BITS-1:ADDR_LSB] )
				REG_RESET: module_reset <= S_AXI_WDATA[0];
				REG_WIDTH: ;
				REG_HEIGHT: ;
				REG_BITS: ;
				REG_BAYER: ;
				REG_TOP_EN: {stat_awb_en, stat_ae_en, ee_en, nr2d_en, gamma_en, csc_en, ccm_en, wb_en, demosic_en, dgain_en, bnr_en, blc_en, dpc_en} <= S_AXI_WDATA[12:0];
				REG_DPC_THRESHOLD: dpc_threshold <= S_AXI_WDATA[BITS-1:0];
				REG_BLC_R: blc_r <= S_AXI_WDATA[BITS-1:0];
				REG_BLC_GR: blc_gr <= S_AXI_WDATA[BITS-1:0];
				REG_BLC_GB: blc_gb <= S_AXI_WDATA[BITS-1:0];
				REG_BLC_B: blc_b <= S_AXI_WDATA[BITS-1:0];
				REG_NR_LEVEL: nr_level <= S_AXI_WDATA[3:0];
				REG_DGAIN_GAIN: dgain_gain <= S_AXI_WDATA[7:0];
				REG_DGAIN_OFFSET: dgain_offset <= S_AXI_WDATA[BITS-1:0];
				REG_WB_RGAIN: wb_rgain <= S_AXI_WDATA[7:0];
				REG_WB_GGAIN: wb_ggain <= S_AXI_WDATA[7:0];
				REG_WB_BGAIN: wb_bgain <= S_AXI_WDATA[7:0];
				REG_CCM_RR: ccm_rr <= S_AXI_WDATA[7:0];
				REG_CCM_RG: ccm_rg <= S_AXI_WDATA[7:0];
				REG_CCM_RB: ccm_rb <= S_AXI_WDATA[7:0];
				REG_CCM_GR: ccm_gr <= S_AXI_WDATA[7:0];
				REG_CCM_GG: ccm_gg <= S_AXI_WDATA[7:0];
				REG_CCM_GB: ccm_gb <= S_AXI_WDATA[7:0];
				REG_CCM_BR: ccm_br <= S_AXI_WDATA[7:0];
				REG_CCM_BG: ccm_bg <= S_AXI_WDATA[7:0];
				REG_CCM_BB: ccm_bb <= S_AXI_WDATA[7:0];
				REG_STAT_AE_RECT_X: stat_ae_rect_x <= S_AXI_WDATA[15:0];
				REG_STAT_AE_RECT_Y: stat_ae_rect_y <= S_AXI_WDATA[15:0];
				REG_STAT_AE_RECT_W: stat_ae_rect_w <= S_AXI_WDATA[15:0];
				REG_STAT_AE_RECT_H: stat_ae_rect_h <= S_AXI_WDATA[15:0];
				REG_STAT_AWB_MIN: stat_awb_min <= S_AXI_WDATA[BITS-1:0];
				REG_STAT_AWB_MAX: stat_awb_max <= S_AXI_WDATA[BITS-1:0];
				REG_STAT_AE_PIX_CNT_L:;
				REG_STAT_AE_PIX_CNT_H:;
				REG_STAT_AE_SUM_L:;
				REG_STAT_AE_SUM_H:;
				REG_STAT_AWB_PIX_CNT_L:;
				REG_STAT_AWB_PIX_CNT_H:;
				REG_STAT_AWB_SUM_R_L:;
				REG_STAT_AWB_SUM_R_H:;
				REG_STAT_AWB_SUM_G_L:;
				REG_STAT_AWB_SUM_G_H:;
				REG_STAT_AWB_SUM_B_L:;
				REG_STAT_AWB_SUM_B_H:;
				REG_INT_STATUS: {int_awb_done, int_ae_done, int_frame_done, int_frame_start} <= 4'd0;
				REG_INT_MASK: {int_mask_awb_done, int_mask_ae_done, int_mask_frame_done, int_mask_frame_start} <= S_AXI_WDATA[3:0];
				REG_2DNR_SPACE_WEIGHT_0 : nr2d_space_kernel[(0*4*NR2D_WEIGHT_BITS)+:4*NR2D_WEIGHT_BITS] <= nr2d_space_kernel_axi_wdata;
				REG_2DNR_SPACE_WEIGHT_4 : nr2d_space_kernel[(1*4*NR2D_WEIGHT_BITS)+:4*NR2D_WEIGHT_BITS] <= nr2d_space_kernel_axi_wdata;
				REG_2DNR_SPACE_WEIGHT_8 : nr2d_space_kernel[(2*4*NR2D_WEIGHT_BITS)+:4*NR2D_WEIGHT_BITS] <= nr2d_space_kernel_axi_wdata;
				REG_2DNR_SPACE_WEIGHT_12: nr2d_space_kernel[(3*4*NR2D_WEIGHT_BITS)+:4*NR2D_WEIGHT_BITS] <= nr2d_space_kernel_axi_wdata;
				REG_2DNR_SPACE_WEIGHT_16: nr2d_space_kernel[(4*4*NR2D_WEIGHT_BITS)+:4*NR2D_WEIGHT_BITS] <= nr2d_space_kernel_axi_wdata;
				REG_2DNR_SPACE_WEIGHT_20: nr2d_space_kernel[(5*4*NR2D_WEIGHT_BITS)+:4*NR2D_WEIGHT_BITS] <= nr2d_space_kernel_axi_wdata;
				REG_2DNR_SPACE_WEIGHT_24: nr2d_space_kernel[(6*4*NR2D_WEIGHT_BITS)+:4*NR2D_WEIGHT_BITS] <= nr2d_space_kernel_axi_wdata;
				REG_2DNR_SPACE_WEIGHT_28: nr2d_space_kernel[(7*4*NR2D_WEIGHT_BITS)+:4*NR2D_WEIGHT_BITS] <= nr2d_space_kernel_axi_wdata;
				REG_2DNR_SPACE_WEIGHT_32: nr2d_space_kernel[(8*4*NR2D_WEIGHT_BITS)+:4*NR2D_WEIGHT_BITS] <= nr2d_space_kernel_axi_wdata;
				REG_2DNR_SPACE_WEIGHT_36: nr2d_space_kernel[(9*4*NR2D_WEIGHT_BITS)+:4*NR2D_WEIGHT_BITS] <= nr2d_space_kernel_axi_wdata;
				REG_2DNR_SPACE_WEIGHT_40: nr2d_space_kernel[(10*4*NR2D_WEIGHT_BITS)+:4*NR2D_WEIGHT_BITS] <= nr2d_space_kernel_axi_wdata;
				REG_2DNR_SPACE_WEIGHT_44: nr2d_space_kernel[(11*4*NR2D_WEIGHT_BITS)+:4*NR2D_WEIGHT_BITS] <= nr2d_space_kernel_axi_wdata;
				REG_2DNR_SPACE_WEIGHT_48: nr2d_space_kernel[(12*4*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS] <= nr2d_space_kernel_axi_wdata;
				REG_2DNR_COLOR_CURVE_0 : {nr2d_color_curve_x[(0*BITS)+:BITS], nr2d_color_curve_y[(0*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]} <= nr2d_color_curve_axi_wdata;
				REG_2DNR_COLOR_CURVE_1 : {nr2d_color_curve_x[(1*BITS)+:BITS], nr2d_color_curve_y[(1*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]} <= nr2d_color_curve_axi_wdata;
				REG_2DNR_COLOR_CURVE_2 : {nr2d_color_curve_x[(2*BITS)+:BITS], nr2d_color_curve_y[(2*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]} <= nr2d_color_curve_axi_wdata;
				REG_2DNR_COLOR_CURVE_3 : {nr2d_color_curve_x[(3*BITS)+:BITS], nr2d_color_curve_y[(3*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]} <= nr2d_color_curve_axi_wdata;
				REG_2DNR_COLOR_CURVE_4 : {nr2d_color_curve_x[(4*BITS)+:BITS], nr2d_color_curve_y[(4*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]} <= nr2d_color_curve_axi_wdata;
				REG_2DNR_COLOR_CURVE_5 : {nr2d_color_curve_x[(5*BITS)+:BITS], nr2d_color_curve_y[(5*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]} <= nr2d_color_curve_axi_wdata;
				REG_2DNR_COLOR_CURVE_6 : {nr2d_color_curve_x[(6*BITS)+:BITS], nr2d_color_curve_y[(6*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]} <= nr2d_color_curve_axi_wdata;
				REG_2DNR_COLOR_CURVE_7 : {nr2d_color_curve_x[(7*BITS)+:BITS], nr2d_color_curve_y[(7*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]} <= nr2d_color_curve_axi_wdata;
				REG_2DNR_COLOR_CURVE_8 : {nr2d_color_curve_x[(8*BITS)+:BITS], nr2d_color_curve_y[(8*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]} <= nr2d_color_curve_axi_wdata;
				default:;
	        endcase
	      end
		if (frame_start) int_frame_start <= 1'b1;
		if (frame_done) int_frame_done <= 1'b1;
		if (stat_ae_done) int_ae_done <= 1'b1;
		if (stat_awb_done) int_awb_done <= 1'b1;
	  end
	end    

	// Implement write response logic generation
	// The write response and response valid signals are asserted by the slave 
	// when axi_wready, S_AXI_WVALID, axi_wready and S_AXI_WVALID are asserted.  
	// This marks the acceptance of address and indicates the status of 
	// write transaction.

	always @( posedge S_AXI_ACLK )
	begin
	  if ( S_AXI_ARESETN == 1'b0 )
	    begin
	      axi_bvalid  <= 0;
	      axi_bresp   <= 2'b0;
	    end 
	  else
	    begin    
	      if (axi_awready && S_AXI_AWVALID && ~axi_bvalid && axi_wready && S_AXI_WVALID)
	        begin
	          // indicates a valid write response is available
	          axi_bvalid <= 1'b1;
	          axi_bresp  <= 2'b0; // 'OKAY' response 
	        end                   // work error responses in future
	      else
	        begin
	          if (S_AXI_BREADY && axi_bvalid) 
	            //check if bready is asserted while bvalid is high) 
	            //(there is a possibility that bready is always asserted high)   
	            begin
	              axi_bvalid <= 1'b0; 
	            end  
	        end
	    end
	end   

	// Implement axi_arready generation
	// axi_arready is asserted for one S_AXI_ACLK clock cycle when
	// S_AXI_ARVALID is asserted. axi_awready is 
	// de-asserted when reset (active low) is asserted. 
	// The read address is also latched when S_AXI_ARVALID is 
	// asserted. axi_araddr is reset to zero on reset assertion.

	always @( posedge S_AXI_ACLK )
	begin
	  if ( S_AXI_ARESETN == 1'b0 )
	    begin
	      axi_arready <= 1'b0;
	      axi_araddr  <= 32'b0;
	    end 
	  else
	    begin    
	      if (~axi_arready && S_AXI_ARVALID)
	        begin
	          // indicates that the slave has acceped the valid read address
	          axi_arready <= 1'b1;
	          // Read address latching
	          axi_araddr  <= S_AXI_ARADDR;
	        end
	      else
	        begin
	          axi_arready <= 1'b0;
	        end
	    end 
	end       

	// Implement axi_arvalid generation
	// axi_rvalid is asserted for one S_AXI_ACLK clock cycle when both 
	// S_AXI_ARVALID and axi_arready are asserted. The slave registers 
	// data are available on the axi_rdata bus at this instance. The 
	// assertion of axi_rvalid marks the validity of read data on the 
	// bus and axi_rresp indicates the status of read transaction.axi_rvalid 
	// is deasserted on reset (active low). axi_rresp and axi_rdata are 
	// cleared to zero on reset (active low).  
	always @( posedge S_AXI_ACLK )
	begin
	  if ( S_AXI_ARESETN == 1'b0 )
	    begin
	      axi_rvalid <= 0;
	      axi_rresp  <= 0;
	    end 
	  else
	    begin    
	      if (axi_arready && S_AXI_ARVALID && ~axi_rvalid)
	        begin
	          // Valid read data is available at the read data bus
	          axi_rvalid <= 1'b1;
	          axi_rresp  <= 2'b0; // 'OKAY' response
	        end   
	      else if (axi_rvalid && S_AXI_RREADY)
	        begin
	          // Read data is accepted by the master
	          axi_rvalid <= 1'b0;
	        end                
	    end
	end    

	// Implement memory mapped register select and read logic generation
	// Slave register read enable is asserted when valid address is available
	// and the slave is ready to accept the read address.
	assign slv_reg_rden = axi_arready & S_AXI_ARVALID & ~axi_rvalid;
	always @(*)
	begin
	      // Address decoding for reading registers
	      case ( axi_araddr[ADDR_LSB+AREA_ADDR_BITS-1:ADDR_LSB] )
			REG_RESET: reg_data_out = {31'd0, module_reset};
			REG_WIDTH: reg_data_out = WIDTH;
			REG_HEIGHT: reg_data_out = HEIGHT;
			REG_BITS: reg_data_out = BITS;
			REG_BAYER: reg_data_out = BAYER;
			REG_TOP_EN: reg_data_out = {19'd0, stat_awb_en, stat_ae_en, ee_en, nr2d_en, gamma_en, csc_en, ccm_en, wb_en, demosic_en, dgain_en, bnr_en, blc_en, dpc_en};
			REG_DPC_THRESHOLD: reg_data_out = dpc_threshold;
			REG_BLC_R: reg_data_out = blc_r;
			REG_BLC_GR: reg_data_out = blc_gr;
			REG_BLC_GB: reg_data_out = blc_gb;
			REG_BLC_B: reg_data_out = blc_b;
			REG_NR_LEVEL: reg_data_out = {28'd0, nr_level};
			REG_DGAIN_GAIN: reg_data_out = {24'd0, dgain_gain};
			REG_DGAIN_OFFSET: reg_data_out = dgain_offset;
			REG_WB_RGAIN: reg_data_out = {24'd0, wb_rgain};
			REG_WB_GGAIN: reg_data_out = {24'd0, wb_ggain};
			REG_WB_BGAIN: reg_data_out = {24'd0, wb_bgain};
			REG_CCM_RR: reg_data_out = {24'd0, ccm_rr};
			REG_CCM_RG: reg_data_out = {24'd0, ccm_rg};
			REG_CCM_RB: reg_data_out = {24'd0, ccm_rb};
			REG_CCM_GR: reg_data_out = {24'd0, ccm_gr};
			REG_CCM_GG: reg_data_out = {24'd0, ccm_gg};
			REG_CCM_GB: reg_data_out = {24'd0, ccm_gb};
			REG_CCM_BR: reg_data_out = {24'd0, ccm_br};
			REG_CCM_BG: reg_data_out = {24'd0, ccm_bg};
			REG_CCM_BB: reg_data_out = {24'd0, ccm_bb};
			REG_STAT_AE_RECT_X: reg_data_out = stat_ae_rect_x;
			REG_STAT_AE_RECT_Y: reg_data_out = stat_ae_rect_y;
			REG_STAT_AE_RECT_W: reg_data_out = stat_ae_rect_w;
			REG_STAT_AE_RECT_H: reg_data_out = stat_ae_rect_h;
			REG_STAT_AWB_MIN: reg_data_out = stat_awb_min;
			REG_STAT_AWB_MAX: reg_data_out = stat_awb_max;
			REG_STAT_AE_PIX_CNT_L: reg_data_out = stat_ae_pix_cnt;
			REG_STAT_AE_SUM_L: reg_data_out = stat_ae_sum;
			REG_STAT_AWB_PIX_CNT_L: reg_data_out = stat_awb_pix_cnt;
			REG_STAT_AWB_SUM_R_L: reg_data_out = stat_awb_sum_r;
			REG_STAT_AWB_SUM_G_L: reg_data_out = stat_awb_sum_g;
			REG_STAT_AWB_SUM_B_L: reg_data_out = stat_awb_sum_b;
			REG_STAT_AE_PIX_CNT_H: reg_data_out = (STAT_OUT_BITS > C_S_AXI_DATA_WIDTH) ? stat_ae_pix_cnt[STAT_OUT_BITS-1:C_S_AXI_DATA_WIDTH] : 0;
			REG_STAT_AE_SUM_H: reg_data_out = (STAT_OUT_BITS > C_S_AXI_DATA_WIDTH) ? stat_ae_sum[STAT_OUT_BITS-1:C_S_AXI_DATA_WIDTH] : 0;
			REG_STAT_AWB_PIX_CNT_H: reg_data_out = (STAT_OUT_BITS > C_S_AXI_DATA_WIDTH) ? stat_awb_pix_cnt[STAT_OUT_BITS-1:C_S_AXI_DATA_WIDTH] : 0;
			REG_STAT_AWB_SUM_R_H: reg_data_out = (STAT_OUT_BITS > C_S_AXI_DATA_WIDTH) ? stat_awb_sum_r[STAT_OUT_BITS-1:C_S_AXI_DATA_WIDTH] : 0;
			REG_STAT_AWB_SUM_G_H: reg_data_out = (STAT_OUT_BITS > C_S_AXI_DATA_WIDTH) ? stat_awb_sum_g[STAT_OUT_BITS-1:C_S_AXI_DATA_WIDTH] : 0;
			REG_STAT_AWB_SUM_B_H: reg_data_out = (STAT_OUT_BITS > C_S_AXI_DATA_WIDTH) ? stat_awb_sum_b[STAT_OUT_BITS-1:C_S_AXI_DATA_WIDTH] : 0;
			REG_INT_STATUS: reg_data_out = {28'd0, int_awb_done, int_ae_done, int_frame_done, int_frame_start};
			REG_INT_MASK: reg_data_out = {28'd0, int_mask_awb_done, int_mask_ae_done, int_mask_frame_done, int_mask_frame_start};
			REG_2DNR_SPACE_WEIGHT_0 : reg_data_out = (nr2d_space_kernel[(0*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<0)|(nr2d_space_kernel[(1*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<8)|(nr2d_space_kernel[(2*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<16)|(nr2d_space_kernel[(3*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<24);
			REG_2DNR_SPACE_WEIGHT_4 : reg_data_out = (nr2d_space_kernel[(4*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<0)|(nr2d_space_kernel[(5*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<8)|(nr2d_space_kernel[(6*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<16)|(nr2d_space_kernel[(7*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<24);
			REG_2DNR_SPACE_WEIGHT_8 : reg_data_out = (nr2d_space_kernel[(8*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<0)|(nr2d_space_kernel[(9*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<8)|(nr2d_space_kernel[(10*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<16)|(nr2d_space_kernel[(11*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<24);
			REG_2DNR_SPACE_WEIGHT_12: reg_data_out = (nr2d_space_kernel[(12*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<0)|(nr2d_space_kernel[(13*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<8)|(nr2d_space_kernel[(14*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<16)|(nr2d_space_kernel[(15*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<24);
			REG_2DNR_SPACE_WEIGHT_16: reg_data_out = (nr2d_space_kernel[(16*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<0)|(nr2d_space_kernel[(17*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<8)|(nr2d_space_kernel[(18*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<16)|(nr2d_space_kernel[(19*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<24);
			REG_2DNR_SPACE_WEIGHT_20: reg_data_out = (nr2d_space_kernel[(20*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<0)|(nr2d_space_kernel[(21*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<8)|(nr2d_space_kernel[(22*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<16)|(nr2d_space_kernel[(23*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<24);
			REG_2DNR_SPACE_WEIGHT_24: reg_data_out = (nr2d_space_kernel[(24*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<0)|(nr2d_space_kernel[(25*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<8)|(nr2d_space_kernel[(26*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<16)|(nr2d_space_kernel[(27*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<24);
			REG_2DNR_SPACE_WEIGHT_28: reg_data_out = (nr2d_space_kernel[(28*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<0)|(nr2d_space_kernel[(29*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<8)|(nr2d_space_kernel[(30*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<16)|(nr2d_space_kernel[(31*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<24);
			REG_2DNR_SPACE_WEIGHT_32: reg_data_out = (nr2d_space_kernel[(32*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<0)|(nr2d_space_kernel[(33*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<8)|(nr2d_space_kernel[(34*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<16)|(nr2d_space_kernel[(35*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<24);
			REG_2DNR_SPACE_WEIGHT_36: reg_data_out = (nr2d_space_kernel[(36*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<0)|(nr2d_space_kernel[(37*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<8)|(nr2d_space_kernel[(38*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<16)|(nr2d_space_kernel[(39*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<24);
			REG_2DNR_SPACE_WEIGHT_40: reg_data_out = (nr2d_space_kernel[(40*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<0)|(nr2d_space_kernel[(41*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<8)|(nr2d_space_kernel[(42*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<16)|(nr2d_space_kernel[(43*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<24);
			REG_2DNR_SPACE_WEIGHT_44: reg_data_out = (nr2d_space_kernel[(44*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<0)|(nr2d_space_kernel[(45*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<8)|(nr2d_space_kernel[(46*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<16)|(nr2d_space_kernel[(47*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<24);
			REG_2DNR_SPACE_WEIGHT_48: reg_data_out = (nr2d_space_kernel[(48*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS]<<0);
			REG_2DNR_COLOR_CURVE_0 : reg_data_out = (nr2d_color_curve_y[(0*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS] << 16) | nr2d_color_curve_x[(0*BITS)+:BITS];
			REG_2DNR_COLOR_CURVE_1 : reg_data_out = (nr2d_color_curve_y[(1*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS] << 16) | nr2d_color_curve_x[(1*BITS)+:BITS];
			REG_2DNR_COLOR_CURVE_2 : reg_data_out = (nr2d_color_curve_y[(2*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS] << 16) | nr2d_color_curve_x[(2*BITS)+:BITS];
			REG_2DNR_COLOR_CURVE_3 : reg_data_out = (nr2d_color_curve_y[(3*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS] << 16) | nr2d_color_curve_x[(3*BITS)+:BITS];
			REG_2DNR_COLOR_CURVE_4 : reg_data_out = (nr2d_color_curve_y[(4*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS] << 16) | nr2d_color_curve_x[(4*BITS)+:BITS];
			REG_2DNR_COLOR_CURVE_5 : reg_data_out = (nr2d_color_curve_y[(5*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS] << 16) | nr2d_color_curve_x[(5*BITS)+:BITS];
			REG_2DNR_COLOR_CURVE_6 : reg_data_out = (nr2d_color_curve_y[(6*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS] << 16) | nr2d_color_curve_x[(6*BITS)+:BITS];
			REG_2DNR_COLOR_CURVE_7 : reg_data_out = (nr2d_color_curve_y[(7*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS] << 16) | nr2d_color_curve_x[(7*BITS)+:BITS];
			REG_2DNR_COLOR_CURVE_8 : reg_data_out = (nr2d_color_curve_y[(8*NR2D_WEIGHT_BITS)+:NR2D_WEIGHT_BITS] << 16) | nr2d_color_curve_x[(8*BITS)+:BITS];
			default: reg_data_out = 0;
	      endcase
	end

	// Output register or memory read data
	always @( posedge S_AXI_ACLK )
	begin
	  if ( S_AXI_ARESETN == 1'b0 )
	    begin
	      axi_rdata  <= 0;
	    end 
	  else
	    begin    
	      // When there is a valid read address (S_AXI_ARVALID) with 
	      // acceptance of read address by the slave (axi_arready), 
	      // output the read dada 
	      if (slv_reg_rden)
	        begin
	          axi_rdata <= reg_data_out;     // register read data
	        end   
	    end
	end    

	// Add user logic here
	// shadow config registers
	reg s_module_reset;
	reg s_dpc_en, s_blc_en, s_bnr_en, s_dgain_en, s_demosic_en, s_wb_en, s_ccm_en, s_csc_en, s_gamma_en, s_2dnr_en, s_ee_en, s_stat_ae_en, s_stat_awb_en;

	reg [BITS-1:0] s_dpc_threshold;
	reg [BITS-1:0] s_blc_r, s_blc_gr, s_blc_gb, s_blc_b;
	reg [3:0] s_nr_level;
	reg [7:0] s_dgain_gain;
	reg [BITS-1:0] s_dgain_offset;
	reg [7:0] s_wb_rgain, s_wb_ggain, s_wb_bgain;
	reg [7:0] s_ccm_rr, s_ccm_rg, s_ccm_rb;
	reg [7:0] s_ccm_gr, s_ccm_gg, s_ccm_gb;
	reg [7:0] s_ccm_br, s_ccm_bg, s_ccm_bb;

	reg [7*7*NR2D_WEIGHT_BITS-1:0] s_nr2d_space_kernel; //7x7
	reg [9*BITS-1:0]               s_nr2d_color_curve_x; //x9
	reg [9*NR2D_WEIGHT_BITS-1:0]   s_nr2d_color_curve_y; //x9

	reg [15:0] s_stat_ae_rect_x, s_stat_ae_rect_y, s_stat_ae_rect_w, s_stat_ae_rect_h;
	reg [BITS-1:0] s_stat_awb_min, s_stat_awb_max;
	
	reg prev_vsync_r;
	always @ (posedge pclk) prev_vsync_r <= in_vsync;

	wire cfg_sync = ~in_vsync & prev_vsync_r; //frame_start with pclk
	wire reset_n = rst_n & (~s_module_reset);

	wire stat_ae_hist_clk = FEATURE_FULL ? S_AXI_ACLK : 0;
	wire stat_ae_hist_out = FEATURE_FULL ? (slv_reg_rden && axi_araddr_area_id[AREA_ID_BITS-1:2] == 1) : 0;
	wire [STAT_HIST_BITS+1:0] stat_ae_hist_addr = FEATURE_FULL ? axi_araddr[ADDR_LSB+STAT_HIST_BITS+1:ADDR_LSB] : 0;
	wire [STAT_OUT_BITS-1:0] stat_ae_hist_data;

	wire stat_awb_hist_clk = FEATURE_FULL ? S_AXI_ACLK : 0;
	wire stat_awb_hist_out = FEATURE_FULL ? (slv_reg_rden && axi_araddr_area_id[AREA_ID_BITS-1:2] == 2) : 0;
	wire [STAT_HIST_BITS+1:0] stat_awb_hist_addr = FEATURE_FULL ? axi_araddr[ADDR_LSB+STAT_HIST_BITS+1:ADDR_LSB] : 0;
	wire [STAT_OUT_BITS-1:0] stat_awb_hist_data;

	//Gamma映射表RAM配置口
	wire                        gamma_table_clk = S_AXI_ACLK;
	wire                        gamma_table_wen = slv_reg_wren && axi_awaddr_area_id[AREA_ID_BITS-1:2] == 3;
	wire                        gamma_table_ren = slv_reg_rden && axi_araddr_area_id[AREA_ID_BITS-1:2] == 3;
	wire [GAMMA_TABLE_BITS-1:0] gamma_table_addr = slv_reg_wren ? axi_awaddr[ADDR_LSB+:GAMMA_TABLE_BITS] : axi_araddr[ADDR_LSB+:GAMMA_TABLE_BITS];
	wire [GAMMA_TABLE_BITS-1:0] gamma_table_wdata = S_AXI_WDATA[GAMMA_TABLE_BITS-1:0];
	wire [GAMMA_TABLE_BITS-1:0] gamma_table_rdata;

	//link AE/AWB hist ram to S_AXI_RDATA
	always @ (*) begin
		case (axi_araddr_area_id[AREA_ID_BITS-1:2])
			0 : S_AXI_RDATA = axi_rdata;
			1 : S_AXI_RDATA = FEATURE_FULL ? stat_ae_hist_data : 0;
			2 : S_AXI_RDATA = FEATURE_FULL ? stat_awb_hist_data : 0;
			3 : S_AXI_RDATA = gamma_table_rdata;
			default: S_AXI_RDATA = 0;
		endcase
	end

	always @ (posedge pclk) begin
		s_module_reset <= module_reset;
		if (cfg_sync) begin
			s_dpc_en <= dpc_en;
			s_blc_en <= blc_en;
			s_bnr_en <= bnr_en;
			s_dgain_en <= dgain_en;
			s_demosic_en <= demosic_en;
			s_wb_en <= wb_en;
			s_ccm_en <= ccm_en;
			s_csc_en <= csc_en;
			s_gamma_en <= gamma_en;
			s_2dnr_en <= nr2d_en;
			s_ee_en <= ee_en;
			s_stat_ae_en <= stat_ae_en;
			s_stat_awb_en <= stat_awb_en;
			s_dpc_threshold <= dpc_threshold;
			s_blc_r <= blc_r;
			s_blc_gr <= blc_gr;
			s_blc_gb <= blc_gb;
			s_blc_b <= blc_b;
			s_nr_level <= nr_level;
			s_dgain_gain <= dgain_gain;
			s_dgain_offset <= dgain_offset;
			s_wb_rgain <= wb_rgain;
			s_wb_ggain <= wb_ggain;
			s_wb_bgain <= wb_bgain;
			s_ccm_rr <= ccm_rr;
			s_ccm_rg <= ccm_rg;
			s_ccm_rb <= ccm_rb;
			s_ccm_gr <= ccm_gr;
			s_ccm_gg <= ccm_gg;
			s_ccm_gb <= ccm_gb;
			s_ccm_br <= ccm_br;
			s_ccm_bg <= ccm_bg;
			s_ccm_bb <= ccm_bb;
			s_nr2d_space_kernel  <= nr2d_space_kernel;
			s_nr2d_color_curve_x <= nr2d_color_curve_x;
			s_nr2d_color_curve_y <= nr2d_color_curve_y;
			s_stat_ae_rect_x <= stat_ae_rect_x;
			s_stat_ae_rect_y <= stat_ae_rect_y;
			s_stat_ae_rect_w <= stat_ae_rect_w;
			s_stat_ae_rect_h <= stat_ae_rect_h;
			s_stat_awb_min <= stat_awb_min;
			s_stat_awb_max <= stat_awb_max;
		end
		else begin
			s_dpc_en <= s_dpc_en;
			s_blc_en <= s_blc_en;
			s_bnr_en <= s_bnr_en;
			s_dgain_en <= s_dgain_en;
			s_demosic_en <= s_demosic_en;
			s_wb_en <= s_wb_en;
			s_ccm_en <= s_ccm_en;
			s_csc_en <= s_csc_en;
			s_gamma_en <= s_gamma_en;
			s_2dnr_en <= s_2dnr_en;
			s_ee_en <= s_ee_en;
			s_stat_ae_en <= s_stat_ae_en;
			s_stat_awb_en <= s_stat_awb_en;
			s_dpc_threshold <= s_dpc_threshold;
			s_blc_b <= s_blc_b;
			s_blc_gb <= s_blc_gb;
			s_blc_gr <= s_blc_gr;
			s_blc_r <= s_blc_r;
			s_nr_level <= s_nr_level;
			s_dgain_gain <= s_dgain_gain;
			s_dgain_offset <= s_dgain_offset;
			s_wb_rgain <= s_wb_rgain;
			s_wb_ggain <= s_wb_ggain;
			s_wb_bgain <= s_wb_bgain;
			s_ccm_rr <= s_ccm_rr;
			s_ccm_rg <= s_ccm_rg;
			s_ccm_rb <= s_ccm_rb;
			s_ccm_gr <= s_ccm_gr;
			s_ccm_gg <= s_ccm_gg;
			s_ccm_gb <= s_ccm_gb;
			s_ccm_br <= s_ccm_br;
			s_ccm_bg <= s_ccm_bg;
			s_ccm_bb <= s_ccm_bb;
			s_nr2d_space_kernel  <= s_nr2d_space_kernel;
			s_nr2d_color_curve_x <= s_nr2d_color_curve_x;
			s_nr2d_color_curve_y <= s_nr2d_color_curve_y;
			s_stat_ae_rect_x <= s_stat_ae_rect_x;
			s_stat_ae_rect_y <= s_stat_ae_rect_y;
			s_stat_ae_rect_w <= s_stat_ae_rect_w;
			s_stat_ae_rect_h <= s_stat_ae_rect_h;
			s_stat_awb_min <= s_stat_awb_min;
			s_stat_awb_max <= s_stat_awb_max;
		end
	end

	wire [BITS-1:0] out_y, out_u, out_v;
	assign out_yuv = {out_v[BITS-1:EXT_BITS], out_u[BITS-1:EXT_BITS], out_y[BITS-1:EXT_BITS]};
	isp_top #(.BITS(BITS),
			.WIDTH(WIDTH),
			.HEIGHT(HEIGHT),
			.BAYER(BAYER),
			.GAMMA_TABLE_BITS(GAMMA_TABLE_BITS),
			.NR2D_WEIGHT_BITS(NR2D_WEIGHT_BITS),
			.STAT_OUT_BITS(STAT_OUT_BITS),
			.STAT_HIST_BITS(STAT_HIST_BITS) )
		isp_top_i0 (
			.pclk(pclk),
			.rst_n(reset_n),
		
			.in_href(in_href),
			.in_vsync(in_vsync),
			.in_raw((EXT_BITS > 0) ? {in_raw, in_raw[EXT_BITS-1:0]} : in_raw),
		
			.out_href(out_href),
			.out_vsync(out_vsync),
			.out_y(out_y),
			.out_u(out_u),
			.out_v(out_v),

			.dpc_en(s_dpc_en), 
			.blc_en(s_blc_en), 
			.bnr_en(s_bnr_en),
			.dgain_en(s_dgain_en),
			.demosic_en(s_demosic_en),
			.wb_en(s_wb_en),
			.ccm_en(s_ccm_en),
			.csc_en(s_csc_en),
			.gamma_en(s_gamma_en),
			.nr2d_en(s_2dnr_en&FEATURE_FULL[0]),
			.ee_en(s_ee_en),
			.stat_ae_en(s_stat_ae_en),
			.stat_awb_en(s_stat_awb_en),

			.dpc_threshold(s_dpc_threshold),
			.blc_r(s_blc_r), .blc_gr(s_blc_gr), .blc_gb(s_blc_gb), .blc_b(s_blc_b),
			.nr_level(s_nr_level),
			.dgain_gain(s_dgain_gain), .dgain_offset(s_dgain_offset),
			.wb_rgain(s_wb_rgain), .wb_ggain(s_wb_ggain), .wb_bgain(s_wb_bgain),
			.ccm_rr(s_ccm_rr), .ccm_rg(s_ccm_rg), .ccm_rb(s_ccm_rb),
			.ccm_gr(s_ccm_gr), .ccm_gg(s_ccm_gg), .ccm_gb(s_ccm_gb),
			.ccm_br(s_ccm_br), .ccm_bg(s_ccm_bg), .ccm_bb(s_ccm_bb),

			.gamma_table_clk(gamma_table_clk),
			.gamma_table_wen(gamma_table_wen),
			.gamma_table_ren(gamma_table_ren),
			.gamma_table_addr(gamma_table_addr),
			.gamma_table_wdata(gamma_table_wdata),
			.gamma_table_rdata(gamma_table_rdata),

			.nr2d_space_kernel(s_nr2d_space_kernel),
			.nr2d_color_curve_x(s_nr2d_color_curve_x),
			.nr2d_color_curve_y(s_nr2d_color_curve_y),

			.stat_ae_rect_x(s_stat_ae_rect_x), .stat_ae_rect_y(s_stat_ae_rect_y), .stat_ae_rect_w(s_stat_ae_rect_w), .stat_ae_rect_h(s_stat_ae_rect_h),
			.stat_ae_done(stat_ae_done),
			.stat_ae_pix_cnt(stat_ae_pix_cnt), .stat_ae_sum(stat_ae_sum),
			.stat_ae_hist_clk(stat_ae_hist_clk),
			.stat_ae_hist_out(stat_ae_hist_out),
			.stat_ae_hist_addr(stat_ae_hist_addr),
			.stat_ae_hist_data(stat_ae_hist_data),

			.stat_awb_min(s_stat_awb_min), .stat_awb_max(s_stat_awb_max),
			.stat_awb_done(stat_awb_done),
			.stat_awb_pix_cnt(stat_awb_pix_cnt), .stat_awb_sum_r(stat_awb_sum_r), .stat_awb_sum_g(stat_awb_sum_g), .stat_awb_sum_b(stat_awb_sum_b),
			.stat_awb_hist_clk(stat_awb_hist_clk),
			.stat_awb_hist_out(stat_awb_hist_out),
			.stat_awb_hist_addr(stat_awb_hist_addr),
			.stat_awb_hist_data(stat_awb_hist_data)
		);
	// User logic ends

	endmodule
