# PIPELINE-PROCESSOR-DESIGN

*COMPANY*: CODETECH IT SOLUTIONS

*NAME*: MUSKAN

*INTERN-ID*:CT04DH681

*DOMAIN*: VLSI

*DURATION*: 4WEEKS

*MENTOR*: NEELA SANTOSH

*OUTPUT*:
<img width="962" height="759" alt="Image" src="https://github.com/user-attachments/assets/84d4856b-985b-4b3d-9b8b-ad5fbc9f2cf5" />

*DESCRIPTION*: MY INTERNSHIP LAST TASK IS PIPELINE PROCESSOR DESIGN .I DID IT ON THE SAME PLATFORM WHICH I USED FOR MY OTHER TASKS TO COMPLETE THAT IS EDAPLAYGROUND .THE PIPELINE PROCESSOR DESIGN INVOLVES BREAKING DOWN INSTRUCTIONS PROCESSING IT INTO STAGES LIKE INSTRUCTIONS ,FETCH ,DECODE,EXECUTE MEMORY ACCESS WRITE-BACK AND OVERLAPING THE EXECUTION OF MULTIPLE INSTRUCTIONS TO IMPROVE PERFORMANCE.
