Flow report for Master
Mon May 25 18:11:18 2020
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Flow Summary                                                                       ;
+------------------------------------+-----------------------------------------------+
; Flow Status                        ; Successful - Mon May 25 18:11:18 2020         ;
; Quartus II Version                 ; 11.0 Build 208 07/03/2011 SP 1 SJ Web Edition ;
; Revision Name                      ; Master                                        ;
; Top-level Entity Name              ; Master                                        ;
; Family                             ; Cyclone IV E                                  ;
; Device                             ; EP4CE55F29C8L                                 ;
; Timing Models                      ; Final                                         ;
; Total logic elements               ; 147 / 55,856 ( < 1 % )                        ;
;     Total combinational functions  ; 145 / 55,856 ( < 1 % )                        ;
;     Dedicated logic registers      ; 64 / 55,856 ( < 1 % )                         ;
; Total registers                    ; 64                                            ;
; Total pins                         ; 56 / 375 ( 15 % )                             ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0 / 2,396,160 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 308 ( 0 % )                               ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                 ;
+------------------------------------+-----------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/25/2020 18:11:04 ;
; Main task         ; Compilation         ;
; Revision Name     ; Master              ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                  ;
+-------------------------------------+------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                        ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 929340687828.159042306303472 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                  ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)    ; <None>        ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                           ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                            ; --            ; --          ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.0V                         ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                     ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING        ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                       ; --            ; --          ; Top            ;
+-------------------------------------+------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:02     ; 1.0                     ; 278 MB              ; 00:00:01                           ;
; Fitter                    ; 00:00:07     ; 1.0                     ; 417 MB              ; 00:00:07                           ;
; Assembler                 ; 00:00:03     ; 1.0                     ; 370 MB              ; 00:00:03                           ;
; TimeQuest Timing Analyzer ; 00:00:03     ; 1.0                     ; 320 MB              ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 245 MB              ; 00:00:01                           ;
; Total                     ; 00:00:16     ; --                      ; --                  ; 00:00:15                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; MSI              ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; MSI              ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; MSI              ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; MSI              ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; MSI              ; Windows 7 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Master -c Master
quartus_fit --read_settings_files=off --write_settings_files=off Master -c Master
quartus_asm --read_settings_files=off --write_settings_files=off Master -c Master
quartus_sta Master -c Master
quartus_eda --read_settings_files=off --write_settings_files=off Master -c Master



