// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module IF(	// src/main/scala/stages/IF.scala:30:7
  input         clk,	// src/main/scala/stages/IF.scala:30:7
                resetn,	// src/main/scala/stages/IF.scala:30:7
  input  [31:0] inst_sram_rdata,	// src/main/scala/stages/IF.scala:31:16
  input  [32:0] br_bus,	// src/main/scala/stages/IF.scala:31:16
  output        fs_to_ds_valid,	// src/main/scala/stages/IF.scala:31:16
  output [63:0] fs_to_ds_bus,	// src/main/scala/stages/IF.scala:31:16
  output [31:0] inst_sram_addr	// src/main/scala/stages/IF.scala:31:16
);

  reg         fs_valid;	// src/main/scala/stages/IF.scala:35:27
  reg  [31:0] fs_pc;	// src/main/scala/stages/IF.scala:44:24
  wire [31:0] _next_pc_T = fs_pc + 32'h4;	// src/main/scala/stages/IF.scala:44:24, :47:50
  always @(posedge clk) begin	// src/main/scala/stages/IF.scala:30:7
    if (resetn) begin	// src/main/scala/stages/IF.scala:30:7
      fs_valid <= 1'h0;	// src/main/scala/stages/IF.scala:30:7, :35:27
      fs_pc <= 32'h1BFFFFFC;	// src/main/scala/stages/IF.scala:44:24
    end
    else begin	// src/main/scala/stages/IF.scala:30:7
      fs_valid <= 1'h1;	// src/main/scala/stages/IF.scala:30:7, :35:27
      if (br_bus[32])	// src/main/scala/stages/IF.scala:45:29
        fs_pc <= br_bus[31:0];	// src/main/scala/stages/IF.scala:44:24, :46:30
      else	// src/main/scala/stages/IF.scala:45:29
        fs_pc <= _next_pc_T;	// src/main/scala/stages/IF.scala:44:24, :47:50
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/stages/IF.scala:30:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/stages/IF.scala:30:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/stages/IF.scala:30:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/stages/IF.scala:30:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/stages/IF.scala:30:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/stages/IF.scala:30:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/stages/IF.scala:30:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/stages/IF.scala:30:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/stages/IF.scala:30:7
        end	// src/main/scala/stages/IF.scala:30:7
        fs_valid = _RANDOM[1'h0][0];	// src/main/scala/stages/IF.scala:30:7, :35:27
        fs_pc = {_RANDOM[1'h0][31:1], _RANDOM[1'h1][0]};	// src/main/scala/stages/IF.scala:30:7, :35:27, :44:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/stages/IF.scala:30:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/stages/IF.scala:30:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign fs_to_ds_valid = fs_valid;	// src/main/scala/stages/IF.scala:30:7, :35:27
  assign fs_to_ds_bus = {inst_sram_rdata, fs_pc};	// src/main/scala/stages/IF.scala:30:7, :44:24, :53:27
  assign inst_sram_addr = br_bus[32] ? br_bus[31:0] : _next_pc_T;	// src/main/scala/stages/IF.scala:30:7, :45:29, :46:30, :47:{22,50}
endmodule

module REG(	// src/main/scala/stages/REG.scala:18:7
  input         clk,	// src/main/scala/stages/REG.scala:18:7
                resetn,	// src/main/scala/stages/REG.scala:18:7
  input  [4:0]  raddr1,	// src/main/scala/stages/REG.scala:19:16
                raddr2,	// src/main/scala/stages/REG.scala:19:16
  output [31:0] rdata1,	// src/main/scala/stages/REG.scala:19:16
                rdata2,	// src/main/scala/stages/REG.scala:19:16
  input         we,	// src/main/scala/stages/REG.scala:19:16
  input  [4:0]  waddr,	// src/main/scala/stages/REG.scala:19:16
  input  [31:0] wdata	// src/main/scala/stages/REG.scala:19:16
);

  reg  [31:0]       rf_0;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_1;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_2;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_3;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_4;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_5;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_6;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_7;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_8;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_9;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_10;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_11;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_12;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_13;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_14;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_15;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_16;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_17;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_18;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_19;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_20;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_21;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_22;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_23;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_24;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_25;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_26;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_27;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_28;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_29;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_30;	// src/main/scala/stages/REG.scala:21:21
  reg  [31:0]       rf_31;	// src/main/scala/stages/REG.scala:21:21
  wire [31:0][31:0] _GEN =
    {{rf_31},
     {rf_30},
     {rf_29},
     {rf_28},
     {rf_27},
     {rf_26},
     {rf_25},
     {rf_24},
     {rf_23},
     {rf_22},
     {rf_21},
     {rf_20},
     {rf_19},
     {rf_18},
     {rf_17},
     {rf_16},
     {rf_15},
     {rf_14},
     {rf_13},
     {rf_12},
     {rf_11},
     {rf_10},
     {rf_9},
     {rf_8},
     {rf_7},
     {rf_6},
     {rf_5},
     {rf_4},
     {rf_3},
     {rf_2},
     {rf_1},
     {rf_0}};	// src/main/scala/stages/REG.scala:21:21, :27:21
  always @(posedge clk) begin	// src/main/scala/stages/REG.scala:18:7
    if (resetn) begin	// src/main/scala/stages/REG.scala:18:7
      rf_0 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_1 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_2 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_3 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_4 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_5 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_6 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_7 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_8 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_9 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_10 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_11 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_12 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_13 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_14 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_15 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_16 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_17 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_18 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_19 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_20 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_21 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_22 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_23 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_24 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_25 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_26 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_27 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_28 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_29 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_30 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
      rf_31 <= 32'h0;	// src/main/scala/stages/REG.scala:21:{21,29}
    end
    else begin	// src/main/scala/stages/REG.scala:18:7
      automatic logic _GEN_0 = we & (|waddr);	// src/main/scala/stages/REG.scala:23:{16,28}
      if (_GEN_0 & ~(|waddr))	// src/main/scala/stages/REG.scala:21:21, :23:{16,28,37}, :24:22
        rf_0 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'h1)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_1 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'h2)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_2 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'h3)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_3 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'h4)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_4 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'h5)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_5 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'h6)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_6 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'h7)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_7 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'h8)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_8 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'h9)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_9 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'hA)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_10 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'hB)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_11 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'hC)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_12 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'hD)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_13 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'hE)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_14 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'hF)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_15 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'h10)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_16 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'h11)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_17 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'h12)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_18 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'h13)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_19 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'h14)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_20 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'h15)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_21 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'h16)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_22 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'h17)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_23 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'h18)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_24 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'h19)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_25 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'h1A)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_26 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'h1B)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_27 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'h1C)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_28 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'h1D)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_29 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & waddr == 5'h1E)	// src/main/scala/stages/REG.scala:18:7, :21:21, :23:{16,37}, :24:22
        rf_30 <= wdata;	// src/main/scala/stages/REG.scala:21:21
      if (_GEN_0 & (&waddr))	// src/main/scala/stages/REG.scala:21:21, :23:{16,37}, :24:22
        rf_31 <= wdata;	// src/main/scala/stages/REG.scala:21:21
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/stages/REG.scala:18:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/stages/REG.scala:18:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/stages/REG.scala:18:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/stages/REG.scala:18:7
      automatic logic [31:0] _RANDOM[0:31];	// src/main/scala/stages/REG.scala:18:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/stages/REG.scala:18:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/stages/REG.scala:18:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/stages/REG.scala:18:7
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM[i[4:0]] = `RANDOM;	// src/main/scala/stages/REG.scala:18:7
        end	// src/main/scala/stages/REG.scala:18:7
        rf_0 = _RANDOM[5'h0];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_1 = _RANDOM[5'h1];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_2 = _RANDOM[5'h2];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_3 = _RANDOM[5'h3];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_4 = _RANDOM[5'h4];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_5 = _RANDOM[5'h5];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_6 = _RANDOM[5'h6];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_7 = _RANDOM[5'h7];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_8 = _RANDOM[5'h8];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_9 = _RANDOM[5'h9];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_10 = _RANDOM[5'hA];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_11 = _RANDOM[5'hB];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_12 = _RANDOM[5'hC];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_13 = _RANDOM[5'hD];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_14 = _RANDOM[5'hE];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_15 = _RANDOM[5'hF];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_16 = _RANDOM[5'h10];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_17 = _RANDOM[5'h11];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_18 = _RANDOM[5'h12];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_19 = _RANDOM[5'h13];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_20 = _RANDOM[5'h14];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_21 = _RANDOM[5'h15];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_22 = _RANDOM[5'h16];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_23 = _RANDOM[5'h17];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_24 = _RANDOM[5'h18];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_25 = _RANDOM[5'h19];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_26 = _RANDOM[5'h1A];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_27 = _RANDOM[5'h1B];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_28 = _RANDOM[5'h1C];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_29 = _RANDOM[5'h1D];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_30 = _RANDOM[5'h1E];	// src/main/scala/stages/REG.scala:18:7, :21:21
        rf_31 = _RANDOM[5'h1F];	// src/main/scala/stages/REG.scala:18:7, :21:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/stages/REG.scala:18:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/stages/REG.scala:18:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign rdata1 = raddr1 == 5'h0 ? 32'h0 : _GEN[raddr1];	// src/main/scala/stages/REG.scala:18:7, :21:29, :27:{21,32}
  assign rdata2 = raddr2 == 5'h0 ? 32'h0 : _GEN[raddr2];	// src/main/scala/stages/REG.scala:18:7, :21:29, :27:21, :28:{21,32}
endmodule

module ID(	// src/main/scala/stages/ID.scala:146:7
  input          clk,	// src/main/scala/stages/ID.scala:146:7
                 resetn,	// src/main/scala/stages/ID.scala:146:7
                 fs_to_ds_valid,	// src/main/scala/stages/ID.scala:147:16
  input  [63:0]  fs_to_ds_bus,	// src/main/scala/stages/ID.scala:147:16
  input  [37:0]  ws_to_rf_bus,	// src/main/scala/stages/ID.scala:147:16
  output         ds_to_es_valid,	// src/main/scala/stages/ID.scala:147:16
  output [145:0] ds_to_es_bus,	// src/main/scala/stages/ID.scala:147:16
  output [32:0]  br_bus	// src/main/scala/stages/ID.scala:147:16
);

  wire [31:0] _u_regfile_rdata1;	// src/main/scala/stages/ID.scala:234:27
  wire [31:0] _u_regfile_rdata2;	// src/main/scala/stages/ID.scala:234:27
  reg  [63:0] fs_to_ds_bus_r;	// src/main/scala/stages/ID.scala:150:33
  reg         ds_valid;	// src/main/scala/stages/ID.scala:151:27
  wire        _GEN = fs_to_ds_bus_r[63:47] == 17'h20;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/stages/ID.scala:150:33, :163:33
  wire        _GEN_0 = fs_to_ds_bus_r[63:47] == 17'h22;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/stages/ID.scala:150:33, :163:33
  wire        _GEN_1 = fs_to_ds_bus_r[63:47] == 17'h24;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/stages/ID.scala:150:33, :163:33
  wire        _GEN_2 = fs_to_ds_bus_r[63:47] == 17'h25;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/stages/ID.scala:150:33, :163:33
  wire        _GEN_3 = fs_to_ds_bus_r[63:47] == 17'h28;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/stages/ID.scala:150:33, :163:33
  wire        _GEN_4 = fs_to_ds_bus_r[63:47] == 17'h29;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/stages/ID.scala:150:33, :163:33
  wire        _GEN_5 = fs_to_ds_bus_r[63:47] == 17'h2A;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/stages/ID.scala:150:33, :163:33
  wire        _GEN_6 = fs_to_ds_bus_r[63:54] == 10'hE;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/stages/ID.scala:150:33, :163:33
  wire        _GEN_7 = fs_to_ds_bus_r[63:47] == 17'h2B;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/stages/ID.scala:150:33, :163:33
  wire        _GEN_8 = fs_to_ds_bus_r[63:47] == 17'h81;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/stages/ID.scala:150:33, :163:33
  wire        _GEN_9 = fs_to_ds_bus_r[63:47] == 17'h89;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/stages/ID.scala:150:33, :163:33
  wire        _GEN_10 = fs_to_ds_bus_r[63:47] == 17'h91;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/stages/ID.scala:150:33, :163:33
  wire        _GEN_11 = fs_to_ds_bus_r[63:54] == 10'hA;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/stages/ID.scala:150:33, :163:33
  wire        _GEN_12 = fs_to_ds_bus_r[63:54] == 10'hA2;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/stages/ID.scala:150:33, :163:33
  wire        _GEN_13 = fs_to_ds_bus_r[63:54] == 10'hA6;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/stages/ID.scala:150:33, :163:33
  wire        _GEN_14 = fs_to_ds_bus_r[63:58] == 6'hD;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/stages/ID.scala:150:33, :163:33
  wire        _GEN_15 = fs_to_ds_bus_r[63:58] == 6'hE;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/stages/ID.scala:150:33, :163:33
  wire        _GEN_16 = fs_to_ds_bus_r[63:58] == 6'hF;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/stages/ID.scala:150:33, :163:33
  wire        _GEN_17 = fs_to_ds_bus_r[63:58] == 6'h10;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/stages/ID.scala:150:33, :163:33
  wire        _GEN_18 = fs_to_ds_bus_r[63:58] == 6'h11;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/stages/ID.scala:150:33, :163:33
  wire        _GEN_19 = fs_to_ds_bus_r[63:57] == 7'hA;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/stages/ID.scala:150:33, :163:33
  wire        _GEN_20 = {fs_to_ds_bus_r[63:56], fs_to_ds_bus_r[41:37]} == 13'h81;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/stages/ID.scala:150:33
  wire        _GEN_21 = _GEN_17 | _GEN_18;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_22 = _GEN_15 | _GEN_16;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_23 = _GEN_11 | _GEN_12 | _GEN_13;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_24 = _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire [4:0]  instType =
    _GEN_24
      ? 5'h3
      : _GEN_6
          ? 5'h1
          : _GEN_7
              ? 5'h3
              : _GEN_8 | _GEN_9 | _GEN_10
                  ? 5'h9
                  : _GEN_23
                      ? 5'h1
                      : _GEN_14
                          ? 5'h6
                          : _GEN_22
                              ? 5'h8
                              : _GEN_21 ? 5'h6 : _GEN_19 ? 5'h7 : _GEN_20 ? 5'h11 : 5'hF;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_25 = _GEN_8 | _GEN_9 | _GEN_10 | _GEN_23;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire [1:0]  src2Type =
    _GEN_24
      ? 2'h0
      : _GEN_6
          ? 2'h1
          : _GEN_7
              ? 2'h0
              : _GEN_25
                  ? 2'h1
                  : _GEN_14
                      ? 2'h2
                      : _GEN_15
                          ? 2'h0
                          : _GEN_16 ? 2'h2 : {1'h0, ~_GEN_21 & (_GEN_19 | _GEN_20)};	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/stages/ID.scala:146:7, :151:27
  wire        src2_is_4 = src2Type == 2'h2;	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/stages/ID.scala:146:7, :213:30
  wire        rj_eq_rd = _u_regfile_rdata1 == _u_regfile_rdata2;	// src/main/scala/stages/ID.scala:234:27, :245:30
  always @(posedge clk) begin	// src/main/scala/stages/ID.scala:146:7
    if (resetn) begin	// src/main/scala/stages/ID.scala:146:7
      fs_to_ds_bus_r <= 64'h0;	// src/main/scala/stages/ID.scala:150:33
      ds_valid <= 1'h0;	// src/main/scala/stages/ID.scala:151:27
    end
    else begin	// src/main/scala/stages/ID.scala:146:7
      if (fs_to_ds_valid)	// src/main/scala/stages/ID.scala:147:16
        fs_to_ds_bus_r <= fs_to_ds_bus;	// src/main/scala/stages/ID.scala:150:33
      ds_valid <= fs_to_ds_valid;	// src/main/scala/stages/ID.scala:151:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/stages/ID.scala:146:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/stages/ID.scala:146:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/stages/ID.scala:146:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/stages/ID.scala:146:7
      automatic logic [31:0] _RANDOM[0:2];	// src/main/scala/stages/ID.scala:146:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/stages/ID.scala:146:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/stages/ID.scala:146:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/stages/ID.scala:146:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/stages/ID.scala:146:7
        end	// src/main/scala/stages/ID.scala:146:7
        fs_to_ds_bus_r = {_RANDOM[2'h0], _RANDOM[2'h1]};	// src/main/scala/stages/ID.scala:146:7, :150:33
        ds_valid = _RANDOM[2'h2][0];	// src/main/scala/stages/ID.scala:146:7, :151:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/stages/ID.scala:146:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/stages/ID.scala:146:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  REG u_regfile (	// src/main/scala/stages/ID.scala:234:27
    .clk     (clk),
    .resetn     (resetn),
    .raddr1 (fs_to_ds_bus_r[41:37]),	// src/main/scala/stages/ID.scala:150:33, :163:33, :169:23
    .raddr2
      (~(_GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7
         | _GEN_8 | _GEN_9 | _GEN_10 | _GEN_11 | _GEN_12)
       & (_GEN_13 | ~(_GEN_14 | _GEN_22) & (_GEN_17 | _GEN_18))
         ? fs_to_ds_bus_r[36:32]
         : fs_to_ds_bus_r[46:42]),	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/stages/ID.scala:150:33, :163:33, :168:23, :170:23, :226:24
    .rdata1 (_u_regfile_rdata1),
    .rdata2 (_u_regfile_rdata2),
    .we     (ws_to_rf_bus[37]),	// src/main/scala/stages/ID.scala:229:32
    .waddr  (ws_to_rf_bus[36:32]),	// src/main/scala/stages/ID.scala:230:35
    .wdata  (ws_to_rf_bus[31:0])	// src/main/scala/stages/ID.scala:231:35
  );
  assign ds_to_es_valid = ds_valid;	// src/main/scala/stages/ID.scala:146:7, :151:27
  assign ds_to_es_bus =
    {_GEN
       ? 6'h20
       : _GEN_0
           ? 6'h21
           : _GEN_1
               ? 6'h22
               : _GEN_2
                   ? 6'h23
                   : _GEN_3
                       ? 6'h25
                       : _GEN_4
                           ? 6'h24
                           : _GEN_5 | _GEN_6
                               ? 6'h26
                               : _GEN_7
                                   ? 6'h27
                                   : _GEN_8
                                       ? 6'h28
                                       : _GEN_9
                                           ? 6'h29
                                           : _GEN_10
                                               ? 6'h2A
                                               : _GEN_11 | _GEN_12 | _GEN_13 | _GEN_14
                                                   ? 6'h20
                                                   : _GEN_15
                                                       ? 6'h0
                                                       : _GEN_16
                                                           ? 6'h20
                                                           : _GEN_21
                                                               ? 6'h0
                                                               : _GEN_19
                                                                   ? 6'h2B
                                                                   : _GEN_20
                                                                       ? 6'h1
                                                                       : 6'h20,
     1'h0,
     ~(_GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7
       | _GEN_25) & (_GEN_14 | ~_GEN_15 & _GEN_16),
     src2_is_4 | src2Type == 2'h1,
     src2_is_4,
     fs_to_ds_bus_r[63:54] != 10'hA6 & fs_to_ds_bus_r[63:58] != 6'h10
       & fs_to_ds_bus_r[63:58] != 6'h11 & fs_to_ds_bus_r[63:58] != 6'hE,
     fs_to_ds_bus_r[63:54] == 10'hA6,
     fs_to_ds_bus_r[63:58] == 6'hF ? 5'h1 : fs_to_ds_bus_r[36:32],
     instType == 5'h9
       ? {27'h0, fs_to_ds_bus_r[46:42]}
       : instType == 5'h7
           ? {fs_to_ds_bus_r[56:37], 12'h0}
           : instType == 5'h1 ? {{20{fs_to_ds_bus_r[53]}}, fs_to_ds_bus_r[53:42]} : 32'h4,
     _u_regfile_rdata1,
     _u_regfile_rdata2,
     fs_to_ds_bus_r[31:0],
     fs_to_ds_bus_r[63:54] == 10'hA2};	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/config/Configs.scala:14:{28,43}, :15:16, :59:32, src/main/scala/stages/ID.scala:146:7, :150:33, :151:27, :163:33, :165:31, :168:23, :170:23, :171:23, :172:23, :182:{25,35}, :213:30, :214:{33,44}, :216:33, :217:33, :218:33, :219:33, :220:{33,54}, :221:33, :222:33, :223:27, :234:27, :263:27
  assign br_bus =
    {(fs_to_ds_bus_r[63:58] == 6'h10 & rj_eq_rd | fs_to_ds_bus_r[63:58] == 6'h11
      & ~rj_eq_rd | fs_to_ds_bus_r[63:58] == 6'hD | fs_to_ds_bus_r[63:58] == 6'hF
      | fs_to_ds_bus_r[63:58] == 6'hE) & ds_valid,
     fs_to_ds_bus_r[63:58] == 6'h10 | fs_to_ds_bus_r[63:58] == 6'h11
     | fs_to_ds_bus_r[63:58] == 6'hE | fs_to_ds_bus_r[63:58] == 6'hF
       ? fs_to_ds_bus_r[31:0]
         + {instType == 5'h8
              ? {{4{fs_to_ds_bus_r[41]}}, fs_to_ds_bus_r[41:32]}
              : {14{fs_to_ds_bus_r[57]}},
            fs_to_ds_bus_r[57:42],
            2'h0}
       : _u_regfile_rdata1 + {{14{fs_to_ds_bus_r[57]}}, fs_to_ds_bus_r[57:42], 2'h0}};	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/config/Configs.scala:14:{28,43}, :15:16, src/main/scala/stages/ID.scala:146:7, :150:33, :151:27, :163:33, :165:31, :173:23, :174:27, :187:{22,32}, :234:27, :245:30, :246:{29,50}, :247:{29,50,53}, :248:29, :249:29, :250:{18,29,49}, :252:{24,34}, :253:34, :254:34, :255:{23,34}, :256:32, :257:35, :259:21
endmodule

module ALU(	// src/main/scala/stages/ALU.scala:31:7
  input  [5:0]  alu_op,	// src/main/scala/stages/ALU.scala:32:16
  input  [31:0] alu_src1,	// src/main/scala/stages/ALU.scala:32:16
                alu_src2,	// src/main/scala/stages/ALU.scala:32:16
  output [31:0] alu_result	// src/main/scala/stages/ALU.scala:32:16
);

  wire [31:0] _alu_result_T_13 = alu_src1 | alu_src2;	// src/main/scala/stages/ALU.scala:40:45
  wire [62:0] _alu_result_T_16 = {31'h0, alu_src1} << alu_src2[4:0];	// src/main/scala/stages/ALU.scala:43:{43,58}
  wire [63:0] _alu_result_T_23 =
    {{32{alu_src1[31]}}, alu_src1} >> alu_src2[4:0];	// src/main/scala/stages/ALU.scala:43:58, :45:{34,39,55,75}
  assign alu_result =
    alu_op == 6'h2B
      ? alu_src2
      : alu_op == 6'h2A
          ? _alu_result_T_23[31:0]
          : alu_op == 6'h29
              ? alu_src1 >> alu_src2[4:0]
              : alu_op == 6'h28
                  ? _alu_result_T_16[31:0]
                  : alu_op == 6'h27
                      ? alu_src1 ^ alu_src2
                      : alu_op == 6'h26
                          ? _alu_result_T_13
                          : alu_op == 6'h25
                              ? ~_alu_result_T_13
                              : alu_op == 6'h24
                                  ? alu_src1 & alu_src2
                                  : alu_op == 6'h23
                                      ? {31'h0, alu_src1 < alu_src2}
                                      : alu_op == 6'h22
                                          ? {31'h0,
                                             $signed(alu_src1) < $signed(alu_src2)}
                                          : alu_op == 6'h21
                                              ? alu_src1 - alu_src2
                                              : alu_op == 6'h20
                                                  ? alu_src1 + alu_src2
                                                  : 32'h0;	// src/main/scala/config/Configs.scala:59:32, src/main/scala/stages/ALU.scala:31:7, :35:43, :36:43, :37:54, :38:47, :39:43, :40:{31,45}, :42:43, :43:{43,58}, :44:43, :45:{39,75,98}
endmodule

module IE(	// src/main/scala/stages/IE.scala:29:7
  input          clk,	// src/main/scala/stages/IE.scala:29:7
                 resetn,	// src/main/scala/stages/IE.scala:29:7
                 ds_to_es_valid,	// src/main/scala/stages/IE.scala:30:16
  input  [145:0] ds_to_es_bus,	// src/main/scala/stages/IE.scala:30:16
  output         es_to_ms_valid,	// src/main/scala/stages/IE.scala:30:16
  output [70:0]  es_to_ms_bus,	// src/main/scala/stages/IE.scala:30:16
  output [3:0]   data_sram_we,	// src/main/scala/stages/IE.scala:30:16
  output [31:0]  data_sram_addr,	// src/main/scala/stages/IE.scala:30:16
                 data_sram_wdata	// src/main/scala/stages/IE.scala:30:16
);

  wire [31:0]  _alu_alu_result;	// src/main/scala/stages/IE.scala:63:21
  reg  [145:0] ds_to_es_bus_r;	// src/main/scala/stages/IE.scala:33:33
  reg          es_valid;	// src/main/scala/stages/IE.scala:34:27
  always @(posedge clk) begin	// src/main/scala/stages/IE.scala:29:7
    if (resetn) begin	// src/main/scala/stages/IE.scala:29:7
      ds_to_es_bus_r <= 146'h0;	// src/main/scala/stages/IE.scala:33:33
      es_valid <= 1'h0;	// src/main/scala/stages/IE.scala:34:27
    end
    else begin	// src/main/scala/stages/IE.scala:29:7
      if (ds_to_es_valid)	// src/main/scala/stages/IE.scala:30:16
        ds_to_es_bus_r <= ds_to_es_bus;	// src/main/scala/stages/IE.scala:33:33
      es_valid <= ds_to_es_valid;	// src/main/scala/stages/IE.scala:34:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/stages/IE.scala:29:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/stages/IE.scala:29:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/stages/IE.scala:29:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/stages/IE.scala:29:7
      automatic logic [31:0] _RANDOM[0:4];	// src/main/scala/stages/IE.scala:29:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/stages/IE.scala:29:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/stages/IE.scala:29:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/stages/IE.scala:29:7
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/stages/IE.scala:29:7
        end	// src/main/scala/stages/IE.scala:29:7
        ds_to_es_bus_r =
          {_RANDOM[3'h0],
           _RANDOM[3'h1],
           _RANDOM[3'h2],
           _RANDOM[3'h3],
           _RANDOM[3'h4][17:0]};	// src/main/scala/stages/IE.scala:29:7, :33:33
        es_valid = _RANDOM[3'h4][18];	// src/main/scala/stages/IE.scala:29:7, :33:33, :34:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/stages/IE.scala:29:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/stages/IE.scala:29:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ALU alu (	// src/main/scala/stages/IE.scala:63:21
    .alu_op     (ds_to_es_bus_r[145:140]),	// src/main/scala/stages/IE.scala:33:33, :45:41
    .alu_src1   (ds_to_es_bus_r[138] ? ds_to_es_bus_r[32:1] : ds_to_es_bus_r[96:65]),	// src/main/scala/stages/IE.scala:33:33, :47:41, :54:41, :56:41, :65:27
    .alu_src2
      (ds_to_es_bus_r[137]
         ? ds_to_es_bus_r[128:97]
         : ds_to_es_bus_r[136] ? 32'h4 : ds_to_es_bus_r[64:33]),	// src/main/scala/stages/IE.scala:33:33, :48:41, :49:41, :53:41, :55:41, :66:{27,49}
    .alu_result (_alu_alu_result)
  );
  assign es_to_ms_valid = es_valid;	// src/main/scala/stages/IE.scala:29:7, :34:27
  assign es_to_ms_bus =
    {ds_to_es_bus_r[0],
     ds_to_es_bus_r[135],
     ds_to_es_bus_r[133:129],
     _alu_alu_result,
     ds_to_es_bus_r[32:1]};	// src/main/scala/stages/IE.scala:29:7, :33:33, :50:41, :52:41, :56:41, :57:41, :63:21, :70:27
  assign data_sram_we = {1'h0, ds_to_es_bus_r[134] & es_valid, 2'h0};	// src/main/scala/stages/IE.scala:29:7, :33:33, :34:27, :51:41, :77:{21,27,38}
  assign data_sram_addr = _alu_alu_result;	// src/main/scala/stages/IE.scala:29:7, :63:21
  assign data_sram_wdata = ds_to_es_bus_r[64:33];	// src/main/scala/stages/IE.scala:29:7, :33:33, :55:41
endmodule

module IM(	// src/main/scala/stages/IM.scala:25:7
  input         clk,	// src/main/scala/stages/IM.scala:25:7
                resetn,	// src/main/scala/stages/IM.scala:25:7
                es_to_ms_valid,	// src/main/scala/stages/IM.scala:26:16
  input  [70:0] es_to_ms_bus,	// src/main/scala/stages/IM.scala:26:16
  input  [31:0] data_sram_rdata,	// src/main/scala/stages/IM.scala:26:16
  output        ms_to_ws_valid,	// src/main/scala/stages/IM.scala:26:16
  output [69:0] ms_to_ws_bus	// src/main/scala/stages/IM.scala:26:16
);

  reg [70:0] es_to_ms_bus_r;	// src/main/scala/stages/IM.scala:29:33
  reg        ms_valid;	// src/main/scala/stages/IM.scala:30:27
  always @(posedge clk) begin	// src/main/scala/stages/IM.scala:25:7
    if (resetn) begin	// src/main/scala/stages/IM.scala:25:7
      es_to_ms_bus_r <= 71'h0;	// src/main/scala/stages/IM.scala:29:33
      ms_valid <= 1'h0;	// src/main/scala/stages/IM.scala:30:27
    end
    else begin	// src/main/scala/stages/IM.scala:25:7
      if (es_to_ms_valid)	// src/main/scala/stages/IM.scala:26:16
        es_to_ms_bus_r <= es_to_ms_bus;	// src/main/scala/stages/IM.scala:29:33
      ms_valid <= es_to_ms_valid;	// src/main/scala/stages/IM.scala:30:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/stages/IM.scala:25:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/stages/IM.scala:25:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/stages/IM.scala:25:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/stages/IM.scala:25:7
      automatic logic [31:0] _RANDOM[0:2];	// src/main/scala/stages/IM.scala:25:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/stages/IM.scala:25:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/stages/IM.scala:25:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/stages/IM.scala:25:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/stages/IM.scala:25:7
        end	// src/main/scala/stages/IM.scala:25:7
        es_to_ms_bus_r = {_RANDOM[2'h0], _RANDOM[2'h1], _RANDOM[2'h2][6:0]};	// src/main/scala/stages/IM.scala:25:7, :29:33
        ms_valid = _RANDOM[2'h2][7];	// src/main/scala/stages/IM.scala:25:7, :29:33, :30:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/stages/IM.scala:25:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/stages/IM.scala:25:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign ms_to_ws_valid = ms_valid;	// src/main/scala/stages/IM.scala:25:7, :30:27
  assign ms_to_ws_bus =
    {es_to_ms_bus_r[69:64],
     es_to_ms_bus_r[70] ? data_sram_rdata : es_to_ms_bus_r[63:32],
     es_to_ms_bus_r[31:0]};	// src/main/scala/stages/IM.scala:25:7, :29:33, :42:41, :45:41, :46:41, :49:30, :50:27
endmodule

module IW(	// src/main/scala/stages/IW.scala:26:7
  input         clk,	// src/main/scala/stages/IW.scala:26:7
                resetn,	// src/main/scala/stages/IW.scala:26:7
                ms_to_ws_valid,	// src/main/scala/stages/IW.scala:27:16
  input  [69:0] ms_to_ws_bus,	// src/main/scala/stages/IW.scala:27:16
  output [31:0] debug_wb_pc,	// src/main/scala/stages/IW.scala:27:16
  output [3:0]  debug_wb_rf_we,	// src/main/scala/stages/IW.scala:27:16
  output [4:0]  debug_wb_rf_wnum,	// src/main/scala/stages/IW.scala:27:16
  output [31:0] debug_wb_rf_wdata,	// src/main/scala/stages/IW.scala:27:16
  output [37:0] ws_to_rf_bus	// src/main/scala/stages/IW.scala:27:16
);

  reg  [69:0] ms_to_ws_bus_r;	// src/main/scala/stages/IW.scala:30:33
  reg         ws_valid;	// src/main/scala/stages/IW.scala:31:27
  wire        rf_we = ms_to_ws_bus_r[69] & ws_valid;	// src/main/scala/stages/IW.scala:30:33, :31:27, :41:41, :47:26
  always @(posedge clk) begin	// src/main/scala/stages/IW.scala:26:7
    if (resetn) begin	// src/main/scala/stages/IW.scala:26:7
      ms_to_ws_bus_r <= 70'h0;	// src/main/scala/stages/IW.scala:30:33
      ws_valid <= 1'h0;	// src/main/scala/stages/IW.scala:31:27
    end
    else begin	// src/main/scala/stages/IW.scala:26:7
      if (ms_to_ws_valid)	// src/main/scala/stages/IW.scala:27:16
        ms_to_ws_bus_r <= ms_to_ws_bus;	// src/main/scala/stages/IW.scala:30:33
      ws_valid <= ms_to_ws_valid;	// src/main/scala/stages/IW.scala:31:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/stages/IW.scala:26:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/stages/IW.scala:26:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/stages/IW.scala:26:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/stages/IW.scala:26:7
      automatic logic [31:0] _RANDOM[0:2];	// src/main/scala/stages/IW.scala:26:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/stages/IW.scala:26:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/stages/IW.scala:26:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/stages/IW.scala:26:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/stages/IW.scala:26:7
        end	// src/main/scala/stages/IW.scala:26:7
        ms_to_ws_bus_r = {_RANDOM[2'h0], _RANDOM[2'h1], _RANDOM[2'h2][5:0]};	// src/main/scala/stages/IW.scala:26:7, :30:33
        ws_valid = _RANDOM[2'h2][6];	// src/main/scala/stages/IW.scala:26:7, :30:33, :31:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/stages/IW.scala:26:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/stages/IW.scala:26:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign debug_wb_pc = ms_to_ws_bus_r[31:0];	// src/main/scala/stages/IW.scala:26:7, :30:33, :44:41
  assign debug_wb_rf_we = {4{rf_we}};	// src/main/scala/stages/IW.scala:26:7, :47:26, :53:30
  assign debug_wb_rf_wnum = ms_to_ws_bus_r[68:64];	// src/main/scala/stages/IW.scala:26:7, :30:33, :42:41
  assign debug_wb_rf_wdata = ms_to_ws_bus_r[63:32];	// src/main/scala/stages/IW.scala:26:7, :30:33, :43:41
  assign ws_to_rf_bus = {rf_we, ms_to_ws_bus_r[68:32]};	// src/main/scala/stages/IW.scala:26:7, :30:33, :47:26, :50:27
endmodule

module mycpu_top(	// src/main/scala/stages/Top.scala:30:7
  input         clk,	// src/main/scala/stages/Top.scala:30:7
                resetn,	// src/main/scala/stages/Top.scala:30:7
  output        inst_sram_en,	// src/main/scala/stages/Top.scala:31:16
  output [3:0]  inst_sram_we,	// src/main/scala/stages/Top.scala:31:16
  output [31:0] inst_sram_addr,	// src/main/scala/stages/Top.scala:31:16
                inst_sram_wdata,	// src/main/scala/stages/Top.scala:31:16
  input  [31:0] inst_sram_rdata,	// src/main/scala/stages/Top.scala:31:16
  output        data_sram_en,	// src/main/scala/stages/Top.scala:31:16
  output [3:0]  data_sram_we,	// src/main/scala/stages/Top.scala:31:16
  output [31:0] data_sram_addr,	// src/main/scala/stages/Top.scala:31:16
                data_sram_wdata,	// src/main/scala/stages/Top.scala:31:16
  input  [31:0] data_sram_rdata,	// src/main/scala/stages/Top.scala:31:16
  output [31:0] debug_wb_pc,	// src/main/scala/stages/Top.scala:31:16
  output [3:0]  debug_wb_rf_we,	// src/main/scala/stages/Top.scala:31:16
  output [4:0]  debug_wb_rf_wnum,	// src/main/scala/stages/Top.scala:31:16
  output [31:0] debug_wb_rf_wdata	// src/main/scala/stages/Top.scala:31:16
);

  wire [37:0]  _ws_ws_to_rf_bus;	// src/main/scala/stages/Top.scala:37:20
  wire         _ms_ms_to_ws_valid;	// src/main/scala/stages/Top.scala:36:20
  wire [69:0]  _ms_ms_to_ws_bus;	// src/main/scala/stages/Top.scala:36:20
  wire         _es_es_to_ms_valid;	// src/main/scala/stages/Top.scala:35:20
  wire [70:0]  _es_es_to_ms_bus;	// src/main/scala/stages/Top.scala:35:20
  wire         _ds_ds_to_es_valid;	// src/main/scala/stages/Top.scala:34:20
  wire [145:0] _ds_ds_to_es_bus;	// src/main/scala/stages/Top.scala:34:20
  wire [32:0]  _ds_br_bus;	// src/main/scala/stages/Top.scala:34:20
  wire         _fs_fs_to_ds_valid;	// src/main/scala/stages/Top.scala:33:20
  wire [63:0]  _fs_fs_to_ds_bus;	// src/main/scala/stages/Top.scala:33:20
reg reset;
 always @(posedge clk) reset <= ~resetn;
  IF fs (	// src/main/scala/stages/Top.scala:33:20
    .clk              (clk),
    .resetn              (reset),
    .inst_sram_rdata (inst_sram_rdata),
    .br_bus          (_ds_br_bus),	// src/main/scala/stages/Top.scala:34:20
    .fs_to_ds_valid  (_fs_fs_to_ds_valid),
    .fs_to_ds_bus    (_fs_fs_to_ds_bus),
    .inst_sram_addr  (inst_sram_addr)
  );
  ID ds (	// src/main/scala/stages/Top.scala:34:20
    .clk             (clk),
    .resetn             (reset),
    .fs_to_ds_valid (_fs_fs_to_ds_valid),	// src/main/scala/stages/Top.scala:33:20
    .fs_to_ds_bus   (_fs_fs_to_ds_bus),	// src/main/scala/stages/Top.scala:33:20
    .ws_to_rf_bus   (_ws_ws_to_rf_bus),	// src/main/scala/stages/Top.scala:37:20
    .ds_to_es_valid (_ds_ds_to_es_valid),
    .ds_to_es_bus   (_ds_ds_to_es_bus),
    .br_bus         (_ds_br_bus)
  );
  IE es (	// src/main/scala/stages/Top.scala:35:20
    .clk              (clk),
    .resetn              (reset),
    .ds_to_es_valid  (_ds_ds_to_es_valid),	// src/main/scala/stages/Top.scala:34:20
    .ds_to_es_bus    (_ds_ds_to_es_bus),	// src/main/scala/stages/Top.scala:34:20
    .es_to_ms_valid  (_es_es_to_ms_valid),
    .es_to_ms_bus    (_es_es_to_ms_bus),
    .data_sram_we    (data_sram_we),
    .data_sram_addr (data_sram_addr),
    .data_sram_wdata (data_sram_wdata)
  );
  IM ms (	// src/main/scala/stages/Top.scala:36:20
    .clk              (clk),
    .resetn              (reset),
    .es_to_ms_valid  (_es_es_to_ms_valid),	// src/main/scala/stages/Top.scala:35:20
    .es_to_ms_bus    (_es_es_to_ms_bus),	// src/main/scala/stages/Top.scala:35:20
    .data_sram_rdata (data_sram_rdata),
    .ms_to_ws_valid  (_ms_ms_to_ws_valid),
    .ms_to_ws_bus    (_ms_ms_to_ws_bus)
  );
  IW ws (	// src/main/scala/stages/Top.scala:37:20
    .clk                (clk),
    .resetn                (reset),
    .ms_to_ws_valid    (_ms_ms_to_ws_valid),	// src/main/scala/stages/Top.scala:36:20
    .ms_to_ws_bus      (_ms_ms_to_ws_bus),	// src/main/scala/stages/Top.scala:36:20
    .debug_wb_pc       (debug_wb_pc),
    .debug_wb_rf_we    (debug_wb_rf_we),
    .debug_wb_rf_wnum  (debug_wb_rf_wnum),
    .debug_wb_rf_wdata (debug_wb_rf_wdata),
    .ws_to_rf_bus      (_ws_ws_to_rf_bus)
  );
  assign inst_sram_en = 1'h1;	// src/main/scala/stages/Top.scala:30:7, :33:20, :34:20, :35:20, :36:20, :37:20
  assign inst_sram_we = 4'h0;	// src/main/scala/stages/Top.scala:30:7, :33:20
  assign inst_sram_wdata = 32'h0;	// src/main/scala/stages/Top.scala:30:7, :33:20
  assign data_sram_en = 1'h1;	// src/main/scala/stages/Top.scala:30:7, :33:20, :34:20, :35:20, :36:20, :37:20
endmodule

