//Generated at 2018-10-29 18:25:11
/*
 *  Copyright (c) 2010 - 2016 Espressif System
 *
 */

#ifndef MAC_REGISTER_V722_NEW_H_INCLUDED
#define MAC_REGISTER_V722_NEW_H_INCLUDED

#define DR_REG_WDEV_RX_BASE  0x60033000
#define WDEV_RX_DATE_VALUE    0x1810081
#define WDEVBSSID0LO_REG                        (DR_REG_WDEV_RX_BASE + 0x0000)
#define WDEVBSSID0HI_REG                        (DR_REG_WDEV_RX_BASE + 0x0004)

#define WDEVBSSID1LO_REG                        (DR_REG_WDEV_RX_BASE + 0x0008)
#define WDEVBSSID1HI_REG                        (DR_REG_WDEV_RX_BASE + 0x000C)

#define WDEVBSSID2LO_REG                        (DR_REG_WDEV_RX_BASE + 0x0010)
#define WDEVBSSID2HI_REG                        (DR_REG_WDEV_RX_BASE + 0x0014)

#define WDEVBSSID3LO_REG                        (DR_REG_WDEV_RX_BASE + 0x0018)
#define WDEVBSSID3HI_REG                        (DR_REG_WDEV_RX_BASE + 0x001C)

#define WDEVBSSIDLO_REG( i )                    (DR_REG_WDEV_RX_BASE + 0x0000 + ( i ) * 0x08)
#define WDEVBSSIDHI_REG( i )                    (DR_REG_WDEV_RX_BASE + 0x0004 + ( i ) * 0x08)
#define WDEV_MACBSSID_HI  0x0000FFFF
#define WDEV_MACBSSID_HI_S  0

#define WDEVBSSID0_MASKLO_REG                   (DR_REG_WDEV_RX_BASE + 0x0020)
#define WDEVBSSID0_MASKHI_REG                   (DR_REG_WDEV_RX_BASE + 0x0024)

#define WDEVBSSID1_MASKLO_REG                   (DR_REG_WDEV_RX_BASE + 0x0028)
#define WDEVBSSID1_MASKHI_REG                   (DR_REG_WDEV_RX_BASE + 0x002C)

#define WDEVBSSID2_MASKLO_REG                   (DR_REG_WDEV_RX_BASE + 0x0030)
#define WDEVBSSID2_MASKHI_REG                   (DR_REG_WDEV_RX_BASE + 0x0034)

#define WDEVBSSID3_MASKLO_REG                   (DR_REG_WDEV_RX_BASE + 0x0038)
#define WDEVBSSID3_MASKHI_REG                   (DR_REG_WDEV_RX_BASE + 0x003C)

#define WDEVBSSID_MASKLO_REG( i )               (DR_REG_WDEV_RX_BASE + 0x0020 + ( i ) * 0x08)
#define WDEVBSSID_MASKHI_REG( i )               (DR_REG_WDEV_RX_BASE + 0x0024 + ( i ) * 0x08)
#define WDEV_MACBSSID_ENA  (BIT(16))
#define WDEV_MACBSSID_MASKHI  0x0000FFFF
#define WDEV_MACBSSID_MASKHI_S  0

#define WDEVDA0LO_REG                           (DR_REG_WDEV_RX_BASE + 0x0040)
#define WDEVDA0HI_REG                           (DR_REG_WDEV_RX_BASE + 0x0044)

#define WDEVDA1LO_REG                           (DR_REG_WDEV_RX_BASE + 0x0048)
#define WDEVDA1HI_REG                           (DR_REG_WDEV_RX_BASE + 0x004C)

#define WDEVDA2LO_REG                           (DR_REG_WDEV_RX_BASE + 0x0050)
#define WDEVDA2HI_REG                           (DR_REG_WDEV_RX_BASE + 0x0054)

#define WDEVDA3LO_REG                           (DR_REG_WDEV_RX_BASE + 0x0058)
#define WDEVDA3HI_REG                           (DR_REG_WDEV_RX_BASE + 0x005C)

#define WDEVDALO_REG( i )                       (DR_REG_WDEV_RX_BASE + 0x0040 + ( i ) * 0x08)
#define WDEVDAHI_REG( i )                       (DR_REG_WDEV_RX_BASE + 0x0044 + ( i ) * 0x08)
#define WDEV_MACDA_HI  0x0000FFFF
#define WDEV_MACDA_HI_S  0

#define WDEVDA0_MASKLO_REG                      (DR_REG_WDEV_RX_BASE + 0x0060)
#define WDEVDA0_MASKHI_REG                      (DR_REG_WDEV_RX_BASE + 0x0064)

#define WDEVDA1_MASKLO_REG                      (DR_REG_WDEV_RX_BASE + 0x0068)
#define WDEVDA1_MASKHI_REG                      (DR_REG_WDEV_RX_BASE + 0x006C)

#define WDEVDA2_MASKLO_REG                      (DR_REG_WDEV_RX_BASE + 0x0070)
#define WDEVDA2_MASKHI_REG                      (DR_REG_WDEV_RX_BASE + 0x0074)

#define WDEVDA3_MASKLO_REG                      (DR_REG_WDEV_RX_BASE + 0x0078)
#define WDEVDA3_MASKHI_REG                      (DR_REG_WDEV_RX_BASE + 0x007C)

#define WDEVDA_MASKLO_REG( i )                  (DR_REG_WDEV_RX_BASE + 0x0060 + ( i ) * 0x08)
#define WDEVDA_MASKHI_REG( i )                  (DR_REG_WDEV_RX_BASE + 0x0064 + ( i ) * 0x08)
#define WDEV_MACDA_ENA  (BIT(16))
#define WDEV_MACDA_MASKHI  0x0000FFFF
#define WDEV_MACDA_MASKHI_S  0

#define WDEVRXBUF_CONF_REG                      (DR_REG_WDEV_RX_BASE + 0x0080)
#define WDEV_RXAPLK_ENA (BIT(29))
#define WDEV_RXDUMPCON_ENA (BIT(28))
#define WDEV_RXRESBUF_SIZE 0x000000FF
#define WDEV_RXRESBUF_SIZE_S 0

#define WDEVRXESTMODE_REG                       (DR_REG_WDEV_RX_BASE + 0x0084)
#define WDEV_RXEST_ENA_FRC (BIT(31))
#define WDEV_RXEST_ENA_SUC (BIT(30))
#define WDEV_RXEST_ENA_ANY (BIT(29))
#define WDEV_RXEST_SIZE 0x00000FFF
#define WDEV_RXEST_SIZE_S 0

#define WDEVRXMODE_REG                          (DR_REG_WDEV_RX_BASE + 0x0088)
#define WDEV_RXBUFLK_ENA_FRC (BIT(31))
#define WDEV_RXBUFLK_ENA_SUC (BIT(30))
#define WDEV_RXBUFLK_ENA_ANY (BIT(29))
#define WDEV_RXBUFDSCR_RELOAD (BIT(0))

#define WDEVRXESTBASE_REG                       (DR_REG_WDEV_RX_BASE + 0x008C)
#define WDEVRXBASE_REG                          (DR_REG_WDEV_RX_BASE + 0x0090)
#define WDEVRXBUFDSCR_NEXT_REG                  (DR_REG_WDEV_RX_BASE + 0x0094)
#define WDEVRXBUFDSCR_LAST_REG                  (DR_REG_WDEV_RX_BASE + 0x0098)
#define WDEVRXBUFBK_CNT_REG                     (DR_REG_WDEV_RX_BASE + 0x009C)
#define WDEV_LAST_RXBUFBK_CNT 0x000000FF
#define WDEV_LAST_RXBUFBK_CNT_S 0

#define WDEVRXBUFDSCR_START_REG                 (DR_REG_WDEV_RX_BASE + 0x00A0)
#define WDEVRXOPTION_REG                        (DR_REG_WDEV_RX_BASE + 0x00A4)
#define WDEV_RXCLK_EN (BIT(30))
#define WDEV_RX_BBFIFO_CLKA_EN (BIT(29))
#define WDEV_RX_BBFIFO_CLKB_EN (BIT(28))
#define WDEV_RXLASTBLOCK_BUF_ENA (BIT(27))
#define WDEV_BTRXABORT_ENA (BIT(26))
#define WDEV_RXCHAEST_DUMP_ENA (BIT(23))
#define WDEV_RXBUF_DUMP_EST_ENA (BIT(22))
#define WDEV_RXBUF_EST_CLOSE (BIT(21))
#define WDEV_RXABORTFRSELF_ENA (BIT(20))
#define WDEV_RXBLOCK_INT_SIZE 0x000000FF
#define WDEV_RXBLOCK_INT_SIZE_S 8
#define WDEV_RXSAMPDU_INT_SIZE 0x000000FF
#define WDEV_RXSAMPDU_INT_SIZE_S 0

#define WDEVRX_ABORT_CONF_REG                   (DR_REG_WDEV_RX_BASE + 0x00A8)
#define WDEV_RXABORT_BYTENUM 0x000000FF
#define WDEV_RXABORT_BYTENUM_S 24
#define WDEV_BSSIDWDS0_ENA (BIT(23))
#define WDEV_BSSIDWDS1_ENA (BIT(22))
#define WDEV_BSSIDWDS2_ENA (BIT(21))
#define WDEV_BSSIDWDS3_ENA (BIT(20))
#define WDEV_BSSIDWDS_SEL 0x00000003
#define WDEV_BSSIDWDS_SEL_S 18
#define WDEV_BSSIDSEC_SEL 0x00000003
#define WDEV_BSSIDSEC_SEL_S 16
#define WDEV_BSSID_DEFAULT_SEL 0x0000000F
#define WDEV_BSSID_DEFAULT_SEL_S 12
#define WDEVRXPMD_REG                           (DR_REG_WDEV_RX_BASE + 0x00AC)
#define WDEV_RX_IS_ACK (BIT(26))
#define WDEV_RX_IS_CTS (BIT(25))
#define WDEV_RX_IS_RTS (BIT(24))
#define WDEV_RXDA_AMPDU (BIT(21))
#define WDEV_RXDA_GROUP (BIT(20))
#define WDEV_RXBSSID_MATCH1 (BIT(19))
#define WDEV_RXBSSID_MATCH0 (BIT(18))
#define WDEV_RXDA_MATCH1 (BIT(17))
#define WDEV_RXDA_MATCH0 (BIT(16))
#define WDEV_RXEND_STATE 0x00000FF//0x0000FFFF use 0xff here, cause some high bit is useful
#define WDEV_RXEND_STATE_S 0
#define RX_PYH_ERR_MIN 0x42
#define RX_AGC_ERR_MIN 0x42
#define RX_AGC_ERR_MAX 0x47
#define RX_OFDM_ERR_MIN 0x50
#define RX_OFDM_ERR_MAX 0x58
#define RX_CCK_ERR_MIN 0x59
#define RX_CCK_ERR_MAX 0x5F
#define RX_PYH_ERR_MAX 0x5F
#define RX_ABORT 0x80
#define RX_STOP 0x81
#define RX_USP_SIG_ERR 0x82
#define RX_SF_ERR 0x40
#define RX_FCS_ERR 0x41
#define RX_AHBOV_ERR 0xC0
#define RX_BUFOV_ERR 0xC1
#define RX_BUFINV_ERR 0xC2
#define RX_AMPDUSF_ERR 0xC3
#define RX_DSCRBUFOV_ERR 0xC4
#define RX_RPBM_ERR 0xC6
#define RX_BTFORCE_ERR 0xC7
#define RX_LASTBUF_ERR 0xC8
#define RX_RXEST_ERR 0xCA
#define RX_FREQ_BUSY_ERR 0xC9
#define RX_MACBBFIFOOV_ERR 0xC5
#define RX_SECOV_ERR 0xE1
#define RX_SECPROT_ERR0 0xE2
#define RX_SECPROT_ERR1 0xE3
#define RX_SECKEY_ERR 0xE4
#define RX_SECCRLEN_ERR 0xE5
#define RX_SECFIFO_TIMEOUT 0xE6
#define RX_WEPICV_ERR 0xF0
#define RX_TKIPICV_ERR 0xF4
#define RX_TKIPMIC_ERR 0xF5
#define RX_CCMPMIC_ERR 0xF8
#define RX_WAPIMIC_ERR 0xFC

#define WDEVRXPLCP_REG                          (DR_REG_WDEV_RX_BASE + 0x00B0)
#define WDEV_RX_RSSI 0x000000FF
#define WDEV_RX_RSSI_S 24
#define WDEV_RX_SIG_MODE 0x00000003
#define WDEV_RX_SIG_MODE_S 22
#define WDEV_RX_RATE 0x0000001F
#define WDEV_RX_RATE_S 16
#define WDEV_RX_IS_40M 0x00000003
#define WDEV_RX_IS_40M_S 14
#define WDEV_RX_IS_20M 0x00000003
#define WDEV_RX_IS_20M_S 12
#define WDEV_RX_LEGACY_LENGTH 0x00000FFF
#define WDEV_RX_LEGACY_LENGTH_S 0

#define WDEVRXHTSIG1_REG                        (DR_REG_WDEV_RX_BASE + 0x00B4)
#define WDEVRXHTSIG2_REG                        (DR_REG_WDEV_RX_BASE + 0x00B8)
#define WDEV_RX_HTSIG_HI 0x0000FFFF
#define WDEV_RX_HTSIG_HI_S 0

#define WDEVRXMPDU0_REG                         (DR_REG_WDEV_RX_BASE + 0x00BC)
#define WDEVRXMPDU1_REG                         (DR_REG_WDEV_RX_BASE + 0x00C0)
#define WDEVRXMPDU2_REG                         (DR_REG_WDEV_RX_BASE + 0x00C4)
#define WDEVRXMPDU3_REG                         (DR_REG_WDEV_RX_BASE + 0x00C8)
#define WDEVRXMPDU4_REG                         (DR_REG_WDEV_RX_BASE + 0x00CC)
#define WDEVRXMPDU5_REG                         (DR_REG_WDEV_RX_BASE + 0x00D0)
#define WDEVRXMPDU6_REG                         (DR_REG_WDEV_RX_BASE + 0x00D4)
#define WDEVRXMPDU7_REG                         (DR_REG_WDEV_RX_BASE + 0x00D8)
#define WDEVRXMPDU_REG( i )                     (DR_REG_WDEV_RX_BASE + 0x00BC + ( i ) * 0x04)

#define WDEVRX_CONF_REG                         (DR_REG_WDEV_RX_BASE + 0x00DC)
#define WDEV_FRMHDR_ALIGN (BIT(0))

#define WDEVRX_ABORT0_REG                       (DR_REG_WDEV_RX_BASE + 0x00E0)
#define WDEVRX_ABORT1_REG                       (DR_REG_WDEV_RX_BASE + 0x00E4)
#define WDEVRX_ABORT2_REG                       (DR_REG_WDEV_RX_BASE + 0x00E8)
#define WDEVRX_ABORT3_REG                       (DR_REG_WDEV_RX_BASE + 0x00EC)
#define WDEVRX_ABORT_REG( i )                   (DR_REG_WDEV_RX_BASE + 0x00E0 + ( i ) * 0x04)
#define WDEV_AUTOACK_SECERR_DIS  (BIT(16))
#define WDEV_AUTOACK_DISABLE  (BIT(15))
#define WDEV_AUTOACK_NOTGROUP  (BIT(14))
#define WDEV_AUTOACK_BBSSIDCHK  (BIT(13))
#define WDEV_AUTOACK_DACHK  (BIT(12))
#define WDEV_AUTOACK_BSSIDCHK  (BIT(11))
#define WDEV_AUTOACK_FRDSCHK  (BIT(10))
#define WDEV_AUTOACK_TODSCHK  (BIT(9))
#define WDEV_RXMANAGER_NOTCK_BSSID  (BIT(8))
#define WDEV_RXSECERR_DUMP_ENA  (BIT(7))
#define WDEV_RXSECTKIPERR_DUMP_ENA  (BIT(6))
#define WDEV_RXSAMEBM_DUMP_ENA  (BIT(5))
#define WDEV_RXPASSBEACON_ENA  (BIT(4))
#define WDEV_RXABORTGROUP_ENA  (BIT(3))
#define WDEV_RXABORTBBSC_ENA  (BIT(2))
#define WDEV_RXABORTUBSC_ENA  (BIT(1))
#define WDEV_RXABORTUDAC_ENA  (BIT(0))

#define WDEVRX_DUMP0_ERRCODE_REG                (DR_REG_WDEV_RX_BASE + 0x00F0)
#define WDEVRX_DUMP1_ERRCODE_REG                (DR_REG_WDEV_RX_BASE + 0x00F4)
#define WDEVRX_DUMP2_ERRCODE_REG                (DR_REG_WDEV_RX_BASE + 0x00F8)
#define WDEVRX_DUMP3_ERRCODE_REG                (DR_REG_WDEV_RX_BASE + 0x00FC)
#define WDEVRX_DUMP_ERRCODE_REG( i )            (DR_REG_WDEV_RX_BASE + 0x00F0 + ( i ) * 0x04)
#define WDEV_DUMP_ERRCODE  0x000000FF
#define WDEV_DUMP_ERRCODE_S  8
#define WDEV_DUMP_ERRCODE_MASK  0x000000FF
#define WDEV_DUMP_ERRCODE_MASK_S  0

#define WDEVRX_DUMP3_ERRCODE1_REG               (DR_REG_WDEV_RX_BASE + 0x0100)
#define WDEVRX_DUMP3_ERRCODE2_REG               (DR_REG_WDEV_RX_BASE + 0x0104)
#define WDEVRX_DUMP0_LIM_REG                    (DR_REG_WDEV_RX_BASE + 0x0108)
#define WDEVRX_DUMP1_LIM_REG                    (DR_REG_WDEV_RX_BASE + 0x010C)

#define WDEVRX_DUMP2_LIM_REG                    (DR_REG_WDEV_RX_BASE + 0x0110)
#define WDEVRX_DUMP3_LIM_REG                    (DR_REG_WDEV_RX_BASE + 0x0114)
#define WDEVRXCTR_BSSIDLIST_REG                 (DR_REG_WDEV_RX_BASE + 0x0118)

#define WDEVRX_DUMP_LIM_REG( i )                (DR_REG_WDEV_RX_BASE + 0x0110 - ( i - 2 ) * 0x10)
#define WDEV_RXCTLDUMP_ENA  0x0000FFFF
#define WDEV_RXCTLDUMP_ENA_S  16
#define WDEV_RXDUMP_LEN  0x00000FFF
#define WDEV_RXDUMP_LEN_S  0

#define WDEVRX_DUMP_LIM_REG( i )                (DR_REG_WDEV_RX_BASE + 0x0114 - ( i - 2 ) * 0x10)
#define WDEV_RXCTLDUMP3_ENA 0x0000FFFF
#define WDEV_RXCTLDUMP3_ENA_S 16
#define WDEV_RXDUMP3_LEN 0x00000FFF
#define WDEV_RXDUMP3_LEN_S 0

#define WDEVRXCTR_BSIDLIST_REG( i )             (DR_REG_WDEV_RX_BASE + 0x0118 - ( i - 2 ) * 0x10)
#define WDEV_RXCTL15_BSSID_POS 0x00000003
#define WDEV_RXCTL15_BSSID_POS_S 30
#define WDEV_RXCTL14_BSSID_POS 0x00000003
#define WDEV_RXCTL14_BSSID_POS_S   28
#define WDEV_RXCTL13_BSSID_POS 0x00000003
#define WDEV_RXCTL13_BSSID_POS_S   26
#define WDEV_RXCTL1_BSSID_POS  0x00000003
#define WDEV_RXCTL1_BSSID_POS_S  24
#define WDEV_RXCTL11_BSSID_POS 0x00000003
#define WDEV_RXCTL11_BSSID_POS_S   22
#define WDEV_RXCTL10_BSSID_POS 0x00000003
#define WDEV_RXCTL10_BSSID_POS_S 20
#define WDEV_RXCTL9_BSSID_POS 0x00000003
#define WDEV_RXCTL9_BSSID_POS_S 18
#define WDEV_RXCTL8_BSSID_POS 0x00000003
#define WDEV_RXCTL8_BSSID_POS_S 16
#define WDEV_RXCTL7_BSSID_POS 0x00000003
#define WDEV_RXCTL7_BSSID_POS_S 14
#define WDEV_RXCTL6_BSSID_POS 0x00000003
#define WDEV_RXCTL6_BSSID_POS_S 12
#define WDEV_RXCTL5_BSSID_POS 0x00000003
#define WDEV_RXCTL5_BSSID_POS_S 10
#define WDEV_RXCTL4_BSSID_POS 0x00000003
#define WDEV_RXCTL4_BSSID_POS_S 8
#define WDEV_RXCTL3_BSSID_POS 0x00000003
#define WDEV_RXCTL3_BSSID_POS_S 6
#define WDEV_RXCTL2_BSSID_POS 0x00000003
#define WDEV_RXCTL2_BSSID_POS_S 4
#define WDEV_RXCTL1_BSSID_POS 0x00000003
#define WDEV_RXCTL1_BSSID_POS_S 2
#define WDEV_RXCTL0_BSSID_POS 0x00000003
#define WDEV_RXCTL0_BSSID_POS_S 0

#define WDEVRXQOS_BITMAPUP_LIST_REG             (DR_REG_WDEV_RX_BASE + 0x011C)
#define WDEV_RXQOS_BITMAPUP7_ENA (BIT(7))
#define WDEV_RXQOS_BITMAPUP6_ENA (BIT(6))
#define WDEV_RXQOS_BITMAPUP5_ENA (BIT(5))
#define WDEV_RXQOS_BITMAPUP4_ENA (BIT(4))
#define WDEV_RXQOS_BITMAPUP3_ENA (BIT(3))
#define WDEV_RXQOS_BITMAPUP2_ENA (BIT(2))
#define WDEV_RXQOS_BITMAPUP1_ENA (BIT(1))
#define WDEV_RXQOS_BITMAPUP0_ENA (BIT(0))

#define WDEVRX_FACKHT_REG                       (DR_REG_WDEV_RX_BASE + 0x0120)
#define WDEV_RX_FAKE_HT (BIT(0))

#define WDEVRXBBTF_ENA_REG                      (DR_REG_WDEV_RX_BASE + 0x0124)
#define WDEV_RXBBTF_ENA (BIT(31))
#define WDEV_RXBBTF_TIMER 0x000000FF
#define WDEV_RXBBTF_TIMER_S 20
#define WDEVRXADDR_MAX_REG                      (DR_REG_WDEV_RX_BASE + 0x0128)
#define WDEVRXADDR_MIN_REG                      (DR_REG_WDEV_RX_BASE + 0x012C)
#define WDEVRXENT_MAX_REG                       (DR_REG_WDEV_RX_BASE + 0x0130)
#define WDEVRXENT_MIN_REG                       (DR_REG_WDEV_RX_BASE + 0x0134)
#define WDEVBBABORTOPTION_REG                   (DR_REG_WDEV_RX_BASE + 0x0138)
#define WDEV_BBABORT_ENA (BIT(31))
#define WDEV_DURTRUST_FT 0x0000FFFF
#define WDEV_DURTRUST_FT_S 0

#define WDEVBBNAVOPTION_REG                     (DR_REG_WDEV_RX_BASE + 0x013C)
#define WDEV_BBNAV_ENA (BIT(31))
#define WDEV_BBNAVENA_FT 0x0000FFFF
#define WDEV_BBNAVENA_FT_S 0

#define WDEVBBABORT_RSSITAB0_REG                (DR_REG_WDEV_RX_BASE + 0x0140)
#define WDEV_BBABORT_RSSI3 0x000000FF
#define WDEV_BBABORT_RSSI3_S 24
#define WDEV_BBABORT_RSSI2 0x000000FF
#define WDEV_BBABORT_RSSI2_S 16
#define WDEV_BBABORT_RSSI1 0x000000FF
#define WDEV_BBABORT_RSSI1_S 8
#define WDEV_BBABORT_RSSI0 0x000000FF
#define WDEV_BBABORT_RSSI0_S 0

#define WDEVBBABORT_RSSITAB1_REG                (DR_REG_WDEV_RX_BASE + 0x0144)
#define WDEV_BBABORT_RSSI7 0x000000FF
#define WDEV_BBABORT_RSSI7_S 24
#define WDEV_BBABORT_RSSI6 0x000000FF
#define WDEV_BBABORT_RSSI6_S 16
#define WDEV_BBABORT_RSSI5 0x000000FF
#define WDEV_BBABORT_RSSI5_S 8
#define WDEV_BBABORT_RSSI4 0x000000FF
#define WDEV_BBABORT_RSSI4_S 0

#define WDEVBBABORT_LENTAB0_REG                 (DR_REG_WDEV_RX_BASE + 0x0148)
#define WDEV_BBABORT_LEN3 0x000000FF
#define WDEV_BBABORT_LEN3_S 24
#define WDEV_BBABORT_LEN2 0x000000FF
#define WDEV_BBABORT_LEN2_S 16
#define WDEV_BBABORT_LEN1 0x000000FF
#define WDEV_BBABORT_LEN1_S 8
#define WDEV_BBABORT_LEN0 0x000000FF
#define WDEV_BBABORT_LEN0_S 0

#define WDEVBBABORT_LENTAB1_REG                 (DR_REG_WDEV_RX_BASE + 0x014C)
#define WDEV_BBABORT_LEN7 0x000000FF
#define WDEV_BBABORT_LEN7_S 24
#define WDEV_BBABORT_LEN6 0x000000FF
#define WDEV_BBABORT_LEN6_S 16
#define WDEV_BBABORT_LEN5 0x000000FF
#define WDEV_BBABORT_LEN5_S 8
#define WDEV_BBABORT_LEN4 0x000000FF
#define WDEV_BBABORT_LEN4_S 0

#define WDEVRX_TXACK_TIMER_CYC_REG              (DR_REG_WDEV_RX_BASE + 0x0150)
#define WDEV_RXTXACK_TIMER_START (BIT(31))
#define WDEV_RXTXACK_TIMER_VALID (BIT(30))
#define WDEV_RXTXACK_TIMER_CYC 0x0000007F
#define WDEV_RXTXACK_TIMER_CYC_S 0

#define WDEVRX_TXACK_TIMER_US_REG               (DR_REG_WDEV_RX_BASE + 0x0154)
#define WDEVRX_DATA_DUMP_CONF_REG               (DR_REG_WDEV_RX_BASE + 0x0158)
#define WDEV_RXEST_DUMP_FILTER0_OP (BIT(27))
#define WDEV_RXEST_DUMP_FILTER1_OP (BIT(26))
#define WDEV_RXEST_DUMP_FILTER2_OP (BIT(25))
#define WDEV_RXEST_DUMP_FILTER3_OP (BIT(24))
#define WDEV_RXEST_DUMP_FILTER4_OP (BIT(23))
#define WDEV_RXEST_DUMP_FILTER5_OP (BIT(22))
#define WDEV_RXEST_DUMP_FILTER6_OP (BIT(21))
#define WDEV_RXEST_DUMP_FILTER0_ENA (BIT(20))
#define WDEV_RXEST_DUMP_FILTER1_ENA (BIT(19))
#define WDEV_RXEST_DUMP_FILTER2_ENA (BIT(18))
#define WDEV_RXEST_DUMP_FILTER3_ENA (BIT(17))
#define WDEV_RXEST_DUMP_FILTER4_ENA (BIT(16))
#define WDEV_RXEST_DUMP_FILTER5_ENA (BIT(15))
#define WDEV_RXEST_DUMP_FILTER6_ENA (BIT(14))
#define WDEV_LASTBUF_DUMP_FILTER0_OP (BIT(13))
#define WDEV_LASTBUF_DUMP_FILTER1_OP (BIT(12))
#define WDEV_LASTBUF_DUMP_FILTER2_OP (BIT(11))
#define WDEV_LASTBUF_DUMP_FILTER3_OP (BIT(10))
#define WDEV_LASTBUF_DUMP_FILTER4_OP (BIT(9))
#define WDEV_LASTBUF_DUMP_FILTER5_OP (BIT(8))
#define WDEV_LASTBUF_DUMP_FILTER6_OP (BIT(7))
#define WDEV_LASTBUF_DUMP_FILTER0_ENA (BIT(6))
#define WDEV_LASTBUF_DUMP_FILTER1_ENA (BIT(5))
#define WDEV_LASTBUF_DUMP_FILTER2_ENA (BIT(4))
#define WDEV_LASTBUF_DUMP_FILTER3_ENA (BIT(3))
#define WDEV_LASTBUF_DUMP_FILTER4_ENA (BIT(2))
#define WDEV_LASTBUF_DUMP_FILTER5_ENA (BIT(1))
#define WDEV_LASTBUF_DUMP_FILTER6_ENA (BIT(0))

#define WDEVRX_DATA_DUMP_CONF1_REG              (DR_REG_WDEV_RX_BASE + 0x015C)
#define WDEV_TXACKTIMER_DUMP_FILTER0_OP (BIT(13))
#define WDEV_TXACKTIMER_DUMP_FILTER1_OP (BIT(12))
#define WDEV_TXACKTIMER_DUMP_FILTER2_OP (BIT(11))
#define WDEV_TXACKTIMER_DUMP_FILTER3_OP (BIT(10))
#define WDEV_TXACKTIMER_DUMP_FILTER4_OP (BIT(9))
#define WDEV_TXACKTIMER_DUMP_FILTER5_OP (BIT(8))
#define WDEV_TXACKTIMER_DUMP_FILTER6_OP (BIT(7))
#define WDEV_TXACKTIMER_DUMP_FILTER0_ENA (BIT(6))
#define WDEV_TXACKTIMER_DUMP_FILTER1_ENA (BIT(5))
#define WDEV_TXACKTIMER_DUMP_FILTER2_ENA (BIT(4))
#define WDEV_TXACKTIMER_DUMP_FILTER3_ENA (BIT(3))
#define WDEV_TXACKTIMER_DUMP_FILTER4_ENA (BIT(2))
#define WDEV_TXACKTIMER_DUMP_FILTER5_ENA (BIT(1))
#define WDEV_TXACKTIMER_DUMP_FILTER6_ENA (BIT(0))

#define WDEVRX_DATA_FILTER0_CONF_REG            (DR_REG_WDEV_RX_BASE + 0x0160)
#define WDEV_RXDATA_FILTER0_FRBODY (BIT(17))
#define WDEV_RXDATA_FILTER0_FRPLCP (BIT(16))
#define WDEV_RXDATA_FILTER0_BSSID 0x0000000F
#define WDEV_RXDATA_FILTER0_BSSID_S 12
#define WDEV_RXDATA_FILTER0_OFFSET 0x00000FFF
#define WDEV_RXDATA_FILTER0_OFFSET_S 0

#define WDEVRX_DATA_FILTER1_CONF_REG            (DR_REG_WDEV_RX_BASE + 0x0164)
#define WDEV_RXDATA_FILTER1_FRBODY (BIT(17))
#define WDEV_RXDATA_FILTER1_FRPLCP (BIT(16))
#define WDEV_RXDATA_FILTER1_BSSID 0x0000000F
#define WDEV_RXDATA_FILTER1_BSSID_S 12
#define WDEV_RXDATA_FILTER1_OFFSET 0x00000FFF
#define WDEV_RXDATA_FILTER1_OFFSET_S 0

#define WDEVRX_DATA_FILTER2_CONF_REG            (DR_REG_WDEV_RX_BASE + 0x0168)
#define WDEV_RXDATA_FILTER2_FRBODY (BIT(17))
#define WDEV_RXDATA_FILTER2_FRPLCP (BIT(16))
#define WDEV_RXDATA_FILTER2_BSSID 0x0000000F
#define WDEV_RXDATA_FILTER2_BSSID_S 12
#define WDEV_RXDATA_FILTER2_OFFSET 0x00000FFF
#define WDEV_RXDATA_FILTER2_OFFSET_S 0

#define WDEVRX_DATA_FILTER3_CONF_REG            (DR_REG_WDEV_RX_BASE + 0x016C)
#define WDEV_RXDATA_FILTER3_FRBODY (BIT(17))
#define WDEV_RXDATA_FILTER3_FRPLCP (BIT(16))
#define WDEV_RXDATA_FILTER3_BSSID 0x0000000F
#define WDEV_RXDATA_FILTER3_BSSID_S 12
#define WDEV_RXDATA_FILTER3_OFFSET 0x00000FFF
#define WDEV_RXDATA_FILTER3_OFFSET_S 0

#define WDEVRX_DATA_FILTER4_CONF_REG            (DR_REG_WDEV_RX_BASE + 0x0170)
#define WDEV_RXDATA_FILTER4_FRBODY (BIT(17))
#define WDEV_RXDATA_FILTER4_FRPLCP (BIT(16))
#define WDEV_RXDATA_FILTER4_BSSID 0x0000000F
#define WDEV_RXDATA_FILTER4_BSSID_S 12
#define WDEV_RXDATA_FILTER4_OFFSET 0x00000FFF
#define WDEV_RXDATA_FILTER4_OFFSET_S 0

#define WDEVRX_DATA_FILTER5_CONF_REG            (DR_REG_WDEV_RX_BASE + 0x0174)
#define WDEV_RXDATA_FILTER5_FRBODY (BIT(17))
#define WDEV_RXDATA_FILTER5_FRPLCP (BIT(16))
#define WDEV_RXDATA_FILTER5_BSSID 0x0000000F
#define WDEV_RXDATA_FILTER5_BSSID_S 12
#define WDEV_RXDATA_FILTER5_OFFSET 0x00000FFF
#define WDEV_RXDATA_FILTER5_OFFSET_S 0

#define WDEVRX_DATA_FILTER6_CONF_REG            (DR_REG_WDEV_RX_BASE + 0x0178)
#define WDEV_RXDATA_FILTER6_FRBODY (BIT(17))
#define WDEV_RXDATA_FILTER6_FRPLCP (BIT(16))
#define WDEV_RXDATA_FILTER6_BSSID 0x0000000F
#define WDEV_RXDATA_FILTER6_BSSID_S 12
#define WDEV_RXDATA_FILTER6_OFFSET 0x00000FFF
#define WDEV_RXDATA_FILTER6_OFFSET_S 0

#define WDEVRX_DATA_FILTER0_DATA_REG            (DR_REG_WDEV_RX_BASE + 0x017C)
#define WDEVRX_DATA_FILTER1_DATA_REG            (DR_REG_WDEV_RX_BASE + 0x0180)
#define WDEVRX_DATA_FILTER2_DATA_REG            (DR_REG_WDEV_RX_BASE + 0x0184)
#define WDEVRX_DATA_FILTER3_DATA_REG            (DR_REG_WDEV_RX_BASE + 0x0188)
#define WDEVRX_DATA_FILTER4_DATA_REG            (DR_REG_WDEV_RX_BASE + 0x018C)
#define WDEVRX_DATA_FILTER5_DATA_REG            (DR_REG_WDEV_RX_BASE + 0x0190)
#define WDEVRX_DATA_FILTER6_DATA_REG            (DR_REG_WDEV_RX_BASE + 0x0194)
#define WDEVRX_DATA_FILTER0_MASK_REG            (DR_REG_WDEV_RX_BASE + 0x0198)
#define WDEVRX_DATA_FILTER1_MASK_REG            (DR_REG_WDEV_RX_BASE + 0x019C)
#define WDEVRX_DATA_FILTER2_MASK_REG            (DR_REG_WDEV_RX_BASE + 0x01A0)
#define WDEVRX_DATA_FILTER3_MASK_REG            (DR_REG_WDEV_RX_BASE + 0x01A4)
#define WDEVRX_DATA_FILTER4_MASK_REG            (DR_REG_WDEV_RX_BASE + 0x01A8)
#define WDEVRX_DATA_FILTER5_MASK_REG            (DR_REG_WDEV_RX_BASE + 0x01AC)
#define WDEVRX_DATA_FILTER6_MASK_REG            (DR_REG_WDEV_RX_BASE + 0x01B0)
#define WDEVRXBA7_CONF_REG                      (DR_REG_WDEV_RX_BASE + 0x01B4)
#define WDEVRXBA7_TAHI_REG                      (DR_REG_WDEV_RX_BASE + 0x01B8)
#define WDEVRXBA7_TALO_REG                      (DR_REG_WDEV_RX_BASE + 0x01BC)
#define WDEVRXBA7_WINCONF_REG                   (DR_REG_WDEV_RX_BASE + 0x01C0)
#define WDEVRXBA7_BMHI_SW_REG                   (DR_REG_WDEV_RX_BASE + 0x01C4)
#define WDEVRXBA7_BMLO_SW_REG                   (DR_REG_WDEV_RX_BASE + 0x01C8)
#define WDEVRXBA7_BMHI_REG                      (DR_REG_WDEV_RX_BASE + 0x01CC)
#define WDEVRXBA7_BMLO_REG                      (DR_REG_WDEV_RX_BASE + 0x01D0)

#define WDEVRXBA6_CONF_REG                      (DR_REG_WDEV_RX_BASE + 0x01D4)
#define WDEVRXBA6_TAHI_REG                      (DR_REG_WDEV_RX_BASE + 0x01D8)
#define WDEVRXBA6_TALO_REG                      (DR_REG_WDEV_RX_BASE + 0x01DC)
#define WDEVRXBA6_WINCONF_REG                   (DR_REG_WDEV_RX_BASE + 0x01E0)
#define WDEVRXBA6_BMHI_SW_REG                   (DR_REG_WDEV_RX_BASE + 0x01E4)
#define WDEVRXBA6_BMLO_SW_REG                   (DR_REG_WDEV_RX_BASE + 0x01E8)
#define WDEVRXBA6_BMHI_REG                      (DR_REG_WDEV_RX_BASE + 0x01EC)
#define WDEVRXBA6_BMLO_REG                      (DR_REG_WDEV_RX_BASE + 0x01F0)

#define WDEVRXBA5_CONF_REG                      (DR_REG_WDEV_RX_BASE + 0x01F4)
#define WDEVRXBA5_TAHI_REG                      (DR_REG_WDEV_RX_BASE + 0x01F8)
#define WDEVRXBA5_TALO_REG                      (DR_REG_WDEV_RX_BASE + 0x01FC)
#define WDEVRXBA5_WINCONF_REG                   (DR_REG_WDEV_RX_BASE + 0x0200)
#define WDEVRXBA5_BMHI_SW_REG                   (DR_REG_WDEV_RX_BASE + 0x0204)
#define WDEVRXBA5_BMLO_SW_REG                   (DR_REG_WDEV_RX_BASE + 0x0208)
#define WDEVRXBA5_BMHI_REG                      (DR_REG_WDEV_RX_BASE + 0x020C)
#define WDEVRXBA5_BMLO_REG                      (DR_REG_WDEV_RX_BASE + 0x0210)

#define WDEVRXBA4_CONF_REG                      (DR_REG_WDEV_RX_BASE + 0x0214)
#define WDEVRXBA4_TAHI_REG                      (DR_REG_WDEV_RX_BASE + 0x0218)
#define WDEVRXBA4_TALO_REG                      (DR_REG_WDEV_RX_BASE + 0x021C)
#define WDEVRXBA4_WINCONF_REG                   (DR_REG_WDEV_RX_BASE + 0x0220)
#define WDEVRXBA4_BMHI_SW_REG                   (DR_REG_WDEV_RX_BASE + 0x0224)
#define WDEVRXBA4_BMLO_SW_REG                   (DR_REG_WDEV_RX_BASE + 0x0228)
#define WDEVRXBA4_BMHI_REG                      (DR_REG_WDEV_RX_BASE + 0x022C)
#define WDEVRXBA4_BMLO_REG                      (DR_REG_WDEV_RX_BASE + 0x0230)

#define WDEVRXBA3_CONF_REG                      (DR_REG_WDEV_RX_BASE + 0x0234)
#define WDEVRXBA3_TAHI_REG                      (DR_REG_WDEV_RX_BASE + 0x0238)
#define WDEVRXBA3_TALO_REG                      (DR_REG_WDEV_RX_BASE + 0x023C)
#define WDEVRXBA3_WINCONF_REG                   (DR_REG_WDEV_RX_BASE + 0x0240)
#define WDEVRXBA3_BMHI_SW_REG                   (DR_REG_WDEV_RX_BASE + 0x0244)
#define WDEVRXBA3_BMLO_SW_REG                   (DR_REG_WDEV_RX_BASE + 0x0248)
#define WDEVRXBA3_BMHI_REG                      (DR_REG_WDEV_RX_BASE + 0x024C)
#define WDEVRXBA3_BMLO_REG                      (DR_REG_WDEV_RX_BASE + 0x0250)

#define WDEVRXBA2_CONF_REG                      (DR_REG_WDEV_RX_BASE + 0x0254)
#define WDEVRXBA2_TAHI_REG                      (DR_REG_WDEV_RX_BASE + 0x0258)
#define WDEVRXBA2_TALO_REG                      (DR_REG_WDEV_RX_BASE + 0x025C)
#define WDEVRXBA2_WINCONF_REG                   (DR_REG_WDEV_RX_BASE + 0x0260)
#define WDEVRXBA2_BMHI_SW_REG                   (DR_REG_WDEV_RX_BASE + 0x0264)
#define WDEVRXBA2_BMLO_SW_REG                   (DR_REG_WDEV_RX_BASE + 0x0268)
#define WDEVRXBA2_BMHI_REG                      (DR_REG_WDEV_RX_BASE + 0x026C)
#define WDEVRXBA2_BMLO_REG                      (DR_REG_WDEV_RX_BASE + 0x0270)

#define WDEVRXBA1_CONF_REG                      (DR_REG_WDEV_RX_BASE + 0x0274)
#define WDEVRXBA1_TAHI_REG                      (DR_REG_WDEV_RX_BASE + 0x0278)
#define WDEVRXBA1_TALO_REG                      (DR_REG_WDEV_RX_BASE + 0x027C)
#define WDEVRXBA1_WINCONF_REG                   (DR_REG_WDEV_RX_BASE + 0x0280)
#define WDEVRXBA1_BMHI_SW_REG                   (DR_REG_WDEV_RX_BASE + 0x0284)
#define WDEVRXBA1_BMLO_SW_REG                   (DR_REG_WDEV_RX_BASE + 0x0288)
#define WDEVRXBA1_BMHI_REG                      (DR_REG_WDEV_RX_BASE + 0x028C)
#define WDEVRXBA1_BMLO_REG                      (DR_REG_WDEV_RX_BASE + 0x0290)

#define WDEVRXBA0_CONF_REG                      (DR_REG_WDEV_RX_BASE + 0x0294)
#define WDEVRXBA0_TAHI_REG                      (DR_REG_WDEV_RX_BASE + 0x0298)
#define WDEVRXBA0_TALO_REG                      (DR_REG_WDEV_RX_BASE + 0x029C)
#define WDEVRXBA0_WINCONF_REG                   (DR_REG_WDEV_RX_BASE + 0x02A0)
#define WDEVRXBA0_BMHI_SW_REG                   (DR_REG_WDEV_RX_BASE + 0x02A4)
#define WDEVRXBA0_BMLO_SW_REG                   (DR_REG_WDEV_RX_BASE + 0x02A8)
#define WDEVRXBA0_BMHI_REG                      (DR_REG_WDEV_RX_BASE + 0x02AC)
#define WDEVRXBA0_BMLO_REG                      (DR_REG_WDEV_RX_BASE + 0x02B0)

#define WDEVRXBA_CONF_REG( i )                  (DR_REG_WDEV_RX_BASE + 0x0294 - ( i ) * 0x20)
#define WDEV_RXBA_ENA  (BIT(31))
#define WDEV_RXBA_IMR  (BIT(30))
#define WDEV_RXBA_TID  0x0000000F
#define WDEV_RXBA_TID_S  12
#define WDEV_RXBA_COMPBM  (BIT(2))
#define WDEV_RXBA_MULTITID  (BIT(1))
#define WDEV_RXBA_ACKPOLICY  (BIT(0))

#define WDEVRXBA_TAHI_REG( i )                  (DR_REG_WDEV_RX_BASE + 0x0298 - ( i ) * 0x20)
#define WDEV_RXBA_BSSIDSEL  0x00000003
#define WDEV_RXBA_BSSIDSEL_S  16
#define WDEV_RXBA_TAHI  0x0000FFFF
#define WDEV_RXBA_TAHI_S  0

#define WDEVRXBA_TALO_REG( i )                  (DR_REG_WDEV_RX_BASE + 0x029C - ( i ) * 0x20)
#define WDEVRXBA_WINCONF_REG( i )               (DR_REG_WDEV_RX_BASE + 0x02A0 - ( i ) * 0x20)
#define WDEV_RXBA_CURR_WS  0x00000FFF
#define WDEV_RXBA_CURR_WS_S  20
#define WDEV_RXBA_WINLEN  0x0000007F
#define WDEV_RXBA_WINLEN_S  13
#define WDEV_RXBA_WINSTART  0x00000FFF
#define WDEV_RXBA_WINSTART_S  0

#define WDEVRXBA_BMHI_SW_REG( i )               (DR_REG_WDEV_RX_BASE + 0x02A4 - ( i ) * 0x20)
#define WDEVRXBA_BMLO_SW_REG( i )               (DR_REG_WDEV_RX_BASE + 0x02A8 - ( i ) * 0x20)
#define WDEVRXBA_BMHI_REG( i )                  (DR_REG_WDEV_RX_BASE + 0x02AC - ( i ) * 0x20)
#define WDEVRXBA_BMLO_REG( i )                  (DR_REG_WDEV_RX_BASE + 0x02B0 - ( i ) * 0x20)
#define WDEVTXBA_BMHI_REG                       (DR_REG_WDEV_RX_BASE + 0x02B4)
#define WDEVTXBA_BMLO_REG                       (DR_REG_WDEV_RX_BASE + 0x02B8)
#define WDEVTXBA_TAHI_REG                       (DR_REG_WDEV_RX_BASE + 0x02BC)
#define WDEV_TXBA_TAHI 0x0000FFFF
#define WDEV_TXBA_TAHI_S 0

#define WDEVTXBA_TALO_REG                       (DR_REG_WDEV_RX_BASE + 0x02C0)
#define WDEVTXBA_SSN_REG                        (DR_REG_WDEV_RX_BASE + 0x02C4)
#define WDEV_TXBA_TID 0x0000000F
#define WDEV_TXBA_TID_S 12
#define WDEV_TXBA_SSN 0x00000FFF
#define WDEV_TXBA_SSN_S 0

#define WDEVRX_ANT_CONF_REG                     (DR_REG_WDEV_RX_BASE + 0x02C8)
#define WDEV_RXTXANT_LAST (BIT(5))
#define WDEV_RXTXANT_VALUE (BIT(4))
#define WDEV_RXTXANT_FORCE (BIT(3))
#define WDEV_RXANT_LAST (BIT(2))
#define WDEV_RXANT_VALUE (BIT(1))
#define WDEV_RXANT_FORCE (BIT(0))

#define WDEVRX_STATIS_CLEAR_REG                 (DR_REG_WDEV_RX_BASE + 0x02CC)
#define WDEV_RX_STATIS_ENA (BIT(1))
#define WDEV_RX_STATIS_CLEAR (BIT(0))

#define WDEVRX_CCK_ERRCNT_REG                   (DR_REG_WDEV_RX_BASE + 0x02D0)
#define WDEVRX_OFDM_ERRCNT_REG                  (DR_REG_WDEV_RX_BASE + 0x02D4)
#define WDEVRX_AGC_ERRCNT_REG                   (DR_REG_WDEV_RX_BASE + 0x02D8)
#define WDEVRX_SF_CNT_REG                       (DR_REG_WDEV_RX_BASE + 0x02DC)
#define WDEVRX_ABORT_CNT_REG                    (DR_REG_WDEV_RX_BASE + 0x02E0)
#define WDEVRX_FCS_ERRCNT_REG                   (DR_REG_WDEV_RX_BASE + 0x02E4)
#define WDEVRX_FIFO_OVFCNT_REG                  (DR_REG_WDEV_RX_BASE + 0x02E8)
#define WDEVRX_APENTRYBUF_FULLCNT_REG           (DR_REG_WDEV_RX_BASE + 0x02EC)
#define WDEVRX_BUF_FULLCNT_REG                  (DR_REG_WDEV_RX_BASE + 0x02F0)
#define WDEVRX_OTHER_UNICASTCNT_REG             (DR_REG_WDEV_RX_BASE + 0x02F4)
#define WDEVRX_TKIP_ERRCNT_REG                  (DR_REG_WDEV_RX_BASE + 0x02F8)
#define WDEVRX_SAMEBM_ERRCNT_REG                (DR_REG_WDEV_RX_BASE + 0x02FC)
#define WDEVRXACK_INT_CNT_REG                   (DR_REG_WDEV_RX_BASE + 0x0300)
#define WDEVRXRTS_INT_CNT_REG                   (DR_REG_WDEV_RX_BASE + 0x0304)
#define WDEVRXCTS_INT_CNT_REG                   (DR_REG_WDEV_RX_BASE + 0x0308)
#define WDEVRXRIFS_INT_CNT_REG                  (DR_REG_WDEV_RX_BASE + 0x030C)
#define WDEVRX_DATASUC_CNT_REG                  (DR_REG_WDEV_RX_BASE + 0x0310)
#define WDEVRX_END_CNT_REG                      (DR_REG_WDEV_RX_BASE + 0x0314)
#define WDEVRX_BTBLOCK_ERR_CNT_REG              (DR_REG_WDEV_RX_BASE + 0x0318)
#define WDEVRX_FREQHOP_ERR_CNT_REG              (DR_REG_WDEV_RX_BASE + 0x031C)
#define WDEVRX_LASTUNMATCH_ERR_CNT_REG          (DR_REG_WDEV_RX_BASE + 0x0320)
#define WDEVRX_BLOCK_ERR_CNT_REG                (DR_REG_WDEV_RX_BASE + 0x0324)
#define WDEVRXFRAME_LOWTO_REG                   (DR_REG_WDEV_RX_BASE + 0x0328)
#define WDEV_RXFRAME_LOWTO_ENA (BIT(31))
#define WDEV_RXFRAME_LOWTO_TIMER 0x0000FFFF
#define WDEV_RXFRAME_LOWTO_TIMER_S 0

#define WDEVRX_ERRTO_REG                        (DR_REG_WDEV_RX_BASE + 0x032C)
#define WDEV_RXERR_TO_ENA (BIT(31))
#define WDEV_FCSERR_ONLY (BIT(30))
#define WDEV_RXERR_TO_TIMER 0x0000FFFF
#define WDEV_RXERR_TO_TIMER_S 0

#define WDEVRX_AHB_REG                          (DR_REG_WDEV_RX_BASE + 0x0330)
#define WDEV_RXESTBURST_MAX_LEN 0x0000000F
#define WDEV_RXESTBURST_MAX_LEN_S 8
#define WDEV_RXDSCRBURST_MAX_LEN 0x0000000F
#define WDEV_RXDSCRBURST_MAX_LEN_S 4
#define WDEV_RXBURST_MAX_LEN 0x0000000F
#define WDEV_RXBURST_MAX_LEN_S 0

#define WDEVDIAG4_REG                           (DR_REG_WDEV_RX_BASE + 0x0334)
#define WDEVDIAG5_REG                           (DR_REG_WDEV_RX_BASE + 0x0338)
#define WDEVDIAG6_REG                           (DR_REG_WDEV_RX_BASE + 0x033C)
#define WDEVDIAG7_REG                           (DR_REG_WDEV_RX_BASE + 0x0340)
#define WDEVRXDATE_REG                          (DR_REG_WDEV_RX_BASE + 0x03F8)
#define WDEV_MACRX_DATE 0x0FFFFFFF
#define WDEV_MACRX_DATE_S 0

#define DR_REG_WDEV_TX_BASE  0x60033400
#define WDEV_TX_DATE_VALUE    0x1804081
#define WDEVRATE_SCCKTAB1_REG                   (DR_REG_WDEV_TX_BASE + 0x0000)
#define WDEV_RATETAB_LR7 0x000000FF
#define WDEV_RATETAB_LR7_S 24
#define WDEV_RATETAB_LR6 0x000000FF
#define WDEV_RATETAB_LR6_S 16
#define WDEV_RATETAB_LR5 0x000000FF
#define WDEV_RATETAB_LR5_S 8
#define WDEV_RATETAB_LR4 0x000000FF
#define WDEV_RATETAB_LR4_S 0

#define WDEVRATE_SCCKTAB0_REG                   (DR_REG_WDEV_TX_BASE + 0x0004)
#define WDEV_RATETAB_LR3 0x000000FF
#define WDEV_RATETAB_LR3_S 24
#define WDEV_RATETAB_LR2 0x000000FF
#define WDEV_RATETAB_LR2_S 16
#define WDEV_RATETAB_LR1 0x000000FF
#define WDEV_RATETAB_LR1_S 8
#define WDEV_RATETAB_LR0 0x000000FF
#define WDEV_RATETAB_LR0_S 0

#define WDEVRATE_CCKTAB1_REG                    (DR_REG_WDEV_TX_BASE + 0x0008)
#define WDEV_RATETAB_CCK7 0x000000FF
#define WDEV_RATETAB_CCK7_S 24
#define WDEV_RATETAB_CCK6 0x000000FF
#define WDEV_RATETAB_CCK6_S 16
#define WDEV_RATETAB_CCK5 0x000000FF
#define WDEV_RATETAB_CCK5_S 8
#define WDEV_RATETAB_CCK4 0x000000FF
#define WDEV_RATETAB_CCK4_S 0

#define WDEVRATE_CCKTAB0_REG                    (DR_REG_WDEV_TX_BASE + 0x000C)
#define WDEV_RATETAB_CCK3 0x000000FF
#define WDEV_RATETAB_CCK3_S 24
#define WDEV_RATETAB_CCK2 0x000000FF
#define WDEV_RATETAB_CCK2_S 16
#define WDEV_RATETAB_CCK1 0x000000FF
#define WDEV_RATETAB_CCK1_S 8
#define WDEV_RATETAB_CCK0 0x000000FF
#define WDEV_RATETAB_CCK0_S 0

#define WDEVRATE_OFDMTAB1_REG                   (DR_REG_WDEV_TX_BASE + 0x0010)
#define WDEV_RATETAB_OFDM7 0x000000FF
#define WDEV_RATETAB_OFDM7_S 24
#define WDEV_RATETAB_OFDM6 0x000000FF
#define WDEV_RATETAB_OFDM6_S 16
#define WDEV_RATETAB_OFDM5 0x000000FF
#define WDEV_RATETAB_OFDM5_S 8
#define WDEV_RATETAB_OFDM4 0x000000FF
#define WDEV_RATETAB_OFDM4_S 0

#define WDEVRATE_OFDMTAB0_REG                   (DR_REG_WDEV_TX_BASE + 0x0014)
#define WDEV_RATETAB_OFDM3 0x000000FF
#define WDEV_RATETAB_OFDM3_S 24
#define WDEV_RATETAB_OFDM2 0x000000FF
#define WDEV_RATETAB_OFDM2_S 16
#define WDEV_RATETAB_OFDM1 0x000000FF
#define WDEV_RATETAB_OFDM1_S 8
#define WDEV_RATETAB_OFDM0 0x000000FF
#define WDEV_RATETAB_OFDM0_S 0

#define WDEVRATE_11NTAB2_REG                    (DR_REG_WDEV_TX_BASE + 0x0018)
#define WDEV_RATETAB_11N32 0x000000FF
#define WDEV_RATETAB_11N32_S 0

#define WDEVRATE_11NTAB1_REG                    (DR_REG_WDEV_TX_BASE + 0x001C)
#define WDEV_RATETAB_11N7 0x000000FF
#define WDEV_RATETAB_11N7_S 24
#define WDEV_RATETAB_11N6 0x000000FF
#define WDEV_RATETAB_11N6_S 16
#define WDEV_RATETAB_11N5 0x000000FF
#define WDEV_RATETAB_11N5_S 8
#define WDEV_RATETAB_11N4 0x000000FF
#define WDEV_RATETAB_11N4_S 0

#define WDEVRATE_11NTAB0_REG                    (DR_REG_WDEV_TX_BASE + 0x0020)
#define WDEV_RATETAB_11N3 0x000000FF
#define WDEV_RATETAB_11N3_S 24
#define WDEV_RATETAB_11N2 0x000000FF
#define WDEV_RATETAB_11N2_S 16
#define WDEV_RATETAB_11N1 0x000000FF
#define WDEV_RATETAB_11N1_S 8
#define WDEV_RATETAB_11N0 0x000000FF
#define WDEV_RATETAB_11N0_S 0

#define WDEVTXRATE_LIM_REG                      (DR_REG_WDEV_TX_BASE + 0x0024)
#define WDEV_MAXLR 0x0000000F
#define WDEV_MAXLR_S 20
#define WDEV_MAXCCK 0x0000000F
#define WDEV_MAXCCK_S 16
#define WDEV_MAXOFDM 0x0000000F
#define WDEV_MAXOFDM_S 8
#define WDEV_MAX11N 0x000000FF
#define WDEV_MAX11N_S 0

#define WDEVDIAG8_REG                           (DR_REG_WDEV_TX_BASE + 0x0028)
#define WDEVDIAG9_REG                           (DR_REG_WDEV_TX_BASE + 0x002C)
#define WDEVDIAG10_REG                          (DR_REG_WDEV_TX_BASE + 0x0030)
#define WDEVDIAG12_REG                          (DR_REG_WDEV_TX_BASE + 0x0034)
#define WDEVDBG_REG                             (DR_REG_WDEV_TX_BASE + 0x0038)
#define WDEV_TOBB_FIFO_CLKB_EN (BIT(3))
#define WDEV_TOBB_FIFO_CLKA_EN (BIT(2))
#define WDEV_TXCLK_EN (BIT(1))
#define WDEV_ALWAYS_TX (BIT(0))

#define WDEVTX_TO_REG                           (DR_REG_WDEV_TX_BASE + 0x003C)
#define WDEV_TXTO_ENA (BIT(31))
#define WDEV_TXTO_TIMER 0x0000FFFF
#define WDEV_TXTO_TIMER_S 0

#define WDEVTX_AHB_REG                          (DR_REG_WDEV_TX_BASE + 0x0040)
#define WDEV_TXBURST_MAX_LEN 0x0000000F
#define WDEV_TXBURST_MAX_LEN_S 0

#define WDEVTXDATE_REG                          (DR_REG_WDEV_TX_BASE + 0x03F8)
#define WDEV_MACTX_DATE 0x0FFFFFFF
#define WDEV_MACTX_DATE_S 0

#define DR_REG_WDEV_SEC_BASE  0x60033800
#define WDEV_SEC_DATE_VALUE    0x1505051
#define WDEVSEC_CONF0_REG                       (DR_REG_WDEV_SEC_BASE + 0x0000)
#define WDEV_ID0_KIDMATCH_TYPE 0x00000003
#define WDEV_ID0_KIDMATCH_TYPE_S 30
#define WDEV_ID0_WAPIKID2BIT_EN (BIT(29))
#define WDEV_ID0_UCUSEGTK_EN (BIT(28))
#define WDEV_ID0_TAMATCHRPT_EN (BIT(27))
#define WDEV_ID0_RXUNCRYPTO_CHECK_EN (BIT(26))
#define WDEV_ID0_RX_EXCLUDEUNCRYPT (BIT(25))
#define WDEV_ID0_RX_EXCLUDECRYPT (BIT(24))
#define WDEV_ID0_RXCONFRM_FRCKSRCH (BIT(23))
#define WDEV_ID0_RXUNDEFINE_FRCKSRCH (BIT(22))
#define WDEV_ID0_RXMGT_FRCKSRCH (BIT(21))
#define WDEV_ID0_RXNONCRYPT_FRCKSRCH (BIT(20))
#define WDEV_ID0_RXSECERRBYPASS_EN (BIT(19))
#define WDEV_ID0_RXIBSS_IND (BIT(18))
#define WDEV_ID0_RXMGTCRYPTO_EN (BIT(17))
#define WDEV_ID0_RXCRYPTO_EN (BIT(16))
#define WDEV_ID0_CCMP_BKCNT_2009 (BIT(10))
#define WDEV_ID0_CCMP_QOS_2009 (BIT(9))
#define WDEV_ID0_CCMP_FC_2009 (BIT(8))
#define WDEV_ID0_TX_FCS_DIS (BIT(5))
#define WDEV_ID0_TX_FAKE_HT (BIT(4))
#define WDEV_ID0_TXCRYPTO_CHECK_EN (BIT(3))
#define WDEV_ID0_TXIBSS_IND (BIT(2))
#define WDEV_ID0_TXMGTCRYPTO_EN (BIT(1))
#define WDEV_ID0_TXCRYPTO_EN (BIT(0))

#define WDEVSEC_CONF1_REG                       (DR_REG_WDEV_SEC_BASE + 0x0004)
#define WDEV_ID1_KIDMATCH_TYPE 0x00000003
#define WDEV_ID1_KIDMATCH_TYPE_S 30
#define WDEV_ID1_WAPIKID2BIT_EN (BIT(29))
#define WDEV_ID1_UCUSEGTK_EN (BIT(28))
#define WDEV_ID1_TAMATCHRPT_EN (BIT(27))
#define WDEV_ID1_RXUNCRYPTO_CHECK_EN (BIT(26))
#define WDEV_ID1_RX_EXCLUDEUNCRYPT (BIT(25))
#define WDEV_ID1_RX_EXCLUDECRYPT (BIT(24))
#define WDEV_ID1_RXCONFRM_FRCKSRCH (BIT(23))
#define WDEV_ID1_RXUNDEFINE_FRCKSRCH (BIT(22))
#define WDEV_ID1_RXMGT_FRCKSRCH (BIT(21))
#define WDEV_ID1_RXNONCRYPT_FRCKSRCH (BIT(20))
#define WDEV_ID1_RXSECERRBYPASS_EN (BIT(19))
#define WDEV_ID1_RXIBSS_IND (BIT(18))
#define WDEV_ID1_RXMGTCRYPTO_EN (BIT(17))
#define WDEV_ID1_RXCRYPTO_EN (BIT(16))
#define WDEV_ID1_CCMP_BKCNT_2009 (BIT(10))
#define WDEV_ID1_CCMP_QOS_2009 (BIT(9))
#define WDEV_ID1_CCMP_FC_2009 (BIT(8))
#define WDEV_ID1_TX_FCS_DIS (BIT(5))
#define WDEV_ID1_TX_FAKE_HT (BIT(4))
#define WDEV_ID1_TXCRYPTO_CHECK_EN (BIT(3))
#define WDEV_ID1_TXIBSS_IND (BIT(2))
#define WDEV_ID1_TXMGTCRYPTO_EN (BIT(1))
#define WDEV_ID1_TXCRYPTO_EN (BIT(0))

#define WDEVSEC_CONF10_REG                      (DR_REG_WDEV_SEC_BASE + 0x0008)
#define WDEVSEC_CONF11_REG                      (DR_REG_WDEV_SEC_BASE + 0x000C)
#define WDEVSEC_CONF2_REG                       (DR_REG_WDEV_SEC_BASE + 0x0010)
#define WDEV_WAPITX_DISABLE (BIT(31))
#define WDEV_WAPIRX_DISABLE (BIT(30))
#define WDEV_CCMPTX_DISABLE (BIT(29))
#define WDEV_CCMPRX_DISABLE (BIT(28))
#define WDEV_TKIPTX_DISABLE (BIT(27))
#define WDEV_TKIPRX_DISABLE (BIT(26))
#define WDEV_WEPTX_DISABLE (BIT(25))
#define WDEV_WEPRX_DISABLE (BIT(24))
#define WDEV_WAPI_QOS_MASK 0x0000FFFF
#define WDEV_WAPI_QOS_MASK_S 8
#define WDEV_WAPI_ORDER_11N (BIT(2))
#define WDEV_WAPI_IVSEQ_IND (BIT(1))
#define WDEV_WAPI_LENSEQ_IND (BIT(0))

#define WDEVSEC_CONF3_REG                       (DR_REG_WDEV_SEC_BASE + 0x0014)
#define WDEV_ENTRY24_VALID (BIT(24))
#define WDEV_ENTRY23_VALID (BIT(23))
#define WDEV_ENTRY22_VALID (BIT(22))
#define WDEV_ENTRY21_VALID (BIT(21))
#define WDEV_ENTRY20_VALID (BIT(20))
#define WDEV_ENTRY19_VALID (BIT(19))
#define WDEV_ENTRY18_VALID (BIT(18))
#define WDEV_ENTRY17_VALID (BIT(17))
#define WDEV_ENTRY16_VALID (BIT(16))
#define WDEV_ENTRY15_VALID (BIT(15))
#define WDEV_ENTRY14_VALID (BIT(14))
#define WDEV_ENTRY13_VALID (BIT(13))
#define WDEV_ENTRY12_VALID (BIT(12))
#define WDEV_ENTRY11_VALID (BIT(11))
#define WDEV_ENTRY10_VALID (BIT(10))
#define WDEV_ENTRY9_VALID (BIT(9))
#define WDEV_ENTRY8_VALID (BIT(8))
#define WDEV_ENTRY7_VALID (BIT(7))
#define WDEV_ENTRY6_VALID (BIT(6))
#define WDEV_ENTRY5_VALID (BIT(5))
#define WDEV_ENTRY4_VALID (BIT(4))
#define WDEV_ENTRY3_VALID (BIT(3))
#define WDEV_ENTRY2_VALID (BIT(2))
#define WDEV_ENTRY1_VALID (BIT(1))
#define WDEV_ENTRY0_VALID (BIT(0))

#define WDEVSEC_CONF4_REG                       (DR_REG_WDEV_SEC_BASE + 0x0018)
#define WDEV_CCMPSEQ_MASK 0x0000FFFF
#define WDEV_CCMPSEQ_MASK_S 16
#define WDEV_CCMPQOS_MASK 0x0000FFFF
#define WDEV_CCMPQOS_MASK_S 0

#define WDEVSEC_CONF5_REG                       (DR_REG_WDEV_SEC_BASE + 0x001C)
#define WDEV_CCMPFC_MASK 0x0000FFFF
#define WDEV_CCMPFC_MASK_S 16
#define WDEV_CCMPMGT_QOS 0x0000FFFF
#define WDEV_CCMPMGT_QOS_S 0

#define WDEVSEC_CONF6_REG                       (DR_REG_WDEV_SEC_BASE + 0x0020)
#define WDEV_TKIPMIC_DISABLE (BIT(31))
#define WDEV_TKIPMGT_QOS 0x000000FF
#define WDEV_TKIPMGT_QOS_S 20
#define WDEV_TKIPQOS_SHIFT 0x0000000F
#define WDEV_TKIPQOS_SHIFT_S 16
#define WDEV_TKIPQOS_MASK 0x0000FFFF
#define WDEV_TKIPQOS_MASK_S 0

#define WDEVSEC_CONF7_REG                       (DR_REG_WDEV_SEC_BASE + 0x0024)
#define WDEV_RXFIFO_PRT_EN (BIT(31))
#define WDEV_RXFIFO_PRT_CNT 0x00007FFF
#define WDEV_RXFIFO_PRT_CNT_S 16
#define WDEV_TXFIFO_PRT_EN (BIT(15))
#define WDEV_TXFIFO_PRT_CNT 0x00007FFF
#define WDEV_TXFIFO_PRT_CNT_S 0

#define WDEVSEC_CONF8_REG                       (DR_REG_WDEV_SEC_BASE + 0x0028)
#define WDEVSEC_CONF9_REG                       (DR_REG_WDEV_SEC_BASE + 0x002C)
#define WDEVSEC_STATE0_REG                      (DR_REG_WDEV_SEC_BASE + 0x0030)
#define WDEVSEC_STATE1_REG                      (DR_REG_WDEV_SEC_BASE + 0x0034)
#define WDEVSEC_STATE2_REG                      (DR_REG_WDEV_SEC_BASE + 0x0038)
#define WDEVSEC_STATE3_REG                      (DR_REG_WDEV_SEC_BASE + 0x003C)
#define WDEVSEC_STATE_REG( i )                  (DR_REG_WDEV_SEC_BASE + 0x0030 + ( i ) * 0x04)

#define WDEVSEC_CLK_CONF_REG                    (DR_REG_WDEV_SEC_BASE + 0x0040)
#define WDEV_KMEM_CLK_EN (BIT(6))
#define WDEV_SECCLK_EN (BIT(5))
#define WDEV_SECTX_CLK_EN (BIT(4))
#define WDEV_SECRX_CLK_EN (BIT(3))
#define WDEV_TKIP_CLK_EN (BIT(2))
#define WDEV_WAPI_CLK_EN (BIT(1))
#define WDEV_CCMP_CLK_EN (BIT(0))

#define WDEVSECDATE_REG                         (DR_REG_WDEV_SEC_BASE + 0x03F8)
#define WDEV_MACSEC_DATE 0x0FFFFFFF
#define WDEV_MACSEC_DATE_S 0

#define DR_REG_WDEV_SCH_BASE  0x60033c00
#define WDEV_SCH_DATE_VALUE    0x1810100
#define WDEVGPO_REG                             (DR_REG_WDEV_SCH_BASE + 0x0000)
#define WDEVNAV_REG                             (DR_REG_WDEV_SCH_BASE + 0x0004)
#define WDEV_NAVENABLE (BIT(30))
#define WDEV_NAV 0x0000FFFF
#define WDEV_NAV_S 0

#define WDEVNAVTARGET_REG                       (DR_REG_WDEV_SCH_BASE + 0x0008)
#define WDEVNAVSTART_REG                        (DR_REG_WDEV_SCH_BASE + 0x000C)
#define WDEVBBRXHUNG_REG                        (DR_REG_WDEV_SCH_BASE + 0x0010)
#define WDEV_BBRXHUNG_ENA (BIT(31))
#define WDEV_NOSUPORTRATE_OPTION (BIT(30))
#define WDEV_BBRXHUNG_TIME 0x00000FFF
#define WDEV_BBRXHUNG_TIME_S 0

#define WDEVBBTXHUNG_REG                        (DR_REG_WDEV_SCH_BASE + 0x0014)
#define WDEV_BBTXHUNG_ENA (BIT(31))
#define WDEV_BBTXHUNG_TIME 0x00000FFF
#define WDEV_BBTXHUNG_TIME_S 0

#define WDEVBBCCAHUNG_REG                       (DR_REG_WDEV_SCH_BASE + 0x0018)
#define WDEV_BBCCAHUNG_ENA (BIT(31))
#define WDEV_BBCCAHUNG_TIME 0x00000FFF
#define WDEV_BBCCAHUNG_TIME_S 0

#define INT1_NMI_WDEV_REG                       (DR_REG_WDEV_SCH_BASE + 0x001C)
#define WDEV_TXTO_INT_NMI (BIT(9))
#define WDEV_TXEND_DATA_INT_NMI (BIT(8))
#define WDEV_TXEND_CTS_INT_NMI (BIT(7))
#define WDEV_TXEND_RTS_INT_NMI (BIT(6))
#define WDEV_RXEND_TXACK_INT_NMI (BIT(5))
#define WDEV_RXEND_TXCTS_INT_NMI (BIT(4))
#define WDEV_RXEND_DATA_INT_NMI (BIT(3))
#define WDEV_RXSUC_INT_NMI (BIT(2))
#define WDEV_IMRTO_INT_NMI (BIT(1))
#define WDEV_RXTO_INT_NMI (BIT(0))

#define INT1_ENA_WDEV_REG                       (DR_REG_WDEV_SCH_BASE + 0x0020)
#define WDEV_TXTO_INT_ENA (BIT(9))
#define WDEV_TXEND_DATA_INT_ENA (BIT(8))
#define WDEV_TXEND_CTS_INT_ENA (BIT(7))
#define WDEV_TXEND_RTS_INT_ENA (BIT(6))
#define WDEV_RXEND_TXACK_INT_ENA (BIT(5))
#define WDEV_RXEND_TXCTS_INT_ENA (BIT(4))
#define WDEV_RXEND_DATA_INT_ENA (BIT(3))
#define WDEV_RXSUC_INT_ENA (BIT(2))
#define WDEV_IMRTO_INT_ENA (BIT(1))
#define WDEV_RXTO_INT_ENA (BIT(0))

#define INT1_RAW_WDEV_REG                       (DR_REG_WDEV_SCH_BASE + 0x0024)
#define WDEV_TXTO_INT_RAW (BIT(9))
#define WDEV_TXEND_DATA_INT_RAW (BIT(8))
#define WDEV_TXEND_CTS_INT_RAW (BIT(7))
#define WDEV_TXEND_RTS_INT_RAW (BIT(6))
#define WDEV_RXEND_TXACK_INT_RAW (BIT(5))
#define WDEV_RXEND_TXCTS_INT_RAW (BIT(4))
#define WDEV_RXEND_DATA_INT_RAW (BIT(3))
#define WDEV_RXSUC_INT_RAW (BIT(2))
#define WDEV_IMRTO_INT_RAW (BIT(1))
#define WDEV_RXTO_INT_RAW (BIT(0))

#define INT1_ST_WDEV_REG                        (DR_REG_WDEV_SCH_BASE + 0x0028)
#define WDEV_TXTO_INT_ST (BIT(9))
#define WDEV_TXEND_DATA_INT_ST (BIT(8))
#define WDEV_TXEND_CTS_INT_ST (BIT(7))
#define WDEV_TXEND_RTS_INT_ST (BIT(6))
#define WDEV_RXEND_TXACK_INT_ST (BIT(5))
#define WDEV_RXEND_TXCTS_INT_ST (BIT(4))
#define WDEV_RXEND_DATA_INT_ST (BIT(3))
#define WDEV_RXSUC_INT_ST (BIT(2))
#define WDEV_IMRTO_INT_ST (BIT(1))
#define WDEV_RXTO_INT_ST (BIT(0))

#define INT1_CLR_WDEV_REG                       (DR_REG_WDEV_SCH_BASE + 0x002C)
#define WDEV_TXTO_INT_CLR (BIT(9))
#define WDEV_TXEND_DATA_INT_CLR (BIT(8))
#define WDEV_TXEND_CTS_INT_CLR (BIT(7))
#define WDEV_TXEND_RTS_INT_CLR (BIT(6))
#define WDEV_RXEND_TXACK_INT_CLR (BIT(5))
#define WDEV_RXEND_TXCTS_INT_CLR (BIT(4))
#define WDEV_RXEND_DATA_INT_CLR (BIT(3))
#define WDEV_RXSUC_INT_CLR (BIT(2))
#define WDEV_IMRTO_INT_CLR (BIT(1))
#define WDEV_RXTO_INT_CLR (BIT(0))

#define INT_NMI_WDEV_REG                        (DR_REG_WDEV_SCH_BASE + 0x0030)
#define INT_ENA_WDEV_REG                        (DR_REG_WDEV_SCH_BASE + 0x0034)
#define INT_RAW_WDEV_REG                        (DR_REG_WDEV_SCH_BASE + 0x0038)
#define INT_ST_WDEV_REG                         (DR_REG_WDEV_SCH_BASE + 0x003C)
#define INT_CLR_WDEV_REG                        (DR_REG_WDEV_SCH_BASE + 0x0040)
#define WDEV_RXCHEST_INT     (BIT(29))
#define WDEV_TIMER1_REACH_INT     (BIT(28))
#define WDEV_TIMER0_REACH_INT     (BIT(27))
#define WDEV_TICK_1S_INT     (BIT(26))
#define WDEV_RXEND_SAMPDU_INT     (BIT(24))
#define WDEV_TXSTART_DATA_INT     (BIT(23))
#define WDEV_TXOPSTART_INT     (BIT(22))
#define WDEV_TXOPCOMPLETE_INT     (BIT(21))
#define WDEV_RXERR_TO_INT     (BIT(20))
#define WDEV_TXENA_TO_INT     (BIT(19))
#define WDEV_RXAHBERR_INT     (BIT(18))
#define WDEV_TXSTART_CTS_INT     (BIT(13))
#define WDEV_TXSTART_RTS_INT     (BIT(12))
#define WDEV_PANIC_WATCHDOG_INT     (BIT(11))
#define WDEV_BB_DC_INT     (BIT(10))
#define WDEV_RXBUFOV_INT     (BIT(9))
#define WDEV_TXCOL_INT     (BIT(8))
#define WDEV_TXCOMPLETE_INT     (BIT(7))
#define WDEV_RXHUNG_INT     (BIT(6))
#define WDEV_RXSUC_DATA_INT     (BIT(5))
#define WDEV_RXEND_REAL_INT     (BIT(4))
#define WDEV_RXSTART_INT     (BIT(3))
#define WDEV_RXEND_INT     (BIT(2))
#define WDEV_TXEND_INT     (BIT(1))
#define WDEV_TXSTART_INT     (BIT(0))

#define WDEVSLOT_REG                            (DR_REG_WDEV_SCH_BASE + 0x0044)
#define WDEV_MACSLOT 0x000000FF
#define WDEV_MACSLOT_S 24
#define WDEV_SIFS 0x000000FF
#define WDEV_SIFS_S 16
#define WDEV_RXSTARTCCK_DELAY 0x000000FF
#define WDEV_RXSTARTCCK_DELAY_S 8
#define WDEV_RXSTARTOFDM_DELAY 0x000000FF
#define WDEV_RXSTARTOFDM_DELAY_S 0

#define WDEVDELAY_REG                           (DR_REG_WDEV_SCH_BASE + 0x0048)
#define WDEV_TXCCK_DELAY 0x000000FF
#define WDEV_TXCCK_DELAY_S 24
#define WDEV_TXOFDM_DELAY 0x000000FF
#define WDEV_TXOFDM_DELAY_S 16
#define WDEV_RXCCK_DELAY 0x000000FF
#define WDEV_RXCCK_DELAY_S 8
#define WDEV_RXOFDM_DELAY 0x000000FF
#define WDEV_RXOFDM_DELAY_S 0

#define WDEVBB_INIT_VALUE_REG                   (DR_REG_WDEV_SCH_BASE + 0x004C)
#define WDEV_BB_CCA_IND 0x00000003
#define WDEV_BB_CCA_IND_S 30
#define WDEV_BB_CCA_IND_HT40_SEC 0x00000003
#define WDEV_BB_CCA_IND_HT40_SEC_S 28
#define WDEV_BB_RX_IS_BW40 0x00000003
#define WDEV_BB_RX_IS_BW40_S 26
#define WDEV_BB_RXFRAME 0x00000003
#define WDEV_BB_RXFRAME_S 24
#define WDEV_BB_RXDATA_VALID 0x00000003
#define WDEV_BB_RXDATA_VALID_S 22
#define WDEV_BB_TXERROR 0x00000003
#define WDEV_BB_TXERROR_S 18
#define WDEV_BB_TXFRAME_ACK 0x00000003
#define WDEV_BB_TXFRAME_ACK_S 16
#define WDEV_BB_TXDATA_ACK 0x00000003
#define WDEV_BB_TXDATA_ACK_S 14
#define WDEVHUNGRECOVER_REG                     (DR_REG_WDEV_SCH_BASE + 0x0050)
#define WDEV_RXHUNG_RECOVER (BIT(31))
#define WDEV_RXHUNG_TIMER 0x00007FFF
#define WDEV_RXHUNG_TIMER_S 16
#define WDEV_TXHUNG_RECOVER (BIT(15))
#define WDEV_TXHUNG_TIMER 0x00007FFF
#define WDEV_TXHUNG_TIMER_S 0

#define WDEVHUNGSTATE_REG                       (DR_REG_WDEV_SCH_BASE + 0x0054)
#define WDEV_RXHUNG_STATIS_CNT 0x000000FF
#define WDEV_RXHUNG_STATIS_CNT_S 24
#define WDEV_TXHUNG_STATIS_CNT 0x000000FF
#define WDEV_TXHUNG_STATIS_CNT_S 16
#define WDEV_HUNGST_CLR (BIT(0))

#define WDEVAHBMTEST_REG                        (DR_REG_WDEV_SCH_BASE + 0x0058)
#define WDEV_TX_AHBM_TESTADDR 0x00000003
#define WDEV_TX_AHBM_TESTADDR_S 14
#define WDEV_TX_AHBM_TESTMODE 0x00000003
#define WDEV_TX_AHBM_TESTMODE_S 12
#define WDEV_RXGETDSCR_AHBM_TESTADDR 0x00000003
#define WDEV_RXGETDSCR_AHBM_TESTADDR_S 10
#define WDEV_RXGETDSCR_AHBM_TESTMODE 0x00000003
#define WDEV_RXGETDSCR_AHBM_TESTMODE_S 8
#define WDEV_RXDSCR_AHBM_TESTADDR 0x00000003
#define WDEV_RXDSCR_AHBM_TESTADDR_S 6
#define WDEV_RXDSCR_AHBM_TESTMODE 0x00000003
#define WDEV_RXDSCR_AHBM_TESTMODE_S 4
#define WDEV_RX_AHBM_TESTADDR 0x00000003
#define WDEV_RX_AHBM_TESTADDR_S 2
#define WDEV_RX_AHBM_TESTMODE 0x00000003
#define WDEV_RX_AHBM_TESTMODE_S 0

#define WDEVTXPMD_REG                           (DR_REG_WDEV_SCH_BASE + 0x005C)
#define WDEV_TXCOMPLETE_STATE 0x0000000F
#define WDEV_TXCOMPLETE_STATE_S 28
#define AUTOTX_SUC 0x0
#define AUTOTX_RTS_ERR 0x1
#define AUTOTXRX_CTS_ERR 0x2
#define AUTOTX_CTS_ERR 0x3
#define AUTOTX_DATA_ERR 0x4
#define AUTOTXRX_ACK_ERR 0x5
#define WDEV_TXCOMPLETE_ST_MATCH 0x0000000F
#define WDEV_TXCOMPLETE_ST_MATCH_S 24
#define RX_DA_UNMATCH 0x1
#define RX_TYPE_UNMATCH 0x2
#define RX_TIMEOUT 0x3
#define WDEV_TXCOMPLETE_ERRCODE 0x000000FF
#define WDEV_TXCOMPLETE_ERRCODE_S 16
#define WDEV_TXSTART_QSEL 0x0000000F
#define WDEV_TXSTART_QSEL_S 12
#define WDEV_TXCOMPLETE_QSEL 0x0000000F
#define WDEV_TXCOMPLETE_QSEL_S 8
#define WDEV_TXEND_STATE 0x000000FF
#define WDEV_TXEND_STATE_S 0
#define TX_BB_ERR 0x01
#define TX_LEN_11N_ERR 0x02
#define TX_BTABORT_ERR 0x03
#define TX_BLOCK_ERR 0x04
#define TX_FREQ_BUSY_ERR 0x05
#define TX_LINK_LEN_ERR 0x10
#define TX_LINK_EOF0_ERR 0x11
#define TX_LINK_SOF_ERR 0x12
#define TX_LINK_EOF1_ERR 0x13
#define TX_LINK_BUF_OVERFLOW_ERR 0x14
#define TX_LINK_FSTBUF_ERR 0x15
#define TX_LINK_OWNER_ERR 0x16
#define TX_LINK_BUFPTR_ERR 0x17
#define TX_LINK_DSCPTR_ERR 0x18
#define TX_LINK_SUBFRM_OVERFLOW_ERR 0x1f
#define TX_SECLEN_ERR 0xC8
#define TX_SECCRLEN_ERR 0xC9
#define TX_SECFIFOTIMEOUT_ERR 0xC3
#define TX_SECKID_ERR 0xC0
#define TX_SECCRTTYPE_ERR 0xC1
#define TX_SECKEYNULL_ERR 0xC2

#define WDEVOPTIONS_REG                         (DR_REG_WDEV_SCH_BASE + 0x0060)
#define WDEV_AUTO_FILLTSF_ENA (BIT(31))
#define WDEV_TXCOMPINT_OPTION (BIT(30))
#define WDEV_BATAB_ENA (BIT(29))
#define WDEV_WAITINGACK_NOCASE_BUFFER (BIT(28))
#define WDEV_FORCE_CENTER (BIT(27))
#define WDEV_BTPRIO11_FORCE_RXERR (BIT(26))
#define WDEV_RXCW40FRHT (BIT(25))
#define WDEV_TMSTP_TSFUP_FILTER (BIT(24))
#define WDEV_RXLASTDSCR_FIX (BIT(23))
#define WDEV_DURATION_BWMODE 0x00000003
#define WDEV_DURATION_BWMODE_S 16
#define WDEV_TXRXTIME_USE_BB (BIT(15))
#define WDEV_RXAPDUMPMODE_ENA (BIT(14))
#define WDEV_RXSAMEBM_ERR_ENA (BIT(13))
#define WDEV_TXOP_INT_USED (BIT(11))
#define WDEV_LOCK_AUTOTX (BIT(10))
#define WDEV_RXSUBLEN_REPLACE_LEGLEN (BIT(9))
#define WDEV_TXHT40_MULTILEN (BIT(8))
#define WDEV_TXWAITACK_TILL_TIMOUT (BIT(7))
#define WDEV_CCA_EQU_RXFRAM (BIT(6))
#define WDEV_TXCOL_VERSION (BIT(5))
#define WDEV_TXAMPDU_DISABLE_EN (BIT(4))
#define WDEV_TXAUTO_LEN_CALC (BIT(2))
#define WDEV_TX11N_LEN_CHECK (BIT(1))
#define WDEV_SCHCLK_EN (BIT(0))

#define WDEVSECOND_CCACONF_REG                  (DR_REG_WDEV_SCH_BASE + 0x0064)
#define WDEV_TXDATA_HT40_CARE_CURSECCCA (BIT(31))
#define WDEV_TXDATA_HT40_CARE_RXCTS (BIT(30))
#define WDEV_TXDATA_HT20_CARE_RXCTS (BIT(29))
#define WDEV_AUTORXTXCTS_CARE_CURSECCCA (BIT(28))
#define WDEV_SECONDCCA_COUNT 0x000000FF
#define WDEV_SECONDCCA_COUNT_S 0

#define WDEVRXTXOPTION_REG                      (DR_REG_WDEV_SCH_BASE + 0x0068)
#define WDEV_AUTOTXCTS_IMR (BIT(3))
#define WDEV_TXACK_PMG (BIT(2))
#define WDEV_TXBA_PMG (BIT(1))
#define WDEV_TXMCS_SEL (BIT(0))

#define WDEVAUTOTXRX_ENA_REG                    (DR_REG_WDEV_SCH_BASE + 0x006C)
#define WDEV_AUTOTX_ENA (BIT(1))
#define WDEV_AUTORXTX_ENA (BIT(0))

#define WDEVTXRX_TAB_REG( i )                   (DR_REG_WDEV_SCH_BASE + 0x0070 + ( i ) * 0x04)
#define WDEVTXRX_TAB0_REG                       (DR_REG_WDEV_SCH_BASE + 0x0070)
#define WDEV_TXRX_ASSREQ 0x0000000F
#define WDEV_TXRX_ASSREQ_S 28
#define WDEV_TXRX_ASSRES 0x0000000F
#define WDEV_TXRX_ASSRES_S 24
#define WDEV_TXRX_REAREQ 0x0000000F
#define WDEV_TXRX_REAREQ_S 20
#define WDEV_TXRX_REARES 0x0000000F
#define WDEV_TXRX_REARES_S 16
#define WDEV_TXRX_PROREQ 0x0000000F
#define WDEV_TXRX_PROREQ_S 12
#define WDEV_TXRX_PRORES 0x0000000F
#define WDEV_TXRX_PRORES_S 8
#define WDEV_TXRX_000110 0x0000000F
#define WDEV_TXRX_000110_S 4
#define WDEV_TXRX_000111 0x0000000F
#define WDEV_TXRX_000111_S 0

#define WDEVTXRX_TAB1_REG                       (DR_REG_WDEV_SCH_BASE + 0x0074)
#define WDEV_TXRX_BEACON 0x0000000F
#define WDEV_TXRX_BEACON_S 28
#define WDEV_TXRX_ATIM 0x0000000F
#define WDEV_TXRX_ATIM_S 24
#define WDEV_TXRX_DISASS 0x0000000F
#define WDEV_TXRX_DISASS_S 20
#define WDEV_TXRX_AUTHEN 0x0000000F
#define WDEV_TXRX_AUTHEN_S 16
#define WDEV_TXRX_DEAUTH 0x0000000F
#define WDEV_TXRX_DEAUTH_S 12
#define WDEV_TXRX_ACTION 0x0000000F
#define WDEV_TXRX_ACTION_S 8
#define WDEV_TXRX_ACTNOACK 0x0000000F
#define WDEV_TXRX_ACTNOACK_S 4
#define WDEV_TXRX_001111 0x0000000F
#define WDEV_TXRX_001111_S 0

#define WDEVTXRX_TAB2_REG                       (DR_REG_WDEV_SCH_BASE + 0x0078)
#define WDEV_TXRX_010000 0x0000000F
#define WDEV_TXRX_010000_S 28
#define WDEV_TXRX_010001 0x0000000F
#define WDEV_TXRX_010001_S 24
#define WDEV_TXRX_010010 0x0000000F
#define WDEV_TXRX_010010_S 20
#define WDEV_TXRX_010011 0x0000000F
#define WDEV_TXRX_010011_S 16
#define WDEV_TXRX_010100 0x0000000F
#define WDEV_TXRX_010100_S 12
#define WDEV_TXRX_010101 0x0000000F
#define WDEV_TXRX_010101_S 8
#define WDEV_TXRX_010110 0x0000000F
#define WDEV_TXRX_010110_S 4
#define WDEV_TXRX_CONWAR 0x0000000F
#define WDEV_TXRX_CONWAR_S 0

#define WDEVTXRX_TAB3_REG                       (DR_REG_WDEV_SCH_BASE + 0x007C)
#define WDEV_TXRX_BAREQ 0x0000000F
#define WDEV_TXRX_BAREQ_S 28
#define WDEV_TXRX_BA 0x0000000F
#define WDEV_TXRX_BA_S 24
#define WDEV_TXRX_PSPOLL 0x0000000F
#define WDEV_TXRX_PSPOLL_S 20
#define WDEV_TXRX_RTS 0x0000000F
#define WDEV_TXRX_RTS_S 16
#define WDEV_TXRX_CTS 0x0000000F
#define WDEV_TXRX_CTS_S 12
#define WDEV_TXRX_ACK 0x0000000F
#define WDEV_TXRX_ACK_S 8
#define WDEV_TXRX_CFEND 0x0000000F
#define WDEV_TXRX_CFEND_S 4
#define WDEV_TXRX_CFENDCFACK 0x0000000F
#define WDEV_TXRX_CFENDCFACK_S 0

#define WDEVTXRX_TAB4_REG                       (DR_REG_WDEV_SCH_BASE + 0x0080)
#define WDEV_TXRX_DATA 0x0000000F
#define WDEV_TXRX_DATA_S 28
#define WDEV_TXRX_DATACFACK 0x0000000F
#define WDEV_TXRX_DATACFACK_S 24
#define WDEV_TXRX_DATACFPOLL 0x0000000F
#define WDEV_TXRX_DATACFPOLL_S 20
#define WDEV_TXRX_DATACFACKCFPOLL 0x0000000F
#define WDEV_TXRX_DATACFACKCFPOLL_S 16
#define WDEV_TXRX_NULL 0x0000000F
#define WDEV_TXRX_NULL_S 12
#define WDEV_TXRX_CFACK 0x0000000F
#define WDEV_TXRX_CFACK_S 8
#define WDEV_TXRX_CFPOLL 0x0000000F
#define WDEV_TXRX_CFPOLL_S 4
#define WDEV_TXRX_CFACKCFPOLL 0x0000000F
#define WDEV_TXRX_CFACKCFPOLL_S 0

#define WDEVTXRX_TAB5_REG                       (DR_REG_WDEV_SCH_BASE + 0x0084)
#define WDEV_TXRX_QOSDATA 0x0000000F
#define WDEV_TXRX_QOSDATA_S 28
#define WDEV_TXRX_QOSDATACFACK 0x0000000F
#define WDEV_TXRX_QOSDATACFACK_S 24
#define WDEV_TXRX_QOSDATACFPOLL 0x0000000F
#define WDEV_TXRX_QOSDATACFPOLL_S 20
#define WDEV_TXRX_QOSDATACFACKCFPOLL 0x0000000F
#define WDEV_TXRX_QOSDATACFACKCFPOLL_S 16
#define WDEV_TXRX_QOSNULL 0x0000000F
#define WDEV_TXRX_QOSNULL_S 12
#define WDEV_TXRX_101101 0x0000000F
#define WDEV_TXRX_101101_S 8
#define WDEV_TXRX_QOSCPOLL 0x0000000F
#define WDEV_TXRX_QOSCPOLL_S 4
#define WDEV_TXRX_QOSCFACKCFPOLL 0x0000000F
#define WDEV_TXRX_QOSCFACKCFPOLL_S 0
#define AUTO_IMT_NONE 0x0
#define AUTO_IMR_ACK 0x1
#define AUTO_IMR_CTS 0x2
#define AUTO_IMR_WDATA 0x3
#define AUTO_IMR_PDATA 0x4
#define AUTO_QOSACK 0x5
#define AUTO_BARACK 0x6
#define AUTO_BAACK 0x7
#define AUTO_TXOP_WDATA 0x8

#define WDEVTXRX_QNUM_REG                       (DR_REG_WDEV_SCH_BASE + 0x0088)
#define WDEV_BEACON_QNUM 0x0000000F
#define WDEV_BEACON_QNUM_S 4
#define WDEV_TXRX_QNUM 0x0000000F
#define WDEV_TXRX_QNUM_S 0

#define WDEVTXTARGET_REG                        (DR_REG_WDEV_SCH_BASE + 0x008C)
#define WDEVTXTARGET_ENA_REG                    (DR_REG_WDEV_SCH_BASE + 0x0090)
#define WDEV_TXTIME_ENA (BIT(0))

#define WDEVTXQ_BLOCK_REG                       (DR_REG_WDEV_SCH_BASE + 0x0094)
#define WDEV_TXIMR2_COM_STOP (BIT(26))
#define WDEV_TXIMR1_COM_STOP (BIT(25))
#define WDEV_TXIMR0_COM_STOP (BIT(24))
#define WDEV_TXQ7_COM_STOP (BIT(23))
#define WDEV_TXQ6_COM_STOP (BIT(22))
#define WDEV_TXQ5_COM_STOP (BIT(21))
#define WDEV_TXQ4_COM_STOP (BIT(20))
#define WDEV_TXQ3_COM_STOP (BIT(19))
#define WDEV_TXQ2_COM_STOP (BIT(18))
#define WDEV_TXQ1_COM_STOP (BIT(17))
#define WDEV_TXQ0_COM_STOP (BIT(16))
#define WDEV_AUTORXTX_STOP (BIT(15))
#define WDEV_RXING (BIT(14))
#define WDEV_TXING (BIT(13))
#define WDEV_RXBLOCK (BIT(12))
#define WDEV_TXIMR2_BLOCK (BIT(10))
#define WDEV_TXIMR1_BLOCK (BIT(9))
#define WDEV_TXIMR0_BLOCK (BIT(8))
#define WDEV_TXQ7_BLOCK (BIT(7))
#define WDEV_TXQ6_BLOCK (BIT(6))
#define WDEV_TXQ5_BLOCK (BIT(5))
#define WDEV_TXQ4_BLOCK (BIT(4))
#define WDEV_TXQ3_BLOCK (BIT(3))
#define WDEV_TXQ2_BLOCK (BIT(2))
#define WDEV_TXQ1_BLOCK (BIT(1))
#define WDEV_TXQ0_BLOCK (BIT(0))
#define WDEV_TX_COM_STOPS 0x000007FF
#define WDEV_TX_COM_STOPS_S 16
#define WDEV_TX_BLOCKS 0x000007FF
#define WDEV_TX_BLOCKS_S 0

#define WDEVTXSTATE_CLR_REG                     (DR_REG_WDEV_SCH_BASE + 0x0098)
#define WDEV_TXIMR2_ENATO_CLR (BIT(26))
#define WDEV_TXIMR1_ENATO_CLR (BIT(25))
#define WDEV_TXIMR0_ENATO_CLR (BIT(24))
#define WDEV_TXQ7_ENATO_CLR (BIT(23))
#define WDEV_TXQ6_ENATO_CLR (BIT(22))
#define WDEV_TXQ5_ENATO_CLR (BIT(21))
#define WDEV_TXQ4_ENATO_CLR (BIT(20))
#define WDEV_TXQ3_ENATO_CLR (BIT(19))
#define WDEV_TXQ2_ENATO_CLR (BIT(18))
#define WDEV_TXQ1_ENATO_CLR (BIT(17))
#define WDEV_TXQ0_ENATO_CLR (BIT(16))
#define WDEV_TXIMR2_COL_CLR (BIT(10))
#define WDEV_TXIMR1_COL_CLR (BIT(9))
#define WDEV_TXIMR0_COL_CLR (BIT(8))
#define WDEV_TXQ7_COL_CLR (BIT(7))
#define WDEV_TXQ6_COL_CLR (BIT(6))
#define WDEV_TXQ5_COL_CLR (BIT(5))
#define WDEV_TXQ4_COL_CLR (BIT(4))
#define WDEV_TXQ3_COL_CLR (BIT(3))
#define WDEV_TXQ2_COL_CLR (BIT(2))
#define WDEV_TXQ1_COL_CLR (BIT(1))
#define WDEV_TXQ0_COL_CLR (BIT(0))
#define WDEV_TX_ENATO_CLRS 0x000007FF
#define WDEV_TX_ENATO_CLRS_S 16
#define WDEV_TX_COL_CLRS 0x000007FF
#define WDEV_TX_COL_CLRS_S 0

#define WDEVTXSTATE_REG                         (DR_REG_WDEV_SCH_BASE + 0x009C)
#define WDEV_TXIMR2_ENATO_ST (BIT(26))
#define WDEV_TXIMR1_ENATO_ST (BIT(25))
#define WDEV_TXIMR0_ENATO_ST (BIT(24))
#define WDEV_TXQ7_ENATO_ST (BIT(23))
#define WDEV_TXQ6_ENATO_ST (BIT(22))
#define WDEV_TXQ5_ENATO_ST (BIT(21))
#define WDEV_TXQ4_ENATO_ST (BIT(20))
#define WDEV_TXQ3_ENATO_ST (BIT(19))
#define WDEV_TXQ2_ENATO_ST (BIT(18))
#define WDEV_TXQ1_ENATO_ST (BIT(17))
#define WDEV_TXQ0_ENATO_ST (BIT(16))
#define WDEV_TXIMR2_COL (BIT(10))
#define WDEV_TXIMR1_COL (BIT(9))
#define WDEV_TXIMR0_COL (BIT(8))
#define WDEV_TXQ7_COL (BIT(7))
#define WDEV_TXQ6_COL (BIT(6))
#define WDEV_TXQ5_COL (BIT(5))
#define WDEV_TXQ4_COL (BIT(4))
#define WDEV_TXQ3_COL (BIT(3))
#define WDEV_TXQ2_COL (BIT(2))
#define WDEV_TXQ1_COL (BIT(1))
#define WDEV_TXQ0_COL (BIT(0))
#define WDEV_TX_ENATO_STS 0x000007FF
#define WDEV_TX_ENATO_STS_S 16
#define WDEV_TX_COLS 0x000007FF
#define WDEV_TX_COLS_S 0

#define WDEVTXENA_ST_CLR_REG                    (DR_REG_WDEV_SCH_BASE + 0x00A0)
#define WDEV_TXIMR2_ENA_ST_CLR (BIT(10))
#define WDEV_TXIMR1_ENA_ST_CLR (BIT(9))
#define WDEV_TXIMR0_ENA_ST_CLR (BIT(8))
#define WDEV_TXQ7_ENA_ST_CLR (BIT(7))
#define WDEV_TXQ6_ENA_ST_CLR (BIT(6))
#define WDEV_TXQ5_ENA_ST_CLR (BIT(5))
#define WDEV_TXQ4_ENA_ST_CLR (BIT(4))
#define WDEV_TXQ3_ENA_ST_CLR (BIT(3))
#define WDEV_TXQ2_ENA_ST_CLR (BIT(2))
#define WDEV_TXQ1_ENA_ST_CLR (BIT(1))
#define WDEV_TXQ0_ENA_ST_CLR (BIT(0))
#define WDEV_TX_ENA_ST_CLRS 0x000007FF
#define WDEV_TX_ENA_ST_CLRS_S 0

#define WDEVTXENA_ST_REG                        (DR_REG_WDEV_SCH_BASE + 0x00A4)
#define WDEV_TXIMR2_ENA_ST (BIT(10))
#define WDEV_TXIMR1_ENA_ST (BIT(9))
#define WDEV_TXIMR0_ENA_ST (BIT(8))
#define WDEV_TXQ7_ENA_ST (BIT(7))
#define WDEV_TXQ6_ENA_ST (BIT(6))
#define WDEV_TXQ5_ENA_ST (BIT(5))
#define WDEV_TXQ4_ENA_ST (BIT(4))
#define WDEV_TXQ3_ENA_ST (BIT(3))
#define WDEV_TXQ2_ENA_ST (BIT(2))
#define WDEV_TXQ1_ENA_ST (BIT(1))
#define WDEV_TXQ0_ENA_ST (BIT(0))
#define WDEV_TX_ENA_STS 0x000007FF
#define WDEV_TX_ENA_STS_S 0

#define WDEVTXIMR2_CONF_REG                     (DR_REG_WDEV_SCH_BASE + 0x00A8)
#define WDEVTXIMR2_PLCP0_REG                    (DR_REG_WDEV_SCH_BASE + 0x00AC)

#define WDEVTXIMR1_CONF_REG                     (DR_REG_WDEV_SCH_BASE + 0x00B0)
#define WDEVTXIMR1_PLCP0_REG                    (DR_REG_WDEV_SCH_BASE + 0x00B4)

#define WDEVTXIMR0_CONF_REG                     (DR_REG_WDEV_SCH_BASE + 0x00B8)
#define WDEVTXIMR0_PLCP0_REG                    (DR_REG_WDEV_SCH_BASE + 0x00BC)

#define WDEVTXIMR_CONF_REG( i )                 (DR_REG_WDEV_SCH_BASE + 0x00B8 - ( i - 8 ) * 0x08)
#define WDEV_TXIMR_PTI  0x0000000F
#define WDEV_TXIMR_PTI_S  28
#define WDEV_TXIMR_ENATO_TIMER  0x00000FFF
#define WDEV_TXIMR_ENATO_TIMER_S  0

#define WDEVTXIMR_PLCP0_REG( i )                (DR_REG_WDEV_SCH_BASE + 0x00BC - ( i - 8 ) * 0x08)
#define WDEV_TXIMR_ENA  (BIT(31))
#define WDEV_TXIMR_VALID  (BIT(30))
#define WDEV_TXIMR_TXOP  (BIT(29))
#define WDEV_TXIMR_CTS  (BIT(28))
#define WDEV_TXIMR_RTS  (BIT(27))
#define WDEV_TXIMR_ACK  0x00000007
#define WDEV_TXIMR_ACK_S  24
#define WDEV_TXIMR_CF  (BIT(23))
#define WDEV_TXIMR_AUTODUR  (BIT(22))
#define WDEV_TXIMR_TXENATO  (BIT(21))
#define WDEV_TXIMR_HWSEQ  (BIT(20))
#define WDEV_TXIMR_LINK_ADDR  0x000FFFFF
#define WDEV_TXIMR_LINK_ADDR_S  0

#define WDEVTXQ7_CONF_REG                       (DR_REG_WDEV_SCH_BASE + 0x00C0)
#define WDEVTXQ7_PLCP0_REG                      (DR_REG_WDEV_SCH_BASE + 0x00C4)

#define WDEVTXQ6_CONF_REG                       (DR_REG_WDEV_SCH_BASE + 0x00C8)
#define WDEVTXQ6_PLCP0_REG                      (DR_REG_WDEV_SCH_BASE + 0x00CC)

#define WDEVTXQ5_CONF_REG                       (DR_REG_WDEV_SCH_BASE + 0x00D0)
#define WDEVTXQ5_PLCP0_REG                      (DR_REG_WDEV_SCH_BASE + 0x00D4)

#define WDEVTXQ4_CONF_REG                       (DR_REG_WDEV_SCH_BASE + 0x00D8)
#define WDEVTXQ4_PLCP0_REG                      (DR_REG_WDEV_SCH_BASE + 0x00DC)

#define WDEVTXQ3_CONF_REG                       (DR_REG_WDEV_SCH_BASE + 0x00E0)
#define WDEVTXQ3_PLCP0_REG                      (DR_REG_WDEV_SCH_BASE + 0x00E4)

#define WDEVTXQ2_CONF_REG                       (DR_REG_WDEV_SCH_BASE + 0x00E8)
#define WDEVTXQ2_PLCP0_REG                      (DR_REG_WDEV_SCH_BASE + 0x00EC)

#define WDEVTXQ1_CONF_REG                       (DR_REG_WDEV_SCH_BASE + 0x00F0)
#define WDEVTXQ1_PLCP0_REG                      (DR_REG_WDEV_SCH_BASE + 0x00F4)

#define WDEVTXQ0_CONF_REG                       (DR_REG_WDEV_SCH_BASE + 0x00F8)
#define WDEVTXQ0_PLCP0_REG                      (DR_REG_WDEV_SCH_BASE + 0x00FC)

#define WDEVTXQ_CONF_REG( i )                   (DR_REG_WDEV_SCH_BASE + 0x00F8 - ( i ) * 0x08)
#define WDEV_TXQ_PTI  0x0000000F
#define WDEV_TXQ_PTI_S  28
#define WDEV_TXQ_AIFS  0x0000000F
#define WDEV_TXQ_AIFS_S  24
#define WDEV_TXQ_INBACKOFF  (BIT(23))
#define WDEV_TXQ_INAIFS  (BIT(22))
#define WDEV_TXQ_BACKOFF  0x000003FF
#define WDEV_TXQ_BACKOFF_S  12
#define WDEV_TXQ_ENATO_TIMER  0x00000FFF
#define WDEV_TXQ_ENATO_TIMER_S  0

#define WDEVTXQ_PLCP0_REG( i )                  (DR_REG_WDEV_SCH_BASE + 0x00FC - ( i ) * 0x08)
#define WDEV_TXQ_ENA  (BIT(31))
#define WDEV_TXQ_VALID  (BIT(30))
#define WDEV_TXQ_TXOP  (BIT(29))
#define WDEV_TXQ_CTS  (BIT(28))
#define WDEV_TXQ_RTS  (BIT(27))
#define WDEV_TXQ_ACK  0x00000007
#define WDEV_TXQ_ACK_S  24
#define WAIT_NONE 0x0
#define WAIT_ACK 0x1
#define WAIT_BA 0x2
#define WAIT_ACKORDATA 0x3
#define WDEV_TXQ_CF  (BIT(23))
#define WDEV_TXQ_AUTODUR  (BIT(22))
#define WDEV_TXQ_TXENATO  (BIT(21))
#define WDEV_TXQ_HWSEQ  (BIT(20))
#define WDEV_TXQ_LINK_ADDR  0x000FFFFF
#define WDEV_TXQ_LINK_ADDR_S  0

#define WDEVTXQ_PTI_CONF_REG                    (DR_REG_WDEV_SCH_BASE + 0x0100)
#define WDEV_TXQ_PTI_AHEAD (BIT(31))
#define WDEV_TXQ_PTI_AHEADMODE 0x00000003
#define WDEV_TXQ_PTI_AHEADMODE_S 29
#define WDEVTXQ_PRIO_CONF_REG                   (DR_REG_WDEV_SCH_BASE + 0x0104)
#define WDEV_TXQ7_PRIO 0x0000000F
#define WDEV_TXQ7_PRIO_S 28
#define WDEV_TXQ6_PRIO 0x0000000F
#define WDEV_TXQ6_PRIO_S 24
#define WDEV_TXQ5_PRIO 0x0000000F
#define WDEV_TXQ5_PRIO_S 20
#define WDEV_TXQ4_PRIO 0x0000000F
#define WDEV_TXQ4_PRIO_S 16
#define WDEV_TXQ3_PRIO 0x0000000F
#define WDEV_TXQ3_PRIO_S 12
#define WDEV_TXQ2_PRIO 0x0000000F
#define WDEV_TXQ2_PRIO_S 8
#define WDEV_TXQ1_PRIO 0x0000000F
#define WDEV_TXQ1_PRIO_S 4
#define WDEV_TXQ0_PRIO 0x0000000F
#define WDEV_TXQ0_PRIO_S 0

#define WDEVTXQMEM_REG                          (DR_REG_WDEV_SCH_BASE + 0x0108)
#define WDEV_TXQMEM_CLEAR (BIT(1))
#define WDEV_TXQMEM_READY (BIT(0))

#define WDEVTXSEQ_NUM_REG                       (DR_REG_WDEV_SCH_BASE + 0x010C)
#define WDEV_CURR_SEQNUM 0x00000FFF
#define WDEV_CURR_SEQNUM_S 12
#define WDEV_START_SEQNUM 0x00000FFF
#define WDEV_START_SEQNUM_S 0

#define WDEVTX_HOLD_REG                         (DR_REG_WDEV_SCH_BASE + 0x0110)
#define WDEV_TXHOLD_OFDM 0x0000003F
#define WDEV_TXHOLD_OFDM_S 8
#define WDEV_TXHOLD_CCK 0x0000003F
#define WDEV_TXHOLD_CCK_S 0

#define WDEVDURSIFS_REG                         (DR_REG_WDEV_SCH_BASE + 0x0114)
#define WDEV_DUR_SIFS11LR 0x000000FF
#define WDEV_DUR_SIFS11LR_S 24
#define WDEV_DUR_SIFS11B 0x000000FF
#define WDEV_DUR_SIFS11B_S 16
#define WDEV_DUR_SIFS11G 0x000000FF
#define WDEV_DUR_SIFS11G_S 8
#define WDEV_DUR_SIFS11N 0x000000FF
#define WDEV_DUR_SIFS11N_S 0

#define WDEVTIMER_TAR0_ENA_REG                  (DR_REG_WDEV_SCH_BASE + 0x0118)
#define WDEV_TIMER_TARGET0_ENA (BIT(0))

#define WDEVTIMER_TAR0_REG                      (DR_REG_WDEV_SCH_BASE + 0x011C)
#define WDEVTIMER_TAR1_ENA_REG                  (DR_REG_WDEV_SCH_BASE + 0x0120)
#define WDEV_TIMER_TARGET1_ENA (BIT(0))

#define WDEVTIMER_TAR1_REG                      (DR_REG_WDEV_SCH_BASE + 0x0124)
#define WDEVTXRTS_INT_CNT_REG                   (DR_REG_WDEV_SCH_BASE + 0x0128)
#define WDEVTXCTS_INT_CNT_REG                   (DR_REG_WDEV_SCH_BASE + 0x012C)
#define WDEVTXRXACK_INT_CNT_REG                 (DR_REG_WDEV_SCH_BASE + 0x0130)
#define WDEVTXRXCTS_INT_CNT_REG                 (DR_REG_WDEV_SCH_BASE + 0x0134)
#define WDEVRXTRIGGER_CNT_REG                   (DR_REG_WDEV_SCH_BASE + 0x0138)
#define WDEVRXTXHUNG_CNT_REG                    (DR_REG_WDEV_SCH_BASE + 0x013C)
#define WDEVRXTXPANIC_CNT_REG                   (DR_REG_WDEV_SCH_BASE + 0x0140)
#define WDEVRSSI_STATIS_REG                     (DR_REG_WDEV_SCH_BASE + 0x0144)
#define WDEV_TXOP_RSSI_VALID (BIT(24))
#define WDEV_TXOP_RSSI 0x000000FF
#define WDEV_TXOP_RSSI_S 16
#define WDEV_RXOP_RSSI_VALID (BIT(8))
#define WDEV_RXOP_RSSI 0x000000FF
#define WDEV_RXOP_RSSI_S 0

#define WDEVRXEND_CCACNT_REG                    (DR_REG_WDEV_SCH_BASE + 0x0148)
#define WDEV_NAVCOMP (BIT(8))
#define WDEV_MAX_CCACNT 0x0000000F
#define WDEV_MAX_CCACNT_S 4
#define WDEV_RXEND_CCACNT 0x0000000F
#define WDEV_RXEND_CCACNT_S 0

#define WDEVCHAN_STATIS_REG                     (DR_REG_WDEV_SCH_BASE + 0x014C)
#define WDEV_CLEAR_STATIS (BIT(31))
#define WDEV_STATIS_MODE (BIT(30))
#define WDEVEVT_STATIS0_REG                     (DR_REG_WDEV_SCH_BASE + 0x0150)
#define WDEVEVT_STATIS1_REG                     (DR_REG_WDEV_SCH_BASE + 0x0154)
#define WDEVEVT_STATIS2_REG                     (DR_REG_WDEV_SCH_BASE + 0x0158)
#define WDEVEVT_STATIS3_REG                     (DR_REG_WDEV_SCH_BASE + 0x015C)
#define WDEVADCDUMP0_REG                        (DR_REG_WDEV_SCH_BASE + 0x0160)
#define WDEV_ADCDUMP_ENA (BIT(31))
#define WDEV_ADCDUMP_SEL 0x00000007
#define WDEV_ADCDUMP_SEL_S 28
#define WDEV_ADCDUMP_CASE 0x000000FF
#define WDEV_ADCDUMP_CASE_S 20
#define WDEV_ADCDUMP_START (BIT(19))
#define WDEV_ADCDUMP_DONE (BIT(18))
#define WDEV_DUMP_TRIG_MODE (BIT(17))
#define WDEV_ADCDUMP_RATE 0x00000003
#define WDEV_ADCDUMP_RATE_S 15
#define WDEV_ADCDUMP_SIZE 0x00007FFF
#define WDEV_ADCDUMP_SIZE_S 0

#define WDEVADCDUMP1_REG                        (DR_REG_WDEV_SCH_BASE + 0x0164)
#define WDEV_ADCDUMP_WRAP (BIT(14))
#define WDEV_ADCDUMP_PTR 0x00003FFF
#define WDEV_ADCDUMP_PTR_S 0

#define WDEVTOADCDUMP0_REG                      (DR_REG_WDEV_SCH_BASE + 0x0168)
#define WDEV_TOADCDUMP_ENA (BIT(31))
#define WDEV_LOOP_CYCLE 0x000000FF
#define WDEV_LOOP_CYCLE_S 20
#define WDEV_TOADCDUMP_LOOPEN (BIT(19))
#define WDEV_TOADCDUMP_DONE (BIT(18))
#define WDEV_TOADCDUMP_RATE (BIT(15))
#define WDEV_TOADCDUMP_SIZE 0x00003FFF
#define WDEV_TOADCDUMP_SIZE_S 0

#define WDEVTXQ_NOENABLE_US_REG                 (DR_REG_WDEV_SCH_BASE + 0x016C)
#define WDEV_TXQ_NOENABLE_US 0x000FFFFF
#define WDEV_TXQ_NOENABLE_US_S 0

#define WDEVBB_CCA_IND_US_REG                   (DR_REG_WDEV_SCH_BASE + 0x0170)
#define WDEV_BB_CCA_IND_US 0x000FFFFF
#define WDEV_BB_CCA_IND_US_S 0

#define WDEVCCA_CNT_REG                         (DR_REG_WDEV_SCH_BASE + 0x0174)
#define WDEVCCA_RXFRAM_CNT_REG                  (DR_REG_WDEV_SCH_BASE + 0x0178)
#define WDEVDIAG0_REG                           (DR_REG_WDEV_SCH_BASE + 0x017C)
#define WDEVDIAG1_REG                           (DR_REG_WDEV_SCH_BASE + 0x0180)
#define WDEVDIAG2_REG                           (DR_REG_WDEV_SCH_BASE + 0x0184)
#define WDEVDIAG3_REG                           (DR_REG_WDEV_SCH_BASE + 0x0188)
#define WDEVDIAG_SEL_REG                        (DR_REG_WDEV_SCH_BASE + 0x018C)
#define WDEV_MACDIAG_SEL 0x0000003F
#define WDEV_MACDIAG_SEL_S 0

#define WDEVTXDUMP_REG                          (DR_REG_WDEV_SCH_BASE + 0x0190)
#define WDEV_TXDUMP_EN (BIT(31))
#define WDEV_TXDUMP_START_ADDR 0x00003FFF
#define WDEV_TXDUMP_START_ADDR_S 16
#define WDEV_TXDUMP_CLR (BIT(15))
#define WDEV_TXDUMP_SIZE 0x00003FFF
#define WDEV_TXDUMP_SIZE_S 0

#define WDEVADCDUMP2_REG                        (DR_REG_WDEV_SCH_BASE + 0x0194)
#define WDEV_ADCDUMP_AGC_DBG (BIT(24))
#define WDEV_ADCDUMP_BYTE3_SEL 0x0000003F
#define WDEV_ADCDUMP_BYTE3_SEL_S 18
#define WDEV_ADCDUMP_BYTE2_SEL 0x0000003F
#define WDEV_ADCDUMP_BYTE2_SEL_S 12
#define WDEV_ADCDUMP_BYTE1_SEL 0x0000003F
#define WDEV_ADCDUMP_BYTE1_SEL_S 6
#define WDEV_ADCDUMP_BYTE0_SEL 0x0000003F
#define WDEV_ADCDUMP_BYTE0_SEL_S 0

#define WDEVSIM_FINISH_REG                      (DR_REG_WDEV_SCH_BASE + 0x0198)
#define WDEVTXENA_TO_REG                        (DR_REG_WDEV_SCH_BASE + 0x019C)
#define WDEV_TXENA_TO_ENA (BIT(31))
#define WDEV_TXENA_IMR0_ENA (BIT(30))
#define WDEV_TXENA_TO_TIMER 0x0000FFFF
#define WDEV_TXENA_TO_TIMER_S 0

#define WDEVRXSTART_TIME_REG                    (DR_REG_WDEV_SCH_BASE + 0x01A0)
#define WDEVRXEND_TIME_REG                      (DR_REG_WDEV_SCH_BASE + 0x01A4)
#define WDEVTXSTART_TIME_REG                    (DR_REG_WDEV_SCH_BASE + 0x01A8)
#define WDEVTXEND_TIME_REG                      (DR_REG_WDEV_SCH_BASE + 0x01AC)
#define WDEVSCHDATE_REG                         (DR_REG_WDEV_SCH_BASE + 0x03F8)
#define WDEV_MACSCH_DATE 0x0FFFFFFF
#define WDEV_MACSCH_DATE_S 0

#define WDEVID_REG                              (DR_REG_WDEV_SCH_BASE + 0x03FC)
#define WDEV_FPGA_VER 0x000000FF
#define WDEV_FPGA_VER_S 0

#define DR_REG_WDEV_TXQMEM_BASE  0x60034000
#define WDEV_TXQMEM_DATE_VALUE    0x1611221
#define WDEVTXIMR2_PLCP1_REG                    (DR_REG_WDEV_TXQMEM_BASE + 0x0000)
#define WDEVTXIMR2_PLCP2_REG                    (DR_REG_WDEV_TXQMEM_BASE + 0x0004)
#define WDEVTXIMR2_HTSIG_REG                    (DR_REG_WDEV_TXQMEM_BASE + 0x0008)
#define WDEVTXIMR2_HT40LEN_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x000C)
#define WDEVTXIMR2_DUR_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x0010)
#define WDEVTXIMR2_ENATO_REG                    (DR_REG_WDEV_TXQMEM_BASE + 0x0014)
#define WDEVTXIMR2PMD_REG                       (DR_REG_WDEV_TXQMEM_BASE + 0x0018)
#define WDEVTXIMR2BA_BMHI_REG                   (DR_REG_WDEV_TXQMEM_BASE + 0x001C)
#define WDEVTXIMR2BA_BMLO_REG                   (DR_REG_WDEV_TXQMEM_BASE + 0x0020)
#define WDEVTXIMR2BA_TAHI_REG                   (DR_REG_WDEV_TXQMEM_BASE + 0x0024)
#define WDEVTXIMR2BA_TALO_REG                   (DR_REG_WDEV_TXQMEM_BASE + 0x0028)
#define WDEVTXIMR2BA_SSN_REG                    (DR_REG_WDEV_TXQMEM_BASE + 0x002C)
#define WDEVTXIMR2_TXSTART_US_REG               (DR_REG_WDEV_TXQMEM_BASE + 0x0030)
#define WDEVTXIMR2_TXSTART_CYC_REG              (DR_REG_WDEV_TXQMEM_BASE + 0x0034)
#define WDEVTXIMR2_TXRXACK_CYC_REG              (DR_REG_WDEV_TXQMEM_BASE + 0x0038)

#define WDEVTXIMR1_PLCP1_REG                    (DR_REG_WDEV_TXQMEM_BASE + 0x003C)
#define WDEVTXIMR1_PLCP2_REG                    (DR_REG_WDEV_TXQMEM_BASE + 0x0040)
#define WDEVTXIMR1_HTSIG_REG                    (DR_REG_WDEV_TXQMEM_BASE + 0x0044)
#define WDEVTXIMR1_HT40LEN_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x0048)
#define WDEVTXIMR1_DUR_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x004C)
#define WDEVTXIMR1_ENATO_REG                    (DR_REG_WDEV_TXQMEM_BASE + 0x0050)
#define WDEVTXIMR1PMD_REG                       (DR_REG_WDEV_TXQMEM_BASE + 0x0054)
#define WDEVTXIMR1BA_BMHI_REG                   (DR_REG_WDEV_TXQMEM_BASE + 0x0058)
#define WDEVTXIMR1BA_BMLO_REG                   (DR_REG_WDEV_TXQMEM_BASE + 0x005C)
#define WDEVTXIMR1BA_TAHI_REG                   (DR_REG_WDEV_TXQMEM_BASE + 0x0060)
#define WDEVTXIMR1BA_TALO_REG                   (DR_REG_WDEV_TXQMEM_BASE + 0x0064)
#define WDEVTXIMR1BA_SSN_REG                    (DR_REG_WDEV_TXQMEM_BASE + 0x0068)
#define WDEVTXIMR1_TXSTART_US_REG               (DR_REG_WDEV_TXQMEM_BASE + 0x006C)
#define WDEVTXIMR1_TXSTART_CYC_REG              (DR_REG_WDEV_TXQMEM_BASE + 0x0070)
#define WDEVTXIMR1_TXRXACK_CYC_REG              (DR_REG_WDEV_TXQMEM_BASE + 0x0074)

#define WDEVTXIMR0_PLCP1_REG                    (DR_REG_WDEV_TXQMEM_BASE + 0x0078)
#define WDEVTXIMR0_PLCP2_REG                    (DR_REG_WDEV_TXQMEM_BASE + 0x007C)
#define WDEVTXIMR0_HTSIG_REG                    (DR_REG_WDEV_TXQMEM_BASE + 0x0080)
#define WDEVTXIMR0_HT40LEN_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x0084)
#define WDEVTXIMR0_DUR_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x0088)
#define WDEVTXIMR0_ENATO_REG                    (DR_REG_WDEV_TXQMEM_BASE + 0x008C)
#define WDEVTXIMR0PMD_REG                       (DR_REG_WDEV_TXQMEM_BASE + 0x0090)
#define WDEVTXIMR0BA_BMHI_REG                   (DR_REG_WDEV_TXQMEM_BASE + 0x0094)
#define WDEVTXIMR0BA_BMLO_REG                   (DR_REG_WDEV_TXQMEM_BASE + 0x0098)
#define WDEVTXIMR0BA_TAHI_REG                   (DR_REG_WDEV_TXQMEM_BASE + 0x009C)
#define WDEVTXIMR0BA_TALO_REG                   (DR_REG_WDEV_TXQMEM_BASE + 0x00A0)
#define WDEVTXIMR0BA_SSN_REG                    (DR_REG_WDEV_TXQMEM_BASE + 0x00A4)
#define WDEVTXIMR0_TXSTART_US_REG               (DR_REG_WDEV_TXQMEM_BASE + 0x00A8)
#define WDEVTXIMR0_TXSTART_CYC_REG              (DR_REG_WDEV_TXQMEM_BASE + 0x00AC)
#define WDEVTXIMR0_TXRXACK_CYC_REG              (DR_REG_WDEV_TXQMEM_BASE + 0x00B0)

#define WDEVTXIMR_PLCP1_REG( i )                (DR_REG_WDEV_TXQMEM_BASE + 0x0078 - ( i - 8 ) * 0x3c)
#define WDEV_TXIMR_FORCE_DUP  (BIT(29))
#define WDEV_TXIMR_FORCE_HT40  (BIT(28))
#define WDEV_TXIMR_DUPLICATE  (BIT(27))
#define WDEV_TXIMR_SIGMODE  0x00000003
#define WDEV_TXIMR_SIGMODE_S  25
#define WDEV_TXIMR_KID  0x000000FF
#define WDEV_TXIMR_KID_S  17
#define WDEV_TXIMR_RATE  0x0000001F
#define WDEV_TXIMR_RATE_S  12
#define WDEV_TXIMR_LENGTH  0x00000FFF
#define WDEV_TXIMR_LENGTH_S  0

#define WDEVTXIMR_PLCP2_REG( i )                (DR_REG_WDEV_TXQMEM_BASE + 0x007C - ( i - 8 ) * 0x3c)
#define WDEV_TXIMR_PTI_MAINTAIN_CNT  0x00000FFF
#define WDEV_TXIMR_PTI_MAINTAIN_CNT_S  20
#define WDEV_TXIMR_PTI_MAINTAIN  0x0000000F
#define WDEV_TXIMR_PTI_MAINTAIN_S  16
#define WDEV_TXIMR_PTI_ACK  (BIT(6))
#define WDEV_TXIMR_ANT_FORCE  (BIT(5))
#define WDEV_TXIMR_ANT_FORCE_VALUE  (BIT(4))
#define WDEV_TXIMR_ANT_FORCE_LAST  (BIT(3))
#define WDEV_TXRXIMR_ANT_FORCE  (BIT(2))
#define WDEV_TXRXIMR_ANT_FORCE_VALUE  (BIT(1))
#define WDEV_TXRXIMR_ANT_FORCE_LAST  (BIT(0))

#define WDEVTXIMR_HTSIG_REG( i )                (DR_REG_WDEV_TXQMEM_BASE + 0x0080 - ( i - 8 ) * 0x3c)
#define WDEVTXIMR_HT40LEN_REG( i )              (DR_REG_WDEV_TXQMEM_BASE + 0x0084 - ( i - 8 ) * 0x3c)
#define WDEV_TXIMR_TXOP_SEL  0x00000003
#define WDEV_TXIMR_TXOP_SEL_S  28
#define WDEV_TXIMR_HT40TXOP_NUM  0x0000000F
#define WDEV_TXIMR_HT40TXOP_NUM_S  24
#define WDEV_TXIMR_20TXOP_NUM  0x0000000F
#define WDEV_TXIMR_20TXOP_NUM_S  20
#define WDEV_TXIMR_HT40EOF_NUM  0x00000003
#define WDEV_TXIMR_HT40EOF_NUM_S  18
#define WDEV_TXIMR_20EOF_NUM  0x00000003
#define WDEV_TXIMR_20EOF_NUM_S  16
#define WDEV_TXIMR_HT40LEN  0x0000FFFF
#define WDEV_TXIMR_HT40LEN_S  0

#define WDEVTXIMR_DUR_REG( i )                  (DR_REG_WDEV_TXQMEM_BASE + 0x0088 - ( i - 8 ) * 0x3c)
#define WDEV_TXIMR_20DUR  0x0000FFFF
#define WDEV_TXIMR_20DUR_S  16
#define WDEV_TXIMR_HT40DUR  0x0000FFFF
#define WDEV_TXIMR_HT40DUR_S  0

#define WDEVTXIMR_ENATO_REG( i )                (DR_REG_WDEV_TXQMEM_BASE + 0x008C - ( i - 8 ) * 0x3c)
#define WDEV_CURR_TXIMR_SEQNUM  0x00000FFF
#define WDEV_CURR_TXIMR_SEQNUM_S  0

#define WDEVTXIMRPMD_REG( i )                   (DR_REG_WDEV_TXQMEM_BASE + 0x0090 - ( i - 8 ) * 0x3c)
#define WDEV_TXIMRCOMPLETE_NUM  0x0000000F
#define WDEV_TXIMRCOMPLETE_NUM_S  26
#define WDEV_TXIMR_IS_40M  (BIT(25))
#define WDEV_TXIMR_TXOP_RSSI_VALID  (BIT(24))
#define WDEV_TXIMR_TXOP_RSSI  0x000000FF
#define WDEV_TXIMR_TXOP_RSSI_S  16
#define WDEV_TXIMRCOMPLETE_STATE  0x0000000F
#define WDEV_TXIMRCOMPLETE_STATE_S  12
#define WDEV_TXIMRCOMPLETE_ST_MATCH  0x0000000F
#define WDEV_TXIMRCOMPLETE_ST_MATCH_S  8
#define WDEV_TXIMRCOMPLETE_ERRCODE  0x000000FF
#define WDEV_TXIMRCOMPLETE_ERRCODE_S  0

#define WDEVTXIMRBA_BMHI_REG( i )               (DR_REG_WDEV_TXQMEM_BASE + 0x0094 - ( i - 8 ) * 0x3c)
#define WDEVTXIMRBA_BMLO_REG( i )               (DR_REG_WDEV_TXQMEM_BASE + 0x0098 - ( i - 8 ) * 0x3c)
#define WDEVTXIMRBA_TAHI_REG( i )               (DR_REG_WDEV_TXQMEM_BASE + 0x009C - ( i - 8 ) * 0x3c)
#define WDEV_TXIMRBA_TAHI  0x0000FFFF
#define WDEV_TXIMRBA_TAHI_S  0

#define WDEVTXIMRBA_TALO_REG( i )               (DR_REG_WDEV_TXQMEM_BASE + 0x00A0 - ( i - 8 ) * 0x3c)
#define WDEVTXIMRBA_SSN_REG( i )                (DR_REG_WDEV_TXQMEM_BASE + 0x00A4 - ( i - 8 ) * 0x3c)
#define WDEV_TXIMRBA_TID  0x0000000F
#define WDEV_TXIMRBA_TID_S  12
#define WDEV_TXIMRBA_SSN  0x00000FFF
#define WDEV_TXIMRBA_SSN_S  0

#define WDEVTXIMR_TXSTART_US_REG( i )           (DR_REG_WDEV_TXQMEM_BASE + 0x00A8 - ( i - 8 ) * 0x3c)
#define WDEVTXIMR_TXSTART_CYC_REG( i )          (DR_REG_WDEV_TXQMEM_BASE + 0x00AC - ( i - 8 ) * 0x3c)
#define WDEV_TXIMR_TXSTART_CYCLE  0x0000007F
#define WDEV_TXIMR_TXSTART_CYCLE_S  0

#define WDEVTXIMR_TXRXACK_CYC_REG( i )          (DR_REG_WDEV_TXQMEM_BASE + 0x00B0 - ( i - 8 ) * 0x3c)
#define WDEV_TXIMR_TXRXACK_CYCDEC  0x000007FF
#define WDEV_TXIMR_TXRXACK_CYCDEC_S  15
#define WDEV_TXIMR_TXRXACK_US  0x000000FF
#define WDEV_TXIMR_TXRXACK_US_S  7
#define WDEV_TXINR_TXRXACK_CYCLE  0x0000007F
#define WDEV_TXINR_TXRXACK_CYCLE_S  0

#define WDEVTXQ7_PLCP1_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x00B4)
#define WDEVTXQ7_PLCP2_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x00B8)
#define WDEVTXQ7_HTSIG_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x00BC)
#define WDEVTXQ7_HT40LEN_REG                    (DR_REG_WDEV_TXQMEM_BASE + 0x00C0)
#define WDEVTXQ7_DUR_REG                        (DR_REG_WDEV_TXQMEM_BASE + 0x00C4)
#define WDEVTXQ7_ENATO_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x00C8)
#define WDEVTXQ7PMD_REG                         (DR_REG_WDEV_TXQMEM_BASE + 0x00CC)
#define WDEVTXQ7BA_BMHI_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x00D0)
#define WDEVTXQ7BA_BMLO_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x00D4)
#define WDEVTXQ7BA_TAHI_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x00D8)
#define WDEVTXQ7BA_TALO_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x00DC)
#define WDEVTXQ7BA_SSN_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x00E0)
#define WDEVTXQ7_TXSTART_US_REG                 (DR_REG_WDEV_TXQMEM_BASE + 0x00E4)
#define WDEVTXQ7_TXSTART_CYC_REG                (DR_REG_WDEV_TXQMEM_BASE + 0x00E8)
#define WDEVTXQ7_TXRXACK_CYC_REG                (DR_REG_WDEV_TXQMEM_BASE + 0x00EC)

#define WDEVTXQ6_PLCP1_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x00F0)
#define WDEVTXQ6_PLCP2_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x00F4)
#define WDEVTXQ6_HTSIG_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x00F8)
#define WDEVTXQ6_HT40LEN_REG                    (DR_REG_WDEV_TXQMEM_BASE + 0x00FC)
#define WDEVTXQ6_DUR_REG                        (DR_REG_WDEV_TXQMEM_BASE + 0x0100)
#define WDEVTXQ6_ENATO_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x0104)
#define WDEVTXQ6PMD_REG                         (DR_REG_WDEV_TXQMEM_BASE + 0x0108)
#define WDEVTXQ6BA_BMHI_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x010C)
#define WDEVTXQ6BA_BMLO_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x0110)
#define WDEVTXQ6BA_TAHI_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x0114)
#define WDEVTXQ6BA_TALO_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x0118)
#define WDEVTXQ6BA_SSN_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x011C)
#define WDEVTXQ6_TXSTART_US_REG                 (DR_REG_WDEV_TXQMEM_BASE + 0x0120)
#define WDEVTXQ6_TXSTART_CYC_REG                (DR_REG_WDEV_TXQMEM_BASE + 0x0124)
#define WDEVTXQ6_TXRXACK_CYC_REG                (DR_REG_WDEV_TXQMEM_BASE + 0x0128)

#define WDEVTXQ5_PLCP1_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x012C)
#define WDEVTXQ5_PLCP2_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x0130)
#define WDEVTXQ5_HTSIG_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x0134)
#define WDEVTXQ5_HT40LEN_REG                    (DR_REG_WDEV_TXQMEM_BASE + 0x0138)
#define WDEVTXQ5_DUR_REG                        (DR_REG_WDEV_TXQMEM_BASE + 0x013C)
#define WDEVTXQ5_ENATO_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x0140)
#define WDEVTXQ5PMD_REG                         (DR_REG_WDEV_TXQMEM_BASE + 0x0144)
#define WDEVTXQ5BA_BMHI_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x0148)
#define WDEVTXQ5BA_BMLO_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x014C)
#define WDEVTXQ5BA_TAHI_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x0150)
#define WDEVTXQ5BA_TALO_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x0154)
#define WDEVTXQ5BA_SSN_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x0158)
#define WDEVTXQ5_TXSTART_US_REG                 (DR_REG_WDEV_TXQMEM_BASE + 0x015C)
#define WDEVTXQ5_TXSTART_CYC_REG                (DR_REG_WDEV_TXQMEM_BASE + 0x0160)
#define WDEVTXQ5_TXRXACK_CYC_REG                (DR_REG_WDEV_TXQMEM_BASE + 0x0164)

#define WDEVTXQ4_PLCP1_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x0168)
#define WDEVTXQ4_PLCP2_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x016C)
#define WDEVTXQ4_HTSIG_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x0170)
#define WDEVTXQ4_HT40LEN_REG                    (DR_REG_WDEV_TXQMEM_BASE + 0x0174)
#define WDEVTXQ4_DUR_REG                        (DR_REG_WDEV_TXQMEM_BASE + 0x0178)
#define WDEVTXQ4_ENATO_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x017C)
#define WDEVTXQ4PMD_REG                         (DR_REG_WDEV_TXQMEM_BASE + 0x0180)
#define WDEVTXQ4BA_BMHI_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x0184)
#define WDEVTXQ4BA_BMLO_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x0188)
#define WDEVTXQ4BA_TAHI_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x018C)
#define WDEVTXQ4BA_TALO_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x0190)
#define WDEVTXQ4BA_SSN_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x0194)
#define WDEVTXQ4_TXSTART_US_REG                 (DR_REG_WDEV_TXQMEM_BASE + 0x0198)
#define WDEVTXQ4_TXSTART_CYC_REG                (DR_REG_WDEV_TXQMEM_BASE + 0x019C)
#define WDEVTXQ4_TXRXACK_CYC_REG                (DR_REG_WDEV_TXQMEM_BASE + 0x01A0)

#define WDEVTXQ3_PLCP1_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x01A4)
#define WDEVTXQ3_PLCP2_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x01A8)
#define WDEVTXQ3_HTSIG_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x01AC)
#define WDEVTXQ3_HT40LEN_REG                    (DR_REG_WDEV_TXQMEM_BASE + 0x01B0)
#define WDEVTXQ3_DUR_REG                        (DR_REG_WDEV_TXQMEM_BASE + 0x01B4)
#define WDEVTXQ3_ENATO_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x01B8)
#define WDEVTXQ3PMD_REG                         (DR_REG_WDEV_TXQMEM_BASE + 0x01BC)
#define WDEVTXQ3BA_BMHI_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x01C0)
#define WDEVTXQ3BA_BMLO_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x01C4)
#define WDEVTXQ3BA_TAHI_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x01C8)
#define WDEVTXQ3BA_TALO_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x01CC)
#define WDEVTXQ3BA_SSN_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x01D0)
#define WDEVTXQ3_TXSTART_US_REG                 (DR_REG_WDEV_TXQMEM_BASE + 0x01D4)
#define WDEVTXQ3_TXSTART_CYC_REG                (DR_REG_WDEV_TXQMEM_BASE + 0x01D8)
#define WDEVTXQ3_TXRXACK_CYC_REG                (DR_REG_WDEV_TXQMEM_BASE + 0x01DC)

#define WDEVTXQ2_PLCP1_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x01E0)
#define WDEVTXQ2_PLCP2_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x01E4)
#define WDEVTXQ2_HTSIG_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x01E8)
#define WDEVTXQ2_HT40LEN_REG                    (DR_REG_WDEV_TXQMEM_BASE + 0x01EC)
#define WDEVTXQ2_DUR_REG                        (DR_REG_WDEV_TXQMEM_BASE + 0x01F0)
#define WDEVTXQ2_ENATO_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x01F4)
#define WDEVTXQ2PMD_REG                         (DR_REG_WDEV_TXQMEM_BASE + 0x01F8)
#define WDEVTXQ2BA_BMHI_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x01FC)
#define WDEVTXQ2BA_BMLO_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x0200)
#define WDEVTXQ2BA_TAHI_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x0204)
#define WDEVTXQ2BA_TALO_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x0208)
#define WDEVTXQ2BA_SSN_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x020C)
#define WDEVTXQ2_TXSTART_US_REG                 (DR_REG_WDEV_TXQMEM_BASE + 0x0210)
#define WDEVTXQ2_TXSTART_CYC_REG                (DR_REG_WDEV_TXQMEM_BASE + 0x0214)
#define WDEVTXQ2_TXRXACK_CYC_REG                (DR_REG_WDEV_TXQMEM_BASE + 0x0218)

#define WDEVTXQ1_PLCP1_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x021C)
#define WDEVTXQ1_PLCP2_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x0220)
#define WDEVTXQ1_HTSIG_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x0224)
#define WDEVTXQ1_HT40LEN_REG                    (DR_REG_WDEV_TXQMEM_BASE + 0x0228)
#define WDEVTXQ1_DUR_REG                        (DR_REG_WDEV_TXQMEM_BASE + 0x022C)
#define WDEVTXQ1_ENATO_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x0230)
#define WDEVTXQ1PMD_REG                         (DR_REG_WDEV_TXQMEM_BASE + 0x0234)
#define WDEVTXQ1BA_BMHI_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x0238)
#define WDEVTXQ1BA_BMLO_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x023C)
#define WDEVTXQ1BA_TAHI_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x0240)
#define WDEVTXQ1BA_TALO_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x0244)
#define WDEVTXQ1BA_SSN_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x0248)
#define WDEVTXQ1_TXSTART_US_REG                 (DR_REG_WDEV_TXQMEM_BASE + 0x024C)
#define WDEVTXQ1_TXSTART_CYC_REG                (DR_REG_WDEV_TXQMEM_BASE + 0x0250)
#define WDEVTXQ1_TXRXACK_CYC_REG                (DR_REG_WDEV_TXQMEM_BASE + 0x0254)

#define WDEVTXQ0_PLCP1_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x0258)
#define WDEVTXQ0_PLCP2_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x025C)
#define WDEVTXQ0_HTSIG_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x0260)
#define WDEVTXQ0_HT40LEN_REG                    (DR_REG_WDEV_TXQMEM_BASE + 0x0264)
#define WDEVTXQ0_DUR_REG                        (DR_REG_WDEV_TXQMEM_BASE + 0x0268)
#define WDEVTXQ0_ENATO_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x026C)
#define WDEVTXQ0PMD_REG                         (DR_REG_WDEV_TXQMEM_BASE + 0x0270)
#define WDEVTXQ0BA_BMHI_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x0274)
#define WDEVTXQ0BA_BMLO_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x0278)
#define WDEVTXQ0BA_TAHI_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x027C)
#define WDEVTXQ0BA_TALO_REG                     (DR_REG_WDEV_TXQMEM_BASE + 0x0280)
#define WDEVTXQ0BA_SSN_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x0284)
#define WDEVTXQ0_TXSTART_US_REG                 (DR_REG_WDEV_TXQMEM_BASE + 0x0288)
#define WDEVTXQ0_TXSTART_CYC_REG                (DR_REG_WDEV_TXQMEM_BASE + 0x028C)
#define WDEVTXQ0_TXRXACK_CYC_REG                (DR_REG_WDEV_TXQMEM_BASE + 0x0290)

#define WDEVTXQ_PLCP1_REG( i )                  (DR_REG_WDEV_TXQMEM_BASE + 0x0258 - ( i ) * 0x3c)
#define WDEV_TXQ_FORCE_DUP  (BIT(29))
#define WDEV_TXQ_FORCE_HT40  (BIT(28))
#define WDEV_TXQ_DUPLICATE  (BIT(27))
#define WDEV_TXQ_SIGMODE  0x00000003
#define WDEV_TXQ_SIGMODE_S  25
#define WDEV_TXQ_KID  0x000000FF
#define WDEV_TXQ_KID_S  17
#define WDEV_TXQ_RATE  0x0000001F
#define WDEV_TXQ_RATE_S  12
#define WDEV_TXQ_LENGTH  0x00000FFF
#define WDEV_TXQ_LENGTH_S  0

#define WDEVTXQ_PLCP2_REG( i )                  (DR_REG_WDEV_TXQMEM_BASE + 0x025C - ( i ) * 0x3c)
#define WDEV_TXQ_PTI_MAINTAIN_CNT  0x00000FFF
#define WDEV_TXQ_PTI_MAINTAIN_CNT_S  20
#define WDEV_TXQ_PTI_MAINTAIN  0x0000000F
#define WDEV_TXQ_PTI_MAINTAIN_S  16
#define WDEV_TXQ_PTI_ACK  (BIT(6))
#define WDEV_TXQ_ANT_FORCE  (BIT(5))
#define WDEV_TXQ_ANT_FORCE_VALUE  (BIT(4))
#define WDEV_TXQ_ANT_FORCE_LAST  (BIT(3))
#define WDEV_TXRXQ_ANT_FORCE  (BIT(2))
#define WDEV_TXRXQ_ANT_FORCE_VALUE  (BIT(1))
#define WDEV_TXRXQ_ANT_FORCE_LAST  (BIT(0))

#define WDEVTXQ_HTSIG_REG( i )                  (DR_REG_WDEV_TXQMEM_BASE + 0x0260 - ( i ) * 0x3c)
#define WDEVTXQ_HT40LEN_REG( i )                (DR_REG_WDEV_TXQMEM_BASE + 0x0264 - ( i ) * 0x3c)
#define WDEV_TXQ_TXOP_SEL  0x00000003
#define WDEV_TXQ_TXOP_SEL_S  28
#define WDEV_TXQ_HT40TXOP_NUM  0x0000000F
#define WDEV_TXQ_HT40TXOP_NUM_S  24
#define WDEV_TXQ_20TXOP_NUM  0x0000000F
#define WDEV_TXQ_20TXOP_NUM_S  20
#define WDEV_TXQ_HT40EOF_NUM  0x00000003
#define WDEV_TXQ_HT40EOF_NUM_S  18
#define WDEV_TXQ_20EOF_NUM  0x00000003
#define WDEV_TXQ_20EOF_NUM_S  16
#define WDEV_TXQ_HT40LEN  0x0000FFFF
#define WDEV_TXQ_HT40LEN_S  0

#define WDEVTXQ_DUR_REG( i )                    (DR_REG_WDEV_TXQMEM_BASE + 0x0268 - ( i ) * 0x3c)
#define WDEV_TXQ_20DUR  0x0000FFFF
#define WDEV_TXQ_20DUR_S  16
#define WDEV_TXQ_HT40DUR  0x0000FFFF
#define WDEV_TXQ_HT40DUR_S  0

#define WDEVTXQ_ENATO_REG( i )                  (DR_REG_WDEV_TXQMEM_BASE + 0x026C - ( i ) * 0x3c)
#define WDEV_CURR_TXQ_SEQNUM  0x00000FFF
#define WDEV_CURR_TXQ_SEQNUM_S  0

#define WDEVTXQPMD_REG( i )                     (DR_REG_WDEV_TXQMEM_BASE + 0x0270 - ( i ) * 0x3c)
#define WDEV_TXQCOMPLETE_NUM  0x0000000F
#define WDEV_TXQCOMPLETE_NUM_S  26
#define WDEV_TXQ_IS_40M  (BIT(25))
#define WDEV_TXQ_TXOP_RSSI_VALID  (BIT(24))
#define WDEV_TXQ_TXOP_RSSI  0x000000FF
#define WDEV_TXQ_TXOP_RSSI_S  16
#define WDEV_TXQCOMPLETE_STATE  0x0000000F
#define WDEV_TXQCOMPLETE_STATE_S  12
#define WDEV_TXQCOMPLETE_ST_MATCH  0x0000000F
#define WDEV_TXQCOMPLETE_ST_MATCH_S  8
#define WDEV_TXQCOMPLETE_ERRCODE  0x000000FF
#define WDEV_TXQCOMPLETE_ERRCODE_S  0

#define WDEVTXQBA_BMHI_REG( i )                 (DR_REG_WDEV_TXQMEM_BASE + 0x0274 - ( i ) * 0x3c)
#define WDEVTXQBA_BMLO_REG( i )                 (DR_REG_WDEV_TXQMEM_BASE + 0x0278 - ( i ) * 0x3c)
#define WDEVTXQBA_TAHI_REG( i )                 (DR_REG_WDEV_TXQMEM_BASE + 0x027C - ( i ) * 0x3c)
#define WDEV_TXQBA_TAHI  0x0000FFFF
#define WDEV_TXQBA_TAHI_S  0

#define WDEVTXQBA_TALO_REG( i )                 (DR_REG_WDEV_TXQMEM_BASE + 0x0280 - ( i ) * 0x3c)
#define WDEVTXQBA_SSN_REG( i )                  (DR_REG_WDEV_TXQMEM_BASE + 0x0284 - ( i ) * 0x3c)
#define WDEV_TXQBA_TID  0x0000000F
#define WDEV_TXQBA_TID_S  12
#define WDEV_TXQBA_SSN  0x00000FFF
#define WDEV_TXQBA_SSN_S  0

#define WDEVTXQ_TXSTART_US_REG( i )             (DR_REG_WDEV_TXQMEM_BASE + 0x0288 - ( i ) * 0x3c)
#define WDEVTXQ_TXSTART_CYC_REG( i )            (DR_REG_WDEV_TXQMEM_BASE + 0x028C - ( i ) * 0x3c)
#define WDEV_TXQ_TXSTART_CYCLE  0x0000007F
#define WDEV_TXQ_TXSTART_CYCLE_S  0

#define WDEVTXQ_TXRXACK_CYC_REG( i )            (DR_REG_WDEV_TXQMEM_BASE + 0x0290 - ( i ) * 0x3c)
#define WDEV_TXQ_TXRXACK_CYCDEC  0x000007FF
#define WDEV_TXQ_TXRXACK_CYCDEC_S  15
#define WDEV_TXQ_TXRXACK_US  0x000000FF
#define WDEV_TXQ_TXRXACK_US_S  7
#define WDEV_TXQ_TXRXACK_CYCLE  0x0000007F
#define WDEV_TXQ_TXRXACK_CYCLE_S  0

#define WDEVTXOP0_Q15_PLCP0_REG                 (DR_REG_WDEV_TXQMEM_BASE + 0x0294)
#define WDEVTXOP0_Q14_PLCP0_REG                 (DR_REG_WDEV_TXQMEM_BASE + 0x0298)
#define WDEVTXOP0_Q13_PLCP0_REG                 (DR_REG_WDEV_TXQMEM_BASE + 0x029C)
#define WDEVTXOP0_Q12_PLCP0_REG                 (DR_REG_WDEV_TXQMEM_BASE + 0x02A0)
#define WDEVTXOP0_Q11_PLCP0_REG                 (DR_REG_WDEV_TXQMEM_BASE + 0x02A4)
#define WDEVTXOP0_Q10_PLCP0_REG                 (DR_REG_WDEV_TXQMEM_BASE + 0x02A8)
#define WDEVTXOP0_Q9_PLCP0_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x02AC)
#define WDEVTXOP0_Q8_PLCP0_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x02B0)
#define WDEVTXOP0_Q7_PLCP0_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x02B4)
#define WDEVTXOP0_Q6_PLCP0_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x02B8)
#define WDEVTXOP0_Q5_PLCP0_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x02BC)
#define WDEVTXOP0_Q4_PLCP0_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x02C0)
#define WDEVTXOP0_Q3_PLCP0_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x02C4)
#define WDEVTXOP0_Q2_PLCP0_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x02C8)
#define WDEVTXOP0_Q1_PLCP0_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x02CC)
#define WDEVTXOP0_Q_PLCP0_REG( i )              (DR_REG_WDEV_TXQMEM_BASE + 0x02CC - ( i - 1 ) * 0x04)
#define WDEV_TXOP0_Q_LEN  0x00000FFF
#define WDEV_TXOP0_Q_LEN_S  20
#define WDEV_TXOP0_Q_LINK_ADDR  0x000FFFFF
#define WDEV_TXOP0_Q_LINK_ADDR_S  0

#define WDEVTXOP1_Q15_PLCP0_REG                 (DR_REG_WDEV_TXQMEM_BASE + 0x02D0)
#define WDEVTXOP1_Q14_PLCP0_REG                 (DR_REG_WDEV_TXQMEM_BASE + 0x02D4)
#define WDEVTXOP1_Q13_PLCP0_REG                 (DR_REG_WDEV_TXQMEM_BASE + 0x02D8)
#define WDEVTXOP1_Q12_PLCP0_REG                 (DR_REG_WDEV_TXQMEM_BASE + 0x02DC)
#define WDEVTXOP1_Q11_PLCP0_REG                 (DR_REG_WDEV_TXQMEM_BASE + 0x02E0)
#define WDEVTXOP1_Q10_PLCP0_REG                 (DR_REG_WDEV_TXQMEM_BASE + 0x02E4)
#define WDEVTXOP1_Q9_PLCP0_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x02E8)
#define WDEVTXOP1_Q8_PLCP0_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x02EC)
#define WDEVTXOP1_Q7_PLCP0_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x02F0)
#define WDEVTXOP1_Q6_PLCP0_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x02F4)
#define WDEVTXOP1_Q5_PLCP0_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x02F8)
#define WDEVTXOP1_Q4_PLCP0_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x02FC)
#define WDEVTXOP1_Q3_PLCP0_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x0300)
#define WDEVTXOP1_Q2_PLCP0_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x0304)
#define WDEVTXOP1_Q1_PLCP0_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x0308)
#define WDEVTXOP1_Q_PLCP0_REG( i )              (DR_REG_WDEV_TXQMEM_BASE + 0x0308 - ( i - 1 ) * 0x04)
#define WDEV_TXOP_Q1_LEN  0x00000FFF
#define WDEV_TXOP_Q1_LEN_S  20
#define WDEV_TXOP_Q1_LINK_ADDR  0x000FFFFF
#define WDEV_TXOP_Q1_LINK_ADDR_S  0

#define WDEVTXOP2_Q15_PLCP0_REG                 (DR_REG_WDEV_TXQMEM_BASE + 0x030C)
#define WDEVTXOP2_Q14_PLCP0_REG                 (DR_REG_WDEV_TXQMEM_BASE + 0x0310)
#define WDEVTXOP2_Q13_PLCP0_REG                 (DR_REG_WDEV_TXQMEM_BASE + 0x0314)
#define WDEVTXOP2_Q12_PLCP0_REG                 (DR_REG_WDEV_TXQMEM_BASE + 0x0318)
#define WDEVTXOP2_Q11_PLCP0_REG                 (DR_REG_WDEV_TXQMEM_BASE + 0x031C)
#define WDEVTXOP2_Q10_PLCP0_REG                 (DR_REG_WDEV_TXQMEM_BASE + 0x0320)
#define WDEVTXOP2_Q9_PLCP0_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x0324)
#define WDEVTXOP2_Q8_PLCP0_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x0328)
#define WDEVTXOP2_Q7_PLCP0_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x032C)
#define WDEVTXOP2_Q6_PLCP0_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x0330)
#define WDEVTXOP2_Q5_PLCP0_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x0334)
#define WDEVTXOP2_Q4_PLCP0_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x0338)
#define WDEVTXOP2_Q3_PLCP0_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x033C)
#define WDEVTXOP2_Q2_PLCP0_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x0340)
#define WDEVTXOP2_Q1_PLCP0_REG                  (DR_REG_WDEV_TXQMEM_BASE + 0x0344)
#define WDEVTXOP2_Q_PLCP0_REG( i )              (DR_REG_WDEV_TXQMEM_BASE + 0x0344 - ( i - 1 ) * 0x04)
#define WDEV_TXOP2_Q_LEN  0x00000FFF
#define WDEV_TXOP2_Q_LEN_S  20
#define WDEV_TXOP2_Q_LINK_ADDR  0x000FFFFF
#define WDEV_TXOP2_Q_LINK_ADDR_S  0

#define WDEVTXMEMQDATE_REG                      (DR_REG_WDEV_TXQMEM_BASE + 0x0348)
#define WDEV_MACTXMEMQ_DATE 0x0FFFFFFF
#define WDEV_MACTXMEMQ_DATE_S 0

#define DR_REG_WDEV_PWR_BASE  0x60035000
#define WDEV_PWR_DATE_VALUE    0x1810260
#define WDEVTIME_REG                            (DR_REG_WDEV_PWR_BASE + 0x0000)
#define WDEVTIME_MASK            0xFFFFFFFF

#define WDEV_NOW()               (REG_READ(WDEVTIME_REG))
#define WDEV_DELAY(NEW,OLD)      ( ( (NEW) - (OLD) ) & WDEVTIME_MASK )
#define WDEV_SINCE(OLD)          WDEV_DELAY(WDEV_NOW(), (OLD))

#define WDEVEWDEV_TIMER_NS_REG                  (DR_REG_WDEV_PWR_BASE + 0x0004)
#define WDEVEWDEV_TIMER_S_REG                   (DR_REG_WDEV_PWR_BASE + 0x0008)
#define WDEVTIME_SW_REG                         (DR_REG_WDEV_PWR_BASE + 0x000C)
#define WDEVTSF_TIME_FZ_REG                     (DR_REG_WDEV_PWR_BASE + 0x0010)
#define WDEV_MACSW_WR (BIT(10))
#define WDEV_TSF3SW_WR (BIT(9))
#define WDEV_TSF2SW_WR (BIT(8))
#define WDEV_TSF1SW_WR (BIT(7))
#define WDEV_TSF0SW_WR (BIT(6))
#define WDEV_EMACTIME_FZ (BIT(5))
#define WDEV_TSF3TIME_FZ (BIT(3))
#define WDEV_TSF2TIME_FZ (BIT(2))
#define WDEV_TSF1TIME_FZ (BIT(1))
#define WDEV_TSF0TIME_FZ (BIT(0))

#define WDEVTSF0_TIME_LO_REG                    (DR_REG_WDEV_PWR_BASE + 0x0014)
#define WDEVTSF0_TIME_HI_REG                    (DR_REG_WDEV_PWR_BASE + 0x0018)
#define WDEVSLEEP_ST_REG                        (DR_REG_WDEV_PWR_BASE + 0x001C)
#define WDEV_UPBYRTC (BIT(25))
#define WDEV_PWR_US_FIX 0x00000003
#define WDEV_PWR_US_FIX_S 23
#define WDEV_DIGCLK_DIV 0x0000007F
#define WDEV_DIGCLK_DIV_S 16
#define WDEV_WAKEUP_EARLY 0x0000FFFF
#define WDEV_WAKEUP_EARLY_S 0

#define WDEVSLEEP0_CONF_REG                     (DR_REG_WDEV_PWR_BASE + 0x0020)
#define WDEV_TSFUP0_ENA (BIT(31))
#define WDEV_TXBEACON0_ENA (BIT(30))
#define WDEV_WAKEUP0_ENA (BIT(29))
#define WDEV_TSF0RTCUP_ENA (BIT(28))
#define WDEV_TSF0HWUP_ENA (BIT(27))
#define WDEV_BEACON_TARGET0_VALID (BIT(25))
#define WDEV_PWRCLK_EN (BIT(23))
#define WDEVTSF0_ACTIVE_REG                     (DR_REG_WDEV_PWR_BASE + 0x0024)
#define WDEV_TSF0_ACTIVE_ST (BIT(1))
#define WDEV_TSF0_ACTIVE_CLR (BIT(0))

#define WDEVTSFSW0_LO_REG                       (DR_REG_WDEV_PWR_BASE + 0x0028)
#define WDEVTSFSW0_HI_REG                       (DR_REG_WDEV_PWR_BASE + 0x002C)
#define WDEVBEACTAR0_LO_REG                     (DR_REG_WDEV_PWR_BASE + 0x0030)
#define WDEVBEACTAR0_HI_REG                     (DR_REG_WDEV_PWR_BASE + 0x0034)
#define WDEVBEATAR0_LO_REG                      (DR_REG_WDEV_PWR_BASE + 0x0038)
#define WDEVBEATAR0_HI_REG                      (DR_REG_WDEV_PWR_BASE + 0x003C)
#define WDEVBEA_CUR_TAR0_REG                    (DR_REG_WDEV_PWR_BASE + 0x0040)
#define WDEVBEAINTER0_REG                       (DR_REG_WDEV_PWR_BASE + 0x0044)
#define WDEV_TBTT0_EARLY_TIME 0x0000FFFF
#define WDEV_TBTT0_EARLY_TIME_S 16
#define WDEV_TBTT0 0x0000FFFF
#define WDEV_TBTT0_S 0

#define WDEVTSF1_TIME_LO_REG                    (DR_REG_WDEV_PWR_BASE + 0x0048)
#define WDEVTSF1_TIME_HI_REG                    (DR_REG_WDEV_PWR_BASE + 0x004C)
#define WDEVSLEEP1_CONF_REG                     (DR_REG_WDEV_PWR_BASE + 0x0050)
#define WDEV_TSFUP1_ENA (BIT(31))
#define WDEV_TXBEACON1_ENA (BIT(30))
#define WDEV_WAKEUP1_ENA (BIT(29))
#define WDEV_TSF1RTCUP_ENA (BIT(28))
#define WDEV_TSF1HWUP_ENA (BIT(27))
#define WDEV_BEACON_TARGET1_VALID (BIT(25))
#define WDEVTSF1_ACTIVE_REG                     (DR_REG_WDEV_PWR_BASE + 0x0054)
#define WDEV_TSF1_ACTIVE_ST (BIT(1))
#define WDEV_TSF1_ACTIVE_CLR (BIT(0))

#define WDEVTSFSW1_LO_REG                       (DR_REG_WDEV_PWR_BASE + 0x0058)
#define WDEVTSFSW1_HI_REG                       (DR_REG_WDEV_PWR_BASE + 0x005C)
#define WDEVBEACTAR1_LO_REG                     (DR_REG_WDEV_PWR_BASE + 0x0060)
#define WDEVBEACTAR1_HI_REG                     (DR_REG_WDEV_PWR_BASE + 0x0064)
#define WDEVBEATAR1_LO_REG                      (DR_REG_WDEV_PWR_BASE + 0x0068)
#define WDEVBEATAR1_HI_REG                      (DR_REG_WDEV_PWR_BASE + 0x006C)
#define WDEVBEA_CUR_TAR1_REG                    (DR_REG_WDEV_PWR_BASE + 0x0070)
#define WDEVBEAINTER1_REG                       (DR_REG_WDEV_PWR_BASE + 0x0074)
#define WDEV_TBTT1_EARLY_TIME 0x0000FFFF
#define WDEV_TBTT1_EARLY_TIME_S 16
#define WDEV_TBTT1 0x0000FFFF
#define WDEV_TBTT1_S 0

#define WDEVTSF2_TIME_LO_REG                    (DR_REG_WDEV_PWR_BASE + 0x0078)
#define WDEVTSF2_TIME_HI_REG                    (DR_REG_WDEV_PWR_BASE + 0x007C)
#define WDEVSLEEP2_CONF_REG                     (DR_REG_WDEV_PWR_BASE + 0x0080)
#define WDEV_TSFUP2_ENA (BIT(31))
#define WDEV_TXBEACON2_ENA (BIT(30))
#define WDEV_WAKEUP2_ENA (BIT(29))
#define WDEV_TSF2RTCUP_ENA (BIT(28))
#define WDEV_TSF2HWUP_ENA (BIT(27))
#define WDEV_BEACON_TARGET2_VALID (BIT(25))
#define WDEVTSF2_ACTIVE_REG                     (DR_REG_WDEV_PWR_BASE + 0x0084)
#define WDEV_TSF2_ACTIVE_ST (BIT(1))
#define WDEV_TSF2_ACTIVE_CLR (BIT(0))

#define WDEVTSFSW2_LO_REG                       (DR_REG_WDEV_PWR_BASE + 0x0088)
#define WDEVTSFSW2_HI_REG                       (DR_REG_WDEV_PWR_BASE + 0x008C)
#define WDEVBEACTAR2_LO_REG                     (DR_REG_WDEV_PWR_BASE + 0x0090)
#define WDEVBEACTAR2_HI_REG                     (DR_REG_WDEV_PWR_BASE + 0x0094)
#define WDEVBEATAR2_LO_REG                      (DR_REG_WDEV_PWR_BASE + 0x0098)
#define WDEVBEATAR2_HI_REG                      (DR_REG_WDEV_PWR_BASE + 0x009C)
#define WDEVBEA_CUR_TAR2_REG                    (DR_REG_WDEV_PWR_BASE + 0x00A0)
#define WDEVBEAINTER2_REG                       (DR_REG_WDEV_PWR_BASE + 0x00A4)
#define WDEV_TBTT2_EARLY_TIME 0x0000FFFF
#define WDEV_TBTT2_EARLY_TIME_S 16
#define WDEV_TBTT2 0x0000FFFF
#define WDEV_TBTT2_S 0

#define WDEVTSF3_TIME_LO_REG                    (DR_REG_WDEV_PWR_BASE + 0x00A8)
#define WDEVTSF3_TIME_HI_REG                    (DR_REG_WDEV_PWR_BASE + 0x00AC)
#define WDEVSLEEP3_CONF_REG                     (DR_REG_WDEV_PWR_BASE + 0x00B0)
#define WDEV_TSFUP3_ENA (BIT(31))
#define WDEV_TXBEACON3_ENA (BIT(30))
#define WDEV_WAKEUP3_ENA (BIT(29))
#define WDEV_TSF3RTCUP_ENA (BIT(28))
#define WDEV_TSF3HWUP_ENA (BIT(27))
#define WDEV_BEACON_TARGET3_VALID (BIT(25))
#define WDEVTSF3_ACTIVE_REG                     (DR_REG_WDEV_PWR_BASE + 0x00B4)
#define WDEV_TSF3_ACTIVE_ST (BIT(1))
#define WDEV_TSF3_ACTIVE_CLR (BIT(0))

#define WDEVTSFSW3_LO_REG                       (DR_REG_WDEV_PWR_BASE + 0x00B8)
#define WDEVTSFSW3_HI_REG                       (DR_REG_WDEV_PWR_BASE + 0x00BC)
#define WDEVBEACTAR3_LO_REG                     (DR_REG_WDEV_PWR_BASE + 0x00C0)
#define WDEVBEACTAR3_HI_REG                     (DR_REG_WDEV_PWR_BASE + 0x00C4)
#define WDEVBEATAR3_LO_REG                      (DR_REG_WDEV_PWR_BASE + 0x00C8)
#define WDEVBEATAR3_HI_REG                      (DR_REG_WDEV_PWR_BASE + 0x00CC)
#define WDEVBEA_CUR_TAR3_REG                    (DR_REG_WDEV_PWR_BASE + 0x00D0)
#define WDEVBEAINTER3_REG                       (DR_REG_WDEV_PWR_BASE + 0x00D4)
#define WDEV_TBTT3_EARLY_TIME 0x0000FFFF
#define WDEV_TBTT3_EARLY_TIME_S 16
#define WDEV_TBTT3 0x0000FFFF
#define WDEV_TBTT3_S 0

#define WDEVRTC_CALISW_REG                      (DR_REG_WDEV_PWR_BASE + 0x00D8)
#define WDEV_CALISW_VALUE 0x0003FFFF
#define WDEV_CALISW_VALUE_S 0

#define WDEVTSF0TIMER_ENA_REG                   (DR_REG_WDEV_PWR_BASE + 0x00DC)
#define WDEV_TSF0TIMER_ENA (BIT(31))
#define WDEV_TSF0TIMER_WAKEUP_ENA (BIT(30))
#define WDEVTSF0_TIMER_LO_REG                   (DR_REG_WDEV_PWR_BASE + 0x00E0)
#define WDEVTSF0_TIMER_HI_REG                   (DR_REG_WDEV_PWR_BASE + 0x00E4)
#define WDEVTSF1TIMER_ENA_REG                   (DR_REG_WDEV_PWR_BASE + 0x00E8)
#define WDEV_TSF1TIMER_ENA (BIT(31))
#define WDEV_TSF1TIMER_WAKEUP_ENA (BIT(30))
#define WDEVTSF1_TIMER_LO_REG                   (DR_REG_WDEV_PWR_BASE + 0x00EC)
#define WDEVTSF1_TIMER_HI_REG                   (DR_REG_WDEV_PWR_BASE + 0x00F0)
#define WDEVTSF2TIMER_ENA_REG                   (DR_REG_WDEV_PWR_BASE + 0x00F4)
#define WDEV_TSF2TIMER_ENA (BIT(31))
#define WDEV_TSF2TIMER_WAKEUP_ENA (BIT(30))
#define WDEVTSF2_TIMER_LO_REG                   (DR_REG_WDEV_PWR_BASE + 0x00F8)
#define WDEVTSF2_TIMER_HI_REG                   (DR_REG_WDEV_PWR_BASE + 0x00FC)
#define WDEVTSF3TIMER_ENA_REG                   (DR_REG_WDEV_PWR_BASE + 0x0100)
#define WDEV_TSF3TIMER_ENA (BIT(31))
#define WDEV_TSF3TIMER_WAKEUP_ENA (BIT(30))
#define WDEVTSF3_TIMER_LO_REG                   (DR_REG_WDEV_PWR_BASE + 0x0104)
#define WDEVTSF3_TIMER_HI_REG                   (DR_REG_WDEV_PWR_BASE + 0x0108)
#define WDEVRND_REG                             (DR_REG_WDEV_PWR_BASE + 0x010C)
#define WDEVRXBEA_TO_REG                        (DR_REG_WDEV_PWR_BASE + 0x0110)
#define WDEV_RXBEACONTIMOUT 0x0000FFFF
#define WDEV_RXBEACONTIMOUT_S 0

#define WDEVRWBT_COEX_CONF_REG                  (DR_REG_WDEV_PWR_BASE + 0x0114)
#define WDEV_RW_NBT_PRIO_BLE 0x00000003
#define WDEV_RW_NBT_PRIO_BLE_S 30
#define WDEV_RW_BT_PRIO_SEL 0x0000000F
#define WDEV_RW_BT_PRIO_SEL_S 24
#define WDEV_FREQ_HOP_TIMER 0x00000FFF
#define WDEV_FREQ_HOP_TIMER_S 8
#define WDEV_WLANAT_INV (BIT(3))
#define WDEV_FREQ_HOP_BUSY_ENA (BIT(1))
#define WDEV_RW_BT_COEX_EN (BIT(0))

#define WDEVRWBT_COEX_PTI_REG                   (DR_REG_WDEV_PWR_BASE + 0x0118)
#define WDEV_WLAN_RXBEACON3_PTI 0x0000000F
#define WDEV_WLAN_RXBEACON3_PTI_S 24
#define WDEV_WLAN_RXBEACON2_PTI 0x0000000F
#define WDEV_WLAN_RXBEACON2_PTI_S 20
#define WDEV_WLAN_RXBEACON1_PTI 0x0000000F
#define WDEV_WLAN_RXBEACON1_PTI_S 16
#define WDEV_WLAN_RXBEACON0_PTI 0x0000000F
#define WDEV_WLAN_RXBEACON0_PTI_S 12
#define WDEV_WLAN_RX_PTI 0x0000000F
#define WDEV_WLAN_RX_PTI_S 4
#define WDEV_EXTERN_GET (BIT(3))
#define WDEV_WLAN_GET (BIT(2))
#define WDEV_WLAN_RWBT_ANT_SEL (BIT(1))
#define WDEV_RW_BT_GET (BIT(0))

#define WDEVRWBT_COEX_WAIT0_REG                 (DR_REG_WDEV_PWR_BASE + 0x011C)
#define WDEV_WLAN_ANT_SEL_TAIL_WAIT 0x0000FFFF
#define WDEV_WLAN_ANT_SEL_TAIL_WAIT_S 16
#define WDEVRWBT_COEX_WAIT1_REG                 (DR_REG_WDEV_PWR_BASE + 0x0120)
#define WDEV_WLAN_ANT_SEL_HEAD_WAIT 0x0000FFFF
#define WDEV_WLAN_ANT_SEL_HEAD_WAIT_S 16
#define WDEV_REFUSE_TIME 0x0000FFFF
#define WDEV_REFUSE_TIME_S 0

#define WDEVRWBT_COEX_DYNAMIC_PRIORITY_REG      (DR_REG_WDEV_PWR_BASE + 0x0124)
#define WDEV_BT_DYNAMIC_PRIO_EN (BIT(31))
#define WDEV_BT_DYNAMIC_PRIO 0x0000000F
#define WDEV_BT_DYNAMIC_PRIO_S 27
#define WDEV_WLAN_DYNAMIC_PRIO_EN (BIT(26))
#define WDEV_WLAN_DYNAMIC_PRIO 0x0000000F
#define WDEV_WLAN_DYNAMIC_PRIO_S 22
#define WDEVRWBT_COEX_GPIO_SEL_REG              (DR_REG_WDEV_PWR_BASE + 0x0128)
#define WDEV_FREQ_HOP_BUSY 0x00000003
#define WDEV_FREQ_HOP_BUSY_S 30
#define WDEV_GPIO_BT_PRIORITY_SEL 0x00000007
#define WDEV_GPIO_BT_PRIORITY_SEL_S 6
#define WDEV_GPIO_BT_ACTIVE_SEL 0x00000007
#define WDEV_GPIO_BT_ACTIVE_SEL_S 3
#define WDEV_GPIO_WLAN_ACTIVE_SEL 0x00000007
#define WDEV_GPIO_WLAN_ACTIVE_SEL_S 0

#define WDEVRWBT_COEX_TIMER0_CONF0_REG          (DR_REG_WDEV_PWR_BASE + 0x012C)
#define WDEV_COEX_TIMER0_ENA (BIT(31))
#define WDEV_COEX_TIMER0_SRC (BIT(30))
#define WDEV_COEX_TIMER0_FH (BIT(28))
#define WDEV_COEX_TIMER0_PTI 0x0000000F
#define WDEV_COEX_TIMER0_PTI_S 24
#define WDEV_COEX_TIMER0_LEN 0x00FFFFFF
#define WDEV_COEX_TIMER0_LEN_S 0

#define WDEVRWBT_COEX_TIMER0_CONF1_REG          (DR_REG_WDEV_PWR_BASE + 0x0130)
#define WDEVRWBT_COEX_TIMER1_CONF0_REG          (DR_REG_WDEV_PWR_BASE + 0x0134)
#define WDEV_COEX_TIMER1_ENA (BIT(31))
#define WDEV_COEX_TIMER1_SRC (BIT(30))
#define WDEV_COEX_TIMER1_FH (BIT(28))
#define WDEV_COEX_TIMER1_PTI 0x0000000F
#define WDEV_COEX_TIMER1_PTI_S 24
#define WDEV_COEX_TIMER1_LEN 0x00FFFFFF
#define WDEV_COEX_TIMER1_LEN_S 0

#define WDEVRWBT_COEX_TIMER1_CONF1_REG          (DR_REG_WDEV_PWR_BASE + 0x0138)
#define WDEVRWBT_COEX_TIMER2_CONF0_REG          (DR_REG_WDEV_PWR_BASE + 0x013C)
#define WDEV_COEX_TIMER2_ENA (BIT(31))
#define WDEV_COEX_TIMER2_SRC (BIT(30))
#define WDEV_COEX_TIMER2_FH (BIT(28))
#define WDEV_COEX_TIMER2_PTI 0x0000000F
#define WDEV_COEX_TIMER2_PTI_S 24
#define WDEV_COEX_TIMER2_LEN 0x00FFFFFF
#define WDEV_COEX_TIMER2_LEN_S 0

#define WDEVRWBT_COEX_TIMER2_CONF1_REG          (DR_REG_WDEV_PWR_BASE + 0x0140)
#define WDEVRWBT_COEX_TIMER3_CONF0_REG          (DR_REG_WDEV_PWR_BASE + 0x0144)
#define WDEV_COEX_TIMER3_ENA (BIT(31))
#define WDEV_COEX_TIMER3_SRC (BIT(30))
#define WDEV_COEX_TIMER3_FH (BIT(28))
#define WDEV_COEX_TIMER3_PTI 0x0000000F
#define WDEV_COEX_TIMER3_PTI_S 24
#define WDEV_COEX_TIMER3_LEN 0x00FFFFFF
#define WDEV_COEX_TIMER3_LEN_S 0

#define WDEVRWBT_COEX_TIMER3_CONF1_REG          (DR_REG_WDEV_PWR_BASE + 0x0148)
#define WDEVRWBT_COEX_TIMER4_CONF0_REG          (DR_REG_WDEV_PWR_BASE + 0x014C)
#define WDEV_COEX_TIMER4_ENA (BIT(31))
#define WDEV_COEX_TIMER4_SRC (BIT(30))
#define WDEV_COEX_TIMER4_FH (BIT(28))
#define WDEV_COEX_TIMER4_PTI 0x0000000F
#define WDEV_COEX_TIMER4_PTI_S 24
#define WDEV_COEX_TIMER4_LEN 0x00FFFFFF
#define WDEV_COEX_TIMER4_LEN_S 0

#define WDEVRWBT_COEX_TIMER4_CONF1_REG          (DR_REG_WDEV_PWR_BASE + 0x0150)
#define WDEVRWBT_COEX_TIMER5_CONF0_REG          (DR_REG_WDEV_PWR_BASE + 0x0154)
#define WDEV_COEX_TIMER5_ENA (BIT(31))
#define WDEV_COEX_TIMER5_SRC (BIT(30))
#define WDEV_COEX_TIMER5_FH (BIT(28))
#define WDEV_COEX_TIMER5_PTI 0x0000000F
#define WDEV_COEX_TIMER5_PTI_S 24
#define WDEV_COEX_TIMER5_LEN 0x00FFFFFF
#define WDEV_COEX_TIMER5_LEN_S 0

#define WDEVRWBT_COEX_TIMER5_CONF1_REG          (DR_REG_WDEV_PWR_BASE + 0x0158)
#define WDEVRWBT_COEX_TIMER6_CONF0_REG          (DR_REG_WDEV_PWR_BASE + 0x015C)
#define WDEV_COEX_TIMER6_ENA (BIT(31))
#define WDEV_COEX_TIMER6_SRC (BIT(30))
#define WDEV_COEX_TIMER6_FH (BIT(28))
#define WDEV_COEX_TIMER6_PTI 0x0000000F
#define WDEV_COEX_TIMER6_PTI_S 24
#define WDEV_COEX_TIMER6_LEN 0x00FFFFFF
#define WDEV_COEX_TIMER6_LEN_S 0

#define WDEVRWBT_COEX_TIMER6_CONF1_REG          (DR_REG_WDEV_PWR_BASE + 0x0160)
#define WDEVRWBT_COEX_TIMER7_CONF0_REG          (DR_REG_WDEV_PWR_BASE + 0x0164)
#define WDEV_COEX_TIMER7_ENA (BIT(31))
#define WDEV_COEX_TIMER7_SRC (BIT(30))
#define WDEV_COEX_TIMER7_FH (BIT(28))
#define WDEV_COEX_TIMER7_PTI 0x0000000F
#define WDEV_COEX_TIMER7_PTI_S 24
#define WDEV_COEX_TIMER7_LEN 0x00FFFFFF
#define WDEV_COEX_TIMER7_LEN_S 0

#define WDEVRWBT_COEX_TIMER7_CONF1_REG          (DR_REG_WDEV_PWR_BASE + 0x0168)
#define WDEVRWBT_COEX_TIMER8_CONF0_REG          (DR_REG_WDEV_PWR_BASE + 0x016C)
#define WDEV_COEX_TIMER8_ENA (BIT(31))
#define WDEV_COEX_TIMER8_SRC (BIT(30))
#define WDEV_COEX_TIMER8_FH (BIT(28))
#define WDEV_COEX_TIMER8_PTI 0x0000000F
#define WDEV_COEX_TIMER8_PTI_S 24
#define WDEV_COEX_TIMER8_LEN 0x00FFFFFF
#define WDEV_COEX_TIMER8_LEN_S 0

#define WDEVRWBT_COEX_TIMER8_CONF1_REG          (DR_REG_WDEV_PWR_BASE + 0x0170)
#define WDEVRWBT_COEX_TIMER9_CONF0_REG          (DR_REG_WDEV_PWR_BASE + 0x0174)
#define WDEV_COEX_TIMER9_ENA (BIT(31))
#define WDEV_COEX_TIMER9_SRC (BIT(30))
#define WDEV_COEX_TIMER9_FH (BIT(28))
#define WDEV_COEX_TIMER9_PTI 0x0000000F
#define WDEV_COEX_TIMER9_PTI_S 24
#define WDEV_COEX_TIMER9_LEN 0x00FFFFFF
#define WDEV_COEX_TIMER9_LEN_S 0

#define WDEVRWBT_COEX_TIMER9_CONF1_REG          (DR_REG_WDEV_PWR_BASE + 0x0178)
#define WDEVRWBT_COEX_TIMER10_CONF0_REG         (DR_REG_WDEV_PWR_BASE + 0x017C)
#define WDEV_COEX_TIMER10_ENA (BIT(31))
#define WDEV_COEX_TIMER10_SRC (BIT(30))
#define WDEV_COEX_TIMER10_FH (BIT(28))
#define WDEV_COEX_TIMER10_PTI 0x0000000F
#define WDEV_COEX_TIMER10_PTI_S 24
#define WDEV_COEX_TIMER10_LEN 0x00FFFFFF
#define WDEV_COEX_TIMER10_LEN_S 0

#define WDEVRWBT_COEX_TIMER10_CONF1_REG         (DR_REG_WDEV_PWR_BASE + 0x0180)
#define WDEVRWBT_COEX_TIMER11_CONF0_REG         (DR_REG_WDEV_PWR_BASE + 0x0184)
#define WDEV_COEX_TIMER11_ENA (BIT(31))
#define WDEV_COEX_TIMER11_SRC (BIT(30))
#define WDEV_COEX_TIMER11_FH (BIT(28))
#define WDEV_COEX_TIMER11_PTI 0x0000000F
#define WDEV_COEX_TIMER11_PTI_S 24
#define WDEV_COEX_TIMER11_LEN 0x00FFFFFF
#define WDEV_COEX_TIMER11_LEN_S 0

#define WDEVRWBT_COEX_TIMER11_CONF1_REG         (DR_REG_WDEV_PWR_BASE + 0x0188)
#define WDEVRWBT_COEX_TIMER_END_ST_REG          (DR_REG_WDEV_PWR_BASE + 0x018C)
#define WDEV_COEX_TIMER11_END_ST (BIT(11))
#define WDEV_COEX_TIMER10_END_ST (BIT(10))
#define WDEV_COEX_TIMER9_END_ST (BIT(9))
#define WDEV_COEX_TIMER8_END_ST (BIT(8))
#define WDEV_COEX_TIMER7_END_ST (BIT(7))
#define WDEV_COEX_TIMER6_END_ST (BIT(6))
#define WDEV_COEX_TIMER5_END_ST (BIT(5))
#define WDEV_COEX_TIMER4_END_ST (BIT(4))
#define WDEV_COEX_TIMER3_END_ST (BIT(3))
#define WDEV_COEX_TIMER2_END_ST (BIT(2))
#define WDEV_COEX_TIMER1_END_ST (BIT(1))
#define WDEV_COEX_TIMER0_END_ST (BIT(0))

#define WDEVRWBT_COEX_TIMER_END_CLR_REG         (DR_REG_WDEV_PWR_BASE + 0x0190)
#define WDEV_COEX_TIMER11_END_CLR (BIT(11))
#define WDEV_COEX_TIMER10_END_CLR (BIT(10))
#define WDEV_COEX_TIMER9_END_CLR (BIT(9))
#define WDEV_COEX_TIMER8_END_CLR (BIT(8))
#define WDEV_COEX_TIMER7_END_CLR (BIT(7))
#define WDEV_COEX_TIMER6_END_CLR (BIT(6))
#define WDEV_COEX_TIMER5_END_CLR (BIT(5))
#define WDEV_COEX_TIMER4_END_CLR (BIT(4))
#define WDEV_COEX_TIMER3_END_CLR (BIT(3))
#define WDEV_COEX_TIMER2_END_CLR (BIT(2))
#define WDEV_COEX_TIMER1_END_CLR (BIT(1))
#define WDEV_COEX_TIMER0_END_CLR (BIT(0))

#define INT_ENA_WDEVPWR_REG                     (DR_REG_WDEV_PWR_BASE + 0x0194)
#define INT_RAW_WDEVPWR_REG                     (DR_REG_WDEV_PWR_BASE + 0x0198)
#define INT_ST_WDEVPWR_REG                      (DR_REG_WDEV_PWR_BASE + 0x019C)
#define INT_CLR_WDEVPWR_REG                     (DR_REG_WDEV_PWR_BASE + 0x01A0)
#define WDEV_TSF0_REACH_INT     (BIT(8))
#define WDEV_TSF1_REACH_INT     (BIT(7))
#define WDEV_TSF2_REACH_INT     (BIT(6))
#define WDEV_TSF3_REACH_INT     (BIT(5))
#define WDEV_TBTT0_INT     (BIT(4))
#define WDEV_TBTT1_INT     (BIT(3))
#define WDEV_TBTT2_INT     (BIT(2))
#define WDEV_TBTT3_INT     (BIT(1))
#define WDEV_COEX_TIMER_END_INT     (BIT(0))

#define WDEVCO_EXTERN_CONF0_REG                 (DR_REG_WDEV_PWR_BASE + 0x01A4)
#define WDEV_EXTERN_IN0_PTI 0x0000000F
#define WDEV_EXTERN_IN0_PTI_S 28
#define WDEV_EXTERN_IN1_PTI 0x0000000F
#define WDEV_EXTERN_IN1_PTI_S 24
#define WDEV_EXTERN_IN2_PTI 0x0000000F
#define WDEV_EXTERN_IN2_PTI_S 20
#define WDEV_EXTERN_IN3_PTI 0x0000000F
#define WDEV_EXTERN_IN3_PTI_S 16
#define WDEV_EXTERN_OUT0_PTI 0x0000000F
#define WDEV_EXTERN_OUT0_PTI_S 12
#define WDEV_EXTERN_OUT1_PTI 0x0000000F
#define WDEV_EXTERN_OUT1_PTI_S 8
#define WDEV_EXTERN_OUT2_PTI 0x0000000F
#define WDEV_EXTERN_OUT2_PTI_S 4
#define WDEV_EXTERN_OUT3_PTI 0x0000000F
#define WDEV_EXTERN_OUT3_PTI_S 0

#define WDEVCO_EXTERN_CONF1_REG                 (DR_REG_WDEV_PWR_BASE + 0x01A8)
#define WDEV_EXTERN_ANT_FOLLOW_WLAN (BIT(0))

#define WDEVPWRDATE_REG                         (DR_REG_WDEV_PWR_BASE + 0x03F8)
#define WDEV_MACPWR_DATE 0x0FFFFFFF
#define WDEV_MACPWR_DATE_S 0


#define WDEVENTRY_WORD0_REG(e)                  (DR_REG_WDEV_SCH_BASE + 0x0800+(e)*0x28)
#define WDEVENTRY_WORD1_REG(e)                  (DR_REG_WDEV_SCH_BASE + 0x0804+(e)*0x28)
#define WDEV_MEM_ENTRY_KEYID 0x00000003
#define WDEV_MEM_ENTRY_KEYID_S 30
#define WDEV_MEM_ENTRY_BSSID 0x00000003
#define WDEV_MEM_ENTRY_BSSID_S 24
#define WDEV_MEM_ENTRY_MATCHMODE 0x00000007
#define WDEV_MEM_ENTRY_MATCHMODE_S 21
#define WDEV_MEM_ENTRY_CRYPTOTYPE 0x00000007
#define WDEV_MEM_ENTRY_CRYPTOTYPE_S 18
#define WDEV_MEM_ENTRY_CRYPTOCNTRL 0x00000003
#define WDEV_MEM_ENTRY_CRYPTOCNTRL_S 16
#define WDEV_MEM_ENTRY_MACADDR_HI 0x0000FFFF
#define WDEV_MEM_ENTRY_MACADDR_HI_S 0

#define WDEVENTRY_WORD2_REG(e)                  (DR_REG_WDEV_SCH_BASE + 0x0808+(e)*0x28)
#define WDEVENTRY_WORD3_REG(e)                  (DR_REG_WDEV_SCH_BASE + 0x080C+(e)*0x28)
#define WDEVENTRY_WORD4_REG(e)                  (DR_REG_WDEV_SCH_BASE + 0x0810+(e)*0x28)
#define WDEVENTRY_WORD5_REG(e)                  (DR_REG_WDEV_SCH_BASE + 0x0814+(e)*0x28)
#define WDEVENTRY_WORD6_REG(e)                  (DR_REG_WDEV_SCH_BASE + 0x0818+(e)*0x28)
#define WDEVENTRY_WORD7_REG(e)                  (DR_REG_WDEV_SCH_BASE + 0x081C+(e)*0x28)
#define WDEVENTRY_WORD8_REG(e)                  (DR_REG_WDEV_SCH_BASE + 0x0820+(e)*0x28)
#define WDEVENTRY_WORD9_REG(e)                  (DR_REG_WDEV_SCH_BASE + 0x0824+(e)*0x28)
#define WDEVMICKEY_LO_REG                       (DR_REG_WDEV_SCH_BASE + 0x0C00)
#define WDEVMICKEY_HI_REG                       (DR_REG_WDEV_SCH_BASE + 0x0C04)
#define WDEVMICDATA_REG                         (DR_REG_WDEV_SCH_BASE + 0x0C08)
#define WDEVMIC_CON_REG                         (DR_REG_WDEV_SCH_BASE + 0x0C0C)
#define WDEV_MIC_DELAY_NUM 0x000000FF
#define WDEV_MIC_DELAY_NUM_S 8
#define WDEV_MIC_DELAY_EN (BIT(6))
#define WDEV_MIC_START (BIT(5))
#define WDEV_MICDATA_BYTENUM 0x00000007
#define WDEV_MICDATA_BYTENUM_S 2
#define WDEV_MICDATA_STARTNUM 0x00000003
#define WDEV_MICDATA_STARTNUM_S 0

#define WDEVMICRES_LO_REG                       (DR_REG_WDEV_SCH_BASE + 0x0C10)
#define WDEVMICRES_HI_REG                       (DR_REG_WDEV_SCH_BASE + 0x0C14)

typedef struct RxControlVht {
    signed rssi:8;
    unsigned rate:5;
    unsigned cur_service:1;
    unsigned sig_mode:2;
    unsigned legacy_length:12;
    unsigned rxmatch0:1;
    unsigned rxmatch1:1;
    unsigned rxmatch2:1;
    unsigned rxmatch3:1;
    unsigned vht_siga_lo:32;
    unsigned rxend_state:8;
    unsigned ampdu_cnt:8;
    unsigned channel:4;
    unsigned:4;
    unsigned rxstart_time_cycle:7;
    unsigned is_group:1;
    unsigned timestamp:32;
    unsigned bb_info:32;
    unsigned vht_siga_hi:2;
    unsigned:6;
    unsigned rx_channel_estimate_len:10;
    unsigned:2;
    unsigned rxstart_time_cycle_dec:11;
    unsigned ant_status:1;
    unsigned vht_sigb:24;
    unsigned:8;
    unsigned sig_len:12;
    unsigned dump_len:12;
    unsigned rx_state:8;
}RxControlVht __ATTRIB_ALIGN(4);

typedef struct RxControl {
    signed rssi:8;
    unsigned rate:5;
    unsigned cur_service:1;
    unsigned sig_mode:2;
    unsigned legacy_length:12;
    unsigned rxmatch0:1;
    unsigned rxmatch1:1;
    unsigned rxmatch2:1;
    unsigned rxmatch3:1;
    unsigned MCS:7;
    unsigned CWB:1;
    unsigned HT_length:16;
    unsigned Smoothing:1;
    unsigned Not_Sounding:1;
    unsigned:1;
    unsigned Aggregation:1;
    unsigned STBC:2;
    unsigned FEC_CODING:1;
    unsigned SGI:1;
    unsigned rxend_state:8;
    unsigned ampdu_cnt:8;
    unsigned channel:4;
    unsigned:4;
    unsigned rxstart_time_cycle:7;
    unsigned is_group:1;
    unsigned timestamp:32;
    unsigned bb_info:32;
    unsigned htsig_hi:2;
    unsigned:6;
    unsigned rx_channel_estimate_len:10;
    unsigned:2;
    unsigned rxstart_time_cycle_dec:11;
    unsigned ant_status:1;
    unsigned:32;
    unsigned sig_len:12;
    unsigned dump_len:12;
    unsigned rx_state:8;
}RxControl __ATTRIB_ALIGN(4);

typedef struct RxSubAmpduLen {
    unsigned sig_len:12;
    unsigned dump_len:12;
    unsigned rx_state:8;
}RxSubAmpduLen __ATTRIB_ALIGN(4);

typedef struct RxAmpduLen {
    unsigned substate:8;
    unsigned sublen:12;
    unsigned:12;
}RxAmpduLen __ATTRIB_ALIGN(4);

typedef struct RxAmpduEntry {
    unsigned sublkaddr:32;
    unsigned suboffset:12;
    unsigned subsecinfor:14;
    unsigned:6;
}RxAmpduEntry __ATTRIB_ALIGN(4);

typedef struct RxLinkDscr {
    unsigned size:12;
    unsigned length:12;
    unsigned:5;
    unsigned sub_sof:1;
    unsigned eof:1;
    unsigned owner:1;
    unsigned buf_ptr:32;
    unsigned next_lk_ptr:32;
}RxLinkDscr __ATTRIB_ALIGN(4);


#endif // MAC_REGISTER_V722_NEW_H_INCLUDED
