

================================================================
== Vitis HLS Report for 'lstm_predict'
================================================================
* Date:           Wed Oct 29 23:33:57 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lstm_soc_predictor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      721|      721|  7.210 us|  7.210 us|  722|  722|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_1  |      720|      720|        12|          -|          -|    60|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    711|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     83|    -|
|Register         |        -|    -|     147|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     495|    822|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  348|  711|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln36_fu_106_p2   |         +|   0|  0|  14|           6|           1|
    |icmp_ln36_fu_100_p2  |      icmp|   0|  0|  14|           6|           4|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  28|          12|           5|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  65|         14|    1|         14|
    |final_prediction_fu_46  |   9|          2|   32|         64|
    |t_fu_50                 |   9|          2|    6|         12|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  83|         18|   39|         90|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  13|   0|   13|          0|
    |final_prediction_1_reg_177  |  32|   0|   32|          0|
    |final_prediction_fu_46      |  32|   0|   32|          0|
    |inputs_load_reg_157         |  32|   0|   32|          0|
    |mul_reg_167                 |  32|   0|   32|          0|
    |t_fu_50                     |   6|   0|    6|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 147|   0|  147|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|    lstm_predict|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|    lstm_predict|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|    lstm_predict|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|    lstm_predict|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|    lstm_predict|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|    lstm_predict|  return value|
|inputs_address0        |  out|    6|   ap_memory|          inputs|         array|
|inputs_ce0             |  out|    1|   ap_memory|          inputs|         array|
|inputs_q0              |   in|   32|   ap_memory|          inputs|         array|
|soc_prediction         |  out|   32|      ap_vld|  soc_prediction|       pointer|
|soc_prediction_ap_vld  |  out|    1|      ap_vld|  soc_prediction|       pointer|
+-----------------------+-----+-----+------------+----------------+--------------+

