// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1590\sampleModel1590_4_sub\Mysubsystem_30.v
// Created: 2024-07-01 09:39:00
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_30
// Source Path: sampleModel1590_4_sub/Subsystem/Mysubsystem_30
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_30
          (In1,
           Out1,
           Out2);


  input   [7:0] In1;  // uint8
  output  [7:0] Out1;  // uint8
  output  [7:0] Out2;  // uint8


  wire [7:0] cfblk4_const_val_1;  // uint8
  wire [7:0] cfblk4_out1;  // uint8
  wire [7:0] cfblk121_const_val_1;  // uint8
  wire [7:0] cfblk121_out1;  // uint8


  assign cfblk4_const_val_1 = 8'b00000000;



  assign cfblk4_out1 = In1 + cfblk4_const_val_1;



  assign Out1 = cfblk4_out1;

  assign cfblk121_const_val_1 = 8'b00000000;



  assign cfblk121_out1 = cfblk4_out1 + cfblk121_const_val_1;



  assign Out2 = cfblk121_out1;

endmodule  // Mysubsystem_30

