/* This is a code snippet in VERILOG */

// Define a module
module add_subtractor (input A, input B, output sum, output difference);

  // Declare internal wire
  wire [7:0] temp;

  // Instantiate adder

  // Generate two's complement
  assign temp = ~B + 1;

  // Perform the addition
  adder add(
    .A(A),
    .B(temp),
    .sum(sum)
  );

  // Perform subtraction by inverting B
  // and adding it to A through the adder
  adder subtract(
    .A(A),
    .B(~B),
    .sum(difference)
  );

endmodule