1
 
****************************************
Report : area
Design : Main_controller
Version: T-2022.03-SP3
Date   : Sun Apr  2 18:33:38 2023
****************************************

Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)

Number of ports:                           55
Number of nets:                           675
Number of cells:                          673
Number of combinational cells:            596
Number of sequential cells:                77
Number of macros/black boxes:               0
Number of buf/inv:                        126
Number of references:                     104

Combinational area:               6307.200040
Buf/Inv area:                      853.920023
Noncombinational area:            2744.639961
Macro/Black Box area:                0.000000
Net Interconnect area:           73267.035248

Total cell area:                  9051.840001
Total area:                      82318.875249
1
Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
Design : Main_controller
Version: T-2022.03-SP3
Date   : Sun Apr  2 18:33:38 2023
****************************************


Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: segmented

Design        Wire Load Model            Library
------------------------------------------------
Main_controller        ibm13_wl10        typical


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
Main_controller                           0.203    1.830 3.13e+05    2.033 100.0
1
 
****************************************
Report : design
Design : Main_controller
Version: T-2022.03-SP3
Date   : Sun Apr  2 18:33:38 2023
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)

Local Link Library:

    {typical.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : typical
    Library : typical
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.20
    Interconnect Model : balanced_tree

Wire Loading Model:

    Selected manually by the user.

Name           :   ibm13_wl10
Location       :   typical
Resistance     :   8.5e-08
Capacitance    :   0.00015
Area           :   0.7
Slope          :   66.667
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1    66.67



Wire Loading Model Mode: segmented.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    DesignWare

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : Main_controller
Version: T-2022.03-SP3
Date   : Sun Apr  2 18:33:38 2023
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U285                      AO22X1TR        typical         10.080000 
U286                      AO22X1TR        typical         10.080000 
U287                      AO22X2TR        typical         11.520000 
U288                      AO22X2TR        typical         11.520000 
U289                      AO22X2TR        typical         11.520000 
U290                      AO22X2TR        typical         11.520000 
U291                      AO21X2TR        typical         10.080000 
U292                      AO22X1TR        typical         10.080000 
U293                      INVX6TR         typical         8.640000  
U294                      OAI2BB1X2TR     typical         11.520000 
U295                      OAI21X1TR       typical         7.200000  
U296                      AND2X1TR        typical         7.200000  
U297                      OAI211X1TR      typical         8.640000  
U298                      OAI22X1TR       typical         8.640000  
U299                      OAI22X1TR       typical         8.640000  
U300                      OAI22X1TR       typical         8.640000  
U301                      OR2X4TR         typical         10.080000 
U302                      AND2X6TR        typical         14.400000 
U303                      NOR2X2TR        typical         7.200000  
U304                      MXI2X2TR        typical         14.400000 
U305                      NOR2X2TR        typical         7.200000  
U306                      OAI21X1TR       typical         7.200000  
U307                      OR2X4TR         typical         10.080000 
U308                      MXI2X2TR        typical         14.400000 
U309                      NOR3X1TR        typical         7.200000  
U310                      INVX2TR         typical         4.320000  
U311                      INVX12TR        typical         12.960000 
U312                      OR2X6TR         typical         14.400000 
U313                      CLKINVX3TR      typical         5.760000  
U314                      OR2X2TR         typical         7.200000  
U315                      INVX8TR         typical         10.080000 
U316                      CLKINVX6TR      typical         7.200000  
U317                      NAND2X2TR       typical         7.200000  
U318                      AND2X6TR        typical         14.400000 
U319                      NOR2X2TR        typical         7.200000  
U320                      INVX2TR         typical         4.320000  
U321                      NOR2X1TR        typical         5.760000  
U322                      AND2X6TR        typical         14.400000 
U323                      NAND2X6TR       typical         14.400000 
U324                      CLKINVX2TR      typical         4.320000  
U325                      BUFX3TR         typical         7.200000  
U326                      AND3X2TR        typical         8.640000  
U327                      NAND2X4TR       typical         11.520000 
U328                      NAND2X2TR       typical         7.200000  
U329                      NAND2X4TR       typical         11.520000 
U330                      NOR2X4TR        typical         11.520000 
U331                      NOR2X2TR        typical         7.200000  
U332                      NOR2X4TR        typical         11.520000 
U333                      NAND2X4TR       typical         11.520000 
U334                      INVX4TR         typical         5.760000  
U335                      NAND2X4TR       typical         11.520000 
U336                      NAND2X1TR       typical         5.760000  
U337                      AND2X1TR        typical         7.200000  
U338                      NOR2X4TR        typical         11.520000 
U339                      XOR2X1TR        typical         11.520000 
U340                      INVX2TR         typical         4.320000  
U341                      INVX4TR         typical         5.760000  
U342                      INVX4TR         typical         5.760000  
U343                      INVX12TR        typical         12.960000 
U344                      INVX8TR         typical         10.080000 
U345                      INVX2TR         typical         4.320000  
U346                      INVX2TR         typical         4.320000  
U347                      INVX12TR        typical         12.960000 
U348                      INVX12TR        typical         12.960000 
U349                      INVX12TR        typical         12.960000 
U350                      NAND2X2TR       typical         7.200000  
U351                      NAND2X2TR       typical         7.200000  
U352                      NAND2X6TR       typical         14.400000 
U353                      INVX4TR         typical         5.760000  
U354                      XNOR2X2TR       typical         18.719999 
U355                      XOR2X1TR        typical         11.520000 
U356                      NAND2X1TR       typical         5.760000  
U357                      CLKINVX1TR      typical         4.320000  
U358                      XOR2X2TR        typical         18.719999 
U359                      INVX1TR         typical         4.320000  
U360                      CLKINVX2TR      typical         4.320000  
U361                      OA21X1TR        typical         10.080000 
U362                      OAI22X1TR       typical         8.640000  
U363                      INVX1TR         typical         4.320000  
U364                      AO22X1TR        typical         10.080000 
U365                      AO21X1TR        typical         8.640000  
U366                      OAI21X1TR       typical         7.200000  
U367                      AO21X1TR        typical         8.640000  
U368                      CLKINVX2TR      typical         4.320000  
U369                      NOR2X4TR        typical         11.520000 
U370                      NAND2X2TR       typical         7.200000  
U371                      NAND2X4TR       typical         11.520000 
U372                      OR2X4TR         typical         10.080000 
U373                      OAI22X2TR       typical         15.840000 
U374                      INVX12TR        typical         12.960000 
U375                      CLKINVX2TR      typical         4.320000  
U376                      CLKINVX2TR      typical         4.320000  
U377                      INVX2TR         typical         4.320000  
U378                      CLKINVX2TR      typical         4.320000  
U379                      INVX1TR         typical         4.320000  
U380                      NOR2X4TR        typical         11.520000 
U381                      INVX2TR         typical         4.320000  
U382                      INVX2TR         typical         4.320000  
U383                      INVX4TR         typical         5.760000  
U384                      CLKINVX2TR      typical         4.320000  
U385                      INVX6TR         typical         8.640000  
U386                      CLKINVX2TR      typical         4.320000  
U387                      CLKINVX2TR      typical         4.320000  
U388                      CLKINVX2TR      typical         4.320000  
U389                      CLKINVX2TR      typical         4.320000  
U390                      INVX1TR         typical         4.320000  
U391                      CLKINVX2TR      typical         4.320000  
U392                      CLKINVX2TR      typical         4.320000  
U393                      CLKINVX2TR      typical         4.320000  
U394                      INVX2TR         typical         4.320000  
U395                      CLKINVX2TR      typical         4.320000  
U396                      CLKINVX2TR      typical         4.320000  
U397                      NOR2X1TR        typical         5.760000  
U398                      INVX1TR         typical         4.320000  
U399                      CLKINVX2TR      typical         4.320000  
U400                      CLKINVX2TR      typical         4.320000  
U401                      CLKMX2X2TR      typical         12.960000 
U402                      OR2X2TR         typical         7.200000  
U403                      NAND2X2TR       typical         7.200000  
U404                      INVX1TR         typical         4.320000  
U405                      AND2X2TR        typical         7.200000  
U406                      INVX1TR         typical         4.320000  
U407                      NAND2X6TR       typical         14.400000 
U408                      AND2X2TR        typical         7.200000  
U409                      AND2X2TR        typical         7.200000  
U410                      AND2X2TR        typical         7.200000  
U411                      INVX2TR         typical         4.320000  
U412                      AND2X2TR        typical         7.200000  
U413                      AND2X2TR        typical         7.200000  
U414                      INVX2TR         typical         4.320000  
U415                      NOR2X4TR        typical         11.520000 
U416                      INVX1TR         typical         4.320000  
U417                      INVX1TR         typical         4.320000  
U418                      INVX1TR         typical         4.320000  
U419                      NAND3X6TR       typical         21.600000 
U420                      INVX1TR         typical         4.320000  
U421                      CLKINVX2TR      typical         4.320000  
U422                      INVX1TR         typical         4.320000  
U423                      AND2X2TR        typical         7.200000  
U424                      INVX2TR         typical         4.320000  
U425                      INVX1TR         typical         4.320000  
U426                      INVX2TR         typical         4.320000  
U427                      INVX1TR         typical         4.320000  
U428                      INVX1TR         typical         4.320000  
U429                      INVX1TR         typical         4.320000  
U430                      INVX1TR         typical         4.320000  
U431                      INVX1TR         typical         4.320000  
U432                      INVX1TR         typical         4.320000  
U433                      INVX1TR         typical         4.320000  
U434                      INVX1TR         typical         4.320000  
U435                      INVX1TR         typical         4.320000  
U436                      INVX2TR         typical         4.320000  
U437                      INVX1TR         typical         4.320000  
U438                      INVX1TR         typical         4.320000  
U439                      INVX1TR         typical         4.320000  
U440                      INVX1TR         typical         4.320000  
U441                      INVX16TR        typical         17.280001 
U442                      AO22X2TR        typical         11.520000 
U443                      NAND4X2TR       typical         12.960000 
U444                      AOI21X2TR       typical         12.960000 
U445                      OR2X4TR         typical         10.080000 
U446                      NAND2X2TR       typical         7.200000  
U447                      NAND3X2TR       typical         10.080000 
U448                      INVX4TR         typical         5.760000  
U449                      AO22X4TR        typical         14.400000 
U450                      INVX2TR         typical         4.320000  
U451                      AO22X4TR        typical         14.400000 
U452                      INVX16TR        typical         17.280001 
U453                      AOI21X4TR       typical         17.280001 
U454                      INVX6TR         typical         8.640000  
U455                      AND2X1TR        typical         7.200000  
U456                      NAND2X2TR       typical         7.200000  
U457                      NOR2X6TR        typical         14.400000 
U458                      AO22X4TR        typical         14.400000 
U459                      AO22X2TR        typical         11.520000 
U460                      AO21X2TR        typical         10.080000 
U461                      AND2X8TR        typical         15.840000 
U462                      OR2X6TR         typical         14.400000 
U463                      XNOR2X4TR       typical         27.360001 
U464                      INVX8TR         typical         10.080000 
U465                      NOR2X8TR        typical         18.719999 
U466                      BUFX12TR        typical         15.840000 
U467                      NAND2X2TR       typical         7.200000  
U468                      AO21X2TR        typical         10.080000 
U469                      OAI21X2TR       typical         12.960000 
U470                      NAND2X8TR       typical         18.719999 
U471                      AO21X4TR        typical         12.960000 
U472                      AO22X2TR        typical         11.520000 
U473                      NAND2X4TR       typical         11.520000 
U474                      NAND2X2TR       typical         7.200000  
U475                      AO22X4TR        typical         14.400000 
U476                      OAI22X1TR       typical         8.640000  
U477                      INVX1TR         typical         4.320000  
U478                      NAND2X2TR       typical         7.200000  
U479                      AOI22X2TR       typical         15.840000 
U480                      AO22X4TR        typical         14.400000 
U481                      OAI22X2TR       typical         15.840000 
U482                      AO21X2TR        typical         10.080000 
U483                      AO22X4TR        typical         14.400000 
U484                      NOR2X2TR        typical         7.200000  
U485                      BUFX12TR        typical         15.840000 
U486                      NAND4X6TR       typical         33.119999 
U487                      NOR2X8TR        typical         18.719999 
U488                      INVX12TR        typical         12.960000 
U489                      INVX16TR        typical         17.280001 
U490                      NAND2X2TR       typical         7.200000  
U491                      NOR2X2TR        typical         7.200000  
U492                      NAND3X4TR       typical         15.840000 
U493                      CLKINVX1TR      typical         4.320000  
U494                      NAND2X2TR       typical         7.200000  
U495                      NAND2X1TR       typical         5.760000  
U496                      NOR2X4TR        typical         11.520000 
U497                      AOI2BB1X1TR     typical         8.640000  
U499                      AO22X1TR        typical         10.080000 
U500                      NAND2X2TR       typical         7.200000  
U501                      OAI21X2TR       typical         12.960000 
U502                      XOR2X2TR        typical         18.719999 
U503                      CLKINVX1TR      typical         4.320000  
U504                      NAND2X4TR       typical         11.520000 
U505                      XNOR2X2TR       typical         18.719999 
U506                      NAND2X2TR       typical         7.200000  
U507                      OR2X2TR         typical         7.200000  
U508                      NAND2X4TR       typical         11.520000 
U509                      AOI22X2TR       typical         15.840000 
U510                      NAND2X1TR       typical         5.760000  
U511                      OAI21X1TR       typical         7.200000  
U512                      XOR3X1TR        typical         27.360001 
U513                      OR2X1TR         typical         7.200000  
U514                      CLKINVX1TR      typical         4.320000  
U515                      OA21X1TR        typical         10.080000 
U516                      INVX1TR         typical         4.320000  
U517                      NAND2X2TR       typical         7.200000  
U518                      NOR2X1TR        typical         5.760000  
U519                      CLKINVX1TR      typical         4.320000  
U520                      AO21X1TR        typical         8.640000  
U521                      OR3X1TR         typical         8.640000  
U522                      AOI211X1TR      typical         8.640000  
U523                      AOI211X1TR      typical         8.640000  
U524                      AOI211X1TR      typical         8.640000  
U525                      AO22X1TR        typical         10.080000 
U526                      AO22X1TR        typical         10.080000 
U527                      AO22X1TR        typical         10.080000 
U528                      INVX1TR         typical         4.320000  
U529                      AOI211X1TR      typical         8.640000  
U530                      AO22X2TR        typical         11.520000 
U531                      AO22X2TR        typical         11.520000 
U532                      OR2X2TR         typical         7.200000  
U533                      MXI2X1TR        typical         11.520000 
U534                      AND2X1TR        typical         7.200000  
U535                      AO22X1TR        typical         10.080000 
U536                      INVX1TR         typical         4.320000  
U537                      AO22X1TR        typical         10.080000 
U538                      AO22X1TR        typical         10.080000 
U539                      AO22X1TR        typical         10.080000 
U540                      NOR2X2TR        typical         7.200000  
U541                      NOR2X2TR        typical         7.200000  
U542                      NOR2X4TR        typical         11.520000 
U543                      CLKBUFX2TR      typical         5.760000  
U544                      AO21X2TR        typical         10.080000 
U545                      NAND4X4TR       typical         25.920000 
U546                      OAI21X2TR       typical         12.960000 
U547                      NAND2BX2TR      typical         10.080000 
U548                      OAI2BB1X2TR     typical         11.520000 
U550                      CLKXOR2X4TR     typical         20.160000 
U551                      CLKINVX2TR      typical         4.320000  
U552                      OAI21X1TR       typical         7.200000  
U553                      AND3X6TR        typical         17.280001 
U554                      NAND3X6TR       typical         21.600000 
U555                      NAND2X2TR       typical         7.200000  
U556                      NOR2X8TR        typical         18.719999 
U557                      NAND2X8TR       typical         18.719999 
U558                      NAND2X8TR       typical         18.719999 
U559                      NAND2X4TR       typical         11.520000 
U560                      OR2X6TR         typical         14.400000 
U561                      NOR2X2TR        typical         7.200000  
U562                      AND4X6TR        typical         20.160000 
U563                      OAI21X1TR       typical         7.200000  
U564                      OAI21X1TR       typical         7.200000  
U565                      BUFX20TR        typical         27.360001 
U566                      INVX16TR        typical         17.280001 
U567                      OR2X6TR         typical         14.400000 
U568                      INVX8TR         typical         10.080000 
U569                      NOR2X8TR        typical         18.719999 
U570                      OAI22X4TR       typical         23.040001 
U571                      XOR2X2TR        typical         18.719999 
U572                      NOR2X8TR        typical         18.719999 
U573                      NAND3X2TR       typical         10.080000 
U574                      NAND2X4TR       typical         11.520000 
U575                      NAND2X4TR       typical         11.520000 
U576                      INVX3TR         typical         5.760000  
U577                      INVX8TR         typical         10.080000 
U578                      INVX6TR         typical         8.640000  
U579                      NAND2X1TR       typical         5.760000  
U580                      NAND3X4TR       typical         15.840000 
U581                      NAND2X4TR       typical         11.520000 
U582                      BUFX20TR        typical         27.360001 
U583                      BUFX20TR        typical         27.360001 
U584                      NAND2X8TR       typical         18.719999 
U585                      NAND2X8TR       typical         18.719999 
U586                      NOR2X6TR        typical         14.400000 
U587                      XOR2X4TR        typical         28.799999 
U588                      OAI21X4TR       typical         17.280001 
U589                      XNOR2X4TR       typical         27.360001 
U590                      NAND2X2TR       typical         7.200000  
U591                      NOR2X8TR        typical         18.719999 
U592                      AOI21X4TR       typical         17.280001 
U593                      XNOR2X4TR       typical         27.360001 
U594                      XOR2X4TR        typical         28.799999 
U595                      XOR2X2TR        typical         18.719999 
U596                      NOR2X2TR        typical         7.200000  
U597                      NOR2X8TR        typical         18.719999 
U598                      CLKINVX6TR      typical         7.200000  
U599                      OAI21X2TR       typical         12.960000 
U600                      NOR2X4TR        typical         11.520000 
U601                      OAI21X2TR       typical         12.960000 
U602                      NAND3X2TR       typical         10.080000 
U603                      XOR2X2TR        typical         18.719999 
U604                      NOR2X4TR        typical         11.520000 
U605                      NAND2X4TR       typical         11.520000 
U606                      INVX1TR         typical         4.320000  
U607                      AND2X2TR        typical         7.200000  
U608                      CLKAND2X4TR     typical         10.080000 
U609                      OR2X6TR         typical         14.400000 
U610                      NAND2X1TR       typical         5.760000  
U611                      OR2X4TR         typical         10.080000 
U612                      AND2X2TR        typical         7.200000  
U613                      NAND2X1TR       typical         5.760000  
U614                      AO22X2TR        typical         11.520000 
U615                      OR2X8TR         typical         15.840000 
U616                      NAND3X2TR       typical         10.080000 
U617                      NAND2X4TR       typical         11.520000 
U618                      NAND2X2TR       typical         7.200000  
U619                      OR2X8TR         typical         15.840000 
U620                      NAND2X1TR       typical         5.760000  
U621                      NOR2X4TR        typical         11.520000 
U622                      CLKXOR2X2TR     typical         12.960000 
U623                      NAND2X6TR       typical         14.400000 
U624                      BUFX20TR        typical         27.360001 
U625                      OAI21X2TR       typical         12.960000 
U626                      INVX1TR         typical         4.320000  
U627                      OAI21X2TR       typical         12.960000 
U628                      OAI21X4TR       typical         17.280001 
U629                      XOR2X4TR        typical         28.799999 
U630                      XOR2X4TR        typical         28.799999 
U631                      XNOR2X4TR       typical         27.360001 
U632                      NAND2X2TR       typical         7.200000  
U633                      OAI21X2TR       typical         12.960000 
U634                      XOR2X2TR        typical         18.719999 
U635                      NOR2X8TR        typical         18.719999 
U636                      NAND4X8TR       typical         44.639999 
U637                      AND2X4TR        typical         10.080000 
U638                      NAND2X1TR       typical         5.760000  
U639                      NOR2X1TR        typical         5.760000  
U640                      XOR2X1TR        typical         11.520000 
U641                      NAND2X2TR       typical         7.200000  
U642                      NOR2BX1TR       typical         7.200000  
U643                      NAND3X1TR       typical         7.200000  
U644                      OAI21X1TR       typical         7.200000  
U645                      OAI22X1TR       typical         8.640000  
U646                      AO21X1TR        typical         8.640000  
U647                      NAND2X8TR       typical         18.719999 
U648                      NOR2X8TR        typical         18.719999 
U649                      INVX1TR         typical         4.320000  
U650                      OAI21X4TR       typical         17.280001 
U651                      AOI21X2TR       typical         12.960000 
U652                      NOR2X1TR        typical         5.760000  
U653                      MXI2X1TR        typical         11.520000 
U654                      OAI22X2TR       typical         15.840000 
U655                      NAND2X1TR       typical         5.760000  
U656                      OAI2BB1X2TR     typical         11.520000 
U657                      NAND2X1TR       typical         5.760000  
U658                      CLKINVX1TR      typical         4.320000  
U659                      AO21X1TR        typical         8.640000  
U660                      NOR2X1TR        typical         5.760000  
U661                      AO21X1TR        typical         8.640000  
U662                      NOR2X4TR        typical         11.520000 
U663                      NOR2X1TR        typical         5.760000  
U664                      NOR2X1TR        typical         5.760000  
U665                      NAND2X2TR       typical         7.200000  
U666                      OAI21X1TR       typical         7.200000  
U667                      INVX12TR        typical         12.960000 
U668                      NAND2X1TR       typical         5.760000  
U669                      NAND2X4TR       typical         11.520000 
U670                      AOI31X4TR       typical         15.840000 
U671                      CLKINVX2TR      typical         4.320000  
U672                      NAND3X2TR       typical         10.080000 
U673                      OAI21X1TR       typical         7.200000  
U674                      NAND2BX1TR      typical         7.200000  
U675                      MXI2X1TR        typical         11.520000 
U676                      NAND2X1TR       typical         5.760000  
U677                      AOI2BB2X1TR     typical         10.080000 
U678                      OAI2BB1X1TR     typical         8.640000  
U679                      AO21X1TR        typical         8.640000  
U680                      OAI22X1TR       typical         8.640000  
U681                      NAND2X2TR       typical         7.200000  
U682                      NOR2X4TR        typical         11.520000 
U683                      NOR2X1TR        typical         5.760000  
U684                      XNOR2X1TR       typical         11.520000 
U685                      CLKBUFX3TR      typical         7.200000  
U686                      NOR2X2TR        typical         7.200000  
U687                      XNOR2X1TR       typical         11.520000 
U688                      NAND2X1TR       typical         5.760000  
U689                      XOR2X1TR        typical         11.520000 
U690                      NAND2X2TR       typical         7.200000  
U691                      NOR2X2TR        typical         7.200000  
U692                      CLKINVX2TR      typical         4.320000  
U693                      NAND2X1TR       typical         5.760000  
U694                      XOR2X1TR        typical         11.520000 
U695                      NAND2X1TR       typical         5.760000  
U696                      NOR2X2TR        typical         7.200000  
U697                      XNOR2X1TR       typical         11.520000 
U698                      INVX1TR         typical         4.320000  
U699                      XOR2X1TR        typical         11.520000 
U700                      AND2X2TR        typical         7.200000  
U701                      NAND2BX4TR      typical         14.400000 
U702                      NAND2X2TR       typical         7.200000  
U703                      NAND2X6TR       typical         14.400000 
U704                      AND2X4TR        typical         10.080000 
U705                      INVX4TR         typical         5.760000  
U706                      XOR2X4TR        typical         28.799999 
U707                      XOR2X4TR        typical         28.799999 
U708                      XNOR2X4TR       typical         27.360001 
U709                      INVX4TR         typical         5.760000  
U710                      AOI2BB2X4TR     typical         24.480000 
U711                      AOI21X4TR       typical         17.280001 
U712                      NOR2X1TR        typical         5.760000  
U713                      MXI2X1TR        typical         11.520000 
U714                      OR2X2TR         typical         7.200000  
U715                      NAND3X1TR       typical         7.200000  
U716                      NAND2X1TR       typical         5.760000  
U717                      MXI2X1TR        typical         11.520000 
U718                      OAI2BB1X1TR     typical         8.640000  
U719                      XOR2X1TR        typical         11.520000 
U720                      OAI22X1TR       typical         8.640000  
U722                      AOI21X2TR       typical         12.960000 
U723                      AOI2BB1X1TR     typical         8.640000  
U724                      OAI22X1TR       typical         8.640000  
U725                      NAND2X1TR       typical         5.760000  
U726                      OR2X4TR         typical         10.080000 
U727                      AO21X1TR        typical         8.640000  
U728                      NAND3X1TR       typical         7.200000  
U729                      NAND2X1TR       typical         5.760000  
U730                      OAI21X1TR       typical         7.200000  
U731                      NAND3X1TR       typical         7.200000  
U732                      AOI21X1TR       typical         7.200000  
U733                      OAI21X2TR       typical         12.960000 
U734                      OAI21X1TR       typical         7.200000  
U735                      MXI2X2TR        typical         14.400000 
U736                      AO21X1TR        typical         8.640000  
U737                      XNOR2X1TR       typical         11.520000 
U738                      NAND2BX2TR      typical         10.080000 
U739                      NAND2X1TR       typical         5.760000  
U740                      NAND2X4TR       typical         11.520000 
U741                      NAND2BX2TR      typical         10.080000 
U742                      XNOR2X4TR       typical         27.360001 
U743                      XNOR2X4TR       typical         27.360001 
U744                      NAND2X4TR       typical         11.520000 
U745                      XOR2X4TR        typical         28.799999 
U746                      XOR2X4TR        typical         28.799999 
U747                      XOR2X4TR        typical         28.799999 
U748                      INVX2TR         typical         4.320000  
U749                      INVX1TR         typical         4.320000  
U750                      NAND2X4TR       typical         11.520000 
U751                      XOR2X4TR        typical         28.799999 
U752                      OAI21X4TR       typical         17.280001 
U753                      OAI21X4TR       typical         17.280001 
U754                      XOR2X4TR        typical         28.799999 
U755                      NAND2X4TR       typical         11.520000 
U756                      XNOR2X1TR       typical         11.520000 
U757                      NAND2X1TR       typical         5.760000  
U758                      OR2X2TR         typical         7.200000  
U759                      NAND3X1TR       typical         7.200000  
U760                      NAND3X4TR       typical         15.840000 
U761                      AOI21X4TR       typical         17.280001 
U762                      AOI21X1TR       typical         7.200000  
U763                      OAI21X1TR       typical         7.200000  
U764                      NOR4X1TR        typical         10.080000 
U765                      NAND4X1TR       typical         8.640000  
U766                      NAND2X1TR       typical         5.760000  
U767                      OAI21X1TR       typical         7.200000  
U768                      INVX1TR         typical         4.320000  
U769                      AO22X4TR        typical         14.400000 
U770                      AO21X1TR        typical         8.640000  
U771                      NAND3X1TR       typical         7.200000  
U772                      NOR2X1TR        typical         5.760000  
U773                      CLKINVX2TR      typical         4.320000  
U774                      MXI2X1TR        typical         11.520000 
U775                      NAND2X1TR       typical         5.760000  
U776                      OAI21X2TR       typical         12.960000 
U777                      NOR2X2TR        typical         7.200000  
U778                      NOR2BX1TR       typical         7.200000  
U779                      MXI2X1TR        typical         11.520000 
U780                      OAI22X1TR       typical         8.640000  
U781                      NAND2X1TR       typical         5.760000  
U782                      NOR2X2TR        typical         7.200000  
U783                      NAND2X4TR       typical         11.520000 
U784                      NOR2X1TR        typical         5.760000  
U785                      NAND2X1TR       typical         5.760000  
U786                      XNOR2X4TR       typical         27.360001 
U787                      AOI21X1TR       typical         7.200000  
U788                      NOR2X4TR        typical         11.520000 
U789                      NOR2X1TR        typical         5.760000  
U790                      OAI21X4TR       typical         17.280001 
U791                      OAI21X4TR       typical         17.280001 
U792                      OAI21X2TR       typical         12.960000 
U793                      AO21X1TR        typical         8.640000  
U794                      OAI21X1TR       typical         7.200000  
U795                      OAI21X1TR       typical         7.200000  
U796                      AOI21X1TR       typical         7.200000  
U797                      AO21X1TR        typical         8.640000  
U798                      NOR2X4TR        typical         11.520000 
U799                      XNOR2X1TR       typical         11.520000 
U800                      AND2X2TR        typical         7.200000  
U801                      CLKINVX2TR      typical         4.320000  
U802                      XNOR2X1TR       typical         11.520000 
U803                      AND2X2TR        typical         7.200000  
U804                      NAND2X1TR       typical         5.760000  
U805                      MXI2X1TR        typical         11.520000 
U806                      NOR2X2TR        typical         7.200000  
U807                      NAND2X1TR       typical         5.760000  
U808                      MXI2X1TR        typical         11.520000 
U809                      NAND4X1TR       typical         8.640000  
U810                      NOR2X1TR        typical         5.760000  
U811                      OAI21X1TR       typical         7.200000  
U812                      NAND2BX1TR      typical         7.200000  
U813                      AOI2BB2X1TR     typical         10.080000 
U814                      OAI21X1TR       typical         7.200000  
U815                      OAI22X1TR       typical         8.640000  
U816                      NOR2X1TR        typical         5.760000  
U817                      XOR2X4TR        typical         28.799999 
U818                      CLKINVX2TR      typical         4.320000  
U819                      XOR3X1TR        typical         27.360001 
U820                      XOR2X4TR        typical         28.799999 
U821                      ACHCINX2TR      typical         28.799999 
U822                      XOR2X4TR        typical         28.799999 
U823                      XNOR2X1TR       typical         11.520000 
U824                      XOR2X4TR        typical         28.799999 
U825                      INVX1TR         typical         4.320000  
U826                      OAI2BB1X1TR     typical         8.640000  
U827                      CLKXOR2X2TR     typical         12.960000 
U828                      XOR2X4TR        typical         28.799999 
U829                      XOR2X4TR        typical         28.799999 
U830                      OAI21X1TR       typical         7.200000  
U831                      AND3X2TR        typical         8.640000  
U832                      XNOR2X1TR       typical         11.520000 
U833                      OAI2BB2X1TR     typical         11.520000 
U834                      AO22X1TR        typical         10.080000 
U835                      AOI21X1TR       typical         7.200000  
U836                      NAND3X1TR       typical         7.200000  
U837                      NOR2X2TR        typical         7.200000  
U838                      NAND3X1TR       typical         7.200000  
U839                      OAI2BB2X1TR     typical         11.520000 
U840                      NAND2X2TR       typical         7.200000  
U841                      MXI2X1TR        typical         11.520000 
U842                      AO22X1TR        typical         10.080000 
U843                      NAND3X1TR       typical         7.200000  
U844                      NAND2X1TR       typical         5.760000  
U845                      OAI22X1TR       typical         8.640000  
U846                      AO21X1TR        typical         8.640000  
U847                      AOI21X1TR       typical         7.200000  
U848                      XOR2X1TR        typical         11.520000 
U849                      OAI22X1TR       typical         8.640000  
U850                      AO21X1TR        typical         8.640000  
U851                      OAI21X1TR       typical         7.200000  
U852                      OAI22X1TR       typical         8.640000  
U853                      AO21X1TR        typical         8.640000  
U854                      MXI2X1TR        typical         11.520000 
U855                      AO22X1TR        typical         10.080000 
U856                      OR3X1TR         typical         8.640000  
U857                      OAI21X1TR       typical         7.200000  
U858                      AO22X1TR        typical         10.080000 
U859                      CLKMX2X2TR      typical         12.960000 
U860                      AO22X1TR        typical         10.080000 
U861                      NOR2BX1TR       typical         7.200000  
U862                      AO22X1TR        typical         10.080000 
U863                      XNOR2X1TR       typical         11.520000 
U864                      NOR2BX1TR       typical         7.200000  
U865                      AO22X1TR        typical         10.080000 
U866                      XNOR2X1TR       typical         11.520000 
U867                      NOR2BX1TR       typical         7.200000  
U868                      AO22X1TR        typical         10.080000 
U869                      NAND2X1TR       typical         5.760000  
U870                      XOR2X1TR        typical         11.520000 
U871                      AO22X1TR        typical         10.080000 
U872                      XOR2X1TR        typical         11.520000 
U873                      AO22X1TR        typical         10.080000 
U874                      NOR2X1TR        typical         5.760000  
U875                      AO21X1TR        typical         8.640000  
U876                      OAI2BB2X1TR     typical         11.520000 
U877                      OAI211X1TR      typical         8.640000  
U878                      AO22X1TR        typical         10.080000 
U879                      OAI211X1TR      typical         8.640000  
U880                      AO21X1TR        typical         8.640000  
U881                      OAI2BB1X4TR     typical         14.400000 
U882                      AOI211X1TR      typical         8.640000  
U883                      NOR3X1TR        typical         7.200000  
clk_r_REG0_S1             DFFQX1TR        typical         24.480000 n
clk_r_REG1_S1             DFFQX1TR        typical         24.480000 n
clk_r_REG2_S2             DFFQX1TR        typical         24.480000 n
clk_r_REG3_S3             DFFQX1TR        typical         24.480000 n
clk_r_REG4_S2             DFFHQX1TR       typical         28.799999 n
clk_r_REG5_S1             DFFQX1TR        typical         24.480000 n
clk_r_REG6_S1             DFFHQX4TR       typical         41.759998 n
clk_r_REG7_S2             DFFHQX2TR       typical         31.680000 n
clk_r_REG8_S2             DFFQX1TR        typical         24.480000 n
clk_r_REG9_S2             DFFQX1TR        typical         24.480000 n
clk_r_REG10_S2            DFFQX1TR        typical         24.480000 n
clk_r_REG11_S2            DFFQX2TR        typical         25.920000 n
clk_r_REG12_S2            DFFQX4TR        typical         27.360001 n
clk_r_REG13_S2            DFFHQX4TR       typical         41.759998 n
clk_r_REG14_S2            DFFHQX2TR       typical         31.680000 n
clk_r_REG15_S2            DFFHQX4TR       typical         41.759998 n
clk_r_REG16_S2            DFFHQX4TR       typical         41.759998 n
clk_r_REG17_S1            DFFHQX4TR       typical         41.759998 n
clk_r_REG18_S1            DFFHQX4TR       typical         41.759998 n
clk_r_REG19_S1            DFFQX2TR        typical         25.920000 n
clk_r_REG20_S1            DFFQX4TR        typical         27.360001 n
clk_r_REG21_S1            DFFHQX4TR       typical         41.759998 n
clk_r_REG22_S2            DFFHQX8TR       typical         47.520000 n
clk_r_REG23_S3            DFFHQX8TR       typical         47.520000 n
clk_r_REG24_S4            DFFQX4TR        typical         27.360001 n
clk_r_REG25_S1            DFFQX4TR        typical         27.360001 n
clk_r_REG26_S1            DFFHQX8TR       typical         47.520000 n
clk_r_REG27_S2            DFFQX4TR        typical         27.360001 n
clk_r_REG28_S4            DFFHQX8TR       typical         47.520000 n
clk_r_REG29_S2            DFFHQX4TR       typical         41.759998 n
clk_r_REG30_S2            DFFHQX4TR       typical         41.759998 n
clk_r_REG31_S1            DFFHQX4TR       typical         41.759998 n
clk_r_REG32_S1            DFFHQX8TR       typical         47.520000 n
clk_r_REG33_S1            DFFHQX8TR       typical         47.520000 n
clk_r_REG34_S2            DFFQX1TR        typical         24.480000 n
clk_r_REG35_S1            DFFHQX4TR       typical         41.759998 n
clk_r_REG36_S2            DFFHQX1TR       typical         28.799999 n
clk_r_REG37_S1            DFFQX4TR        typical         27.360001 n
clk_r_REG38_S1            DFFHQX4TR       typical         41.759998 n
clk_r_REG39_S1            DFFHQX4TR       typical         41.759998 n
clk_r_REG40_S2            DFFQX2TR        typical         25.920000 n
clk_r_REG41_S1            DFFQX1TR        typical         24.480000 n
clk_r_REG42_S2            DFFQX1TR        typical         24.480000 n
clk_r_REG43_S3            DFFQX1TR        typical         24.480000 n
clk_r_REG44_S4            DFFHQX4TR       typical         41.759998 n
clk_r_REG45_S5            DFFQX4TR        typical         27.360001 n
clk_r_REG46_S5            DFFHQX4TR       typical         41.759998 n
clk_r_REG47_S5            DFFQX4TR        typical         27.360001 n
clk_r_REG48_S5            DFFHQX4TR       typical         41.759998 n
clk_r_REG49_S5            DFFHQX4TR       typical         41.759998 n
clk_r_REG50_S5            DFFHQX4TR       typical         41.759998 n
clk_r_REG51_S6            DFFHQX4TR       typical         41.759998 n
clk_r_REG52_S5            DFFHQX4TR       typical         41.759998 n
clk_r_REG53_S5            DFFHQX4TR       typical         41.759998 n
clk_r_REG54_S5            DFFHQX8TR       typical         47.520000 n
clk_r_REG55_S1            DFFQX2TR        typical         25.920000 n
clk_r_REG56_S1            DFFQX2TR        typical         25.920000 n
clk_r_REG57_S1            DFFHQX4TR       typical         41.759998 n
clk_r_REG58_S1            DFFHQX4TR       typical         41.759998 n
clk_r_REG59_S1            DFFHQX4TR       typical         41.759998 n
clk_r_REG60_S2            DFFQX1TR        typical         24.480000 n
clk_r_REG61_S2            DFFQX2TR        typical         25.920000 n
clk_r_REG62_S2            DFFQX4TR        typical         27.360001 n
clk_r_REG63_S1            DFFHQX4TR       typical         41.759998 n
clk_r_REG64_S2            DFFHQX8TR       typical         47.520000 n
clk_r_REG65_S3            DFFQX4TR        typical         27.360001 n
clk_r_REG66_S1            DFFHQX8TR       typical         47.520000 n
clk_r_REG67_S2            DFFHQX8TR       typical         47.520000 n
clk_r_REG68_S1            DFFQX4TR        typical         27.360001 n
clk_r_REG69_S2            DFFHQX8TR       typical         47.520000 n
clk_r_REG70_S2            DFFHQX8TR       typical         47.520000 n
clk_r_REG71_S1            DFFHQX4TR       typical         41.759998 n
clk_r_REG72_S1            DFFHQX8TR       typical         47.520000 n
clk_r_REG73_S5            DFFHQX2TR       typical         31.680000 n
clk_r_REG74_S5            DFFHQX4TR       typical         41.759998 n
clk_r_REG75_S6            DFFQX1TR        typical         24.480000 n
clk_r_REG76_S2            DFFHQX8TR       typical         47.520000 n
--------------------------------------------------------------------------------
Total 673 cells                                           9051.840001
1
 
****************************************
Report : port
        -verbose
Design : Main_controller
Version: T-2022.03-SP3
Date   : Sun Apr  2 18:33:38 2023
****************************************



Attributes:
    d - dont_touch_network

                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
clk            in      0.0000   0.0000    1.02    0.17   --         d
reset          in      0.0000   0.0000    1.02    0.17   --         
PE_state[0]    out     0.0100   0.0000   --      --      --         
PE_state[1]    out     0.0100   0.0000   --      --      --         
PE_state[2]    out     0.0100   0.0000   --      --      --         
SRAM_WENB1     out     0.0100   0.0000   --      --      --         
SRAM_WENB2     out     0.0100   0.0000   --      --      --         
SRAM_WENB3     out     0.0100   0.0000   --      --      --         
SRAM_WENB4     out     0.0100   0.0000   --      --      --         
SRAM_in_A_addr[0]
               out     0.0100   0.0000   --      --      --         
SRAM_in_A_addr[1]
               out     0.0100   0.0000   --      --      --         
SRAM_in_A_addr[2]
               out     0.0100   0.0000   --      --      --         
SRAM_in_A_addr[3]
               out     0.0100   0.0000   --      --      --         
SRAM_in_A_addr[4]
               out     0.0100   0.0000   --      --      --         
SRAM_in_A_addr[5]
               out     0.0100   0.0000   --      --      --         
SRAM_in_A_addr[6]
               out     0.0100   0.0000   --      --      --         
SRAM_in_A_addr[7]
               out     0.0100   0.0000   --      --      --         
SRAM_in_A_addr[8]
               out     0.0100   0.0000   --      --      --         
SRAM_in_A_addr[9]
               out     0.0100   0.0000   --      --      --         
SRAM_in_B_addr[0]
               out     0.0100   0.0000   --      --      --         
SRAM_in_B_addr[1]
               out     0.0100   0.0000   --      --      --         
SRAM_in_B_addr[2]
               out     0.0100   0.0000   --      --      --         
SRAM_in_B_addr[3]
               out     0.0100   0.0000   --      --      --         
SRAM_in_B_addr[4]
               out     0.0100   0.0000   --      --      --         
SRAM_in_B_addr[5]
               out     0.0100   0.0000   --      --      --         
SRAM_in_B_addr[6]
               out     0.0100   0.0000   --      --      --         
SRAM_in_B_addr[7]
               out     0.0100   0.0000   --      --      --         
SRAM_in_B_addr[8]
               out     0.0100   0.0000   --      --      --         
SRAM_in_B_addr[9]
               out     0.0100   0.0000   --      --      --         
mem_addr[0]    out     0.0100   0.0000   --      --      --         
mem_addr[1]    out     0.0100   0.0000   --      --      --         
mem_addr[2]    out     0.0100   0.0000   --      --      --         
mem_addr[3]    out     0.0100   0.0000   --      --      --         
mem_addr[4]    out     0.0100   0.0000   --      --      --         
mem_addr[5]    out     0.0100   0.0000   --      --      --         
mem_addr[6]    out     0.0100   0.0000   --      --      --         
mem_addr[7]    out     0.0100   0.0000   --      --      --         
mem_addr[8]    out     0.0100   0.0000   --      --      --         
mem_addr[9]    out     0.0100   0.0000   --      --      --         
mem_addr[10]   out     0.0100   0.0000   --      --      --         
mem_addr[11]   out     0.0100   0.0000   --      --      --         
mem_addr[12]   out     0.0100   0.0000   --      --      --         
rdB_addr[0]    out     0.0100   0.0000   --      --      --         
rdB_addr[1]    out     0.0100   0.0000   --      --      --         
rdB_addr[2]    out     0.0100   0.0000   --      --      --         
rdB_addr[3]    out     0.0100   0.0000   --      --      --         
wrb            out     0.0100   0.0000   --      --      --         
wrb_addr[0]    out     0.0100   0.0000   --      --      --         
wrb_addr[1]    out     0.0100   0.0000   --      --      --         
wrb_addr[2]    out     0.0100   0.0000   --      --      --         
wrb_addr[3]    out     0.0100   0.0000   --      --      --         
wrb_addr[4]    out     0.0100   0.0000   --      --      --         
wrb_addr[5]    out     0.0100   0.0000   --      --      --         
wrb_addr[6]    out     0.0100   0.0000   --      --      --         
wrb_addr[7]    out     0.0100   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
clk                1      --              --              --        -- 
reset              1      --              --              --        -- 
PE_state[0]        1      --              --              --        -- 
PE_state[1]        1      --              --              --        -- 
PE_state[2]        1      --              --              --        -- 
SRAM_WENB1         1      --              --              --        -- 
SRAM_WENB2         1      --              --              --        -- 
SRAM_WENB3         1      --              --              --        -- 
SRAM_WENB4         1      --              --              --        -- 
SRAM_in_A_addr[0]
                   1      --              --              --        -- 
SRAM_in_A_addr[1]
                   1      --              --              --        -- 
SRAM_in_A_addr[2]
                   1      --              --              --        -- 
SRAM_in_A_addr[3]
                   1      --              --              --        -- 
SRAM_in_A_addr[4]
                   1      --              --              --        -- 
SRAM_in_A_addr[5]
                   1      --              --              --        -- 
SRAM_in_A_addr[6]
                   1      --              --              --        -- 
SRAM_in_A_addr[7]
                   1      --              --              --        -- 
SRAM_in_A_addr[8]
                   1      --              --              --        -- 
SRAM_in_A_addr[9]
                   1      --              --              --        -- 
SRAM_in_B_addr[0]
                   1      --              --              --        -- 
SRAM_in_B_addr[1]
                   1      --              --              --        -- 
SRAM_in_B_addr[2]
                   1      --              --              --        -- 
SRAM_in_B_addr[3]
                   1      --              --              --        -- 
SRAM_in_B_addr[4]
                   1      --              --              --        -- 
SRAM_in_B_addr[5]
                   1      --              --              --        -- 
SRAM_in_B_addr[6]
                   1      --              --              --        -- 
SRAM_in_B_addr[7]
                   1      --              --              --        -- 
SRAM_in_B_addr[8]
                   1      --              --              --        -- 
SRAM_in_B_addr[9]
                   1      --              --              --        -- 
mem_addr[0]        1      --              --              --        -- 
mem_addr[1]        1      --              --              --        -- 
mem_addr[2]        1      --              --              --        -- 
mem_addr[3]        1      --              --              --        -- 
mem_addr[4]        1      --              --              --        -- 
mem_addr[5]        1      --              --              --        -- 
mem_addr[6]        1      --              --              --        -- 
mem_addr[7]        1      --              --              --        -- 
mem_addr[8]        1      --              --              --        -- 
mem_addr[9]        1      --              --              --        -- 
mem_addr[10]       1      --              --              --        -- 
mem_addr[11]       1      --              --              --        -- 
mem_addr[12]       1      --              --              --        -- 
rdB_addr[0]        1      --              --              --        -- 
rdB_addr[1]        1      --              --              --        -- 
rdB_addr[2]        1      --              --              --        -- 
rdB_addr[3]        1      --              --              --        -- 
wrb                1      --              --              --        -- 
wrb_addr[0]        1      --              --              --        -- 
wrb_addr[1]        1      --              --              --        -- 
wrb_addr[2]        1      --              --              --        -- 
wrb_addr[3]        1      --              --              --        -- 
wrb_addr[4]        1      --              --              --        -- 
wrb_addr[5]        1      --              --              --        -- 
wrb_addr[6]        1      --              --              --        -- 
wrb_addr[7]        1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
clk           --      --      --      --      --      -- 
reset         0.10    0.10    0.10    0.10  clk       --    


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
clk          INVX2TR            INVX2TR              -- /  --     
reset        INVX2TR            INVX2TR              -- /  --     


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
clk           --      --     --      --     --      --     --     --        -- 
reset         --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
clk           --      --      --      -- 
reset         --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
PE_state[0]   0.10    0.10    0.10    0.10  clk       0.00  
PE_state[1]   0.10    0.10    0.10    0.10  clk       0.00  
PE_state[2]   0.10    0.10    0.10    0.10  clk       0.00  
SRAM_WENB1    0.10    0.10    0.10    0.10  clk       0.00  
SRAM_WENB2    0.10    0.10    0.10    0.10  clk       0.00  
SRAM_WENB3    0.10    0.10    0.10    0.10  clk       0.00  
SRAM_WENB4    0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_A_addr[0]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_A_addr[1]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_A_addr[2]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_A_addr[3]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_A_addr[4]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_A_addr[5]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_A_addr[6]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_A_addr[7]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_A_addr[8]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_A_addr[9]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_B_addr[0]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_B_addr[1]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_B_addr[2]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_B_addr[3]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_B_addr[4]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_B_addr[5]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_B_addr[6]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_B_addr[7]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_B_addr[8]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_B_addr[9]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr[0]   0.10    0.10    0.10    0.10  clk       0.00  
mem_addr[1]   0.10    0.10    0.10    0.10  clk       0.00  
mem_addr[2]   0.10    0.10    0.10    0.10  clk       0.00  
mem_addr[3]   0.10    0.10    0.10    0.10  clk       0.00  
mem_addr[4]   0.10    0.10    0.10    0.10  clk       0.00  
mem_addr[5]   0.10    0.10    0.10    0.10  clk       0.00  
mem_addr[6]   0.10    0.10    0.10    0.10  clk       0.00  
mem_addr[7]   0.10    0.10    0.10    0.10  clk       0.00  
mem_addr[8]   0.10    0.10    0.10    0.10  clk       0.00  
mem_addr[9]   0.10    0.10    0.10    0.10  clk       0.00  
mem_addr[10]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr[11]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr[12]
              0.10    0.10    0.10    0.10  clk       0.00  
rdB_addr[0]   0.10    0.10    0.10    0.10  clk       0.00  
rdB_addr[1]   0.10    0.10    0.10    0.10  clk       0.00  
rdB_addr[2]   0.10    0.10    0.10    0.10  clk       0.00  
rdB_addr[3]   0.10    0.10    0.10    0.10  clk       0.00  
wrb           0.10    0.10    0.10    0.10  clk       0.00  
wrb_addr[0]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_addr[1]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_addr[2]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_addr[3]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_addr[4]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_addr[5]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_addr[6]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_addr[7]   0.10    0.10    0.10    0.10  clk       0.00  

1
 
****************************************
Report : compile_options
Design : Main_controller
Version: T-2022.03-SP3
Date   : Sun Apr  2 18:33:38 2023
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
Main_controller                          flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         isolate_port           disabled
                                         multibit_options
                                           optimization_mode    non_timing_driven
                                           minimum_width        2
                                           exclude_registers_with_timing_exceptions false
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : Main_controller
Version: T-2022.03-SP3
Date   : Sun Apr  2 18:33:38 2023
****************************************


1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 20
Design : Main_controller
Version: T-2022.03-SP3
Date   : Sun Apr  2 18:33:38 2023
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: segmented

  Startpoint: clk_r_REG29_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG5_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG29_S2/CK (DFFHQX4TR)            0.00       0.00 r
  clk_r_REG29_S2/Q (DFFHQX4TR)             0.15       0.15 r
  U565/Y (BUFX20TR)                        0.09       0.23 r
  U355/Y (XOR2X1TR)                        0.19       0.42 r
  U708/Y (XNOR2X4TR)                       0.20       0.62 r
  U709/Y (INVX4TR)                         0.05       0.67 f
  U463/Y (XNOR2X4TR)                       0.10       0.77 f
  U710/Y (AOI2BB2X4TR)                     0.12       0.90 f
  U755/Y (NAND2X4TR)                       0.09       0.99 r
  U758/Y (OR2X2TR)                         0.17       1.15 r
  U760/Y (NAND3X4TR)                       0.06       1.22 f
  U761/Y (AOI21X4TR)                       0.08       1.29 r
  clk_r_REG5_S1/D (DFFQX1TR)               0.00       1.29 r
  data arrival time                                   1.29

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG5_S1/CK (DFFQX1TR)              0.00       1.40 r
  library setup time                      -0.11       1.29
  data required time                                  1.29
  -----------------------------------------------------------
  data required time                                  1.29
  data arrival time                                  -1.29
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG63_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG32_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG63_S1/CK (DFFHQX4TR)            0.00       0.00 r
  clk_r_REG63_S1/Q (DFFHQX4TR)             0.15       0.15 r
  U583/Y (BUFX20TR)                        0.09       0.23 r
  U339/Y (XOR2X1TR)                        0.14       0.37 f
  U596/Y (NOR2X2TR)                        0.11       0.48 r
  U443/Y (NAND4X2TR)                       0.09       0.57 f
  U604/Y (NOR2X4TR)                        0.10       0.67 r
  U486/Y (NAND4X6TR)                       0.08       0.75 f
  U485/Y (BUFX12TR)                        0.11       0.86 f
  U313/Y (CLKINVX3TR)                      0.05       0.91 r
  U616/Y (NAND3X2TR)                       0.07       0.98 f
  U617/Y (NAND2X4TR)                       0.07       1.05 r
  U618/Y (NAND2X2TR)                       0.09       1.14 f
  U366/Y (OAI21X1TR)                       0.18       1.32 r
  clk_r_REG32_S1/D (DFFHQX8TR)             0.00       1.32 r
  data arrival time                                   1.32

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG32_S1/CK (DFFHQX8TR)            0.00       1.40 r
  library setup time                      -0.08       1.32
  data required time                                  1.32
  -----------------------------------------------------------
  data required time                                  1.32
  data arrival time                                  -1.32
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG30_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG4_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG30_S2/CK (DFFHQX4TR)            0.00       0.00 r
  clk_r_REG30_S2/Q (DFFHQX4TR)             0.15       0.15 r
  U349/Y (INVX12TR)                        0.04       0.19 f
  U667/Y (INVX12TR)                        0.06       0.25 r
  U358/Y (XOR2X2TR)                        0.14       0.39 f
  U701/Y (NAND2BX4TR)                      0.11       0.50 f
  U703/Y (NAND2X6TR)                       0.08       0.57 r
  U324/Y (CLKINVX2TR)                      0.08       0.66 f
  U753/Y (OAI21X4TR)                       0.13       0.79 r
  U754/Y (XOR2X4TR)                        0.14       0.93 f
  U782/Y (NOR2X2TR)                        0.12       1.05 r
  U473/Y (NAND2X4TR)                       0.08       1.13 f
  U830/Y (OAI21X1TR)                       0.17       1.30 r
  clk_r_REG4_S2/D (DFFHQX1TR)              0.00       1.30 r
  data arrival time                                   1.30

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG4_S2/CK (DFFHQX1TR)             0.00       1.40 r
  library setup time                      -0.10       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG27_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rdB_addr[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG27_S2/CK (DFFQX4TR)             0.00       0.00 r
  clk_r_REG27_S2/Q (DFFQX4TR)              0.36       0.36 r
  U773/Y (CLKINVX2TR)                      0.17       0.52 f
  U817/Y (XOR2X4TR)                        0.10       0.62 r
  U819/Y (XOR3X1TR)                        0.29       0.91 r
  U820/Y (XOR2X4TR)                        0.10       1.01 r
  U829/Y (XOR2X4TR)                        0.12       1.13 f
  U445/Y (OR2X4TR)                         0.11       1.24 f
  U881/Y (OAI2BB1X4TR)                     0.06       1.30 r
  rdB_addr[3] (out)                        0.00       1.30 r
  data arrival time                                   1.30

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  output external delay                   -0.10       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG63_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG27_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG63_S1/CK (DFFHQX4TR)            0.00       0.00 r
  clk_r_REG63_S1/Q (DFFHQX4TR)             0.15       0.15 r
  U583/Y (BUFX20TR)                        0.09       0.23 r
  U505/Y (XNOR2X2TR)                       0.11       0.35 f
  U633/Y (OAI21X2TR)                       0.08       0.43 r
  U634/Y (XOR2X2TR)                        0.16       0.59 r
  U635/Y (NOR2X8TR)                        0.07       0.66 f
  U636/Y (NAND4X8TR)                       0.13       0.79 r
  U462/Y (OR2X6TR)                         0.12       0.92 r
  U788/Y (NOR2X4TR)                        0.04       0.96 f
  U791/Y (OAI21X4TR)                       0.10       1.06 r
  U792/Y (OAI21X2TR)                       0.05       1.12 f
  U793/Y (AO21X1TR)                        0.19       1.30 f
  clk_r_REG27_S2/D (DFFQX4TR)              0.00       1.30 f
  data arrival time                                   1.30

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG27_S2/CK (DFFQX4TR)             0.00       1.40 r
  library setup time                      -0.10       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG30_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rdB_addr[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG30_S2/CK (DFFHQX4TR)            0.00       0.00 r
  clk_r_REG30_S2/Q (DFFHQX4TR)             0.14       0.14 f
  U349/Y (INVX12TR)                        0.05       0.19 r
  U667/Y (INVX12TR)                        0.04       0.23 f
  U342/Y (INVX4TR)                         0.08       0.31 r
  U447/Y (NAND3X2TR)                       0.08       0.39 f
  U744/Y (NAND2X4TR)                       0.07       0.46 r
  U746/Y (XOR2X4TR)                        0.07       0.53 r
  U550/Y (CLKXOR2X4TR)                     0.20       0.72 r
  U821/CO (ACHCINX2TR)                     0.16       0.88 r
  U828/Y (XOR2X4TR)                        0.11       0.99 r
  U829/Y (XOR2X4TR)                        0.14       1.13 f
  U445/Y (OR2X4TR)                         0.11       1.24 f
  U881/Y (OAI2BB1X4TR)                     0.06       1.30 r
  rdB_addr[3] (out)                        0.00       1.30 r
  data arrival time                                   1.30

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  output external delay                   -0.10       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG27_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rdB_addr[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG27_S2/CK (DFFQX4TR)             0.00       0.00 r
  clk_r_REG27_S2/Q (DFFQX4TR)              0.36       0.36 r
  U773/Y (CLKINVX2TR)                      0.17       0.52 f
  U817/Y (XOR2X4TR)                        0.10       0.62 r
  U819/Y (XOR3X1TR)                        0.29       0.91 r
  U820/Y (XOR2X4TR)                        0.10       1.01 r
  U829/Y (XOR2X4TR)                        0.12       1.13 f
  U445/Y (OR2X4TR)                         0.11       1.24 f
  U881/Y (OAI2BB1X4TR)                     0.06       1.30 r
  rdB_addr[3] (out)                        0.00       1.30 r
  data arrival time                                   1.30

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  output external delay                   -0.10       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG26_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rdB_addr[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG26_S1/CK (DFFHQX8TR)            0.00       0.00 r
  clk_r_REG26_S1/Q (DFFHQX8TR)             0.16       0.16 f
  U347/Y (INVX12TR)                        0.06       0.22 r
  U441/Y (INVX16TR)                        0.04       0.27 f
  U501/Y (OAI21X2TR)                       0.14       0.41 r
  U744/Y (NAND2X4TR)                       0.05       0.46 f
  U746/Y (XOR2X4TR)                        0.07       0.53 r
  U550/Y (CLKXOR2X4TR)                     0.20       0.72 r
  U821/CO (ACHCINX2TR)                     0.16       0.88 r
  U828/Y (XOR2X4TR)                        0.11       0.99 r
  U829/Y (XOR2X4TR)                        0.14       1.13 f
  U445/Y (OR2X4TR)                         0.11       1.24 f
  U881/Y (OAI2BB1X4TR)                     0.06       1.30 r
  rdB_addr[3] (out)                        0.00       1.30 r
  data arrival time                                   1.30

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  output external delay                   -0.10       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG72_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG32_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG72_S1/CK (DFFHQX8TR)            0.00       0.00 r
  clk_r_REG72_S1/Q (DFFHQX8TR)             0.17       0.17 f
  U352/Y (NAND2X6TR)                       0.10       0.27 r
  U567/Y (OR2X6TR)                         0.12       0.39 r
  U572/Y (NOR2X8TR)                        0.04       0.43 f
  U576/Y (INVX3TR)                         0.07       0.50 r
  U580/Y (NAND3X4TR)                       0.05       0.55 f
  U581/Y (NAND2X4TR)                       0.06       0.62 r
  U461/Y (AND2X8TR)                        0.07       0.69 r
  U486/Y (NAND4X6TR)                       0.06       0.75 f
  U485/Y (BUFX12TR)                        0.11       0.85 f
  U313/Y (CLKINVX3TR)                      0.05       0.91 r
  U616/Y (NAND3X2TR)                       0.07       0.98 f
  U617/Y (NAND2X4TR)                       0.07       1.04 r
  U618/Y (NAND2X2TR)                       0.09       1.14 f
  U366/Y (OAI21X1TR)                       0.18       1.32 r
  clk_r_REG32_S1/D (DFFHQX8TR)             0.00       1.32 r
  data arrival time                                   1.32

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG32_S1/CK (DFFHQX8TR)            0.00       1.40 r
  library setup time                      -0.08       1.32
  data required time                                  1.32
  -----------------------------------------------------------
  data required time                                  1.32
  data arrival time                                  -1.32
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG67_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG27_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG67_S2/CK (DFFHQX8TR)            0.00       0.00 r
  clk_r_REG67_S2/Q (DFFHQX8TR)             0.18       0.18 r
  U454/Y (INVX6TR)                         0.06       0.24 f
  U586/Y (NOR2X6TR)                        0.08       0.32 r
  U626/Y (INVX1TR)                         0.08       0.41 f
  U628/Y (OAI21X4TR)                       0.10       0.50 r
  U629/Y (XOR2X4TR)                        0.10       0.60 f
  U322/Y (AND2X6TR)                        0.09       0.70 f
  U636/Y (NAND4X8TR)                       0.10       0.79 r
  U462/Y (OR2X6TR)                         0.12       0.92 r
  U788/Y (NOR2X4TR)                        0.04       0.96 f
  U791/Y (OAI21X4TR)                       0.10       1.06 r
  U792/Y (OAI21X2TR)                       0.05       1.12 f
  U793/Y (AO21X1TR)                        0.19       1.30 f
  clk_r_REG27_S2/D (DFFQX4TR)              0.00       1.30 f
  data arrival time                                   1.30

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG27_S2/CK (DFFQX4TR)             0.00       1.40 r
  library setup time                      -0.10       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG35_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG46_S5
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG35_S1/CK (DFFHQX4TR)            0.00       0.00 r
  clk_r_REG35_S1/Q (DFFHQX4TR)             0.17       0.17 r
  U334/Y (INVX4TR)                         0.08       0.25 f
  U369/Y (NOR2X4TR)                        0.13       0.39 r
  U466/Y (BUFX12TR)                        0.14       0.53 r
  U557/Y (NAND2X8TR)                       0.06       0.59 f
  U508/Y (NAND2X4TR)                       0.09       0.68 r
  U647/Y (NAND2X8TR)                       0.08       0.75 f
  U648/Y (NOR2X8TR)                        0.13       0.89 r
  U551/Y (CLKINVX2TR)                      0.13       1.02 f
  U481/Y (OAI22X2TR)                       0.15       1.16 r
  U526/Y (AO22X1TR)                        0.17       1.33 r
  clk_r_REG46_S5/D (DFFHQX4TR)             0.00       1.33 r
  data arrival time                                   1.33

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG46_S5/CK (DFFHQX4TR)            0.00       1.40 r
  library setup time                      -0.07       1.33
  data required time                                  1.33
  -----------------------------------------------------------
  data required time                                  1.33
  data arrival time                                  -1.33
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG67_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG30_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG67_S2/CK (DFFHQX8TR)            0.00       0.00 r
  clk_r_REG67_S2/Q (DFFHQX8TR)             0.18       0.18 r
  U454/Y (INVX6TR)                         0.06       0.24 f
  U586/Y (NOR2X6TR)                        0.08       0.32 r
  U626/Y (INVX1TR)                         0.08       0.41 f
  U628/Y (OAI21X4TR)                       0.10       0.50 r
  U629/Y (XOR2X4TR)                        0.10       0.60 r
  U325/Y (BUFX3TR)                         0.10       0.71 r
  U545/Y (NAND4X4TR)                       0.06       0.76 f
  U318/Y (AND2X6TR)                        0.11       0.87 f
  U316/Y (CLKINVX6TR)                      0.05       0.92 r
  U735/Y (MXI2X2TR)                        0.06       0.99 f
  U544/Y (AO21X2TR)                        0.14       1.13 f
  U736/Y (AO21X1TR)                        0.19       1.31 f
  clk_r_REG30_S2/D (DFFHQX4TR)             0.00       1.31 f
  data arrival time                                   1.31

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG30_S2/CK (DFFHQX4TR)            0.00       1.40 r
  library setup time                      -0.08       1.32
  data required time                                  1.32
  -----------------------------------------------------------
  data required time                                  1.32
  data arrival time                                  -1.31
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG32_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG21_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG32_S1/CK (DFFHQX8TR)            0.00       0.00 r
  clk_r_REG32_S1/Q (DFFHQX8TR)             0.19       0.19 r
  U351/Y (NAND2X2TR)                       0.06       0.25 f
  U567/Y (OR2X6TR)                         0.13       0.38 f
  U572/Y (NOR2X8TR)                        0.07       0.45 r
  U576/Y (INVX3TR)                         0.04       0.49 f
  U580/Y (NAND3X4TR)                       0.07       0.56 r
  U581/Y (NAND2X4TR)                       0.04       0.60 f
  U461/Y (AND2X8TR)                        0.09       0.68 f
  U486/Y (NAND4X6TR)                       0.06       0.75 r
  U485/Y (BUFX12TR)                        0.11       0.86 r
  U619/Y (OR2X8TR)                         0.13       0.99 r
  U301/Y (OR2X4TR)                         0.11       1.09 r
  U734/Y (OAI21X1TR)                       0.08       1.17 f
  U458/Y (AO22X4TR)                        0.16       1.33 f
  clk_r_REG21_S1/D (DFFHQX4TR)             0.00       1.33 f
  data arrival time                                   1.33

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG21_S1/CK (DFFHQX4TR)            0.00       1.40 r
  library setup time                      -0.07       1.33
  data required time                                  1.33
  -----------------------------------------------------------
  data required time                                  1.33
  data arrival time                                  -1.33
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG69_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG22_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG69_S2/CK (DFFHQX8TR)            0.00       0.00 r
  clk_r_REG69_S2/Q (DFFHQX8TR)             0.19       0.19 f
  U321/Y (NOR2X1TR)                        0.26       0.45 r
  U638/Y (NAND2X1TR)                       0.12       0.57 f
  U317/Y (NAND2X2TR)                       0.16       0.73 r
  U484/Y (NOR2X2TR)                        0.10       0.84 f
  U847/Y (AOI21X1TR)                       0.17       1.01 r
  U849/Y (OAI22X1TR)                       0.11       1.12 f
  U850/Y (AO21X1TR)                        0.20       1.32 f
  clk_r_REG22_S2/D (DFFHQX8TR)             0.00       1.32 f
  data arrival time                                   1.32

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG22_S2/CK (DFFHQX8TR)            0.00       1.40 r
  library setup time                      -0.08       1.32
  data required time                                  1.32
  -----------------------------------------------------------
  data required time                                  1.32
  data arrival time                                  -1.32
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG35_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG52_S5
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG35_S1/CK (DFFHQX4TR)            0.00       0.00 r
  clk_r_REG35_S1/Q (DFFHQX4TR)             0.17       0.17 r
  U334/Y (INVX4TR)                         0.08       0.25 f
  U369/Y (NOR2X4TR)                        0.13       0.39 r
  U466/Y (BUFX12TR)                        0.14       0.53 r
  U557/Y (NAND2X8TR)                       0.06       0.59 f
  U508/Y (NAND2X4TR)                       0.09       0.68 r
  U647/Y (NAND2X8TR)                       0.08       0.75 f
  U496/Y (NOR2X4TR)                        0.14       0.89 r
  U360/Y (CLKINVX2TR)                      0.12       1.01 f
  U780/Y (OAI22X1TR)                       0.20       1.21 r
  U289/Y (AO22X2TR)                        0.13       1.34 r
  clk_r_REG52_S5/D (DFFHQX4TR)             0.00       1.34 r
  data arrival time                                   1.34

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG52_S5/CK (DFFHQX4TR)            0.00       1.40 r
  library setup time                      -0.06       1.34
  data required time                                  1.34
  -----------------------------------------------------------
  data required time                                  1.34
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG63_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG34_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG63_S1/CK (DFFHQX4TR)            0.00       0.00 r
  clk_r_REG63_S1/Q (DFFHQX4TR)             0.15       0.15 r
  U583/Y (BUFX20TR)                        0.09       0.23 r
  U339/Y (XOR2X1TR)                        0.14       0.37 f
  U596/Y (NOR2X2TR)                        0.11       0.48 r
  U443/Y (NAND4X2TR)                       0.09       0.57 f
  U604/Y (NOR2X4TR)                        0.10       0.67 r
  U486/Y (NAND4X6TR)                       0.08       0.75 f
  U485/Y (BUFX12TR)                        0.11       0.86 f
  U619/Y (OR2X8TR)                         0.13       0.98 f
  U680/Y (OAI22X1TR)                       0.18       1.16 r
  U290/Y (AO22X2TR)                        0.13       1.29 r
  clk_r_REG34_S2/D (DFFQX1TR)              0.00       1.29 r
  data arrival time                                   1.29

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG34_S2/CK (DFFQX1TR)             0.00       1.40 r
  library setup time                      -0.11       1.29
  data required time                                  1.29
  -----------------------------------------------------------
  data required time                                  1.29
  data arrival time                                  -1.29
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG32_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG71_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG32_S1/CK (DFFHQX8TR)            0.00       0.00 r
  clk_r_REG32_S1/Q (DFFHQX8TR)             0.19       0.19 r
  U351/Y (NAND2X2TR)                       0.06       0.25 f
  U567/Y (OR2X6TR)                         0.13       0.38 f
  U572/Y (NOR2X8TR)                        0.07       0.45 r
  U576/Y (INVX3TR)                         0.04       0.49 f
  U580/Y (NAND3X4TR)                       0.07       0.56 r
  U581/Y (NAND2X4TR)                       0.04       0.60 f
  U461/Y (AND2X8TR)                        0.09       0.68 f
  U486/Y (NAND4X6TR)                       0.06       0.75 r
  U485/Y (BUFX12TR)                        0.11       0.86 r
  U623/Y (NAND2X6TR)                       0.04       0.90 f
  U624/Y (BUFX20TR)                        0.08       0.98 f
  U302/Y (AND2X6TR)                        0.08       1.06 f
  U666/Y (OAI21X1TR)                       0.17       1.24 r
  U449/Y (AO22X4TR)                        0.11       1.35 r
  clk_r_REG71_S1/D (DFFHQX4TR)             0.00       1.35 r
  data arrival time                                   1.35

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG71_S1/CK (DFFHQX4TR)            0.00       1.40 r
  library setup time                      -0.05       1.35
  data required time                                  1.35
  -----------------------------------------------------------
  data required time                                  1.35
  data arrival time                                  -1.35
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG26_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rdB_addr[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG26_S1/CK (DFFHQX8TR)            0.00       0.00 r
  clk_r_REG26_S1/Q (DFFHQX8TR)             0.16       0.16 f
  U347/Y (INVX12TR)                        0.06       0.22 r
  U441/Y (INVX16TR)                        0.04       0.27 f
  U501/Y (OAI21X2TR)                       0.14       0.41 r
  U744/Y (NAND2X4TR)                       0.05       0.46 f
  U746/Y (XOR2X4TR)                        0.07       0.52 r
  U550/Y (CLKXOR2X4TR)                     0.20       0.72 r
  U821/CO (ACHCINX2TR)                     0.16       0.88 r
  U828/Y (XOR2X4TR)                        0.11       0.99 r
  U829/Y (XOR2X4TR)                        0.14       1.13 f
  U445/Y (OR2X4TR)                         0.11       1.24 f
  U881/Y (OAI2BB1X4TR)                     0.06       1.30 r
  rdB_addr[3] (out)                        0.00       1.30 r
  data arrival time                                   1.30

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  output external delay                   -0.10       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG26_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG24_S4
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG26_S1/CK (DFFHQX8TR)            0.00       0.00 r
  clk_r_REG26_S1/Q (DFFHQX8TR)             0.16       0.16 f
  U347/Y (INVX12TR)                        0.06       0.22 r
  U441/Y (INVX16TR)                        0.04       0.27 f
  U518/Y (NOR2X1TR)                        0.14       0.41 r
  U670/Y (AOI31X4TR)                       0.18       0.58 f
  U672/Y (NAND3X2TR)                       0.14       0.73 r
  U777/Y (NOR2X2TR)                        0.09       0.81 f
  U521/Y (OR3X1TR)                         0.23       1.05 f
  U297/Y (OAI211X1TR)                      0.13       1.18 r
  U291/Y (AO21X2TR)                        0.12       1.30 r
  clk_r_REG24_S4/D (DFFQX4TR)              0.00       1.30 r
  data arrival time                                   1.30

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG24_S4/CK (DFFQX4TR)             0.00       1.40 r
  library setup time                      -0.10       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG72_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rdB_addr[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG72_S1/CK (DFFHQX8TR)            0.00       0.00 r
  clk_r_REG72_S1/Q (DFFHQX8TR)             0.17       0.17 f
  U348/Y (INVX12TR)                        0.06       0.23 r
  U489/Y (INVX16TR)                        0.04       0.26 f
  U747/Y (XOR2X4TR)                        0.08       0.35 r
  U502/Y (XOR2X2TR)                        0.13       0.48 f
  U748/Y (INVX2TR)                         0.09       0.57 r
  U750/Y (NAND2X4TR)                       0.05       0.62 f
  U407/Y (NAND2X6TR)                       0.07       0.70 r
  U821/CO (ACHCINX2TR)                     0.19       0.88 r
  U828/Y (XOR2X4TR)                        0.11       0.99 r
  U829/Y (XOR2X4TR)                        0.14       1.13 f
  U445/Y (OR2X4TR)                         0.11       1.24 f
  U881/Y (OAI2BB1X4TR)                     0.06       1.30 r
  rdB_addr[3] (out)                        0.00       1.30 r
  data arrival time                                   1.30

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  output external delay                   -0.10       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
