SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Other
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE formalverification false
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE speedgrade -3
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE device xc5vlx110t
SET_PREFERENCE projectname coregen
SET_PREFERENCE foundationsym false
SET_PREFERENCE devicefamily virtex5
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE package ff1136
SET_PREFERENCE createndf false
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE designentry Verilog
SET_PREFERENCE workingdirectory ./tmp/
SET_PREFERENCE removerpms false
SET_SIM_PARAMETER c_rst_priority_a CE
SET_SIM_PARAMETER c_common_clk 1
SET_SIM_PARAMETER c_rst_priority_b CE
SET_SIM_PARAMETER c_has_injecterr 0
SET_SIM_PARAMETER c_use_byte_wea 0
SET_SIM_PARAMETER c_use_byte_web 0
SET_SIM_PARAMETER c_inita_val 0
SET_SIM_PARAMETER c_has_mem_output_regs_a 0
SET_SIM_PARAMETER c_has_mem_output_regs_b 0
SET_SIM_PARAMETER c_load_init_file 0
SET_SIM_PARAMETER c_has_softecc_output_regs_b 0
SET_SIM_PARAMETER c_rst_type SYNC
SET_SIM_PARAMETER c_disable_warn_bhv_coll 0
SET_SIM_PARAMETER c_byte_size 9
SET_SIM_PARAMETER c_has_ena 1
SET_SIM_PARAMETER c_has_enb 1
SET_SIM_PARAMETER c_has_regcea 0
SET_SIM_PARAMETER c_has_regceb 0
SET_SIM_PARAMETER c_rstram_a 0
SET_SIM_PARAMETER c_rstram_b 0
SET_SIM_PARAMETER c_initb_val 0
SET_SIM_PARAMETER c_init_file_name no_coe_file_loaded
SET_SIM_PARAMETER c_algorithm 1
SET_SIM_PARAMETER c_mem_type 1
SET_SIM_PARAMETER component_name cache_tag_blk_ram
SET_SIM_PARAMETER c_use_ecc 0
SET_SIM_PARAMETER c_default_data 0
SET_SIM_PARAMETER c_sim_collision_check ALL
SET_SIM_PARAMETER c_has_mux_output_regs_a 0
SET_SIM_PARAMETER c_has_mux_output_regs_b 0
SET_SIM_PARAMETER c_prim_type 1
SET_SIM_PARAMETER c_write_depth_a 256
SET_SIM_PARAMETER c_write_depth_b 256
SET_SIM_PARAMETER c_has_softecc_input_regs_a 0
SET_SIM_PARAMETER c_web_width 1
SET_SIM_PARAMETER c_read_depth_a 256
SET_SIM_PARAMETER c_read_depth_b 256
SET_SIM_PARAMETER c_addrb_width 8
SET_SIM_PARAMETER c_wea_width 1
SET_SIM_PARAMETER c_write_mode_a WRITE_FIRST
SET_SIM_PARAMETER c_mux_pipeline_stages 0
SET_SIM_PARAMETER c_disable_warn_bhv_range 0
SET_SIM_PARAMETER c_write_mode_b WRITE_FIRST
SET_SIM_PARAMETER c_addra_width 8
SET_SIM_PARAMETER c_write_width_a 24
SET_SIM_PARAMETER c_write_width_b 24
SET_SIM_PARAMETER c_use_default_data 0
SET_SIM_PARAMETER c_read_width_a 24
SET_SIM_PARAMETER c_read_width_b 24
SET_SIM_PARAMETER c_use_softecc 0
SET_SIM_PARAMETER c_has_rsta 0
SET_SIM_PARAMETER c_has_rstb 1
SET_PARAMETER component_name cache_tag_blk_ram
SET_PARAMETER use_rstb_pin true
SET_PARAMETER pipeline_stages 0
SET_PARAMETER assume_synchronous_clk true
SET_PARAMETER use_regcea_pin false
SET_PARAMETER load_init_file false
SET_PARAMETER softecc false
SET_PARAMETER port_a_write_rate 50
SET_PARAMETER disable_collision_warnings false
SET_PARAMETER use_byte_write_enable false
SET_PARAMETER ecc false
SET_PARAMETER primitive 8kx2
SET_PARAMETER port_b_clock 100
SET_PARAMETER remaining_memory_locations 0
SET_PARAMETER memory_type Simple_Dual_Port_RAM
SET_PARAMETER port_a_clock 100
SET_PARAMETER register_porta_input_of_softecc false
SET_PARAMETER disable_out_of_range_warnings false
SET_PARAMETER read_width_a 24
SET_PARAMETER read_width_b 24
SET_PARAMETER register_portb_output_of_softecc false
SET_PARAMETER byte_size 9
SET_PARAMETER register_portb_output_of_memory_core false
SET_PARAMETER use_regceb_pin false
SET_PARAMETER register_porta_output_of_memory_core false
SET_PARAMETER reset_memory_latch_a false
SET_PARAMETER reset_memory_latch_b false
SET_PARAMETER register_porta_output_of_memory_primitives false
SET_PARAMETER use_error_injection_pins false
SET_PARAMETER enable_a Use_ENA_Pin
SET_PARAMETER enable_b Use_ENB_Pin
SET_PARAMETER port_a_enable_rate 100
SET_PARAMETER write_depth_a 256
SET_PARAMETER algorithm Minimum_Area
SET_PARAMETER output_reset_value_a 0
SET_PARAMETER output_reset_value_b 0
SET_PARAMETER error_injection_type Single_Bit_Error_Injection
SET_PARAMETER port_b_write_rate 0
SET_PARAMETER ecctype No_ECC
SET_PARAMETER write_width_a 24
SET_PARAMETER write_width_b 24
SET_PARAMETER reset_priority_a CE
SET_PARAMETER reset_priority_b CE
SET_PARAMETER additional_inputs_for_power_estimation false
SET_PARAMETER operating_mode_a WRITE_FIRST
SET_PARAMETER operating_mode_b WRITE_FIRST
SET_PARAMETER reset_type SYNC
SET_PARAMETER register_portb_output_of_memory_primitives false
SET_PARAMETER port_b_enable_rate 100
SET_PARAMETER use_rsta_pin false
SET_PARAMETER coe_file no_coe_file_loaded
SET_PARAMETER fill_remaining_memory_locations false
SET_PARAMETER collision_warnings ALL
SET_CORE_CLASS com.xilinx.ip.blk_mem_gen_v4_3.blk_mem_gen_v4_3
SET_CORE_PATH /opt/Xilinx/14.1/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/blk_mem_gen_v4_3/
SET_CORE_GUIPATH /opt/Xilinx/14.1/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/blk_mem_gen_v4_3/gui/blk_mem_gen_v4_3.tcl
SET_CORE_NAME Block Memory Generator
SET_CORE_VERSION 4.3
SET_CORE_VLNV xilinx.com:ip:blk_mem_gen:4.3
SET_CORE_DATASHEET /opt/Xilinx/14.1/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/blk_mem_gen_v4_3/doc/blk_mem_gen_ds512.pdf
ADD_CORE_DOCUMENT </opt/Xilinx/14.1/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/blk_mem_gen_v4_3/doc/blk_mem_gen_ds512.pdf><Data Sheet>
ADD_CORE_DOCUMENT </opt/Xilinx/14.1/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/blk_mem_gen_v4_3/doc/blk_mem_gen_v4_3_vinfo.html><Version Information>
