module CheckZero(in, zero);
	input logic [63:0] in;
	output logic zero;
	
	logic [15:0] nor_results; 
	logic [3:0] and_results;
	
	genvar i;
	generate
		for (i = 0; i < 16; i++) begin : eachNor
			nor (nor_results[i], in[i*4+3:i*4]);
		end
	endgenerate
	
	genvar j;
	generate
		for (j = 0; j < 4; j++) begin :eachAnd
			and (and_results[i], nor_results[j*4+3:j*4]);
		end
	endgenerate
	
	and (zero, and_results[3:0]);
	