// Seed: 248848043
module module_1 (
    output uwire id_0,
    input wire module_0,
    output uwire id_2,
    output tri id_3,
    output supply1 id_4,
    input tri id_5,
    input tri0 id_6,
    input tri id_7,
    output wor id_8,
    input uwire id_9,
    output wor id_10,
    output supply0 id_11
);
  wire id_13;
  assign module_1.id_1 = 0;
  tri0 id_14 = id_1 << 1;
  wire id_15;
  wire id_16;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input supply1 id_2
);
  assign id_0 = !id_1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0
  );
endmodule
