$date
	Thu Sep 19 22:54:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rise_fall_edge_dect_tb $end
$var wire 1 ! out_rise $end
$var wire 1 " out_fall $end
$var reg 1 # a_i $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 # a_i $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var reg 1 " out_fall $end
$var reg 1 ! out_rise $end
$var reg 1 & prev_a_i $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
1%
0$
0#
0"
0!
$end
#5
1$
#10
0$
0%
#15
1$
#20
0$
1#
#25
1&
1!
1$
#30
0$
#35
0!
1$
#40
0$
0#
#45
0&
1"
1$
#50
0"
0&
0$
1%
1#
#55
1&
1$
#60
0$
0#
#65
0&
1$
#70
0$
1#
#75
1&
1$
#80
0$
#85
0&
1$
#90
0$
0%
0#
#95
1$
#100
0$
1#
#105
1!
1&
1$
#110
0$
0#
#115
0&
1"
0!
1$
#120
0$
1#
#125
0"
1!
1&
1$
#130
0$
#135
0!
1$
#140
0$
0#
#145
1"
0&
1$
#150
0$
1#
#155
1&
0"
1!
1$
#160
0$
0#
#165
1"
0!
0&
1$
#170
0$
#175
0"
1$
#180
0$
