#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Mar 23 19:06:09 2017
# Process ID: 3304
# Log file: V:/EECS 700-FPGA/New folder/project_shiftreg/vivado.log
# Journal file: V:/EECS 700-FPGA/New folder/project_shiftreg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {V:/EECS 700-FPGA/New folder/project_shiftreg/project_shiftreg.xpr}
launch_simulation
source shiftreg.tcl
close_sim
