{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526741433464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526741433464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 19 17:50:33 2018 " "Processing started: Sat May 19 17:50:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526741433464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526741433464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Controller -c VGA_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Controller -c VGA_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526741433464 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1526741433839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_50_to_25/synthesis/pll_50_to_25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_50_to_25/synthesis/pll_50_to_25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pll_50_to_25-rtl " "Found design unit 1: Pll_50_to_25-rtl" {  } { { "Pll_50_to_25/synthesis/Pll_50_to_25.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Pll_50_to_25/synthesis/Pll_50_to_25.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pll_50_to_25 " "Found entity 1: Pll_50_to_25" {  } { { "Pll_50_to_25/synthesis/Pll_50_to_25.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Pll_50_to_25/synthesis/Pll_50_to_25.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_50_to_25/synthesis/submodules/pll_50_to_25_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_50_to_25/synthesis/submodules/pll_50_to_25_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_50_to_25_pll_0 " "Found entity 1: Pll_50_to_25_pll_0" {  } { { "Pll_50_to_25/synthesis/submodules/Pll_50_to_25_pll_0.v" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Pll_50_to_25/synthesis/submodules/Pll_50_to_25_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top_design.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_top_design.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vga_Top_Design-arch " "Found design unit 1: Vga_Top_Design-arch" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Top_Design.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vga_Top_Design " "Found entity 1: Vga_Top_Design" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Top_Design.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vga_Test-arch " "Found design unit 1: Vga_Test-arch" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vga_Test " "Found entity 1: Vga_Test" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vga_Controller-arch " "Found design unit 1: Vga_Controller-arch" {  } { { "Vga_Controller.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Controller.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vga_Controller " "Found entity 1: Vga_Controller" {  } { { "Vga_Controller.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "road_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file road_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Road_Generator-arch " "Found design unit 1: Road_Generator-arch" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""} { "Info" "ISGN_ENTITY_NAME" "1 Road_Generator " "Found entity 1: Road_Generator" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wall_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wall_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wall_Generator-arch " "Found design unit 1: Wall_Generator-arch" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wall_Generator " "Found entity 1: Wall_Generator" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crash_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crash_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Crash_Control-arch " "Found design unit 1: Crash_Control-arch" {  } { { "Crash_Control.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Crash_Control.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""} { "Info" "ISGN_ENTITY_NAME" "1 Crash_Control " "Found entity 1: Crash_Control" {  } { { "Crash_Control.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Crash_Control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map_enable_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file map_enable_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Map_Enable_Generator-arch " "Found design unit 1: Map_Enable_Generator-arch" {  } { { "Map_Enable_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Map_Enable_Generator.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""} { "Info" "ISGN_ENTITY_NAME" "1 Map_Enable_Generator " "Found entity 1: Map_Enable_Generator" {  } { { "Map_Enable_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Map_Enable_Generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wall_cars_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wall_cars_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wall_Cars_Generator-arch " "Found design unit 1: Wall_Cars_Generator-arch" {  } { { "Wall_Cars_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Cars_Generator.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wall_Cars_Generator " "Found entity 1: Wall_Cars_Generator" {  } { { "Wall_Cars_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Cars_Generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526741442979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_golden_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file all_golden_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 All_Golden_Generator-arch " "Found design unit 1: All_Golden_Generator-arch" {  } { { "All_Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/All_Golden_Generator.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526741442995 ""} { "Info" "ISGN_ENTITY_NAME" "1 All_Golden_Generator " "Found entity 1: All_Golden_Generator" {  } { { "All_Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/All_Golden_Generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526741442995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526741442995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "golden_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file golden_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Golden_Generator-arch " "Found design unit 1: Golden_Generator-arch" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526741442995 ""} { "Info" "ISGN_ENTITY_NAME" "1 Golden_Generator " "Found entity 1: Golden_Generator" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526741442995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526741442995 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Vga_Top_Design " "Elaborating entity \"Vga_Top_Design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1526741443026 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_VGA_Reset Vga_Top_Design.vhd(515) " "VHDL Process Statement warning at Vga_Top_Design.vhd(515): signal \"i_VGA_Reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Top_Design.vhd" 515 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526741443026 "|Vga_Top_Design"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_50_to_25 Pll_50_to_25:u0 " "Elaborating entity \"Pll_50_to_25\" for hierarchy \"Pll_50_to_25:u0\"" {  } { { "Vga_Top_Design.vhd" "u0" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Top_Design.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_50_to_25_pll_0 Pll_50_to_25:u0\|Pll_50_to_25_pll_0:pll_0 " "Elaborating entity \"Pll_50_to_25_pll_0\" for hierarchy \"Pll_50_to_25:u0\|Pll_50_to_25_pll_0:pll_0\"" {  } { { "Pll_50_to_25/synthesis/Pll_50_to_25.vhd" "pll_0" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Pll_50_to_25/synthesis/Pll_50_to_25.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Pll_50_to_25:u0\|Pll_50_to_25_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Pll_50_to_25:u0\|Pll_50_to_25_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "Pll_50_to_25/synthesis/submodules/Pll_50_to_25_pll_0.v" "altera_pll_i" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Pll_50_to_25/synthesis/submodules/Pll_50_to_25_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443042 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1526741443058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pll_50_to_25:u0\|Pll_50_to_25_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Pll_50_to_25:u0\|Pll_50_to_25_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "Pll_50_to_25/synthesis/submodules/Pll_50_to_25_pll_0.v" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Pll_50_to_25/synthesis/submodules/Pll_50_to_25_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pll_50_to_25:u0\|Pll_50_to_25_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"Pll_50_to_25:u0\|Pll_50_to_25_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""}  } { { "Pll_50_to_25/synthesis/submodules/Pll_50_to_25_pll_0.v" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Pll_50_to_25/synthesis/submodules/Pll_50_to_25_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526741443058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vga_Controller Vga_Controller:u1 " "Elaborating entity \"Vga_Controller\" for hierarchy \"Vga_Controller:u1\"" {  } { { "Vga_Top_Design.vhd" "u1" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Top_Design.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_Reset Vga_Controller.vhd(51) " "VHDL Process Statement warning at Vga_Controller.vhd(51): signal \"i_Reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vga_Controller.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Controller.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vga_Test Vga_Test:u2 " "Elaborating entity \"Vga_Test\" for hierarchy \"Vga_Test:u2\"" {  } { { "Vga_Top_Design.vhd" "u2" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Top_Design.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_Pos_Y Vga_Test.vhd(49) " "VHDL Process Statement warning at Vga_Test.vhd(49): signal \"s_Pos_Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_Pos_X Vga_Test.vhd(50) " "VHDL Process Statement warning at Vga_Test.vhd(50): signal \"s_Pos_X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_Pos_X Vga_Test.vhd(51) " "VHDL Process Statement warning at Vga_Test.vhd(51): signal \"s_Pos_X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_Pos_Y Vga_Test.vhd(59) " "VHDL Process Statement warning at Vga_Test.vhd(59): signal \"s_Pos_Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_Pos_Y Vga_Test.vhd(60) " "VHDL Process Statement warning at Vga_Test.vhd(60): signal \"s_Pos_Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_Pos_X Vga_Test.vhd(62) " "VHDL Process Statement warning at Vga_Test.vhd(62): signal \"s_Pos_X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_Pos_X Vga_Test.vhd(63) " "VHDL Process Statement warning at Vga_Test.vhd(63): signal \"s_Pos_X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_Pos_Y Vga_Test.vhd(70) " "VHDL Process Statement warning at Vga_Test.vhd(70): signal \"s_Pos_Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_Pos_X Vga_Test.vhd(71) " "VHDL Process Statement warning at Vga_Test.vhd(71): signal \"s_Pos_X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Red Vga_Test.vhd(32) " "VHDL Process Statement warning at Vga_Test.vhd(32): inferring latch(es) for signal or variable \"o_Red\", which holds its previous value in one or more paths through the process" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Green Vga_Test.vhd(32) " "VHDL Process Statement warning at Vga_Test.vhd(32): inferring latch(es) for signal or variable \"o_Green\", which holds its previous value in one or more paths through the process" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Blue Vga_Test.vhd(32) " "VHDL Process Statement warning at Vga_Test.vhd(32): inferring latch(es) for signal or variable \"o_Blue\", which holds its previous value in one or more paths through the process" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[0\] Vga_Test.vhd(32) " "Inferred latch for \"o_Blue\[0\]\" at Vga_Test.vhd(32)" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[1\] Vga_Test.vhd(32) " "Inferred latch for \"o_Blue\[1\]\" at Vga_Test.vhd(32)" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[2\] Vga_Test.vhd(32) " "Inferred latch for \"o_Blue\[2\]\" at Vga_Test.vhd(32)" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[3\] Vga_Test.vhd(32) " "Inferred latch for \"o_Blue\[3\]\" at Vga_Test.vhd(32)" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[4\] Vga_Test.vhd(32) " "Inferred latch for \"o_Blue\[4\]\" at Vga_Test.vhd(32)" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[5\] Vga_Test.vhd(32) " "Inferred latch for \"o_Blue\[5\]\" at Vga_Test.vhd(32)" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[6\] Vga_Test.vhd(32) " "Inferred latch for \"o_Blue\[6\]\" at Vga_Test.vhd(32)" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[7\] Vga_Test.vhd(32) " "Inferred latch for \"o_Blue\[7\]\" at Vga_Test.vhd(32)" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[0\] Vga_Test.vhd(32) " "Inferred latch for \"o_Green\[0\]\" at Vga_Test.vhd(32)" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[1\] Vga_Test.vhd(32) " "Inferred latch for \"o_Green\[1\]\" at Vga_Test.vhd(32)" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[2\] Vga_Test.vhd(32) " "Inferred latch for \"o_Green\[2\]\" at Vga_Test.vhd(32)" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[3\] Vga_Test.vhd(32) " "Inferred latch for \"o_Green\[3\]\" at Vga_Test.vhd(32)" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[4\] Vga_Test.vhd(32) " "Inferred latch for \"o_Green\[4\]\" at Vga_Test.vhd(32)" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[5\] Vga_Test.vhd(32) " "Inferred latch for \"o_Green\[5\]\" at Vga_Test.vhd(32)" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[6\] Vga_Test.vhd(32) " "Inferred latch for \"o_Green\[6\]\" at Vga_Test.vhd(32)" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[7\] Vga_Test.vhd(32) " "Inferred latch for \"o_Green\[7\]\" at Vga_Test.vhd(32)" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[0\] Vga_Test.vhd(32) " "Inferred latch for \"o_Red\[0\]\" at Vga_Test.vhd(32)" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[1\] Vga_Test.vhd(32) " "Inferred latch for \"o_Red\[1\]\" at Vga_Test.vhd(32)" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[2\] Vga_Test.vhd(32) " "Inferred latch for \"o_Red\[2\]\" at Vga_Test.vhd(32)" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[3\] Vga_Test.vhd(32) " "Inferred latch for \"o_Red\[3\]\" at Vga_Test.vhd(32)" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[4\] Vga_Test.vhd(32) " "Inferred latch for \"o_Red\[4\]\" at Vga_Test.vhd(32)" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[5\] Vga_Test.vhd(32) " "Inferred latch for \"o_Red\[5\]\" at Vga_Test.vhd(32)" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[6\] Vga_Test.vhd(32) " "Inferred latch for \"o_Red\[6\]\" at Vga_Test.vhd(32)" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[7\] Vga_Test.vhd(32) " "Inferred latch for \"o_Red\[7\]\" at Vga_Test.vhd(32)" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Test.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443058 "|Vga_Top_Design|Vga_Test:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wall_Cars_Generator Wall_Cars_Generator:Column1_Car_Generator " "Elaborating entity \"Wall_Cars_Generator\" for hierarchy \"Wall_Cars_Generator:Column1_Car_Generator\"" {  } { { "Vga_Top_Design.vhd" "Column1_Car_Generator" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Top_Design.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wall_Generator Wall_Cars_Generator:Column1_Car_Generator\|Wall_Generator:Car1 " "Elaborating entity \"Wall_Generator\" for hierarchy \"Wall_Cars_Generator:Column1_Car_Generator\|Wall_Generator:Car1\"" {  } { { "Wall_Cars_Generator.vhd" "Car1" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Cars_Generator.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443058 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_Pos_Y Wall_Generator.vhd(58) " "VHDL Process Statement warning at Wall_Generator.vhd(58): signal \"s_Pos_Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_Pos_X Wall_Generator.vhd(59) " "VHDL Process Statement warning at Wall_Generator.vhd(59): signal \"s_Pos_X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Red Wall_Generator.vhd(32) " "VHDL Process Statement warning at Wall_Generator.vhd(32): inferring latch(es) for signal or variable \"o_Red\", which holds its previous value in one or more paths through the process" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Green Wall_Generator.vhd(32) " "VHDL Process Statement warning at Wall_Generator.vhd(32): inferring latch(es) for signal or variable \"o_Green\", which holds its previous value in one or more paths through the process" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Blue Wall_Generator.vhd(32) " "VHDL Process Statement warning at Wall_Generator.vhd(32): inferring latch(es) for signal or variable \"o_Blue\", which holds its previous value in one or more paths through the process" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[0\] Wall_Generator.vhd(32) " "Inferred latch for \"o_Blue\[0\]\" at Wall_Generator.vhd(32)" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[1\] Wall_Generator.vhd(32) " "Inferred latch for \"o_Blue\[1\]\" at Wall_Generator.vhd(32)" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[2\] Wall_Generator.vhd(32) " "Inferred latch for \"o_Blue\[2\]\" at Wall_Generator.vhd(32)" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[3\] Wall_Generator.vhd(32) " "Inferred latch for \"o_Blue\[3\]\" at Wall_Generator.vhd(32)" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[4\] Wall_Generator.vhd(32) " "Inferred latch for \"o_Blue\[4\]\" at Wall_Generator.vhd(32)" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[5\] Wall_Generator.vhd(32) " "Inferred latch for \"o_Blue\[5\]\" at Wall_Generator.vhd(32)" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[6\] Wall_Generator.vhd(32) " "Inferred latch for \"o_Blue\[6\]\" at Wall_Generator.vhd(32)" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[7\] Wall_Generator.vhd(32) " "Inferred latch for \"o_Blue\[7\]\" at Wall_Generator.vhd(32)" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[0\] Wall_Generator.vhd(32) " "Inferred latch for \"o_Green\[0\]\" at Wall_Generator.vhd(32)" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[1\] Wall_Generator.vhd(32) " "Inferred latch for \"o_Green\[1\]\" at Wall_Generator.vhd(32)" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[2\] Wall_Generator.vhd(32) " "Inferred latch for \"o_Green\[2\]\" at Wall_Generator.vhd(32)" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[3\] Wall_Generator.vhd(32) " "Inferred latch for \"o_Green\[3\]\" at Wall_Generator.vhd(32)" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[4\] Wall_Generator.vhd(32) " "Inferred latch for \"o_Green\[4\]\" at Wall_Generator.vhd(32)" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[5\] Wall_Generator.vhd(32) " "Inferred latch for \"o_Green\[5\]\" at Wall_Generator.vhd(32)" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[6\] Wall_Generator.vhd(32) " "Inferred latch for \"o_Green\[6\]\" at Wall_Generator.vhd(32)" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[7\] Wall_Generator.vhd(32) " "Inferred latch for \"o_Green\[7\]\" at Wall_Generator.vhd(32)" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[0\] Wall_Generator.vhd(32) " "Inferred latch for \"o_Red\[0\]\" at Wall_Generator.vhd(32)" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[1\] Wall_Generator.vhd(32) " "Inferred latch for \"o_Red\[1\]\" at Wall_Generator.vhd(32)" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[2\] Wall_Generator.vhd(32) " "Inferred latch for \"o_Red\[2\]\" at Wall_Generator.vhd(32)" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[3\] Wall_Generator.vhd(32) " "Inferred latch for \"o_Red\[3\]\" at Wall_Generator.vhd(32)" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[4\] Wall_Generator.vhd(32) " "Inferred latch for \"o_Red\[4\]\" at Wall_Generator.vhd(32)" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[5\] Wall_Generator.vhd(32) " "Inferred latch for \"o_Red\[5\]\" at Wall_Generator.vhd(32)" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[6\] Wall_Generator.vhd(32) " "Inferred latch for \"o_Red\[6\]\" at Wall_Generator.vhd(32)" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[7\] Wall_Generator.vhd(32) " "Inferred latch for \"o_Red\[7\]\" at Wall_Generator.vhd(32)" {  } { { "Wall_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Wall_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|Wall_Cars_Generator:u3|Wall_Generator:Car1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "All_Golden_Generator All_Golden_Generator:Column1_Golden_Generator " "Elaborating entity \"All_Golden_Generator\" for hierarchy \"All_Golden_Generator:Column1_Golden_Generator\"" {  } { { "Vga_Top_Design.vhd" "Column1_Golden_Generator" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Top_Design.vhd" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Golden_Generator All_Golden_Generator:Column1_Golden_Generator\|Golden_Generator:Golden1 " "Elaborating entity \"Golden_Generator\" for hierarchy \"All_Golden_Generator:Column1_Golden_Generator\|Golden_Generator:Golden1\"" {  } { { "All_Golden_Generator.vhd" "Golden1" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/All_Golden_Generator.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443073 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_Pos_Y Golden_Generator.vhd(58) " "VHDL Process Statement warning at Golden_Generator.vhd(58): signal \"s_Pos_Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_Pos_X Golden_Generator.vhd(59) " "VHDL Process Statement warning at Golden_Generator.vhd(59): signal \"s_Pos_X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Red Golden_Generator.vhd(32) " "VHDL Process Statement warning at Golden_Generator.vhd(32): inferring latch(es) for signal or variable \"o_Red\", which holds its previous value in one or more paths through the process" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Green Golden_Generator.vhd(32) " "VHDL Process Statement warning at Golden_Generator.vhd(32): inferring latch(es) for signal or variable \"o_Green\", which holds its previous value in one or more paths through the process" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Blue Golden_Generator.vhd(32) " "VHDL Process Statement warning at Golden_Generator.vhd(32): inferring latch(es) for signal or variable \"o_Blue\", which holds its previous value in one or more paths through the process" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[0\] Golden_Generator.vhd(32) " "Inferred latch for \"o_Blue\[0\]\" at Golden_Generator.vhd(32)" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[1\] Golden_Generator.vhd(32) " "Inferred latch for \"o_Blue\[1\]\" at Golden_Generator.vhd(32)" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[2\] Golden_Generator.vhd(32) " "Inferred latch for \"o_Blue\[2\]\" at Golden_Generator.vhd(32)" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[3\] Golden_Generator.vhd(32) " "Inferred latch for \"o_Blue\[3\]\" at Golden_Generator.vhd(32)" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[4\] Golden_Generator.vhd(32) " "Inferred latch for \"o_Blue\[4\]\" at Golden_Generator.vhd(32)" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[5\] Golden_Generator.vhd(32) " "Inferred latch for \"o_Blue\[5\]\" at Golden_Generator.vhd(32)" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[6\] Golden_Generator.vhd(32) " "Inferred latch for \"o_Blue\[6\]\" at Golden_Generator.vhd(32)" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[7\] Golden_Generator.vhd(32) " "Inferred latch for \"o_Blue\[7\]\" at Golden_Generator.vhd(32)" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[0\] Golden_Generator.vhd(32) " "Inferred latch for \"o_Green\[0\]\" at Golden_Generator.vhd(32)" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[1\] Golden_Generator.vhd(32) " "Inferred latch for \"o_Green\[1\]\" at Golden_Generator.vhd(32)" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[2\] Golden_Generator.vhd(32) " "Inferred latch for \"o_Green\[2\]\" at Golden_Generator.vhd(32)" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[3\] Golden_Generator.vhd(32) " "Inferred latch for \"o_Green\[3\]\" at Golden_Generator.vhd(32)" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[4\] Golden_Generator.vhd(32) " "Inferred latch for \"o_Green\[4\]\" at Golden_Generator.vhd(32)" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[5\] Golden_Generator.vhd(32) " "Inferred latch for \"o_Green\[5\]\" at Golden_Generator.vhd(32)" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[6\] Golden_Generator.vhd(32) " "Inferred latch for \"o_Green\[6\]\" at Golden_Generator.vhd(32)" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[7\] Golden_Generator.vhd(32) " "Inferred latch for \"o_Green\[7\]\" at Golden_Generator.vhd(32)" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[0\] Golden_Generator.vhd(32) " "Inferred latch for \"o_Red\[0\]\" at Golden_Generator.vhd(32)" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[1\] Golden_Generator.vhd(32) " "Inferred latch for \"o_Red\[1\]\" at Golden_Generator.vhd(32)" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[2\] Golden_Generator.vhd(32) " "Inferred latch for \"o_Red\[2\]\" at Golden_Generator.vhd(32)" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[3\] Golden_Generator.vhd(32) " "Inferred latch for \"o_Red\[3\]\" at Golden_Generator.vhd(32)" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[4\] Golden_Generator.vhd(32) " "Inferred latch for \"o_Red\[4\]\" at Golden_Generator.vhd(32)" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[5\] Golden_Generator.vhd(32) " "Inferred latch for \"o_Red\[5\]\" at Golden_Generator.vhd(32)" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[6\] Golden_Generator.vhd(32) " "Inferred latch for \"o_Red\[6\]\" at Golden_Generator.vhd(32)" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[7\] Golden_Generator.vhd(32) " "Inferred latch for \"o_Red\[7\]\" at Golden_Generator.vhd(32)" {  } { { "Golden_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Golden_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443073 "|Vga_Top_Design|All_Golden_Generator:Column1_Golden_Generator|Golden_Generator:Golden1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Road_Generator Road_Generator:u4 " "Elaborating entity \"Road_Generator\" for hierarchy \"Road_Generator:u4\"" {  } { { "Vga_Top_Design.vhd" "u4" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Top_Design.vhd" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443089 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_Pos_Y Road_Generator.vhd(42) " "VHDL Process Statement warning at Road_Generator.vhd(42): signal \"s_Pos_Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526741443089 "|Vga_Top_Design|Road_Generator:u4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Red Road_Generator.vhd(32) " "VHDL Process Statement warning at Road_Generator.vhd(32): inferring latch(es) for signal or variable \"o_Red\", which holds its previous value in one or more paths through the process" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526741443089 "|Vga_Top_Design|Road_Generator:u4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Green Road_Generator.vhd(32) " "VHDL Process Statement warning at Road_Generator.vhd(32): inferring latch(es) for signal or variable \"o_Green\", which holds its previous value in one or more paths through the process" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526741443089 "|Vga_Top_Design|Road_Generator:u4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Blue Road_Generator.vhd(32) " "VHDL Process Statement warning at Road_Generator.vhd(32): inferring latch(es) for signal or variable \"o_Blue\", which holds its previous value in one or more paths through the process" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526741443089 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[0\] Road_Generator.vhd(32) " "Inferred latch for \"o_Blue\[0\]\" at Road_Generator.vhd(32)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443089 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[1\] Road_Generator.vhd(32) " "Inferred latch for \"o_Blue\[1\]\" at Road_Generator.vhd(32)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443089 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[2\] Road_Generator.vhd(32) " "Inferred latch for \"o_Blue\[2\]\" at Road_Generator.vhd(32)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443089 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[3\] Road_Generator.vhd(32) " "Inferred latch for \"o_Blue\[3\]\" at Road_Generator.vhd(32)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443089 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[4\] Road_Generator.vhd(32) " "Inferred latch for \"o_Blue\[4\]\" at Road_Generator.vhd(32)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443089 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[5\] Road_Generator.vhd(32) " "Inferred latch for \"o_Blue\[5\]\" at Road_Generator.vhd(32)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443089 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[6\] Road_Generator.vhd(32) " "Inferred latch for \"o_Blue\[6\]\" at Road_Generator.vhd(32)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443089 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[7\] Road_Generator.vhd(32) " "Inferred latch for \"o_Blue\[7\]\" at Road_Generator.vhd(32)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443089 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[0\] Road_Generator.vhd(32) " "Inferred latch for \"o_Green\[0\]\" at Road_Generator.vhd(32)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443089 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[1\] Road_Generator.vhd(32) " "Inferred latch for \"o_Green\[1\]\" at Road_Generator.vhd(32)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443089 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[2\] Road_Generator.vhd(32) " "Inferred latch for \"o_Green\[2\]\" at Road_Generator.vhd(32)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443089 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[3\] Road_Generator.vhd(32) " "Inferred latch for \"o_Green\[3\]\" at Road_Generator.vhd(32)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443089 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[4\] Road_Generator.vhd(32) " "Inferred latch for \"o_Green\[4\]\" at Road_Generator.vhd(32)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443089 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[5\] Road_Generator.vhd(32) " "Inferred latch for \"o_Green\[5\]\" at Road_Generator.vhd(32)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443089 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[6\] Road_Generator.vhd(32) " "Inferred latch for \"o_Green\[6\]\" at Road_Generator.vhd(32)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443089 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[7\] Road_Generator.vhd(32) " "Inferred latch for \"o_Green\[7\]\" at Road_Generator.vhd(32)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443089 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[0\] Road_Generator.vhd(32) " "Inferred latch for \"o_Red\[0\]\" at Road_Generator.vhd(32)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443089 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[1\] Road_Generator.vhd(32) " "Inferred latch for \"o_Red\[1\]\" at Road_Generator.vhd(32)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443089 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[2\] Road_Generator.vhd(32) " "Inferred latch for \"o_Red\[2\]\" at Road_Generator.vhd(32)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443089 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[3\] Road_Generator.vhd(32) " "Inferred latch for \"o_Red\[3\]\" at Road_Generator.vhd(32)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443089 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[4\] Road_Generator.vhd(32) " "Inferred latch for \"o_Red\[4\]\" at Road_Generator.vhd(32)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443089 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[5\] Road_Generator.vhd(32) " "Inferred latch for \"o_Red\[5\]\" at Road_Generator.vhd(32)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443089 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[6\] Road_Generator.vhd(32) " "Inferred latch for \"o_Red\[6\]\" at Road_Generator.vhd(32)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443089 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[7\] Road_Generator.vhd(32) " "Inferred latch for \"o_Red\[7\]\" at Road_Generator.vhd(32)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526741443089 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Crash_Control Crash_Control:Crash_Control_Blk " "Elaborating entity \"Crash_Control\" for hierarchy \"Crash_Control:Crash_Control_Blk\"" {  } { { "Vga_Top_Design.vhd" "Crash_Control_Blk" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Top_Design.vhd" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526741443089 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1526741444058 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_ADV_Sync GND " "Pin \"o_ADV_Sync\" is stuck at GND" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Top_Design.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526741444901 "|Vga_Top_Design|o_ADV_Sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ADV_Blank VCC " "Pin \"o_ADV_Blank\" is stuck at VCC" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Top_Design.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526741444901 "|Vga_Top_Design|o_ADV_Blank"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Lost_LED VCC " "Pin \"o_Lost_LED\" is stuck at VCC" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Top_Design.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526741444901 "|Vga_Top_Design|o_Lost_LED"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1526741444901 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1526741445011 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Vga_Controller:u1\|o_Row_Count\[0\] Low " "Register Vga_Controller:u1\|o_Row_Count\[0\] will power up to Low" {  } { { "Vga_Controller.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Controller.vhd" 51 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1526741445214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Vga_Controller:u1\|o_Column_Count\[0\] Low " "Register Vga_Controller:u1\|o_Column_Count\[0\] will power up to Low" {  } { { "Vga_Controller.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Controller.vhd" 51 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1526741445214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "s_Car_Pos_Y\[5\] High " "Register s_Car_Pos_Y\[5\] will power up to High" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Top_Design.vhd" 515 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1526741445214 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "s_Car_Pos_X\[5\] High " "Register s_Car_Pos_X\[5\] will power up to High" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Top_Design.vhd" 515 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1526741445214 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1526741445214 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1526741445808 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1526741446073 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526741446073 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Mode\[0\] " "No output dependent on input pin \"i_Mode\[0\]\"" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Top_Design.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526741446370 "|Vga_Top_Design|i_Mode[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Mode\[1\] " "No output dependent on input pin \"i_Mode\[1\]\"" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Top_Design.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526741446370 "|Vga_Top_Design|i_Mode[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Mode\[2\] " "No output dependent on input pin \"i_Mode\[2\]\"" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/FatihKaya/Desktop/Masaustu/FPGA_Project/002_VGA_Controller/Vga_Top_Design.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526741446370 "|Vga_Top_Design|i_Mode[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1526741446370 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "897 " "Implemented 897 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1526741446370 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1526741446370 ""} { "Info" "ICUT_CUT_TM_LCELLS" "856 " "Implemented 856 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1526741446370 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1526741446370 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1526741446370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "726 " "Peak virtual memory: 726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526741446417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 19 17:50:46 2018 " "Processing ended: Sat May 19 17:50:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526741446417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526741446417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526741446417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526741446417 ""}
