[info]  Matrix size 512x512x1
+--------------------------------------+
| NPU version: 1.1                     |
| MP-NPU clock frequency: 1267 MHz     |
| H clock frequency: 1800 MHz          |
| NPU column count: 8                  |
| NPU row count: 6                     |
| NPU core Info:                       |
| --Row count: 4                       |
| --Row start: 2                       |
| --DMA channel count: 2               |
| --Lock count: 16                     |
| --Event reg count: 4                 |
| NPU mem Info:                        |
| --Row count: 1                       |
| --Row start: 1                       |
| --DMA channel count: 6               |
| --Lock count: 64                     |
| --Event reg count: 6                 |
| NPU shim Info:                       |
| --Row count: 1                       |
| --Row start: 0                       |
| --DMA channel count: 2               |
| --Lock count: 16                     |
| --Event reg count: 4                 |
+--------------------------------------+
Listing kernels: (Total: 2)
Instruction 0: build/insts/mvm_i8.txt
Instruction 1: build/insts/mvm_i8.txt.redundant
Listing xclbins: (Total: 1)
Xclbin 0 at address: 0x637da5067790
[info]  w: is owner? 1
[info]  w: is bo owner? 0
[info]  w[0] = 0
[info]  w[10] = 10
[info]  w[20] = 20
[info]  w[30] = 30
[info]  w[40] = 40
[info]  w[50] = 50
[info]  w[60] = 60
[info]  w[70] = 70
[info]  w[80] = 80
[info]  w[90] = 90
[info]  u8_buffer: is owner? 1
[info]  u8_buffer: is bo owner? 0
[info]  u32_buffer: is owner? 0
[info]  u32_buffer: is bo owner? 0
[info]  u32_buffer[0] = 50462976
[info]  u32_buffer[1] = 117835012
[info]  u32_buffer[2] = 185207048
[info]  u32_buffer[3] = 252579084
