/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG  						*/
/*# Memory Type    : TSMC 16nm FFC High Density Single Port Single-Bank SRAM Compiler with d0734 bit cell	 				*/
/*# Library Name   : ts1n16ffcllsblvtc512x16m8s (user specify : ts1n16ffcllsblvtc512x16m8s)			*/
/*# Library Version: 130a												*/
/*# Generated Time : 2018/04/16, 00:55:04										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsblvtc512x16m8s_tt1v25c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2018/04/16, 00:55:04" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 1.000000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 25.000000 ;
    nom_voltage : 1.000000 ;
    operating_conditions ( "tt1v25c" ) {
        process : 1 ;
        temperature : 25 ;
        voltage : 1.000000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt1v25c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_8_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_15_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 16 ;
        bit_from : 15 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( sram_512x16m4s ) {
    memory () {
        type : ram ;
        address_width : 9 ;
        word_width : 16 ;
    }
    functional_peak_current : 42906.400000;
    area : 1824.429360 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.003781 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.449562, 0.456377, 0.461937, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.449562, 0.456377, 0.461937, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.404606, 0.410739, 0.415743, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.404606, 0.410739, 0.415743, 0.610313, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.020260" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.022890" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.003781 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.449562, 0.456377, 0.461937, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.449562, 0.456377, 0.461937, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.404606, 0.410739, 0.415743, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.404606, 0.410739, 0.415743, 0.610313, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.020260" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.022890" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_15_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[15:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.007990, 0.007990, 0.007990, 0.007990, 0.007990" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.007990, 0.007990, 0.007990, 0.007990, 0.007990" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.244840, 0.259592, 0.271903, 0.295235, 0.341790",\
              "0.251156, 0.265907, 0.278218, 0.301550, 0.348106",\
              "0.255882, 0.270634, 0.282945, 0.306276, 0.352832",\
              "0.261666, 0.276417, 0.288729, 0.312060, 0.358616",\
              "0.267788, 0.282539, 0.294851, 0.318182, 0.364738"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.244840, 0.259592, 0.271903, 0.295235, 0.341790",\
              "0.251156, 0.265907, 0.278218, 0.301550, 0.348106",\
              "0.255882, 0.270634, 0.282945, 0.306276, 0.352832",\
              "0.261666, 0.276417, 0.288729, 0.312060, 0.358616",\
              "0.267788, 0.282539, 0.294851, 0.318182, 0.364738"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.013595, 0.036468, 0.053620, 0.102976, 0.200291",\
              "0.013595, 0.036468, 0.053620, 0.102976, 0.200291",\
              "0.013595, 0.036468, 0.053620, 0.102976, 0.200291",\
              "0.013595, 0.036468, 0.053620, 0.102976, 0.200291",\
              "0.013595, 0.036468, 0.053620, 0.102976, 0.200291"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.013595, 0.036468, 0.053620, 0.102976, 0.200291",\
              "0.013595, 0.036468, 0.053620, 0.102976, 0.200291",\
              "0.013595, 0.036468, 0.053620, 0.102976, 0.200291",\
              "0.013595, 0.036468, 0.053620, 0.102976, 0.200291",\
              "0.013595, 0.036468, 0.053620, 0.102976, 0.200291"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.285324, 0.298667, 0.312814, 0.338658, 0.389397",\
              "0.292267, 0.305610, 0.319757, 0.345600, 0.396339",\
              "0.297649, 0.310992, 0.325139, 0.350983, 0.401722",\
              "0.304378, 0.317722, 0.331868, 0.357712, 0.408451",\
              "0.311543, 0.324887, 0.339034, 0.364877, 0.415616"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.010048, 0.035994, 0.062067, 0.114247, 0.219984",\
              "0.010048, 0.035994, 0.062067, 0.114247, 0.219984",\
              "0.010048, 0.035994, 0.062067, 0.114247, 0.219984",\
              "0.010048, 0.035994, 0.062067, 0.114247, 0.219984",\
              "0.010048, 0.035994, 0.062067, 0.114247, 0.219984"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.285324, 0.298667, 0.312814, 0.338658, 0.389397",\
              "0.292267, 0.305610, 0.319757, 0.345600, 0.396339",\
              "0.297649, 0.310992, 0.325139, 0.350983, 0.401722",\
              "0.304378, 0.317722, 0.331868, 0.357712, 0.408451",\
              "0.311543, 0.324887, 0.339034, 0.364877, 0.415616"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.010048, 0.035994, 0.062067, 0.114247, 0.219984",\
              "0.010048, 0.035994, 0.062067, 0.114247, 0.219984",\
              "0.010048, 0.035994, 0.062067, 0.114247, 0.219984",\
              "0.010048, 0.035994, 0.062067, 0.114247, 0.219984",\
              "0.010048, 0.035994, 0.062067, 0.114247, 0.219984"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.003297 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.108972, 0.116283, 0.133750, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.168721, 0.176045, 0.181935, 0.271250, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.449562, 0.456377, 0.461937, 0.678125, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.449562, 0.456377, 0.461937, 0.678125, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "3.042180" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.121975" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB  " ;
            rise_power ( "scalar" ) {
                values ( "3.931720" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.123133" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.112280" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001768 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.042750" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.036090" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.075067, 0.082082, 0.088770, 0.100130, 0.117399",\
              "0.068709, 0.075724, 0.082412, 0.093772, 0.111042",\
              "0.063533, 0.070548, 0.077236, 0.088596, 0.105866",\
              "0.057125, 0.064140, 0.070828, 0.082188, 0.099457",\
              "0.050338, 0.057353, 0.064041, 0.075401, 0.092670"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.075067, 0.082082, 0.088770, 0.100130, 0.117399",\
              "0.068709, 0.075724, 0.082412, 0.093772, 0.111042",\
              "0.063533, 0.070548, 0.077236, 0.088596, 0.105866",\
              "0.057125, 0.064140, 0.070828, 0.082188, 0.099457",\
              "0.050338, 0.057353, 0.064041, 0.075401, 0.092670"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.082802, 0.078693, 0.075365, 0.071561, 0.067752",\
              "0.090589, 0.086480, 0.083152, 0.079348, 0.075539",\
              "0.095635, 0.091526, 0.088198, 0.084394, 0.080585",\
              "0.102960, 0.098851, 0.095523, 0.091719, 0.087910",\
              "0.110493, 0.106384, 0.103056, 0.099252, 0.095443"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.082802, 0.078693, 0.075365, 0.071561, 0.067752",\
              "0.090589, 0.086480, 0.083152, 0.079348, 0.075539",\
              "0.095635, 0.091526, 0.088198, 0.084394, 0.080585",\
              "0.102960, 0.098851, 0.095523, 0.091719, 0.087910",\
              "0.110493, 0.106384, 0.103056, 0.099252, 0.095443"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001497 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.020260" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.022890" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.046079, 0.052109, 0.057847, 0.065939, 0.076214",\
              "0.039758, 0.045788, 0.051526, 0.059618, 0.069893",\
              "0.034609, 0.040639, 0.046377, 0.054469, 0.064744",\
              "0.028196, 0.034226, 0.039964, 0.048056, 0.058331",\
              "0.021473, 0.027503, 0.033240, 0.041333, 0.051608"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.046079, 0.052109, 0.057847, 0.065939, 0.076214",\
              "0.039758, 0.045788, 0.051526, 0.059618, 0.069893",\
              "0.034609, 0.040639, 0.046377, 0.054469, 0.064744",\
              "0.028196, 0.034226, 0.039964, 0.048056, 0.058331",\
              "0.021473, 0.027503, 0.033240, 0.041333, 0.051608"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.087418, 0.082967, 0.079168, 0.074404, 0.069267",\
              "0.094389, 0.089938, 0.086139, 0.081375, 0.076238",\
              "0.100328, 0.095877, 0.092078, 0.087314, 0.082177",\
              "0.107284, 0.102833, 0.099034, 0.094270, 0.089133",\
              "0.115269, 0.110818, 0.107019, 0.102255, 0.097118"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.087418, 0.082967, 0.079168, 0.074404, 0.069267",\
              "0.094389, 0.089938, 0.086139, 0.081375, 0.076238",\
              "0.100328, 0.095877, 0.092078, 0.087314, 0.082177",\
              "0.107284, 0.102833, 0.099034, 0.094270, 0.089133",\
              "0.115269, 0.110818, 0.107019, 0.102255, 0.097118"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_8_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001537 ;
        pin (A[8:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.011480" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.011660" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.046077, 0.052336, 0.058624, 0.069334, 0.085367",\
              "0.039760, 0.046019, 0.052307, 0.063017, 0.079050",\
              "0.034581, 0.040840, 0.047128, 0.057838, 0.073871",\
              "0.028176, 0.034436, 0.040724, 0.051434, 0.067466",\
              "0.021464, 0.027724, 0.034012, 0.044722, 0.060754"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.046077, 0.052336, 0.058624, 0.069334, 0.085367",\
              "0.039760, 0.046019, 0.052307, 0.063017, 0.079050",\
              "0.034581, 0.040840, 0.047128, 0.057838, 0.073871",\
              "0.028176, 0.034436, 0.040724, 0.051434, 0.067466",\
              "0.021464, 0.027724, 0.034012, 0.044722, 0.060754"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.097083, 0.093350, 0.090257, 0.086413, 0.083243",\
              "0.104656, 0.100923, 0.097830, 0.093986, 0.090816",\
              "0.110068, 0.106335, 0.103242, 0.099398, 0.096228",\
              "0.116878, 0.113145, 0.110052, 0.106208, 0.103038",\
              "0.124844, 0.121111, 0.118018, 0.114174, 0.111004"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.097083, 0.093350, 0.090257, 0.086413, 0.083243",\
              "0.104656, 0.100923, 0.097830, 0.093986, 0.090816",\
              "0.110068, 0.106335, 0.103242, 0.099398, 0.096228",\
              "0.116878, 0.113145, 0.110052, 0.106208, 0.103038",\
              "0.124844, 0.121111, 0.118018, 0.114174, 0.111004"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_15_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001298 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[15:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.005610" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.007470" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.010000, 0.010000, 0.011420, 0.024179, 0.042539",\
              "0.010000, 0.010000, 0.010000, 0.018023, 0.036383",\
              "0.010000, 0.010000, 0.010000, 0.012755, 0.031116",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.024845",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.018033"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.010000, 0.010000, 0.011420, 0.024179, 0.042539",\
              "0.010000, 0.010000, 0.010000, 0.018023, 0.036383",\
              "0.010000, 0.010000, 0.010000, 0.012755, 0.031116",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.024845",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.018033"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.115693, 0.121236, 0.130782, 0.153155, 0.201701",\
              "0.134003, 0.139546, 0.149092, 0.171465, 0.220011",\
              "0.154932, 0.160475, 0.170021, 0.192394, 0.240940",\
              "0.192054, 0.197597, 0.207143, 0.229516, 0.278062",\
              "0.260051, 0.265594, 0.275140, 0.297513, 0.346059"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.115693, 0.121236, 0.130782, 0.153155, 0.201701",\
              "0.134003, 0.139546, 0.149092, 0.171465, 0.220011",\
              "0.154932, 0.160475, 0.170021, 0.192394, 0.240940",\
              "0.192054, 0.197597, 0.207143, 0.229516, 0.278062",\
              "0.260051, 0.265594, 0.275140, 0.297513, 0.346059"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 2.182930 ;
    }
}
}
