verilog xil_defaultlib --include "../../../../pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/c923" --include "../../../../pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/8c62/hdl" --include "../../../../pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0" --include "../../../../pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/8713/hdl" --include "../../../../pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/ec9e/hdl" \
"../../../bd/base/ip/base_xbar_0/sim/base_xbar_0.v" \
"../../../bd/base/ip/base_xbar_1/sim/base_xbar_1.v" \
"../../../bd/base/ip/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0_clk_wiz.v" \
"../../../bd/base/ip/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0.v" \
"../../../bd/base/ip/base_concat_interrupts_0/sim/base_concat_interrupts_0.v" \
"../../../bd/base/ip/base_concat_pmodb_0/sim/base_concat_pmodb_0.v" \
"../../../bd/base/ip/base_concat_rp_0/sim/base_concat_rp_0.v" \
"../../../bd/base/ip/base_constant_8bit_0_0/sim/base_constant_8bit_0_0.v" \
"../../../bd/base/ipshared/10e3/dff_en_reset_vector.v" \
"../../../bd/base/ip/base_dff_en_reset_vector_0_0/sim/base_dff_en_reset_vector_0_0.v" \
"../../../bd/base/ip/base_interrupt_concat_0/sim/base_interrupt_concat_0.v" \
"../../../bd/base/ipshared/6c92/src/io_switch.v" \
"../../../bd/base/ipshared/6c92/src/io_switch_bit.v" \
"../../../bd/base/ipshared/6c92/hdl/io_switch_v1_1_S_AXI.v" \
"../../../bd/base/ipshared/6c92/hdl/io_switch_v1_1.v" \
"../../../bd/base/ip/base_io_switch_0/sim/base_io_switch_0.v" \
"../../../bd/base/ip/base_lmb_bram_0/sim/base_lmb_bram_0.v" \
"../../../bd/base/ip/base_logic_1_0/sim/base_logic_1_0.v" \
"../../../bd/base/ip/base_xbar_2/sim/base_xbar_2.v" \
"../../../bd/base/ip/base_mb3_timer_capture_0_0/sim/base_mb3_timer_capture_0_0.v" \
"../../../bd/base/ip/base_mb3_timer_capture_1_0/sim/base_mb3_timer_capture_1_0.v" \
"../../../bd/base/ip/base_mb3_timer_capture_2_0/sim/base_mb3_timer_capture_2_0.v" \
"../../../bd/base/ip/base_mb3_timer_capture_3_0/sim/base_mb3_timer_capture_3_0.v" \
"../../../bd/base/ip/base_mb3_timer_capture_4_0/sim/base_mb3_timer_capture_4_0.v" \
"../../../bd/base/ip/base_mb3_timer_capture_5_0/sim/base_mb3_timer_capture_5_0.v" \
"../../../bd/base/ip/base_mb3_timer_capture_6_0/sim/base_mb3_timer_capture_6_0.v" \
"../../../bd/base/ip/base_mb3_timer_capture_7_0/sim/base_mb3_timer_capture_7_0.v" \
"../../../bd/base/ip/base_mb3_timer_generate_0/sim/base_mb3_timer_generate_0.v" \
"../../../bd/base/ip/base_mb3_timer_pwm_0/sim/base_mb3_timer_pwm_0.v" \
"../../../bd/base/ip/base_mb3_timers_interrupt_0/sim/base_mb3_timers_interrupt_0.v" \
"../../../bd/base/ip/base_xadc_0/base_xadc_0.v" \
"../../../bd/base/ip/base_iop_interrupts_0/sim/base_iop_interrupts_0.v" \
"../../../bd/base/ip/base_dff_en_reset_vector_0_1/sim/base_dff_en_reset_vector_0_1.v" \
"../../../bd/base/ip/base_intr_concat_0/sim/base_intr_concat_0.v" \
"../../../bd/base/ip/base_io_switch_1/sim/base_io_switch_1.v" \
"../../../bd/base/ip/base_lmb_bram_1/sim/base_lmb_bram_1.v" \
"../../../bd/base/ip/base_logic_1_1/sim/base_logic_1_1.v" \
"../../../bd/base/ip/base_xbar_3/sim/base_xbar_3.v" \
"../../../bd/base/ip/base_dff_en_reset_vector_0_2/sim/base_dff_en_reset_vector_0_2.v" \
"../../../bd/base/ip/base_intr_concat_1/sim/base_intr_concat_1.v" \
"../../../bd/base/ip/base_io_switch_2/sim/base_io_switch_2.v" \
"../../../bd/base/ip/base_lmb_bram_2/sim/base_lmb_bram_2.v" \
"../../../bd/base/ip/base_logic_1_2/sim/base_logic_1_2.v" \
"../../../bd/base/ip/base_xbar_4/sim/base_xbar_4.v" \
"../../../bd/base/ip/base_dff_en_reset_vector_0_3/sim/base_dff_en_reset_vector_0_3.v" \
"../../../bd/base/ip/base_intr_concat_2/sim/base_intr_concat_2.v" \
"../../../bd/base/ip/base_io_switch_3/sim/base_io_switch_3.v" \
"../../../bd/base/ip/base_lmb_bram_3/sim/base_lmb_bram_3.v" \
"../../../bd/base/ip/base_logic_1_3/sim/base_logic_1_3.v" \
"../../../bd/base/ip/base_xbar_5/sim/base_xbar_5.v" \
"../../../bd/base/ip/base_mb4_timer_pwm_0/sim/base_mb4_timer_pwm_0.v" \
"../../../bd/base/ip/base_mb4_timers_interrupt_0/sim/base_mb4_timers_interrupt_0.v" \
"../../../bd/base/ip/base_logic_1_4/sim/base_logic_1_4.v" \
"../../../bd/base/ip/base_mb_iop_arduino_intr_ack_0/sim/base_mb_iop_arduino_intr_ack_0.v" \
"../../../bd/base/ip/base_mb_iop_arduino_reset_0/sim/base_mb_iop_arduino_reset_0.v" \
"../../../bd/base/ip/base_mb_iop_pmoda_intr_ack_0/sim/base_mb_iop_pmoda_intr_ack_0.v" \
"../../../bd/base/ip/base_mb_iop_pmoda_reset_0/sim/base_mb_iop_pmoda_reset_0.v" \
"../../../bd/base/ip/base_mb_iop_pmodb_intr_ack_0/sim/base_mb_iop_pmodb_intr_ack_0.v" \
"../../../bd/base/ip/base_mb_iop_pmodb_reset_0/sim/base_mb_iop_pmodb_reset_0.v" \
"../../../bd/base/ip/base_mb_iop_rpi_intr_ack_0/sim/base_mb_iop_rpi_intr_ack_0.v" \
"../../../bd/base/ip/base_mb_iop_rpi_reset_0/sim/base_mb_iop_rpi_reset_0.v" \
"../../../bd/base/ip/base_pmoda_rp_pin_sel_0/sim/base_pmoda_rp_pin_sel_0.v" \
"../../../bd/base/ip/base_ps7_0_0/sim/base_ps7_0_0.v" \
"../../../bd/base/ip/base_xbar_6/sim/base_xbar_6.v" \
"../../../bd/base/ip/base_xbar_7/sim/base_xbar_7.v" \
"../../../bd/base/ip/base_xbar_8/sim/base_xbar_8.v" \
"../../../bd/base/ipshared/7bdd/interface_slice.v" \
"../../../bd/base/ip/base_slice_pmodb_gpio_0/sim/base_slice_pmodb_gpio_0.v" \
"../../../bd/base/ip/base_axis_data_fifo_0_0/sim/base_axis_data_fifo_0_0.v" \
"../../../bd/base/ip/base_constant_tkeep_tstrb_0/sim/base_constant_tkeep_tstrb_0.v" \
"../../../../pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/b60c/hdl/verilog/trace_cntrl_64_trace_cntrl_s_axi.v" \
"../../../../pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/b60c/hdl/verilog/trace_cntrl_64.v" \
"../../../bd/base/ip/base_trace_cntrl_64_0_0/sim/base_trace_cntrl_64_0_0.v" \
"../../../bd/base/ip/base_axis_data_fifo_0_1/sim/base_axis_data_fifo_0_1.v" \
"../../../bd/base/ip/base_constant_tkeep_tstrb_1/sim/base_constant_tkeep_tstrb_1.v" \
"../../../../pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/2284/hdl/verilog/trace_cntrl_32_trace_cntrl_s_axi.v" \
"../../../../pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/2284/hdl/verilog/trace_cntrl_32.v" \
"../../../bd/base/ip/base_trace_cntrl_32_0_0/sim/base_trace_cntrl_32_0_0.v" \
"../../../bd/base/ip/base_xbar_9/sim/base_xbar_9.v" \
"../../../bd/base/ip/base_xbar_10/sim/base_xbar_10.v" \
"../../../bd/base/ip/base_axis_register_slice_0_0/sim/base_axis_register_slice_0_0.v" \
"../../../../pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/9550/hdl/verilog/color_convert_AXILiteS_s_axi.v" \
"../../../../pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/9550/hdl/verilog/color_convert_macbkb.v" \
"../../../../pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/9550/hdl/verilog/color_convert_maccud.v" \
"../../../../pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/9550/hdl/verilog/color_convert.v" \
"../../../bd/base/ip/base_color_convert_0/sim/base_color_convert_0.v" \
"../../../bd/base/ipshared/4b6f/color_swap.v" \
"../../../bd/base/ip/base_color_swap_0_0/sim/base_color_swap_0_0.v" \
"../../../bd/base/ip/base_v_vid_in_axi4s_0_0/sim/base_v_vid_in_axi4s_0_0.v" \
"../../../../pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/4230/hdl/verilog/pixel_pack_AXILiteS_s_axi.v" \
"../../../../pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/4230/hdl/verilog/pixel_pack.v" \
"../../../bd/base/ip/base_pixel_pack_0/sim/base_pixel_pack_0.v" \
"../../../bd/base/ip/base_axis_register_slice_0_1/sim/base_axis_register_slice_0_1.v" \
"../../../bd/base/ip/base_color_convert_1/sim/base_color_convert_1.v" \
"../../../../pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/9097/src/mmcme2_drp.v" \
"../../../bd/base/ip/base_color_swap_0_1/sim/base_color_swap_0_1.v" \
"../../../bd/base/ip/base_v_axi4s_vid_out_0_0/sim/base_v_axi4s_vid_out_0_0.v" \
"../../../../pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/ec29/hdl/verilog/pixel_unpack_AXILiteS_s_axi.v" \
"../../../../pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/ec29/hdl/verilog/pixel_unpack.v" \
"../../../bd/base/ip/base_pixel_unpack_0/sim/base_pixel_unpack_0.v" \
"../../../bd/base/ip/base_xlconcat_0_0/sim/base_xlconcat_0_0.v" \
"../../../bd/base/ipshared/1a70/wire_distributor.v" \
"../../../bd/base/ip/base_collector_pmoda_rpi_0/sim/base_collector_pmoda_rpi_0.v" \
"../../../bd/base/ip/base_collector_rpi_27_8_0/sim/base_collector_rpi_27_8_0.v" \
"../../../bd/base/ip/base_distributor_pmoda_0/sim/base_distributor_pmoda_0.v" \
"../../../bd/base/ip/base_distributor_rpi_0/sim/base_distributor_rpi_0.v" \
"../../../bd/base/ipshared/8ae7/mux_vector.v" \
"../../../bd/base/ip/base_pmoda_rpi_o_sel_0/sim/base_pmoda_rpi_o_sel_0.v" \
"../../../bd/base/ip/base_pmoda_rpi_t_sel_0/sim/base_pmoda_rpi_t_sel_0.v" \
"../../../bd/base/ip/base_rpi_i_27_0_0/sim/base_rpi_i_27_0_0.v" \
"../../../bd/base/ip/base_pmoda_rpi_1_0_0/sim/base_pmoda_rpi_1_0_0.v" \
"../../../bd/base/ip/base_pmoda_rpi_3_2_0/sim/base_pmoda_rpi_3_2_0.v" \
"../../../bd/base/ip/base_pmoda_rpi_5_4_0/sim/base_pmoda_rpi_5_4_0.v" \
"../../../bd/base/ip/base_pmoda_rpi_7_6_0/sim/base_pmoda_rpi_7_6_0.v" \
"../../../bd/base/ip/base_rpi2pmoda_0/sim/base_rpi2pmoda_0.v" \
"../../../bd/base/ip/base_rpi_o_27_8_0/sim/base_rpi_o_27_8_0.v" \
"../../../bd/base/ip/base_rpi2pmoda_1/sim/base_rpi2pmoda_1.v" \
"../../../bd/base/ip/base_rpi_1_0_0/sim/base_rpi_1_0_0.v" \
"../../../bd/base/ip/base_rpi_3_2_0/sim/base_rpi_3_2_0.v" \
"../../../bd/base/ip/base_rpi_5_4_0/sim/base_rpi_5_4_0.v" \
"../../../bd/base/ip/base_rpi_7_6_0/sim/base_rpi_7_6_0.v" \
"../../../bd/base/ip/base_rpi_t_27_8_0/sim/base_rpi_t_27_8_0.v" \
"../../../bd/base/ip/base_rpi2pmoda_2/sim/base_rpi2pmoda_2.v" \
"../../../bd/base/ip/base_rpi_1_0_1/sim/base_rpi_1_0_1.v" \
"../../../bd/base/ip/base_rpi_3_2_1/sim/base_rpi_3_2_1.v" \
"../../../bd/base/ip/base_rpi_5_4_1/sim/base_rpi_5_4_1.v" \
"../../../bd/base/ip/base_rpi_7_6_1/sim/base_rpi_7_6_1.v" \
"../../../bd/base/ip/base_xlconcat_0_1/sim/base_xlconcat_0_1.v" \
"../../../bd/base/sim/base.v" \
"../../../../pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/a629/hdl/verilog/bypass_AXILiteS_s_axi.v" \
"../../../../pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/a629/hdl/verilog/bypass_physMemPtr_V_m_axi.v" \
"../../../../pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/a629/hdl/verilog/bypass.v" \
"../../../bd/base/ip/base_bypass_0_0/sim/base_bypass_0_0.v" \
"../../../bd/base/ip/base_xbar_11/sim/base_xbar_11.v" \
"../../../bd/base/ip/base_auto_pc_0/sim/base_auto_pc_0.v" \
"../../../bd/base/ip/base_auto_us_0/sim/base_auto_us_0.v" \
"../../../bd/base/ip/base_auto_pc_1/sim/base_auto_pc_1.v" \
"../../../bd/base/ip/base_tier2_xbar_0_0/sim/base_tier2_xbar_0_0.v" \
"../../../bd/base/ip/base_tier2_xbar_1_0/sim/base_tier2_xbar_1_0.v" \
"../../../bd/base/ip/base_tier2_xbar_2_0/sim/base_tier2_xbar_2_0.v" \
"../../../bd/base/ip/base_s00_regslice_30/sim/base_s00_regslice_30.v" \
"../../../bd/base/ip/base_m00_regslice_30/sim/base_m00_regslice_30.v" \
"../../../bd/base/ip/base_m01_regslice_30/sim/base_m01_regslice_30.v" \
"../../../bd/base/ip/base_m02_regslice_30/sim/base_m02_regslice_30.v" \
"../../../bd/base/ip/base_m03_regslice_30/sim/base_m03_regslice_30.v" \
"../../../bd/base/ip/base_m04_regslice_25/sim/base_m04_regslice_25.v" \
"../../../bd/base/ip/base_m05_regslice_25/sim/base_m05_regslice_25.v" \
"../../../bd/base/ip/base_m06_regslice_25/sim/base_m06_regslice_25.v" \
"../../../bd/base/ip/base_m07_regslice_25/sim/base_m07_regslice_25.v" \
"../../../bd/base/ip/base_m08_regslice_14/sim/base_m08_regslice_14.v" \
"../../../bd/base/ip/base_m09_regslice_12/sim/base_m09_regslice_12.v" \
"../../../bd/base/ip/base_m10_regslice_8/sim/base_m10_regslice_8.v" \
"../../../bd/base/ip/base_m11_regslice_8/sim/base_m11_regslice_8.v" \
"../../../bd/base/ip/base_m12_regslice_0/sim/base_m12_regslice_0.v" \
"../../../bd/base/ip/base_m13_regslice_0/sim/base_m13_regslice_0.v" \
"../../../bd/base/ip/base_m14_regslice_0/sim/base_m14_regslice_0.v" \
"../../../bd/base/ip/base_m15_regslice_0/sim/base_m15_regslice_0.v" \
"../../../bd/base/ip/base_m16_regslice_0/sim/base_m16_regslice_0.v" \
"../../../bd/base/ip/base_s00_regslice_31/sim/base_s00_regslice_31.v" \
"../../../bd/base/ip/base_m00_regslice_31/sim/base_m00_regslice_31.v" \
"../../../bd/base/ip/base_m01_regslice_31/sim/base_m01_regslice_31.v" \
"../../../bd/base/ip/base_m02_regslice_31/sim/base_m02_regslice_31.v" \
"../../../bd/base/ip/base_m03_regslice_31/sim/base_m03_regslice_31.v" \
"../../../bd/base/ip/base_m04_regslice_26/sim/base_m04_regslice_26.v" \
"../../../bd/base/ip/base_m05_regslice_26/sim/base_m05_regslice_26.v" \
"../../../bd/base/ip/base_m06_regslice_26/sim/base_m06_regslice_26.v" \
"../../../bd/base/ip/base_m07_regslice_26/sim/base_m07_regslice_26.v" \
"../../../bd/base/ip/base_s00_regslice_32/sim/base_s00_regslice_32.v" \
"../../../bd/base/ip/base_m00_regslice_32/sim/base_m00_regslice_32.v" \
"../../../bd/base/ip/base_m01_regslice_32/sim/base_m01_regslice_32.v" \
"../../../bd/base/ip/base_m02_regslice_32/sim/base_m02_regslice_32.v" \
"../../../bd/base/ip/base_m03_regslice_32/sim/base_m03_regslice_32.v" \
"../../../bd/base/ip/base_m04_regslice_27/sim/base_m04_regslice_27.v" \
"../../../bd/base/ip/base_m05_regslice_27/sim/base_m05_regslice_27.v" \
"../../../bd/base/ip/base_m06_regslice_27/sim/base_m06_regslice_27.v" \
"../../../bd/base/ip/base_m07_regslice_27/sim/base_m07_regslice_27.v" \
"../../../bd/base/ip/base_s00_regslice_33/sim/base_s00_regslice_33.v" \
"../../../bd/base/ip/base_m00_regslice_33/sim/base_m00_regslice_33.v" \
"../../../bd/base/ip/base_m01_regslice_33/sim/base_m01_regslice_33.v" \
"../../../bd/base/ip/base_m02_regslice_33/sim/base_m02_regslice_33.v" \
"../../../bd/base/ip/base_m03_regslice_33/sim/base_m03_regslice_33.v" \
"../../../bd/base/ip/base_m04_regslice_28/sim/base_m04_regslice_28.v" \
"../../../bd/base/ip/base_m05_regslice_28/sim/base_m05_regslice_28.v" \
"../../../bd/base/ip/base_m06_regslice_28/sim/base_m06_regslice_28.v" \
"../../../bd/base/ip/base_m07_regslice_28/sim/base_m07_regslice_28.v" \
"../../../bd/base/ip/base_m08_regslice_15/sim/base_m08_regslice_15.v" \
"../../../bd/base/ip/base_m09_regslice_13/sim/base_m09_regslice_13.v" \
"../../../bd/base/ip/base_m10_regslice_9/sim/base_m10_regslice_9.v" \
"../../../bd/base/ip/base_m11_regslice_9/sim/base_m11_regslice_9.v" \
"../../../bd/base/ip/base_s00_regslice_28/sim/base_s00_regslice_28.v" \
"../../../bd/base/ip/base_auto_pc_9/sim/base_auto_pc_9.v" \
"../../../bd/base/ip/base_m00_regslice_28/sim/base_m00_regslice_28.v" \
"../../../bd/base/ip/base_auto_pc_2/sim/base_auto_pc_2.v" \
"../../../bd/base/ip/base_m01_regslice_28/sim/base_m01_regslice_28.v" \
"../../../bd/base/ip/base_m02_regslice_28/sim/base_m02_regslice_28.v" \
"../../../bd/base/ip/base_auto_pc_3/sim/base_auto_pc_3.v" \
"../../../bd/base/ip/base_m03_regslice_28/sim/base_m03_regslice_28.v" \
"../../../bd/base/ip/base_auto_pc_4/sim/base_auto_pc_4.v" \
"../../../bd/base/ip/base_m04_regslice_24/sim/base_m04_regslice_24.v" \
"../../../bd/base/ip/base_auto_pc_5/sim/base_auto_pc_5.v" \
"../../../bd/base/ip/base_m05_regslice_24/sim/base_m05_regslice_24.v" \
"../../../bd/base/ip/base_auto_pc_6/sim/base_auto_pc_6.v" \
"../../../bd/base/ip/base_m06_regslice_24/sim/base_m06_regslice_24.v" \
"../../../bd/base/ip/base_m07_regslice_24/sim/base_m07_regslice_24.v" \
"../../../bd/base/ip/base_auto_pc_7/sim/base_auto_pc_7.v" \
"../../../bd/base/ip/base_m08_regslice_13/sim/base_m08_regslice_13.v" \
"../../../bd/base/ip/base_auto_pc_8/sim/base_auto_pc_8.v" \
"../../../bd/base/ip/base_s00_regslice_29/sim/base_s00_regslice_29.v" \
"../../../bd/base/ip/base_m00_regslice_29/sim/base_m00_regslice_29.v" \
"../../../bd/base/ip/base_m01_regslice_29/sim/base_m01_regslice_29.v" \
"../../../bd/base/ip/base_m02_regslice_29/sim/base_m02_regslice_29.v" \
"../../../bd/base/ip/base_m03_regslice_29/sim/base_m03_regslice_29.v" \
"../../../bd/base/ip/base_auto_pc_10/sim/base_auto_pc_10.v" \
"../../../bd/base/ip/base_s00_regslice_34/sim/base_s00_regslice_34.v" \
"../../../bd/base/ip/base_auto_pc_11/sim/base_auto_pc_11.v" \
"../../../bd/base/ip/base_m00_regslice_34/sim/base_m00_regslice_34.v" \
"../../../bd/base/ip/base_m01_regslice_34/sim/base_m01_regslice_34.v" \
"../../../bd/base/ip/base_auto_cc_0/sim/base_auto_cc_0.v" \
"../../../bd/base/ip/base_m02_regslice_34/sim/base_m02_regslice_34.v" \
"../../../bd/base/ip/base_auto_cc_1/sim/base_auto_cc_1.v" \
"../../../bd/base/ip/base_m03_regslice_34/sim/base_m03_regslice_34.v" \
"../../../bd/base/ip/base_m04_regslice_29/sim/base_m04_regslice_29.v" \
"../../../bd/base/ip/base_m05_regslice_29/sim/base_m05_regslice_29.v" \
"../../../bd/base/ip/base_m06_regslice_29/sim/base_m06_regslice_29.v" \
"../../../bd/base/ip/base_auto_cc_2/sim/base_auto_cc_2.v" \
"../../../bd/base/ip/base_m07_regslice_29/sim/base_m07_regslice_29.v" \
"../../../bd/base/ip/base_auto_cc_3/sim/base_auto_cc_3.v" \
"../../../bd/base/ip/base_m08_regslice_16/sim/base_m08_regslice_16.v" \
"../../../bd/base/ip/base_m09_regslice_14/sim/base_m09_regslice_14.v" \
"../../../bd/base/ip/base_auto_us_1/sim/base_auto_us_1.v" \
"../../../bd/base/ip/base_auto_pc_12/sim/base_auto_pc_12.v" \
"../../../bd/base/ip/base_auto_pc_13/sim/base_auto_pc_13.v" \

verilog xil_defaultlib "glbl.v"

nosort
