[N
37
33
8 iInstExt
28
8 onescomp
5
10 ADDR_WIDTH
14
11 mux2t1_5bit
8
1 N
19
6 andg2n
12
5 mixed
30
18 execute_memory_reg
31
20 memory_writeback_reg
23
8 mux2t1_n
29
10 nbitaddsub
26
6 i_sign
3
3 rtl
27
9 nbitadder
15
8 nbit_reg
10
9 structure
32
14 mips_processor
22
18 decode_execute_reg
37
12 OUTPUT_TRACE
35
2 tb
4
10 DATA_WIDTH
24
14 barrel_shifter
18
5 i_RST
13
16 fetch_decode_reg
20
12 mipsregister
17
4 i_WE
11
9 nbit_dffg
7
10 structural
2
3 mem
21
12 fourbit_dffg
6
11 nbit_reg_pc
36
9 gCLK_HPER
9
10 pcregister
1
76 /home/abrahimt/CPR E 381/Project 1/cpr-e-381/containers/sim_container_0/work
34
9 iInstAddr
16
4 dffg
25
11 i_leftShift
]
[G
1
22
10
1
8
0
0
32
0
0 0
0
0
]
[G
1
11
12
1
8
1
0
32
0
0 0
0
0
]
[G
1
14
7
1
8
1
0
5
0
0 0
0
0
]
[G
1
19
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
21
12
1
8
1
0
4
0
0 0
0
0
]
[G
1
11
12
2
8
1
0
5
0
0 0
0
0
]
[G
1
23
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
13
10
1
8
0
0
32
0
0 0
0
0
]
[G
1
15
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
15
7
2
8
1
0
32
0
0 0
0
0
]
[G
1
9
10
1
8
0
0
32
0
0 0
0
0
]
[G
1
35
12
1
37
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
20
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
5
1
0
10
0
0 0
0
0
]
[G
1
28
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
6
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
30
10
1
8
0
0
32
0
0 0
0
0
]
[G
1
31
10
1
8
0
0
32
0
0 0
0
0
]
[G
1
29
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
35
12
1
36
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
35
12
1
8
1
0
32
0
0 0
0
0
]
[G
1
27
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
32
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[P
1
24
7
25
26
2
0
0
]
[P
1
32
10
33
34
1
0
0
]
[P
1
15
7
17
18
1
0
0
]
[P
1
16
12
17
18
2
0
0
]
