{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733712170035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733712170035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 23:42:49 2024 " "Processing started: Sun Dec 08 23:42:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733712170035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733712170035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mic1 -c mic1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733712170035 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733712170209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter+ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter+ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER+ULA " "Found entity 1: SHIFTER+ULA" {  } { { "SHIFTER+ULA.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SHIFTER+ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpc_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mpc_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MPC_GENERATOR " "Found entity 1: MPC_GENERATOR" {  } { { "MPC_GENERATOR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MPC_GENERATOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170454 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_store.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_store.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_store-SYN " "Found design unit 1: control_store-SYN" {  } { { "control_store.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/control_store.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170456 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_store " "Found entity 1: control_store" {  } { { "control_store.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/control_store.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Found entity 1: decoder2to4" {  } { { "decoder2to4.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/decoder2to4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8 " "Found entity 1: decoder3to8" {  } { { "decoder3to8.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/decoder3to8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_1bit " "Found entity 1: FullAdder_1bit" {  } { { "FullAdder_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_8bit " "Found entity 1: FullAdder_8bit" {  } { { "FullAdder_8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_1bit " "Found entity 1: ULA_1bit" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_32bit " "Found entity 1: ULA_32bit" {  } { { "ULA_32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_8bit " "Found entity 1: ULA_8bit" {  } { { "ULA_8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER " "Found entity 1: SHIFTER" {  } { { "SHIFTER.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SHIFTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bank_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BANK_REG " "Found entity 1: BANK_REG" {  } { { "BANK_REG.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32bit " "Found entity 1: REGISTER32bit" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mdr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Found entity 1: MBR" {  } { { "MBR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MBR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr_extensor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr_extensor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR_extensor " "Found entity 1: MBR_extensor" {  } { { "MBR_extensor.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MBR_extensor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "SP.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV " "Found entity 1: LV" {  } { { "LV.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/LV.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv_init.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv_init.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV_init " "Found entity 1: LV_init" {  } { { "LV_init.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/LV_init.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP " "Found entity 1: CPP" {  } { { "CPP.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp_init.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp_init.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP_init " "Found entity 1: CPP_init" {  } { { "CPP_init.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPP_init.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOS " "Found entity 1: TOS" {  } { { "TOS.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/TOS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file opc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OPC " "Found entity 1: OPC" {  } { { "OPC.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/OPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h.bdf 1 1 " "Found 1 design units, including 1 entities, in source file h.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 H " "Found entity 1: H" {  } { { "H.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/H.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_TEST " "Found entity 1: RAM_TEST" {  } { { "RAM_TEST.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM_TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER4bit " "Found entity 1: REGISTER4bit" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mic1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mic1 " "Found entity 1: mic1" {  } { { "mic1.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/mic1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/DATAPATH.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter_ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER_ULA " "Found entity 1: SHIFTER_ULA" {  } { { "SHIFTER_ULA.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SHIFTER_ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER8bit " "Found entity 1: REGISTER8bit" {  } { { "REGISTER8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_UNIT " "Found entity 1: CONTROL_UNIT" {  } { { "CONTROL_UNIT.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CONTROL_UNIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170482 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733712170501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAPATH DATAPATH:inst " "Elaborating entity \"DATAPATH\" for hierarchy \"DATAPATH:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 392 560 784 584 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFTER_ULA DATAPATH:inst\|SHIFTER_ULA:inst " "Elaborating entity \"SHIFTER_ULA\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\"" {  } { { "DATAPATH.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/DATAPATH.bdf" { { 232 592 784 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_32bit DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst " "Elaborating entity \"ULA_32bit\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\"" {  } { { "SHIFTER_ULA.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SHIFTER_ULA.bdf" { { 440 384 568 632 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_8bit DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4 " "Elaborating entity \"ULA_8bit\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\"" {  } { { "ULA_32bit.bdf" "inst4" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_32bit.bdf" { { 1216 632 800 1408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_1bit DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8 " "Elaborating entity \"ULA_1bit\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\"" {  } { { "ULA_8bit.bdf" "inst8" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_8bit.bdf" { { 1208 952 1048 1400 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_1bit DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst " "Elaborating entity \"FullAdder_1bit\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\"" {  } { { "ULA_1bit.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 288 736 880 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9 " "Elaborating entity \"XOR3\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9\"" {  } { { "FullAdder_1bit.bdf" "inst9" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf" { { 696 744 848 776 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9 " "Elaborated megafunction instantiation \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9\"" {  } { { "FullAdder_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf" { { 696 744 848 776 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733712170571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR4 DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8 " "Elaborating entity \"XOR4\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8\"" {  } { { "FullAdder_1bit.bdf" "inst8" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf" { { 344 672 776 440 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8 " "Elaborated megafunction instantiation \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8\"" {  } { { "FullAdder_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf" { { 344 672 776 440 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733712170605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|decoder2to4:inst2 " "Elaborating entity \"decoder2to4\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|decoder2to4:inst2\"" {  } { { "ULA_1bit.bdf" "inst2" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 400 496 592 528 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BANK_REG DATAPATH:inst\|BANK_REG:inst2 " "Elaborating entity \"BANK_REG\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\"" {  } { { "DATAPATH.bdf" "inst2" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/DATAPATH.bdf" { { 192 88 312 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR DATAPATH:inst\|BANK_REG:inst2\|MAR:inst " "Elaborating entity \"MAR\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\"" {  } { { "BANK_REG.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { -112 328 560 16 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER32bit DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst " "Elaborating entity \"REGISTER32bit\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\"" {  } { { "MAR.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MAR.bdf" { { 24 632 888 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER8bit DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|REGISTER8bit:inst " "Elaborating entity \"REGISTER8bit\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|REGISTER8bit:inst\"" {  } { { "REGISTER32bit.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 152 464 648 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5 " "Elaborating entity \"MBR\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\"" {  } { { "BANK_REG.bdf" "inst5" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 304 312 584 432 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170770 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "REGISTER32bit inst " "Block or symbol \"REGISTER32bit\" of instance \"inst\" overlaps another block or symbol" {  } { { "MBR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MBR.bdf" { { 88 488 744 280 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1733712170772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3 " "Elaborating entity \"MDR\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\"" {  } { { "BANK_REG.bdf" "inst3" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 24 328 568 152 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H DATAPATH:inst\|BANK_REG:inst2\|H:inst10 " "Elaborating entity \"H\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\"" {  } { { "BANK_REG.bdf" "inst10" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 1144 384 576 1272 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC DATAPATH:inst\|BANK_REG:inst2\|PC:inst4 " "Elaborating entity \"PC\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\"" {  } { { "BANK_REG.bdf" "inst4" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 160 312 584 288 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP DATAPATH:inst\|BANK_REG:inst2\|SP:inst1 " "Elaborating entity \"SP\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|SP:inst1\"" {  } { { "BANK_REG.bdf" "inst1" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 448 384 576 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV DATAPATH:inst\|BANK_REG:inst2\|LV:inst2 " "Elaborating entity \"LV\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|LV:inst2\"" {  } { { "BANK_REG.bdf" "inst2" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 584 384 576 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV_init DATAPATH:inst\|BANK_REG:inst2\|LV:inst2\|LV_init:inst2 " "Elaborating entity \"LV_init\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|LV:inst2\|LV_init:inst2\"" {  } { { "LV.bdf" "inst2" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/LV.bdf" { { 304 480 616 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP DATAPATH:inst\|BANK_REG:inst2\|CPP:inst6 " "Elaborating entity \"CPP\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|CPP:inst6\"" {  } { { "BANK_REG.bdf" "inst6" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 720 384 576 848 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOS DATAPATH:inst\|BANK_REG:inst2\|TOS:inst7 " "Elaborating entity \"TOS\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|TOS:inst7\"" {  } { { "BANK_REG.bdf" "inst7" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 872 384 576 1000 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPC DATAPATH:inst\|BANK_REG:inst2\|OPC:inst8 " "Elaborating entity \"OPC\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|OPC:inst8\"" {  } { { "BANK_REG.bdf" "inst8" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 1008 384 576 1136 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_UNIT CONTROL_UNIT:inst1 " "Elaborating entity \"CONTROL_UNIT\" for hierarchy \"CONTROL_UNIT:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 248 832 1024 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_store CONTROL_UNIT:inst1\|control_store:inst1 " "Elaborating entity \"control_store\" for hierarchy \"CONTROL_UNIT:inst1\|control_store:inst1\"" {  } { { "CONTROL_UNIT.bdf" "inst1" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CONTROL_UNIT.bdf" { { 192 984 1200 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\"" {  } { { "control_store.vhd" "altsyncram_component" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/control_store.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\"" {  } { { "control_store.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/control_store.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file microcode.mif " "Parameter \"init_file\" = \"microcode.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""}  } { { "control_store.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/control_store.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1733712170892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_55a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_55a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_55a1 " "Found entity 1: altsyncram_55a1" {  } { { "db/altsyncram_55a1.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_55a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_55a1 CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated " "Elaborating entity \"altsyncram_55a1\" for hierarchy \"CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPC_GENERATOR CONTROL_UNIT:inst1\|MPC_GENERATOR:inst " "Elaborating entity \"MPC_GENERATOR\" for hierarchy \"CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\"" {  } { { "CONTROL_UNIT.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CONTROL_UNIT.bdf" { { 192 536 768 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170930 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[31\] ADDRESS\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[31\]\" to the node \"ADDRESS\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[30\] ADDRESS\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[30\]\" to the node \"ADDRESS\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[29\] ADDRESS\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[29\]\" to the node \"ADDRESS\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[28\] ADDRESS\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[28\]\" to the node \"ADDRESS\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[27\] ADDRESS\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[27\]\" to the node \"ADDRESS\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[26\] ADDRESS\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[26\]\" to the node \"ADDRESS\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[25\] ADDRESS\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[25\]\" to the node \"ADDRESS\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[24\] ADDRESS\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[24\]\" to the node \"ADDRESS\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[23\] ADDRESS\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[23\]\" to the node \"ADDRESS\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[22\] ADDRESS\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[22\]\" to the node \"ADDRESS\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[21\] ADDRESS\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[21\]\" to the node \"ADDRESS\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[20\] ADDRESS\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[20\]\" to the node \"ADDRESS\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[19\] ADDRESS\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[19\]\" to the node \"ADDRESS\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[18\] ADDRESS\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[18\]\" to the node \"ADDRESS\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[17\] ADDRESS\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[17\]\" to the node \"ADDRESS\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[16\] ADDRESS\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[16\]\" to the node \"ADDRESS\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[15\] ADDRESS\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[15\]\" to the node \"ADDRESS\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[14\] ADDRESS\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[14\]\" to the node \"ADDRESS\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[13\] ADDRESS\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[13\]\" to the node \"ADDRESS\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[12\] ADDRESS\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[12\]\" to the node \"ADDRESS\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[11\] ADDRESS\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[11\]\" to the node \"ADDRESS\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[10\] ADDRESS\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[10\]\" to the node \"ADDRESS\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[9\] ADDRESS\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[9\]\" to the node \"ADDRESS\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[8\] ADDRESS\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[8\]\" to the node \"ADDRESS\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[7\] ADDRESS\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[7\]\" to the node \"ADDRESS\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[6\] ADDRESS\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[6\]\" to the node \"ADDRESS\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[5\] ADDRESS\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[5\]\" to the node \"ADDRESS\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[4\] ADDRESS\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[4\]\" to the node \"ADDRESS\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[3\] ADDRESS\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[3\]\" to the node \"ADDRESS\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[2\] ADDRESS\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[2\]\" to the node \"ADDRESS\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[1\] ADDRESS\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[1\]\" to the node \"ADDRESS\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[0\] ADDRESS\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[0\]\" to the node \"ADDRESS\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[31\] OUT_MEM\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[31\]\" to the node \"OUT_MEM\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[30\] OUT_MEM\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[30\]\" to the node \"OUT_MEM\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[29\] OUT_MEM\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[29\]\" to the node \"OUT_MEM\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[28\] OUT_MEM\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[28\]\" to the node \"OUT_MEM\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[27\] OUT_MEM\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[27\]\" to the node \"OUT_MEM\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[26\] OUT_MEM\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[26\]\" to the node \"OUT_MEM\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[25\] OUT_MEM\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[25\]\" to the node \"OUT_MEM\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[24\] OUT_MEM\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[24\]\" to the node \"OUT_MEM\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[23\] OUT_MEM\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[23\]\" to the node \"OUT_MEM\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[22\] OUT_MEM\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[22\]\" to the node \"OUT_MEM\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[21\] OUT_MEM\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[21\]\" to the node \"OUT_MEM\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[20\] OUT_MEM\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[20\]\" to the node \"OUT_MEM\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[19\] OUT_MEM\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[19\]\" to the node \"OUT_MEM\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[18\] OUT_MEM\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[18\]\" to the node \"OUT_MEM\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[17\] OUT_MEM\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[17\]\" to the node \"OUT_MEM\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[16\] OUT_MEM\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[16\]\" to the node \"OUT_MEM\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[15\] OUT_MEM\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[15\]\" to the node \"OUT_MEM\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[14\] OUT_MEM\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[14\]\" to the node \"OUT_MEM\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[13\] OUT_MEM\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[13\]\" to the node \"OUT_MEM\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[12\] OUT_MEM\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[12\]\" to the node \"OUT_MEM\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[11\] OUT_MEM\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[11\]\" to the node \"OUT_MEM\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[10\] OUT_MEM\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[10\]\" to the node \"OUT_MEM\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[9\] OUT_MEM\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[9\]\" to the node \"OUT_MEM\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[8\] OUT_MEM\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[8\]\" to the node \"OUT_MEM\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[7\] OUT_MEM\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[7\]\" to the node \"OUT_MEM\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[6\] OUT_MEM\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[6\]\" to the node \"OUT_MEM\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[5\] OUT_MEM\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[5\]\" to the node \"OUT_MEM\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[4\] OUT_MEM\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[4\]\" to the node \"OUT_MEM\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[3\] OUT_MEM\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[3\]\" to the node \"OUT_MEM\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[2\] OUT_MEM\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[2\]\" to the node \"OUT_MEM\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[1\] OUT_MEM\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[1\]\" to the node \"OUT_MEM\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[0\] OUT_MEM\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[0\]\" to the node \"OUT_MEM\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[31\] PC\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[31\]\" to the node \"PC\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[30\] PC\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[30\]\" to the node \"PC\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[29\] PC\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[29\]\" to the node \"PC\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[28\] PC\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[28\]\" to the node \"PC\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[27\] PC\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[27\]\" to the node \"PC\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[26\] PC\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[26\]\" to the node \"PC\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[25\] PC\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[25\]\" to the node \"PC\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[24\] PC\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[24\]\" to the node \"PC\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[23\] PC\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[23\]\" to the node \"PC\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[22\] PC\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[22\]\" to the node \"PC\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[21\] PC\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[21\]\" to the node \"PC\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[20\] PC\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[20\]\" to the node \"PC\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[19\] PC\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[19\]\" to the node \"PC\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[18\] PC\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[18\]\" to the node \"PC\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[17\] PC\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[17\]\" to the node \"PC\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[16\] PC\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[16\]\" to the node \"PC\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[15\] PC\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[15\]\" to the node \"PC\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[14\] PC\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[14\]\" to the node \"PC\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[13\] PC\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[13\]\" to the node \"PC\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[12\] PC\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[12\]\" to the node \"PC\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[11\] PC\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[11\]\" to the node \"PC\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[10\] PC\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[10\]\" to the node \"PC\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[9\] PC\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[9\]\" to the node \"PC\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[8\] PC\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[8\]\" to the node \"PC\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[7\] PC\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[7\]\" to the node \"PC\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[6\] PC\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[6\]\" to the node \"PC\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[5\] PC\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[5\]\" to the node \"PC\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[4\] PC\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[4\]\" to the node \"PC\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[3\] PC\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[3\]\" to the node \"PC\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[2\] PC\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[2\]\" to the node \"PC\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[1\] PC\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[1\]\" to the node \"PC\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[0\] PC\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[0\]\" to the node \"PC\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[24\] C_BUS\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[24\]\" to the node \"C_BUS\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[25\] C_BUS\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[25\]\" to the node \"C_BUS\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[26\] C_BUS\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[26\]\" to the node \"C_BUS\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[27\] C_BUS\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[27\]\" to the node \"C_BUS\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[28\] C_BUS\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[28\]\" to the node \"C_BUS\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[29\] C_BUS\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[29\]\" to the node \"C_BUS\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[30\] C_BUS\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[30\]\" to the node \"C_BUS\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[31\] C_BUS\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[31\]\" to the node \"C_BUS\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[16\] C_BUS\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[16\]\" to the node \"C_BUS\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[17\] C_BUS\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[17\]\" to the node \"C_BUS\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[18\] C_BUS\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[18\]\" to the node \"C_BUS\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[19\] C_BUS\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[19\]\" to the node \"C_BUS\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[20\] C_BUS\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[20\]\" to the node \"C_BUS\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[21\] C_BUS\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[21\]\" to the node \"C_BUS\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[22\] C_BUS\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[22\]\" to the node \"C_BUS\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[23\] C_BUS\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[23\]\" to the node \"C_BUS\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[8\] C_BUS\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[8\]\" to the node \"C_BUS\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[9\] C_BUS\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[9\]\" to the node \"C_BUS\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[10\] C_BUS\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[10\]\" to the node \"C_BUS\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[11\] C_BUS\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[11\]\" to the node \"C_BUS\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[12\] C_BUS\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[12\]\" to the node \"C_BUS\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[13\] C_BUS\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[13\]\" to the node \"C_BUS\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[14\] C_BUS\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[14\]\" to the node \"C_BUS\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[15\] C_BUS\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[15\]\" to the node \"C_BUS\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[7\] C_BUS\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[7\]\" to the node \"C_BUS\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[6\] C_BUS\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[6\]\" to the node \"C_BUS\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[5\] C_BUS\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[5\]\" to the node \"C_BUS\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[4\] C_BUS\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[4\]\" to the node \"C_BUS\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[3\] C_BUS\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[3\]\" to the node \"C_BUS\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[2\] C_BUS\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[2\]\" to the node \"C_BUS\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[1\] C_BUS\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[1\]\" to the node \"C_BUS\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[0\] C_BUS\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[0\]\" to the node \"C_BUS\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[7\] OUT_MBR\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[7\]\" to the node \"OUT_MBR\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[6\] OUT_MBR\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[6\]\" to the node \"OUT_MBR\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[5\] OUT_MBR\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[5\]\" to the node \"OUT_MBR\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[4\] OUT_MBR\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[4\]\" to the node \"OUT_MBR\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[3\] OUT_MBR\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[3\]\" to the node \"OUT_MBR\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[2\] OUT_MBR\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[2\]\" to the node \"OUT_MBR\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[1\] OUT_MBR\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[1\]\" to the node \"OUT_MBR\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[0\] OUT_MBR\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[0\]\" to the node \"OUT_MBR\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[24\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[24\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[25\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst7\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[25\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst7\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[26\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst6\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[26\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst6\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[27\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst5\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[27\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst5\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[28\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst4\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[28\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst4\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[29\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst3\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[29\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst3\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[30\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[30\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[31\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[31\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[16\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst8\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[16\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst8\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[17\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst7\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[17\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst7\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[18\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst6\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[18\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst6\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[19\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst5\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[19\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst5\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[20\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst4\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[20\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst4\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[21\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst3\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[21\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst3\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[22\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[22\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[23\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[23\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[8\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst8\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[8\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst8\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[9\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst7\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[9\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst7\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[10\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst6\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[10\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst6\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[11\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst5\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[11\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst5\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[12\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst4\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[12\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst4\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[13\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst3\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[13\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst3\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[14\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst2\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[14\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst2\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[15\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[15\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[7\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst8\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[7\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst8\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[6\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst7\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[6\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst7\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[5\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst6\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[5\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst6\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[4\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst5\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[4\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst5\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[3\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst4\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[3\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst4\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[2\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst3\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[2\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst3\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[1\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst2\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[1\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst2\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[0\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[0\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[7\] CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[7\]\" to the node \"CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[6\] CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[6\]\" to the node \"CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[5\] CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[5\]\" to the node \"CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[4\] CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[4\]\" to the node \"CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[3\] CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[3\]\" to the node \"CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[2\] CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[2\]\" to the node \"CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[1\] CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[1\]\" to the node \"CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[0\] CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[0\]\" to the node \"CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1733712171429 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[24\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[24\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[0\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[0\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[1\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst2\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[1\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst2\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[2\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst3\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[2\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst3\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[3\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst4\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[3\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst4\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[4\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst5\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[4\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst5\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[5\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst6\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[5\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst6\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[6\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst7\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[6\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst7\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[7\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst8\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[7\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst8\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[15\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[15\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[14\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst2\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[14\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst2\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[13\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst3\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[13\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst3\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[12\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst4\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[12\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst4\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[11\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst5\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[11\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst5\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[10\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst6\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[10\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst6\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[9\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst7\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[9\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst7\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[8\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst8\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[8\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst8\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[23\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[23\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[22\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[22\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[21\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst3\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[21\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst3\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[20\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst4\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[20\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst4\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[19\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst5\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[19\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst5\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[18\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst6\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[18\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst6\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[17\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst7\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[17\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst7\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[16\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst8\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[16\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst8\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[31\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[31\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[30\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[30\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[29\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst3\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[29\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst3\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[28\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst4\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[28\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst4\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[27\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst5\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[27\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst5\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[26\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst6\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[26\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst6\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[25\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst7\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[25\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst7\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1733712171438 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "REGISTER8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER8bit.bdf" { { 728 1080 1144 808 "inst28" "" } } } } { "REGISTER8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER8bit.bdf" { { 160 1080 1144 240 "inst16" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1733712171448 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1733712171448 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733712172078 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733712172078 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1095 " "Implemented 1095 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733712172145 ""} { "Info" "ICUT_CUT_TM_OPINS" "245 " "Implemented 245 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733712172145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "772 " "Implemented 772 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733712172145 ""} { "Info" "ICUT_CUT_TM_RAMS" "36 " "Implemented 36 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1733712172145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733712172145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 212 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 212 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733712172165 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 23:42:52 2024 " "Processing ended: Sun Dec 08 23:42:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733712172165 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733712172165 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733712172165 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733712172165 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733712172998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733712172999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 23:42:52 2024 " "Processing started: Sun Dec 08 23:42:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733712172999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733712172999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mic1 -c mic1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733712172999 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733712173033 ""}
{ "Info" "0" "" "Project  = mic1" {  } {  } 0 0 "Project  = mic1" 0 0 "Fitter" 0 0 1733712173033 ""}
{ "Info" "0" "" "Revision = mic1" {  } {  } 0 0 "Revision = mic1" 0 0 "Fitter" 0 0 1733712173033 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1733712173079 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "mic1 EP2C35F672C6 " "Automatically selected device EP2C35F672C6 for design mic1" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1733712173697 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1733712173698 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733712173926 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733712173933 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733712174226 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733712174226 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733712174226 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 2027 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733712174227 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 2028 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733712174227 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 2029 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733712174227 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1733712174227 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1733712174229 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "287 287 " "No exact pin location assignment(s) for 287 pins of 287 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[31\] " "Pin B_BUS\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[31] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[30\] " "Pin B_BUS\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[30] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[29\] " "Pin B_BUS\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[29] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[28\] " "Pin B_BUS\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[28] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[27\] " "Pin B_BUS\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[27] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[26\] " "Pin B_BUS\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[26] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[25\] " "Pin B_BUS\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[25] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[24\] " "Pin B_BUS\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[24] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[23\] " "Pin B_BUS\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[23] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[22\] " "Pin B_BUS\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[22] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[21\] " "Pin B_BUS\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[21] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[20\] " "Pin B_BUS\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[20] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[19\] " "Pin B_BUS\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[19] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[18\] " "Pin B_BUS\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[18] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[17\] " "Pin B_BUS\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[17] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[16\] " "Pin B_BUS\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[16] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[15\] " "Pin B_BUS\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[14\] " "Pin B_BUS\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[13\] " "Pin B_BUS\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[12\] " "Pin B_BUS\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[11\] " "Pin B_BUS\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[10\] " "Pin B_BUS\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[9\] " "Pin B_BUS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[8\] " "Pin B_BUS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[7\] " "Pin B_BUS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[6\] " "Pin B_BUS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[5\] " "Pin B_BUS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[4\] " "Pin B_BUS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[3\] " "Pin B_BUS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[2\] " "Pin B_BUS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[1\] " "Pin B_BUS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 388 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[0\] " "Pin B_BUS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[31\] " "Pin A_BUS\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[31] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[30\] " "Pin A_BUS\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[30] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[29\] " "Pin A_BUS\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[29] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[28\] " "Pin A_BUS\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[28] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[27\] " "Pin A_BUS\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[27] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[26\] " "Pin A_BUS\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[26] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[25\] " "Pin A_BUS\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[25] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[24\] " "Pin A_BUS\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[24] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[23\] " "Pin A_BUS\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[23] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[22\] " "Pin A_BUS\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[22] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[21\] " "Pin A_BUS\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[21] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[20\] " "Pin A_BUS\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[20] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[19\] " "Pin A_BUS\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[19] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[18\] " "Pin A_BUS\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[18] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[17\] " "Pin A_BUS\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[17] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[16\] " "Pin A_BUS\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[16] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[15\] " "Pin A_BUS\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[14\] " "Pin A_BUS\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[13\] " "Pin A_BUS\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[12\] " "Pin A_BUS\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[11\] " "Pin A_BUS\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[10\] " "Pin A_BUS\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[9\] " "Pin A_BUS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[8\] " "Pin A_BUS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[7\] " "Pin A_BUS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[6\] " "Pin A_BUS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[5\] " "Pin A_BUS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[4\] " "Pin A_BUS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[3\] " "Pin A_BUS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[2\] " "Pin A_BUS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[1\] " "Pin A_BUS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[0\] " "Pin A_BUS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[31\] " "Pin ADDRESS\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[31] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[30\] " "Pin ADDRESS\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[30] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[29\] " "Pin ADDRESS\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[29] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[28\] " "Pin ADDRESS\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[28] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[27\] " "Pin ADDRESS\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[27] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[26\] " "Pin ADDRESS\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[26] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[25\] " "Pin ADDRESS\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[25] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[24\] " "Pin ADDRESS\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[24] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[23\] " "Pin ADDRESS\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[23] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[22\] " "Pin ADDRESS\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[22] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[21\] " "Pin ADDRESS\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[21] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[20\] " "Pin ADDRESS\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[20] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[19\] " "Pin ADDRESS\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[19] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[18\] " "Pin ADDRESS\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[18] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[17\] " "Pin ADDRESS\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[17] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[16\] " "Pin ADDRESS\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[16] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[15\] " "Pin ADDRESS\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[14\] " "Pin ADDRESS\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[13\] " "Pin ADDRESS\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[12\] " "Pin ADDRESS\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[11\] " "Pin ADDRESS\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[10\] " "Pin ADDRESS\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[9\] " "Pin ADDRESS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[8\] " "Pin ADDRESS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[7\] " "Pin ADDRESS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[6\] " "Pin ADDRESS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[5\] " "Pin ADDRESS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[4\] " "Pin ADDRESS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[3\] " "Pin ADDRESS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[2\] " "Pin ADDRESS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[1\] " "Pin ADDRESS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[0\] " "Pin ADDRESS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[31\] " "Pin C_BUS\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[31] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[30\] " "Pin C_BUS\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[30] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[29\] " "Pin C_BUS\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[29] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[28\] " "Pin C_BUS\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[28] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[27\] " "Pin C_BUS\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[27] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[26\] " "Pin C_BUS\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[26] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[25\] " "Pin C_BUS\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[25] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[24\] " "Pin C_BUS\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[24] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[23\] " "Pin C_BUS\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[23] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[22\] " "Pin C_BUS\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[22] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[21\] " "Pin C_BUS\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[21] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[20\] " "Pin C_BUS\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[20] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[19\] " "Pin C_BUS\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[19] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[18\] " "Pin C_BUS\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[18] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[17\] " "Pin C_BUS\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[17] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[16\] " "Pin C_BUS\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[16] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[15\] " "Pin C_BUS\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[14\] " "Pin C_BUS\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[13\] " "Pin C_BUS\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[12\] " "Pin C_BUS\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[11\] " "Pin C_BUS\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[10\] " "Pin C_BUS\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[9\] " "Pin C_BUS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[8\] " "Pin C_BUS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[7\] " "Pin C_BUS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[6\] " "Pin C_BUS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[5\] " "Pin C_BUS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[4\] " "Pin C_BUS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[3\] " "Pin C_BUS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[2\] " "Pin C_BUS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[1\] " "Pin C_BUS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[0\] " "Pin C_BUS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 421 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[35\] " "Pin MIR\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[35] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[34\] " "Pin MIR\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[34] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[33\] " "Pin MIR\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[33] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[32\] " "Pin MIR\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[32] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[31\] " "Pin MIR\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[31] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[30\] " "Pin MIR\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[30] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[29\] " "Pin MIR\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[29] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 428 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[28\] " "Pin MIR\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[28] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 429 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[27\] " "Pin MIR\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[27] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 430 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[26\] " "Pin MIR\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[26] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[25\] " "Pin MIR\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[25] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[24\] " "Pin MIR\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[24] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[23\] " "Pin MIR\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[23] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[22\] " "Pin MIR\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[22] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[21\] " "Pin MIR\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[21] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[20\] " "Pin MIR\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[20] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 437 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[19\] " "Pin MIR\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[19] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[18\] " "Pin MIR\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[18] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[17\] " "Pin MIR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[17] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 440 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[16\] " "Pin MIR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[16] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 441 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[15\] " "Pin MIR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[14\] " "Pin MIR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 443 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[13\] " "Pin MIR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 444 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[12\] " "Pin MIR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 445 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[11\] " "Pin MIR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 446 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[10\] " "Pin MIR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 447 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[9\] " "Pin MIR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[8\] " "Pin MIR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 449 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[7\] " "Pin MIR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 450 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[6\] " "Pin MIR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 451 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[5\] " "Pin MIR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 452 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[4\] " "Pin MIR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[3\] " "Pin MIR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[2\] " "Pin MIR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[1\] " "Pin MIR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[0\] " "Pin MIR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 457 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[8\] " "Pin MPC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 272 1144 1320 288 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[7\] " "Pin MPC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 272 1144 1320 288 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 459 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[6\] " "Pin MPC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 272 1144 1320 288 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[5\] " "Pin MPC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 272 1144 1320 288 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 461 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[4\] " "Pin MPC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 272 1144 1320 288 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 462 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[3\] " "Pin MPC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 272 1144 1320 288 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 463 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[2\] " "Pin MPC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 272 1144 1320 288 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 464 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[1\] " "Pin MPC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 272 1144 1320 288 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 465 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[0\] " "Pin MPC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 272 1144 1320 288 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 466 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MBR\[7\] " "Pin OUT_MBR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MBR[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 496 888 1064 512 "OUT_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MBR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 467 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MBR\[6\] " "Pin OUT_MBR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MBR[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 496 888 1064 512 "OUT_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MBR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 468 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MBR\[5\] " "Pin OUT_MBR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MBR[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 496 888 1064 512 "OUT_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MBR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 469 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MBR\[4\] " "Pin OUT_MBR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MBR[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 496 888 1064 512 "OUT_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MBR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 470 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MBR\[3\] " "Pin OUT_MBR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MBR[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 496 888 1064 512 "OUT_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MBR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 471 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MBR\[2\] " "Pin OUT_MBR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MBR[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 496 888 1064 512 "OUT_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MBR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MBR\[1\] " "Pin OUT_MBR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MBR[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 496 888 1064 512 "OUT_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MBR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MBR\[0\] " "Pin OUT_MBR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MBR[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 496 888 1064 512 "OUT_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MBR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 474 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[31\] " "Pin OUT_MEM\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[31] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[30\] " "Pin OUT_MEM\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[30] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 476 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[29\] " "Pin OUT_MEM\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[29] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 477 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[28\] " "Pin OUT_MEM\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[28] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 478 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[27\] " "Pin OUT_MEM\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[27] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 479 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[26\] " "Pin OUT_MEM\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[26] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 480 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[25\] " "Pin OUT_MEM\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[25] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 481 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[24\] " "Pin OUT_MEM\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[24] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 482 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[23\] " "Pin OUT_MEM\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[23] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 483 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[22\] " "Pin OUT_MEM\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[22] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 484 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[21\] " "Pin OUT_MEM\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[21] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 485 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[20\] " "Pin OUT_MEM\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[20] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 486 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[19\] " "Pin OUT_MEM\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[19] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 487 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[18\] " "Pin OUT_MEM\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[18] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[17\] " "Pin OUT_MEM\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[17] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 489 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[16\] " "Pin OUT_MEM\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[16] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 490 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[15\] " "Pin OUT_MEM\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 491 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[14\] " "Pin OUT_MEM\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 492 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[13\] " "Pin OUT_MEM\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 493 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[12\] " "Pin OUT_MEM\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[11\] " "Pin OUT_MEM\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 495 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[10\] " "Pin OUT_MEM\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 496 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[9\] " "Pin OUT_MEM\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 497 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[8\] " "Pin OUT_MEM\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 498 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[7\] " "Pin OUT_MEM\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 499 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[6\] " "Pin OUT_MEM\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 500 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[5\] " "Pin OUT_MEM\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 501 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[4\] " "Pin OUT_MEM\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 502 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[3\] " "Pin OUT_MEM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 503 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[2\] " "Pin OUT_MEM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 504 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[1\] " "Pin OUT_MEM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 505 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[0\] " "Pin OUT_MEM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 506 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[31\] " "Pin PC\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[31] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 507 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[30\] " "Pin PC\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[30] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 508 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[29\] " "Pin PC\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[29] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 509 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[28\] " "Pin PC\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[28] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 510 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[27\] " "Pin PC\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[27] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 511 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[26\] " "Pin PC\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[26] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 512 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[25\] " "Pin PC\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[25] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 513 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[24\] " "Pin PC\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[24] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 514 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[23\] " "Pin PC\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[23] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 515 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[22\] " "Pin PC\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[22] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 516 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[21\] " "Pin PC\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[21] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 517 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[20\] " "Pin PC\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[20] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 518 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[19\] " "Pin PC\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[19] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 519 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[18\] " "Pin PC\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[18] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 520 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[17\] " "Pin PC\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[17] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 521 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[16\] " "Pin PC\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[16] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 522 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[15\] " "Pin PC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 523 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[14\] " "Pin PC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 524 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[13\] " "Pin PC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 525 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[12\] " "Pin PC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 526 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[11\] " "Pin PC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 527 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[10\] " "Pin PC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 528 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[9\] " "Pin PC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 529 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[8\] " "Pin PC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 530 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Pin PC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 531 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Pin PC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 532 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Pin PC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 533 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Pin PC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 534 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Pin PC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 535 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Pin PC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 536 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Pin PC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 537 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Pin PC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 538 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Pin CLOCK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 336 280 448 352 "CLOCK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 539 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD " "Pin LOAD not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 352 280 448 368 "LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 540 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MBR\[7\] " "Pin IN_MBR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MBR[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 480 280 448 496 "IN_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MBR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[24\] " "Pin IN_MEM\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[24] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[26\] " "Pin IN_MEM\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[26] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[27\] " "Pin IN_MEM\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[27] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[28\] " "Pin IN_MEM\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[28] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[29\] " "Pin IN_MEM\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[29] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[30\] " "Pin IN_MEM\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[30] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[31\] " "Pin IN_MEM\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[31] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[17\] " "Pin IN_MEM\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[17] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[18\] " "Pin IN_MEM\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[18] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[19\] " "Pin IN_MEM\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[19] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[20\] " "Pin IN_MEM\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[20] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[21\] " "Pin IN_MEM\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[21] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[22\] " "Pin IN_MEM\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[22] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[23\] " "Pin IN_MEM\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[23] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[8\] " "Pin IN_MEM\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[9\] " "Pin IN_MEM\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[10\] " "Pin IN_MEM\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[11\] " "Pin IN_MEM\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[12\] " "Pin IN_MEM\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[13\] " "Pin IN_MEM\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[14\] " "Pin IN_MEM\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[15\] " "Pin IN_MEM\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[7\] " "Pin IN_MEM\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[6\] " "Pin IN_MEM\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MBR\[6\] " "Pin IN_MBR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MBR[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 480 280 448 496 "IN_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MBR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[5\] " "Pin IN_MEM\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MBR\[5\] " "Pin IN_MBR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MBR[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 480 280 448 496 "IN_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MBR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[4\] " "Pin IN_MEM\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MBR\[4\] " "Pin IN_MBR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MBR[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 480 280 448 496 "IN_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MBR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[3\] " "Pin IN_MEM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MBR\[3\] " "Pin IN_MBR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MBR[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 480 280 448 496 "IN_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MBR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[2\] " "Pin IN_MEM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MBR\[2\] " "Pin IN_MBR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MBR[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 480 280 448 496 "IN_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MBR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[1\] " "Pin IN_MEM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MBR\[1\] " "Pin IN_MBR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MBR[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 480 280 448 496 "IN_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MBR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MBR\[0\] " "Pin IN_MBR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MBR[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 480 280 448 496 "IN_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MBR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[0\] " "Pin IN_MEM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[16\] " "Pin IN_MEM\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[16] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[25\] " "Pin IN_MEM\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[25] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1733712174290 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mic1.sdc " "Synopsys Design Constraints File file not found: 'mic1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733712174381 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733712174381 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733712174388 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node CLOCK (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733712174417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a7 " "Destination node CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_55a1.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_55a1.tdf" 174 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 561 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733712174417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a8 " "Destination node CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_55a1.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_55a1.tdf" 194 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 562 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733712174417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a9 " "Destination node CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_55a1.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_55a1.tdf" 214 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 563 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733712174417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a10 " "Destination node CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a10" {  } { { "db/altsyncram_55a1.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_55a1.tdf" 234 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 564 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733712174417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a11 " "Destination node CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a11" {  } { { "db/altsyncram_55a1.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_55a1.tdf" 254 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 565 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733712174417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a12 " "Destination node CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a12" {  } { { "db/altsyncram_55a1.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_55a1.tdf" 274 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 566 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733712174417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a13 " "Destination node CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a13" {  } { { "db/altsyncram_55a1.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_55a1.tdf" 294 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 567 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733712174417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a14 " "Destination node CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a14" {  } { { "db/altsyncram_55a1.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_55a1.tdf" 314 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 568 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733712174417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a15 " "Destination node CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a15" {  } { { "db/altsyncram_55a1.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_55a1.tdf" 334 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 569 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733712174417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|inst13 " "Destination node DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|inst13" {  } { { "MDR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MDR.bdf" { { 320 512 576 400 "inst13" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|MDR:inst3|inst13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 633 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733712174417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1733712174417 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733712174417 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 336 280 448 352 "CLOCK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 539 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733712174417 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|CPP:inst6\|REGISTER32bit:inst\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|CPP:inst6\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733712174418 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 787 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733712174418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733712174418 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 919 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733712174418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|LV:inst2\|REGISTER32bit:inst1\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|LV:inst2\|REGISTER32bit:inst1\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733712174418 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 820 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733712174418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733712174418 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 646 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733712174418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733712174418 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 961 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733712174418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|OPC:inst8\|REGISTER32bit:inst\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|OPC:inst8\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733712174418 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 721 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733712174418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733712174418 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 886 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733712174418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|SP:inst1\|REGISTER32bit:inst\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|SP:inst1\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733712174418 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 853 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733712174418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|TOS:inst7\|REGISTER32bit:inst\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|TOS:inst7\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733712174418 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 754 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733712174418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733712174418 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 1029 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733712174418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733712174418 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 1038 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733712174418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LOAD (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node LOAD (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733712174418 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 352 280 448 368 "LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 540 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733712174418 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733712174482 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733712174483 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733712174483 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733712174484 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733712174485 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733712174485 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733712174485 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733712174486 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733712174502 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1733712174503 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733712174503 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "285 unused 3.3V 40 245 0 " "Number of I/O pins in group: 285 (unused VREF, 3.3V VCCIO, 40 input, 245 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1733712174505 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1733712174505 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1733712174505 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733712174505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733712174505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733712174505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733712174505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 64 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733712174505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733712174505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733712174505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733712174505 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1733712174505 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1733712174505 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733712174557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733712175397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733712175582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733712175586 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733712177076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733712177076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733712177145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1733712177937 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733712177937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733712178433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1733712178435 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733712178435 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1733712178448 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733712178451 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "245 " "Found 245 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[31\] 0 " "Pin \"B_BUS\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[30\] 0 " "Pin \"B_BUS\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[29\] 0 " "Pin \"B_BUS\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[28\] 0 " "Pin \"B_BUS\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[27\] 0 " "Pin \"B_BUS\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[26\] 0 " "Pin \"B_BUS\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[25\] 0 " "Pin \"B_BUS\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[24\] 0 " "Pin \"B_BUS\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[23\] 0 " "Pin \"B_BUS\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[22\] 0 " "Pin \"B_BUS\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[21\] 0 " "Pin \"B_BUS\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[20\] 0 " "Pin \"B_BUS\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[19\] 0 " "Pin \"B_BUS\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[18\] 0 " "Pin \"B_BUS\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[17\] 0 " "Pin \"B_BUS\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[16\] 0 " "Pin \"B_BUS\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[15\] 0 " "Pin \"B_BUS\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[14\] 0 " "Pin \"B_BUS\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[13\] 0 " "Pin \"B_BUS\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[12\] 0 " "Pin \"B_BUS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[11\] 0 " "Pin \"B_BUS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[10\] 0 " "Pin \"B_BUS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[9\] 0 " "Pin \"B_BUS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[8\] 0 " "Pin \"B_BUS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[7\] 0 " "Pin \"B_BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[6\] 0 " "Pin \"B_BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[5\] 0 " "Pin \"B_BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[4\] 0 " "Pin \"B_BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[3\] 0 " "Pin \"B_BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[2\] 0 " "Pin \"B_BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[1\] 0 " "Pin \"B_BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[0\] 0 " "Pin \"B_BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[31\] 0 " "Pin \"A_BUS\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[30\] 0 " "Pin \"A_BUS\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[29\] 0 " "Pin \"A_BUS\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[28\] 0 " "Pin \"A_BUS\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[27\] 0 " "Pin \"A_BUS\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[26\] 0 " "Pin \"A_BUS\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[25\] 0 " "Pin \"A_BUS\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[24\] 0 " "Pin \"A_BUS\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[23\] 0 " "Pin \"A_BUS\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[22\] 0 " "Pin \"A_BUS\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[21\] 0 " "Pin \"A_BUS\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[20\] 0 " "Pin \"A_BUS\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[19\] 0 " "Pin \"A_BUS\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[18\] 0 " "Pin \"A_BUS\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[17\] 0 " "Pin \"A_BUS\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[16\] 0 " "Pin \"A_BUS\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[15\] 0 " "Pin \"A_BUS\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[14\] 0 " "Pin \"A_BUS\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[13\] 0 " "Pin \"A_BUS\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[12\] 0 " "Pin \"A_BUS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[11\] 0 " "Pin \"A_BUS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[10\] 0 " "Pin \"A_BUS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[9\] 0 " "Pin \"A_BUS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[8\] 0 " "Pin \"A_BUS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[7\] 0 " "Pin \"A_BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[6\] 0 " "Pin \"A_BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[5\] 0 " "Pin \"A_BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[4\] 0 " "Pin \"A_BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[3\] 0 " "Pin \"A_BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[2\] 0 " "Pin \"A_BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[1\] 0 " "Pin \"A_BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[0\] 0 " "Pin \"A_BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[31\] 0 " "Pin \"ADDRESS\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[30\] 0 " "Pin \"ADDRESS\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[29\] 0 " "Pin \"ADDRESS\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[28\] 0 " "Pin \"ADDRESS\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[27\] 0 " "Pin \"ADDRESS\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[26\] 0 " "Pin \"ADDRESS\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[25\] 0 " "Pin \"ADDRESS\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[24\] 0 " "Pin \"ADDRESS\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[23\] 0 " "Pin \"ADDRESS\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[22\] 0 " "Pin \"ADDRESS\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[21\] 0 " "Pin \"ADDRESS\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[20\] 0 " "Pin \"ADDRESS\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[19\] 0 " "Pin \"ADDRESS\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[18\] 0 " "Pin \"ADDRESS\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[17\] 0 " "Pin \"ADDRESS\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[16\] 0 " "Pin \"ADDRESS\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[15\] 0 " "Pin \"ADDRESS\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[14\] 0 " "Pin \"ADDRESS\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[13\] 0 " "Pin \"ADDRESS\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[12\] 0 " "Pin \"ADDRESS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[11\] 0 " "Pin \"ADDRESS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[10\] 0 " "Pin \"ADDRESS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[9\] 0 " "Pin \"ADDRESS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[8\] 0 " "Pin \"ADDRESS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[7\] 0 " "Pin \"ADDRESS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[6\] 0 " "Pin \"ADDRESS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[5\] 0 " "Pin \"ADDRESS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[4\] 0 " "Pin \"ADDRESS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[3\] 0 " "Pin \"ADDRESS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[2\] 0 " "Pin \"ADDRESS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[1\] 0 " "Pin \"ADDRESS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[0\] 0 " "Pin \"ADDRESS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[31\] 0 " "Pin \"C_BUS\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[30\] 0 " "Pin \"C_BUS\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[29\] 0 " "Pin \"C_BUS\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[28\] 0 " "Pin \"C_BUS\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[27\] 0 " "Pin \"C_BUS\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[26\] 0 " "Pin \"C_BUS\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[25\] 0 " "Pin \"C_BUS\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[24\] 0 " "Pin \"C_BUS\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[23\] 0 " "Pin \"C_BUS\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[22\] 0 " "Pin \"C_BUS\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[21\] 0 " "Pin \"C_BUS\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[20\] 0 " "Pin \"C_BUS\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[19\] 0 " "Pin \"C_BUS\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[18\] 0 " "Pin \"C_BUS\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[17\] 0 " "Pin \"C_BUS\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[16\] 0 " "Pin \"C_BUS\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[15\] 0 " "Pin \"C_BUS\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[14\] 0 " "Pin \"C_BUS\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[13\] 0 " "Pin \"C_BUS\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[12\] 0 " "Pin \"C_BUS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[11\] 0 " "Pin \"C_BUS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[10\] 0 " "Pin \"C_BUS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[9\] 0 " "Pin \"C_BUS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[8\] 0 " "Pin \"C_BUS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[7\] 0 " "Pin \"C_BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[6\] 0 " "Pin \"C_BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[5\] 0 " "Pin \"C_BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[4\] 0 " "Pin \"C_BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[3\] 0 " "Pin \"C_BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[2\] 0 " "Pin \"C_BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[1\] 0 " "Pin \"C_BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[0\] 0 " "Pin \"C_BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[35\] 0 " "Pin \"MIR\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[34\] 0 " "Pin \"MIR\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[33\] 0 " "Pin \"MIR\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[32\] 0 " "Pin \"MIR\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[31\] 0 " "Pin \"MIR\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[30\] 0 " "Pin \"MIR\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[29\] 0 " "Pin \"MIR\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[28\] 0 " "Pin \"MIR\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[27\] 0 " "Pin \"MIR\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[26\] 0 " "Pin \"MIR\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[25\] 0 " "Pin \"MIR\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[24\] 0 " "Pin \"MIR\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[23\] 0 " "Pin \"MIR\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[22\] 0 " "Pin \"MIR\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[21\] 0 " "Pin \"MIR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[20\] 0 " "Pin \"MIR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[19\] 0 " "Pin \"MIR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[18\] 0 " "Pin \"MIR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[17\] 0 " "Pin \"MIR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[16\] 0 " "Pin \"MIR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[15\] 0 " "Pin \"MIR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[14\] 0 " "Pin \"MIR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[13\] 0 " "Pin \"MIR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[12\] 0 " "Pin \"MIR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[11\] 0 " "Pin \"MIR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[10\] 0 " "Pin \"MIR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[9\] 0 " "Pin \"MIR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[8\] 0 " "Pin \"MIR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[7\] 0 " "Pin \"MIR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[6\] 0 " "Pin \"MIR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[5\] 0 " "Pin \"MIR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[4\] 0 " "Pin \"MIR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[3\] 0 " "Pin \"MIR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[2\] 0 " "Pin \"MIR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[1\] 0 " "Pin \"MIR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[0\] 0 " "Pin \"MIR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[8\] 0 " "Pin \"MPC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[7\] 0 " "Pin \"MPC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[6\] 0 " "Pin \"MPC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[5\] 0 " "Pin \"MPC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[4\] 0 " "Pin \"MPC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[3\] 0 " "Pin \"MPC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[2\] 0 " "Pin \"MPC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[1\] 0 " "Pin \"MPC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[0\] 0 " "Pin \"MPC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MBR\[7\] 0 " "Pin \"OUT_MBR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MBR\[6\] 0 " "Pin \"OUT_MBR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MBR\[5\] 0 " "Pin \"OUT_MBR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MBR\[4\] 0 " "Pin \"OUT_MBR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MBR\[3\] 0 " "Pin \"OUT_MBR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MBR\[2\] 0 " "Pin \"OUT_MBR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MBR\[1\] 0 " "Pin \"OUT_MBR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MBR\[0\] 0 " "Pin \"OUT_MBR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[31\] 0 " "Pin \"OUT_MEM\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[30\] 0 " "Pin \"OUT_MEM\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[29\] 0 " "Pin \"OUT_MEM\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[28\] 0 " "Pin \"OUT_MEM\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[27\] 0 " "Pin \"OUT_MEM\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[26\] 0 " "Pin \"OUT_MEM\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[25\] 0 " "Pin \"OUT_MEM\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[24\] 0 " "Pin \"OUT_MEM\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[23\] 0 " "Pin \"OUT_MEM\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[22\] 0 " "Pin \"OUT_MEM\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[21\] 0 " "Pin \"OUT_MEM\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[20\] 0 " "Pin \"OUT_MEM\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[19\] 0 " "Pin \"OUT_MEM\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[18\] 0 " "Pin \"OUT_MEM\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[17\] 0 " "Pin \"OUT_MEM\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[16\] 0 " "Pin \"OUT_MEM\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[15\] 0 " "Pin \"OUT_MEM\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[14\] 0 " "Pin \"OUT_MEM\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[13\] 0 " "Pin \"OUT_MEM\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[12\] 0 " "Pin \"OUT_MEM\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[11\] 0 " "Pin \"OUT_MEM\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[10\] 0 " "Pin \"OUT_MEM\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[9\] 0 " "Pin \"OUT_MEM\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[8\] 0 " "Pin \"OUT_MEM\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[7\] 0 " "Pin \"OUT_MEM\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[6\] 0 " "Pin \"OUT_MEM\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[5\] 0 " "Pin \"OUT_MEM\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[4\] 0 " "Pin \"OUT_MEM\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[3\] 0 " "Pin \"OUT_MEM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[2\] 0 " "Pin \"OUT_MEM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[1\] 0 " "Pin \"OUT_MEM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[0\] 0 " "Pin \"OUT_MEM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[31\] 0 " "Pin \"PC\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[30\] 0 " "Pin \"PC\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[29\] 0 " "Pin \"PC\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[28\] 0 " "Pin \"PC\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[27\] 0 " "Pin \"PC\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[26\] 0 " "Pin \"PC\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[25\] 0 " "Pin \"PC\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[24\] 0 " "Pin \"PC\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[23\] 0 " "Pin \"PC\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[22\] 0 " "Pin \"PC\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[21\] 0 " "Pin \"PC\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[20\] 0 " "Pin \"PC\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[19\] 0 " "Pin \"PC\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[18\] 0 " "Pin \"PC\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[17\] 0 " "Pin \"PC\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[16\] 0 " "Pin \"PC\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[15\] 0 " "Pin \"PC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[14\] 0 " "Pin \"PC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[13\] 0 " "Pin \"PC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[12\] 0 " "Pin \"PC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[11\] 0 " "Pin \"PC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[10\] 0 " "Pin \"PC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[9\] 0 " "Pin \"PC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[8\] 0 " "Pin \"PC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[7\] 0 " "Pin \"PC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[6\] 0 " "Pin \"PC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[5\] 0 " "Pin \"PC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[4\] 0 " "Pin \"PC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[3\] 0 " "Pin \"PC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[2\] 0 " "Pin \"PC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[1\] 0 " "Pin \"PC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[0\] 0 " "Pin \"PC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1733712178460 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733712178665 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733712178691 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733712178897 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733712179066 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1733712179072 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1733712179162 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/output_files/mic1.fit.smsg " "Generated suppressed messages file C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/output_files/mic1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733712179273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733712179445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 23:42:59 2024 " "Processing ended: Sun Dec 08 23:42:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733712179445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733712179445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733712179445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733712179445 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733712180192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733712180193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 23:43:00 2024 " "Processing started: Sun Dec 08 23:43:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733712180193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733712180193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mic1 -c mic1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733712180193 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733712180935 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733712180963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733712181283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 23:43:01 2024 " "Processing ended: Sun Dec 08 23:43:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733712181283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733712181283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733712181283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733712181283 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733712181885 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733712182106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 23:43:01 2024 " "Processing started: Sun Dec 08 23:43:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733712182106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733712182106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mic1 -c mic1 " "Command: quartus_sta mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733712182107 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1733712182146 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733712182223 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mic1.sdc " "Synopsys Design Constraints File file not found: 'mic1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1733712182313 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1733712182313 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182316 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182316 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1733712182319 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1733712182325 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733712182332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.877 " "Worst-case setup slack is -22.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.877     -4246.297 CLOCK  " "  -22.877     -4246.297 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733712182333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.868 " "Worst-case hold slack is -3.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.868       -53.347 CLOCK  " "   -3.868       -53.347 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733712182337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733712182338 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733712182340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -411.836 CLOCK  " "   -1.423      -411.836 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733712182342 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1733712182406 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1733712182407 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733712182425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.106 " "Worst-case setup slack is -10.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.106     -1888.980 CLOCK  " "  -10.106     -1888.980 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733712182428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.010 " "Worst-case hold slack is -2.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.010       -24.538 CLOCK  " "   -2.010       -24.538 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733712182432 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733712182435 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733712182437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -411.836 CLOCK  " "   -1.423      -411.836 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733712182440 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1733712182507 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733712182540 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733712182543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733712182598 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 23:43:02 2024 " "Processing ended: Sun Dec 08 23:43:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733712182598 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733712182598 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733712182598 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733712182598 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733712183341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733712183341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 23:43:03 2024 " "Processing started: Sun Dec 08 23:43:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733712183341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733712183341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mic1 -c mic1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733712183341 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "mic1.vo\", \"mic1_fast.vo mic1_v.sdo mic1_v_fast.sdo C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/simulation/modelsim/ simulation " "Generated files \"mic1.vo\", \"mic1_fast.vo\", \"mic1_v.sdo\" and \"mic1_v_fast.sdo\" in directory \"C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1733712183696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4544 " "Peak virtual memory: 4544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733712183723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 23:43:03 2024 " "Processing ended: Sun Dec 08 23:43:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733712183723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733712183723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733712183723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733712183723 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 222 s " "Quartus II Full Compilation was successful. 0 errors, 222 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733712184328 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733712170035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733712170035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 23:42:49 2024 " "Processing started: Sun Dec 08 23:42:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733712170035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733712170035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mic1 -c mic1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733712170035 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733712170209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter+ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter+ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER+ULA " "Found entity 1: SHIFTER+ULA" {  } { { "SHIFTER+ULA.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SHIFTER+ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpc_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mpc_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MPC_GENERATOR " "Found entity 1: MPC_GENERATOR" {  } { { "MPC_GENERATOR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MPC_GENERATOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170454 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_store.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_store.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_store-SYN " "Found design unit 1: control_store-SYN" {  } { { "control_store.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/control_store.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170456 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_store " "Found entity 1: control_store" {  } { { "control_store.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/control_store.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Found entity 1: decoder2to4" {  } { { "decoder2to4.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/decoder2to4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8 " "Found entity 1: decoder3to8" {  } { { "decoder3to8.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/decoder3to8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_1bit " "Found entity 1: FullAdder_1bit" {  } { { "FullAdder_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_8bit " "Found entity 1: FullAdder_8bit" {  } { { "FullAdder_8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_1bit " "Found entity 1: ULA_1bit" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_32bit " "Found entity 1: ULA_32bit" {  } { { "ULA_32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_8bit " "Found entity 1: ULA_8bit" {  } { { "ULA_8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER " "Found entity 1: SHIFTER" {  } { { "SHIFTER.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SHIFTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bank_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BANK_REG " "Found entity 1: BANK_REG" {  } { { "BANK_REG.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32bit " "Found entity 1: REGISTER32bit" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mdr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Found entity 1: MBR" {  } { { "MBR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MBR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr_extensor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr_extensor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR_extensor " "Found entity 1: MBR_extensor" {  } { { "MBR_extensor.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MBR_extensor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "SP.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV " "Found entity 1: LV" {  } { { "LV.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/LV.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv_init.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv_init.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV_init " "Found entity 1: LV_init" {  } { { "LV_init.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/LV_init.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP " "Found entity 1: CPP" {  } { { "CPP.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp_init.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp_init.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP_init " "Found entity 1: CPP_init" {  } { { "CPP_init.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPP_init.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOS " "Found entity 1: TOS" {  } { { "TOS.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/TOS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file opc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OPC " "Found entity 1: OPC" {  } { { "OPC.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/OPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h.bdf 1 1 " "Found 1 design units, including 1 entities, in source file h.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 H " "Found entity 1: H" {  } { { "H.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/H.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_TEST " "Found entity 1: RAM_TEST" {  } { { "RAM_TEST.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM_TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER4bit " "Found entity 1: REGISTER4bit" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mic1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mic1 " "Found entity 1: mic1" {  } { { "mic1.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/mic1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/DATAPATH.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter_ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER_ULA " "Found entity 1: SHIFTER_ULA" {  } { { "SHIFTER_ULA.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SHIFTER_ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER8bit " "Found entity 1: REGISTER8bit" {  } { { "REGISTER8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_UNIT " "Found entity 1: CONTROL_UNIT" {  } { { "CONTROL_UNIT.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CONTROL_UNIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170482 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733712170501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAPATH DATAPATH:inst " "Elaborating entity \"DATAPATH\" for hierarchy \"DATAPATH:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 392 560 784 584 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFTER_ULA DATAPATH:inst\|SHIFTER_ULA:inst " "Elaborating entity \"SHIFTER_ULA\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\"" {  } { { "DATAPATH.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/DATAPATH.bdf" { { 232 592 784 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_32bit DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst " "Elaborating entity \"ULA_32bit\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\"" {  } { { "SHIFTER_ULA.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SHIFTER_ULA.bdf" { { 440 384 568 632 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_8bit DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4 " "Elaborating entity \"ULA_8bit\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\"" {  } { { "ULA_32bit.bdf" "inst4" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_32bit.bdf" { { 1216 632 800 1408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_1bit DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8 " "Elaborating entity \"ULA_1bit\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\"" {  } { { "ULA_8bit.bdf" "inst8" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_8bit.bdf" { { 1208 952 1048 1400 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_1bit DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst " "Elaborating entity \"FullAdder_1bit\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\"" {  } { { "ULA_1bit.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 288 736 880 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9 " "Elaborating entity \"XOR3\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9\"" {  } { { "FullAdder_1bit.bdf" "inst9" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf" { { 696 744 848 776 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9 " "Elaborated megafunction instantiation \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9\"" {  } { { "FullAdder_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf" { { 696 744 848 776 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733712170571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR4 DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8 " "Elaborating entity \"XOR4\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8\"" {  } { { "FullAdder_1bit.bdf" "inst8" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf" { { 344 672 776 440 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8 " "Elaborated megafunction instantiation \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8\"" {  } { { "FullAdder_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf" { { 344 672 776 440 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733712170605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|decoder2to4:inst2 " "Elaborating entity \"decoder2to4\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|decoder2to4:inst2\"" {  } { { "ULA_1bit.bdf" "inst2" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 400 496 592 528 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BANK_REG DATAPATH:inst\|BANK_REG:inst2 " "Elaborating entity \"BANK_REG\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\"" {  } { { "DATAPATH.bdf" "inst2" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/DATAPATH.bdf" { { 192 88 312 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR DATAPATH:inst\|BANK_REG:inst2\|MAR:inst " "Elaborating entity \"MAR\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\"" {  } { { "BANK_REG.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { -112 328 560 16 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER32bit DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst " "Elaborating entity \"REGISTER32bit\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\"" {  } { { "MAR.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MAR.bdf" { { 24 632 888 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER8bit DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|REGISTER8bit:inst " "Elaborating entity \"REGISTER8bit\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|REGISTER8bit:inst\"" {  } { { "REGISTER32bit.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 152 464 648 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5 " "Elaborating entity \"MBR\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\"" {  } { { "BANK_REG.bdf" "inst5" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 304 312 584 432 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170770 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "REGISTER32bit inst " "Block or symbol \"REGISTER32bit\" of instance \"inst\" overlaps another block or symbol" {  } { { "MBR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MBR.bdf" { { 88 488 744 280 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1733712170772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3 " "Elaborating entity \"MDR\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\"" {  } { { "BANK_REG.bdf" "inst3" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 24 328 568 152 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H DATAPATH:inst\|BANK_REG:inst2\|H:inst10 " "Elaborating entity \"H\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\"" {  } { { "BANK_REG.bdf" "inst10" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 1144 384 576 1272 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC DATAPATH:inst\|BANK_REG:inst2\|PC:inst4 " "Elaborating entity \"PC\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\"" {  } { { "BANK_REG.bdf" "inst4" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 160 312 584 288 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP DATAPATH:inst\|BANK_REG:inst2\|SP:inst1 " "Elaborating entity \"SP\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|SP:inst1\"" {  } { { "BANK_REG.bdf" "inst1" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 448 384 576 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV DATAPATH:inst\|BANK_REG:inst2\|LV:inst2 " "Elaborating entity \"LV\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|LV:inst2\"" {  } { { "BANK_REG.bdf" "inst2" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 584 384 576 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV_init DATAPATH:inst\|BANK_REG:inst2\|LV:inst2\|LV_init:inst2 " "Elaborating entity \"LV_init\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|LV:inst2\|LV_init:inst2\"" {  } { { "LV.bdf" "inst2" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/LV.bdf" { { 304 480 616 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP DATAPATH:inst\|BANK_REG:inst2\|CPP:inst6 " "Elaborating entity \"CPP\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|CPP:inst6\"" {  } { { "BANK_REG.bdf" "inst6" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 720 384 576 848 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOS DATAPATH:inst\|BANK_REG:inst2\|TOS:inst7 " "Elaborating entity \"TOS\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|TOS:inst7\"" {  } { { "BANK_REG.bdf" "inst7" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 872 384 576 1000 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPC DATAPATH:inst\|BANK_REG:inst2\|OPC:inst8 " "Elaborating entity \"OPC\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|OPC:inst8\"" {  } { { "BANK_REG.bdf" "inst8" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 1008 384 576 1136 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_UNIT CONTROL_UNIT:inst1 " "Elaborating entity \"CONTROL_UNIT\" for hierarchy \"CONTROL_UNIT:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 248 832 1024 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_store CONTROL_UNIT:inst1\|control_store:inst1 " "Elaborating entity \"control_store\" for hierarchy \"CONTROL_UNIT:inst1\|control_store:inst1\"" {  } { { "CONTROL_UNIT.bdf" "inst1" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CONTROL_UNIT.bdf" { { 192 984 1200 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\"" {  } { { "control_store.vhd" "altsyncram_component" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/control_store.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\"" {  } { { "control_store.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/control_store.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file microcode.mif " "Parameter \"init_file\" = \"microcode.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170892 ""}  } { { "control_store.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/control_store.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1733712170892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_55a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_55a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_55a1 " "Found entity 1: altsyncram_55a1" {  } { { "db/altsyncram_55a1.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_55a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712170926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712170926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_55a1 CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated " "Elaborating entity \"altsyncram_55a1\" for hierarchy \"CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPC_GENERATOR CONTROL_UNIT:inst1\|MPC_GENERATOR:inst " "Elaborating entity \"MPC_GENERATOR\" for hierarchy \"CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\"" {  } { { "CONTROL_UNIT.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CONTROL_UNIT.bdf" { { 192 536 768 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712170930 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[31\] ADDRESS\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[31\]\" to the node \"ADDRESS\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[30\] ADDRESS\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[30\]\" to the node \"ADDRESS\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[29\] ADDRESS\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[29\]\" to the node \"ADDRESS\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[28\] ADDRESS\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[28\]\" to the node \"ADDRESS\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[27\] ADDRESS\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[27\]\" to the node \"ADDRESS\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[26\] ADDRESS\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[26\]\" to the node \"ADDRESS\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[25\] ADDRESS\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[25\]\" to the node \"ADDRESS\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[24\] ADDRESS\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[24\]\" to the node \"ADDRESS\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[23\] ADDRESS\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[23\]\" to the node \"ADDRESS\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[22\] ADDRESS\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[22\]\" to the node \"ADDRESS\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[21\] ADDRESS\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[21\]\" to the node \"ADDRESS\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[20\] ADDRESS\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[20\]\" to the node \"ADDRESS\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[19\] ADDRESS\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[19\]\" to the node \"ADDRESS\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[18\] ADDRESS\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[18\]\" to the node \"ADDRESS\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[17\] ADDRESS\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[17\]\" to the node \"ADDRESS\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[16\] ADDRESS\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[16\]\" to the node \"ADDRESS\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[15\] ADDRESS\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[15\]\" to the node \"ADDRESS\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[14\] ADDRESS\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[14\]\" to the node \"ADDRESS\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[13\] ADDRESS\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[13\]\" to the node \"ADDRESS\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[12\] ADDRESS\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[12\]\" to the node \"ADDRESS\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[11\] ADDRESS\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[11\]\" to the node \"ADDRESS\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[10\] ADDRESS\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[10\]\" to the node \"ADDRESS\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[9\] ADDRESS\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[9\]\" to the node \"ADDRESS\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[8\] ADDRESS\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[8\]\" to the node \"ADDRESS\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[7\] ADDRESS\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[7\]\" to the node \"ADDRESS\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[6\] ADDRESS\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[6\]\" to the node \"ADDRESS\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[5\] ADDRESS\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[5\]\" to the node \"ADDRESS\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[4\] ADDRESS\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[4\]\" to the node \"ADDRESS\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[3\] ADDRESS\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[3\]\" to the node \"ADDRESS\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[2\] ADDRESS\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[2\]\" to the node \"ADDRESS\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[1\] ADDRESS\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[1\]\" to the node \"ADDRESS\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[0\] ADDRESS\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[0\]\" to the node \"ADDRESS\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[31\] OUT_MEM\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[31\]\" to the node \"OUT_MEM\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[30\] OUT_MEM\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[30\]\" to the node \"OUT_MEM\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[29\] OUT_MEM\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[29\]\" to the node \"OUT_MEM\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[28\] OUT_MEM\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[28\]\" to the node \"OUT_MEM\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[27\] OUT_MEM\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[27\]\" to the node \"OUT_MEM\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[26\] OUT_MEM\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[26\]\" to the node \"OUT_MEM\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[25\] OUT_MEM\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[25\]\" to the node \"OUT_MEM\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[24\] OUT_MEM\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[24\]\" to the node \"OUT_MEM\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[23\] OUT_MEM\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[23\]\" to the node \"OUT_MEM\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[22\] OUT_MEM\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[22\]\" to the node \"OUT_MEM\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[21\] OUT_MEM\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[21\]\" to the node \"OUT_MEM\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[20\] OUT_MEM\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[20\]\" to the node \"OUT_MEM\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[19\] OUT_MEM\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[19\]\" to the node \"OUT_MEM\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[18\] OUT_MEM\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[18\]\" to the node \"OUT_MEM\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[17\] OUT_MEM\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[17\]\" to the node \"OUT_MEM\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[16\] OUT_MEM\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[16\]\" to the node \"OUT_MEM\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[15\] OUT_MEM\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[15\]\" to the node \"OUT_MEM\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[14\] OUT_MEM\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[14\]\" to the node \"OUT_MEM\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[13\] OUT_MEM\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[13\]\" to the node \"OUT_MEM\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[12\] OUT_MEM\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[12\]\" to the node \"OUT_MEM\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[11\] OUT_MEM\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[11\]\" to the node \"OUT_MEM\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[10\] OUT_MEM\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[10\]\" to the node \"OUT_MEM\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[9\] OUT_MEM\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[9\]\" to the node \"OUT_MEM\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[8\] OUT_MEM\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[8\]\" to the node \"OUT_MEM\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[7\] OUT_MEM\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[7\]\" to the node \"OUT_MEM\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[6\] OUT_MEM\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[6\]\" to the node \"OUT_MEM\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[5\] OUT_MEM\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[5\]\" to the node \"OUT_MEM\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[4\] OUT_MEM\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[4\]\" to the node \"OUT_MEM\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[3\] OUT_MEM\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[3\]\" to the node \"OUT_MEM\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[2\] OUT_MEM\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[2\]\" to the node \"OUT_MEM\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[1\] OUT_MEM\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[1\]\" to the node \"OUT_MEM\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[0\] OUT_MEM\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[0\]\" to the node \"OUT_MEM\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[31\] PC\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[31\]\" to the node \"PC\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[30\] PC\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[30\]\" to the node \"PC\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[29\] PC\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[29\]\" to the node \"PC\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[28\] PC\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[28\]\" to the node \"PC\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[27\] PC\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[27\]\" to the node \"PC\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[26\] PC\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[26\]\" to the node \"PC\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[25\] PC\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[25\]\" to the node \"PC\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[24\] PC\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[24\]\" to the node \"PC\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[23\] PC\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[23\]\" to the node \"PC\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[22\] PC\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[22\]\" to the node \"PC\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[21\] PC\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[21\]\" to the node \"PC\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[20\] PC\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[20\]\" to the node \"PC\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[19\] PC\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[19\]\" to the node \"PC\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[18\] PC\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[18\]\" to the node \"PC\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[17\] PC\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[17\]\" to the node \"PC\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[16\] PC\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[16\]\" to the node \"PC\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[15\] PC\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[15\]\" to the node \"PC\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[14\] PC\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[14\]\" to the node \"PC\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[13\] PC\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[13\]\" to the node \"PC\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[12\] PC\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[12\]\" to the node \"PC\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[11\] PC\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[11\]\" to the node \"PC\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[10\] PC\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[10\]\" to the node \"PC\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[9\] PC\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[9\]\" to the node \"PC\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[8\] PC\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[8\]\" to the node \"PC\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[7\] PC\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[7\]\" to the node \"PC\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[6\] PC\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[6\]\" to the node \"PC\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[5\] PC\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[5\]\" to the node \"PC\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[4\] PC\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[4\]\" to the node \"PC\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[3\] PC\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[3\]\" to the node \"PC\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[2\] PC\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[2\]\" to the node \"PC\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[1\] PC\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[1\]\" to the node \"PC\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[0\] PC\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[0\]\" to the node \"PC\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[24\] C_BUS\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[24\]\" to the node \"C_BUS\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[25\] C_BUS\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[25\]\" to the node \"C_BUS\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[26\] C_BUS\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[26\]\" to the node \"C_BUS\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[27\] C_BUS\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[27\]\" to the node \"C_BUS\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[28\] C_BUS\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[28\]\" to the node \"C_BUS\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[29\] C_BUS\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[29\]\" to the node \"C_BUS\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[30\] C_BUS\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[30\]\" to the node \"C_BUS\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[31\] C_BUS\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[31\]\" to the node \"C_BUS\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[16\] C_BUS\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[16\]\" to the node \"C_BUS\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[17\] C_BUS\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[17\]\" to the node \"C_BUS\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[18\] C_BUS\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[18\]\" to the node \"C_BUS\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[19\] C_BUS\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[19\]\" to the node \"C_BUS\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[20\] C_BUS\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[20\]\" to the node \"C_BUS\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[21\] C_BUS\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[21\]\" to the node \"C_BUS\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[22\] C_BUS\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[22\]\" to the node \"C_BUS\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[23\] C_BUS\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[23\]\" to the node \"C_BUS\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[8\] C_BUS\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[8\]\" to the node \"C_BUS\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[9\] C_BUS\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[9\]\" to the node \"C_BUS\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[10\] C_BUS\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[10\]\" to the node \"C_BUS\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[11\] C_BUS\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[11\]\" to the node \"C_BUS\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[12\] C_BUS\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[12\]\" to the node \"C_BUS\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[13\] C_BUS\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[13\]\" to the node \"C_BUS\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[14\] C_BUS\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[14\]\" to the node \"C_BUS\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[15\] C_BUS\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[15\]\" to the node \"C_BUS\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[7\] C_BUS\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[7\]\" to the node \"C_BUS\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[6\] C_BUS\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[6\]\" to the node \"C_BUS\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[5\] C_BUS\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[5\]\" to the node \"C_BUS\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[4\] C_BUS\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[4\]\" to the node \"C_BUS\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[3\] C_BUS\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[3\]\" to the node \"C_BUS\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[2\] C_BUS\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[2\]\" to the node \"C_BUS\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[1\] C_BUS\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[1\]\" to the node \"C_BUS\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[0\] C_BUS\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[0\]\" to the node \"C_BUS\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[7\] OUT_MBR\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[7\]\" to the node \"OUT_MBR\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[6\] OUT_MBR\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[6\]\" to the node \"OUT_MBR\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[5\] OUT_MBR\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[5\]\" to the node \"OUT_MBR\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[4\] OUT_MBR\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[4\]\" to the node \"OUT_MBR\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[3\] OUT_MBR\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[3\]\" to the node \"OUT_MBR\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[2\] OUT_MBR\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[2\]\" to the node \"OUT_MBR\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[1\] OUT_MBR\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[1\]\" to the node \"OUT_MBR\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[0\] OUT_MBR\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[0\]\" to the node \"OUT_MBR\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[24\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[24\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[25\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst7\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[25\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst7\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[26\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst6\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[26\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst6\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[27\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst5\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[27\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst5\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[28\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst4\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[28\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst4\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[29\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst3\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[29\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst3\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[30\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[30\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[31\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[31\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[16\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst8\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[16\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst8\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[17\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst7\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[17\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst7\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[18\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst6\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[18\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst6\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[19\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst5\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[19\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst5\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[20\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst4\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[20\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst4\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[21\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst3\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[21\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst3\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[22\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[22\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[23\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[23\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[8\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst8\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[8\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst8\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[9\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst7\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[9\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst7\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[10\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst6\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[10\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst6\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[11\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst5\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[11\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst5\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[12\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst4\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[12\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst4\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[13\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst3\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[13\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst3\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[14\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst2\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[14\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst2\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[15\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[15\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[7\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst8\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[7\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst8\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[6\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst7\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[6\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst7\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[5\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst6\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[5\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst6\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[4\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst5\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[4\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst5\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[3\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst4\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[3\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst4\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[2\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst3\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[2\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst3\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[1\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst2\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[1\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst2\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[0\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[0\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[7\] CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[7\]\" to the node \"CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[6\] CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[6\]\" to the node \"CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[5\] CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[5\]\" to the node \"CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[4\] CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[4\]\" to the node \"CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[3\] CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[3\]\" to the node \"CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[2\] CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[2\]\" to the node \"CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[1\] CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[1\]\" to the node \"CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[0\] CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[0\]\" to the node \"CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712171429 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1733712171429 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[24\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[24\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[0\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[0\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[1\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst2\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[1\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst2\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[2\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst3\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[2\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst3\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[3\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst4\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[3\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst4\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[4\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst5\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[4\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst5\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[5\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst6\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[5\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst6\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[6\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst7\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[6\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst7\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[7\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst8\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[7\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst8\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[15\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[15\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[14\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst2\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[14\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst2\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[13\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst3\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[13\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst3\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[12\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst4\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[12\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst4\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[11\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst5\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[11\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst5\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[10\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst6\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[10\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst6\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[9\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst7\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[9\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst7\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[8\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst8\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[8\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst8\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[23\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[23\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[22\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[22\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[21\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst3\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[21\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst3\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[20\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst4\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[20\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst4\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[19\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst5\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[19\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst5\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[18\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst6\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[18\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst6\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[17\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst7\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[17\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst7\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[16\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst8\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[16\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst8\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[31\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[31\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[30\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[30\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[29\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst3\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[29\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst3\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[28\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst4\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[28\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst4\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[27\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst5\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[27\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst5\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[26\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst6\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[26\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst6\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[25\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst7\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[25\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst7\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712171438 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1733712171438 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "REGISTER8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER8bit.bdf" { { 728 1080 1144 808 "inst28" "" } } } } { "REGISTER8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER8bit.bdf" { { 160 1080 1144 240 "inst16" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1733712171448 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1733712171448 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733712172078 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733712172078 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1095 " "Implemented 1095 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733712172145 ""} { "Info" "ICUT_CUT_TM_OPINS" "245 " "Implemented 245 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733712172145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "772 " "Implemented 772 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733712172145 ""} { "Info" "ICUT_CUT_TM_RAMS" "36 " "Implemented 36 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1733712172145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733712172145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 212 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 212 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733712172165 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 23:42:52 2024 " "Processing ended: Sun Dec 08 23:42:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733712172165 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733712172165 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733712172165 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733712172165 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1733712173079 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "mic1 EP2C35F672C6 " "Automatically selected device EP2C35F672C6 for design mic1" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1733712173697 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1733712173698 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733712173926 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733712173933 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733712174226 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733712174226 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733712174226 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 2027 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733712174227 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 2028 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733712174227 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 2029 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733712174227 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1733712174227 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1733712174229 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "287 287 " "No exact pin location assignment(s) for 287 pins of 287 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[31\] " "Pin B_BUS\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[31] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[30\] " "Pin B_BUS\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[30] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[29\] " "Pin B_BUS\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[29] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[28\] " "Pin B_BUS\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[28] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[27\] " "Pin B_BUS\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[27] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[26\] " "Pin B_BUS\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[26] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[25\] " "Pin B_BUS\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[25] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[24\] " "Pin B_BUS\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[24] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[23\] " "Pin B_BUS\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[23] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[22\] " "Pin B_BUS\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[22] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[21\] " "Pin B_BUS\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[21] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[20\] " "Pin B_BUS\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[20] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[19\] " "Pin B_BUS\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[19] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[18\] " "Pin B_BUS\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[18] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[17\] " "Pin B_BUS\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[17] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[16\] " "Pin B_BUS\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[16] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[15\] " "Pin B_BUS\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[14\] " "Pin B_BUS\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[13\] " "Pin B_BUS\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[12\] " "Pin B_BUS\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[11\] " "Pin B_BUS\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[10\] " "Pin B_BUS\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[9\] " "Pin B_BUS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[8\] " "Pin B_BUS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[7\] " "Pin B_BUS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[6\] " "Pin B_BUS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[5\] " "Pin B_BUS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[4\] " "Pin B_BUS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[3\] " "Pin B_BUS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[2\] " "Pin B_BUS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[1\] " "Pin B_BUS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 388 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[0\] " "Pin B_BUS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_BUS[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 528 888 1064 544 "B_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[31\] " "Pin A_BUS\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[31] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[30\] " "Pin A_BUS\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[30] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[29\] " "Pin A_BUS\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[29] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[28\] " "Pin A_BUS\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[28] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[27\] " "Pin A_BUS\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[27] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[26\] " "Pin A_BUS\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[26] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[25\] " "Pin A_BUS\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[25] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[24\] " "Pin A_BUS\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[24] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[23\] " "Pin A_BUS\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[23] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[22\] " "Pin A_BUS\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[22] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[21\] " "Pin A_BUS\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[21] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[20\] " "Pin A_BUS\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[20] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[19\] " "Pin A_BUS\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[19] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[18\] " "Pin A_BUS\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[18] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[17\] " "Pin A_BUS\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[17] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[16\] " "Pin A_BUS\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[16] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[15\] " "Pin A_BUS\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[14\] " "Pin A_BUS\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[13\] " "Pin A_BUS\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[12\] " "Pin A_BUS\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[11\] " "Pin A_BUS\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[10\] " "Pin A_BUS\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[9\] " "Pin A_BUS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[8\] " "Pin A_BUS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[7\] " "Pin A_BUS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[6\] " "Pin A_BUS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[5\] " "Pin A_BUS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[4\] " "Pin A_BUS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[3\] " "Pin A_BUS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[2\] " "Pin A_BUS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[1\] " "Pin A_BUS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[0\] " "Pin A_BUS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_BUS[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 512 888 1064 528 "A_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[31\] " "Pin ADDRESS\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[31] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[30\] " "Pin ADDRESS\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[30] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[29\] " "Pin ADDRESS\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[29] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[28\] " "Pin ADDRESS\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[28] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[27\] " "Pin ADDRESS\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[27] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[26\] " "Pin ADDRESS\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[26] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[25\] " "Pin ADDRESS\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[25] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[24\] " "Pin ADDRESS\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[24] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[23\] " "Pin ADDRESS\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[23] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[22\] " "Pin ADDRESS\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[22] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[21\] " "Pin ADDRESS\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[21] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[20\] " "Pin ADDRESS\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[20] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[19\] " "Pin ADDRESS\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[19] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[18\] " "Pin ADDRESS\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[18] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[17\] " "Pin ADDRESS\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[17] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[16\] " "Pin ADDRESS\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[16] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[15\] " "Pin ADDRESS\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[14\] " "Pin ADDRESS\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[13\] " "Pin ADDRESS\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[12\] " "Pin ADDRESS\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[11\] " "Pin ADDRESS\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[10\] " "Pin ADDRESS\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[9\] " "Pin ADDRESS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[8\] " "Pin ADDRESS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[7\] " "Pin ADDRESS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[6\] " "Pin ADDRESS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[5\] " "Pin ADDRESS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[4\] " "Pin ADDRESS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[3\] " "Pin ADDRESS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[2\] " "Pin ADDRESS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[1\] " "Pin ADDRESS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[0\] " "Pin ADDRESS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDRESS[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 416 888 1068 432 "ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDRESS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[31\] " "Pin C_BUS\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[31] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[30\] " "Pin C_BUS\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[30] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[29\] " "Pin C_BUS\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[29] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[28\] " "Pin C_BUS\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[28] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[27\] " "Pin C_BUS\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[27] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[26\] " "Pin C_BUS\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[26] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[25\] " "Pin C_BUS\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[25] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[24\] " "Pin C_BUS\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[24] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[23\] " "Pin C_BUS\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[23] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[22\] " "Pin C_BUS\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[22] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[21\] " "Pin C_BUS\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[21] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[20\] " "Pin C_BUS\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[20] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[19\] " "Pin C_BUS\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[19] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[18\] " "Pin C_BUS\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[18] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[17\] " "Pin C_BUS\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[17] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[16\] " "Pin C_BUS\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[16] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[15\] " "Pin C_BUS\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[14\] " "Pin C_BUS\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[13\] " "Pin C_BUS\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[12\] " "Pin C_BUS\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[11\] " "Pin C_BUS\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[10\] " "Pin C_BUS\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[9\] " "Pin C_BUS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[8\] " "Pin C_BUS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[7\] " "Pin C_BUS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[6\] " "Pin C_BUS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[5\] " "Pin C_BUS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[4\] " "Pin C_BUS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[3\] " "Pin C_BUS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[2\] " "Pin C_BUS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[1\] " "Pin C_BUS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[0\] " "Pin C_BUS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_BUS[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 544 888 1064 560 "C_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 421 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[35\] " "Pin MIR\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[35] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[34\] " "Pin MIR\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[34] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[33\] " "Pin MIR\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[33] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[32\] " "Pin MIR\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[32] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[31\] " "Pin MIR\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[31] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[30\] " "Pin MIR\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[30] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[29\] " "Pin MIR\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[29] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 428 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[28\] " "Pin MIR\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[28] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 429 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[27\] " "Pin MIR\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[27] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 430 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[26\] " "Pin MIR\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[26] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[25\] " "Pin MIR\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[25] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[24\] " "Pin MIR\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[24] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[23\] " "Pin MIR\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[23] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[22\] " "Pin MIR\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[22] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[21\] " "Pin MIR\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[21] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[20\] " "Pin MIR\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[20] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 437 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[19\] " "Pin MIR\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[19] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[18\] " "Pin MIR\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[18] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[17\] " "Pin MIR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[17] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 440 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[16\] " "Pin MIR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[16] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 441 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[15\] " "Pin MIR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[14\] " "Pin MIR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 443 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[13\] " "Pin MIR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 444 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[12\] " "Pin MIR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 445 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[11\] " "Pin MIR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 446 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[10\] " "Pin MIR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 447 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[9\] " "Pin MIR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[8\] " "Pin MIR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 449 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[7\] " "Pin MIR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 450 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[6\] " "Pin MIR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 451 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[5\] " "Pin MIR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 452 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[4\] " "Pin MIR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[3\] " "Pin MIR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[2\] " "Pin MIR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[1\] " "Pin MIR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[0\] " "Pin MIR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 288 1144 1320 304 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 457 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[8\] " "Pin MPC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 272 1144 1320 288 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[7\] " "Pin MPC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 272 1144 1320 288 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 459 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[6\] " "Pin MPC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 272 1144 1320 288 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[5\] " "Pin MPC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 272 1144 1320 288 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 461 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[4\] " "Pin MPC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 272 1144 1320 288 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 462 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[3\] " "Pin MPC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 272 1144 1320 288 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 463 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[2\] " "Pin MPC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 272 1144 1320 288 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 464 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[1\] " "Pin MPC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 272 1144 1320 288 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 465 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[0\] " "Pin MPC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 272 1144 1320 288 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 466 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MBR\[7\] " "Pin OUT_MBR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MBR[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 496 888 1064 512 "OUT_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MBR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 467 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MBR\[6\] " "Pin OUT_MBR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MBR[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 496 888 1064 512 "OUT_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MBR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 468 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MBR\[5\] " "Pin OUT_MBR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MBR[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 496 888 1064 512 "OUT_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MBR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 469 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MBR\[4\] " "Pin OUT_MBR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MBR[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 496 888 1064 512 "OUT_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MBR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 470 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MBR\[3\] " "Pin OUT_MBR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MBR[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 496 888 1064 512 "OUT_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MBR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 471 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MBR\[2\] " "Pin OUT_MBR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MBR[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 496 888 1064 512 "OUT_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MBR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MBR\[1\] " "Pin OUT_MBR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MBR[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 496 888 1064 512 "OUT_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MBR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MBR\[0\] " "Pin OUT_MBR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MBR[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 496 888 1064 512 "OUT_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MBR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 474 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[31\] " "Pin OUT_MEM\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[31] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[30\] " "Pin OUT_MEM\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[30] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 476 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[29\] " "Pin OUT_MEM\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[29] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 477 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[28\] " "Pin OUT_MEM\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[28] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 478 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[27\] " "Pin OUT_MEM\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[27] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 479 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[26\] " "Pin OUT_MEM\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[26] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 480 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[25\] " "Pin OUT_MEM\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[25] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 481 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[24\] " "Pin OUT_MEM\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[24] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 482 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[23\] " "Pin OUT_MEM\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[23] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 483 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[22\] " "Pin OUT_MEM\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[22] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 484 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[21\] " "Pin OUT_MEM\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[21] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 485 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[20\] " "Pin OUT_MEM\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[20] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 486 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[19\] " "Pin OUT_MEM\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[19] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 487 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[18\] " "Pin OUT_MEM\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[18] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[17\] " "Pin OUT_MEM\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[17] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 489 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[16\] " "Pin OUT_MEM\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[16] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 490 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[15\] " "Pin OUT_MEM\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 491 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[14\] " "Pin OUT_MEM\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 492 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[13\] " "Pin OUT_MEM\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 493 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[12\] " "Pin OUT_MEM\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[11\] " "Pin OUT_MEM\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 495 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[10\] " "Pin OUT_MEM\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 496 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[9\] " "Pin OUT_MEM\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 497 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[8\] " "Pin OUT_MEM\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 498 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[7\] " "Pin OUT_MEM\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 499 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[6\] " "Pin OUT_MEM\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 500 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[5\] " "Pin OUT_MEM\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 501 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[4\] " "Pin OUT_MEM\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 502 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[3\] " "Pin OUT_MEM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 503 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[2\] " "Pin OUT_MEM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 504 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[1\] " "Pin OUT_MEM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 505 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_MEM\[0\] " "Pin OUT_MEM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_MEM[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 432 888 1067 448 "OUT_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_MEM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 506 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[31\] " "Pin PC\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[31] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 507 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[30\] " "Pin PC\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[30] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 508 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[29\] " "Pin PC\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[29] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 509 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[28\] " "Pin PC\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[28] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 510 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[27\] " "Pin PC\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[27] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 511 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[26\] " "Pin PC\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[26] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 512 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[25\] " "Pin PC\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[25] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 513 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[24\] " "Pin PC\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[24] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 514 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[23\] " "Pin PC\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[23] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 515 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[22\] " "Pin PC\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[22] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 516 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[21\] " "Pin PC\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[21] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 517 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[20\] " "Pin PC\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[20] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 518 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[19\] " "Pin PC\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[19] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 519 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[18\] " "Pin PC\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[18] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 520 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[17\] " "Pin PC\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[17] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 521 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[16\] " "Pin PC\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[16] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 522 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[15\] " "Pin PC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 523 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[14\] " "Pin PC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 524 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[13\] " "Pin PC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 525 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[12\] " "Pin PC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 526 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[11\] " "Pin PC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 527 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[10\] " "Pin PC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 528 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[9\] " "Pin PC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 529 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[8\] " "Pin PC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 530 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Pin PC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 531 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Pin PC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 532 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Pin PC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 533 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Pin PC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 534 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Pin PC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 535 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Pin PC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 536 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Pin PC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 537 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Pin PC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 888 1064 480 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 538 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Pin CLOCK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 336 280 448 352 "CLOCK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 539 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD " "Pin LOAD not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 352 280 448 368 "LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 540 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MBR\[7\] " "Pin IN_MBR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MBR[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 480 280 448 496 "IN_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MBR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[24\] " "Pin IN_MEM\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[24] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[26\] " "Pin IN_MEM\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[26] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[27\] " "Pin IN_MEM\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[27] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[28\] " "Pin IN_MEM\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[28] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[29\] " "Pin IN_MEM\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[29] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[30\] " "Pin IN_MEM\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[30] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[31\] " "Pin IN_MEM\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[31] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[17\] " "Pin IN_MEM\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[17] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[18\] " "Pin IN_MEM\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[18] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[19\] " "Pin IN_MEM\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[19] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[20\] " "Pin IN_MEM\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[20] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[21\] " "Pin IN_MEM\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[21] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[22\] " "Pin IN_MEM\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[22] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[23\] " "Pin IN_MEM\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[23] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[8\] " "Pin IN_MEM\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[9\] " "Pin IN_MEM\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[10\] " "Pin IN_MEM\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[11\] " "Pin IN_MEM\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[12\] " "Pin IN_MEM\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[13\] " "Pin IN_MEM\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[14\] " "Pin IN_MEM\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[15\] " "Pin IN_MEM\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[7\] " "Pin IN_MEM\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[6\] " "Pin IN_MEM\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MBR\[6\] " "Pin IN_MBR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MBR[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 480 280 448 496 "IN_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MBR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[5\] " "Pin IN_MEM\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MBR\[5\] " "Pin IN_MBR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MBR[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 480 280 448 496 "IN_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MBR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[4\] " "Pin IN_MEM\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MBR\[4\] " "Pin IN_MBR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MBR[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 480 280 448 496 "IN_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MBR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[3\] " "Pin IN_MEM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MBR\[3\] " "Pin IN_MBR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MBR[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 480 280 448 496 "IN_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MBR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[2\] " "Pin IN_MEM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MBR\[2\] " "Pin IN_MBR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MBR[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 480 280 448 496 "IN_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MBR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[1\] " "Pin IN_MEM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MBR\[1\] " "Pin IN_MBR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MBR[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 480 280 448 496 "IN_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MBR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MBR\[0\] " "Pin IN_MBR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MBR[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 480 280 448 496 "IN_MBR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MBR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[0\] " "Pin IN_MEM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[16\] " "Pin IN_MEM\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[16] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_MEM\[25\] " "Pin IN_MEM\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_MEM[25] } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 464 280 448 480 "IN_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_MEM[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733712174290 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1733712174290 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mic1.sdc " "Synopsys Design Constraints File file not found: 'mic1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733712174381 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733712174381 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733712174388 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node CLOCK (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733712174417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a7 " "Destination node CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_55a1.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_55a1.tdf" 174 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 561 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733712174417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a8 " "Destination node CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_55a1.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_55a1.tdf" 194 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 562 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733712174417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a9 " "Destination node CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_55a1.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_55a1.tdf" 214 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 563 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733712174417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a10 " "Destination node CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a10" {  } { { "db/altsyncram_55a1.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_55a1.tdf" 234 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 564 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733712174417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a11 " "Destination node CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a11" {  } { { "db/altsyncram_55a1.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_55a1.tdf" 254 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 565 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733712174417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a12 " "Destination node CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a12" {  } { { "db/altsyncram_55a1.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_55a1.tdf" 274 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 566 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733712174417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a13 " "Destination node CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a13" {  } { { "db/altsyncram_55a1.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_55a1.tdf" 294 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 567 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733712174417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a14 " "Destination node CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a14" {  } { { "db/altsyncram_55a1.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_55a1.tdf" 314 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 568 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733712174417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a15 " "Destination node CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\|ram_block1a15" {  } { { "db/altsyncram_55a1.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_55a1.tdf" 334 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 569 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733712174417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|inst13 " "Destination node DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|inst13" {  } { { "MDR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MDR.bdf" { { 320 512 576 400 "inst13" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|MDR:inst3|inst13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 633 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733712174417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1733712174417 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733712174417 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 336 280 448 352 "CLOCK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 539 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733712174417 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|CPP:inst6\|REGISTER32bit:inst\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|CPP:inst6\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733712174418 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 787 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733712174418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733712174418 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 919 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733712174418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|LV:inst2\|REGISTER32bit:inst1\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|LV:inst2\|REGISTER32bit:inst1\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733712174418 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 820 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733712174418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733712174418 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 646 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733712174418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733712174418 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 961 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733712174418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|OPC:inst8\|REGISTER32bit:inst\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|OPC:inst8\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733712174418 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 721 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733712174418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733712174418 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 886 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733712174418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|SP:inst1\|REGISTER32bit:inst\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|SP:inst1\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733712174418 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 853 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733712174418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|TOS:inst7\|REGISTER32bit:inst\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|TOS:inst7\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733712174418 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 754 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733712174418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733712174418 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 1029 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733712174418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733712174418 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 1038 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733712174418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LOAD (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node LOAD (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733712174418 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD } } } { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 352 280 448 368 "LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 0 { 0 ""} 0 540 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733712174418 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733712174482 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733712174483 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733712174483 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733712174484 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733712174485 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733712174485 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733712174485 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733712174486 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733712174502 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1733712174503 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733712174503 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "285 unused 3.3V 40 245 0 " "Number of I/O pins in group: 285 (unused VREF, 3.3V VCCIO, 40 input, 245 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1733712174505 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1733712174505 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1733712174505 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733712174505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733712174505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733712174505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733712174505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 64 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733712174505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733712174505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733712174505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733712174505 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1733712174505 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1733712174505 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733712174557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733712175397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733712175582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733712175586 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733712177076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733712177076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733712177145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1733712177937 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733712177937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733712178433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1733712178435 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733712178435 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1733712178448 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733712178451 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "245 " "Found 245 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[31\] 0 " "Pin \"B_BUS\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[30\] 0 " "Pin \"B_BUS\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[29\] 0 " "Pin \"B_BUS\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[28\] 0 " "Pin \"B_BUS\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[27\] 0 " "Pin \"B_BUS\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[26\] 0 " "Pin \"B_BUS\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[25\] 0 " "Pin \"B_BUS\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[24\] 0 " "Pin \"B_BUS\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[23\] 0 " "Pin \"B_BUS\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[22\] 0 " "Pin \"B_BUS\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[21\] 0 " "Pin \"B_BUS\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[20\] 0 " "Pin \"B_BUS\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[19\] 0 " "Pin \"B_BUS\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[18\] 0 " "Pin \"B_BUS\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[17\] 0 " "Pin \"B_BUS\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[16\] 0 " "Pin \"B_BUS\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[15\] 0 " "Pin \"B_BUS\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[14\] 0 " "Pin \"B_BUS\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[13\] 0 " "Pin \"B_BUS\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[12\] 0 " "Pin \"B_BUS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[11\] 0 " "Pin \"B_BUS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[10\] 0 " "Pin \"B_BUS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[9\] 0 " "Pin \"B_BUS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[8\] 0 " "Pin \"B_BUS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[7\] 0 " "Pin \"B_BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[6\] 0 " "Pin \"B_BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[5\] 0 " "Pin \"B_BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[4\] 0 " "Pin \"B_BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[3\] 0 " "Pin \"B_BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[2\] 0 " "Pin \"B_BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[1\] 0 " "Pin \"B_BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[0\] 0 " "Pin \"B_BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[31\] 0 " "Pin \"A_BUS\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[30\] 0 " "Pin \"A_BUS\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[29\] 0 " "Pin \"A_BUS\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[28\] 0 " "Pin \"A_BUS\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[27\] 0 " "Pin \"A_BUS\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[26\] 0 " "Pin \"A_BUS\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[25\] 0 " "Pin \"A_BUS\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[24\] 0 " "Pin \"A_BUS\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[23\] 0 " "Pin \"A_BUS\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[22\] 0 " "Pin \"A_BUS\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[21\] 0 " "Pin \"A_BUS\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[20\] 0 " "Pin \"A_BUS\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[19\] 0 " "Pin \"A_BUS\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[18\] 0 " "Pin \"A_BUS\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[17\] 0 " "Pin \"A_BUS\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[16\] 0 " "Pin \"A_BUS\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[15\] 0 " "Pin \"A_BUS\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[14\] 0 " "Pin \"A_BUS\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[13\] 0 " "Pin \"A_BUS\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[12\] 0 " "Pin \"A_BUS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[11\] 0 " "Pin \"A_BUS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[10\] 0 " "Pin \"A_BUS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[9\] 0 " "Pin \"A_BUS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[8\] 0 " "Pin \"A_BUS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[7\] 0 " "Pin \"A_BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[6\] 0 " "Pin \"A_BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[5\] 0 " "Pin \"A_BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[4\] 0 " "Pin \"A_BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[3\] 0 " "Pin \"A_BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[2\] 0 " "Pin \"A_BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[1\] 0 " "Pin \"A_BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[0\] 0 " "Pin \"A_BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[31\] 0 " "Pin \"ADDRESS\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[30\] 0 " "Pin \"ADDRESS\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[29\] 0 " "Pin \"ADDRESS\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[28\] 0 " "Pin \"ADDRESS\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[27\] 0 " "Pin \"ADDRESS\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[26\] 0 " "Pin \"ADDRESS\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[25\] 0 " "Pin \"ADDRESS\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[24\] 0 " "Pin \"ADDRESS\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[23\] 0 " "Pin \"ADDRESS\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[22\] 0 " "Pin \"ADDRESS\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[21\] 0 " "Pin \"ADDRESS\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[20\] 0 " "Pin \"ADDRESS\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[19\] 0 " "Pin \"ADDRESS\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[18\] 0 " "Pin \"ADDRESS\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[17\] 0 " "Pin \"ADDRESS\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[16\] 0 " "Pin \"ADDRESS\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[15\] 0 " "Pin \"ADDRESS\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[14\] 0 " "Pin \"ADDRESS\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[13\] 0 " "Pin \"ADDRESS\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[12\] 0 " "Pin \"ADDRESS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[11\] 0 " "Pin \"ADDRESS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[10\] 0 " "Pin \"ADDRESS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[9\] 0 " "Pin \"ADDRESS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[8\] 0 " "Pin \"ADDRESS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[7\] 0 " "Pin \"ADDRESS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[6\] 0 " "Pin \"ADDRESS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[5\] 0 " "Pin \"ADDRESS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[4\] 0 " "Pin \"ADDRESS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[3\] 0 " "Pin \"ADDRESS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[2\] 0 " "Pin \"ADDRESS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[1\] 0 " "Pin \"ADDRESS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[0\] 0 " "Pin \"ADDRESS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[31\] 0 " "Pin \"C_BUS\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[30\] 0 " "Pin \"C_BUS\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[29\] 0 " "Pin \"C_BUS\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[28\] 0 " "Pin \"C_BUS\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[27\] 0 " "Pin \"C_BUS\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[26\] 0 " "Pin \"C_BUS\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[25\] 0 " "Pin \"C_BUS\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[24\] 0 " "Pin \"C_BUS\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[23\] 0 " "Pin \"C_BUS\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[22\] 0 " "Pin \"C_BUS\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[21\] 0 " "Pin \"C_BUS\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[20\] 0 " "Pin \"C_BUS\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[19\] 0 " "Pin \"C_BUS\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[18\] 0 " "Pin \"C_BUS\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[17\] 0 " "Pin \"C_BUS\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[16\] 0 " "Pin \"C_BUS\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[15\] 0 " "Pin \"C_BUS\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[14\] 0 " "Pin \"C_BUS\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[13\] 0 " "Pin \"C_BUS\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[12\] 0 " "Pin \"C_BUS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[11\] 0 " "Pin \"C_BUS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[10\] 0 " "Pin \"C_BUS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[9\] 0 " "Pin \"C_BUS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[8\] 0 " "Pin \"C_BUS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[7\] 0 " "Pin \"C_BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[6\] 0 " "Pin \"C_BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[5\] 0 " "Pin \"C_BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[4\] 0 " "Pin \"C_BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[3\] 0 " "Pin \"C_BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[2\] 0 " "Pin \"C_BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[1\] 0 " "Pin \"C_BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[0\] 0 " "Pin \"C_BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[35\] 0 " "Pin \"MIR\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[34\] 0 " "Pin \"MIR\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[33\] 0 " "Pin \"MIR\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[32\] 0 " "Pin \"MIR\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[31\] 0 " "Pin \"MIR\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[30\] 0 " "Pin \"MIR\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[29\] 0 " "Pin \"MIR\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[28\] 0 " "Pin \"MIR\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[27\] 0 " "Pin \"MIR\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[26\] 0 " "Pin \"MIR\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[25\] 0 " "Pin \"MIR\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[24\] 0 " "Pin \"MIR\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[23\] 0 " "Pin \"MIR\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[22\] 0 " "Pin \"MIR\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[21\] 0 " "Pin \"MIR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[20\] 0 " "Pin \"MIR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[19\] 0 " "Pin \"MIR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[18\] 0 " "Pin \"MIR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[17\] 0 " "Pin \"MIR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[16\] 0 " "Pin \"MIR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[15\] 0 " "Pin \"MIR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[14\] 0 " "Pin \"MIR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[13\] 0 " "Pin \"MIR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[12\] 0 " "Pin \"MIR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[11\] 0 " "Pin \"MIR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[10\] 0 " "Pin \"MIR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[9\] 0 " "Pin \"MIR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[8\] 0 " "Pin \"MIR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[7\] 0 " "Pin \"MIR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[6\] 0 " "Pin \"MIR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[5\] 0 " "Pin \"MIR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[4\] 0 " "Pin \"MIR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[3\] 0 " "Pin \"MIR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[2\] 0 " "Pin \"MIR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[1\] 0 " "Pin \"MIR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[0\] 0 " "Pin \"MIR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[8\] 0 " "Pin \"MPC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[7\] 0 " "Pin \"MPC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[6\] 0 " "Pin \"MPC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[5\] 0 " "Pin \"MPC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[4\] 0 " "Pin \"MPC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[3\] 0 " "Pin \"MPC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[2\] 0 " "Pin \"MPC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[1\] 0 " "Pin \"MPC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[0\] 0 " "Pin \"MPC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MBR\[7\] 0 " "Pin \"OUT_MBR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MBR\[6\] 0 " "Pin \"OUT_MBR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MBR\[5\] 0 " "Pin \"OUT_MBR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MBR\[4\] 0 " "Pin \"OUT_MBR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MBR\[3\] 0 " "Pin \"OUT_MBR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MBR\[2\] 0 " "Pin \"OUT_MBR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MBR\[1\] 0 " "Pin \"OUT_MBR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MBR\[0\] 0 " "Pin \"OUT_MBR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[31\] 0 " "Pin \"OUT_MEM\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[30\] 0 " "Pin \"OUT_MEM\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[29\] 0 " "Pin \"OUT_MEM\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[28\] 0 " "Pin \"OUT_MEM\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[27\] 0 " "Pin \"OUT_MEM\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[26\] 0 " "Pin \"OUT_MEM\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[25\] 0 " "Pin \"OUT_MEM\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[24\] 0 " "Pin \"OUT_MEM\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[23\] 0 " "Pin \"OUT_MEM\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[22\] 0 " "Pin \"OUT_MEM\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[21\] 0 " "Pin \"OUT_MEM\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[20\] 0 " "Pin \"OUT_MEM\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[19\] 0 " "Pin \"OUT_MEM\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[18\] 0 " "Pin \"OUT_MEM\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[17\] 0 " "Pin \"OUT_MEM\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[16\] 0 " "Pin \"OUT_MEM\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[15\] 0 " "Pin \"OUT_MEM\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[14\] 0 " "Pin \"OUT_MEM\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[13\] 0 " "Pin \"OUT_MEM\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[12\] 0 " "Pin \"OUT_MEM\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[11\] 0 " "Pin \"OUT_MEM\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[10\] 0 " "Pin \"OUT_MEM\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[9\] 0 " "Pin \"OUT_MEM\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[8\] 0 " "Pin \"OUT_MEM\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[7\] 0 " "Pin \"OUT_MEM\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[6\] 0 " "Pin \"OUT_MEM\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[5\] 0 " "Pin \"OUT_MEM\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[4\] 0 " "Pin \"OUT_MEM\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[3\] 0 " "Pin \"OUT_MEM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[2\] 0 " "Pin \"OUT_MEM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[1\] 0 " "Pin \"OUT_MEM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_MEM\[0\] 0 " "Pin \"OUT_MEM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[31\] 0 " "Pin \"PC\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[30\] 0 " "Pin \"PC\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[29\] 0 " "Pin \"PC\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[28\] 0 " "Pin \"PC\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[27\] 0 " "Pin \"PC\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[26\] 0 " "Pin \"PC\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[25\] 0 " "Pin \"PC\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[24\] 0 " "Pin \"PC\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[23\] 0 " "Pin \"PC\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[22\] 0 " "Pin \"PC\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[21\] 0 " "Pin \"PC\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[20\] 0 " "Pin \"PC\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[19\] 0 " "Pin \"PC\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[18\] 0 " "Pin \"PC\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[17\] 0 " "Pin \"PC\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[16\] 0 " "Pin \"PC\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[15\] 0 " "Pin \"PC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[14\] 0 " "Pin \"PC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[13\] 0 " "Pin \"PC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[12\] 0 " "Pin \"PC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[11\] 0 " "Pin \"PC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[10\] 0 " "Pin \"PC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[9\] 0 " "Pin \"PC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[8\] 0 " "Pin \"PC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[7\] 0 " "Pin \"PC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[6\] 0 " "Pin \"PC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[5\] 0 " "Pin \"PC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[4\] 0 " "Pin \"PC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[3\] 0 " "Pin \"PC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[2\] 0 " "Pin \"PC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[1\] 0 " "Pin \"PC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[0\] 0 " "Pin \"PC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733712178460 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1733712178460 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733712178665 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733712178691 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733712178897 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733712179066 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1733712179072 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1733712179162 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/output_files/mic1.fit.smsg " "Generated suppressed messages file C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/output_files/mic1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733712179273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733712179445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 23:42:59 2024 " "Processing ended: Sun Dec 08 23:42:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733712179445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733712179445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733712179445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733712179445 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733712180192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733712180193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 23:43:00 2024 " "Processing started: Sun Dec 08 23:43:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733712180193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733712180193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mic1 -c mic1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733712180193 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733712180935 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733712180963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733712181283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 23:43:01 2024 " "Processing ended: Sun Dec 08 23:43:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733712181283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733712181283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733712181283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733712181283 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733712182106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 23:43:01 2024 " "Processing started: Sun Dec 08 23:43:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733712182106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733712182106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mic1 -c mic1 " "Command: quartus_sta mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733712182107 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1733712182146 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733712182223 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mic1.sdc " "Synopsys Design Constraints File file not found: 'mic1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1733712182313 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1733712182313 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182316 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182316 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1733712182319 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1733712182325 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733712182332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.877 " "Worst-case setup slack is -22.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.877     -4246.297 CLOCK  " "  -22.877     -4246.297 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733712182333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.868 " "Worst-case hold slack is -3.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.868       -53.347 CLOCK  " "   -3.868       -53.347 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733712182337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733712182338 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733712182340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -411.836 CLOCK  " "   -1.423      -411.836 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733712182342 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1733712182406 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1733712182407 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733712182425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.106 " "Worst-case setup slack is -10.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.106     -1888.980 CLOCK  " "  -10.106     -1888.980 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733712182428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.010 " "Worst-case hold slack is -2.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.010       -24.538 CLOCK  " "   -2.010       -24.538 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733712182432 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733712182435 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733712182437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -411.836 CLOCK  " "   -1.423      -411.836 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733712182440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733712182440 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1733712182507 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733712182540 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733712182543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733712182598 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 23:43:02 2024 " "Processing ended: Sun Dec 08 23:43:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733712182598 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733712182598 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733712182598 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733712182598 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733712183341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733712183341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 23:43:03 2024 " "Processing started: Sun Dec 08 23:43:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733712183341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733712183341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mic1 -c mic1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733712183341 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "mic1.vo\", \"mic1_fast.vo mic1_v.sdo mic1_v_fast.sdo C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/simulation/modelsim/ simulation " "Generated files \"mic1.vo\", \"mic1_fast.vo\", \"mic1_v.sdo\" and \"mic1_v_fast.sdo\" in directory \"C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1733712183696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4544 " "Peak virtual memory: 4544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733712183723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 23:43:03 2024 " "Processing ended: Sun Dec 08 23:43:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733712183723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733712183723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733712183723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733712183723 ""}
