
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
Ë
-Reading design checkpoint '%s' for cell '%s'
275*project2\
Hc:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/DMC/DMC.dcp2default:default2%
inst_top/inst_DMC2default:defaultZ1-454
à
-Reading design checkpoint '%s' for cell '%s'
275*project2m
YC:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp2default:default2)
inst_ADC_TOP/inst_fir2default:defaultZ1-454
Ê
-Reading design checkpoint '%s' for cell '%s'
275*project2W
CC:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/ADC_synth_1/ADC.dcp2default:default2)
inst_ADC_TOP/inst_ADC2default:defaultZ1-454
]
-Analyzing %s Unisim elements for replacement
17*netlist2
292default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2013.42default:defaultZ1-479
›
Loading clock regions from %s
13*device2d
PC:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml2default:defaultZ21-13
œ
Loading clock buffers from %s
11*device2e
QC:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml2default:defaultZ21-11
™
&Loading clock placement rules from %s
318*place2Y
EC:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
—
)Loading package pin functions from %s...
17*device2U
AC:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
˜
Loading package from %s
16*device2g
SC:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml2default:defaultZ21-16
Œ
Loading io standards from %s
15*device2V
BC:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
˜
+Loading device configuration modes from %s
14*device2T
@C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
°
LRemoving redundant IBUF, %s, from the path connected to top-level port: %s 
35*opt25
!inst_top/inst_DMC/U0/clkin1_ibufg2default:default2
CLK2default:defaultZ31-35
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
42default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
ç
œCould not create '%s' constraint because net '%s' is not directly connected to top level port. '%s' is ignored by %s but preserved for implementation tool.
528*constraints2 
IBUF_LOW_PWR2default:default2/
inst_top/inst_DMC/clk_in12default:default2 
IBUF_LOW_PWR2default:default2
Vivado2default:default2z
dC:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_2/.Xil/Vivado-3572-MININT-VV401LP/dcp_2/DMC.edf2default:default2
3002default:default8@Z18-550
é
$Parsing XDC File [%s] for cell '%s'
848*designutils2~
jC:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_2/.Xil/Vivado-3572-MININT-VV401LP/dcp_2/DMC_board.xdc2default:default2%
inst_top/inst_DMC2default:defaultZ20-848
ò
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2~
jC:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_2/.Xil/Vivado-3572-MININT-VV401LP/dcp_2/DMC_board.xdc2default:default2%
inst_top/inst_DMC2default:defaultZ20-847
é
$Parsing XDC File [%s] for cell '%s'
848*designutils2~
jC:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_2/.Xil/Vivado-3572-MININT-VV401LP/dcp_2/DMC_early.xdc2default:default2%
inst_top/inst_DMC2default:defaultZ20-848
ò
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2~
jC:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_2/.Xil/Vivado-3572-MININT-VV401LP/dcp_2/DMC_early.xdc2default:default2%
inst_top/inst_DMC2default:defaultZ20-847
ù
$Parsing XDC File [%s] for cell '%s'
848*designutils2‰
uC:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_2/.Xil/Vivado-3572-MININT-VV401LP/dcp_3/fir_compiler_0_early.xdc2default:default2)
inst_ADC_TOP/inst_fir2default:defaultZ20-848
‚
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‰
uC:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_2/.Xil/Vivado-3572-MININT-VV401LP/dcp_3/fir_compiler_0_early.xdc2default:default2)
inst_ADC_TOP/inst_fir2default:defaultZ20-847
í
$Parsing XDC File [%s] for cell '%s'
848*designutils2~
jC:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_2/.Xil/Vivado-3572-MININT-VV401LP/dcp_4/ADC_early.xdc2default:default2)
inst_ADC_TOP/inst_ADC2default:defaultZ20-848
ö
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2~
jC:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_2/.Xil/Vivado-3572-MININT-VV401LP/dcp_4/ADC_early.xdc2default:default2)
inst_ADC_TOP/inst_ADC2default:defaultZ20-847
›
Parsing XDC File [%s]
179*designutils2e
QC:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/constrs_1/imports/new/ADC_TOP.xdc2default:defaultZ20-179
–
µ%s: no pin(s)/port(s)/net(s) specified as objects, only virtual clock '%s' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
483*constraints2 
create_clock2default:default2
clk2default:default2g
QC:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/constrs_1/imports/new/ADC_TOP.xdc2default:default2
882default:default8@Z18-483
¬
nA clock with name '%s' already exists, creating a clock with the same name will overwrite the previous clock.
576*constraints2
clk2default:default2g
QC:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/constrs_1/imports/new/ADC_TOP.xdc2default:default2
892default:default8@Z18-619
¤
Finished Parsing XDC File [%s]
178*designutils2e
QC:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/constrs_1/imports/new/ADC_TOP.xdc2default:defaultZ20-178
¸
Parsing XDC File [%s]
179*designutils2
mC:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_2/.Xil/Vivado-3572-MININT-VV401LP/dcp/Throughput_top.xdc2default:defaultZ20-179
Á
Finished Parsing XDC File [%s]
178*designutils2
mC:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_2/.Xil/Vivado-3572-MININT-VV401LP/dcp/Throughput_top.xdc2default:defaultZ20-178
ã
$Parsing XDC File [%s] for cell '%s'
848*designutils2x
dC:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_2/.Xil/Vivado-3572-MININT-VV401LP/dcp_2/DMC.xdc2default:default2%
inst_top/inst_DMC2default:defaultZ20-848
ì
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2x
dC:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_2/.Xil/Vivado-3572-MININT-VV401LP/dcp_2/DMC.xdc2default:default2%
inst_top/inst_DMC2default:defaultZ20-847
ó
$Parsing XDC File [%s] for cell '%s'
848*designutils2ƒ
oC:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_2/.Xil/Vivado-3572-MININT-VV401LP/dcp_3/fir_compiler_0.xdc2default:default2)
inst_ADC_TOP/inst_fir2default:defaultZ20-848
ü
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ƒ
oC:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_2/.Xil/Vivado-3572-MININT-VV401LP/dcp_3/fir_compiler_0.xdc2default:default2)
inst_ADC_TOP/inst_fir2default:defaultZ20-847
ç
$Parsing XDC File [%s] for cell '%s'
848*designutils2x
dC:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_2/.Xil/Vivado-3572-MININT-VV401LP/dcp_4/ADC.xdc2default:default2)
inst_ADC_TOP/inst_ADC2default:defaultZ20-848
ð
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2x
dC:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_2/.Xil/Vivado-3572-MININT-VV401LP/dcp_4/ADC.xdc2default:default2)
inst_ADC_TOP/inst_ADC2default:defaultZ20-847
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-144
—
!Unisim Transformation Summary:
%s111*project2Ú
Å  A total of 22 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances
2default:defaultZ1-111
û
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:302default:default2
00:00:322default:default2
715.6372default:default2
414.5272default:defaultZ17-268


End Record