INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/encoder_testvecors_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_testvecors_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/file_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module file_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/nucleo_end_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nucleo_enc_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_dec_beh_tb
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v:27]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v:28]
WARNING: [VRFC 10-3380] identifier 'CTR_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_enc_beh_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_enc_beh_tb
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_enc_beh_tb.sv:17]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_enc_beh_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_enc_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_enc_dna_tb
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_enc_dna_tb.sv:17]
WARNING: [VRFC 10-3380] identifier 'CTR_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_enc_dna_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/top_noFIFO_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_noFIFO_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
WARNING: [VRFC 10-3380] identifier 'NR_OF_VECTORS' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/top_tb.sv:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
WARNING: [VRFC 10-3507] macro 'rdclk_period' redefined [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:27]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:33]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:43]
