{
  "module_name": "tps65912.h",
  "hash_id": "46544682f1e7290398c23c4abf4ddef849601e810cf9172d0748200aefa137f1",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/tps65912.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_MFD_TPS65912_H\n#define __LINUX_MFD_TPS65912_H\n\n#include <linux/device.h>\n#include <linux/regmap.h>\n\n \n#define TPS65912_DCDC1_CTRL\t\t0x00\n#define TPS65912_DCDC2_CTRL\t\t0x01\n#define TPS65912_DCDC3_CTRL\t\t0x02\n#define TPS65912_DCDC4_CTRL\t\t0x03\n#define TPS65912_DCDC1_OP\t\t0x04\n#define TPS65912_DCDC1_AVS\t\t0x05\n#define TPS65912_DCDC1_LIMIT\t\t0x06\n#define TPS65912_DCDC2_OP\t\t0x07\n#define TPS65912_DCDC2_AVS\t\t0x08\n#define TPS65912_DCDC2_LIMIT\t\t0x09\n#define TPS65912_DCDC3_OP\t\t0x0A\n#define TPS65912_DCDC3_AVS\t\t0x0B\n#define TPS65912_DCDC3_LIMIT\t\t0x0C\n#define TPS65912_DCDC4_OP\t\t0x0D\n#define TPS65912_DCDC4_AVS\t\t0x0E\n#define TPS65912_DCDC4_LIMIT\t\t0x0F\n#define TPS65912_LDO1_OP\t\t0x10\n#define TPS65912_LDO1_AVS\t\t0x11\n#define TPS65912_LDO1_LIMIT\t\t0x12\n#define TPS65912_LDO2_OP\t\t0x13\n#define TPS65912_LDO2_AVS\t\t0x14\n#define TPS65912_LDO2_LIMIT\t\t0x15\n#define TPS65912_LDO3_OP\t\t0x16\n#define TPS65912_LDO3_AVS\t\t0x17\n#define TPS65912_LDO3_LIMIT\t\t0x18\n#define TPS65912_LDO4_OP\t\t0x19\n#define TPS65912_LDO4_AVS\t\t0x1A\n#define TPS65912_LDO4_LIMIT\t\t0x1B\n#define TPS65912_LDO5\t\t\t0x1C\n#define TPS65912_LDO6\t\t\t0x1D\n#define TPS65912_LDO7\t\t\t0x1E\n#define TPS65912_LDO8\t\t\t0x1F\n#define TPS65912_LDO9\t\t\t0x20\n#define TPS65912_LDO10\t\t\t0x21\n#define TPS65912_THRM\t\t\t0x22\n#define TPS65912_CLK32OUT\t\t0x23\n#define TPS65912_DEVCTRL\t\t0x24\n#define TPS65912_DEVCTRL2\t\t0x25\n#define TPS65912_I2C_SPI_CFG\t\t0x26\n#define TPS65912_KEEP_ON\t\t0x27\n#define TPS65912_KEEP_ON2\t\t0x28\n#define TPS65912_SET_OFF1\t\t0x29\n#define TPS65912_SET_OFF2\t\t0x2A\n#define TPS65912_DEF_VOLT\t\t0x2B\n#define TPS65912_DEF_VOLT_MAPPING\t0x2C\n#define TPS65912_DISCHARGE\t\t0x2D\n#define TPS65912_DISCHARGE2\t\t0x2E\n#define TPS65912_EN1_SET1\t\t0x2F\n#define TPS65912_EN1_SET2\t\t0x30\n#define TPS65912_EN2_SET1\t\t0x31\n#define TPS65912_EN2_SET2\t\t0x32\n#define TPS65912_EN3_SET1\t\t0x33\n#define TPS65912_EN3_SET2\t\t0x34\n#define TPS65912_EN4_SET1\t\t0x35\n#define TPS65912_EN4_SET2\t\t0x36\n#define TPS65912_PGOOD\t\t\t0x37\n#define TPS65912_PGOOD2\t\t\t0x38\n#define TPS65912_INT_STS\t\t0x39\n#define TPS65912_INT_MSK\t\t0x3A\n#define TPS65912_INT_STS2\t\t0x3B\n#define TPS65912_INT_MSK2\t\t0x3C\n#define TPS65912_INT_STS3\t\t0x3D\n#define TPS65912_INT_MSK3\t\t0x3E\n#define TPS65912_INT_STS4\t\t0x3F\n#define TPS65912_INT_MSK4\t\t0x40\n#define TPS65912_GPIO1\t\t\t0x41\n#define TPS65912_GPIO2\t\t\t0x42\n#define TPS65912_GPIO3\t\t\t0x43\n#define TPS65912_GPIO4\t\t\t0x44\n#define TPS65912_GPIO5\t\t\t0x45\n#define TPS65912_VMON\t\t\t0x46\n#define TPS65912_LEDA_CTRL1\t\t0x47\n#define TPS65912_LEDA_CTRL2\t\t0x48\n#define TPS65912_LEDA_CTRL3\t\t0x49\n#define TPS65912_LEDA_CTRL4\t\t0x4A\n#define TPS65912_LEDA_CTRL5\t\t0x4B\n#define TPS65912_LEDA_CTRL6\t\t0x4C\n#define TPS65912_LEDA_CTRL7\t\t0x4D\n#define TPS65912_LEDA_CTRL8\t\t0x4E\n#define TPS65912_LEDB_CTRL1\t\t0x4F\n#define TPS65912_LEDB_CTRL2\t\t0x50\n#define TPS65912_LEDB_CTRL3\t\t0x51\n#define TPS65912_LEDB_CTRL4\t\t0x52\n#define TPS65912_LEDB_CTRL5\t\t0x53\n#define TPS65912_LEDB_CTRL6\t\t0x54\n#define TPS65912_LEDB_CTRL7\t\t0x55\n#define TPS65912_LEDB_CTRL8\t\t0x56\n#define TPS65912_LEDC_CTRL1\t\t0x57\n#define TPS65912_LEDC_CTRL2\t\t0x58\n#define TPS65912_LEDC_CTRL3\t\t0x59\n#define TPS65912_LEDC_CTRL4\t\t0x5A\n#define TPS65912_LEDC_CTRL5\t\t0x5B\n#define TPS65912_LEDC_CTRL6\t\t0x5C\n#define TPS65912_LEDC_CTRL7\t\t0x5D\n#define TPS65912_LEDC_CTRL8\t\t0x5E\n#define TPS65912_LED_RAMP_UP_TIME\t0x5F\n#define TPS65912_LED_RAMP_DOWN_TIME\t0x60\n#define TPS65912_LED_SEQ_EN\t\t0x61\n#define TPS65912_LOADSWITCH\t\t0x62\n#define TPS65912_SPARE\t\t\t0x63\n#define TPS65912_VERNUM\t\t\t0x64\n#define TPS6591X_MAX_REGISTER\t\t0x64\n\n \n#define TPS65912_INT_STS_PWRHOLD_F\tBIT(0)\n#define TPS65912_INT_STS_VMON\t\tBIT(1)\n#define TPS65912_INT_STS_PWRON\t\tBIT(2)\n#define TPS65912_INT_STS_PWRON_LP\tBIT(3)\n#define TPS65912_INT_STS_PWRHOLD_R\tBIT(4)\n#define TPS65912_INT_STS_HOTDIE\t\tBIT(5)\n#define TPS65912_INT_STS_GPIO1_R\tBIT(6)\n#define TPS65912_INT_STS_GPIO1_F\tBIT(7)\n\n \n#define TPS65912_INT_STS2_GPIO2_R\tBIT(0)\n#define TPS65912_INT_STS2_GPIO2_F\tBIT(1)\n#define TPS65912_INT_STS2_GPIO3_R\tBIT(2)\n#define TPS65912_INT_STS2_GPIO3_F\tBIT(3)\n#define TPS65912_INT_STS2_GPIO4_R\tBIT(4)\n#define TPS65912_INT_STS2_GPIO4_F\tBIT(5)\n#define TPS65912_INT_STS2_GPIO5_R\tBIT(6)\n#define TPS65912_INT_STS2_GPIO5_F\tBIT(7)\n\n \n#define TPS65912_INT_STS3_PGOOD_DCDC1\tBIT(0)\n#define TPS65912_INT_STS3_PGOOD_DCDC2\tBIT(1)\n#define TPS65912_INT_STS3_PGOOD_DCDC3\tBIT(2)\n#define TPS65912_INT_STS3_PGOOD_DCDC4\tBIT(3)\n#define TPS65912_INT_STS3_PGOOD_LDO1\tBIT(4)\n#define TPS65912_INT_STS3_PGOOD_LDO2\tBIT(5)\n#define TPS65912_INT_STS3_PGOOD_LDO3\tBIT(6)\n#define TPS65912_INT_STS3_PGOOD_LDO4\tBIT(7)\n\n \n#define TPS65912_INT_STS4_PGOOD_LDO5\tBIT(0)\n#define TPS65912_INT_STS4_PGOOD_LDO6\tBIT(1)\n#define TPS65912_INT_STS4_PGOOD_LDO7\tBIT(2)\n#define TPS65912_INT_STS4_PGOOD_LDO8\tBIT(3)\n#define TPS65912_INT_STS4_PGOOD_LDO9\tBIT(4)\n#define TPS65912_INT_STS4_PGOOD_LDO10\tBIT(5)\n\n \n#define GPIO_SLEEP_MASK\t\t\t0x80\n#define GPIO_SLEEP_SHIFT\t\t7\n#define GPIO_DEB_MASK\t\t\t0x10\n#define GPIO_DEB_SHIFT\t\t\t4\n#define GPIO_CFG_MASK\t\t\t0x04\n#define GPIO_CFG_SHIFT\t\t\t2\n#define GPIO_STS_MASK\t\t\t0x02\n#define GPIO_STS_SHIFT\t\t\t1\n#define GPIO_SET_MASK\t\t\t0x01\n#define GPIO_SET_SHIFT\t\t\t0\n\n \n#define GPIO3_SLEEP_MASK\t\t0x80\n#define GPIO3_SLEEP_SHIFT\t\t7\n#define GPIO3_SEL_MASK\t\t\t0x40\n#define GPIO3_SEL_SHIFT\t\t\t6\n#define GPIO3_ODEN_MASK\t\t\t0x20\n#define GPIO3_ODEN_SHIFT\t\t5\n#define GPIO3_DEB_MASK\t\t\t0x10\n#define GPIO3_DEB_SHIFT\t\t\t4\n#define GPIO3_PDEN_MASK\t\t\t0x08\n#define GPIO3_PDEN_SHIFT\t\t3\n#define GPIO3_CFG_MASK\t\t\t0x04\n#define GPIO3_CFG_SHIFT\t\t\t2\n#define GPIO3_STS_MASK\t\t\t0x02\n#define GPIO3_STS_SHIFT\t\t\t1\n#define GPIO3_SET_MASK\t\t\t0x01\n#define GPIO3_SET_SHIFT\t\t\t0\n\n \n#define GPIO4_SLEEP_MASK\t\t0x80\n#define GPIO4_SLEEP_SHIFT\t\t7\n#define GPIO4_SEL_MASK\t\t\t0x40\n#define GPIO4_SEL_SHIFT\t\t\t6\n#define GPIO4_ODEN_MASK\t\t\t0x20\n#define GPIO4_ODEN_SHIFT\t\t5\n#define GPIO4_DEB_MASK\t\t\t0x10\n#define GPIO4_DEB_SHIFT\t\t\t4\n#define GPIO4_PDEN_MASK\t\t\t0x08\n#define GPIO4_PDEN_SHIFT\t\t3\n#define GPIO4_CFG_MASK\t\t\t0x04\n#define GPIO4_CFG_SHIFT\t\t\t2\n#define GPIO4_STS_MASK\t\t\t0x02\n#define GPIO4_STS_SHIFT\t\t\t1\n#define GPIO4_SET_MASK\t\t\t0x01\n#define GPIO4_SET_SHIFT\t\t\t0\n\n \n#define THERM_THERM_HD_MASK\t\t0x20\n#define THERM_THERM_HD_SHIFT\t\t5\n#define THERM_THERM_TS_MASK\t\t0x10\n#define THERM_THERM_TS_SHIFT\t\t4\n#define THERM_THERM_HDSEL_MASK\t\t0x0C\n#define THERM_THERM_HDSEL_SHIFT\t\t2\n#define THERM_RSVD1_MASK\t\t0x02\n#define THERM_RSVD1_SHIFT\t\t1\n#define THERM_THERM_STATE_MASK\t\t0x01\n#define THERM_THERM_STATE_SHIFT\t\t0\n\n \n#define DCDCCTRL_VCON_ENABLE_MASK\t0x80\n#define DCDCCTRL_VCON_ENABLE_SHIFT\t7\n#define DCDCCTRL_VCON_RANGE1_MASK\t0x40\n#define DCDCCTRL_VCON_RANGE1_SHIFT\t6\n#define DCDCCTRL_VCON_RANGE0_MASK\t0x20\n#define DCDCCTRL_VCON_RANGE0_SHIFT\t5\n#define DCDCCTRL_TSTEP2_MASK\t\t0x10\n#define DCDCCTRL_TSTEP2_SHIFT\t\t4\n#define DCDCCTRL_TSTEP1_MASK\t\t0x08\n#define DCDCCTRL_TSTEP1_SHIFT\t\t3\n#define DCDCCTRL_TSTEP0_MASK\t\t0x04\n#define DCDCCTRL_TSTEP0_SHIFT\t\t2\n#define DCDCCTRL_DCDC1_MODE_MASK\t0x02\n#define DCDCCTRL_DCDC1_MODE_SHIFT\t1\n\n \n#define DCDCCTRL_TSTEP2_MASK\t\t0x10\n#define DCDCCTRL_TSTEP2_SHIFT\t\t4\n#define DCDCCTRL_TSTEP1_MASK\t\t0x08\n#define DCDCCTRL_TSTEP1_SHIFT\t\t3\n#define DCDCCTRL_TSTEP0_MASK\t\t0x04\n#define DCDCCTRL_TSTEP0_SHIFT\t\t2\n#define DCDCCTRL_DCDC_MODE_MASK\t\t0x02\n#define DCDCCTRL_DCDC_MODE_SHIFT\t1\n#define DCDCCTRL_RSVD0_MASK\t\t0x01\n#define DCDCCTRL_RSVD0_SHIFT\t\t0\n\n \n#define DCDCCTRL_RAMP_TIME_MASK\t\t0x01\n#define DCDCCTRL_RAMP_TIME_SHIFT\t0\n\n \n#define DCDC_AVS_ENABLE_MASK\t\t0x80\n#define DCDC_AVS_ENABLE_SHIFT\t\t7\n#define DCDC_AVS_ECO_MASK\t\t0x40\n#define DCDC_AVS_ECO_SHIFT\t\t6\n\n \n#define DCDC_LIMIT_RANGE_MASK\t\t0xC0\n#define DCDC_LIMIT_RANGE_SHIFT\t\t6\n#define DCDC_LIMIT_MAX_SEL_MASK\t\t0x3F\n#define DCDC_LIMIT_MAX_SEL_SHIFT\t0\n\n \nenum tps65912_irqs {\n\t \n\tTPS65912_IRQ_PWRHOLD_F,\n\tTPS65912_IRQ_VMON,\n\tTPS65912_IRQ_PWRON,\n\tTPS65912_IRQ_PWRON_LP,\n\tTPS65912_IRQ_PWRHOLD_R,\n\tTPS65912_IRQ_HOTDIE,\n\tTPS65912_IRQ_GPIO1_R,\n\tTPS65912_IRQ_GPIO1_F,\n\t \n\tTPS65912_IRQ_GPIO2_R,\n\tTPS65912_IRQ_GPIO2_F,\n\tTPS65912_IRQ_GPIO3_R,\n\tTPS65912_IRQ_GPIO3_F,\n\tTPS65912_IRQ_GPIO4_R,\n\tTPS65912_IRQ_GPIO4_F,\n\tTPS65912_IRQ_GPIO5_R,\n\tTPS65912_IRQ_GPIO5_F,\n\t \n\tTPS65912_IRQ_PGOOD_DCDC1,\n\tTPS65912_IRQ_PGOOD_DCDC2,\n\tTPS65912_IRQ_PGOOD_DCDC3,\n\tTPS65912_IRQ_PGOOD_DCDC4,\n\tTPS65912_IRQ_PGOOD_LDO1,\n\tTPS65912_IRQ_PGOOD_LDO2,\n\tTPS65912_IRQ_PGOOD_LDO3,\n\tTPS65912_IRQ_PGOOD_LDO4,\n\t \n\tTPS65912_IRQ_PGOOD_LDO5,\n\tTPS65912_IRQ_PGOOD_LDO6,\n\tTPS65912_IRQ_PGOOD_LDO7,\n\tTPS65912_IRQ_PGOOD_LDO8,\n\tTPS65912_IRQ_PGOOD_LDO9,\n\tTPS65912_IRQ_PGOOD_LDO10,\n};\n\n \nstruct tps65912 {\n\tstruct device *dev;\n\tstruct regmap *regmap;\n\n\t \n\tint irq;\n\tstruct regmap_irq_chip_data *irq_data;\n};\n\nextern const struct regmap_config tps65912_regmap_config;\n\nint tps65912_device_init(struct tps65912 *tps);\nvoid tps65912_device_exit(struct tps65912 *tps);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}