// Seed: 828545501
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2, id_3, id_4;
  assign id_3 = id_2;
endmodule
module module_1 #(
    parameter id_2 = 32'd36,
    parameter id_3 = 32'd5
) (
    input wire id_0,
    output supply0 id_1,
    input wire _id_2,
    input wire _id_3,
    input tri0 id_4,
    input wire id_5,
    input tri1 id_6
);
  wand id_8, id_9;
  or primCall (id_1, id_5, id_8, id_0, id_12, id_9, id_4, id_11);
  assign id_9 = -1;
  logic [id_3 : {  (  id_3  )  {  -1  ,  id_2  }  }] id_10, id_11;
  wire id_12 = id_3;
  assign id_9 = id_8#(
      .id_8(1),
      .id_9(1)
  );
  module_0 modCall_1 (id_10);
endmodule
