

================================================================
== Synthesis Summary Report of 'test'
================================================================
+ General Information: 
    * Date:           Fri May 10 16:44:26 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D5
    * Solution:       comb_44 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |               Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |           |            |             |     |
    |               & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |     FF     |     LUT     | URAM|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |+ test                              |     -|  0.00|      113|  1.130e+03|         -|      114|     -|        no|  4 (~0%)|  700 (27%)|  12377 (2%)|  37078 (13%)|    -|
    | + test_Pipeline_ARRAY_1_READ       |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_1_READ                    |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_2_READ       |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_2_READ                    |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_37_1    |     -|  0.29|        9|     90.000|         -|        9|     -|        no|        -|    28 (1%)|   535 (~0%)|   1708 (~0%)|    -|
    |  o VITIS_LOOP_37_1                 |     -|  7.30|        7|     70.000|         2|        1|     7|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_99_13   |     -|  0.88|        5|     50.000|         -|        5|     -|        no|        -|    84 (3%)|   459 (~0%)|   2478 (~0%)|    -|
    |  o VITIS_LOOP_99_13                |     -|  7.30|        3|     30.000|         1|        1|     3|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_120_17  |     -|  1.88|       10|    100.000|         -|       10|     -|        no|        -|    4 (~0%)|    76 (~0%)|    305 (~0%)|    -|
    |  o VITIS_LOOP_120_17               |     -|  7.30|        8|     80.000|         1|        1|     8|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_130_19  |     -|  0.39|        4|     40.000|         -|        4|     -|        no|        -|    60 (2%)|   440 (~0%)|    2994 (1%)|    -|
    |  o VITIS_LOOP_130_19               |     -|  7.30|        2|     20.000|         2|        1|     2|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_173_27  |     -|  0.43|        4|     40.000|         -|        4|     -|        no|        -|   16 (~0%)|    75 (~0%)|    821 (~0%)|    -|
    |  o VITIS_LOOP_173_27               |     -|  7.30|        2|     20.000|         1|        1|     2|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_151_23  |     -|  0.41|        8|     80.000|         -|        8|     -|        no|        -|   24 (~0%)|   526 (~0%)|   1507 (~0%)|    -|
    |  o VITIS_LOOP_151_23               |     -|  7.30|        6|     60.000|         2|        1|     6|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_WRITE        |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|    37 (~0%)|    139 (~0%)|    -|
    |  o ARRAY_WRITE                     |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg2_1   | 0x28   | 32    | W      | Data signal of arg2              |                                                                      |
| s_axi_control | arg2_2   | 0x2c   | 32    | W      | Data signal of arg2              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| out1     | inout     | unsigned int* |
| arg1     | inout     | unsigned int* |
| arg2     | inout     | unsigned int* |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
| arg2     | m_axi_mem     | interface |          |                                  |
| arg2     | s_axi_control | register  | offset   | name=arg2_1 offset=0x28 range=32 |
| arg2     | s_axi_control | register  | offset   | name=arg2_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 16     | 32    | ARRAY_1_READ | d5.cpp:18:3   |
| m_axi_mem    | read      | 16     | 32    | ARRAY_2_READ | d5.cpp:25:3   |
| m_axi_mem    | write     | 16     | 32    | ARRAY_WRITE  | d5.cpp:219:2  |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop         | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d5.cpp:20:16    | read      | Widen Fail   |        | ARRAY_1_READ | d5.cpp:18:3   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d5.cpp:20:16    | read      | Inferred     | 16     | ARRAY_1_READ | d5.cpp:18:3   |            |                                                                                                       |
| m_axi_mem    | arg2     | d5.cpp:27:16    | read      | Widen Fail   |        | ARRAY_2_READ | d5.cpp:25:3   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d5.cpp:27:16    | read      | Inferred     | 16     | ARRAY_2_READ | d5.cpp:25:3   |            |                                                                                                       |
| m_axi_mem    | out1     | d5.cpp:221:11   | write     | Widen Fail   |        | ARRAY_WRITE  | d5.cpp:219:2  | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d5.cpp:221:11   | write     | Inferred     | 16     | ARRAY_WRITE  | d5.cpp:219:2  |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                               | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+------------------------------------+-----+--------+--------------+-----+--------+---------+
| + test                             | 700 |        |              |     |        |         |
|   mul_32ns_32ns_63_1_1_U314        | 4   |        | mul_ln90_92  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U315        | 4   |        | factor       | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U316        | 4   |        | factor1      | mul | auto   | 0       |
|   add_ln90_fu_1418_p2              | -   |        | add_ln90     | add | fabric | 0       |
|   mul_32ns_32ns_63_1_1_U317        | 4   |        | factor3      | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U318        | 4   |        | factor4      | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U319        | 4   |        | factor5      | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U320        | 4   |        | factor9      | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U321        | 4   |        | factor10     | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U322        | 4   |        | factor11     | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U323        | 4   |        | factor12     | mul | auto   | 0       |
|   tmp3_fu_1460_p2                  | -   |        | tmp3         | add | fabric | 0       |
|   mul_32ns_32ns_63_1_1_U324        | 4   |        | factor17     | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U325        | 4   |        | factor18     | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U326        | 4   |        | factor19     | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U327        | 4   |        | factor20     | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U328        | 4   |        | factor21     | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U329        | 4   |        | factor27     | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U330        | 4   |        | factor28     | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U331        | 4   |        | factor29     | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U332        | 4   |        | factor30     | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U333        | 4   |        | factor31     | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U334        | 4   |        | factor32     | mul | auto   | 0       |
|   tmp10_fu_1514_p2                 | -   |        | tmp10        | add | fabric | 0       |
|   mul_32ns_32ns_63_1_1_U335        | 4   |        | factor39     | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U336        | 4   |        | factor40     | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U337        | 4   |        | factor41     | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U338        | 4   |        | factor42     | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U339        | 4   |        | factor43     | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U314        | 4   |        | factor44     | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U315        | 4   |        | factor45     | mul | auto   | 0       |
|   tmp17_fu_1553_p2                 | -   |        | tmp17        | add | fabric | 0       |
|   tmp20_fu_1221_p2                 | -   |        | tmp20        | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U340        | 4   |        | mul_ln90_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U340        | 4   |        | mul_ln90_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U341        | 4   |        | mul_ln90     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U342        | 4   |        | mul_ln90_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U343        | 4   |        | mul_ln90_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U344        | 4   |        | mul_ln90_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U345        | 4   |        | mul_ln90_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U346        | 4   |        | mul_ln90_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U347        | 4   |        | mul_ln90_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U348        | 4   |        | mul_ln90_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U349        | 4   |        | mul_ln90_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U340        | 4   |        | mul_ln90_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U341        | 4   |        | mul_ln90_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U341        | 4   |        | mul_ln90_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U342        | 4   |        | mul_ln90_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U350        | 4   |        | mul_ln90_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U351        | 4   |        | mul_ln90_16  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U352        | 4   |        | mul_ln90_17  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U353        | 4   |        | mul_ln90_18  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U354        | 4   |        | mul_ln90_19  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U343        | 4   |        | mul_ln90_20  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U355        | 4   |        | mul_ln90_21  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U344        | 4   |        | mul_ln90_22  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U345        | 4   |        | mul_ln90_23  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U356        | 4   |        | mul_ln90_24  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U357        | 4   |        | mul_ln90_25  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U358        | 4   |        | mul_ln90_26  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U359        | 4   |        | mul_ln90_27  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U360        | 4   |        | mul_ln90_28  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U361        | 4   |        | mul_ln90_29  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U362        | 4   |        | mul_ln90_30  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U363        | 4   |        | mul_ln90_31  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U364        | 4   |        | mul_ln90_32  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U342        | 4   |        | mul_ln90_33  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U343        | 4   |        | mul_ln90_34  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U346        | 4   |        | mul_ln90_35  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U365        | 4   |        | mul_ln90_36  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U347        | 4   |        | mul_ln90_37  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U366        | 4   |        | mul_ln90_38  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U367        | 4   |        | mul_ln90_39  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U368        | 4   |        | mul_ln90_40  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U369        | 4   |        | mul_ln90_41  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U348        | 4   |        | mul_ln90_42  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U370        | 4   |        | mul_ln90_43  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U371        | 4   |        | mul_ln90_44  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U344        | 4   |        | mul_ln90_45  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U345        | 4   |        | mul_ln90_46  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U372        | 4   |        | mul_ln90_47  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U373        | 4   |        | mul_ln90_48  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U374        | 4   |        | mul_ln90_49  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U375        | 4   |        | mul_ln90_50  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U376        | 4   |        | mul_ln90_51  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U377        | 4   |        | mul_ln90_52  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U378        | 4   |        | mul_ln90_53  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U379        | 4   |        | mul_ln90_54  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U346        | 4   |        | mul_ln90_55  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U347        | 4   |        | mul_ln90_56  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U348        | 4   |        | mul_ln90_57  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U349        | 4   |        | mul_ln90_58  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U380        | 4   |        | mul_ln90_59  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U381        | 4   |        | mul_ln90_60  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U350        | 4   |        | mul_ln90_61  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U382        | 4   |        | mul_ln90_62  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U383        | 4   |        | mul_ln90_63  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U384        | 4   |        | mul_ln90_64  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U385        | 4   |        | mul_ln90_65  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U386        | 4   |        | mul_ln90_66  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U387        | 4   |        | mul_ln90_67  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U351        | 4   |        | mul_ln90_68  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U352        | 4   |        | mul_ln90_69  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U353        | 4   |        | mul_ln90_70  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U354        | 4   |        | mul_ln90_71  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U388        | 4   |        | mul_ln90_72  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U389        | 4   |        | mul_ln90_73  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U355        | 4   |        | mul_ln90_74  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U356        | 4   |        | mul_ln90_75  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U390        | 4   |        | mul_ln90_76  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U391        | 4   |        | mul_ln90_77  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U392        | 4   |        | mul_ln90_78  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U393        | 4   |        | mul_ln90_79  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U394        | 4   |        | mul_ln90_80  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U357        | 4   |        | mul_ln90_81  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U395        | 4   |        | mul_ln90_82  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U396        | 4   |        | mul_ln90_83  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U397        | 4   |        | mul_ln90_84  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U358        | 4   |        | mul_ln90_85  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U359        | 4   |        | mul_ln90_86  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U360        | 4   |        | mul_ln90_87  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U361        | 4   |        | mul_ln90_88  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U398        | 4   |        | mul_ln90_89  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U399        | 4   |        | mul_ln90_90  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U400        | 4   |        | mul_ln90_91  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U362        | 4   |        | mul_ln184    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U363        | 4   |        | mul_ln184_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U364        | 4   |        | mul_ln184_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U365        | 4   |        | mul_ln184_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U366        | 4   |        | mul_ln184_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U367        | 4   |        | mul_ln184_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U368        | 4   |        | mul_ln184_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U369        | 4   |        | mul_ln184_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U370        | 4   |        | mul_ln184_8  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U371        | 4   |        | mul_ln185    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U372        | 4   |        | mul_ln185_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U373        | 4   |        | mul_ln185_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U374        | 4   |        | mul_ln185_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U375        | 4   |        | mul_ln185_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U376        | 4   |        | mul_ln185_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U377        | 4   |        | mul_ln185_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U378        | 4   |        | mul_ln185_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U379        | 4   |        | mul_ln185_8  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U380        | 4   |        | mul_ln186    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U381        | 4   |        | mul_ln186_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U382        | 4   |        | mul_ln186_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U383        | 4   |        | mul_ln186_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U384        | 4   |        | mul_ln186_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U385        | 4   |        | mul_ln186_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U386        | 4   |        | mul_ln186_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U387        | 4   |        | mul_ln186_7  | mul | auto   | 0       |
|   add_ln186_fu_2846_p2             | -   |        | add_ln186    | add | fabric | 0       |
|   add_ln186_1_fu_2852_p2           | -   |        | add_ln186_1  | add | fabric | 0       |
|   add_ln186_2_fu_2866_p2           | -   |        | add_ln186_2  | add | fabric | 0       |
|   add_ln186_3_fu_2872_p2           | -   |        | add_ln186_3  | add | fabric | 0       |
|   add_ln186_4_fu_2878_p2           | -   |        | add_ln186_4  | add | fabric | 0       |
|   add_ln186_5_fu_2892_p2           | -   |        | add_ln186_5  | add | fabric | 0       |
|   add_ln186_8_fu_2898_p2           | -   |        | add_ln186_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U388        | 4   |        | mul_ln187    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U389        | 4   |        | mul_ln187_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U390        | 4   |        | mul_ln187_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U391        | 4   |        | mul_ln187_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U392        | 4   |        | mul_ln187_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U393        | 4   |        | mul_ln187_5  | mul | auto   | 0       |
|   add_ln187_5_fu_2946_p2           | -   |        | add_ln187_5  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U394        | 4   |        | mul_ln188    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U395        | 4   |        | mul_ln188_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U396        | 4   |        | mul_ln188_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U397        | 4   |        | mul_ln188_3  | mul | auto   | 0       |
|   add_ln188_fu_2958_p2             | -   |        | add_ln188    | add | fabric | 0       |
|   add_ln188_1_fu_2964_p2           | -   |        | add_ln188_1  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U401        | 4   |        | mul_ln189    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U402        | 4   |        | mul_ln189_1  | mul | auto   | 0       |
|   add_ln189_fu_2001_p2             | -   |        | add_ln189    | add | fabric | 0       |
|   arr_11_fu_2998_p2                | -   |        | arr_11       | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U403        | 4   |        | mul_ln190    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U404        | 4   |        | mul_ln190_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U405        | 4   |        | mul_ln190_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U406        | 4   |        | mul_ln190_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U407        | 4   |        | mul_ln190_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U408        | 4   |        | mul_ln190_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U409        | 4   |        | mul_ln190_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U410        | 4   |        | mul_ln190_7  | mul | auto   | 0       |
|   add_ln190_fu_2011_p2             | -   |        | add_ln190    | add | fabric | 0       |
|   add_ln190_1_fu_2017_p2           | -   |        | add_ln190_1  | add | fabric | 0       |
|   add_ln190_2_fu_2031_p2           | -   |        | add_ln190_2  | add | fabric | 0       |
|   add_ln190_3_fu_2037_p2           | -   |        | add_ln190_3  | add | fabric | 0       |
|   add_ln190_4_fu_2043_p2           | -   |        | add_ln190_4  | add | fabric | 0       |
|   add_ln190_5_fu_2057_p2           | -   |        | add_ln190_5  | add | fabric | 0       |
|   add_ln190_7_fu_2063_p2           | -   |        | add_ln190_7  | add | fabric | 0       |
|   add_ln190_8_fu_2069_p2           | -   |        | add_ln190_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U411        | 4   |        | mul_ln191    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U349        | 4   |        | mul_ln191_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U350        | 4   |        | mul_ln191_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U412        | 4   |        | mul_ln191_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U351        | 4   |        | mul_ln191_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U413        | 4   |        | mul_ln191_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U414        | 4   |        | mul_ln191_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U415        | 4   |        | mul_ln191_7  | mul | auto   | 0       |
|   add_ln191_fu_2082_p2             | -   |        | add_ln191    | add | fabric | 0       |
|   add_ln191_1_fu_2088_p2           | -   |        | add_ln191_1  | add | fabric | 0       |
|   add_ln191_2_fu_2102_p2           | -   |        | add_ln191_2  | add | fabric | 0       |
|   add_ln191_3_fu_2108_p2           | -   |        | add_ln191_3  | add | fabric | 0       |
|   add_ln191_4_fu_2114_p2           | -   |        | add_ln191_4  | add | fabric | 0       |
|   add_ln191_5_fu_2128_p2           | -   |        | add_ln191_5  | add | fabric | 0       |
|   add_ln191_6_fu_2134_p2           | -   |        | add_ln191_6  | add | fabric | 0       |
|   add_ln191_7_fu_2140_p2           | -   |        | add_ln191_7  | add | fabric | 0       |
|   add_ln191_9_fu_2146_p2           | -   |        | add_ln191_9  | add | fabric | 0       |
|   add_ln191_10_fu_2152_p2          | -   |        | add_ln191_10 | add | fabric | 0       |
|   add_ln191_12_fu_1734_p2          | -   |        | add_ln191_12 | add | fabric | 0       |
|   add_ln191_13_fu_1740_p2          | -   |        | add_ln191_13 | add | fabric | 0       |
|   add_ln191_14_fu_1754_p2          | -   |        | add_ln191_14 | add | fabric | 0       |
|   add_ln191_16_fu_1760_p2          | -   |        | add_ln191_16 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U416        | 4   |        | mul_ln192    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U417        | 4   |        | mul_ln192_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U398        | 4   |        | mul_ln192_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U418        | 4   |        | mul_ln192_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U399        | 4   |        | mul_ln192_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U400        | 4   |        | mul_ln192_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U401        | 4   |        | mul_ln192_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U419        | 4   |        | mul_ln193    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U402        | 4   |        | mul_ln193_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U420        | 4   |        | mul_ln193_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U403        | 4   |        | mul_ln193_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U404        | 4   |        | mul_ln193_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U405        | 4   |        | mul_ln193_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U406        | 4   |        | mul_ln194    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U421        | 4   |        | mul_ln194_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U407        | 4   |        | mul_ln194_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U408        | 4   |        | mul_ln194_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U409        | 4   |        | mul_ln194_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U422        | 4   |        | mul_ln195    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U410        | 4   |        | mul_ln195_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U411        | 4   |        | mul_ln195_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U412        | 4   |        | mul_ln195_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U413        | 4   |        | mul_ln196    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U414        | 4   |        | mul_ln196_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U415        | 4   |        | mul_ln196_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U423        | 4   |        | mul_ln197    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U424        | 4   |        | mul_ln197_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U425        | 4   |        | mul_ln198    | mul | auto   | 0       |
|   add_ln90_6_fu_2188_p2            | -   |        | add_ln90_6   | add | fabric | 0       |
|   add_ln90_7_fu_2194_p2            | -   |        | add_ln90_7   | add | fabric | 0       |
|   add_ln90_9_fu_2208_p2            | -   |        | add_ln90_9   | add | fabric | 0       |
|   grp_fu_1127_p2                   | -   |        | add_ln90_10  | add | fabric | 0       |
|   add_ln90_11_fu_2222_p2           | -   |        | add_ln90_11  | add | fabric | 0       |
|   add_ln90_13_fu_2228_p2           | -   |        | add_ln90_13  | add | fabric | 0       |
|   grp_fu_1133_p2                   | -   |        | add_ln90_15  | add | fabric | 0       |
|   add_ln90_16_fu_2234_p2           | -   |        | add_ln90_16  | add | fabric | 0       |
|   add_ln90_18_fu_1766_p2           | -   |        | add_ln90_18  | add | fabric | 0       |
|   add_ln90_19_fu_1772_p2           | -   |        | add_ln90_19  | add | fabric | 0       |
|   add_ln90_20_fu_1786_p2           | -   |        | add_ln90_20  | add | fabric | 0       |
|   add_ln90_22_fu_1792_p2           | -   |        | add_ln90_22  | add | fabric | 0       |
|   add_ln200_1_fu_3090_p2           | -   |        | add_ln200_1  | add | fabric | 0       |
|   add_ln200_2_fu_3102_p2           | -   |        | add_ln200_2  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U426        | 4   |        | mul_ln200    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U427        | 4   |        | mul_ln200_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U428        | 4   |        | mul_ln200_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U429        | 4   |        | mul_ln200_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U430        | 4   |        | mul_ln200_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U431        | 4   |        | mul_ln200_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U432        | 4   |        | mul_ln200_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U433        | 4   |        | mul_ln200_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U434        | 4   |        | mul_ln200_8  | mul | auto   | 0       |
|   add_ln200_4_fu_2342_p2           | -   |        | add_ln200_4  | add | fabric | 0       |
|   add_ln200_5_fu_2352_p2           | -   |        | add_ln200_5  | add | fabric | 0       |
|   add_ln200_6_fu_2358_p2           | -   |        | add_ln200_6  | add | fabric | 0       |
|   add_ln200_7_fu_2368_p2           | -   |        | add_ln200_7  | add | fabric | 0       |
|   add_ln200_43_fu_3156_p2          | -   |        | add_ln200_43 | add | fabric | 0       |
|   add_ln200_8_fu_3160_p2           | -   |        | add_ln200_8  | add | fabric | 0       |
|   add_ln200_9_fu_2374_p2           | -   |        | add_ln200_9  | add | fabric | 0       |
|   add_ln200_10_fu_2384_p2          | -   |        | add_ln200_10 | add | fabric | 0       |
|   add_ln200_14_fu_3193_p2          | -   |        | add_ln200_14 | add | fabric | 0       |
|   add_ln200_35_fu_3207_p2          | -   |        | add_ln200_35 | add | fabric | 0       |
|   add_ln200_11_fu_3213_p2          | -   |        | add_ln200_11 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U416        | 4   |        | mul_ln200_9  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U417        | 4   |        | mul_ln200_10 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U418        | 4   |        | mul_ln200_11 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U419        | 4   |        | mul_ln200_12 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U420        | 4   |        | mul_ln200_13 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U421        | 4   |        | mul_ln200_14 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U422        | 4   |        | mul_ln200_15 | mul | auto   | 0       |
|   add_ln200_15_fu_3303_p2          | -   |        | add_ln200_15 | add | fabric | 0       |
|   add_ln200_16_fu_3313_p2          | -   |        | add_ln200_16 | add | fabric | 0       |
|   add_ln200_17_fu_3323_p2          | -   |        | add_ln200_17 | add | fabric | 0       |
|   add_ln200_18_fu_3329_p2          | -   |        | add_ln200_18 | add | fabric | 0       |
|   add_ln200_20_fu_3339_p2          | -   |        | add_ln200_20 | add | fabric | 0       |
|   add_ln200_21_fu_3349_p2          | -   |        | add_ln200_21 | add | fabric | 0       |
|   add_ln200_22_fu_3359_p2          | -   |        | add_ln200_22 | add | fabric | 0       |
|   add_ln200_19_fu_4310_p2          | -   |        | add_ln200_19 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U423        | 4   |        | mul_ln200_16 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U424        | 4   |        | mul_ln200_17 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U425        | 4   |        | mul_ln200_18 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U426        | 4   |        | mul_ln200_19 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U427        | 4   |        | mul_ln200_20 | mul | auto   | 0       |
|   add_ln200_23_fu_3405_p2          | -   |        | add_ln200_23 | add | fabric | 0       |
|   add_ln200_24_fu_3415_p2          | -   |        | add_ln200_24 | add | fabric | 0       |
|   add_ln200_26_fu_3425_p2          | -   |        | add_ln200_26 | add | fabric | 0       |
|   add_ln200_27_fu_4349_p2          | -   |        | add_ln200_27 | add | fabric | 0       |
|   add_ln200_44_fu_4359_p2          | -   |        | add_ln200_44 | add | fabric | 0       |
|   add_ln200_28_fu_4364_p2          | -   |        | add_ln200_28 | add | fabric | 0       |
|   add_ln200_42_fu_4378_p2          | -   |        | add_ln200_42 | add | fabric | 0       |
|   add_ln200_25_fu_4383_p2          | -   |        | add_ln200_25 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U428        | 4   |        | mul_ln200_21 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U429        | 4   |        | mul_ln200_22 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U430        | 4   |        | mul_ln200_23 | mul | auto   | 0       |
|   add_ln200_30_fu_3451_p2          | -   |        | add_ln200_30 | add | fabric | 0       |
|   add_ln200_36_fu_4419_p2          | -   |        | add_ln200_36 | add | fabric | 0       |
|   add_ln200_37_fu_4429_p2          | -   |        | add_ln200_37 | add | fabric | 0       |
|   add_ln200_29_fu_4705_p2          | -   |        | add_ln200_29 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U431        | 4   |        | mul_ln200_24 | mul | auto   | 0       |
|   add_ln200_38_fu_4741_p2          | -   |        | add_ln200_38 | add | fabric | 0       |
|   add_ln200_31_fu_4751_p2          | -   |        | add_ln200_31 | add | fabric | 0       |
|   add_ln185_fu_3461_p2             | -   |        | add_ln185    | add | fabric | 0       |
|   add_ln185_1_fu_3467_p2           | -   |        | add_ln185_1  | add | fabric | 0       |
|   add_ln185_2_fu_3481_p2           | -   |        | add_ln185_2  | add | fabric | 0       |
|   add_ln185_3_fu_3487_p2           | -   |        | add_ln185_3  | add | fabric | 0       |
|   add_ln185_6_fu_3513_p2           | -   |        | add_ln185_6  | add | fabric | 0       |
|   add_ln185_8_fu_3519_p2           | -   |        | add_ln185_8  | add | fabric | 0       |
|   add_ln185_9_fu_3525_p2           | -   |        | add_ln185_9  | add | fabric | 0       |
|   add_ln200_39_fu_4793_p2          | -   |        | add_ln200_39 | add | fabric | 0       |
|   add_ln184_fu_3531_p2             | -   |        | add_ln184    | add | fabric | 0       |
|   add_ln184_1_fu_3537_p2           | -   |        | add_ln184_1  | add | fabric | 0       |
|   add_ln184_2_fu_3551_p2           | -   |        | add_ln184_2  | add | fabric | 0       |
|   add_ln184_3_fu_3557_p2           | -   |        | add_ln184_3  | add | fabric | 0       |
|   add_ln184_6_fu_3583_p2           | -   |        | add_ln184_6  | add | fabric | 0       |
|   add_ln184_8_fu_3589_p2           | -   |        | add_ln184_8  | add | fabric | 0       |
|   add_ln184_9_fu_3595_p2           | -   |        | add_ln184_9  | add | fabric | 0       |
|   add_ln200_40_fu_4841_p2          | -   |        | add_ln200_40 | add | fabric | 0       |
|   add_ln200_34_fu_5014_p2          | -   |        | add_ln200_34 | add | fabric | 0       |
|   out1_w_fu_5038_p2                | -   |        | out1_w       | add | fabric | 0       |
|   add_ln201_fu_5047_p2             | -   |        | add_ln201    | add | fabric | 0       |
|   add_ln197_1_fu_2390_p2           | -   |        | add_ln197_1  | add | fabric | 0       |
|   add_ln197_2_fu_2396_p2           | -   |        | add_ln197_2  | add | fabric | 0       |
|   add_ln197_4_fu_2410_p2           | -   |        | add_ln197_4  | add | fabric | 0       |
|   add_ln197_5_fu_2416_p2           | -   |        | add_ln197_5  | add | fabric | 0       |
|   add_ln197_6_fu_2430_p2           | -   |        | add_ln197_6  | add | fabric | 0       |
|   add_ln197_8_fu_2436_p2           | -   |        | add_ln197_8  | add | fabric | 0       |
|   add_ln197_10_fu_2442_p2          | -   |        | add_ln197_10 | add | fabric | 0       |
|   add_ln197_11_fu_2448_p2          | -   |        | add_ln197_11 | add | fabric | 0       |
|   add_ln197_13_fu_1798_p2          | -   |        | add_ln197_13 | add | fabric | 0       |
|   add_ln197_14_fu_1804_p2          | -   |        | add_ln197_14 | add | fabric | 0       |
|   add_ln197_15_fu_1818_p2          | -   |        | add_ln197_15 | add | fabric | 0       |
|   add_ln197_17_fu_1824_p2          | -   |        | add_ln197_17 | add | fabric | 0       |
|   add_ln201_2_fu_3663_p2           | -   |        | add_ln201_2  | add | fabric | 0       |
|   add_ln201_4_fu_3675_p2           | -   |        | add_ln201_4  | add | fabric | 0       |
|   out1_w_1_fu_5068_p2              | -   |        | out1_w_1     | add | fabric | 0       |
|   grp_fu_1133_p2                   | -   |        | add_ln196    | add | fabric | 0       |
|   add_ln196_2_fu_3701_p2           | -   |        | add_ln196_2  | add | fabric | 0       |
|   add_ln196_4_fu_2484_p2           | -   |        | add_ln196_4  | add | fabric | 0       |
|   add_ln196_5_fu_2490_p2           | -   |        | add_ln196_5  | add | fabric | 0       |
|   add_ln196_6_fu_2504_p2           | -   |        | add_ln196_6  | add | fabric | 0       |
|   add_ln196_8_fu_2510_p2           | -   |        | add_ln196_8  | add | fabric | 0       |
|   add_ln196_10_fu_3732_p2          | -   |        | add_ln196_10 | add | fabric | 0       |
|   add_ln196_11_fu_3738_p2          | -   |        | add_ln196_11 | add | fabric | 0       |
|   add_ln196_13_fu_2516_p2          | -   |        | add_ln196_13 | add | fabric | 0       |
|   add_ln196_14_fu_2522_p2          | -   |        | add_ln196_14 | add | fabric | 0       |
|   add_ln196_15_fu_2536_p2          | -   |        | add_ln196_15 | add | fabric | 0       |
|   add_ln196_17_fu_2542_p2          | -   |        | add_ln196_17 | add | fabric | 0       |
|   add_ln202_1_fu_3799_p2           | -   |        | add_ln202_1  | add | fabric | 0       |
|   add_ln202_2_fu_3805_p2           | -   |        | add_ln202_2  | add | fabric | 0       |
|   add_ln195_fu_3817_p2             | -   |        | add_ln195    | add | fabric | 0       |
|   add_ln195_1_fu_3823_p2           | -   |        | add_ln195_1  | add | fabric | 0       |
|   add_ln195_4_fu_2548_p2           | -   |        | add_ln195_4  | add | fabric | 0       |
|   add_ln195_5_fu_2554_p2           | -   |        | add_ln195_5  | add | fabric | 0       |
|   add_ln195_6_fu_2568_p2           | -   |        | add_ln195_6  | add | fabric | 0       |
|   add_ln195_8_fu_2574_p2           | -   |        | add_ln195_8  | add | fabric | 0       |
|   add_ln195_10_fu_3854_p2          | -   |        | add_ln195_10 | add | fabric | 0       |
|   add_ln195_11_fu_3860_p2          | -   |        | add_ln195_11 | add | fabric | 0       |
|   add_ln195_13_fu_2580_p2          | -   |        | add_ln195_13 | add | fabric | 0       |
|   add_ln195_14_fu_2586_p2          | -   |        | add_ln195_14 | add | fabric | 0       |
|   add_ln195_15_fu_2600_p2          | -   |        | add_ln195_15 | add | fabric | 0       |
|   add_ln195_17_fu_2606_p2          | -   |        | add_ln195_17 | add | fabric | 0       |
|   add_ln203_1_fu_4480_p2           | -   |        | add_ln203_1  | add | fabric | 0       |
|   add_ln203_2_fu_4492_p2           | -   |        | add_ln203_2  | add | fabric | 0       |
|   add_ln194_fu_3901_p2             | -   |        | add_ln194    | add | fabric | 0       |
|   add_ln194_1_fu_3907_p2           | -   |        | add_ln194_1  | add | fabric | 0       |
|   add_ln194_4_fu_2612_p2           | -   |        | add_ln194_4  | add | fabric | 0       |
|   add_ln194_5_fu_2618_p2           | -   |        | add_ln194_5  | add | fabric | 0       |
|   add_ln194_6_fu_2632_p2           | -   |        | add_ln194_6  | add | fabric | 0       |
|   add_ln194_8_fu_2638_p2           | -   |        | add_ln194_8  | add | fabric | 0       |
|   add_ln194_10_fu_3938_p2          | -   |        | add_ln194_10 | add | fabric | 0       |
|   add_ln194_11_fu_3944_p2          | -   |        | add_ln194_11 | add | fabric | 0       |
|   add_ln194_13_fu_2644_p2          | -   |        | add_ln194_13 | add | fabric | 0       |
|   add_ln194_14_fu_2650_p2          | -   |        | add_ln194_14 | add | fabric | 0       |
|   add_ln194_15_fu_2664_p2          | -   |        | add_ln194_15 | add | fabric | 0       |
|   add_ln194_17_fu_2670_p2          | -   |        | add_ln194_17 | add | fabric | 0       |
|   add_ln204_1_fu_4540_p2           | -   |        | add_ln204_1  | add | fabric | 0       |
|   add_ln204_2_fu_4552_p2           | -   |        | add_ln204_2  | add | fabric | 0       |
|   add_ln193_fu_3985_p2             | -   |        | add_ln193    | add | fabric | 0       |
|   add_ln193_1_fu_3991_p2           | -   |        | add_ln193_1  | add | fabric | 0       |
|   add_ln193_3_fu_2676_p2           | -   |        | add_ln193_3  | add | fabric | 0       |
|   add_ln193_5_fu_2682_p2           | -   |        | add_ln193_5  | add | fabric | 0       |
|   add_ln193_6_fu_2696_p2           | -   |        | add_ln193_6  | add | fabric | 0       |
|   add_ln193_8_fu_2702_p2           | -   |        | add_ln193_8  | add | fabric | 0       |
|   add_ln193_10_fu_4022_p2          | -   |        | add_ln193_10 | add | fabric | 0       |
|   add_ln193_11_fu_4028_p2          | -   |        | add_ln193_11 | add | fabric | 0       |
|   add_ln193_13_fu_2708_p2          | -   |        | add_ln193_13 | add | fabric | 0       |
|   add_ln193_14_fu_2714_p2          | -   |        | add_ln193_14 | add | fabric | 0       |
|   add_ln193_15_fu_2728_p2          | -   |        | add_ln193_15 | add | fabric | 0       |
|   add_ln193_17_fu_2734_p2          | -   |        | add_ln193_17 | add | fabric | 0       |
|   add_ln205_1_fu_4600_p2           | -   |        | add_ln205_1  | add | fabric | 0       |
|   add_ln205_2_fu_4612_p2           | -   |        | add_ln205_2  | add | fabric | 0       |
|   add_ln192_fu_4069_p2             | -   |        | add_ln192    | add | fabric | 0       |
|   grp_fu_1127_p2                   | -   |        | add_ln192_1  | add | fabric | 0       |
|   add_ln192_3_fu_2740_p2           | -   |        | add_ln192_3  | add | fabric | 0       |
|   add_ln192_4_fu_2746_p2           | -   |        | add_ln192_4  | add | fabric | 0       |
|   add_ln192_6_fu_2760_p2           | -   |        | add_ln192_6  | add | fabric | 0       |
|   add_ln192_8_fu_2766_p2           | -   |        | add_ln192_8  | add | fabric | 0       |
|   add_ln192_10_fu_4100_p2          | -   |        | add_ln192_10 | add | fabric | 0       |
|   add_ln192_11_fu_4106_p2          | -   |        | add_ln192_11 | add | fabric | 0       |
|   add_ln192_13_fu_2772_p2          | -   |        | add_ln192_13 | add | fabric | 0       |
|   add_ln192_14_fu_2778_p2          | -   |        | add_ln192_14 | add | fabric | 0       |
|   add_ln192_15_fu_2792_p2          | -   |        | add_ln192_15 | add | fabric | 0       |
|   add_ln192_17_fu_2798_p2          | -   |        | add_ln192_17 | add | fabric | 0       |
|   add_ln206_1_fu_4878_p2           | -   |        | add_ln206_1  | add | fabric | 0       |
|   add_ln206_2_fu_4890_p2           | -   |        | add_ln206_2  | add | fabric | 0       |
|   out1_w_7_fu_4925_p2              | -   |        | out1_w_7     | add | fabric | 0       |
|   add_ln208_fu_4933_p2             | -   |        | add_ln208    | add | fabric | 0       |
|   add_ln208_7_fu_2816_p2           | -   |        | add_ln208_7  | add | fabric | 0       |
|   add_ln209_3_fu_4194_p2           | -   |        | add_ln209_3  | add | fabric | 0       |
|   out1_w_9_fu_5123_p2              | -   |        | out1_w_9     | add | fabric | 0       |
|   add_ln210_fu_4247_p2             | -   |        | add_ln210    | add | fabric | 0       |
|   add_ln210_1_fu_4253_p2           | -   |        | add_ln210_1  | add | fabric | 0       |
|   add_ln211_fu_4259_p2             | -   |        | add_ln211    | add | fabric | 0       |
|   add_ln212_1_fu_4953_p2           | -   |        | add_ln212_1  | add | fabric | 0       |
|   add_ln213_fu_4964_p2             | -   |        | add_ln213    | add | fabric | 0       |
|   add_ln214_fu_4976_p2             | -   |        | add_ln214    | add | fabric | 0       |
|   out1_w_15_fu_5130_p2             | -   |        | out1_w_15    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_1_READ      | 0   |        |              |     |        |         |
|    add_ln18_fu_325_p2              | -   |        | add_ln18     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_2_READ      | 0   |        |              |     |        |         |
|    add_ln25_fu_325_p2              | -   |        | add_ln25     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_37_1   | 28  |        |              |     |        |         |
|    empty_fu_358_p2                 | -   |        | empty        | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U37        | 4   |        | mul_ln50     | mul | auto   | 0       |
|    add_ln50_fu_431_p2              | -   |        | add_ln50     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U38        | 4   |        | mul_ln50_1   | mul | auto   | 0       |
|    add_ln50_1_fu_476_p2            | -   |        | add_ln50_1   | add | fabric | 0       |
|    sub_ln35_3_fu_486_p2            | -   |        | sub_ln35_3   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U39        | 4   |        | mul_ln50_2   | mul | auto   | 0       |
|    add_ln50_2_fu_642_p2            | -   |        | add_ln50_2   | add | fabric | 0       |
|    sub_ln35_4_fu_502_p2            | -   |        | sub_ln35_4   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U40        | 4   |        | mul_ln50_3   | mul | auto   | 0       |
|    add_ln50_3_fu_699_p2            | -   |        | add_ln50_3   | add | fabric | 0       |
|    sub_ln35_fu_522_p2              | -   |        | sub_ln35     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U41        | 4   |        | mul_ln50_4   | mul | auto   | 0       |
|    add_ln50_4_fu_755_p2            | -   |        | add_ln50_4   | add | fabric | 0       |
|    sub_ln35_1_fu_764_p2            | -   |        | sub_ln35_1   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U42        | 4   |        | mul_ln50_5   | mul | auto   | 0       |
|    add_ln50_5_fu_819_p2            | -   |        | add_ln50_5   | add | fabric | 0       |
|    tmp_7_fu_834_p17                | -   |        | sub_ln35_2   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U43        | 4   |        | mul_ln50_6   | mul | auto   | 0       |
|    add_ln50_6_fu_870_p2            | -   |        | add_ln50_6   | add | fabric | 0       |
|    add_ln37_fu_550_p2              | -   |        | add_ln37     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_99_13  | 84  |        |              |     |        |         |
|    add_ln113_fu_653_p2             | -   |        | add_ln113    | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U75        | 4   |        | mul_ln113    | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U76        | 4   |        | mul_ln113_1  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U77        | 4   |        | mul_ln113_2  | mul | auto   | 0       |
|    add_ln113_1_fu_857_p2           | -   |        | add_ln113_1  | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U78        | 4   |        | mul_ln113_3  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U79        | 4   |        | mul_ln113_4  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U80        | 4   |        | mul_ln113_5  | mul | auto   | 0       |
|    add_ln113_4_fu_875_p2           | -   |        | add_ln113_4  | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U81        | 4   |        | mul_ln113_6  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U82        | 4   |        | mul_ln113_7  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U83        | 4   |        | mul_ln113_8  | mul | auto   | 0       |
|    add_ln113_7_fu_893_p2           | -   |        | add_ln113_7  | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U84        | 4   |        | mul_ln113_9  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U85        | 4   |        | mul_ln113_10 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U86        | 4   |        | mul_ln113_11 | mul | auto   | 0       |
|    add_ln113_10_fu_911_p2          | -   |        | add_ln113_10 | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U87        | 4   |        | mul_ln113_12 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U88        | 4   |        | mul_ln113_13 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U89        | 4   |        | mul_ln113_14 | mul | auto   | 0       |
|    add_ln113_13_fu_929_p2          | -   |        | add_ln113_13 | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U90        | 4   |        | mul_ln113_15 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U91        | 4   |        | mul_ln113_16 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U92        | 4   |        | mul_ln113_17 | mul | auto   | 0       |
|    add_ln113_16_fu_947_p2          | -   |        | add_ln113_16 | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U93        | 4   |        | mul_ln113_18 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U94        | 4   |        | mul_ln113_19 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U95        | 4   |        | mul_ln113_20 | mul | auto   | 0       |
|    add_ln113_19_fu_965_p2          | -   |        | add_ln113_19 | add | fabric | 0       |
|    add_ln99_fu_983_p2              | -   |        | add_ln99     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_120_17 | 4   |        |              |     |        |         |
|    add_ln126_fu_256_p2             | -   |        | add_ln126    | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U147       | 4   |        | mul_ln126    | mul | auto   | 0       |
|    add_ln126_1_fu_297_p2           | -   |        | add_ln126_1  | add | fabric | 0       |
|    add_ln120_fu_303_p2             | -   |        | add_ln120    | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_130_19 | 60  |        |              |     |        |         |
|    empty_fu_404_p2                 | -   |        | empty        | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U167       | 4   |        | mul_ln143    | mul | auto   | 0       |
|    add_ln143_fu_581_p2             | -   |        | add_ln143    | add | fabric | 0       |
|    sub_ln35_3_fu_607_p2            | -   |        | sub_ln35_3   | sub | fabric | 0       |
|    sub_ln35_4_fu_660_p2            | -   |        | sub_ln35_4   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U168       | 4   |        | mul_ln143_1  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U169       | 4   |        | mul_ln143_2  | mul | auto   | 0       |
|    sub_ln35_5_fu_460_p2            | -   |        | sub_ln35_5   | sub | fabric | 0       |
|    sub_ln35_6_fu_905_p2            | -   |        | sub_ln35_6   | sub | fabric | 0       |
|    empty_37_fu_472_p2              | -   |        | empty_37     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U170       | 4   |        | mul_ln143_3  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U171       | 4   |        | mul_ln143_4  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U172       | 4   |        | mul_ln143_5  | mul | auto   | 0       |
|    add_ln143_3_fu_1054_p2          | -   |        | add_ln143_3  | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U173       | 4   |        | mul_ln143_6  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U174       | 4   |        | mul_ln143_7  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U175       | 4   |        | mul_ln143_8  | mul | auto   | 0       |
|    add_ln143_6_fu_1108_p2          | -   |        | add_ln143_6  | add | fabric | 0       |
|    sub_ln35_fu_502_p2              | -   |        | sub_ln35     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U176       | 4   |        | mul_ln143_9  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U177       | 4   |        | mul_ln143_10 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U178       | 4   |        | mul_ln143_11 | mul | auto   | 0       |
|    add_ln143_9_fu_1182_p2          | -   |        | add_ln143_9  | add | fabric | 0       |
|    sub_ln35_7_fu_1203_p2           | -   |        | sub_ln35_7   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U179       | 4   |        | mul_ln143_12 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U180       | 4   |        | mul_ln143_13 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U181       | 4   |        | mul_ln143_14 | mul | auto   | 0       |
|    add_ln143_12_fu_1251_p2         | -   |        | add_ln143_12 | add | fabric | 0       |
|    add_ln130_fu_514_p2             | -   |        | add_ln130    | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_173_27 | 16  |        |              |     |        |         |
|    add_ln179_fu_440_p2             | -   |        | add_ln179    | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U268       | 4   |        | mul_ln179    | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U269       | 4   |        | mul_ln179_1  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U270       | 4   |        | mul_ln179_2  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U271       | 4   |        | mul_ln179_3  | mul | auto   | 0       |
|    add_ln179_1_fu_457_p2           | -   |        | add_ln179_1  | add | fabric | 0       |
|    add_ln179_2_fu_463_p2           | -   |        | add_ln179_2  | add | fabric | 0       |
|    add_ln173_fu_481_p2             | -   |        | add_ln173    | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_151_23 | 24  |        |              |     |        |         |
|    add_ln158_fu_435_p2             | -   |        | add_ln158    | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U219       | 4   |        | mul_ln165    | mul | auto   | 0       |
|    add_ln165_fu_511_p2             | -   |        | add_ln165    | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U220       | 4   |        | mul_ln165_1  | mul | auto   | 0       |
|    add_ln165_1_fu_554_p2           | -   |        | add_ln165_1  | add | fabric | 0       |
|    add_ln35_fu_568_p2              | -   |        | add_ln35     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U221       | 4   |        | mul_ln165_2  | mul | auto   | 0       |
|    add_ln165_2_fu_621_p2           | -   |        | add_ln165_2  | add | fabric | 0       |
|    sub_ln35_fu_631_p2              | -   |        | sub_ln35     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U222       | 4   |        | mul_ln165_3  | mul | auto   | 0       |
|    add_ln165_3_fu_798_p2           | -   |        | add_ln165_3  | add | fabric | 0       |
|    sub_ln35_5_fu_669_p2            | -   |        | sub_ln35_5   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U223       | 4   |        | mul_ln165_4  | mul | auto   | 0       |
|    add_ln165_4_fu_821_p2           | -   |        | add_ln165_4  | add | fabric | 0       |
|    tmp_20_fu_713_p17               | -   |        | sub_ln35_6   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U224       | 4   |        | mul_ln165_5  | mul | auto   | 0       |
|    add_ln165_5_fu_844_p2           | -   |        | add_ln165_5  | add | fabric | 0       |
|    add_ln151_fu_741_p2             | -   |        | add_ln151    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_WRITE       | 0   |        |              |     |        |         |
|    add_ln219_fu_280_p2             | -   |        | add_ln219    | add | fabric | 0       |
+------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------------------+---------------------------+
| Type            | Options                                          | Location                  |
+-----------------+--------------------------------------------------+---------------------------+
| interface       | m_axi depth=16 port=out1 offset=slave bundle=mem | d5.cpp:5 in test, out1    |
| interface       | m_axi depth=16 port=arg1 offset=slave bundle=mem | d5.cpp:6 in test, arg1    |
| interface       | m_axi depth=16 port=arg2 offset=slave bundle=mem | d5.cpp:7 in test, arg2    |
| interface       | mode=s_axilite port=return                       | d5.cpp:9 in test, return  |
| array_partition | variable=arr type=complete                       | d5.cpp:30 in test, arr    |
| array_partition | variable=arg1_r type=complete                    | d5.cpp:31 in test, arg1_r |
| array_partition | variable=arg2_r type=complete                    | d5.cpp:32 in test, arg2_r |
| array_partition | variable=out1_w type=complete                    | d5.cpp:33 in test, out1_w |
| pipeline        | II = 1                                           | d5.cpp:39 in test         |
| unroll          |                                                  | d5.cpp:42 in test         |
| pipeline        | II = 1                                           | d5.cpp:46 in test         |
| unroll          |                                                  | d5.cpp:49 in test         |
| pipeline        | II = 1                                           | d5.cpp:59 in test         |
| unroll          |                                                  | d5.cpp:62 in test         |
| pipeline        | II = 1                                           | d5.cpp:66 in test         |
| unroll          |                                                  | d5.cpp:69 in test         |
| pipeline        | II = 1                                           | d5.cpp:79 in test         |
| unroll          |                                                  | d5.cpp:82 in test         |
| pipeline        | II = 1                                           | d5.cpp:86 in test         |
| unroll          |                                                  | d5.cpp:89 in test         |
| pipeline        | II = 1                                           | d5.cpp:101 in test        |
| unroll          |                                                  | d5.cpp:104 in test        |
| pipeline        | II = 1                                           | d5.cpp:109 in test        |
| unroll          |                                                  | d5.cpp:112 in test        |
| pipeline        | II = 1                                           | d5.cpp:122 in test        |
| unroll          |                                                  | d5.cpp:125 in test        |
| pipeline        | II = 1                                           | d5.cpp:132 in test        |
| unroll          |                                                  | d5.cpp:135 in test        |
| pipeline        | II = 1                                           | d5.cpp:139 in test        |
| unroll          |                                                  | d5.cpp:142 in test        |
| pipeline        | II = 1                                           | d5.cpp:153 in test        |
| unroll          |                                                  | d5.cpp:156 in test        |
| pipeline        | II = 1                                           | d5.cpp:161 in test        |
| unroll          |                                                  | d5.cpp:164 in test        |
| pipeline        | II = 1                                           | d5.cpp:175 in test        |
| unroll          |                                                  | d5.cpp:178 in test        |
+-----------------+--------------------------------------------------+---------------------------+


