
firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000048f0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08004a80  08004a80  00014a80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b00  08004b00  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08004b00  08004b00  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004b00  08004b00  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b00  08004b00  00014b00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004b04  08004b04  00014b04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004b08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00000158  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200001c8  200001c8  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001068c  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001dab  00000000  00000000  0003072c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000db8  00000000  00000000  000324d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000d30  00000000  00000000  00033290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000215a5  00000000  00000000  00033fc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000119d7  00000000  00000000  00055565  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cc335  00000000  00000000  00066f3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00133271  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003e54  00000000  00000000  001332c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004a68 	.word	0x08004a68

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08004a68 	.word	0x08004a68

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	f5ad 5d87 	sub.w	sp, sp, #4320	; 0x10e0
 8000286:	b086      	sub	sp, #24
 8000288:	af00      	add	r7, sp, #0
	uint16_t tim6_val;
	uint16_t raw;
	char msg[10];

	float x[BUFF_SIZE],
	x_val = 0;
 800028a:	f04f 0300 	mov.w	r3, #0
 800028e:	f507 5287 	add.w	r2, r7, #4320	; 0x10e0
 8000292:	f102 020c 	add.w	r2, r2, #12
 8000296:	6013      	str	r3, [r2, #0]

	short i = -1,
 8000298:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800029c:	f507 5287 	add.w	r2, r7, #4320	; 0x10e0
 80002a0:	f102 0214 	add.w	r2, r2, #20
 80002a4:	8013      	strh	r3, [r2, #0]
	i_x = 0;
 80002a6:	2300      	movs	r3, #0
 80002a8:	f507 5287 	add.w	r2, r7, #4320	; 0x10e0
 80002ac:	f102 0212 	add.w	r2, r2, #18
 80002b0:	8013      	strh	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002b2:	f000 fbe3 	bl	8000a7c <HAL_Init>

  /* USER CODE BEGIN Init */
  for (i = 0; i < BUFF_SIZE; i++) {
 80002b6:	2300      	movs	r3, #0
 80002b8:	f507 5287 	add.w	r2, r7, #4320	; 0x10e0
 80002bc:	f102 0214 	add.w	r2, r2, #20
 80002c0:	8013      	strh	r3, [r2, #0]
 80002c2:	e01b      	b.n	80002fc <main+0x7c>
  	  x[i] = 0;
 80002c4:	f507 5387 	add.w	r3, r7, #4320	; 0x10e0
 80002c8:	f103 0314 	add.w	r3, r3, #20
 80002cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80002d0:	f107 02f8 	add.w	r2, r7, #248	; 0xf8
 80002d4:	009b      	lsls	r3, r3, #2
 80002d6:	4413      	add	r3, r2
 80002d8:	3bf8      	subs	r3, #248	; 0xf8
 80002da:	f04f 0200 	mov.w	r2, #0
 80002de:	601a      	str	r2, [r3, #0]
  for (i = 0; i < BUFF_SIZE; i++) {
 80002e0:	f507 5387 	add.w	r3, r7, #4320	; 0x10e0
 80002e4:	f103 0314 	add.w	r3, r3, #20
 80002e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80002ec:	b29b      	uxth	r3, r3
 80002ee:	3301      	adds	r3, #1
 80002f0:	b29b      	uxth	r3, r3
 80002f2:	f507 5287 	add.w	r2, r7, #4320	; 0x10e0
 80002f6:	f102 0214 	add.w	r2, r2, #20
 80002fa:	8013      	strh	r3, [r2, #0]
 80002fc:	f507 5387 	add.w	r3, r7, #4320	; 0x10e0
 8000300:	f103 0314 	add.w	r3, r3, #20
 8000304:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000308:	f5b3 6f87 	cmp.w	r3, #1080	; 0x438
 800030c:	dbda      	blt.n	80002c4 <main+0x44>
  }
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800030e:	f000 f8bb 	bl	8000488 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000312:	f000 f9e9 	bl	80006e8 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000316:	f000 f911 	bl	800053c <MX_ADC1_Init>
  MX_TIM6_Init();
 800031a:	f000 f97f 	bl	800061c <MX_TIM6_Init>
  MX_USART2_UART_Init();
 800031e:	f000 f9b3 	bl	8000688 <MX_USART2_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  if (__HAL_TIM_GET_COUNTER(&htim6) - tim6_val >= TIM6_FREQ / FS) {
 8000322:	4b55      	ldr	r3, [pc, #340]	; (8000478 <main+0x1f8>)
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000328:	f507 5387 	add.w	r3, r7, #4320	; 0x10e0
 800032c:	f103 0316 	add.w	r3, r3, #22
 8000330:	881b      	ldrh	r3, [r3, #0]
 8000332:	1ad3      	subs	r3, r2, r3
 8000334:	f640 22d9 	movw	r2, #2777	; 0xad9
 8000338:	4293      	cmp	r3, r2
 800033a:	d9f2      	bls.n	8000322 <main+0xa2>
	  		  HAL_ADC_Start(&hadc1);
 800033c:	484f      	ldr	r0, [pc, #316]	; (800047c <main+0x1fc>)
 800033e:	f000 fd95 	bl	8000e6c <HAL_ADC_Start>
	  		  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000342:	f04f 31ff 	mov.w	r1, #4294967295
 8000346:	484d      	ldr	r0, [pc, #308]	; (800047c <main+0x1fc>)
 8000348:	f000 fe46 	bl	8000fd8 <HAL_ADC_PollForConversion>
	  		  x_val = HAL_ADC_GetValue(&hadc1);
 800034c:	484b      	ldr	r0, [pc, #300]	; (800047c <main+0x1fc>)
 800034e:	f000 ff11 	bl	8001174 <HAL_ADC_GetValue>
 8000352:	ee07 0a90 	vmov	s15, r0
 8000356:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800035a:	f507 5387 	add.w	r3, r7, #4320	; 0x10e0
 800035e:	f103 030c 	add.w	r3, r3, #12
 8000362:	edc3 7a00 	vstr	s15, [r3]

	  		  if (i_x == BUFF_SIZE) {
 8000366:	f507 5387 	add.w	r3, r7, #4320	; 0x10e0
 800036a:	f103 0312 	add.w	r3, r3, #18
 800036e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000372:	f5b3 6f87 	cmp.w	r3, #1080	; 0x438
 8000376:	d145      	bne.n	8000404 <main+0x184>
	  			  for (i = 0; i < BUFF_SIZE - 1; i++) {
 8000378:	2300      	movs	r3, #0
 800037a:	f507 5287 	add.w	r2, r7, #4320	; 0x10e0
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	8013      	strh	r3, [r2, #0]
 8000384:	e026      	b.n	80003d4 <main+0x154>
	  				  x[i] = x[i + 1];
 8000386:	f507 5387 	add.w	r3, r7, #4320	; 0x10e0
 800038a:	f103 0314 	add.w	r3, r3, #20
 800038e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000392:	1c5a      	adds	r2, r3, #1
 8000394:	f507 5387 	add.w	r3, r7, #4320	; 0x10e0
 8000398:	f103 0314 	add.w	r3, r3, #20
 800039c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80003a0:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
 80003a4:	0092      	lsls	r2, r2, #2
 80003a6:	440a      	add	r2, r1
 80003a8:	3af8      	subs	r2, #248	; 0xf8
 80003aa:	6812      	ldr	r2, [r2, #0]
 80003ac:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
 80003b0:	009b      	lsls	r3, r3, #2
 80003b2:	440b      	add	r3, r1
 80003b4:	3bf8      	subs	r3, #248	; 0xf8
 80003b6:	601a      	str	r2, [r3, #0]
	  			  for (i = 0; i < BUFF_SIZE - 1; i++) {
 80003b8:	f507 5387 	add.w	r3, r7, #4320	; 0x10e0
 80003bc:	f103 0314 	add.w	r3, r3, #20
 80003c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80003c4:	b29b      	uxth	r3, r3
 80003c6:	3301      	adds	r3, #1
 80003c8:	b29b      	uxth	r3, r3
 80003ca:	f507 5287 	add.w	r2, r7, #4320	; 0x10e0
 80003ce:	f102 0214 	add.w	r2, r2, #20
 80003d2:	8013      	strh	r3, [r2, #0]
 80003d4:	f507 5387 	add.w	r3, r7, #4320	; 0x10e0
 80003d8:	f103 0314 	add.w	r3, r3, #20
 80003dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80003e0:	f240 4236 	movw	r2, #1078	; 0x436
 80003e4:	4293      	cmp	r3, r2
 80003e6:	ddce      	ble.n	8000386 <main+0x106>
	  			  }
	  			  i_x--;
 80003e8:	f507 5387 	add.w	r3, r7, #4320	; 0x10e0
 80003ec:	f103 0312 	add.w	r3, r3, #18
 80003f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80003f4:	b29b      	uxth	r3, r3
 80003f6:	3b01      	subs	r3, #1
 80003f8:	b29b      	uxth	r3, r3
 80003fa:	f507 5287 	add.w	r2, r7, #4320	; 0x10e0
 80003fe:	f102 0212 	add.w	r2, r2, #18
 8000402:	8013      	strh	r3, [r2, #0]
	  		  }
	  		  x[i_x] = x_val;
 8000404:	f507 5387 	add.w	r3, r7, #4320	; 0x10e0
 8000408:	f103 0312 	add.w	r3, r3, #18
 800040c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000410:	f107 02f8 	add.w	r2, r7, #248	; 0xf8
 8000414:	009b      	lsls	r3, r3, #2
 8000416:	4413      	add	r3, r2
 8000418:	3bf8      	subs	r3, #248	; 0xf8
 800041a:	f507 5287 	add.w	r2, r7, #4320	; 0x10e0
 800041e:	f102 020c 	add.w	r2, r2, #12
 8000422:	6812      	ldr	r2, [r2, #0]
 8000424:	601a      	str	r2, [r3, #0]

	  		  // npf_snprintf(msg, sizeof(msg), "%.2f", x_val);
	  		  // sprintf(msg, "%hu\r\n", (int) x_val);
	  		  raw = 1001;
 8000426:	f240 33e9 	movw	r3, #1001	; 0x3e9
 800042a:	f507 5287 	add.w	r2, r7, #4320	; 0x10e0
 800042e:	f102 020a 	add.w	r2, r2, #10
 8000432:	8013      	strh	r3, [r2, #0]
	  		  sprintf(msg, "%hu\r\n", raw);
 8000434:	f507 5387 	add.w	r3, r7, #4320	; 0x10e0
 8000438:	f103 030a 	add.w	r3, r3, #10
 800043c:	881a      	ldrh	r2, [r3, #0]
 800043e:	f507 5387 	add.w	r3, r7, #4320	; 0x10e0
 8000442:	490f      	ldr	r1, [pc, #60]	; (8000480 <main+0x200>)
 8000444:	4618      	mov	r0, r3
 8000446:	f003 fea1 	bl	800418c <siprintf>
	  		  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800044a:	f507 5387 	add.w	r3, r7, #4320	; 0x10e0
 800044e:	4618      	mov	r0, r3
 8000450:	f7ff febe 	bl	80001d0 <strlen>
 8000454:	4603      	mov	r3, r0
 8000456:	b29a      	uxth	r2, r3
 8000458:	f507 5187 	add.w	r1, r7, #4320	; 0x10e0
 800045c:	f04f 33ff 	mov.w	r3, #4294967295
 8000460:	4808      	ldr	r0, [pc, #32]	; (8000484 <main+0x204>)
 8000462:	f003 fa8b 	bl	800397c <HAL_UART_Transmit>

	  		  tim6_val = __HAL_TIM_GET_COUNTER(&htim6);
 8000466:	4b04      	ldr	r3, [pc, #16]	; (8000478 <main+0x1f8>)
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800046c:	f507 5287 	add.w	r2, r7, #4320	; 0x10e0
 8000470:	f102 0216 	add.w	r2, r2, #22
 8000474:	8013      	strh	r3, [r2, #0]
	  if (__HAL_TIM_GET_COUNTER(&htim6) - tim6_val >= TIM6_FREQ / FS) {
 8000476:	e754      	b.n	8000322 <main+0xa2>
 8000478:	200000dc 	.word	0x200000dc
 800047c:	2000008c 	.word	0x2000008c
 8000480:	08004a8c 	.word	0x08004a8c
 8000484:	20000128 	.word	0x20000128

08000488 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	b096      	sub	sp, #88	; 0x58
 800048c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800048e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000492:	2228      	movs	r2, #40	; 0x28
 8000494:	2100      	movs	r1, #0
 8000496:	4618      	mov	r0, r3
 8000498:	f003 fe70 	bl	800417c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800049c:	f107 031c 	add.w	r3, r7, #28
 80004a0:	2200      	movs	r2, #0
 80004a2:	601a      	str	r2, [r3, #0]
 80004a4:	605a      	str	r2, [r3, #4]
 80004a6:	609a      	str	r2, [r3, #8]
 80004a8:	60da      	str	r2, [r3, #12]
 80004aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004ac:	463b      	mov	r3, r7
 80004ae:	2200      	movs	r2, #0
 80004b0:	601a      	str	r2, [r3, #0]
 80004b2:	605a      	str	r2, [r3, #4]
 80004b4:	609a      	str	r2, [r3, #8]
 80004b6:	60da      	str	r2, [r3, #12]
 80004b8:	611a      	str	r2, [r3, #16]
 80004ba:	615a      	str	r2, [r3, #20]
 80004bc:	619a      	str	r2, [r3, #24]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004be:	2302      	movs	r3, #2
 80004c0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004c2:	2301      	movs	r3, #1
 80004c4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004c6:	2310      	movs	r3, #16
 80004c8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004ca:	2302      	movs	r3, #2
 80004cc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80004ce:	2300      	movs	r3, #0
 80004d0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80004d2:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80004d6:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004d8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80004dc:	4618      	mov	r0, r3
 80004de:	f001 fd17 	bl	8001f10 <HAL_RCC_OscConfig>
 80004e2:	4603      	mov	r3, r0
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d001      	beq.n	80004ec <SystemClock_Config+0x64>
  {
    Error_Handler();
 80004e8:	f000 f964 	bl	80007b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004ec:	230f      	movs	r3, #15
 80004ee:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004f0:	2302      	movs	r3, #2
 80004f2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004f4:	2300      	movs	r3, #0
 80004f6:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80004f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004fc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004fe:	2300      	movs	r3, #0
 8000500:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000502:	f107 031c 	add.w	r3, r7, #28
 8000506:	2102      	movs	r1, #2
 8000508:	4618      	mov	r0, r3
 800050a:	f002 fd3f 	bl	8002f8c <HAL_RCC_ClockConfig>
 800050e:	4603      	mov	r3, r0
 8000510:	2b00      	cmp	r3, #0
 8000512:	d001      	beq.n	8000518 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000514:	f000 f94e 	bl	80007b4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000518:	2380      	movs	r3, #128	; 0x80
 800051a:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800051c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000520:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000522:	463b      	mov	r3, r7
 8000524:	4618      	mov	r0, r3
 8000526:	f002 ff67 	bl	80033f8 <HAL_RCCEx_PeriphCLKConfig>
 800052a:	4603      	mov	r3, r0
 800052c:	2b00      	cmp	r3, #0
 800052e:	d001      	beq.n	8000534 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000530:	f000 f940 	bl	80007b4 <Error_Handler>
  }
}
 8000534:	bf00      	nop
 8000536:	3758      	adds	r7, #88	; 0x58
 8000538:	46bd      	mov	sp, r7
 800053a:	bd80      	pop	{r7, pc}

0800053c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b08a      	sub	sp, #40	; 0x28
 8000540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000542:	f107 031c 	add.w	r3, r7, #28
 8000546:	2200      	movs	r2, #0
 8000548:	601a      	str	r2, [r3, #0]
 800054a:	605a      	str	r2, [r3, #4]
 800054c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800054e:	1d3b      	adds	r3, r7, #4
 8000550:	2200      	movs	r2, #0
 8000552:	601a      	str	r2, [r3, #0]
 8000554:	605a      	str	r2, [r3, #4]
 8000556:	609a      	str	r2, [r3, #8]
 8000558:	60da      	str	r2, [r3, #12]
 800055a:	611a      	str	r2, [r3, #16]
 800055c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800055e:	4b2e      	ldr	r3, [pc, #184]	; (8000618 <MX_ADC1_Init+0xdc>)
 8000560:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000564:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000566:	4b2c      	ldr	r3, [pc, #176]	; (8000618 <MX_ADC1_Init+0xdc>)
 8000568:	2200      	movs	r2, #0
 800056a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800056c:	4b2a      	ldr	r3, [pc, #168]	; (8000618 <MX_ADC1_Init+0xdc>)
 800056e:	2200      	movs	r2, #0
 8000570:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000572:	4b29      	ldr	r3, [pc, #164]	; (8000618 <MX_ADC1_Init+0xdc>)
 8000574:	2200      	movs	r2, #0
 8000576:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000578:	4b27      	ldr	r3, [pc, #156]	; (8000618 <MX_ADC1_Init+0xdc>)
 800057a:	2200      	movs	r2, #0
 800057c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800057e:	4b26      	ldr	r3, [pc, #152]	; (8000618 <MX_ADC1_Init+0xdc>)
 8000580:	2200      	movs	r2, #0
 8000582:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000586:	4b24      	ldr	r3, [pc, #144]	; (8000618 <MX_ADC1_Init+0xdc>)
 8000588:	2200      	movs	r2, #0
 800058a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800058c:	4b22      	ldr	r3, [pc, #136]	; (8000618 <MX_ADC1_Init+0xdc>)
 800058e:	2201      	movs	r2, #1
 8000590:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000592:	4b21      	ldr	r3, [pc, #132]	; (8000618 <MX_ADC1_Init+0xdc>)
 8000594:	2200      	movs	r2, #0
 8000596:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000598:	4b1f      	ldr	r3, [pc, #124]	; (8000618 <MX_ADC1_Init+0xdc>)
 800059a:	2201      	movs	r2, #1
 800059c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800059e:	4b1e      	ldr	r3, [pc, #120]	; (8000618 <MX_ADC1_Init+0xdc>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005a6:	4b1c      	ldr	r3, [pc, #112]	; (8000618 <MX_ADC1_Init+0xdc>)
 80005a8:	2204      	movs	r2, #4
 80005aa:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80005ac:	4b1a      	ldr	r3, [pc, #104]	; (8000618 <MX_ADC1_Init+0xdc>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80005b2:	4b19      	ldr	r3, [pc, #100]	; (8000618 <MX_ADC1_Init+0xdc>)
 80005b4:	2200      	movs	r2, #0
 80005b6:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005b8:	4817      	ldr	r0, [pc, #92]	; (8000618 <MX_ADC1_Init+0xdc>)
 80005ba:	f000 fac5 	bl	8000b48 <HAL_ADC_Init>
 80005be:	4603      	mov	r3, r0
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d001      	beq.n	80005c8 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 80005c4:	f000 f8f6 	bl	80007b4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80005c8:	2300      	movs	r3, #0
 80005ca:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80005cc:	f107 031c 	add.w	r3, r7, #28
 80005d0:	4619      	mov	r1, r3
 80005d2:	4811      	ldr	r0, [pc, #68]	; (8000618 <MX_ADC1_Init+0xdc>)
 80005d4:	f001 f89c 	bl	8001710 <HAL_ADCEx_MultiModeConfigChannel>
 80005d8:	4603      	mov	r3, r0
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d001      	beq.n	80005e2 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80005de:	f000 f8e9 	bl	80007b4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80005e2:	2301      	movs	r3, #1
 80005e4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80005e6:	2301      	movs	r3, #1
 80005e8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80005ea:	2300      	movs	r3, #0
 80005ec:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80005ee:	2300      	movs	r3, #0
 80005f0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80005f2:	2300      	movs	r3, #0
 80005f4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80005f6:	2300      	movs	r3, #0
 80005f8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005fa:	1d3b      	adds	r3, r7, #4
 80005fc:	4619      	mov	r1, r3
 80005fe:	4806      	ldr	r0, [pc, #24]	; (8000618 <MX_ADC1_Init+0xdc>)
 8000600:	f000 fdc6 	bl	8001190 <HAL_ADC_ConfigChannel>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 800060a:	f000 f8d3 	bl	80007b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800060e:	bf00      	nop
 8000610:	3728      	adds	r7, #40	; 0x28
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	2000008c 	.word	0x2000008c

0800061c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b084      	sub	sp, #16
 8000620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000622:	1d3b      	adds	r3, r7, #4
 8000624:	2200      	movs	r2, #0
 8000626:	601a      	str	r2, [r3, #0]
 8000628:	605a      	str	r2, [r3, #4]
 800062a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800062c:	4b14      	ldr	r3, [pc, #80]	; (8000680 <MX_TIM6_Init+0x64>)
 800062e:	4a15      	ldr	r2, [pc, #84]	; (8000684 <MX_TIM6_Init+0x68>)
 8000630:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 64;
 8000632:	4b13      	ldr	r3, [pc, #76]	; (8000680 <MX_TIM6_Init+0x64>)
 8000634:	2240      	movs	r2, #64	; 0x40
 8000636:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000638:	4b11      	ldr	r3, [pc, #68]	; (8000680 <MX_TIM6_Init+0x64>)
 800063a:	2200      	movs	r2, #0
 800063c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 800063e:	4b10      	ldr	r3, [pc, #64]	; (8000680 <MX_TIM6_Init+0x64>)
 8000640:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000644:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000646:	4b0e      	ldr	r3, [pc, #56]	; (8000680 <MX_TIM6_Init+0x64>)
 8000648:	2200      	movs	r2, #0
 800064a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800064c:	480c      	ldr	r0, [pc, #48]	; (8000680 <MX_TIM6_Init+0x64>)
 800064e:	f003 f809 	bl	8003664 <HAL_TIM_Base_Init>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d001      	beq.n	800065c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000658:	f000 f8ac 	bl	80007b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800065c:	2300      	movs	r3, #0
 800065e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000660:	2300      	movs	r3, #0
 8000662:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000664:	1d3b      	adds	r3, r7, #4
 8000666:	4619      	mov	r1, r3
 8000668:	4805      	ldr	r0, [pc, #20]	; (8000680 <MX_TIM6_Init+0x64>)
 800066a:	f003 f8cb 	bl	8003804 <HAL_TIMEx_MasterConfigSynchronization>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000674:	f000 f89e 	bl	80007b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000678:	bf00      	nop
 800067a:	3710      	adds	r7, #16
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	200000dc 	.word	0x200000dc
 8000684:	40001000 	.word	0x40001000

08000688 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800068c:	4b14      	ldr	r3, [pc, #80]	; (80006e0 <MX_USART2_UART_Init+0x58>)
 800068e:	4a15      	ldr	r2, [pc, #84]	; (80006e4 <MX_USART2_UART_Init+0x5c>)
 8000690:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000692:	4b13      	ldr	r3, [pc, #76]	; (80006e0 <MX_USART2_UART_Init+0x58>)
 8000694:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000698:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800069a:	4b11      	ldr	r3, [pc, #68]	; (80006e0 <MX_USART2_UART_Init+0x58>)
 800069c:	2200      	movs	r2, #0
 800069e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006a0:	4b0f      	ldr	r3, [pc, #60]	; (80006e0 <MX_USART2_UART_Init+0x58>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006a6:	4b0e      	ldr	r3, [pc, #56]	; (80006e0 <MX_USART2_UART_Init+0x58>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006ac:	4b0c      	ldr	r3, [pc, #48]	; (80006e0 <MX_USART2_UART_Init+0x58>)
 80006ae:	220c      	movs	r2, #12
 80006b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006b2:	4b0b      	ldr	r3, [pc, #44]	; (80006e0 <MX_USART2_UART_Init+0x58>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006b8:	4b09      	ldr	r3, [pc, #36]	; (80006e0 <MX_USART2_UART_Init+0x58>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006be:	4b08      	ldr	r3, [pc, #32]	; (80006e0 <MX_USART2_UART_Init+0x58>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006c4:	4b06      	ldr	r3, [pc, #24]	; (80006e0 <MX_USART2_UART_Init+0x58>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006ca:	4805      	ldr	r0, [pc, #20]	; (80006e0 <MX_USART2_UART_Init+0x58>)
 80006cc:	f003 f908 	bl	80038e0 <HAL_UART_Init>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80006d6:	f000 f86d 	bl	80007b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006da:	bf00      	nop
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	20000128 	.word	0x20000128
 80006e4:	40004400 	.word	0x40004400

080006e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b08a      	sub	sp, #40	; 0x28
 80006ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ee:	f107 0314 	add.w	r3, r7, #20
 80006f2:	2200      	movs	r2, #0
 80006f4:	601a      	str	r2, [r3, #0]
 80006f6:	605a      	str	r2, [r3, #4]
 80006f8:	609a      	str	r2, [r3, #8]
 80006fa:	60da      	str	r2, [r3, #12]
 80006fc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006fe:	4b2b      	ldr	r3, [pc, #172]	; (80007ac <MX_GPIO_Init+0xc4>)
 8000700:	695b      	ldr	r3, [r3, #20]
 8000702:	4a2a      	ldr	r2, [pc, #168]	; (80007ac <MX_GPIO_Init+0xc4>)
 8000704:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000708:	6153      	str	r3, [r2, #20]
 800070a:	4b28      	ldr	r3, [pc, #160]	; (80007ac <MX_GPIO_Init+0xc4>)
 800070c:	695b      	ldr	r3, [r3, #20]
 800070e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000712:	613b      	str	r3, [r7, #16]
 8000714:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000716:	4b25      	ldr	r3, [pc, #148]	; (80007ac <MX_GPIO_Init+0xc4>)
 8000718:	695b      	ldr	r3, [r3, #20]
 800071a:	4a24      	ldr	r2, [pc, #144]	; (80007ac <MX_GPIO_Init+0xc4>)
 800071c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000720:	6153      	str	r3, [r2, #20]
 8000722:	4b22      	ldr	r3, [pc, #136]	; (80007ac <MX_GPIO_Init+0xc4>)
 8000724:	695b      	ldr	r3, [r3, #20]
 8000726:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800072a:	60fb      	str	r3, [r7, #12]
 800072c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800072e:	4b1f      	ldr	r3, [pc, #124]	; (80007ac <MX_GPIO_Init+0xc4>)
 8000730:	695b      	ldr	r3, [r3, #20]
 8000732:	4a1e      	ldr	r2, [pc, #120]	; (80007ac <MX_GPIO_Init+0xc4>)
 8000734:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000738:	6153      	str	r3, [r2, #20]
 800073a:	4b1c      	ldr	r3, [pc, #112]	; (80007ac <MX_GPIO_Init+0xc4>)
 800073c:	695b      	ldr	r3, [r3, #20]
 800073e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000742:	60bb      	str	r3, [r7, #8]
 8000744:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000746:	4b19      	ldr	r3, [pc, #100]	; (80007ac <MX_GPIO_Init+0xc4>)
 8000748:	695b      	ldr	r3, [r3, #20]
 800074a:	4a18      	ldr	r2, [pc, #96]	; (80007ac <MX_GPIO_Init+0xc4>)
 800074c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000750:	6153      	str	r3, [r2, #20]
 8000752:	4b16      	ldr	r3, [pc, #88]	; (80007ac <MX_GPIO_Init+0xc4>)
 8000754:	695b      	ldr	r3, [r3, #20]
 8000756:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800075a:	607b      	str	r3, [r7, #4]
 800075c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800075e:	2200      	movs	r2, #0
 8000760:	2120      	movs	r1, #32
 8000762:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000766:	f001 fbbb 	bl	8001ee0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800076a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800076e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000770:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000774:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000776:	2300      	movs	r3, #0
 8000778:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800077a:	f107 0314 	add.w	r3, r7, #20
 800077e:	4619      	mov	r1, r3
 8000780:	480b      	ldr	r0, [pc, #44]	; (80007b0 <MX_GPIO_Init+0xc8>)
 8000782:	f001 fa3b 	bl	8001bfc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000786:	2320      	movs	r3, #32
 8000788:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800078a:	2301      	movs	r3, #1
 800078c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078e:	2300      	movs	r3, #0
 8000790:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000792:	2300      	movs	r3, #0
 8000794:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000796:	f107 0314 	add.w	r3, r7, #20
 800079a:	4619      	mov	r1, r3
 800079c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007a0:	f001 fa2c 	bl	8001bfc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007a4:	bf00      	nop
 80007a6:	3728      	adds	r7, #40	; 0x28
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	40021000 	.word	0x40021000
 80007b0:	48000800 	.word	0x48000800

080007b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007b4:	b480      	push	{r7}
 80007b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007b8:	b672      	cpsid	i
}
 80007ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007bc:	e7fe      	b.n	80007bc <Error_Handler+0x8>
	...

080007c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007c6:	4b0f      	ldr	r3, [pc, #60]	; (8000804 <HAL_MspInit+0x44>)
 80007c8:	699b      	ldr	r3, [r3, #24]
 80007ca:	4a0e      	ldr	r2, [pc, #56]	; (8000804 <HAL_MspInit+0x44>)
 80007cc:	f043 0301 	orr.w	r3, r3, #1
 80007d0:	6193      	str	r3, [r2, #24]
 80007d2:	4b0c      	ldr	r3, [pc, #48]	; (8000804 <HAL_MspInit+0x44>)
 80007d4:	699b      	ldr	r3, [r3, #24]
 80007d6:	f003 0301 	and.w	r3, r3, #1
 80007da:	607b      	str	r3, [r7, #4]
 80007dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007de:	4b09      	ldr	r3, [pc, #36]	; (8000804 <HAL_MspInit+0x44>)
 80007e0:	69db      	ldr	r3, [r3, #28]
 80007e2:	4a08      	ldr	r2, [pc, #32]	; (8000804 <HAL_MspInit+0x44>)
 80007e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007e8:	61d3      	str	r3, [r2, #28]
 80007ea:	4b06      	ldr	r3, [pc, #24]	; (8000804 <HAL_MspInit+0x44>)
 80007ec:	69db      	ldr	r3, [r3, #28]
 80007ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007f2:	603b      	str	r3, [r7, #0]
 80007f4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80007f6:	2007      	movs	r0, #7
 80007f8:	f001 f9cc 	bl	8001b94 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007fc:	bf00      	nop
 80007fe:	3708      	adds	r7, #8
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	40021000 	.word	0x40021000

08000808 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b08a      	sub	sp, #40	; 0x28
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000810:	f107 0314 	add.w	r3, r7, #20
 8000814:	2200      	movs	r2, #0
 8000816:	601a      	str	r2, [r3, #0]
 8000818:	605a      	str	r2, [r3, #4]
 800081a:	609a      	str	r2, [r3, #8]
 800081c:	60da      	str	r2, [r3, #12]
 800081e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000828:	d124      	bne.n	8000874 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800082a:	4b14      	ldr	r3, [pc, #80]	; (800087c <HAL_ADC_MspInit+0x74>)
 800082c:	695b      	ldr	r3, [r3, #20]
 800082e:	4a13      	ldr	r2, [pc, #76]	; (800087c <HAL_ADC_MspInit+0x74>)
 8000830:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000834:	6153      	str	r3, [r2, #20]
 8000836:	4b11      	ldr	r3, [pc, #68]	; (800087c <HAL_ADC_MspInit+0x74>)
 8000838:	695b      	ldr	r3, [r3, #20]
 800083a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800083e:	613b      	str	r3, [r7, #16]
 8000840:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000842:	4b0e      	ldr	r3, [pc, #56]	; (800087c <HAL_ADC_MspInit+0x74>)
 8000844:	695b      	ldr	r3, [r3, #20]
 8000846:	4a0d      	ldr	r2, [pc, #52]	; (800087c <HAL_ADC_MspInit+0x74>)
 8000848:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800084c:	6153      	str	r3, [r2, #20]
 800084e:	4b0b      	ldr	r3, [pc, #44]	; (800087c <HAL_ADC_MspInit+0x74>)
 8000850:	695b      	ldr	r3, [r3, #20]
 8000852:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000856:	60fb      	str	r3, [r7, #12]
 8000858:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800085a:	2301      	movs	r3, #1
 800085c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800085e:	2303      	movs	r3, #3
 8000860:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000862:	2300      	movs	r3, #0
 8000864:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000866:	f107 0314 	add.w	r3, r7, #20
 800086a:	4619      	mov	r1, r3
 800086c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000870:	f001 f9c4 	bl	8001bfc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000874:	bf00      	nop
 8000876:	3728      	adds	r7, #40	; 0x28
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}
 800087c:	40021000 	.word	0x40021000

08000880 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000880:	b480      	push	{r7}
 8000882:	b085      	sub	sp, #20
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	4a0a      	ldr	r2, [pc, #40]	; (80008b8 <HAL_TIM_Base_MspInit+0x38>)
 800088e:	4293      	cmp	r3, r2
 8000890:	d10b      	bne.n	80008aa <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000892:	4b0a      	ldr	r3, [pc, #40]	; (80008bc <HAL_TIM_Base_MspInit+0x3c>)
 8000894:	69db      	ldr	r3, [r3, #28]
 8000896:	4a09      	ldr	r2, [pc, #36]	; (80008bc <HAL_TIM_Base_MspInit+0x3c>)
 8000898:	f043 0310 	orr.w	r3, r3, #16
 800089c:	61d3      	str	r3, [r2, #28]
 800089e:	4b07      	ldr	r3, [pc, #28]	; (80008bc <HAL_TIM_Base_MspInit+0x3c>)
 80008a0:	69db      	ldr	r3, [r3, #28]
 80008a2:	f003 0310 	and.w	r3, r3, #16
 80008a6:	60fb      	str	r3, [r7, #12]
 80008a8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80008aa:	bf00      	nop
 80008ac:	3714      	adds	r7, #20
 80008ae:	46bd      	mov	sp, r7
 80008b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b4:	4770      	bx	lr
 80008b6:	bf00      	nop
 80008b8:	40001000 	.word	0x40001000
 80008bc:	40021000 	.word	0x40021000

080008c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b08a      	sub	sp, #40	; 0x28
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008c8:	f107 0314 	add.w	r3, r7, #20
 80008cc:	2200      	movs	r2, #0
 80008ce:	601a      	str	r2, [r3, #0]
 80008d0:	605a      	str	r2, [r3, #4]
 80008d2:	609a      	str	r2, [r3, #8]
 80008d4:	60da      	str	r2, [r3, #12]
 80008d6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4a17      	ldr	r2, [pc, #92]	; (800093c <HAL_UART_MspInit+0x7c>)
 80008de:	4293      	cmp	r3, r2
 80008e0:	d128      	bne.n	8000934 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008e2:	4b17      	ldr	r3, [pc, #92]	; (8000940 <HAL_UART_MspInit+0x80>)
 80008e4:	69db      	ldr	r3, [r3, #28]
 80008e6:	4a16      	ldr	r2, [pc, #88]	; (8000940 <HAL_UART_MspInit+0x80>)
 80008e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008ec:	61d3      	str	r3, [r2, #28]
 80008ee:	4b14      	ldr	r3, [pc, #80]	; (8000940 <HAL_UART_MspInit+0x80>)
 80008f0:	69db      	ldr	r3, [r3, #28]
 80008f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008f6:	613b      	str	r3, [r7, #16]
 80008f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008fa:	4b11      	ldr	r3, [pc, #68]	; (8000940 <HAL_UART_MspInit+0x80>)
 80008fc:	695b      	ldr	r3, [r3, #20]
 80008fe:	4a10      	ldr	r2, [pc, #64]	; (8000940 <HAL_UART_MspInit+0x80>)
 8000900:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000904:	6153      	str	r3, [r2, #20]
 8000906:	4b0e      	ldr	r3, [pc, #56]	; (8000940 <HAL_UART_MspInit+0x80>)
 8000908:	695b      	ldr	r3, [r3, #20]
 800090a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800090e:	60fb      	str	r3, [r7, #12]
 8000910:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000912:	230c      	movs	r3, #12
 8000914:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000916:	2302      	movs	r3, #2
 8000918:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091a:	2300      	movs	r3, #0
 800091c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800091e:	2303      	movs	r3, #3
 8000920:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000922:	2307      	movs	r3, #7
 8000924:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000926:	f107 0314 	add.w	r3, r7, #20
 800092a:	4619      	mov	r1, r3
 800092c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000930:	f001 f964 	bl	8001bfc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000934:	bf00      	nop
 8000936:	3728      	adds	r7, #40	; 0x28
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}
 800093c:	40004400 	.word	0x40004400
 8000940:	40021000 	.word	0x40021000

08000944 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000948:	e7fe      	b.n	8000948 <NMI_Handler+0x4>

0800094a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800094a:	b480      	push	{r7}
 800094c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800094e:	e7fe      	b.n	800094e <HardFault_Handler+0x4>

08000950 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000954:	e7fe      	b.n	8000954 <MemManage_Handler+0x4>

08000956 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000956:	b480      	push	{r7}
 8000958:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800095a:	e7fe      	b.n	800095a <BusFault_Handler+0x4>

0800095c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000960:	e7fe      	b.n	8000960 <UsageFault_Handler+0x4>

08000962 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000962:	b480      	push	{r7}
 8000964:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000966:	bf00      	nop
 8000968:	46bd      	mov	sp, r7
 800096a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096e:	4770      	bx	lr

08000970 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000974:	bf00      	nop
 8000976:	46bd      	mov	sp, r7
 8000978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097c:	4770      	bx	lr

0800097e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800097e:	b480      	push	{r7}
 8000980:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000982:	bf00      	nop
 8000984:	46bd      	mov	sp, r7
 8000986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098a:	4770      	bx	lr

0800098c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000990:	f000 f8ba 	bl	8000b08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000994:	bf00      	nop
 8000996:	bd80      	pop	{r7, pc}

08000998 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b086      	sub	sp, #24
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009a0:	4a14      	ldr	r2, [pc, #80]	; (80009f4 <_sbrk+0x5c>)
 80009a2:	4b15      	ldr	r3, [pc, #84]	; (80009f8 <_sbrk+0x60>)
 80009a4:	1ad3      	subs	r3, r2, r3
 80009a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009a8:	697b      	ldr	r3, [r7, #20]
 80009aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009ac:	4b13      	ldr	r3, [pc, #76]	; (80009fc <_sbrk+0x64>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d102      	bne.n	80009ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009b4:	4b11      	ldr	r3, [pc, #68]	; (80009fc <_sbrk+0x64>)
 80009b6:	4a12      	ldr	r2, [pc, #72]	; (8000a00 <_sbrk+0x68>)
 80009b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009ba:	4b10      	ldr	r3, [pc, #64]	; (80009fc <_sbrk+0x64>)
 80009bc:	681a      	ldr	r2, [r3, #0]
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	4413      	add	r3, r2
 80009c2:	693a      	ldr	r2, [r7, #16]
 80009c4:	429a      	cmp	r2, r3
 80009c6:	d207      	bcs.n	80009d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009c8:	f003 fbae 	bl	8004128 <__errno>
 80009cc:	4603      	mov	r3, r0
 80009ce:	220c      	movs	r2, #12
 80009d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009d2:	f04f 33ff 	mov.w	r3, #4294967295
 80009d6:	e009      	b.n	80009ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009d8:	4b08      	ldr	r3, [pc, #32]	; (80009fc <_sbrk+0x64>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009de:	4b07      	ldr	r3, [pc, #28]	; (80009fc <_sbrk+0x64>)
 80009e0:	681a      	ldr	r2, [r3, #0]
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	4413      	add	r3, r2
 80009e6:	4a05      	ldr	r2, [pc, #20]	; (80009fc <_sbrk+0x64>)
 80009e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009ea:	68fb      	ldr	r3, [r7, #12]
}
 80009ec:	4618      	mov	r0, r3
 80009ee:	3718      	adds	r7, #24
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	20003000 	.word	0x20003000
 80009f8:	00000400 	.word	0x00000400
 80009fc:	200001b0 	.word	0x200001b0
 8000a00:	200001c8 	.word	0x200001c8

08000a04 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a08:	4b06      	ldr	r3, [pc, #24]	; (8000a24 <SystemInit+0x20>)
 8000a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a0e:	4a05      	ldr	r2, [pc, #20]	; (8000a24 <SystemInit+0x20>)
 8000a10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a18:	bf00      	nop
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a20:	4770      	bx	lr
 8000a22:	bf00      	nop
 8000a24:	e000ed00 	.word	0xe000ed00

08000a28 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000a28:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a60 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a2c:	f7ff ffea 	bl	8000a04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a30:	480c      	ldr	r0, [pc, #48]	; (8000a64 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a32:	490d      	ldr	r1, [pc, #52]	; (8000a68 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a34:	4a0d      	ldr	r2, [pc, #52]	; (8000a6c <LoopForever+0xe>)
  movs r3, #0
 8000a36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a38:	e002      	b.n	8000a40 <LoopCopyDataInit>

08000a3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a3e:	3304      	adds	r3, #4

08000a40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a44:	d3f9      	bcc.n	8000a3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a46:	4a0a      	ldr	r2, [pc, #40]	; (8000a70 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a48:	4c0a      	ldr	r4, [pc, #40]	; (8000a74 <LoopForever+0x16>)
  movs r3, #0
 8000a4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a4c:	e001      	b.n	8000a52 <LoopFillZerobss>

08000a4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a50:	3204      	adds	r2, #4

08000a52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a54:	d3fb      	bcc.n	8000a4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a56:	f003 fb6d 	bl	8004134 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a5a:	f7ff fc11 	bl	8000280 <main>

08000a5e <LoopForever>:

LoopForever:
    b LoopForever
 8000a5e:	e7fe      	b.n	8000a5e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000a60:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8000a64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a68:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000a6c:	08004b08 	.word	0x08004b08
  ldr r2, =_sbss
 8000a70:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000a74:	200001c8 	.word	0x200001c8

08000a78 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a78:	e7fe      	b.n	8000a78 <ADC1_2_IRQHandler>
	...

08000a7c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a80:	4b08      	ldr	r3, [pc, #32]	; (8000aa4 <HAL_Init+0x28>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	4a07      	ldr	r2, [pc, #28]	; (8000aa4 <HAL_Init+0x28>)
 8000a86:	f043 0310 	orr.w	r3, r3, #16
 8000a8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a8c:	2003      	movs	r0, #3
 8000a8e:	f001 f881 	bl	8001b94 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a92:	2000      	movs	r0, #0
 8000a94:	f000 f808 	bl	8000aa8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a98:	f7ff fe92 	bl	80007c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a9c:	2300      	movs	r3, #0
}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	40022000 	.word	0x40022000

08000aa8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ab0:	4b12      	ldr	r3, [pc, #72]	; (8000afc <HAL_InitTick+0x54>)
 8000ab2:	681a      	ldr	r2, [r3, #0]
 8000ab4:	4b12      	ldr	r3, [pc, #72]	; (8000b00 <HAL_InitTick+0x58>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	4619      	mov	r1, r3
 8000aba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000abe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ac2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f001 f88b 	bl	8001be2 <HAL_SYSTICK_Config>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d001      	beq.n	8000ad6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	e00e      	b.n	8000af4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	2b0f      	cmp	r3, #15
 8000ada:	d80a      	bhi.n	8000af2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000adc:	2200      	movs	r2, #0
 8000ade:	6879      	ldr	r1, [r7, #4]
 8000ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ae4:	f001 f861 	bl	8001baa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ae8:	4a06      	ldr	r2, [pc, #24]	; (8000b04 <HAL_InitTick+0x5c>)
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000aee:	2300      	movs	r3, #0
 8000af0:	e000      	b.n	8000af4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000af2:	2301      	movs	r3, #1
}
 8000af4:	4618      	mov	r0, r3
 8000af6:	3708      	adds	r7, #8
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	20000000 	.word	0x20000000
 8000b00:	20000008 	.word	0x20000008
 8000b04:	20000004 	.word	0x20000004

08000b08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b0c:	4b06      	ldr	r3, [pc, #24]	; (8000b28 <HAL_IncTick+0x20>)
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	461a      	mov	r2, r3
 8000b12:	4b06      	ldr	r3, [pc, #24]	; (8000b2c <HAL_IncTick+0x24>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	4413      	add	r3, r2
 8000b18:	4a04      	ldr	r2, [pc, #16]	; (8000b2c <HAL_IncTick+0x24>)
 8000b1a:	6013      	str	r3, [r2, #0]
}
 8000b1c:	bf00      	nop
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop
 8000b28:	20000008 	.word	0x20000008
 8000b2c:	200001b4 	.word	0x200001b4

08000b30 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  return uwTick;  
 8000b34:	4b03      	ldr	r3, [pc, #12]	; (8000b44 <HAL_GetTick+0x14>)
 8000b36:	681b      	ldr	r3, [r3, #0]
}
 8000b38:	4618      	mov	r0, r3
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	200001b4 	.word	0x200001b4

08000b48 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b09a      	sub	sp, #104	; 0x68
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b50:	2300      	movs	r3, #0
 8000b52:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8000b56:	2300      	movs	r3, #0
 8000b58:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d101      	bne.n	8000b68 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000b64:	2301      	movs	r3, #1
 8000b66:	e172      	b.n	8000e4e <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	691b      	ldr	r3, [r3, #16]
 8000b6c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b72:	f003 0310 	and.w	r3, r3, #16
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d176      	bne.n	8000c68 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d152      	bne.n	8000c28 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	2200      	movs	r2, #0
 8000b86:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	2200      	movs	r2, #0
 8000b92:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	2200      	movs	r2, #0
 8000b98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000b9c:	6878      	ldr	r0, [r7, #4]
 8000b9e:	f7ff fe33 	bl	8000808 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	689b      	ldr	r3, [r3, #8]
 8000ba8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d13b      	bne.n	8000c28 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8000bb0:	6878      	ldr	r0, [r7, #4]
 8000bb2:	f000 fed7 	bl	8001964 <ADC_Disable>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc0:	f003 0310 	and.w	r3, r3, #16
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d12f      	bne.n	8000c28 <HAL_ADC_Init+0xe0>
 8000bc8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d12b      	bne.n	8000c28 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bd4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000bd8:	f023 0302 	bic.w	r3, r3, #2
 8000bdc:	f043 0202 	orr.w	r2, r3, #2
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	689a      	ldr	r2, [r3, #8]
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000bf2:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	689a      	ldr	r2, [r3, #8]
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000c02:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000c04:	4b94      	ldr	r3, [pc, #592]	; (8000e58 <HAL_ADC_Init+0x310>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4a94      	ldr	r2, [pc, #592]	; (8000e5c <HAL_ADC_Init+0x314>)
 8000c0a:	fba2 2303 	umull	r2, r3, r2, r3
 8000c0e:	0c9a      	lsrs	r2, r3, #18
 8000c10:	4613      	mov	r3, r2
 8000c12:	009b      	lsls	r3, r3, #2
 8000c14:	4413      	add	r3, r2
 8000c16:	005b      	lsls	r3, r3, #1
 8000c18:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000c1a:	e002      	b.n	8000c22 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000c1c:	68bb      	ldr	r3, [r7, #8]
 8000c1e:	3b01      	subs	r3, #1
 8000c20:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000c22:	68bb      	ldr	r3, [r7, #8]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d1f9      	bne.n	8000c1c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	689b      	ldr	r3, [r3, #8]
 8000c2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d007      	beq.n	8000c46 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	689b      	ldr	r3, [r3, #8]
 8000c3c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000c40:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000c44:	d110      	bne.n	8000c68 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c4a:	f023 0312 	bic.w	r3, r3, #18
 8000c4e:	f043 0210 	orr.w	r2, r3, #16
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c5a:	f043 0201 	orr.w	r2, r3, #1
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000c62:	2301      	movs	r3, #1
 8000c64:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c6c:	f003 0310 	and.w	r3, r3, #16
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	f040 80df 	bne.w	8000e34 <HAL_ADC_Init+0x2ec>
 8000c76:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	f040 80da 	bne.w	8000e34 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	689b      	ldr	r3, [r3, #8]
 8000c86:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	f040 80d2 	bne.w	8000e34 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c94:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000c98:	f043 0202 	orr.w	r2, r3, #2
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000ca0:	4b6f      	ldr	r3, [pc, #444]	; (8000e60 <HAL_ADC_Init+0x318>)
 8000ca2:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000cac:	d102      	bne.n	8000cb4 <HAL_ADC_Init+0x16c>
 8000cae:	4b6d      	ldr	r3, [pc, #436]	; (8000e64 <HAL_ADC_Init+0x31c>)
 8000cb0:	60fb      	str	r3, [r7, #12]
 8000cb2:	e002      	b.n	8000cba <HAL_ADC_Init+0x172>
 8000cb4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000cb8:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	689b      	ldr	r3, [r3, #8]
 8000cc0:	f003 0303 	and.w	r3, r3, #3
 8000cc4:	2b01      	cmp	r3, #1
 8000cc6:	d108      	bne.n	8000cda <HAL_ADC_Init+0x192>
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f003 0301 	and.w	r3, r3, #1
 8000cd2:	2b01      	cmp	r3, #1
 8000cd4:	d101      	bne.n	8000cda <HAL_ADC_Init+0x192>
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	e000      	b.n	8000cdc <HAL_ADC_Init+0x194>
 8000cda:	2300      	movs	r3, #0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d11c      	bne.n	8000d1a <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000ce0:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d010      	beq.n	8000d08 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	689b      	ldr	r3, [r3, #8]
 8000cea:	f003 0303 	and.w	r3, r3, #3
 8000cee:	2b01      	cmp	r3, #1
 8000cf0:	d107      	bne.n	8000d02 <HAL_ADC_Init+0x1ba>
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f003 0301 	and.w	r3, r3, #1
 8000cfa:	2b01      	cmp	r3, #1
 8000cfc:	d101      	bne.n	8000d02 <HAL_ADC_Init+0x1ba>
 8000cfe:	2301      	movs	r3, #1
 8000d00:	e000      	b.n	8000d04 <HAL_ADC_Init+0x1bc>
 8000d02:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d108      	bne.n	8000d1a <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000d08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000d0a:	689b      	ldr	r3, [r3, #8]
 8000d0c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	431a      	orrs	r2, r3
 8000d16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000d18:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	7e5b      	ldrb	r3, [r3, #25]
 8000d1e:	035b      	lsls	r3, r3, #13
 8000d20:	687a      	ldr	r2, [r7, #4]
 8000d22:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000d24:	2a01      	cmp	r2, #1
 8000d26:	d002      	beq.n	8000d2e <HAL_ADC_Init+0x1e6>
 8000d28:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000d2c:	e000      	b.n	8000d30 <HAL_ADC_Init+0x1e8>
 8000d2e:	2200      	movs	r2, #0
 8000d30:	431a      	orrs	r2, r3
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	68db      	ldr	r3, [r3, #12]
 8000d36:	431a      	orrs	r2, r3
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	689b      	ldr	r3, [r3, #8]
 8000d3c:	4313      	orrs	r3, r2
 8000d3e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000d40:	4313      	orrs	r3, r2
 8000d42:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d4a:	2b01      	cmp	r3, #1
 8000d4c:	d11b      	bne.n	8000d86 <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	7e5b      	ldrb	r3, [r3, #25]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d109      	bne.n	8000d6a <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d5a:	3b01      	subs	r3, #1
 8000d5c:	045a      	lsls	r2, r3, #17
 8000d5e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000d60:	4313      	orrs	r3, r2
 8000d62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d66:	663b      	str	r3, [r7, #96]	; 0x60
 8000d68:	e00d      	b.n	8000d86 <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d6e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8000d72:	f043 0220 	orr.w	r2, r3, #32
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d7e:	f043 0201 	orr.w	r2, r3, #1
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d8a:	2b01      	cmp	r3, #1
 8000d8c:	d007      	beq.n	8000d9e <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d96:	4313      	orrs	r3, r2
 8000d98:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000d9a:	4313      	orrs	r3, r2
 8000d9c:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	689b      	ldr	r3, [r3, #8]
 8000da4:	f003 030c 	and.w	r3, r3, #12
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d114      	bne.n	8000dd6 <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	68db      	ldr	r3, [r3, #12]
 8000db2:	687a      	ldr	r2, [r7, #4]
 8000db4:	6812      	ldr	r2, [r2, #0]
 8000db6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000dba:	f023 0302 	bic.w	r3, r3, #2
 8000dbe:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	7e1b      	ldrb	r3, [r3, #24]
 8000dc4:	039a      	lsls	r2, r3, #14
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000dcc:	005b      	lsls	r3, r3, #1
 8000dce:	4313      	orrs	r3, r2
 8000dd0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000dd2:	4313      	orrs	r3, r2
 8000dd4:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	68da      	ldr	r2, [r3, #12]
 8000ddc:	4b22      	ldr	r3, [pc, #136]	; (8000e68 <HAL_ADC_Init+0x320>)
 8000dde:	4013      	ands	r3, r2
 8000de0:	687a      	ldr	r2, [r7, #4]
 8000de2:	6812      	ldr	r2, [r2, #0]
 8000de4:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8000de6:	430b      	orrs	r3, r1
 8000de8:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	691b      	ldr	r3, [r3, #16]
 8000dee:	2b01      	cmp	r3, #1
 8000df0:	d10c      	bne.n	8000e0c <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df8:	f023 010f 	bic.w	r1, r3, #15
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	69db      	ldr	r3, [r3, #28]
 8000e00:	1e5a      	subs	r2, r3, #1
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	430a      	orrs	r2, r1
 8000e08:	631a      	str	r2, [r3, #48]	; 0x30
 8000e0a:	e007      	b.n	8000e1c <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	f022 020f 	bic.w	r2, r2, #15
 8000e1a:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	2200      	movs	r2, #0
 8000e20:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e26:	f023 0303 	bic.w	r3, r3, #3
 8000e2a:	f043 0201 	orr.w	r2, r3, #1
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	641a      	str	r2, [r3, #64]	; 0x40
 8000e32:	e00a      	b.n	8000e4a <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e38:	f023 0312 	bic.w	r3, r3, #18
 8000e3c:	f043 0210 	orr.w	r2, r3, #16
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8000e44:	2301      	movs	r3, #1
 8000e46:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8000e4a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8000e4e:	4618      	mov	r0, r3
 8000e50:	3768      	adds	r7, #104	; 0x68
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	20000000 	.word	0x20000000
 8000e5c:	431bde83 	.word	0x431bde83
 8000e60:	50000300 	.word	0x50000300
 8000e64:	50000100 	.word	0x50000100
 8000e68:	fff0c007 	.word	0xfff0c007

08000e6c <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b084      	sub	sp, #16
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e74:	2300      	movs	r3, #0
 8000e76:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	689b      	ldr	r3, [r3, #8]
 8000e7e:	f003 0304 	and.w	r3, r3, #4
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	f040 809c 	bne.w	8000fc0 <HAL_ADC_Start+0x154>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000e8e:	2b01      	cmp	r3, #1
 8000e90:	d101      	bne.n	8000e96 <HAL_ADC_Start+0x2a>
 8000e92:	2302      	movs	r3, #2
 8000e94:	e097      	b.n	8000fc6 <HAL_ADC_Start+0x15a>
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	2201      	movs	r2, #1
 8000e9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000e9e:	6878      	ldr	r0, [r7, #4]
 8000ea0:	f000 fcfc 	bl	800189c <ADC_Enable>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000ea8:	7bfb      	ldrb	r3, [r7, #15]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	f040 8083 	bne.w	8000fb6 <HAL_ADC_Start+0x14a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eb4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000eb8:	f023 0301 	bic.w	r3, r3, #1
 8000ebc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000ec4:	4b42      	ldr	r3, [pc, #264]	; (8000fd0 <HAL_ADC_Start+0x164>)
 8000ec6:	689b      	ldr	r3, [r3, #8]
 8000ec8:	f003 031f 	and.w	r3, r3, #31
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d004      	beq.n	8000eda <HAL_ADC_Start+0x6e>
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000ed8:	d115      	bne.n	8000f06 <HAL_ADC_Start+0x9a>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ede:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	68db      	ldr	r3, [r3, #12]
 8000eec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d027      	beq.n	8000f44 <HAL_ADC_Start+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ef8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000efc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000f04:	e01e      	b.n	8000f44 <HAL_ADC_Start+0xd8>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f0a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000f1a:	d004      	beq.n	8000f26 <HAL_ADC_Start+0xba>
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4a2c      	ldr	r2, [pc, #176]	; (8000fd4 <HAL_ADC_Start+0x168>)
 8000f22:	4293      	cmp	r3, r2
 8000f24:	d10e      	bne.n	8000f44 <HAL_ADC_Start+0xd8>
 8000f26:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000f2a:	68db      	ldr	r3, [r3, #12]
 8000f2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d007      	beq.n	8000f44 <HAL_ADC_Start+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f38:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000f3c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f48:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000f50:	d106      	bne.n	8000f60 <HAL_ADC_Start+0xf4>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f56:	f023 0206 	bic.w	r2, r3, #6
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	645a      	str	r2, [r3, #68]	; 0x44
 8000f5e:	e002      	b.n	8000f66 <HAL_ADC_Start+0xfa>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	2200      	movs	r2, #0
 8000f64:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	2200      	movs	r2, #0
 8000f6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	221c      	movs	r2, #28
 8000f74:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8000f76:	4b16      	ldr	r3, [pc, #88]	; (8000fd0 <HAL_ADC_Start+0x164>)
 8000f78:	689b      	ldr	r3, [r3, #8]
 8000f7a:	f003 031f 	and.w	r3, r3, #31
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d010      	beq.n	8000fa4 <HAL_ADC_Start+0x138>
 8000f82:	4b13      	ldr	r3, [pc, #76]	; (8000fd0 <HAL_ADC_Start+0x164>)
 8000f84:	689b      	ldr	r3, [r3, #8]
 8000f86:	f003 031f 	and.w	r3, r3, #31
 8000f8a:	2b05      	cmp	r3, #5
 8000f8c:	d00a      	beq.n	8000fa4 <HAL_ADC_Start+0x138>
 8000f8e:	4b10      	ldr	r3, [pc, #64]	; (8000fd0 <HAL_ADC_Start+0x164>)
 8000f90:	689b      	ldr	r3, [r3, #8]
 8000f92:	f003 031f 	and.w	r3, r3, #31
 8000f96:	2b09      	cmp	r3, #9
 8000f98:	d004      	beq.n	8000fa4 <HAL_ADC_Start+0x138>
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000fa2:	d10f      	bne.n	8000fc4 <HAL_ADC_Start+0x158>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	689a      	ldr	r2, [r3, #8]
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f042 0204 	orr.w	r2, r2, #4
 8000fb2:	609a      	str	r2, [r3, #8]
 8000fb4:	e006      	b.n	8000fc4 <HAL_ADC_Start+0x158>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2200      	movs	r2, #0
 8000fba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8000fbe:	e001      	b.n	8000fc4 <HAL_ADC_Start+0x158>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000fc0:	2302      	movs	r3, #2
 8000fc2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000fc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	3710      	adds	r7, #16
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	50000300 	.word	0x50000300
 8000fd4:	50000100 	.word	0x50000100

08000fd8 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b086      	sub	sp, #24
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
 8000fe0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	695b      	ldr	r3, [r3, #20]
 8000fea:	2b08      	cmp	r3, #8
 8000fec:	d102      	bne.n	8000ff4 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8000fee:	2308      	movs	r3, #8
 8000ff0:	617b      	str	r3, [r7, #20]
 8000ff2:	e02e      	b.n	8001052 <HAL_ADC_PollForConversion+0x7a>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000ff4:	4b5e      	ldr	r3, [pc, #376]	; (8001170 <HAL_ADC_PollForConversion+0x198>)
 8000ff6:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	689b      	ldr	r3, [r3, #8]
 8000ffc:	f003 031f 	and.w	r3, r3, #31
 8001000:	2b00      	cmp	r3, #0
 8001002:	d112      	bne.n	800102a <HAL_ADC_PollForConversion+0x52>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	68db      	ldr	r3, [r3, #12]
 800100a:	f003 0301 	and.w	r3, r3, #1
 800100e:	2b01      	cmp	r3, #1
 8001010:	d11d      	bne.n	800104e <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001016:	f043 0220 	orr.w	r2, r3, #32
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	2200      	movs	r2, #0
 8001022:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8001026:	2301      	movs	r3, #1
 8001028:	e09d      	b.n	8001166 <HAL_ADC_PollForConversion+0x18e>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	689b      	ldr	r3, [r3, #8]
 800102e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001032:	2b00      	cmp	r3, #0
 8001034:	d00b      	beq.n	800104e <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800103a:	f043 0220 	orr.w	r2, r3, #32
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2200      	movs	r2, #0
 8001046:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 800104a:	2301      	movs	r3, #1
 800104c:	e08b      	b.n	8001166 <HAL_ADC_PollForConversion+0x18e>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 800104e:	230c      	movs	r3, #12
 8001050:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001052:	4b47      	ldr	r3, [pc, #284]	; (8001170 <HAL_ADC_PollForConversion+0x198>)
 8001054:	689b      	ldr	r3, [r3, #8]
 8001056:	f003 031f 	and.w	r3, r3, #31
 800105a:	2b00      	cmp	r3, #0
 800105c:	d004      	beq.n	8001068 <HAL_ADC_PollForConversion+0x90>
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001066:	d104      	bne.n	8001072 <HAL_ADC_PollForConversion+0x9a>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	68db      	ldr	r3, [r3, #12]
 800106e:	613b      	str	r3, [r7, #16]
 8001070:	e003      	b.n	800107a <HAL_ADC_PollForConversion+0xa2>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8001072:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001076:	68db      	ldr	r3, [r3, #12]
 8001078:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 800107a:	f7ff fd59 	bl	8000b30 <HAL_GetTick>
 800107e:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001080:	e021      	b.n	80010c6 <HAL_ADC_PollForConversion+0xee>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001088:	d01d      	beq.n	80010c6 <HAL_ADC_PollForConversion+0xee>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d007      	beq.n	80010a0 <HAL_ADC_PollForConversion+0xc8>
 8001090:	f7ff fd4e 	bl	8000b30 <HAL_GetTick>
 8001094:	4602      	mov	r2, r0
 8001096:	68bb      	ldr	r3, [r7, #8]
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	683a      	ldr	r2, [r7, #0]
 800109c:	429a      	cmp	r2, r3
 800109e:	d212      	bcs.n	80010c6 <HAL_ADC_PollForConversion+0xee>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	681a      	ldr	r2, [r3, #0]
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	4013      	ands	r3, r2
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d10b      	bne.n	80010c6 <HAL_ADC_PollForConversion+0xee>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b2:	f043 0204 	orr.w	r2, r3, #4
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2200      	movs	r2, #0
 80010be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 80010c2:	2303      	movs	r3, #3
 80010c4:	e04f      	b.n	8001166 <HAL_ADC_PollForConversion+0x18e>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	681a      	ldr	r2, [r3, #0]
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	4013      	ands	r3, r2
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d0d6      	beq.n	8001082 <HAL_ADC_PollForConversion+0xaa>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	68db      	ldr	r3, [r3, #12]
 80010e6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d131      	bne.n	8001152 <HAL_ADC_PollForConversion+0x17a>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 80010ee:	693b      	ldr	r3, [r7, #16]
 80010f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d12c      	bne.n	8001152 <HAL_ADC_PollForConversion+0x17a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f003 0308 	and.w	r3, r3, #8
 8001102:	2b08      	cmp	r3, #8
 8001104:	d125      	bne.n	8001152 <HAL_ADC_PollForConversion+0x17a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	689b      	ldr	r3, [r3, #8]
 800110c:	f003 0304 	and.w	r3, r3, #4
 8001110:	2b00      	cmp	r3, #0
 8001112:	d112      	bne.n	800113a <HAL_ADC_PollForConversion+0x162>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001118:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001124:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001128:	2b00      	cmp	r3, #0
 800112a:	d112      	bne.n	8001152 <HAL_ADC_PollForConversion+0x17a>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001130:	f043 0201 	orr.w	r2, r3, #1
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	641a      	str	r2, [r3, #64]	; 0x40
 8001138:	e00b      	b.n	8001152 <HAL_ADC_PollForConversion+0x17a>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800113e:	f043 0220 	orr.w	r2, r3, #32
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800114a:	f043 0201 	orr.w	r2, r3, #1
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8001152:	693b      	ldr	r3, [r7, #16]
 8001154:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001158:	2b00      	cmp	r3, #0
 800115a:	d103      	bne.n	8001164 <HAL_ADC_PollForConversion+0x18c>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	697a      	ldr	r2, [r7, #20]
 8001162:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001164:	2300      	movs	r3, #0
}
 8001166:	4618      	mov	r0, r3
 8001168:	3718      	adds	r7, #24
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	50000300 	.word	0x50000300

08001174 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001174:	b480      	push	{r7}
 8001176:	b083      	sub	sp, #12
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001182:	4618      	mov	r0, r3
 8001184:	370c      	adds	r7, #12
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
	...

08001190 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001190:	b480      	push	{r7}
 8001192:	b09b      	sub	sp, #108	; 0x6c
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
 8001198:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800119a:	2300      	movs	r3, #0
 800119c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80011a0:	2300      	movs	r3, #0
 80011a2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80011aa:	2b01      	cmp	r3, #1
 80011ac:	d101      	bne.n	80011b2 <HAL_ADC_ConfigChannel+0x22>
 80011ae:	2302      	movs	r3, #2
 80011b0:	e2a4      	b.n	80016fc <HAL_ADC_ConfigChannel+0x56c>
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2201      	movs	r2, #1
 80011b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	689b      	ldr	r3, [r3, #8]
 80011c0:	f003 0304 	and.w	r3, r3, #4
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	f040 8288 	bne.w	80016da <HAL_ADC_ConfigChannel+0x54a>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	2b04      	cmp	r3, #4
 80011d0:	d81c      	bhi.n	800120c <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	685a      	ldr	r2, [r3, #4]
 80011dc:	4613      	mov	r3, r2
 80011de:	005b      	lsls	r3, r3, #1
 80011e0:	4413      	add	r3, r2
 80011e2:	005b      	lsls	r3, r3, #1
 80011e4:	461a      	mov	r2, r3
 80011e6:	231f      	movs	r3, #31
 80011e8:	4093      	lsls	r3, r2
 80011ea:	43db      	mvns	r3, r3
 80011ec:	4019      	ands	r1, r3
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	6818      	ldr	r0, [r3, #0]
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	685a      	ldr	r2, [r3, #4]
 80011f6:	4613      	mov	r3, r2
 80011f8:	005b      	lsls	r3, r3, #1
 80011fa:	4413      	add	r3, r2
 80011fc:	005b      	lsls	r3, r3, #1
 80011fe:	fa00 f203 	lsl.w	r2, r0, r3
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	430a      	orrs	r2, r1
 8001208:	631a      	str	r2, [r3, #48]	; 0x30
 800120a:	e063      	b.n	80012d4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	2b09      	cmp	r3, #9
 8001212:	d81e      	bhi.n	8001252 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	685a      	ldr	r2, [r3, #4]
 800121e:	4613      	mov	r3, r2
 8001220:	005b      	lsls	r3, r3, #1
 8001222:	4413      	add	r3, r2
 8001224:	005b      	lsls	r3, r3, #1
 8001226:	3b1e      	subs	r3, #30
 8001228:	221f      	movs	r2, #31
 800122a:	fa02 f303 	lsl.w	r3, r2, r3
 800122e:	43db      	mvns	r3, r3
 8001230:	4019      	ands	r1, r3
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	6818      	ldr	r0, [r3, #0]
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	685a      	ldr	r2, [r3, #4]
 800123a:	4613      	mov	r3, r2
 800123c:	005b      	lsls	r3, r3, #1
 800123e:	4413      	add	r3, r2
 8001240:	005b      	lsls	r3, r3, #1
 8001242:	3b1e      	subs	r3, #30
 8001244:	fa00 f203 	lsl.w	r2, r0, r3
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	430a      	orrs	r2, r1
 800124e:	635a      	str	r2, [r3, #52]	; 0x34
 8001250:	e040      	b.n	80012d4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	2b0e      	cmp	r3, #14
 8001258:	d81e      	bhi.n	8001298 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	685a      	ldr	r2, [r3, #4]
 8001264:	4613      	mov	r3, r2
 8001266:	005b      	lsls	r3, r3, #1
 8001268:	4413      	add	r3, r2
 800126a:	005b      	lsls	r3, r3, #1
 800126c:	3b3c      	subs	r3, #60	; 0x3c
 800126e:	221f      	movs	r2, #31
 8001270:	fa02 f303 	lsl.w	r3, r2, r3
 8001274:	43db      	mvns	r3, r3
 8001276:	4019      	ands	r1, r3
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	6818      	ldr	r0, [r3, #0]
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	685a      	ldr	r2, [r3, #4]
 8001280:	4613      	mov	r3, r2
 8001282:	005b      	lsls	r3, r3, #1
 8001284:	4413      	add	r3, r2
 8001286:	005b      	lsls	r3, r3, #1
 8001288:	3b3c      	subs	r3, #60	; 0x3c
 800128a:	fa00 f203 	lsl.w	r2, r0, r3
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	430a      	orrs	r2, r1
 8001294:	639a      	str	r2, [r3, #56]	; 0x38
 8001296:	e01d      	b.n	80012d4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	685a      	ldr	r2, [r3, #4]
 80012a2:	4613      	mov	r3, r2
 80012a4:	005b      	lsls	r3, r3, #1
 80012a6:	4413      	add	r3, r2
 80012a8:	005b      	lsls	r3, r3, #1
 80012aa:	3b5a      	subs	r3, #90	; 0x5a
 80012ac:	221f      	movs	r2, #31
 80012ae:	fa02 f303 	lsl.w	r3, r2, r3
 80012b2:	43db      	mvns	r3, r3
 80012b4:	4019      	ands	r1, r3
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	6818      	ldr	r0, [r3, #0]
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	685a      	ldr	r2, [r3, #4]
 80012be:	4613      	mov	r3, r2
 80012c0:	005b      	lsls	r3, r3, #1
 80012c2:	4413      	add	r3, r2
 80012c4:	005b      	lsls	r3, r3, #1
 80012c6:	3b5a      	subs	r3, #90	; 0x5a
 80012c8:	fa00 f203 	lsl.w	r2, r0, r3
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	430a      	orrs	r2, r1
 80012d2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	f003 030c 	and.w	r3, r3, #12
 80012de:	2b00      	cmp	r3, #0
 80012e0:	f040 80e5 	bne.w	80014ae <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	2b09      	cmp	r3, #9
 80012ea:	d91c      	bls.n	8001326 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	6999      	ldr	r1, [r3, #24]
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	4613      	mov	r3, r2
 80012f8:	005b      	lsls	r3, r3, #1
 80012fa:	4413      	add	r3, r2
 80012fc:	3b1e      	subs	r3, #30
 80012fe:	2207      	movs	r2, #7
 8001300:	fa02 f303 	lsl.w	r3, r2, r3
 8001304:	43db      	mvns	r3, r3
 8001306:	4019      	ands	r1, r3
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	6898      	ldr	r0, [r3, #8]
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	681a      	ldr	r2, [r3, #0]
 8001310:	4613      	mov	r3, r2
 8001312:	005b      	lsls	r3, r3, #1
 8001314:	4413      	add	r3, r2
 8001316:	3b1e      	subs	r3, #30
 8001318:	fa00 f203 	lsl.w	r2, r0, r3
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	430a      	orrs	r2, r1
 8001322:	619a      	str	r2, [r3, #24]
 8001324:	e019      	b.n	800135a <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	6959      	ldr	r1, [r3, #20]
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	681a      	ldr	r2, [r3, #0]
 8001330:	4613      	mov	r3, r2
 8001332:	005b      	lsls	r3, r3, #1
 8001334:	4413      	add	r3, r2
 8001336:	2207      	movs	r2, #7
 8001338:	fa02 f303 	lsl.w	r3, r2, r3
 800133c:	43db      	mvns	r3, r3
 800133e:	4019      	ands	r1, r3
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	6898      	ldr	r0, [r3, #8]
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	4613      	mov	r3, r2
 800134a:	005b      	lsls	r3, r3, #1
 800134c:	4413      	add	r3, r2
 800134e:	fa00 f203 	lsl.w	r2, r0, r3
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	430a      	orrs	r2, r1
 8001358:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	695a      	ldr	r2, [r3, #20]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	68db      	ldr	r3, [r3, #12]
 8001364:	08db      	lsrs	r3, r3, #3
 8001366:	f003 0303 	and.w	r3, r3, #3
 800136a:	005b      	lsls	r3, r3, #1
 800136c:	fa02 f303 	lsl.w	r3, r2, r3
 8001370:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	691b      	ldr	r3, [r3, #16]
 8001376:	3b01      	subs	r3, #1
 8001378:	2b03      	cmp	r3, #3
 800137a:	d84f      	bhi.n	800141c <HAL_ADC_ConfigChannel+0x28c>
 800137c:	a201      	add	r2, pc, #4	; (adr r2, 8001384 <HAL_ADC_ConfigChannel+0x1f4>)
 800137e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001382:	bf00      	nop
 8001384:	08001395 	.word	0x08001395
 8001388:	080013b7 	.word	0x080013b7
 800138c:	080013d9 	.word	0x080013d9
 8001390:	080013fb 	.word	0x080013fb
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800139a:	4b94      	ldr	r3, [pc, #592]	; (80015ec <HAL_ADC_ConfigChannel+0x45c>)
 800139c:	4013      	ands	r3, r2
 800139e:	683a      	ldr	r2, [r7, #0]
 80013a0:	6812      	ldr	r2, [r2, #0]
 80013a2:	0691      	lsls	r1, r2, #26
 80013a4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80013a6:	430a      	orrs	r2, r1
 80013a8:	431a      	orrs	r2, r3
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80013b2:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80013b4:	e07e      	b.n	80014b4 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80013bc:	4b8b      	ldr	r3, [pc, #556]	; (80015ec <HAL_ADC_ConfigChannel+0x45c>)
 80013be:	4013      	ands	r3, r2
 80013c0:	683a      	ldr	r2, [r7, #0]
 80013c2:	6812      	ldr	r2, [r2, #0]
 80013c4:	0691      	lsls	r1, r2, #26
 80013c6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80013c8:	430a      	orrs	r2, r1
 80013ca:	431a      	orrs	r2, r3
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80013d4:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80013d6:	e06d      	b.n	80014b4 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80013de:	4b83      	ldr	r3, [pc, #524]	; (80015ec <HAL_ADC_ConfigChannel+0x45c>)
 80013e0:	4013      	ands	r3, r2
 80013e2:	683a      	ldr	r2, [r7, #0]
 80013e4:	6812      	ldr	r2, [r2, #0]
 80013e6:	0691      	lsls	r1, r2, #26
 80013e8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80013ea:	430a      	orrs	r2, r1
 80013ec:	431a      	orrs	r2, r3
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80013f6:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80013f8:	e05c      	b.n	80014b4 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001400:	4b7a      	ldr	r3, [pc, #488]	; (80015ec <HAL_ADC_ConfigChannel+0x45c>)
 8001402:	4013      	ands	r3, r2
 8001404:	683a      	ldr	r2, [r7, #0]
 8001406:	6812      	ldr	r2, [r2, #0]
 8001408:	0691      	lsls	r1, r2, #26
 800140a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800140c:	430a      	orrs	r2, r1
 800140e:	431a      	orrs	r2, r3
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001418:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800141a:	e04b      	b.n	80014b4 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001422:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	069b      	lsls	r3, r3, #26
 800142c:	429a      	cmp	r2, r3
 800142e:	d107      	bne.n	8001440 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800143e:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001446:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	069b      	lsls	r3, r3, #26
 8001450:	429a      	cmp	r2, r3
 8001452:	d107      	bne.n	8001464 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001462:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800146a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	069b      	lsls	r3, r3, #26
 8001474:	429a      	cmp	r2, r3
 8001476:	d107      	bne.n	8001488 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001486:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800148e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	069b      	lsls	r3, r3, #26
 8001498:	429a      	cmp	r2, r3
 800149a:	d10a      	bne.n	80014b2 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80014aa:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80014ac:	e001      	b.n	80014b2 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 80014ae:	bf00      	nop
 80014b0:	e000      	b.n	80014b4 <HAL_ADC_ConfigChannel+0x324>
      break;
 80014b2:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	689b      	ldr	r3, [r3, #8]
 80014ba:	f003 0303 	and.w	r3, r3, #3
 80014be:	2b01      	cmp	r3, #1
 80014c0:	d108      	bne.n	80014d4 <HAL_ADC_ConfigChannel+0x344>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f003 0301 	and.w	r3, r3, #1
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d101      	bne.n	80014d4 <HAL_ADC_ConfigChannel+0x344>
 80014d0:	2301      	movs	r3, #1
 80014d2:	e000      	b.n	80014d6 <HAL_ADC_ConfigChannel+0x346>
 80014d4:	2300      	movs	r3, #0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	f040 810a 	bne.w	80016f0 <HAL_ADC_ConfigChannel+0x560>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	68db      	ldr	r3, [r3, #12]
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	d00f      	beq.n	8001504 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	2201      	movs	r2, #1
 80014f2:	fa02 f303 	lsl.w	r3, r2, r3
 80014f6:	43da      	mvns	r2, r3
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	400a      	ands	r2, r1
 80014fe:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8001502:	e049      	b.n	8001598 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	2201      	movs	r2, #1
 8001512:	409a      	lsls	r2, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	430a      	orrs	r2, r1
 800151a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	2b09      	cmp	r3, #9
 8001524:	d91c      	bls.n	8001560 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	6999      	ldr	r1, [r3, #24]
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	681a      	ldr	r2, [r3, #0]
 8001530:	4613      	mov	r3, r2
 8001532:	005b      	lsls	r3, r3, #1
 8001534:	4413      	add	r3, r2
 8001536:	3b1b      	subs	r3, #27
 8001538:	2207      	movs	r2, #7
 800153a:	fa02 f303 	lsl.w	r3, r2, r3
 800153e:	43db      	mvns	r3, r3
 8001540:	4019      	ands	r1, r3
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	6898      	ldr	r0, [r3, #8]
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	4613      	mov	r3, r2
 800154c:	005b      	lsls	r3, r3, #1
 800154e:	4413      	add	r3, r2
 8001550:	3b1b      	subs	r3, #27
 8001552:	fa00 f203 	lsl.w	r2, r0, r3
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	430a      	orrs	r2, r1
 800155c:	619a      	str	r2, [r3, #24]
 800155e:	e01b      	b.n	8001598 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	6959      	ldr	r1, [r3, #20]
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	1c5a      	adds	r2, r3, #1
 800156c:	4613      	mov	r3, r2
 800156e:	005b      	lsls	r3, r3, #1
 8001570:	4413      	add	r3, r2
 8001572:	2207      	movs	r2, #7
 8001574:	fa02 f303 	lsl.w	r3, r2, r3
 8001578:	43db      	mvns	r3, r3
 800157a:	4019      	ands	r1, r3
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	6898      	ldr	r0, [r3, #8]
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	1c5a      	adds	r2, r3, #1
 8001586:	4613      	mov	r3, r2
 8001588:	005b      	lsls	r3, r3, #1
 800158a:	4413      	add	r3, r2
 800158c:	fa00 f203 	lsl.w	r2, r0, r3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	430a      	orrs	r2, r1
 8001596:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001598:	4b15      	ldr	r3, [pc, #84]	; (80015f0 <HAL_ADC_ConfigChannel+0x460>)
 800159a:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	2b10      	cmp	r3, #16
 80015a2:	d105      	bne.n	80015b0 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80015a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80015a6:	689b      	ldr	r3, [r3, #8]
 80015a8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d015      	beq.n	80015dc <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80015b4:	2b11      	cmp	r3, #17
 80015b6:	d105      	bne.n	80015c4 <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80015b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80015ba:	689b      	ldr	r3, [r3, #8]
 80015bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d00b      	beq.n	80015dc <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80015c8:	2b12      	cmp	r3, #18
 80015ca:	f040 8091 	bne.w	80016f0 <HAL_ADC_ConfigChannel+0x560>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80015ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80015d0:	689b      	ldr	r3, [r3, #8]
 80015d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	f040 808a 	bne.w	80016f0 <HAL_ADC_ConfigChannel+0x560>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80015e4:	d108      	bne.n	80015f8 <HAL_ADC_ConfigChannel+0x468>
 80015e6:	4b03      	ldr	r3, [pc, #12]	; (80015f4 <HAL_ADC_ConfigChannel+0x464>)
 80015e8:	60fb      	str	r3, [r7, #12]
 80015ea:	e008      	b.n	80015fe <HAL_ADC_ConfigChannel+0x46e>
 80015ec:	83fff000 	.word	0x83fff000
 80015f0:	50000300 	.word	0x50000300
 80015f4:	50000100 	.word	0x50000100
 80015f8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80015fc:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	f003 0303 	and.w	r3, r3, #3
 8001608:	2b01      	cmp	r3, #1
 800160a:	d108      	bne.n	800161e <HAL_ADC_ConfigChannel+0x48e>
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f003 0301 	and.w	r3, r3, #1
 8001616:	2b01      	cmp	r3, #1
 8001618:	d101      	bne.n	800161e <HAL_ADC_ConfigChannel+0x48e>
 800161a:	2301      	movs	r3, #1
 800161c:	e000      	b.n	8001620 <HAL_ADC_ConfigChannel+0x490>
 800161e:	2300      	movs	r3, #0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d150      	bne.n	80016c6 <HAL_ADC_ConfigChannel+0x536>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001624:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001626:	2b00      	cmp	r3, #0
 8001628:	d010      	beq.n	800164c <HAL_ADC_ConfigChannel+0x4bc>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	689b      	ldr	r3, [r3, #8]
 800162e:	f003 0303 	and.w	r3, r3, #3
 8001632:	2b01      	cmp	r3, #1
 8001634:	d107      	bne.n	8001646 <HAL_ADC_ConfigChannel+0x4b6>
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f003 0301 	and.w	r3, r3, #1
 800163e:	2b01      	cmp	r3, #1
 8001640:	d101      	bne.n	8001646 <HAL_ADC_ConfigChannel+0x4b6>
 8001642:	2301      	movs	r3, #1
 8001644:	e000      	b.n	8001648 <HAL_ADC_ConfigChannel+0x4b8>
 8001646:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001648:	2b00      	cmp	r3, #0
 800164a:	d13c      	bne.n	80016c6 <HAL_ADC_ConfigChannel+0x536>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	2b10      	cmp	r3, #16
 8001652:	d11d      	bne.n	8001690 <HAL_ADC_ConfigChannel+0x500>
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800165c:	d118      	bne.n	8001690 <HAL_ADC_ConfigChannel+0x500>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800165e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001666:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001668:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800166a:	4b27      	ldr	r3, [pc, #156]	; (8001708 <HAL_ADC_ConfigChannel+0x578>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a27      	ldr	r2, [pc, #156]	; (800170c <HAL_ADC_ConfigChannel+0x57c>)
 8001670:	fba2 2303 	umull	r2, r3, r2, r3
 8001674:	0c9a      	lsrs	r2, r3, #18
 8001676:	4613      	mov	r3, r2
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	4413      	add	r3, r2
 800167c:	005b      	lsls	r3, r3, #1
 800167e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001680:	e002      	b.n	8001688 <HAL_ADC_ConfigChannel+0x4f8>
          {
            wait_loop_index--;
 8001682:	68bb      	ldr	r3, [r7, #8]
 8001684:	3b01      	subs	r3, #1
 8001686:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d1f9      	bne.n	8001682 <HAL_ADC_ConfigChannel+0x4f2>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800168e:	e02e      	b.n	80016ee <HAL_ADC_ConfigChannel+0x55e>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	2b11      	cmp	r3, #17
 8001696:	d10b      	bne.n	80016b0 <HAL_ADC_ConfigChannel+0x520>
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80016a0:	d106      	bne.n	80016b0 <HAL_ADC_ConfigChannel+0x520>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80016a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80016aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016ac:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80016ae:	e01e      	b.n	80016ee <HAL_ADC_ConfigChannel+0x55e>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	2b12      	cmp	r3, #18
 80016b6:	d11a      	bne.n	80016ee <HAL_ADC_ConfigChannel+0x55e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80016b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80016c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016c2:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80016c4:	e013      	b.n	80016ee <HAL_ADC_ConfigChannel+0x55e>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ca:	f043 0220 	orr.w	r2, r3, #32
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80016d2:	2301      	movs	r3, #1
 80016d4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80016d8:	e00a      	b.n	80016f0 <HAL_ADC_ConfigChannel+0x560>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016de:	f043 0220 	orr.w	r2, r3, #32
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80016e6:	2301      	movs	r3, #1
 80016e8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80016ec:	e000      	b.n	80016f0 <HAL_ADC_ConfigChannel+0x560>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80016ee:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2200      	movs	r2, #0
 80016f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80016f8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	376c      	adds	r7, #108	; 0x6c
 8001700:	46bd      	mov	sp, r7
 8001702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001706:	4770      	bx	lr
 8001708:	20000000 	.word	0x20000000
 800170c:	431bde83 	.word	0x431bde83

08001710 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8001710:	b480      	push	{r7}
 8001712:	b099      	sub	sp, #100	; 0x64
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
 8001718:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800171a:	2300      	movs	r3, #0
 800171c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001728:	d102      	bne.n	8001730 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800172a:	4b5a      	ldr	r3, [pc, #360]	; (8001894 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 800172c:	60bb      	str	r3, [r7, #8]
 800172e:	e002      	b.n	8001736 <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8001730:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001734:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8001736:	68bb      	ldr	r3, [r7, #8]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d101      	bne.n	8001740 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 800173c:	2301      	movs	r3, #1
 800173e:	e0a2      	b.n	8001886 <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001746:	2b01      	cmp	r3, #1
 8001748:	d101      	bne.n	800174e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800174a:	2302      	movs	r3, #2
 800174c:	e09b      	b.n	8001886 <HAL_ADCEx_MultiModeConfigChannel+0x176>
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2201      	movs	r2, #1
 8001752:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	689b      	ldr	r3, [r3, #8]
 800175c:	f003 0304 	and.w	r3, r3, #4
 8001760:	2b00      	cmp	r3, #0
 8001762:	d17f      	bne.n	8001864 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8001764:	68bb      	ldr	r3, [r7, #8]
 8001766:	689b      	ldr	r3, [r3, #8]
 8001768:	f003 0304 	and.w	r3, r3, #4
 800176c:	2b00      	cmp	r3, #0
 800176e:	d179      	bne.n	8001864 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001770:	4b49      	ldr	r3, [pc, #292]	; (8001898 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8001772:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d040      	beq.n	80017fe <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 800177c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800177e:	689b      	ldr	r3, [r3, #8]
 8001780:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	6859      	ldr	r1, [r3, #4]
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800178e:	035b      	lsls	r3, r3, #13
 8001790:	430b      	orrs	r3, r1
 8001792:	431a      	orrs	r2, r3
 8001794:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001796:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	689b      	ldr	r3, [r3, #8]
 800179e:	f003 0303 	and.w	r3, r3, #3
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	d108      	bne.n	80017b8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f003 0301 	and.w	r3, r3, #1
 80017b0:	2b01      	cmp	r3, #1
 80017b2:	d101      	bne.n	80017b8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80017b4:	2301      	movs	r3, #1
 80017b6:	e000      	b.n	80017ba <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 80017b8:	2300      	movs	r3, #0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d15c      	bne.n	8001878 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80017be:	68bb      	ldr	r3, [r7, #8]
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	f003 0303 	and.w	r3, r3, #3
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	d107      	bne.n	80017da <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80017ca:	68bb      	ldr	r3, [r7, #8]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 0301 	and.w	r3, r3, #1
 80017d2:	2b01      	cmp	r3, #1
 80017d4:	d101      	bne.n	80017da <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80017d6:	2301      	movs	r3, #1
 80017d8:	e000      	b.n	80017dc <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 80017da:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d14b      	bne.n	8001878 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80017e0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80017e8:	f023 030f 	bic.w	r3, r3, #15
 80017ec:	683a      	ldr	r2, [r7, #0]
 80017ee:	6811      	ldr	r1, [r2, #0]
 80017f0:	683a      	ldr	r2, [r7, #0]
 80017f2:	6892      	ldr	r2, [r2, #8]
 80017f4:	430a      	orrs	r2, r1
 80017f6:	431a      	orrs	r2, r3
 80017f8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80017fa:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80017fc:	e03c      	b.n	8001878 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80017fe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001806:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001808:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	689b      	ldr	r3, [r3, #8]
 8001810:	f003 0303 	and.w	r3, r3, #3
 8001814:	2b01      	cmp	r3, #1
 8001816:	d108      	bne.n	800182a <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f003 0301 	and.w	r3, r3, #1
 8001822:	2b01      	cmp	r3, #1
 8001824:	d101      	bne.n	800182a <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8001826:	2301      	movs	r3, #1
 8001828:	e000      	b.n	800182c <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 800182a:	2300      	movs	r3, #0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d123      	bne.n	8001878 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	f003 0303 	and.w	r3, r3, #3
 8001838:	2b01      	cmp	r3, #1
 800183a:	d107      	bne.n	800184c <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f003 0301 	and.w	r3, r3, #1
 8001844:	2b01      	cmp	r3, #1
 8001846:	d101      	bne.n	800184c <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8001848:	2301      	movs	r3, #1
 800184a:	e000      	b.n	800184e <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 800184c:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800184e:	2b00      	cmp	r3, #0
 8001850:	d112      	bne.n	8001878 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8001852:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800185a:	f023 030f 	bic.w	r3, r3, #15
 800185e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001860:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001862:	e009      	b.n	8001878 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001868:	f043 0220 	orr.w	r2, r3, #32
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001870:	2301      	movs	r3, #1
 8001872:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001876:	e000      	b.n	800187a <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001878:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2200      	movs	r2, #0
 800187e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001882:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8001886:	4618      	mov	r0, r3
 8001888:	3764      	adds	r7, #100	; 0x64
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr
 8001892:	bf00      	nop
 8001894:	50000100 	.word	0x50000100
 8001898:	50000300 	.word	0x50000300

0800189c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80018a4:	2300      	movs	r3, #0
 80018a6:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	f003 0303 	and.w	r3, r3, #3
 80018b2:	2b01      	cmp	r3, #1
 80018b4:	d108      	bne.n	80018c8 <ADC_Enable+0x2c>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f003 0301 	and.w	r3, r3, #1
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d101      	bne.n	80018c8 <ADC_Enable+0x2c>
 80018c4:	2301      	movs	r3, #1
 80018c6:	e000      	b.n	80018ca <ADC_Enable+0x2e>
 80018c8:	2300      	movs	r3, #0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d143      	bne.n	8001956 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	689a      	ldr	r2, [r3, #8]
 80018d4:	4b22      	ldr	r3, [pc, #136]	; (8001960 <ADC_Enable+0xc4>)
 80018d6:	4013      	ands	r3, r2
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d00d      	beq.n	80018f8 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e0:	f043 0210 	orr.w	r2, r3, #16
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ec:	f043 0201 	orr.w	r2, r3, #1
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 80018f4:	2301      	movs	r3, #1
 80018f6:	e02f      	b.n	8001958 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	689a      	ldr	r2, [r3, #8]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f042 0201 	orr.w	r2, r2, #1
 8001906:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8001908:	f7ff f912 	bl	8000b30 <HAL_GetTick>
 800190c:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800190e:	e01b      	b.n	8001948 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001910:	f7ff f90e 	bl	8000b30 <HAL_GetTick>
 8001914:	4602      	mov	r2, r0
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	2b02      	cmp	r3, #2
 800191c:	d914      	bls.n	8001948 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f003 0301 	and.w	r3, r3, #1
 8001928:	2b01      	cmp	r3, #1
 800192a:	d00d      	beq.n	8001948 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001930:	f043 0210 	orr.w	r2, r3, #16
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800193c:	f043 0201 	orr.w	r2, r3, #1
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8001944:	2301      	movs	r3, #1
 8001946:	e007      	b.n	8001958 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f003 0301 	and.w	r3, r3, #1
 8001952:	2b01      	cmp	r3, #1
 8001954:	d1dc      	bne.n	8001910 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001956:	2300      	movs	r3, #0
}
 8001958:	4618      	mov	r0, r3
 800195a:	3710      	adds	r7, #16
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}
 8001960:	8000003f 	.word	0x8000003f

08001964 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b084      	sub	sp, #16
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800196c:	2300      	movs	r3, #0
 800196e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	f003 0303 	and.w	r3, r3, #3
 800197a:	2b01      	cmp	r3, #1
 800197c:	d108      	bne.n	8001990 <ADC_Disable+0x2c>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f003 0301 	and.w	r3, r3, #1
 8001988:	2b01      	cmp	r3, #1
 800198a:	d101      	bne.n	8001990 <ADC_Disable+0x2c>
 800198c:	2301      	movs	r3, #1
 800198e:	e000      	b.n	8001992 <ADC_Disable+0x2e>
 8001990:	2300      	movs	r3, #0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d047      	beq.n	8001a26 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	f003 030d 	and.w	r3, r3, #13
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d10f      	bne.n	80019c4 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	689a      	ldr	r2, [r3, #8]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f042 0202 	orr.w	r2, r2, #2
 80019b2:	609a      	str	r2, [r3, #8]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	2203      	movs	r2, #3
 80019ba:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80019bc:	f7ff f8b8 	bl	8000b30 <HAL_GetTick>
 80019c0:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80019c2:	e029      	b.n	8001a18 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c8:	f043 0210 	orr.w	r2, r3, #16
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019d4:	f043 0201 	orr.w	r2, r3, #1
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 80019dc:	2301      	movs	r3, #1
 80019de:	e023      	b.n	8001a28 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80019e0:	f7ff f8a6 	bl	8000b30 <HAL_GetTick>
 80019e4:	4602      	mov	r2, r0
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	1ad3      	subs	r3, r2, r3
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	d914      	bls.n	8001a18 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	689b      	ldr	r3, [r3, #8]
 80019f4:	f003 0301 	and.w	r3, r3, #1
 80019f8:	2b01      	cmp	r3, #1
 80019fa:	d10d      	bne.n	8001a18 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a00:	f043 0210 	orr.w	r2, r3, #16
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a0c:	f043 0201 	orr.w	r2, r3, #1
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8001a14:	2301      	movs	r3, #1
 8001a16:	e007      	b.n	8001a28 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	f003 0301 	and.w	r3, r3, #1
 8001a22:	2b01      	cmp	r3, #1
 8001a24:	d0dc      	beq.n	80019e0 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001a26:	2300      	movs	r3, #0
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3710      	adds	r7, #16
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}

08001a30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b085      	sub	sp, #20
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	f003 0307 	and.w	r3, r3, #7
 8001a3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a40:	4b0c      	ldr	r3, [pc, #48]	; (8001a74 <__NVIC_SetPriorityGrouping+0x44>)
 8001a42:	68db      	ldr	r3, [r3, #12]
 8001a44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a46:	68ba      	ldr	r2, [r7, #8]
 8001a48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a62:	4a04      	ldr	r2, [pc, #16]	; (8001a74 <__NVIC_SetPriorityGrouping+0x44>)
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	60d3      	str	r3, [r2, #12]
}
 8001a68:	bf00      	nop
 8001a6a:	3714      	adds	r7, #20
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr
 8001a74:	e000ed00 	.word	0xe000ed00

08001a78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a7c:	4b04      	ldr	r3, [pc, #16]	; (8001a90 <__NVIC_GetPriorityGrouping+0x18>)
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	0a1b      	lsrs	r3, r3, #8
 8001a82:	f003 0307 	and.w	r3, r3, #7
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr
 8001a90:	e000ed00 	.word	0xe000ed00

08001a94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	6039      	str	r1, [r7, #0]
 8001a9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001aa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	db0a      	blt.n	8001abe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	b2da      	uxtb	r2, r3
 8001aac:	490c      	ldr	r1, [pc, #48]	; (8001ae0 <__NVIC_SetPriority+0x4c>)
 8001aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab2:	0112      	lsls	r2, r2, #4
 8001ab4:	b2d2      	uxtb	r2, r2
 8001ab6:	440b      	add	r3, r1
 8001ab8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001abc:	e00a      	b.n	8001ad4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	b2da      	uxtb	r2, r3
 8001ac2:	4908      	ldr	r1, [pc, #32]	; (8001ae4 <__NVIC_SetPriority+0x50>)
 8001ac4:	79fb      	ldrb	r3, [r7, #7]
 8001ac6:	f003 030f 	and.w	r3, r3, #15
 8001aca:	3b04      	subs	r3, #4
 8001acc:	0112      	lsls	r2, r2, #4
 8001ace:	b2d2      	uxtb	r2, r2
 8001ad0:	440b      	add	r3, r1
 8001ad2:	761a      	strb	r2, [r3, #24]
}
 8001ad4:	bf00      	nop
 8001ad6:	370c      	adds	r7, #12
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ade:	4770      	bx	lr
 8001ae0:	e000e100 	.word	0xe000e100
 8001ae4:	e000ed00 	.word	0xe000ed00

08001ae8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b089      	sub	sp, #36	; 0x24
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	60f8      	str	r0, [r7, #12]
 8001af0:	60b9      	str	r1, [r7, #8]
 8001af2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	f003 0307 	and.w	r3, r3, #7
 8001afa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001afc:	69fb      	ldr	r3, [r7, #28]
 8001afe:	f1c3 0307 	rsb	r3, r3, #7
 8001b02:	2b04      	cmp	r3, #4
 8001b04:	bf28      	it	cs
 8001b06:	2304      	movcs	r3, #4
 8001b08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b0a:	69fb      	ldr	r3, [r7, #28]
 8001b0c:	3304      	adds	r3, #4
 8001b0e:	2b06      	cmp	r3, #6
 8001b10:	d902      	bls.n	8001b18 <NVIC_EncodePriority+0x30>
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	3b03      	subs	r3, #3
 8001b16:	e000      	b.n	8001b1a <NVIC_EncodePriority+0x32>
 8001b18:	2300      	movs	r3, #0
 8001b1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8001b20:	69bb      	ldr	r3, [r7, #24]
 8001b22:	fa02 f303 	lsl.w	r3, r2, r3
 8001b26:	43da      	mvns	r2, r3
 8001b28:	68bb      	ldr	r3, [r7, #8]
 8001b2a:	401a      	ands	r2, r3
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b30:	f04f 31ff 	mov.w	r1, #4294967295
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	fa01 f303 	lsl.w	r3, r1, r3
 8001b3a:	43d9      	mvns	r1, r3
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b40:	4313      	orrs	r3, r2
         );
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3724      	adds	r7, #36	; 0x24
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
	...

08001b50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	3b01      	subs	r3, #1
 8001b5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b60:	d301      	bcc.n	8001b66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b62:	2301      	movs	r3, #1
 8001b64:	e00f      	b.n	8001b86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b66:	4a0a      	ldr	r2, [pc, #40]	; (8001b90 <SysTick_Config+0x40>)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	3b01      	subs	r3, #1
 8001b6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b6e:	210f      	movs	r1, #15
 8001b70:	f04f 30ff 	mov.w	r0, #4294967295
 8001b74:	f7ff ff8e 	bl	8001a94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b78:	4b05      	ldr	r3, [pc, #20]	; (8001b90 <SysTick_Config+0x40>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b7e:	4b04      	ldr	r3, [pc, #16]	; (8001b90 <SysTick_Config+0x40>)
 8001b80:	2207      	movs	r2, #7
 8001b82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b84:	2300      	movs	r3, #0
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3708      	adds	r7, #8
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	e000e010 	.word	0xe000e010

08001b94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b9c:	6878      	ldr	r0, [r7, #4]
 8001b9e:	f7ff ff47 	bl	8001a30 <__NVIC_SetPriorityGrouping>
}
 8001ba2:	bf00      	nop
 8001ba4:	3708      	adds	r7, #8
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}

08001baa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001baa:	b580      	push	{r7, lr}
 8001bac:	b086      	sub	sp, #24
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	60b9      	str	r1, [r7, #8]
 8001bb4:	607a      	str	r2, [r7, #4]
 8001bb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bbc:	f7ff ff5c 	bl	8001a78 <__NVIC_GetPriorityGrouping>
 8001bc0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bc2:	687a      	ldr	r2, [r7, #4]
 8001bc4:	68b9      	ldr	r1, [r7, #8]
 8001bc6:	6978      	ldr	r0, [r7, #20]
 8001bc8:	f7ff ff8e 	bl	8001ae8 <NVIC_EncodePriority>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bd2:	4611      	mov	r1, r2
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f7ff ff5d 	bl	8001a94 <__NVIC_SetPriority>
}
 8001bda:	bf00      	nop
 8001bdc:	3718      	adds	r7, #24
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}

08001be2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001be2:	b580      	push	{r7, lr}
 8001be4:	b082      	sub	sp, #8
 8001be6:	af00      	add	r7, sp, #0
 8001be8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bea:	6878      	ldr	r0, [r7, #4]
 8001bec:	f7ff ffb0 	bl	8001b50 <SysTick_Config>
 8001bf0:	4603      	mov	r3, r0
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3708      	adds	r7, #8
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
	...

08001bfc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b087      	sub	sp, #28
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
 8001c04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c06:	2300      	movs	r3, #0
 8001c08:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c0a:	e14e      	b.n	8001eaa <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	2101      	movs	r1, #1
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	fa01 f303 	lsl.w	r3, r1, r3
 8001c18:	4013      	ands	r3, r2
 8001c1a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	f000 8140 	beq.w	8001ea4 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f003 0303 	and.w	r3, r3, #3
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d005      	beq.n	8001c3c <HAL_GPIO_Init+0x40>
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	f003 0303 	and.w	r3, r3, #3
 8001c38:	2b02      	cmp	r3, #2
 8001c3a:	d130      	bne.n	8001c9e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	005b      	lsls	r3, r3, #1
 8001c46:	2203      	movs	r2, #3
 8001c48:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4c:	43db      	mvns	r3, r3
 8001c4e:	693a      	ldr	r2, [r7, #16]
 8001c50:	4013      	ands	r3, r2
 8001c52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	68da      	ldr	r2, [r3, #12]
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	005b      	lsls	r3, r3, #1
 8001c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c60:	693a      	ldr	r2, [r7, #16]
 8001c62:	4313      	orrs	r3, r2
 8001c64:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	693a      	ldr	r2, [r7, #16]
 8001c6a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c72:	2201      	movs	r2, #1
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7a:	43db      	mvns	r3, r3
 8001c7c:	693a      	ldr	r2, [r7, #16]
 8001c7e:	4013      	ands	r3, r2
 8001c80:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	091b      	lsrs	r3, r3, #4
 8001c88:	f003 0201 	and.w	r2, r3, #1
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c92:	693a      	ldr	r2, [r7, #16]
 8001c94:	4313      	orrs	r3, r2
 8001c96:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	693a      	ldr	r2, [r7, #16]
 8001c9c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	f003 0303 	and.w	r3, r3, #3
 8001ca6:	2b03      	cmp	r3, #3
 8001ca8:	d017      	beq.n	8001cda <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	68db      	ldr	r3, [r3, #12]
 8001cae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	005b      	lsls	r3, r3, #1
 8001cb4:	2203      	movs	r2, #3
 8001cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cba:	43db      	mvns	r3, r3
 8001cbc:	693a      	ldr	r2, [r7, #16]
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	689a      	ldr	r2, [r3, #8]
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	005b      	lsls	r3, r3, #1
 8001cca:	fa02 f303 	lsl.w	r3, r2, r3
 8001cce:	693a      	ldr	r2, [r7, #16]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	693a      	ldr	r2, [r7, #16]
 8001cd8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	f003 0303 	and.w	r3, r3, #3
 8001ce2:	2b02      	cmp	r3, #2
 8001ce4:	d123      	bne.n	8001d2e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	08da      	lsrs	r2, r3, #3
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	3208      	adds	r2, #8
 8001cee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cf2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	f003 0307 	and.w	r3, r3, #7
 8001cfa:	009b      	lsls	r3, r3, #2
 8001cfc:	220f      	movs	r2, #15
 8001cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001d02:	43db      	mvns	r3, r3
 8001d04:	693a      	ldr	r2, [r7, #16]
 8001d06:	4013      	ands	r3, r2
 8001d08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	691a      	ldr	r2, [r3, #16]
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	f003 0307 	and.w	r3, r3, #7
 8001d14:	009b      	lsls	r3, r3, #2
 8001d16:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1a:	693a      	ldr	r2, [r7, #16]
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	08da      	lsrs	r2, r3, #3
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	3208      	adds	r2, #8
 8001d28:	6939      	ldr	r1, [r7, #16]
 8001d2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	005b      	lsls	r3, r3, #1
 8001d38:	2203      	movs	r2, #3
 8001d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3e:	43db      	mvns	r3, r3
 8001d40:	693a      	ldr	r2, [r7, #16]
 8001d42:	4013      	ands	r3, r2
 8001d44:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	f003 0203 	and.w	r2, r3, #3
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	005b      	lsls	r3, r3, #1
 8001d52:	fa02 f303 	lsl.w	r3, r2, r3
 8001d56:	693a      	ldr	r2, [r7, #16]
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	693a      	ldr	r2, [r7, #16]
 8001d60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	f000 809a 	beq.w	8001ea4 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d70:	4b55      	ldr	r3, [pc, #340]	; (8001ec8 <HAL_GPIO_Init+0x2cc>)
 8001d72:	699b      	ldr	r3, [r3, #24]
 8001d74:	4a54      	ldr	r2, [pc, #336]	; (8001ec8 <HAL_GPIO_Init+0x2cc>)
 8001d76:	f043 0301 	orr.w	r3, r3, #1
 8001d7a:	6193      	str	r3, [r2, #24]
 8001d7c:	4b52      	ldr	r3, [pc, #328]	; (8001ec8 <HAL_GPIO_Init+0x2cc>)
 8001d7e:	699b      	ldr	r3, [r3, #24]
 8001d80:	f003 0301 	and.w	r3, r3, #1
 8001d84:	60bb      	str	r3, [r7, #8]
 8001d86:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d88:	4a50      	ldr	r2, [pc, #320]	; (8001ecc <HAL_GPIO_Init+0x2d0>)
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	089b      	lsrs	r3, r3, #2
 8001d8e:	3302      	adds	r3, #2
 8001d90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d94:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	f003 0303 	and.w	r3, r3, #3
 8001d9c:	009b      	lsls	r3, r3, #2
 8001d9e:	220f      	movs	r2, #15
 8001da0:	fa02 f303 	lsl.w	r3, r2, r3
 8001da4:	43db      	mvns	r3, r3
 8001da6:	693a      	ldr	r2, [r7, #16]
 8001da8:	4013      	ands	r3, r2
 8001daa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001db2:	d013      	beq.n	8001ddc <HAL_GPIO_Init+0x1e0>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	4a46      	ldr	r2, [pc, #280]	; (8001ed0 <HAL_GPIO_Init+0x2d4>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d00d      	beq.n	8001dd8 <HAL_GPIO_Init+0x1dc>
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	4a45      	ldr	r2, [pc, #276]	; (8001ed4 <HAL_GPIO_Init+0x2d8>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d007      	beq.n	8001dd4 <HAL_GPIO_Init+0x1d8>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	4a44      	ldr	r2, [pc, #272]	; (8001ed8 <HAL_GPIO_Init+0x2dc>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d101      	bne.n	8001dd0 <HAL_GPIO_Init+0x1d4>
 8001dcc:	2303      	movs	r3, #3
 8001dce:	e006      	b.n	8001dde <HAL_GPIO_Init+0x1e2>
 8001dd0:	2305      	movs	r3, #5
 8001dd2:	e004      	b.n	8001dde <HAL_GPIO_Init+0x1e2>
 8001dd4:	2302      	movs	r3, #2
 8001dd6:	e002      	b.n	8001dde <HAL_GPIO_Init+0x1e2>
 8001dd8:	2301      	movs	r3, #1
 8001dda:	e000      	b.n	8001dde <HAL_GPIO_Init+0x1e2>
 8001ddc:	2300      	movs	r3, #0
 8001dde:	697a      	ldr	r2, [r7, #20]
 8001de0:	f002 0203 	and.w	r2, r2, #3
 8001de4:	0092      	lsls	r2, r2, #2
 8001de6:	4093      	lsls	r3, r2
 8001de8:	693a      	ldr	r2, [r7, #16]
 8001dea:	4313      	orrs	r3, r2
 8001dec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001dee:	4937      	ldr	r1, [pc, #220]	; (8001ecc <HAL_GPIO_Init+0x2d0>)
 8001df0:	697b      	ldr	r3, [r7, #20]
 8001df2:	089b      	lsrs	r3, r3, #2
 8001df4:	3302      	adds	r3, #2
 8001df6:	693a      	ldr	r2, [r7, #16]
 8001df8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001dfc:	4b37      	ldr	r3, [pc, #220]	; (8001edc <HAL_GPIO_Init+0x2e0>)
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	43db      	mvns	r3, r3
 8001e06:	693a      	ldr	r2, [r7, #16]
 8001e08:	4013      	ands	r3, r2
 8001e0a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d003      	beq.n	8001e20 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001e18:	693a      	ldr	r2, [r7, #16]
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001e20:	4a2e      	ldr	r2, [pc, #184]	; (8001edc <HAL_GPIO_Init+0x2e0>)
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e26:	4b2d      	ldr	r3, [pc, #180]	; (8001edc <HAL_GPIO_Init+0x2e0>)
 8001e28:	68db      	ldr	r3, [r3, #12]
 8001e2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	43db      	mvns	r3, r3
 8001e30:	693a      	ldr	r2, [r7, #16]
 8001e32:	4013      	ands	r3, r2
 8001e34:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d003      	beq.n	8001e4a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001e42:	693a      	ldr	r2, [r7, #16]
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	4313      	orrs	r3, r2
 8001e48:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001e4a:	4a24      	ldr	r2, [pc, #144]	; (8001edc <HAL_GPIO_Init+0x2e0>)
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e50:	4b22      	ldr	r3, [pc, #136]	; (8001edc <HAL_GPIO_Init+0x2e0>)
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	43db      	mvns	r3, r3
 8001e5a:	693a      	ldr	r2, [r7, #16]
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d003      	beq.n	8001e74 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001e6c:	693a      	ldr	r2, [r7, #16]
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	4313      	orrs	r3, r2
 8001e72:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001e74:	4a19      	ldr	r2, [pc, #100]	; (8001edc <HAL_GPIO_Init+0x2e0>)
 8001e76:	693b      	ldr	r3, [r7, #16]
 8001e78:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e7a:	4b18      	ldr	r3, [pc, #96]	; (8001edc <HAL_GPIO_Init+0x2e0>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	43db      	mvns	r3, r3
 8001e84:	693a      	ldr	r2, [r7, #16]
 8001e86:	4013      	ands	r3, r2
 8001e88:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d003      	beq.n	8001e9e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001e96:	693a      	ldr	r2, [r7, #16]
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001e9e:	4a0f      	ldr	r2, [pc, #60]	; (8001edc <HAL_GPIO_Init+0x2e0>)
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	3301      	adds	r3, #1
 8001ea8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	fa22 f303 	lsr.w	r3, r2, r3
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	f47f aea9 	bne.w	8001c0c <HAL_GPIO_Init+0x10>
  }
}
 8001eba:	bf00      	nop
 8001ebc:	bf00      	nop
 8001ebe:	371c      	adds	r7, #28
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec6:	4770      	bx	lr
 8001ec8:	40021000 	.word	0x40021000
 8001ecc:	40010000 	.word	0x40010000
 8001ed0:	48000400 	.word	0x48000400
 8001ed4:	48000800 	.word	0x48000800
 8001ed8:	48000c00 	.word	0x48000c00
 8001edc:	40010400 	.word	0x40010400

08001ee0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
 8001ee8:	460b      	mov	r3, r1
 8001eea:	807b      	strh	r3, [r7, #2]
 8001eec:	4613      	mov	r3, r2
 8001eee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ef0:	787b      	ldrb	r3, [r7, #1]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d003      	beq.n	8001efe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001ef6:	887a      	ldrh	r2, [r7, #2]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001efc:	e002      	b.n	8001f04 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001efe:	887a      	ldrh	r2, [r7, #2]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001f04:	bf00      	nop
 8001f06:	370c      	adds	r7, #12
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr

08001f10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f1c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001f20:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f26:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d102      	bne.n	8001f36 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001f30:	2301      	movs	r3, #1
 8001f32:	f001 b823 	b.w	8002f7c <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f3a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 0301 	and.w	r3, r3, #1
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	f000 817d 	beq.w	8002246 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001f4c:	4bbc      	ldr	r3, [pc, #752]	; (8002240 <HAL_RCC_OscConfig+0x330>)
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	f003 030c 	and.w	r3, r3, #12
 8001f54:	2b04      	cmp	r3, #4
 8001f56:	d00c      	beq.n	8001f72 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f58:	4bb9      	ldr	r3, [pc, #740]	; (8002240 <HAL_RCC_OscConfig+0x330>)
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f003 030c 	and.w	r3, r3, #12
 8001f60:	2b08      	cmp	r3, #8
 8001f62:	d15c      	bne.n	800201e <HAL_RCC_OscConfig+0x10e>
 8001f64:	4bb6      	ldr	r3, [pc, #728]	; (8002240 <HAL_RCC_OscConfig+0x330>)
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f70:	d155      	bne.n	800201e <HAL_RCC_OscConfig+0x10e>
 8001f72:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f76:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f7a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8001f7e:	fa93 f3a3 	rbit	r3, r3
 8001f82:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001f86:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f8a:	fab3 f383 	clz	r3, r3
 8001f8e:	b2db      	uxtb	r3, r3
 8001f90:	095b      	lsrs	r3, r3, #5
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	f043 0301 	orr.w	r3, r3, #1
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	2b01      	cmp	r3, #1
 8001f9c:	d102      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x94>
 8001f9e:	4ba8      	ldr	r3, [pc, #672]	; (8002240 <HAL_RCC_OscConfig+0x330>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	e015      	b.n	8001fd0 <HAL_RCC_OscConfig+0xc0>
 8001fa4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001fa8:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fac:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8001fb0:	fa93 f3a3 	rbit	r3, r3
 8001fb4:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001fb8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001fbc:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001fc0:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001fc4:	fa93 f3a3 	rbit	r3, r3
 8001fc8:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8001fcc:	4b9c      	ldr	r3, [pc, #624]	; (8002240 <HAL_RCC_OscConfig+0x330>)
 8001fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fd0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001fd4:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8001fd8:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001fdc:	fa92 f2a2 	rbit	r2, r2
 8001fe0:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8001fe4:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8001fe8:	fab2 f282 	clz	r2, r2
 8001fec:	b2d2      	uxtb	r2, r2
 8001fee:	f042 0220 	orr.w	r2, r2, #32
 8001ff2:	b2d2      	uxtb	r2, r2
 8001ff4:	f002 021f 	and.w	r2, r2, #31
 8001ff8:	2101      	movs	r1, #1
 8001ffa:	fa01 f202 	lsl.w	r2, r1, r2
 8001ffe:	4013      	ands	r3, r2
 8002000:	2b00      	cmp	r3, #0
 8002002:	f000 811f 	beq.w	8002244 <HAL_RCC_OscConfig+0x334>
 8002006:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800200a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	2b00      	cmp	r3, #0
 8002014:	f040 8116 	bne.w	8002244 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8002018:	2301      	movs	r3, #1
 800201a:	f000 bfaf 	b.w	8002f7c <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800201e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002022:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800202e:	d106      	bne.n	800203e <HAL_RCC_OscConfig+0x12e>
 8002030:	4b83      	ldr	r3, [pc, #524]	; (8002240 <HAL_RCC_OscConfig+0x330>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a82      	ldr	r2, [pc, #520]	; (8002240 <HAL_RCC_OscConfig+0x330>)
 8002036:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800203a:	6013      	str	r3, [r2, #0]
 800203c:	e036      	b.n	80020ac <HAL_RCC_OscConfig+0x19c>
 800203e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002042:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d10c      	bne.n	8002068 <HAL_RCC_OscConfig+0x158>
 800204e:	4b7c      	ldr	r3, [pc, #496]	; (8002240 <HAL_RCC_OscConfig+0x330>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a7b      	ldr	r2, [pc, #492]	; (8002240 <HAL_RCC_OscConfig+0x330>)
 8002054:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002058:	6013      	str	r3, [r2, #0]
 800205a:	4b79      	ldr	r3, [pc, #484]	; (8002240 <HAL_RCC_OscConfig+0x330>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a78      	ldr	r2, [pc, #480]	; (8002240 <HAL_RCC_OscConfig+0x330>)
 8002060:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002064:	6013      	str	r3, [r2, #0]
 8002066:	e021      	b.n	80020ac <HAL_RCC_OscConfig+0x19c>
 8002068:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800206c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002078:	d10c      	bne.n	8002094 <HAL_RCC_OscConfig+0x184>
 800207a:	4b71      	ldr	r3, [pc, #452]	; (8002240 <HAL_RCC_OscConfig+0x330>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a70      	ldr	r2, [pc, #448]	; (8002240 <HAL_RCC_OscConfig+0x330>)
 8002080:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002084:	6013      	str	r3, [r2, #0]
 8002086:	4b6e      	ldr	r3, [pc, #440]	; (8002240 <HAL_RCC_OscConfig+0x330>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a6d      	ldr	r2, [pc, #436]	; (8002240 <HAL_RCC_OscConfig+0x330>)
 800208c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002090:	6013      	str	r3, [r2, #0]
 8002092:	e00b      	b.n	80020ac <HAL_RCC_OscConfig+0x19c>
 8002094:	4b6a      	ldr	r3, [pc, #424]	; (8002240 <HAL_RCC_OscConfig+0x330>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a69      	ldr	r2, [pc, #420]	; (8002240 <HAL_RCC_OscConfig+0x330>)
 800209a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800209e:	6013      	str	r3, [r2, #0]
 80020a0:	4b67      	ldr	r3, [pc, #412]	; (8002240 <HAL_RCC_OscConfig+0x330>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a66      	ldr	r2, [pc, #408]	; (8002240 <HAL_RCC_OscConfig+0x330>)
 80020a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020aa:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80020ac:	4b64      	ldr	r3, [pc, #400]	; (8002240 <HAL_RCC_OscConfig+0x330>)
 80020ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020b0:	f023 020f 	bic.w	r2, r3, #15
 80020b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020b8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	495f      	ldr	r1, [pc, #380]	; (8002240 <HAL_RCC_OscConfig+0x330>)
 80020c2:	4313      	orrs	r3, r2
 80020c4:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020ca:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d059      	beq.n	800218a <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020d6:	f7fe fd2b 	bl	8000b30 <HAL_GetTick>
 80020da:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020de:	e00a      	b.n	80020f6 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020e0:	f7fe fd26 	bl	8000b30 <HAL_GetTick>
 80020e4:	4602      	mov	r2, r0
 80020e6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80020ea:	1ad3      	subs	r3, r2, r3
 80020ec:	2b64      	cmp	r3, #100	; 0x64
 80020ee:	d902      	bls.n	80020f6 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80020f0:	2303      	movs	r3, #3
 80020f2:	f000 bf43 	b.w	8002f7c <HAL_RCC_OscConfig+0x106c>
 80020f6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80020fa:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020fe:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002102:	fa93 f3a3 	rbit	r3, r3
 8002106:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800210a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800210e:	fab3 f383 	clz	r3, r3
 8002112:	b2db      	uxtb	r3, r3
 8002114:	095b      	lsrs	r3, r3, #5
 8002116:	b2db      	uxtb	r3, r3
 8002118:	f043 0301 	orr.w	r3, r3, #1
 800211c:	b2db      	uxtb	r3, r3
 800211e:	2b01      	cmp	r3, #1
 8002120:	d102      	bne.n	8002128 <HAL_RCC_OscConfig+0x218>
 8002122:	4b47      	ldr	r3, [pc, #284]	; (8002240 <HAL_RCC_OscConfig+0x330>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	e015      	b.n	8002154 <HAL_RCC_OscConfig+0x244>
 8002128:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800212c:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002130:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8002134:	fa93 f3a3 	rbit	r3, r3
 8002138:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800213c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002140:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002144:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8002148:	fa93 f3a3 	rbit	r3, r3
 800214c:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8002150:	4b3b      	ldr	r3, [pc, #236]	; (8002240 <HAL_RCC_OscConfig+0x330>)
 8002152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002154:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002158:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 800215c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002160:	fa92 f2a2 	rbit	r2, r2
 8002164:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8002168:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 800216c:	fab2 f282 	clz	r2, r2
 8002170:	b2d2      	uxtb	r2, r2
 8002172:	f042 0220 	orr.w	r2, r2, #32
 8002176:	b2d2      	uxtb	r2, r2
 8002178:	f002 021f 	and.w	r2, r2, #31
 800217c:	2101      	movs	r1, #1
 800217e:	fa01 f202 	lsl.w	r2, r1, r2
 8002182:	4013      	ands	r3, r2
 8002184:	2b00      	cmp	r3, #0
 8002186:	d0ab      	beq.n	80020e0 <HAL_RCC_OscConfig+0x1d0>
 8002188:	e05d      	b.n	8002246 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800218a:	f7fe fcd1 	bl	8000b30 <HAL_GetTick>
 800218e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002192:	e00a      	b.n	80021aa <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002194:	f7fe fccc 	bl	8000b30 <HAL_GetTick>
 8002198:	4602      	mov	r2, r0
 800219a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800219e:	1ad3      	subs	r3, r2, r3
 80021a0:	2b64      	cmp	r3, #100	; 0x64
 80021a2:	d902      	bls.n	80021aa <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80021a4:	2303      	movs	r3, #3
 80021a6:	f000 bee9 	b.w	8002f7c <HAL_RCC_OscConfig+0x106c>
 80021aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80021ae:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021b2:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80021b6:	fa93 f3a3 	rbit	r3, r3
 80021ba:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80021be:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021c2:	fab3 f383 	clz	r3, r3
 80021c6:	b2db      	uxtb	r3, r3
 80021c8:	095b      	lsrs	r3, r3, #5
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	f043 0301 	orr.w	r3, r3, #1
 80021d0:	b2db      	uxtb	r3, r3
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d102      	bne.n	80021dc <HAL_RCC_OscConfig+0x2cc>
 80021d6:	4b1a      	ldr	r3, [pc, #104]	; (8002240 <HAL_RCC_OscConfig+0x330>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	e015      	b.n	8002208 <HAL_RCC_OscConfig+0x2f8>
 80021dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80021e0:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021e4:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80021e8:	fa93 f3a3 	rbit	r3, r3
 80021ec:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80021f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80021f4:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80021f8:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80021fc:	fa93 f3a3 	rbit	r3, r3
 8002200:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002204:	4b0e      	ldr	r3, [pc, #56]	; (8002240 <HAL_RCC_OscConfig+0x330>)
 8002206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002208:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800220c:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002210:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002214:	fa92 f2a2 	rbit	r2, r2
 8002218:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 800221c:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8002220:	fab2 f282 	clz	r2, r2
 8002224:	b2d2      	uxtb	r2, r2
 8002226:	f042 0220 	orr.w	r2, r2, #32
 800222a:	b2d2      	uxtb	r2, r2
 800222c:	f002 021f 	and.w	r2, r2, #31
 8002230:	2101      	movs	r1, #1
 8002232:	fa01 f202 	lsl.w	r2, r1, r2
 8002236:	4013      	ands	r3, r2
 8002238:	2b00      	cmp	r3, #0
 800223a:	d1ab      	bne.n	8002194 <HAL_RCC_OscConfig+0x284>
 800223c:	e003      	b.n	8002246 <HAL_RCC_OscConfig+0x336>
 800223e:	bf00      	nop
 8002240:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002244:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002246:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800224a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 0302 	and.w	r3, r3, #2
 8002256:	2b00      	cmp	r3, #0
 8002258:	f000 817d 	beq.w	8002556 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800225c:	4ba6      	ldr	r3, [pc, #664]	; (80024f8 <HAL_RCC_OscConfig+0x5e8>)
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	f003 030c 	and.w	r3, r3, #12
 8002264:	2b00      	cmp	r3, #0
 8002266:	d00b      	beq.n	8002280 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002268:	4ba3      	ldr	r3, [pc, #652]	; (80024f8 <HAL_RCC_OscConfig+0x5e8>)
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	f003 030c 	and.w	r3, r3, #12
 8002270:	2b08      	cmp	r3, #8
 8002272:	d172      	bne.n	800235a <HAL_RCC_OscConfig+0x44a>
 8002274:	4ba0      	ldr	r3, [pc, #640]	; (80024f8 <HAL_RCC_OscConfig+0x5e8>)
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800227c:	2b00      	cmp	r3, #0
 800227e:	d16c      	bne.n	800235a <HAL_RCC_OscConfig+0x44a>
 8002280:	2302      	movs	r3, #2
 8002282:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002286:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800228a:	fa93 f3a3 	rbit	r3, r3
 800228e:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8002292:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002296:	fab3 f383 	clz	r3, r3
 800229a:	b2db      	uxtb	r3, r3
 800229c:	095b      	lsrs	r3, r3, #5
 800229e:	b2db      	uxtb	r3, r3
 80022a0:	f043 0301 	orr.w	r3, r3, #1
 80022a4:	b2db      	uxtb	r3, r3
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d102      	bne.n	80022b0 <HAL_RCC_OscConfig+0x3a0>
 80022aa:	4b93      	ldr	r3, [pc, #588]	; (80024f8 <HAL_RCC_OscConfig+0x5e8>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	e013      	b.n	80022d8 <HAL_RCC_OscConfig+0x3c8>
 80022b0:	2302      	movs	r3, #2
 80022b2:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022b6:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80022ba:	fa93 f3a3 	rbit	r3, r3
 80022be:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80022c2:	2302      	movs	r3, #2
 80022c4:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80022c8:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80022cc:	fa93 f3a3 	rbit	r3, r3
 80022d0:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80022d4:	4b88      	ldr	r3, [pc, #544]	; (80024f8 <HAL_RCC_OscConfig+0x5e8>)
 80022d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022d8:	2202      	movs	r2, #2
 80022da:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80022de:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80022e2:	fa92 f2a2 	rbit	r2, r2
 80022e6:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80022ea:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80022ee:	fab2 f282 	clz	r2, r2
 80022f2:	b2d2      	uxtb	r2, r2
 80022f4:	f042 0220 	orr.w	r2, r2, #32
 80022f8:	b2d2      	uxtb	r2, r2
 80022fa:	f002 021f 	and.w	r2, r2, #31
 80022fe:	2101      	movs	r1, #1
 8002300:	fa01 f202 	lsl.w	r2, r1, r2
 8002304:	4013      	ands	r3, r2
 8002306:	2b00      	cmp	r3, #0
 8002308:	d00a      	beq.n	8002320 <HAL_RCC_OscConfig+0x410>
 800230a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800230e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	691b      	ldr	r3, [r3, #16]
 8002316:	2b01      	cmp	r3, #1
 8002318:	d002      	beq.n	8002320 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800231a:	2301      	movs	r3, #1
 800231c:	f000 be2e 	b.w	8002f7c <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002320:	4b75      	ldr	r3, [pc, #468]	; (80024f8 <HAL_RCC_OscConfig+0x5e8>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002328:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800232c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	695b      	ldr	r3, [r3, #20]
 8002334:	21f8      	movs	r1, #248	; 0xf8
 8002336:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800233a:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800233e:	fa91 f1a1 	rbit	r1, r1
 8002342:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8002346:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800234a:	fab1 f181 	clz	r1, r1
 800234e:	b2c9      	uxtb	r1, r1
 8002350:	408b      	lsls	r3, r1
 8002352:	4969      	ldr	r1, [pc, #420]	; (80024f8 <HAL_RCC_OscConfig+0x5e8>)
 8002354:	4313      	orrs	r3, r2
 8002356:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002358:	e0fd      	b.n	8002556 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800235a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800235e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	691b      	ldr	r3, [r3, #16]
 8002366:	2b00      	cmp	r3, #0
 8002368:	f000 8088 	beq.w	800247c <HAL_RCC_OscConfig+0x56c>
 800236c:	2301      	movs	r3, #1
 800236e:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002372:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8002376:	fa93 f3a3 	rbit	r3, r3
 800237a:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800237e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002382:	fab3 f383 	clz	r3, r3
 8002386:	b2db      	uxtb	r3, r3
 8002388:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800238c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002390:	009b      	lsls	r3, r3, #2
 8002392:	461a      	mov	r2, r3
 8002394:	2301      	movs	r3, #1
 8002396:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002398:	f7fe fbca 	bl	8000b30 <HAL_GetTick>
 800239c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023a0:	e00a      	b.n	80023b8 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023a2:	f7fe fbc5 	bl	8000b30 <HAL_GetTick>
 80023a6:	4602      	mov	r2, r0
 80023a8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	d902      	bls.n	80023b8 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80023b2:	2303      	movs	r3, #3
 80023b4:	f000 bde2 	b.w	8002f7c <HAL_RCC_OscConfig+0x106c>
 80023b8:	2302      	movs	r3, #2
 80023ba:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023be:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80023c2:	fa93 f3a3 	rbit	r3, r3
 80023c6:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80023ca:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ce:	fab3 f383 	clz	r3, r3
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	095b      	lsrs	r3, r3, #5
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	f043 0301 	orr.w	r3, r3, #1
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d102      	bne.n	80023e8 <HAL_RCC_OscConfig+0x4d8>
 80023e2:	4b45      	ldr	r3, [pc, #276]	; (80024f8 <HAL_RCC_OscConfig+0x5e8>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	e013      	b.n	8002410 <HAL_RCC_OscConfig+0x500>
 80023e8:	2302      	movs	r3, #2
 80023ea:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023ee:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80023f2:	fa93 f3a3 	rbit	r3, r3
 80023f6:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80023fa:	2302      	movs	r3, #2
 80023fc:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002400:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002404:	fa93 f3a3 	rbit	r3, r3
 8002408:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 800240c:	4b3a      	ldr	r3, [pc, #232]	; (80024f8 <HAL_RCC_OscConfig+0x5e8>)
 800240e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002410:	2202      	movs	r2, #2
 8002412:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8002416:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800241a:	fa92 f2a2 	rbit	r2, r2
 800241e:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8002422:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002426:	fab2 f282 	clz	r2, r2
 800242a:	b2d2      	uxtb	r2, r2
 800242c:	f042 0220 	orr.w	r2, r2, #32
 8002430:	b2d2      	uxtb	r2, r2
 8002432:	f002 021f 	and.w	r2, r2, #31
 8002436:	2101      	movs	r1, #1
 8002438:	fa01 f202 	lsl.w	r2, r1, r2
 800243c:	4013      	ands	r3, r2
 800243e:	2b00      	cmp	r3, #0
 8002440:	d0af      	beq.n	80023a2 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002442:	4b2d      	ldr	r3, [pc, #180]	; (80024f8 <HAL_RCC_OscConfig+0x5e8>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800244a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800244e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	695b      	ldr	r3, [r3, #20]
 8002456:	21f8      	movs	r1, #248	; 0xf8
 8002458:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800245c:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002460:	fa91 f1a1 	rbit	r1, r1
 8002464:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8002468:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800246c:	fab1 f181 	clz	r1, r1
 8002470:	b2c9      	uxtb	r1, r1
 8002472:	408b      	lsls	r3, r1
 8002474:	4920      	ldr	r1, [pc, #128]	; (80024f8 <HAL_RCC_OscConfig+0x5e8>)
 8002476:	4313      	orrs	r3, r2
 8002478:	600b      	str	r3, [r1, #0]
 800247a:	e06c      	b.n	8002556 <HAL_RCC_OscConfig+0x646>
 800247c:	2301      	movs	r3, #1
 800247e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002482:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002486:	fa93 f3a3 	rbit	r3, r3
 800248a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800248e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002492:	fab3 f383 	clz	r3, r3
 8002496:	b2db      	uxtb	r3, r3
 8002498:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800249c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80024a0:	009b      	lsls	r3, r3, #2
 80024a2:	461a      	mov	r2, r3
 80024a4:	2300      	movs	r3, #0
 80024a6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024a8:	f7fe fb42 	bl	8000b30 <HAL_GetTick>
 80024ac:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024b0:	e00a      	b.n	80024c8 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024b2:	f7fe fb3d 	bl	8000b30 <HAL_GetTick>
 80024b6:	4602      	mov	r2, r0
 80024b8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	2b02      	cmp	r3, #2
 80024c0:	d902      	bls.n	80024c8 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80024c2:	2303      	movs	r3, #3
 80024c4:	f000 bd5a 	b.w	8002f7c <HAL_RCC_OscConfig+0x106c>
 80024c8:	2302      	movs	r3, #2
 80024ca:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ce:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80024d2:	fa93 f3a3 	rbit	r3, r3
 80024d6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80024da:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024de:	fab3 f383 	clz	r3, r3
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	095b      	lsrs	r3, r3, #5
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	f043 0301 	orr.w	r3, r3, #1
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d104      	bne.n	80024fc <HAL_RCC_OscConfig+0x5ec>
 80024f2:	4b01      	ldr	r3, [pc, #4]	; (80024f8 <HAL_RCC_OscConfig+0x5e8>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	e015      	b.n	8002524 <HAL_RCC_OscConfig+0x614>
 80024f8:	40021000 	.word	0x40021000
 80024fc:	2302      	movs	r3, #2
 80024fe:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002502:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002506:	fa93 f3a3 	rbit	r3, r3
 800250a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800250e:	2302      	movs	r3, #2
 8002510:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002514:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002518:	fa93 f3a3 	rbit	r3, r3
 800251c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002520:	4bc8      	ldr	r3, [pc, #800]	; (8002844 <HAL_RCC_OscConfig+0x934>)
 8002522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002524:	2202      	movs	r2, #2
 8002526:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800252a:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800252e:	fa92 f2a2 	rbit	r2, r2
 8002532:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8002536:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800253a:	fab2 f282 	clz	r2, r2
 800253e:	b2d2      	uxtb	r2, r2
 8002540:	f042 0220 	orr.w	r2, r2, #32
 8002544:	b2d2      	uxtb	r2, r2
 8002546:	f002 021f 	and.w	r2, r2, #31
 800254a:	2101      	movs	r1, #1
 800254c:	fa01 f202 	lsl.w	r2, r1, r2
 8002550:	4013      	ands	r3, r2
 8002552:	2b00      	cmp	r3, #0
 8002554:	d1ad      	bne.n	80024b2 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002556:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800255a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 0308 	and.w	r3, r3, #8
 8002566:	2b00      	cmp	r3, #0
 8002568:	f000 8110 	beq.w	800278c <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800256c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002570:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	699b      	ldr	r3, [r3, #24]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d079      	beq.n	8002670 <HAL_RCC_OscConfig+0x760>
 800257c:	2301      	movs	r3, #1
 800257e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002582:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002586:	fa93 f3a3 	rbit	r3, r3
 800258a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800258e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002592:	fab3 f383 	clz	r3, r3
 8002596:	b2db      	uxtb	r3, r3
 8002598:	461a      	mov	r2, r3
 800259a:	4bab      	ldr	r3, [pc, #684]	; (8002848 <HAL_RCC_OscConfig+0x938>)
 800259c:	4413      	add	r3, r2
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	461a      	mov	r2, r3
 80025a2:	2301      	movs	r3, #1
 80025a4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025a6:	f7fe fac3 	bl	8000b30 <HAL_GetTick>
 80025aa:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025ae:	e00a      	b.n	80025c6 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80025b0:	f7fe fabe 	bl	8000b30 <HAL_GetTick>
 80025b4:	4602      	mov	r2, r0
 80025b6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	2b02      	cmp	r3, #2
 80025be:	d902      	bls.n	80025c6 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80025c0:	2303      	movs	r3, #3
 80025c2:	f000 bcdb 	b.w	8002f7c <HAL_RCC_OscConfig+0x106c>
 80025c6:	2302      	movs	r3, #2
 80025c8:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025cc:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80025d0:	fa93 f3a3 	rbit	r3, r3
 80025d4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80025d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025dc:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80025e0:	2202      	movs	r2, #2
 80025e2:	601a      	str	r2, [r3, #0]
 80025e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025e8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	fa93 f2a3 	rbit	r2, r3
 80025f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025f6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80025fa:	601a      	str	r2, [r3, #0]
 80025fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002600:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002604:	2202      	movs	r2, #2
 8002606:	601a      	str	r2, [r3, #0]
 8002608:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800260c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	fa93 f2a3 	rbit	r2, r3
 8002616:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800261a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800261e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002620:	4b88      	ldr	r3, [pc, #544]	; (8002844 <HAL_RCC_OscConfig+0x934>)
 8002622:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002624:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002628:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800262c:	2102      	movs	r1, #2
 800262e:	6019      	str	r1, [r3, #0]
 8002630:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002634:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	fa93 f1a3 	rbit	r1, r3
 800263e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002642:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002646:	6019      	str	r1, [r3, #0]
  return result;
 8002648:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800264c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	fab3 f383 	clz	r3, r3
 8002656:	b2db      	uxtb	r3, r3
 8002658:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800265c:	b2db      	uxtb	r3, r3
 800265e:	f003 031f 	and.w	r3, r3, #31
 8002662:	2101      	movs	r1, #1
 8002664:	fa01 f303 	lsl.w	r3, r1, r3
 8002668:	4013      	ands	r3, r2
 800266a:	2b00      	cmp	r3, #0
 800266c:	d0a0      	beq.n	80025b0 <HAL_RCC_OscConfig+0x6a0>
 800266e:	e08d      	b.n	800278c <HAL_RCC_OscConfig+0x87c>
 8002670:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002674:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002678:	2201      	movs	r2, #1
 800267a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800267c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002680:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	fa93 f2a3 	rbit	r2, r3
 800268a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800268e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002692:	601a      	str	r2, [r3, #0]
  return result;
 8002694:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002698:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800269c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800269e:	fab3 f383 	clz	r3, r3
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	461a      	mov	r2, r3
 80026a6:	4b68      	ldr	r3, [pc, #416]	; (8002848 <HAL_RCC_OscConfig+0x938>)
 80026a8:	4413      	add	r3, r2
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	461a      	mov	r2, r3
 80026ae:	2300      	movs	r3, #0
 80026b0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026b2:	f7fe fa3d 	bl	8000b30 <HAL_GetTick>
 80026b6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026ba:	e00a      	b.n	80026d2 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026bc:	f7fe fa38 	bl	8000b30 <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80026c6:	1ad3      	subs	r3, r2, r3
 80026c8:	2b02      	cmp	r3, #2
 80026ca:	d902      	bls.n	80026d2 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80026cc:	2303      	movs	r3, #3
 80026ce:	f000 bc55 	b.w	8002f7c <HAL_RCC_OscConfig+0x106c>
 80026d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026d6:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80026da:	2202      	movs	r2, #2
 80026dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026e2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	fa93 f2a3 	rbit	r2, r3
 80026ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026f0:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80026f4:	601a      	str	r2, [r3, #0]
 80026f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026fa:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80026fe:	2202      	movs	r2, #2
 8002700:	601a      	str	r2, [r3, #0]
 8002702:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002706:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	fa93 f2a3 	rbit	r2, r3
 8002710:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002714:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002718:	601a      	str	r2, [r3, #0]
 800271a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800271e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002722:	2202      	movs	r2, #2
 8002724:	601a      	str	r2, [r3, #0]
 8002726:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800272a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	fa93 f2a3 	rbit	r2, r3
 8002734:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002738:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800273c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800273e:	4b41      	ldr	r3, [pc, #260]	; (8002844 <HAL_RCC_OscConfig+0x934>)
 8002740:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002742:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002746:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800274a:	2102      	movs	r1, #2
 800274c:	6019      	str	r1, [r3, #0]
 800274e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002752:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	fa93 f1a3 	rbit	r1, r3
 800275c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002760:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002764:	6019      	str	r1, [r3, #0]
  return result;
 8002766:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800276a:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	fab3 f383 	clz	r3, r3
 8002774:	b2db      	uxtb	r3, r3
 8002776:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800277a:	b2db      	uxtb	r3, r3
 800277c:	f003 031f 	and.w	r3, r3, #31
 8002780:	2101      	movs	r1, #1
 8002782:	fa01 f303 	lsl.w	r3, r1, r3
 8002786:	4013      	ands	r3, r2
 8002788:	2b00      	cmp	r3, #0
 800278a:	d197      	bne.n	80026bc <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800278c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002790:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f003 0304 	and.w	r3, r3, #4
 800279c:	2b00      	cmp	r3, #0
 800279e:	f000 81a1 	beq.w	8002ae4 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027a2:	2300      	movs	r3, #0
 80027a4:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027a8:	4b26      	ldr	r3, [pc, #152]	; (8002844 <HAL_RCC_OscConfig+0x934>)
 80027aa:	69db      	ldr	r3, [r3, #28]
 80027ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d116      	bne.n	80027e2 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027b4:	4b23      	ldr	r3, [pc, #140]	; (8002844 <HAL_RCC_OscConfig+0x934>)
 80027b6:	69db      	ldr	r3, [r3, #28]
 80027b8:	4a22      	ldr	r2, [pc, #136]	; (8002844 <HAL_RCC_OscConfig+0x934>)
 80027ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027be:	61d3      	str	r3, [r2, #28]
 80027c0:	4b20      	ldr	r3, [pc, #128]	; (8002844 <HAL_RCC_OscConfig+0x934>)
 80027c2:	69db      	ldr	r3, [r3, #28]
 80027c4:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80027c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027cc:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80027d0:	601a      	str	r2, [r3, #0]
 80027d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027d6:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80027da:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80027dc:	2301      	movs	r3, #1
 80027de:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027e2:	4b1a      	ldr	r3, [pc, #104]	; (800284c <HAL_RCC_OscConfig+0x93c>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d11a      	bne.n	8002824 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027ee:	4b17      	ldr	r3, [pc, #92]	; (800284c <HAL_RCC_OscConfig+0x93c>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a16      	ldr	r2, [pc, #88]	; (800284c <HAL_RCC_OscConfig+0x93c>)
 80027f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027f8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027fa:	f7fe f999 	bl	8000b30 <HAL_GetTick>
 80027fe:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002802:	e009      	b.n	8002818 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002804:	f7fe f994 	bl	8000b30 <HAL_GetTick>
 8002808:	4602      	mov	r2, r0
 800280a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800280e:	1ad3      	subs	r3, r2, r3
 8002810:	2b64      	cmp	r3, #100	; 0x64
 8002812:	d901      	bls.n	8002818 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8002814:	2303      	movs	r3, #3
 8002816:	e3b1      	b.n	8002f7c <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002818:	4b0c      	ldr	r3, [pc, #48]	; (800284c <HAL_RCC_OscConfig+0x93c>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002820:	2b00      	cmp	r3, #0
 8002822:	d0ef      	beq.n	8002804 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002824:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002828:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	68db      	ldr	r3, [r3, #12]
 8002830:	2b01      	cmp	r3, #1
 8002832:	d10d      	bne.n	8002850 <HAL_RCC_OscConfig+0x940>
 8002834:	4b03      	ldr	r3, [pc, #12]	; (8002844 <HAL_RCC_OscConfig+0x934>)
 8002836:	6a1b      	ldr	r3, [r3, #32]
 8002838:	4a02      	ldr	r2, [pc, #8]	; (8002844 <HAL_RCC_OscConfig+0x934>)
 800283a:	f043 0301 	orr.w	r3, r3, #1
 800283e:	6213      	str	r3, [r2, #32]
 8002840:	e03c      	b.n	80028bc <HAL_RCC_OscConfig+0x9ac>
 8002842:	bf00      	nop
 8002844:	40021000 	.word	0x40021000
 8002848:	10908120 	.word	0x10908120
 800284c:	40007000 	.word	0x40007000
 8002850:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002854:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d10c      	bne.n	800287a <HAL_RCC_OscConfig+0x96a>
 8002860:	4bc1      	ldr	r3, [pc, #772]	; (8002b68 <HAL_RCC_OscConfig+0xc58>)
 8002862:	6a1b      	ldr	r3, [r3, #32]
 8002864:	4ac0      	ldr	r2, [pc, #768]	; (8002b68 <HAL_RCC_OscConfig+0xc58>)
 8002866:	f023 0301 	bic.w	r3, r3, #1
 800286a:	6213      	str	r3, [r2, #32]
 800286c:	4bbe      	ldr	r3, [pc, #760]	; (8002b68 <HAL_RCC_OscConfig+0xc58>)
 800286e:	6a1b      	ldr	r3, [r3, #32]
 8002870:	4abd      	ldr	r2, [pc, #756]	; (8002b68 <HAL_RCC_OscConfig+0xc58>)
 8002872:	f023 0304 	bic.w	r3, r3, #4
 8002876:	6213      	str	r3, [r2, #32]
 8002878:	e020      	b.n	80028bc <HAL_RCC_OscConfig+0x9ac>
 800287a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800287e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	68db      	ldr	r3, [r3, #12]
 8002886:	2b05      	cmp	r3, #5
 8002888:	d10c      	bne.n	80028a4 <HAL_RCC_OscConfig+0x994>
 800288a:	4bb7      	ldr	r3, [pc, #732]	; (8002b68 <HAL_RCC_OscConfig+0xc58>)
 800288c:	6a1b      	ldr	r3, [r3, #32]
 800288e:	4ab6      	ldr	r2, [pc, #728]	; (8002b68 <HAL_RCC_OscConfig+0xc58>)
 8002890:	f043 0304 	orr.w	r3, r3, #4
 8002894:	6213      	str	r3, [r2, #32]
 8002896:	4bb4      	ldr	r3, [pc, #720]	; (8002b68 <HAL_RCC_OscConfig+0xc58>)
 8002898:	6a1b      	ldr	r3, [r3, #32]
 800289a:	4ab3      	ldr	r2, [pc, #716]	; (8002b68 <HAL_RCC_OscConfig+0xc58>)
 800289c:	f043 0301 	orr.w	r3, r3, #1
 80028a0:	6213      	str	r3, [r2, #32]
 80028a2:	e00b      	b.n	80028bc <HAL_RCC_OscConfig+0x9ac>
 80028a4:	4bb0      	ldr	r3, [pc, #704]	; (8002b68 <HAL_RCC_OscConfig+0xc58>)
 80028a6:	6a1b      	ldr	r3, [r3, #32]
 80028a8:	4aaf      	ldr	r2, [pc, #700]	; (8002b68 <HAL_RCC_OscConfig+0xc58>)
 80028aa:	f023 0301 	bic.w	r3, r3, #1
 80028ae:	6213      	str	r3, [r2, #32]
 80028b0:	4bad      	ldr	r3, [pc, #692]	; (8002b68 <HAL_RCC_OscConfig+0xc58>)
 80028b2:	6a1b      	ldr	r3, [r3, #32]
 80028b4:	4aac      	ldr	r2, [pc, #688]	; (8002b68 <HAL_RCC_OscConfig+0xc58>)
 80028b6:	f023 0304 	bic.w	r3, r3, #4
 80028ba:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80028bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028c0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	68db      	ldr	r3, [r3, #12]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	f000 8081 	beq.w	80029d0 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028ce:	f7fe f92f 	bl	8000b30 <HAL_GetTick>
 80028d2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028d6:	e00b      	b.n	80028f0 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028d8:	f7fe f92a 	bl	8000b30 <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80028e2:	1ad3      	subs	r3, r2, r3
 80028e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d901      	bls.n	80028f0 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80028ec:	2303      	movs	r3, #3
 80028ee:	e345      	b.n	8002f7c <HAL_RCC_OscConfig+0x106c>
 80028f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028f4:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80028f8:	2202      	movs	r2, #2
 80028fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002900:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	fa93 f2a3 	rbit	r2, r3
 800290a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800290e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8002912:	601a      	str	r2, [r3, #0]
 8002914:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002918:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800291c:	2202      	movs	r2, #2
 800291e:	601a      	str	r2, [r3, #0]
 8002920:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002924:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	fa93 f2a3 	rbit	r2, r3
 800292e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002932:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002936:	601a      	str	r2, [r3, #0]
  return result;
 8002938:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800293c:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002940:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002942:	fab3 f383 	clz	r3, r3
 8002946:	b2db      	uxtb	r3, r3
 8002948:	095b      	lsrs	r3, r3, #5
 800294a:	b2db      	uxtb	r3, r3
 800294c:	f043 0302 	orr.w	r3, r3, #2
 8002950:	b2db      	uxtb	r3, r3
 8002952:	2b02      	cmp	r3, #2
 8002954:	d102      	bne.n	800295c <HAL_RCC_OscConfig+0xa4c>
 8002956:	4b84      	ldr	r3, [pc, #528]	; (8002b68 <HAL_RCC_OscConfig+0xc58>)
 8002958:	6a1b      	ldr	r3, [r3, #32]
 800295a:	e013      	b.n	8002984 <HAL_RCC_OscConfig+0xa74>
 800295c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002960:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002964:	2202      	movs	r2, #2
 8002966:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002968:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800296c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	fa93 f2a3 	rbit	r2, r3
 8002976:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800297a:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800297e:	601a      	str	r2, [r3, #0]
 8002980:	4b79      	ldr	r3, [pc, #484]	; (8002b68 <HAL_RCC_OscConfig+0xc58>)
 8002982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002984:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002988:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800298c:	2102      	movs	r1, #2
 800298e:	6011      	str	r1, [r2, #0]
 8002990:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002994:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002998:	6812      	ldr	r2, [r2, #0]
 800299a:	fa92 f1a2 	rbit	r1, r2
 800299e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80029a2:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80029a6:	6011      	str	r1, [r2, #0]
  return result;
 80029a8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80029ac:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80029b0:	6812      	ldr	r2, [r2, #0]
 80029b2:	fab2 f282 	clz	r2, r2
 80029b6:	b2d2      	uxtb	r2, r2
 80029b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80029bc:	b2d2      	uxtb	r2, r2
 80029be:	f002 021f 	and.w	r2, r2, #31
 80029c2:	2101      	movs	r1, #1
 80029c4:	fa01 f202 	lsl.w	r2, r1, r2
 80029c8:	4013      	ands	r3, r2
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d084      	beq.n	80028d8 <HAL_RCC_OscConfig+0x9c8>
 80029ce:	e07f      	b.n	8002ad0 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029d0:	f7fe f8ae 	bl	8000b30 <HAL_GetTick>
 80029d4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029d8:	e00b      	b.n	80029f2 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029da:	f7fe f8a9 	bl	8000b30 <HAL_GetTick>
 80029de:	4602      	mov	r2, r0
 80029e0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80029e4:	1ad3      	subs	r3, r2, r3
 80029e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d901      	bls.n	80029f2 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80029ee:	2303      	movs	r3, #3
 80029f0:	e2c4      	b.n	8002f7c <HAL_RCC_OscConfig+0x106c>
 80029f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029f6:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80029fa:	2202      	movs	r2, #2
 80029fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a02:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	fa93 f2a3 	rbit	r2, r3
 8002a0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a10:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002a14:	601a      	str	r2, [r3, #0]
 8002a16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a1a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002a1e:	2202      	movs	r2, #2
 8002a20:	601a      	str	r2, [r3, #0]
 8002a22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a26:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	fa93 f2a3 	rbit	r2, r3
 8002a30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a34:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002a38:	601a      	str	r2, [r3, #0]
  return result;
 8002a3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a3e:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002a42:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a44:	fab3 f383 	clz	r3, r3
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	095b      	lsrs	r3, r3, #5
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	f043 0302 	orr.w	r3, r3, #2
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	2b02      	cmp	r3, #2
 8002a56:	d102      	bne.n	8002a5e <HAL_RCC_OscConfig+0xb4e>
 8002a58:	4b43      	ldr	r3, [pc, #268]	; (8002b68 <HAL_RCC_OscConfig+0xc58>)
 8002a5a:	6a1b      	ldr	r3, [r3, #32]
 8002a5c:	e013      	b.n	8002a86 <HAL_RCC_OscConfig+0xb76>
 8002a5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a62:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002a66:	2202      	movs	r2, #2
 8002a68:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a6e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	fa93 f2a3 	rbit	r2, r3
 8002a78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a7c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8002a80:	601a      	str	r2, [r3, #0]
 8002a82:	4b39      	ldr	r3, [pc, #228]	; (8002b68 <HAL_RCC_OscConfig+0xc58>)
 8002a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a86:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002a8a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8002a8e:	2102      	movs	r1, #2
 8002a90:	6011      	str	r1, [r2, #0]
 8002a92:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002a96:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8002a9a:	6812      	ldr	r2, [r2, #0]
 8002a9c:	fa92 f1a2 	rbit	r1, r2
 8002aa0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002aa4:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002aa8:	6011      	str	r1, [r2, #0]
  return result;
 8002aaa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002aae:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002ab2:	6812      	ldr	r2, [r2, #0]
 8002ab4:	fab2 f282 	clz	r2, r2
 8002ab8:	b2d2      	uxtb	r2, r2
 8002aba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002abe:	b2d2      	uxtb	r2, r2
 8002ac0:	f002 021f 	and.w	r2, r2, #31
 8002ac4:	2101      	movs	r1, #1
 8002ac6:	fa01 f202 	lsl.w	r2, r1, r2
 8002aca:	4013      	ands	r3, r2
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d184      	bne.n	80029da <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002ad0:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002ad4:	2b01      	cmp	r3, #1
 8002ad6:	d105      	bne.n	8002ae4 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ad8:	4b23      	ldr	r3, [pc, #140]	; (8002b68 <HAL_RCC_OscConfig+0xc58>)
 8002ada:	69db      	ldr	r3, [r3, #28]
 8002adc:	4a22      	ldr	r2, [pc, #136]	; (8002b68 <HAL_RCC_OscConfig+0xc58>)
 8002ade:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ae2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ae4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ae8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	69db      	ldr	r3, [r3, #28]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	f000 8242 	beq.w	8002f7a <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002af6:	4b1c      	ldr	r3, [pc, #112]	; (8002b68 <HAL_RCC_OscConfig+0xc58>)
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	f003 030c 	and.w	r3, r3, #12
 8002afe:	2b08      	cmp	r3, #8
 8002b00:	f000 8213 	beq.w	8002f2a <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b08:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	69db      	ldr	r3, [r3, #28]
 8002b10:	2b02      	cmp	r3, #2
 8002b12:	f040 8162 	bne.w	8002dda <HAL_RCC_OscConfig+0xeca>
 8002b16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b1a:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8002b1e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002b22:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b28:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	fa93 f2a3 	rbit	r2, r3
 8002b32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b36:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002b3a:	601a      	str	r2, [r3, #0]
  return result;
 8002b3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b40:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002b44:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b46:	fab3 f383 	clz	r3, r3
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002b50:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002b54:	009b      	lsls	r3, r3, #2
 8002b56:	461a      	mov	r2, r3
 8002b58:	2300      	movs	r3, #0
 8002b5a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b5c:	f7fd ffe8 	bl	8000b30 <HAL_GetTick>
 8002b60:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b64:	e00c      	b.n	8002b80 <HAL_RCC_OscConfig+0xc70>
 8002b66:	bf00      	nop
 8002b68:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b6c:	f7fd ffe0 	bl	8000b30 <HAL_GetTick>
 8002b70:	4602      	mov	r2, r0
 8002b72:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002b76:	1ad3      	subs	r3, r2, r3
 8002b78:	2b02      	cmp	r3, #2
 8002b7a:	d901      	bls.n	8002b80 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8002b7c:	2303      	movs	r3, #3
 8002b7e:	e1fd      	b.n	8002f7c <HAL_RCC_OscConfig+0x106c>
 8002b80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b84:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002b88:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002b8c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b92:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	fa93 f2a3 	rbit	r2, r3
 8002b9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ba0:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002ba4:	601a      	str	r2, [r3, #0]
  return result;
 8002ba6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002baa:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002bae:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bb0:	fab3 f383 	clz	r3, r3
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	095b      	lsrs	r3, r3, #5
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	f043 0301 	orr.w	r3, r3, #1
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d102      	bne.n	8002bca <HAL_RCC_OscConfig+0xcba>
 8002bc4:	4bb0      	ldr	r3, [pc, #704]	; (8002e88 <HAL_RCC_OscConfig+0xf78>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	e027      	b.n	8002c1a <HAL_RCC_OscConfig+0xd0a>
 8002bca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bce:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002bd2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002bd6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bdc:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	fa93 f2a3 	rbit	r2, r3
 8002be6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bea:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8002bee:	601a      	str	r2, [r3, #0]
 8002bf0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bf4:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002bf8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002bfc:	601a      	str	r2, [r3, #0]
 8002bfe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c02:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	fa93 f2a3 	rbit	r2, r3
 8002c0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c10:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002c14:	601a      	str	r2, [r3, #0]
 8002c16:	4b9c      	ldr	r3, [pc, #624]	; (8002e88 <HAL_RCC_OscConfig+0xf78>)
 8002c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c1a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002c1e:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8002c22:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002c26:	6011      	str	r1, [r2, #0]
 8002c28:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002c2c:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8002c30:	6812      	ldr	r2, [r2, #0]
 8002c32:	fa92 f1a2 	rbit	r1, r2
 8002c36:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002c3a:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8002c3e:	6011      	str	r1, [r2, #0]
  return result;
 8002c40:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002c44:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8002c48:	6812      	ldr	r2, [r2, #0]
 8002c4a:	fab2 f282 	clz	r2, r2
 8002c4e:	b2d2      	uxtb	r2, r2
 8002c50:	f042 0220 	orr.w	r2, r2, #32
 8002c54:	b2d2      	uxtb	r2, r2
 8002c56:	f002 021f 	and.w	r2, r2, #31
 8002c5a:	2101      	movs	r1, #1
 8002c5c:	fa01 f202 	lsl.w	r2, r1, r2
 8002c60:	4013      	ands	r3, r2
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d182      	bne.n	8002b6c <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c66:	4b88      	ldr	r3, [pc, #544]	; (8002e88 <HAL_RCC_OscConfig+0xf78>)
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002c6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c72:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002c7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c7e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	6a1b      	ldr	r3, [r3, #32]
 8002c86:	430b      	orrs	r3, r1
 8002c88:	497f      	ldr	r1, [pc, #508]	; (8002e88 <HAL_RCC_OscConfig+0xf78>)
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	604b      	str	r3, [r1, #4]
 8002c8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c92:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8002c96:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002c9a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ca0:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	fa93 f2a3 	rbit	r2, r3
 8002caa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cae:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002cb2:	601a      	str	r2, [r3, #0]
  return result;
 8002cb4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cb8:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002cbc:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002cbe:	fab3 f383 	clz	r3, r3
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002cc8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	461a      	mov	r2, r3
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cd4:	f7fd ff2c 	bl	8000b30 <HAL_GetTick>
 8002cd8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002cdc:	e009      	b.n	8002cf2 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cde:	f7fd ff27 	bl	8000b30 <HAL_GetTick>
 8002ce2:	4602      	mov	r2, r0
 8002ce4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d901      	bls.n	8002cf2 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e144      	b.n	8002f7c <HAL_RCC_OscConfig+0x106c>
 8002cf2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cf6:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002cfa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002cfe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d04:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	fa93 f2a3 	rbit	r2, r3
 8002d0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d12:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002d16:	601a      	str	r2, [r3, #0]
  return result;
 8002d18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d1c:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002d20:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d22:	fab3 f383 	clz	r3, r3
 8002d26:	b2db      	uxtb	r3, r3
 8002d28:	095b      	lsrs	r3, r3, #5
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	f043 0301 	orr.w	r3, r3, #1
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d102      	bne.n	8002d3c <HAL_RCC_OscConfig+0xe2c>
 8002d36:	4b54      	ldr	r3, [pc, #336]	; (8002e88 <HAL_RCC_OscConfig+0xf78>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	e027      	b.n	8002d8c <HAL_RCC_OscConfig+0xe7c>
 8002d3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d40:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002d44:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002d48:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d4e:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	fa93 f2a3 	rbit	r2, r3
 8002d58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d5c:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002d60:	601a      	str	r2, [r3, #0]
 8002d62:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d66:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8002d6a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002d6e:	601a      	str	r2, [r3, #0]
 8002d70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d74:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	fa93 f2a3 	rbit	r2, r3
 8002d7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d82:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8002d86:	601a      	str	r2, [r3, #0]
 8002d88:	4b3f      	ldr	r3, [pc, #252]	; (8002e88 <HAL_RCC_OscConfig+0xf78>)
 8002d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d8c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002d90:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8002d94:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002d98:	6011      	str	r1, [r2, #0]
 8002d9a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002d9e:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8002da2:	6812      	ldr	r2, [r2, #0]
 8002da4:	fa92 f1a2 	rbit	r1, r2
 8002da8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002dac:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8002db0:	6011      	str	r1, [r2, #0]
  return result;
 8002db2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002db6:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8002dba:	6812      	ldr	r2, [r2, #0]
 8002dbc:	fab2 f282 	clz	r2, r2
 8002dc0:	b2d2      	uxtb	r2, r2
 8002dc2:	f042 0220 	orr.w	r2, r2, #32
 8002dc6:	b2d2      	uxtb	r2, r2
 8002dc8:	f002 021f 	and.w	r2, r2, #31
 8002dcc:	2101      	movs	r1, #1
 8002dce:	fa01 f202 	lsl.w	r2, r1, r2
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d082      	beq.n	8002cde <HAL_RCC_OscConfig+0xdce>
 8002dd8:	e0cf      	b.n	8002f7a <HAL_RCC_OscConfig+0x106a>
 8002dda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dde:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8002de2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002de6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dec:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	fa93 f2a3 	rbit	r2, r3
 8002df6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dfa:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002dfe:	601a      	str	r2, [r3, #0]
  return result;
 8002e00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e04:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002e08:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e0a:	fab3 f383 	clz	r3, r3
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002e14:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002e18:	009b      	lsls	r3, r3, #2
 8002e1a:	461a      	mov	r2, r3
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e20:	f7fd fe86 	bl	8000b30 <HAL_GetTick>
 8002e24:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e28:	e009      	b.n	8002e3e <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e2a:	f7fd fe81 	bl	8000b30 <HAL_GetTick>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002e34:	1ad3      	subs	r3, r2, r3
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d901      	bls.n	8002e3e <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	e09e      	b.n	8002f7c <HAL_RCC_OscConfig+0x106c>
 8002e3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e42:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002e46:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002e4a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e50:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	fa93 f2a3 	rbit	r2, r3
 8002e5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e5e:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002e62:	601a      	str	r2, [r3, #0]
  return result;
 8002e64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e68:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002e6c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e6e:	fab3 f383 	clz	r3, r3
 8002e72:	b2db      	uxtb	r3, r3
 8002e74:	095b      	lsrs	r3, r3, #5
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	f043 0301 	orr.w	r3, r3, #1
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	d104      	bne.n	8002e8c <HAL_RCC_OscConfig+0xf7c>
 8002e82:	4b01      	ldr	r3, [pc, #4]	; (8002e88 <HAL_RCC_OscConfig+0xf78>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	e029      	b.n	8002edc <HAL_RCC_OscConfig+0xfcc>
 8002e88:	40021000 	.word	0x40021000
 8002e8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e90:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8002e94:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002e98:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e9e:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	fa93 f2a3 	rbit	r2, r3
 8002ea8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002eac:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8002eb0:	601a      	str	r2, [r3, #0]
 8002eb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002eb6:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8002eba:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002ebe:	601a      	str	r2, [r3, #0]
 8002ec0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ec4:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	fa93 f2a3 	rbit	r2, r3
 8002ece:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ed2:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8002ed6:	601a      	str	r2, [r3, #0]
 8002ed8:	4b2b      	ldr	r3, [pc, #172]	; (8002f88 <HAL_RCC_OscConfig+0x1078>)
 8002eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002edc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002ee0:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8002ee4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002ee8:	6011      	str	r1, [r2, #0]
 8002eea:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002eee:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8002ef2:	6812      	ldr	r2, [r2, #0]
 8002ef4:	fa92 f1a2 	rbit	r1, r2
 8002ef8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002efc:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002f00:	6011      	str	r1, [r2, #0]
  return result;
 8002f02:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002f06:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002f0a:	6812      	ldr	r2, [r2, #0]
 8002f0c:	fab2 f282 	clz	r2, r2
 8002f10:	b2d2      	uxtb	r2, r2
 8002f12:	f042 0220 	orr.w	r2, r2, #32
 8002f16:	b2d2      	uxtb	r2, r2
 8002f18:	f002 021f 	and.w	r2, r2, #31
 8002f1c:	2101      	movs	r1, #1
 8002f1e:	fa01 f202 	lsl.w	r2, r1, r2
 8002f22:	4013      	ands	r3, r2
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d180      	bne.n	8002e2a <HAL_RCC_OscConfig+0xf1a>
 8002f28:	e027      	b.n	8002f7a <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f2e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	69db      	ldr	r3, [r3, #28]
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d101      	bne.n	8002f3e <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e01e      	b.n	8002f7c <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002f3e:	4b12      	ldr	r3, [pc, #72]	; (8002f88 <HAL_RCC_OscConfig+0x1078>)
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002f46:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002f4a:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002f4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f52:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	6a1b      	ldr	r3, [r3, #32]
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d10b      	bne.n	8002f76 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002f5e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002f62:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002f66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f6a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d001      	beq.n	8002f7a <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e000      	b.n	8002f7c <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8002f7a:	2300      	movs	r3, #0
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	40021000 	.word	0x40021000

08002f8c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b09e      	sub	sp, #120	; 0x78
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
 8002f94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002f96:	2300      	movs	r3, #0
 8002f98:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d101      	bne.n	8002fa4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e162      	b.n	800326a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002fa4:	4b90      	ldr	r3, [pc, #576]	; (80031e8 <HAL_RCC_ClockConfig+0x25c>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 0307 	and.w	r3, r3, #7
 8002fac:	683a      	ldr	r2, [r7, #0]
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d910      	bls.n	8002fd4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fb2:	4b8d      	ldr	r3, [pc, #564]	; (80031e8 <HAL_RCC_ClockConfig+0x25c>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f023 0207 	bic.w	r2, r3, #7
 8002fba:	498b      	ldr	r1, [pc, #556]	; (80031e8 <HAL_RCC_ClockConfig+0x25c>)
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fc2:	4b89      	ldr	r3, [pc, #548]	; (80031e8 <HAL_RCC_ClockConfig+0x25c>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 0307 	and.w	r3, r3, #7
 8002fca:	683a      	ldr	r2, [r7, #0]
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d001      	beq.n	8002fd4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e14a      	b.n	800326a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 0302 	and.w	r3, r3, #2
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d008      	beq.n	8002ff2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fe0:	4b82      	ldr	r3, [pc, #520]	; (80031ec <HAL_RCC_ClockConfig+0x260>)
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	497f      	ldr	r1, [pc, #508]	; (80031ec <HAL_RCC_ClockConfig+0x260>)
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f003 0301 	and.w	r3, r3, #1
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	f000 80dc 	beq.w	80031b8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	2b01      	cmp	r3, #1
 8003006:	d13c      	bne.n	8003082 <HAL_RCC_ClockConfig+0xf6>
 8003008:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800300c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800300e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003010:	fa93 f3a3 	rbit	r3, r3
 8003014:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003016:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003018:	fab3 f383 	clz	r3, r3
 800301c:	b2db      	uxtb	r3, r3
 800301e:	095b      	lsrs	r3, r3, #5
 8003020:	b2db      	uxtb	r3, r3
 8003022:	f043 0301 	orr.w	r3, r3, #1
 8003026:	b2db      	uxtb	r3, r3
 8003028:	2b01      	cmp	r3, #1
 800302a:	d102      	bne.n	8003032 <HAL_RCC_ClockConfig+0xa6>
 800302c:	4b6f      	ldr	r3, [pc, #444]	; (80031ec <HAL_RCC_ClockConfig+0x260>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	e00f      	b.n	8003052 <HAL_RCC_ClockConfig+0xc6>
 8003032:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003036:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003038:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800303a:	fa93 f3a3 	rbit	r3, r3
 800303e:	667b      	str	r3, [r7, #100]	; 0x64
 8003040:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003044:	663b      	str	r3, [r7, #96]	; 0x60
 8003046:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003048:	fa93 f3a3 	rbit	r3, r3
 800304c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800304e:	4b67      	ldr	r3, [pc, #412]	; (80031ec <HAL_RCC_ClockConfig+0x260>)
 8003050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003052:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003056:	65ba      	str	r2, [r7, #88]	; 0x58
 8003058:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800305a:	fa92 f2a2 	rbit	r2, r2
 800305e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003060:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003062:	fab2 f282 	clz	r2, r2
 8003066:	b2d2      	uxtb	r2, r2
 8003068:	f042 0220 	orr.w	r2, r2, #32
 800306c:	b2d2      	uxtb	r2, r2
 800306e:	f002 021f 	and.w	r2, r2, #31
 8003072:	2101      	movs	r1, #1
 8003074:	fa01 f202 	lsl.w	r2, r1, r2
 8003078:	4013      	ands	r3, r2
 800307a:	2b00      	cmp	r3, #0
 800307c:	d17b      	bne.n	8003176 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e0f3      	b.n	800326a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	2b02      	cmp	r3, #2
 8003088:	d13c      	bne.n	8003104 <HAL_RCC_ClockConfig+0x178>
 800308a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800308e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003090:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003092:	fa93 f3a3 	rbit	r3, r3
 8003096:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003098:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800309a:	fab3 f383 	clz	r3, r3
 800309e:	b2db      	uxtb	r3, r3
 80030a0:	095b      	lsrs	r3, r3, #5
 80030a2:	b2db      	uxtb	r3, r3
 80030a4:	f043 0301 	orr.w	r3, r3, #1
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d102      	bne.n	80030b4 <HAL_RCC_ClockConfig+0x128>
 80030ae:	4b4f      	ldr	r3, [pc, #316]	; (80031ec <HAL_RCC_ClockConfig+0x260>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	e00f      	b.n	80030d4 <HAL_RCC_ClockConfig+0x148>
 80030b4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80030b8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030bc:	fa93 f3a3 	rbit	r3, r3
 80030c0:	647b      	str	r3, [r7, #68]	; 0x44
 80030c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80030c6:	643b      	str	r3, [r7, #64]	; 0x40
 80030c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80030ca:	fa93 f3a3 	rbit	r3, r3
 80030ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80030d0:	4b46      	ldr	r3, [pc, #280]	; (80031ec <HAL_RCC_ClockConfig+0x260>)
 80030d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80030d8:	63ba      	str	r2, [r7, #56]	; 0x38
 80030da:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80030dc:	fa92 f2a2 	rbit	r2, r2
 80030e0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80030e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80030e4:	fab2 f282 	clz	r2, r2
 80030e8:	b2d2      	uxtb	r2, r2
 80030ea:	f042 0220 	orr.w	r2, r2, #32
 80030ee:	b2d2      	uxtb	r2, r2
 80030f0:	f002 021f 	and.w	r2, r2, #31
 80030f4:	2101      	movs	r1, #1
 80030f6:	fa01 f202 	lsl.w	r2, r1, r2
 80030fa:	4013      	ands	r3, r2
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d13a      	bne.n	8003176 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e0b2      	b.n	800326a <HAL_RCC_ClockConfig+0x2de>
 8003104:	2302      	movs	r3, #2
 8003106:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800310a:	fa93 f3a3 	rbit	r3, r3
 800310e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003110:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003112:	fab3 f383 	clz	r3, r3
 8003116:	b2db      	uxtb	r3, r3
 8003118:	095b      	lsrs	r3, r3, #5
 800311a:	b2db      	uxtb	r3, r3
 800311c:	f043 0301 	orr.w	r3, r3, #1
 8003120:	b2db      	uxtb	r3, r3
 8003122:	2b01      	cmp	r3, #1
 8003124:	d102      	bne.n	800312c <HAL_RCC_ClockConfig+0x1a0>
 8003126:	4b31      	ldr	r3, [pc, #196]	; (80031ec <HAL_RCC_ClockConfig+0x260>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	e00d      	b.n	8003148 <HAL_RCC_ClockConfig+0x1bc>
 800312c:	2302      	movs	r3, #2
 800312e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003132:	fa93 f3a3 	rbit	r3, r3
 8003136:	627b      	str	r3, [r7, #36]	; 0x24
 8003138:	2302      	movs	r3, #2
 800313a:	623b      	str	r3, [r7, #32]
 800313c:	6a3b      	ldr	r3, [r7, #32]
 800313e:	fa93 f3a3 	rbit	r3, r3
 8003142:	61fb      	str	r3, [r7, #28]
 8003144:	4b29      	ldr	r3, [pc, #164]	; (80031ec <HAL_RCC_ClockConfig+0x260>)
 8003146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003148:	2202      	movs	r2, #2
 800314a:	61ba      	str	r2, [r7, #24]
 800314c:	69ba      	ldr	r2, [r7, #24]
 800314e:	fa92 f2a2 	rbit	r2, r2
 8003152:	617a      	str	r2, [r7, #20]
  return result;
 8003154:	697a      	ldr	r2, [r7, #20]
 8003156:	fab2 f282 	clz	r2, r2
 800315a:	b2d2      	uxtb	r2, r2
 800315c:	f042 0220 	orr.w	r2, r2, #32
 8003160:	b2d2      	uxtb	r2, r2
 8003162:	f002 021f 	and.w	r2, r2, #31
 8003166:	2101      	movs	r1, #1
 8003168:	fa01 f202 	lsl.w	r2, r1, r2
 800316c:	4013      	ands	r3, r2
 800316e:	2b00      	cmp	r3, #0
 8003170:	d101      	bne.n	8003176 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e079      	b.n	800326a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003176:	4b1d      	ldr	r3, [pc, #116]	; (80031ec <HAL_RCC_ClockConfig+0x260>)
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	f023 0203 	bic.w	r2, r3, #3
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	491a      	ldr	r1, [pc, #104]	; (80031ec <HAL_RCC_ClockConfig+0x260>)
 8003184:	4313      	orrs	r3, r2
 8003186:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003188:	f7fd fcd2 	bl	8000b30 <HAL_GetTick>
 800318c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800318e:	e00a      	b.n	80031a6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003190:	f7fd fcce 	bl	8000b30 <HAL_GetTick>
 8003194:	4602      	mov	r2, r0
 8003196:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003198:	1ad3      	subs	r3, r2, r3
 800319a:	f241 3288 	movw	r2, #5000	; 0x1388
 800319e:	4293      	cmp	r3, r2
 80031a0:	d901      	bls.n	80031a6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80031a2:	2303      	movs	r3, #3
 80031a4:	e061      	b.n	800326a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031a6:	4b11      	ldr	r3, [pc, #68]	; (80031ec <HAL_RCC_ClockConfig+0x260>)
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	f003 020c 	and.w	r2, r3, #12
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	009b      	lsls	r3, r3, #2
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d1eb      	bne.n	8003190 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80031b8:	4b0b      	ldr	r3, [pc, #44]	; (80031e8 <HAL_RCC_ClockConfig+0x25c>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 0307 	and.w	r3, r3, #7
 80031c0:	683a      	ldr	r2, [r7, #0]
 80031c2:	429a      	cmp	r2, r3
 80031c4:	d214      	bcs.n	80031f0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031c6:	4b08      	ldr	r3, [pc, #32]	; (80031e8 <HAL_RCC_ClockConfig+0x25c>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f023 0207 	bic.w	r2, r3, #7
 80031ce:	4906      	ldr	r1, [pc, #24]	; (80031e8 <HAL_RCC_ClockConfig+0x25c>)
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	4313      	orrs	r3, r2
 80031d4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031d6:	4b04      	ldr	r3, [pc, #16]	; (80031e8 <HAL_RCC_ClockConfig+0x25c>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 0307 	and.w	r3, r3, #7
 80031de:	683a      	ldr	r2, [r7, #0]
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d005      	beq.n	80031f0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80031e4:	2301      	movs	r3, #1
 80031e6:	e040      	b.n	800326a <HAL_RCC_ClockConfig+0x2de>
 80031e8:	40022000 	.word	0x40022000
 80031ec:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f003 0304 	and.w	r3, r3, #4
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d008      	beq.n	800320e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031fc:	4b1d      	ldr	r3, [pc, #116]	; (8003274 <HAL_RCC_ClockConfig+0x2e8>)
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	491a      	ldr	r1, [pc, #104]	; (8003274 <HAL_RCC_ClockConfig+0x2e8>)
 800320a:	4313      	orrs	r3, r2
 800320c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 0308 	and.w	r3, r3, #8
 8003216:	2b00      	cmp	r3, #0
 8003218:	d009      	beq.n	800322e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800321a:	4b16      	ldr	r3, [pc, #88]	; (8003274 <HAL_RCC_ClockConfig+0x2e8>)
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	691b      	ldr	r3, [r3, #16]
 8003226:	00db      	lsls	r3, r3, #3
 8003228:	4912      	ldr	r1, [pc, #72]	; (8003274 <HAL_RCC_ClockConfig+0x2e8>)
 800322a:	4313      	orrs	r3, r2
 800322c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800322e:	f000 f829 	bl	8003284 <HAL_RCC_GetSysClockFreq>
 8003232:	4601      	mov	r1, r0
 8003234:	4b0f      	ldr	r3, [pc, #60]	; (8003274 <HAL_RCC_ClockConfig+0x2e8>)
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800323c:	22f0      	movs	r2, #240	; 0xf0
 800323e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003240:	693a      	ldr	r2, [r7, #16]
 8003242:	fa92 f2a2 	rbit	r2, r2
 8003246:	60fa      	str	r2, [r7, #12]
  return result;
 8003248:	68fa      	ldr	r2, [r7, #12]
 800324a:	fab2 f282 	clz	r2, r2
 800324e:	b2d2      	uxtb	r2, r2
 8003250:	40d3      	lsrs	r3, r2
 8003252:	4a09      	ldr	r2, [pc, #36]	; (8003278 <HAL_RCC_ClockConfig+0x2ec>)
 8003254:	5cd3      	ldrb	r3, [r2, r3]
 8003256:	fa21 f303 	lsr.w	r3, r1, r3
 800325a:	4a08      	ldr	r2, [pc, #32]	; (800327c <HAL_RCC_ClockConfig+0x2f0>)
 800325c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800325e:	4b08      	ldr	r3, [pc, #32]	; (8003280 <HAL_RCC_ClockConfig+0x2f4>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4618      	mov	r0, r3
 8003264:	f7fd fc20 	bl	8000aa8 <HAL_InitTick>
  
  return HAL_OK;
 8003268:	2300      	movs	r3, #0
}
 800326a:	4618      	mov	r0, r3
 800326c:	3778      	adds	r7, #120	; 0x78
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	40021000 	.word	0x40021000
 8003278:	08004a94 	.word	0x08004a94
 800327c:	20000000 	.word	0x20000000
 8003280:	20000004 	.word	0x20000004

08003284 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003284:	b480      	push	{r7}
 8003286:	b08b      	sub	sp, #44	; 0x2c
 8003288:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800328a:	2300      	movs	r3, #0
 800328c:	61fb      	str	r3, [r7, #28]
 800328e:	2300      	movs	r3, #0
 8003290:	61bb      	str	r3, [r7, #24]
 8003292:	2300      	movs	r3, #0
 8003294:	627b      	str	r3, [r7, #36]	; 0x24
 8003296:	2300      	movs	r3, #0
 8003298:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800329a:	2300      	movs	r3, #0
 800329c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800329e:	4b29      	ldr	r3, [pc, #164]	; (8003344 <HAL_RCC_GetSysClockFreq+0xc0>)
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	f003 030c 	and.w	r3, r3, #12
 80032aa:	2b04      	cmp	r3, #4
 80032ac:	d002      	beq.n	80032b4 <HAL_RCC_GetSysClockFreq+0x30>
 80032ae:	2b08      	cmp	r3, #8
 80032b0:	d003      	beq.n	80032ba <HAL_RCC_GetSysClockFreq+0x36>
 80032b2:	e03c      	b.n	800332e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80032b4:	4b24      	ldr	r3, [pc, #144]	; (8003348 <HAL_RCC_GetSysClockFreq+0xc4>)
 80032b6:	623b      	str	r3, [r7, #32]
      break;
 80032b8:	e03c      	b.n	8003334 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80032c0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80032c4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032c6:	68ba      	ldr	r2, [r7, #8]
 80032c8:	fa92 f2a2 	rbit	r2, r2
 80032cc:	607a      	str	r2, [r7, #4]
  return result;
 80032ce:	687a      	ldr	r2, [r7, #4]
 80032d0:	fab2 f282 	clz	r2, r2
 80032d4:	b2d2      	uxtb	r2, r2
 80032d6:	40d3      	lsrs	r3, r2
 80032d8:	4a1c      	ldr	r2, [pc, #112]	; (800334c <HAL_RCC_GetSysClockFreq+0xc8>)
 80032da:	5cd3      	ldrb	r3, [r2, r3]
 80032dc:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80032de:	4b19      	ldr	r3, [pc, #100]	; (8003344 <HAL_RCC_GetSysClockFreq+0xc0>)
 80032e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032e2:	f003 030f 	and.w	r3, r3, #15
 80032e6:	220f      	movs	r2, #15
 80032e8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ea:	693a      	ldr	r2, [r7, #16]
 80032ec:	fa92 f2a2 	rbit	r2, r2
 80032f0:	60fa      	str	r2, [r7, #12]
  return result;
 80032f2:	68fa      	ldr	r2, [r7, #12]
 80032f4:	fab2 f282 	clz	r2, r2
 80032f8:	b2d2      	uxtb	r2, r2
 80032fa:	40d3      	lsrs	r3, r2
 80032fc:	4a14      	ldr	r2, [pc, #80]	; (8003350 <HAL_RCC_GetSysClockFreq+0xcc>)
 80032fe:	5cd3      	ldrb	r3, [r2, r3]
 8003300:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003302:	69fb      	ldr	r3, [r7, #28]
 8003304:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003308:	2b00      	cmp	r3, #0
 800330a:	d008      	beq.n	800331e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800330c:	4a0e      	ldr	r2, [pc, #56]	; (8003348 <HAL_RCC_GetSysClockFreq+0xc4>)
 800330e:	69bb      	ldr	r3, [r7, #24]
 8003310:	fbb2 f2f3 	udiv	r2, r2, r3
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	fb02 f303 	mul.w	r3, r2, r3
 800331a:	627b      	str	r3, [r7, #36]	; 0x24
 800331c:	e004      	b.n	8003328 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	4a0c      	ldr	r2, [pc, #48]	; (8003354 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003322:	fb02 f303 	mul.w	r3, r2, r3
 8003326:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800332a:	623b      	str	r3, [r7, #32]
      break;
 800332c:	e002      	b.n	8003334 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800332e:	4b06      	ldr	r3, [pc, #24]	; (8003348 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003330:	623b      	str	r3, [r7, #32]
      break;
 8003332:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003334:	6a3b      	ldr	r3, [r7, #32]
}
 8003336:	4618      	mov	r0, r3
 8003338:	372c      	adds	r7, #44	; 0x2c
 800333a:	46bd      	mov	sp, r7
 800333c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003340:	4770      	bx	lr
 8003342:	bf00      	nop
 8003344:	40021000 	.word	0x40021000
 8003348:	007a1200 	.word	0x007a1200
 800334c:	08004aac 	.word	0x08004aac
 8003350:	08004abc 	.word	0x08004abc
 8003354:	003d0900 	.word	0x003d0900

08003358 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800335c:	4b03      	ldr	r3, [pc, #12]	; (800336c <HAL_RCC_GetHCLKFreq+0x14>)
 800335e:	681b      	ldr	r3, [r3, #0]
}
 8003360:	4618      	mov	r0, r3
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr
 800336a:	bf00      	nop
 800336c:	20000000 	.word	0x20000000

08003370 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b082      	sub	sp, #8
 8003374:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003376:	f7ff ffef 	bl	8003358 <HAL_RCC_GetHCLKFreq>
 800337a:	4601      	mov	r1, r0
 800337c:	4b0b      	ldr	r3, [pc, #44]	; (80033ac <HAL_RCC_GetPCLK1Freq+0x3c>)
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003384:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003388:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800338a:	687a      	ldr	r2, [r7, #4]
 800338c:	fa92 f2a2 	rbit	r2, r2
 8003390:	603a      	str	r2, [r7, #0]
  return result;
 8003392:	683a      	ldr	r2, [r7, #0]
 8003394:	fab2 f282 	clz	r2, r2
 8003398:	b2d2      	uxtb	r2, r2
 800339a:	40d3      	lsrs	r3, r2
 800339c:	4a04      	ldr	r2, [pc, #16]	; (80033b0 <HAL_RCC_GetPCLK1Freq+0x40>)
 800339e:	5cd3      	ldrb	r3, [r2, r3]
 80033a0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80033a4:	4618      	mov	r0, r3
 80033a6:	3708      	adds	r7, #8
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	40021000 	.word	0x40021000
 80033b0:	08004aa4 	.word	0x08004aa4

080033b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b082      	sub	sp, #8
 80033b8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80033ba:	f7ff ffcd 	bl	8003358 <HAL_RCC_GetHCLKFreq>
 80033be:	4601      	mov	r1, r0
 80033c0:	4b0b      	ldr	r3, [pc, #44]	; (80033f0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80033c8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80033cc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ce:	687a      	ldr	r2, [r7, #4]
 80033d0:	fa92 f2a2 	rbit	r2, r2
 80033d4:	603a      	str	r2, [r7, #0]
  return result;
 80033d6:	683a      	ldr	r2, [r7, #0]
 80033d8:	fab2 f282 	clz	r2, r2
 80033dc:	b2d2      	uxtb	r2, r2
 80033de:	40d3      	lsrs	r3, r2
 80033e0:	4a04      	ldr	r2, [pc, #16]	; (80033f4 <HAL_RCC_GetPCLK2Freq+0x40>)
 80033e2:	5cd3      	ldrb	r3, [r2, r3]
 80033e4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80033e8:	4618      	mov	r0, r3
 80033ea:	3708      	adds	r7, #8
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	40021000 	.word	0x40021000
 80033f4:	08004aa4 	.word	0x08004aa4

080033f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b092      	sub	sp, #72	; 0x48
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003400:	2300      	movs	r3, #0
 8003402:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003404:	2300      	movs	r3, #0
 8003406:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003408:	2300      	movs	r3, #0
 800340a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003416:	2b00      	cmp	r3, #0
 8003418:	f000 80cd 	beq.w	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800341c:	4b8e      	ldr	r3, [pc, #568]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800341e:	69db      	ldr	r3, [r3, #28]
 8003420:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003424:	2b00      	cmp	r3, #0
 8003426:	d10e      	bne.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003428:	4b8b      	ldr	r3, [pc, #556]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800342a:	69db      	ldr	r3, [r3, #28]
 800342c:	4a8a      	ldr	r2, [pc, #552]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800342e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003432:	61d3      	str	r3, [r2, #28]
 8003434:	4b88      	ldr	r3, [pc, #544]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003436:	69db      	ldr	r3, [r3, #28]
 8003438:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800343c:	60bb      	str	r3, [r7, #8]
 800343e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003440:	2301      	movs	r3, #1
 8003442:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003446:	4b85      	ldr	r3, [pc, #532]	; (800365c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800344e:	2b00      	cmp	r3, #0
 8003450:	d118      	bne.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003452:	4b82      	ldr	r3, [pc, #520]	; (800365c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a81      	ldr	r2, [pc, #516]	; (800365c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003458:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800345c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800345e:	f7fd fb67 	bl	8000b30 <HAL_GetTick>
 8003462:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003464:	e008      	b.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003466:	f7fd fb63 	bl	8000b30 <HAL_GetTick>
 800346a:	4602      	mov	r2, r0
 800346c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	2b64      	cmp	r3, #100	; 0x64
 8003472:	d901      	bls.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003474:	2303      	movs	r3, #3
 8003476:	e0ea      	b.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x256>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003478:	4b78      	ldr	r3, [pc, #480]	; (800365c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003480:	2b00      	cmp	r3, #0
 8003482:	d0f0      	beq.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003484:	4b74      	ldr	r3, [pc, #464]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003486:	6a1b      	ldr	r3, [r3, #32]
 8003488:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800348c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800348e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003490:	2b00      	cmp	r3, #0
 8003492:	d07d      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800349c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800349e:	429a      	cmp	r2, r3
 80034a0:	d076      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80034a2:	4b6d      	ldr	r3, [pc, #436]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034a4:	6a1b      	ldr	r3, [r3, #32]
 80034a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80034ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80034b0:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034b4:	fa93 f3a3 	rbit	r3, r3
 80034b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80034ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80034bc:	fab3 f383 	clz	r3, r3
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	461a      	mov	r2, r3
 80034c4:	4b66      	ldr	r3, [pc, #408]	; (8003660 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80034c6:	4413      	add	r3, r2
 80034c8:	009b      	lsls	r3, r3, #2
 80034ca:	461a      	mov	r2, r3
 80034cc:	2301      	movs	r3, #1
 80034ce:	6013      	str	r3, [r2, #0]
 80034d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80034d4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034d8:	fa93 f3a3 	rbit	r3, r3
 80034dc:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80034de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80034e0:	fab3 f383 	clz	r3, r3
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	461a      	mov	r2, r3
 80034e8:	4b5d      	ldr	r3, [pc, #372]	; (8003660 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80034ea:	4413      	add	r3, r2
 80034ec:	009b      	lsls	r3, r3, #2
 80034ee:	461a      	mov	r2, r3
 80034f0:	2300      	movs	r3, #0
 80034f2:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80034f4:	4a58      	ldr	r2, [pc, #352]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034f8:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80034fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034fc:	f003 0301 	and.w	r3, r3, #1
 8003500:	2b00      	cmp	r3, #0
 8003502:	d045      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003504:	f7fd fb14 	bl	8000b30 <HAL_GetTick>
 8003508:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800350a:	e00a      	b.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800350c:	f7fd fb10 	bl	8000b30 <HAL_GetTick>
 8003510:	4602      	mov	r2, r0
 8003512:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003514:	1ad3      	subs	r3, r2, r3
 8003516:	f241 3288 	movw	r2, #5000	; 0x1388
 800351a:	4293      	cmp	r3, r2
 800351c:	d901      	bls.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e095      	b.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x256>
 8003522:	2302      	movs	r3, #2
 8003524:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003526:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003528:	fa93 f3a3 	rbit	r3, r3
 800352c:	627b      	str	r3, [r7, #36]	; 0x24
 800352e:	2302      	movs	r3, #2
 8003530:	623b      	str	r3, [r7, #32]
 8003532:	6a3b      	ldr	r3, [r7, #32]
 8003534:	fa93 f3a3 	rbit	r3, r3
 8003538:	61fb      	str	r3, [r7, #28]
  return result;
 800353a:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800353c:	fab3 f383 	clz	r3, r3
 8003540:	b2db      	uxtb	r3, r3
 8003542:	095b      	lsrs	r3, r3, #5
 8003544:	b2db      	uxtb	r3, r3
 8003546:	f043 0302 	orr.w	r3, r3, #2
 800354a:	b2db      	uxtb	r3, r3
 800354c:	2b02      	cmp	r3, #2
 800354e:	d102      	bne.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003550:	4b41      	ldr	r3, [pc, #260]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003552:	6a1b      	ldr	r3, [r3, #32]
 8003554:	e007      	b.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8003556:	2302      	movs	r3, #2
 8003558:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800355a:	69bb      	ldr	r3, [r7, #24]
 800355c:	fa93 f3a3 	rbit	r3, r3
 8003560:	617b      	str	r3, [r7, #20]
 8003562:	4b3d      	ldr	r3, [pc, #244]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003566:	2202      	movs	r2, #2
 8003568:	613a      	str	r2, [r7, #16]
 800356a:	693a      	ldr	r2, [r7, #16]
 800356c:	fa92 f2a2 	rbit	r2, r2
 8003570:	60fa      	str	r2, [r7, #12]
  return result;
 8003572:	68fa      	ldr	r2, [r7, #12]
 8003574:	fab2 f282 	clz	r2, r2
 8003578:	b2d2      	uxtb	r2, r2
 800357a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800357e:	b2d2      	uxtb	r2, r2
 8003580:	f002 021f 	and.w	r2, r2, #31
 8003584:	2101      	movs	r1, #1
 8003586:	fa01 f202 	lsl.w	r2, r1, r2
 800358a:	4013      	ands	r3, r2
 800358c:	2b00      	cmp	r3, #0
 800358e:	d0bd      	beq.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003590:	4b31      	ldr	r3, [pc, #196]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003592:	6a1b      	ldr	r3, [r3, #32]
 8003594:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	492e      	ldr	r1, [pc, #184]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800359e:	4313      	orrs	r3, r2
 80035a0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80035a2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d105      	bne.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035aa:	4b2b      	ldr	r3, [pc, #172]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035ac:	69db      	ldr	r3, [r3, #28]
 80035ae:	4a2a      	ldr	r2, [pc, #168]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035b4:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f003 0301 	and.w	r3, r3, #1
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d008      	beq.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80035c2:	4b25      	ldr	r3, [pc, #148]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c6:	f023 0203 	bic.w	r2, r3, #3
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	4922      	ldr	r1, [pc, #136]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035d0:	4313      	orrs	r3, r2
 80035d2:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0320 	and.w	r3, r3, #32
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d008      	beq.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80035e0:	4b1d      	ldr	r3, [pc, #116]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e4:	f023 0210 	bic.w	r2, r3, #16
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	491a      	ldr	r1, [pc, #104]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035ee:	4313      	orrs	r3, r2
 80035f0:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d008      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80035fe:	4b16      	ldr	r3, [pc, #88]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003602:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	691b      	ldr	r3, [r3, #16]
 800360a:	4913      	ldr	r1, [pc, #76]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800360c:	4313      	orrs	r3, r2
 800360e:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003618:	2b00      	cmp	r3, #0
 800361a:	d008      	beq.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800361c:	4b0e      	ldr	r3, [pc, #56]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800361e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003620:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	695b      	ldr	r3, [r3, #20]
 8003628:	490b      	ldr	r1, [pc, #44]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800362a:	4313      	orrs	r3, r2
 800362c:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003636:	2b00      	cmp	r3, #0
 8003638:	d008      	beq.n	800364c <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800363a:	4b07      	ldr	r3, [pc, #28]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800363c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	699b      	ldr	r3, [r3, #24]
 8003646:	4904      	ldr	r1, [pc, #16]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003648:	4313      	orrs	r3, r2
 800364a:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800364c:	2300      	movs	r3, #0
}
 800364e:	4618      	mov	r0, r3
 8003650:	3748      	adds	r7, #72	; 0x48
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
 8003656:	bf00      	nop
 8003658:	40021000 	.word	0x40021000
 800365c:	40007000 	.word	0x40007000
 8003660:	10908100 	.word	0x10908100

08003664 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b082      	sub	sp, #8
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d101      	bne.n	8003676 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e049      	b.n	800370a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800367c:	b2db      	uxtb	r3, r3
 800367e:	2b00      	cmp	r3, #0
 8003680:	d106      	bne.n	8003690 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2200      	movs	r2, #0
 8003686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800368a:	6878      	ldr	r0, [r7, #4]
 800368c:	f7fd f8f8 	bl	8000880 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2202      	movs	r2, #2
 8003694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	3304      	adds	r3, #4
 80036a0:	4619      	mov	r1, r3
 80036a2:	4610      	mov	r0, r2
 80036a4:	f000 f836 	bl	8003714 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2201      	movs	r2, #1
 80036ac:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2201      	movs	r2, #1
 80036b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2201      	movs	r2, #1
 80036bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2201      	movs	r2, #1
 80036c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2201      	movs	r2, #1
 80036cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2201      	movs	r2, #1
 80036d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2201      	movs	r2, #1
 80036dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2201      	movs	r2, #1
 80036e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2201      	movs	r2, #1
 80036ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2201      	movs	r2, #1
 80036f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2201      	movs	r2, #1
 80036fc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2201      	movs	r2, #1
 8003704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003708:	2300      	movs	r3, #0
}
 800370a:	4618      	mov	r0, r3
 800370c:	3708      	adds	r7, #8
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
	...

08003714 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003714:	b480      	push	{r7}
 8003716:	b085      	sub	sp, #20
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
 800371c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	4a32      	ldr	r2, [pc, #200]	; (80037f0 <TIM_Base_SetConfig+0xdc>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d007      	beq.n	800373c <TIM_Base_SetConfig+0x28>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003732:	d003      	beq.n	800373c <TIM_Base_SetConfig+0x28>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	4a2f      	ldr	r2, [pc, #188]	; (80037f4 <TIM_Base_SetConfig+0xe0>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d108      	bne.n	800374e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003742:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	68fa      	ldr	r2, [r7, #12]
 800374a:	4313      	orrs	r3, r2
 800374c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	4a27      	ldr	r2, [pc, #156]	; (80037f0 <TIM_Base_SetConfig+0xdc>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d013      	beq.n	800377e <TIM_Base_SetConfig+0x6a>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800375c:	d00f      	beq.n	800377e <TIM_Base_SetConfig+0x6a>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	4a24      	ldr	r2, [pc, #144]	; (80037f4 <TIM_Base_SetConfig+0xe0>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d00b      	beq.n	800377e <TIM_Base_SetConfig+0x6a>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	4a23      	ldr	r2, [pc, #140]	; (80037f8 <TIM_Base_SetConfig+0xe4>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d007      	beq.n	800377e <TIM_Base_SetConfig+0x6a>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	4a22      	ldr	r2, [pc, #136]	; (80037fc <TIM_Base_SetConfig+0xe8>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d003      	beq.n	800377e <TIM_Base_SetConfig+0x6a>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	4a21      	ldr	r2, [pc, #132]	; (8003800 <TIM_Base_SetConfig+0xec>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d108      	bne.n	8003790 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003784:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	68fa      	ldr	r2, [r7, #12]
 800378c:	4313      	orrs	r3, r2
 800378e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	695b      	ldr	r3, [r3, #20]
 800379a:	4313      	orrs	r3, r2
 800379c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	68fa      	ldr	r2, [r7, #12]
 80037a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	689a      	ldr	r2, [r3, #8]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	4a0e      	ldr	r2, [pc, #56]	; (80037f0 <TIM_Base_SetConfig+0xdc>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d00b      	beq.n	80037d4 <TIM_Base_SetConfig+0xc0>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	4a0e      	ldr	r2, [pc, #56]	; (80037f8 <TIM_Base_SetConfig+0xe4>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d007      	beq.n	80037d4 <TIM_Base_SetConfig+0xc0>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	4a0d      	ldr	r2, [pc, #52]	; (80037fc <TIM_Base_SetConfig+0xe8>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d003      	beq.n	80037d4 <TIM_Base_SetConfig+0xc0>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	4a0c      	ldr	r2, [pc, #48]	; (8003800 <TIM_Base_SetConfig+0xec>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d103      	bne.n	80037dc <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	691a      	ldr	r2, [r3, #16]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2201      	movs	r2, #1
 80037e0:	615a      	str	r2, [r3, #20]
}
 80037e2:	bf00      	nop
 80037e4:	3714      	adds	r7, #20
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr
 80037ee:	bf00      	nop
 80037f0:	40012c00 	.word	0x40012c00
 80037f4:	40000400 	.word	0x40000400
 80037f8:	40014000 	.word	0x40014000
 80037fc:	40014400 	.word	0x40014400
 8003800:	40014800 	.word	0x40014800

08003804 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003804:	b480      	push	{r7}
 8003806:	b085      	sub	sp, #20
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
 800380c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003814:	2b01      	cmp	r3, #1
 8003816:	d101      	bne.n	800381c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003818:	2302      	movs	r3, #2
 800381a:	e054      	b.n	80038c6 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2201      	movs	r2, #1
 8003820:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2202      	movs	r2, #2
 8003828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a24      	ldr	r2, [pc, #144]	; (80038d4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d108      	bne.n	8003858 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800384c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	68fa      	ldr	r2, [r7, #12]
 8003854:	4313      	orrs	r3, r2
 8003856:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800385e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	68fa      	ldr	r2, [r7, #12]
 8003866:	4313      	orrs	r3, r2
 8003868:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	68fa      	ldr	r2, [r7, #12]
 8003870:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4a17      	ldr	r2, [pc, #92]	; (80038d4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d00e      	beq.n	800389a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003884:	d009      	beq.n	800389a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a13      	ldr	r2, [pc, #76]	; (80038d8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d004      	beq.n	800389a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a11      	ldr	r2, [pc, #68]	; (80038dc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d10c      	bne.n	80038b4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80038a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	68ba      	ldr	r2, [r7, #8]
 80038a8:	4313      	orrs	r3, r2
 80038aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	68ba      	ldr	r2, [r7, #8]
 80038b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2200      	movs	r2, #0
 80038c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80038c4:	2300      	movs	r3, #0
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	3714      	adds	r7, #20
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr
 80038d2:	bf00      	nop
 80038d4:	40012c00 	.word	0x40012c00
 80038d8:	40000400 	.word	0x40000400
 80038dc:	40014000 	.word	0x40014000

080038e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b082      	sub	sp, #8
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d101      	bne.n	80038f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	e040      	b.n	8003974 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d106      	bne.n	8003908 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2200      	movs	r2, #0
 80038fe:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003902:	6878      	ldr	r0, [r7, #4]
 8003904:	f7fc ffdc 	bl	80008c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2224      	movs	r2, #36	; 0x24
 800390c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f022 0201 	bic.w	r2, r2, #1
 800391c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800391e:	6878      	ldr	r0, [r7, #4]
 8003920:	f000 f8b6 	bl	8003a90 <UART_SetConfig>
 8003924:	4603      	mov	r3, r0
 8003926:	2b01      	cmp	r3, #1
 8003928:	d101      	bne.n	800392e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e022      	b.n	8003974 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003932:	2b00      	cmp	r3, #0
 8003934:	d002      	beq.n	800393c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f000 f9e0 	bl	8003cfc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	685a      	ldr	r2, [r3, #4]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800394a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	689a      	ldr	r2, [r3, #8]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800395a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f042 0201 	orr.w	r2, r2, #1
 800396a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800396c:	6878      	ldr	r0, [r7, #4]
 800396e:	f000 fa67 	bl	8003e40 <UART_CheckIdleState>
 8003972:	4603      	mov	r3, r0
}
 8003974:	4618      	mov	r0, r3
 8003976:	3708      	adds	r7, #8
 8003978:	46bd      	mov	sp, r7
 800397a:	bd80      	pop	{r7, pc}

0800397c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b08a      	sub	sp, #40	; 0x28
 8003980:	af02      	add	r7, sp, #8
 8003982:	60f8      	str	r0, [r7, #12]
 8003984:	60b9      	str	r1, [r7, #8]
 8003986:	603b      	str	r3, [r7, #0]
 8003988:	4613      	mov	r3, r2
 800398a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003990:	2b20      	cmp	r3, #32
 8003992:	d178      	bne.n	8003a86 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d002      	beq.n	80039a0 <HAL_UART_Transmit+0x24>
 800399a:	88fb      	ldrh	r3, [r7, #6]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d101      	bne.n	80039a4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	e071      	b.n	8003a88 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2221      	movs	r2, #33	; 0x21
 80039b0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80039b2:	f7fd f8bd 	bl	8000b30 <HAL_GetTick>
 80039b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	88fa      	ldrh	r2, [r7, #6]
 80039bc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	88fa      	ldrh	r2, [r7, #6]
 80039c4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039d0:	d108      	bne.n	80039e4 <HAL_UART_Transmit+0x68>
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	691b      	ldr	r3, [r3, #16]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d104      	bne.n	80039e4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80039da:	2300      	movs	r3, #0
 80039dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80039de:	68bb      	ldr	r3, [r7, #8]
 80039e0:	61bb      	str	r3, [r7, #24]
 80039e2:	e003      	b.n	80039ec <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80039e8:	2300      	movs	r3, #0
 80039ea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80039ec:	e030      	b.n	8003a50 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	9300      	str	r3, [sp, #0]
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	2200      	movs	r2, #0
 80039f6:	2180      	movs	r1, #128	; 0x80
 80039f8:	68f8      	ldr	r0, [r7, #12]
 80039fa:	f000 fac9 	bl	8003f90 <UART_WaitOnFlagUntilTimeout>
 80039fe:	4603      	mov	r3, r0
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d004      	beq.n	8003a0e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2220      	movs	r2, #32
 8003a08:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8003a0a:	2303      	movs	r3, #3
 8003a0c:	e03c      	b.n	8003a88 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8003a0e:	69fb      	ldr	r3, [r7, #28]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d10b      	bne.n	8003a2c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a14:	69bb      	ldr	r3, [r7, #24]
 8003a16:	881a      	ldrh	r2, [r3, #0]
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a20:	b292      	uxth	r2, r2
 8003a22:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003a24:	69bb      	ldr	r3, [r7, #24]
 8003a26:	3302      	adds	r3, #2
 8003a28:	61bb      	str	r3, [r7, #24]
 8003a2a:	e008      	b.n	8003a3e <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a2c:	69fb      	ldr	r3, [r7, #28]
 8003a2e:	781a      	ldrb	r2, [r3, #0]
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	b292      	uxth	r2, r2
 8003a36:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003a38:	69fb      	ldr	r3, [r7, #28]
 8003a3a:	3301      	adds	r3, #1
 8003a3c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003a44:	b29b      	uxth	r3, r3
 8003a46:	3b01      	subs	r3, #1
 8003a48:	b29a      	uxth	r2, r3
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003a56:	b29b      	uxth	r3, r3
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d1c8      	bne.n	80039ee <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	9300      	str	r3, [sp, #0]
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	2200      	movs	r2, #0
 8003a64:	2140      	movs	r1, #64	; 0x40
 8003a66:	68f8      	ldr	r0, [r7, #12]
 8003a68:	f000 fa92 	bl	8003f90 <UART_WaitOnFlagUntilTimeout>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d004      	beq.n	8003a7c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	2220      	movs	r2, #32
 8003a76:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8003a78:	2303      	movs	r3, #3
 8003a7a:	e005      	b.n	8003a88 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2220      	movs	r2, #32
 8003a80:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003a82:	2300      	movs	r3, #0
 8003a84:	e000      	b.n	8003a88 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8003a86:	2302      	movs	r3, #2
  }
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	3720      	adds	r7, #32
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}

08003a90 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b088      	sub	sp, #32
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	689a      	ldr	r2, [r3, #8]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	691b      	ldr	r3, [r3, #16]
 8003aa4:	431a      	orrs	r2, r3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	695b      	ldr	r3, [r3, #20]
 8003aaa:	431a      	orrs	r2, r3
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	69db      	ldr	r3, [r3, #28]
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	4b8a      	ldr	r3, [pc, #552]	; (8003ce4 <UART_SetConfig+0x254>)
 8003abc:	4013      	ands	r3, r2
 8003abe:	687a      	ldr	r2, [r7, #4]
 8003ac0:	6812      	ldr	r2, [r2, #0]
 8003ac2:	6979      	ldr	r1, [r7, #20]
 8003ac4:	430b      	orrs	r3, r1
 8003ac6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	68da      	ldr	r2, [r3, #12]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	430a      	orrs	r2, r1
 8003adc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	699b      	ldr	r3, [r3, #24]
 8003ae2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6a1b      	ldr	r3, [r3, #32]
 8003ae8:	697a      	ldr	r2, [r7, #20]
 8003aea:	4313      	orrs	r3, r2
 8003aec:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	697a      	ldr	r2, [r7, #20]
 8003afe:	430a      	orrs	r2, r1
 8003b00:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a78      	ldr	r2, [pc, #480]	; (8003ce8 <UART_SetConfig+0x258>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d120      	bne.n	8003b4e <UART_SetConfig+0xbe>
 8003b0c:	4b77      	ldr	r3, [pc, #476]	; (8003cec <UART_SetConfig+0x25c>)
 8003b0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b10:	f003 0303 	and.w	r3, r3, #3
 8003b14:	2b03      	cmp	r3, #3
 8003b16:	d817      	bhi.n	8003b48 <UART_SetConfig+0xb8>
 8003b18:	a201      	add	r2, pc, #4	; (adr r2, 8003b20 <UART_SetConfig+0x90>)
 8003b1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b1e:	bf00      	nop
 8003b20:	08003b31 	.word	0x08003b31
 8003b24:	08003b3d 	.word	0x08003b3d
 8003b28:	08003b43 	.word	0x08003b43
 8003b2c:	08003b37 	.word	0x08003b37
 8003b30:	2300      	movs	r3, #0
 8003b32:	77fb      	strb	r3, [r7, #31]
 8003b34:	e01d      	b.n	8003b72 <UART_SetConfig+0xe2>
 8003b36:	2302      	movs	r3, #2
 8003b38:	77fb      	strb	r3, [r7, #31]
 8003b3a:	e01a      	b.n	8003b72 <UART_SetConfig+0xe2>
 8003b3c:	2304      	movs	r3, #4
 8003b3e:	77fb      	strb	r3, [r7, #31]
 8003b40:	e017      	b.n	8003b72 <UART_SetConfig+0xe2>
 8003b42:	2308      	movs	r3, #8
 8003b44:	77fb      	strb	r3, [r7, #31]
 8003b46:	e014      	b.n	8003b72 <UART_SetConfig+0xe2>
 8003b48:	2310      	movs	r3, #16
 8003b4a:	77fb      	strb	r3, [r7, #31]
 8003b4c:	e011      	b.n	8003b72 <UART_SetConfig+0xe2>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a67      	ldr	r2, [pc, #412]	; (8003cf0 <UART_SetConfig+0x260>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d102      	bne.n	8003b5e <UART_SetConfig+0xce>
 8003b58:	2300      	movs	r3, #0
 8003b5a:	77fb      	strb	r3, [r7, #31]
 8003b5c:	e009      	b.n	8003b72 <UART_SetConfig+0xe2>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a64      	ldr	r2, [pc, #400]	; (8003cf4 <UART_SetConfig+0x264>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d102      	bne.n	8003b6e <UART_SetConfig+0xde>
 8003b68:	2300      	movs	r3, #0
 8003b6a:	77fb      	strb	r3, [r7, #31]
 8003b6c:	e001      	b.n	8003b72 <UART_SetConfig+0xe2>
 8003b6e:	2310      	movs	r3, #16
 8003b70:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	69db      	ldr	r3, [r3, #28]
 8003b76:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b7a:	d15a      	bne.n	8003c32 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8003b7c:	7ffb      	ldrb	r3, [r7, #31]
 8003b7e:	2b08      	cmp	r3, #8
 8003b80:	d827      	bhi.n	8003bd2 <UART_SetConfig+0x142>
 8003b82:	a201      	add	r2, pc, #4	; (adr r2, 8003b88 <UART_SetConfig+0xf8>)
 8003b84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b88:	08003bad 	.word	0x08003bad
 8003b8c:	08003bb5 	.word	0x08003bb5
 8003b90:	08003bbd 	.word	0x08003bbd
 8003b94:	08003bd3 	.word	0x08003bd3
 8003b98:	08003bc3 	.word	0x08003bc3
 8003b9c:	08003bd3 	.word	0x08003bd3
 8003ba0:	08003bd3 	.word	0x08003bd3
 8003ba4:	08003bd3 	.word	0x08003bd3
 8003ba8:	08003bcb 	.word	0x08003bcb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003bac:	f7ff fbe0 	bl	8003370 <HAL_RCC_GetPCLK1Freq>
 8003bb0:	61b8      	str	r0, [r7, #24]
        break;
 8003bb2:	e013      	b.n	8003bdc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003bb4:	f7ff fbfe 	bl	80033b4 <HAL_RCC_GetPCLK2Freq>
 8003bb8:	61b8      	str	r0, [r7, #24]
        break;
 8003bba:	e00f      	b.n	8003bdc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003bbc:	4b4e      	ldr	r3, [pc, #312]	; (8003cf8 <UART_SetConfig+0x268>)
 8003bbe:	61bb      	str	r3, [r7, #24]
        break;
 8003bc0:	e00c      	b.n	8003bdc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003bc2:	f7ff fb5f 	bl	8003284 <HAL_RCC_GetSysClockFreq>
 8003bc6:	61b8      	str	r0, [r7, #24]
        break;
 8003bc8:	e008      	b.n	8003bdc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003bca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003bce:	61bb      	str	r3, [r7, #24]
        break;
 8003bd0:	e004      	b.n	8003bdc <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	77bb      	strb	r3, [r7, #30]
        break;
 8003bda:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003bdc:	69bb      	ldr	r3, [r7, #24]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d074      	beq.n	8003ccc <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003be2:	69bb      	ldr	r3, [r7, #24]
 8003be4:	005a      	lsls	r2, r3, #1
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	085b      	lsrs	r3, r3, #1
 8003bec:	441a      	add	r2, r3
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bf6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	2b0f      	cmp	r3, #15
 8003bfc:	d916      	bls.n	8003c2c <UART_SetConfig+0x19c>
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c04:	d212      	bcs.n	8003c2c <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	b29b      	uxth	r3, r3
 8003c0a:	f023 030f 	bic.w	r3, r3, #15
 8003c0e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	085b      	lsrs	r3, r3, #1
 8003c14:	b29b      	uxth	r3, r3
 8003c16:	f003 0307 	and.w	r3, r3, #7
 8003c1a:	b29a      	uxth	r2, r3
 8003c1c:	89fb      	ldrh	r3, [r7, #14]
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	89fa      	ldrh	r2, [r7, #14]
 8003c28:	60da      	str	r2, [r3, #12]
 8003c2a:	e04f      	b.n	8003ccc <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	77bb      	strb	r3, [r7, #30]
 8003c30:	e04c      	b.n	8003ccc <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003c32:	7ffb      	ldrb	r3, [r7, #31]
 8003c34:	2b08      	cmp	r3, #8
 8003c36:	d828      	bhi.n	8003c8a <UART_SetConfig+0x1fa>
 8003c38:	a201      	add	r2, pc, #4	; (adr r2, 8003c40 <UART_SetConfig+0x1b0>)
 8003c3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c3e:	bf00      	nop
 8003c40:	08003c65 	.word	0x08003c65
 8003c44:	08003c6d 	.word	0x08003c6d
 8003c48:	08003c75 	.word	0x08003c75
 8003c4c:	08003c8b 	.word	0x08003c8b
 8003c50:	08003c7b 	.word	0x08003c7b
 8003c54:	08003c8b 	.word	0x08003c8b
 8003c58:	08003c8b 	.word	0x08003c8b
 8003c5c:	08003c8b 	.word	0x08003c8b
 8003c60:	08003c83 	.word	0x08003c83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c64:	f7ff fb84 	bl	8003370 <HAL_RCC_GetPCLK1Freq>
 8003c68:	61b8      	str	r0, [r7, #24]
        break;
 8003c6a:	e013      	b.n	8003c94 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003c6c:	f7ff fba2 	bl	80033b4 <HAL_RCC_GetPCLK2Freq>
 8003c70:	61b8      	str	r0, [r7, #24]
        break;
 8003c72:	e00f      	b.n	8003c94 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c74:	4b20      	ldr	r3, [pc, #128]	; (8003cf8 <UART_SetConfig+0x268>)
 8003c76:	61bb      	str	r3, [r7, #24]
        break;
 8003c78:	e00c      	b.n	8003c94 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c7a:	f7ff fb03 	bl	8003284 <HAL_RCC_GetSysClockFreq>
 8003c7e:	61b8      	str	r0, [r7, #24]
        break;
 8003c80:	e008      	b.n	8003c94 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c86:	61bb      	str	r3, [r7, #24]
        break;
 8003c88:	e004      	b.n	8003c94 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	77bb      	strb	r3, [r7, #30]
        break;
 8003c92:	bf00      	nop
    }

    if (pclk != 0U)
 8003c94:	69bb      	ldr	r3, [r7, #24]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d018      	beq.n	8003ccc <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	085a      	lsrs	r2, r3, #1
 8003ca0:	69bb      	ldr	r3, [r7, #24]
 8003ca2:	441a      	add	r2, r3
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cac:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	2b0f      	cmp	r3, #15
 8003cb2:	d909      	bls.n	8003cc8 <UART_SetConfig+0x238>
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cba:	d205      	bcs.n	8003cc8 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	b29a      	uxth	r2, r3
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	60da      	str	r2, [r3, #12]
 8003cc6:	e001      	b.n	8003ccc <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003cd8:	7fbb      	ldrb	r3, [r7, #30]
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	3720      	adds	r7, #32
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}
 8003ce2:	bf00      	nop
 8003ce4:	efff69f3 	.word	0xefff69f3
 8003ce8:	40013800 	.word	0x40013800
 8003cec:	40021000 	.word	0x40021000
 8003cf0:	40004400 	.word	0x40004400
 8003cf4:	40004800 	.word	0x40004800
 8003cf8:	007a1200 	.word	0x007a1200

08003cfc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d08:	f003 0301 	and.w	r3, r3, #1
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d00a      	beq.n	8003d26 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	430a      	orrs	r2, r1
 8003d24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d2a:	f003 0302 	and.w	r3, r3, #2
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d00a      	beq.n	8003d48 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	430a      	orrs	r2, r1
 8003d46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d4c:	f003 0304 	and.w	r3, r3, #4
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d00a      	beq.n	8003d6a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	430a      	orrs	r2, r1
 8003d68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d6e:	f003 0308 	and.w	r3, r3, #8
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d00a      	beq.n	8003d8c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	430a      	orrs	r2, r1
 8003d8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d90:	f003 0310 	and.w	r3, r3, #16
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d00a      	beq.n	8003dae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	430a      	orrs	r2, r1
 8003dac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003db2:	f003 0320 	and.w	r3, r3, #32
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d00a      	beq.n	8003dd0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	430a      	orrs	r2, r1
 8003dce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d01a      	beq.n	8003e12 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	430a      	orrs	r2, r1
 8003df0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003df6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003dfa:	d10a      	bne.n	8003e12 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	430a      	orrs	r2, r1
 8003e10:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d00a      	beq.n	8003e34 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	430a      	orrs	r2, r1
 8003e32:	605a      	str	r2, [r3, #4]
  }
}
 8003e34:	bf00      	nop
 8003e36:	370c      	adds	r7, #12
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3e:	4770      	bx	lr

08003e40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b098      	sub	sp, #96	; 0x60
 8003e44:	af02      	add	r7, sp, #8
 8003e46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003e50:	f7fc fe6e 	bl	8000b30 <HAL_GetTick>
 8003e54:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f003 0308 	and.w	r3, r3, #8
 8003e60:	2b08      	cmp	r3, #8
 8003e62:	d12e      	bne.n	8003ec2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e64:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003e68:	9300      	str	r3, [sp, #0]
 8003e6a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003e72:	6878      	ldr	r0, [r7, #4]
 8003e74:	f000 f88c 	bl	8003f90 <UART_WaitOnFlagUntilTimeout>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d021      	beq.n	8003ec2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e86:	e853 3f00 	ldrex	r3, [r3]
 8003e8a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003e8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e92:	653b      	str	r3, [r7, #80]	; 0x50
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	461a      	mov	r2, r3
 8003e9a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e9c:	647b      	str	r3, [r7, #68]	; 0x44
 8003e9e:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ea0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003ea2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003ea4:	e841 2300 	strex	r3, r2, [r1]
 8003ea8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003eaa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d1e6      	bne.n	8003e7e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2220      	movs	r2, #32
 8003eb4:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ebe:	2303      	movs	r3, #3
 8003ec0:	e062      	b.n	8003f88 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 0304 	and.w	r3, r3, #4
 8003ecc:	2b04      	cmp	r3, #4
 8003ece:	d149      	bne.n	8003f64 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ed0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003ed4:	9300      	str	r3, [sp, #0]
 8003ed6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ed8:	2200      	movs	r2, #0
 8003eda:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f000 f856 	bl	8003f90 <UART_WaitOnFlagUntilTimeout>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d03c      	beq.n	8003f64 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef2:	e853 3f00 	ldrex	r3, [r3]
 8003ef6:	623b      	str	r3, [r7, #32]
   return(result);
 8003ef8:	6a3b      	ldr	r3, [r7, #32]
 8003efa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003efe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	461a      	mov	r2, r3
 8003f06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f08:	633b      	str	r3, [r7, #48]	; 0x30
 8003f0a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f0c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003f0e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f10:	e841 2300 	strex	r3, r2, [r1]
 8003f14:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003f16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d1e6      	bne.n	8003eea <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	3308      	adds	r3, #8
 8003f22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	e853 3f00 	ldrex	r3, [r3]
 8003f2a:	60fb      	str	r3, [r7, #12]
   return(result);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	f023 0301 	bic.w	r3, r3, #1
 8003f32:	64bb      	str	r3, [r7, #72]	; 0x48
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	3308      	adds	r3, #8
 8003f3a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f3c:	61fa      	str	r2, [r7, #28]
 8003f3e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f40:	69b9      	ldr	r1, [r7, #24]
 8003f42:	69fa      	ldr	r2, [r7, #28]
 8003f44:	e841 2300 	strex	r3, r2, [r1]
 8003f48:	617b      	str	r3, [r7, #20]
   return(result);
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d1e5      	bne.n	8003f1c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2220      	movs	r2, #32
 8003f54:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f60:	2303      	movs	r3, #3
 8003f62:	e011      	b.n	8003f88 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2220      	movs	r2, #32
 8003f68:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2220      	movs	r2, #32
 8003f6e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2200      	movs	r2, #0
 8003f82:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8003f86:	2300      	movs	r3, #0
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3758      	adds	r7, #88	; 0x58
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b084      	sub	sp, #16
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	60f8      	str	r0, [r7, #12]
 8003f98:	60b9      	str	r1, [r7, #8]
 8003f9a:	603b      	str	r3, [r7, #0]
 8003f9c:	4613      	mov	r3, r2
 8003f9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fa0:	e049      	b.n	8004036 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fa2:	69bb      	ldr	r3, [r7, #24]
 8003fa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fa8:	d045      	beq.n	8004036 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003faa:	f7fc fdc1 	bl	8000b30 <HAL_GetTick>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	69ba      	ldr	r2, [r7, #24]
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	d302      	bcc.n	8003fc0 <UART_WaitOnFlagUntilTimeout+0x30>
 8003fba:	69bb      	ldr	r3, [r7, #24]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d101      	bne.n	8003fc4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003fc0:	2303      	movs	r3, #3
 8003fc2:	e048      	b.n	8004056 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 0304 	and.w	r3, r3, #4
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d031      	beq.n	8004036 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	69db      	ldr	r3, [r3, #28]
 8003fd8:	f003 0308 	and.w	r3, r3, #8
 8003fdc:	2b08      	cmp	r3, #8
 8003fde:	d110      	bne.n	8004002 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	2208      	movs	r2, #8
 8003fe6:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8003fe8:	68f8      	ldr	r0, [r7, #12]
 8003fea:	f000 f838 	bl	800405e <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2208      	movs	r2, #8
 8003ff2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e029      	b.n	8004056 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	69db      	ldr	r3, [r3, #28]
 8004008:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800400c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004010:	d111      	bne.n	8004036 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800401a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800401c:	68f8      	ldr	r0, [r7, #12]
 800401e:	f000 f81e 	bl	800405e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2220      	movs	r2, #32
 8004026:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2200      	movs	r2, #0
 800402e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e00f      	b.n	8004056 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	69da      	ldr	r2, [r3, #28]
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	4013      	ands	r3, r2
 8004040:	68ba      	ldr	r2, [r7, #8]
 8004042:	429a      	cmp	r2, r3
 8004044:	bf0c      	ite	eq
 8004046:	2301      	moveq	r3, #1
 8004048:	2300      	movne	r3, #0
 800404a:	b2db      	uxtb	r3, r3
 800404c:	461a      	mov	r2, r3
 800404e:	79fb      	ldrb	r3, [r7, #7]
 8004050:	429a      	cmp	r2, r3
 8004052:	d0a6      	beq.n	8003fa2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004054:	2300      	movs	r3, #0
}
 8004056:	4618      	mov	r0, r3
 8004058:	3710      	adds	r7, #16
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}

0800405e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800405e:	b480      	push	{r7}
 8004060:	b095      	sub	sp, #84	; 0x54
 8004062:	af00      	add	r7, sp, #0
 8004064:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800406c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800406e:	e853 3f00 	ldrex	r3, [r3]
 8004072:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004074:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004076:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800407a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	461a      	mov	r2, r3
 8004082:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004084:	643b      	str	r3, [r7, #64]	; 0x40
 8004086:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004088:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800408a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800408c:	e841 2300 	strex	r3, r2, [r1]
 8004090:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004092:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004094:	2b00      	cmp	r3, #0
 8004096:	d1e6      	bne.n	8004066 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	3308      	adds	r3, #8
 800409e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040a0:	6a3b      	ldr	r3, [r7, #32]
 80040a2:	e853 3f00 	ldrex	r3, [r3]
 80040a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80040a8:	69fb      	ldr	r3, [r7, #28]
 80040aa:	f023 0301 	bic.w	r3, r3, #1
 80040ae:	64bb      	str	r3, [r7, #72]	; 0x48
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	3308      	adds	r3, #8
 80040b6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80040b8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80040ba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80040be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80040c0:	e841 2300 	strex	r3, r2, [r1]
 80040c4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80040c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d1e5      	bne.n	8004098 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d118      	bne.n	8004106 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	e853 3f00 	ldrex	r3, [r3]
 80040e0:	60bb      	str	r3, [r7, #8]
   return(result);
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	f023 0310 	bic.w	r3, r3, #16
 80040e8:	647b      	str	r3, [r7, #68]	; 0x44
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	461a      	mov	r2, r3
 80040f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040f2:	61bb      	str	r3, [r7, #24]
 80040f4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040f6:	6979      	ldr	r1, [r7, #20]
 80040f8:	69ba      	ldr	r2, [r7, #24]
 80040fa:	e841 2300 	strex	r3, r2, [r1]
 80040fe:	613b      	str	r3, [r7, #16]
   return(result);
 8004100:	693b      	ldr	r3, [r7, #16]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d1e6      	bne.n	80040d4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2220      	movs	r2, #32
 800410a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2200      	movs	r2, #0
 8004112:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2200      	movs	r2, #0
 8004118:	669a      	str	r2, [r3, #104]	; 0x68
}
 800411a:	bf00      	nop
 800411c:	3754      	adds	r7, #84	; 0x54
 800411e:	46bd      	mov	sp, r7
 8004120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004124:	4770      	bx	lr
	...

08004128 <__errno>:
 8004128:	4b01      	ldr	r3, [pc, #4]	; (8004130 <__errno+0x8>)
 800412a:	6818      	ldr	r0, [r3, #0]
 800412c:	4770      	bx	lr
 800412e:	bf00      	nop
 8004130:	2000000c 	.word	0x2000000c

08004134 <__libc_init_array>:
 8004134:	b570      	push	{r4, r5, r6, lr}
 8004136:	4d0d      	ldr	r5, [pc, #52]	; (800416c <__libc_init_array+0x38>)
 8004138:	4c0d      	ldr	r4, [pc, #52]	; (8004170 <__libc_init_array+0x3c>)
 800413a:	1b64      	subs	r4, r4, r5
 800413c:	10a4      	asrs	r4, r4, #2
 800413e:	2600      	movs	r6, #0
 8004140:	42a6      	cmp	r6, r4
 8004142:	d109      	bne.n	8004158 <__libc_init_array+0x24>
 8004144:	4d0b      	ldr	r5, [pc, #44]	; (8004174 <__libc_init_array+0x40>)
 8004146:	4c0c      	ldr	r4, [pc, #48]	; (8004178 <__libc_init_array+0x44>)
 8004148:	f000 fc8e 	bl	8004a68 <_init>
 800414c:	1b64      	subs	r4, r4, r5
 800414e:	10a4      	asrs	r4, r4, #2
 8004150:	2600      	movs	r6, #0
 8004152:	42a6      	cmp	r6, r4
 8004154:	d105      	bne.n	8004162 <__libc_init_array+0x2e>
 8004156:	bd70      	pop	{r4, r5, r6, pc}
 8004158:	f855 3b04 	ldr.w	r3, [r5], #4
 800415c:	4798      	blx	r3
 800415e:	3601      	adds	r6, #1
 8004160:	e7ee      	b.n	8004140 <__libc_init_array+0xc>
 8004162:	f855 3b04 	ldr.w	r3, [r5], #4
 8004166:	4798      	blx	r3
 8004168:	3601      	adds	r6, #1
 800416a:	e7f2      	b.n	8004152 <__libc_init_array+0x1e>
 800416c:	08004b00 	.word	0x08004b00
 8004170:	08004b00 	.word	0x08004b00
 8004174:	08004b00 	.word	0x08004b00
 8004178:	08004b04 	.word	0x08004b04

0800417c <memset>:
 800417c:	4402      	add	r2, r0
 800417e:	4603      	mov	r3, r0
 8004180:	4293      	cmp	r3, r2
 8004182:	d100      	bne.n	8004186 <memset+0xa>
 8004184:	4770      	bx	lr
 8004186:	f803 1b01 	strb.w	r1, [r3], #1
 800418a:	e7f9      	b.n	8004180 <memset+0x4>

0800418c <siprintf>:
 800418c:	b40e      	push	{r1, r2, r3}
 800418e:	b500      	push	{lr}
 8004190:	b09c      	sub	sp, #112	; 0x70
 8004192:	ab1d      	add	r3, sp, #116	; 0x74
 8004194:	9002      	str	r0, [sp, #8]
 8004196:	9006      	str	r0, [sp, #24]
 8004198:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800419c:	4809      	ldr	r0, [pc, #36]	; (80041c4 <siprintf+0x38>)
 800419e:	9107      	str	r1, [sp, #28]
 80041a0:	9104      	str	r1, [sp, #16]
 80041a2:	4909      	ldr	r1, [pc, #36]	; (80041c8 <siprintf+0x3c>)
 80041a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80041a8:	9105      	str	r1, [sp, #20]
 80041aa:	6800      	ldr	r0, [r0, #0]
 80041ac:	9301      	str	r3, [sp, #4]
 80041ae:	a902      	add	r1, sp, #8
 80041b0:	f000 f868 	bl	8004284 <_svfiprintf_r>
 80041b4:	9b02      	ldr	r3, [sp, #8]
 80041b6:	2200      	movs	r2, #0
 80041b8:	701a      	strb	r2, [r3, #0]
 80041ba:	b01c      	add	sp, #112	; 0x70
 80041bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80041c0:	b003      	add	sp, #12
 80041c2:	4770      	bx	lr
 80041c4:	2000000c 	.word	0x2000000c
 80041c8:	ffff0208 	.word	0xffff0208

080041cc <__ssputs_r>:
 80041cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041d0:	688e      	ldr	r6, [r1, #8]
 80041d2:	429e      	cmp	r6, r3
 80041d4:	4682      	mov	sl, r0
 80041d6:	460c      	mov	r4, r1
 80041d8:	4690      	mov	r8, r2
 80041da:	461f      	mov	r7, r3
 80041dc:	d838      	bhi.n	8004250 <__ssputs_r+0x84>
 80041de:	898a      	ldrh	r2, [r1, #12]
 80041e0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80041e4:	d032      	beq.n	800424c <__ssputs_r+0x80>
 80041e6:	6825      	ldr	r5, [r4, #0]
 80041e8:	6909      	ldr	r1, [r1, #16]
 80041ea:	eba5 0901 	sub.w	r9, r5, r1
 80041ee:	6965      	ldr	r5, [r4, #20]
 80041f0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80041f4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80041f8:	3301      	adds	r3, #1
 80041fa:	444b      	add	r3, r9
 80041fc:	106d      	asrs	r5, r5, #1
 80041fe:	429d      	cmp	r5, r3
 8004200:	bf38      	it	cc
 8004202:	461d      	movcc	r5, r3
 8004204:	0553      	lsls	r3, r2, #21
 8004206:	d531      	bpl.n	800426c <__ssputs_r+0xa0>
 8004208:	4629      	mov	r1, r5
 800420a:	f000 fb63 	bl	80048d4 <_malloc_r>
 800420e:	4606      	mov	r6, r0
 8004210:	b950      	cbnz	r0, 8004228 <__ssputs_r+0x5c>
 8004212:	230c      	movs	r3, #12
 8004214:	f8ca 3000 	str.w	r3, [sl]
 8004218:	89a3      	ldrh	r3, [r4, #12]
 800421a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800421e:	81a3      	strh	r3, [r4, #12]
 8004220:	f04f 30ff 	mov.w	r0, #4294967295
 8004224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004228:	6921      	ldr	r1, [r4, #16]
 800422a:	464a      	mov	r2, r9
 800422c:	f000 fabe 	bl	80047ac <memcpy>
 8004230:	89a3      	ldrh	r3, [r4, #12]
 8004232:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004236:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800423a:	81a3      	strh	r3, [r4, #12]
 800423c:	6126      	str	r6, [r4, #16]
 800423e:	6165      	str	r5, [r4, #20]
 8004240:	444e      	add	r6, r9
 8004242:	eba5 0509 	sub.w	r5, r5, r9
 8004246:	6026      	str	r6, [r4, #0]
 8004248:	60a5      	str	r5, [r4, #8]
 800424a:	463e      	mov	r6, r7
 800424c:	42be      	cmp	r6, r7
 800424e:	d900      	bls.n	8004252 <__ssputs_r+0x86>
 8004250:	463e      	mov	r6, r7
 8004252:	6820      	ldr	r0, [r4, #0]
 8004254:	4632      	mov	r2, r6
 8004256:	4641      	mov	r1, r8
 8004258:	f000 fab6 	bl	80047c8 <memmove>
 800425c:	68a3      	ldr	r3, [r4, #8]
 800425e:	1b9b      	subs	r3, r3, r6
 8004260:	60a3      	str	r3, [r4, #8]
 8004262:	6823      	ldr	r3, [r4, #0]
 8004264:	4433      	add	r3, r6
 8004266:	6023      	str	r3, [r4, #0]
 8004268:	2000      	movs	r0, #0
 800426a:	e7db      	b.n	8004224 <__ssputs_r+0x58>
 800426c:	462a      	mov	r2, r5
 800426e:	f000 fba5 	bl	80049bc <_realloc_r>
 8004272:	4606      	mov	r6, r0
 8004274:	2800      	cmp	r0, #0
 8004276:	d1e1      	bne.n	800423c <__ssputs_r+0x70>
 8004278:	6921      	ldr	r1, [r4, #16]
 800427a:	4650      	mov	r0, sl
 800427c:	f000 fabe 	bl	80047fc <_free_r>
 8004280:	e7c7      	b.n	8004212 <__ssputs_r+0x46>
	...

08004284 <_svfiprintf_r>:
 8004284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004288:	4698      	mov	r8, r3
 800428a:	898b      	ldrh	r3, [r1, #12]
 800428c:	061b      	lsls	r3, r3, #24
 800428e:	b09d      	sub	sp, #116	; 0x74
 8004290:	4607      	mov	r7, r0
 8004292:	460d      	mov	r5, r1
 8004294:	4614      	mov	r4, r2
 8004296:	d50e      	bpl.n	80042b6 <_svfiprintf_r+0x32>
 8004298:	690b      	ldr	r3, [r1, #16]
 800429a:	b963      	cbnz	r3, 80042b6 <_svfiprintf_r+0x32>
 800429c:	2140      	movs	r1, #64	; 0x40
 800429e:	f000 fb19 	bl	80048d4 <_malloc_r>
 80042a2:	6028      	str	r0, [r5, #0]
 80042a4:	6128      	str	r0, [r5, #16]
 80042a6:	b920      	cbnz	r0, 80042b2 <_svfiprintf_r+0x2e>
 80042a8:	230c      	movs	r3, #12
 80042aa:	603b      	str	r3, [r7, #0]
 80042ac:	f04f 30ff 	mov.w	r0, #4294967295
 80042b0:	e0d1      	b.n	8004456 <_svfiprintf_r+0x1d2>
 80042b2:	2340      	movs	r3, #64	; 0x40
 80042b4:	616b      	str	r3, [r5, #20]
 80042b6:	2300      	movs	r3, #0
 80042b8:	9309      	str	r3, [sp, #36]	; 0x24
 80042ba:	2320      	movs	r3, #32
 80042bc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80042c0:	f8cd 800c 	str.w	r8, [sp, #12]
 80042c4:	2330      	movs	r3, #48	; 0x30
 80042c6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004470 <_svfiprintf_r+0x1ec>
 80042ca:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80042ce:	f04f 0901 	mov.w	r9, #1
 80042d2:	4623      	mov	r3, r4
 80042d4:	469a      	mov	sl, r3
 80042d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80042da:	b10a      	cbz	r2, 80042e0 <_svfiprintf_r+0x5c>
 80042dc:	2a25      	cmp	r2, #37	; 0x25
 80042de:	d1f9      	bne.n	80042d4 <_svfiprintf_r+0x50>
 80042e0:	ebba 0b04 	subs.w	fp, sl, r4
 80042e4:	d00b      	beq.n	80042fe <_svfiprintf_r+0x7a>
 80042e6:	465b      	mov	r3, fp
 80042e8:	4622      	mov	r2, r4
 80042ea:	4629      	mov	r1, r5
 80042ec:	4638      	mov	r0, r7
 80042ee:	f7ff ff6d 	bl	80041cc <__ssputs_r>
 80042f2:	3001      	adds	r0, #1
 80042f4:	f000 80aa 	beq.w	800444c <_svfiprintf_r+0x1c8>
 80042f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80042fa:	445a      	add	r2, fp
 80042fc:	9209      	str	r2, [sp, #36]	; 0x24
 80042fe:	f89a 3000 	ldrb.w	r3, [sl]
 8004302:	2b00      	cmp	r3, #0
 8004304:	f000 80a2 	beq.w	800444c <_svfiprintf_r+0x1c8>
 8004308:	2300      	movs	r3, #0
 800430a:	f04f 32ff 	mov.w	r2, #4294967295
 800430e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004312:	f10a 0a01 	add.w	sl, sl, #1
 8004316:	9304      	str	r3, [sp, #16]
 8004318:	9307      	str	r3, [sp, #28]
 800431a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800431e:	931a      	str	r3, [sp, #104]	; 0x68
 8004320:	4654      	mov	r4, sl
 8004322:	2205      	movs	r2, #5
 8004324:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004328:	4851      	ldr	r0, [pc, #324]	; (8004470 <_svfiprintf_r+0x1ec>)
 800432a:	f7fb ff59 	bl	80001e0 <memchr>
 800432e:	9a04      	ldr	r2, [sp, #16]
 8004330:	b9d8      	cbnz	r0, 800436a <_svfiprintf_r+0xe6>
 8004332:	06d0      	lsls	r0, r2, #27
 8004334:	bf44      	itt	mi
 8004336:	2320      	movmi	r3, #32
 8004338:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800433c:	0711      	lsls	r1, r2, #28
 800433e:	bf44      	itt	mi
 8004340:	232b      	movmi	r3, #43	; 0x2b
 8004342:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004346:	f89a 3000 	ldrb.w	r3, [sl]
 800434a:	2b2a      	cmp	r3, #42	; 0x2a
 800434c:	d015      	beq.n	800437a <_svfiprintf_r+0xf6>
 800434e:	9a07      	ldr	r2, [sp, #28]
 8004350:	4654      	mov	r4, sl
 8004352:	2000      	movs	r0, #0
 8004354:	f04f 0c0a 	mov.w	ip, #10
 8004358:	4621      	mov	r1, r4
 800435a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800435e:	3b30      	subs	r3, #48	; 0x30
 8004360:	2b09      	cmp	r3, #9
 8004362:	d94e      	bls.n	8004402 <_svfiprintf_r+0x17e>
 8004364:	b1b0      	cbz	r0, 8004394 <_svfiprintf_r+0x110>
 8004366:	9207      	str	r2, [sp, #28]
 8004368:	e014      	b.n	8004394 <_svfiprintf_r+0x110>
 800436a:	eba0 0308 	sub.w	r3, r0, r8
 800436e:	fa09 f303 	lsl.w	r3, r9, r3
 8004372:	4313      	orrs	r3, r2
 8004374:	9304      	str	r3, [sp, #16]
 8004376:	46a2      	mov	sl, r4
 8004378:	e7d2      	b.n	8004320 <_svfiprintf_r+0x9c>
 800437a:	9b03      	ldr	r3, [sp, #12]
 800437c:	1d19      	adds	r1, r3, #4
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	9103      	str	r1, [sp, #12]
 8004382:	2b00      	cmp	r3, #0
 8004384:	bfbb      	ittet	lt
 8004386:	425b      	neglt	r3, r3
 8004388:	f042 0202 	orrlt.w	r2, r2, #2
 800438c:	9307      	strge	r3, [sp, #28]
 800438e:	9307      	strlt	r3, [sp, #28]
 8004390:	bfb8      	it	lt
 8004392:	9204      	strlt	r2, [sp, #16]
 8004394:	7823      	ldrb	r3, [r4, #0]
 8004396:	2b2e      	cmp	r3, #46	; 0x2e
 8004398:	d10c      	bne.n	80043b4 <_svfiprintf_r+0x130>
 800439a:	7863      	ldrb	r3, [r4, #1]
 800439c:	2b2a      	cmp	r3, #42	; 0x2a
 800439e:	d135      	bne.n	800440c <_svfiprintf_r+0x188>
 80043a0:	9b03      	ldr	r3, [sp, #12]
 80043a2:	1d1a      	adds	r2, r3, #4
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	9203      	str	r2, [sp, #12]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	bfb8      	it	lt
 80043ac:	f04f 33ff 	movlt.w	r3, #4294967295
 80043b0:	3402      	adds	r4, #2
 80043b2:	9305      	str	r3, [sp, #20]
 80043b4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004480 <_svfiprintf_r+0x1fc>
 80043b8:	7821      	ldrb	r1, [r4, #0]
 80043ba:	2203      	movs	r2, #3
 80043bc:	4650      	mov	r0, sl
 80043be:	f7fb ff0f 	bl	80001e0 <memchr>
 80043c2:	b140      	cbz	r0, 80043d6 <_svfiprintf_r+0x152>
 80043c4:	2340      	movs	r3, #64	; 0x40
 80043c6:	eba0 000a 	sub.w	r0, r0, sl
 80043ca:	fa03 f000 	lsl.w	r0, r3, r0
 80043ce:	9b04      	ldr	r3, [sp, #16]
 80043d0:	4303      	orrs	r3, r0
 80043d2:	3401      	adds	r4, #1
 80043d4:	9304      	str	r3, [sp, #16]
 80043d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043da:	4826      	ldr	r0, [pc, #152]	; (8004474 <_svfiprintf_r+0x1f0>)
 80043dc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80043e0:	2206      	movs	r2, #6
 80043e2:	f7fb fefd 	bl	80001e0 <memchr>
 80043e6:	2800      	cmp	r0, #0
 80043e8:	d038      	beq.n	800445c <_svfiprintf_r+0x1d8>
 80043ea:	4b23      	ldr	r3, [pc, #140]	; (8004478 <_svfiprintf_r+0x1f4>)
 80043ec:	bb1b      	cbnz	r3, 8004436 <_svfiprintf_r+0x1b2>
 80043ee:	9b03      	ldr	r3, [sp, #12]
 80043f0:	3307      	adds	r3, #7
 80043f2:	f023 0307 	bic.w	r3, r3, #7
 80043f6:	3308      	adds	r3, #8
 80043f8:	9303      	str	r3, [sp, #12]
 80043fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80043fc:	4433      	add	r3, r6
 80043fe:	9309      	str	r3, [sp, #36]	; 0x24
 8004400:	e767      	b.n	80042d2 <_svfiprintf_r+0x4e>
 8004402:	fb0c 3202 	mla	r2, ip, r2, r3
 8004406:	460c      	mov	r4, r1
 8004408:	2001      	movs	r0, #1
 800440a:	e7a5      	b.n	8004358 <_svfiprintf_r+0xd4>
 800440c:	2300      	movs	r3, #0
 800440e:	3401      	adds	r4, #1
 8004410:	9305      	str	r3, [sp, #20]
 8004412:	4619      	mov	r1, r3
 8004414:	f04f 0c0a 	mov.w	ip, #10
 8004418:	4620      	mov	r0, r4
 800441a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800441e:	3a30      	subs	r2, #48	; 0x30
 8004420:	2a09      	cmp	r2, #9
 8004422:	d903      	bls.n	800442c <_svfiprintf_r+0x1a8>
 8004424:	2b00      	cmp	r3, #0
 8004426:	d0c5      	beq.n	80043b4 <_svfiprintf_r+0x130>
 8004428:	9105      	str	r1, [sp, #20]
 800442a:	e7c3      	b.n	80043b4 <_svfiprintf_r+0x130>
 800442c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004430:	4604      	mov	r4, r0
 8004432:	2301      	movs	r3, #1
 8004434:	e7f0      	b.n	8004418 <_svfiprintf_r+0x194>
 8004436:	ab03      	add	r3, sp, #12
 8004438:	9300      	str	r3, [sp, #0]
 800443a:	462a      	mov	r2, r5
 800443c:	4b0f      	ldr	r3, [pc, #60]	; (800447c <_svfiprintf_r+0x1f8>)
 800443e:	a904      	add	r1, sp, #16
 8004440:	4638      	mov	r0, r7
 8004442:	f3af 8000 	nop.w
 8004446:	1c42      	adds	r2, r0, #1
 8004448:	4606      	mov	r6, r0
 800444a:	d1d6      	bne.n	80043fa <_svfiprintf_r+0x176>
 800444c:	89ab      	ldrh	r3, [r5, #12]
 800444e:	065b      	lsls	r3, r3, #25
 8004450:	f53f af2c 	bmi.w	80042ac <_svfiprintf_r+0x28>
 8004454:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004456:	b01d      	add	sp, #116	; 0x74
 8004458:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800445c:	ab03      	add	r3, sp, #12
 800445e:	9300      	str	r3, [sp, #0]
 8004460:	462a      	mov	r2, r5
 8004462:	4b06      	ldr	r3, [pc, #24]	; (800447c <_svfiprintf_r+0x1f8>)
 8004464:	a904      	add	r1, sp, #16
 8004466:	4638      	mov	r0, r7
 8004468:	f000 f87a 	bl	8004560 <_printf_i>
 800446c:	e7eb      	b.n	8004446 <_svfiprintf_r+0x1c2>
 800446e:	bf00      	nop
 8004470:	08004acc 	.word	0x08004acc
 8004474:	08004ad6 	.word	0x08004ad6
 8004478:	00000000 	.word	0x00000000
 800447c:	080041cd 	.word	0x080041cd
 8004480:	08004ad2 	.word	0x08004ad2

08004484 <_printf_common>:
 8004484:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004488:	4616      	mov	r6, r2
 800448a:	4699      	mov	r9, r3
 800448c:	688a      	ldr	r2, [r1, #8]
 800448e:	690b      	ldr	r3, [r1, #16]
 8004490:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004494:	4293      	cmp	r3, r2
 8004496:	bfb8      	it	lt
 8004498:	4613      	movlt	r3, r2
 800449a:	6033      	str	r3, [r6, #0]
 800449c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80044a0:	4607      	mov	r7, r0
 80044a2:	460c      	mov	r4, r1
 80044a4:	b10a      	cbz	r2, 80044aa <_printf_common+0x26>
 80044a6:	3301      	adds	r3, #1
 80044a8:	6033      	str	r3, [r6, #0]
 80044aa:	6823      	ldr	r3, [r4, #0]
 80044ac:	0699      	lsls	r1, r3, #26
 80044ae:	bf42      	ittt	mi
 80044b0:	6833      	ldrmi	r3, [r6, #0]
 80044b2:	3302      	addmi	r3, #2
 80044b4:	6033      	strmi	r3, [r6, #0]
 80044b6:	6825      	ldr	r5, [r4, #0]
 80044b8:	f015 0506 	ands.w	r5, r5, #6
 80044bc:	d106      	bne.n	80044cc <_printf_common+0x48>
 80044be:	f104 0a19 	add.w	sl, r4, #25
 80044c2:	68e3      	ldr	r3, [r4, #12]
 80044c4:	6832      	ldr	r2, [r6, #0]
 80044c6:	1a9b      	subs	r3, r3, r2
 80044c8:	42ab      	cmp	r3, r5
 80044ca:	dc26      	bgt.n	800451a <_printf_common+0x96>
 80044cc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80044d0:	1e13      	subs	r3, r2, #0
 80044d2:	6822      	ldr	r2, [r4, #0]
 80044d4:	bf18      	it	ne
 80044d6:	2301      	movne	r3, #1
 80044d8:	0692      	lsls	r2, r2, #26
 80044da:	d42b      	bmi.n	8004534 <_printf_common+0xb0>
 80044dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80044e0:	4649      	mov	r1, r9
 80044e2:	4638      	mov	r0, r7
 80044e4:	47c0      	blx	r8
 80044e6:	3001      	adds	r0, #1
 80044e8:	d01e      	beq.n	8004528 <_printf_common+0xa4>
 80044ea:	6823      	ldr	r3, [r4, #0]
 80044ec:	68e5      	ldr	r5, [r4, #12]
 80044ee:	6832      	ldr	r2, [r6, #0]
 80044f0:	f003 0306 	and.w	r3, r3, #6
 80044f4:	2b04      	cmp	r3, #4
 80044f6:	bf08      	it	eq
 80044f8:	1aad      	subeq	r5, r5, r2
 80044fa:	68a3      	ldr	r3, [r4, #8]
 80044fc:	6922      	ldr	r2, [r4, #16]
 80044fe:	bf0c      	ite	eq
 8004500:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004504:	2500      	movne	r5, #0
 8004506:	4293      	cmp	r3, r2
 8004508:	bfc4      	itt	gt
 800450a:	1a9b      	subgt	r3, r3, r2
 800450c:	18ed      	addgt	r5, r5, r3
 800450e:	2600      	movs	r6, #0
 8004510:	341a      	adds	r4, #26
 8004512:	42b5      	cmp	r5, r6
 8004514:	d11a      	bne.n	800454c <_printf_common+0xc8>
 8004516:	2000      	movs	r0, #0
 8004518:	e008      	b.n	800452c <_printf_common+0xa8>
 800451a:	2301      	movs	r3, #1
 800451c:	4652      	mov	r2, sl
 800451e:	4649      	mov	r1, r9
 8004520:	4638      	mov	r0, r7
 8004522:	47c0      	blx	r8
 8004524:	3001      	adds	r0, #1
 8004526:	d103      	bne.n	8004530 <_printf_common+0xac>
 8004528:	f04f 30ff 	mov.w	r0, #4294967295
 800452c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004530:	3501      	adds	r5, #1
 8004532:	e7c6      	b.n	80044c2 <_printf_common+0x3e>
 8004534:	18e1      	adds	r1, r4, r3
 8004536:	1c5a      	adds	r2, r3, #1
 8004538:	2030      	movs	r0, #48	; 0x30
 800453a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800453e:	4422      	add	r2, r4
 8004540:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004544:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004548:	3302      	adds	r3, #2
 800454a:	e7c7      	b.n	80044dc <_printf_common+0x58>
 800454c:	2301      	movs	r3, #1
 800454e:	4622      	mov	r2, r4
 8004550:	4649      	mov	r1, r9
 8004552:	4638      	mov	r0, r7
 8004554:	47c0      	blx	r8
 8004556:	3001      	adds	r0, #1
 8004558:	d0e6      	beq.n	8004528 <_printf_common+0xa4>
 800455a:	3601      	adds	r6, #1
 800455c:	e7d9      	b.n	8004512 <_printf_common+0x8e>
	...

08004560 <_printf_i>:
 8004560:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004564:	7e0f      	ldrb	r7, [r1, #24]
 8004566:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004568:	2f78      	cmp	r7, #120	; 0x78
 800456a:	4691      	mov	r9, r2
 800456c:	4680      	mov	r8, r0
 800456e:	460c      	mov	r4, r1
 8004570:	469a      	mov	sl, r3
 8004572:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004576:	d807      	bhi.n	8004588 <_printf_i+0x28>
 8004578:	2f62      	cmp	r7, #98	; 0x62
 800457a:	d80a      	bhi.n	8004592 <_printf_i+0x32>
 800457c:	2f00      	cmp	r7, #0
 800457e:	f000 80d8 	beq.w	8004732 <_printf_i+0x1d2>
 8004582:	2f58      	cmp	r7, #88	; 0x58
 8004584:	f000 80a3 	beq.w	80046ce <_printf_i+0x16e>
 8004588:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800458c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004590:	e03a      	b.n	8004608 <_printf_i+0xa8>
 8004592:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004596:	2b15      	cmp	r3, #21
 8004598:	d8f6      	bhi.n	8004588 <_printf_i+0x28>
 800459a:	a101      	add	r1, pc, #4	; (adr r1, 80045a0 <_printf_i+0x40>)
 800459c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80045a0:	080045f9 	.word	0x080045f9
 80045a4:	0800460d 	.word	0x0800460d
 80045a8:	08004589 	.word	0x08004589
 80045ac:	08004589 	.word	0x08004589
 80045b0:	08004589 	.word	0x08004589
 80045b4:	08004589 	.word	0x08004589
 80045b8:	0800460d 	.word	0x0800460d
 80045bc:	08004589 	.word	0x08004589
 80045c0:	08004589 	.word	0x08004589
 80045c4:	08004589 	.word	0x08004589
 80045c8:	08004589 	.word	0x08004589
 80045cc:	08004719 	.word	0x08004719
 80045d0:	0800463d 	.word	0x0800463d
 80045d4:	080046fb 	.word	0x080046fb
 80045d8:	08004589 	.word	0x08004589
 80045dc:	08004589 	.word	0x08004589
 80045e0:	0800473b 	.word	0x0800473b
 80045e4:	08004589 	.word	0x08004589
 80045e8:	0800463d 	.word	0x0800463d
 80045ec:	08004589 	.word	0x08004589
 80045f0:	08004589 	.word	0x08004589
 80045f4:	08004703 	.word	0x08004703
 80045f8:	682b      	ldr	r3, [r5, #0]
 80045fa:	1d1a      	adds	r2, r3, #4
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	602a      	str	r2, [r5, #0]
 8004600:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004604:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004608:	2301      	movs	r3, #1
 800460a:	e0a3      	b.n	8004754 <_printf_i+0x1f4>
 800460c:	6820      	ldr	r0, [r4, #0]
 800460e:	6829      	ldr	r1, [r5, #0]
 8004610:	0606      	lsls	r6, r0, #24
 8004612:	f101 0304 	add.w	r3, r1, #4
 8004616:	d50a      	bpl.n	800462e <_printf_i+0xce>
 8004618:	680e      	ldr	r6, [r1, #0]
 800461a:	602b      	str	r3, [r5, #0]
 800461c:	2e00      	cmp	r6, #0
 800461e:	da03      	bge.n	8004628 <_printf_i+0xc8>
 8004620:	232d      	movs	r3, #45	; 0x2d
 8004622:	4276      	negs	r6, r6
 8004624:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004628:	485e      	ldr	r0, [pc, #376]	; (80047a4 <_printf_i+0x244>)
 800462a:	230a      	movs	r3, #10
 800462c:	e019      	b.n	8004662 <_printf_i+0x102>
 800462e:	680e      	ldr	r6, [r1, #0]
 8004630:	602b      	str	r3, [r5, #0]
 8004632:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004636:	bf18      	it	ne
 8004638:	b236      	sxthne	r6, r6
 800463a:	e7ef      	b.n	800461c <_printf_i+0xbc>
 800463c:	682b      	ldr	r3, [r5, #0]
 800463e:	6820      	ldr	r0, [r4, #0]
 8004640:	1d19      	adds	r1, r3, #4
 8004642:	6029      	str	r1, [r5, #0]
 8004644:	0601      	lsls	r1, r0, #24
 8004646:	d501      	bpl.n	800464c <_printf_i+0xec>
 8004648:	681e      	ldr	r6, [r3, #0]
 800464a:	e002      	b.n	8004652 <_printf_i+0xf2>
 800464c:	0646      	lsls	r6, r0, #25
 800464e:	d5fb      	bpl.n	8004648 <_printf_i+0xe8>
 8004650:	881e      	ldrh	r6, [r3, #0]
 8004652:	4854      	ldr	r0, [pc, #336]	; (80047a4 <_printf_i+0x244>)
 8004654:	2f6f      	cmp	r7, #111	; 0x6f
 8004656:	bf0c      	ite	eq
 8004658:	2308      	moveq	r3, #8
 800465a:	230a      	movne	r3, #10
 800465c:	2100      	movs	r1, #0
 800465e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004662:	6865      	ldr	r5, [r4, #4]
 8004664:	60a5      	str	r5, [r4, #8]
 8004666:	2d00      	cmp	r5, #0
 8004668:	bfa2      	ittt	ge
 800466a:	6821      	ldrge	r1, [r4, #0]
 800466c:	f021 0104 	bicge.w	r1, r1, #4
 8004670:	6021      	strge	r1, [r4, #0]
 8004672:	b90e      	cbnz	r6, 8004678 <_printf_i+0x118>
 8004674:	2d00      	cmp	r5, #0
 8004676:	d04d      	beq.n	8004714 <_printf_i+0x1b4>
 8004678:	4615      	mov	r5, r2
 800467a:	fbb6 f1f3 	udiv	r1, r6, r3
 800467e:	fb03 6711 	mls	r7, r3, r1, r6
 8004682:	5dc7      	ldrb	r7, [r0, r7]
 8004684:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004688:	4637      	mov	r7, r6
 800468a:	42bb      	cmp	r3, r7
 800468c:	460e      	mov	r6, r1
 800468e:	d9f4      	bls.n	800467a <_printf_i+0x11a>
 8004690:	2b08      	cmp	r3, #8
 8004692:	d10b      	bne.n	80046ac <_printf_i+0x14c>
 8004694:	6823      	ldr	r3, [r4, #0]
 8004696:	07de      	lsls	r6, r3, #31
 8004698:	d508      	bpl.n	80046ac <_printf_i+0x14c>
 800469a:	6923      	ldr	r3, [r4, #16]
 800469c:	6861      	ldr	r1, [r4, #4]
 800469e:	4299      	cmp	r1, r3
 80046a0:	bfde      	ittt	le
 80046a2:	2330      	movle	r3, #48	; 0x30
 80046a4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80046a8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80046ac:	1b52      	subs	r2, r2, r5
 80046ae:	6122      	str	r2, [r4, #16]
 80046b0:	f8cd a000 	str.w	sl, [sp]
 80046b4:	464b      	mov	r3, r9
 80046b6:	aa03      	add	r2, sp, #12
 80046b8:	4621      	mov	r1, r4
 80046ba:	4640      	mov	r0, r8
 80046bc:	f7ff fee2 	bl	8004484 <_printf_common>
 80046c0:	3001      	adds	r0, #1
 80046c2:	d14c      	bne.n	800475e <_printf_i+0x1fe>
 80046c4:	f04f 30ff 	mov.w	r0, #4294967295
 80046c8:	b004      	add	sp, #16
 80046ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046ce:	4835      	ldr	r0, [pc, #212]	; (80047a4 <_printf_i+0x244>)
 80046d0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80046d4:	6829      	ldr	r1, [r5, #0]
 80046d6:	6823      	ldr	r3, [r4, #0]
 80046d8:	f851 6b04 	ldr.w	r6, [r1], #4
 80046dc:	6029      	str	r1, [r5, #0]
 80046de:	061d      	lsls	r5, r3, #24
 80046e0:	d514      	bpl.n	800470c <_printf_i+0x1ac>
 80046e2:	07df      	lsls	r7, r3, #31
 80046e4:	bf44      	itt	mi
 80046e6:	f043 0320 	orrmi.w	r3, r3, #32
 80046ea:	6023      	strmi	r3, [r4, #0]
 80046ec:	b91e      	cbnz	r6, 80046f6 <_printf_i+0x196>
 80046ee:	6823      	ldr	r3, [r4, #0]
 80046f0:	f023 0320 	bic.w	r3, r3, #32
 80046f4:	6023      	str	r3, [r4, #0]
 80046f6:	2310      	movs	r3, #16
 80046f8:	e7b0      	b.n	800465c <_printf_i+0xfc>
 80046fa:	6823      	ldr	r3, [r4, #0]
 80046fc:	f043 0320 	orr.w	r3, r3, #32
 8004700:	6023      	str	r3, [r4, #0]
 8004702:	2378      	movs	r3, #120	; 0x78
 8004704:	4828      	ldr	r0, [pc, #160]	; (80047a8 <_printf_i+0x248>)
 8004706:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800470a:	e7e3      	b.n	80046d4 <_printf_i+0x174>
 800470c:	0659      	lsls	r1, r3, #25
 800470e:	bf48      	it	mi
 8004710:	b2b6      	uxthmi	r6, r6
 8004712:	e7e6      	b.n	80046e2 <_printf_i+0x182>
 8004714:	4615      	mov	r5, r2
 8004716:	e7bb      	b.n	8004690 <_printf_i+0x130>
 8004718:	682b      	ldr	r3, [r5, #0]
 800471a:	6826      	ldr	r6, [r4, #0]
 800471c:	6961      	ldr	r1, [r4, #20]
 800471e:	1d18      	adds	r0, r3, #4
 8004720:	6028      	str	r0, [r5, #0]
 8004722:	0635      	lsls	r5, r6, #24
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	d501      	bpl.n	800472c <_printf_i+0x1cc>
 8004728:	6019      	str	r1, [r3, #0]
 800472a:	e002      	b.n	8004732 <_printf_i+0x1d2>
 800472c:	0670      	lsls	r0, r6, #25
 800472e:	d5fb      	bpl.n	8004728 <_printf_i+0x1c8>
 8004730:	8019      	strh	r1, [r3, #0]
 8004732:	2300      	movs	r3, #0
 8004734:	6123      	str	r3, [r4, #16]
 8004736:	4615      	mov	r5, r2
 8004738:	e7ba      	b.n	80046b0 <_printf_i+0x150>
 800473a:	682b      	ldr	r3, [r5, #0]
 800473c:	1d1a      	adds	r2, r3, #4
 800473e:	602a      	str	r2, [r5, #0]
 8004740:	681d      	ldr	r5, [r3, #0]
 8004742:	6862      	ldr	r2, [r4, #4]
 8004744:	2100      	movs	r1, #0
 8004746:	4628      	mov	r0, r5
 8004748:	f7fb fd4a 	bl	80001e0 <memchr>
 800474c:	b108      	cbz	r0, 8004752 <_printf_i+0x1f2>
 800474e:	1b40      	subs	r0, r0, r5
 8004750:	6060      	str	r0, [r4, #4]
 8004752:	6863      	ldr	r3, [r4, #4]
 8004754:	6123      	str	r3, [r4, #16]
 8004756:	2300      	movs	r3, #0
 8004758:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800475c:	e7a8      	b.n	80046b0 <_printf_i+0x150>
 800475e:	6923      	ldr	r3, [r4, #16]
 8004760:	462a      	mov	r2, r5
 8004762:	4649      	mov	r1, r9
 8004764:	4640      	mov	r0, r8
 8004766:	47d0      	blx	sl
 8004768:	3001      	adds	r0, #1
 800476a:	d0ab      	beq.n	80046c4 <_printf_i+0x164>
 800476c:	6823      	ldr	r3, [r4, #0]
 800476e:	079b      	lsls	r3, r3, #30
 8004770:	d413      	bmi.n	800479a <_printf_i+0x23a>
 8004772:	68e0      	ldr	r0, [r4, #12]
 8004774:	9b03      	ldr	r3, [sp, #12]
 8004776:	4298      	cmp	r0, r3
 8004778:	bfb8      	it	lt
 800477a:	4618      	movlt	r0, r3
 800477c:	e7a4      	b.n	80046c8 <_printf_i+0x168>
 800477e:	2301      	movs	r3, #1
 8004780:	4632      	mov	r2, r6
 8004782:	4649      	mov	r1, r9
 8004784:	4640      	mov	r0, r8
 8004786:	47d0      	blx	sl
 8004788:	3001      	adds	r0, #1
 800478a:	d09b      	beq.n	80046c4 <_printf_i+0x164>
 800478c:	3501      	adds	r5, #1
 800478e:	68e3      	ldr	r3, [r4, #12]
 8004790:	9903      	ldr	r1, [sp, #12]
 8004792:	1a5b      	subs	r3, r3, r1
 8004794:	42ab      	cmp	r3, r5
 8004796:	dcf2      	bgt.n	800477e <_printf_i+0x21e>
 8004798:	e7eb      	b.n	8004772 <_printf_i+0x212>
 800479a:	2500      	movs	r5, #0
 800479c:	f104 0619 	add.w	r6, r4, #25
 80047a0:	e7f5      	b.n	800478e <_printf_i+0x22e>
 80047a2:	bf00      	nop
 80047a4:	08004add 	.word	0x08004add
 80047a8:	08004aee 	.word	0x08004aee

080047ac <memcpy>:
 80047ac:	440a      	add	r2, r1
 80047ae:	4291      	cmp	r1, r2
 80047b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80047b4:	d100      	bne.n	80047b8 <memcpy+0xc>
 80047b6:	4770      	bx	lr
 80047b8:	b510      	push	{r4, lr}
 80047ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80047be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80047c2:	4291      	cmp	r1, r2
 80047c4:	d1f9      	bne.n	80047ba <memcpy+0xe>
 80047c6:	bd10      	pop	{r4, pc}

080047c8 <memmove>:
 80047c8:	4288      	cmp	r0, r1
 80047ca:	b510      	push	{r4, lr}
 80047cc:	eb01 0402 	add.w	r4, r1, r2
 80047d0:	d902      	bls.n	80047d8 <memmove+0x10>
 80047d2:	4284      	cmp	r4, r0
 80047d4:	4623      	mov	r3, r4
 80047d6:	d807      	bhi.n	80047e8 <memmove+0x20>
 80047d8:	1e43      	subs	r3, r0, #1
 80047da:	42a1      	cmp	r1, r4
 80047dc:	d008      	beq.n	80047f0 <memmove+0x28>
 80047de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80047e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80047e6:	e7f8      	b.n	80047da <memmove+0x12>
 80047e8:	4402      	add	r2, r0
 80047ea:	4601      	mov	r1, r0
 80047ec:	428a      	cmp	r2, r1
 80047ee:	d100      	bne.n	80047f2 <memmove+0x2a>
 80047f0:	bd10      	pop	{r4, pc}
 80047f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80047f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80047fa:	e7f7      	b.n	80047ec <memmove+0x24>

080047fc <_free_r>:
 80047fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80047fe:	2900      	cmp	r1, #0
 8004800:	d044      	beq.n	800488c <_free_r+0x90>
 8004802:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004806:	9001      	str	r0, [sp, #4]
 8004808:	2b00      	cmp	r3, #0
 800480a:	f1a1 0404 	sub.w	r4, r1, #4
 800480e:	bfb8      	it	lt
 8004810:	18e4      	addlt	r4, r4, r3
 8004812:	f000 f913 	bl	8004a3c <__malloc_lock>
 8004816:	4a1e      	ldr	r2, [pc, #120]	; (8004890 <_free_r+0x94>)
 8004818:	9801      	ldr	r0, [sp, #4]
 800481a:	6813      	ldr	r3, [r2, #0]
 800481c:	b933      	cbnz	r3, 800482c <_free_r+0x30>
 800481e:	6063      	str	r3, [r4, #4]
 8004820:	6014      	str	r4, [r2, #0]
 8004822:	b003      	add	sp, #12
 8004824:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004828:	f000 b90e 	b.w	8004a48 <__malloc_unlock>
 800482c:	42a3      	cmp	r3, r4
 800482e:	d908      	bls.n	8004842 <_free_r+0x46>
 8004830:	6825      	ldr	r5, [r4, #0]
 8004832:	1961      	adds	r1, r4, r5
 8004834:	428b      	cmp	r3, r1
 8004836:	bf01      	itttt	eq
 8004838:	6819      	ldreq	r1, [r3, #0]
 800483a:	685b      	ldreq	r3, [r3, #4]
 800483c:	1949      	addeq	r1, r1, r5
 800483e:	6021      	streq	r1, [r4, #0]
 8004840:	e7ed      	b.n	800481e <_free_r+0x22>
 8004842:	461a      	mov	r2, r3
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	b10b      	cbz	r3, 800484c <_free_r+0x50>
 8004848:	42a3      	cmp	r3, r4
 800484a:	d9fa      	bls.n	8004842 <_free_r+0x46>
 800484c:	6811      	ldr	r1, [r2, #0]
 800484e:	1855      	adds	r5, r2, r1
 8004850:	42a5      	cmp	r5, r4
 8004852:	d10b      	bne.n	800486c <_free_r+0x70>
 8004854:	6824      	ldr	r4, [r4, #0]
 8004856:	4421      	add	r1, r4
 8004858:	1854      	adds	r4, r2, r1
 800485a:	42a3      	cmp	r3, r4
 800485c:	6011      	str	r1, [r2, #0]
 800485e:	d1e0      	bne.n	8004822 <_free_r+0x26>
 8004860:	681c      	ldr	r4, [r3, #0]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	6053      	str	r3, [r2, #4]
 8004866:	4421      	add	r1, r4
 8004868:	6011      	str	r1, [r2, #0]
 800486a:	e7da      	b.n	8004822 <_free_r+0x26>
 800486c:	d902      	bls.n	8004874 <_free_r+0x78>
 800486e:	230c      	movs	r3, #12
 8004870:	6003      	str	r3, [r0, #0]
 8004872:	e7d6      	b.n	8004822 <_free_r+0x26>
 8004874:	6825      	ldr	r5, [r4, #0]
 8004876:	1961      	adds	r1, r4, r5
 8004878:	428b      	cmp	r3, r1
 800487a:	bf04      	itt	eq
 800487c:	6819      	ldreq	r1, [r3, #0]
 800487e:	685b      	ldreq	r3, [r3, #4]
 8004880:	6063      	str	r3, [r4, #4]
 8004882:	bf04      	itt	eq
 8004884:	1949      	addeq	r1, r1, r5
 8004886:	6021      	streq	r1, [r4, #0]
 8004888:	6054      	str	r4, [r2, #4]
 800488a:	e7ca      	b.n	8004822 <_free_r+0x26>
 800488c:	b003      	add	sp, #12
 800488e:	bd30      	pop	{r4, r5, pc}
 8004890:	200001b8 	.word	0x200001b8

08004894 <sbrk_aligned>:
 8004894:	b570      	push	{r4, r5, r6, lr}
 8004896:	4e0e      	ldr	r6, [pc, #56]	; (80048d0 <sbrk_aligned+0x3c>)
 8004898:	460c      	mov	r4, r1
 800489a:	6831      	ldr	r1, [r6, #0]
 800489c:	4605      	mov	r5, r0
 800489e:	b911      	cbnz	r1, 80048a6 <sbrk_aligned+0x12>
 80048a0:	f000 f8bc 	bl	8004a1c <_sbrk_r>
 80048a4:	6030      	str	r0, [r6, #0]
 80048a6:	4621      	mov	r1, r4
 80048a8:	4628      	mov	r0, r5
 80048aa:	f000 f8b7 	bl	8004a1c <_sbrk_r>
 80048ae:	1c43      	adds	r3, r0, #1
 80048b0:	d00a      	beq.n	80048c8 <sbrk_aligned+0x34>
 80048b2:	1cc4      	adds	r4, r0, #3
 80048b4:	f024 0403 	bic.w	r4, r4, #3
 80048b8:	42a0      	cmp	r0, r4
 80048ba:	d007      	beq.n	80048cc <sbrk_aligned+0x38>
 80048bc:	1a21      	subs	r1, r4, r0
 80048be:	4628      	mov	r0, r5
 80048c0:	f000 f8ac 	bl	8004a1c <_sbrk_r>
 80048c4:	3001      	adds	r0, #1
 80048c6:	d101      	bne.n	80048cc <sbrk_aligned+0x38>
 80048c8:	f04f 34ff 	mov.w	r4, #4294967295
 80048cc:	4620      	mov	r0, r4
 80048ce:	bd70      	pop	{r4, r5, r6, pc}
 80048d0:	200001bc 	.word	0x200001bc

080048d4 <_malloc_r>:
 80048d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048d8:	1ccd      	adds	r5, r1, #3
 80048da:	f025 0503 	bic.w	r5, r5, #3
 80048de:	3508      	adds	r5, #8
 80048e0:	2d0c      	cmp	r5, #12
 80048e2:	bf38      	it	cc
 80048e4:	250c      	movcc	r5, #12
 80048e6:	2d00      	cmp	r5, #0
 80048e8:	4607      	mov	r7, r0
 80048ea:	db01      	blt.n	80048f0 <_malloc_r+0x1c>
 80048ec:	42a9      	cmp	r1, r5
 80048ee:	d905      	bls.n	80048fc <_malloc_r+0x28>
 80048f0:	230c      	movs	r3, #12
 80048f2:	603b      	str	r3, [r7, #0]
 80048f4:	2600      	movs	r6, #0
 80048f6:	4630      	mov	r0, r6
 80048f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80048fc:	4e2e      	ldr	r6, [pc, #184]	; (80049b8 <_malloc_r+0xe4>)
 80048fe:	f000 f89d 	bl	8004a3c <__malloc_lock>
 8004902:	6833      	ldr	r3, [r6, #0]
 8004904:	461c      	mov	r4, r3
 8004906:	bb34      	cbnz	r4, 8004956 <_malloc_r+0x82>
 8004908:	4629      	mov	r1, r5
 800490a:	4638      	mov	r0, r7
 800490c:	f7ff ffc2 	bl	8004894 <sbrk_aligned>
 8004910:	1c43      	adds	r3, r0, #1
 8004912:	4604      	mov	r4, r0
 8004914:	d14d      	bne.n	80049b2 <_malloc_r+0xde>
 8004916:	6834      	ldr	r4, [r6, #0]
 8004918:	4626      	mov	r6, r4
 800491a:	2e00      	cmp	r6, #0
 800491c:	d140      	bne.n	80049a0 <_malloc_r+0xcc>
 800491e:	6823      	ldr	r3, [r4, #0]
 8004920:	4631      	mov	r1, r6
 8004922:	4638      	mov	r0, r7
 8004924:	eb04 0803 	add.w	r8, r4, r3
 8004928:	f000 f878 	bl	8004a1c <_sbrk_r>
 800492c:	4580      	cmp	r8, r0
 800492e:	d13a      	bne.n	80049a6 <_malloc_r+0xd2>
 8004930:	6821      	ldr	r1, [r4, #0]
 8004932:	3503      	adds	r5, #3
 8004934:	1a6d      	subs	r5, r5, r1
 8004936:	f025 0503 	bic.w	r5, r5, #3
 800493a:	3508      	adds	r5, #8
 800493c:	2d0c      	cmp	r5, #12
 800493e:	bf38      	it	cc
 8004940:	250c      	movcc	r5, #12
 8004942:	4629      	mov	r1, r5
 8004944:	4638      	mov	r0, r7
 8004946:	f7ff ffa5 	bl	8004894 <sbrk_aligned>
 800494a:	3001      	adds	r0, #1
 800494c:	d02b      	beq.n	80049a6 <_malloc_r+0xd2>
 800494e:	6823      	ldr	r3, [r4, #0]
 8004950:	442b      	add	r3, r5
 8004952:	6023      	str	r3, [r4, #0]
 8004954:	e00e      	b.n	8004974 <_malloc_r+0xa0>
 8004956:	6822      	ldr	r2, [r4, #0]
 8004958:	1b52      	subs	r2, r2, r5
 800495a:	d41e      	bmi.n	800499a <_malloc_r+0xc6>
 800495c:	2a0b      	cmp	r2, #11
 800495e:	d916      	bls.n	800498e <_malloc_r+0xba>
 8004960:	1961      	adds	r1, r4, r5
 8004962:	42a3      	cmp	r3, r4
 8004964:	6025      	str	r5, [r4, #0]
 8004966:	bf18      	it	ne
 8004968:	6059      	strne	r1, [r3, #4]
 800496a:	6863      	ldr	r3, [r4, #4]
 800496c:	bf08      	it	eq
 800496e:	6031      	streq	r1, [r6, #0]
 8004970:	5162      	str	r2, [r4, r5]
 8004972:	604b      	str	r3, [r1, #4]
 8004974:	4638      	mov	r0, r7
 8004976:	f104 060b 	add.w	r6, r4, #11
 800497a:	f000 f865 	bl	8004a48 <__malloc_unlock>
 800497e:	f026 0607 	bic.w	r6, r6, #7
 8004982:	1d23      	adds	r3, r4, #4
 8004984:	1af2      	subs	r2, r6, r3
 8004986:	d0b6      	beq.n	80048f6 <_malloc_r+0x22>
 8004988:	1b9b      	subs	r3, r3, r6
 800498a:	50a3      	str	r3, [r4, r2]
 800498c:	e7b3      	b.n	80048f6 <_malloc_r+0x22>
 800498e:	6862      	ldr	r2, [r4, #4]
 8004990:	42a3      	cmp	r3, r4
 8004992:	bf0c      	ite	eq
 8004994:	6032      	streq	r2, [r6, #0]
 8004996:	605a      	strne	r2, [r3, #4]
 8004998:	e7ec      	b.n	8004974 <_malloc_r+0xa0>
 800499a:	4623      	mov	r3, r4
 800499c:	6864      	ldr	r4, [r4, #4]
 800499e:	e7b2      	b.n	8004906 <_malloc_r+0x32>
 80049a0:	4634      	mov	r4, r6
 80049a2:	6876      	ldr	r6, [r6, #4]
 80049a4:	e7b9      	b.n	800491a <_malloc_r+0x46>
 80049a6:	230c      	movs	r3, #12
 80049a8:	603b      	str	r3, [r7, #0]
 80049aa:	4638      	mov	r0, r7
 80049ac:	f000 f84c 	bl	8004a48 <__malloc_unlock>
 80049b0:	e7a1      	b.n	80048f6 <_malloc_r+0x22>
 80049b2:	6025      	str	r5, [r4, #0]
 80049b4:	e7de      	b.n	8004974 <_malloc_r+0xa0>
 80049b6:	bf00      	nop
 80049b8:	200001b8 	.word	0x200001b8

080049bc <_realloc_r>:
 80049bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049c0:	4680      	mov	r8, r0
 80049c2:	4614      	mov	r4, r2
 80049c4:	460e      	mov	r6, r1
 80049c6:	b921      	cbnz	r1, 80049d2 <_realloc_r+0x16>
 80049c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80049cc:	4611      	mov	r1, r2
 80049ce:	f7ff bf81 	b.w	80048d4 <_malloc_r>
 80049d2:	b92a      	cbnz	r2, 80049e0 <_realloc_r+0x24>
 80049d4:	f7ff ff12 	bl	80047fc <_free_r>
 80049d8:	4625      	mov	r5, r4
 80049da:	4628      	mov	r0, r5
 80049dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80049e0:	f000 f838 	bl	8004a54 <_malloc_usable_size_r>
 80049e4:	4284      	cmp	r4, r0
 80049e6:	4607      	mov	r7, r0
 80049e8:	d802      	bhi.n	80049f0 <_realloc_r+0x34>
 80049ea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80049ee:	d812      	bhi.n	8004a16 <_realloc_r+0x5a>
 80049f0:	4621      	mov	r1, r4
 80049f2:	4640      	mov	r0, r8
 80049f4:	f7ff ff6e 	bl	80048d4 <_malloc_r>
 80049f8:	4605      	mov	r5, r0
 80049fa:	2800      	cmp	r0, #0
 80049fc:	d0ed      	beq.n	80049da <_realloc_r+0x1e>
 80049fe:	42bc      	cmp	r4, r7
 8004a00:	4622      	mov	r2, r4
 8004a02:	4631      	mov	r1, r6
 8004a04:	bf28      	it	cs
 8004a06:	463a      	movcs	r2, r7
 8004a08:	f7ff fed0 	bl	80047ac <memcpy>
 8004a0c:	4631      	mov	r1, r6
 8004a0e:	4640      	mov	r0, r8
 8004a10:	f7ff fef4 	bl	80047fc <_free_r>
 8004a14:	e7e1      	b.n	80049da <_realloc_r+0x1e>
 8004a16:	4635      	mov	r5, r6
 8004a18:	e7df      	b.n	80049da <_realloc_r+0x1e>
	...

08004a1c <_sbrk_r>:
 8004a1c:	b538      	push	{r3, r4, r5, lr}
 8004a1e:	4d06      	ldr	r5, [pc, #24]	; (8004a38 <_sbrk_r+0x1c>)
 8004a20:	2300      	movs	r3, #0
 8004a22:	4604      	mov	r4, r0
 8004a24:	4608      	mov	r0, r1
 8004a26:	602b      	str	r3, [r5, #0]
 8004a28:	f7fb ffb6 	bl	8000998 <_sbrk>
 8004a2c:	1c43      	adds	r3, r0, #1
 8004a2e:	d102      	bne.n	8004a36 <_sbrk_r+0x1a>
 8004a30:	682b      	ldr	r3, [r5, #0]
 8004a32:	b103      	cbz	r3, 8004a36 <_sbrk_r+0x1a>
 8004a34:	6023      	str	r3, [r4, #0]
 8004a36:	bd38      	pop	{r3, r4, r5, pc}
 8004a38:	200001c0 	.word	0x200001c0

08004a3c <__malloc_lock>:
 8004a3c:	4801      	ldr	r0, [pc, #4]	; (8004a44 <__malloc_lock+0x8>)
 8004a3e:	f000 b811 	b.w	8004a64 <__retarget_lock_acquire_recursive>
 8004a42:	bf00      	nop
 8004a44:	200001c4 	.word	0x200001c4

08004a48 <__malloc_unlock>:
 8004a48:	4801      	ldr	r0, [pc, #4]	; (8004a50 <__malloc_unlock+0x8>)
 8004a4a:	f000 b80c 	b.w	8004a66 <__retarget_lock_release_recursive>
 8004a4e:	bf00      	nop
 8004a50:	200001c4 	.word	0x200001c4

08004a54 <_malloc_usable_size_r>:
 8004a54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a58:	1f18      	subs	r0, r3, #4
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	bfbc      	itt	lt
 8004a5e:	580b      	ldrlt	r3, [r1, r0]
 8004a60:	18c0      	addlt	r0, r0, r3
 8004a62:	4770      	bx	lr

08004a64 <__retarget_lock_acquire_recursive>:
 8004a64:	4770      	bx	lr

08004a66 <__retarget_lock_release_recursive>:
 8004a66:	4770      	bx	lr

08004a68 <_init>:
 8004a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a6a:	bf00      	nop
 8004a6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a6e:	bc08      	pop	{r3}
 8004a70:	469e      	mov	lr, r3
 8004a72:	4770      	bx	lr

08004a74 <_fini>:
 8004a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a76:	bf00      	nop
 8004a78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a7a:	bc08      	pop	{r3}
 8004a7c:	469e      	mov	lr, r3
 8004a7e:	4770      	bx	lr
