Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: cpu_checker.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu_checker.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu_checker"
Output Format                      : NGC
Target Device                      : xc6slx100-2-fgg676

---- Source Options
Top Module Name                    : cpu_checker
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\17201\Desktop\CO\PRE\Verilog\cpu_checker\cpu_checker.v" into library work
Parsing module <cpu_checker>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <cpu_checker>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_checker>.
    Related source file is "C:\Users\17201\Desktop\CO\PRE\Verilog\cpu_checker\cpu_checker.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <state>.
INFO:Xst:1799 - State 0100001 is never reached in FSM <state>.
INFO:Xst:1799 - State 0100010 is never reached in FSM <state>.
INFO:Xst:1799 - State 0100011 is never reached in FSM <state>.
INFO:Xst:1799 - State 0100100 is never reached in FSM <state>.
INFO:Xst:1799 - State 0100110 is never reached in FSM <state>.
INFO:Xst:1799 - State 0101000 is never reached in FSM <state>.
INFO:Xst:1799 - State 0101010 is never reached in FSM <state>.
INFO:Xst:1799 - State 0101001 is never reached in FSM <state>.
INFO:Xst:1799 - State 0101011 is never reached in FSM <state>.
INFO:Xst:1799 - State 0101100 is never reached in FSM <state>.
INFO:Xst:1799 - State 0101101 is never reached in FSM <state>.
INFO:Xst:1799 - State 0101110 is never reached in FSM <state>.
INFO:Xst:1799 - State 0101111 is never reached in FSM <state>.
INFO:Xst:1799 - State 0110000 is never reached in FSM <state>.
INFO:Xst:1799 - State 0110001 is never reached in FSM <state>.
INFO:Xst:1799 - State 0110010 is never reached in FSM <state>.
INFO:Xst:1799 - State 0110011 is never reached in FSM <state>.
INFO:Xst:1799 - State 0110101 is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 51                                             |
    | Transitions        | 96                                             |
    | Inputs             | 13                                             |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000000                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit comparator greater for signal <n0002> created at line 41
    Found 8-bit comparator greater for signal <n0004> created at line 41
    Found 8-bit comparator greater for signal <n0008> created at line 48
    Found 8-bit comparator lessequal for signal <n0016> created at line 82
    Found 8-bit comparator lessequal for signal <n0018> created at line 82
    Summary:
	inferred   5 Comparator(s).
	inferred   1 Finite State Machine(s).
Unit <cpu_checker> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Comparators                                          : 5
 8-bit comparator greater                              : 3
 8-bit comparator lessequal                            : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Comparators                                          : 5
 8-bit comparator greater                              : 3
 8-bit comparator lessequal                            : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:6]> with sequential encoding.
---------------------
 State   | Encoding
---------------------
 0000000 | 000000
 0000001 | 000001
 0000010 | 000010
 0000110 | 000011
 0000011 | 000100
 0000100 | 000101
 0000101 | 000110
 0000111 | 000111
 0001000 | 001000
 0001001 | 001001
 0001010 | 001010
 0001011 | 001011
 0001100 | 001100
 0001101 | 001101
 0001110 | 001110
 0001111 | 001111
 0011111 | 010000
 0010000 | 010001
 0010001 | 010010
 0010110 | 010011
 0010101 | 010100
 0010010 | 010101
 0010011 | 010110
 0010100 | 010111
 0010111 | 011000
 0011000 | 011001
 0011001 | 011010
 0011010 | 011011
 0011011 | 011100
 0011100 | 011101
 0011101 | 011110
 0011110 | 011111
 0110100 | 100000
 0100001 | unreached
 0100010 | unreached
 0100011 | unreached
 0100100 | unreached
 0100110 | unreached
 0101000 | unreached
 0101010 | unreached
 0101001 | unreached
 0101011 | unreached
 0101100 | unreached
 0101101 | unreached
 0101110 | unreached
 0101111 | unreached
 0110000 | unreached
 0110001 | unreached
 0110010 | unreached
 0110011 | unreached
 0110101 | unreached
---------------------

Optimizing unit <cpu_checker> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_checker, actual ratio is 0.
FlipFlop state_FSM_FFd4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 7
 Flip-Flops                                            : 7

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cpu_checker.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 55
#      GND                         : 1
#      LUT2                        : 3
#      LUT3                        : 4
#      LUT4                        : 7
#      LUT5                        : 10
#      LUT6                        : 30
# FlipFlops/Latches                : 7
#      FD                          : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 8
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx100fgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:               7  out of  126576     0%  
 Number of Slice LUTs:                   54  out of  63288     0%  
    Number used as Logic:                54  out of  63288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     55
   Number with an unused Flip Flop:      48  out of     55    87%  
   Number with an unused LUT:             1  out of     55     1%  
   Number of fully used LUT-FF pairs:     6  out of     55    10%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  11  out of    480     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 7     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.418ns (Maximum Frequency: 226.347MHz)
   Minimum input arrival time before clock: 9.681ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.418ns (frequency: 226.347MHz)
  Total number of paths / destination ports: 136 / 7
-------------------------------------------------------------------------
Delay:               4.418ns (Levels of Logic = 3)
  Source:            state_FSM_FFd6 (FF)
  Destination:       state_FSM_FFd6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: state_FSM_FFd6 to state_FSM_FFd6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.525   1.317  state_FSM_FFd6 (state_FSM_FFd6)
     LUT3:I1->O            1   0.250   0.790  state_FSM_FFd6-In22 (state_FSM_FFd6-In22)
     LUT5:I3->O            1   0.250   0.958  state_FSM_FFd6-In23_SW0 (N16)
     LUT6:I2->O            1   0.254   0.000  state_FSM_FFd6-In7 (state_FSM_FFd6-In)
     FD:D                      0.074          state_FSM_FFd6
    ----------------------------------------
    Total                      4.418ns (1.353ns logic, 3.065ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 567 / 7
-------------------------------------------------------------------------
Offset:              9.681ns (Levels of Logic = 7)
  Source:            char<4> (PAD)
  Destination:       state_FSM_FFd5 (FF)
  Destination Clock: clk rising

  Data Path: char<4> to state_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.328   1.267  char_4_IBUF (char_4_IBUF)
     LUT3:I0->O            5   0.235   1.271  state_FSM_FFd6-In51 (state_FSM_FFd6-In5)
     LUT6:I1->O            8   0.254   1.399  n00041 (n0004)
     LUT6:I0->O            8   0.254   1.220  GND_1_o_GND_1_o_OR_8_o (GND_1_o_GND_1_o_OR_8_o)
     LUT5:I1->O            2   0.254   0.726  state_FSM_FFd6-In411 (state_FSM_FFd6-In41)
     LUT6:I5->O            1   0.254   0.910  state_FSM_FFd5-In6 (state_FSM_FFd5-In6)
     LUT6:I3->O            1   0.235   0.000  state_FSM_FFd5-In7 (state_FSM_FFd5-In)
     FD:D                      0.074          state_FSM_FFd5
    ----------------------------------------
    Total                      9.681ns (2.888ns logic, 6.793ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            state_FSM_FFd1 (FF)
  Destination:       format_type<0> (PAD)
  Source Clock:      clk rising

  Data Path: state_FSM_FFd1 to format_type<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  state_FSM_FFd1 (state_FSM_FFd1)
     OBUF:I->O                 2.912          format_type_0_OBUF (format_type<0>)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.418|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.32 secs
 
--> 

Total memory usage is 249680 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :   18 (   0 filtered)

