#ifndef __CONFIG_OMAP4_H__
#define __CONFIG_OMAP4_H__

#define BOARD_VERSION 		0

/*
 * 4460 specific Section
 */

/* Stuff on L3 Interconnect */
#define SMX_APE_BASE			0x68000000

/* L3 Firewall */
#define A_REQINFOPERM0		(SMX_APE_BASE + 0x05048)
#define A_READPERM0		(SMX_APE_BASE + 0x05050)
#define A_WRITEPERM0		(SMX_APE_BASE + 0x05058)

/* GPMC */
#define OMAP44XX_GPMC_BASE		(0x50000000)

/* DMM */
#define OMAP44XX_DMM_BASE		0x4E000000

/* SMS */
#define OMAP44XX_SMS_BASE               0x6C000000

/* SDRC */
#define OMAP44XX_SDRC_BASE              0x6D000000


/*
 * L4 Peripherals - L4 Wakeup and L4 Core now
 */
#define OMAP44XX_CORE_L4_IO_BASE	0x4A000000

#define OMAP44XX_WAKEUP_L4_IO_BASE	0x4A300000

#define OMAP44XX_L4_PER			0x48000000

#define OMAP44XX_L4_IO_BASE		OMAP44XX_CORE_L4_IO_BASE

/* CONTROL */
#define OMAP44XX_CTRL_GEN_BASE		(OMAP44XX_L4_IO_BASE+0x2000)
#define OMAP44XX_CTRL_PADCONF_CORE_BASE	0x4a100000
#define OMAP44XX_CTRL_PADCONF_WKUP_BASE (OMAP44XX_CORE_L4_IO_BASE + 0x31E000)

/* PL310 */
#define OMAP44XX_PL310_BASE		0x48242000

/* TAP information  dont know for 3430*/
#define OMAP44XX_TAP_BASE	(0x49000000) /*giving some junk for virtio */

/* STD_FUSE_PROD_ID_1 */
#define STD_FUSE_PROD_ID_1              (OMAP44XX_CTRL_GEN_BASE + 0x218)
#define PROD_ID_1_SILICON_TYPE_SHIFT    16
#define PROD_ID_1_SILICON_TYPE_MASK     (3 << 16)

#define PROD_ID_1_SILICON_TYPE_LOW_PERF         0
#define PROD_ID_1_SILICON_TYPE_STD_PERF         1
#define PROD_ID_1_SILICON_TYPE_HIGH_PERF        2

/* UART */
#define OMAP44XX_UART1			(OMAP44XX_L4_PER+0x6a000)
#define OMAP44XX_UART2			(OMAP44XX_L4_PER+0x6c000)
#define OMAP44XX_UART3			(OMAP44XX_L4_PER+0x20000)

/* General Purpose Timers */
#define OMAP44XX_GPT1			0x48318000
#define OMAP44XX_GPT2			0x48032000
#define OMAP44XX_GPT3			0x48034000
#define OMAP44XX_GPT4			0x48036000
#define OMAP44XX_GPT5			0x40138000
#define OMAP44XX_GPT6			0x4013A000
#define OMAP44XX_GPT7			0x4013C000
#define OMAP44XX_GPT8			0x4013E000
#define OMAP44XX_GPT9			0x48040000
#define OMAP44XX_GPT10			0x48086000
#define OMAP44XX_GPT11			0x48088000
#define OMAP44XX_GPT12			0x48304000

/* WatchDog Timers (1 secure, 3 GP) */
#define WD1_BASE			(0x4A322000)
#define WD2_BASE			(0x4A314000)
#define WD3_BASE			(0x40130000)

/* 32KTIMER */
#define SYNC_32KTIMER_BASE		(0x48320000)
#define S32K_CR				(SYNC_32KTIMER_BASE+0x10)

/* OMAP4460 on-die TEMPERATURE SENSOR */
#define CORE_BANDGAP_COUNTER	(OMAP44XX_CORE_L4_IO_BASE + 0x237C)
#define CORE_BANDGAP_CTRL	(OMAP44XX_CORE_L4_IO_BASE + 0x2378)
#define CORE_TEMP_SENSOR	(OMAP44XX_CORE_L4_IO_BASE + 0x232C)
#define CORE_TSHUT_THRESHOLD	(OMAP44XX_CORE_L4_IO_BASE + 0x2384)
#define STD_FUSE_OPP_BGAP	(OMAP44XX_CORE_L4_IO_BASE + 0x2260)
#define STD_FUSE_OPP_DPLL_1	(OMAP44XX_CORE_L4_IO_BASE + 0x2268)

/* BANDGAP_COUNTER */
#define BGAP_COUNTER_START_BIT		0
#define BGAP_COUNTER_NUM_BITS		24
#define BGAP_COUNTER_VALUE		1

/* BANDGAP_CTRL */
#define BGAP_SINGLE_MODE_START_BIT	31
#define BGAP_SINGLE_MODE_NUM_BITS	1
#define BGAP_CONTINUOUS_MODE		1

/* TEMP_SENSOR */
#define BGAP_TEMP_SENSOR_EOCZ_MASK	(1 << 10)
#define BGAP_TEMP_SENSOR_DTEMP_MASK	(0x3ff << 0)

/* TSHUT high ADC code corrosponding to 100 degree celcius */
#define TSHUT_HIGH_ADC_CODE		866
/* TSHUT cold ADC code corrosponding to 80 degree celcius */
#define TSHUT_COLD_ADC_CODE		817


#define SRAM_OFFSET0		0x40000000
#define	SRAM_OFFSET1		0x00300000
#define	SRAM_OFFSET2		0x0000d000
#define SRAM_OFFSET3		0x00000080

#define SRAM_VECT_CODE		(SRAM_OFFSET0 | SRAM_OFFSET1 | SRAM_OFFSET2 | SRAM_OFFSET3)
#define LOW_LEVEL_SRAM_STACK	0x4030dff0


#endif
