# Hi, I'm Andreas Tzitzikas 

I'm a Computer Engineering BS/MS student at the University of Maryland with a passion for computer architecture, digital design, and embedded systems. My focus is on the hardware-software interface, from transistor-level optimizations to full CPU implementation.

### Core Competencies

* **HDLs & Verification:**
    * SystemVerilog, Verilog, UVM (Universal Verification Methodology), VHDL
* **Programming & Scripting:**
    * C++, Python, C, Assembly (ARM, RISC-V), Rust, Perl, Bash
* **Computer Architecture Concepts:**
    * CPU Microarchitecture (Pipelining, Superscalar, Out-of-Order Execution)
    * Memory Hierarchy (Caches, Virtual Memory, Coherence Protocols)
    * Instruction Set Architectures (ISAs) like RISC-V, ARM, x86
    * SoC Design, GPU Architecture, Network-on-Chip (NoC)
* **EDA Tools & Methodologies:**
    * **Simulation:** ModelSim/QuestaSim, Synopsys VCS, Cadence Xcelium
    * **Synthesis & Implementation:** Synopsys Design Compiler, Xilinx Vivado, Intel Quartus
    * **Physical Design & Verification:** Cadence Spectre, Static Timing Analysis (STA), Formal Verification
    * **Methodologies:** PPA (Power, Performance, Area) Optimization, RTL Design, Testbench Development
* **Low-Level & Embedded Systems:**
    * Bare-Metal Firmware Development, Real-Time Control, RTOS
    * Peripheral Interfacing (SPI, I2C, UART, GPIO, ADC/DAC)
    * PCB Design & System Integrationgn

### Highlighted Projects

* **5-Stage Pipelined RISC-V CPU:** Designed and implemented a 5-stage pipelined CPU in SystemVerilog, achieving 100% functional correctness against 50+ assembly tests on a Xilinx FPGA.
* **Low-Power CMOS Multiplier:** Optimized a 6-bit Dadda multiplier at the transistor-level, achieving a **30% reduction in power** and a **27% reduction in delay**.

### Let's Connect!

* **LinkedIn:** [linkedin.com/in/andreas-tzitzikas](https://linkedin.com/in/andreas-tzitzikas)
* **Email:** andreas.tz.work@gmail.com
