<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_mem
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v</a>
defines: 
time_elapsed: 1.477s
ram usage: 41928 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmphpy9xg3w/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_mem <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-18" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:18</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-32" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:32</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-56" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:56</a>:8: Unused macro argument &#34;x&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:9</a>: No timescale set for &#34;bsg_cache_non_blocking_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:9</a>: No timescale set for &#34;bsg_cache_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-13" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:13</a>: No timescale set for &#34;bsg_nonsynth_mem_1rw_sync_assoc&#34;.

[INF:CP0300] Compilation...

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:9</a>: Compile package &#34;bsg_cache_non_blocking_pkg&#34;.

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:9</a>: Compile package &#34;bsg_cache_pkg&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-13" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:13</a>: Compile module &#34;work@bsg_nonsynth_mem_1rw_sync_assoc&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-13" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:13</a>: Top level module &#34;work@bsg_nonsynth_mem_1rw_sync_assoc&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 5
+ cat /tmpfs/tmp/tmphpy9xg3w/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_bsg_nonsynth_mem_1rw_sync_assoc
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmphpy9xg3w/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmphpy9xg3w/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_bsg_nonsynth_mem_1rw_sync_assoc&#39;.
Warning: wire &#39;\mem&#39; is assigned in a block at <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-43" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:43</a>.0-43.0.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_bsg_nonsynth_mem_1rw_sync_assoc

2.2. Analyzing design hierarchy..
Top module:  \work_bsg_nonsynth_mem_1rw_sync_assoc
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:49</a>$11 in module work_bsg_nonsynth_mem_1rw_sync_assoc.
Marked 2 switch rules as full_case in process $proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:41</a>$3 in module work_bsg_nonsynth_mem_1rw_sync_assoc.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 6 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_bsg_nonsynth_mem_1rw_sync_assoc.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:49</a>$11&#39;.
     1/4: $2$mem2reg_rd$\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:52</a>$2_DATA[0:0]$20
     2/4: $1\data_o[1:0]
     3/4: $1$mem2reg_rd$\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:52</a>$2_DATA[0:0]$19
     4/4: $1$mem2reg_rd$\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:52</a>$2_ADDR[0:0]$18
Creating decoders for process `\work_bsg_nonsynth_mem_1rw_sync_assoc.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:41</a>$3&#39;.
     1/4: $2\mem[0][0:0]
     2/4: $1\mem[0][0:0]
     3/4: $1$mem2reg_wr$\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-43" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:43</a>$1_ADDR[0:0]$9
     4/4: $1$mem2reg_wr$\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-43" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:43</a>$1_DATA[0:0]$10

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\work_bsg_nonsynth_mem_1rw_sync_assoc.\data_o&#39; using process `\work_bsg_nonsynth_mem_1rw_sync_assoc.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:49</a>$11&#39;.
  created $dff cell `$procdff$51&#39; with positive edge clock.
Creating register for signal `\work_bsg_nonsynth_mem_1rw_sync_assoc.$mem2reg_rd$\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:52</a>$2_ADDR&#39; using process `\work_bsg_nonsynth_mem_1rw_sync_assoc.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:49</a>$11&#39;.
  created $dff cell `$procdff$52&#39; with positive edge clock.
Creating register for signal `\work_bsg_nonsynth_mem_1rw_sync_assoc.$mem2reg_rd$\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:52</a>$2_DATA&#39; using process `\work_bsg_nonsynth_mem_1rw_sync_assoc.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:49</a>$11&#39;.
  created $dff cell `$procdff$53&#39; with positive edge clock.
Creating register for signal `\work_bsg_nonsynth_mem_1rw_sync_assoc.\mem[0]&#39; using process `\work_bsg_nonsynth_mem_1rw_sync_assoc.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:41</a>$3&#39;.
  created $dff cell `$procdff$54&#39; with positive edge clock.
Creating register for signal `\work_bsg_nonsynth_mem_1rw_sync_assoc.$mem2reg_wr$\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-43" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:43</a>$1_ADDR&#39; using process `\work_bsg_nonsynth_mem_1rw_sync_assoc.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:41</a>$3&#39;.
  created $dff cell `$procdff$55&#39; with positive edge clock.
Creating register for signal `\work_bsg_nonsynth_mem_1rw_sync_assoc.$mem2reg_wr$\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-43" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:43</a>$1_DATA&#39; using process `\work_bsg_nonsynth_mem_1rw_sync_assoc.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:41</a>$3&#39;.
  created $dff cell `$procdff$56&#39; with positive edge clock.

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\work_bsg_nonsynth_mem_1rw_sync_assoc.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:49</a>$11&#39;.
Removing empty process `work_bsg_nonsynth_mem_1rw_sync_assoc.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:49</a>$11&#39;.
Found and cleaned up 2 empty switches in `\work_bsg_nonsynth_mem_1rw_sync_assoc.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:41</a>$3&#39;.
Removing empty process `work_bsg_nonsynth_mem_1rw_sync_assoc.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:41</a>$3&#39;.
Cleaned up 4 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_bsg_nonsynth_mem_1rw_sync_assoc..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_bsg_nonsynth_mem_1rw_sync_assoc ===

   Number of wires:                 54
   Number of wire bits:             60
   Number of public wires:           9
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     $and                            4
     $dff                            6
     $eq                             2
     $mux                           10
     $not                            3

8. Executing CHECK pass (checking for obvious problems).
checking module work_bsg_nonsynth_mem_1rw_sync_assoc..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_bsg_nonsynth_mem_1rw_sync_assoc&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-13" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:13</a>.0-13.0&#34;
      },
      &#34;parameter_default_values&#34;: {
        &#34;addr_width_p&#34;: &#34;&#34;inv&#34;&#34;,
        &#34;bsg_cache_pkg::amo_support_level_arithmetic_lp&#34;: &#34;00000000000000000000000111111111&#34;,
        &#34;bsg_cache_pkg::amo_support_level_logical_lp&#34;: &#34;00000000000000000000000000011101&#34;,
        &#34;bsg_cache_pkg::amo_support_level_none_lp&#34;: &#34;00000000000000000000000000000000&#34;,
        &#34;bsg_cache_pkg::amo_support_level_swap_lp&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;width_p&#34;: &#34;&#34;inv&#34;&#34;
      },
      &#34;ports&#34;: {
        &#34;clk_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;reset_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;data_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;bits&#34;: [ 4, 5 ]
        },
        &#34;addr_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;bits&#34;: [ 6, 7 ]
        },
        &#34;v_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 8 ]
        },
        &#34;w_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 9 ]
        },
        &#34;data_o&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;bits&#34;: [ 10, 11 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$and$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:42</a>$7&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:42</a>.0-42.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 12 ],
            &#34;B&#34;: [ 8 ],
            &#34;Y&#34;: [ 13 ]
          }
        },
        &#34;$and$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:42</a>$8&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:42</a>.0-42.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 13 ],
            &#34;B&#34;: [ 9 ],
            &#34;Y&#34;: [ 14 ]
          }
        },
        &#34;$and$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:51</a>$15&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:51</a>.0-51.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 15 ],
            &#34;B&#34;: [ 8 ],
            &#34;Y&#34;: [ 16 ]
          }
        },
        &#34;$and$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:51</a>$17&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:51</a>.0-51.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 16 ],
            &#34;B&#34;: [ 17 ],
            &#34;Y&#34;: [ 18 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:42</a>$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:42</a>.0-42.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 3 ],
            &#34;Y&#34;: [ 12 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:51</a>$14&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:51</a>.0-51.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 3 ],
            &#34;Y&#34;: [ 15 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:51</a>$16&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:51</a>.0-51.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 9 ],
            &#34;Y&#34;: [ 17 ]
          }
        },
        &#34;$procdff$51&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000010&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:49</a>.0-49.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 19, 20 ],
            &#34;Q&#34;: [ 10, 11 ]
          }
        },
        &#34;$procdff$52&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:49</a>.0-49.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ &#34;x&#34; ],
            &#34;Q&#34;: [ 21 ]
          }
        },
        &#34;$procdff$53&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:49</a>.0-49.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ &#34;x&#34; ],
            &#34;Q&#34;: [ 22 ]
          }
        },
        &#34;$procdff$54&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:41</a>.0-41.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 23 ],
            &#34;Q&#34;: [ 24 ]
          }
        },
        &#34;$procdff$55&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:41</a>.0-41.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ &#34;x&#34; ],
            &#34;Q&#34;: [ 25 ]
          }
        },
        &#34;$procdff$56&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:41</a>.0-41.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ &#34;x&#34; ],
            &#34;Q&#34;: [ 26 ]
          }
        },
        &#34;$procmux$23&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34; ],
            &#34;B&#34;: [ 24 ],
            &#34;S&#34;: [ 27 ],
            &#34;Y&#34;: [ 28 ]
          }
        },
        &#34;$procmux$24_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6 ],
            &#34;B&#34;: [ &#34;0&#34; ],
            &#34;Y&#34;: [ 27 ]
          }
        },
        &#34;$procmux$25&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34; ],
            &#34;B&#34;: [ 28 ],
            &#34;S&#34;: [ 18 ],
            &#34;Y&#34;: [ 29 ]
          }
        },
        &#34;$procmux$28&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000010&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 10, 11 ],
            &#34;B&#34;: [ 29, &#34;0&#34; ],
            &#34;S&#34;: [ 18 ],
            &#34;Y&#34;: [ 19, 20 ]
          }
        },
        &#34;$procmux$31&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 22 ],
            &#34;B&#34;: [ 29 ],
            &#34;S&#34;: [ 18 ],
            &#34;Y&#34;: [ 30 ]
          }
        },
        &#34;$procmux$34&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 21 ],
            &#34;B&#34;: [ 6 ],
            &#34;S&#34;: [ 18 ],
            &#34;Y&#34;: [ 31 ]
          }
        },
        &#34;$procmux$38&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 24 ],
            &#34;B&#34;: [ 4 ],
            &#34;S&#34;: [ 32 ],
            &#34;Y&#34;: [ 33 ]
          }
        },
        &#34;$procmux$39_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6 ],
            &#34;B&#34;: [ &#34;0&#34; ],
            &#34;Y&#34;: [ 32 ]
          }
        },
        &#34;$procmux$40&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34; ],
            &#34;B&#34;: [ 33 ],
            &#34;S&#34;: [ 14 ],
            &#34;Y&#34;: [ 34 ]
          }
        },
        &#34;$procmux$43&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 24 ],
            &#34;B&#34;: [ 34 ],
            &#34;S&#34;: [ 14 ],
            &#34;Y&#34;: [ 23 ]
          }
        },
        &#34;$procmux$46&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 25 ],
            &#34;B&#34;: [ 6 ],
            &#34;S&#34;: [ 14 ],
            &#34;Y&#34;: [ 35 ]
          }
        },
        &#34;$procmux$49&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 26 ],
            &#34;B&#34;: [ 4 ],
            &#34;S&#34;: [ 14 ],
            &#34;Y&#34;: [ 36 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0$mem2reg_rd$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:52</a>$2_ADDR[0:0]$12&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 31 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:49</a>.0-49.0&#34;
          }
        },
        &#34;$0$mem2reg_rd$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:52</a>$2_DATA[0:0]$13&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 30 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:49</a>.0-49.0&#34;
          }
        },
        &#34;$0$mem2reg_wr$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-43" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:43</a>$1_ADDR[0:0]$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 35 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:41</a>.0-41.0&#34;
          }
        },
        &#34;$0$mem2reg_wr$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-43" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:43</a>$1_DATA[0:0]$5&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 36 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:41</a>.0-41.0&#34;
          }
        },
        &#34;$0\\data_o[1:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 19, 20 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:49</a>.0-49.0&#34;
          }
        },
        &#34;$0\\mem[0][0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 23 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:41</a>.0-41.0&#34;
          }
        },
        &#34;$1$mem2reg_rd$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:52</a>$2_ADDR[0:0]$18&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 31 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:49</a>.0-49.0&#34;
          }
        },
        &#34;$1$mem2reg_rd$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:52</a>$2_DATA[0:0]$19&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 30 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:49</a>.0-49.0&#34;
          }
        },
        &#34;$1$mem2reg_wr$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-43" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:43</a>$1_ADDR[0:0]$9&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 35 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:41</a>.0-41.0&#34;
          }
        },
        &#34;$1$mem2reg_wr$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-43" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:43</a>$1_DATA[0:0]$10&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 36 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:41</a>.0-41.0&#34;
          }
        },
        &#34;$1\\data_o[1:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 19, 20 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:49</a>.0-49.0&#34;
          }
        },
        &#34;$1\\mem[0][0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 23 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:41</a>.0-41.0&#34;
          }
        },
        &#34;$2$mem2reg_rd$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:52</a>$2_DATA[0:0]$20&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 29 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:49</a>.0-49.0&#34;
          }
        },
        &#34;$2\\mem[0][0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 34 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:41</a>.0-41.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:42</a>$7_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:42</a>.0-42.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:42</a>$8_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:42</a>.0-42.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:51</a>$15_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 16 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:51</a>.0-51.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:51</a>$17_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 18 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:51</a>.0-51.0&#34;
          }
        },
        &#34;$mem2reg_rd$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:52</a>$2_ADDR&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 21 ],
          &#34;attributes&#34;: {
            &#34;nosync&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$mem2reg_rd$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:52</a>$2_DATA&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 22 ],
          &#34;attributes&#34;: {
            &#34;nosync&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$mem2reg_wr$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-43" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:43</a>$1_ADDR&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 25 ],
          &#34;attributes&#34;: {
            &#34;nosync&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$mem2reg_wr$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-43" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:43</a>$1_DATA&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 26 ],
          &#34;attributes&#34;: {
            &#34;nosync&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:42</a>$6_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:42</a>.0-42.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:51</a>$14_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:51</a>.0-51.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:51</a>$16_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 17 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:51</a>.0-51.0&#34;
          }
        },
        &#34;$procmux$23_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 28 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$24_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 27 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$25_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 29 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$26_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 18 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$28_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 19, 20 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$29_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 18 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$31_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 30 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$32_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 18 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$34_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 31 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$35_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 18 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$38_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 33 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$39_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 32 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$40_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 34 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$41_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$43_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 23 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$44_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$46_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 35 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$47_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$49_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 36 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$50_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;addr_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6, 7 ],
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-22" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:22</a>.0-22.0&#34;
          }
        },
        &#34;clk_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-18" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:18</a>.0-18.0&#34;
          }
        },
        &#34;data_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4, 5 ],
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-21" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:21</a>.0-21.0&#34;
          }
        },
        &#34;data_o&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 10, 11 ],
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-25" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:25</a>.0-25.0&#34;
          }
        },
        &#34;mem[0]&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 24 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-36" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:36</a>.0-36.0&#34;
          }
        },
        &#34;reset_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-19" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:19</a>.0-19.0&#34;
          }
        },
        &#34;unused&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-28" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:28</a>.0-28.0&#34;
          }
        },
        &#34;v_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-23" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:23</a>.0-23.0&#34;
          }
        },
        &#34;w_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-24" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:24</a>.0-24.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_bsg_nonsynth_mem_1rw_sync_assoc&#39;.

(* top =  1  *)
(* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-13" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:13</a>.0-13.0&#34; *)
module work_bsg_nonsynth_mem_1rw_sync_assoc(clk_i, reset_i, data_i, addr_i, v_i, w_i, data_o);
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:49</a>.0-49.0&#34; *)
  wire _00_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:49</a>.0-49.0&#34; *)
  wire _01_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:41</a>.0-41.0&#34; *)
  wire _02_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:41</a>.0-41.0&#34; *)
  wire _03_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:49</a>.0-49.0&#34; *)
  wire [1:0] _04_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:41</a>.0-41.0&#34; *)
  wire _05_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:49</a>.0-49.0&#34; *)
  wire _06_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:49</a>.0-49.0&#34; *)
  wire _07_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:41</a>.0-41.0&#34; *)
  wire _08_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:41</a>.0-41.0&#34; *)
  wire _09_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:49</a>.0-49.0&#34; *)
  wire [1:0] _10_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:41</a>.0-41.0&#34; *)
  wire _11_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:49</a>.0-49.0&#34; *)
  wire _12_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:41</a>.0-41.0&#34; *)
  wire _13_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:42</a>.0-42.0&#34; *)
  wire _14_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:42</a>.0-42.0&#34; *)
  wire _15_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:51</a>.0-51.0&#34; *)
  wire _16_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:51</a>.0-51.0&#34; *)
  wire _17_;
  (* nosync = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:0</a>.0-0.0&#34; *)
  reg _18_;
  (* nosync = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:0</a>.0-0.0&#34; *)
  reg _19_;
  (* nosync = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:0</a>.0-0.0&#34; *)
  reg _20_;
  (* nosync = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:0</a>.0-0.0&#34; *)
  reg _21_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:42</a>.0-42.0&#34; *)
  wire _22_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:51</a>.0-51.0&#34; *)
  wire _23_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:51</a>.0-51.0&#34; *)
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire [1:0] _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  wire _38_;
  wire _39_;
  wire _40_;
  wire _41_;
  wire _42_;
  wire _43_;
  wire _44_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-22" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:22</a>.0-22.0&#34; *)
  input [-1:0] addr_i;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-18" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:18</a>.0-18.0&#34; *)
  input clk_i;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-21" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:21</a>.0-21.0&#34; *)
  input [-1:0] data_i;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-25" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:25</a>.0-25.0&#34; *)
  output [-1:0] data_o;
  reg [-1:0] data_o;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-36" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:36</a>.0-36.0&#34; *)
  reg \mem[0] ;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-19" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:19</a>.0-19.0&#34; *)
  input reset_i;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-28" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:28</a>.0-28.0&#34; *)
  wire unused;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-23" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:23</a>.0-23.0&#34; *)
  input v_i;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-24" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:24</a>.0-24.0&#34; *)
  input w_i;
  assign _14_ = _22_ &amp; (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:42</a>.0-42.0&#34; *) v_i;
  assign _15_ = _14_ &amp; (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:42</a>.0-42.0&#34; *) w_i;
  assign _16_ = _23_ &amp; (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:51</a>.0-51.0&#34; *) v_i;
  assign _17_ = _16_ &amp; (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:51</a>.0-51.0&#34; *) _24_;
  assign _22_ = ~ (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:42</a>.0-42.0&#34; *) reset_i;
  assign _23_ = ~ (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:51</a>.0-51.0&#34; *) reset_i;
  assign _24_ = ~ (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:51</a>.0-51.0&#34; *) w_i;
  always @(posedge clk_i)
      data_o &lt;= _29_;
  always @(posedge clk_i)
      _18_ &lt;= 1&#39;hx;
  always @(posedge clk_i)
      _19_ &lt;= 1&#39;hx;
  always @(posedge clk_i)
      \mem[0]  &lt;= _39_;
  always @(posedge clk_i)
      _20_ &lt;= 1&#39;hx;
  always @(posedge clk_i)
      _21_ &lt;= 1&#39;hx;
  assign _25_ = _26_ ? (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:0</a>.0-0.0&#34; *) \mem[0]  : 1&#39;hx;
  assign _26_ = addr_i[0] == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:0</a>.0-0.0&#34; *) 1&#39;h0;
  assign _27_ = _28_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _25_ : 1&#39;hx;
  assign _29_ = _30_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) { 1&#39;h0, _12_ } : data_o;
  assign _31_ = _32_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _12_ : _19_;
  assign _33_ = _34_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) addr_i[0] : _18_;
  assign _35_ = _36_ ? (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:0</a>.0-0.0&#34; *) data_i[0] : \mem[0] ;
  assign _36_ = addr_i[0] == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.v:0</a>.0-0.0&#34; *) 1&#39;h0;
  assign _37_ = _38_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _35_ : 1&#39;hx;
  assign _39_ = _40_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _13_ : \mem[0] ;
  assign _41_ = _42_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) addr_i[0] : _20_;
  assign _43_ = _44_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) data_i[0] : _21_;
  assign unused = reset_i;
  assign _01_ = _07_;
  assign _00_ = _06_;
  assign _04_ = _10_;
  assign _03_ = _09_;
  assign _02_ = _08_;
  assign _05_ = _11_;
  assign _28_ = _17_;
  assign _12_ = _27_;
  assign _30_ = _17_;
  assign _10_ = _29_;
  assign _32_ = _17_;
  assign _07_ = _31_;
  assign _34_ = _17_;
  assign _06_ = _33_;
  assign _38_ = _15_;
  assign _13_ = _37_;
  assign _40_ = _15_;
  assign _11_ = _39_;
  assign _42_ = _15_;
  assign _08_ = _41_;
  assign _44_ = _15_;
  assign _09_ = _43_;
endmodule

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 0cf02690ae, CPU: user 0.03s system 0.00s, MEM: 17.16 MB peak
Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 65% 2x read_uhdm (0 sec), 17% 2x write_verilog (0 sec), ...

</pre>
</body>