#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x174b3f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1742f30 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x1780640 .functor NOT 1, L_0x1781c60, C4<0>, C4<0>, C4<0>;
L_0x17819c0 .functor XOR 1, L_0x1781860, L_0x1781920, C4<0>, C4<0>;
L_0x1781b50 .functor XOR 1, L_0x17819c0, L_0x1781a80, C4<0>, C4<0>;
v0x177f970_0 .net *"_ivl_10", 0 0, L_0x1781a80;  1 drivers
v0x177fa70_0 .net *"_ivl_12", 0 0, L_0x1781b50;  1 drivers
v0x177fb50_0 .net *"_ivl_2", 0 0, L_0x17817a0;  1 drivers
v0x177fc40_0 .net *"_ivl_4", 0 0, L_0x1781860;  1 drivers
v0x177fd20_0 .net *"_ivl_6", 0 0, L_0x1781920;  1 drivers
v0x177fe50_0 .net *"_ivl_8", 0 0, L_0x17819c0;  1 drivers
v0x177ff30_0 .var "clk", 0 0;
v0x177ffd0_0 .var/2u "stats1", 159 0;
v0x1780090_0 .var/2u "strobe", 0 0;
v0x17801e0_0 .net "tb_match", 0 0, L_0x1781c60;  1 drivers
v0x17802a0_0 .net "tb_mismatch", 0 0, L_0x1780640;  1 drivers
v0x1780360_0 .net "x", 0 0, v0x177cfa0_0;  1 drivers
v0x1780400_0 .net "y", 0 0, v0x177d060_0;  1 drivers
v0x17804a0_0 .net "z_dut", 0 0, L_0x1781640;  1 drivers
v0x1780570_0 .net "z_ref", 0 0, L_0x17807b0;  1 drivers
L_0x17817a0 .concat [ 1 0 0 0], L_0x17807b0;
L_0x1781860 .concat [ 1 0 0 0], L_0x17807b0;
L_0x1781920 .concat [ 1 0 0 0], L_0x1781640;
L_0x1781a80 .concat [ 1 0 0 0], L_0x17807b0;
L_0x1781c60 .cmp/eeq 1, L_0x17817a0, L_0x1781b50;
S_0x1749a30 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x1742f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1780710 .functor NOT 1, v0x177d060_0, C4<0>, C4<0>, C4<0>;
L_0x17807b0 .functor OR 1, v0x177cfa0_0, L_0x1780710, C4<0>, C4<0>;
v0x174c8d0_0 .net *"_ivl_0", 0 0, L_0x1780710;  1 drivers
v0x174c970_0 .net "x", 0 0, v0x177cfa0_0;  alias, 1 drivers
v0x177caa0_0 .net "y", 0 0, v0x177d060_0;  alias, 1 drivers
v0x177cb40_0 .net "z", 0 0, L_0x17807b0;  alias, 1 drivers
S_0x177cc80 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x1742f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x177cec0_0 .net "clk", 0 0, v0x177ff30_0;  1 drivers
v0x177cfa0_0 .var "x", 0 0;
v0x177d060_0 .var "y", 0 0;
E_0x17281d0 .event negedge, v0x177cec0_0;
E_0x172a650/0 .event negedge, v0x177cec0_0;
E_0x172a650/1 .event posedge, v0x177cec0_0;
E_0x172a650 .event/or E_0x172a650/0, E_0x172a650/1;
S_0x177d100 .scope module, "top_module1" "top_module" 3 76, 4 19 0, S_0x1742f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1781540 .functor OR 1, L_0x1780a10, L_0x1780fd0, C4<0>, C4<0>;
L_0x17815b0 .functor AND 1, L_0x1780bd0, L_0x17813e0, C4<1>, C4<1>;
L_0x1781640 .functor XOR 1, L_0x1781540, L_0x17815b0, C4<0>, C4<0>;
v0x177f070_0 .net "and_out", 0 0, L_0x17815b0;  1 drivers
v0x177f130_0 .net "or_out", 0 0, L_0x1781540;  1 drivers
v0x177f1f0_0 .net "x", 0 0, v0x177cfa0_0;  alias, 1 drivers
v0x177f290_0 .net "y", 0 0, v0x177d060_0;  alias, 1 drivers
v0x177f330_0 .net "z", 0 0, L_0x1781640;  alias, 1 drivers
v0x177f420_0 .net "z1", 0 0, L_0x1780a10;  1 drivers
v0x177f4c0_0 .net "z2", 0 0, L_0x1780bd0;  1 drivers
v0x177f590_0 .net "z3", 0 0, L_0x1780fd0;  1 drivers
v0x177f660_0 .net "z4", 0 0, L_0x17813e0;  1 drivers
S_0x177d2e0 .scope module, "A1" "A" 4 25, 4 1 0, S_0x177d100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1780980 .functor XOR 1, v0x177cfa0_0, v0x177d060_0, C4<0>, C4<0>;
L_0x1780a10 .functor AND 1, L_0x1780980, v0x177cfa0_0, C4<1>, C4<1>;
v0x177d550_0 .net *"_ivl_0", 0 0, L_0x1780980;  1 drivers
v0x177d650_0 .net "x", 0 0, v0x177cfa0_0;  alias, 1 drivers
v0x177d760_0 .net "y", 0 0, v0x177d060_0;  alias, 1 drivers
v0x177d850_0 .net "z", 0 0, L_0x1780a10;  alias, 1 drivers
S_0x177d950 .scope module, "A2" "A" 4 26, 4 1 0, S_0x177d100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1780b40 .functor XOR 1, v0x177cfa0_0, v0x177d060_0, C4<0>, C4<0>;
L_0x1780bd0 .functor AND 1, L_0x1780b40, v0x177cfa0_0, C4<1>, C4<1>;
v0x177dba0_0 .net *"_ivl_0", 0 0, L_0x1780b40;  1 drivers
v0x177dca0_0 .net "x", 0 0, v0x177cfa0_0;  alias, 1 drivers
v0x177dd60_0 .net "y", 0 0, v0x177d060_0;  alias, 1 drivers
v0x177de00_0 .net "z", 0 0, L_0x1780bd0;  alias, 1 drivers
S_0x177df00 .scope module, "B1" "B" 4 27, 4 10 0, S_0x177d100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1780d00 .functor NOT 1, v0x177d060_0, C4<0>, C4<0>, C4<0>;
L_0x1780d90 .functor AND 1, v0x177cfa0_0, L_0x1780d00, C4<1>, C4<1>;
L_0x1780e70 .functor NOT 1, v0x177cfa0_0, C4<0>, C4<0>, C4<0>;
L_0x1780ee0 .functor AND 1, L_0x1780e70, v0x177d060_0, C4<1>, C4<1>;
L_0x1780fd0 .functor OR 1, L_0x1780d90, L_0x1780ee0, C4<0>, C4<0>;
v0x177e180_0 .net *"_ivl_0", 0 0, L_0x1780d00;  1 drivers
v0x177e260_0 .net *"_ivl_2", 0 0, L_0x1780d90;  1 drivers
v0x177e340_0 .net *"_ivl_4", 0 0, L_0x1780e70;  1 drivers
v0x177e430_0 .net *"_ivl_6", 0 0, L_0x1780ee0;  1 drivers
v0x177e510_0 .net "x", 0 0, v0x177cfa0_0;  alias, 1 drivers
v0x177e600_0 .net "y", 0 0, v0x177d060_0;  alias, 1 drivers
v0x177e730_0 .net "z", 0 0, L_0x1780fd0;  alias, 1 drivers
S_0x177e870 .scope module, "B2" "B" 4 28, 4 10 0, S_0x177d100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1781130 .functor NOT 1, v0x177d060_0, C4<0>, C4<0>, C4<0>;
L_0x17811a0 .functor AND 1, v0x177cfa0_0, L_0x1781130, C4<1>, C4<1>;
L_0x1781280 .functor NOT 1, v0x177cfa0_0, C4<0>, C4<0>, C4<0>;
L_0x17812f0 .functor AND 1, L_0x1781280, v0x177d060_0, C4<1>, C4<1>;
L_0x17813e0 .functor OR 1, L_0x17811a0, L_0x17812f0, C4<0>, C4<0>;
v0x177ea70_0 .net *"_ivl_0", 0 0, L_0x1781130;  1 drivers
v0x177eb70_0 .net *"_ivl_2", 0 0, L_0x17811a0;  1 drivers
v0x177ec50_0 .net *"_ivl_4", 0 0, L_0x1781280;  1 drivers
v0x177ed10_0 .net *"_ivl_6", 0 0, L_0x17812f0;  1 drivers
v0x177edf0_0 .net "x", 0 0, v0x177cfa0_0;  alias, 1 drivers
v0x177ee90_0 .net "y", 0 0, v0x177d060_0;  alias, 1 drivers
v0x177ef30_0 .net "z", 0 0, L_0x17813e0;  alias, 1 drivers
S_0x177f7c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x1742f30;
 .timescale -12 -12;
E_0x172a790 .event anyedge, v0x1780090_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1780090_0;
    %nor/r;
    %assign/vec4 v0x1780090_0, 0;
    %wait E_0x172a790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x177cc80;
T_1 ;
    %wait E_0x172a650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x177d060_0, 0;
    %assign/vec4 v0x177cfa0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x177cc80;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17281d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1742f30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x177ff30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1780090_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1742f30;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x177ff30_0;
    %inv;
    %store/vec4 v0x177ff30_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1742f30;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x177cec0_0, v0x17802a0_0, v0x1780360_0, v0x1780400_0, v0x1780570_0, v0x17804a0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1742f30;
T_6 ;
    %load/vec4 v0x177ffd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x177ffd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x177ffd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x177ffd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x177ffd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x177ffd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x177ffd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1742f30;
T_7 ;
    %wait E_0x172a650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x177ffd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177ffd0_0, 4, 32;
    %load/vec4 v0x17801e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x177ffd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177ffd0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x177ffd0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177ffd0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1780570_0;
    %load/vec4 v0x1780570_0;
    %load/vec4 v0x17804a0_0;
    %xor;
    %load/vec4 v0x1780570_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x177ffd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177ffd0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x177ffd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177ffd0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/mt2015_q4/iter3/response1/top_module.sv";
