--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 35.822 ns
From           : KEY[0]
To             : VEL_CONTROL:inst52|MOTOR_CMD[22]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 14.372 ns
From           : QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]
To             : HEX3[3]
From Clock     : CLOCK_50
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 15.582 ns
From           : KEY[0]
To             : WATCH_ST
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 3.226 ns
From           : SW[6]
To             : DIG_IN:inst5|B_DI[6]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'
Slack          : -16.369 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : TIMER:inst20|COUNT[1]
To             : ODOMETRY:inst53|TOFFST[15]
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk0
Failed Paths   : 1252

Type           : Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'
Slack          : -7.043 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : 18.49 MHz ( period = 54.086 ns )
From           : VEL_CONTROL:inst51|POSITION_INT[1]
To             : VEL_CONTROL:inst51|MOTOR_CMD[21]
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk1
Failed Paths   : 1664

Type           : Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'
Slack          : -0.019 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : VEL_CONTROL:inst51|MOTOR_CMD[5]
To             : VEL_CONTROL:inst51|MOTOR_PHASE
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk2
Failed Paths   : 2

Type           : Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'
Slack          : 63.483 ns
Required Time  : 14.73 MHz ( period = 67.901 ns )
Actual Time    : 226.35 MHz ( period = 4.418 ns )
From           : UART_INTERFACE:inst1|UART:inst2|baud_counter[3]
To             : UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]
From Clock     : altpll1:inst11|altpll:altpll_component|_clk0
To Clock       : altpll1:inst11|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'AUD_DACLR'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 260.01 MHz ( period = 3.846 ns )
From           : DAC_BEEP:inst35|phase[3]
To             : DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg1
From Clock     : AUD_DACLR
To Clock       : AUD_DACLR
Failed Paths   : 0

Type           : Clock Setup: 'AUD_BCLK'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 450.05 MHz ( period = 2.222 ns )
From           : DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7]
To             : DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8]
From Clock     : AUD_BCLK
To Clock       : AUD_BCLK
Failed Paths   : 0

Type           : Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'
Slack          : -2.928 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[2]
To             : oneshot_i2c:inst18|i2c_master:inst|data_tx[2]
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk1
Failed Paths   : 27

Type           : Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'
Slack          : -2.364 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]
To             : QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk0
Failed Paths   : 316

Type           : Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'
Slack          : 0.391 ns
Required Time  : 14.73 MHz ( period = 67.901 ns )
Actual Time    : N/A
From           : UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]
To             : UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]
From Clock     : altpll1:inst11|altpll:altpll_component|_clk0
To Clock       : altpll1:inst11|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'
Slack          : 0.521 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]
To             : VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]
From Clock     : altpll0:inst|altpll:altpll_component|_clk2
To Clock       : altpll0:inst|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 3261

--------------------------------------------------------------------------------------

