# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../../Downloads/lab/Lab4/Exercise1/src/ROMUnit.v" \
"../../../../../../../Downloads/lab/Lab4/Exercise1/sim/ROMUnitTB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
