#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x617dea23f100 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x617dea26aa30_0 .var "t_clock", 0 0;
v0x617dea26aaf0_0 .var "t_ei", 0 0;
v0x617dea26abb0_0 .net "t_eu", 0 0, L_0x617dea26afe0;  1 drivers
v0x617dea26ac50_0 .net "t_q01_q00", 1 0, v0x617dea263dd0_0;  1 drivers
v0x617dea26acf0_0 .net "t_q11_q10", 1 0, v0x617dea2659d0_0;  1 drivers
v0x617dea26ade0_0 .net "t_q21_q20", 1 0, v0x617dea267820_0;  1 drivers
v0x617dea26ae80_0 .net "t_q31_q30", 1 0, v0x617dea2696f0_0;  1 drivers
v0x617dea26af40_0 .var "t_reset_", 0 0;
S_0x617dea23fdf0 .scope module, "count" "n4_b3_counter" 2 10, 3 4 0, S_0x617dea23f100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "eu";
    .port_info 1 /OUTPUT 2 "q31_q30";
    .port_info 2 /OUTPUT 2 "q21_q20";
    .port_info 3 /OUTPUT 2 "q11_q10";
    .port_info 4 /OUTPUT 2 "q01_q00";
    .port_info 5 /INPUT 1 "m_ei";
    .port_info 6 /INPUT 1 "m_clock";
    .port_info 7 /INPUT 1 "m_reset_";
v0x617dea26a010_0 .net "eu", 0 0, L_0x617dea26afe0;  alias, 1 drivers
v0x617dea26a0f0_0 .net "eu3_eu0", 3 0, L_0x617dea27f790;  1 drivers
v0x617dea26a1d0_0 .net "m_clock", 0 0, v0x617dea26aa30_0;  1 drivers
v0x617dea26a300_0 .net "m_ei", 0 0, v0x617dea26aaf0_0;  1 drivers
v0x617dea26a3a0_0 .net "m_reset_", 0 0, v0x617dea26af40_0;  1 drivers
v0x617dea26a4d0_0 .net "q01_q00", 1 0, v0x617dea263dd0_0;  alias, 1 drivers
v0x617dea26a570_0 .net "q11_q10", 1 0, v0x617dea2659d0_0;  alias, 1 drivers
v0x617dea26a680_0 .net "q21_q20", 1 0, v0x617dea267820_0;  alias, 1 drivers
v0x617dea26a790_0 .net "q31_q30", 1 0, v0x617dea2696f0_0;  alias, 1 drivers
L_0x617dea26afe0 .part L_0x617dea27f790, 3, 1;
L_0x617dea27d390 .part L_0x617dea27f790, 0, 1;
L_0x617dea27e6b0 .part L_0x617dea27f790, 1, 1;
L_0x617dea27f790 .concat8 [ 1 1 1 1], L_0x617dea26be20, L_0x617dea27cfd0, L_0x617dea27e1b0, L_0x617dea27f3f0;
L_0x617dea27f8c0 .part L_0x617dea27f790, 2, 1;
S_0x617dea239250 .scope module, "count0" "b3_counter" 3 19, 4 3 0, S_0x617dea23fdf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "eu";
    .port_info 1 /OUTPUT 2 "q1_q0";
    .port_info 2 /INPUT 1 "ei";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 1 "reset_";
v0x617dea263dd0_0 .var "OUTR", 1 0;
v0x617dea263ed0_0 .net *"_ivl_3", 31 0, L_0x617dea26c0f0;  1 drivers
L_0x72e53b5c6018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x617dea263fb0_0 .net *"_ivl_6", 30 0, L_0x72e53b5c6018;  1 drivers
L_0x72e53b5c6060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x617dea264070_0 .net/2u *"_ivl_7", 31 0, L_0x72e53b5c6060;  1 drivers
v0x617dea264150_0 .net *"_ivl_9", 0 0, L_0x617dea27c1c0;  1 drivers
v0x617dea264210_0 .net "a1_a0", 1 0, L_0x617dea26b6c0;  1 drivers
v0x617dea2642d0_0 .net "clock", 0 0, v0x617dea26aa30_0;  alias, 1 drivers
v0x617dea264370_0 .net "ei", 0 0, v0x617dea26aaf0_0;  alias, 1 drivers
v0x617dea264410_0 .net "eu", 0 0, L_0x617dea26be20;  1 drivers
v0x617dea2644b0_0 .net "q1_q0", 1 0, v0x617dea263dd0_0;  alias, 1 drivers
v0x617dea264550_0 .net "reset_", 0 0, v0x617dea26af40_0;  alias, 1 drivers
E_0x617dea2343b0 .event posedge, v0x617dea2642d0_0;
E_0x617dea234510 .event anyedge, L_0x617dea27c1c0;
L_0x617dea26c0f0 .concat [ 1 31 0 0], v0x617dea26af40_0, L_0x72e53b5c6018;
L_0x617dea27c1c0 .cmp/eq 32, L_0x617dea26c0f0, L_0x72e53b5c6060;
S_0x617dea239f40 .scope module, "inc" "b3_halfadder" 4 13, 5 19 0, S_0x617dea239250;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "x1_x0";
    .port_info 1 /INPUT 1 "cin";
    .port_info 2 /OUTPUT 2 "s1_s0";
    .port_info 3 /OUTPUT 1 "cout";
L_0x617dea26b330 .functor NOT 1, v0x617dea26aaf0_0, C4<0>, C4<0>, C4<0>;
L_0x617dea26b430 .functor AND 1, L_0x617dea26b1f0, L_0x617dea26b330, C4<1>, C4<1>;
L_0x617dea26b4c0 .functor AND 1, L_0x617dea26b290, v0x617dea26aaf0_0, C4<1>, C4<1>;
L_0x617dea26b580 .functor OR 1, L_0x617dea26b430, L_0x617dea26b4c0, C4<0>, C4<0>;
L_0x617dea26b800 .functor NOT 1, v0x617dea26aaf0_0, C4<0>, C4<0>, C4<0>;
L_0x617dea26b870 .functor AND 1, L_0x617dea26b290, L_0x617dea26b800, C4<1>, C4<1>;
L_0x617dea26b970 .functor NOT 1, L_0x617dea26b1f0, C4<0>, C4<0>, C4<0>;
L_0x617dea26b9e0 .functor NOT 1, L_0x617dea26b290, C4<0>, C4<0>, C4<0>;
L_0x617dea26bb30 .functor AND 1, L_0x617dea26b970, L_0x617dea26b9e0, C4<1>, C4<1>;
L_0x617dea26bbf0 .functor AND 1, L_0x617dea26bb30, v0x617dea26aaf0_0, C4<1>, C4<1>;
L_0x617dea26bd10 .functor OR 1, L_0x617dea26b870, L_0x617dea26bbf0, C4<0>, C4<0>;
L_0x617dea26be20 .functor AND 1, L_0x617dea26b1f0, v0x617dea26aaf0_0, C4<1>, C4<1>;
v0x617dea244800_0 .net *"_ivl_10", 0 0, L_0x617dea26b4c0;  1 drivers
v0x617dea23e950_0 .net *"_ivl_12", 0 0, L_0x617dea26b580;  1 drivers
v0x617dea238aa0_0 .net *"_ivl_17", 0 0, L_0x617dea26b800;  1 drivers
v0x617dea23edc0_0 .net *"_ivl_19", 0 0, L_0x617dea26b870;  1 drivers
v0x617dea238f10_0 .net *"_ivl_21", 0 0, L_0x617dea26b970;  1 drivers
v0x617dea2265c0_0 .net *"_ivl_23", 0 0, L_0x617dea26b9e0;  1 drivers
v0x617dea263430_0 .net *"_ivl_25", 0 0, L_0x617dea26bb30;  1 drivers
v0x617dea263510_0 .net *"_ivl_27", 0 0, L_0x617dea26bbf0;  1 drivers
v0x617dea2635f0_0 .net *"_ivl_29", 0 0, L_0x617dea26bd10;  1 drivers
v0x617dea2636d0_0 .net *"_ivl_6", 0 0, L_0x617dea26b330;  1 drivers
v0x617dea2637b0_0 .net *"_ivl_8", 0 0, L_0x617dea26b430;  1 drivers
v0x617dea263890_0 .net "cin", 0 0, v0x617dea26aaf0_0;  alias, 1 drivers
v0x617dea263950_0 .net "cout", 0 0, L_0x617dea26be20;  alias, 1 drivers
v0x617dea263a10_0 .net "s1_s0", 1 0, L_0x617dea26b6c0;  alias, 1 drivers
v0x617dea263af0_0 .net "x0", 0 0, L_0x617dea26b290;  1 drivers
v0x617dea263bb0_0 .net "x1", 0 0, L_0x617dea26b1f0;  1 drivers
v0x617dea263c70_0 .net "x1_x0", 1 0, v0x617dea263dd0_0;  alias, 1 drivers
L_0x617dea26b1f0 .part v0x617dea263dd0_0, 1, 1;
L_0x617dea26b290 .part v0x617dea263dd0_0, 0, 1;
L_0x617dea26b6c0 .concat8 [ 1 1 0 0], L_0x617dea26bd10, L_0x617dea26b580;
S_0x617dea264670 .scope module, "count1" "b3_counter" 3 25, 4 3 0, S_0x617dea23fdf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "eu";
    .port_info 1 /OUTPUT 2 "q1_q0";
    .port_info 2 /INPUT 1 "ei";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 1 "reset_";
v0x617dea2659d0_0 .var "OUTR", 1 0;
v0x617dea265ad0_0 .net *"_ivl_3", 31 0, L_0x617dea27d190;  1 drivers
L_0x72e53b5c60a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x617dea265bb0_0 .net *"_ivl_6", 30 0, L_0x72e53b5c60a8;  1 drivers
L_0x72e53b5c60f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x617dea265c70_0 .net/2u *"_ivl_7", 31 0, L_0x72e53b5c60f0;  1 drivers
v0x617dea265d50_0 .net *"_ivl_9", 0 0, L_0x617dea27d250;  1 drivers
v0x617dea265e10_0 .net "a1_a0", 1 0, L_0x617dea27c830;  1 drivers
v0x617dea265ed0_0 .net "clock", 0 0, v0x617dea26aa30_0;  alias, 1 drivers
v0x617dea265fa0_0 .net "ei", 0 0, L_0x617dea27d390;  1 drivers
v0x617dea266070_0 .net "eu", 0 0, L_0x617dea27cfd0;  1 drivers
v0x617dea266140_0 .net "q1_q0", 1 0, v0x617dea2659d0_0;  alias, 1 drivers
v0x617dea266210_0 .net "reset_", 0 0, v0x617dea26af40_0;  alias, 1 drivers
E_0x617dea234790 .event anyedge, L_0x617dea27d250;
L_0x617dea27d190 .concat [ 1 31 0 0], v0x617dea26af40_0, L_0x72e53b5c60a8;
L_0x617dea27d250 .cmp/eq 32, L_0x617dea27d190, L_0x72e53b5c60f0;
S_0x617dea264840 .scope module, "inc" "b3_halfadder" 4 13, 5 19 0, S_0x617dea264670;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "x1_x0";
    .port_info 1 /INPUT 1 "cin";
    .port_info 2 /OUTPUT 2 "s1_s0";
    .port_info 3 /OUTPUT 1 "cout";
L_0x617dea27c4b0 .functor NOT 1, L_0x617dea27d390, C4<0>, C4<0>, C4<0>;
L_0x617dea27c520 .functor AND 1, L_0x617dea27c370, L_0x617dea27c4b0, C4<1>, C4<1>;
L_0x617dea27c630 .functor AND 1, L_0x617dea27c410, L_0x617dea27d390, C4<1>, C4<1>;
L_0x617dea27c6f0 .functor OR 1, L_0x617dea27c520, L_0x617dea27c630, C4<0>, C4<0>;
L_0x617dea27c970 .functor NOT 1, L_0x617dea27d390, C4<0>, C4<0>, C4<0>;
L_0x617dea27ca70 .functor AND 1, L_0x617dea27c410, L_0x617dea27c970, C4<1>, C4<1>;
L_0x617dea27cb20 .functor NOT 1, L_0x617dea27c370, C4<0>, C4<0>, C4<0>;
L_0x617dea27cb90 .functor NOT 1, L_0x617dea27c410, C4<0>, C4<0>, C4<0>;
L_0x617dea27cce0 .functor AND 1, L_0x617dea27cb20, L_0x617dea27cb90, C4<1>, C4<1>;
L_0x617dea27cda0 .functor AND 1, L_0x617dea27cce0, L_0x617dea27d390, C4<1>, C4<1>;
L_0x617dea27cec0 .functor OR 1, L_0x617dea27ca70, L_0x617dea27cda0, C4<0>, C4<0>;
L_0x617dea27cfd0 .functor AND 1, L_0x617dea27c370, L_0x617dea27d390, C4<1>, C4<1>;
v0x617dea264a70_0 .net *"_ivl_10", 0 0, L_0x617dea27c630;  1 drivers
v0x617dea264b70_0 .net *"_ivl_12", 0 0, L_0x617dea27c6f0;  1 drivers
v0x617dea264c50_0 .net *"_ivl_17", 0 0, L_0x617dea27c970;  1 drivers
v0x617dea264d40_0 .net *"_ivl_19", 0 0, L_0x617dea27ca70;  1 drivers
v0x617dea264e20_0 .net *"_ivl_21", 0 0, L_0x617dea27cb20;  1 drivers
v0x617dea264f50_0 .net *"_ivl_23", 0 0, L_0x617dea27cb90;  1 drivers
v0x617dea265030_0 .net *"_ivl_25", 0 0, L_0x617dea27cce0;  1 drivers
v0x617dea265110_0 .net *"_ivl_27", 0 0, L_0x617dea27cda0;  1 drivers
v0x617dea2651f0_0 .net *"_ivl_29", 0 0, L_0x617dea27cec0;  1 drivers
v0x617dea2652d0_0 .net *"_ivl_6", 0 0, L_0x617dea27c4b0;  1 drivers
v0x617dea2653b0_0 .net *"_ivl_8", 0 0, L_0x617dea27c520;  1 drivers
v0x617dea265490_0 .net "cin", 0 0, L_0x617dea27d390;  alias, 1 drivers
v0x617dea265550_0 .net "cout", 0 0, L_0x617dea27cfd0;  alias, 1 drivers
v0x617dea265610_0 .net "s1_s0", 1 0, L_0x617dea27c830;  alias, 1 drivers
v0x617dea2656f0_0 .net "x0", 0 0, L_0x617dea27c410;  1 drivers
v0x617dea2657b0_0 .net "x1", 0 0, L_0x617dea27c370;  1 drivers
v0x617dea265870_0 .net "x1_x0", 1 0, v0x617dea2659d0_0;  alias, 1 drivers
L_0x617dea27c370 .part v0x617dea2659d0_0, 1, 1;
L_0x617dea27c410 .part v0x617dea2659d0_0, 0, 1;
L_0x617dea27c830 .concat8 [ 1 1 0 0], L_0x617dea27cec0, L_0x617dea27c6f0;
S_0x617dea266310 .scope module, "count2" "b3_counter" 3 31, 4 3 0, S_0x617dea23fdf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "eu";
    .port_info 1 /OUTPUT 2 "q1_q0";
    .port_info 2 /INPUT 1 "ei";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 1 "reset_";
v0x617dea267820_0 .var "OUTR", 1 0;
v0x617dea267920_0 .net *"_ivl_3", 31 0, L_0x617dea27e370;  1 drivers
L_0x72e53b5c6138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x617dea267a00_0 .net *"_ivl_6", 30 0, L_0x72e53b5c6138;  1 drivers
L_0x72e53b5c6180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x617dea267ac0_0 .net/2u *"_ivl_7", 31 0, L_0x72e53b5c6180;  1 drivers
v0x617dea267ba0_0 .net *"_ivl_9", 0 0, L_0x617dea27e570;  1 drivers
v0x617dea267c60_0 .net "a1_a0", 1 0, L_0x617dea27da10;  1 drivers
v0x617dea267d20_0 .net "clock", 0 0, v0x617dea26aa30_0;  alias, 1 drivers
v0x617dea267e10_0 .net "ei", 0 0, L_0x617dea27e6b0;  1 drivers
v0x617dea267eb0_0 .net "eu", 0 0, L_0x617dea27e1b0;  1 drivers
v0x617dea267f80_0 .net "q1_q0", 1 0, v0x617dea267820_0;  alias, 1 drivers
v0x617dea268050_0 .net "reset_", 0 0, v0x617dea26af40_0;  alias, 1 drivers
E_0x617dea234250 .event anyedge, L_0x617dea27e570;
L_0x617dea27e370 .concat [ 1 31 0 0], v0x617dea26af40_0, L_0x72e53b5c6138;
L_0x617dea27e570 .cmp/eq 32, L_0x617dea27e370, L_0x72e53b5c6180;
S_0x617dea2664f0 .scope module, "inc" "b3_halfadder" 4 13, 5 19 0, S_0x617dea266310;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "x1_x0";
    .port_info 1 /INPUT 1 "cin";
    .port_info 2 /OUTPUT 2 "s1_s0";
    .port_info 3 /OUTPUT 1 "cout";
L_0x617dea27d6c0 .functor NOT 1, L_0x617dea27e6b0, C4<0>, C4<0>, C4<0>;
L_0x617dea27d730 .functor AND 1, L_0x617dea27d580, L_0x617dea27d6c0, C4<1>, C4<1>;
L_0x617dea27d840 .functor AND 1, L_0x617dea27d620, L_0x617dea27e6b0, C4<1>, C4<1>;
L_0x617dea27d900 .functor OR 1, L_0x617dea27d730, L_0x617dea27d840, C4<0>, C4<0>;
L_0x617dea27db50 .functor NOT 1, L_0x617dea27e6b0, C4<0>, C4<0>, C4<0>;
L_0x617dea27dc50 .functor AND 1, L_0x617dea27d620, L_0x617dea27db50, C4<1>, C4<1>;
L_0x617dea27dd00 .functor NOT 1, L_0x617dea27d580, C4<0>, C4<0>, C4<0>;
L_0x617dea27dd70 .functor NOT 1, L_0x617dea27d620, C4<0>, C4<0>, C4<0>;
L_0x617dea27dec0 .functor AND 1, L_0x617dea27dd00, L_0x617dea27dd70, C4<1>, C4<1>;
L_0x617dea27df80 .functor AND 1, L_0x617dea27dec0, L_0x617dea27e6b0, C4<1>, C4<1>;
L_0x617dea27e0a0 .functor OR 1, L_0x617dea27dc50, L_0x617dea27df80, C4<0>, C4<0>;
L_0x617dea27e1b0 .functor AND 1, L_0x617dea27d580, L_0x617dea27e6b0, C4<1>, C4<1>;
v0x617dea266720_0 .net *"_ivl_10", 0 0, L_0x617dea27d840;  1 drivers
v0x617dea266820_0 .net *"_ivl_12", 0 0, L_0x617dea27d900;  1 drivers
v0x617dea266900_0 .net *"_ivl_17", 0 0, L_0x617dea27db50;  1 drivers
v0x617dea2669f0_0 .net *"_ivl_19", 0 0, L_0x617dea27dc50;  1 drivers
v0x617dea266ad0_0 .net *"_ivl_21", 0 0, L_0x617dea27dd00;  1 drivers
v0x617dea266c00_0 .net *"_ivl_23", 0 0, L_0x617dea27dd70;  1 drivers
v0x617dea266ce0_0 .net *"_ivl_25", 0 0, L_0x617dea27dec0;  1 drivers
v0x617dea266dc0_0 .net *"_ivl_27", 0 0, L_0x617dea27df80;  1 drivers
v0x617dea266ea0_0 .net *"_ivl_29", 0 0, L_0x617dea27e0a0;  1 drivers
v0x617dea267010_0 .net *"_ivl_6", 0 0, L_0x617dea27d6c0;  1 drivers
v0x617dea2670f0_0 .net *"_ivl_8", 0 0, L_0x617dea27d730;  1 drivers
v0x617dea2671d0_0 .net "cin", 0 0, L_0x617dea27e6b0;  alias, 1 drivers
v0x617dea267290_0 .net "cout", 0 0, L_0x617dea27e1b0;  alias, 1 drivers
v0x617dea267350_0 .net "s1_s0", 1 0, L_0x617dea27da10;  alias, 1 drivers
v0x617dea267430_0 .net "x0", 0 0, L_0x617dea27d620;  1 drivers
v0x617dea2674f0_0 .net "x1", 0 0, L_0x617dea27d580;  1 drivers
v0x617dea2675b0_0 .net "x1_x0", 1 0, v0x617dea267820_0;  alias, 1 drivers
L_0x617dea27d580 .part v0x617dea267820_0, 1, 1;
L_0x617dea27d620 .part v0x617dea267820_0, 0, 1;
L_0x617dea27da10 .concat8 [ 1 1 0 0], L_0x617dea27e0a0, L_0x617dea27d900;
S_0x617dea268130 .scope module, "count3" "b3_counter" 3 37, 4 3 0, S_0x617dea23fdf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "eu";
    .port_info 1 /OUTPUT 2 "q1_q0";
    .port_info 2 /INPUT 1 "ei";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 1 "reset_";
v0x617dea2696f0_0 .var "OUTR", 1 0;
v0x617dea2697f0_0 .net *"_ivl_3", 31 0, L_0x617dea27f5b0;  1 drivers
L_0x72e53b5c61c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x617dea2698d0_0 .net *"_ivl_6", 30 0, L_0x72e53b5c61c8;  1 drivers
L_0x72e53b5c6210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x617dea269990_0 .net/2u *"_ivl_7", 31 0, L_0x72e53b5c6210;  1 drivers
v0x617dea269a70_0 .net *"_ivl_9", 0 0, L_0x617dea27f650;  1 drivers
v0x617dea269b30_0 .net "a1_a0", 1 0, L_0x617dea27ec50;  1 drivers
v0x617dea269bf0_0 .net "clock", 0 0, v0x617dea26aa30_0;  alias, 1 drivers
v0x617dea269c90_0 .net "ei", 0 0, L_0x617dea27f8c0;  1 drivers
v0x617dea269d60_0 .net "eu", 0 0, L_0x617dea27f3f0;  1 drivers
v0x617dea269e30_0 .net "q1_q0", 1 0, v0x617dea2696f0_0;  alias, 1 drivers
v0x617dea269f00_0 .net "reset_", 0 0, v0x617dea26af40_0;  alias, 1 drivers
E_0x617dea215250 .event anyedge, L_0x617dea27f650;
L_0x617dea27f5b0 .concat [ 1 31 0 0], v0x617dea26af40_0, L_0x72e53b5c61c8;
L_0x617dea27f650 .cmp/eq 32, L_0x617dea27f5b0, L_0x72e53b5c6210;
S_0x617dea268350 .scope module, "inc" "b3_halfadder" 4 13, 5 19 0, S_0x617dea268130;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "x1_x0";
    .port_info 1 /INPUT 1 "cin";
    .port_info 2 /OUTPUT 2 "s1_s0";
    .port_info 3 /OUTPUT 1 "cout";
L_0x617dea27e900 .functor NOT 1, L_0x617dea27f8c0, C4<0>, C4<0>, C4<0>;
L_0x617dea27e970 .functor AND 1, L_0x617dea27e7c0, L_0x617dea27e900, C4<1>, C4<1>;
L_0x617dea27ea80 .functor AND 1, L_0x617dea27e860, L_0x617dea27f8c0, C4<1>, C4<1>;
L_0x617dea27eb40 .functor OR 1, L_0x617dea27e970, L_0x617dea27ea80, C4<0>, C4<0>;
L_0x617dea27ed90 .functor NOT 1, L_0x617dea27f8c0, C4<0>, C4<0>, C4<0>;
L_0x617dea27ee90 .functor AND 1, L_0x617dea27e860, L_0x617dea27ed90, C4<1>, C4<1>;
L_0x617dea27ef40 .functor NOT 1, L_0x617dea27e7c0, C4<0>, C4<0>, C4<0>;
L_0x617dea27efb0 .functor NOT 1, L_0x617dea27e860, C4<0>, C4<0>, C4<0>;
L_0x617dea27f100 .functor AND 1, L_0x617dea27ef40, L_0x617dea27efb0, C4<1>, C4<1>;
L_0x617dea27f1c0 .functor AND 1, L_0x617dea27f100, L_0x617dea27f8c0, C4<1>, C4<1>;
L_0x617dea27f2e0 .functor OR 1, L_0x617dea27ee90, L_0x617dea27f1c0, C4<0>, C4<0>;
L_0x617dea27f3f0 .functor AND 1, L_0x617dea27e7c0, L_0x617dea27f8c0, C4<1>, C4<1>;
v0x617dea2685f0_0 .net *"_ivl_10", 0 0, L_0x617dea27ea80;  1 drivers
v0x617dea2686f0_0 .net *"_ivl_12", 0 0, L_0x617dea27eb40;  1 drivers
v0x617dea2687d0_0 .net *"_ivl_17", 0 0, L_0x617dea27ed90;  1 drivers
v0x617dea2688c0_0 .net *"_ivl_19", 0 0, L_0x617dea27ee90;  1 drivers
v0x617dea2689a0_0 .net *"_ivl_21", 0 0, L_0x617dea27ef40;  1 drivers
v0x617dea268ad0_0 .net *"_ivl_23", 0 0, L_0x617dea27efb0;  1 drivers
v0x617dea268bb0_0 .net *"_ivl_25", 0 0, L_0x617dea27f100;  1 drivers
v0x617dea268c90_0 .net *"_ivl_27", 0 0, L_0x617dea27f1c0;  1 drivers
v0x617dea268d70_0 .net *"_ivl_29", 0 0, L_0x617dea27f2e0;  1 drivers
v0x617dea268ee0_0 .net *"_ivl_6", 0 0, L_0x617dea27e900;  1 drivers
v0x617dea268fc0_0 .net *"_ivl_8", 0 0, L_0x617dea27e970;  1 drivers
v0x617dea2690a0_0 .net "cin", 0 0, L_0x617dea27f8c0;  alias, 1 drivers
v0x617dea269160_0 .net "cout", 0 0, L_0x617dea27f3f0;  alias, 1 drivers
v0x617dea269220_0 .net "s1_s0", 1 0, L_0x617dea27ec50;  alias, 1 drivers
v0x617dea269300_0 .net "x0", 0 0, L_0x617dea27e860;  1 drivers
v0x617dea2693c0_0 .net "x1", 0 0, L_0x617dea27e7c0;  1 drivers
v0x617dea269480_0 .net "x1_x0", 1 0, v0x617dea2696f0_0;  alias, 1 drivers
L_0x617dea27e7c0 .part v0x617dea2696f0_0, 1, 1;
L_0x617dea27e860 .part v0x617dea2696f0_0, 0, 1;
L_0x617dea27ec50 .concat8 [ 1 1 0 0], L_0x617dea27f2e0, L_0x617dea27eb40;
    .scope S_0x617dea239250;
T_0 ;
    %wait E_0x617dea234510;
    %delay 1, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x617dea263dd0_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x617dea239250;
T_1 ;
    %wait E_0x617dea2343b0;
    %load/vec4 v0x617dea264550_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %delay 2, 0;
    %load/vec4 v0x617dea264210_0;
    %assign/vec4 v0x617dea263dd0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x617dea264670;
T_2 ;
    %wait E_0x617dea234790;
    %delay 1, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x617dea2659d0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x617dea264670;
T_3 ;
    %wait E_0x617dea2343b0;
    %load/vec4 v0x617dea266210_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %delay 2, 0;
    %load/vec4 v0x617dea265e10_0;
    %assign/vec4 v0x617dea2659d0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x617dea266310;
T_4 ;
    %wait E_0x617dea234250;
    %delay 1, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x617dea267820_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x617dea266310;
T_5 ;
    %wait E_0x617dea2343b0;
    %load/vec4 v0x617dea268050_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %delay 2, 0;
    %load/vec4 v0x617dea267c60_0;
    %assign/vec4 v0x617dea267820_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x617dea268130;
T_6 ;
    %wait E_0x617dea215250;
    %delay 1, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x617dea2696f0_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x617dea268130;
T_7 ;
    %wait E_0x617dea2343b0;
    %load/vec4 v0x617dea269f00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %delay 2, 0;
    %load/vec4 v0x617dea269b30_0;
    %assign/vec4 v0x617dea2696f0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x617dea23f100;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x617dea26aa30_0;
    %inv;
    %store/vec4 v0x617dea26aa30_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x617dea23f100;
T_9 ;
    %vpi_call 2 25 "$dumpfile", "n4_b3_counter_bench_waveform.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x617dea26aa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x617dea26af40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x617dea26aaf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x617dea26af40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x617dea26aaf0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "n4_b3_counter_bench.v";
    "../11-07/n4_b3_counter.v";
    "../11-07/b3_counter.v";
    "../10-22/b3_halfadder.v";
