static const ARMCPRegInfo v6_cp_reginfo[] = {<BR>&nbsp;&nbsp;&nbsp; /* prefetch by MVA in v6, NOP in v7 */<BR>&nbsp;&nbsp;&nbsp; { .name = "MVA_prefetch",<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .cp = 15, .crn = 7, .crm = 13, .opc1 = 0, .opc2 = 1,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .access = PL1_W, .type = ARM_CP_NOP },<BR>&nbsp;&nbsp;&nbsp; /* We need to break the TB after ISB to execute self-modifying code<BR>&nbsp;&nbsp;&nbsp;&nbsp; * correctly and also to take any pending interrupts immediately.<BR>&nbsp;&nbsp;&nbsp;&nbsp; * So use arm_cp_write_ignore() function instead of ARM_CP_NOP flag.<BR>&nbsp;&nbsp;&nbsp;&nbsp; */<BR>&nbsp;&nbsp;&nbsp; { .name = "ISB", .cp = 15, .crn = 7, .crm = 5, .opc1 = 0, .opc2 = 4,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .access = PL0_W, .type = ARM_CP_NO_RAW, .writefn = arm_cp_write_ignore },<BR>&nbsp;&nbsp;&nbsp; { .name = "DSB", .cp = 15, .crn = 7, .crm = 10, .opc1 = 0, .opc2 = 4,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .access = PL0_W, .type = ARM_CP_NOP },<BR>&nbsp;&nbsp;&nbsp; { .name = "DMB", .cp = 15, .crn = 7, .crm = 10, .opc1 = 0, .opc2 = 5,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .access = PL0_W, .type = ARM_CP_NOP },<BR>&nbsp;&nbsp;&nbsp; { .name = "IFAR", .cp = 15, .crn = 6, .crm = 0, .opc1 = 0, .opc2 = 2,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .access = PL1_RW,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .bank_fieldoffsets = { offsetof(CPUARMState, cp15.ifar_s),<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; offsetof(CPUARMState, cp15.ifar_ns) },<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .resetvalue = 0, },<BR>&nbsp;&nbsp;&nbsp; /* Watchpoint Fault Address Register : should actually only be present<BR>&nbsp;&nbsp;&nbsp;&nbsp; * for 1136, 1176, 11MPCore.<BR>&nbsp;&nbsp;&nbsp;&nbsp; */<BR>&nbsp;&nbsp;&nbsp; { .name = "WFAR", .cp = 15, .crn = 6, .crm = 0, .opc1 = 0, .opc2 = 1,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .access = PL1_RW, .type = ARM_CP_CONST, .resetvalue = 0, },<BR>&nbsp;&nbsp;&nbsp; { .name = "CPACR", .state = ARM_CP_STATE_BOTH, .opc0 = 3,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .crn = 1, .crm = 0, .opc1 = 0, .opc2 = 2, .accessfn = cpacr_access,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .access = PL1_RW, .fieldoffset = offsetof(CPUARMState, cp15.cpacr_el1),<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .resetvalue = 0, .writefn = cpacr_write },<BR>&nbsp;&nbsp;&nbsp; REGINFO_SENTINEL<BR>};