###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx10.ecn.purdue.edu)
#  Generated on:      Wed Mar  9 17:46:01 2016
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.875
- Setup                         4.960
+ Phase Shift                 100.000
= Required Time                95.915
- Arrival Time                  4.116
= Slack Time                   91.799
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   92.916 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   93.046 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   93.278 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   94.007 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   94.829 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | S v -> Y ^     | MUX2X1   | 1.062 | 0.937 |   3.967 |   95.766 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138                 | B ^ -> Y v     | MUX2X1   | 0.391 | 0.148 |   4.115 |   95.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0]   | D v            | DFFPOSX1 | 0.391 | 0.001 |   4.116 |   95.915 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.699 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -91.559 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -91.248 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.306 | 0.303 |   0.854 |  -90.945 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.316 | 0.021 |   0.875 |  -90.924 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.859
- Setup                         4.902
+ Phase Shift                 100.000
= Required Time                95.957
- Arrival Time                  4.091
= Slack Time                   91.867
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   92.983 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   93.113 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   93.346 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   94.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   94.896 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y ^     | MUX2X1   | 1.024 | 0.912 |   3.941 |   95.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203                 | B ^ -> Y v     | MUX2X1   | 0.380 | 0.149 |   4.090 |   95.957 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1]   | D v            | DFFPOSX1 | 0.380 | 0.001 |   4.091 |   95.957 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.767 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -91.626 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -91.315 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |  -91.012 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.305 | 0.004 |   0.859 |  -91.007 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.876
- Setup                         4.760
+ Phase Shift                 100.000
= Required Time                96.115
- Arrival Time                  4.108
= Slack Time                   92.007
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.124 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   93.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   93.487 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   94.215 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | S v -> Y ^     | MUX2X1   | 1.062 | 0.937 |   3.967 |   95.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154                 | B ^ -> Y v     | MUX2X1   | 0.381 | 0.141 |   4.108 |   96.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0]   | D v            | DFFPOSX1 | 0.381 | 0.000 |   4.108 |   96.115 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.908 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -91.767 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -91.456 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.306 | 0.303 |   0.854 |  -91.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.317 | 0.022 |   0.876 |  -91.132 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.876
- Setup                         4.741
+ Phase Shift                 100.000
= Required Time                96.135
- Arrival Time                  4.106
= Slack Time                   92.029
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.146 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   93.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   93.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   94.237 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.059 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | S v -> Y ^     | MUX2X1   | 1.062 | 0.937 |   3.967 |   95.996 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222                 | B ^ -> Y v     | MUX2X1   | 0.380 | 0.139 |   4.105 |   96.135 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0]   | D v            | DFFPOSX1 | 0.380 | 0.000 |   4.106 |   96.135 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.929 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -91.789 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -91.478 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.306 | 0.303 |   0.854 |  -91.175 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.317 | 0.022 |   0.876 |  -91.153 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.871
- Setup                         4.691
+ Phase Shift                 100.000
= Required Time                96.179
- Arrival Time                  4.112
= Slack Time                   92.068
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.184 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   93.315 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   93.547 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   94.275 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | S v -> Y ^     | MUX2X1   | 1.062 | 0.937 |   3.967 |   96.035 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205                 | B ^ -> Y v     | MUX2X1   | 0.387 | 0.144 |   4.111 |   96.179 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0]   | D v            | DFFPOSX1 | 0.387 | 0.000 |   4.112 |   96.179 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.968 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -91.827 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -91.516 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.318 | 0.307 |   0.859 |  -91.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.329 | 0.012 |   0.871 |  -91.197 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.865
- Setup                         4.714
+ Phase Shift                 100.000
= Required Time                96.151
- Arrival Time                  4.073
= Slack Time                   92.078
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.194 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   93.325 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   93.557 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   94.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y ^     | MUX2X1   | 1.011 | 0.890 |   3.919 |   95.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245                 | B ^ -> Y v     | MUX2X1   | 0.374 | 0.153 |   4.072 |   96.150 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6]   | D v            | DFFPOSX1 | 0.374 | 0.001 |   4.073 |   96.151 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.978 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -91.837 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -91.527 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |  -91.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.308 | 0.010 |   0.865 |  -91.213 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.876
- Setup                         4.685
+ Phase Shift                 100.000
= Required Time                96.191
- Arrival Time                  4.098
= Slack Time                   92.094
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.210 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   93.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   93.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   94.301 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.123 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | S v -> Y ^     | MUX2X1   | 1.062 | 0.937 |   3.967 |   96.061 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171                 | B ^ -> Y v     | MUX2X1   | 0.378 | 0.130 |   4.097 |   96.191 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0]   | D v            | DFFPOSX1 | 0.378 | 0.000 |   4.098 |   96.191 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.994 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -91.853 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -91.542 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.306 | 0.303 |   0.854 |  -91.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.317 | 0.021 |   0.876 |  -91.218 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.873
- Setup                         4.652
+ Phase Shift                 100.000
= Required Time                96.221
- Arrival Time                  4.101
= Slack Time                   92.121
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.237 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   93.367 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   93.600 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   94.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.150 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | S v -> Y ^     | MUX2X1   | 1.062 | 0.937 |   3.967 |   96.088 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240                 | B ^ -> Y v     | MUX2X1   | 0.376 | 0.133 |   4.100 |   96.221 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0]   | D v            | DFFPOSX1 | 0.376 | 0.000 |   4.101 |   96.221 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.021 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -91.880 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -91.569 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.306 | 0.303 |   0.854 |  -91.266 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.316 | 0.019 |   0.873 |  -91.247 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.867
- Setup                         4.645
+ Phase Shift                 100.000
= Required Time                96.222
- Arrival Time                  4.084
= Slack Time                   92.138
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.254 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   93.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   93.617 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   94.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.167 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y ^     | MUX2X1   | 1.024 | 0.912 |   3.941 |   96.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238                 | B ^ -> Y v     | MUX2X1   | 0.371 | 0.143 |   4.084 |   96.222 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1]   | D v            | DFFPOSX1 | 0.371 | 0.000 |   4.084 |   96.222 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.038 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -91.897 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -91.586 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |  -91.283 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.309 | 0.012 |   0.867 |  -91.270 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.873
- Setup                         4.610
+ Phase Shift                 100.000
= Required Time                96.263
- Arrival Time                  4.082
= Slack Time                   92.182
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.298 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   93.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   93.661 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   94.389 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.211 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y ^     | MUX2X1   | 1.024 | 0.912 |   3.941 |   96.123 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256                 | B ^ -> Y v     | MUX2X1   | 0.371 | 0.140 |   4.081 |   96.263 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1]   | D v            | DFFPOSX1 | 0.371 | 0.000 |   4.082 |   96.263 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.082 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -91.941 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -91.630 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |  -91.327 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.311 | 0.018 |   0.873 |  -91.308 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.876
- Setup                         4.573
+ Phase Shift                 100.000
= Required Time                96.303
- Arrival Time                  4.079
= Slack Time                   92.224
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.340 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   93.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   93.703 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   94.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y ^     | MUX2X1   | 1.024 | 0.912 |   3.941 |   96.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152                 | B ^ -> Y v     | MUX2X1   | 0.369 | 0.138 |   4.079 |   96.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1]   | D v            | DFFPOSX1 | 0.369 | 0.000 |   4.079 |   96.303 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.124 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -91.983 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -91.672 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |  -91.369 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.311 | 0.021 |   0.876 |  -91.348 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.873
- Setup                         4.499
+ Phase Shift                 100.000
= Required Time                96.374
- Arrival Time                  4.112
= Slack Time                   92.262
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.378 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   93.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   93.741 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   94.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | S v -> Y ^     | MUX2X1   | 1.062 | 0.937 |   3.967 |   96.229 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188                 | B ^ -> Y v     | MUX2X1   | 0.387 | 0.145 |   4.112 |   96.373 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0]   | D v            | DFFPOSX1 | 0.387 | 0.000 |   4.112 |   96.374 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.162 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.021 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -91.710 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |  -91.404 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.341 | 0.015 |   0.873 |  -91.389 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.868
- Setup                         4.490
+ Phase Shift                 100.000
= Required Time                96.377
- Arrival Time                  4.074
= Slack Time                   92.303
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.419 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   93.550 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   93.782 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   94.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.333 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y ^     | MUX2X1   | 1.024 | 0.912 |   3.941 |   96.244 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136                 | B ^ -> Y v     | MUX2X1   | 0.364 | 0.133 |   4.074 |   96.377 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1]   | D v            | DFFPOSX1 | 0.364 | 0.000 |   4.074 |   96.377 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.203 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.063 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -91.752 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |  -91.448 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.309 | 0.013 |   0.868 |  -91.436 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.863
- Setup                         4.484
+ Phase Shift                 100.000
= Required Time                96.379
- Arrival Time                  4.064
= Slack Time                   92.315
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.432 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   93.562 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   93.795 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   94.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y ^     | MUX2X1   | 1.000 | 0.897 |   3.927 |   96.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134                 | B ^ -> Y v     | MUX2X1   | 0.363 | 0.137 |   4.063 |   96.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2]   | D v            | DFFPOSX1 | 0.363 | 0.000 |   4.064 |   96.379 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.215 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.075 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -91.764 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |  -91.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.307 | 0.008 |   0.863 |  -91.452 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.876
- Setup                         4.465
+ Phase Shift                 100.000
= Required Time                96.412
- Arrival Time                  4.064
= Slack Time                   92.347
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.464 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   93.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   93.826 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   94.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.377 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y ^     | MUX2X1   | 1.000 | 0.897 |   3.927 |   96.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184                 | B ^ -> Y v     | MUX2X1   | 0.364 | 0.137 |   4.064 |   96.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2]   | D v            | DFFPOSX1 | 0.364 | 0.000 |   4.064 |   96.412 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.247 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.107 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -91.796 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |  -91.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.311 | 0.021 |   0.876 |  -91.471 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.865
- Setup                         4.441
+ Phase Shift                 100.000
= Required Time                96.424
- Arrival Time                  4.061
= Slack Time                   92.362
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.478 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   93.609 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   93.841 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   94.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.392 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y ^     | MUX2X1   | 1.000 | 0.897 |   3.927 |   96.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236                 | B ^ -> Y v     | MUX2X1   | 0.361 | 0.134 |   4.061 |   96.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2]   | D v            | DFFPOSX1 | 0.361 | 0.000 |   4.061 |   96.424 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.262 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.122 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -91.811 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |  -91.507 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.308 | 0.010 |   0.865 |  -91.497 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.864
- Setup                         4.358
+ Phase Shift                 100.000
= Required Time                96.506
- Arrival Time                  4.056
= Slack Time                   92.451
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.567 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   93.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   93.930 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   94.658 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y ^     | MUX2X1   | 1.000 | 0.897 |   3.927 |   96.377 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201                 | B ^ -> Y v     | MUX2X1   | 0.357 | 0.128 |   4.055 |   96.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2]   | D v            | DFFPOSX1 | 0.357 | 0.000 |   4.056 |   96.506 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.351 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.210 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -91.899 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |  -91.596 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.308 | 0.009 |   0.864 |  -91.586 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.878
- Setup                         4.321
+ Phase Shift                 100.000
= Required Time                96.557
- Arrival Time                  4.106
= Slack Time                   92.451
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.567 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   93.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   93.930 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   94.658 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | S v -> Y ^     | MUX2X1   | 1.062 | 0.937 |   3.967 |   96.418 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259                 | B ^ -> Y v     | MUX2X1   | 0.380 | 0.139 |   4.105 |   96.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0]   | D v            | DFFPOSX1 | 0.380 | 0.000 |   4.106 |   96.557 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.351 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.210 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -91.899 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |  -91.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.343 | 0.020 |   0.878 |  -91.573 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.876
- Setup                         4.345
+ Phase Shift                 100.000
= Required Time                96.531
- Arrival Time                  4.058
= Slack Time                   92.473
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.589 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   93.720 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   93.952 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   94.680 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y ^     | MUX2X1   | 1.000 | 0.897 |   3.927 |   96.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218                 | B ^ -> Y v     | MUX2X1   | 0.359 | 0.131 |   4.057 |   96.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2]   | D v            | DFFPOSX1 | 0.359 | 0.000 |   4.058 |   96.531 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.373 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.232 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -91.922 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |  -91.618 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.311 | 0.021 |   0.876 |  -91.597 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.887
- Setup                         4.328
+ Phase Shift                 100.000
= Required Time                96.559
- Arrival Time                  4.085
= Slack Time                   92.474
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.590 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   93.721 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   93.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   94.681 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y ^     | MUX2X1   | 1.024 | 0.912 |   3.941 |   96.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220                 | B ^ -> Y v     | MUX2X1   | 0.374 | 0.143 |   4.084 |   96.559 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1]   | D v            | DFFPOSX1 | 0.374 | 0.000 |   4.085 |   96.559 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.374 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.234 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -91.923 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.318 | 0.307 |   0.859 |  -91.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.335 | 0.029 |   0.887 |  -91.587 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.873
- Setup                         4.275
+ Phase Shift                 100.000
= Required Time                96.598
- Arrival Time                  4.073
= Slack Time                   92.525
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.641 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   93.771 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   94.732 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.554 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y ^     | MUX2X1   | 1.024 | 0.912 |   3.941 |   96.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169                 | B ^ -> Y v     | MUX2X1   | 0.368 | 0.132 |   4.073 |   96.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1]   | D v            | DFFPOSX1 | 0.368 | 0.000 |   4.073 |   96.598 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.425 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.284 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -91.973 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.318 | 0.307 |   0.859 |  -91.666 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.330 | 0.014 |   0.873 |  -91.652 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.877
- Setup                         4.251
+ Phase Shift                 100.000
= Required Time                96.626
- Arrival Time                  4.038
= Slack Time                   92.588
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.704 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   93.835 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   94.796 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.618 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265                 | S v -> Y ^     | MUX2X1   | 0.948 | 0.857 |   3.887 |   96.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174                 | B ^ -> Y v     | MUX2X1   | 0.355 | 0.150 |   4.037 |   96.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7]   | D v            | DFFPOSX1 | 0.355 | 0.000 |   4.038 |   96.626 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.488 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.348 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.037 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |  -91.733 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.312 | 0.022 |   0.877 |  -91.711 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.884
- Setup                         4.151
+ Phase Shift                 100.000
= Required Time                96.733
- Arrival Time                  4.073
= Slack Time                   92.660
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.776 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   93.907 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.139 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   94.867 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y ^     | MUX2X1   | 1.011 | 0.890 |   3.919 |   96.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U176                 | B ^ -> Y v     | MUX2X1   | 0.373 | 0.153 |   4.073 |   96.732 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6]   | D v            | DFFPOSX1 | 0.373 | 0.001 |   4.073 |   96.733 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.560 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.419 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.108 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |  -91.802 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.345 | 0.026 |   0.884 |  -91.776 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.887
- Setup                         4.149
+ Phase Shift                 100.000
= Required Time                96.738
- Arrival Time                  4.071
= Slack Time                   92.667
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.783 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   93.914 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.146 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   94.874 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y ^     | MUX2X1   | 1.024 | 0.912 |   3.941 |   96.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186                 | B ^ -> Y v     | MUX2X1   | 0.365 | 0.129 |   4.071 |   96.738 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1]   | D v            | DFFPOSX1 | 0.365 | 0.000 |   4.071 |   96.738 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.567 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.427 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.116 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.318 | 0.307 |   0.859 |  -91.809 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.335 | 0.029 |   0.887 |  -91.780 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.891
- Setup                         4.154
+ Phase Shift                 100.000
= Required Time                96.737
- Arrival Time                  4.064
= Slack Time                   92.674
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.790 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   93.921 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   94.881 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.703 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y ^     | MUX2X1   | 1.011 | 0.890 |   3.919 |   96.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266                 | B ^ -> Y v     | MUX2X1   | 0.374 | 0.144 |   4.063 |   96.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6]   | D v            | DFFPOSX1 | 0.374 | 0.000 |   4.064 |   96.737 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.574 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.433 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.122 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |  -91.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.346 | 0.033 |   0.891 |  -91.782 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.890
- Setup                         4.064
+ Phase Shift                 100.000
= Required Time                96.826
- Arrival Time                  4.068
= Slack Time                   92.758
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.874 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   94.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.237 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   94.965 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y ^     | MUX2X1   | 1.011 | 0.890 |   3.919 |   96.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U210                 | B ^ -> Y v     | MUX2X1   | 0.369 | 0.148 |   4.068 |   96.826 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6]   | D v            | DFFPOSX1 | 0.369 | 0.000 |   4.068 |   96.826 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.658 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.517 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.207 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |  -91.900 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.346 | 0.032 |   0.890 |  -91.868 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.875
- Setup                         4.033
+ Phase Shift                 100.000
= Required Time                96.841
- Arrival Time                  4.031
= Slack Time                   92.810
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.926 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   94.057 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   95.017 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.839 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271                 | S v -> Y ^     | MUX2X1   | 0.982 | 0.870 |   3.899 |   96.709 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247                 | B ^ -> Y v     | MUX2X1   | 0.357 | 0.132 |   4.031 |   96.841 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5]   | D v            | DFFPOSX1 | 0.357 | 0.000 |   4.031 |   96.841 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.710 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.569 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.258 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |  -91.948 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.331 | 0.012 |   0.874 |  -91.935 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.890
- Setup                         4.015
+ Phase Shift                 100.000
= Required Time                96.875
- Arrival Time                  4.061
= Slack Time                   92.814
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.930 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   94.061 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   95.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.844 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y ^     | MUX2X1   | 1.011 | 0.890 |   3.919 |   96.733 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142                 | B ^ -> Y v     | MUX2X1   | 0.366 | 0.142 |   4.061 |   96.875 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6]   | D v            | DFFPOSX1 | 0.366 | 0.000 |   4.061 |   96.875 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.714 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.573 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.263 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |  -91.956 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.346 | 0.032 |   0.890 |  -91.924 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.880
- Setup                         3.965
+ Phase Shift                 100.000
= Required Time                96.916
- Arrival Time                  4.076
= Slack Time                   92.839
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.955 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   94.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.318 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   95.046 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.869 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y ^     | MUX2X1   | 1.000 | 0.897 |   3.927 |   96.766 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167                 | B ^ -> Y v     | MUX2X1   | 0.372 | 0.149 |   4.076 |   96.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2]   | D v            | DFFPOSX1 | 0.372 | 0.001 |   4.076 |   96.916 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.739 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.598 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.288 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.308 |   0.859 |  -91.980 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.357 | 0.021 |   0.880 |  -91.959 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.890
- Setup                         3.990
+ Phase Shift                 100.000
= Required Time                96.901
- Arrival Time                  4.057
= Slack Time                   92.844
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.960 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   94.091 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   95.051 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.874 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y ^     | MUX2X1   | 1.011 | 0.890 |   3.919 |   96.764 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228                 | B ^ -> Y v     | MUX2X1   | 0.365 | 0.137 |   4.056 |   96.901 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6]   | D v            | DFFPOSX1 | 0.365 | 0.000 |   4.057 |   96.901 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.744 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.604 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.293 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |  -91.986 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.346 | 0.032 |   0.890 |  -91.954 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.876
- Setup                         3.993
+ Phase Shift                 100.000
= Required Time                96.882
- Arrival Time                  4.029
= Slack Time                   92.854
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.970 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   94.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.333 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   95.061 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.883 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271                 | S v -> Y ^     | MUX2X1   | 0.982 | 0.870 |   3.899 |   96.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269                 | B ^ -> Y v     | MUX2X1   | 0.355 | 0.129 |   4.028 |   96.882 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5]   | D v            | DFFPOSX1 | 0.355 | 0.000 |   4.029 |   96.882 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.754 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.613 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.302 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |  -91.991 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.332 | 0.013 |   0.876 |  -91.978 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.878
- Setup                         3.949
+ Phase Shift                 100.000
= Required Time                96.928
- Arrival Time                  4.027
= Slack Time                   92.902
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.018 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   94.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.381 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   95.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.931 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271                 | S v -> Y ^     | MUX2X1   | 0.982 | 0.870 |   3.899 |   96.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144                 | B ^ -> Y v     | MUX2X1   | 0.354 | 0.127 |   4.026 |   96.928 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5]   | D v            | DFFPOSX1 | 0.354 | 0.000 |   4.027 |   96.928 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.802 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.661 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.350 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |  -92.039 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.333 | 0.015 |   0.878 |  -92.024 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.893
- Setup                         3.890
+ Phase Shift                 100.000
= Required Time                97.004
- Arrival Time                  4.037
= Slack Time                   92.967
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.083 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   94.213 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.446 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   95.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.996 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271                 | S v -> Y ^     | MUX2X1   | 0.982 | 0.870 |   3.899 |   96.866 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178                 | B ^ -> Y v     | MUX2X1   | 0.360 | 0.137 |   4.037 |   97.003 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5]   | D v            | DFFPOSX1 | 0.360 | 0.000 |   4.037 |   97.004 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.867 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.726 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.415 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |  -92.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.346 | 0.035 |   0.893 |  -92.073 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.876
- Setup                         3.896
+ Phase Shift                 100.000
= Required Time                96.979
- Arrival Time                  4.011
= Slack Time                   92.968
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.084 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   94.215 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.447 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   95.175 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   95.998 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.952 | 0.847 |   3.876 |   96.844 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163                 | B ^ -> Y v     | MUX2X1   | 0.351 | 0.135 |   4.011 |   96.979 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4]   | D v            | DFFPOSX1 | 0.351 | 0.000 |   4.011 |   96.979 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.868 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.727 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.417 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |  -92.106 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.332 | 0.014 |   0.876 |  -92.092 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.893
- Setup                         3.864
+ Phase Shift                 100.000
= Required Time                97.029
- Arrival Time                  4.035
= Slack Time                   92.994
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.110 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   94.241 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.473 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   95.201 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   96.024 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271                 | S v -> Y ^     | MUX2X1   | 0.982 | 0.870 |   3.899 |   96.893 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212                 | B ^ -> Y v     | MUX2X1   | 0.359 | 0.135 |   4.035 |   97.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5]   | D v            | DFFPOSX1 | 0.359 | 0.000 |   4.035 |   97.029 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.894 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.754 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.443 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |  -92.136 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.346 | 0.035 |   0.893 |  -92.101 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.880
- Setup                         3.873
+ Phase Shift                 100.000
= Required Time                97.007
- Arrival Time                  4.012
= Slack Time                   92.995
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.111 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   94.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   95.202 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   96.024 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.952 | 0.847 |   3.876 |   96.871 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180                 | B ^ -> Y v     | MUX2X1   | 0.351 | 0.136 |   4.012 |   97.007 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4]   | D v            | DFFPOSX1 | 0.351 | 0.000 |   4.012 |   97.007 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.895 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.754 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.443 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |  -92.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.334 | 0.018 |   0.880 |  -92.115 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.886
- Setup                         3.863
+ Phase Shift                 100.000
= Required Time                97.024
- Arrival Time                  4.012
= Slack Time                   93.011
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.128 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   94.258 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   95.219 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   96.041 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.952 | 0.847 |   3.876 |   96.888 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197                 | B ^ -> Y v     | MUX2X1   | 0.351 | 0.135 |   4.012 |   97.023 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4]   | D v            | DFFPOSX1 | 0.351 | 0.000 |   4.012 |   97.024 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.912 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.771 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.460 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |  -92.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.336 | 0.024 |   0.886 |  -92.125 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.893
- Setup                         3.847
+ Phase Shift                 100.000
= Required Time                97.046
- Arrival Time                  4.034
= Slack Time                   93.012
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.128 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   94.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   95.220 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   96.042 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271                 | S v -> Y ^     | MUX2X1   | 0.982 | 0.870 |   3.899 |   96.911 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U195                 | B ^ -> Y v     | MUX2X1   | 0.358 | 0.135 |   4.034 |   97.046 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5]   | D v            | DFFPOSX1 | 0.358 | 0.000 |   4.034 |   97.046 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.912 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.772 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.461 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |  -92.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.346 | 0.035 |   0.893 |  -92.119 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.884
- Setup                         3.854
+ Phase Shift                 100.000
= Required Time                97.030
- Arrival Time                  4.011
= Slack Time                   93.019
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.135 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   94.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   95.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   96.048 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.952 | 0.847 |   3.876 |   96.895 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232                 | B ^ -> Y v     | MUX2X1   | 0.351 | 0.135 |   4.011 |   97.030 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4]   | D v            | DFFPOSX1 | 0.351 | 0.000 |   4.011 |   97.030 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.919 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.778 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.467 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |  -92.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.335 | 0.022 |   0.884 |  -92.135 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.899
- Setup                         3.807
+ Phase Shift                 100.000
= Required Time                97.092
- Arrival Time                  4.071
= Slack Time                   93.021
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.138 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   94.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   95.229 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   96.051 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y ^     | MUX2X1   | 1.000 | 0.897 |   3.927 |   96.948 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253                 | B ^ -> Y v     | MUX2X1   | 0.369 | 0.143 |   4.070 |   97.092 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2]   | D v            | DFFPOSX1 | 0.369 | 0.000 |   4.071 |   97.092 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.922 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.781 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.470 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.308 |   0.859 |  -92.162 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.364 | 0.040 |   0.899 |  -92.122 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.862
- Setup                         4.591
+ Phase Shift                 100.000
= Required Time                96.271
- Arrival Time                  3.238
= Slack Time                   93.033
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.149 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   94.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   95.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 0.985 | 0.878 |   3.085 |   96.118 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182               | B ^ -> Y v     | MUX2X1   | 0.371 | 0.152 |   3.238 |   96.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | D v            | DFFPOSX1 | 0.371 | 0.001 |   3.238 |   96.271 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.933 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.792 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.481 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.306 | 0.303 |   0.854 |  -92.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.312 | 0.008 |   0.862 |  -92.171 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.886
- Setup                         3.792
+ Phase Shift                 100.000
= Required Time                97.093
- Arrival Time                  4.057
= Slack Time                   93.037
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.153 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   94.283 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   95.244 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   96.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y ^     | MUX2X1   | 1.011 | 0.890 |   3.919 |   96.956 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159                 | B ^ -> Y v     | MUX2X1   | 0.365 | 0.137 |   4.056 |   97.093 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6]   | D v            | DFFPOSX1 | 0.365 | 0.000 |   4.057 |   97.093 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.937 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.796 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.485 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.308 |   0.859 |  -92.177 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.360 | 0.026 |   0.885 |  -92.151 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.887
- Setup                         3.829
+ Phase Shift                 100.000
= Required Time                97.058
- Arrival Time                  4.009
= Slack Time                   93.049
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.165 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   94.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   95.256 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   96.078 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.952 | 0.847 |   3.876 |   96.925 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272                 | B ^ -> Y v     | MUX2X1   | 0.350 | 0.133 |   4.009 |   97.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4]   | D v            | DFFPOSX1 | 0.350 | 0.000 |   4.009 |   97.058 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.949 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.808 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.497 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |  -92.186 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.336 | 0.024 |   0.887 |  -92.162 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.893
- Setup                         3.810
+ Phase Shift                 100.000
= Required Time                97.083
- Arrival Time                  4.031
= Slack Time                   93.052
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.169 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   94.299 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.531 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   95.260 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   96.082 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271                 | S v -> Y ^     | MUX2X1   | 0.982 | 0.870 |   3.899 |   96.952 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161                 | B ^ -> Y v     | MUX2X1   | 0.356 | 0.132 |   4.031 |   97.083 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5]   | D v            | DFFPOSX1 | 0.356 | 0.000 |   4.031 |   97.083 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.952 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.812 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.501 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |  -92.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.346 | 0.035 |   0.893 |  -92.159 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.886
- Setup                         3.823
+ Phase Shift                 100.000
= Required Time                97.063
- Arrival Time                  4.010
= Slack Time                   93.053
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.169 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   94.300 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.532 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   95.260 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   96.083 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.952 | 0.847 |   3.876 |   96.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214                 | B ^ -> Y v     | MUX2X1   | 0.349 | 0.133 |   4.010 |   97.063 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4]   | D v            | DFFPOSX1 | 0.349 | 0.000 |   4.010 |   97.063 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.953 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.812 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.502 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |  -92.191 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.335 | 0.023 |   0.885 |  -92.168 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.886
- Setup                         3.775
+ Phase Shift                 100.000
= Required Time                97.111
- Arrival Time                  4.057
= Slack Time                   93.054
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.170 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   94.301 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   95.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   96.084 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y ^     | MUX2X1   | 1.011 | 0.890 |   3.919 |   96.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U193                 | B ^ -> Y v     | MUX2X1   | 0.364 | 0.137 |   4.057 |   97.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6]   | D v            | DFFPOSX1 | 0.364 | 0.000 |   4.057 |   97.111 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.954 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.814 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.503 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.308 |   0.859 |  -92.195 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.360 | 0.027 |   0.886 |  -92.168 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.897
- Setup                         3.775
+ Phase Shift                 100.000
= Required Time                97.122
- Arrival Time                  4.054
= Slack Time                   93.067
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.183 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   94.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   95.275 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   96.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265                 | S v -> Y ^     | MUX2X1   | 0.948 | 0.857 |   3.887 |   96.954 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140                 | B ^ -> Y v     | MUX2X1   | 0.367 | 0.167 |   4.054 |   97.121 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7]   | D v            | DFFPOSX1 | 0.367 | 0.001 |   4.054 |   97.122 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.967 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.827 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.516 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.308 |   0.859 |  -92.208 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.364 | 0.038 |   0.897 |  -92.170 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.894
- Setup                         3.775
+ Phase Shift                 100.000
= Required Time                97.119
- Arrival Time                  4.028
= Slack Time                   93.091
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.207 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   94.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   95.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   96.121 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271                 | S v -> Y ^     | MUX2X1   | 0.982 | 0.870 |   3.899 |   96.990 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230                 | B ^ -> Y v     | MUX2X1   | 0.354 | 0.128 |   4.027 |   97.118 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5]   | D v            | DFFPOSX1 | 0.354 | 0.000 |   4.028 |   97.119 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.991 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.851 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.540 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |  -92.233 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.346 | 0.036 |   0.894 |  -92.197 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.899
- Setup                         3.688
+ Phase Shift                 100.000
= Required Time                97.211
- Arrival Time                  4.062
= Slack Time                   93.149
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.265 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   94.396 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   95.356 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   96.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y ^     | MUX2X1   | 1.000 | 0.897 |   3.927 |   97.076 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150                 | B ^ -> Y v     | MUX2X1   | 0.362 | 0.135 |   4.062 |   97.211 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2]   | D v            | DFFPOSX1 | 0.362 | 0.000 |   4.062 |   97.211 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.049 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.908 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.597 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.308 |   0.859 |  -92.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.364 | 0.039 |   0.899 |  -92.250 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.887
- Setup                         3.728
+ Phase Shift                 100.000
= Required Time                97.159
- Arrival Time                  4.004
= Slack Time                   93.155
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.271 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.032 | 0.131 |   1.247 |   94.402 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.315 | 0.232 |   1.479 |   94.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.883 | 0.728 |   2.207 |   95.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.765 | 0.822 |   3.030 |   96.185 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.952 | 0.847 |   3.876 |   97.031 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249                 | B ^ -> Y v     | MUX2X1   | 0.345 | 0.128 |   4.004 |   97.159 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4]   | D v            | DFFPOSX1 | 0.345 | 0.000 |   4.004 |   97.159 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.055 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -92.914 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -92.604 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |  -92.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.336 | 0.025 |   0.887 |  -92.268 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

