{
  "module_name": "target.h",
  "hash_id": "6474bb4febce5abbde93d962a5810a7b506bae68fb31963837a4e9af32283d98",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/ath6kl/target.h",
  "human_readable_source": " \n\n#ifndef TARGET_H\n#define TARGET_H\n\n#define AR6003_BOARD_DATA_SZ\t\t1024\n#define AR6003_BOARD_EXT_DATA_SZ\t768\n#define AR6003_BOARD_EXT_DATA_SZ_V2\t1024\n\n#define AR6004_BOARD_DATA_SZ     6144\n#define AR6004_BOARD_EXT_DATA_SZ 0\n\n#define RESET_CONTROL_ADDRESS\t\t0x00004000\n#define RESET_CONTROL_COLD_RST\t\t0x00000100\n#define RESET_CONTROL_MBOX_RST\t\t0x00000004\n\n#define CPU_CLOCK_STANDARD_S\t\t0\n#define CPU_CLOCK_STANDARD\t\t0x00000003\n#define CPU_CLOCK_ADDRESS\t\t0x00000020\n\n#define CLOCK_CONTROL_ADDRESS\t\t0x00000028\n#define CLOCK_CONTROL_LF_CLK32_S\t2\n#define CLOCK_CONTROL_LF_CLK32\t\t0x00000004\n\n#define SYSTEM_SLEEP_ADDRESS\t\t0x000000c4\n#define SYSTEM_SLEEP_DISABLE_S\t\t0\n#define SYSTEM_SLEEP_DISABLE\t\t0x00000001\n\n#define LPO_CAL_ADDRESS\t\t\t0x000000e0\n#define LPO_CAL_ENABLE_S\t\t20\n#define LPO_CAL_ENABLE\t\t\t0x00100000\n\n#define GPIO_PIN9_ADDRESS\t\t0x0000004c\n#define GPIO_PIN10_ADDRESS\t\t0x00000050\n#define GPIO_PIN11_ADDRESS\t\t0x00000054\n#define GPIO_PIN12_ADDRESS\t\t0x00000058\n#define GPIO_PIN13_ADDRESS\t\t0x0000005c\n\n#define HOST_INT_STATUS_ADDRESS\t\t0x00000400\n#define HOST_INT_STATUS_ERROR_S\t\t7\n#define HOST_INT_STATUS_ERROR\t\t0x00000080\n\n#define HOST_INT_STATUS_CPU_S\t\t6\n#define HOST_INT_STATUS_CPU\t\t0x00000040\n\n#define HOST_INT_STATUS_COUNTER_S\t4\n#define HOST_INT_STATUS_COUNTER\t\t0x00000010\n\n#define CPU_INT_STATUS_ADDRESS\t\t0x00000401\n\n#define ERROR_INT_STATUS_ADDRESS\t0x00000402\n#define ERROR_INT_STATUS_WAKEUP_S\t2\n#define ERROR_INT_STATUS_WAKEUP\t\t0x00000004\n\n#define ERROR_INT_STATUS_RX_UNDERFLOW_S\t1\n#define ERROR_INT_STATUS_RX_UNDERFLOW\t0x00000002\n\n#define ERROR_INT_STATUS_TX_OVERFLOW_S\t0\n#define ERROR_INT_STATUS_TX_OVERFLOW\t0x00000001\n\n#define COUNTER_INT_STATUS_ADDRESS\t0x00000403\n#define COUNTER_INT_STATUS_COUNTER_S\t0\n#define COUNTER_INT_STATUS_COUNTER\t0x000000ff\n\n#define RX_LOOKAHEAD_VALID_ADDRESS\t0x00000405\n\n#define INT_STATUS_ENABLE_ADDRESS\t0x00000418\n#define INT_STATUS_ENABLE_ERROR_S\t7\n#define INT_STATUS_ENABLE_ERROR\t\t0x00000080\n\n#define INT_STATUS_ENABLE_CPU_S\t\t6\n#define INT_STATUS_ENABLE_CPU\t\t0x00000040\n\n#define INT_STATUS_ENABLE_INT_S\t\t5\n#define INT_STATUS_ENABLE_INT\t\t0x00000020\n#define INT_STATUS_ENABLE_COUNTER_S\t4\n#define INT_STATUS_ENABLE_COUNTER\t0x00000010\n\n#define INT_STATUS_ENABLE_MBOX_DATA_S\t0\n#define INT_STATUS_ENABLE_MBOX_DATA\t0x0000000f\n\n#define CPU_INT_STATUS_ENABLE_ADDRESS\t0x00000419\n#define CPU_INT_STATUS_ENABLE_BIT_S\t0\n#define CPU_INT_STATUS_ENABLE_BIT\t0x000000ff\n\n#define ERROR_STATUS_ENABLE_ADDRESS\t\t0x0000041a\n#define ERROR_STATUS_ENABLE_RX_UNDERFLOW_S\t1\n#define ERROR_STATUS_ENABLE_RX_UNDERFLOW\t0x00000002\n\n#define ERROR_STATUS_ENABLE_TX_OVERFLOW_S\t0\n#define ERROR_STATUS_ENABLE_TX_OVERFLOW\t\t0x00000001\n\n#define COUNTER_INT_STATUS_ENABLE_ADDRESS\t0x0000041b\n#define COUNTER_INT_STATUS_ENABLE_BIT_S\t\t0\n#define COUNTER_INT_STATUS_ENABLE_BIT\t\t0x000000ff\n\n#define COUNT_ADDRESS\t\t\t0x00000420\n\n#define COUNT_DEC_ADDRESS\t\t0x00000440\n\n#define WINDOW_DATA_ADDRESS\t\t0x00000474\n#define WINDOW_WRITE_ADDR_ADDRESS\t0x00000478\n#define WINDOW_READ_ADDR_ADDRESS\t0x0000047c\n#define CPU_DBG_SEL_ADDRESS\t\t0x00000483\n#define CPU_DBG_ADDRESS\t\t\t0x00000484\n\n#define LOCAL_SCRATCH_ADDRESS\t\t0x000000c0\n#define ATH6KL_OPTION_SLEEP_DISABLE\t0x08\n\n#define RTC_BASE_ADDRESS\t\t0x00004000\n#define GPIO_BASE_ADDRESS\t\t0x00014000\n#define MBOX_BASE_ADDRESS\t\t0x00018000\n#define ANALOG_INTF_BASE_ADDRESS\t0x0001c000\n\n \n#define ATH6KL_ANALOG_PLL_REGISTER\t(ANALOG_INTF_BASE_ADDRESS + 0x284)\n\n#define SM(f, v)\t(((v) << f##_S) & f)\n#define MS(f, v)\t(((v) & f) >> f##_S)\n\n \n#define ATH6KL_AR6003_HI_START_ADDR           0x00540600\n#define ATH6KL_AR6004_HI_START_ADDR           0x00400800\n\n \nstruct host_interest {\n\t \n\tu32 hi_app_host_interest;                       \n\n\t \n\tu32 hi_failure_state;                           \n\n\t \n\tu32 hi_dbglog_hdr;                              \n\n\tu32 hi_unused1;                        \n\n\t \n\tu32 hi_option_flag;                             \n\n\t \n\tu32 hi_serial_enable;                           \n\n\t \n\tu32 hi_dset_list_head;                          \n\n\t \n\tu32 hi_app_start;                               \n\n\t \n\tu32 hi_skip_clock_init;                         \n\tu32 hi_core_clock_setting;                      \n\tu32 hi_cpu_clock_setting;                       \n\tu32 hi_system_sleep_setting;                    \n\tu32 hi_xtal_control_setting;                    \n\tu32 hi_pll_ctrl_setting_24ghz;                  \n\tu32 hi_pll_ctrl_setting_5ghz;                   \n\tu32 hi_ref_voltage_trim_setting;                \n\tu32 hi_clock_info;                              \n\n\t \n\tu32 hi_bank0_addr_value;                        \n\tu32 hi_bank0_read_value;                        \n\tu32 hi_bank0_write_value;                       \n\tu32 hi_bank0_config_value;                      \n\n\t \n\tu32 hi_board_data;                              \n\tu32 hi_board_data_initialized;                  \n\n\tu32 hi_dset_ram_index_tbl;                      \n\n\tu32 hi_desired_baud_rate;                       \n\tu32 hi_dbglog_config;                           \n\tu32 hi_end_ram_reserve_sz;                      \n\tu32 hi_mbox_io_block_sz;                        \n\n\tu32 hi_num_bpatch_streams;                      \n\tu32 hi_mbox_isr_yield_limit;                    \n\n\tu32 hi_refclk_hz;                               \n\tu32 hi_ext_clk_detected;                        \n\tu32 hi_dbg_uart_txpin;                          \n\tu32 hi_dbg_uart_rxpin;                          \n\tu32 hi_hci_uart_baud;                           \n\tu32 hi_hci_uart_pin_assignments;                \n\t \n\tu32 hi_hci_uart_baud_scale_val;                 \n\tu32 hi_hci_uart_baud_step_val;                  \n\n\tu32 hi_allocram_start;                          \n\tu32 hi_allocram_sz;                             \n\tu32 hi_hci_bridge_flags;                        \n\tu32 hi_hci_uart_support_pins;                   \n\t \n\tu32 hi_hci_uart_pwr_mgmt_params;                \n\t \n\n\t \n\tu32 hi_board_ext_data;                 \n\tu32 hi_board_ext_data_config;          \n\n\t \n\t \n\tu32 hi_reset_flag;                             \n\t \n\tu32 hi_reset_flag_valid;                       \n\tu32 hi_hci_uart_pwr_mgmt_params_ext;            \n\t \n\t \n\tu32 hi_acs_flags;                               \n\tu32 hi_console_flags;                           \n\tu32 hi_nvram_state;                             \n\tu32 hi_option_flag2;                            \n\n\t \n\tu32 hi_sw_version_override;                     \n\tu32 hi_abi_version_override;                    \n\n\t \n\tu32 hi_hp_rx_traffic_ratio;                     \n\n\t \n\tu32 hi_test_apps_related;                       \n\t \n\tu32 hi_ota_testscript;                          \n\t \n\tu32 hi_cal_data;                                \n\t \n\tu32 hi_pktlog_num_buffers;                      \n\n} __packed;\n\n#define HI_ITEM(item)  offsetof(struct host_interest, item)\n\n#define HI_OPTION_MAC_ADDR_METHOD_SHIFT\t3\n\n#define HI_OPTION_FW_MODE_IBSS    0x0\n#define HI_OPTION_FW_MODE_BSS_STA 0x1\n#define HI_OPTION_FW_MODE_AP      0x2\n\n#define HI_OPTION_FW_SUBMODE_NONE      0x0\n#define HI_OPTION_FW_SUBMODE_P2PDEV    0x1\n#define HI_OPTION_FW_SUBMODE_P2PCLIENT 0x2\n#define HI_OPTION_FW_SUBMODE_P2PGO     0x3\n\n#define HI_OPTION_NUM_DEV_SHIFT   0x9\n\n#define HI_OPTION_FW_BRIDGE_SHIFT 0x04\n\n \n#define HI_OPTION_FW_MODE_BITS\t       0x2\n#define HI_OPTION_FW_MODE_SHIFT        0xC\n\n#define HI_OPTION_FW_SUBMODE_BITS      0x2\n#define HI_OPTION_FW_SUBMODE_SHIFT     0x14\n\n \n#define AR6003_VTOP(vaddr) ((vaddr) & 0x001fffff)\n#define AR6004_VTOP(vaddr) (vaddr)\n\n#define TARG_VTOP(target_type, vaddr) \\\n\t(((target_type) == TARGET_TYPE_AR6003) ? AR6003_VTOP(vaddr) : \\\n\t(((target_type) == TARGET_TYPE_AR6004) ? AR6004_VTOP(vaddr) : 0))\n\n#define ATH6KL_FWLOG_PAYLOAD_SIZE\t\t1500\n\nstruct ath6kl_dbglog_buf {\n\t__le32 next;\n\t__le32 buffer_addr;\n\t__le32 bufsize;\n\t__le32 length;\n\t__le32 count;\n\t__le32 free;\n} __packed;\n\nstruct ath6kl_dbglog_hdr {\n\t__le32 dbuf_addr;\n\t__le32 dropped;\n} __packed;\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}