

================================================================
== Vitis HLS Report for 'cabac_top'
================================================================
* Date:           Sun May  7 10:30:17 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 5 
2 --> 3 
3 --> 4 
4 --> 7 
5 --> 6 
6 --> 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12"   --->   Operation 26 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%globalCtx_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %globalCtx"   --->   Operation 28 'read' 'globalCtx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ctx, void @empty_25, i32 0, i32 0, void @empty_26, i32 64, i32 0, void @empty_7, void @empty_18, void @empty_26, i32 16, i32 16, i32 16, i32 16, void @empty_26, void @empty_26"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ctx"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %globalCtx, void @empty_19, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_6, void @empty_5, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_4"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %globalCtx, void @empty_23, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_4"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %bitStream, void @empty, i32 1, i32 1, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %bitStream"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %bitOut, void @empty, i32 1, i32 1, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %bitOut"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4096 %data_in_s, void @empty, i32 1, i32 1, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4096 %data_in_s"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i336 %data_out_s, void @empty, i32 1, i32 1, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i336 %data_out_s"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_19, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_6, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%streamCtxRAM = alloca i64 1" [src/top.cpp:26]   --->   Operation 42 'alloca' 'streamCtxRAM' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 512> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @streamCtxRAM_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i8 %streamCtxRAM, i8 %streamCtxRAM"   --->   Operation 43 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %streamCtxRAM, void @empty_21, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ctxTables = alloca i64 1" [src/top.cpp:29]   --->   Operation 45 'alloca' 'ctxTables' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_out_1 = alloca i64 1"   --->   Operation 46 'alloca' 'data_out_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_out_1_addr = getelementptr i16 %data_out_1, i64 0, i64 0" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 47 'getelementptr' 'data_out_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_out_1_addr_1 = getelementptr i16 %data_out_1, i64 0, i64 1" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 48 'getelementptr' 'data_out_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_out_1_addr_2 = getelementptr i16 %data_out_1, i64 0, i64 2" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 49 'getelementptr' 'data_out_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%data_out_1_addr_3 = getelementptr i16 %data_out_1, i64 0, i64 3" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 50 'getelementptr' 'data_out_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%data_out_1_addr_4 = getelementptr i16 %data_out_1, i64 0, i64 4" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 51 'getelementptr' 'data_out_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%data_out_1_addr_5 = getelementptr i16 %data_out_1, i64 0, i64 5" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 52 'getelementptr' 'data_out_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%data_out_1_addr_6 = getelementptr i16 %data_out_1, i64 0, i64 6" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 53 'getelementptr' 'data_out_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%data_out_1_addr_7 = getelementptr i16 %data_out_1, i64 0, i64 7" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 54 'getelementptr' 'data_out_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%data_out_1_addr_8 = getelementptr i16 %data_out_1, i64 0, i64 8" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 55 'getelementptr' 'data_out_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%data_out_1_addr_9 = getelementptr i16 %data_out_1, i64 0, i64 9" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 56 'getelementptr' 'data_out_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%data_out_1_addr_10 = getelementptr i16 %data_out_1, i64 0, i64 10" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 57 'getelementptr' 'data_out_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%data_out_1_addr_11 = getelementptr i16 %data_out_1, i64 0, i64 11" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 58 'getelementptr' 'data_out_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%data_out_1_addr_12 = getelementptr i16 %data_out_1, i64 0, i64 12" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 59 'getelementptr' 'data_out_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%data_out_1_addr_13 = getelementptr i16 %data_out_1, i64 0, i64 13" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 60 'getelementptr' 'data_out_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%data_out_1_addr_14 = getelementptr i16 %data_out_1, i64 0, i64 14" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 61 'getelementptr' 'data_out_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tempBst = alloca i64 1" [src/top.cpp:44]   --->   Operation 62 'alloca' 'tempBst' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = read i4096 @_ssdm_op_Read.axis.volatile.i4096P128A, i4096 %data_in_s" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 63 'read' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%data_in_s_header_slice_sao_luma_flag = bitselect i1 @_ssdm_op_BitSelect.i1.i4096.i32, i4096 %tmp, i32 160" [src/top.cpp:35]   --->   Operation 64 'bitselect' 'data_in_s_header_slice_sao_luma_flag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%data_in_s_header_slice_sao_chroma_flag = bitselect i1 @_ssdm_op_BitSelect.i1.i4096.i32, i4096 %tmp, i32 168" [src/top.cpp:35]   --->   Operation 65 'bitselect' 'data_in_s_header_slice_sao_chroma_flag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%data_in_s_header_slice_type = partselect i32 @_ssdm_op_PartSelect.i32.i4096.i32.i32, i4096 %tmp, i32 192, i32 223" [src/top.cpp:35]   --->   Operation 66 'partselect' 'data_in_s_header_slice_type' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%data_in_s_header_cabac_init_flag = bitselect i1 @_ssdm_op_BitSelect.i1.i4096.i32, i4096 %tmp, i32 224" [src/top.cpp:35]   --->   Operation 67 'bitselect' 'data_in_s_header_cabac_init_flag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i4096.i32.i32, i4096 %tmp, i32 256, i32 286" [src/top.cpp:33]   --->   Operation 68 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%data_in_left_ctu_SaoTypeIdx_0 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 288, i32 295" [src/top.cpp:35]   --->   Operation 69 'partselect' 'data_in_left_ctu_SaoTypeIdx_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%data_in_left_ctu_SaoTypeIdx_1 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 296, i32 303" [src/top.cpp:35]   --->   Operation 70 'partselect' 'data_in_left_ctu_SaoTypeIdx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%data_in_left_ctu_SaoTypeIdx_2 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 304, i32 311" [src/top.cpp:35]   --->   Operation 71 'partselect' 'data_in_left_ctu_SaoTypeIdx_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%data_in_left_ctu_SaoOffsetVal_0_0 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 320, i32 335" [src/top.cpp:35]   --->   Operation 72 'partselect' 'data_in_left_ctu_SaoOffsetVal_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%data_in_left_ctu_SaoOffsetVal_1_0 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 336, i32 351" [src/top.cpp:35]   --->   Operation 73 'partselect' 'data_in_left_ctu_SaoOffsetVal_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%data_in_left_ctu_SaoOffsetVal_2_0 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 352, i32 367" [src/top.cpp:35]   --->   Operation 74 'partselect' 'data_in_left_ctu_SaoOffsetVal_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%data_in_left_ctu_SaoOffsetVal_3_0 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 368, i32 383" [src/top.cpp:35]   --->   Operation 75 'partselect' 'data_in_left_ctu_SaoOffsetVal_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%data_in_left_ctu_SaoOffsetVal_4_0 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 384, i32 399" [src/top.cpp:35]   --->   Operation 76 'partselect' 'data_in_left_ctu_SaoOffsetVal_4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%data_in_left_ctu_SaoOffsetVal_0_1 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 400, i32 415" [src/top.cpp:35]   --->   Operation 77 'partselect' 'data_in_left_ctu_SaoOffsetVal_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%data_in_left_ctu_SaoOffsetVal_1_1 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 416, i32 431" [src/top.cpp:35]   --->   Operation 78 'partselect' 'data_in_left_ctu_SaoOffsetVal_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%data_in_left_ctu_SaoOffsetVal_2_1 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 432, i32 447" [src/top.cpp:35]   --->   Operation 79 'partselect' 'data_in_left_ctu_SaoOffsetVal_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%data_in_left_ctu_SaoOffsetVal_3_1 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 448, i32 463" [src/top.cpp:35]   --->   Operation 80 'partselect' 'data_in_left_ctu_SaoOffsetVal_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%data_in_left_ctu_SaoOffsetVal_4_1 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 464, i32 479" [src/top.cpp:35]   --->   Operation 81 'partselect' 'data_in_left_ctu_SaoOffsetVal_4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%data_in_left_ctu_SaoOffsetVal_0_2 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 480, i32 495" [src/top.cpp:35]   --->   Operation 82 'partselect' 'data_in_left_ctu_SaoOffsetVal_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%data_in_left_ctu_SaoOffsetVal_1_2 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 496, i32 511" [src/top.cpp:35]   --->   Operation 83 'partselect' 'data_in_left_ctu_SaoOffsetVal_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%data_in_left_ctu_SaoOffsetVal_2_2 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 512, i32 527" [src/top.cpp:35]   --->   Operation 84 'partselect' 'data_in_left_ctu_SaoOffsetVal_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%data_in_left_ctu_SaoOffsetVal_3_2 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 528, i32 543" [src/top.cpp:35]   --->   Operation 85 'partselect' 'data_in_left_ctu_SaoOffsetVal_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%data_in_left_ctu_SaoOffsetVal_4_2 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 544, i32 559" [src/top.cpp:35]   --->   Operation 86 'partselect' 'data_in_left_ctu_SaoOffsetVal_4_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%data_in_left_ctu_SaoEOClass_0 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 560, i32 567" [src/top.cpp:35]   --->   Operation 87 'partselect' 'data_in_left_ctu_SaoEOClass_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%data_in_left_ctu_SaoEOClass_1 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 568, i32 575" [src/top.cpp:35]   --->   Operation 88 'partselect' 'data_in_left_ctu_SaoEOClass_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%data_in_left_ctu_SaoEOClass_2 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 576, i32 583" [src/top.cpp:35]   --->   Operation 89 'partselect' 'data_in_left_ctu_SaoEOClass_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%data_in_left_ctu_sao_band_position_0 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 584, i32 591" [src/top.cpp:35]   --->   Operation 90 'partselect' 'data_in_left_ctu_sao_band_position_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%data_in_left_ctu_sao_band_position_1 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 592, i32 599" [src/top.cpp:35]   --->   Operation 91 'partselect' 'data_in_left_ctu_sao_band_position_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%data_in_left_ctu_sao_band_position_2 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 600, i32 607" [src/top.cpp:35]   --->   Operation 92 'partselect' 'data_in_left_ctu_sao_band_position_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%data_in_left_ctu_is_available = bitselect i1 @_ssdm_op_BitSelect.i1.i4096.i32, i4096 %tmp, i32 608" [src/top.cpp:35]   --->   Operation 93 'bitselect' 'data_in_left_ctu_is_available' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%data_in_up_ctu_SaoTypeIdx_0 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 2160, i32 2167" [src/top.cpp:35]   --->   Operation 94 'partselect' 'data_in_up_ctu_SaoTypeIdx_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%data_in_up_ctu_SaoTypeIdx_1 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 2168, i32 2175" [src/top.cpp:35]   --->   Operation 95 'partselect' 'data_in_up_ctu_SaoTypeIdx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%data_in_up_ctu_SaoTypeIdx_2 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 2176, i32 2183" [src/top.cpp:35]   --->   Operation 96 'partselect' 'data_in_up_ctu_SaoTypeIdx_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%data_in_up_ctu_SaoOffsetVal_0_0 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2192, i32 2207" [src/top.cpp:35]   --->   Operation 97 'partselect' 'data_in_up_ctu_SaoOffsetVal_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%data_in_up_ctu_SaoOffsetVal_1_0 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2208, i32 2223" [src/top.cpp:35]   --->   Operation 98 'partselect' 'data_in_up_ctu_SaoOffsetVal_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%data_in_up_ctu_SaoOffsetVal_2_0 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2224, i32 2239" [src/top.cpp:35]   --->   Operation 99 'partselect' 'data_in_up_ctu_SaoOffsetVal_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%data_in_up_ctu_SaoOffsetVal_3_0 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2240, i32 2255" [src/top.cpp:35]   --->   Operation 100 'partselect' 'data_in_up_ctu_SaoOffsetVal_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%data_in_up_ctu_SaoOffsetVal_4_0 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2256, i32 2271" [src/top.cpp:35]   --->   Operation 101 'partselect' 'data_in_up_ctu_SaoOffsetVal_4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%data_in_up_ctu_SaoOffsetVal_0_1 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2272, i32 2287" [src/top.cpp:35]   --->   Operation 102 'partselect' 'data_in_up_ctu_SaoOffsetVal_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%data_in_up_ctu_SaoOffsetVal_1_1 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2288, i32 2303" [src/top.cpp:35]   --->   Operation 103 'partselect' 'data_in_up_ctu_SaoOffsetVal_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%data_in_up_ctu_SaoOffsetVal_2_1 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2304, i32 2319" [src/top.cpp:35]   --->   Operation 104 'partselect' 'data_in_up_ctu_SaoOffsetVal_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%data_in_up_ctu_SaoOffsetVal_3_1 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2320, i32 2335" [src/top.cpp:35]   --->   Operation 105 'partselect' 'data_in_up_ctu_SaoOffsetVal_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%data_in_up_ctu_SaoOffsetVal_4_1 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2336, i32 2351" [src/top.cpp:35]   --->   Operation 106 'partselect' 'data_in_up_ctu_SaoOffsetVal_4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%data_in_up_ctu_SaoOffsetVal_0_2 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2352, i32 2367" [src/top.cpp:35]   --->   Operation 107 'partselect' 'data_in_up_ctu_SaoOffsetVal_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%data_in_up_ctu_SaoOffsetVal_1_2 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2368, i32 2383" [src/top.cpp:35]   --->   Operation 108 'partselect' 'data_in_up_ctu_SaoOffsetVal_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%data_in_up_ctu_SaoOffsetVal_2_2 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2384, i32 2399" [src/top.cpp:35]   --->   Operation 109 'partselect' 'data_in_up_ctu_SaoOffsetVal_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%data_in_up_ctu_SaoOffsetVal_3_2 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2400, i32 2415" [src/top.cpp:35]   --->   Operation 110 'partselect' 'data_in_up_ctu_SaoOffsetVal_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%data_in_up_ctu_SaoOffsetVal_4_2 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2416, i32 2431" [src/top.cpp:35]   --->   Operation 111 'partselect' 'data_in_up_ctu_SaoOffsetVal_4_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%data_in_up_ctu_SaoEOClass_0 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 2432, i32 2439" [src/top.cpp:35]   --->   Operation 112 'partselect' 'data_in_up_ctu_SaoEOClass_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%data_in_up_ctu_SaoEOClass_1 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 2440, i32 2447" [src/top.cpp:35]   --->   Operation 113 'partselect' 'data_in_up_ctu_SaoEOClass_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%data_in_up_ctu_SaoEOClass_2 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 2448, i32 2455" [src/top.cpp:35]   --->   Operation 114 'partselect' 'data_in_up_ctu_SaoEOClass_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%data_in_up_ctu_sao_band_position_0 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 2456, i32 2463" [src/top.cpp:35]   --->   Operation 115 'partselect' 'data_in_up_ctu_sao_band_position_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%data_in_up_ctu_sao_band_position_1 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 2464, i32 2471" [src/top.cpp:35]   --->   Operation 116 'partselect' 'data_in_up_ctu_sao_band_position_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%data_in_up_ctu_sao_band_position_2 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 2472, i32 2479" [src/top.cpp:35]   --->   Operation 117 'partselect' 'data_in_up_ctu_sao_band_position_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%data_in_up_ctu_is_available = bitselect i1 @_ssdm_op_BitSelect.i1.i4096.i32, i4096 %tmp, i32 2480" [src/top.cpp:35]   --->   Operation 118 'bitselect' 'data_in_up_ctu_is_available' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%data_in_firstCTU = bitselect i1 @_ssdm_op_BitSelect.i1.i4096.i32, i4096 %tmp, i32 4064" [src/top.cpp:35]   --->   Operation 119 'bitselect' 'data_in_firstCTU' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %data_in_firstCTU, void %.preheader.preheader, void %_ifconv" [src/initializer.cpp:99]   --->   Operation 120 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node initType_3)   --->   "%zext_ln67 = zext i1 %data_in_s_header_cabac_init_flag" [src/initializer.cpp:67]   --->   Operation 121 'zext' 'zext_ln67' <Predicate = (data_in_firstCTU)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node initType_3)   --->   "%initType_1 = xor i1 %data_in_s_header_cabac_init_flag, i1 1" [src/initializer.cpp:72]   --->   Operation 122 'xor' 'initType_1' <Predicate = (data_in_firstCTU)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node initType_3)   --->   "%zext_ln67_1 = zext i1 %initType_1" [src/initializer.cpp:67]   --->   Operation 123 'zext' 'zext_ln67_1' <Predicate = (data_in_firstCTU)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (2.47ns)   --->   "%icmp_ln69 = icmp_eq  i32 %data_in_s_header_slice_type, i32 0" [src/initializer.cpp:69]   --->   Operation 124 'icmp' 'icmp_ln69' <Predicate = (data_in_firstCTU)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node initType_3)   --->   "%initType_2 = select i1 %icmp_ln69, i2 %zext_ln67, i2 2" [src/initializer.cpp:69]   --->   Operation 125 'select' 'initType_2' <Predicate = (data_in_firstCTU)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (2.47ns)   --->   "%icmp_ln69_1 = icmp_eq  i32 %data_in_s_header_slice_type, i32 1" [src/initializer.cpp:69]   --->   Operation 126 'icmp' 'icmp_ln69_1' <Predicate = (data_in_firstCTU)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.99ns) (out node of the LUT)   --->   "%initType_3 = select i1 %icmp_ln69_1, i2 %zext_ln67_1, i2 %initType_2" [src/initializer.cpp:69]   --->   Operation 127 'select' 'initType_3' <Predicate = (data_in_firstCTU)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.95ns)   --->   "%icmp_ln79 = icmp_eq  i2 %initType_3, i2 1" [src/initializer.cpp:79]   --->   Operation 128 'icmp' 'icmp_ln79' <Predicate = (data_in_firstCTU)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.95ns)   --->   "%icmp_ln79_1 = icmp_eq  i2 %initType_3, i2 0" [src/initializer.cpp:79]   --->   Operation 129 'icmp' 'icmp_ln79_1' <Predicate = (data_in_firstCTU)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i4096.i32, i4096 %tmp, i32 287" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 130 'bitselect' 'tmp_10' <Predicate = (data_in_firstCTU)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.73ns)   --->   "%a_assign = select i1 %tmp_10, i31 0, i31 %trunc_ln" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 131 'select' 'a_assign' <Predicate = (data_in_firstCTU)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%empty_58 = trunc i31 %a_assign" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 132 'trunc' 'empty_58' <Predicate = (data_in_firstCTU)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (2.47ns)   --->   "%cmp_i1_i_i_i_i_i = icmp_ult  i31 %a_assign, i31 51" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 133 'icmp' 'cmp_i1_i_i_i_i_i' <Predicate = (data_in_firstCTU)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (1.18ns)   --->   "%qp_assign = select i1 %cmp_i1_i_i_i_i_i, i6 %empty_58, i6 51" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 134 'select' 'qp_assign' <Predicate = (data_in_firstCTU)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%empty_59 = wait i32 @_ssdm_op_Wait"   --->   Operation 135 'wait' 'empty_59' <Predicate = (data_in_firstCTU)> <Delay = 0.00>
ST_1 : Operation 136 [2/2] (0.00ns)   --->   "%call_ln79 = call void @cabac_top_Pipeline_VITIS_LOOP_40_1, i1 %icmp_ln79, i1 %icmp_ln79_1, i6 %qp_assign, i8 %streamCtxRAM, i8 %B_FRAME_INIT_VALS, i8 %P_FRAME_INIT_VALS, i8 %I_FRAME_INIT_VALS" [src/initializer.cpp:79]   --->   Operation 136 'call' 'call_ln79' <Predicate = (data_in_firstCTU)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%empty_56 = wait i32 @_ssdm_op_Wait"   --->   Operation 137 'wait' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [2/2] (7.30ns)   --->   "%call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_29_1, i8 %ctx, i64 %globalCtx_read, i8 %streamCtxRAM"   --->   Operation 138 'call' 'call_ln0' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 139 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_29_1, i8 %ctx, i64 %globalCtx_read, i8 %streamCtxRAM"   --->   Operation 139 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%empty_57 = wait i32 @_ssdm_op_Wait"   --->   Operation 140 'wait' 'empty_57' <Predicate = (!data_in_firstCTU)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit"   --->   Operation 141 'br' 'br_ln0' <Predicate = (!data_in_firstCTU)> <Delay = 1.58>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%store_ln6 = store i32 510, i32 %baeState_0_constprop" [src/arith_dec.cpp:6]   --->   Operation 142 'store' 'store_ln6' <Predicate = true> <Delay = 0.00>

State 5 <SV = 1> <Delay = 0.00>
ST_5 : Operation 143 [1/2] (0.00ns)   --->   "%call_ln79 = call void @cabac_top_Pipeline_VITIS_LOOP_40_1, i1 %icmp_ln79, i1 %icmp_ln79_1, i6 %qp_assign, i8 %streamCtxRAM, i8 %B_FRAME_INIT_VALS, i8 %P_FRAME_INIT_VALS, i8 %I_FRAME_INIT_VALS" [src/initializer.cpp:79]   --->   Operation 143 'call' 'call_ln79' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 2> <Delay = 1.58>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%empty_60 = wait i32 @_ssdm_op_Wait"   --->   Operation 144 'wait' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit"   --->   Operation 145 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 7 <SV = 4> <Delay = 3.35>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%ctxWritten = phi i10 512, void %.preheader.preheader, i10 5, void %_ifconv"   --->   Operation 146 'phi' 'ctxWritten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%empty_61 = wait i32 @_ssdm_op_Wait"   --->   Operation 147 'wait' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [2/2] (3.35ns)   --->   "%call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_8_1, i10 %ctxWritten, i8 %streamCtxRAM, i8 %ctxTables"   --->   Operation 148 'call' 'call_ln0' <Predicate = true> <Delay = 3.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 149 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_8_1, i10 %ctxWritten, i8 %streamCtxRAM, i8 %ctxTables"   --->   Operation 149 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%empty_62 = wait i32 @_ssdm_op_Wait"   --->   Operation 150 'wait' 'empty_62' <Predicate = true> <Delay = 0.00>

State 10 <SV = 7> <Delay = 2.32>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%empty_63 = wait i32 @_ssdm_op_Wait"   --->   Operation 151 'wait' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [2/2] (2.32ns)   --->   "%call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_45_1, i8 %bitStream, i8 %tempBst"   --->   Operation 152 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 153 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_45_1, i8 %bitStream, i8 %tempBst"   --->   Operation 153 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 2.32>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%empty_64 = wait i32 @_ssdm_op_Wait"   --->   Operation 154 'wait' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%bStream = getelementptr i8 %tempBst, i64 0, i64 0" [src/top.cpp:51]   --->   Operation 155 'getelementptr' 'bStream' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [2/2] (2.32ns)   --->   "%retVal = load i3 %bStream" [src/utils.cpp:5]   --->   Operation 156 'load' 'retVal' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7> <RAM>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%tempBst_addr = getelementptr i8 %tempBst, i64 0, i64 1" [src/utils.cpp:5]   --->   Operation 157 'getelementptr' 'tempBst_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [2/2] (2.32ns)   --->   "%retVal_27 = load i3 %tempBst_addr" [src/utils.cpp:5]   --->   Operation 158 'load' 'retVal_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7> <RAM>

State 13 <SV = 10> <Delay = 2.32>
ST_13 : Operation 159 [1/2] (2.32ns)   --->   "%retVal = load i3 %bStream" [src/utils.cpp:5]   --->   Operation 159 'load' 'retVal' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7> <RAM>
ST_13 : Operation 160 [1/2] (2.32ns)   --->   "%retVal_27 = load i3 %tempBst_addr" [src/utils.cpp:5]   --->   Operation 160 'load' 'retVal_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7> <RAM>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %retVal_27, i32 7" [src/utils.cpp:11]   --->   Operation 161 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>

State 14 <SV = 11> <Delay = 6.75>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln11_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %retVal, i1 %tmp_11" [src/utils.cpp:11]   --->   Operation 162 'bitconcatenate' 'trunc_ln11_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 163 [2/2] (6.75ns)   --->   "%call_ret2 = call i72 @sao_top, i1 %data_in_s_header_slice_sao_luma_flag, i1 %data_in_s_header_slice_sao_chroma_flag, i8 %data_in_left_ctu_SaoTypeIdx_0, i8 %data_in_left_ctu_SaoTypeIdx_1, i8 %data_in_left_ctu_SaoTypeIdx_2, i16 %data_in_left_ctu_SaoOffsetVal_0_0, i16 %data_in_left_ctu_SaoOffsetVal_0_1, i16 %data_in_left_ctu_SaoOffsetVal_0_2, i16 %data_in_left_ctu_SaoOffsetVal_1_0, i16 %data_in_left_ctu_SaoOffsetVal_1_1, i16 %data_in_left_ctu_SaoOffsetVal_1_2, i16 %data_in_left_ctu_SaoOffsetVal_2_0, i16 %data_in_left_ctu_SaoOffsetVal_2_1, i16 %data_in_left_ctu_SaoOffsetVal_2_2, i16 %data_in_left_ctu_SaoOffsetVal_3_0, i16 %data_in_left_ctu_SaoOffsetVal_3_1, i16 %data_in_left_ctu_SaoOffsetVal_3_2, i16 %data_in_left_ctu_SaoOffsetVal_4_0, i16 %data_in_left_ctu_SaoOffsetVal_4_1, i16 %data_in_left_ctu_SaoOffsetVal_4_2, i8 %data_in_left_ctu_SaoEOClass_0, i8 %data_in_left_ctu_SaoEOClass_1, i8 %data_in_left_ctu_SaoEOClass_2, i8 %data_in_left_ctu_sao_band_position_0, i8 %data_in_left_ctu_sao_band_position_1, i8 %data_in_left_ctu_sao_band_position_2, i1 %data_in_left_ctu_is_available, i8 %data_in_up_ctu_SaoTypeIdx_0, i8 %data_in_up_ctu_SaoTypeIdx_1, i8 %data_in_up_ctu_SaoTypeIdx_2, i16 %data_in_up_ctu_SaoOffsetVal_0_0, i16 %data_in_up_ctu_SaoOffsetVal_0_1, i16 %data_in_up_ctu_SaoOffsetVal_0_2, i16 %data_in_up_ctu_SaoOffsetVal_1_0, i16 %data_in_up_ctu_SaoOffsetVal_1_1, i16 %data_in_up_ctu_SaoOffsetVal_1_2, i16 %data_in_up_ctu_SaoOffsetVal_2_0, i16 %data_in_up_ctu_SaoOffsetVal_2_1, i16 %data_in_up_ctu_SaoOffsetVal_2_2, i16 %data_in_up_ctu_SaoOffsetVal_3_0, i16 %data_in_up_ctu_SaoOffsetVal_3_1, i16 %data_in_up_ctu_SaoOffsetVal_3_2, i16 %data_in_up_ctu_SaoOffsetVal_4_0, i16 %data_in_up_ctu_SaoOffsetVal_4_1, i16 %data_in_up_ctu_SaoOffsetVal_4_2, i8 %data_in_up_ctu_SaoEOClass_0, i8 %data_in_up_ctu_SaoEOClass_1, i8 %data_in_up_ctu_SaoEOClass_2, i8 %data_in_up_ctu_sao_band_position_0, i8 %data_in_up_ctu_sao_band_position_1, i8 %data_in_up_ctu_sao_band_position_2, i1 %data_in_up_ctu_is_available, i16 %data_out_1, i9 %trunc_ln11_2, i8 %retVal_27, i8 %tempBst, i8 %ctxTables, i32 %baeState_0_constprop, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:55]   --->   Operation 163 'call' 'call_ret2' <Predicate = true> <Delay = 6.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 12> <Delay = 0.00>
ST_15 : Operation 164 [1/2] (0.00ns)   --->   "%call_ret2 = call i72 @sao_top, i1 %data_in_s_header_slice_sao_luma_flag, i1 %data_in_s_header_slice_sao_chroma_flag, i8 %data_in_left_ctu_SaoTypeIdx_0, i8 %data_in_left_ctu_SaoTypeIdx_1, i8 %data_in_left_ctu_SaoTypeIdx_2, i16 %data_in_left_ctu_SaoOffsetVal_0_0, i16 %data_in_left_ctu_SaoOffsetVal_0_1, i16 %data_in_left_ctu_SaoOffsetVal_0_2, i16 %data_in_left_ctu_SaoOffsetVal_1_0, i16 %data_in_left_ctu_SaoOffsetVal_1_1, i16 %data_in_left_ctu_SaoOffsetVal_1_2, i16 %data_in_left_ctu_SaoOffsetVal_2_0, i16 %data_in_left_ctu_SaoOffsetVal_2_1, i16 %data_in_left_ctu_SaoOffsetVal_2_2, i16 %data_in_left_ctu_SaoOffsetVal_3_0, i16 %data_in_left_ctu_SaoOffsetVal_3_1, i16 %data_in_left_ctu_SaoOffsetVal_3_2, i16 %data_in_left_ctu_SaoOffsetVal_4_0, i16 %data_in_left_ctu_SaoOffsetVal_4_1, i16 %data_in_left_ctu_SaoOffsetVal_4_2, i8 %data_in_left_ctu_SaoEOClass_0, i8 %data_in_left_ctu_SaoEOClass_1, i8 %data_in_left_ctu_SaoEOClass_2, i8 %data_in_left_ctu_sao_band_position_0, i8 %data_in_left_ctu_sao_band_position_1, i8 %data_in_left_ctu_sao_band_position_2, i1 %data_in_left_ctu_is_available, i8 %data_in_up_ctu_SaoTypeIdx_0, i8 %data_in_up_ctu_SaoTypeIdx_1, i8 %data_in_up_ctu_SaoTypeIdx_2, i16 %data_in_up_ctu_SaoOffsetVal_0_0, i16 %data_in_up_ctu_SaoOffsetVal_0_1, i16 %data_in_up_ctu_SaoOffsetVal_0_2, i16 %data_in_up_ctu_SaoOffsetVal_1_0, i16 %data_in_up_ctu_SaoOffsetVal_1_1, i16 %data_in_up_ctu_SaoOffsetVal_1_2, i16 %data_in_up_ctu_SaoOffsetVal_2_0, i16 %data_in_up_ctu_SaoOffsetVal_2_1, i16 %data_in_up_ctu_SaoOffsetVal_2_2, i16 %data_in_up_ctu_SaoOffsetVal_3_0, i16 %data_in_up_ctu_SaoOffsetVal_3_1, i16 %data_in_up_ctu_SaoOffsetVal_3_2, i16 %data_in_up_ctu_SaoOffsetVal_4_0, i16 %data_in_up_ctu_SaoOffsetVal_4_1, i16 %data_in_up_ctu_SaoOffsetVal_4_2, i8 %data_in_up_ctu_SaoEOClass_0, i8 %data_in_up_ctu_SaoEOClass_1, i8 %data_in_up_ctu_SaoEOClass_2, i8 %data_in_up_ctu_sao_band_position_0, i8 %data_in_up_ctu_sao_band_position_1, i8 %data_in_up_ctu_sao_band_position_2, i1 %data_in_up_ctu_is_available, i16 %data_out_1, i9 %trunc_ln11_2, i8 %retVal_27, i8 %tempBst, i8 %ctxTables, i32 %baeState_0_constprop, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:55]   --->   Operation 164 'call' 'call_ret2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%data_out_sao_band_position_2 = extractvalue i72 %call_ret2" [src/top.cpp:55]   --->   Operation 165 'extractvalue' 'data_out_sao_band_position_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%data_out_sao_band_position_1 = extractvalue i72 %call_ret2" [src/top.cpp:55]   --->   Operation 166 'extractvalue' 'data_out_sao_band_position_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%data_out_sao_band_position_0 = extractvalue i72 %call_ret2" [src/top.cpp:55]   --->   Operation 167 'extractvalue' 'data_out_sao_band_position_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%data_out_SaoEOClass_2 = extractvalue i72 %call_ret2" [src/top.cpp:55]   --->   Operation 168 'extractvalue' 'data_out_SaoEOClass_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%data_out_SaoEOClass_1 = extractvalue i72 %call_ret2" [src/top.cpp:55]   --->   Operation 169 'extractvalue' 'data_out_SaoEOClass_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%data_out_SaoEOClass_0 = extractvalue i72 %call_ret2" [src/top.cpp:55]   --->   Operation 170 'extractvalue' 'data_out_SaoEOClass_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%data_out_SaoTypeIdx_0 = extractvalue i72 %call_ret2" [src/top.cpp:55]   --->   Operation 171 'extractvalue' 'data_out_SaoTypeIdx_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%data_out_SaoTypeIdx_1 = extractvalue i72 %call_ret2" [src/top.cpp:55]   --->   Operation 172 'extractvalue' 'data_out_SaoTypeIdx_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%data_out_SaoTypeIdx_2 = extractvalue i72 %call_ret2" [src/top.cpp:55]   --->   Operation 173 'extractvalue' 'data_out_SaoTypeIdx_2' <Predicate = true> <Delay = 0.00>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 174 [2/2] (2.32ns)   --->   "%data_out_1_load = load i4 %data_out_1_addr" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 174 'load' 'data_out_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_16 : Operation 175 [2/2] (7.30ns)   --->   "%call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_14_1, i8 %ctx, i64 %globalCtx_read, i10 %ctxWritten, i8 %ctxTables, i10 %ctxWritten"   --->   Operation 175 'call' 'call_ln0' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 14> <Delay = 2.32>
ST_17 : Operation 176 [1/2] (2.32ns)   --->   "%data_out_1_load = load i4 %data_out_1_addr" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 176 'load' 'data_out_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_17 : Operation 177 [2/2] (2.32ns)   --->   "%data_out_1_load_1 = load i4 %data_out_1_addr_1" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 177 'load' 'data_out_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_17 : Operation 178 [2/2] (2.32ns)   --->   "%data_out_1_load_2 = load i4 %data_out_1_addr_2" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 178 'load' 'data_out_1_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_17 : Operation 179 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_14_1, i8 %ctx, i64 %globalCtx_read, i10 %ctxWritten, i8 %ctxTables, i10 %ctxWritten"   --->   Operation 179 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 15> <Delay = 2.32>
ST_18 : Operation 180 [1/2] (2.32ns)   --->   "%data_out_1_load_1 = load i4 %data_out_1_addr_1" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 180 'load' 'data_out_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_18 : Operation 181 [1/2] (2.32ns)   --->   "%data_out_1_load_2 = load i4 %data_out_1_addr_2" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 181 'load' 'data_out_1_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_18 : Operation 182 [2/2] (2.32ns)   --->   "%data_out_1_load_3 = load i4 %data_out_1_addr_3" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 182 'load' 'data_out_1_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_18 : Operation 183 [2/2] (2.32ns)   --->   "%data_out_1_load_4 = load i4 %data_out_1_addr_4" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 183 'load' 'data_out_1_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>

State 19 <SV = 16> <Delay = 2.32>
ST_19 : Operation 184 [1/2] (2.32ns)   --->   "%data_out_1_load_3 = load i4 %data_out_1_addr_3" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 184 'load' 'data_out_1_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_19 : Operation 185 [1/2] (2.32ns)   --->   "%data_out_1_load_4 = load i4 %data_out_1_addr_4" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 185 'load' 'data_out_1_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_19 : Operation 186 [2/2] (2.32ns)   --->   "%data_out_1_load_5 = load i4 %data_out_1_addr_5" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 186 'load' 'data_out_1_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_19 : Operation 187 [2/2] (2.32ns)   --->   "%data_out_1_load_6 = load i4 %data_out_1_addr_6" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 187 'load' 'data_out_1_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>

State 20 <SV = 17> <Delay = 2.32>
ST_20 : Operation 188 [1/2] (2.32ns)   --->   "%data_out_1_load_5 = load i4 %data_out_1_addr_5" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 188 'load' 'data_out_1_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_20 : Operation 189 [1/2] (2.32ns)   --->   "%data_out_1_load_6 = load i4 %data_out_1_addr_6" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 189 'load' 'data_out_1_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_20 : Operation 190 [2/2] (2.32ns)   --->   "%data_out_1_load_7 = load i4 %data_out_1_addr_7" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 190 'load' 'data_out_1_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_20 : Operation 191 [2/2] (2.32ns)   --->   "%data_out_1_load_8 = load i4 %data_out_1_addr_8" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 191 'load' 'data_out_1_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>

State 21 <SV = 18> <Delay = 2.32>
ST_21 : Operation 192 [1/2] (2.32ns)   --->   "%data_out_1_load_7 = load i4 %data_out_1_addr_7" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 192 'load' 'data_out_1_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_21 : Operation 193 [1/2] (2.32ns)   --->   "%data_out_1_load_8 = load i4 %data_out_1_addr_8" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 193 'load' 'data_out_1_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_21 : Operation 194 [2/2] (2.32ns)   --->   "%data_out_1_load_9 = load i4 %data_out_1_addr_9" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 194 'load' 'data_out_1_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_21 : Operation 195 [2/2] (2.32ns)   --->   "%data_out_1_load_10 = load i4 %data_out_1_addr_10" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 195 'load' 'data_out_1_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>

State 22 <SV = 19> <Delay = 2.32>
ST_22 : Operation 196 [1/2] (2.32ns)   --->   "%data_out_1_load_9 = load i4 %data_out_1_addr_9" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 196 'load' 'data_out_1_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_22 : Operation 197 [1/2] (2.32ns)   --->   "%data_out_1_load_10 = load i4 %data_out_1_addr_10" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 197 'load' 'data_out_1_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_22 : Operation 198 [2/2] (2.32ns)   --->   "%data_out_1_load_11 = load i4 %data_out_1_addr_11" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 198 'load' 'data_out_1_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_22 : Operation 199 [2/2] (2.32ns)   --->   "%data_out_1_load_12 = load i4 %data_out_1_addr_12" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 199 'load' 'data_out_1_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>

State 23 <SV = 20> <Delay = 2.32>
ST_23 : Operation 200 [1/2] (2.32ns)   --->   "%data_out_1_load_11 = load i4 %data_out_1_addr_11" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 200 'load' 'data_out_1_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_23 : Operation 201 [1/2] (2.32ns)   --->   "%data_out_1_load_12 = load i4 %data_out_1_addr_12" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 201 'load' 'data_out_1_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_23 : Operation 202 [2/2] (2.32ns)   --->   "%data_out_1_load_13 = load i4 %data_out_1_addr_13" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 202 'load' 'data_out_1_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_23 : Operation 203 [2/2] (2.32ns)   --->   "%data_out_1_load_14 = load i4 %data_out_1_addr_14" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 203 'load' 'data_out_1_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>

State 24 <SV = 21> <Delay = 2.32>
ST_24 : Operation 204 [1/2] (2.32ns)   --->   "%data_out_1_load_13 = load i4 %data_out_1_addr_13" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 204 'load' 'data_out_1_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_24 : Operation 205 [1/2] (2.32ns)   --->   "%data_out_1_load_14 = load i4 %data_out_1_addr_14" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 205 'load' 'data_out_1_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_24 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i8.i8.i8.i8.i8.i8.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i8.i8.i8.i8, i8 %data_out_sao_band_position_2, i8 %data_out_sao_band_position_1, i8 %data_out_sao_band_position_0, i8 %data_out_SaoEOClass_2, i8 %data_out_SaoEOClass_1, i8 %data_out_SaoEOClass_0, i16 %data_out_1_load_14, i16 %data_out_1_load_13, i16 %data_out_1_load_12, i16 %data_out_1_load_11, i16 %data_out_1_load_10, i16 %data_out_1_load_9, i16 %data_out_1_load_8, i16 %data_out_1_load_7, i16 %data_out_1_load_6, i16 %data_out_1_load_5, i16 %data_out_1_load_4, i16 %data_out_1_load_3, i16 %data_out_1_load_2, i16 %data_out_1_load_1, i16 %data_out_1_load, i8 0, i8 %data_out_SaoTypeIdx_2, i8 %data_out_SaoTypeIdx_1, i8 %data_out_SaoTypeIdx_0" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 206 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i320 %tmp_s" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 207 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 208 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i336P128A, i336 %data_out_s, i336 %zext_ln173" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 208 'write' 'write_ln173' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 25 <SV = 22> <Delay = 0.00>
ST_25 : Operation 209 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i336P128A, i336 %data_out_s, i336 %zext_ln173" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 209 'write' 'write_ln173' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_25 : Operation 210 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [src/top.cpp:59]   --->   Operation 210 'ret' 'ret_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.42ns
The critical path consists of the following:
	axis read operation ('tmp', /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'data_in_s' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [51]  (0 ns)
	'icmp' operation ('icmp_ln69', src/initializer.cpp:69) [118]  (2.47 ns)
	'select' operation ('initType', src/initializer.cpp:69) [119]  (0 ns)
	'select' operation ('initType', src/initializer.cpp:69) [121]  (0.993 ns)
	'icmp' operation ('icmp_ln79', src/initializer.cpp:79) [122]  (0.959 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'cabac_top_Pipeline_VITIS_LOOP_29_1' [111]  (7.3 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ctxWritten') [134]  (1.59 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ctxWritten') [134]  (1.59 ns)

 <State 7>: 3.36ns
The critical path consists of the following:
	'phi' operation ('ctxWritten') [134]  (0 ns)
	'call' operation ('call_ln0') to 'cabac_top_Pipeline_VITIS_LOOP_8_1' [136]  (3.36 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 2.32ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'cabac_top_Pipeline_VITIS_LOOP_45_1' [139]  (2.32 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('bStream', src/top.cpp:51) [141]  (0 ns)
	'load' operation ('retVal', src/utils.cpp:5) on array 'tempBst', src/top.cpp:44 [143]  (2.32 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'load' operation ('retVal', src/utils.cpp:5) on array 'tempBst', src/top.cpp:44 [143]  (2.32 ns)

 <State 14>: 6.76ns
The critical path consists of the following:
	'call' operation ('call_ret2', src/top.cpp:55) to 'sao_top' [148]  (6.76 ns)

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'cabac_top_Pipeline_VITIS_LOOP_14_1' [176]  (7.3 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'load' operation ('data_out_1_load', /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on array 'data_out_1' [158]  (2.32 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'load' operation ('data_out_1_load_1', /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on array 'data_out_1' [159]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'load' operation ('data_out_1_load_3', /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on array 'data_out_1' [161]  (2.32 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'load' operation ('data_out_1_load_5', /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on array 'data_out_1' [163]  (2.32 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'load' operation ('data_out_1_load_7', /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on array 'data_out_1' [165]  (2.32 ns)

 <State 22>: 2.32ns
The critical path consists of the following:
	'load' operation ('data_out_1_load_9', /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on array 'data_out_1' [167]  (2.32 ns)

 <State 23>: 2.32ns
The critical path consists of the following:
	'load' operation ('data_out_1_load_11', /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on array 'data_out_1' [169]  (2.32 ns)

 <State 24>: 2.32ns
The critical path consists of the following:
	'load' operation ('data_out_1_load_13', /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on array 'data_out_1' [171]  (2.32 ns)

 <State 25>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
