# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do RSDecoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/register4b.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:00:39 on Sep 30,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/register4b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity register4b
# -- Compiling architecture description of register4b
# End time: 02:00:39 on Sep 30,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_8.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:00:39 on Sep 30,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity static_8
# -- Compiling architecture behavior of static_8
# End time: 02:00:40 on Sep 30,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_4.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:00:40 on Sep 30,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity static_4
# -- Compiling architecture behavior of static_4
# End time: 02:00:40 on Sep 30,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_3.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:00:40 on Sep 30,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity static_3
# -- Compiling architecture behavior of static_3
# End time: 02:00:40 on Sep 30,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_2.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:00:40 on Sep 30,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity static_2
# -- Compiling architecture behavior of static_2
# End time: 02:00:40 on Sep 30,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:00:40 on Sep 30,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity static_1
# -- Compiling architecture behavior of static_1
# End time: 02:00:40 on Sep 30,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/gf_sum.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:00:40 on Sep 30,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/gf_sum.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gf_sum
# -- Compiling architecture behavior of gf_sum
# End time: 02:00:40 on Sep 30,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/gf_mult.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:00:40 on Sep 30,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/gf_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gf_mult
# -- Compiling architecture lut of gf_mult
# End time: 02:00:40 on Sep 30,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/gf_inv.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:00:40 on Sep 30,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/gf_inv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gf_inv
# -- Compiling architecture lut of gf_inv
# End time: 02:00:40 on Sep 30,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienController.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:00:40 on Sep 30,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ChienController
# -- Compiling architecture comportamental of ChienController
# End time: 02:00:41 on Sep 30,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_0.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:00:41 on Sep 30,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity static_0
# -- Compiling architecture behavior of static_0
# End time: 02:00:41 on Sep 30,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/Mux2x1.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:00:41 on Sep 30,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/Mux2x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux2x1
# -- Compiling architecture Mux2x1 of Mux2x1
# End time: 02:00:41 on Sep 30,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienSearchLocation.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:00:41 on Sep 30,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienSearchLocation.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ChienSearchLocation
# -- Compiling architecture bdf_type of ChienSearchLocation
# End time: 02:00:41 on Sep 30,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienSearchValue.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:00:41 on Sep 30,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienSearchValue.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ChienSearchValue
# -- Compiling architecture bdf_type of ChienSearchValue
# End time: 02:00:41 on Sep 30,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/Chien.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:00:42 on Sep 30,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/Chien.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Chien
# -- Compiling architecture bdf_type of Chien
# End time: 02:00:42 on Sep 30,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/Forney.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:00:42 on Sep 30,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/Forney.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Forney
# -- Compiling architecture bdf_type of Forney
# End time: 02:00:42 on Sep 30,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienForney.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:00:42 on Sep 30,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienForney.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ChienForney
# -- Compiling architecture bdf_type of ChienForney
# End time: 02:00:42 on Sep 30,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/simulation/modelsim/ChienForney.vht}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:00:42 on Sep 30,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/simulation/modelsim/ChienForney.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ChienForney_vhd_tst
# -- Compiling architecture ChienForney_arch of ChienForney_vhd_tst
# End time: 02:00:42 on Sep 30,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  ChienForney
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" ChienForney 
# Start time: 02:00:42 on Sep 30,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.chienforney(bdf_type)
# Loading work.chien(bdf_type)
# Loading work.chiencontroller(comportamental)
# Loading work.chiensearchlocation(bdf_type)
# Loading work.mux2x1(mux2x1)
# Loading ieee.numeric_std(body)
# Loading work.gf_mult(lut)
# Loading work.gf_sum(behavior)
# Loading work.static_1(behavior)
# Loading work.static_2(behavior)
# Loading work.static_8(behavior)
# Loading work.static_4(behavior)
# Loading work.static_3(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.register4b(description)
# Loading work.chiensearchvalue(bdf_type)
# Loading work.forney(bdf_type)
# Loading work.gf_inv(lut)
# Loading work.static_0(behavior)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: owner  Hostname: OWNER-VAIO  ProcessID: 4024
# 
#           Attempting to use alternate WLF file "./wlftt5qhtz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftt5qhtz
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
vsim rtl_work.chienforney_vhd_tst
# End time: 02:01:04 on Sep 30,2016, Elapsed time: 0:00:22
# Errors: 0, Warnings: 2
# vsim rtl_work.chienforney_vhd_tst 
# Start time: 02:01:04 on Sep 30,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.chienforney_vhd_tst(chienforney_arch)
# Loading rtl_work.chienforney(bdf_type)
# Loading rtl_work.chien(bdf_type)
# Loading rtl_work.chiencontroller(comportamental)
# Loading rtl_work.chiensearchlocation(bdf_type)
# Loading rtl_work.mux2x1(mux2x1)
# Loading ieee.numeric_std(body)
# Loading rtl_work.gf_mult(lut)
# Loading rtl_work.gf_sum(behavior)
# Loading rtl_work.static_1(behavior)
# Loading rtl_work.static_2(behavior)
# Loading rtl_work.static_8(behavior)
# Loading rtl_work.static_4(behavior)
# Loading rtl_work.static_3(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading rtl_work.register4b(description)
# Loading rtl_work.chiensearchvalue(bdf_type)
# Loading rtl_work.forney(bdf_type)
# Loading rtl_work.gf_inv(lut)
# Loading rtl_work.static_0(behavior)
add wave -position end sim:/chienforney_vhd_tst/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: owner  Hostname: OWNER-VAIO  ProcessID: 4024
# 
#           Attempting to use alternate WLF file "./wlftcegrsq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftcegrsq
# 
run
vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/simulation/modelsim/ChienForney.vht}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:02:35 on Sep 30,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/simulation/modelsim/ChienForney.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ChienForney_vhd_tst
# -- Compiling architecture ChienForney_arch of ChienForney_vhd_tst
# End time: 02:02:35 on Sep 30,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.chienforney_vhd_tst
# End time: 02:02:38 on Sep 30,2016, Elapsed time: 0:01:34
# Errors: 0, Warnings: 2
# vsim rtl_work.chienforney_vhd_tst 
# Start time: 02:02:38 on Sep 30,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.chienforney_vhd_tst(chienforney_arch)
# Loading rtl_work.chienforney(bdf_type)
# Loading rtl_work.chien(bdf_type)
# Loading rtl_work.chiencontroller(comportamental)
# Loading rtl_work.chiensearchlocation(bdf_type)
# Loading rtl_work.mux2x1(mux2x1)
# Loading ieee.numeric_std(body)
# Loading rtl_work.gf_mult(lut)
# Loading rtl_work.gf_sum(behavior)
# Loading rtl_work.static_1(behavior)
# Loading rtl_work.static_2(behavior)
# Loading rtl_work.static_8(behavior)
# Loading rtl_work.static_4(behavior)
# Loading rtl_work.static_3(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading rtl_work.register4b(description)
# Loading rtl_work.chiensearchvalue(bdf_type)
# Loading rtl_work.forney(bdf_type)
# Loading rtl_work.gf_inv(lut)
# Loading rtl_work.static_0(behavior)
add wave -position end sim:/chienforney_vhd_tst/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: owner  Hostname: OWNER-VAIO  ProcessID: 4024
# 
#           Attempting to use alternate WLF file "./wlftfv3dxg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftfv3dxg
# 
run
# Can't move the Now cursor.
vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/simulation/modelsim/ChienForney.vht}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:05:59 on Sep 30,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/simulation/modelsim/ChienForney.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ChienForney_vhd_tst
# -- Compiling architecture ChienForney_arch of ChienForney_vhd_tst
# End time: 02:06:00 on Sep 30,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim rtl_work.chienforney_vhd_tst
# End time: 02:06:02 on Sep 30,2016, Elapsed time: 0:03:24
# Errors: 1, Warnings: 2
# vsim rtl_work.chienforney_vhd_tst 
# Start time: 02:06:02 on Sep 30,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.chienforney_vhd_tst(chienforney_arch)
# Loading rtl_work.chienforney(bdf_type)
# Loading rtl_work.chien(bdf_type)
# Loading rtl_work.chiencontroller(comportamental)
# Loading rtl_work.chiensearchlocation(bdf_type)
# Loading rtl_work.mux2x1(mux2x1)
# Loading ieee.numeric_std(body)
# Loading rtl_work.gf_mult(lut)
# Loading rtl_work.gf_sum(behavior)
# Loading rtl_work.static_1(behavior)
# Loading rtl_work.static_2(behavior)
# Loading rtl_work.static_8(behavior)
# Loading rtl_work.static_4(behavior)
# Loading rtl_work.static_3(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading rtl_work.register4b(description)
# Loading rtl_work.chiensearchvalue(bdf_type)
# Loading rtl_work.forney(bdf_type)
# Loading rtl_work.gf_inv(lut)
# Loading rtl_work.static_0(behavior)
add wave -position end sim:/chienforney_vhd_tst/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: owner  Hostname: OWNER-VAIO  ProcessID: 4024
# 
#           Attempting to use alternate WLF file "./wlftm24nh8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftm24nh8
# 
run
vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienForney.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:10:21 on Sep 30,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienForney.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ChienForney
# -- Compiling architecture bdf_type of ChienForney
# End time: 02:10:21 on Sep 30,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/simulation/modelsim/ChienForney.vht}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 02:10:29 on Sep 30,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/simulation/modelsim/ChienForney.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ChienForney_vhd_tst
# -- Compiling architecture ChienForney_arch of ChienForney_vhd_tst
# End time: 02:10:29 on Sep 30,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.chienforney_vhd_tst
# End time: 02:10:31 on Sep 30,2016, Elapsed time: 0:04:29
# Errors: 0, Warnings: 2
# vsim rtl_work.chienforney_vhd_tst 
# Start time: 02:10:31 on Sep 30,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.chienforney_vhd_tst(chienforney_arch)
# Loading rtl_work.chienforney(bdf_type)
# Loading rtl_work.chien(bdf_type)
# Loading rtl_work.chiencontroller(comportamental)
# Loading rtl_work.chiensearchlocation(bdf_type)
# Loading rtl_work.mux2x1(mux2x1)
# Loading ieee.numeric_std(body)
# Loading rtl_work.gf_mult(lut)
# Loading rtl_work.gf_sum(behavior)
# Loading rtl_work.static_1(behavior)
# Loading rtl_work.static_2(behavior)
# Loading rtl_work.static_8(behavior)
# Loading rtl_work.static_4(behavior)
# Loading rtl_work.static_3(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading rtl_work.register4b(description)
# Loading rtl_work.chiensearchvalue(bdf_type)
# Loading rtl_work.forney(bdf_type)
# Loading rtl_work.gf_inv(lut)
# Loading rtl_work.static_0(behavior)
add wave -position end sim:/chienforney_vhd_tst/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: owner  Hostname: OWNER-VAIO  ProcessID: 4024
# 
#           Attempting to use alternate WLF file "./wlftx2mtcq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftx2mtcq
# 
run
add wave -position end sim:/chienforney_vhd_tst/*
# End time: 02:13:40 on Sep 30,2016, Elapsed time: 0:03:09
# Errors: 0, Warnings: 2
