<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="pll_in200_out40" module="PLL" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2014 02 27 18:01:00.718" version="5.3" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="pll_in200_out40.lpc" type="lpc" modified="2014 02 27 18:00:59.000"/>
		<File name="pll_in200_out40.vhd" type="top_level_vhdl" modified="2014 02 27 18:00:59.000"/>
		<File name="pll_in200_out40_tmpl.vhd" type="template_vhdl" modified="2014 02 27 18:00:59.000"/>
  </Package>
</DiamondModule>
