

================================================================
== Synthesis Summary Report of 'atax'
================================================================
+ General Information: 
    * Date:           Sun Mar 16 13:01:15 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        atax
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+
    |                      Modules                      |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |      |         |            |            |     |
    |                      & Loops                      |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF     |     LUT    | URAM|
    +---------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+
    |+ atax*                                            |  Timing|  -1.91|     3463|  1.924e+04|         -|     3464|     -|  dataflow|     -|  6 (~0%)|  2026 (~0%)|  3152 (~0%)|    -|
    | + compute_y_tiled                                 |  Timing|  -1.91|     3463|  1.924e+04|         -|     3463|     -|        no|     -|  3 (~0%)|   876 (~0%)|  1481 (~0%)|    -|
    |  + compute_y_tiled_Pipeline_1                     |       -|   2.33|       34|    170.000|         -|       34|     -|        no|     -|        -|     8 (~0%)|    50 (~0%)|    -|
    |   o Loop 1                                        |       -|   3.65|       32|    160.000|         1|        1|    32|       yes|     -|        -|           -|           -|    -|
    |  + compute_y_tiled_Pipeline_VITIS_LOOP_18_3       |       -|   1.10|       34|    170.000|         -|       34|     -|        no|     -|        -|    11 (~0%)|   121 (~0%)|    -|
    |   o VITIS_LOOP_18_3                               |       -|   3.65|       32|    160.000|         2|        1|    32|       yes|     -|        -|           -|           -|    -|
    |  o VITIS_LOOP_10_1                                |       -|   3.65|     3392|  1.885e+04|       106|        -|    32|        no|     -|        -|           -|           -|    -|
    |   + compute_y_tiled_Pipeline_VITIS_LOOP_11_2      |  Timing|  -1.91|      102|    566.712|         -|      102|     -|        no|     -|  3 (~0%)|   653 (~0%)|   740 (~0%)|    -|
    |    o VITIS_LOOP_11_2                              |      II|   3.65|      100|    555.600|        17|       12|     8|       yes|     -|        -|           -|           -|    -|
    | + compute_y_out_tiled                             |  Timing|  -1.91|     3463|  1.924e+04|         -|     3463|     -|        no|     -|  3 (~0%)|   876 (~0%)|  1481 (~0%)|    -|
    |  + compute_y_out_tiled_Pipeline_1                 |       -|   2.33|       34|    170.000|         -|       34|     -|        no|     -|        -|     8 (~0%)|    50 (~0%)|    -|
    |   o Loop 1                                        |       -|   3.65|       32|    160.000|         1|        1|    32|       yes|     -|        -|           -|           -|    -|
    |  + compute_y_out_tiled_Pipeline_VITIS_LOOP_38_3   |       -|   1.80|       34|    170.000|         -|       34|     -|        no|     -|        -|    15 (~0%)|    81 (~0%)|    -|
    |   o VITIS_LOOP_38_3                               |       -|   3.65|       32|    160.000|         2|        1|    32|       yes|     -|        -|           -|           -|    -|
    |  o VITIS_LOOP_30_1                                |       -|   3.65|     3392|  1.885e+04|       106|        -|    32|        no|     -|        -|           -|           -|    -|
    |   + compute_y_out_tiled_Pipeline_VITIS_LOOP_31_2  |  Timing|  -1.91|      102|    566.712|         -|      102|     -|        no|     -|  3 (~0%)|   653 (~0%)|   780 (~0%)|    -|
    |    o VITIS_LOOP_31_2                              |      II|   3.65|      100|    555.600|        17|       12|     8|       yes|     -|        -|           -|           -|    -|
    +---------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------+----------+
| Interface      | Bitwidth |
+----------------+----------+
| A_0_0_address0 | 6        |
| A_0_0_address1 | 6        |
| A_0_0_d0       | 32       |
| A_0_0_d1       | 32       |
| A_0_0_q0       | 32       |
| A_0_0_q1       | 32       |
| A_0_1_address0 | 6        |
| A_0_1_address1 | 6        |
| A_0_1_d0       | 32       |
| A_0_1_d1       | 32       |
| A_0_1_q0       | 32       |
| A_0_1_q1       | 32       |
| A_0_2_address0 | 6        |
| A_0_2_address1 | 6        |
| A_0_2_d0       | 32       |
| A_0_2_d1       | 32       |
| A_0_2_q0       | 32       |
| A_0_2_q1       | 32       |
| A_0_3_address0 | 6        |
| A_0_3_address1 | 6        |
| A_0_3_d0       | 32       |
| A_0_3_d1       | 32       |
| A_0_3_q0       | 32       |
| A_0_3_q1       | 32       |
| A_1_0_address0 | 6        |
| A_1_0_address1 | 6        |
| A_1_0_d0       | 32       |
| A_1_0_d1       | 32       |
| A_1_0_q0       | 32       |
| A_1_0_q1       | 32       |
| A_1_1_address0 | 6        |
| A_1_1_address1 | 6        |
| A_1_1_d0       | 32       |
| A_1_1_d1       | 32       |
| A_1_1_q0       | 32       |
| A_1_1_q1       | 32       |
| A_1_2_address0 | 6        |
| A_1_2_address1 | 6        |
| A_1_2_d0       | 32       |
| A_1_2_d1       | 32       |
| A_1_2_q0       | 32       |
| A_1_2_q1       | 32       |
| A_1_3_address0 | 6        |
| A_1_3_address1 | 6        |
| A_1_3_d0       | 32       |
| A_1_3_d1       | 32       |
| A_1_3_q0       | 32       |
| A_1_3_q1       | 32       |
| A_2_0_address0 | 6        |
| A_2_0_address1 | 6        |
| A_2_0_d0       | 32       |
| A_2_0_d1       | 32       |
| A_2_0_q0       | 32       |
| A_2_0_q1       | 32       |
| A_2_1_address0 | 6        |
| A_2_1_address1 | 6        |
| A_2_1_d0       | 32       |
| A_2_1_d1       | 32       |
| A_2_1_q0       | 32       |
| A_2_1_q1       | 32       |
| A_2_2_address0 | 6        |
| A_2_2_address1 | 6        |
| A_2_2_d0       | 32       |
| A_2_2_d1       | 32       |
| A_2_2_q0       | 32       |
| A_2_2_q1       | 32       |
| A_2_3_address0 | 6        |
| A_2_3_address1 | 6        |
| A_2_3_d0       | 32       |
| A_2_3_d1       | 32       |
| A_2_3_q0       | 32       |
| A_2_3_q1       | 32       |
| A_3_0_address0 | 6        |
| A_3_0_address1 | 6        |
| A_3_0_d0       | 32       |
| A_3_0_d1       | 32       |
| A_3_0_q0       | 32       |
| A_3_0_q1       | 32       |
| A_3_1_address0 | 6        |
| A_3_1_address1 | 6        |
| A_3_1_d0       | 32       |
| A_3_1_d1       | 32       |
| A_3_1_q0       | 32       |
| A_3_1_q1       | 32       |
| A_3_2_address0 | 6        |
| A_3_2_address1 | 6        |
| A_3_2_d0       | 32       |
| A_3_2_d1       | 32       |
| A_3_2_q0       | 32       |
| A_3_2_q1       | 32       |
| A_3_3_address0 | 6        |
| A_3_3_address1 | 6        |
| A_3_3_d0       | 32       |
| A_3_3_d1       | 32       |
| A_3_3_q0       | 32       |
| A_3_3_q1       | 32       |
| x_0_address0   | 3        |
| x_0_address1   | 3        |
| x_0_d0         | 32       |
| x_0_d1         | 32       |
| x_0_q0         | 32       |
| x_0_q1         | 32       |
| x_1_address0   | 3        |
| x_1_address1   | 3        |
| x_1_d0         | 32       |
| x_1_d1         | 32       |
| x_1_q0         | 32       |
| x_1_q1         | 32       |
| x_2_address0   | 3        |
| x_2_address1   | 3        |
| x_2_d0         | 32       |
| x_2_d1         | 32       |
| x_2_q0         | 32       |
| x_2_q1         | 32       |
| x_3_address0   | 3        |
| x_3_address1   | 3        |
| x_3_d0         | 32       |
| x_3_d1         | 32       |
| x_3_q0         | 32       |
| x_3_q1         | 32       |
| y_out_address0 | 5        |
| y_out_address1 | 5        |
| y_out_d0       | 32       |
| y_out_d1       | 32       |
| y_out_q0       | 32       |
| y_out_q1       | 32       |
+----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | float*   |
| x        | in        | float*   |
| y_out    | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+---------+----------+
| Argument | HW Interface   | HW Type | HW Usage |
+----------+----------------+---------+----------+
| A        | A_0_0_address0 | port    | offset   |
| A        | A_0_0_ce0      | port    |          |
| A        | A_0_0_d0       | port    |          |
| A        | A_0_0_q0       | port    |          |
| A        | A_0_0_we0      | port    |          |
| A        | A_0_0_address1 | port    | offset   |
| A        | A_0_0_ce1      | port    |          |
| A        | A_0_0_d1       | port    |          |
| A        | A_0_0_q1       | port    |          |
| A        | A_0_0_we1      | port    |          |
| A        | A_0_1_address0 | port    | offset   |
| A        | A_0_1_ce0      | port    |          |
| A        | A_0_1_d0       | port    |          |
| A        | A_0_1_q0       | port    |          |
| A        | A_0_1_we0      | port    |          |
| A        | A_0_1_address1 | port    | offset   |
| A        | A_0_1_ce1      | port    |          |
| A        | A_0_1_d1       | port    |          |
| A        | A_0_1_q1       | port    |          |
| A        | A_0_1_we1      | port    |          |
| A        | A_0_2_address0 | port    | offset   |
| A        | A_0_2_ce0      | port    |          |
| A        | A_0_2_d0       | port    |          |
| A        | A_0_2_q0       | port    |          |
| A        | A_0_2_we0      | port    |          |
| A        | A_0_2_address1 | port    | offset   |
| A        | A_0_2_ce1      | port    |          |
| A        | A_0_2_d1       | port    |          |
| A        | A_0_2_q1       | port    |          |
| A        | A_0_2_we1      | port    |          |
| A        | A_0_3_address0 | port    | offset   |
| A        | A_0_3_ce0      | port    |          |
| A        | A_0_3_d0       | port    |          |
| A        | A_0_3_q0       | port    |          |
| A        | A_0_3_we0      | port    |          |
| A        | A_0_3_address1 | port    | offset   |
| A        | A_0_3_ce1      | port    |          |
| A        | A_0_3_d1       | port    |          |
| A        | A_0_3_q1       | port    |          |
| A        | A_0_3_we1      | port    |          |
| A        | A_1_0_address0 | port    | offset   |
| A        | A_1_0_ce0      | port    |          |
| A        | A_1_0_d0       | port    |          |
| A        | A_1_0_q0       | port    |          |
| A        | A_1_0_we0      | port    |          |
| A        | A_1_0_address1 | port    | offset   |
| A        | A_1_0_ce1      | port    |          |
| A        | A_1_0_d1       | port    |          |
| A        | A_1_0_q1       | port    |          |
| A        | A_1_0_we1      | port    |          |
| A        | A_1_1_address0 | port    | offset   |
| A        | A_1_1_ce0      | port    |          |
| A        | A_1_1_d0       | port    |          |
| A        | A_1_1_q0       | port    |          |
| A        | A_1_1_we0      | port    |          |
| A        | A_1_1_address1 | port    | offset   |
| A        | A_1_1_ce1      | port    |          |
| A        | A_1_1_d1       | port    |          |
| A        | A_1_1_q1       | port    |          |
| A        | A_1_1_we1      | port    |          |
| A        | A_1_2_address0 | port    | offset   |
| A        | A_1_2_ce0      | port    |          |
| A        | A_1_2_d0       | port    |          |
| A        | A_1_2_q0       | port    |          |
| A        | A_1_2_we0      | port    |          |
| A        | A_1_2_address1 | port    | offset   |
| A        | A_1_2_ce1      | port    |          |
| A        | A_1_2_d1       | port    |          |
| A        | A_1_2_q1       | port    |          |
| A        | A_1_2_we1      | port    |          |
| A        | A_1_3_address0 | port    | offset   |
| A        | A_1_3_ce0      | port    |          |
| A        | A_1_3_d0       | port    |          |
| A        | A_1_3_q0       | port    |          |
| A        | A_1_3_we0      | port    |          |
| A        | A_1_3_address1 | port    | offset   |
| A        | A_1_3_ce1      | port    |          |
| A        | A_1_3_d1       | port    |          |
| A        | A_1_3_q1       | port    |          |
| A        | A_1_3_we1      | port    |          |
| A        | A_2_0_address0 | port    | offset   |
| A        | A_2_0_ce0      | port    |          |
| A        | A_2_0_d0       | port    |          |
| A        | A_2_0_q0       | port    |          |
| A        | A_2_0_we0      | port    |          |
| A        | A_2_0_address1 | port    | offset   |
| A        | A_2_0_ce1      | port    |          |
| A        | A_2_0_d1       | port    |          |
| A        | A_2_0_q1       | port    |          |
| A        | A_2_0_we1      | port    |          |
| A        | A_2_1_address0 | port    | offset   |
| A        | A_2_1_ce0      | port    |          |
| A        | A_2_1_d0       | port    |          |
| A        | A_2_1_q0       | port    |          |
| A        | A_2_1_we0      | port    |          |
| A        | A_2_1_address1 | port    | offset   |
| A        | A_2_1_ce1      | port    |          |
| A        | A_2_1_d1       | port    |          |
| A        | A_2_1_q1       | port    |          |
| A        | A_2_1_we1      | port    |          |
| A        | A_2_2_address0 | port    | offset   |
| A        | A_2_2_ce0      | port    |          |
| A        | A_2_2_d0       | port    |          |
| A        | A_2_2_q0       | port    |          |
| A        | A_2_2_we0      | port    |          |
| A        | A_2_2_address1 | port    | offset   |
| A        | A_2_2_ce1      | port    |          |
| A        | A_2_2_d1       | port    |          |
| A        | A_2_2_q1       | port    |          |
| A        | A_2_2_we1      | port    |          |
| A        | A_2_3_address0 | port    | offset   |
| A        | A_2_3_ce0      | port    |          |
| A        | A_2_3_d0       | port    |          |
| A        | A_2_3_q0       | port    |          |
| A        | A_2_3_we0      | port    |          |
| A        | A_2_3_address1 | port    | offset   |
| A        | A_2_3_ce1      | port    |          |
| A        | A_2_3_d1       | port    |          |
| A        | A_2_3_q1       | port    |          |
| A        | A_2_3_we1      | port    |          |
| A        | A_3_0_address0 | port    | offset   |
| A        | A_3_0_ce0      | port    |          |
| A        | A_3_0_d0       | port    |          |
| A        | A_3_0_q0       | port    |          |
| A        | A_3_0_we0      | port    |          |
| A        | A_3_0_address1 | port    | offset   |
| A        | A_3_0_ce1      | port    |          |
| A        | A_3_0_d1       | port    |          |
| A        | A_3_0_q1       | port    |          |
| A        | A_3_0_we1      | port    |          |
| A        | A_3_1_address0 | port    | offset   |
| A        | A_3_1_ce0      | port    |          |
| A        | A_3_1_d0       | port    |          |
| A        | A_3_1_q0       | port    |          |
| A        | A_3_1_we0      | port    |          |
| A        | A_3_1_address1 | port    | offset   |
| A        | A_3_1_ce1      | port    |          |
| A        | A_3_1_d1       | port    |          |
| A        | A_3_1_q1       | port    |          |
| A        | A_3_1_we1      | port    |          |
| A        | A_3_2_address0 | port    | offset   |
| A        | A_3_2_ce0      | port    |          |
| A        | A_3_2_d0       | port    |          |
| A        | A_3_2_q0       | port    |          |
| A        | A_3_2_we0      | port    |          |
| A        | A_3_2_address1 | port    | offset   |
| A        | A_3_2_ce1      | port    |          |
| A        | A_3_2_d1       | port    |          |
| A        | A_3_2_q1       | port    |          |
| A        | A_3_2_we1      | port    |          |
| A        | A_3_3_address0 | port    | offset   |
| A        | A_3_3_ce0      | port    |          |
| A        | A_3_3_d0       | port    |          |
| A        | A_3_3_q0       | port    |          |
| A        | A_3_3_we0      | port    |          |
| A        | A_3_3_address1 | port    | offset   |
| A        | A_3_3_ce1      | port    |          |
| A        | A_3_3_d1       | port    |          |
| A        | A_3_3_q1       | port    |          |
| A        | A_3_3_we1      | port    |          |
| x        | x_0_address0   | port    | offset   |
| x        | x_0_ce0        | port    |          |
| x        | x_0_d0         | port    |          |
| x        | x_0_q0         | port    |          |
| x        | x_0_we0        | port    |          |
| x        | x_0_address1   | port    | offset   |
| x        | x_0_ce1        | port    |          |
| x        | x_0_d1         | port    |          |
| x        | x_0_q1         | port    |          |
| x        | x_0_we1        | port    |          |
| x        | x_1_address0   | port    | offset   |
| x        | x_1_ce0        | port    |          |
| x        | x_1_d0         | port    |          |
| x        | x_1_q0         | port    |          |
| x        | x_1_we0        | port    |          |
| x        | x_1_address1   | port    | offset   |
| x        | x_1_ce1        | port    |          |
| x        | x_1_d1         | port    |          |
| x        | x_1_q1         | port    |          |
| x        | x_1_we1        | port    |          |
| x        | x_2_address0   | port    | offset   |
| x        | x_2_ce0        | port    |          |
| x        | x_2_d0         | port    |          |
| x        | x_2_q0         | port    |          |
| x        | x_2_we0        | port    |          |
| x        | x_2_address1   | port    | offset   |
| x        | x_2_ce1        | port    |          |
| x        | x_2_d1         | port    |          |
| x        | x_2_q1         | port    |          |
| x        | x_2_we1        | port    |          |
| x        | x_3_address0   | port    | offset   |
| x        | x_3_ce0        | port    |          |
| x        | x_3_d0         | port    |          |
| x        | x_3_q0         | port    |          |
| x        | x_3_we0        | port    |          |
| x        | x_3_address1   | port    | offset   |
| x        | x_3_ce1        | port    |          |
| x        | x_3_d1         | port    |          |
| x        | x_3_q1         | port    |          |
| x        | x_3_we1        | port    |          |
| y_out    | y_out_address0 | port    | offset   |
| y_out    | y_out_ce0      | port    |          |
| y_out    | y_out_d0       | port    |          |
| y_out    | y_out_q0       | port    |          |
| y_out    | y_out_we0      | port    |          |
| y_out    | y_out_address1 | port    | offset   |
| y_out    | y_out_ce1      | port    |          |
| y_out    | y_out_d1       | port    |          |
| y_out    | y_out_q1       | port    |          |
| y_out    | y_out_we1      | port    |          |
+----------+----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------------+-----+--------+----------+------+--------+---------+
| Name                                             | DSP | Pragma | Variable | Op   | Impl   | Latency |
+--------------------------------------------------+-----+--------+----------+------+--------+---------+
| + atax                                           | 6   |        |          |      |        |         |
|  + compute_y_tiled                               | 3   |        |          |      |        |         |
|    add_ln10_fu_279_p2                            | -   |        | add_ln10 | add  | fabric | 0       |
|   + compute_y_tiled_Pipeline_1                   | 0   |        |          |      |        |         |
|     empty_16_fu_118_p2                           | -   |        | empty_16 | add  | fabric | 0       |
|   + compute_y_tiled_Pipeline_VITIS_LOOP_18_3     | 0   |        |          |      |        |         |
|     add_ln18_fu_162_p2                           | -   |        | add_ln18 | add  | fabric | 0       |
|   + compute_y_tiled_Pipeline_VITIS_LOOP_11_2     | 3   |        |          |      |        |         |
|     fmul_32ns_32ns_32_4_max_dsp_1_U6             | 3   |        | mul      | fmul | maxdsp | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U5              | -   |        | add      | fadd | fabric | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U6             | 3   |        | mul_1    | fmul | maxdsp | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U5              | -   |        | add_1    | fadd | fabric | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U6             | 3   |        | mul_2    | fmul | maxdsp | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U5              | -   |        | add_2    | fadd | fabric | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U6             | 3   |        | mul_3    | fmul | maxdsp | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U5              | -   |        | add_3    | fadd | fabric | 3       |
|     add_ln11_fu_504_p2                           | -   |        | add_ln11 | add  | fabric | 0       |
|  + compute_y_out_tiled                           | 3   |        |          |      |        |         |
|    add_ln30_fu_258_p2                            | -   |        | add_ln30 | add  | fabric | 0       |
|   + compute_y_out_tiled_Pipeline_1               | 0   |        |          |      |        |         |
|     empty_20_fu_118_p2                           | -   |        | empty_20 | add  | fabric | 0       |
|   + compute_y_out_tiled_Pipeline_VITIS_LOOP_38_3 | 0   |        |          |      |        |         |
|     add_ln38_fu_133_p2                           | -   |        | add_ln38 | add  | fabric | 0       |
|   + compute_y_out_tiled_Pipeline_VITIS_LOOP_31_2 | 3   |        |          |      |        |         |
|     fmul_32ns_32ns_32_4_max_dsp_1_U79            | 3   |        | mul      | fmul | maxdsp | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U78             | -   |        | add      | fadd | fabric | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U79            | 3   |        | mul_1    | fmul | maxdsp | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U78             | -   |        | add_1    | fadd | fabric | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U79            | 3   |        | mul_2    | fmul | maxdsp | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U78             | -   |        | add_2    | fadd | fabric | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U79            | 3   |        | mul_3    | fmul | maxdsp | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U78             | -   |        | add_3    | fadd | fabric | 3       |
|     add_ln31_fu_516_p2                           | -   |        | add_ln31 | add  | fabric | 0       |
+--------------------------------------------------+-----+--------+----------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------------+------+------+--------+---------------+---------+------+---------+
| Name                   | BRAM | URAM | Pragma | Variable      | Storage | Impl | Latency |
+------------------------+------+------+--------+---------------+---------+------+---------+
| + atax                 | 0    | 0    |        |               |         |      |         |
|   y_U                  | -    | -    |        | y             | fifo    | srl  | 0       |
|   y_1_U                | -    | -    |        | y_1           | fifo    | srl  | 0       |
|   y_2_U                | -    | -    |        | y_2           | fifo    | srl  | 0       |
|   y_3_U                | -    | -    |        | y_3           | fifo    | srl  | 0       |
|  + compute_y_tiled     | 0    | 0    |        |               |         |      |         |
|    y_local_U           | -    | -    |        | y_local       | ram_1p  | auto | 1       |
|    y_local_1_U         | -    | -    |        | y_local_1     | ram_1p  | auto | 1       |
|    y_local_2_U         | -    | -    |        | y_local_2     | ram_1p  | auto | 1       |
|    y_local_3_U         | -    | -    |        | y_local_3     | ram_1p  | auto | 1       |
|  + compute_y_out_tiled | 0    | 0    |        |               |         |      |         |
|    y_out_local_U       | -    | -    |        | y_out_local   | ram_1p  | auto | 1       |
|    y_out_local_1_U     | -    | -    |        | y_out_local_1 | ram_1p  | auto | 1       |
|    y_out_local_2_U     | -    | -    |        | y_out_local_2 | ram_1p  | auto | 1       |
|    y_out_local_3_U     | -    | -    |        | y_out_local_3 | ram_1p  | auto | 1       |
+------------------------+------+------+--------+---------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------+------------------------------------------------------------------+
| Type            | Options                              | Location                                                         |
+-----------------+--------------------------------------+------------------------------------------------------------------+
| array_partition | variable=A cyclic factor=4 dim=2     | ../atax/generate/atax.cpp:6 in compute_y_tiled, A                |
| array_partition | variable=x cyclic factor=4           | ../atax/generate/atax.cpp:7 in compute_y_tiled, x                |
| array_partition | variable=y_local cyclic factor=4     | ../atax/generate/atax.cpp:8 in compute_y_tiled, y_local          |
| pipeline        | II=1                                 | ../atax/generate/atax.cpp:12 in compute_y_tiled                  |
| unroll          | factor=4                             | ../atax/generate/atax.cpp:13 in compute_y_tiled                  |
| array_partition | variable=A cyclic factor=4 dim=1     | ../atax/generate/atax.cpp:26 in compute_y_out_tiled, A           |
| array_partition | variable=y cyclic factor=4           | ../atax/generate/atax.cpp:27 in compute_y_out_tiled, y           |
| array_partition | variable=y_out_local cyclic factor=4 | ../atax/generate/atax.cpp:28 in compute_y_out_tiled, y_out_local |
| pipeline        | II=1                                 | ../atax/generate/atax.cpp:32 in compute_y_out_tiled              |
| unroll          | factor=4                             | ../atax/generate/atax.cpp:33 in compute_y_out_tiled              |
| dataflow        |                                      | ../atax/generate/atax.cpp:46 in atax                             |
| stream          | variable=y depth=2                   | ../atax/generate/atax.cpp:47 in atax, y                          |
+-----------------+--------------------------------------+------------------------------------------------------------------+


