From 6517c93b5145a4169b052c84575b33f99b5915e7 Mon Sep 17 00:00:00 2001
From: Ashwin Sekhar T K <asekhar@marvell.com>
Date: Fri, 2 Aug 2024 02:05:38 +0530
Subject: [PATCH 430/513] config: set mempool align for cn20k

Set RTE_MEMPOOL_ALIGN=128 for cn20k.

Signed-off-by: Ashwin Sekhar T K <asekhar@marvell.com>
Change-Id: I908b61cb147c7a90df160ef45b3f2b9218bdee80
Reviewed-on: https://sj1git1.cavium.com/c/IP/SW/dataplane/dpdk/+/132659
Reviewed-by: Jerin Jacob <jerinj@marvell.com>
Tested-by: Jerin Jacob <jerinj@marvell.com>
---
 config/arm/meson.build | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/config/arm/meson.build b/config/arm/meson.build
index 354690b11e07b..bb781f63b9452 100644
--- a/config/arm/meson.build
+++ b/config/arm/meson.build
@@ -435,7 +435,8 @@ soc_cn20k = {
     'implementer' : '0x41',
     'flags': [
         ['RTE_MAX_LCORE', 42],
-        ['RTE_MAX_NUMA_NODES', 1]
+        ['RTE_MAX_NUMA_NODES', 1],
+        ['RTE_MEMPOOL_ALIGN', 128]
     ],
     'part_number': '0xd8e',
     'numa': false
-- 
2.25.1

