xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../../Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../../Xilinx/Vivado/2016.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../Xilinx/Vivado/2016.3/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
Matrix_Multiply.v,verilog,xil_defaultlib,../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/1fd8/hdl/verilog/Matrix_Multiply.v,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
Matrix_Multiply_CRTL_BUS_s_axi.v,verilog,xil_defaultlib,../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/1fd8/hdl/verilog/Matrix_Multiply_CRTL_BUS_s_axi.v,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
Matrix_Multiply_mbkb.v,verilog,xil_defaultlib,../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/1fd8/hdl/verilog/Matrix_Multiply_mbkb.v,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_Matrix_Multiply_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Matrix_Multiply_0_0/sim/design_1_Matrix_Multiply_0_0.v,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
Matrix_Addition.v,verilog,xil_defaultlib,../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/275b/hdl/verilog/Matrix_Addition.v,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
Matrix_Addition_CRTL_BUS_s_axi.v,verilog,xil_defaultlib,../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/275b/hdl/verilog/Matrix_Addition_CRTL_BUS_s_axi.v,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_Matrix_Addition_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Matrix_Addition_0_0/sim/design_1_Matrix_Addition_0_0.v,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
processing_system7_bfm_v2_0_vl_rfs.v,verilog,processing_system7_bfm_v2_0_5,../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl/processing_system7_bfm_v2_0_vl_rfs.v,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_10,../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
generic_baseblocks_v2_1_vl_rfs.v,verilog,generic_baseblocks_v2_1_0,../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
axi_register_slice_v2_1_vl_rfs.v,verilog,axi_register_slice_v2_1_10,../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_1_2,../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/a807/simulation/fifo_generator_vlog_beh.v,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
fifo_generator_v13_1_rfs.vhd,vhdl,fifo_generator_v13_1_2,../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/a807/hdl/fifo_generator_v13_1_rfs.vhd,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
fifo_generator_v13_1_rfs.v,verilog,fifo_generator_v13_1_2,../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/a807/hdl/fifo_generator_v13_1_rfs.v,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
axi_data_fifo_v2_1_vl_rfs.v,verilog,axi_data_fifo_v2_1_9,../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
axi_crossbar_v2_1_vl_rfs.v,verilog,axi_crossbar_v2_1_11,../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
blk_mem_gen_v8_3.v,verilog,blk_mem_gen_v8_3_4,../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/59b0/simulation/blk_mem_gen_v8_3.v,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_Matrix_Multiply_0_bram_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Matrix_Multiply_0_bram_0/sim/design_1_Matrix_Multiply_0_bram_0.v,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
axi_bram_ctrl_v4_0_rfs.vhd,vhdl,axi_bram_ctrl_v4_0_9,../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_axi_bram_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_Matrix_Multiply_0_bram_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Matrix_Multiply_0_bram_0_0/sim/design_1_Matrix_Multiply_0_bram_0_0.v,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_Matrix_Addition_0_bram_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Matrix_Addition_0_bram_0/sim/design_1_Matrix_Addition_0_bram_0.v,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_axi_bram_ctrl_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_1_0/sim/design_1_axi_bram_ctrl_1_0.vhd,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
axi_protocol_converter_v2_1_vl_rfs.v,verilog,axi_protocol_converter_v2_1_10,../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_pc_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/hdl/design_1.v,incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Vivado_Nucleus_Design.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
