Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: aes_box.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "aes_box.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "aes_box"
Output Format                      : NGC
Target Device                      : xc6slx75-2-csg484

---- Source Options
Top Module Name                    : aes_box
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\gf2_mul.v" into library work
Parsing module <gf2_mul>.
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" into library work
Parsing module <shared_mul_gf2>.
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 40: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 39: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 54: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 53: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 70: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 69: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 89: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 88: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 95: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 94: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 116: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 136: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 134: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:991 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 133: Event expressions must result in a singular type
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" into library work
Parsing module <shared_mul_gf4>.
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 32: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 31: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 40: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 39: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 56: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 55: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 75: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 74: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 81: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 80: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 102: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 122: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 120: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:991 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 119: Event expressions must result in a singular type
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" into library work
Parsing module <real_dom_shared_mul_gf2>.
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 29: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 28: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 38: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 37: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 74: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 73: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 96: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 104: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 135: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 186: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 191: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 207: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 225: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 236: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 242: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 253: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 258: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:991 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 89: Event expressions must result in a singular type
WARNING:HDLCompiler:991 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 185: Event expressions must result in a singular type
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\square_scaler.v" into library work
Parsing module <square_scaler>.
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" into library work
Parsing module <real_dom_shared_mul_gf4>.
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 29: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 28: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 38: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 37: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 74: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 73: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 92: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 98: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 127: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 155: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 160: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 176: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 194: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 205: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 211: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 222: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 227: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:991 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 85: Event expressions must result in a singular type
WARNING:HDLCompiler:991 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 154: Event expressions must result in a singular type
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\lin_map.v" into library work
Parsing module <lin_map>.
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\inverter.v" into library work
Parsing module <inverter>.
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\inverter.v" Line 37: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\inverter.v" Line 36: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\inverter.v" Line 67: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\inverter.v" Line 66: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\inverter.v" Line 85: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\inverter.v" Line 98: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\inverter.v" Line 106: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\inverter.v" Line 117: Block identifier is required on this block
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" into library work
Parsing module <aes_box>.
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" Line 45: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" Line 44: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" Line 91: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" Line 90: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" Line 111: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" Line 141: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" Line 151: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" Line 165: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" Line 198: Block identifier is required on this block

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <aes_box>.

Elaborating module <lin_map(MATRIX_SEL=1)>.

Elaborating module <square_scaler>.

Elaborating module <lin_map(MATRIX_SEL=0)>.

Elaborating module <real_dom_shared_mul_gf4(PIPELINED=1,FIRST_ORDER_OPTIMIZATION=1,SHARES=2)>.

Elaborating module <gf2_mul(N=4)>.

Elaborating module <inverter(VARIANT=1,PIPELINED=1,EIGHT_STAGED_SBOX=0,SHARES=2)>.

Elaborating module <real_dom_shared_mul_gf2(PIPELINED=1,FIRST_ORDER_OPTIMIZATION=1,SHARES=2)>.

Elaborating module <gf2_mul(N=2)>.

Elaborating module <shared_mul_gf4(PIPELINED=1,SHARES=2)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <aes_box>.
    Related source file is "C:\Users\ygh\Desktop\0830\1\aes_sbox.v".
        PIPELINED = 1
        EIGHT_STAGED = 0
        SHARES = 2
    Found 8-bit register for signal <n0159[7:0]>.
    Found 8-bit register for signal <Y0_2xDP>.
    Found 8-bit register for signal <n0161[7:0]>.
    Found 8-bit register for signal <n0162[7:0]>.
    Found 8-bit register for signal <Y1_2xDP>.
    Found 8-bit register for signal <n0158[7:0]>.
    Found 8-bit register for signal <n0164[7:0]>.
    Summary:
	inferred  56 D-type flip-flop(s).
Unit <aes_box> synthesized.

Synthesizing Unit <lin_map_1>.
    Related source file is "C:\Users\ygh\Desktop\0830\1\lin_map.v".
        MATRIX_SEL = 1
    Summary:
Unit <lin_map_1> synthesized.

Synthesizing Unit <square_scaler>.
    Related source file is "C:\Users\ygh\Desktop\0830\1\square_scaler.v".
    Summary:
Unit <square_scaler> synthesized.

Synthesizing Unit <lin_map_2>.
    Related source file is "C:\Users\ygh\Desktop\0830\1\lin_map.v".
        MATRIX_SEL = 0
    Summary:
Unit <lin_map_2> synthesized.

Synthesizing Unit <real_dom_shared_mul_gf4>.
    Related source file is "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v".
        PIPELINED = 1
        FIRST_ORDER_OPTIMIZATION = 1
        SHARES = 2
    Found 8-bit register for signal <n0062>.
    Found 8-bit register for signal <n0067>.
    Found 8-bit register for signal <n0061>.
    Found 8-bit register for signal <n0076>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <real_dom_shared_mul_gf4> synthesized.

Synthesizing Unit <gf2_mul_1>.
    Related source file is "C:\Users\ygh\Desktop\0830\1\gf2_mul.v".
        N = 4
    Summary:
Unit <gf2_mul_1> synthesized.

Synthesizing Unit <inverter>.
    Related source file is "C:\Users\ygh\Desktop\0830\1\inverter.v".
        VARIANT = 1
        PIPELINED = 1
        EIGHT_STAGED_SBOX = 0
        SHARES = 2
    Found 4-bit register for signal <BxDP>.
    Found 4-bit register for signal <n0088>.
    Found 4-bit register for signal <AxDP>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <inverter> synthesized.

Synthesizing Unit <real_dom_shared_mul_gf2>.
    Related source file is "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v".
        PIPELINED = 1
        FIRST_ORDER_OPTIMIZATION = 1
        SHARES = 2
    Found 4-bit register for signal <n0048>.
    Found 4-bit register for signal <n0053>.
    Found 4-bit register for signal <n0047>.
    Found 4-bit register for signal <n0058>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <real_dom_shared_mul_gf2> synthesized.

Synthesizing Unit <gf2_mul_2>.
    Related source file is "C:\Users\ygh\Desktop\0830\1\gf2_mul.v".
        N = 2
    Summary:
Unit <gf2_mul_2> synthesized.

Synthesizing Unit <shared_mul_gf4>.
    Related source file is "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v".
        PIPELINED = 1
        SHARES = 2
    Found 16-bit register for signal <n0057>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <shared_mul_gf4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 28
 16-bit register                                       : 2
 4-bit register                                        : 15
 8-bit register                                        : 11
# Xors                                                 : 419
 1-bit xor2                                            : 310
 1-bit xor3                                            : 2
 1-bit xor5                                            : 2
 2-bit xor2                                            : 80
 4-bit xor2                                            : 24
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 180
 Flip-Flops                                            : 180
# Xors                                                 : 419
 1-bit xor2                                            : 310
 1-bit xor3                                            : 2
 1-bit xor5                                            : 2
 2-bit xor2                                            : 80
 4-bit xor2                                            : 24
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <aes_box> ...

Optimizing unit <real_dom_shared_mul_gf4> ...

Optimizing unit <shared_mul_gf4> ...

Optimizing unit <inverter> ...

Optimizing unit <real_dom_shared_mul_gf2> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <Y1_0xDP_0_0> in Unit <aes_box> is equivalent to the following FF/Latch, which will be removed : <inst_real_dom_shared_mul_gf4/XxDP_0_0> 
INFO:Xst:2261 - The FF/Latch <Y1_0xDP_0_1> in Unit <aes_box> is equivalent to the following FF/Latch, which will be removed : <inst_real_dom_shared_mul_gf4/XxDP_0_1> 
INFO:Xst:2261 - The FF/Latch <Y1_0xDP_0_2> in Unit <aes_box> is equivalent to the following FF/Latch, which will be removed : <inst_real_dom_shared_mul_gf4/XxDP_0_2> 
INFO:Xst:2261 - The FF/Latch <inverter_gf24/b_mul_e/YxDP_0_0> in Unit <aes_box> is equivalent to the following FF/Latch, which will be removed : <inverter_gf24/a_mul_e/YxDP_0_0> 
INFO:Xst:2261 - The FF/Latch <Y1_0xDP_0_3> in Unit <aes_box> is equivalent to the following FF/Latch, which will be removed : <inst_real_dom_shared_mul_gf4/XxDP_0_3> 
INFO:Xst:2261 - The FF/Latch <inverter_gf24/b_mul_e/YxDP_0_1> in Unit <aes_box> is equivalent to the following FF/Latch, which will be removed : <inverter_gf24/a_mul_e/YxDP_0_1> 
INFO:Xst:2261 - The FF/Latch <Y0_0xDP_0_2> in Unit <aes_box> is equivalent to the following FF/Latch, which will be removed : <inst_real_dom_shared_mul_gf4/YxDP_0_2> 
INFO:Xst:2261 - The FF/Latch <Y0_0xDP_0_4> in Unit <aes_box> is equivalent to the following FF/Latch, which will be removed : <inst_real_dom_shared_mul_gf4/YxDP_0_4> 
INFO:Xst:2261 - The FF/Latch <Y0_0xDP_0_5> in Unit <aes_box> is equivalent to the following FF/Latch, which will be removed : <inst_real_dom_shared_mul_gf4/YxDP_0_5> 
INFO:Xst:2261 - The FF/Latch <Y0_0xDP_0_7> in Unit <aes_box> is equivalent to the following FF/Latch, which will be removed : <inst_real_dom_shared_mul_gf4/YxDP_0_7> 
INFO:Xst:2261 - The FF/Latch <Y1_0xDP_0_4> in Unit <aes_box> is equivalent to the following FF/Latch, which will be removed : <inst_real_dom_shared_mul_gf4/XxDP_0_4> 
INFO:Xst:2261 - The FF/Latch <Y1_0xDP_0_5> in Unit <aes_box> is equivalent to the following FF/Latch, which will be removed : <inst_real_dom_shared_mul_gf4/XxDP_0_5> 
INFO:Xst:2261 - The FF/Latch <Y1_0xDP_0_6> in Unit <aes_box> is equivalent to the following FF/Latch, which will be removed : <inst_real_dom_shared_mul_gf4/XxDP_0_6> 
INFO:Xst:2261 - The FF/Latch <inverter_gf24/b_mul_e/YxDP_0_2> in Unit <aes_box> is equivalent to the following FF/Latch, which will be removed : <inverter_gf24/a_mul_e/YxDP_0_2> 
INFO:Xst:2261 - The FF/Latch <Y1_0xDP_0_7> in Unit <aes_box> is equivalent to the following FF/Latch, which will be removed : <inst_real_dom_shared_mul_gf4/XxDP_0_7> 
INFO:Xst:2261 - The FF/Latch <inverter_gf24/b_mul_e/YxDP_0_3> in Unit <aes_box> is equivalent to the following FF/Latch, which will be removed : <inverter_gf24/a_mul_e/YxDP_0_3> 
INFO:Xst:2261 - The FF/Latch <inverter_gf24/BxDP_0_0> in Unit <aes_box> is equivalent to the following FF/Latch, which will be removed : <inverter_gf24/a_mul_b/YxDP_0_0> 
INFO:Xst:2261 - The FF/Latch <inverter_gf24/BxDP_0_1> in Unit <aes_box> is equivalent to the following FF/Latch, which will be removed : <inverter_gf24/a_mul_b/YxDP_0_1> 
INFO:Xst:2261 - The FF/Latch <inverter_gf24/AxDP_0_0> in Unit <aes_box> is equivalent to the following FF/Latch, which will be removed : <inverter_gf24/a_mul_b/XxDP_0_0> 
INFO:Xst:2261 - The FF/Latch <inverter_gf24/AxDP_0_1> in Unit <aes_box> is equivalent to the following FF/Latch, which will be removed : <inverter_gf24/a_mul_b/XxDP_0_1> 
INFO:Xst:2261 - The FF/Latch <Y0_0xDP_0_6> in Unit <aes_box> is equivalent to the following FF/Latch, which will be removed : <inst_real_dom_shared_mul_gf4/YxDP_0_6> 
INFO:Xst:2261 - The FF/Latch <inverter_gf24/BxDP_0_2> in Unit <aes_box> is equivalent to the following FF/Latch, which will be removed : <inverter_gf24/a_mul_b/YxDP_0_2> 
INFO:Xst:2261 - The FF/Latch <inverter_gf24/BxDP_0_3> in Unit <aes_box> is equivalent to the following FF/Latch, which will be removed : <inverter_gf24/a_mul_b/YxDP_0_3> 
INFO:Xst:2261 - The FF/Latch <inverter_gf24/AxDP_0_2> in Unit <aes_box> is equivalent to the following FF/Latch, which will be removed : <inverter_gf24/a_mul_b/XxDP_0_2> 
INFO:Xst:2261 - The FF/Latch <inverter_gf24/AxDP_0_3> in Unit <aes_box> is equivalent to the following FF/Latch, which will be removed : <inverter_gf24/a_mul_b/XxDP_0_3> 
INFO:Xst:2261 - The FF/Latch <Y0_0xDP_0_0> in Unit <aes_box> is equivalent to the following FF/Latch, which will be removed : <inst_real_dom_shared_mul_gf4/YxDP_0_0> 
INFO:Xst:2261 - The FF/Latch <Y0_0xDP_0_1> in Unit <aes_box> is equivalent to the following FF/Latch, which will be removed : <inst_real_dom_shared_mul_gf4/YxDP_0_1> 
INFO:Xst:2261 - The FF/Latch <Y0_0xDP_0_3> in Unit <aes_box> is equivalent to the following FF/Latch, which will be removed : <inst_real_dom_shared_mul_gf4/YxDP_0_3> 
Found area constraint ratio of 100 (+ 5) on block aes_box, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 152
 Flip-Flops                                            : 152

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : aes_box.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 351
#      INV                         : 1
#      LUT2                        : 94
#      LUT3                        : 22
#      LUT4                        : 68
#      LUT5                        : 29
#      LUT6                        : 136
#      MUXF7                       : 1
# FlipFlops/Latches                : 152
#      FDC                         : 144
#      FDE                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 71
#      IBUF                        : 55
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx75csg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:             152  out of  93296     0%  
 Number of Slice LUTs:                  350  out of  46648     0%  
    Number used as Logic:               350  out of  46648     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    384
   Number with an unused Flip Flop:     232  out of    384    60%  
   Number with an unused LUT:            34  out of    384     8%  
   Number of fully used LUT-FF pairs:   118  out of    384    30%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          72
 Number of bonded IOBs:                  72  out of    328    21%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ClkxCI                             | BUFGP                  | 152   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.459ns (Maximum Frequency: 183.184MHz)
   Minimum input arrival time before clock: 6.963ns
   Maximum output required time after clock: 6.715ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ClkxCI'
  Clock period: 5.459ns (frequency: 183.184MHz)
  Total number of paths / destination ports: 3199 / 112
-------------------------------------------------------------------------
Delay:               5.459ns (Levels of Logic = 4)
  Source:            inst_real_dom_shared_mul_gf4/BlindedYxDP_0_6 (FF)
  Destination:       inverter_gf24/CxDP_0_2 (FF)
  Source Clock:      ClkxCI rising
  Destination Clock: ClkxCI rising

  Data Path: inst_real_dom_shared_mul_gf4/BlindedYxDP_0_6 to inverter_gf24/CxDP_0_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.525   0.910  inst_real_dom_shared_mul_gf4/BlindedYxDP_0_6 (inst_real_dom_shared_mul_gf4/BlindedYxDP_0_6)
     LUT2:I1->O            3   0.254   1.196  inst_real_dom_shared_mul_gf4/[0].x_times_blinded_y/Mxor_BB[1]_BB[0]_XOR_57_o_xo<0>11 (inst_real_dom_shared_mul_gf4/[0].x_times_blinded_y/Mxor_BB[1]_BB[0]_XOR_57_o_xo<0>1)
     LUT6:I1->O            2   0.254   0.834  inst_real_dom_shared_mul_gf4/[0].x_times_blinded_y/Mxor_Q_norm<3:2>_1_xo<0> (inst_real_dom_shared_mul_gf4/XtimesBlindedY<1><3>)
     LUT4:I2->O            4   0.250   0.912  Mxor_InverterInxD<1>_3_xo<0>1 (InverterInxD<1><3>)
     LUT6:I4->O            1   0.250   0.000  inverter_gf24/CxD<1><0>1 (inverter_gf24/CxD<1><0>)
     FDC:D                     0.074          inverter_gf24/CxDP_0_2
    ----------------------------------------
    Total                      5.459ns (1.607ns logic, 3.852ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ClkxCI'
  Total number of paths / destination ports: 659 / 232
-------------------------------------------------------------------------
Offset:              6.963ns (Levels of Logic = 5)
  Source:            _XxDI<8> (PAD)
  Destination:       inst_real_dom_shared_mul_gf4/X_times_B_remaskedxDP_0_7 (FF)
  Destination Clock: ClkxCI rising

  Data Path: _XxDI<8> to inst_real_dom_shared_mul_gf4/X_times_B_remaskedxDP_0_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.328   1.458  &XxDI_8_IBUF (&XxDI_8_IBUF)
     LUT4:I0->O            3   0.254   1.042  mappedxD<1><4>1 (mappedxD<1><4>)
     LUT4:I0->O            4   0.254   1.259  inst_real_dom_shared_mul_gf4/[0].x_times_b/AA[0]_BB[0]_AND_10_o1 (inst_real_dom_shared_mul_gf4/[0].x_times_b/AA[0]_BB[0]_AND_10_o)
     LUT6:I0->O            1   0.254   0.790  inst_real_dom_shared_mul_gf4/[0].x_times_b/Mxor_Q_norm<1:0>_0_xo<0> (inst_real_dom_shared_mul_gf4/X_times_BxD<1><0>)
     LUT2:I0->O            1   0.250   0.000  inst_real_dom_shared_mul_gf4/Mxor_X_times_B_remaskedxDN<1>_0_xo<0>1 (inst_real_dom_shared_mul_gf4/X_times_B_remaskedxDN<1><0>)
     FDC:D                     0.074          inst_real_dom_shared_mul_gf4/X_times_B_remaskedxDP_0_4
    ----------------------------------------
    Total                      6.963ns (2.414ns logic, 4.549ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ClkxCI'
  Total number of paths / destination ports: 100 / 16
-------------------------------------------------------------------------
Offset:              6.715ns (Levels of Logic = 3)
  Source:            mult_msb/FFxDP_0_5 (FF)
  Destination:       _QxDO<2> (PAD)
  Source Clock:      ClkxCI rising

  Data Path: mult_msb/FFxDP_0_5 to _QxDO<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.525   0.912  mult_msb/FFxDP_0_5 (mult_msb/FFxDP_0_5)
     LUT2:I0->O            2   0.250   1.181  mult_msb/Mxor_result<0>_1_xo<0>1 (_InverseMSBxD<1>)
     LUT6:I0->O            1   0.254   0.681  _QxDO<2>1 (&QxDO_2_OBUF)
     OBUF:I->O                 2.912          &QxDO_2_OBUF (_QxDO<2>)
    ----------------------------------------
    Total                      6.715ns (3.941ns logic, 2.774ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ClkxCI
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkxCI         |    5.459|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.88 secs
 
--> 

Total memory usage is 228252 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   83 (   0 filtered)
Number of infos    :   28 (   0 filtered)

