// Seed: 281513650
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input wire id_2,
    input wire id_3,
    input tri id_4,
    output wire id_5,
    input tri id_6,
    input tri0 id_7,
    input wor id_8,
    input wor id_9
);
  assign id_5 = id_4;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    output supply1 id_2,
    input uwire id_3,
    output tri0 id_4,
    output tri0 id_5,
    input supply1 id_6,
    output wor id_7,
    input wor id_8,
    output wire id_9,
    input supply1 id_10
);
  assign id_2 = id_6;
  bufif1 primCall (id_0, id_1, id_3);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_8,
      id_8,
      id_2,
      id_10,
      id_8,
      id_3,
      id_10
  );
  assign modCall_1.id_9 = 0;
endmodule
