vendor_name = ModelSim
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/Nios_Screen_Reader.qip
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/Nios_Screen_Reader.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_reset_controller.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_irq_mapper.sv
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_std_synchronizer_nocut.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_rsp_mux.sv
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_rsp_demux_003.sv
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_rsp_demux_002.sv
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_rsp_demux.sv
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_cmd_mux_002.sv
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_cmd_mux.sv
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_cmd_demux.sv
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_004.sv
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_002.sv
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_001.sv
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router.sv
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_SystemID.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_Response_Register.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_PLL.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_OnChip_memory.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.ocp
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.sdc
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_bht_ram.mif
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_dc_tag_ram.mif
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_debug_slave_sysclk.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_debug_slave_tck.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_debug_slave_wrapper.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_ic_tag_ram.mif
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_mult_cell.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_ociram_default_contents.mif
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_rf_ram_a.mif
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_rf_ram_b.mif
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_NiosII_cpu_test_bench.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_Loading_Percentage.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_JTAG.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_Event_Register.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_DATA.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_Address.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Freq_Fig_color.qip
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Freq_Fig_color.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Freq_Fig_Data.qip
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Freq_Fig_Data.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/RAM2_CH2.qip
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/RAM2_CH2.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/RAM2_CH1.qip
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/RAM2_CH1.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/RAM1_CH2.qip
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/RAM1_CH2.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/RAM1_CH1.qip
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/RAM1_CH1.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fig_CH2_Data.qip
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fig_CH2_Data.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fig_CH2_ColorMap.qip
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fig_CH2_ColorMap.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fig_CH1_Data.qip
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fig_CH1_Data.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fig_CH1_ColorMap.qip
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fig_CH1_ColorMap.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fig_Amplitude_Data.qip
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fig_Amplitude_Data.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fig_Amplitude_ColorMap.qip
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fig_Amplitude_ColorMap.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Memory_Management.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/ADC_Controls.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Top.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/VGA_Controls.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/VGA_Controls.vwf
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/VGA_Controls.stp
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.v
source_file = 1, output_files/GUI.stp
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Read_Write_Control.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/SDRAM_Control.stp
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/SRAM_Control.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/SRAM_Control.stp
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/TestCH1.qip
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/TestCH1.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/TestCH2.qip
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/TestCH2.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/output_files/stp1.stp
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Test.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/DeBouncer.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/DeBouncer.stp
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/TimeScale.stp
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/GUI.stp
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Frequency_Calculator.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Frequency_Calculator_TestBench.vwf
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Font_ROM.qip
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Font_ROM.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Strings.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Long_Strings.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.qip
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Integer_To_Float_TestBench.vwf
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.qip
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH1_DIV.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH2_DIV.qip
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/FP_CH2_DIV.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/BitShifter.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/BitShifter_TestBench.vwf
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/BitRangeExtractor.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/BitRangeExtractor_TestBench.vwf
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Fraction_BCD_LUT.v
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator_TestBench.vwf
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Amplitude_Calculator.stp
source_file = 1, M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/db/Top.cbx.xml
design_name = BitShifter
instance = comp, \ShiftedOutput[0]~output , ShiftedOutput[0]~output, BitShifter, 1
instance = comp, \ShiftedOutput[1]~output , ShiftedOutput[1]~output, BitShifter, 1
instance = comp, \ShiftedOutput[2]~output , ShiftedOutput[2]~output, BitShifter, 1
instance = comp, \ShiftedOutput[3]~output , ShiftedOutput[3]~output, BitShifter, 1
instance = comp, \ShiftedOutput[4]~output , ShiftedOutput[4]~output, BitShifter, 1
instance = comp, \ShiftedOutput[5]~output , ShiftedOutput[5]~output, BitShifter, 1
instance = comp, \ShiftedOutput[6]~output , ShiftedOutput[6]~output, BitShifter, 1
instance = comp, \ShiftedOutput[7]~output , ShiftedOutput[7]~output, BitShifter, 1
instance = comp, \ShiftedOutput[8]~output , ShiftedOutput[8]~output, BitShifter, 1
instance = comp, \ShiftedOutput[9]~output , ShiftedOutput[9]~output, BitShifter, 1
instance = comp, \ShiftedOutput[10]~output , ShiftedOutput[10]~output, BitShifter, 1
instance = comp, \ShiftedOutput[11]~output , ShiftedOutput[11]~output, BitShifter, 1
instance = comp, \ShiftedOutput[12]~output , ShiftedOutput[12]~output, BitShifter, 1
instance = comp, \ShiftedOutput[13]~output , ShiftedOutput[13]~output, BitShifter, 1
instance = comp, \ShiftedOutput[14]~output , ShiftedOutput[14]~output, BitShifter, 1
instance = comp, \ShiftedOutput[15]~output , ShiftedOutput[15]~output, BitShifter, 1
instance = comp, \ShiftedOutput[16]~output , ShiftedOutput[16]~output, BitShifter, 1
instance = comp, \ShiftedOutput[17]~output , ShiftedOutput[17]~output, BitShifter, 1
instance = comp, \ShiftedOutput[18]~output , ShiftedOutput[18]~output, BitShifter, 1
instance = comp, \ShiftedOutput[19]~output , ShiftedOutput[19]~output, BitShifter, 1
instance = comp, \ShiftedOutput[20]~output , ShiftedOutput[20]~output, BitShifter, 1
instance = comp, \ShiftedOutput[21]~output , ShiftedOutput[21]~output, BitShifter, 1
instance = comp, \ShiftedOutput[22]~output , ShiftedOutput[22]~output, BitShifter, 1
instance = comp, \ShiftedOutput[23]~output , ShiftedOutput[23]~output, BitShifter, 1
instance = comp, \ShiftedOutput[24]~output , ShiftedOutput[24]~output, BitShifter, 1
instance = comp, \ShiftedOutput[25]~output , ShiftedOutput[25]~output, BitShifter, 1
instance = comp, \ShiftedOutput[26]~output , ShiftedOutput[26]~output, BitShifter, 1
instance = comp, \ShiftedOutput[27]~output , ShiftedOutput[27]~output, BitShifter, 1
instance = comp, \ShiftedOutput[28]~output , ShiftedOutput[28]~output, BitShifter, 1
instance = comp, \ShiftedOutput[29]~output , ShiftedOutput[29]~output, BitShifter, 1
instance = comp, \ShiftedOutput[30]~output , ShiftedOutput[30]~output, BitShifter, 1
instance = comp, \ShiftedOutput[31]~output , ShiftedOutput[31]~output, BitShifter, 1
instance = comp, \Valid_Output~output , Valid_Output~output, BitShifter, 1
instance = comp, \Main_CLK~input , Main_CLK~input, BitShifter, 1
instance = comp, \Main_CLK~inputclkctrl , Main_CLK~inputclkctrl, BitShifter, 1
instance = comp, \Shift_Counter[0]~8 , Shift_Counter[0]~8, BitShifter, 1
instance = comp, \Module_Enable~input , Module_Enable~input, BitShifter, 1
instance = comp, \Shift_Counter[1]~10 , Shift_Counter[1]~10, BitShifter, 1
instance = comp, \Shift_Counter[1] , Shift_Counter[1], BitShifter, 1
instance = comp, \Shift_Counter[2]~12 , Shift_Counter[2]~12, BitShifter, 1
instance = comp, \Shift_Counter[2] , Shift_Counter[2], BitShifter, 1
instance = comp, \Shift_Counter[3]~14 , Shift_Counter[3]~14, BitShifter, 1
instance = comp, \Shift_Counter[3] , Shift_Counter[3], BitShifter, 1
instance = comp, \Shift_Counter[4]~16 , Shift_Counter[4]~16, BitShifter, 1
instance = comp, \Shift_Counter[4] , Shift_Counter[4], BitShifter, 1
instance = comp, \Shift_Counter[5]~18 , Shift_Counter[5]~18, BitShifter, 1
instance = comp, \Shift_Counter[5] , Shift_Counter[5], BitShifter, 1
instance = comp, \Shift_Counter[6]~20 , Shift_Counter[6]~20, BitShifter, 1
instance = comp, \Shift_Counter[6] , Shift_Counter[6], BitShifter, 1
instance = comp, \Shift_Counter[7]~22 , Shift_Counter[7]~22, BitShifter, 1
instance = comp, \Shift_Counter[7] , Shift_Counter[7], BitShifter, 1
instance = comp, \ShiftNumber[7]~input , ShiftNumber[7]~input, BitShifter, 1
instance = comp, \ShiftNumber[6]~input , ShiftNumber[6]~input, BitShifter, 1
instance = comp, \ShiftNumber[5]~input , ShiftNumber[5]~input, BitShifter, 1
instance = comp, \ShiftNumber[4]~input , ShiftNumber[4]~input, BitShifter, 1
instance = comp, \ShiftNumber[3]~input , ShiftNumber[3]~input, BitShifter, 1
instance = comp, \ShiftNumber[2]~input , ShiftNumber[2]~input, BitShifter, 1
instance = comp, \ShiftNumber[1]~input , ShiftNumber[1]~input, BitShifter, 1
instance = comp, \ShiftNumber[0]~input , ShiftNumber[0]~input, BitShifter, 1
instance = comp, \LessThan0~1 , LessThan0~1, BitShifter, 1
instance = comp, \LessThan0~3 , LessThan0~3, BitShifter, 1
instance = comp, \LessThan0~5 , LessThan0~5, BitShifter, 1
instance = comp, \LessThan0~7 , LessThan0~7, BitShifter, 1
instance = comp, \LessThan0~9 , LessThan0~9, BitShifter, 1
instance = comp, \LessThan0~11 , LessThan0~11, BitShifter, 1
instance = comp, \LessThan0~13 , LessThan0~13, BitShifter, 1
instance = comp, \LessThan0~14 , LessThan0~14, BitShifter, 1
instance = comp, \Shift_Counter[1]~24 , Shift_Counter[1]~24, BitShifter, 1
instance = comp, \Shift_Counter[0] , Shift_Counter[0], BitShifter, 1
instance = comp, \Valid_Output~0 , Valid_Output~0, BitShifter, 1
instance = comp, \Valid_Output~2 , Valid_Output~2, BitShifter, 1
instance = comp, \Equal0~0 , Equal0~0, BitShifter, 1
instance = comp, \Valid_Output~3 , Valid_Output~3, BitShifter, 1
instance = comp, \Valid_Output~1 , Valid_Output~1, BitShifter, 1
instance = comp, \Valid_Output~4 , Valid_Output~4, BitShifter, 1
instance = comp, \Valid_Output~reg0 , Valid_Output~reg0, BitShifter, 1
instance = comp, \RightLeftShift_Switch~input , RightLeftShift_Switch~input, BitShifter, 1
instance = comp, \always1~0 , always1~0, BitShifter, 1
instance = comp, \ShiftedNumber~33 , ShiftedNumber~33, BitShifter, 1
instance = comp, \ShiftedNumber~34 , ShiftedNumber~34, BitShifter, 1
instance = comp, \ShiftedNumber[31] , ShiftedNumber[31], BitShifter, 1
instance = comp, \ShiftedNumber~32 , ShiftedNumber~32, BitShifter, 1
instance = comp, \ShiftedNumber~35 , ShiftedNumber~35, BitShifter, 1
instance = comp, \ShiftedNumber[30] , ShiftedNumber[30], BitShifter, 1
instance = comp, \ShiftedNumber~31 , ShiftedNumber~31, BitShifter, 1
instance = comp, \ShiftedNumber[29] , ShiftedNumber[29], BitShifter, 1
instance = comp, \ShiftedNumber~30 , ShiftedNumber~30, BitShifter, 1
instance = comp, \ShiftedNumber[28] , ShiftedNumber[28], BitShifter, 1
instance = comp, \ShiftedNumber~29 , ShiftedNumber~29, BitShifter, 1
instance = comp, \ShiftedNumber[27] , ShiftedNumber[27], BitShifter, 1
instance = comp, \ShiftedNumber~28 , ShiftedNumber~28, BitShifter, 1
instance = comp, \ShiftedNumber[26] , ShiftedNumber[26], BitShifter, 1
instance = comp, \ShiftedNumber~27 , ShiftedNumber~27, BitShifter, 1
instance = comp, \ShiftedNumber[25] , ShiftedNumber[25], BitShifter, 1
instance = comp, \ShiftedNumber~26 , ShiftedNumber~26, BitShifter, 1
instance = comp, \ShiftedNumber[24] , ShiftedNumber[24], BitShifter, 1
instance = comp, \ShiftedNumber~25 , ShiftedNumber~25, BitShifter, 1
instance = comp, \ShiftedNumber[23] , ShiftedNumber[23], BitShifter, 1
instance = comp, \ShiftedNumber~24 , ShiftedNumber~24, BitShifter, 1
instance = comp, \ShiftedNumber[22] , ShiftedNumber[22], BitShifter, 1
instance = comp, \ShiftedNumber~23 , ShiftedNumber~23, BitShifter, 1
instance = comp, \ShiftedNumber[21] , ShiftedNumber[21], BitShifter, 1
instance = comp, \ShiftedNumber~22 , ShiftedNumber~22, BitShifter, 1
instance = comp, \ShiftedNumber[20] , ShiftedNumber[20], BitShifter, 1
instance = comp, \ShiftedNumber~21 , ShiftedNumber~21, BitShifter, 1
instance = comp, \ShiftedNumber[19] , ShiftedNumber[19], BitShifter, 1
instance = comp, \ShiftedNumber~20 , ShiftedNumber~20, BitShifter, 1
instance = comp, \ShiftedNumber[18] , ShiftedNumber[18], BitShifter, 1
instance = comp, \ShiftedNumber~19 , ShiftedNumber~19, BitShifter, 1
instance = comp, \ShiftedNumber[17] , ShiftedNumber[17], BitShifter, 1
instance = comp, \ShiftedNumber~18 , ShiftedNumber~18, BitShifter, 1
instance = comp, \ShiftedNumber[16] , ShiftedNumber[16], BitShifter, 1
instance = comp, \ShiftedNumber~17 , ShiftedNumber~17, BitShifter, 1
instance = comp, \ShiftedNumber[15] , ShiftedNumber[15], BitShifter, 1
instance = comp, \ShiftedNumber~16 , ShiftedNumber~16, BitShifter, 1
instance = comp, \ShiftedNumber[14] , ShiftedNumber[14], BitShifter, 1
instance = comp, \ShiftedNumber~15 , ShiftedNumber~15, BitShifter, 1
instance = comp, \ShiftedNumber[13] , ShiftedNumber[13], BitShifter, 1
instance = comp, \ShiftedNumber~14 , ShiftedNumber~14, BitShifter, 1
instance = comp, \ShiftedNumber[12] , ShiftedNumber[12], BitShifter, 1
instance = comp, \ShiftedNumber~13 , ShiftedNumber~13, BitShifter, 1
instance = comp, \ShiftedNumber[11] , ShiftedNumber[11], BitShifter, 1
instance = comp, \ShiftedNumber~12 , ShiftedNumber~12, BitShifter, 1
instance = comp, \ShiftedNumber[10] , ShiftedNumber[10], BitShifter, 1
instance = comp, \ShiftedNumber~11 , ShiftedNumber~11, BitShifter, 1
instance = comp, \ShiftedNumber[9] , ShiftedNumber[9], BitShifter, 1
instance = comp, \ShiftedNumber~10 , ShiftedNumber~10, BitShifter, 1
instance = comp, \ShiftedNumber[8] , ShiftedNumber[8], BitShifter, 1
instance = comp, \ShiftedNumber[7]~7 , ShiftedNumber[7]~7, BitShifter, 1
instance = comp, \InputToShift[7]~input , InputToShift[7]~input, BitShifter, 1
instance = comp, \ShiftedNumber[7] , ShiftedNumber[7], BitShifter, 1
instance = comp, \ShiftedNumber[6]~6 , ShiftedNumber[6]~6, BitShifter, 1
instance = comp, \InputToShift[6]~input , InputToShift[6]~input, BitShifter, 1
instance = comp, \ShiftedNumber[6] , ShiftedNumber[6], BitShifter, 1
instance = comp, \ShiftedNumber[5]~5 , ShiftedNumber[5]~5, BitShifter, 1
instance = comp, \InputToShift[5]~input , InputToShift[5]~input, BitShifter, 1
instance = comp, \ShiftedNumber[5] , ShiftedNumber[5], BitShifter, 1
instance = comp, \ShiftedNumber[4]~4 , ShiftedNumber[4]~4, BitShifter, 1
instance = comp, \InputToShift[4]~input , InputToShift[4]~input, BitShifter, 1
instance = comp, \ShiftedNumber[4] , ShiftedNumber[4], BitShifter, 1
instance = comp, \ShiftedNumber[3]~3 , ShiftedNumber[3]~3, BitShifter, 1
instance = comp, \InputToShift[3]~input , InputToShift[3]~input, BitShifter, 1
instance = comp, \ShiftedNumber[3] , ShiftedNumber[3], BitShifter, 1
instance = comp, \ShiftedNumber[2]~2 , ShiftedNumber[2]~2, BitShifter, 1
instance = comp, \InputToShift[2]~input , InputToShift[2]~input, BitShifter, 1
instance = comp, \ShiftedNumber[2] , ShiftedNumber[2], BitShifter, 1
instance = comp, \ShiftedNumber[1]~1 , ShiftedNumber[1]~1, BitShifter, 1
instance = comp, \InputToShift[1]~input , InputToShift[1]~input, BitShifter, 1
instance = comp, \ShiftedNumber[1] , ShiftedNumber[1], BitShifter, 1
instance = comp, \ShiftedNumber[0]~0 , ShiftedNumber[0]~0, BitShifter, 1
instance = comp, \InputToShift[0]~input , InputToShift[0]~input, BitShifter, 1
instance = comp, \ShiftedNumber[0] , ShiftedNumber[0], BitShifter, 1
instance = comp, \ShiftedOutput~0 , ShiftedOutput~0, BitShifter, 1
instance = comp, \ShiftedOutput~1 , ShiftedOutput~1, BitShifter, 1
instance = comp, \ShiftedOutput~2 , ShiftedOutput~2, BitShifter, 1
instance = comp, \ShiftedOutput~3 , ShiftedOutput~3, BitShifter, 1
instance = comp, \ShiftedOutput~4 , ShiftedOutput~4, BitShifter, 1
instance = comp, \ShiftedOutput~5 , ShiftedOutput~5, BitShifter, 1
instance = comp, \ShiftedOutput~6 , ShiftedOutput~6, BitShifter, 1
instance = comp, \ShiftedOutput~7 , ShiftedOutput~7, BitShifter, 1
instance = comp, \ShiftedOutput~8 , ShiftedOutput~8, BitShifter, 1
instance = comp, \ShiftedOutput~9 , ShiftedOutput~9, BitShifter, 1
instance = comp, \ShiftedOutput~10 , ShiftedOutput~10, BitShifter, 1
instance = comp, \ShiftedOutput~11 , ShiftedOutput~11, BitShifter, 1
instance = comp, \ShiftedOutput~12 , ShiftedOutput~12, BitShifter, 1
instance = comp, \ShiftedOutput~13 , ShiftedOutput~13, BitShifter, 1
instance = comp, \ShiftedOutput~14 , ShiftedOutput~14, BitShifter, 1
instance = comp, \ShiftedOutput~15 , ShiftedOutput~15, BitShifter, 1
instance = comp, \ShiftedOutput~16 , ShiftedOutput~16, BitShifter, 1
instance = comp, \ShiftedOutput~17 , ShiftedOutput~17, BitShifter, 1
instance = comp, \ShiftedOutput~18 , ShiftedOutput~18, BitShifter, 1
instance = comp, \ShiftedOutput~19 , ShiftedOutput~19, BitShifter, 1
instance = comp, \ShiftedOutput~20 , ShiftedOutput~20, BitShifter, 1
instance = comp, \ShiftedOutput~21 , ShiftedOutput~21, BitShifter, 1
instance = comp, \ShiftedOutput~22 , ShiftedOutput~22, BitShifter, 1
instance = comp, \ShiftedOutput~23 , ShiftedOutput~23, BitShifter, 1
instance = comp, \ShiftedOutput~24 , ShiftedOutput~24, BitShifter, 1
instance = comp, \ShiftedOutput~25 , ShiftedOutput~25, BitShifter, 1
instance = comp, \ShiftedOutput~26 , ShiftedOutput~26, BitShifter, 1
instance = comp, \ShiftedOutput~27 , ShiftedOutput~27, BitShifter, 1
instance = comp, \ShiftedOutput~28 , ShiftedOutput~28, BitShifter, 1
instance = comp, \ShiftedOutput~29 , ShiftedOutput~29, BitShifter, 1
instance = comp, \ShiftedOutput~30 , ShiftedOutput~30, BitShifter, 1
instance = comp, \ShiftedOutput~31 , ShiftedOutput~31, BitShifter, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
