#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Oct 16 23:07:35 2025
# Process ID: 17080
# Current directory: C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7480 C:\Users\ian_nolan1\Box\SoC\Lab3\VivadoFiles\Lab3_Nolan\Lab3_Nolan.xpr
# Log file: C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/vivado.log
# Journal file: C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan\vivado.jou
# Running On        :ECS-ROG-112-11
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) i7-14700
# CPU Frequency     :2112 MHz
# CPU Physical cores:20
# CPU Logical cores :28
# Host memory       :34031 MB
# Swap memory       :5100 MB
# Total Virtual     :39131 MB
# Available Virtual :24352 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/XilinxVitis/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/XilinxVitis/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/XilinxVitis/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/XilinxVitis/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/XilinxVitis/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/XilinxVitis/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/XilinxVitis/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/XilinxVitis/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/XilinxVitis/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVitis/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'cpu' is locked:
* IP definition 'MicroBlaze MCS (3.0)' for IP 'cpu' (customized with software release 2017.2) has a different revision in the IP Catalog. * Current project part 'xc7a100tcsg324-1' and the part 'xc7a35tcpg236-1' used to customize the IP 'cpu' do not match. * IP 'cpu' contains one or more locked subcores.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1719.656 ; gain = 485.867
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mcs_top_lab3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/ip/cpu/cpu.xci

Generating merged BMM file for the design top 'mcs_top_lab3'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/XilinxVitis/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/XilinxVitis/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.sim/sim_1/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'mcs_top_lab3'...
Generating merged BMM file for the design top 'mcs_top_lab3'...
INFO: [SIM-utils-54] Inspecting design source files for 'mcs_top_lab3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -L uvm -prj mcs_top_lab3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_6_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_6_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_6_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/ip/cpu/bd_0/ip/ip_6/sim/bd_3914_lmb_bram_I_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_3914_lmb_bram_I_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/baud_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_basic/chu_gpi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chu_gpi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_basic/chu_gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chu_gpo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/bridge/chu_mcs_bridge.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chu_mcs_bridge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/chu_mmio_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chu_mmio_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_basic/chu_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chu_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/chu_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chu_uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/fifo/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/fifo/fifo_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_ctrl
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1770.602 ; gain = 3.535
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mcs_top_lab3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/ip/cpu/cpu.xci

Generating merged BMM file for the design top 'mcs_top_lab3'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/XilinxVitis/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/XilinxVitis/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.sim/sim_1/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'mcs_top_lab3'...
Generating merged BMM file for the design top 'mcs_top_lab3'...
INFO: [SIM-utils-54] Inspecting design source files for 'mcs_top_lab3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mcs_top_lab3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_6_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_6_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_6_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/ip/cpu/bd_0/ip/ip_6/sim/bd_3914_lmb_bram_I_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_3914_lmb_bram_I_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/baud_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_basic/chu_gpi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chu_gpi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_basic/chu_gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chu_gpo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/bridge/chu_mcs_bridge.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chu_mcs_bridge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/chu_mmio_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chu_mmio_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_basic/chu_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chu_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/chu_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chu_uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/fifo/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/fifo/fifo_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmio_sys_lab3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/createdSources/nolan_led_lab3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nolan_led_lab3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/fifo/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/top/mcs_top_vanilla.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcs_top_lab3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj mcs_top_lab3_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.ip_user_files/ipstatic/hdl/microblaze_v10_0_vh_rfs.vhd" into library microblaze_v10_0_3
ERROR: [VRFC 10-4982] syntax error near 'ERROR' [C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.ip_user_files/ipstatic/hdl/microblaze_v10_0_vh_rfs.vhd:1]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.ip_user_files/ipstatic/hdl/microblaze_v10_0_vh_rfs.vhd' is ignored due to errors
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1770.602 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1770.602 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mcs_top_lab3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/ip/cpu/cpu.xci

Generating merged BMM file for the design top 'mcs_top_lab3'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/XilinxVitis/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/XilinxVitis/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.sim/sim_1/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'mcs_top_lab3'...
Generating merged BMM file for the design top 'mcs_top_lab3'...
INFO: [SIM-utils-54] Inspecting design source files for 'mcs_top_lab3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mcs_top_lab3_vlog.prj"
"xvhdl --incr --relax -prj mcs_top_lab3_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.ip_user_files/ipstatic/hdl/microblaze_v10_0_vh_rfs.vhd" into library microblaze_v10_0_3
ERROR: [VRFC 10-4982] syntax error near 'ERROR' [C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.ip_user_files/ipstatic/hdl/microblaze_v10_0_vh_rfs.vhd:1]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.ip_user_files/ipstatic/hdl/microblaze_v10_0_vh_rfs.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mcs_top_lab3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.srcs/sources_1/ip/cpu/cpu.xci

Generating merged BMM file for the design top 'mcs_top_lab3'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/XilinxVitis/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/XilinxVitis/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.sim/sim_1/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'mcs_top_lab3'...
Generating merged BMM file for the design top 'mcs_top_lab3'...
INFO: [SIM-utils-54] Inspecting design source files for 'mcs_top_lab3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mcs_top_lab3_vlog.prj"
"xvhdl --incr --relax -prj mcs_top_lab3_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.ip_user_files/ipstatic/hdl/microblaze_v10_0_vh_rfs.vhd" into library microblaze_v10_0_3
ERROR: [VRFC 10-4982] syntax error near 'ERROR' [C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.ip_user_files/ipstatic/hdl/microblaze_v10_0_vh_rfs.vhd:1]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.ip_user_files/ipstatic/hdl/microblaze_v10_0_vh_rfs.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ian_nolan1/Box/SoC/Lab3/VivadoFiles/Lab3_Nolan/Lab3_Nolan.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
