INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:23:31 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.017ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_head_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.435ns period=4.870ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_data_7_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.435ns period=4.870ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.870ns  (clk rise@4.870ns - clk rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 1.542ns (34.030%)  route 2.989ns (65.970%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.353 - 4.870 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3336, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X61Y104        FDCE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_head_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq3/handshake_lsq_lsq3_core/ldq_head_q_reg[1]/Q
                         net (fo=42, routed)          0.451     1.175    lsq3/handshake_lsq_lsq3_core/ldq_head_q[1]
    SLICE_X58Y103        LUT5 (Prop_lut5_I2_O)        0.043     1.218 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_i_23__0/O
                         net (fo=1, routed)           0.000     1.218    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_i_23__0_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.464 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.464    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_6__0_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.514 r  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     1.514    lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_7__0_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.564 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.564    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_5_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     1.716 f  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_6__0/O[1]
                         net (fo=1, routed)           0.247     1.963    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01[13]
    SLICE_X60Y105        LUT4 (Prop_lut4_I0_O)        0.121     2.084 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_i_3__0/O
                         net (fo=35, routed)          0.259     2.343    lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_i_3__0_n_0
    SLICE_X61Y102        LUT6 (Prop_lut6_I5_O)        0.043     2.386 r  lsq3/handshake_lsq_lsq3_core/i__i_8/O
                         net (fo=1, routed)           0.289     2.676    lsq3/handshake_lsq_lsq3_core/i__i_8_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I5_O)        0.043     2.719 r  lsq3/handshake_lsq_lsq3_core/i__i_2/O
                         net (fo=5, routed)           0.092     2.811    lsq3/handshake_lsq_lsq3_core/lsq3_ldData_0_valid
    SLICE_X61Y101        LUT4 (Prop_lut4_I0_O)        0.043     2.854 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_18/O
                         net (fo=16, routed)          0.233     3.087    lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_18_n_0
    SLICE_X61Y100        LUT4 (Prop_lut4_I3_O)        0.043     3.130 r  lsq3/handshake_lsq_lsq3_core/stq_data_3_q[31]_i_3__0/O
                         net (fo=3, routed)           0.430     3.559    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/entry_port_options_3_1
    SLICE_X59Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     3.743 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_4__0/CO[3]
                         net (fo=1, routed)           0.001     3.744    lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_4__0_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     3.889 f  lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_3__0/O[3]
                         net (fo=1, routed)           0.371     4.260    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/TEMP_11_double_out_110_out[7]
    SLICE_X56Y101        LUT6 (Prop_lut6_I0_O)        0.120     4.380 r  lsq3/handshake_lsq_lsq3_core/stq_data_7_q[31]_i_2__0/O
                         net (fo=34, routed)          0.232     4.612    lsq3/handshake_lsq_lsq3_core/stq_data_wen_7
    SLICE_X56Y100        LUT2 (Prop_lut2_I0_O)        0.043     4.655 r  lsq3/handshake_lsq_lsq3_core/stq_data_7_q[31]_i_1__0/O
                         net (fo=32, routed)          0.384     5.039    lsq3/handshake_lsq_lsq3_core/stq_data_7_q[31]_i_1__0_n_0
    SLICE_X56Y100        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_7_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.870     4.870 r  
                                                      0.000     4.870 r  clk (IN)
                         net (fo=3336, unset)         0.483     5.353    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X56Y100        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_7_q_reg[10]/C
                         clock pessimism              0.000     5.353    
                         clock uncertainty           -0.035     5.317    
    SLICE_X56Y100        FDRE (Setup_fdre_C_R)       -0.295     5.022    lsq3/handshake_lsq_lsq3_core/stq_data_7_q_reg[10]
  -------------------------------------------------------------------
                         required time                          5.022    
                         arrival time                          -5.039    
  -------------------------------------------------------------------
                         slack                                 -0.017    




