Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jun  8 20:27:18 2025
| Host         : HYPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_FlagGame_timing_summary_routed.rpt -pb top_FlagGame_timing_summary_routed.pb -rpx top_FlagGame_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FlagGame
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (165)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1010)
5. checking no_input_delay (13)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (165)
--------------------------
 There are 77 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: u_OV7670_SCCB_core/U_tick_gen_/tick_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/pclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1010)
---------------------------------------------------
 There are 1010 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.089       -3.042                      3                  798        0.024        0.000                      0                  798        4.500        0.000                       0                   453  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.089       -3.042                      3                  782        0.024        0.000                      0                  782        4.500        0.000                       0                   453  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.809        0.000                      0                   16        0.941        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -1.089ns,  Total Violation       -3.042ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.089ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.496ns  (logic 4.079ns (38.861%)  route 6.417ns (61.139%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.553     5.074    u_game/u_FlagGame/clk
    SLICE_X53Y23         FDCE                                         r  u_game/u_FlagGame/game_score_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  u_game/u_FlagGame/game_score_reg[11]/Q
                         net (fo=46, routed)          0.735     6.265    u_game/u_FlagGame/game_score_reg[11]_0[3]
    SLICE_X51Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.389 r  u_game/u_FlagGame/hundreds0__1_carry__2_i_11/O
                         net (fo=1, routed)           0.154     6.543    u_game/u_FlagGame/hundreds0__1_carry__2_i_11_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.667 r  u_game/u_FlagGame/hundreds0__1_carry__2_i_4/O
                         net (fo=2, routed)           0.654     7.321    u_game/u_FlagGame/game_score_reg[8]_0[0]
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  u_game/u_FlagGame/hundreds0__1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.445    u_Text_display/u_Text_score/data_reg_2[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.977 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.986    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.320 r  u_Text_display/u_Text_score/hundreds0__1_carry__3/O[1]
                         net (fo=14, routed)          0.881     9.201    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_6
    SLICE_X48Y25         LUT4 (Prop_lut4_I1_O)        0.303     9.504 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_6/O
                         net (fo=1, routed)           0.000     9.504    u_Text_display/u_Text_score/hundreds0__50_carry_i_6_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.054 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.000    10.054    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.168    u_Text_display/u_Text_score/hundreds0__50_carry__0_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.390 r  u_Text_display/u_Text_score/hundreds0__50_carry__1/O[0]
                         net (fo=10, routed)          0.872    11.262    u_game/u_FlagGame/hundreds0__75_carry__1_0[0]
    SLICE_X47Y26         LUT4 (Prop_lut4_I2_O)        0.299    11.561 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.561    u_Text_display/u_Text_score/data_reg_i_24[3]
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.962 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=9, routed)           0.863    12.826    u_Text_display/u_Text_score/u_font/data_reg_7[0]
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.950 r  u_Text_display/u_Text_score/u_font/data_reg_i_32/O
                         net (fo=3, routed)           0.842    13.792    u_Text_display/u_Text_score/u_font/hundreds0__263[2]
    SLICE_X44Y27         LUT6 (Prop_lut6_I5_O)        0.124    13.916 r  u_Text_display/u_Text_score/u_font/data_reg_i_28/O
                         net (fo=4, routed)           0.333    14.249    u_Text_display/u_Text_score/u_font/data_reg_i_28_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.373 r  u_Text_display/u_Text_score/u_font/data_reg_i_17_comp/O
                         net (fo=2, routed)           0.414    14.786    u_Text_display/u_Text_score/u_font/game_score_reg[13]
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124    14.910 r  u_Text_display/u_Text_score/u_font/data_reg_i_2/O
                         net (fo=1, routed)           0.660    15.571    u_Text_display/u_Text_score/u_font/data_reg_i_2_n_0
    RAMB18_X1Y11         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.482    14.823    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y11         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.083    
                         clock uncertainty           -0.035    15.047    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.481    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -15.571    
  -------------------------------------------------------------------
                         slack                                 -1.089    

Slack (VIOLATED) :        -1.033ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.440ns  (logic 4.079ns (39.072%)  route 6.361ns (60.928%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.553     5.074    u_game/u_FlagGame/clk
    SLICE_X53Y23         FDCE                                         r  u_game/u_FlagGame/game_score_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  u_game/u_FlagGame/game_score_reg[11]/Q
                         net (fo=46, routed)          0.735     6.265    u_game/u_FlagGame/game_score_reg[11]_0[3]
    SLICE_X51Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.389 r  u_game/u_FlagGame/hundreds0__1_carry__2_i_11/O
                         net (fo=1, routed)           0.154     6.543    u_game/u_FlagGame/hundreds0__1_carry__2_i_11_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.667 r  u_game/u_FlagGame/hundreds0__1_carry__2_i_4/O
                         net (fo=2, routed)           0.654     7.321    u_game/u_FlagGame/game_score_reg[8]_0[0]
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  u_game/u_FlagGame/hundreds0__1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.445    u_Text_display/u_Text_score/data_reg_2[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.977 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.986    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.320 r  u_Text_display/u_Text_score/hundreds0__1_carry__3/O[1]
                         net (fo=14, routed)          0.881     9.201    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_6
    SLICE_X48Y25         LUT4 (Prop_lut4_I1_O)        0.303     9.504 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_6/O
                         net (fo=1, routed)           0.000     9.504    u_Text_display/u_Text_score/hundreds0__50_carry_i_6_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.054 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.000    10.054    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.168    u_Text_display/u_Text_score/hundreds0__50_carry__0_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.390 r  u_Text_display/u_Text_score/hundreds0__50_carry__1/O[0]
                         net (fo=10, routed)          0.872    11.262    u_game/u_FlagGame/hundreds0__75_carry__1_0[0]
    SLICE_X47Y26         LUT4 (Prop_lut4_I2_O)        0.299    11.561 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.561    u_Text_display/u_Text_score/data_reg_i_24[3]
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.962 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=9, routed)           0.863    12.826    u_Text_display/u_Text_score/u_font/data_reg_7[0]
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.950 r  u_Text_display/u_Text_score/u_font/data_reg_i_32/O
                         net (fo=3, routed)           0.842    13.792    u_Text_display/u_Text_score/u_font/hundreds0__263[2]
    SLICE_X44Y27         LUT6 (Prop_lut6_I5_O)        0.124    13.916 r  u_Text_display/u_Text_score/u_font/data_reg_i_28/O
                         net (fo=4, routed)           0.333    14.249    u_Text_display/u_Text_score/u_font/data_reg_i_28_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.373 r  u_Text_display/u_Text_score/u_font/data_reg_i_17_comp/O
                         net (fo=2, routed)           0.491    14.864    u_game/u_FlagGame/data_reg_1
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.988 r  u_game/u_FlagGame/data_reg_i_3/O
                         net (fo=1, routed)           0.526    15.514    u_Text_display/u_Text_score/u_font/data_reg_1[5]
    RAMB18_X1Y11         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.482    14.823    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y11         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.083    
                         clock uncertainty           -0.035    15.047    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.481    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -15.514    
  -------------------------------------------------------------------
                         slack                                 -1.033    

Slack (VIOLATED) :        -0.920ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.327ns  (logic 4.079ns (39.498%)  route 6.248ns (60.502%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.553     5.074    u_game/u_FlagGame/clk
    SLICE_X53Y23         FDCE                                         r  u_game/u_FlagGame/game_score_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  u_game/u_FlagGame/game_score_reg[11]/Q
                         net (fo=46, routed)          0.735     6.265    u_game/u_FlagGame/game_score_reg[11]_0[3]
    SLICE_X51Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.389 r  u_game/u_FlagGame/hundreds0__1_carry__2_i_11/O
                         net (fo=1, routed)           0.154     6.543    u_game/u_FlagGame/hundreds0__1_carry__2_i_11_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.667 r  u_game/u_FlagGame/hundreds0__1_carry__2_i_4/O
                         net (fo=2, routed)           0.654     7.321    u_game/u_FlagGame/game_score_reg[8]_0[0]
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  u_game/u_FlagGame/hundreds0__1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.445    u_Text_display/u_Text_score/data_reg_2[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.977 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.986    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.320 r  u_Text_display/u_Text_score/hundreds0__1_carry__3/O[1]
                         net (fo=14, routed)          0.881     9.201    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_6
    SLICE_X48Y25         LUT4 (Prop_lut4_I1_O)        0.303     9.504 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_6/O
                         net (fo=1, routed)           0.000     9.504    u_Text_display/u_Text_score/hundreds0__50_carry_i_6_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.054 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.000    10.054    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.168    u_Text_display/u_Text_score/hundreds0__50_carry__0_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.390 r  u_Text_display/u_Text_score/hundreds0__50_carry__1/O[0]
                         net (fo=10, routed)          0.872    11.262    u_game/u_FlagGame/hundreds0__75_carry__1_0[0]
    SLICE_X47Y26         LUT4 (Prop_lut4_I2_O)        0.299    11.561 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.561    u_Text_display/u_Text_score/data_reg_i_24[3]
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.962 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=9, routed)           0.863    12.826    u_Text_display/u_Text_score/u_font/data_reg_7[0]
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.950 r  u_Text_display/u_Text_score/u_font/data_reg_i_32/O
                         net (fo=3, routed)           0.842    13.792    u_Text_display/u_Text_score/u_font/hundreds0__263[2]
    SLICE_X44Y27         LUT6 (Prop_lut6_I5_O)        0.124    13.916 r  u_Text_display/u_Text_score/u_font/data_reg_i_28/O
                         net (fo=4, routed)           0.432    14.348    u_Text_display/u_Text_score/u_font/data_reg_i_28_n_0
    SLICE_X47Y27         LUT6 (Prop_lut6_I2_O)        0.124    14.472 r  u_Text_display/u_Text_score/u_font/data_reg_i_10/O
                         net (fo=1, routed)           0.263    14.735    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/data_reg
    SLICE_X47Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.859 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/data_reg_i_1/O
                         net (fo=1, routed)           0.543    15.401    u_Text_display/u_Text_score/u_font/data_reg_1[6]
    RAMB18_X1Y11         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.482    14.823    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y11         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.083    
                         clock uncertainty           -0.035    15.047    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.481    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -15.401    
  -------------------------------------------------------------------
                         slack                                 -0.920    

Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.341ns  (logic 3.831ns (41.012%)  route 5.510ns (58.988%))
  Logic Levels:           13  (CARRY4=6 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.553     5.074    u_game/u_FlagGame/clk
    SLICE_X53Y23         FDCE                                         r  u_game/u_FlagGame/game_score_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  u_game/u_FlagGame/game_score_reg[11]/Q
                         net (fo=46, routed)          0.735     6.265    u_game/u_FlagGame/game_score_reg[11]_0[3]
    SLICE_X51Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.389 r  u_game/u_FlagGame/hundreds0__1_carry__2_i_11/O
                         net (fo=1, routed)           0.154     6.543    u_game/u_FlagGame/hundreds0__1_carry__2_i_11_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.667 r  u_game/u_FlagGame/hundreds0__1_carry__2_i_4/O
                         net (fo=2, routed)           0.654     7.321    u_game/u_FlagGame/game_score_reg[8]_0[0]
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  u_game/u_FlagGame/hundreds0__1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.445    u_Text_display/u_Text_score/data_reg_2[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.977 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.986    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.320 r  u_Text_display/u_Text_score/hundreds0__1_carry__3/O[1]
                         net (fo=14, routed)          0.881     9.201    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_6
    SLICE_X48Y25         LUT4 (Prop_lut4_I1_O)        0.303     9.504 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_6/O
                         net (fo=1, routed)           0.000     9.504    u_Text_display/u_Text_score/hundreds0__50_carry_i_6_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.054 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.000    10.054    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.168    u_Text_display/u_Text_score/hundreds0__50_carry__0_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.390 r  u_Text_display/u_Text_score/hundreds0__50_carry__1/O[0]
                         net (fo=10, routed)          0.872    11.262    u_game/u_FlagGame/hundreds0__75_carry__1_0[0]
    SLICE_X47Y26         LUT4 (Prop_lut4_I2_O)        0.299    11.561 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.561    u_Text_display/u_Text_score/data_reg_i_24[3]
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.962 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=9, routed)           0.951    12.913    u_Text_display/u_Text_score/u_font/data_reg_7[0]
    SLICE_X45Y25         LUT3 (Prop_lut3_I2_O)        0.124    13.037 r  u_Text_display/u_Text_score/u_font/data_reg_i_24/O
                         net (fo=3, routed)           0.443    13.480    u_game/u_FlagGame/data_reg_8
    SLICE_X46Y25         LUT6 (Prop_lut6_I3_O)        0.124    13.604 r  u_game/u_FlagGame/data_reg_i_4/O
                         net (fo=1, routed)           0.812    14.415    u_Text_display/u_Text_score/u_font/data_reg_1[4]
    RAMB18_X1Y11         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.482    14.823    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y11         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.083    
                         clock uncertainty           -0.035    15.047    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.481    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -14.415    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/blue_flag_D_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.557ns  (logic 3.785ns (44.235%)  route 4.772ns (55.765%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.609     5.130    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X2Y7          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.002 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.067    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2_n_1
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.492 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           0.798     9.290    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2_n_67
    SLICE_X56Y40         LUT5 (Prop_lut5_I1_O)        0.124     9.414 r  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           1.456    10.870    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[1]
    SLICE_X37Y30         LUT3 (Prop_lut3_I1_O)        0.124    10.994 r  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_12/O
                         net (fo=2, routed)           0.701    11.695    u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_12_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I3_O)        0.124    11.819 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.949    12.768    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/blue_flag_U_count_reg[0]
    SLICE_X50Y20         LUT4 (Prop_lut4_I0_O)        0.116    12.884 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/blue_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.802    13.686    u_game/u_color_find/blue_flag_D_count
    SLICE_X51Y14         FDCE                                         r  u_game/u_color_find/blue_flag_D_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.447    14.788    u_game/u_color_find/clk
    SLICE_X51Y14         FDCE                                         r  u_game/u_color_find/blue_flag_D_count_reg[0]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X51Y14         FDCE (Setup_fdce_C_CE)      -0.409    14.604    u_game/u_color_find/blue_flag_D_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -13.686    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/blue_flag_D_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.557ns  (logic 3.785ns (44.235%)  route 4.772ns (55.765%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.609     5.130    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X2Y7          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.002 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.067    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2_n_1
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.492 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           0.798     9.290    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2_n_67
    SLICE_X56Y40         LUT5 (Prop_lut5_I1_O)        0.124     9.414 r  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           1.456    10.870    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[1]
    SLICE_X37Y30         LUT3 (Prop_lut3_I1_O)        0.124    10.994 r  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_12/O
                         net (fo=2, routed)           0.701    11.695    u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_12_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I3_O)        0.124    11.819 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.949    12.768    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/blue_flag_U_count_reg[0]
    SLICE_X50Y20         LUT4 (Prop_lut4_I0_O)        0.116    12.884 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/blue_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.802    13.686    u_game/u_color_find/blue_flag_D_count
    SLICE_X51Y14         FDCE                                         r  u_game/u_color_find/blue_flag_D_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.447    14.788    u_game/u_color_find/clk
    SLICE_X51Y14         FDCE                                         r  u_game/u_color_find/blue_flag_D_count_reg[1]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X51Y14         FDCE (Setup_fdce_C_CE)      -0.409    14.604    u_game/u_color_find/blue_flag_D_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -13.686    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/blue_flag_D_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.557ns  (logic 3.785ns (44.235%)  route 4.772ns (55.765%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.609     5.130    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X2Y7          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.002 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.067    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2_n_1
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.492 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           0.798     9.290    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2_n_67
    SLICE_X56Y40         LUT5 (Prop_lut5_I1_O)        0.124     9.414 r  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           1.456    10.870    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[1]
    SLICE_X37Y30         LUT3 (Prop_lut3_I1_O)        0.124    10.994 r  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_12/O
                         net (fo=2, routed)           0.701    11.695    u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_12_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I3_O)        0.124    11.819 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.949    12.768    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/blue_flag_U_count_reg[0]
    SLICE_X50Y20         LUT4 (Prop_lut4_I0_O)        0.116    12.884 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/blue_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.802    13.686    u_game/u_color_find/blue_flag_D_count
    SLICE_X51Y14         FDCE                                         r  u_game/u_color_find/blue_flag_D_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.447    14.788    u_game/u_color_find/clk
    SLICE_X51Y14         FDCE                                         r  u_game/u_color_find/blue_flag_D_count_reg[2]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X51Y14         FDCE (Setup_fdce_C_CE)      -0.409    14.604    u_game/u_color_find/blue_flag_D_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -13.686    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/blue_flag_D_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.557ns  (logic 3.785ns (44.235%)  route 4.772ns (55.765%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.609     5.130    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X2Y7          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.002 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.067    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2_n_1
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.492 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           0.798     9.290    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2_n_67
    SLICE_X56Y40         LUT5 (Prop_lut5_I1_O)        0.124     9.414 r  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           1.456    10.870    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[1]
    SLICE_X37Y30         LUT3 (Prop_lut3_I1_O)        0.124    10.994 r  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_12/O
                         net (fo=2, routed)           0.701    11.695    u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_12_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I3_O)        0.124    11.819 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.949    12.768    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/blue_flag_U_count_reg[0]
    SLICE_X50Y20         LUT4 (Prop_lut4_I0_O)        0.116    12.884 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/blue_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.802    13.686    u_game/u_color_find/blue_flag_D_count
    SLICE_X51Y14         FDCE                                         r  u_game/u_color_find/blue_flag_D_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.447    14.788    u_game/u_color_find/clk
    SLICE_X51Y14         FDCE                                         r  u_game/u_color_find/blue_flag_D_count_reg[3]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X51Y14         FDCE (Setup_fdce_C_CE)      -0.409    14.604    u_game/u_color_find/blue_flag_D_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -13.686    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_U_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 3.917ns (44.561%)  route 4.873ns (55.439%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=2 RAMB36E1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.609     5.130    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X2Y7          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.002 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.067    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2_n_1
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.492 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           0.798     9.290    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2_n_67
    SLICE_X56Y40         LUT5 (Prop_lut5_I1_O)        0.124     9.414 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           1.456    10.870    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[1]
    SLICE_X37Y30         LUT3 (Prop_lut3_I1_O)        0.124    10.994 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_12/O
                         net (fo=2, routed)           0.587    11.581    u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_12_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I0_O)        0.124    11.705 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.149    11.854    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X45Y30         LUT4 (Prop_lut4_I0_O)        0.124    11.978 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           1.091    13.069    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.193 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count[0]_i_1/O
                         net (fo=32, routed)          0.726    13.920    u_game/u_color_find/red_flag_U_count
    SLICE_X52Y13         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.447    14.788    u_game/u_color_find/clk
    SLICE_X52Y13         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[4]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X52Y13         FDCE (Setup_fdce_C_CE)      -0.169    14.844    u_game/u_color_find/red_flag_U_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -13.920    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_U_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 3.917ns (44.561%)  route 4.873ns (55.439%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=2 RAMB36E1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.609     5.130    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X2Y7          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.002 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.067    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2_n_1
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.492 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           0.798     9.290    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2_n_67
    SLICE_X56Y40         LUT5 (Prop_lut5_I1_O)        0.124     9.414 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           1.456    10.870    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[1]
    SLICE_X37Y30         LUT3 (Prop_lut3_I1_O)        0.124    10.994 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_12/O
                         net (fo=2, routed)           0.587    11.581    u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_12_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I0_O)        0.124    11.705 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.149    11.854    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X45Y30         LUT4 (Prop_lut4_I0_O)        0.124    11.978 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           1.091    13.069    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.193 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count[0]_i_1/O
                         net (fo=32, routed)          0.726    13.920    u_game/u_color_find/red_flag_U_count
    SLICE_X52Y13         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.447    14.788    u_game/u_color_find/clk
    SLICE_X52Y13         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[5]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X52Y13         FDCE (Setup_fdce_C_CE)      -0.169    14.844    u_game/u_color_find/red_flag_U_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -13.920    
  -------------------------------------------------------------------
                         slack                                  0.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/x_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/w_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.394%)  route 0.168ns (44.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.550     1.433    u_game/u_xorshift128/clk
    SLICE_X34Y26         FDCE                                         r  u_game/u_xorshift128/x_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.164     1.597 r  u_game/u_xorshift128/x_reg[27]/Q
                         net (fo=2, routed)           0.168     1.765    u_game/u_xorshift128/x[27]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.045     1.810 r  u_game/u_xorshift128/w[27]_i_1/O
                         net (fo=1, routed)           0.000     1.810    u_game/u_xorshift128/w0[27]
    SLICE_X36Y26         FDCE                                         r  u_game/u_xorshift128/w_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.817     1.944    u_game/u_xorshift128/clk
    SLICE_X36Y26         FDCE                                         r  u_game/u_xorshift128/w_reg[27]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X36Y26         FDCE (Hold_fdce_C_D)         0.091     1.786    u_game/u_xorshift128/w_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 u_game/u_Flag_cmd/flag_cmd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/temp_CMD_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.187ns (47.283%)  route 0.208ns (52.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.552     1.435    u_game/u_Flag_cmd/clk
    SLICE_X35Y22         FDCE                                         r  u_game/u_Flag_cmd/flag_cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  u_game/u_Flag_cmd/flag_cmd_reg[1]/Q
                         net (fo=1, routed)           0.208     1.785    u_game/u_FlagGame/temp_CMD_reg[3]_4[1]
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.046     1.831 r  u_game/u_FlagGame/temp_CMD[1]_i_1/O
                         net (fo=1, routed)           0.000     1.831    u_game/u_FlagGame/temp_CMD[1]_i_1_n_0
    SLICE_X36Y22         FDCE                                         r  u_game/u_FlagGame/temp_CMD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.819     1.946    u_game/u_FlagGame/clk
    SLICE_X36Y22         FDCE                                         r  u_game/u_FlagGame/temp_CMD_reg[1]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X36Y22         FDCE (Hold_fdce_C_D)         0.107     1.804    u_game/u_FlagGame/temp_CMD_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/rnd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_Flag_cmd/selected_cmd_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.210ns (45.325%)  route 0.253ns (54.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.550     1.433    u_game/u_xorshift128/clk
    SLICE_X38Y24         FDRE                                         r  u_game/u_xorshift128/rnd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  u_game/u_xorshift128/rnd_reg[1]/Q
                         net (fo=3, routed)           0.253     1.850    u_game/u_xorshift128/rnd_reg_n_0_[1]
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.046     1.896 r  u_game/u_xorshift128/selected_cmd[1]_i_1/O
                         net (fo=1, routed)           0.000     1.896    u_game/u_Flag_cmd/D[1]
    SLICE_X35Y24         FDCE                                         r  u_game/u_Flag_cmd/selected_cmd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.815     1.942    u_game/u_Flag_cmd/clk
    SLICE_X35Y24         FDCE                                         r  u_game/u_Flag_cmd/selected_cmd_reg[1]/C
                         clock pessimism             -0.249     1.693    
    SLICE_X35Y24         FDCE (Hold_fdce_C_D)         0.107     1.800    u_game/u_Flag_cmd/selected_cmd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/timeover_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.163%)  route 0.254ns (54.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.552     1.435    u_game/u_FlagGame/clk
    SLICE_X34Y22         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDCE (Prop_fdce_C_Q)         0.164     1.599 r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.254     1.853    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X36Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.898 r  u_game/u_FlagGame/timeover_i_1/O
                         net (fo=1, routed)           0.000     1.898    u_game/u_FlagGame/timeover_i_1_n_0
    SLICE_X36Y20         FDRE                                         r  u_game/u_FlagGame/timeover_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.821     1.948    u_game/u_FlagGame/clk
    SLICE_X36Y20         FDRE                                         r  u_game/u_FlagGame/timeover_reg/C
                         clock pessimism             -0.249     1.699    
    SLICE_X36Y20         FDRE (Hold_fdre_C_D)         0.091     1.790    u_game/u_FlagGame/timeover_reg
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_OV7670_SCCB_core/U_tick_gen_/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_OV7670_SCCB_core/U_tick_gen_/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.371%)  route 0.078ns (29.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.566     1.449    u_OV7670_SCCB_core/U_tick_gen_/clk
    SLICE_X15Y45         FDCE                                         r  u_OV7670_SCCB_core/U_tick_gen_/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  u_OV7670_SCCB_core/U_tick_gen_/count_reg[4]/Q
                         net (fo=4, routed)           0.078     1.668    u_OV7670_SCCB_core/U_tick_gen_/count[4]
    SLICE_X14Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.713 r  u_OV7670_SCCB_core/U_tick_gen_/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.713    u_OV7670_SCCB_core/U_tick_gen_/count_0[5]
    SLICE_X14Y45         FDCE                                         r  u_OV7670_SCCB_core/U_tick_gen_/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.836     1.963    u_OV7670_SCCB_core/U_tick_gen_/clk
    SLICE_X14Y45         FDCE                                         r  u_OV7670_SCCB_core/U_tick_gen_/count_reg[5]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X14Y45         FDCE (Hold_fdce_C_D)         0.120     1.582    u_OV7670_SCCB_core/U_tick_gen_/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/w_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/z_reg[24]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.553     1.436    u_game/u_xorshift128/clk
    SLICE_X37Y27         FDCE                                         r  u_game/u_xorshift128/w_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  u_game/u_xorshift128/w_reg[24]/Q
                         net (fo=3, routed)           0.078     1.655    u_game/u_xorshift128/w21_in[5]
    SLICE_X37Y27         FDPE                                         r  u_game/u_xorshift128/z_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.819     1.946    u_game/u_xorshift128/clk
    SLICE_X37Y27         FDPE                                         r  u_game/u_xorshift128/z_reg[24]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X37Y27         FDPE (Hold_fdpe_C_D)         0.078     1.514    u_game/u_xorshift128/z_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/w_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/z_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.551     1.434    u_game/u_xorshift128/clk
    SLICE_X40Y26         FDPE                                         r  u_game/u_xorshift128/w_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.575 r  u_game/u_xorshift128/w_reg[20]/Q
                         net (fo=3, routed)           0.076     1.652    u_game/u_xorshift128/w21_in[1]
    SLICE_X40Y26         FDCE                                         r  u_game/u_xorshift128/z_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.818     1.945    u_game/u_xorshift128/clk
    SLICE_X40Y26         FDCE                                         r  u_game/u_xorshift128/z_reg[20]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X40Y26         FDCE (Hold_fdce_C_D)         0.075     1.509    u_game/u_xorshift128/z_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_OV7670_SCCB_core/U_tick_gen_/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_OV7670_SCCB_core/U_tick_gen_/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.189ns (64.673%)  route 0.103ns (35.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.566     1.449    u_OV7670_SCCB_core/U_tick_gen_/clk
    SLICE_X15Y45         FDCE                                         r  u_OV7670_SCCB_core/U_tick_gen_/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  u_OV7670_SCCB_core/U_tick_gen_/count_reg[2]/Q
                         net (fo=7, routed)           0.103     1.693    u_OV7670_SCCB_core/U_tick_gen_/count[2]
    SLICE_X14Y45         LUT4 (Prop_lut4_I1_O)        0.048     1.741 r  u_OV7670_SCCB_core/U_tick_gen_/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.741    u_OV7670_SCCB_core/U_tick_gen_/count_0[7]
    SLICE_X14Y45         FDCE                                         r  u_OV7670_SCCB_core/U_tick_gen_/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.836     1.963    u_OV7670_SCCB_core/U_tick_gen_/clk
    SLICE_X14Y45         FDCE                                         r  u_OV7670_SCCB_core/U_tick_gen_/count_reg[7]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X14Y45         FDCE (Hold_fdce_C_D)         0.133     1.595    u_OV7670_SCCB_core/U_tick_gen_/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/w_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.504%)  route 0.295ns (58.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.552     1.435    u_game/u_xorshift128/clk
    SLICE_X34Y27         FDCE                                         r  u_game/u_xorshift128/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDCE (Prop_fdce_C_Q)         0.164     1.599 r  u_game/u_xorshift128/x_reg[2]/Q
                         net (fo=3, routed)           0.295     1.894    u_game/u_xorshift128/x[2]
    SLICE_X37Y27         LUT5 (Prop_lut5_I1_O)        0.045     1.939 r  u_game/u_xorshift128/w[5]_i_1/O
                         net (fo=1, routed)           0.000     1.939    u_game/u_xorshift128/w0[5]
    SLICE_X37Y27         FDPE                                         r  u_game/u_xorshift128/w_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.819     1.946    u_game/u_xorshift128/clk
    SLICE_X37Y27         FDPE                                         r  u_game/u_xorshift128/w_reg[5]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X37Y27         FDPE (Hold_fdpe_C_D)         0.092     1.789    u_game/u_xorshift128/w_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_game/u_Flag_cmd/flag_cmd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/temp_CMD_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.816%)  route 0.319ns (63.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.552     1.435    u_game/u_Flag_cmd/clk
    SLICE_X35Y22         FDCE                                         r  u_game/u_Flag_cmd/flag_cmd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  u_game/u_Flag_cmd/flag_cmd_reg[0]/Q
                         net (fo=1, routed)           0.319     1.895    u_game/u_FlagGame/temp_CMD_reg[3]_4[0]
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.045     1.940 r  u_game/u_FlagGame/temp_CMD[0]_i_1/O
                         net (fo=1, routed)           0.000     1.940    u_game/u_FlagGame/temp_CMD[0]_i_1_n_0
    SLICE_X36Y22         FDCE                                         r  u_game/u_FlagGame/temp_CMD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.819     1.946    u_game/u_FlagGame/clk
    SLICE_X36Y22         FDCE                                         r  u_game/u_FlagGame/temp_CMD_reg[0]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X36Y22         FDCE (Hold_fdce_C_D)         0.091     1.788    u_game/u_FlagGame/temp_CMD_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y57   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y59   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y59   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y57   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y57   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y57   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y58   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y58   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y58   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y58   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y22  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_mux_sel__14/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y22  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_mux_sel__46/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y17  u_OV7670_VGA_Display/U_Frame_Buffer/u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y58   u_OV7670_SCCB_core/U_btn_detector/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y58   u_OV7670_SCCB_core/U_btn_detector/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y58   u_OV7670_SCCB_core/U_btn_detector/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y58   u_OV7670_SCCB_core/U_btn_detector/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y58   u_OV7670_SCCB_core/U_btn_detector/counter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y17  u_Text_display/U_CNT_DISPLAY/state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y17  u_Text_display/U_CNT_DISPLAY/state_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.941ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.809ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[5]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.671ns (15.101%)  route 3.772ns (84.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.547     5.068    u_game/u_FlagGame/clk
    SLICE_X34Y22         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDCE (Prop_fdce_C_Q)         0.518     5.586 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.909     6.496    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X36Y22         LUT3 (Prop_lut3_I1_O)        0.153     6.649 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=48, routed)          2.863     9.512    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y25         FDCE                                         f  u_game/u_FlagGame/game_score_reg[5]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.435    14.776    u_game/u_FlagGame/clk
    SLICE_X53Y25         FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]_replica/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X53Y25         FDCE (Recov_fdce_C_CLR)     -0.608    14.321    u_game/u_FlagGame/game_score_reg[5]_replica
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  4.809    

Slack (MET) :             5.306ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.671ns (16.995%)  route 3.277ns (83.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.547     5.068    u_game/u_FlagGame/clk
    SLICE_X34Y22         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDCE (Prop_fdce_C_Q)         0.518     5.586 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.909     6.496    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X36Y22         LUT3 (Prop_lut3_I1_O)        0.153     6.649 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=48, routed)          2.368     9.017    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y23         FDCE                                         f  u_game/u_FlagGame/game_score_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.437    14.778    u_game/u_FlagGame/clk
    SLICE_X53Y23         FDCE                                         r  u_game/u_FlagGame/game_score_reg[11]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X53Y23         FDCE (Recov_fdce_C_CLR)     -0.608    14.323    u_game/u_FlagGame/game_score_reg[11]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  5.306    

Slack (MET) :             5.306ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.671ns (16.995%)  route 3.277ns (83.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.547     5.068    u_game/u_FlagGame/clk
    SLICE_X34Y22         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDCE (Prop_fdce_C_Q)         0.518     5.586 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.909     6.496    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X36Y22         LUT3 (Prop_lut3_I1_O)        0.153     6.649 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=48, routed)          2.368     9.017    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y23         FDCE                                         f  u_game/u_FlagGame/game_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.437    14.778    u_game/u_FlagGame/clk
    SLICE_X53Y23         FDCE                                         r  u_game/u_FlagGame/game_score_reg[1]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X53Y23         FDCE (Recov_fdce_C_CLR)     -0.608    14.323    u_game/u_FlagGame/game_score_reg[1]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  5.306    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.671ns (16.995%)  route 3.277ns (83.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.547     5.068    u_game/u_FlagGame/clk
    SLICE_X34Y22         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDCE (Prop_fdce_C_Q)         0.518     5.586 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.909     6.496    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X36Y22         LUT3 (Prop_lut3_I1_O)        0.153     6.649 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=48, routed)          2.368     9.017    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X52Y23         FDCE                                         f  u_game/u_FlagGame/game_score_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.437    14.778    u_game/u_FlagGame/clk
    SLICE_X52Y23         FDCE                                         r  u_game/u_FlagGame/game_score_reg[7]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X52Y23         FDCE (Recov_fdce_C_CLR)     -0.522    14.409    u_game/u_FlagGame/game_score_reg[7]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  5.392    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.671ns (17.651%)  route 3.131ns (82.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.547     5.068    u_game/u_FlagGame/clk
    SLICE_X34Y22         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDCE (Prop_fdce_C_Q)         0.518     5.586 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.909     6.496    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X36Y22         LUT3 (Prop_lut3_I1_O)        0.153     6.649 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=48, routed)          2.221     8.870    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y23         FDCE                                         f  u_game/u_FlagGame/game_score_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.437    14.778    u_game/u_FlagGame/clk
    SLICE_X51Y23         FDCE                                         r  u_game/u_FlagGame/game_score_reg[13]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X51Y23         FDCE (Recov_fdce_C_CLR)     -0.608    14.323    u_game/u_FlagGame/game_score_reg[13]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.671ns (17.651%)  route 3.131ns (82.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.547     5.068    u_game/u_FlagGame/clk
    SLICE_X34Y22         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDCE (Prop_fdce_C_Q)         0.518     5.586 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.909     6.496    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X36Y22         LUT3 (Prop_lut3_I1_O)        0.153     6.649 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=48, routed)          2.221     8.870    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y23         FDCE                                         f  u_game/u_FlagGame/game_score_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.437    14.778    u_game/u_FlagGame/clk
    SLICE_X51Y23         FDCE                                         r  u_game/u_FlagGame/game_score_reg[6]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X51Y23         FDCE (Recov_fdce_C_CLR)     -0.608    14.323    u_game/u_FlagGame/game_score_reg[6]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.671ns (18.552%)  route 2.946ns (81.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.547     5.068    u_game/u_FlagGame/clk
    SLICE_X34Y22         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDCE (Prop_fdce_C_Q)         0.518     5.586 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.909     6.496    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X36Y22         LUT3 (Prop_lut3_I1_O)        0.153     6.649 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=48, routed)          2.036     8.685    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X52Y24         FDCE                                         f  u_game/u_FlagGame/game_score_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.435    14.776    u_game/u_FlagGame/clk
    SLICE_X52Y24         FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X52Y24         FDCE (Recov_fdce_C_CLR)     -0.522    14.407    u_game/u_FlagGame/game_score_reg[5]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.671ns (20.494%)  route 2.603ns (79.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.547     5.068    u_game/u_FlagGame/clk
    SLICE_X34Y22         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDCE (Prop_fdce_C_Q)         0.518     5.586 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.909     6.496    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X36Y22         LUT3 (Prop_lut3_I1_O)        0.153     6.649 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=48, routed)          1.694     8.342    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y22         FDCE                                         f  u_game/u_FlagGame/game_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.438    14.779    u_game/u_FlagGame/clk
    SLICE_X53Y22         FDCE                                         r  u_game/u_FlagGame/game_score_reg[2]/C
                         clock pessimism              0.188    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X53Y22         FDCE (Recov_fdce_C_CLR)     -0.608    14.324    u_game/u_FlagGame/game_score_reg[2]
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  5.982    

Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[2]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.671ns (20.494%)  route 2.603ns (79.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.547     5.068    u_game/u_FlagGame/clk
    SLICE_X34Y22         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDCE (Prop_fdce_C_Q)         0.518     5.586 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.909     6.496    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X36Y22         LUT3 (Prop_lut3_I1_O)        0.153     6.649 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=48, routed)          1.694     8.342    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y22         FDCE                                         f  u_game/u_FlagGame/game_score_reg[2]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.438    14.779    u_game/u_FlagGame/clk
    SLICE_X53Y22         FDCE                                         r  u_game/u_FlagGame/game_score_reg[2]_replica/C
                         clock pessimism              0.188    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X53Y22         FDCE (Recov_fdce_C_CLR)     -0.608    14.324    u_game/u_FlagGame/game_score_reg[2]_replica
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  5.982    

Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.671ns (20.494%)  route 2.603ns (79.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.547     5.068    u_game/u_FlagGame/clk
    SLICE_X34Y22         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDCE (Prop_fdce_C_Q)         0.518     5.586 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.909     6.496    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X36Y22         LUT3 (Prop_lut3_I1_O)        0.153     6.649 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=48, routed)          1.694     8.342    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y22         FDCE                                         f  u_game/u_FlagGame/game_score_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         1.438    14.779    u_game/u_FlagGame/clk
    SLICE_X53Y22         FDCE                                         r  u_game/u_FlagGame/game_score_reg[4]/C
                         clock pessimism              0.188    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X53Y22         FDCE (Recov_fdce_C_CLR)     -0.608    14.324    u_game/u_FlagGame/game_score_reg[4]
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  5.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.215ns (19.975%)  route 0.861ns (80.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.552     1.435    u_game/u_FlagGame/clk
    SLICE_X34Y22         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDPE (Prop_fdpe_C_Q)         0.164     1.599 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.234     1.833    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X36Y22         LUT3 (Prop_lut3_I2_O)        0.051     1.884 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=48, routed)          0.628     2.511    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y22         FDCE                                         f  u_game/u_FlagGame/game_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.824     1.951    u_game/u_FlagGame/clk
    SLICE_X50Y22         FDCE                                         r  u_game/u_FlagGame/game_score_reg[0]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X50Y22         FDCE (Remov_fdce_C_CLR)     -0.132     1.570    u_game/u_FlagGame/game_score_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.215ns (19.975%)  route 0.861ns (80.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.552     1.435    u_game/u_FlagGame/clk
    SLICE_X34Y22         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDPE (Prop_fdpe_C_Q)         0.164     1.599 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.234     1.833    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X36Y22         LUT3 (Prop_lut3_I2_O)        0.051     1.884 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=48, routed)          0.628     2.511    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y22         FDCE                                         f  u_game/u_FlagGame/game_score_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.824     1.951    u_game/u_FlagGame/clk
    SLICE_X50Y22         FDCE                                         r  u_game/u_FlagGame/game_score_reg[9]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X50Y22         FDCE (Remov_fdce_C_CLR)     -0.132     1.570    u_game/u_FlagGame/game_score_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.215ns (19.975%)  route 0.861ns (80.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.552     1.435    u_game/u_FlagGame/clk
    SLICE_X34Y22         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDPE (Prop_fdpe_C_Q)         0.164     1.599 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.234     1.833    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X36Y22         LUT3 (Prop_lut3_I2_O)        0.051     1.884 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=48, routed)          0.628     2.511    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y22         FDCE                                         f  u_game/u_FlagGame/game_score_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.824     1.951    u_game/u_FlagGame/clk
    SLICE_X51Y22         FDCE                                         r  u_game/u_FlagGame/game_score_reg[10]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X51Y22         FDCE (Remov_fdce_C_CLR)     -0.157     1.545    u_game/u_FlagGame/game_score_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.215ns (19.975%)  route 0.861ns (80.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.552     1.435    u_game/u_FlagGame/clk
    SLICE_X34Y22         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDPE (Prop_fdpe_C_Q)         0.164     1.599 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.234     1.833    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X36Y22         LUT3 (Prop_lut3_I2_O)        0.051     1.884 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=48, routed)          0.628     2.511    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y22         FDCE                                         f  u_game/u_FlagGame/game_score_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.824     1.951    u_game/u_FlagGame/clk
    SLICE_X51Y22         FDCE                                         r  u_game/u_FlagGame/game_score_reg[8]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X51Y22         FDCE (Remov_fdce_C_CLR)     -0.157     1.545    u_game/u_FlagGame/game_score_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             1.025ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.215ns (18.986%)  route 0.917ns (81.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.552     1.435    u_game/u_FlagGame/clk
    SLICE_X34Y22         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDPE (Prop_fdpe_C_Q)         0.164     1.599 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.234     1.833    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X36Y22         LUT3 (Prop_lut3_I2_O)        0.051     1.884 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=48, routed)          0.684     2.568    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y24         FDCE                                         f  u_game/u_FlagGame/game_score_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.821     1.948    u_game/u_FlagGame/clk
    SLICE_X51Y24         FDCE                                         r  u_game/u_FlagGame/game_score_reg[12]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X51Y24         FDCE (Remov_fdce_C_CLR)     -0.157     1.542    u_game/u_FlagGame/game_score_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.215ns (18.050%)  route 0.976ns (81.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.552     1.435    u_game/u_FlagGame/clk
    SLICE_X34Y22         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDPE (Prop_fdpe_C_Q)         0.164     1.599 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.234     1.833    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X36Y22         LUT3 (Prop_lut3_I2_O)        0.051     1.884 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=48, routed)          0.743     2.626    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X52Y22         FDCE                                         f  u_game/u_FlagGame/game_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.824     1.951    u_game/u_FlagGame/clk
    SLICE_X52Y22         FDCE                                         r  u_game/u_FlagGame/game_score_reg[3]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X52Y22         FDCE (Remov_fdce_C_CLR)     -0.132     1.570    u_game/u_FlagGame/game_score_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.081ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.215ns (18.050%)  route 0.976ns (81.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.552     1.435    u_game/u_FlagGame/clk
    SLICE_X34Y22         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDPE (Prop_fdpe_C_Q)         0.164     1.599 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.234     1.833    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X36Y22         LUT3 (Prop_lut3_I2_O)        0.051     1.884 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=48, routed)          0.743     2.626    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y22         FDCE                                         f  u_game/u_FlagGame/game_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.824     1.951    u_game/u_FlagGame/clk
    SLICE_X53Y22         FDCE                                         r  u_game/u_FlagGame/game_score_reg[2]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X53Y22         FDCE (Remov_fdce_C_CLR)     -0.157     1.545    u_game/u_FlagGame/game_score_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.081ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[2]_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.215ns (18.050%)  route 0.976ns (81.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.552     1.435    u_game/u_FlagGame/clk
    SLICE_X34Y22         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDPE (Prop_fdpe_C_Q)         0.164     1.599 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.234     1.833    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X36Y22         LUT3 (Prop_lut3_I2_O)        0.051     1.884 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=48, routed)          0.743     2.626    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y22         FDCE                                         f  u_game/u_FlagGame/game_score_reg[2]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.824     1.951    u_game/u_FlagGame/clk
    SLICE_X53Y22         FDCE                                         r  u_game/u_FlagGame/game_score_reg[2]_replica/C
                         clock pessimism             -0.249     1.702    
    SLICE_X53Y22         FDCE (Remov_fdce_C_CLR)     -0.157     1.545    u_game/u_FlagGame/game_score_reg[2]_replica
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.081ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.215ns (18.050%)  route 0.976ns (81.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.552     1.435    u_game/u_FlagGame/clk
    SLICE_X34Y22         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDPE (Prop_fdpe_C_Q)         0.164     1.599 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.234     1.833    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X36Y22         LUT3 (Prop_lut3_I2_O)        0.051     1.884 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=48, routed)          0.743     2.626    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y22         FDCE                                         f  u_game/u_FlagGame/game_score_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.824     1.951    u_game/u_FlagGame/clk
    SLICE_X53Y22         FDCE                                         r  u_game/u_FlagGame/game_score_reg[4]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X53Y22         FDCE (Remov_fdce_C_CLR)     -0.157     1.545    u_game/u_FlagGame/game_score_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.215ns (16.106%)  route 1.120ns (83.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.552     1.435    u_game/u_FlagGame/clk
    SLICE_X34Y22         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDPE (Prop_fdpe_C_Q)         0.164     1.599 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.234     1.833    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X36Y22         LUT3 (Prop_lut3_I2_O)        0.051     1.884 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=48, routed)          0.886     2.770    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X52Y24         FDCE                                         f  u_game/u_FlagGame/game_score_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=452, routed)         0.821     1.948    u_game/u_FlagGame/clk
    SLICE_X52Y24         FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X52Y24         FDCE (Remov_fdce_C_CLR)     -0.132     1.567    u_game/u_FlagGame/game_score_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  1.203    





