
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//gettext_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004012b0 <.init>:
  4012b0:	stp	x29, x30, [sp, #-16]!
  4012b4:	mov	x29, sp
  4012b8:	bl	401690 <ferror@plt+0x60>
  4012bc:	ldp	x29, x30, [sp], #16
  4012c0:	ret

Disassembly of section .plt:

00000000004012d0 <mbrtowc@plt-0x20>:
  4012d0:	stp	x16, x30, [sp, #-16]!
  4012d4:	adrp	x16, 414000 <ferror@plt+0x129d0>
  4012d8:	ldr	x17, [x16, #4088]
  4012dc:	add	x16, x16, #0xff8
  4012e0:	br	x17
  4012e4:	nop
  4012e8:	nop
  4012ec:	nop

00000000004012f0 <mbrtowc@plt>:
  4012f0:	adrp	x16, 415000 <ferror@plt+0x139d0>
  4012f4:	ldr	x17, [x16]
  4012f8:	add	x16, x16, #0x0
  4012fc:	br	x17

0000000000401300 <memcpy@plt>:
  401300:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401304:	ldr	x17, [x16, #8]
  401308:	add	x16, x16, #0x8
  40130c:	br	x17

0000000000401310 <memmove@plt>:
  401310:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401314:	ldr	x17, [x16, #16]
  401318:	add	x16, x16, #0x10
  40131c:	br	x17

0000000000401320 <strlen@plt>:
  401320:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401324:	ldr	x17, [x16, #24]
  401328:	add	x16, x16, #0x18
  40132c:	br	x17

0000000000401330 <fputs@plt>:
  401330:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401334:	ldr	x17, [x16, #32]
  401338:	add	x16, x16, #0x20
  40133c:	br	x17

0000000000401340 <exit@plt>:
  401340:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401344:	ldr	x17, [x16, #40]
  401348:	add	x16, x16, #0x28
  40134c:	br	x17

0000000000401350 <error@plt>:
  401350:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401354:	ldr	x17, [x16, #48]
  401358:	add	x16, x16, #0x30
  40135c:	br	x17

0000000000401360 <strnlen@plt>:
  401360:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401364:	ldr	x17, [x16, #56]
  401368:	add	x16, x16, #0x38
  40136c:	br	x17

0000000000401370 <iconv_close@plt>:
  401370:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401374:	ldr	x17, [x16, #64]
  401378:	add	x16, x16, #0x40
  40137c:	br	x17

0000000000401380 <sprintf@plt>:
  401380:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401384:	ldr	x17, [x16, #72]
  401388:	add	x16, x16, #0x48
  40138c:	br	x17

0000000000401390 <__cxa_atexit@plt>:
  401390:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401394:	ldr	x17, [x16, #80]
  401398:	add	x16, x16, #0x50
  40139c:	br	x17

00000000004013a0 <fputc@plt>:
  4013a0:	adrp	x16, 415000 <ferror@plt+0x139d0>
  4013a4:	ldr	x17, [x16, #88]
  4013a8:	add	x16, x16, #0x58
  4013ac:	br	x17

00000000004013b0 <iswcntrl@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x139d0>
  4013b4:	ldr	x17, [x16, #96]
  4013b8:	add	x16, x16, #0x60
  4013bc:	br	x17

00000000004013c0 <fclose@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x139d0>
  4013c4:	ldr	x17, [x16, #104]
  4013c8:	add	x16, x16, #0x68
  4013cc:	br	x17

00000000004013d0 <iswspace@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x139d0>
  4013d4:	ldr	x17, [x16, #112]
  4013d8:	add	x16, x16, #0x70
  4013dc:	br	x17

00000000004013e0 <nl_langinfo@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x139d0>
  4013e4:	ldr	x17, [x16, #120]
  4013e8:	add	x16, x16, #0x78
  4013ec:	br	x17

00000000004013f0 <malloc@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x139d0>
  4013f4:	ldr	x17, [x16, #128]
  4013f8:	add	x16, x16, #0x80
  4013fc:	br	x17

0000000000401400 <wcwidth@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401404:	ldr	x17, [x16, #136]
  401408:	add	x16, x16, #0x88
  40140c:	br	x17

0000000000401410 <strncmp@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401414:	ldr	x17, [x16, #144]
  401418:	add	x16, x16, #0x90
  40141c:	br	x17

0000000000401420 <bindtextdomain@plt>:
  401420:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401424:	ldr	x17, [x16, #152]
  401428:	add	x16, x16, #0x98
  40142c:	br	x17

0000000000401430 <__libc_start_main@plt>:
  401430:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401434:	ldr	x17, [x16, #160]
  401438:	add	x16, x16, #0xa0
  40143c:	br	x17

0000000000401440 <memset@plt>:
  401440:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401444:	ldr	x17, [x16, #168]
  401448:	add	x16, x16, #0xa8
  40144c:	br	x17

0000000000401450 <calloc@plt>:
  401450:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401454:	ldr	x17, [x16, #176]
  401458:	add	x16, x16, #0xb0
  40145c:	br	x17

0000000000401460 <bcmp@plt>:
  401460:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401464:	ldr	x17, [x16, #184]
  401468:	add	x16, x16, #0xb8
  40146c:	br	x17

0000000000401470 <realloc@plt>:
  401470:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401474:	ldr	x17, [x16, #192]
  401478:	add	x16, x16, #0xc0
  40147c:	br	x17

0000000000401480 <strdup@plt>:
  401480:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401484:	ldr	x17, [x16, #200]
  401488:	add	x16, x16, #0xc8
  40148c:	br	x17

0000000000401490 <strrchr@plt>:
  401490:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401494:	ldr	x17, [x16, #208]
  401498:	add	x16, x16, #0xd0
  40149c:	br	x17

00000000004014a0 <__gmon_start__@plt>:
  4014a0:	adrp	x16, 415000 <ferror@plt+0x139d0>
  4014a4:	ldr	x17, [x16, #216]
  4014a8:	add	x16, x16, #0xd8
  4014ac:	br	x17

00000000004014b0 <abort@plt>:
  4014b0:	adrp	x16, 415000 <ferror@plt+0x139d0>
  4014b4:	ldr	x17, [x16, #224]
  4014b8:	add	x16, x16, #0xe0
  4014bc:	br	x17

00000000004014c0 <mbsinit@plt>:
  4014c0:	adrp	x16, 415000 <ferror@plt+0x139d0>
  4014c4:	ldr	x17, [x16, #232]
  4014c8:	add	x16, x16, #0xe8
  4014cc:	br	x17

00000000004014d0 <textdomain@plt>:
  4014d0:	adrp	x16, 415000 <ferror@plt+0x139d0>
  4014d4:	ldr	x17, [x16, #240]
  4014d8:	add	x16, x16, #0xf0
  4014dc:	br	x17

00000000004014e0 <getopt_long@plt>:
  4014e0:	adrp	x16, 415000 <ferror@plt+0x139d0>
  4014e4:	ldr	x17, [x16, #248]
  4014e8:	add	x16, x16, #0xf8
  4014ec:	br	x17

00000000004014f0 <strcmp@plt>:
  4014f0:	adrp	x16, 415000 <ferror@plt+0x139d0>
  4014f4:	ldr	x17, [x16, #256]
  4014f8:	add	x16, x16, #0x100
  4014fc:	br	x17

0000000000401500 <basename@plt>:
  401500:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401504:	ldr	x17, [x16, #264]
  401508:	add	x16, x16, #0x108
  40150c:	br	x17

0000000000401510 <iconv@plt>:
  401510:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401514:	ldr	x17, [x16, #272]
  401518:	add	x16, x16, #0x110
  40151c:	br	x17

0000000000401520 <__ctype_b_loc@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401524:	ldr	x17, [x16, #280]
  401528:	add	x16, x16, #0x118
  40152c:	br	x17

0000000000401530 <free@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401534:	ldr	x17, [x16, #288]
  401538:	add	x16, x16, #0x120
  40153c:	br	x17

0000000000401540 <__ctype_get_mb_cur_max@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401544:	ldr	x17, [x16, #296]
  401548:	add	x16, x16, #0x128
  40154c:	br	x17

0000000000401550 <strchr@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401554:	ldr	x17, [x16, #304]
  401558:	add	x16, x16, #0x130
  40155c:	br	x17

0000000000401560 <fwrite@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401564:	ldr	x17, [x16, #312]
  401568:	add	x16, x16, #0x138
  40156c:	br	x17

0000000000401570 <fflush@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401574:	ldr	x17, [x16, #320]
  401578:	add	x16, x16, #0x140
  40157c:	br	x17

0000000000401580 <iconv_open@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401584:	ldr	x17, [x16, #328]
  401588:	add	x16, x16, #0x148
  40158c:	br	x17

0000000000401590 <memchr@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401594:	ldr	x17, [x16, #336]
  401598:	add	x16, x16, #0x150
  40159c:	br	x17

00000000004015a0 <iswalnum@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x139d0>
  4015a4:	ldr	x17, [x16, #344]
  4015a8:	add	x16, x16, #0x158
  4015ac:	br	x17

00000000004015b0 <dcgettext@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x139d0>
  4015b4:	ldr	x17, [x16, #352]
  4015b8:	add	x16, x16, #0x160
  4015bc:	br	x17

00000000004015c0 <printf@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x139d0>
  4015c4:	ldr	x17, [x16, #360]
  4015c8:	add	x16, x16, #0x168
  4015cc:	br	x17

00000000004015d0 <__assert_fail@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x139d0>
  4015d4:	ldr	x17, [x16, #368]
  4015d8:	add	x16, x16, #0x170
  4015dc:	br	x17

00000000004015e0 <__errno_location@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x139d0>
  4015e4:	ldr	x17, [x16, #376]
  4015e8:	add	x16, x16, #0x178
  4015ec:	br	x17

00000000004015f0 <getenv@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x139d0>
  4015f4:	ldr	x17, [x16, #384]
  4015f8:	add	x16, x16, #0x180
  4015fc:	br	x17

0000000000401600 <putchar@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401604:	ldr	x17, [x16, #392]
  401608:	add	x16, x16, #0x188
  40160c:	br	x17

0000000000401610 <fprintf@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401614:	ldr	x17, [x16, #400]
  401618:	add	x16, x16, #0x190
  40161c:	br	x17

0000000000401620 <setlocale@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401624:	ldr	x17, [x16, #408]
  401628:	add	x16, x16, #0x198
  40162c:	br	x17

0000000000401630 <ferror@plt>:
  401630:	adrp	x16, 415000 <ferror@plt+0x139d0>
  401634:	ldr	x17, [x16, #416]
  401638:	add	x16, x16, #0x1a0
  40163c:	br	x17

Disassembly of section .text:

0000000000401640 <.text>:
  401640:	mov	x29, #0x0                   	// #0
  401644:	mov	x30, #0x0                   	// #0
  401648:	mov	x5, x0
  40164c:	ldr	x1, [sp]
  401650:	add	x2, sp, #0x8
  401654:	mov	x6, sp
  401658:	movz	x0, #0x0, lsl #48
  40165c:	movk	x0, #0x0, lsl #32
  401660:	movk	x0, #0x40, lsl #16
  401664:	movk	x0, #0x174c
  401668:	movz	x3, #0x0, lsl #48
  40166c:	movk	x3, #0x0, lsl #32
  401670:	movk	x3, #0x40, lsl #16
  401674:	movk	x3, #0x41e8
  401678:	movz	x4, #0x0, lsl #48
  40167c:	movk	x4, #0x0, lsl #32
  401680:	movk	x4, #0x40, lsl #16
  401684:	movk	x4, #0x4268
  401688:	bl	401430 <__libc_start_main@plt>
  40168c:	bl	4014b0 <abort@plt>
  401690:	adrp	x0, 414000 <ferror@plt+0x129d0>
  401694:	ldr	x0, [x0, #4064]
  401698:	cbz	x0, 4016a0 <ferror@plt+0x70>
  40169c:	b	4014a0 <__gmon_start__@plt>
  4016a0:	ret
  4016a4:	nop
  4016a8:	adrp	x0, 415000 <ferror@plt+0x139d0>
  4016ac:	add	x0, x0, #0x1c0
  4016b0:	adrp	x1, 415000 <ferror@plt+0x139d0>
  4016b4:	add	x1, x1, #0x1c0
  4016b8:	cmp	x1, x0
  4016bc:	b.eq	4016d4 <ferror@plt+0xa4>  // b.none
  4016c0:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4016c4:	ldr	x1, [x1, #664]
  4016c8:	cbz	x1, 4016d4 <ferror@plt+0xa4>
  4016cc:	mov	x16, x1
  4016d0:	br	x16
  4016d4:	ret
  4016d8:	adrp	x0, 415000 <ferror@plt+0x139d0>
  4016dc:	add	x0, x0, #0x1c0
  4016e0:	adrp	x1, 415000 <ferror@plt+0x139d0>
  4016e4:	add	x1, x1, #0x1c0
  4016e8:	sub	x1, x1, x0
  4016ec:	lsr	x2, x1, #63
  4016f0:	add	x1, x2, x1, asr #3
  4016f4:	cmp	xzr, x1, asr #1
  4016f8:	asr	x1, x1, #1
  4016fc:	b.eq	401714 <ferror@plt+0xe4>  // b.none
  401700:	adrp	x2, 404000 <ferror@plt+0x29d0>
  401704:	ldr	x2, [x2, #672]
  401708:	cbz	x2, 401714 <ferror@plt+0xe4>
  40170c:	mov	x16, x2
  401710:	br	x16
  401714:	ret
  401718:	stp	x29, x30, [sp, #-32]!
  40171c:	mov	x29, sp
  401720:	str	x19, [sp, #16]
  401724:	adrp	x19, 415000 <ferror@plt+0x139d0>
  401728:	ldrb	w0, [x19, #496]
  40172c:	cbnz	w0, 40173c <ferror@plt+0x10c>
  401730:	bl	4016a8 <ferror@plt+0x78>
  401734:	mov	w0, #0x1                   	// #1
  401738:	strb	w0, [x19, #496]
  40173c:	ldr	x19, [sp, #16]
  401740:	ldp	x29, x30, [sp], #32
  401744:	ret
  401748:	b	4016d8 <ferror@plt+0xa8>
  40174c:	sub	sp, sp, #0x70
  401750:	stp	x22, x21, [sp, #80]
  401754:	mov	w22, w0
  401758:	adrp	x0, 404000 <ferror@plt+0x29d0>
  40175c:	add	x0, x0, #0x3e0
  401760:	stp	x29, x30, [sp, #16]
  401764:	stp	x28, x27, [sp, #32]
  401768:	stp	x26, x25, [sp, #48]
  40176c:	stp	x24, x23, [sp, #64]
  401770:	stp	x20, x19, [sp, #96]
  401774:	add	x29, sp, #0x10
  401778:	mov	x19, x1
  40177c:	bl	4015f0 <getenv@plt>
  401780:	mov	x28, x0
  401784:	adrp	x0, 404000 <ferror@plt+0x29d0>
  401788:	add	x0, x0, #0x3eb
  40178c:	bl	4015f0 <getenv@plt>
  401790:	adrp	x9, 415000 <ferror@plt+0x139d0>
  401794:	mov	w10, #0x1                   	// #1
  401798:	adrp	x8, 415000 <ferror@plt+0x139d0>
  40179c:	strb	w10, [x9, #497]
  4017a0:	strb	wzr, [x8, #498]
  4017a4:	ldr	x8, [x19]
  4017a8:	str	x0, [sp]
  4017ac:	mov	x0, x8
  4017b0:	bl	4021a0 <ferror@plt+0xb70>
  4017b4:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4017b8:	add	x1, x1, #0x794
  4017bc:	mov	w0, #0x6                   	// #6
  4017c0:	bl	401620 <setlocale@plt>
  4017c4:	adrp	x21, 404000 <ferror@plt+0x29d0>
  4017c8:	add	x21, x21, #0x3f9
  4017cc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4017d0:	add	x1, x1, #0x409
  4017d4:	mov	x0, x21
  4017d8:	bl	401420 <bindtextdomain@plt>
  4017dc:	mov	x0, x21
  4017e0:	bl	4014d0 <textdomain@plt>
  4017e4:	adrp	x0, 401000 <mbrtowc@plt-0x2f0>
  4017e8:	add	x0, x0, #0xfe0
  4017ec:	bl	404270 <ferror@plt+0x2c40>
  4017f0:	adrp	x24, 404000 <ferror@plt+0x29d0>
  4017f4:	adrp	x25, 404000 <ferror@plt+0x29d0>
  4017f8:	adrp	x20, 404000 <ferror@plt+0x29d0>
  4017fc:	mov	w26, wzr
  401800:	mov	w23, wzr
  401804:	mov	w27, wzr
  401808:	add	x24, x24, #0x41b
  40180c:	add	x25, x25, #0x320
  401810:	add	x20, x20, #0x2a8
  401814:	adrp	x21, 415000 <ferror@plt+0x139d0>
  401818:	str	xzr, [sp, #8]
  40181c:	b	40182c <ferror@plt+0x1fc>
  401820:	adrp	x8, 415000 <ferror@plt+0x139d0>
  401824:	mov	w9, #0x1                   	// #1
  401828:	strb	w9, [x8, #498]
  40182c:	mov	w0, w22
  401830:	mov	x1, x19
  401834:	mov	x2, x24
  401838:	mov	x3, x25
  40183c:	mov	x4, xzr
  401840:	bl	4014e0 <getopt_long@plt>
  401844:	sub	w8, w0, #0x45
  401848:	cmp	w8, #0x2e
  40184c:	b.hi	401868 <ferror@plt+0x238>  // b.pmore
  401850:	adr	x9, 401820 <ferror@plt+0x1f0>
  401854:	ldrb	w10, [x20, x8]
  401858:	add	x9, x9, x10, lsl #2
  40185c:	br	x9
  401860:	mov	w27, #0x1                   	// #1
  401864:	b	40182c <ferror@plt+0x1fc>
  401868:	cbz	w0, 40182c <ferror@plt+0x1fc>
  40186c:	b	4018a0 <ferror@plt+0x270>
  401870:	ldr	x28, [x21, #464]
  401874:	b	40182c <ferror@plt+0x1fc>
  401878:	ldr	x8, [x21, #464]
  40187c:	str	x8, [sp, #8]
  401880:	b	40182c <ferror@plt+0x1fc>
  401884:	adrp	x8, 415000 <ferror@plt+0x139d0>
  401888:	strb	wzr, [x8, #497]
  40188c:	b	40182c <ferror@plt+0x1fc>
  401890:	mov	w23, #0x1                   	// #1
  401894:	b	40182c <ferror@plt+0x1fc>
  401898:	mov	w26, #0x1                   	// #1
  40189c:	b	40182c <ferror@plt+0x1fc>
  4018a0:	cmn	w0, #0x1
  4018a4:	b.ne	401938 <ferror@plt+0x308>  // b.any
  4018a8:	tbz	w27, #0, 401940 <ferror@plt+0x310>
  4018ac:	adrp	x8, 415000 <ferror@plt+0x139d0>
  4018b0:	ldr	x0, [x8, #504]
  4018b4:	bl	401500 <basename@plt>
  4018b8:	mov	x1, x0
  4018bc:	adrp	x0, 404000 <ferror@plt+0x29d0>
  4018c0:	adrp	x2, 404000 <ferror@plt+0x29d0>
  4018c4:	adrp	x3, 404000 <ferror@plt+0x29d0>
  4018c8:	add	x0, x0, #0x427
  4018cc:	add	x2, x2, #0x3f9
  4018d0:	add	x3, x3, #0x437
  4018d4:	bl	4015c0 <printf@plt>
  4018d8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4018dc:	add	x1, x1, #0x43e
  4018e0:	mov	w2, #0x5                   	// #5
  4018e4:	mov	x0, xzr
  4018e8:	bl	4015b0 <dcgettext@plt>
  4018ec:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4018f0:	adrp	x2, 404000 <ferror@plt+0x29d0>
  4018f4:	add	x1, x1, #0x518
  4018f8:	add	x2, x2, #0x522
  4018fc:	bl	4015c0 <printf@plt>
  401900:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401904:	add	x1, x1, #0x544
  401908:	mov	w2, #0x5                   	// #5
  40190c:	mov	x0, xzr
  401910:	bl	4015b0 <dcgettext@plt>
  401914:	mov	x19, x0
  401918:	adrp	x0, 404000 <ferror@plt+0x29d0>
  40191c:	add	x0, x0, #0x554
  401920:	bl	40224c <ferror@plt+0xc1c>
  401924:	mov	x1, x0
  401928:	mov	x0, x19
  40192c:	bl	4015c0 <printf@plt>
  401930:	mov	w0, wzr
  401934:	bl	401340 <exit@plt>
  401938:	mov	w0, #0x1                   	// #1
  40193c:	bl	401b58 <ferror@plt+0x528>
  401940:	tbz	w26, #0, 40194c <ferror@plt+0x31c>
  401944:	mov	w0, wzr
  401948:	bl	401b58 <ferror@plt+0x528>
  40194c:	adrp	x24, 415000 <ferror@plt+0x139d0>
  401950:	ldr	w8, [x24, #472]
  401954:	tbz	w23, #0, 401974 <ferror@plt+0x344>
  401958:	cmp	w8, w22
  40195c:	b.ge	401b10 <ferror@plt+0x4e0>  // b.tcont
  401960:	cbz	x28, 401a84 <ferror@plt+0x454>
  401964:	ldrb	w9, [x28]
  401968:	cbnz	w9, 401a68 <ferror@plt+0x438>
  40196c:	mov	x28, xzr
  401970:	b	401a84 <ferror@plt+0x454>
  401974:	subs	w9, w22, w8
  401978:	b.eq	4019c8 <ferror@plt+0x398>  // b.none
  40197c:	cmp	w9, #0x1
  401980:	b.eq	4019f0 <ferror@plt+0x3c0>  // b.none
  401984:	cmp	w9, #0x2
  401988:	b.eq	4019b4 <ferror@plt+0x384>  // b.none
  40198c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401990:	add	x1, x1, #0x563
  401994:	mov	w2, #0x5                   	// #5
  401998:	mov	x0, xzr
  40199c:	bl	4015b0 <dcgettext@plt>
  4019a0:	mov	x2, x0
  4019a4:	mov	w0, #0x1                   	// #1
  4019a8:	mov	w1, wzr
  4019ac:	bl	401350 <error@plt>
  4019b0:	ldr	w8, [x24, #472]
  4019b4:	add	w9, w8, #0x1
  4019b8:	str	w9, [x24, #472]
  4019bc:	ldr	x28, [x19, w8, sxtw #3]
  4019c0:	mov	w8, w9
  4019c4:	b	4019f0 <ferror@plt+0x3c0>
  4019c8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4019cc:	add	x1, x1, #0x576
  4019d0:	mov	w2, #0x5                   	// #5
  4019d4:	mov	x0, xzr
  4019d8:	bl	4015b0 <dcgettext@plt>
  4019dc:	mov	x2, x0
  4019e0:	mov	w0, #0x1                   	// #1
  4019e4:	mov	w1, wzr
  4019e8:	bl	401350 <error@plt>
  4019ec:	ldr	w8, [x24, #472]
  4019f0:	add	w9, w8, #0x1
  4019f4:	adrp	x10, 415000 <ferror@plt+0x139d0>
  4019f8:	ldrb	w10, [x10, #498]
  4019fc:	str	w9, [x24, #472]
  401a00:	ldr	x19, [x19, w8, sxtw #3]
  401a04:	cmp	w10, #0x1
  401a08:	b.ne	401a18 <ferror@plt+0x3e8>  // b.any
  401a0c:	mov	x0, x19
  401a10:	bl	401d54 <ferror@plt+0x724>
  401a14:	mov	x19, x0
  401a18:	ldr	x1, [sp]
  401a1c:	cbz	x28, 401a28 <ferror@plt+0x3f8>
  401a20:	ldrb	w8, [x28]
  401a24:	cbnz	w8, 401a38 <ferror@plt+0x408>
  401a28:	adrp	x8, 415000 <ferror@plt+0x139d0>
  401a2c:	ldr	x1, [x8, #480]
  401a30:	mov	x0, x19
  401a34:	b	401b4c <ferror@plt+0x51c>
  401a38:	cbz	x1, 401a4c <ferror@plt+0x41c>
  401a3c:	ldrb	w8, [x1]
  401a40:	cbz	w8, 401a4c <ferror@plt+0x41c>
  401a44:	mov	x0, x28
  401a48:	bl	401420 <bindtextdomain@plt>
  401a4c:	ldr	x1, [sp, #8]
  401a50:	cbnz	x1, 401b38 <ferror@plt+0x508>
  401a54:	mov	w2, #0x5                   	// #5
  401a58:	mov	x0, x28
  401a5c:	mov	x1, x19
  401a60:	bl	4015b0 <dcgettext@plt>
  401a64:	b	401b44 <ferror@plt+0x514>
  401a68:	ldr	x1, [sp]
  401a6c:	cbz	x1, 401a84 <ferror@plt+0x454>
  401a70:	ldrb	w9, [x1]
  401a74:	cbz	w9, 401a84 <ferror@plt+0x454>
  401a78:	mov	x0, x28
  401a7c:	bl	401420 <bindtextdomain@plt>
  401a80:	ldr	w8, [x24, #472]
  401a84:	adrp	x20, 415000 <ferror@plt+0x139d0>
  401a88:	add	w9, w8, #0x1
  401a8c:	adrp	x10, 415000 <ferror@plt+0x139d0>
  401a90:	ldrb	w10, [x10, #498]
  401a94:	str	w9, [x24, #472]
  401a98:	ldr	x8, [x19, w8, sxtw #3]
  401a9c:	cmp	w10, #0x1
  401aa0:	b.ne	401ab0 <ferror@plt+0x480>  // b.any
  401aa4:	mov	x0, x8
  401aa8:	bl	401d54 <ferror@plt+0x724>
  401aac:	mov	x8, x0
  401ab0:	cbz	x28, 401ae0 <ferror@plt+0x4b0>
  401ab4:	ldr	x1, [sp, #8]
  401ab8:	cbnz	x1, 401ad0 <ferror@plt+0x4a0>
  401abc:	mov	w2, #0x5                   	// #5
  401ac0:	mov	x0, x28
  401ac4:	mov	x1, x8
  401ac8:	bl	4015b0 <dcgettext@plt>
  401acc:	b	401adc <ferror@plt+0x4ac>
  401ad0:	mov	x0, x28
  401ad4:	mov	x2, x8
  401ad8:	bl	401f2c <ferror@plt+0x8fc>
  401adc:	mov	x8, x0
  401ae0:	ldr	x1, [x20, #480]
  401ae4:	mov	x0, x8
  401ae8:	bl	401330 <fputs@plt>
  401aec:	ldr	w8, [x24, #472]
  401af0:	cmp	w8, w22
  401af4:	b.ge	401b08 <ferror@plt+0x4d8>  // b.tcont
  401af8:	ldr	x1, [x20, #480]
  401afc:	mov	w0, #0x20                  	// #32
  401b00:	bl	4013a0 <fputc@plt>
  401b04:	ldr	w8, [x24, #472]
  401b08:	cmp	w8, w22
  401b0c:	b.lt	401a88 <ferror@plt+0x458>  // b.tstop
  401b10:	adrp	x8, 415000 <ferror@plt+0x139d0>
  401b14:	ldrb	w8, [x8, #497]
  401b18:	cmp	w8, #0x1
  401b1c:	b.ne	401b30 <ferror@plt+0x500>  // b.any
  401b20:	adrp	x8, 415000 <ferror@plt+0x139d0>
  401b24:	ldr	x1, [x8, #480]
  401b28:	mov	w0, #0xa                   	// #10
  401b2c:	bl	4013a0 <fputc@plt>
  401b30:	mov	w0, wzr
  401b34:	bl	401340 <exit@plt>
  401b38:	mov	x0, x28
  401b3c:	mov	x2, x19
  401b40:	bl	401f2c <ferror@plt+0x8fc>
  401b44:	adrp	x8, 415000 <ferror@plt+0x139d0>
  401b48:	ldr	x1, [x8, #480]
  401b4c:	bl	401330 <fputs@plt>
  401b50:	mov	w0, wzr
  401b54:	bl	401340 <exit@plt>
  401b58:	stp	x29, x30, [sp, #-32]!
  401b5c:	stp	x20, x19, [sp, #16]
  401b60:	mov	w19, w0
  401b64:	mov	x29, sp
  401b68:	cbnz	w0, 401d1c <ferror@plt+0x6ec>
  401b6c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401b70:	add	x1, x1, #0x5d8
  401b74:	mov	w2, #0x5                   	// #5
  401b78:	mov	x0, xzr
  401b7c:	bl	4015b0 <dcgettext@plt>
  401b80:	adrp	x8, 415000 <ferror@plt+0x139d0>
  401b84:	ldr	x1, [x8, #504]
  401b88:	mov	x2, x1
  401b8c:	bl	4015c0 <printf@plt>
  401b90:	mov	w0, #0xa                   	// #10
  401b94:	bl	401600 <putchar@plt>
  401b98:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401b9c:	add	x1, x1, #0x622
  401ba0:	mov	w2, #0x5                   	// #5
  401ba4:	mov	x0, xzr
  401ba8:	bl	4015b0 <dcgettext@plt>
  401bac:	bl	4015c0 <printf@plt>
  401bb0:	mov	w0, #0xa                   	// #10
  401bb4:	bl	401600 <putchar@plt>
  401bb8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401bbc:	add	x1, x1, #0x65d
  401bc0:	mov	w2, #0x5                   	// #5
  401bc4:	mov	x0, xzr
  401bc8:	bl	4015b0 <dcgettext@plt>
  401bcc:	bl	4015c0 <printf@plt>
  401bd0:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401bd4:	add	x1, x1, #0x6a7
  401bd8:	mov	w2, #0x5                   	// #5
  401bdc:	mov	x0, xzr
  401be0:	bl	4015b0 <dcgettext@plt>
  401be4:	bl	4015c0 <printf@plt>
  401be8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401bec:	add	x1, x1, #0x6de
  401bf0:	mov	w2, #0x5                   	// #5
  401bf4:	mov	x0, xzr
  401bf8:	bl	4015b0 <dcgettext@plt>
  401bfc:	bl	4015c0 <printf@plt>
  401c00:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401c04:	add	x1, x1, #0x725
  401c08:	mov	w2, #0x5                   	// #5
  401c0c:	mov	x0, xzr
  401c10:	bl	4015b0 <dcgettext@plt>
  401c14:	bl	4015c0 <printf@plt>
  401c18:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401c1c:	add	x1, x1, #0x75c
  401c20:	mov	w2, #0x5                   	// #5
  401c24:	mov	x0, xzr
  401c28:	bl	4015b0 <dcgettext@plt>
  401c2c:	bl	4015c0 <printf@plt>
  401c30:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401c34:	add	x1, x1, #0x795
  401c38:	mov	w2, #0x5                   	// #5
  401c3c:	mov	x0, xzr
  401c40:	bl	4015b0 <dcgettext@plt>
  401c44:	bl	4015c0 <printf@plt>
  401c48:	mov	w0, #0xa                   	// #10
  401c4c:	bl	401600 <putchar@plt>
  401c50:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401c54:	add	x1, x1, #0x811
  401c58:	mov	w2, #0x5                   	// #5
  401c5c:	mov	x0, xzr
  401c60:	bl	4015b0 <dcgettext@plt>
  401c64:	bl	4015c0 <printf@plt>
  401c68:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401c6c:	add	x1, x1, #0x826
  401c70:	mov	w2, #0x5                   	// #5
  401c74:	mov	x0, xzr
  401c78:	bl	4015b0 <dcgettext@plt>
  401c7c:	bl	4015c0 <printf@plt>
  401c80:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401c84:	add	x1, x1, #0x85e
  401c88:	mov	w2, #0x5                   	// #5
  401c8c:	mov	x0, xzr
  401c90:	bl	4015b0 <dcgettext@plt>
  401c94:	bl	4015c0 <printf@plt>
  401c98:	mov	w0, #0xa                   	// #10
  401c9c:	bl	401600 <putchar@plt>
  401ca0:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401ca4:	add	x1, x1, #0x8a0
  401ca8:	mov	w2, #0x5                   	// #5
  401cac:	mov	x0, xzr
  401cb0:	bl	4015b0 <dcgettext@plt>
  401cb4:	mov	x20, x0
  401cb8:	adrp	x0, 404000 <ferror@plt+0x29d0>
  401cbc:	add	x0, x0, #0xa7f
  401cc0:	bl	4015f0 <getenv@plt>
  401cc4:	adrp	x8, 404000 <ferror@plt+0x29d0>
  401cc8:	adrp	x9, 404000 <ferror@plt+0x29d0>
  401ccc:	add	x8, x8, #0xa8b
  401cd0:	add	x9, x9, #0x409
  401cd4:	cmp	x0, #0x0
  401cd8:	csel	x1, x9, x8, eq  // eq = none
  401cdc:	mov	x0, x20
  401ce0:	bl	4015c0 <printf@plt>
  401ce4:	mov	w0, #0xa                   	// #10
  401ce8:	bl	401600 <putchar@plt>
  401cec:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401cf0:	add	x1, x1, #0xa97
  401cf4:	mov	w2, #0x5                   	// #5
  401cf8:	mov	x0, xzr
  401cfc:	bl	4015b0 <dcgettext@plt>
  401d00:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401d04:	adrp	x2, 404000 <ferror@plt+0x29d0>
  401d08:	add	x1, x1, #0xad4
  401d0c:	add	x2, x2, #0xafe
  401d10:	bl	4015c0 <printf@plt>
  401d14:	mov	w0, w19
  401d18:	bl	401340 <exit@plt>
  401d1c:	adrp	x8, 415000 <ferror@plt+0x139d0>
  401d20:	ldr	x20, [x8, #456]
  401d24:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401d28:	add	x1, x1, #0x5b1
  401d2c:	mov	w2, #0x5                   	// #5
  401d30:	mov	x0, xzr
  401d34:	bl	4015b0 <dcgettext@plt>
  401d38:	adrp	x8, 415000 <ferror@plt+0x139d0>
  401d3c:	ldr	x2, [x8, #504]
  401d40:	mov	x1, x0
  401d44:	mov	x0, x20
  401d48:	bl	401610 <fprintf@plt>
  401d4c:	mov	w0, w19
  401d50:	bl	401340 <exit@plt>
  401d54:	stp	x29, x30, [sp, #-48]!
  401d58:	stp	x20, x19, [sp, #32]
  401d5c:	adrp	x19, 404000 <ferror@plt+0x29d0>
  401d60:	stp	x22, x21, [sp, #16]
  401d64:	mov	x20, x0
  401d68:	add	x19, x19, #0xb12
  401d6c:	mov	x22, x0
  401d70:	mov	x29, sp
  401d74:	ldrb	w8, [x22]
  401d78:	mov	x21, x22
  401d7c:	cmp	w8, #0x5c
  401d80:	b.eq	401d90 <ferror@plt+0x760>  // b.none
  401d84:	cbz	w8, 401f0c <ferror@plt+0x8dc>
  401d88:	add	x22, x21, #0x1
  401d8c:	b	401d74 <ferror@plt+0x744>
  401d90:	mov	x22, x21
  401d94:	ldrb	w1, [x22, #1]!
  401d98:	cbz	w1, 401f0c <ferror@plt+0x8dc>
  401d9c:	mov	w2, #0x12                  	// #18
  401da0:	mov	x0, x19
  401da4:	bl	401590 <memchr@plt>
  401da8:	cbz	x0, 401d74 <ferror@plt+0x744>
  401dac:	mov	x0, x20
  401db0:	bl	401320 <strlen@plt>
  401db4:	bl	4029d4 <ferror@plt+0x13a4>
  401db8:	sub	x2, x21, x20
  401dbc:	mov	x1, x20
  401dc0:	mov	x19, x0
  401dc4:	add	x22, x0, x2
  401dc8:	bl	401300 <memcpy@plt>
  401dcc:	adrp	x9, 404000 <ferror@plt+0x29d0>
  401dd0:	mov	w8, #0x5c                  	// #92
  401dd4:	add	x9, x9, #0x2d7
  401dd8:	mov	w10, #0x7                   	// #7
  401ddc:	mov	w11, #0x8                   	// #8
  401de0:	adrp	x12, 415000 <ferror@plt+0x139d0>
  401de4:	mov	w13, #0xc                   	// #12
  401de8:	mov	w14, #0xa                   	// #10
  401dec:	mov	w15, #0xd                   	// #13
  401df0:	mov	w16, #0x9                   	// #9
  401df4:	mov	w17, #0xb                   	// #11
  401df8:	mov	x0, x21
  401dfc:	ldrb	w18, [x0, #1]!
  401e00:	sub	w18, w18, #0x30
  401e04:	cmp	w18, #0x46
  401e08:	b.hi	401e78 <ferror@plt+0x848>  // b.pmore
  401e0c:	adr	x1, 401e1c <ferror@plt+0x7ec>
  401e10:	ldrb	w2, [x9, x18]
  401e14:	add	x1, x1, x2, lsl #2
  401e18:	br	x1
  401e1c:	mov	x0, x21
  401e20:	ldrb	w2, [x0, #2]!
  401e24:	and	w1, w2, #0xf8
  401e28:	cmp	w1, #0x30
  401e2c:	b.ne	401e60 <ferror@plt+0x830>  // b.any
  401e30:	mov	x0, x21
  401e34:	ldrb	w1, [x0, #3]!
  401e38:	add	w18, w2, w18, lsl #3
  401e3c:	sub	w18, w18, #0x30
  401e40:	and	w2, w1, #0xf8
  401e44:	cmp	w2, #0x30
  401e48:	b.ne	401e6c <ferror@plt+0x83c>  // b.any
  401e4c:	add	w18, w1, w18, lsl #3
  401e50:	sub	w18, w18, #0x30
  401e54:	add	x21, x21, #0x4
  401e58:	strb	w18, [x22]
  401e5c:	b	401ef8 <ferror@plt+0x8c8>
  401e60:	mov	x21, x0
  401e64:	strb	w18, [x22]
  401e68:	b	401ef8 <ferror@plt+0x8c8>
  401e6c:	mov	x21, x0
  401e70:	strb	w18, [x22]
  401e74:	b	401ef8 <ferror@plt+0x8c8>
  401e78:	mov	x21, x0
  401e7c:	strb	w8, [x22]
  401e80:	b	401ef8 <ferror@plt+0x8c8>
  401e84:	strb	w8, [x22]
  401e88:	add	x21, x21, #0x2
  401e8c:	b	401ef8 <ferror@plt+0x8c8>
  401e90:	strb	w10, [x22], #1
  401e94:	add	x21, x21, #0x2
  401e98:	b	401ef8 <ferror@plt+0x8c8>
  401e9c:	strb	w11, [x22], #1
  401ea0:	add	x21, x21, #0x2
  401ea4:	b	401ef8 <ferror@plt+0x8c8>
  401ea8:	strb	wzr, [x12, #497]
  401eac:	add	x21, x21, #0x2
  401eb0:	b	401ef8 <ferror@plt+0x8c8>
  401eb4:	strb	w13, [x22], #1
  401eb8:	add	x21, x21, #0x2
  401ebc:	b	401ef8 <ferror@plt+0x8c8>
  401ec0:	strb	w14, [x22], #1
  401ec4:	add	x21, x21, #0x2
  401ec8:	b	401ef8 <ferror@plt+0x8c8>
  401ecc:	strb	w15, [x22], #1
  401ed0:	add	x21, x21, #0x2
  401ed4:	b	401ef8 <ferror@plt+0x8c8>
  401ed8:	strb	w16, [x22], #1
  401edc:	add	x21, x21, #0x2
  401ee0:	b	401ef8 <ferror@plt+0x8c8>
  401ee4:	strb	w17, [x22], #1
  401ee8:	add	x21, x21, #0x2
  401eec:	b	401ef8 <ferror@plt+0x8c8>
  401ef0:	add	x21, x21, #0x1
  401ef4:	strb	w18, [x22], #1
  401ef8:	ldrb	w18, [x21]
  401efc:	cbz	w18, 401f14 <ferror@plt+0x8e4>
  401f00:	cmp	w18, #0x5c
  401f04:	b.ne	401ef0 <ferror@plt+0x8c0>  // b.any
  401f08:	b	401df8 <ferror@plt+0x7c8>
  401f0c:	mov	x19, x20
  401f10:	b	401f18 <ferror@plt+0x8e8>
  401f14:	strb	wzr, [x22]
  401f18:	mov	x0, x19
  401f1c:	ldp	x20, x19, [sp, #32]
  401f20:	ldp	x22, x21, [sp, #16]
  401f24:	ldp	x29, x30, [sp], #48
  401f28:	ret
  401f2c:	stp	x29, x30, [sp, #-80]!
  401f30:	stp	x22, x21, [sp, #48]
  401f34:	mov	x21, x0
  401f38:	mov	x0, x1
  401f3c:	str	x25, [sp, #16]
  401f40:	stp	x24, x23, [sp, #32]
  401f44:	stp	x20, x19, [sp, #64]
  401f48:	mov	x29, sp
  401f4c:	mov	x19, x2
  401f50:	mov	x20, x1
  401f54:	bl	401320 <strlen@plt>
  401f58:	mov	x22, x0
  401f5c:	add	x25, x0, #0x1
  401f60:	mov	x0, x19
  401f64:	bl	401320 <strlen@plt>
  401f68:	add	x23, x0, #0x1
  401f6c:	add	x8, x23, x25
  401f70:	add	x8, x8, #0xf
  401f74:	and	x8, x8, #0xfffffffffffffff0
  401f78:	mov	x9, sp
  401f7c:	sub	x24, x9, x8
  401f80:	mov	sp, x24
  401f84:	mov	x0, x24
  401f88:	mov	x1, x20
  401f8c:	mov	x2, x22
  401f90:	bl	401300 <memcpy@plt>
  401f94:	mov	w8, #0x4                   	// #4
  401f98:	add	x0, x24, x25
  401f9c:	mov	x1, x19
  401fa0:	mov	x2, x23
  401fa4:	strb	w8, [x24, x22]
  401fa8:	bl	401300 <memcpy@plt>
  401fac:	mov	w2, #0x5                   	// #5
  401fb0:	mov	x0, x21
  401fb4:	mov	x1, x24
  401fb8:	bl	4015b0 <dcgettext@plt>
  401fbc:	cmp	x0, x24
  401fc0:	csel	x0, x19, x0, eq  // eq = none
  401fc4:	mov	sp, x29
  401fc8:	ldp	x20, x19, [sp, #64]
  401fcc:	ldp	x22, x21, [sp, #48]
  401fd0:	ldp	x24, x23, [sp, #32]
  401fd4:	ldr	x25, [sp, #16]
  401fd8:	ldp	x29, x30, [sp], #80
  401fdc:	ret
  401fe0:	stp	x29, x30, [sp, #-48]!
  401fe4:	adrp	x8, 415000 <ferror@plt+0x139d0>
  401fe8:	ldr	x0, [x8, #480]
  401fec:	str	x21, [sp, #16]
  401ff0:	stp	x20, x19, [sp, #32]
  401ff4:	mov	x29, sp
  401ff8:	bl	402198 <ferror@plt+0xb68>
  401ffc:	mov	w20, w0
  402000:	bl	4015e0 <__errno_location@plt>
  402004:	mov	x19, x0
  402008:	cbz	w20, 40203c <ferror@plt+0xa0c>
  40200c:	ldr	w20, [x19]
  402010:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402014:	add	x1, x1, #0xb27
  402018:	mov	w2, #0x5                   	// #5
  40201c:	mov	x0, xzr
  402020:	bl	4015b0 <dcgettext@plt>
  402024:	adrp	x2, 404000 <ferror@plt+0x29d0>
  402028:	mov	x3, x0
  40202c:	add	x2, x2, #0xb24
  402030:	mov	w0, #0x1                   	// #1
  402034:	mov	w1, w20
  402038:	bl	401350 <error@plt>
  40203c:	str	wzr, [x19]
  402040:	adrp	x21, 415000 <ferror@plt+0x139d0>
  402044:	ldr	x20, [x21, #456]
  402048:	mov	x0, x20
  40204c:	bl	401630 <ferror@plt>
  402050:	cbnz	w0, 40208c <ferror@plt+0xa5c>
  402054:	mov	x0, x20
  402058:	bl	401570 <fflush@plt>
  40205c:	ldr	x20, [x21, #456]
  402060:	cbnz	w0, 40208c <ferror@plt+0xa5c>
  402064:	mov	x0, x20
  402068:	bl	4013c0 <fclose@plt>
  40206c:	cbz	w0, 40207c <ferror@plt+0xa4c>
  402070:	ldr	w8, [x19]
  402074:	cmp	w8, #0x9
  402078:	b.ne	402094 <ferror@plt+0xa64>  // b.any
  40207c:	ldp	x20, x19, [sp, #32]
  402080:	ldr	x21, [sp, #16]
  402084:	ldp	x29, x30, [sp], #48
  402088:	ret
  40208c:	mov	x0, x20
  402090:	bl	4013c0 <fclose@plt>
  402094:	mov	w0, #0x1                   	// #1
  402098:	bl	401340 <exit@plt>
  40209c:	mov	w1, wzr
  4020a0:	b	4020a4 <ferror@plt+0xa74>
  4020a4:	stp	x29, x30, [sp, #-48]!
  4020a8:	adrp	x8, 415000 <ferror@plt+0x139d0>
  4020ac:	ldr	x8, [x8, #480]
  4020b0:	str	x21, [sp, #16]
  4020b4:	stp	x20, x19, [sp, #32]
  4020b8:	mov	x20, x0
  4020bc:	cmp	x8, x0
  4020c0:	mov	w21, w1
  4020c4:	mov	x29, sp
  4020c8:	b.ne	4020e8 <ferror@plt+0xab8>  // b.any
  4020cc:	adrp	x8, 415000 <ferror@plt+0x139d0>
  4020d0:	ldrb	w9, [x8, #499]
  4020d4:	tbz	w9, #0, 4020e0 <ferror@plt+0xab0>
  4020d8:	mov	w0, wzr
  4020dc:	b	402158 <ferror@plt+0xb28>
  4020e0:	mov	w9, #0x1                   	// #1
  4020e4:	strb	w9, [x8, #499]
  4020e8:	bl	4015e0 <__errno_location@plt>
  4020ec:	mov	x19, x0
  4020f0:	str	wzr, [x0]
  4020f4:	mov	x0, x20
  4020f8:	bl	401630 <ferror@plt>
  4020fc:	cbz	w0, 402130 <ferror@plt+0xb00>
  402100:	mov	x0, x20
  402104:	bl	401570 <fflush@plt>
  402108:	cbnz	w0, 402140 <ferror@plt+0xb10>
  40210c:	mov	x1, x20
  402110:	bl	4013a0 <fputc@plt>
  402114:	cmn	w0, #0x1
  402118:	b.eq	402140 <ferror@plt+0xb10>  // b.none
  40211c:	mov	x0, x20
  402120:	bl	401570 <fflush@plt>
  402124:	cbnz	w0, 402140 <ferror@plt+0xb10>
  402128:	str	wzr, [x19]
  40212c:	b	402140 <ferror@plt+0xb10>
  402130:	tbz	w21, #0, 402168 <ferror@plt+0xb38>
  402134:	mov	x0, x20
  402138:	bl	401570 <fflush@plt>
  40213c:	cbz	w0, 40217c <ferror@plt+0xb4c>
  402140:	ldr	w21, [x19]
  402144:	mov	x0, x20
  402148:	bl	4013c0 <fclose@plt>
  40214c:	str	w21, [x19]
  402150:	cmp	w21, #0x20
  402154:	csetm	w0, ne  // ne = any
  402158:	ldp	x20, x19, [sp, #32]
  40215c:	ldr	x21, [sp, #16]
  402160:	ldp	x29, x30, [sp], #48
  402164:	ret
  402168:	mov	x0, x20
  40216c:	bl	4013c0 <fclose@plt>
  402170:	cbz	w0, 402158 <ferror@plt+0xb28>
  402174:	ldr	w21, [x19]
  402178:	b	402150 <ferror@plt+0xb20>
  40217c:	mov	x0, x20
  402180:	bl	4013c0 <fclose@plt>
  402184:	cbz	w0, 402158 <ferror@plt+0xb28>
  402188:	ldr	w21, [x19]
  40218c:	cmp	w21, #0x9
  402190:	b.eq	4020d8 <ferror@plt+0xaa8>  // b.none
  402194:	b	402150 <ferror@plt+0xb20>
  402198:	mov	w1, #0x1                   	// #1
  40219c:	b	4020a4 <ferror@plt+0xa74>
  4021a0:	stp	x29, x30, [sp, #-32]!
  4021a4:	stp	x20, x19, [sp, #16]
  4021a8:	mov	x29, sp
  4021ac:	cbz	x0, 40222c <ferror@plt+0xbfc>
  4021b0:	mov	w1, #0x2f                  	// #47
  4021b4:	mov	x19, x0
  4021b8:	bl	401490 <strrchr@plt>
  4021bc:	cmp	x0, #0x0
  4021c0:	csinc	x20, x19, x0, eq  // eq = none
  4021c4:	sub	x8, x20, x19
  4021c8:	cmp	x8, #0x7
  4021cc:	b.lt	402210 <ferror@plt+0xbe0>  // b.tstop
  4021d0:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4021d4:	sub	x0, x20, #0x7
  4021d8:	add	x1, x1, #0xb6b
  4021dc:	mov	w2, #0x7                   	// #7
  4021e0:	bl	401410 <strncmp@plt>
  4021e4:	cbnz	w0, 402210 <ferror@plt+0xbe0>
  4021e8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4021ec:	add	x1, x1, #0xb73
  4021f0:	mov	w2, #0x3                   	// #3
  4021f4:	mov	x0, x20
  4021f8:	bl	401410 <strncmp@plt>
  4021fc:	mov	x19, x20
  402200:	cbnz	w0, 402210 <ferror@plt+0xbe0>
  402204:	add	x19, x20, #0x3
  402208:	adrp	x8, 415000 <ferror@plt+0x139d0>
  40220c:	str	x19, [x8, #488]
  402210:	adrp	x8, 415000 <ferror@plt+0x139d0>
  402214:	adrp	x9, 415000 <ferror@plt+0x139d0>
  402218:	str	x19, [x8, #504]
  40221c:	str	x19, [x9, #448]
  402220:	ldp	x20, x19, [sp, #16]
  402224:	ldp	x29, x30, [sp], #32
  402228:	ret
  40222c:	adrp	x8, 415000 <ferror@plt+0x139d0>
  402230:	ldr	x3, [x8, #456]
  402234:	adrp	x0, 404000 <ferror@plt+0x29d0>
  402238:	add	x0, x0, #0xb33
  40223c:	mov	w1, #0x37                  	// #55
  402240:	mov	w2, #0x1                   	// #1
  402244:	bl	401560 <fwrite@plt>
  402248:	bl	4014b0 <abort@plt>
  40224c:	stp	x29, x30, [sp, #-48]!
  402250:	stp	x20, x19, [sp, #32]
  402254:	mov	x19, x0
  402258:	mov	w2, #0x5                   	// #5
  40225c:	mov	x0, xzr
  402260:	mov	x1, x19
  402264:	str	x21, [sp, #16]
  402268:	mov	x29, sp
  40226c:	bl	4015b0 <dcgettext@plt>
  402270:	cmp	x0, x19
  402274:	b.eq	4022cc <ferror@plt+0xc9c>  // b.none
  402278:	mov	x1, x19
  40227c:	mov	x20, x0
  402280:	bl	4022e0 <ferror@plt+0xcb0>
  402284:	tbz	w0, #0, 402290 <ferror@plt+0xc60>
  402288:	mov	x19, x20
  40228c:	b	4022cc <ferror@plt+0xc9c>
  402290:	mov	x0, x20
  402294:	bl	401320 <strlen@plt>
  402298:	mov	x21, x0
  40229c:	mov	x0, x19
  4022a0:	bl	401320 <strlen@plt>
  4022a4:	add	x8, x21, x0
  4022a8:	add	x0, x8, #0x4
  4022ac:	bl	4029d4 <ferror@plt+0x13a4>
  4022b0:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4022b4:	add	x1, x1, #0xb77
  4022b8:	mov	x2, x20
  4022bc:	mov	x3, x19
  4022c0:	mov	x21, x0
  4022c4:	bl	401380 <sprintf@plt>
  4022c8:	mov	x19, x21
  4022cc:	mov	x0, x19
  4022d0:	ldp	x20, x19, [sp, #32]
  4022d4:	ldr	x21, [sp, #16]
  4022d8:	ldp	x29, x30, [sp], #48
  4022dc:	ret
  4022e0:	sub	sp, sp, #0xb0
  4022e4:	mov	x8, x1
  4022e8:	stp	x22, x21, [sp, #144]
  4022ec:	mov	x21, x0
  4022f0:	mov	w1, #0x2                   	// #2
  4022f4:	mov	x0, x8
  4022f8:	stp	x29, x30, [sp, #128]
  4022fc:	stp	x20, x19, [sp, #160]
  402300:	add	x29, sp, #0x80
  402304:	bl	402744 <ferror@plt+0x1114>
  402308:	ldrb	w8, [x21]
  40230c:	mov	x19, x0
  402310:	cbnz	w8, 402348 <ferror@plt+0xd18>
  402314:	mov	w20, wzr
  402318:	mov	x0, x19
  40231c:	bl	401530 <free@plt>
  402320:	mov	w0, w20
  402324:	ldp	x20, x19, [sp, #160]
  402328:	ldp	x22, x21, [sp, #144]
  40232c:	ldp	x29, x30, [sp, #128]
  402330:	add	sp, sp, #0xb0
  402334:	ret
  402338:	ldr	x8, [sp, #88]
  40233c:	add	x21, x20, x8
  402340:	ldrb	w8, [x21]
  402344:	cbz	w8, 402314 <ferror@plt+0xce4>
  402348:	mov	x0, x21
  40234c:	mov	x1, x19
  402350:	bl	402ea0 <ferror@plt+0x1870>
  402354:	mov	x20, x0
  402358:	cbz	x0, 402318 <ferror@plt+0xce8>
  40235c:	bl	401540 <__ctype_get_mb_cur_max@plt>
  402360:	cmp	x0, #0x2
  402364:	b.cc	4023b8 <ferror@plt+0xd88>  // b.lo, b.ul, b.last
  402368:	cmp	x21, x20
  40236c:	str	x21, [sp, #80]
  402370:	strb	wzr, [sp, #64]
  402374:	stur	xzr, [sp, #68]
  402378:	strb	wzr, [sp, #76]
  40237c:	b.cc	40239c <ferror@plt+0xd6c>  // b.lo, b.ul, b.last
  402380:	b	402424 <ferror@plt+0xdf4>
  402384:	ldp	x10, x9, [sp, #80]
  402388:	strb	wzr, [sp, #76]
  40238c:	add	x9, x10, x9
  402390:	cmp	x9, x20
  402394:	str	x9, [sp, #80]
  402398:	b.cs	402410 <ferror@plt+0xde0>  // b.hs, b.nlast
  40239c:	add	x0, sp, #0x40
  4023a0:	bl	403790 <ferror@plt+0x2160>
  4023a4:	ldrb	w8, [sp, #96]
  4023a8:	ldr	w0, [sp, #100]
  4023ac:	cbz	w8, 402384 <ferror@plt+0xd54>
  4023b0:	cbnz	w0, 402384 <ferror@plt+0xd54>
  4023b4:	b	402524 <ferror@plt+0xef4>
  4023b8:	cmp	x21, x20
  4023bc:	b.cs	4023dc <ferror@plt+0xdac>  // b.hs, b.nlast
  4023c0:	bl	401520 <__ctype_b_loc@plt>
  4023c4:	ldr	x8, [x0]
  4023c8:	ldurb	w9, [x20, #-1]
  4023cc:	ldrh	w8, [x8, x9, lsl #1]
  4023d0:	tst	w8, #0x8
  4023d4:	cset	w21, eq  // eq = none
  4023d8:	b	4023e0 <ferror@plt+0xdb0>
  4023dc:	mov	w21, #0x1                   	// #1
  4023e0:	mov	x0, x19
  4023e4:	bl	401320 <strlen@plt>
  4023e8:	ldrb	w22, [x20, x0]
  4023ec:	cbz	x22, 4024f8 <ferror@plt+0xec8>
  4023f0:	bl	401520 <__ctype_b_loc@plt>
  4023f4:	ldr	x8, [x0]
  4023f8:	ldrh	w8, [x8, x22, lsl #1]
  4023fc:	tst	w8, #0x8
  402400:	cset	w8, eq  // eq = none
  402404:	and	w8, w21, w8
  402408:	tbz	w8, #0, 402504 <ferror@plt+0xed4>
  40240c:	b	40251c <ferror@plt+0xeec>
  402410:	cbz	w8, 402424 <ferror@plt+0xdf4>
  402414:	bl	4015a0 <iswalnum@plt>
  402418:	cmp	w0, #0x0
  40241c:	cset	w21, eq  // eq = none
  402420:	b	402428 <ferror@plt+0xdf8>
  402424:	mov	w21, #0x1                   	// #1
  402428:	str	x20, [sp, #80]
  40242c:	strb	wzr, [sp, #64]
  402430:	stur	xzr, [sp, #68]
  402434:	strb	wzr, [sp, #76]
  402438:	str	x19, [sp, #16]
  40243c:	strb	wzr, [sp]
  402440:	stur	xzr, [sp, #4]
  402444:	b	402464 <ferror@plt+0xe34>
  402448:	ldp	x9, x8, [sp, #80]
  40244c:	ldp	x11, x10, [sp, #16]
  402450:	strb	wzr, [sp, #76]
  402454:	add	x8, x9, x8
  402458:	add	x9, x11, x10
  40245c:	str	x8, [sp, #80]
  402460:	str	x9, [sp, #16]
  402464:	mov	x0, sp
  402468:	strb	wzr, [sp, #12]
  40246c:	bl	403790 <ferror@plt+0x2160>
  402470:	ldrb	w8, [sp, #32]
  402474:	cbz	w8, 402480 <ferror@plt+0xe50>
  402478:	ldr	w8, [sp, #36]
  40247c:	cbz	w8, 40249c <ferror@plt+0xe6c>
  402480:	add	x0, sp, #0x40
  402484:	bl	403790 <ferror@plt+0x2160>
  402488:	ldrb	w8, [sp, #96]
  40248c:	cbz	w8, 402448 <ferror@plt+0xe18>
  402490:	ldr	w8, [sp, #100]
  402494:	cbnz	w8, 402448 <ferror@plt+0xe18>
  402498:	b	402524 <ferror@plt+0xef4>
  40249c:	add	x0, sp, #0x40
  4024a0:	bl	403790 <ferror@plt+0x2160>
  4024a4:	ldrb	w9, [sp, #96]
  4024a8:	mov	w8, #0x1                   	// #1
  4024ac:	cbz	w9, 4024c4 <ferror@plt+0xe94>
  4024b0:	ldr	w0, [sp, #100]
  4024b4:	cbz	w0, 4024c4 <ferror@plt+0xe94>
  4024b8:	bl	4015a0 <iswalnum@plt>
  4024bc:	cmp	w0, #0x0
  4024c0:	cset	w8, eq  // eq = none
  4024c4:	and	w8, w21, w8
  4024c8:	tbnz	w8, #0, 40251c <ferror@plt+0xeec>
  4024cc:	add	x0, sp, #0x40
  4024d0:	str	x20, [sp, #80]
  4024d4:	strb	wzr, [sp, #64]
  4024d8:	stur	xzr, [sp, #68]
  4024dc:	strb	wzr, [sp, #76]
  4024e0:	bl	403790 <ferror@plt+0x2160>
  4024e4:	ldrb	w8, [sp, #96]
  4024e8:	cbz	w8, 402338 <ferror@plt+0xd08>
  4024ec:	ldr	w8, [sp, #100]
  4024f0:	cbnz	w8, 402338 <ferror@plt+0xd08>
  4024f4:	b	402314 <ferror@plt+0xce4>
  4024f8:	mov	w8, #0x1                   	// #1
  4024fc:	and	w8, w21, w8
  402500:	tbnz	w8, #0, 40251c <ferror@plt+0xeec>
  402504:	ldrb	w8, [x20], #1
  402508:	cbz	w8, 402314 <ferror@plt+0xce4>
  40250c:	mov	x21, x20
  402510:	ldrb	w8, [x21]
  402514:	cbnz	w8, 402348 <ferror@plt+0xd18>
  402518:	b	402314 <ferror@plt+0xce4>
  40251c:	mov	w20, #0x1                   	// #1
  402520:	b	402318 <ferror@plt+0xce8>
  402524:	bl	4014b0 <abort@plt>
  402528:	stp	x29, x30, [sp, #-80]!
  40252c:	stp	x22, x21, [sp, #48]
  402530:	mov	x22, x0
  402534:	stp	x20, x19, [sp, #64]
  402538:	mov	x20, x1
  40253c:	mov	w2, #0x5                   	// #5
  402540:	mov	x0, xzr
  402544:	mov	x1, x22
  402548:	stp	x26, x25, [sp, #16]
  40254c:	stp	x24, x23, [sp, #32]
  402550:	mov	x29, sp
  402554:	bl	4015b0 <dcgettext@plt>
  402558:	mov	x19, x0
  40255c:	bl	402c34 <ferror@plt+0x1604>
  402560:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402564:	add	x1, x1, #0xb7f
  402568:	mov	x21, x0
  40256c:	bl	402bcc <ferror@plt+0x159c>
  402570:	cbz	w0, 402618 <ferror@plt+0xfe8>
  402574:	adrp	x24, 404000 <ferror@plt+0x29d0>
  402578:	add	x24, x24, #0xb7f
  40257c:	mov	x0, x20
  402580:	mov	x1, x24
  402584:	mov	x2, x21
  402588:	bl	402b90 <ferror@plt+0x1560>
  40258c:	mov	x23, x0
  402590:	mov	x0, x21
  402594:	bl	401320 <strlen@plt>
  402598:	mov	x25, x0
  40259c:	add	x0, x0, #0xb
  4025a0:	bl	4029d4 <ferror@plt+0x13a4>
  4025a4:	mov	x1, x21
  4025a8:	mov	x2, x25
  4025ac:	mov	x26, x0
  4025b0:	bl	401300 <memcpy@plt>
  4025b4:	adrp	x8, 404000 <ferror@plt+0x29d0>
  4025b8:	add	x8, x8, #0xb85
  4025bc:	ldr	x8, [x8]
  4025c0:	mov	w10, #0x494c                	// #18764
  4025c4:	add	x9, x26, x25
  4025c8:	movk	w10, #0x54, lsl #16
  4025cc:	mov	x0, x20
  4025d0:	mov	x1, x24
  4025d4:	mov	x2, x26
  4025d8:	stur	w10, [x9, #7]
  4025dc:	str	x8, [x9]
  4025e0:	bl	402b90 <ferror@plt+0x1560>
  4025e4:	mov	x20, x0
  4025e8:	mov	x0, x26
  4025ec:	bl	401530 <free@plt>
  4025f0:	cbz	x20, 402610 <ferror@plt+0xfe0>
  4025f4:	mov	w1, #0x3f                  	// #63
  4025f8:	mov	x0, x20
  4025fc:	bl	401550 <strchr@plt>
  402600:	cbz	x0, 402628 <ferror@plt+0xff8>
  402604:	mov	x0, x20
  402608:	bl	401530 <free@plt>
  40260c:	mov	x20, xzr
  402610:	mov	x21, xzr
  402614:	b	40262c <ferror@plt+0xffc>
  402618:	mov	x21, xzr
  40261c:	mov	x24, xzr
  402620:	mov	x23, x20
  402624:	b	402630 <ferror@plt+0x1000>
  402628:	mov	x21, x20
  40262c:	mov	x24, x23
  402630:	cmp	x20, #0x0
  402634:	csel	x8, x22, x20, eq  // eq = none
  402638:	cmp	x23, #0x0
  40263c:	mov	x0, x19
  402640:	mov	x1, x22
  402644:	csel	x25, x23, x8, ne  // ne = any
  402648:	bl	4014f0 <strcmp@plt>
  40264c:	cbz	w0, 4026a4 <ferror@plt+0x1074>
  402650:	mov	x0, x19
  402654:	mov	x1, x22
  402658:	bl	4022e0 <ferror@plt+0xcb0>
  40265c:	tbnz	w0, #0, 402688 <ferror@plt+0x1058>
  402660:	cbz	x23, 402674 <ferror@plt+0x1044>
  402664:	mov	x0, x19
  402668:	mov	x1, x23
  40266c:	bl	4022e0 <ferror@plt+0xcb0>
  402670:	tbnz	w0, #0, 402688 <ferror@plt+0x1058>
  402674:	cbz	x20, 4026d4 <ferror@plt+0x10a4>
  402678:	mov	x0, x19
  40267c:	mov	x1, x20
  402680:	bl	4022e0 <ferror@plt+0xcb0>
  402684:	tbz	w0, #0, 4026d4 <ferror@plt+0x10a4>
  402688:	cbz	x24, 402694 <ferror@plt+0x1064>
  40268c:	mov	x0, x24
  402690:	bl	401530 <free@plt>
  402694:	cbz	x21, 402728 <ferror@plt+0x10f8>
  402698:	mov	x0, x21
  40269c:	bl	401530 <free@plt>
  4026a0:	b	402728 <ferror@plt+0x10f8>
  4026a4:	cbz	x24, 4026b8 <ferror@plt+0x1088>
  4026a8:	cmp	x24, x25
  4026ac:	b.eq	4026b8 <ferror@plt+0x1088>  // b.none
  4026b0:	mov	x0, x24
  4026b4:	bl	401530 <free@plt>
  4026b8:	cbz	x21, 4026cc <ferror@plt+0x109c>
  4026bc:	cmp	x21, x25
  4026c0:	b.eq	4026cc <ferror@plt+0x109c>  // b.none
  4026c4:	mov	x0, x21
  4026c8:	bl	401530 <free@plt>
  4026cc:	mov	x19, x25
  4026d0:	b	402728 <ferror@plt+0x10f8>
  4026d4:	mov	x0, x19
  4026d8:	bl	401320 <strlen@plt>
  4026dc:	mov	x20, x0
  4026e0:	mov	x0, x25
  4026e4:	bl	401320 <strlen@plt>
  4026e8:	add	x8, x20, x0
  4026ec:	add	x0, x8, #0x4
  4026f0:	bl	4029d4 <ferror@plt+0x13a4>
  4026f4:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4026f8:	add	x1, x1, #0xb77
  4026fc:	mov	x2, x19
  402700:	mov	x3, x25
  402704:	mov	x20, x0
  402708:	bl	401380 <sprintf@plt>
  40270c:	cbz	x24, 402718 <ferror@plt+0x10e8>
  402710:	mov	x0, x24
  402714:	bl	401530 <free@plt>
  402718:	cbz	x21, 402724 <ferror@plt+0x10f4>
  40271c:	mov	x0, x21
  402720:	bl	401530 <free@plt>
  402724:	mov	x19, x20
  402728:	mov	x0, x19
  40272c:	ldp	x20, x19, [sp, #64]
  402730:	ldp	x22, x21, [sp, #48]
  402734:	ldp	x24, x23, [sp, #32]
  402738:	ldp	x26, x25, [sp, #16]
  40273c:	ldp	x29, x30, [sp], #80
  402740:	ret
  402744:	sub	sp, sp, #0x80
  402748:	stp	x29, x30, [sp, #80]
  40274c:	stp	x22, x21, [sp, #96]
  402750:	stp	x20, x19, [sp, #112]
  402754:	add	x29, sp, #0x50
  402758:	mov	w20, w1
  40275c:	bl	401480 <strdup@plt>
  402760:	cbz	x0, 402990 <ferror@plt+0x1360>
  402764:	mov	x19, x0
  402768:	bl	401540 <__ctype_get_mb_cur_max@plt>
  40276c:	cmp	x0, #0x2
  402770:	b.cc	4028e0 <ferror@plt+0x12b0>  // b.lo, b.ul, b.last
  402774:	cbz	w20, 402800 <ferror@plt+0x11d0>
  402778:	mov	x0, x19
  40277c:	str	x19, [sp, #32]
  402780:	bl	401320 <strlen@plt>
  402784:	add	x8, x19, x0
  402788:	cmp	x0, #0x1
  40278c:	mov	x21, x19
  402790:	strb	wzr, [sp, #16]
  402794:	stur	xzr, [sp, #20]
  402798:	str	x8, [sp, #8]
  40279c:	strb	wzr, [sp, #28]
  4027a0:	b.lt	4027e0 <ferror@plt+0x11b0>  // b.tstop
  4027a4:	add	x0, sp, #0x8
  4027a8:	bl	402c70 <ferror@plt+0x1640>
  4027ac:	ldrb	w8, [sp, #48]
  4027b0:	cbz	w8, 4027dc <ferror@plt+0x11ac>
  4027b4:	ldr	w0, [sp, #52]
  4027b8:	bl	4013d0 <iswspace@plt>
  4027bc:	cbz	w0, 4027dc <ferror@plt+0x11ac>
  4027c0:	ldp	x9, x8, [sp, #32]
  4027c4:	ldr	x10, [sp, #8]
  4027c8:	strb	wzr, [sp, #28]
  4027cc:	add	x8, x9, x8
  4027d0:	cmp	x8, x10
  4027d4:	str	x8, [sp, #32]
  4027d8:	b.cc	4027a4 <ferror@plt+0x1174>  // b.lo, b.ul, b.last
  4027dc:	ldr	x21, [sp, #32]
  4027e0:	mov	x0, x21
  4027e4:	bl	401320 <strlen@plt>
  4027e8:	add	x2, x0, #0x1
  4027ec:	mov	x0, x19
  4027f0:	mov	x1, x21
  4027f4:	bl	401310 <memmove@plt>
  4027f8:	cmp	w20, #0x1
  4027fc:	b.eq	402978 <ferror@plt+0x1348>  // b.none
  402800:	mov	x0, x19
  402804:	str	x19, [sp, #32]
  402808:	bl	401320 <strlen@plt>
  40280c:	add	x8, x19, x0
  402810:	cmp	x0, #0x1
  402814:	strb	wzr, [sp, #16]
  402818:	stur	xzr, [sp, #20]
  40281c:	str	x8, [sp, #8]
  402820:	strb	wzr, [sp, #28]
  402824:	b.lt	402978 <ferror@plt+0x1348>  // b.tstop
  402828:	mov	w21, wzr
  40282c:	b	402850 <ferror@plt+0x1220>
  402830:	mov	w21, #0x1                   	// #1
  402834:	ldp	x9, x8, [sp, #32]
  402838:	ldr	x10, [sp, #8]
  40283c:	strb	wzr, [sp, #28]
  402840:	add	x8, x9, x8
  402844:	cmp	x8, x10
  402848:	str	x8, [sp, #32]
  40284c:	b.cs	40296c <ferror@plt+0x133c>  // b.hs, b.nlast
  402850:	add	x0, sp, #0x8
  402854:	bl	402c70 <ferror@plt+0x1640>
  402858:	cmp	w21, #0x1
  40285c:	b.eq	402880 <ferror@plt+0x1250>  // b.none
  402860:	cbnz	w21, 4028b0 <ferror@plt+0x1280>
  402864:	ldrb	w8, [sp, #48]
  402868:	cbz	w8, 402830 <ferror@plt+0x1200>
  40286c:	ldr	w0, [sp, #52]
  402870:	bl	4013d0 <iswspace@plt>
  402874:	cbz	w0, 4028cc <ferror@plt+0x129c>
  402878:	mov	w21, wzr
  40287c:	b	402834 <ferror@plt+0x1204>
  402880:	ldrb	w8, [sp, #48]
  402884:	cbz	w8, 402830 <ferror@plt+0x1200>
  402888:	ldr	w0, [sp, #52]
  40288c:	bl	4013d0 <iswspace@plt>
  402890:	cbz	w0, 402830 <ferror@plt+0x1200>
  402894:	ldrb	w8, [sp, #48]
  402898:	cbz	w8, 402830 <ferror@plt+0x1200>
  40289c:	ldr	w0, [sp, #52]
  4028a0:	bl	4013d0 <iswspace@plt>
  4028a4:	cbz	w0, 402830 <ferror@plt+0x1200>
  4028a8:	ldr	x20, [sp, #32]
  4028ac:	b	4028c4 <ferror@plt+0x1294>
  4028b0:	ldrb	w8, [sp, #48]
  4028b4:	cbz	w8, 402830 <ferror@plt+0x1200>
  4028b8:	ldr	w0, [sp, #52]
  4028bc:	bl	4013d0 <iswspace@plt>
  4028c0:	cbz	w0, 402830 <ferror@plt+0x1200>
  4028c4:	mov	w21, #0x2                   	// #2
  4028c8:	b	402834 <ferror@plt+0x1204>
  4028cc:	ldrb	w8, [sp, #48]
  4028d0:	cbz	w8, 402830 <ferror@plt+0x1200>
  4028d4:	ldr	w0, [sp, #52]
  4028d8:	bl	4013d0 <iswspace@plt>
  4028dc:	b	402830 <ferror@plt+0x1200>
  4028e0:	cbz	w20, 402930 <ferror@plt+0x1300>
  4028e4:	ldrb	w22, [x19]
  4028e8:	mov	x21, x19
  4028ec:	cbz	w22, 402910 <ferror@plt+0x12e0>
  4028f0:	bl	401520 <__ctype_b_loc@plt>
  4028f4:	ldr	x8, [x0]
  4028f8:	mov	x21, x19
  4028fc:	and	x9, x22, #0xff
  402900:	ldrh	w9, [x8, x9, lsl #1]
  402904:	tbz	w9, #13, 402910 <ferror@plt+0x12e0>
  402908:	ldrb	w22, [x21, #1]!
  40290c:	cbnz	w22, 4028fc <ferror@plt+0x12cc>
  402910:	mov	x0, x21
  402914:	bl	401320 <strlen@plt>
  402918:	add	x2, x0, #0x1
  40291c:	mov	x0, x19
  402920:	mov	x1, x21
  402924:	bl	401310 <memmove@plt>
  402928:	cmp	w20, #0x1
  40292c:	b.eq	402978 <ferror@plt+0x1348>  // b.none
  402930:	mov	x0, x19
  402934:	bl	401320 <strlen@plt>
  402938:	add	x8, x19, x0
  40293c:	sub	x20, x8, #0x1
  402940:	cmp	x20, x19
  402944:	b.cc	402978 <ferror@plt+0x1348>  // b.lo, b.ul, b.last
  402948:	bl	401520 <__ctype_b_loc@plt>
  40294c:	ldr	x8, [x0]
  402950:	ldrb	w9, [x20]
  402954:	ldrh	w8, [x8, x9, lsl #1]
  402958:	tbz	w8, #13, 402978 <ferror@plt+0x1348>
  40295c:	strb	wzr, [x20], #-1
  402960:	cmp	x20, x19
  402964:	b.cs	40294c <ferror@plt+0x131c>  // b.hs, b.nlast
  402968:	b	402978 <ferror@plt+0x1348>
  40296c:	cmp	w21, #0x2
  402970:	b.ne	402978 <ferror@plt+0x1348>  // b.any
  402974:	strb	wzr, [x20]
  402978:	mov	x0, x19
  40297c:	ldp	x20, x19, [sp, #112]
  402980:	ldp	x22, x21, [sp, #96]
  402984:	ldp	x29, x30, [sp, #80]
  402988:	add	sp, sp, #0x80
  40298c:	ret
  402990:	bl	402994 <ferror@plt+0x1364>
  402994:	stp	x29, x30, [sp, #-32]!
  402998:	adrp	x8, 415000 <ferror@plt+0x139d0>
  40299c:	str	x19, [sp, #16]
  4029a0:	ldr	w19, [x8, #440]
  4029a4:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4029a8:	add	x1, x1, #0xb90
  4029ac:	mov	w2, #0x5                   	// #5
  4029b0:	mov	x0, xzr
  4029b4:	mov	x29, sp
  4029b8:	bl	4015b0 <dcgettext@plt>
  4029bc:	mov	x2, x0
  4029c0:	mov	w0, w19
  4029c4:	mov	w1, wzr
  4029c8:	bl	401350 <error@plt>
  4029cc:	mov	w0, #0x1                   	// #1
  4029d0:	bl	401340 <exit@plt>
  4029d4:	stp	x29, x30, [sp, #-32]!
  4029d8:	str	x19, [sp, #16]
  4029dc:	mov	x29, sp
  4029e0:	mov	x19, x0
  4029e4:	bl	4013f0 <malloc@plt>
  4029e8:	cbnz	x0, 4029fc <ferror@plt+0x13cc>
  4029ec:	cbnz	x19, 402a08 <ferror@plt+0x13d8>
  4029f0:	mov	w0, #0x1                   	// #1
  4029f4:	bl	4013f0 <malloc@plt>
  4029f8:	cbz	x0, 402a08 <ferror@plt+0x13d8>
  4029fc:	ldr	x19, [sp, #16]
  402a00:	ldp	x29, x30, [sp], #32
  402a04:	ret
  402a08:	bl	402994 <ferror@plt+0x1364>
  402a0c:	stp	x29, x30, [sp, #-32]!
  402a10:	umulh	x8, x1, x0
  402a14:	str	x19, [sp, #16]
  402a18:	mov	x29, sp
  402a1c:	cbnz	x8, 402a4c <ferror@plt+0x141c>
  402a20:	mul	x19, x1, x0
  402a24:	mov	x0, x19
  402a28:	bl	4013f0 <malloc@plt>
  402a2c:	cbnz	x0, 402a40 <ferror@plt+0x1410>
  402a30:	cbnz	x19, 402a4c <ferror@plt+0x141c>
  402a34:	mov	w0, #0x1                   	// #1
  402a38:	bl	4013f0 <malloc@plt>
  402a3c:	cbz	x0, 402a4c <ferror@plt+0x141c>
  402a40:	ldr	x19, [sp, #16]
  402a44:	ldp	x29, x30, [sp], #32
  402a48:	ret
  402a4c:	bl	402994 <ferror@plt+0x1364>
  402a50:	stp	x29, x30, [sp, #-32]!
  402a54:	str	x19, [sp, #16]
  402a58:	mov	x29, sp
  402a5c:	mov	x19, x0
  402a60:	bl	4013f0 <malloc@plt>
  402a64:	cbnz	x0, 402a78 <ferror@plt+0x1448>
  402a68:	cbnz	x19, 402a8c <ferror@plt+0x145c>
  402a6c:	mov	w0, #0x1                   	// #1
  402a70:	bl	4013f0 <malloc@plt>
  402a74:	cbz	x0, 402a8c <ferror@plt+0x145c>
  402a78:	mov	x2, x19
  402a7c:	ldr	x19, [sp, #16]
  402a80:	mov	w1, wzr
  402a84:	ldp	x29, x30, [sp], #32
  402a88:	b	401440 <memset@plt>
  402a8c:	bl	402994 <ferror@plt+0x1364>
  402a90:	stp	x29, x30, [sp, #-32]!
  402a94:	str	x19, [sp, #16]
  402a98:	mov	x29, sp
  402a9c:	mov	x19, x0
  402aa0:	bl	401450 <calloc@plt>
  402aa4:	cbnz	x0, 402ab8 <ferror@plt+0x1488>
  402aa8:	cbnz	x19, 402ac4 <ferror@plt+0x1494>
  402aac:	mov	w0, #0x1                   	// #1
  402ab0:	bl	4013f0 <malloc@plt>
  402ab4:	cbz	x0, 402ac4 <ferror@plt+0x1494>
  402ab8:	ldr	x19, [sp, #16]
  402abc:	ldp	x29, x30, [sp], #32
  402ac0:	ret
  402ac4:	bl	402994 <ferror@plt+0x1364>
  402ac8:	stp	x29, x30, [sp, #-32]!
  402acc:	str	x19, [sp, #16]
  402ad0:	mov	x19, x1
  402ad4:	mov	x29, sp
  402ad8:	cbz	x0, 402aec <ferror@plt+0x14bc>
  402adc:	mov	x1, x19
  402ae0:	bl	401470 <realloc@plt>
  402ae4:	cbnz	x0, 402b08 <ferror@plt+0x14d8>
  402ae8:	b	402af8 <ferror@plt+0x14c8>
  402aec:	mov	x0, x19
  402af0:	bl	4013f0 <malloc@plt>
  402af4:	cbnz	x0, 402b08 <ferror@plt+0x14d8>
  402af8:	cbnz	x19, 402b14 <ferror@plt+0x14e4>
  402afc:	mov	w0, #0x1                   	// #1
  402b00:	bl	4013f0 <malloc@plt>
  402b04:	cbz	x0, 402b14 <ferror@plt+0x14e4>
  402b08:	ldr	x19, [sp, #16]
  402b0c:	ldp	x29, x30, [sp], #32
  402b10:	ret
  402b14:	bl	402994 <ferror@plt+0x1364>
  402b18:	stp	x29, x30, [sp, #-32]!
  402b1c:	str	x19, [sp, #16]
  402b20:	mov	x29, sp
  402b24:	bl	4039b8 <ferror@plt+0x2388>
  402b28:	mov	w19, w0
  402b2c:	tbz	w0, #31, 402b40 <ferror@plt+0x1510>
  402b30:	bl	4015e0 <__errno_location@plt>
  402b34:	ldr	w8, [x0]
  402b38:	cmp	w8, #0xc
  402b3c:	b.eq	402b50 <ferror@plt+0x1520>  // b.none
  402b40:	mov	w0, w19
  402b44:	ldr	x19, [sp, #16]
  402b48:	ldp	x29, x30, [sp], #32
  402b4c:	ret
  402b50:	bl	402994 <ferror@plt+0x1364>
  402b54:	stp	x29, x30, [sp, #-32]!
  402b58:	str	x19, [sp, #16]
  402b5c:	mov	x29, sp
  402b60:	bl	403bdc <ferror@plt+0x25ac>
  402b64:	mov	x19, x0
  402b68:	cbnz	x0, 402b7c <ferror@plt+0x154c>
  402b6c:	bl	4015e0 <__errno_location@plt>
  402b70:	ldr	w8, [x0]
  402b74:	cmp	w8, #0xc
  402b78:	b.eq	402b8c <ferror@plt+0x155c>  // b.none
  402b7c:	mov	x0, x19
  402b80:	ldr	x19, [sp, #16]
  402b84:	ldp	x29, x30, [sp], #32
  402b88:	ret
  402b8c:	bl	402994 <ferror@plt+0x1364>
  402b90:	stp	x29, x30, [sp, #-32]!
  402b94:	str	x19, [sp, #16]
  402b98:	mov	x29, sp
  402b9c:	bl	403e28 <ferror@plt+0x27f8>
  402ba0:	mov	x19, x0
  402ba4:	cbnz	x0, 402bb8 <ferror@plt+0x1588>
  402ba8:	bl	4015e0 <__errno_location@plt>
  402bac:	ldr	w8, [x0]
  402bb0:	cmp	w8, #0xc
  402bb4:	b.eq	402bc8 <ferror@plt+0x1598>  // b.none
  402bb8:	mov	x0, x19
  402bbc:	ldr	x19, [sp, #16]
  402bc0:	ldp	x29, x30, [sp], #32
  402bc4:	ret
  402bc8:	bl	402994 <ferror@plt+0x1364>
  402bcc:	cmp	x0, x1
  402bd0:	b.eq	402c20 <ferror@plt+0x15f0>  // b.none
  402bd4:	ldrb	w8, [x0]
  402bd8:	ldrb	w9, [x1]
  402bdc:	sub	w10, w8, #0x41
  402be0:	add	w11, w8, #0x20
  402be4:	sub	w12, w9, #0x41
  402be8:	cmp	w10, #0x1a
  402bec:	add	w13, w9, #0x20
  402bf0:	csel	w8, w11, w8, cc  // cc = lo, ul, last
  402bf4:	cmp	w12, #0x1a
  402bf8:	csel	w9, w13, w9, cc  // cc = lo, ul, last
  402bfc:	ands	w8, w8, #0xff
  402c00:	b.eq	402c28 <ferror@plt+0x15f8>  // b.none
  402c04:	and	w9, w9, #0xff
  402c08:	add	x0, x0, #0x1
  402c0c:	cmp	w8, w9
  402c10:	add	x1, x1, #0x1
  402c14:	b.eq	402bd4 <ferror@plt+0x15a4>  // b.none
  402c18:	sub	w0, w8, w9
  402c1c:	ret
  402c20:	mov	w0, wzr
  402c24:	ret
  402c28:	and	w9, w9, #0xff
  402c2c:	sub	w0, w8, w9
  402c30:	ret
  402c34:	stp	x29, x30, [sp, #-16]!
  402c38:	mov	w0, #0xe                   	// #14
  402c3c:	mov	x29, sp
  402c40:	bl	4013e0 <nl_langinfo@plt>
  402c44:	adrp	x8, 404000 <ferror@plt+0x29d0>
  402c48:	add	x8, x8, #0x794
  402c4c:	cmp	x0, #0x0
  402c50:	csel	x8, x8, x0, eq  // eq = none
  402c54:	ldrb	w9, [x8]
  402c58:	adrp	x10, 404000 <ferror@plt+0x29d0>
  402c5c:	add	x10, x10, #0xba1
  402c60:	cmp	w9, #0x0
  402c64:	csel	x0, x10, x8, eq  // eq = none
  402c68:	ldp	x29, x30, [sp], #16
  402c6c:	ret
  402c70:	stp	x29, x30, [sp, #-48]!
  402c74:	stp	x22, x21, [sp, #16]
  402c78:	stp	x20, x19, [sp, #32]
  402c7c:	ldrb	w8, [x0, #20]
  402c80:	mov	x29, sp
  402c84:	cbnz	w8, 402d64 <ferror@plt+0x1734>
  402c88:	ldrb	w8, [x0, #8]
  402c8c:	ldr	x21, [x0, #24]
  402c90:	mov	x19, x0
  402c94:	cbz	w8, 402cd8 <ferror@plt+0x16a8>
  402c98:	ldr	x8, [x19]
  402c9c:	add	x22, x19, #0x2c
  402ca0:	add	x20, x19, #0xc
  402ca4:	mov	x0, x22
  402ca8:	sub	x2, x8, x21
  402cac:	mov	x1, x21
  402cb0:	mov	x3, x20
  402cb4:	bl	403f40 <ferror@plt+0x2910>
  402cb8:	cmn	x0, #0x2
  402cbc:	str	x0, [x19, #32]
  402cc0:	b.eq	402d48 <ferror@plt+0x1718>  // b.none
  402cc4:	cbz	x0, 402d10 <ferror@plt+0x16e0>
  402cc8:	cmn	x0, #0x1
  402ccc:	b.ne	402d2c <ferror@plt+0x16fc>  // b.any
  402cd0:	mov	w8, #0x1                   	// #1
  402cd4:	b	402d54 <ferror@plt+0x1724>
  402cd8:	ldrb	w8, [x21]
  402cdc:	adrp	x10, 404000 <ferror@plt+0x29d0>
  402ce0:	add	x10, x10, #0xc64
  402ce4:	lsr	w9, w8, #3
  402ce8:	and	x9, x9, #0x1c
  402cec:	ldr	w9, [x10, x9]
  402cf0:	lsr	w8, w9, w8
  402cf4:	tbz	w8, #0, 402d74 <ferror@plt+0x1744>
  402cf8:	mov	w8, #0x1                   	// #1
  402cfc:	str	x8, [x19, #32]
  402d00:	ldrb	w9, [x21]
  402d04:	strb	w8, [x19, #40]
  402d08:	str	w9, [x19, #44]
  402d0c:	b	402d5c <ferror@plt+0x172c>
  402d10:	ldr	x8, [x19, #24]
  402d14:	mov	w9, #0x1                   	// #1
  402d18:	str	x9, [x19, #32]
  402d1c:	ldrb	w8, [x8]
  402d20:	cbnz	w8, 402d8c <ferror@plt+0x175c>
  402d24:	ldr	w8, [x22]
  402d28:	cbnz	w8, 402dac <ferror@plt+0x177c>
  402d2c:	mov	w8, #0x1                   	// #1
  402d30:	mov	x0, x20
  402d34:	strb	w8, [x19, #40]
  402d38:	bl	4014c0 <mbsinit@plt>
  402d3c:	cbz	w0, 402d5c <ferror@plt+0x172c>
  402d40:	strb	wzr, [x19, #8]
  402d44:	b	402d5c <ferror@plt+0x172c>
  402d48:	ldr	x8, [x19]
  402d4c:	ldr	x9, [x19, #24]
  402d50:	sub	x8, x8, x9
  402d54:	str	x8, [x19, #32]
  402d58:	strb	wzr, [x19, #40]
  402d5c:	mov	w8, #0x1                   	// #1
  402d60:	strb	w8, [x19, #20]
  402d64:	ldp	x20, x19, [sp, #32]
  402d68:	ldp	x22, x21, [sp, #16]
  402d6c:	ldp	x29, x30, [sp], #48
  402d70:	ret
  402d74:	add	x0, x19, #0xc
  402d78:	bl	4014c0 <mbsinit@plt>
  402d7c:	cbz	w0, 402dcc <ferror@plt+0x179c>
  402d80:	mov	w8, #0x1                   	// #1
  402d84:	strb	w8, [x19, #8]
  402d88:	b	402c98 <ferror@plt+0x1668>
  402d8c:	adrp	x0, 404000 <ferror@plt+0x29d0>
  402d90:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402d94:	adrp	x3, 404000 <ferror@plt+0x29d0>
  402d98:	add	x0, x0, #0xbf7
  402d9c:	add	x1, x1, #0xbbe
  402da0:	add	x3, x3, #0xbc9
  402da4:	mov	w2, #0xa9                  	// #169
  402da8:	bl	4015d0 <__assert_fail@plt>
  402dac:	adrp	x0, 404000 <ferror@plt+0x29d0>
  402db0:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402db4:	adrp	x3, 404000 <ferror@plt+0x29d0>
  402db8:	add	x0, x0, #0xc0e
  402dbc:	add	x1, x1, #0xbbe
  402dc0:	add	x3, x3, #0xbc9
  402dc4:	mov	w2, #0xaa                  	// #170
  402dc8:	bl	4015d0 <__assert_fail@plt>
  402dcc:	adrp	x0, 404000 <ferror@plt+0x29d0>
  402dd0:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402dd4:	adrp	x3, 404000 <ferror@plt+0x29d0>
  402dd8:	add	x0, x0, #0xba7
  402ddc:	add	x1, x1, #0xbbe
  402de0:	add	x3, x3, #0xbc9
  402de4:	mov	w2, #0x8e                  	// #142
  402de8:	bl	4015d0 <__assert_fail@plt>
  402dec:	ldr	x8, [x0, #24]
  402df0:	ldr	x9, [x0]
  402df4:	add	x8, x8, x1
  402df8:	add	x9, x9, x1
  402dfc:	str	x8, [x0, #24]
  402e00:	str	x9, [x0]
  402e04:	ret
  402e08:	stp	x29, x30, [sp, #-48]!
  402e0c:	stp	x20, x19, [sp, #32]
  402e10:	ldr	x8, [x1]
  402e14:	mov	x19, x1
  402e18:	mov	x20, x0
  402e1c:	str	x21, [sp, #16]
  402e20:	str	x8, [x0]
  402e24:	ldrb	w8, [x1, #8]
  402e28:	mov	x29, sp
  402e2c:	strb	w8, [x0, #8]
  402e30:	cbz	w8, 402e40 <ferror@plt+0x1810>
  402e34:	ldur	x8, [x19, #12]
  402e38:	stur	x8, [x20, #12]
  402e3c:	b	402e44 <ferror@plt+0x1814>
  402e40:	stur	xzr, [x20, #12]
  402e44:	ldrb	w8, [x19, #20]
  402e48:	strb	w8, [x20, #20]
  402e4c:	ldr	x1, [x19, #24]
  402e50:	add	x8, x19, #0x30
  402e54:	cmp	x1, x8
  402e58:	b.ne	402e70 <ferror@plt+0x1840>  // b.any
  402e5c:	ldr	x2, [x19, #32]
  402e60:	add	x21, x20, #0x30
  402e64:	mov	x0, x21
  402e68:	bl	401300 <memcpy@plt>
  402e6c:	mov	x1, x21
  402e70:	str	x1, [x20, #24]
  402e74:	ldr	x8, [x19, #32]
  402e78:	str	x8, [x20, #32]
  402e7c:	ldrb	w8, [x19, #40]
  402e80:	strb	w8, [x20, #40]
  402e84:	cbz	w8, 402e90 <ferror@plt+0x1860>
  402e88:	ldr	w8, [x19, #44]
  402e8c:	str	w8, [x20, #44]
  402e90:	ldp	x20, x19, [sp, #32]
  402e94:	ldr	x21, [sp, #16]
  402e98:	ldp	x29, x30, [sp], #48
  402e9c:	ret
  402ea0:	sub	sp, sp, #0x1a0
  402ea4:	stp	x29, x30, [sp, #320]
  402ea8:	stp	x28, x27, [sp, #336]
  402eac:	stp	x26, x25, [sp, #352]
  402eb0:	stp	x24, x23, [sp, #368]
  402eb4:	stp	x22, x21, [sp, #384]
  402eb8:	stp	x20, x19, [sp, #400]
  402ebc:	add	x29, sp, #0x140
  402ec0:	mov	x20, x1
  402ec4:	mov	x19, x0
  402ec8:	bl	401540 <__ctype_get_mb_cur_max@plt>
  402ecc:	cmp	x0, #0x2
  402ed0:	b.cc	40317c <ferror@plt+0x1b4c>  // b.lo, b.ul, b.last
  402ed4:	add	x21, sp, #0x80
  402ed8:	sub	x0, x29, #0x40
  402edc:	stur	x20, [x29, #-48]
  402ee0:	sturb	wzr, [x29, #-64]
  402ee4:	stur	xzr, [x21, #132]
  402ee8:	sturb	wzr, [x29, #-52]
  402eec:	bl	403790 <ferror@plt+0x2160>
  402ef0:	ldurb	w8, [x29, #-32]
  402ef4:	cbz	w8, 402f00 <ferror@plt+0x18d0>
  402ef8:	ldur	w8, [x29, #-28]
  402efc:	cbz	w8, 403264 <ferror@plt+0x1c34>
  402f00:	add	x0, sp, #0x80
  402f04:	stur	x20, [x29, #-112]
  402f08:	sturb	wzr, [x29, #-128]
  402f0c:	stur	xzr, [x21, #68]
  402f10:	sturb	wzr, [x29, #-116]
  402f14:	str	x19, [sp, #144]
  402f18:	strb	wzr, [sp, #128]
  402f1c:	stur	xzr, [x21, #4]
  402f20:	strb	wzr, [sp, #140]
  402f24:	bl	403790 <ferror@plt+0x2160>
  402f28:	ldrb	w8, [sp, #160]
  402f2c:	cbz	w8, 402f3c <ferror@plt+0x190c>
  402f30:	ldr	w9, [sp, #164]
  402f34:	mov	x8, xzr
  402f38:	cbz	w9, 403260 <ferror@plt+0x1c30>
  402f3c:	mov	x26, xzr
  402f40:	mov	x27, xzr
  402f44:	mov	x24, xzr
  402f48:	mov	w25, #0x1                   	// #1
  402f4c:	add	x8, x24, x24, lsl #2
  402f50:	mov	x21, x27
  402f54:	cmp	x27, x8
  402f58:	b.cc	402fe0 <ferror@plt+0x19b0>  // b.lo, b.ul, b.last
  402f5c:	tbz	w25, #0, 402fe0 <ferror@plt+0x19b0>
  402f60:	cmp	x24, #0xa
  402f64:	b.cc	402fe0 <ferror@plt+0x19b0>  // b.lo, b.ul, b.last
  402f68:	cmp	x21, x26
  402f6c:	b.eq	402fa8 <ferror@plt+0x1978>  // b.none
  402f70:	sub	x22, x26, x21
  402f74:	b	402f90 <ferror@plt+0x1960>
  402f78:	ldp	x9, x8, [x29, #-112]
  402f7c:	adds	x22, x22, #0x1
  402f80:	sturb	wzr, [x29, #-116]
  402f84:	add	x8, x9, x8
  402f88:	stur	x8, [x29, #-112]
  402f8c:	b.cs	402fa8 <ferror@plt+0x1978>  // b.hs, b.nlast
  402f90:	sub	x0, x29, #0x80
  402f94:	bl	403790 <ferror@plt+0x2160>
  402f98:	ldurb	w8, [x29, #-96]
  402f9c:	cbz	w8, 402f78 <ferror@plt+0x1948>
  402fa0:	ldur	w8, [x29, #-92]
  402fa4:	cbnz	w8, 402f78 <ferror@plt+0x1948>
  402fa8:	sub	x0, x29, #0x80
  402fac:	bl	403790 <ferror@plt+0x2160>
  402fb0:	ldurb	w8, [x29, #-96]
  402fb4:	cbz	w8, 402fdc <ferror@plt+0x19ac>
  402fb8:	ldur	w8, [x29, #-92]
  402fbc:	mov	x26, x21
  402fc0:	cbnz	w8, 402fe0 <ferror@plt+0x19b0>
  402fc4:	add	x2, sp, #0x40
  402fc8:	mov	x0, x19
  402fcc:	mov	x1, x20
  402fd0:	bl	40329c <ferror@plt+0x1c6c>
  402fd4:	tbnz	w0, #0, 403290 <ferror@plt+0x1c60>
  402fd8:	mov	w25, wzr
  402fdc:	mov	x26, x21
  402fe0:	ldrb	w8, [sp, #160]
  402fe4:	add	x27, x21, #0x1
  402fe8:	cbz	w8, 403008 <ferror@plt+0x19d8>
  402fec:	ldurb	w8, [x29, #-32]
  402ff0:	cbz	w8, 403008 <ferror@plt+0x19d8>
  402ff4:	ldr	w8, [sp, #164]
  402ff8:	ldur	w9, [x29, #-28]
  402ffc:	cmp	w8, w9
  403000:	b.ne	403028 <ferror@plt+0x19f8>  // b.any
  403004:	b	403058 <ferror@plt+0x1a28>
  403008:	ldr	x2, [sp, #152]
  40300c:	ldur	x8, [x29, #-40]
  403010:	cmp	x2, x8
  403014:	b.ne	403028 <ferror@plt+0x19f8>  // b.any
  403018:	ldr	x0, [sp, #144]
  40301c:	ldur	x1, [x29, #-48]
  403020:	bl	401460 <bcmp@plt>
  403024:	cbz	w0, 403058 <ferror@plt+0x1a28>
  403028:	ldp	x9, x8, [sp, #144]
  40302c:	add	x0, sp, #0x80
  403030:	add	x24, x24, #0x1
  403034:	strb	wzr, [sp, #140]
  403038:	add	x8, x9, x8
  40303c:	str	x8, [sp, #144]
  403040:	bl	403790 <ferror@plt+0x2160>
  403044:	ldrb	w8, [sp, #160]
  403048:	cbz	w8, 402f4c <ferror@plt+0x191c>
  40304c:	ldr	w8, [sp, #164]
  403050:	cbnz	w8, 402f4c <ferror@plt+0x191c>
  403054:	b	40325c <ferror@plt+0x1c2c>
  403058:	ldp	q0, q1, [sp, #144]
  40305c:	ldr	q2, [sp, #128]
  403060:	mov	x0, sp
  403064:	str	x20, [sp, #16]
  403068:	stp	q0, q1, [sp, #80]
  40306c:	ldp	x9, x8, [sp, #80]
  403070:	ldr	q0, [sp, #176]
  403074:	strb	wzr, [sp]
  403078:	stur	xzr, [sp, #4]
  40307c:	add	x8, x9, x8
  403080:	str	q2, [sp, #64]
  403084:	str	q0, [sp, #112]
  403088:	strb	wzr, [sp, #76]
  40308c:	str	x8, [sp, #80]
  403090:	strb	wzr, [sp, #12]
  403094:	bl	403790 <ferror@plt+0x2160>
  403098:	ldrb	w8, [sp, #32]
  40309c:	cbz	w8, 4030a8 <ferror@plt+0x1a78>
  4030a0:	ldr	w8, [sp, #36]
  4030a4:	cbz	w8, 403298 <ferror@plt+0x1c68>
  4030a8:	ldp	x9, x8, [sp, #16]
  4030ac:	mov	x0, sp
  4030b0:	strb	wzr, [sp, #12]
  4030b4:	add	x8, x9, x8
  4030b8:	str	x8, [sp, #16]
  4030bc:	bl	403790 <ferror@plt+0x2160>
  4030c0:	ldrb	w8, [sp, #32]
  4030c4:	cbz	w8, 4030d0 <ferror@plt+0x1aa0>
  4030c8:	ldr	w8, [sp, #36]
  4030cc:	cbz	w8, 403174 <ferror@plt+0x1b44>
  4030d0:	add	x27, x21, #0x2
  4030d4:	add	x0, sp, #0x40
  4030d8:	bl	403790 <ferror@plt+0x2160>
  4030dc:	ldrb	w9, [sp, #96]
  4030e0:	ldr	w8, [sp, #100]
  4030e4:	cbz	w9, 4030ec <ferror@plt+0x1abc>
  4030e8:	cbz	w8, 40325c <ferror@plt+0x1c2c>
  4030ec:	ldrb	w10, [sp, #32]
  4030f0:	cbz	w10, 403110 <ferror@plt+0x1ae0>
  4030f4:	cbz	w9, 403110 <ferror@plt+0x1ae0>
  4030f8:	ldr	w9, [sp, #36]
  4030fc:	cmp	w8, w9
  403100:	b.ne	403028 <ferror@plt+0x19f8>  // b.any
  403104:	ldp	x22, x8, [sp, #80]
  403108:	ldp	x23, x21, [sp, #16]
  40310c:	b	403140 <ferror@plt+0x1b10>
  403110:	ldr	x21, [sp, #88]
  403114:	ldr	x8, [sp, #24]
  403118:	cmp	x21, x8
  40311c:	b.ne	403028 <ferror@plt+0x19f8>  // b.any
  403120:	ldr	x22, [sp, #80]
  403124:	ldr	x23, [sp, #16]
  403128:	mov	x2, x21
  40312c:	mov	x0, x22
  403130:	mov	x1, x23
  403134:	bl	401460 <bcmp@plt>
  403138:	cbnz	w0, 403028 <ferror@plt+0x19f8>
  40313c:	mov	x8, x21
  403140:	add	x8, x22, x8
  403144:	add	x9, x23, x21
  403148:	mov	x0, sp
  40314c:	strb	wzr, [sp, #76]
  403150:	str	x8, [sp, #80]
  403154:	str	x9, [sp, #16]
  403158:	strb	wzr, [sp, #12]
  40315c:	bl	403790 <ferror@plt+0x2160>
  403160:	ldrb	w8, [sp, #32]
  403164:	add	x27, x27, #0x1
  403168:	cbz	w8, 4030d4 <ferror@plt+0x1aa4>
  40316c:	ldr	w8, [sp, #36]
  403170:	cbnz	w8, 4030d4 <ferror@plt+0x1aa4>
  403174:	ldr	x8, [sp, #144]
  403178:	b	403260 <ferror@plt+0x1c30>
  40317c:	ldrb	w22, [x20]
  403180:	cbz	w22, 403264 <ferror@plt+0x1c34>
  403184:	ldrb	w27, [x19]
  403188:	cbz	w27, 403254 <ferror@plt+0x1c24>
  40318c:	mov	x25, xzr
  403190:	mov	x23, xzr
  403194:	mov	x24, xzr
  403198:	mov	w26, #0x1                   	// #1
  40319c:	mov	x21, x20
  4031a0:	add	x8, x24, x24, lsl #2
  4031a4:	cmp	x23, x8
  4031a8:	b.cc	4031d8 <ferror@plt+0x1ba8>  // b.lo, b.ul, b.last
  4031ac:	tbz	w26, #0, 4031d8 <ferror@plt+0x1ba8>
  4031b0:	cmp	x24, #0xa
  4031b4:	b.cc	4031d8 <ferror@plt+0x1ba8>  // b.lo, b.ul, b.last
  4031b8:	cbz	x21, 403208 <ferror@plt+0x1bd8>
  4031bc:	sub	x1, x23, x25
  4031c0:	mov	x0, x21
  4031c4:	bl	401360 <strnlen@plt>
  4031c8:	add	x21, x21, x0
  4031cc:	ldrb	w8, [x21]
  4031d0:	mov	x25, x23
  4031d4:	cbz	w8, 403208 <ferror@plt+0x1bd8>
  4031d8:	cmp	w22, w27, uxtb
  4031dc:	b.ne	40323c <ferror@plt+0x1c0c>  // b.any
  4031e0:	mov	w8, #0x1                   	// #1
  4031e4:	ldrb	w9, [x20, x8]
  4031e8:	cbz	w9, 403264 <ferror@plt+0x1c34>
  4031ec:	ldrb	w10, [x19, x8]
  4031f0:	cbz	w10, 403254 <ferror@plt+0x1c24>
  4031f4:	cmp	w10, w9
  4031f8:	add	x8, x8, #0x1
  4031fc:	b.eq	4031e4 <ferror@plt+0x1bb4>  // b.none
  403200:	add	x23, x23, x8
  403204:	b	403240 <ferror@plt+0x1c10>
  403208:	mov	x0, x20
  40320c:	bl	401320 <strlen@plt>
  403210:	mov	x2, x0
  403214:	sub	x3, x29, #0x40
  403218:	mov	x0, x19
  40321c:	mov	x1, x20
  403220:	bl	403648 <ferror@plt+0x2018>
  403224:	tbnz	w0, #0, 403288 <ferror@plt+0x1c58>
  403228:	ldrb	w27, [x19]
  40322c:	mov	w26, wzr
  403230:	mov	x21, xzr
  403234:	cmp	w22, w27, uxtb
  403238:	b.eq	4031e0 <ferror@plt+0x1bb0>  // b.none
  40323c:	add	x23, x23, #0x1
  403240:	ldrb	w27, [x19, #1]!
  403244:	mov	x0, xzr
  403248:	add	x24, x24, #0x1
  40324c:	cbnz	w27, 4031a0 <ferror@plt+0x1b70>
  403250:	b	403268 <ferror@plt+0x1c38>
  403254:	mov	x0, xzr
  403258:	b	403268 <ferror@plt+0x1c38>
  40325c:	mov	x8, xzr
  403260:	mov	x19, x8
  403264:	mov	x0, x19
  403268:	ldp	x20, x19, [sp, #400]
  40326c:	ldp	x22, x21, [sp, #384]
  403270:	ldp	x24, x23, [sp, #368]
  403274:	ldp	x26, x25, [sp, #352]
  403278:	ldp	x28, x27, [sp, #336]
  40327c:	ldp	x29, x30, [sp, #320]
  403280:	add	sp, sp, #0x1a0
  403284:	ret
  403288:	ldur	x0, [x29, #-64]
  40328c:	b	403268 <ferror@plt+0x1c38>
  403290:	ldr	x8, [sp, #64]
  403294:	b	403260 <ferror@plt+0x1c30>
  403298:	bl	4014b0 <abort@plt>
  40329c:	stp	x29, x30, [sp, #-96]!
  4032a0:	stp	x28, x27, [sp, #16]
  4032a4:	stp	x26, x25, [sp, #32]
  4032a8:	stp	x24, x23, [sp, #48]
  4032ac:	stp	x22, x21, [sp, #64]
  4032b0:	stp	x20, x19, [sp, #80]
  4032b4:	mov	x29, sp
  4032b8:	sub	sp, sp, #0x90
  4032bc:	mov	x19, x0
  4032c0:	mov	x0, x1
  4032c4:	mov	x22, x2
  4032c8:	mov	x23, x1
  4032cc:	bl	404140 <ferror@plt+0x2b10>
  4032d0:	mov	x8, #0x9249                	// #37449
  4032d4:	movk	x8, #0x4924, lsl #16
  4032d8:	movk	x8, #0x2492, lsl #32
  4032dc:	movk	x8, #0x249, lsl #48
  4032e0:	cmp	x0, x8
  4032e4:	b.ls	4032f0 <ferror@plt+0x1cc0>  // b.plast
  4032e8:	mov	w0, wzr
  4032ec:	b	403624 <ferror@plt+0x1ff4>
  4032f0:	mov	w8, #0x38                  	// #56
  4032f4:	mov	x20, x0
  4032f8:	mul	x0, x0, x8
  4032fc:	cmp	x0, #0xfa0
  403300:	b.hi	403328 <ferror@plt+0x1cf8>  // b.pmore
  403304:	add	x9, x0, #0x2e
  403308:	mov	x8, sp
  40330c:	and	x9, x9, #0xfffffffffffffff0
  403310:	sub	x8, x8, x9
  403314:	mov	sp, x8
  403318:	add	x8, x8, #0x1f
  40331c:	and	x21, x8, #0xffffffffffffffe0
  403320:	cbnz	x21, 403334 <ferror@plt+0x1d04>
  403324:	b	4032e8 <ferror@plt+0x1cb8>
  403328:	bl	404008 <ferror@plt+0x29d8>
  40332c:	mov	x21, x0
  403330:	cbz	x21, 4032e8 <ferror@plt+0x1cb8>
  403334:	mov	w8, #0x30                  	// #48
  403338:	sub	x0, x29, #0x40
  40333c:	stur	x19, [x29, #-144]
  403340:	stur	x23, [x29, #-48]
  403344:	sturb	wzr, [x29, #-64]
  403348:	stur	xzr, [x29, #-60]
  40334c:	madd	x25, x20, x8, x21
  403350:	sturb	wzr, [x29, #-52]
  403354:	sub	x19, x29, #0x40
  403358:	bl	403790 <ferror@plt+0x2160>
  40335c:	ldurb	w8, [x29, #-32]
  403360:	cbz	w8, 40336c <ferror@plt+0x1d3c>
  403364:	ldur	w8, [x29, #-28]
  403368:	cbz	w8, 4033e0 <ferror@plt+0x1db0>
  40336c:	add	x23, x19, #0x28
  403370:	add	x24, x21, #0x18
  403374:	ldur	x8, [x29, #-48]
  403378:	cmp	x8, x23
  40337c:	b.ne	403394 <ferror@plt+0x1d64>  // b.any
  403380:	ldur	x2, [x29, #-40]
  403384:	mov	x0, x24
  403388:	mov	x1, x23
  40338c:	bl	401300 <memcpy@plt>
  403390:	mov	x8, x24
  403394:	stur	x8, [x24, #-24]
  403398:	ldur	x8, [x29, #-40]
  40339c:	stur	x8, [x24, #-16]
  4033a0:	ldurb	w8, [x29, #-32]
  4033a4:	sturb	w8, [x24, #-8]
  4033a8:	cbz	w8, 4033b4 <ferror@plt+0x1d84>
  4033ac:	ldur	w8, [x29, #-28]
  4033b0:	stur	w8, [x24, #-4]
  4033b4:	ldp	x9, x8, [x29, #-48]
  4033b8:	sub	x0, x29, #0x40
  4033bc:	sturb	wzr, [x29, #-52]
  4033c0:	add	x8, x9, x8
  4033c4:	stur	x8, [x29, #-48]
  4033c8:	bl	403790 <ferror@plt+0x2160>
  4033cc:	ldurb	w9, [x29, #-32]
  4033d0:	ldur	w8, [x29, #-28]
  4033d4:	add	x24, x24, #0x30
  4033d8:	cbz	w9, 403374 <ferror@plt+0x1d44>
  4033dc:	cbnz	w8, 403374 <ferror@plt+0x1d44>
  4033e0:	mov	w8, #0x30                  	// #48
  4033e4:	mov	w9, #0x1                   	// #1
  4033e8:	madd	x8, x20, x8, x21
  4033ec:	cmp	x20, #0x3
  4033f0:	stur	x22, [x29, #-136]
  4033f4:	str	x9, [x8, #8]
  4033f8:	b.cc	4034a4 <ferror@plt+0x1e74>  // b.lo, b.ul, b.last
  4033fc:	mov	x23, xzr
  403400:	mov	w24, #0x2                   	// #2
  403404:	mov	w26, #0x30                  	// #48
  403408:	b	403420 <ferror@plt+0x1df0>
  40340c:	mov	x8, x24
  403410:	str	x8, [x25, x24, lsl #3]
  403414:	add	x24, x24, #0x1
  403418:	cmp	x24, x20
  40341c:	b.eq	4034a4 <ferror@plt+0x1e74>  // b.none
  403420:	madd	x8, x24, x26, x21
  403424:	ldurb	w27, [x8, #-32]
  403428:	sub	x28, x8, #0x30
  40342c:	sub	x19, x8, #0x1c
  403430:	sub	x22, x8, #0x28
  403434:	cbz	w27, 40345c <ferror@plt+0x1e2c>
  403438:	madd	x8, x23, x26, x21
  40343c:	ldrb	w8, [x8, #16]
  403440:	cbz	w8, 40345c <ferror@plt+0x1e2c>
  403444:	madd	x9, x23, x26, x21
  403448:	ldr	w8, [x19]
  40344c:	ldr	w9, [x9, #20]
  403450:	cmp	w8, w9
  403454:	b.ne	403484 <ferror@plt+0x1e54>  // b.any
  403458:	b	403498 <ferror@plt+0x1e68>
  40345c:	madd	x8, x23, x26, x21
  403460:	ldr	x2, [x22]
  403464:	ldr	x8, [x8, #8]
  403468:	cmp	x2, x8
  40346c:	b.ne	403484 <ferror@plt+0x1e54>  // b.any
  403470:	mul	x8, x23, x26
  403474:	ldr	x0, [x28]
  403478:	ldr	x1, [x21, x8]
  40347c:	bl	401460 <bcmp@plt>
  403480:	cbz	w0, 403498 <ferror@plt+0x1e68>
  403484:	cbz	x23, 40340c <ferror@plt+0x1ddc>
  403488:	ldr	x8, [x25, x23, lsl #3]
  40348c:	sub	x23, x23, x8
  403490:	cbnz	w27, 403438 <ferror@plt+0x1e08>
  403494:	b	40345c <ferror@plt+0x1e2c>
  403498:	add	x23, x23, #0x1
  40349c:	sub	x8, x24, x23
  4034a0:	b	403410 <ferror@plt+0x1de0>
  4034a4:	ldp	x8, x27, [x29, #-144]
  4034a8:	sub	x0, x29, #0x80
  4034ac:	str	xzr, [x27]
  4034b0:	stur	x8, [x29, #-48]
  4034b4:	sturb	wzr, [x29, #-64]
  4034b8:	stur	xzr, [x29, #-60]
  4034bc:	sturb	wzr, [x29, #-52]
  4034c0:	stur	x8, [x29, #-112]
  4034c4:	sturb	wzr, [x29, #-128]
  4034c8:	stur	xzr, [x29, #-124]
  4034cc:	sturb	wzr, [x29, #-116]
  4034d0:	bl	403790 <ferror@plt+0x2160>
  4034d4:	ldurb	w10, [x29, #-96]
  4034d8:	ldur	w8, [x29, #-92]
  4034dc:	cmp	w10, #0x0
  4034e0:	cset	w9, ne  // ne = any
  4034e4:	cbz	w10, 4034ec <ferror@plt+0x1ebc>
  4034e8:	cbz	w8, 403618 <ferror@plt+0x1fe8>
  4034ec:	mov	x26, xzr
  4034f0:	mov	w24, #0x30                  	// #48
  4034f4:	madd	x10, x26, x24, x21
  4034f8:	ldrb	w10, [x10, #16]
  4034fc:	cbz	w10, 40351c <ferror@plt+0x1eec>
  403500:	tbz	w9, #0, 40351c <ferror@plt+0x1eec>
  403504:	madd	x9, x26, x24, x21
  403508:	ldr	w9, [x9, #20]
  40350c:	cmp	w9, w8
  403510:	b.ne	40354c <ferror@plt+0x1f1c>  // b.any
  403514:	ldp	x23, x22, [x29, #-112]
  403518:	b	403594 <ferror@plt+0x1f64>
  40351c:	madd	x8, x26, x24, x21
  403520:	ldr	x22, [x8, #8]
  403524:	ldur	x8, [x29, #-104]
  403528:	cmp	x22, x8
  40352c:	b.ne	40354c <ferror@plt+0x1f1c>  // b.any
  403530:	mul	x8, x26, x24
  403534:	ldur	x23, [x29, #-112]
  403538:	ldr	x0, [x21, x8]
  40353c:	mov	x2, x22
  403540:	mov	x1, x23
  403544:	bl	401460 <bcmp@plt>
  403548:	cbz	w0, 403594 <ferror@plt+0x1f64>
  40354c:	cbz	x26, 4035b0 <ferror@plt+0x1f80>
  403550:	ldr	x19, [x25, x26, lsl #3]
  403554:	sub	x26, x26, x19
  403558:	cbnz	x19, 403578 <ferror@plt+0x1f48>
  40355c:	b	4035ec <ferror@plt+0x1fbc>
  403560:	ldp	x9, x8, [x29, #-48]
  403564:	subs	x19, x19, #0x1
  403568:	sturb	wzr, [x29, #-52]
  40356c:	add	x8, x9, x8
  403570:	stur	x8, [x29, #-48]
  403574:	b.eq	4035ec <ferror@plt+0x1fbc>  // b.none
  403578:	sub	x0, x29, #0x40
  40357c:	bl	403790 <ferror@plt+0x2160>
  403580:	ldurb	w8, [x29, #-32]
  403584:	cbz	w8, 403560 <ferror@plt+0x1f30>
  403588:	ldur	w8, [x29, #-28]
  40358c:	cbnz	w8, 403560 <ferror@plt+0x1f30>
  403590:	b	403644 <ferror@plt+0x2014>
  403594:	add	x26, x26, #0x1
  403598:	add	x8, x23, x22
  40359c:	cmp	x26, x20
  4035a0:	stur	x8, [x29, #-112]
  4035a4:	sturb	wzr, [x29, #-116]
  4035a8:	b.ne	4035ec <ferror@plt+0x1fbc>  // b.any
  4035ac:	b	403610 <ferror@plt+0x1fe0>
  4035b0:	sub	x0, x29, #0x40
  4035b4:	bl	403790 <ferror@plt+0x2160>
  4035b8:	ldurb	w8, [x29, #-32]
  4035bc:	cbz	w8, 4035c8 <ferror@plt+0x1f98>
  4035c0:	ldur	w8, [x29, #-28]
  4035c4:	cbz	w8, 403644 <ferror@plt+0x2014>
  4035c8:	ldp	x9, x8, [x29, #-48]
  4035cc:	ldp	x11, x10, [x29, #-112]
  4035d0:	mov	x26, xzr
  4035d4:	sturb	wzr, [x29, #-52]
  4035d8:	add	x8, x9, x8
  4035dc:	add	x9, x11, x10
  4035e0:	stur	x8, [x29, #-48]
  4035e4:	stur	x9, [x29, #-112]
  4035e8:	sturb	wzr, [x29, #-116]
  4035ec:	sub	x0, x29, #0x80
  4035f0:	bl	403790 <ferror@plt+0x2160>
  4035f4:	ldurb	w10, [x29, #-96]
  4035f8:	ldur	w8, [x29, #-92]
  4035fc:	cmp	w10, #0x0
  403600:	cset	w9, ne  // ne = any
  403604:	cbz	w10, 4034f4 <ferror@plt+0x1ec4>
  403608:	cbnz	w8, 4034f4 <ferror@plt+0x1ec4>
  40360c:	b	403618 <ferror@plt+0x1fe8>
  403610:	ldur	x8, [x29, #-48]
  403614:	str	x8, [x27]
  403618:	mov	x0, x21
  40361c:	bl	404050 <ferror@plt+0x2a20>
  403620:	mov	w0, #0x1                   	// #1
  403624:	mov	sp, x29
  403628:	ldp	x20, x19, [sp, #80]
  40362c:	ldp	x22, x21, [sp, #64]
  403630:	ldp	x24, x23, [sp, #48]
  403634:	ldp	x26, x25, [sp, #32]
  403638:	ldp	x28, x27, [sp, #16]
  40363c:	ldp	x29, x30, [sp], #96
  403640:	ret
  403644:	bl	4014b0 <abort@plt>
  403648:	stp	x29, x30, [sp, #-48]!
  40364c:	lsr	x8, x2, #60
  403650:	stp	x22, x21, [sp, #16]
  403654:	stp	x20, x19, [sp, #32]
  403658:	mov	x29, sp
  40365c:	cbz	x8, 403668 <ferror@plt+0x2038>
  403660:	mov	w0, wzr
  403664:	b	40377c <ferror@plt+0x214c>
  403668:	mov	x19, x3
  40366c:	mov	x20, x2
  403670:	mov	x21, x1
  403674:	mov	x22, x0
  403678:	cmp	x2, #0x1f4
  40367c:	lsl	x0, x2, #3
  403680:	b.hi	4036a8 <ferror@plt+0x2078>  // b.pmore
  403684:	add	x9, x0, #0x2e
  403688:	mov	x8, sp
  40368c:	and	x9, x9, #0xfffffffffffffff0
  403690:	sub	x8, x8, x9
  403694:	mov	sp, x8
  403698:	add	x8, x8, #0x1f
  40369c:	and	x0, x8, #0xffffffffffffffe0
  4036a0:	cbnz	x0, 4036b0 <ferror@plt+0x2080>
  4036a4:	b	40377c <ferror@plt+0x214c>
  4036a8:	bl	404008 <ferror@plt+0x29d8>
  4036ac:	cbz	x0, 40377c <ferror@plt+0x214c>
  4036b0:	mov	w8, #0x1                   	// #1
  4036b4:	cmp	x20, #0x3
  4036b8:	str	x8, [x0, #8]
  4036bc:	b.cc	403710 <ferror@plt+0x20e0>  // b.lo, b.ul, b.last
  4036c0:	mov	x8, xzr
  4036c4:	mov	w9, #0x2                   	// #2
  4036c8:	b	4036e4 <ferror@plt+0x20b4>
  4036cc:	add	x8, x8, #0x1
  4036d0:	sub	x10, x9, x8
  4036d4:	str	x10, [x0, x9, lsl #3]
  4036d8:	add	x9, x9, #0x1
  4036dc:	cmp	x9, x20
  4036e0:	b.eq	403710 <ferror@plt+0x20e0>  // b.none
  4036e4:	add	x10, x9, x21
  4036e8:	ldurb	w10, [x10, #-1]
  4036ec:	ldrb	w11, [x21, x8]
  4036f0:	cmp	w10, w11
  4036f4:	b.eq	4036cc <ferror@plt+0x209c>  // b.none
  4036f8:	cbz	x8, 403708 <ferror@plt+0x20d8>
  4036fc:	ldr	x11, [x0, x8, lsl #3]
  403700:	sub	x8, x8, x11
  403704:	b	4036ec <ferror@plt+0x20bc>
  403708:	mov	x10, x9
  40370c:	b	4036d4 <ferror@plt+0x20a4>
  403710:	str	xzr, [x19]
  403714:	ldrb	w10, [x22]
  403718:	cbz	w10, 403774 <ferror@plt+0x2144>
  40371c:	mov	x8, xzr
  403720:	mov	x9, x22
  403724:	b	403740 <ferror@plt+0x2110>
  403728:	add	x8, x8, #0x1
  40372c:	cmp	x8, x20
  403730:	b.eq	403770 <ferror@plt+0x2140>  // b.none
  403734:	add	x22, x22, #0x1
  403738:	ldrb	w10, [x22]
  40373c:	cbz	w10, 403774 <ferror@plt+0x2144>
  403740:	ldrb	w11, [x21, x8]
  403744:	cmp	w11, w10, uxtb
  403748:	b.eq	403728 <ferror@plt+0x20f8>  // b.none
  40374c:	cbz	x8, 403768 <ferror@plt+0x2138>
  403750:	ldr	x10, [x0, x8, lsl #3]
  403754:	add	x9, x9, x10
  403758:	sub	x8, x8, x10
  40375c:	ldrb	w10, [x22]
  403760:	cbnz	w10, 403740 <ferror@plt+0x2110>
  403764:	b	403774 <ferror@plt+0x2144>
  403768:	add	x9, x9, #0x1
  40376c:	b	403734 <ferror@plt+0x2104>
  403770:	str	x9, [x19]
  403774:	bl	404050 <ferror@plt+0x2a20>
  403778:	mov	w0, #0x1                   	// #1
  40377c:	mov	sp, x29
  403780:	ldp	x20, x19, [sp, #32]
  403784:	ldp	x22, x21, [sp, #16]
  403788:	ldp	x29, x30, [sp], #48
  40378c:	ret
  403790:	stp	x29, x30, [sp, #-48]!
  403794:	stp	x22, x21, [sp, #16]
  403798:	stp	x20, x19, [sp, #32]
  40379c:	ldrb	w8, [x0, #12]
  4037a0:	mov	x29, sp
  4037a4:	cbnz	w8, 403890 <ferror@plt+0x2260>
  4037a8:	ldrb	w8, [x0]
  4037ac:	ldr	x20, [x0, #16]
  4037b0:	mov	x19, x0
  4037b4:	cbz	w8, 403808 <ferror@plt+0x21d8>
  4037b8:	add	x22, x19, #0x24
  4037bc:	bl	401540 <__ctype_get_mb_cur_max@plt>
  4037c0:	mov	x1, x0
  4037c4:	mov	x0, x20
  4037c8:	bl	403f08 <ferror@plt+0x28d8>
  4037cc:	add	x21, x19, #0x4
  4037d0:	mov	x2, x0
  4037d4:	mov	x0, x22
  4037d8:	mov	x1, x20
  4037dc:	mov	x3, x21
  4037e0:	bl	403f40 <ferror@plt+0x2910>
  4037e4:	cmn	x0, #0x2
  4037e8:	str	x0, [x19, #24]
  4037ec:	b.eq	403878 <ferror@plt+0x2248>  // b.none
  4037f0:	cbz	x0, 403840 <ferror@plt+0x2210>
  4037f4:	cmn	x0, #0x1
  4037f8:	b.ne	40385c <ferror@plt+0x222c>  // b.any
  4037fc:	mov	w8, #0x1                   	// #1
  403800:	str	x8, [x19, #24]
  403804:	b	403884 <ferror@plt+0x2254>
  403808:	ldrb	w8, [x20]
  40380c:	adrp	x10, 404000 <ferror@plt+0x29d0>
  403810:	add	x10, x10, #0xc64
  403814:	lsr	w9, w8, #3
  403818:	and	x9, x9, #0x1c
  40381c:	ldr	w9, [x10, x9]
  403820:	lsr	w8, w9, w8
  403824:	tbz	w8, #0, 4038a0 <ferror@plt+0x2270>
  403828:	mov	w8, #0x1                   	// #1
  40382c:	str	x8, [x19, #24]
  403830:	ldrb	w9, [x20]
  403834:	strb	w8, [x19, #32]
  403838:	str	w9, [x19, #36]
  40383c:	b	403888 <ferror@plt+0x2258>
  403840:	ldr	x8, [x19, #16]
  403844:	mov	w9, #0x1                   	// #1
  403848:	str	x9, [x19, #24]
  40384c:	ldrb	w8, [x8]
  403850:	cbnz	w8, 4038b8 <ferror@plt+0x2288>
  403854:	ldr	w8, [x22]
  403858:	cbnz	w8, 4038d8 <ferror@plt+0x22a8>
  40385c:	mov	w8, #0x1                   	// #1
  403860:	mov	x0, x21
  403864:	strb	w8, [x19, #32]
  403868:	bl	4014c0 <mbsinit@plt>
  40386c:	cbz	w0, 403888 <ferror@plt+0x2258>
  403870:	strb	wzr, [x19]
  403874:	b	403888 <ferror@plt+0x2258>
  403878:	ldr	x0, [x19, #16]
  40387c:	bl	401320 <strlen@plt>
  403880:	str	x0, [x19, #24]
  403884:	strb	wzr, [x19, #32]
  403888:	mov	w8, #0x1                   	// #1
  40388c:	strb	w8, [x19, #12]
  403890:	ldp	x20, x19, [sp, #32]
  403894:	ldp	x22, x21, [sp, #16]
  403898:	ldp	x29, x30, [sp], #48
  40389c:	ret
  4038a0:	add	x0, x19, #0x4
  4038a4:	bl	4014c0 <mbsinit@plt>
  4038a8:	cbz	w0, 4038f8 <ferror@plt+0x22c8>
  4038ac:	mov	w8, #0x1                   	// #1
  4038b0:	strb	w8, [x19]
  4038b4:	b	4037b8 <ferror@plt+0x2188>
  4038b8:	adrp	x0, 404000 <ferror@plt+0x29d0>
  4038bc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4038c0:	adrp	x3, 404000 <ferror@plt+0x29d0>
  4038c4:	add	x0, x0, #0xbf7
  4038c8:	add	x1, x1, #0xc20
  4038cc:	add	x3, x3, #0xc2c
  4038d0:	mov	w2, #0xb2                  	// #178
  4038d4:	bl	4015d0 <__assert_fail@plt>
  4038d8:	adrp	x0, 404000 <ferror@plt+0x29d0>
  4038dc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4038e0:	adrp	x3, 404000 <ferror@plt+0x29d0>
  4038e4:	add	x0, x0, #0xc0e
  4038e8:	add	x1, x1, #0xc20
  4038ec:	add	x3, x3, #0xc2c
  4038f0:	mov	w2, #0xb3                  	// #179
  4038f4:	bl	4015d0 <__assert_fail@plt>
  4038f8:	adrp	x0, 404000 <ferror@plt+0x29d0>
  4038fc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  403900:	adrp	x3, 404000 <ferror@plt+0x29d0>
  403904:	add	x0, x0, #0xba7
  403908:	add	x1, x1, #0xc20
  40390c:	add	x3, x3, #0xc2c
  403910:	mov	w2, #0x96                  	// #150
  403914:	bl	4015d0 <__assert_fail@plt>
  403918:	ldr	x8, [x0, #16]
  40391c:	add	x8, x8, x1
  403920:	str	x8, [x0, #16]
  403924:	ret
  403928:	stp	x29, x30, [sp, #-48]!
  40392c:	stp	x20, x19, [sp, #32]
  403930:	ldrb	w8, [x1]
  403934:	mov	x19, x1
  403938:	mov	x20, x0
  40393c:	str	x21, [sp, #16]
  403940:	mov	x29, sp
  403944:	strb	w8, [x0]
  403948:	cbz	w8, 403958 <ferror@plt+0x2328>
  40394c:	ldur	x8, [x19, #4]
  403950:	stur	x8, [x20, #4]
  403954:	b	40395c <ferror@plt+0x232c>
  403958:	stur	xzr, [x20, #4]
  40395c:	ldrb	w8, [x19, #12]
  403960:	strb	w8, [x20, #12]
  403964:	ldr	x1, [x19, #16]
  403968:	add	x8, x19, #0x28
  40396c:	cmp	x1, x8
  403970:	b.ne	403988 <ferror@plt+0x2358>  // b.any
  403974:	ldr	x2, [x19, #24]
  403978:	add	x21, x20, #0x28
  40397c:	mov	x0, x21
  403980:	bl	401300 <memcpy@plt>
  403984:	mov	x1, x21
  403988:	str	x1, [x20, #16]
  40398c:	ldr	x8, [x19, #24]
  403990:	str	x8, [x20, #24]
  403994:	ldrb	w8, [x19, #32]
  403998:	strb	w8, [x20, #32]
  40399c:	cbz	w8, 4039a8 <ferror@plt+0x2378>
  4039a0:	ldr	w8, [x19, #36]
  4039a4:	str	w8, [x20, #36]
  4039a8:	ldp	x20, x19, [sp, #32]
  4039ac:	ldr	x21, [sp, #16]
  4039b0:	ldp	x29, x30, [sp], #48
  4039b4:	ret
  4039b8:	stp	x29, x30, [sp, #-96]!
  4039bc:	stp	x28, x27, [sp, #16]
  4039c0:	stp	x26, x25, [sp, #32]
  4039c4:	stp	x24, x23, [sp, #48]
  4039c8:	stp	x22, x21, [sp, #64]
  4039cc:	stp	x20, x19, [sp, #80]
  4039d0:	mov	x29, sp
  4039d4:	sub	sp, sp, #0x1, lsl #12
  4039d8:	sub	sp, sp, #0x20
  4039dc:	mov	x20, x4
  4039e0:	mov	x19, x3
  4039e4:	mov	x21, x2
  4039e8:	mov	x22, x1
  4039ec:	mov	x23, x0
  4039f0:	mov	x0, x2
  4039f4:	mov	x1, xzr
  4039f8:	mov	x2, xzr
  4039fc:	mov	x3, xzr
  403a00:	mov	x4, xzr
  403a04:	bl	401510 <iconv@plt>
  403a08:	mov	x24, xzr
  403a0c:	stp	x22, x23, [sp, #16]
  403a10:	cbz	x22, 403a70 <ferror@plt+0x2440>
  403a14:	add	x25, sp, #0x20
  403a18:	mov	w26, #0x1000                	// #4096
  403a1c:	b	403a34 <ferror@plt+0x2404>
  403a20:	ldp	x8, x9, [sp, #8]
  403a24:	add	x27, sp, #0x20
  403a28:	sub	x10, x24, x27
  403a2c:	add	x24, x10, x8
  403a30:	cbz	x9, 403a74 <ferror@plt+0x2444>
  403a34:	add	x1, sp, #0x18
  403a38:	add	x2, sp, #0x10
  403a3c:	add	x3, sp, #0x8
  403a40:	mov	x4, sp
  403a44:	mov	x0, x21
  403a48:	stp	x26, x25, [sp]
  403a4c:	bl	401510 <iconv@plt>
  403a50:	cmn	x0, #0x1
  403a54:	b.ne	403a20 <ferror@plt+0x23f0>  // b.any
  403a58:	bl	4015e0 <__errno_location@plt>
  403a5c:	ldr	w8, [x0]
  403a60:	cmp	w8, #0x7
  403a64:	b.eq	403a20 <ferror@plt+0x23f0>  // b.none
  403a68:	cmp	w8, #0x16
  403a6c:	b.ne	403bb0 <ferror@plt+0x2580>  // b.any
  403a70:	add	x27, sp, #0x20
  403a74:	add	x8, sp, #0x20
  403a78:	mov	w9, #0x1000                	// #4096
  403a7c:	add	x3, sp, #0x8
  403a80:	mov	x4, sp
  403a84:	mov	x0, x21
  403a88:	mov	x1, xzr
  403a8c:	mov	x2, xzr
  403a90:	stp	x9, x8, [sp]
  403a94:	bl	401510 <iconv@plt>
  403a98:	ldr	x8, [sp, #8]
  403a9c:	cmn	x0, #0x1
  403aa0:	sub	x8, x8, x27
  403aa4:	csel	x8, xzr, x8, eq  // eq = none
  403aa8:	b.eq	403bb4 <ferror@plt+0x2584>  // b.none
  403aac:	add	x25, x8, x24
  403ab0:	cbz	x25, 403b28 <ferror@plt+0x24f8>
  403ab4:	ldr	x24, [x19]
  403ab8:	cbz	x24, 403ac8 <ferror@plt+0x2498>
  403abc:	ldr	x8, [x20]
  403ac0:	cmp	x8, x25
  403ac4:	b.cs	403ad8 <ferror@plt+0x24a8>  // b.hs, b.nlast
  403ac8:	mov	x0, x25
  403acc:	bl	4013f0 <malloc@plt>
  403ad0:	mov	x24, x0
  403ad4:	cbz	x0, 403b34 <ferror@plt+0x2504>
  403ad8:	mov	x0, x21
  403adc:	mov	x1, xzr
  403ae0:	mov	x2, xzr
  403ae4:	mov	x3, xzr
  403ae8:	mov	x4, xzr
  403aec:	bl	401510 <iconv@plt>
  403af0:	stp	x22, x23, [sp, #24]
  403af4:	stp	x25, x24, [sp, #8]
  403af8:	cbz	x22, 403b54 <ferror@plt+0x2524>
  403afc:	add	x1, sp, #0x20
  403b00:	add	x2, sp, #0x18
  403b04:	add	x3, sp, #0x10
  403b08:	add	x4, sp, #0x8
  403b0c:	mov	x0, x21
  403b10:	bl	401510 <iconv@plt>
  403b14:	cmn	x0, #0x1
  403b18:	b.eq	403b44 <ferror@plt+0x2514>  // b.none
  403b1c:	ldr	x8, [sp, #24]
  403b20:	cbnz	x8, 403afc <ferror@plt+0x24cc>
  403b24:	b	403b54 <ferror@plt+0x2524>
  403b28:	mov	w0, wzr
  403b2c:	str	xzr, [x20]
  403b30:	b	403bb4 <ferror@plt+0x2584>
  403b34:	bl	4015e0 <__errno_location@plt>
  403b38:	mov	w8, #0xc                   	// #12
  403b3c:	str	w8, [x0]
  403b40:	b	403bb0 <ferror@plt+0x2580>
  403b44:	bl	4015e0 <__errno_location@plt>
  403b48:	ldr	w8, [x0]
  403b4c:	cmp	w8, #0x16
  403b50:	b.ne	403b8c <ferror@plt+0x255c>  // b.any
  403b54:	add	x3, sp, #0x10
  403b58:	add	x4, sp, #0x8
  403b5c:	mov	x0, x21
  403b60:	mov	x1, xzr
  403b64:	mov	x2, xzr
  403b68:	bl	401510 <iconv@plt>
  403b6c:	cmn	x0, #0x1
  403b70:	b.eq	403b8c <ferror@plt+0x255c>  // b.none
  403b74:	ldr	x8, [sp, #8]
  403b78:	cbnz	x8, 403bd8 <ferror@plt+0x25a8>
  403b7c:	mov	w0, wzr
  403b80:	str	x24, [x19]
  403b84:	str	x25, [x20]
  403b88:	b	403bb4 <ferror@plt+0x2584>
  403b8c:	ldr	x8, [x19]
  403b90:	cmp	x24, x8
  403b94:	b.eq	403bb0 <ferror@plt+0x2580>  // b.none
  403b98:	bl	4015e0 <__errno_location@plt>
  403b9c:	ldr	w20, [x0]
  403ba0:	mov	x19, x0
  403ba4:	mov	x0, x24
  403ba8:	bl	401530 <free@plt>
  403bac:	str	w20, [x19]
  403bb0:	mov	w0, #0xffffffff            	// #-1
  403bb4:	add	sp, sp, #0x1, lsl #12
  403bb8:	add	sp, sp, #0x20
  403bbc:	ldp	x20, x19, [sp, #80]
  403bc0:	ldp	x22, x21, [sp, #64]
  403bc4:	ldp	x24, x23, [sp, #48]
  403bc8:	ldp	x26, x25, [sp, #32]
  403bcc:	ldp	x28, x27, [sp, #16]
  403bd0:	ldp	x29, x30, [sp], #96
  403bd4:	ret
  403bd8:	bl	4014b0 <abort@plt>
  403bdc:	sub	sp, sp, #0x60
  403be0:	stp	x29, x30, [sp, #32]
  403be4:	add	x29, sp, #0x20
  403be8:	stp	x24, x23, [sp, #48]
  403bec:	stp	x22, x21, [sp, #64]
  403bf0:	stp	x20, x19, [sp, #80]
  403bf4:	mov	x19, x1
  403bf8:	stur	x0, [x29, #-8]
  403bfc:	bl	401320 <strlen@plt>
  403c00:	lsr	x9, x0, #28
  403c04:	lsl	x8, x0, #4
  403c08:	cmp	x9, #0x0
  403c0c:	csel	x20, x8, x0, eq  // eq = none
  403c10:	add	x23, x20, #0x1
  403c14:	str	x0, [sp, #16]
  403c18:	mov	x0, x23
  403c1c:	bl	4013f0 <malloc@plt>
  403c20:	mov	x21, x0
  403c24:	cbz	x0, 403cc8 <ferror@plt+0x2698>
  403c28:	mov	x0, x19
  403c2c:	mov	x1, xzr
  403c30:	mov	x2, xzr
  403c34:	mov	x3, xzr
  403c38:	mov	x4, xzr
  403c3c:	bl	401510 <iconv@plt>
  403c40:	sub	x1, x29, #0x8
  403c44:	add	x2, sp, #0x10
  403c48:	add	x3, sp, #0x8
  403c4c:	mov	x4, sp
  403c50:	mov	x0, x19
  403c54:	stp	x20, x21, [sp]
  403c58:	bl	401510 <iconv@plt>
  403c5c:	cmn	x0, #0x1
  403c60:	b.eq	403cd8 <ferror@plt+0x26a8>  // b.none
  403c64:	mov	x22, x23
  403c68:	mov	x20, x21
  403c6c:	add	x3, sp, #0x8
  403c70:	mov	x4, sp
  403c74:	mov	x0, x19
  403c78:	mov	x1, xzr
  403c7c:	mov	x2, xzr
  403c80:	bl	401510 <iconv@plt>
  403c84:	cmn	x0, #0x1
  403c88:	b.eq	403d50 <ferror@plt+0x2720>  // b.none
  403c8c:	mov	x24, x22
  403c90:	mov	x21, x20
  403c94:	ldr	x8, [sp, #8]
  403c98:	add	x9, x8, #0x1
  403c9c:	str	x9, [sp, #8]
  403ca0:	strb	wzr, [x8]
  403ca4:	ldr	x8, [sp, #8]
  403ca8:	sub	x1, x8, x21
  403cac:	cmp	x1, x24
  403cb0:	b.cs	403dfc <ferror@plt+0x27cc>  // b.hs, b.nlast
  403cb4:	mov	x0, x21
  403cb8:	bl	401470 <realloc@plt>
  403cbc:	cmp	x0, #0x0
  403cc0:	csel	x21, x21, x0, eq  // eq = none
  403cc4:	b	403dfc <ferror@plt+0x27cc>
  403cc8:	bl	4015e0 <__errno_location@plt>
  403ccc:	mov	w8, #0xc                   	// #12
  403cd0:	str	w8, [x0]
  403cd4:	b	403dfc <ferror@plt+0x27cc>
  403cd8:	bl	4015e0 <__errno_location@plt>
  403cdc:	mov	x24, x0
  403ce0:	ldr	w8, [x24]
  403ce4:	cmp	w8, #0x7
  403ce8:	b.ne	403e18 <ferror@plt+0x27e8>  // b.any
  403cec:	lsl	x22, x23, #1
  403cf0:	cmp	x22, x23
  403cf4:	b.ls	403dc8 <ferror@plt+0x2798>  // b.plast
  403cf8:	ldr	x23, [sp, #8]
  403cfc:	mov	x0, x21
  403d00:	mov	x1, x22
  403d04:	bl	401470 <realloc@plt>
  403d08:	cbz	x0, 403dc8 <ferror@plt+0x2798>
  403d0c:	sub	x8, x23, x21
  403d10:	add	x9, x0, x8
  403d14:	mvn	x8, x8
  403d18:	mov	x20, x0
  403d1c:	add	x8, x22, x8
  403d20:	sub	x1, x29, #0x8
  403d24:	add	x2, sp, #0x10
  403d28:	add	x3, sp, #0x8
  403d2c:	mov	x4, sp
  403d30:	mov	x0, x19
  403d34:	stp	x8, x9, [sp]
  403d38:	bl	401510 <iconv@plt>
  403d3c:	cmn	x0, #0x1
  403d40:	mov	x21, x20
  403d44:	mov	x23, x22
  403d48:	b.eq	403ce0 <ferror@plt+0x26b0>  // b.none
  403d4c:	b	403c6c <ferror@plt+0x263c>
  403d50:	bl	4015e0 <__errno_location@plt>
  403d54:	mov	x23, x0
  403d58:	ldr	w8, [x23]
  403d5c:	cmp	w8, #0x7
  403d60:	b.ne	403ddc <ferror@plt+0x27ac>  // b.any
  403d64:	lsl	x24, x22, #1
  403d68:	cmp	x24, x22
  403d6c:	b.ls	403dd4 <ferror@plt+0x27a4>  // b.plast
  403d70:	ldr	x22, [sp, #8]
  403d74:	mov	x0, x20
  403d78:	mov	x1, x24
  403d7c:	bl	401470 <realloc@plt>
  403d80:	cbz	x0, 403dd4 <ferror@plt+0x27a4>
  403d84:	sub	x8, x22, x20
  403d88:	add	x9, x0, x8
  403d8c:	mvn	x8, x8
  403d90:	mov	x21, x0
  403d94:	add	x8, x24, x8
  403d98:	add	x3, sp, #0x8
  403d9c:	mov	x4, sp
  403da0:	mov	x0, x19
  403da4:	mov	x1, xzr
  403da8:	mov	x2, xzr
  403dac:	stp	x8, x9, [sp]
  403db0:	bl	401510 <iconv@plt>
  403db4:	cmn	x0, #0x1
  403db8:	mov	x20, x21
  403dbc:	mov	x22, x24
  403dc0:	b.eq	403d58 <ferror@plt+0x2728>  // b.none
  403dc4:	b	403c94 <ferror@plt+0x2664>
  403dc8:	mov	w8, #0xc                   	// #12
  403dcc:	str	w8, [x24]
  403dd0:	b	403de0 <ferror@plt+0x27b0>
  403dd4:	mov	w8, #0xc                   	// #12
  403dd8:	str	w8, [x23]
  403ddc:	mov	x21, x20
  403de0:	bl	4015e0 <__errno_location@plt>
  403de4:	ldr	w20, [x0]
  403de8:	mov	x19, x0
  403dec:	mov	x0, x21
  403df0:	bl	401530 <free@plt>
  403df4:	mov	x21, xzr
  403df8:	str	w20, [x19]
  403dfc:	mov	x0, x21
  403e00:	ldp	x20, x19, [sp, #80]
  403e04:	ldp	x22, x21, [sp, #64]
  403e08:	ldp	x24, x23, [sp, #48]
  403e0c:	ldp	x29, x30, [sp, #32]
  403e10:	add	sp, sp, #0x60
  403e14:	ret
  403e18:	cmp	w8, #0x16
  403e1c:	b.eq	403c64 <ferror@plt+0x2634>  // b.none
  403e20:	mov	x20, x21
  403e24:	b	403de0 <ferror@plt+0x27b0>
  403e28:	stp	x29, x30, [sp, #-48]!
  403e2c:	stp	x22, x21, [sp, #16]
  403e30:	stp	x20, x19, [sp, #32]
  403e34:	ldrb	w8, [x0]
  403e38:	mov	x19, x0
  403e3c:	mov	x29, sp
  403e40:	cbz	w8, 403eb4 <ferror@plt+0x2884>
  403e44:	mov	x21, x1
  403e48:	mov	x0, x1
  403e4c:	mov	x1, x2
  403e50:	mov	x20, x2
  403e54:	bl	402bcc <ferror@plt+0x159c>
  403e58:	cbz	w0, 403eb4 <ferror@plt+0x2884>
  403e5c:	mov	x0, x20
  403e60:	mov	x1, x21
  403e64:	bl	401580 <iconv_open@plt>
  403e68:	cmn	x0, #0x1
  403e6c:	b.eq	403ed4 <ferror@plt+0x28a4>  // b.none
  403e70:	mov	x20, x0
  403e74:	mov	x0, x19
  403e78:	mov	x1, x20
  403e7c:	bl	403bdc <ferror@plt+0x25ac>
  403e80:	mov	x19, x0
  403e84:	cbz	x0, 403edc <ferror@plt+0x28ac>
  403e88:	mov	x0, x20
  403e8c:	bl	401370 <iconv_close@plt>
  403e90:	tbz	w0, #31, 403ef4 <ferror@plt+0x28c4>
  403e94:	bl	4015e0 <__errno_location@plt>
  403e98:	ldr	w21, [x0]
  403e9c:	mov	x20, x0
  403ea0:	mov	x0, x19
  403ea4:	bl	401530 <free@plt>
  403ea8:	mov	x19, xzr
  403eac:	str	w21, [x20]
  403eb0:	b	403ef4 <ferror@plt+0x28c4>
  403eb4:	mov	x0, x19
  403eb8:	bl	401480 <strdup@plt>
  403ebc:	mov	x19, x0
  403ec0:	cbnz	x0, 403ef4 <ferror@plt+0x28c4>
  403ec4:	bl	4015e0 <__errno_location@plt>
  403ec8:	mov	w8, #0xc                   	// #12
  403ecc:	str	w8, [x0]
  403ed0:	b	403ef4 <ferror@plt+0x28c4>
  403ed4:	mov	x19, xzr
  403ed8:	b	403ef4 <ferror@plt+0x28c4>
  403edc:	bl	4015e0 <__errno_location@plt>
  403ee0:	ldr	w22, [x0]
  403ee4:	mov	x21, x0
  403ee8:	mov	x0, x20
  403eec:	bl	401370 <iconv_close@plt>
  403ef0:	str	w22, [x21]
  403ef4:	mov	x0, x19
  403ef8:	ldp	x20, x19, [sp, #32]
  403efc:	ldp	x22, x21, [sp, #16]
  403f00:	ldp	x29, x30, [sp], #48
  403f04:	ret
  403f08:	stp	x29, x30, [sp, #-32]!
  403f0c:	stp	x20, x19, [sp, #16]
  403f10:	mov	x19, x1
  403f14:	mov	w1, wzr
  403f18:	mov	x2, x19
  403f1c:	mov	x29, sp
  403f20:	mov	x20, x0
  403f24:	bl	401590 <memchr@plt>
  403f28:	sub	x8, x0, x20
  403f2c:	cmp	x0, #0x0
  403f30:	csinc	x0, x19, x8, eq  // eq = none
  403f34:	ldp	x20, x19, [sp, #16]
  403f38:	ldp	x29, x30, [sp], #32
  403f3c:	ret
  403f40:	sub	sp, sp, #0x40
  403f44:	stp	x29, x30, [sp, #16]
  403f48:	add	x29, sp, #0x10
  403f4c:	cmp	x0, #0x0
  403f50:	sub	x8, x29, #0x4
  403f54:	stp	x20, x19, [sp, #48]
  403f58:	csel	x20, x8, x0, eq  // eq = none
  403f5c:	mov	x0, x20
  403f60:	stp	x22, x21, [sp, #32]
  403f64:	mov	x22, x2
  403f68:	mov	x19, x1
  403f6c:	bl	4012f0 <mbrtowc@plt>
  403f70:	mov	x21, x0
  403f74:	cbz	x22, 403f98 <ferror@plt+0x2968>
  403f78:	cmn	x21, #0x2
  403f7c:	b.cc	403f98 <ferror@plt+0x2968>  // b.lo, b.ul, b.last
  403f80:	mov	w0, wzr
  403f84:	bl	403fb0 <ferror@plt+0x2980>
  403f88:	tbnz	w0, #0, 403f98 <ferror@plt+0x2968>
  403f8c:	ldrb	w8, [x19]
  403f90:	mov	w21, #0x1                   	// #1
  403f94:	str	w8, [x20]
  403f98:	mov	x0, x21
  403f9c:	ldp	x20, x19, [sp, #48]
  403fa0:	ldp	x22, x21, [sp, #32]
  403fa4:	ldp	x29, x30, [sp, #16]
  403fa8:	add	sp, sp, #0x40
  403fac:	ret
  403fb0:	stp	x29, x30, [sp, #-32]!
  403fb4:	mov	x1, xzr
  403fb8:	str	x19, [sp, #16]
  403fbc:	mov	x29, sp
  403fc0:	bl	401620 <setlocale@plt>
  403fc4:	cbz	x0, 403ff0 <ferror@plt+0x29c0>
  403fc8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  403fcc:	add	x1, x1, #0xc5c
  403fd0:	mov	x19, x0
  403fd4:	bl	4014f0 <strcmp@plt>
  403fd8:	cbz	w0, 403ff8 <ferror@plt+0x29c8>
  403fdc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  403fe0:	add	x1, x1, #0xc5e
  403fe4:	mov	x0, x19
  403fe8:	bl	4014f0 <strcmp@plt>
  403fec:	cbz	w0, 403ff8 <ferror@plt+0x29c8>
  403ff0:	mov	w0, #0x1                   	// #1
  403ff4:	b	403ffc <ferror@plt+0x29cc>
  403ff8:	mov	w0, wzr
  403ffc:	ldr	x19, [sp, #16]
  404000:	ldp	x29, x30, [sp], #32
  404004:	ret
  404008:	stp	x29, x30, [sp, #-16]!
  40400c:	cmn	x0, #0x21
  404010:	mov	x29, sp
  404014:	b.hi	404044 <ferror@plt+0x2a14>  // b.pmore
  404018:	add	x0, x0, #0x20
  40401c:	bl	4013f0 <malloc@plt>
  404020:	cbz	x0, 40403c <ferror@plt+0x2a0c>
  404024:	add	x9, x0, #0x10
  404028:	and	x9, x9, #0xffffffffffffffe0
  40402c:	mov	x8, x0
  404030:	orr	x0, x9, #0x10
  404034:	sub	w8, w0, w8
  404038:	sturb	w8, [x0, #-1]
  40403c:	ldp	x29, x30, [sp], #16
  404040:	ret
  404044:	mov	x0, xzr
  404048:	ldp	x29, x30, [sp], #16
  40404c:	ret
  404050:	stp	x29, x30, [sp, #-16]!
  404054:	tst	x0, #0xf
  404058:	mov	x29, sp
  40405c:	b.ne	40407c <ferror@plt+0x2a4c>  // b.any
  404060:	tbnz	w0, #4, 40406c <ferror@plt+0x2a3c>
  404064:	ldp	x29, x30, [sp], #16
  404068:	ret
  40406c:	ldurb	w8, [x0, #-1]
  404070:	sub	x0, x0, x8
  404074:	ldp	x29, x30, [sp], #16
  404078:	b	401530 <free@plt>
  40407c:	bl	4014b0 <abort@plt>
  404080:	stp	x29, x30, [sp, #-32]!
  404084:	str	x19, [sp, #16]
  404088:	mov	x29, sp
  40408c:	mov	w19, w0
  404090:	bl	401400 <wcwidth@plt>
  404094:	tbz	w0, #31, 4040a8 <ferror@plt+0x2a78>
  404098:	mov	w0, w19
  40409c:	bl	4013b0 <iswcntrl@plt>
  4040a0:	cmp	w0, #0x0
  4040a4:	cset	w0, eq  // eq = none
  4040a8:	ldr	x19, [sp, #16]
  4040ac:	ldp	x29, x30, [sp], #32
  4040b0:	ret
  4040b4:	stp	x29, x30, [sp, #-48]!
  4040b8:	str	x21, [sp, #16]
  4040bc:	stp	x20, x19, [sp, #32]
  4040c0:	mov	x8, x1
  4040c4:	mov	x19, x1
  4040c8:	ldr	x1, [x8], #24
  4040cc:	mov	x20, x0
  4040d0:	mov	x29, sp
  4040d4:	cmp	x1, x8
  4040d8:	b.ne	4040f0 <ferror@plt+0x2ac0>  // b.any
  4040dc:	ldr	x2, [x19, #8]
  4040e0:	add	x21, x20, #0x18
  4040e4:	mov	x0, x21
  4040e8:	bl	401300 <memcpy@plt>
  4040ec:	mov	x1, x21
  4040f0:	str	x1, [x20]
  4040f4:	ldr	x8, [x19, #8]
  4040f8:	str	x8, [x20, #8]
  4040fc:	ldrb	w8, [x19, #16]
  404100:	strb	w8, [x20, #16]
  404104:	cbz	w8, 404110 <ferror@plt+0x2ae0>
  404108:	ldr	w8, [x19, #20]
  40410c:	str	w8, [x20, #20]
  404110:	ldp	x20, x19, [sp, #32]
  404114:	ldr	x21, [sp, #16]
  404118:	ldp	x29, x30, [sp], #48
  40411c:	ret
  404120:	lsr	w8, w0, #3
  404124:	adrp	x9, 404000 <ferror@plt+0x29d0>
  404128:	and	x8, x8, #0x1c
  40412c:	add	x9, x9, #0xc64
  404130:	ldr	w8, [x9, x8]
  404134:	lsr	w8, w8, w0
  404138:	and	w0, w8, #0x1
  40413c:	ret
  404140:	sub	sp, sp, #0x60
  404144:	stp	x29, x30, [sp, #64]
  404148:	str	x19, [sp, #80]
  40414c:	add	x29, sp, #0x40
  404150:	mov	x19, x0
  404154:	bl	401540 <__ctype_get_mb_cur_max@plt>
  404158:	cmp	x0, #0x2
  40415c:	b.cc	4041d0 <ferror@plt+0x2ba0>  // b.lo, b.ul, b.last
  404160:	mov	x0, sp
  404164:	str	x19, [sp, #16]
  404168:	strb	wzr, [sp]
  40416c:	stur	xzr, [sp, #4]
  404170:	strb	wzr, [sp, #12]
  404174:	bl	403790 <ferror@plt+0x2160>
  404178:	ldrb	w8, [sp, #32]
  40417c:	cbz	w8, 40418c <ferror@plt+0x2b5c>
  404180:	ldr	w8, [sp, #36]
  404184:	mov	x19, xzr
  404188:	cbz	w8, 4041bc <ferror@plt+0x2b8c>
  40418c:	mov	x19, xzr
  404190:	ldp	x9, x8, [sp, #16]
  404194:	mov	x0, sp
  404198:	add	x19, x19, #0x1
  40419c:	strb	wzr, [sp, #12]
  4041a0:	add	x8, x9, x8
  4041a4:	str	x8, [sp, #16]
  4041a8:	bl	403790 <ferror@plt+0x2160>
  4041ac:	ldrb	w9, [sp, #32]
  4041b0:	ldr	w8, [sp, #36]
  4041b4:	cbz	w9, 404190 <ferror@plt+0x2b60>
  4041b8:	cbnz	w8, 404190 <ferror@plt+0x2b60>
  4041bc:	mov	x0, x19
  4041c0:	ldr	x19, [sp, #80]
  4041c4:	ldp	x29, x30, [sp, #64]
  4041c8:	add	sp, sp, #0x60
  4041cc:	ret
  4041d0:	mov	x0, x19
  4041d4:	ldr	x19, [sp, #80]
  4041d8:	ldp	x29, x30, [sp, #64]
  4041dc:	add	sp, sp, #0x60
  4041e0:	b	401320 <strlen@plt>
  4041e4:	nop
  4041e8:	stp	x29, x30, [sp, #-64]!
  4041ec:	mov	x29, sp
  4041f0:	stp	x19, x20, [sp, #16]
  4041f4:	adrp	x20, 414000 <ferror@plt+0x129d0>
  4041f8:	add	x20, x20, #0xdf0
  4041fc:	stp	x21, x22, [sp, #32]
  404200:	adrp	x21, 414000 <ferror@plt+0x129d0>
  404204:	add	x21, x21, #0xde8
  404208:	sub	x20, x20, x21
  40420c:	mov	w22, w0
  404210:	stp	x23, x24, [sp, #48]
  404214:	mov	x23, x1
  404218:	mov	x24, x2
  40421c:	bl	4012b0 <mbrtowc@plt-0x40>
  404220:	cmp	xzr, x20, asr #3
  404224:	b.eq	404250 <ferror@plt+0x2c20>  // b.none
  404228:	asr	x20, x20, #3
  40422c:	mov	x19, #0x0                   	// #0
  404230:	ldr	x3, [x21, x19, lsl #3]
  404234:	mov	x2, x24
  404238:	add	x19, x19, #0x1
  40423c:	mov	x1, x23
  404240:	mov	w0, w22
  404244:	blr	x3
  404248:	cmp	x20, x19
  40424c:	b.ne	404230 <ferror@plt+0x2c00>  // b.any
  404250:	ldp	x19, x20, [sp, #16]
  404254:	ldp	x21, x22, [sp, #32]
  404258:	ldp	x23, x24, [sp, #48]
  40425c:	ldp	x29, x30, [sp], #64
  404260:	ret
  404264:	nop
  404268:	ret
  40426c:	nop
  404270:	adrp	x2, 415000 <ferror@plt+0x139d0>
  404274:	mov	x1, #0x0                   	// #0
  404278:	ldr	x2, [x2, #432]
  40427c:	b	401390 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404280 <.fini>:
  404280:	stp	x29, x30, [sp, #-16]!
  404284:	mov	x29, sp
  404288:	ldp	x29, x30, [sp], #16
  40428c:	ret
