;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-123
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SUB -907, <-120
	SUB -907, <-120
	SPL -7, @-20
	SUB @127, -104
	MOV -7, <-20
	CMP 401, 20
	SUB @127, 106
	SUB @-157, -100
	SUB 401, 20
	ADD 10, 9
	SLT 121, 0
	SUB @127, 106
	SUB @127, 106
	MOV -1, <-30
	SUB @127, 106
	SUB 12, @10
	SLT #570, <1
	ADD #570, <1
	SUB <121, 106
	SPL -7, @-20
	DJN <-127, 100
	SUB -207, <-123
	SUB @127, 106
	SUB @1, 0
	SUB <121, 106
	SLT #570, <1
	CMP 401, 20
	MOV -7, <-20
	SLT 20, @-12
	SUB <121, 106
	SLT 20, @-12
	SUB @1, 0
	MOV -7, <-20
	MOV -1, <-30
	SPL 0, #2
	ADD #570, <1
	MOV -7, <-20
	ADD #570, <1
	CMP -207, <-123
	MOV -7, <-20
	SLT 20, @-12
	MOV -7, <-20
	SPL 0, #2
	SLT 121, 0
	CMP -702, -10
	SLT 20, @-12
	CMP -207, <-123
	SUB -907, <-120
