#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr 12 10:36:05 2021
# Process ID: 12897
# Current directory: /home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog
# Command line: vivado -notrace -mode batch -source run_vivado.tcl
# Log file: /home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/vivado.log
# Journal file: /home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Wrote  : </home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
Wrote  : </home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
[Mon Apr 12 10:36:19 2021] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Mon Apr 12 10:36:19 2021] Launched synth_1...
Run output will be captured here: /home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/runme.log
[Mon Apr 12 10:36:19 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14157
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2393.379 ; gain = 0.000 ; free physical = 13891 ; free virtual = 125772
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/.Xil/Vivado-13954-seal-lambda/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/.Xil/Vivado-13954-seal-lambda/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2393.379 ; gain = 0.000 ; free physical = 13745 ; free virtual = 125642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2393.379 ; gain = 0.000 ; free physical = 14345 ; free virtual = 126243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2393.379 ; gain = 0.000 ; free physical = 14344 ; free virtual = 126243
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2393.379 ; gain = 0.000 ; free physical = 14333 ; free virtual = 126231
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2457.312 ; gain = 0.000 ; free physical = 13932 ; free virtual = 125838
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2457.312 ; gain = 0.000 ; free physical = 13929 ; free virtual = 125835
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2457.312 ; gain = 63.934 ; free physical = 13418 ; free virtual = 125325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2457.312 ; gain = 63.934 ; free physical = 13416 ; free virtual = 125323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2457.312 ; gain = 63.934 ; free physical = 13414 ; free virtual = 125320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2457.312 ; gain = 63.934 ; free physical = 13405 ; free virtual = 125312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2457.312 ; gain = 63.934 ; free physical = 12895 ; free virtual = 124805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2457.312 ; gain = 63.934 ; free physical = 12187 ; free virtual = 124106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2457.312 ; gain = 63.934 ; free physical = 12186 ; free virtual = 124105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2465.328 ; gain = 71.949 ; free physical = 12182 ; free virtual = 124101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2471.266 ; gain = 77.887 ; free physical = 12630 ; free virtual = 124545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2471.266 ; gain = 77.887 ; free physical = 12630 ; free virtual = 124545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2471.266 ; gain = 77.887 ; free physical = 12630 ; free virtual = 124545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2471.266 ; gain = 77.887 ; free physical = 12630 ; free virtual = 124545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2471.266 ; gain = 77.887 ; free physical = 12630 ; free virtual = 124545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2471.266 ; gain = 77.887 ; free physical = 12630 ; free virtual = 124545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2471.266 ; gain = 77.887 ; free physical = 12630 ; free virtual = 124545
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2471.266 ; gain = 13.953 ; free physical = 12682 ; free virtual = 124597
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2471.273 ; gain = 77.887 ; free physical = 12682 ; free virtual = 124597
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2471.273 ; gain = 0.000 ; free physical = 12675 ; free virtual = 124590
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2480.172 ; gain = 0.000 ; free physical = 13068 ; free virtual = 124982
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2480.172 ; gain = 86.891 ; free physical = 13189 ; free virtual = 125104
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 12 10:37:27 2021...
[Mon Apr 12 10:37:37 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:01:04 ; elapsed = 00:01:18 . Memory (MB): peak = 2538.473 ; gain = 0.000 ; free physical = 13087 ; free virtual = 125000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.473 ; gain = 0.000 ; free physical = 12713 ; free virtual = 124626
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.473 ; gain = 0.000 ; free physical = 12726 ; free virtual = 124639
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Running report: report_utilization -file ./report/fn1_utilization_synth.rpt
Contents of report file './report/fn1_utilization_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 12 10:37:40 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file ./report/fn1_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |  111 |     0 |     53200 |  0.21 |
|   LUT as Logic          |  111 |     0 |     53200 |  0.21 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         |  140 |     0 |    106400 |  0.13 |
|   Register as Flip Flop |  140 |     0 |    106400 |  0.13 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 139   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  139 |        Flop & Latch |
| LUT1     |   59 |                 LUT |
| LUT3     |   29 |                 LUT |
| CARRY4   |   26 |          CarryLogic |
| LUT2     |   16 |                 LUT |
| LUT4     |   15 |                 LUT |
| LUT5     |    9 |                 LUT |
| LUT6     |    6 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/fn1_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2885.461 ; gain = 346.988 ; free physical = 12192 ; free virtual = 124137
Contents of report file './report/fn1_timing_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 12 10:37:46 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file ./report/fn1_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (26)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.040        0.000                      0                  149        0.256        0.000                      0                  149        4.500        0.000                       0                   140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              6.040        0.000                      0                  149        0.256        0.000                      0                  149        4.500        0.000                       0                   140  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/divisor0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 2.808ns (71.035%)  route 1.145ns (28.965%))
  Logic Levels:           11  (CARRY4=9 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/divisor0_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/divisor0_reg[0]/Q
                         net (fo=3, unplaced)         0.824     2.315    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/divisor0_reg_n_0_[0]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.610 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry_i_4__0/O
                         net (fo=1, unplaced)         0.000     2.610    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry_i_4__0_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.143 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, unplaced)         0.009     3.152    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.269 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.269    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.386 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.386    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.503 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     3.503    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.620 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.620    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.737 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     3.737    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.854 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     3.854    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.971 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, unplaced)         0.000     3.971    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__6_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.308 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__7/O[1]
                         net (fo=1, unplaced)         0.312     4.620    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__7_n_6
                         LUT5 (Prop_lut5_I3_O)        0.306     4.926 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/remd_tmp[0]_i_1/O
                         net (fo=1, unplaced)         0.000     4.926    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/remd_tmp[0]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  6.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/remd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.262ns (65.874%)  route 0.136ns (34.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/remd_reg[0]/Q
                         net (fo=2, unplaced)         0.136     0.710    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/remd_reg[0]
                         LUT3 (Prop_lut3_I2_O)        0.098     0.808 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/remd[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.808    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/remd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/remd_reg[0]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/remd_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C




INFO: [Timing 38-480] Writing timing data to binary archive.
[Mon Apr 12 10:37:46 2021] Launched impl_1...
Run output will be captured here: /home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/runme.log
[Mon Apr 12 10:37:46 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2397.203 ; gain = 0.000 ; free physical = 11169 ; free virtual = 123118
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2399.316 ; gain = 0.000 ; free physical = 9596 ; free virtual = 121545
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2710.875 ; gain = 0.000 ; free physical = 9694 ; free virtual = 121658
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2710.875 ; gain = 319.609 ; free physical = 9694 ; free virtual = 121658
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2871.031 ; gain = 145.312 ; free physical = 9627 ; free virtual = 121590

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: f0679d10

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2871.031 ; gain = 0.000 ; free physical = 9626 ; free virtual = 121590

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f0679d10

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2928.016 ; gain = 0.000 ; free physical = 9463 ; free virtual = 121427
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c4b0a40c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2928.016 ; gain = 0.000 ; free physical = 9463 ; free virtual = 121426
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 81c673c0

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2928.016 ; gain = 0.000 ; free physical = 9463 ; free virtual = 121426
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 81c673c0

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2928.016 ; gain = 0.000 ; free physical = 9463 ; free virtual = 121426
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 81c673c0

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2928.016 ; gain = 0.000 ; free physical = 9463 ; free virtual = 121426
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 81c673c0

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2928.016 ; gain = 0.000 ; free physical = 9463 ; free virtual = 121426
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2928.016 ; gain = 0.000 ; free physical = 9470 ; free virtual = 121433
Ending Logic Optimization Task | Checksum: 39eafccf

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2928.016 ; gain = 0.000 ; free physical = 9470 ; free virtual = 121433

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 39eafccf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2928.016 ; gain = 0.000 ; free physical = 9468 ; free virtual = 121431

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 39eafccf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2928.016 ; gain = 0.000 ; free physical = 9468 ; free virtual = 121431

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2928.016 ; gain = 0.000 ; free physical = 9468 ; free virtual = 121431
Ending Netlist Obfuscation Task | Checksum: 39eafccf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2928.016 ; gain = 0.000 ; free physical = 9468 ; free virtual = 121431
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3084.969 ; gain = 0.000 ; free physical = 9425 ; free virtual = 121402
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1826c4a5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3084.969 ; gain = 0.000 ; free physical = 9425 ; free virtual = 121402
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3084.969 ; gain = 0.000 ; free physical = 9425 ; free virtual = 121402

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f1aeaaa4

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3108.980 ; gain = 24.012 ; free physical = 9439 ; free virtual = 121428

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15da6f569

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3140.996 ; gain = 56.027 ; free physical = 9447 ; free virtual = 121440

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15da6f569

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3140.996 ; gain = 56.027 ; free physical = 9447 ; free virtual = 121440
Phase 1 Placer Initialization | Checksum: 15da6f569

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3140.996 ; gain = 56.027 ; free physical = 9446 ; free virtual = 121439

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16395fe39

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3157.004 ; gain = 72.035 ; free physical = 9437 ; free virtual = 121427

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1529a4b39

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3157.004 ; gain = 72.035 ; free physical = 9438 ; free virtual = 121428

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3165.008 ; gain = 0.000 ; free physical = 9386 ; free virtual = 121384

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 11a688e56

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.008 ; gain = 80.039 ; free physical = 9386 ; free virtual = 121384
Phase 2.3 Global Placement Core | Checksum: 12ca10afd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.008 ; gain = 80.039 ; free physical = 9385 ; free virtual = 121384
Phase 2 Global Placement | Checksum: 12ca10afd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.008 ; gain = 80.039 ; free physical = 9385 ; free virtual = 121384

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e576bc39

Time (s): cpu = 00:00:14 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.008 ; gain = 80.039 ; free physical = 9384 ; free virtual = 121383

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2712fee2e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.008 ; gain = 80.039 ; free physical = 9382 ; free virtual = 121382

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dc5a2a13

Time (s): cpu = 00:00:14 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.008 ; gain = 80.039 ; free physical = 9382 ; free virtual = 121382

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 27275c960

Time (s): cpu = 00:00:14 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.008 ; gain = 80.039 ; free physical = 9382 ; free virtual = 121382

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 22a52e154

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3165.008 ; gain = 80.039 ; free physical = 9407 ; free virtual = 121380

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2a8ad5d77

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3165.008 ; gain = 80.039 ; free physical = 9406 ; free virtual = 121379

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a3ca70ca

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3165.008 ; gain = 80.039 ; free physical = 9406 ; free virtual = 121379
Phase 3 Detail Placement | Checksum: 1a3ca70ca

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3165.008 ; gain = 80.039 ; free physical = 9406 ; free virtual = 121379

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d6534dd0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.648 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ab2f2bc3

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3165.008 ; gain = 0.000 ; free physical = 9408 ; free virtual = 121380
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1605b3d05

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3165.008 ; gain = 0.000 ; free physical = 9408 ; free virtual = 121380
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d6534dd0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3165.008 ; gain = 80.039 ; free physical = 9408 ; free virtual = 121380
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.648. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3165.008 ; gain = 80.039 ; free physical = 9408 ; free virtual = 121380
Phase 4.1 Post Commit Optimization | Checksum: 23bf49e59

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3165.008 ; gain = 80.039 ; free physical = 9408 ; free virtual = 121380

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 23bf49e59

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3165.008 ; gain = 80.039 ; free physical = 9408 ; free virtual = 121380

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 23bf49e59

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3165.008 ; gain = 80.039 ; free physical = 9408 ; free virtual = 121380
Phase 4.3 Placer Reporting | Checksum: 23bf49e59

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3165.008 ; gain = 80.039 ; free physical = 9408 ; free virtual = 121380

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3165.008 ; gain = 0.000 ; free physical = 9408 ; free virtual = 121380

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3165.008 ; gain = 80.039 ; free physical = 9408 ; free virtual = 121380
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 169c7469c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3165.008 ; gain = 80.039 ; free physical = 9408 ; free virtual = 121380
Ending Placer Task | Checksum: 6c69ad1e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3165.008 ; gain = 80.039 ; free physical = 9407 ; free virtual = 121380
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3165.008 ; gain = 0.000 ; free physical = 9428 ; free virtual = 121402
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3165.008 ; gain = 0.000 ; free physical = 9412 ; free virtual = 121385
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3165.008 ; gain = 0.000 ; free physical = 9406 ; free virtual = 121379
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3165.008 ; gain = 0.000 ; free physical = 9367 ; free virtual = 121341
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4ce85a37 ConstDB: 0 ShapeSum: 1f8152e7 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 14c5791a7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3165.008 ; gain = 0.000 ; free physical = 9251 ; free virtual = 121245
Post Restoration Checksum: NetGraph: c84fde18 NumContArr: 8407b38f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14c5791a7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3167.730 ; gain = 2.723 ; free physical = 9251 ; free virtual = 121245

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14c5791a7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3176.730 ; gain = 11.723 ; free physical = 9216 ; free virtual = 121210

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14c5791a7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3176.730 ; gain = 11.723 ; free physical = 9216 ; free virtual = 121210
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19512ae29

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3190.613 ; gain = 25.605 ; free physical = 9220 ; free virtual = 121214
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.666  | TNS=0.000  | WHS=0.104  | THS=0.000  |

Phase 2 Router Initialization | Checksum: d7d43f3b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3190.613 ; gain = 25.605 ; free physical = 9222 ; free virtual = 121216

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 179
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 179
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: d7d43f3b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3190.613 ; gain = 25.605 ; free physical = 9219 ; free virtual = 121213
Phase 3 Initial Routing | Checksum: 1fed12fa3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3190.613 ; gain = 25.605 ; free physical = 9214 ; free virtual = 121208

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.562  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19d3cb337

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3190.613 ; gain = 25.605 ; free physical = 9217 ; free virtual = 121211
Phase 4 Rip-up And Reroute | Checksum: 19d3cb337

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3190.613 ; gain = 25.605 ; free physical = 9217 ; free virtual = 121211

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19d3cb337

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3190.613 ; gain = 25.605 ; free physical = 9217 ; free virtual = 121211

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19d3cb337

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3190.613 ; gain = 25.605 ; free physical = 9217 ; free virtual = 121211
Phase 5 Delay and Skew Optimization | Checksum: 19d3cb337

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3190.613 ; gain = 25.605 ; free physical = 9217 ; free virtual = 121211

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15592b523

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3190.613 ; gain = 25.605 ; free physical = 9217 ; free virtual = 121211
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.562  | TNS=0.000  | WHS=0.097  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15592b523

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3190.613 ; gain = 25.605 ; free physical = 9217 ; free virtual = 121211
Phase 6 Post Hold Fix | Checksum: 15592b523

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3190.613 ; gain = 25.605 ; free physical = 9216 ; free virtual = 121210

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00942322 %
  Global Horizontal Routing Utilization  = 0.0122549 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 116a3eddb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3190.613 ; gain = 25.605 ; free physical = 9217 ; free virtual = 121211

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 116a3eddb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3190.613 ; gain = 25.605 ; free physical = 9216 ; free virtual = 121210

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e4df2392

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3222.629 ; gain = 57.621 ; free physical = 9205 ; free virtual = 121199

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.562  | TNS=0.000  | WHS=0.097  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e4df2392

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3222.629 ; gain = 57.621 ; free physical = 9205 ; free virtual = 121199
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3222.629 ; gain = 57.621 ; free physical = 9241 ; free virtual = 121235

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3222.629 ; gain = 57.621 ; free physical = 9241 ; free virtual = 121235
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3222.629 ; gain = 0.000 ; free physical = 9245 ; free virtual = 121241
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
99 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Apr 12 10:38:31 2021...
[Mon Apr 12 10:38:42 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:56 . Memory (MB): peak = 2928.449 ; gain = 0.000 ; free physical = 11962 ; free virtual = 123984
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2928.449 ; gain = 0.000 ; free physical = 11954 ; free virtual = 123977
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3143.656 ; gain = 0.000 ; free physical = 11799 ; free virtual = 123822
Restored from archive | CPU: 0.030000 secs | Memory: 0.257675 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3143.656 ; gain = 0.000 ; free physical = 11799 ; free virtual = 123822
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3143.656 ; gain = 0.000 ; free physical = 11799 ; free virtual = 123822
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Running report: report_route_status -file ./report/fn1_status_routed.rpt
Contents of report file './report/fn1_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :         385 :
       # of nets not needing routing.......... :         204 :
           # of internally routed nets........ :         160 :
           # of implicitly routed ports....... :          44 :
       # of routable nets..................... :         181 :
           # of fully routed nets............. :         181 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/fn1_timing_paths_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 12 10:38:43 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.960ns (44.699%)  route 2.425ns (55.301%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X28Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=39, routed)          1.493     2.922    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X33Y65         LUT3 (Prop_lut3_I0_O)        0.124     3.046 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5/O
                         net (fo=1, routed)           0.000     3.046    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.447 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.447    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.561 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.561    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.675 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.675    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.789 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.789    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.123 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__3/O[1]
                         net (fo=8, routed)           0.932     5.055    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/p_0_in_0
    SLICE_X31Y65         LUT4 (Prop_lut4_I2_O)        0.303     5.358 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     5.358    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[2]_i_1_n_0
    SLICE_X31Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X31Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y65         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -5.358    
  -------------------------------------------------------------------
                         slack                                  5.562    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/dividend_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 2.565ns (60.249%)  route 1.692ns (39.751%))
  Logic Levels:           11  (CARRY4=9 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/ap_clk
    SLICE_X28Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/dividend_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/dividend_tmp_reg[0]/Q
                         net (fo=4, routed)           1.034     2.463    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/dividend_tmp
    SLICE_X28Y63         LUT5 (Prop_lut5_I2_O)        0.124     2.587 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.587    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry_i_4__0_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.137 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.137    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.251 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.251    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.365 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.365    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.479 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.479    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.593 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.593    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.707 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.707    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.821 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.821    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.935 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     3.935    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.269 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__7/O[1]
                         net (fo=1, routed)           0.658     4.927    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__7_n_6
    SLICE_X27Y64         LUT5 (Prop_lut5_I3_O)        0.303     5.230 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/remd_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     5.230    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/remd_tmp[0]_i_1_n_0
    SLICE_X27Y64         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/ap_clk
    SLICE_X27Y64         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y64         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -5.230    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 1.960ns (45.721%)  route 2.327ns (54.279%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X28Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=39, routed)          1.493     2.922    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X33Y65         LUT3 (Prop_lut3_I0_O)        0.124     3.046 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5/O
                         net (fo=1, routed)           0.000     3.046    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.447 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.447    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.561 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.561    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.675 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.675    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.789 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.789    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.123 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__3/O[1]
                         net (fo=8, routed)           0.834     4.957    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/p_0_in_0
    SLICE_X34Y65         LUT4 (Prop_lut4_I2_O)        0.303     5.260 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[0]_i_1__0/O
                         net (fo=1, routed)           0.000     5.260    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[0]_i_1__0_n_0
    SLICE_X34Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X34Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y65         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -5.260    
  -------------------------------------------------------------------
                         slack                                  5.708    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 1.960ns (46.502%)  route 2.255ns (53.498%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X28Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=39, routed)          1.493     2.922    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X33Y65         LUT3 (Prop_lut3_I0_O)        0.124     3.046 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5/O
                         net (fo=1, routed)           0.000     3.046    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.447 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.447    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.561 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.561    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.675 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.675    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.789 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.789    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.123 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__3/O[1]
                         net (fo=8, routed)           0.762     4.885    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/p_0_in_0
    SLICE_X31Y65         LUT4 (Prop_lut4_I2_O)        0.303     5.188 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     5.188    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[1]_i_1_n_0
    SLICE_X31Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X31Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y65         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -5.188    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.960ns (46.848%)  route 2.224ns (53.152%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X28Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=39, routed)          1.493     2.922    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X33Y65         LUT3 (Prop_lut3_I0_O)        0.124     3.046 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5/O
                         net (fo=1, routed)           0.000     3.046    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.447 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.447    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.561 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.561    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.675 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.675    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.789 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.789    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.123 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__3/O[1]
                         net (fo=8, routed)           0.731     4.854    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/p_0_in_0
    SLICE_X34Y66         LUT4 (Prop_lut4_I2_O)        0.303     5.157 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     5.157    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[4]_i_1_n_0
    SLICE_X34Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X34Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y66         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.816ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 1.960ns (46.882%)  route 2.221ns (53.118%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X28Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=39, routed)          1.493     2.922    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X33Y65         LUT3 (Prop_lut3_I0_O)        0.124     3.046 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5/O
                         net (fo=1, routed)           0.000     3.046    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.447 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.447    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.561 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.561    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.675 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.675    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.789 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.789    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.123 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__3/O[1]
                         net (fo=8, routed)           0.728     4.851    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/p_0_in_0
    SLICE_X34Y66         LUT4 (Prop_lut4_I2_O)        0.303     5.154 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     5.154    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[5]_i_1_n_0
    SLICE_X34Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X34Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y66         FDRE (Setup_fdre_C_D)        0.081    10.970    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                  5.816    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.960ns (47.830%)  route 2.138ns (52.170%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X28Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=39, routed)          1.493     2.922    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X33Y65         LUT3 (Prop_lut3_I0_O)        0.124     3.046 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5/O
                         net (fo=1, routed)           0.000     3.046    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.447 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.447    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.561 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.561    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.675 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.675    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.789 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.789    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.123 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__3/O[1]
                         net (fo=8, routed)           0.645     4.768    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/p_0_in_0
    SLICE_X31Y66         LUT4 (Prop_lut4_I2_O)        0.303     5.071 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     5.071    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X31Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X31Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y66         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -5.071    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 1.960ns (47.761%)  route 2.144ns (52.239%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X28Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=39, routed)          1.493     2.922    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X33Y65         LUT3 (Prop_lut3_I0_O)        0.124     3.046 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5/O
                         net (fo=1, routed)           0.000     3.046    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.447 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.447    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.561 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.561    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.675 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.675    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.789 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.789    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.123 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__3/O[1]
                         net (fo=8, routed)           0.651     4.774    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/p_0_in_0
    SLICE_X34Y66         LUT4 (Prop_lut4_I2_O)        0.303     5.077 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     5.077    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[7]_i_1_n_0
    SLICE_X34Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X34Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y66         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -5.077    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 1.960ns (47.808%)  route 2.140ns (52.192%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X28Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=39, routed)          1.493     2.922    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X33Y65         LUT3 (Prop_lut3_I0_O)        0.124     3.046 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5/O
                         net (fo=1, routed)           0.000     3.046    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.447 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.447    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.561 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.561    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.675 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.675    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.789 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.789    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.123 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__3/O[1]
                         net (fo=8, routed)           0.647     4.770    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/p_0_in_0
    SLICE_X34Y66         LUT4 (Prop_lut4_I2_O)        0.303     5.073 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     5.073    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X34Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X34Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y66         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -5.073    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             6.729ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/dividend_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/dividend_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 2.199ns (68.014%)  route 1.034ns (31.986%))
  Logic Levels:           10  (CARRY4=9 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/ap_clk
    SLICE_X28Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/dividend_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/dividend_tmp_reg[0]/Q
                         net (fo=4, routed)           1.034     2.463    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/dividend_tmp
    SLICE_X28Y63         LUT5 (Prop_lut5_I2_O)        0.124     2.587 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.587    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry_i_4__0_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.137 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.137    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.251 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.251    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.365 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.365    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.479 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.479    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.593 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.593    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.707 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.707    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.821 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.821    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.935 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     3.935    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.206 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__7/CO[0]
                         net (fo=1, routed)           0.000     4.206    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__7_n_3
    SLICE_X28Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/dividend_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/ap_clk
    SLICE_X28Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/dividend_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y71         FDRE (Setup_fdre_C_D)        0.046    10.935    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/dividend_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -4.206    
  -------------------------------------------------------------------
                         slack                                  6.729    





Running report: report_utilization -file ./report/fn1_utilization_routed.rpt
Contents of report file './report/fn1_utilization_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 12 10:38:43 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file ./report/fn1_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |  111 |     0 |     53200 |  0.21 |
|   LUT as Logic          |  111 |     0 |     53200 |  0.21 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         |  140 |     0 |    106400 |  0.13 |
|   Register as Flip Flop |  140 |     0 |    106400 |  0.13 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 139   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |   46 |     0 |     13300 |  0.35 |
|   SLICEL                                   |   30 |     0 |           |       |
|   SLICEM                                   |   16 |     0 |           |       |
| LUT as Logic                               |  111 |     0 |     53200 |  0.21 |
|   using O5 output only                     |    3 |       |           |       |
|   using O6 output only                     |   85 |       |           |       |
|   using O5 and O6                          |   23 |       |           |       |
| LUT as Memory                              |    0 |     0 |     17400 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            |  140 |     0 |    106400 |  0.13 |
|   Register driven from within the Slice    |   80 |       |           |       |
|   Register driven from outside the Slice   |   60 |       |           |       |
|     LUT in front of the register is unused |   21 |       |           |       |
|     LUT in front of the register is used   |   39 |       |           |       |
| Unique Control Sets                        |    4 |       |     13300 |  0.03 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  139 |        Flop & Latch |
| LUT1     |   59 |                 LUT |
| LUT3     |   29 |                 LUT |
| CARRY4   |   26 |          CarryLogic |
| LUT2     |   16 |                 LUT |
| LUT4     |   15 |                 LUT |
| LUT5     |    9 |                 LUT |
| LUT6     |    6 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/fn1_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/fn1_timing_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 12 10:38:43 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file ./report/fn1_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (26)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.562        0.000                      0                  149        0.098        0.000                      0                  149        4.500        0.000                       0                   140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.562        0.000                      0                  149        0.098        0.000                      0                  149        4.500        0.000                       0                   140  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.960ns (44.699%)  route 2.425ns (55.301%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X28Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=39, routed)          1.493     2.922    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X33Y65         LUT3 (Prop_lut3_I0_O)        0.124     3.046 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5/O
                         net (fo=1, routed)           0.000     3.046    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.447 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.447    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.561 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.561    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.675 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.675    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.789 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.789    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.123 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__3/O[1]
                         net (fo=8, routed)           0.932     5.055    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/p_0_in_0
    SLICE_X31Y65         LUT4 (Prop_lut4_I2_O)        0.303     5.358 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     5.358    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[2]_i_1_n_0
    SLICE_X31Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X31Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y65         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -5.358    
  -------------------------------------------------------------------
                         slack                                  5.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/divisor0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/divisor0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/ap_clk
    SLICE_X31Y65         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/divisor0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/divisor0_reg[0]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/Q[0]
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/divisor0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/ap_clk
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/divisor0_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/divisor0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X26Y69  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X26Y69  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X26Y69  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C




HLS: impl run complete: worst setup slack (WNS)=5.562135, worst hold slack (WHS)=0.097518, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 46 111 140 0 0 0 0 0 0 0
HLS EXTRACTION: generated /home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/report/verilog/fn1_export.xml


Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Mon Apr 12 10:38:43 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:           46
LUT:            111
FF:             140
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    3.960
CP achieved post-implementation:    4.438
Timing met

HLS EXTRACTION: generated /home/nanwu/GNN_DFG/bb/dfg_28/project_tmp/solution_tmp/impl/report/verilog/fn1_export.rpt
INFO: [Common 17-206] Exiting Vivado at Mon Apr 12 10:38:43 2021...
