IDRViewer.config = {"pagecount":2522,"title":"Intel® 64 and IA-32 Architectures Software Developer’s Manual Volume 2 (2A, 2B, 2C, & 2D): Instruction Set Reference, A-Z","author":"Intel Corporation","subject":"","keywords":"","creator":"FrameMaker 16","producer":"Acrobat Distiller 23.0 (Windows)","creationdate":"D:20230621100941Z","moddate":"D:20230621152355-07'00'","trapped":"","fileName":"Intel® 64 and IA-32 Architectures Developer's Manual-2.pdf","bounds":[[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210]],"bookmarks":[{"title":"Chapter 1 About This Manual","page":29,"zoom":"XYZ 68 1110 null","children":[{"title":"1.1 Intel® 64 and IA-32 Processors Covered in this Manual","page":29,"zoom":"XYZ 68 630 null"},{"title":"1.2 Overview of Volume 2A, 2B, 2C, and 2D: Instruction Set Reference","page":32,"zoom":"XYZ 68 365 null"},{"title":"1.3 Notational Conventions","page":33,"zoom":"XYZ 70 653 null","children":[{"title":"1.3.1 Bit and Byte Order","page":33,"zoom":"XYZ 70 548 null"},{"title":"1.3.2 Reserved Bits and Software Compatibility","page":34,"zoom":"XYZ 68 1109 null"},{"title":"1.3.3 Instruction Operands","page":34,"zoom":"XYZ 68 739 null"},{"title":"1.3.4 Hexadecimal and Binary Numbers","page":34,"zoom":"XYZ 68 328 null"},{"title":"1.3.5 Segmented Addressing","page":35,"zoom":"XYZ 70 1109 null"},{"title":"1.3.6 Exceptions","page":35,"zoom":"XYZ 70 744 null"},{"title":"1.3.7 A New Syntax for CPUID, CR, and MSR Values","page":35,"zoom":"XYZ 70 501 null"}]},{"title":"1.4 Related Literature","page":36,"zoom":"XYZ 68 389 null"}]},{"title":"Chapter 2 Instruction Format","page":39,"zoom":"XYZ 68 1110 null","children":[{"title":"2.1 Instruction Format for Protected Mode, real-address Mode, and virtual-8086 mode","page":39,"zoom":"XYZ 68 925 null","children":[{"title":"2.1.1 Instruction Prefixes","page":39,"zoom":"XYZ 68 414 null"},{"title":"2.1.2 Opcodes","page":41,"zoom":"XYZ 70 1109 null"},{"title":"2.1.3 ModR/M and SIB Bytes","page":41,"zoom":"XYZ 70 713 null"},{"title":"2.1.4 Displacement and Immediate Bytes","page":41,"zoom":"XYZ 70 369 null"},{"title":"2.1.5 Addressing-Mode Encoding of ModR/M and SIB Bytes","page":42,"zoom":"XYZ 68 1109 null"}]},{"title":"2.2 IA-32e Mode","page":45,"zoom":"XYZ 70 342 null","children":[{"title":"2.2.1 REX Prefixes","page":45,"zoom":"XYZ 70 194 null","children":[{"title":"2.2.1.1 Encoding","page":46,"zoom":"XYZ 68 673 null"},{"title":"2.2.1.2 More on REX Prefix Fields","page":46,"zoom":"XYZ 68 462 null"},{"title":"2.2.1.3 Displacement","page":49,"zoom":"XYZ 70 682 null"},{"title":"2.2.1.4 Direct Memory-Offset MOVs","page":49,"zoom":"XYZ 70 595 null"},{"title":"2.2.1.5 Immediates","page":49,"zoom":"XYZ 70 326 null"},{"title":"2.2.1.6 RIP-Relative Addressing","page":50,"zoom":"XYZ 68 1109 null"},{"title":"2.2.1.7 Default 64-Bit Operand Size","page":50,"zoom":"XYZ 68 469 null"}]},{"title":"2.2.2 Additional Encodings for Control and Debug Registers","page":50,"zoom":"XYZ 68 328 null"}]},{"title":"2.3 Intel® Advanced Vector Extensions (Intel® AVX)","page":51,"zoom":"XYZ 70 1110 null","children":[{"title":"2.3.1 Instruction Format","page":51,"zoom":"XYZ 70 941 null"},{"title":"2.3.2 VEX and the LOCK prefix","page":51,"zoom":"XYZ 70 351 null"},{"title":"2.3.3 VEX and the 66H, F2H, and F3H prefixes","page":51,"zoom":"XYZ 70 270 null"},{"title":"2.3.4 VEX and the REX prefix","page":51,"zoom":"XYZ 70 190 null"},{"title":"2.3.5 The VEX Prefix","page":52,"zoom":"XYZ 68 1109 null","children":[{"title":"2.3.5.1 VEX Byte 0, bits[7:0]","page":53,"zoom":"XYZ 70 278 null"},{"title":"2.3.5.2 VEX Byte 1, bit [7] - ‘R’","page":53,"zoom":"XYZ 70 190 null"},{"title":"2.3.5.3 3-byte VEX byte 1, bit[6] - ‘X’","page":54,"zoom":"XYZ 68 1002 null"},{"title":"2.3.5.4 3-byte VEX byte 1, bit[5] - ‘B’","page":54,"zoom":"XYZ 68 872 null"},{"title":"2.3.5.5 3-byte VEX byte 2, bit[7] - ‘W’","page":54,"zoom":"XYZ 68 740 null"},{"title":"2.3.5.6 2-byte VEX Byte 1, bits[6:3] and 3-byte VEX Byte 2, bits [6:3]- ‘vvvv’ the Source or Dest Register Specifier","page":54,"zoom":"XYZ 68 469 null"}]},{"title":"2.3.6 Instruction Operand Encoding and VEX.vvvv, ModR/M","page":55,"zoom":"XYZ 70 566 null","children":[{"title":"2.3.6.1 3-byte VEX byte 1, bits[4:0] - “m-mmmm”","page":56,"zoom":"XYZ 68 728 null"},{"title":"2.3.6.2 2-byte VEX byte 1, bit[2], and 3-byte VEX byte 2, bit [2]- “L”","page":56,"zoom":"XYZ 68 417 null"},{"title":"2.3.6.3 2-byte VEX byte 1, bits[1:0], and 3-byte VEX byte 2, bits [1:0]- “pp”","page":57,"zoom":"XYZ 70 993 null"}]},{"title":"2.3.7 The Opcode Byte","page":57,"zoom":"XYZ 70 731 null"},{"title":"2.3.8 The ModR/M, SIB, and Displacement Bytes","page":57,"zoom":"XYZ 70 635 null"},{"title":"2.3.9 The Third Source Operand (Immediate Byte)","page":57,"zoom":"XYZ 70 554 null"},{"title":"2.3.10 Intel® AVX Instructions and the Upper 128-bits of YMM registers","page":57,"zoom":"XYZ 70 458 null","children":[{"title":"2.3.10.1 Vector Length Transition and Programming Considerations","page":57,"zoom":"XYZ 70 369 null"}]},{"title":"2.3.11 Intel® AVX Instruction Length","page":58,"zoom":"XYZ 68 832 null"},{"title":"2.3.12 Vector SIB (VSIB) Memory Addressing","page":58,"zoom":"XYZ 68 719 null","children":[{"title":"2.3.12.1 64-bit Mode VSIB Memory Addressing","page":59,"zoom":"XYZ 70 357 null"}]}]},{"title":"2.4 Intel® Advanced Matrix Extensions (Intel® AMX)","page":59,"zoom":"XYZ 70 220 null"},{"title":"2.5 Intel® AVX and Intel® SSE Instruction Exception Classification","page":60,"zoom":"XYZ 68 747 null","children":[{"title":"2.5.1 Exceptions Type 1 (Aligned Memory Reference)","page":65,"zoom":"XYZ 70 1109 null"},{"title":"2.5.2 Exceptions Type 2 (>=16 Byte Memory Reference, Unaligned)","page":66,"zoom":"XYZ 68 1109 null"},{"title":"2.5.3 Exceptions Type 3 (<16 Byte Memory Argument)","page":67,"zoom":"XYZ 70 1109 null"},{"title":"2.5.4 Exceptions Type 4 (>=16 Byte Mem Arg, No Alignment, No Floating-point Exceptions)","page":68,"zoom":"XYZ 68 1109 null"},{"title":"2.5.5 Exceptions Type 5 (<16 Byte Mem Arg and No FP Exceptions)","page":69,"zoom":"XYZ 70 1109 null"},{"title":"2.5.6 Exceptions Type 6 (VEX-Encoded Instructions without Legacy SSE Analogues)","page":70,"zoom":"XYZ 68 1109 null"},{"title":"2.5.7 Exceptions Type 7 (No FP Exceptions, No Memory Arg)","page":71,"zoom":"XYZ 70 1109 null"},{"title":"2.5.8 Exceptions Type 8 (AVX and No Memory Argument)","page":71,"zoom":"XYZ 70 655 null"},{"title":"2.5.9 Exceptions Type 11 (VEX-only, Mem Arg, No AC, Floating-point Exceptions)","page":72,"zoom":"XYZ 68 1109 null"},{"title":"2.5.10 Exceptions Type 12 (VEX-only, VSIB Mem Arg, No AC, No Floating-point Exceptions)","page":73,"zoom":"XYZ 70 1109 null"}]},{"title":"2.6 VEX Encoding Support for GPR Instructions","page":73,"zoom":"XYZ 70 389 null","children":[{"title":"2.6.1 Exceptions Type 13 (VEX-Encoded GPR Instructions)","page":74,"zoom":"XYZ 68 1012 null"}]},{"title":"2.7 Intel® AVX-512 Encoding","page":74,"zoom":"XYZ 68 216 null","children":[{"title":"2.7.1 Instruction Format and EVEX","page":75,"zoom":"XYZ 70 823 null"},{"title":"2.7.2 Register Specifier Encoding and EVEX","page":77,"zoom":"XYZ 70 835 null"},{"title":"2.7.3 Opmask Register Encoding","page":78,"zoom":"XYZ 68 1109 null"},{"title":"2.7.4 Masking Support in EVEX","page":78,"zoom":"XYZ 68 660 null"},{"title":"2.7.5 Compressed Displacement (disp8*N) Support in EVEX","page":79,"zoom":"XYZ 70 1109 null"},{"title":"2.7.6 EVEX Encoding of Broadcast/Rounding/SAE Support","page":80,"zoom":"XYZ 68 957 null"},{"title":"2.7.7 Embedded Broadcast Support in EVEX","page":80,"zoom":"XYZ 68 776 null"},{"title":"2.7.8 Static Rounding Support in EVEX","page":80,"zoom":"XYZ 68 556 null"},{"title":"2.7.9 SAE Support in EVEX","page":80,"zoom":"XYZ 68 426 null"},{"title":"2.7.10 Vector Length Orthogonality","page":80,"zoom":"XYZ 68 296 null"},{"title":"2.7.11 #UD Equations for EVEX","page":81,"zoom":"XYZ 70 840 null","children":[{"title":"2.7.11.1 State Dependent #UD","page":81,"zoom":"XYZ 70 750 null"},{"title":"2.7.11.2 Opcode Independent #UD","page":81,"zoom":"XYZ 70 415 null"},{"title":"2.7.11.3 Opcode Dependent #UD","page":82,"zoom":"XYZ 68 1109 null"}]},{"title":"2.7.12 Device Not Available","page":83,"zoom":"XYZ 70 786 null"},{"title":"2.7.13 Scalar Instructions","page":83,"zoom":"XYZ 70 690 null"}]},{"title":"2.8 Exception Classifications of EVEX-Encoded instructions","page":83,"zoom":"XYZ 70 588 null","children":[{"title":"2.8.1 Exceptions Type E1 and E1NF of EVEX-Encoded Instructions","page":87,"zoom":"XYZ 70 1109 null"},{"title":"2.8.2 Exceptions Type E2 of EVEX-Encoded Instructions","page":89,"zoom":"XYZ 70 1109 null"},{"title":"2.8.3 Exceptions Type E3 and E3NF of EVEX-Encoded Instructions","page":90,"zoom":"XYZ 68 1109 null"},{"title":"2.8.4 Exceptions Type E4 and E4NF of EVEX-Encoded Instructions","page":92,"zoom":"XYZ 68 1109 null"},{"title":"2.8.5 Exceptions Type E5 and E5NF","page":94,"zoom":"XYZ 68 1109 null"},{"title":"2.8.6 Exceptions Type E6 and E6NF","page":96,"zoom":"XYZ 68 1109 null"},{"title":"2.8.7 Exceptions Type E7NM","page":98,"zoom":"XYZ 68 1109 null"},{"title":"2.8.8 Exceptions Type E9 and E9NF","page":99,"zoom":"XYZ 70 1109 null"},{"title":"2.8.9 Exceptions Type E10 and E10NF","page":101,"zoom":"XYZ 70 1109 null"},{"title":"2.8.10 Exceptions Type E11 (EVEX-only, Mem Arg, No AC, Floating-point Exceptions)","page":103,"zoom":"XYZ 70 1109 null"},{"title":"2.8.11 Exceptions Type E12 and E12NP (VSIB Mem Arg, No AC, No Floating-point Exceptions)","page":104,"zoom":"XYZ 68 1109 null"}]},{"title":"2.9 Exception Classifications of Opmask instructions, Type K20 and Type K21","page":106,"zoom":"XYZ 68 1110 null","children":[{"title":"2.9.1 Exceptions Type K20","page":106,"zoom":"XYZ 68 999 null"},{"title":"2.9.2 Exceptions Type K21","page":107,"zoom":"XYZ 70 1109 null"}]},{"title":"2.10 Intel® AMX Instruction Exception Classes","page":108,"zoom":"XYZ 68 1110 null"}]},{"title":"Chapter 3 Instruction Set Reference, A-L","page":111,"zoom":"XYZ 68 1110 null","children":[{"title":"3.1 Interpreting the Instruction Reference Pages","page":111,"zoom":"XYZ 68 800 null","children":[{"title":"3.1.1 Instruction Format","page":111,"zoom":"XYZ 68 695 null","children":[{"title":"3.1.1.1 Opcode Column in the Instruction Summary Table (Instructions without VEX Prefix)","page":112,"zoom":"XYZ 68 1109 null"},{"title":"3.1.1.2 Opcode Column in the Instruction Summary Table (Instructions with VEX prefix)","page":113,"zoom":"XYZ 70 704 null"},{"title":"3.1.1.3 Instruction Column in the Opcode Summary Table","page":115,"zoom":"XYZ 70 812 null"},{"title":"3.1.1.4 Operand Encoding Column in the Instruction Summary Table","page":118,"zoom":"XYZ 68 608 null"},{"title":"3.1.1.5 64/32-bit Mode Column in the Instruction Summary Table","page":118,"zoom":"XYZ 68 270 null"},{"title":"3.1.1.6 CPUID Support Column in the Instruction Summary Table","page":119,"zoom":"XYZ 70 820 null"},{"title":"3.1.1.7 Description Column in the Instruction Summary Table","page":119,"zoom":"XYZ 70 718 null"},{"title":"3.1.1.8 Description Section","page":119,"zoom":"XYZ 70 643 null"},{"title":"3.1.1.9 Operation Section","page":119,"zoom":"XYZ 70 420 null"},{"title":"3.1.1.10 Intel® C/C++ Compiler Intrinsics Equivalents Section","page":122,"zoom":"XYZ 68 501 null"},{"title":"3.1.1.11 Flags Affected Section","page":124,"zoom":"XYZ 68 436 null"},{"title":"3.1.1.12 FPU Flags Affected Section","page":124,"zoom":"XYZ 68 279 null"},{"title":"3.1.1.13 Protected Mode Exceptions Section","page":124,"zoom":"XYZ 68 187 null"},{"title":"3.1.1.14 Real-Address Mode Exceptions Section","page":125,"zoom":"XYZ 70 271 null"},{"title":"3.1.1.15 Virtual-8086 Mode Exceptions Section","page":125,"zoom":"XYZ 70 181 null"},{"title":"3.1.1.16 Floating-Point Exceptions Section","page":126,"zoom":"XYZ 68 1109 null"},{"title":"3.1.1.17 SIMD Floating-Point Exceptions Section","page":126,"zoom":"XYZ 68 704 null"},{"title":"3.1.1.18 Compatibility Mode Exceptions Section","page":126,"zoom":"XYZ 68 346 null"},{"title":"3.1.1.19 64-Bit Mode Exceptions Section","page":126,"zoom":"XYZ 68 271 null"}]}]},{"title":"3.2 Intel® AMX Considerations","page":126,"zoom":"XYZ 68 186 null","children":[{"title":"3.2.1 Implementation Parameters","page":127,"zoom":"XYZ 70 1109 null"},{"title":"3.2.2 Helper Functions","page":127,"zoom":"XYZ 70 727 null"}]},{"title":"3.3 Instructions (A-L)","page":128,"zoom":"XYZ 68 918 null","children":[{"title":"AAA—ASCII Adjust After Addition","page":129,"zoom":"XYZ 70 1109 null"},{"title":"AAD—ASCII Adjust AX Before Division","page":131,"zoom":"XYZ 70 1109 null"},{"title":"AAM—ASCII Adjust AX After Multiply","page":133,"zoom":"XYZ 70 1109 null"},{"title":"AAS—ASCII Adjust AL After Subtraction","page":135,"zoom":"XYZ 70 1109 null"},{"title":"ADC—Add With Carry","page":137,"zoom":"XYZ 70 1109 null"},{"title":"ADCX—Unsigned Integer Addition of Two Operands With Carry Flag","page":140,"zoom":"XYZ 68 1109 null"},{"title":"ADD—Add","page":142,"zoom":"XYZ 68 1109 null"},{"title":"ADDPD—Add Packed Double Precision Floating-Point Values","page":144,"zoom":"XYZ 68 1109 null"},{"title":"ADDPS—Add Packed Single Precision Floating-Point Values","page":147,"zoom":"XYZ 70 1109 null"},{"title":"ADDSD—Add Scalar Double Precision Floating-Point Values","page":150,"zoom":"XYZ 68 1109 null"},{"title":"ADDSS—Add Scalar Single Precision Floating-Point Values","page":152,"zoom":"XYZ 68 1109 null"},{"title":"ADDSUBPD—Packed Double Precision Floating-Point Add/Subtract","page":154,"zoom":"XYZ 68 1109 null"},{"title":"ADDSUBPS—Packed Single Precision Floating-Point Add/Subtract","page":156,"zoom":"XYZ 68 1109 null"},{"title":"ADOX — Unsigned Integer Addition of Two Operands With Overflow Flag","page":159,"zoom":"XYZ 70 1109 null"},{"title":"AESDEC—Perform One Round of an AES Decryption Flow","page":161,"zoom":"XYZ 70 1109 null"},{"title":"AESDEC128KL—Perform Ten Rounds of AES Decryption Flow With Key Locker Using 128-Bit Key","page":163,"zoom":"XYZ 70 1109 null"},{"title":"AESDEC256KL—Perform 14 Rounds of AES Decryption Flow With Key Locker Using 256-Bit Key","page":165,"zoom":"XYZ 70 1109 null"},{"title":"AESDECLAST—Perform Last Round of an AES Decryption Flow","page":167,"zoom":"XYZ 70 1109 null"},{"title":"AESDECWIDE128KL—Perform Ten Rounds of AES Decryption Flow With Key Locker on 8 Blocks Using 128-Bit Key","page":169,"zoom":"XYZ 70 1109 null"},{"title":"AESDECWIDE256KL—Perform 14 Rounds of AES Decryption Flow With Key Locker on 8 Blocks Using 256-Bit Key","page":171,"zoom":"XYZ 70 1109 null"},{"title":"AESENC—Perform One Round of an AES Encryption Flow","page":173,"zoom":"XYZ 70 1109 null"},{"title":"AESENC128KL—Perform Ten Rounds of AES Encryption Flow With Key Locker Using 128-Bit Key","page":175,"zoom":"XYZ 70 1109 null"},{"title":"AESENC256KL—Perform 14 Rounds of AES Encryption Flow With Key Locker Using 256-Bit Key","page":177,"zoom":"XYZ 70 1109 null"},{"title":"AESENCLAST—Perform Last Round of an AES Encryption Flow","page":179,"zoom":"XYZ 70 1109 null"},{"title":"AESENCWIDE128KL—Perform Ten Rounds of AES Encryption Flow With Key Locker on 8 Blocks Using 128-Bit Key","page":181,"zoom":"XYZ 70 1109 null"},{"title":"AESENCWIDE256KL—Perform 14 Rounds of AES Encryption Flow With Key Locker on 8 Blocks Using 256-Bit Key","page":183,"zoom":"XYZ 70 1109 null"},{"title":"AESIMC—Perform the AES InvMixColumn Transformation","page":185,"zoom":"XYZ 70 1109 null"},{"title":"AESKEYGENASSIST—AES Round Key Generation Assist","page":186,"zoom":"XYZ 68 1109 null"},{"title":"AND—Logical AND","page":188,"zoom":"XYZ 68 1109 null"},{"title":"ANDN—Logical AND NOT","page":190,"zoom":"XYZ 68 1109 null"},{"title":"ANDPD—Bitwise Logical AND of Packed Double Precision Floating-Point Values","page":191,"zoom":"XYZ 70 1109 null"},{"title":"ANDPS—Bitwise Logical AND of Packed Single Precision Floating-Point Values","page":194,"zoom":"XYZ 68 1109 null"},{"title":"ANDNPD—Bitwise Logical AND NOT of Packed Double Precision Floating-Point Values","page":197,"zoom":"XYZ 70 1109 null"},{"title":"ANDNPS—Bitwise Logical AND NOT of Packed Single Precision Floating-Point Values","page":200,"zoom":"XYZ 68 1109 null"},{"title":"ARPL—Adjust RPL Field of Segment Selector","page":203,"zoom":"XYZ 70 1109 null"},{"title":"BEXTR—Bit Field Extract","page":205,"zoom":"XYZ 70 1109 null"},{"title":"BLENDPD—Blend Packed Double Precision Floating-Point Values","page":206,"zoom":"XYZ 68 1109 null"},{"title":"BLENDPS—Blend Packed Single Precision Floating-Point Values","page":208,"zoom":"XYZ 68 1109 null"},{"title":"BLENDVPD—Variable Blend Packed Double Precision Floating-Point Values","page":210,"zoom":"XYZ 68 1109 null"},{"title":"BLENDVPS—Variable Blend Packed Single Precision Floating-Point Values","page":212,"zoom":"XYZ 68 1109 null"},{"title":"BLSI—Extract Lowest Set Isolated Bit","page":215,"zoom":"XYZ 70 1109 null"},{"title":"BLSMSK—Get Mask Up to Lowest Set Bit","page":216,"zoom":"XYZ 68 1109 null"},{"title":"BLSR—Reset Lowest Set Bit","page":217,"zoom":"XYZ 70 1109 null"},{"title":"BNDCL—Check Lower Bound","page":218,"zoom":"XYZ 68 1109 null"},{"title":"BNDCU/BNDCN—Check Upper Bound","page":220,"zoom":"XYZ 68 1109 null"},{"title":"BNDLDX—Load Extended Bounds Using Address Translation","page":222,"zoom":"XYZ 68 1109 null"},{"title":"BNDMK—Make Bounds","page":225,"zoom":"XYZ 70 1109 null"},{"title":"BNDMOV—Move Bounds","page":227,"zoom":"XYZ 70 1109 null"},{"title":"BNDSTX—Store Extended Bounds Using Address Translation","page":230,"zoom":"XYZ 68 1109 null"},{"title":"BOUND—Check Array Index Against Bounds","page":233,"zoom":"XYZ 70 1109 null"},{"title":"BSF—Bit Scan Forward","page":235,"zoom":"XYZ 70 1109 null"},{"title":"BSR—Bit Scan Reverse","page":237,"zoom":"XYZ 70 1109 null"},{"title":"BSWAP—Byte Swap","page":239,"zoom":"XYZ 70 1109 null"},{"title":"BT—Bit Test","page":240,"zoom":"XYZ 68 1109 null"},{"title":"BTC—Bit Test and Complement","page":242,"zoom":"XYZ 68 1109 null"},{"title":"BTR—Bit Test and Reset","page":244,"zoom":"XYZ 68 1109 null"},{"title":"BTS—Bit Test and Set","page":246,"zoom":"XYZ 68 1109 null"},{"title":"BZHI—Zero High Bits Starting with Specified Bit Position","page":248,"zoom":"XYZ 68 1109 null"},{"title":"CALL—Call Procedure","page":249,"zoom":"XYZ 70 1109 null"},{"title":"CBW/CWDE/CDQE—Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword","page":266,"zoom":"XYZ 68 1109 null"},{"title":"CLAC—Clear AC Flag in EFLAGS Register","page":267,"zoom":"XYZ 70 1109 null"},{"title":"CLC—Clear Carry Flag","page":268,"zoom":"XYZ 68 1109 null"},{"title":"CLD—Clear Direction Flag","page":269,"zoom":"XYZ 70 1109 null"},{"title":"CLDEMOTE—Cache Line Demote","page":270,"zoom":"XYZ 68 1109 null"},{"title":"CLFLUSH—Flush Cache Line","page":272,"zoom":"XYZ 68 1109 null"},{"title":"CLFLUSHOPT—Flush Cache Line Optimized","page":274,"zoom":"XYZ 68 1109 null"},{"title":"CLI—Clear Interrupt Flag","page":276,"zoom":"XYZ 68 1109 null"},{"title":"CLRSSBSY—Clear Busy Flag in a Supervisor Shadow Stack Token","page":278,"zoom":"XYZ 68 1109 null"},{"title":"CLTS—Clear Task-Switched Flag in CR0","page":280,"zoom":"XYZ 68 1109 null"},{"title":"CLUI—Clear User Interrupt Flag","page":281,"zoom":"XYZ 70 1109 null"},{"title":"CLWB—Cache Line Write Back","page":282,"zoom":"XYZ 68 1109 null"},{"title":"CMC—Complement Carry Flag","page":284,"zoom":"XYZ 68 1109 null"},{"title":"CMOVcc—Conditional Move","page":285,"zoom":"XYZ 70 1109 null"},{"title":"CMP—Compare Two Operands","page":289,"zoom":"XYZ 70 1109 null"},{"title":"CMPPD—Compare Packed Double Precision Floating-Point Values","page":291,"zoom":"XYZ 70 1109 null"},{"title":"CMPPS—Compare Packed Single Precision Floating-Point Values","page":298,"zoom":"XYZ 68 1109 null"},{"title":"CMPS/CMPSB/CMPSW/CMPSD/CMPSQ—Compare String Operands","page":305,"zoom":"XYZ 70 1109 null"},{"title":"CMPSD—Compare Scalar Double Precision Floating-Point Value","page":309,"zoom":"XYZ 70 1109 null"},{"title":"CMPSS—Compare Scalar Single Precision Floating-Point Value","page":313,"zoom":"XYZ 70 1109 null"},{"title":"CMPXCHG—Compare and Exchange","page":318,"zoom":"XYZ 68 1109 null"},{"title":"CMPXCHG8B/CMPXCHG16B—Compare and Exchange Bytes","page":320,"zoom":"XYZ 68 1109 null"},{"title":"COMISD—Compare Scalar Ordered Double Precision Floating-Point Values and Set EFLAGS","page":323,"zoom":"XYZ 70 1109 null"},{"title":"COMISS—Compare Scalar Ordered Single Precision Floating-Point Values and Set EFLAGS","page":325,"zoom":"XYZ 70 1109 null"},{"title":"CPUID—CPU Identification","page":327,"zoom":"XYZ 70 1109 null","children":[{"title":"Basic CPUID Information","page":328,"zoom":"XYZ 157 1038 null","children":[{"title":"0H","page":328,"zoom":"XYZ 70 1014 null"},{"title":"01H","page":328,"zoom":"XYZ 70 916 null"},{"title":"02H","page":328,"zoom":"XYZ 70 653 null"},{"title":"03H","page":328,"zoom":"XYZ 70 556 null"}]},{"title":"Deterministic Cache Parameters Leaf (Initial EAX Value = 04H)","page":328,"zoom":"XYZ 157 339 null"},{"title":"MONITOR/MWAIT Leaf (Initial EAX Value = 05H)","page":329,"zoom":"XYZ 158 426 null"},{"title":"Thermal and Power Management Leaf (Initial EAX Value = 06H)","page":330,"zoom":"XYZ 157 980 null"},{"title":"Structured Extended Feature Flags Enumeration Leaf (Initial EAX Value = 07H, ECX = 0)","page":331,"zoom":"XYZ 158 829 null"},{"title":"Direct Cache Access Information Leaf (Initial EAX Value = 09H)","page":334,"zoom":"XYZ 157 320 null"},{"title":"Architectural Performance Monitoring Leaf (Initial EAX Value = 0AH)","page":335,"zoom":"XYZ 158 1041 null"},{"title":"Extended Topology Enumeration Leaf (Initial EAX Value = 0BH)","page":335,"zoom":"XYZ 158 600 null"},{"title":"Processor Extended State Enumeration Main Leaf (Initial EAX Value = 0DH, ECX = 0)","page":336,"zoom":"XYZ 157 620 null"},{"title":"Intel® Resource Director Technology (Intel® RDT) Monitoring Enumeration Sub-leaf (Initial EAX Value = 0FH, ECX = 0)","page":338,"zoom":"XYZ 157 1017 null"},{"title":"Intel® Resource Director Technology (Intel® RDT) Allocation Enumeration Sub-leaf (Initial EAX Value = 10H, ECX = 0)","page":338,"zoom":"XYZ 157 562 null"},{"title":"Intel® SGX Capability Enumeration Leaf, Sub-leaf 0 (Initial EAX Value = 12H, ECX = 0)","page":339,"zoom":"XYZ 158 472 null"},{"title":"Intel® Processor Trace Enumeration Main Leaf (Initial EAX Value = 14H, ECX = 0)","page":340,"zoom":"XYZ 157 224 null"},{"title":"Time Stamp Counter and Nominal Core Crystal Clock Information Leaf (Initial EAX Value = 15H)","page":341,"zoom":"XYZ 158 385 null"},{"title":"Processor Frequency Information Leaf (Initial EAX Value = 16H)","page":342,"zoom":"XYZ 157 1041 null"},{"title":"System-On-Chip Vendor Attribute Enumeration Main Leaf (Initial EAX Value = 17H, ECX = 0)","page":342,"zoom":"XYZ 157 693 null"},{"title":"Deterministic Address Translation Parameters Main Leaf (Initial EAX Value = 18H, ECX = 0)","page":343,"zoom":"XYZ 158 875 null"},{"title":"Key Locker Leaf (Initial EAX Value = 19H)","page":344,"zoom":"XYZ 157 412 null"},{"title":"Native Model ID Enumeration Leaf (Initial EAX Value = 1AH, ECX = 0)","page":345,"zoom":"XYZ 158 1017 null"},{"title":"PCONFIG Information Sub-leaf (Initial EAX Value = 1BH, ECX ≥ 0)","page":345,"zoom":"XYZ 158 624 null"},{"title":"Last Branch Records Information Leaf (Initial EAX Value = 1CH, ECX = 0)","page":345,"zoom":"XYZ 158 534 null"},{"title":"Tile Information Main Leaf (Initial EAX Value = 1DH, ECX = 0)","page":346,"zoom":"XYZ 157 1017 null"},{"title":"TMUL Information Main Leaf (Initial EAX Value = 1EH, ECX = 0)","page":346,"zoom":"XYZ 157 658 null"},{"title":"V2 Extended Topology Enumeration Leaf (Initial EAX Value = 1FH)","page":346,"zoom":"XYZ 157 458 null"},{"title":"Processor History Reset Sub-leaf (Initial EAX Value = 20H, ECX = 0)","page":347,"zoom":"XYZ 158 377 null"},{"title":"Unimplemented CPUID Leaf Functions","page":348,"zoom":"XYZ 157 1041 null","children":[{"title":"21H","page":348,"zoom":"XYZ 70 1017 null"},{"title":"40000000H - 4FFFFFFFH","page":348,"zoom":"XYZ 70 942 null"}]},{"title":"Extended Function CPUID Information","page":348,"zoom":"XYZ 157 880 null","children":[{"title":"80000000H","page":348,"zoom":"XYZ 70 855 null"},{"title":"80000001H","page":348,"zoom":"XYZ 70 757 null"},{"title":"80000002H","page":348,"zoom":"XYZ 70 325 null"},{"title":"80000003H","page":348,"zoom":"XYZ 70 250 null"},{"title":"80000004H","page":349,"zoom":"XYZ 71 1041 null"},{"title":"80000005H","page":349,"zoom":"XYZ 71 967 null"},{"title":"80000006H","page":349,"zoom":"XYZ 71 892 null"},{"title":"80000007H","page":349,"zoom":"XYZ 71 548 null"},{"title":"80000008H","page":349,"zoom":"XYZ 71 440 null"}]}]},{"title":"CRC32—Accumulate CRC32 Value","page":372,"zoom":"XYZ 68 1109 null"},{"title":"CVTDQ2PD—Convert Packed Doubleword Integers to Packed Double Precision Floating-Point Values","page":375,"zoom":"XYZ 70 1109 null"},{"title":"CVTDQ2PS—Convert Packed Doubleword Integers to Packed Single Precision Floating-Point Values","page":379,"zoom":"XYZ 70 1109 null"},{"title":"CVTPD2DQ—Convert Packed Double Precision Floating-Point Values to Packed Doubleword Integers","page":382,"zoom":"XYZ 68 1109 null"},{"title":"CVTPD2PI—Convert Packed Double Precision Floating-Point Values to Packed Dword Integers","page":386,"zoom":"XYZ 68 1109 null"},{"title":"CVTPD2PS—Convert Packed Double Precision Floating-Point Values to Packed Single Precision Floating-Point Values","page":387,"zoom":"XYZ 70 1109 null"},{"title":"CVTPI2PD—Convert Packed Dword Integers to Packed Double Precision Floating-Point Values","page":391,"zoom":"XYZ 70 1109 null"},{"title":"CVTPI2PS—Convert Packed Dword Integers to Packed Single Precision Floating-Point Values","page":392,"zoom":"XYZ 68 1109 null"},{"title":"CVTPS2DQ—Convert Packed Single Precision Floating-Point Values to Packed Signed Doubleword Integer Values","page":393,"zoom":"XYZ 70 1109 null"},{"title":"CVTPS2PD—Convert Packed Single Precision Floating-Point Values to Packed Double Precision Floating-Point Values","page":396,"zoom":"XYZ 68 1109 null"},{"title":"CVTPS2PI—Convert Packed Single Precision Floating-Point Values to Packed Dword Integers","page":399,"zoom":"XYZ 70 1109 null"},{"title":"CVTSD2SI—Convert Scalar Double Precision Floating-Point Value to Doubleword Integer","page":400,"zoom":"XYZ 68 1109 null"},{"title":"CVTSD2SS—Convert Scalar Double Precision Floating-Point Value to Scalar Single Precision Floating-Point Value","page":402,"zoom":"XYZ 68 1109 null"},{"title":"CVTSI2SD—Convert Doubleword Integer to Scalar Double Precision Floating-Point Value","page":404,"zoom":"XYZ 68 1109 null"},{"title":"CVTSI2SS—Convert Doubleword Integer to Scalar Single Precision Floating-Point Value","page":406,"zoom":"XYZ 68 1109 null"},{"title":"CVTSS2SD—Convert Scalar Single Precision Floating-Point Value to Scalar Double Precision Floating-Point Value","page":408,"zoom":"XYZ 68 1109 null"},{"title":"CVTSS2SI—Convert Scalar Single Precision Floating-Point Value to Doubleword Integer","page":410,"zoom":"XYZ 68 1109 null"},{"title":"CVTTPD2DQ—Convert with Truncation Packed Double Precision Floating-Point Values to Packed Doubleword Integers","page":412,"zoom":"XYZ 68 1109 null"},{"title":"CVTTPD2PI—Convert With Truncation Packed Double Precision Floating-Point Values to Packed Dword Integers","page":416,"zoom":"XYZ 68 1109 null"},{"title":"CVTTPS2DQ—Convert With Truncation Packed Single Precision Floating-Point Values to Packed Signed Doubleword Integer Values","page":417,"zoom":"XYZ 70 1109 null"},{"title":"CVTTPS2PI—Convert With Truncation Packed Single Precision Floating-Point Values to Packed Dword Integers","page":420,"zoom":"XYZ 68 1109 null"},{"title":"CVTTSD2SI—Convert With Truncation Scalar Double Precision Floating-Point Value to Signed Integer","page":421,"zoom":"XYZ 70 1109 null"},{"title":"CVTTSS2SI—Convert With Truncation Scalar Single Precision Floating-Point Value to Integer","page":423,"zoom":"XYZ 70 1109 null"},{"title":"CWD/CDQ/CQO—Convert Word to Doubleword/Convert Doubleword to Quadword","page":425,"zoom":"XYZ 70 1109 null"},{"title":"DAA—Decimal Adjust AL After Addition","page":426,"zoom":"XYZ 68 1109 null"},{"title":"DAS—Decimal Adjust AL After Subtraction","page":428,"zoom":"XYZ 68 1109 null"},{"title":"DEC—Decrement by 1","page":430,"zoom":"XYZ 68 1109 null"},{"title":"DIV—Unsigned Divide","page":432,"zoom":"XYZ 68 1109 null"},{"title":"DIVPD—Divide Packed Double Precision Floating-Point Values","page":435,"zoom":"XYZ 70 1109 null"},{"title":"DIVPS—Divide Packed Single Precision Floating-Point Values","page":438,"zoom":"XYZ 68 1109 null"},{"title":"DIVSD—Divide Scalar Double Precision Floating-Point Value","page":441,"zoom":"XYZ 70 1109 null"},{"title":"DIVSS—Divide Scalar Single Precision Floating-Point Values","page":443,"zoom":"XYZ 70 1109 null"},{"title":"DPPD—Dot Product of Packed Double Precision Floating-Point Values","page":445,"zoom":"XYZ 70 1109 null"},{"title":"DPPS—Dot Product of Packed Single Precision Floating-Point Values","page":447,"zoom":"XYZ 70 1109 null"},{"title":"EMMS—Empty MMX Technology State","page":450,"zoom":"XYZ 68 1109 null"},{"title":"ENCODEKEY128—Encode 128-Bit Key With Key Locker","page":451,"zoom":"XYZ 70 1109 null"},{"title":"ENCODEKEY256—Encode 256-Bit Key With Key Locker","page":453,"zoom":"XYZ 70 1109 null"},{"title":"ENDBR32—Terminate an Indirect Branch in 32-bit and Compatibility Mode","page":455,"zoom":"XYZ 70 1109 null"},{"title":"ENDBR64—Terminate an Indirect Branch in 64-bit Mode","page":456,"zoom":"XYZ 68 1109 null"},{"title":"ENTER—Make Stack Frame for Procedure Parameters","page":457,"zoom":"XYZ 70 1109 null"},{"title":"ENQCMD—Enqueue Command","page":460,"zoom":"XYZ 68 1109 null"},{"title":"ENQCMDS—Enqueue Command Supervisor","page":463,"zoom":"XYZ 70 1109 null"},{"title":"EXTRACTPS—Extract Packed Floating-Point Values","page":466,"zoom":"XYZ 68 1109 null"},{"title":"F2XM1—Compute 2x–1","page":468,"zoom":"XYZ 68 1109 null"},{"title":"FABS—Absolute Value","page":470,"zoom":"XYZ 68 1109 null"},{"title":"FADD/FADDP/FIADD—Add","page":471,"zoom":"XYZ 70 1109 null"},{"title":"FBLD—Load Binary Coded Decimal","page":474,"zoom":"XYZ 68 1109 null"},{"title":"FBSTP—Store BCD Integer and Pop","page":476,"zoom":"XYZ 68 1109 null"},{"title":"FCHS—Change Sign","page":478,"zoom":"XYZ 68 1109 null"},{"title":"FCLEX/FNCLEX—Clear Exceptions","page":480,"zoom":"XYZ 68 1109 null"},{"title":"FCMOVcc—Floating-Point Conditional Move","page":482,"zoom":"XYZ 68 1109 null"},{"title":"FCOM/FCOMP/FCOMPP—Compare Floating-Point Values","page":484,"zoom":"XYZ 68 1109 null"},{"title":"FCOMI/FCOMIP/ FUCOMI/FUCOMIP—Compare Floating-Point Values and Set EFLAGS","page":487,"zoom":"XYZ 70 1109 null"},{"title":"FCOS—Cosine","page":490,"zoom":"XYZ 68 1109 null"},{"title":"FDECSTP—Decrement Stack-Top Pointer","page":492,"zoom":"XYZ 68 1109 null"},{"title":"FDIV/FDIVP/FIDIV—Divide","page":493,"zoom":"XYZ 70 1109 null"},{"title":"FDIVR/FDIVRP/FIDIVR—Reverse Divide","page":496,"zoom":"XYZ 68 1109 null"},{"title":"FFREE—Free Floating-Point Register","page":499,"zoom":"XYZ 70 1109 null"},{"title":"FICOM/FICOMP—Compare Integer","page":500,"zoom":"XYZ 68 1109 null"},{"title":"FILD—Load Integer","page":502,"zoom":"XYZ 68 1109 null"},{"title":"FINCSTP—Increment Stack-Top Pointer","page":504,"zoom":"XYZ 68 1109 null"},{"title":"FINIT/FNINIT—Initialize Floating-Point Unit","page":505,"zoom":"XYZ 70 1109 null"},{"title":"FIST/FISTP—Store Integer","page":507,"zoom":"XYZ 70 1109 null"},{"title":"FISTTP—Store Integer With Truncation","page":510,"zoom":"XYZ 68 1109 null"},{"title":"FLD—Load Floating-Point Value","page":512,"zoom":"XYZ 68 1109 null"},{"title":"FLD1/FLDL2T/FLDL2E/FLDPI/FLDLG2/FLDLN2/FLDZ—Load Constant","page":514,"zoom":"XYZ 68 1109 null"},{"title":"FLDCW—Load x87 FPU Control Word","page":516,"zoom":"XYZ 68 1109 null"},{"title":"FLDENV—Load x87 FPU Environment","page":518,"zoom":"XYZ 68 1109 null"},{"title":"FMUL/FMULP/FIMUL—Multiply","page":520,"zoom":"XYZ 68 1109 null"},{"title":"FNOP—No Operation","page":523,"zoom":"XYZ 70 1109 null"},{"title":"FPATAN—Partial Arctangent","page":524,"zoom":"XYZ 68 1109 null"},{"title":"FPREM—Partial Remainder","page":526,"zoom":"XYZ 68 1109 null"},{"title":"FPREM1—Partial Remainder","page":528,"zoom":"XYZ 68 1109 null"},{"title":"FPTAN—Partial Tangent","page":530,"zoom":"XYZ 68 1109 null"},{"title":"FRNDINT—Round to Integer","page":532,"zoom":"XYZ 68 1109 null"},{"title":"FRSTOR—Restore x87 FPU State","page":533,"zoom":"XYZ 70 1109 null"},{"title":"FSAVE/FNSAVE—Store x87 FPU State","page":535,"zoom":"XYZ 70 1109 null"},{"title":"FSCALE—Scale","page":538,"zoom":"XYZ 68 1109 null"},{"title":"FSIN—Sine","page":540,"zoom":"XYZ 68 1109 null"},{"title":"FSINCOS—Sine and Cosine","page":542,"zoom":"XYZ 68 1109 null"},{"title":"FSQRT—Square Root","page":544,"zoom":"XYZ 68 1109 null"},{"title":"FST/FSTP—Store Floating-Point Value","page":546,"zoom":"XYZ 68 1109 null"},{"title":"FSTCW/FNSTCW—Store x87 FPU Control Word","page":548,"zoom":"XYZ 68 1109 null"},{"title":"FSTENV/FNSTENV—Store x87 FPU Environment","page":550,"zoom":"XYZ 68 1109 null"},{"title":"FSTSW/FNSTSW—Store x87 FPU Status Word","page":552,"zoom":"XYZ 68 1109 null"},{"title":"FSUB/FSUBP/FISUB—Subtract","page":554,"zoom":"XYZ 68 1109 null"},{"title":"FSUBR/FSUBRP/FISUBR—Reverse Subtract","page":557,"zoom":"XYZ 70 1109 null"},{"title":"FTST—TEST","page":560,"zoom":"XYZ 68 1109 null"},{"title":"FUCOM/FUCOMP/FUCOMPP—Unordered Compare Floating-Point Values","page":562,"zoom":"XYZ 68 1109 null"},{"title":"FXAM—Examine Floating-Point","page":564,"zoom":"XYZ 68 1109 null"},{"title":"FXCH—Exchange Register Contents","page":566,"zoom":"XYZ 68 1109 null"},{"title":"FXRSTOR—Restore x87 FPU, MMX, XMM, and MXCSR State","page":568,"zoom":"XYZ 68 1109 null"},{"title":"FXSAVE—Save x87 FPU, MMX Technology, and SSE State","page":571,"zoom":"XYZ 70 1109 null"},{"title":"FXTRACT—Extract Exponent and Significand","page":579,"zoom":"XYZ 70 1109 null"},{"title":"FYL2X—Compute y * log2x","page":581,"zoom":"XYZ 70 1109 null"},{"title":"FYL2XP1—Compute y * log2(x +1)","page":583,"zoom":"XYZ 70 1109 null"},{"title":"GF2P8AFFINEINVQB—Galois Field Affine Transformation Inverse","page":585,"zoom":"XYZ 70 1109 null"},{"title":"GF2P8AFFINEQB—Galois Field Affine Transformation","page":588,"zoom":"XYZ 68 1109 null"},{"title":"GF2P8MULB—Galois Field Multiply Bytes","page":590,"zoom":"XYZ 68 1109 null"},{"title":"HADDPD—Packed Double Precision Floating-Point Horizontal Add","page":592,"zoom":"XYZ 68 1109 null"},{"title":"HADDPS—Packed Single Precision Floating-Point Horizontal Add","page":595,"zoom":"XYZ 70 1109 null"},{"title":"HLT—Halt","page":598,"zoom":"XYZ 68 1109 null"},{"title":"HRESET—History Reset","page":599,"zoom":"XYZ 70 1109 null"},{"title":"HSUBPD—Packed Double Precision Floating-Point Horizontal Subtract","page":601,"zoom":"XYZ 70 1109 null"},{"title":"HSUBPS—Packed Single Precision Floating-Point Horizontal Subtract","page":604,"zoom":"XYZ 68 1109 null"},{"title":"IDIV—Signed Divide","page":607,"zoom":"XYZ 70 1109 null"},{"title":"IMUL—Signed Multiply","page":610,"zoom":"XYZ 68 1109 null"},{"title":"IN—Input From Port","page":614,"zoom":"XYZ 68 1109 null"},{"title":"INC—Increment by 1","page":616,"zoom":"XYZ 68 1109 null"},{"title":"INCSSPD/INCSSPQ—Increment Shadow Stack Pointer","page":618,"zoom":"XYZ 68 1109 null"},{"title":"INS/INSB/INSW/INSD—Input from Port to String","page":620,"zoom":"XYZ 68 1109 null"},{"title":"INSERTPS—Insert Scalar Single Precision Floating-Point Value","page":623,"zoom":"XYZ 70 1109 null"},{"title":"INT n/INTO/INT3/INT1—Call to Interrupt Procedure","page":626,"zoom":"XYZ 68 1109 null"},{"title":"INVD—Invalidate Internal Caches","page":641,"zoom":"XYZ 70 1109 null"},{"title":"INVLPG—Invalidate TLB Entries","page":643,"zoom":"XYZ 70 1109 null"},{"title":"INVPCID—Invalidate Process-Context Identifier","page":645,"zoom":"XYZ 70 1109 null"},{"title":"IRET/IRETD/IRETQ—Interrupt Return","page":648,"zoom":"XYZ 68 1109 null"},{"title":"Jcc—Jump if Condition Is Met","page":657,"zoom":"XYZ 70 1109 null"},{"title":"JMP—Jump","page":662,"zoom":"XYZ 68 1109 null"},{"title":"KADDW/KADDB/KADDQ/KADDD—ADD Two Masks","page":671,"zoom":"XYZ 70 1109 null"},{"title":"KANDW/KANDB/KANDQ/KANDD—Bitwise Logical AND Masks","page":673,"zoom":"XYZ 70 1109 null"},{"title":"KANDNW/KANDNB/KANDNQ/KANDND—Bitwise Logical AND NOT Masks","page":674,"zoom":"XYZ 68 1109 null"},{"title":"KMOVW/KMOVB/KMOVQ/KMOVD—Move From and to Mask Registers","page":675,"zoom":"XYZ 70 1109 null"},{"title":"KNOTW/KNOTB/KNOTQ/KNOTD—NOT Mask Register","page":677,"zoom":"XYZ 70 1109 null"},{"title":"KORW/KORB/KORQ/KORD—Bitwise Logical OR Masks","page":678,"zoom":"XYZ 68 1109 null"},{"title":"KORTESTW/KORTESTB/KORTESTQ/KORTESTD—OR Masks and Set Flags","page":679,"zoom":"XYZ 70 1109 null"},{"title":"KSHIFTLW/KSHIFTLB/KSHIFTLQ/KSHIFTLD—Shift Left Mask Registers","page":681,"zoom":"XYZ 70 1109 null"},{"title":"KSHIFTRW/KSHIFTRB/KSHIFTRQ/KSHIFTRD—Shift Right Mask Registers","page":683,"zoom":"XYZ 70 1109 null"},{"title":"KTESTW/KTESTB/KTESTQ/KTESTD—Packed Bit Test Masks and Set Flags","page":685,"zoom":"XYZ 70 1109 null"},{"title":"KUNPCKBW/KUNPCKWD/KUNPCKDQ—Unpack for Mask Registers","page":687,"zoom":"XYZ 70 1109 null"},{"title":"KXNORW/KXNORB/KXNORQ/KXNORD—Bitwise Logical XNOR Masks","page":688,"zoom":"XYZ 68 1109 null"},{"title":"KXORW/KXORB/KXORQ/KXORD—Bitwise Logical XOR Masks","page":689,"zoom":"XYZ 70 1109 null"},{"title":"LAHF—Load Status Flags Into AH Register","page":690,"zoom":"XYZ 68 1109 null"},{"title":"LAR—Load Access Rights Byte","page":691,"zoom":"XYZ 70 1109 null"},{"title":"LDDQU—Load Unaligned Integer 128 Bits","page":694,"zoom":"XYZ 68 1109 null"},{"title":"LDMXCSR—Load MXCSR Register","page":696,"zoom":"XYZ 68 1109 null"},{"title":"LDS/LES/LFS/LGS/LSS—Load Far Pointer","page":697,"zoom":"XYZ 70 1109 null"},{"title":"LDTILECFG—Load Tile Configuration","page":701,"zoom":"XYZ 70 1109 null"},{"title":"LEA—Load Effective Address","page":704,"zoom":"XYZ 68 1109 null"},{"title":"LEAVE—High Level Procedure Exit","page":706,"zoom":"XYZ 68 1109 null"},{"title":"LFENCE—Load Fence","page":708,"zoom":"XYZ 68 1109 null"},{"title":"LGDT/LIDT—Load Global/Interrupt Descriptor Table Register","page":709,"zoom":"XYZ 70 1109 null"},{"title":"LLDT—Load Local Descriptor Table Register","page":712,"zoom":"XYZ 68 1109 null"},{"title":"LMSW—Load Machine Status Word","page":714,"zoom":"XYZ 68 1109 null"},{"title":"LOADIWKEY—Load Internal Wrapping Key With Key Locker","page":716,"zoom":"XYZ 68 1109 null"},{"title":"LOCK—Assert LOCK# Signal Prefix","page":719,"zoom":"XYZ 70 1109 null"},{"title":"LODS/LODSB/LODSW/LODSD/LODSQ—Load String","page":721,"zoom":"XYZ 70 1109 null"},{"title":"LOOP/LOOPcc—Loop According to ECX Counter","page":724,"zoom":"XYZ 68 1109 null"},{"title":"LSL—Load Segment Limit","page":727,"zoom":"XYZ 70 1109 null"},{"title":"LTR—Load Task Register","page":730,"zoom":"XYZ 68 1109 null"},{"title":"LZCNT—Count the Number of Leading Zero Bits","page":732,"zoom":"XYZ 68 1109 null"}]}]},{"title":"Chapter 4 Instruction Set Reference, M-U","page":735,"zoom":"XYZ 68 1110 null","children":[{"title":"4.1 Imm8 Control Byte Operation for PCMPESTRI / PCMPESTRM / PCMPISTRI / PCMPISTRM","page":735,"zoom":"XYZ 68 1009 null","children":[{"title":"4.1.1 General Description","page":735,"zoom":"XYZ 68 863 null"},{"title":"4.1.2 Source Data Format","page":736,"zoom":"XYZ 68 1109 null"},{"title":"4.1.3 Aggregation Operation","page":736,"zoom":"XYZ 68 795 null"},{"title":"4.1.4 Polarity","page":737,"zoom":"XYZ 70 539 null"},{"title":"4.1.5 Output Selection","page":738,"zoom":"XYZ 68 1109 null"},{"title":"4.1.6 Valid/Invalid Override of Comparisons","page":738,"zoom":"XYZ 68 681 null"},{"title":"4.1.7 Summary of Im8 Control byte","page":739,"zoom":"XYZ 70 1109 null"},{"title":"4.1.8 Diagram Comparison and Aggregation Process","page":740,"zoom":"XYZ 68 1109 null"}]},{"title":"4.2 Common Transformation and Primitive Functions for SHA1XXX and SHA256XXX","page":740,"zoom":"XYZ 68 514 null"},{"title":"4.3 Instructions (M-U)","page":741,"zoom":"XYZ 70 352 null","children":[{"title":"MASKMOVDQU—Store Selected Bytes of Double Quadword","page":742,"zoom":"XYZ 68 1109 null"},{"title":"MASKMOVQ—Store Selected Bytes of Quadword","page":744,"zoom":"XYZ 68 1109 null"},{"title":"MAXPD—Maximum of Packed Double Precision Floating-Point Values","page":746,"zoom":"XYZ 68 1109 null"},{"title":"MAXPS—Maximum of Packed Single Precision Floating-Point Values","page":749,"zoom":"XYZ 70 1109 null"},{"title":"MAXSD—Return Maximum Scalar Double Precision Floating-Point Value","page":752,"zoom":"XYZ 68 1109 null"},{"title":"MAXSS—Return Maximum Scalar Single Precision Floating-Point Value","page":754,"zoom":"XYZ 68 1109 null"},{"title":"MFENCE—Memory Fence","page":756,"zoom":"XYZ 68 1109 null"},{"title":"MINPD—Minimum of Packed Double Precision Floating-Point Values","page":757,"zoom":"XYZ 70 1109 null"},{"title":"MINPS—Minimum of Packed Single Precision Floating-Point Values","page":760,"zoom":"XYZ 68 1109 null"},{"title":"MINSD—Return Minimum Scalar Double Precision Floating-Point Value","page":763,"zoom":"XYZ 70 1109 null"},{"title":"MINSS—Return Minimum Scalar Single Precision Floating-Point Value","page":765,"zoom":"XYZ 70 1109 null"},{"title":"MONITOR—Set Up Monitor Address","page":767,"zoom":"XYZ 70 1109 null"},{"title":"MOV—Move","page":769,"zoom":"XYZ 70 1109 null"},{"title":"MOV—Move to/from Control Registers","page":773,"zoom":"XYZ 70 1109 null"},{"title":"MOV—Move to/from Debug Registers","page":776,"zoom":"XYZ 68 1109 null"},{"title":"MOVAPD—Move Aligned Packed Double Precision Floating-Point Values","page":778,"zoom":"XYZ 68 1109 null"},{"title":"MOVAPS—Move Aligned Packed Single Precision Floating-Point Values","page":782,"zoom":"XYZ 68 1109 null"},{"title":"MOVBE—Move Data After Swapping Bytes","page":786,"zoom":"XYZ 68 1109 null"},{"title":"MOVD/MOVQ—Move Doubleword/Move Quadword","page":789,"zoom":"XYZ 70 1109 null"},{"title":"MOVDDUP—Replicate Double Precision Floating-Point Values","page":792,"zoom":"XYZ 68 1109 null"},{"title":"MOVDIRI—Move Doubleword as Direct Store","page":795,"zoom":"XYZ 70 1109 null"},{"title":"MOVDIR64B—Move 64 Bytes as Direct Store","page":797,"zoom":"XYZ 70 1109 null"},{"title":"MOVDQA,VMOVDQA32/64—Move Aligned Packed Integer Values","page":799,"zoom":"XYZ 70 1109 null"},{"title":"MOVDQU,VMOVDQU8/16/32/64—Move Unaligned Packed Integer Values","page":804,"zoom":"XYZ 68 1109 null"},{"title":"MOVDQ2Q—Move Quadword from XMM to MMX Technology Register","page":811,"zoom":"XYZ 70 1109 null"},{"title":"MOVHLPS—Move Packed Single Precision Floating-Point Values High to Low","page":812,"zoom":"XYZ 68 1109 null"},{"title":"MOVHPD—Move High Packed Double Precision Floating-Point Value","page":814,"zoom":"XYZ 68 1109 null"},{"title":"MOVHPS—Move High Packed Single Precision Floating-Point Values","page":816,"zoom":"XYZ 68 1109 null"},{"title":"MOVLHPS—Move Packed Single Precision Floating-Point Values Low to High","page":818,"zoom":"XYZ 68 1109 null"},{"title":"MOVLPD—Move Low Packed Double Precision Floating-Point Value","page":820,"zoom":"XYZ 68 1109 null"},{"title":"MOVLPS—Move Low Packed Single Precision Floating-Point Values","page":822,"zoom":"XYZ 68 1109 null"},{"title":"MOVMSKPD—Extract Packed Double Precision Floating-Point Sign Mask","page":824,"zoom":"XYZ 68 1109 null"},{"title":"MOVMSKPS—Extract Packed Single Precision Floating-Point Sign Mask","page":826,"zoom":"XYZ 68 1109 null"},{"title":"MOVNTDQA—Load Double Quadword Non-Temporal Aligned Hint","page":828,"zoom":"XYZ 68 1109 null"},{"title":"MOVNTDQ—Store Packed Integers Using Non-Temporal Hint","page":830,"zoom":"XYZ 68 1109 null"},{"title":"MOVNTI—Store Doubleword Using Non-Temporal Hint","page":832,"zoom":"XYZ 68 1109 null"},{"title":"MOVNTPD—Store Packed Double Precision Floating-Point Values Using Non-Temporal Hint","page":834,"zoom":"XYZ 68 1109 null"},{"title":"MOVNTPS—Store Packed Single Precision Floating-Point Values Using Non-Temporal Hint","page":836,"zoom":"XYZ 68 1109 null"},{"title":"MOVNTQ—Store of Quadword Using Non-Temporal Hint","page":838,"zoom":"XYZ 68 1109 null"},{"title":"MOVQ—Move Quadword","page":839,"zoom":"XYZ 70 1109 null"},{"title":"MOVQ2DQ—Move Quadword from MMX Technology to XMM Register","page":842,"zoom":"XYZ 68 1109 null"},{"title":"MOVS/MOVSB/MOVSW/MOVSD/MOVSQ—Move Data From String to String","page":844,"zoom":"XYZ 68 1109 null"},{"title":"MOVSD—Move or Merge Scalar Double Precision Floating-Point Value","page":848,"zoom":"XYZ 68 1109 null"},{"title":"MOVSHDUP—Replicate Single Precision Floating-Point Values","page":851,"zoom":"XYZ 70 1109 null"},{"title":"MOVSLDUP—Replicate Single Precision Floating-Point Values","page":854,"zoom":"XYZ 68 1109 null"},{"title":"MOVSS—Move or Merge Scalar Single Precision Floating-Point Value","page":857,"zoom":"XYZ 70 1109 null"},{"title":"MOVSX/MOVSXD—Move With Sign-Extension","page":860,"zoom":"XYZ 68 1109 null"},{"title":"MOVUPD—Move Unaligned Packed Double Precision Floating-Point Values","page":862,"zoom":"XYZ 68 1109 null"},{"title":"MOVUPS—Move Unaligned Packed Single Precision Floating-Point Values","page":866,"zoom":"XYZ 68 1109 null"},{"title":"MOVZX—Move With Zero-Extend","page":870,"zoom":"XYZ 68 1109 null"},{"title":"MPSADBW—Compute Multiple Packed Sums of Absolute Difference","page":872,"zoom":"XYZ 68 1109 null"},{"title":"MUL—Unsigned Multiply","page":880,"zoom":"XYZ 68 1109 null"},{"title":"MULPD—Multiply Packed Double Precision Floating-Point Values","page":882,"zoom":"XYZ 68 1109 null"},{"title":"MULPS—Multiply Packed Single Precision Floating-Point Values","page":885,"zoom":"XYZ 70 1109 null"},{"title":"MULSD—Multiply Scalar Double Precision Floating-Point Value","page":888,"zoom":"XYZ 68 1109 null"},{"title":"MULSS—Multiply Scalar Single Precision Floating-Point Values","page":890,"zoom":"XYZ 68 1109 null"},{"title":"MULX—Unsigned Multiply Without Affecting Flags","page":892,"zoom":"XYZ 68 1109 null"},{"title":"MWAIT—Monitor Wait","page":894,"zoom":"XYZ 68 1109 null"},{"title":"NEG—Two's Complement Negation","page":897,"zoom":"XYZ 70 1109 null"},{"title":"NOP—No Operation","page":899,"zoom":"XYZ 70 1109 null"},{"title":"NOT—One's Complement Negation","page":900,"zoom":"XYZ 68 1109 null"},{"title":"OR—Logical Inclusive OR","page":902,"zoom":"XYZ 68 1109 null"},{"title":"ORPD—Bitwise Logical OR of Packed Double Precision Floating-Point Values","page":904,"zoom":"XYZ 68 1109 null"},{"title":"ORPS—Bitwise Logical OR of Packed Single Precision Floating-Point Values","page":907,"zoom":"XYZ 70 1109 null"},{"title":"OUT—Output to Port","page":910,"zoom":"XYZ 68 1109 null"},{"title":"OUTS/OUTSB/OUTSW/OUTSD—Output String to Port","page":912,"zoom":"XYZ 68 1109 null"},{"title":"PABSB/PABSW/PABSD/PABSQ—Packed Absolute Value","page":916,"zoom":"XYZ 68 1109 null"},{"title":"PACKSSWB/PACKSSDW—Pack With Signed Saturation","page":922,"zoom":"XYZ 68 1109 null"},{"title":"PACKUSDW—Pack With Unsigned Saturation","page":930,"zoom":"XYZ 68 1109 null"},{"title":"PACKUSWB—Pack With Unsigned Saturation","page":935,"zoom":"XYZ 70 1109 null"},{"title":"PADDB/PADDW/PADDD/PADDQ—Add Packed Integers","page":940,"zoom":"XYZ 68 1109 null"},{"title":"PADDSB/PADDSW—Add Packed Signed Integers with Signed Saturation","page":947,"zoom":"XYZ 70 1109 null"},{"title":"PADDUSB/PADDUSW—Add Packed Unsigned Integers With Unsigned Saturation","page":951,"zoom":"XYZ 70 1109 null"},{"title":"PALIGNR—Packed Align Right","page":955,"zoom":"XYZ 70 1109 null"},{"title":"PAND—Logical AND","page":958,"zoom":"XYZ 68 1109 null"},{"title":"PANDN—Logical AND NOT","page":961,"zoom":"XYZ 70 1109 null"},{"title":"PAUSE—Spin Loop Hint","page":964,"zoom":"XYZ 68 1109 null"},{"title":"PAVGB/PAVGW—Average Packed Integers","page":965,"zoom":"XYZ 70 1109 null"},{"title":"PBLENDVB—Variable Blend Packed Bytes","page":969,"zoom":"XYZ 70 1109 null"},{"title":"PBLENDW—Blend Packed Words","page":973,"zoom":"XYZ 70 1109 null"},{"title":"PCLMULQDQ—Carry-Less Multiplication Quadword","page":976,"zoom":"XYZ 68 1109 null"},{"title":"PCMPEQB/PCMPEQW/PCMPEQD— Compare Packed Data for Equal","page":979,"zoom":"XYZ 70 1109 null"},{"title":"PCMPEQQ—Compare Packed Qword Data for Equal","page":985,"zoom":"XYZ 70 1109 null"},{"title":"PCMPESTRI—Packed Compare Explicit Length Strings, Return Index","page":988,"zoom":"XYZ 68 1109 null"},{"title":"PCMPESTRM—Packed Compare Explicit Length Strings, Return Mask","page":990,"zoom":"XYZ 68 1109 null"},{"title":"PCMPGTB/PCMPGTW/PCMPGTD—Compare Packed Signed Integers for Greater Than","page":992,"zoom":"XYZ 68 1109 null"},{"title":"PCMPGTQ—Compare Packed Data for Greater Than","page":998,"zoom":"XYZ 68 1109 null"},{"title":"PCMPISTRI—Packed Compare Implicit Length Strings, Return Index","page":1001,"zoom":"XYZ 70 1109 null"},{"title":"PCMPISTRM—Packed Compare Implicit Length Strings, Return Mask","page":1003,"zoom":"XYZ 70 1109 null"},{"title":"PCONFIG—Platform Configuration","page":1005,"zoom":"XYZ 70 1109 null"},{"title":"PDEP—Parallel Bits Deposit","page":1011,"zoom":"XYZ 70 1109 null"},{"title":"PEXT—Parallel Bits Extract","page":1013,"zoom":"XYZ 70 1109 null"},{"title":"PEXTRB/PEXTRD/PEXTRQ—Extract Byte/Dword/Qword","page":1015,"zoom":"XYZ 70 1109 null"},{"title":"PEXTRW—Extract Word","page":1018,"zoom":"XYZ 68 1109 null"},{"title":"PHADDW/PHADDD—Packed Horizontal Add","page":1021,"zoom":"XYZ 70 1109 null"},{"title":"PHADDSW—Packed Horizontal Add and Saturate","page":1025,"zoom":"XYZ 70 1109 null"},{"title":"PHMINPOSUW—Packed Horizontal Word Minimum","page":1027,"zoom":"XYZ 70 1109 null"},{"title":"PHSUBW/PHSUBD—Packed Horizontal Subtract","page":1029,"zoom":"XYZ 70 1109 null"},{"title":"PHSUBSW—Packed Horizontal Subtract and Saturate","page":1032,"zoom":"XYZ 68 1109 null"},{"title":"PINSRB/PINSRD/PINSRQ—Insert Byte/Dword/Qword","page":1034,"zoom":"XYZ 68 1109 null"},{"title":"PINSRW—Insert Word","page":1037,"zoom":"XYZ 70 1109 null"},{"title":"PMADDUBSW—Multiply and Add Packed Signed and Unsigned Bytes","page":1039,"zoom":"XYZ 70 1109 null"},{"title":"PMADDWD—Multiply and Add Packed Integers","page":1042,"zoom":"XYZ 68 1109 null"},{"title":"PMAXSB/PMAXSW/PMAXSD/PMAXSQ—Maximum of Packed Signed Integers","page":1045,"zoom":"XYZ 70 1109 null"},{"title":"PMAXUB/PMAXUW—Maximum of Packed Unsigned Integers","page":1052,"zoom":"XYZ 68 1109 null"},{"title":"PMAXUD/PMAXUQ—Maximum of Packed Unsigned Integers","page":1057,"zoom":"XYZ 70 1109 null"},{"title":"PMINSB/PMINSW—Minimum of Packed Signed Integers","page":1061,"zoom":"XYZ 70 1109 null"},{"title":"PMINSD/PMINSQ—Minimum of Packed Signed Integers","page":1066,"zoom":"XYZ 68 1109 null"},{"title":"PMINUB/PMINUW—Minimum of Packed Unsigned Integers","page":1070,"zoom":"XYZ 68 1109 null"},{"title":"PMINUD/PMINUQ—Minimum of Packed Unsigned Integers","page":1075,"zoom":"XYZ 70 1109 null"},{"title":"PMOVMSKB—Move Byte Mask","page":1079,"zoom":"XYZ 70 1109 null"},{"title":"PMOVSX—Packed Move With Sign Extend","page":1081,"zoom":"XYZ 70 1109 null"},{"title":"PMOVZX—Packed Move With Zero Extend","page":1090,"zoom":"XYZ 68 1109 null"},{"title":"PMULDQ—Multiply Packed Doubleword Integers","page":1100,"zoom":"XYZ 68 1109 null"},{"title":"PMULHRSW—Packed Multiply High With Round and Scale","page":1103,"zoom":"XYZ 70 1109 null"},{"title":"PMULHUW—Multiply Packed Unsigned Integers and Store High Result","page":1107,"zoom":"XYZ 70 1109 null"},{"title":"PMULHW—Multiply Packed Signed Integers and Store High Result","page":1111,"zoom":"XYZ 70 1109 null"},{"title":"PMULLD/PMULLQ—Multiply Packed Integers and Store Low Result","page":1115,"zoom":"XYZ 70 1109 null"},{"title":"PMULLW—Multiply Packed Signed Integers and Store Low Result","page":1119,"zoom":"XYZ 70 1109 null"},{"title":"PMULUDQ—Multiply Packed Unsigned Doubleword Integers","page":1123,"zoom":"XYZ 70 1109 null"},{"title":"POP—Pop a Value From the Stack","page":1126,"zoom":"XYZ 68 1109 null"},{"title":"POPA/POPAD—Pop All General-Purpose Registers","page":1131,"zoom":"XYZ 70 1109 null"},{"title":"POPCNT—Return the Count of Number of Bits Set to 1","page":1133,"zoom":"XYZ 70 1109 null"},{"title":"POPF/POPFD/POPFQ—Pop Stack Into EFLAGS Register","page":1135,"zoom":"XYZ 70 1109 null"},{"title":"POR—Bitwise Logical OR","page":1139,"zoom":"XYZ 70 1109 null"},{"title":"PREFETCHh—Prefetch Data Into Caches","page":1142,"zoom":"XYZ 68 1109 null"},{"title":"PREFETCHW—Prefetch Data Into Caches in Anticipation of a Write","page":1144,"zoom":"XYZ 68 1109 null"},{"title":"PSADBW—Compute Sum of Absolute Differences","page":1146,"zoom":"XYZ 68 1109 null"},{"title":"PSHUFB—Packed Shuffle Bytes","page":1150,"zoom":"XYZ 68 1109 null"},{"title":"PSHUFD—Shuffle Packed Doublewords","page":1154,"zoom":"XYZ 68 1109 null"},{"title":"PSHUFHW—Shuffle Packed High Words","page":1158,"zoom":"XYZ 68 1109 null"},{"title":"PSHUFLW—Shuffle Packed Low Words","page":1161,"zoom":"XYZ 70 1109 null"},{"title":"PSHUFW—Shuffle Packed Words","page":1164,"zoom":"XYZ 68 1109 null"},{"title":"PSIGNB/PSIGNW/PSIGND—Packed SIGN","page":1165,"zoom":"XYZ 70 1109 null"},{"title":"PSLLDQ—Shift Double Quadword Left Logical","page":1169,"zoom":"XYZ 70 1109 null"},{"title":"PSLLW/PSLLD/PSLLQ—Shift Packed Data Left Logical","page":1171,"zoom":"XYZ 70 1109 null"},{"title":"PSRAW/PSRAD/PSRAQ—Shift Packed Data Right Arithmetic","page":1183,"zoom":"XYZ 70 1109 null"},{"title":"PSRLDQ—Shift Double Quadword Right Logical","page":1193,"zoom":"XYZ 70 1109 null"},{"title":"PSRLW/PSRLD/PSRLQ—Shift Packed Data Right Logical","page":1195,"zoom":"XYZ 70 1109 null"},{"title":"PSUBB/PSUBW/PSUBD—Subtract Packed Integers","page":1207,"zoom":"XYZ 70 1109 null"},{"title":"PSUBQ—Subtract Packed Quadword Integers","page":1215,"zoom":"XYZ 70 1109 null"},{"title":"PSUBSB/PSUBSW—Subtract Packed Signed Integers With Signed Saturation","page":1218,"zoom":"XYZ 68 1109 null"},{"title":"PSUBUSB/PSUBUSW—Subtract Packed Unsigned Integers With Unsigned Saturation","page":1222,"zoom":"XYZ 68 1109 null"},{"title":"PTEST—Logical Compare","page":1226,"zoom":"XYZ 68 1109 null"},{"title":"PTWRITE—Write Data to a Processor Trace Packet","page":1228,"zoom":"XYZ 68 1109 null"},{"title":"PUNPCKHBW/PUNPCKHWD/PUNPCKHDQ/PUNPCKHQDQ— Unpack High Data","page":1230,"zoom":"XYZ 68 1109 null"},{"title":"PUNPCKLBW/PUNPCKLWD/PUNPCKLDQ/PUNPCKLQDQ—Unpack Low Data","page":1240,"zoom":"XYZ 68 1109 null"},{"title":"PUSH—Push Word, Doubleword, or Quadword Onto the Stack","page":1250,"zoom":"XYZ 68 1109 null"},{"title":"PUSHA/PUSHAD—Push All General-Purpose Registers","page":1253,"zoom":"XYZ 70 1109 null"},{"title":"PUSHF/PUSHFD/PUSHFQ—Push EFLAGS Register Onto the Stack","page":1255,"zoom":"XYZ 70 1109 null"},{"title":"PXOR—Logical Exclusive OR","page":1257,"zoom":"XYZ 70 1109 null"},{"title":"RCL/RCR/ROL/ROR—Rotate","page":1260,"zoom":"XYZ 68 1109 null"},{"title":"RCPPS—Compute Reciprocals of Packed Single Precision Floating-Point Values","page":1265,"zoom":"XYZ 70 1109 null"},{"title":"RCPSS—Compute Reciprocal of Scalar Single Precision Floating-Point Values","page":1267,"zoom":"XYZ 70 1109 null"},{"title":"RDFSBASE/RDGSBASE—Read FS/GS Segment Base","page":1269,"zoom":"XYZ 70 1109 null"},{"title":"RDMSR—Read From Model Specific Register","page":1271,"zoom":"XYZ 70 1109 null"},{"title":"RDPID—Read Processor ID","page":1273,"zoom":"XYZ 70 1109 null"},{"title":"RDPKRU—Read Protection Key Rights for User Pages","page":1274,"zoom":"XYZ 68 1109 null"},{"title":"RDPMC—Read Performance-Monitoring Counters","page":1276,"zoom":"XYZ 68 1109 null"},{"title":"RDRAND—Read Random Number","page":1278,"zoom":"XYZ 68 1109 null"},{"title":"RDSEED—Read Random SEED","page":1280,"zoom":"XYZ 68 1109 null"},{"title":"RDSSPD/RDSSPQ—Read Shadow Stack Pointer","page":1282,"zoom":"XYZ 68 1109 null"},{"title":"RDTSC—Read Time-Stamp Counter","page":1284,"zoom":"XYZ 68 1109 null"},{"title":"RDTSCP—Read Time-Stamp Counter and Processor ID","page":1286,"zoom":"XYZ 68 1109 null"},{"title":"REP/REPE/REPZ/REPNE/REPNZ—Repeat String Operation Prefix","page":1288,"zoom":"XYZ 68 1109 null"},{"title":"RET—Return From Procedure","page":1292,"zoom":"XYZ 68 1109 null"},{"title":"RORX — Rotate Right Logical Without Affecting Flags","page":1305,"zoom":"XYZ 70 1109 null"},{"title":"ROUNDPD—Round Packed Double Precision Floating-Point Values","page":1306,"zoom":"XYZ 68 1109 null"},{"title":"ROUNDPS—Round Packed Single Precision Floating-Point Values","page":1309,"zoom":"XYZ 70 1109 null"},{"title":"ROUNDSD—Round Scalar Double Precision Floating-Point Values","page":1311,"zoom":"XYZ 70 1109 null"},{"title":"ROUNDSS—Round Scalar Single Precision Floating-Point Values","page":1313,"zoom":"XYZ 70 1109 null"},{"title":"RSM—Resume From System Management Mode","page":1315,"zoom":"XYZ 70 1109 null"},{"title":"RSQRTPS—Compute Reciprocals of Square Roots of Packed Single Precision Floating-Point Values","page":1317,"zoom":"XYZ 70 1109 null"},{"title":"RSQRTSS—Compute Reciprocal of Square Root of Scalar Single Precision Floating-Point Value","page":1319,"zoom":"XYZ 70 1109 null"},{"title":"RSTORSSP—Restore Saved Shadow Stack Pointer","page":1321,"zoom":"XYZ 70 1109 null"},{"title":"SAHF—Store AH Into Flags","page":1324,"zoom":"XYZ 68 1109 null"},{"title":"SAL/SAR/SHL/SHR—Shift","page":1326,"zoom":"XYZ 68 1109 null"},{"title":"SARX/SHLX/SHRX—Shift Without Affecting Flags","page":1331,"zoom":"XYZ 70 1109 null"},{"title":"SAVEPREVSSP—Save Previous Shadow Stack Pointer","page":1333,"zoom":"XYZ 70 1109 null"},{"title":"SBB—Integer Subtraction With Borrow","page":1335,"zoom":"XYZ 70 1109 null"},{"title":"SCAS/SCASB/SCASW/SCASD—Scan String","page":1338,"zoom":"XYZ 68 1109 null"},{"title":"SENDUIPI—Send User Interprocessor Interrupt","page":1342,"zoom":"XYZ 68 1109 null"},{"title":"SERIALIZE—Serialize Instruction Execution","page":1344,"zoom":"XYZ 68 1109 null"},{"title":"SETcc—Set Byte on Condition","page":1345,"zoom":"XYZ 70 1109 null"},{"title":"SETSSBSY—Mark Shadow Stack Busy","page":1348,"zoom":"XYZ 68 1109 null"},{"title":"SFENCE—Store Fence","page":1350,"zoom":"XYZ 68 1109 null"},{"title":"SGDT—Store Global Descriptor Table Register","page":1351,"zoom":"XYZ 70 1109 null"},{"title":"SHA1RNDS4—Perform Four Rounds of SHA1 Operation","page":1353,"zoom":"XYZ 70 1109 null"},{"title":"SHA1NEXTE—Calculate SHA1 State Variable E After Four Rounds","page":1355,"zoom":"XYZ 70 1109 null"},{"title":"SHA1MSG1—Perform an Intermediate Calculation for the Next Four SHA1 Message Dwords","page":1356,"zoom":"XYZ 68 1109 null"},{"title":"SHA1MSG2—Perform a Final Calculation for the Next Four SHA1 Message Dwords","page":1357,"zoom":"XYZ 70 1109 null"},{"title":"SHA256RNDS2—Perform Two Rounds of SHA256 Operation","page":1358,"zoom":"XYZ 68 1109 null"},{"title":"SHA256MSG1—Perform an Intermediate Calculation for the Next Four SHA256 Message Dwords","page":1360,"zoom":"XYZ 68 1109 null"},{"title":"SHA256MSG2—Perform a Final Calculation for the Next Four SHA256 Message Dwords","page":1361,"zoom":"XYZ 70 1109 null"},{"title":"SHLD—Double Precision Shift Left","page":1362,"zoom":"XYZ 68 1109 null"},{"title":"SHRD—Double Precision Shift Right","page":1365,"zoom":"XYZ 70 1109 null"},{"title":"SHUFPD—Packed Interleave Shuffle of Pairs of Double Precision Floating-Point Values","page":1368,"zoom":"XYZ 68 1109 null"},{"title":"SHUFPS—Packed Interleave Shuffle of Quadruplets of Single Precision Floating-Point Values","page":1373,"zoom":"XYZ 70 1109 null"},{"title":"SIDT—Store Interrupt Descriptor Table Register","page":1377,"zoom":"XYZ 70 1109 null"},{"title":"SLDT—Store Local Descriptor Table Register","page":1379,"zoom":"XYZ 70 1109 null"},{"title":"SMSW—Store Machine Status Word","page":1381,"zoom":"XYZ 70 1109 null"},{"title":"SQRTPD—Square Root of Double Precision Floating-Point Values","page":1383,"zoom":"XYZ 70 1109 null"},{"title":"SQRTPS—Square Root of Single Precision Floating-Point Values","page":1386,"zoom":"XYZ 68 1109 null"},{"title":"SQRTSD—Compute Square Root of Scalar Double Precision Floating-Point Value","page":1389,"zoom":"XYZ 70 1109 null"},{"title":"SQRTSS—Compute Square Root of Scalar Single Precision Value","page":1391,"zoom":"XYZ 70 1109 null"},{"title":"STAC—Set AC Flag in EFLAGS Register","page":1393,"zoom":"XYZ 70 1109 null"},{"title":"STC—Set Carry Flag","page":1394,"zoom":"XYZ 68 1109 null"},{"title":"STD—Set Direction Flag","page":1395,"zoom":"XYZ 70 1109 null"},{"title":"STI—Set Interrupt Flag","page":1396,"zoom":"XYZ 68 1109 null"},{"title":"STMXCSR—Store MXCSR Register State","page":1398,"zoom":"XYZ 68 1109 null"},{"title":"STOS/STOSB/STOSW/STOSD/STOSQ—Store String","page":1399,"zoom":"XYZ 70 1109 null"},{"title":"STR—Store Task Register","page":1402,"zoom":"XYZ 68 1109 null"},{"title":"STTILECFG—Store Tile Configuration","page":1404,"zoom":"XYZ 68 1109 null"},{"title":"STUI—Set User Interrupt Flag","page":1406,"zoom":"XYZ 68 1109 null"},{"title":"SUB—Subtract","page":1407,"zoom":"XYZ 70 1109 null"},{"title":"SUBPD—Subtract Packed Double Precision Floating-Point Values","page":1409,"zoom":"XYZ 70 1109 null"},{"title":"SUBPS—Subtract Packed Single Precision Floating-Point Values","page":1412,"zoom":"XYZ 68 1109 null"},{"title":"SUBSD—Subtract Scalar Double Precision Floating-Point Value","page":1415,"zoom":"XYZ 70 1109 null"},{"title":"SUBSS—Subtract Scalar Single Precision Floating-Point Value","page":1417,"zoom":"XYZ 70 1109 null"},{"title":"SWAPGS—Swap GS Base Register","page":1419,"zoom":"XYZ 70 1109 null"},{"title":"SYSCALL—Fast System Call","page":1421,"zoom":"XYZ 70 1109 null"},{"title":"SYSENTER—Fast System Call","page":1424,"zoom":"XYZ 68 1109 null"},{"title":"SYSEXIT—Fast Return from Fast System Call","page":1427,"zoom":"XYZ 70 1109 null"},{"title":"SYSRET—Return From Fast System Call","page":1430,"zoom":"XYZ 68 1109 null"},{"title":"TDPBF16PS—Dot Product of BF16 Tiles Accumulated into Packed Single Precision Tile","page":1433,"zoom":"XYZ 70 1109 null"},{"title":"TDPBSSD/TDPBSUD/TDPBUSD/TDPBUUD—Dot Product of Signed/Unsigned Bytes with Dword Accumulation","page":1435,"zoom":"XYZ 70 1109 null"},{"title":"TEST—Logical Compare","page":1437,"zoom":"XYZ 70 1109 null"},{"title":"TESTUI—Determine User Interrupt Flag","page":1439,"zoom":"XYZ 70 1109 null"},{"title":"TILELOADD/TILELOADDT1—Load Tile","page":1440,"zoom":"XYZ 68 1109 null"},{"title":"TILERELEASE—Release Tile","page":1442,"zoom":"XYZ 68 1109 null"},{"title":"TILESTORED—Store Tile","page":1443,"zoom":"XYZ 70 1109 null"},{"title":"TILEZERO—Zero Tile","page":1444,"zoom":"XYZ 68 1109 null"},{"title":"TPAUSE—Timed PAUSE","page":1445,"zoom":"XYZ 70 1109 null"},{"title":"TZCNT—Count the Number of Trailing Zero Bits","page":1447,"zoom":"XYZ 70 1109 null"},{"title":"UCOMISD—Unordered Compare Scalar Double Precision Floating-Point Values and Set EFLAGS","page":1449,"zoom":"XYZ 70 1109 null"},{"title":"UCOMISS—Unordered Compare Scalar Single Precision Floating-Point Values and Set EFLAGS","page":1451,"zoom":"XYZ 70 1109 null"},{"title":"UD—Undefined Instruction","page":1453,"zoom":"XYZ 70 1109 null"},{"title":"UIRET—User-Interrupt Return","page":1454,"zoom":"XYZ 68 1109 null"},{"title":"UMONITOR—User Level Set Up Monitor Address","page":1456,"zoom":"XYZ 68 1109 null"},{"title":"UMWAIT—User Level Monitor Wait","page":1458,"zoom":"XYZ 68 1109 null"},{"title":"UNPCKHPD—Unpack and Interleave High Packed Double Precision Floating-Point Values","page":1460,"zoom":"XYZ 68 1109 null"},{"title":"UNPCKHPS—Unpack and Interleave High Packed Single Precision Floating-Point Values","page":1464,"zoom":"XYZ 68 1109 null"},{"title":"UNPCKLPD—Unpack and Interleave Low Packed Double Precision Floating-Point Values","page":1468,"zoom":"XYZ 68 1109 null"},{"title":"UNPCKLPS—Unpack and Interleave Low Packed Single Precision Floating-Point Values","page":1472,"zoom":"XYZ 68 1109 null"}]}]},{"title":"Chapter 5 Instruction Set Reference, V","page":1477,"zoom":"XYZ 68 1110 null","children":[{"title":"5.1 Ternary Bit Vector Logic Table","page":1477,"zoom":"XYZ 68 1009 null"},{"title":"5.2 Instructions (V)","page":1480,"zoom":"XYZ 68 1110 null","children":[{"title":"VADDPH—Add Packed FP16 Values","page":1481,"zoom":"XYZ 70 1109 null"},{"title":"VADDSH—Add Scalar FP16 Values","page":1483,"zoom":"XYZ 70 1109 null"},{"title":"VALIGND/VALIGNQ—Align Doubleword/Quadword Vectors","page":1484,"zoom":"XYZ 68 1109 null"},{"title":"VBLENDMPD/VBLENDMPS—Blend Float64/Float32 Vectors Using an OpMask Control","page":1487,"zoom":"XYZ 70 1109 null"},{"title":"VBROADCAST—Load with Broadcast Floating-Point Data","page":1489,"zoom":"XYZ 70 1109 null"},{"title":"VCMPPH—Compare Packed FP16 Values","page":1497,"zoom":"XYZ 70 1109 null"},{"title":"VCMPSH—Compare Scalar FP16 Values","page":1499,"zoom":"XYZ 70 1109 null"},{"title":"VCOMISH—Compare Scalar Ordered FP16 Values and Set EFLAGS","page":1501,"zoom":"XYZ 70 1109 null"},{"title":"VCOMPRESSPD—Store Sparse Packed Double Precision Floating-Point Values Into Dense Memory","page":1503,"zoom":"XYZ 70 1109 null"},{"title":"VCOMPRESSPS—Store Sparse Packed Single Precision Floating-Point Values Into Dense Memory","page":1505,"zoom":"XYZ 70 1109 null"},{"title":"VCVTDQ2PH—Convert Packed Signed Doubleword Integers to Packed FP16 Values","page":1507,"zoom":"XYZ 70 1109 null"},{"title":"VCVTNE2PS2BF16—Convert Two Packed Single Data to One Packed BF16 Data","page":1509,"zoom":"XYZ 70 1109 null"},{"title":"VCVTNEPS2BF16—Convert Packed Single Data to Packed BF16 Data","page":1511,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPD2PH—Convert Packed Double Precision FP Values to Packed FP16 Values","page":1513,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPD2QQ—Convert Packed Double Precision Floating-Point Values to Packed Quadword Integers","page":1515,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPD2UDQ—Convert Packed Double Precision Floating-Point Values to Packed Unsigned Doubleword Integers","page":1517,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPD2UQQ—Convert Packed Double Precision Floating-Point Values to Packed Unsigned Quadword Integers","page":1519,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPH2DQ—Convert Packed FP16 Values to Signed Doubleword Integers","page":1521,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPH2PD—Convert Packed FP16 Values to FP64 Values","page":1523,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPH2PS/VCVTPH2PSX—Convert Packed FP16 Values to Single Precision Floating-Point Values","page":1525,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPH2QQ—Convert Packed FP16 Values to Signed Quadword Integer Values","page":1529,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPH2UDQ—Convert Packed FP16 Values to Unsigned Doubleword Integers","page":1531,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPH2UQQ—Convert Packed FP16 Values to Unsigned Quadword Integers","page":1533,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPH2UW—Convert Packed FP16 Values to Unsigned Word Integers","page":1535,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPH2W—Convert Packed FP16 Values to Signed Word Integers","page":1537,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPS2PH—Convert Single-Precision FP Value to 16-bit FP Value","page":1539,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPS2PHX—Convert Packed Single Precision Floating-Point Values to Packed FP16 Values","page":1543,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPS2QQ—Convert Packed Single Precision Floating-Point Values to Packed Signed Quadword Integer Values","page":1545,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPS2UDQ—Convert Packed Single Precision Floating-Point Values to Packed Unsigned Doubleword Integer Values","page":1547,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPS2UQQ—Convert Packed Single Precision Floating-Point Values to Packed Unsigned Quadword Integer Values","page":1550,"zoom":"XYZ 68 1109 null"},{"title":"VCVTQQ2PD—Convert Packed Quadword Integers to Packed Double Precision Floating-Point Values","page":1552,"zoom":"XYZ 68 1109 null"},{"title":"VCVTQQ2PH—Convert Packed Signed Quadword Integers to Packed FP16 Values","page":1554,"zoom":"XYZ 68 1109 null"},{"title":"VCVTQQ2PS—Convert Packed Quadword Integers to Packed Single Precision Floating-Point Values","page":1556,"zoom":"XYZ 68 1109 null"},{"title":"VCVTSD2SH—Convert Low FP64 Value to an FP16 Value","page":1558,"zoom":"XYZ 68 1109 null"},{"title":"VCVTSD2USI—Convert Scalar Double Precision Floating-Point Value to Unsigned Doubleword Integer","page":1559,"zoom":"XYZ 70 1109 null"},{"title":"VCVTSH2SD—Convert Low FP16 Value to an FP64 Value","page":1561,"zoom":"XYZ 70 1109 null"},{"title":"VCVTSH2SI—Convert Low FP16 Value to Signed Integer","page":1562,"zoom":"XYZ 68 1109 null"},{"title":"VCVTSH2SS—Convert Low FP16 Value to FP32 Value","page":1563,"zoom":"XYZ 70 1109 null"},{"title":"VCVTSH2USI—Convert Low FP16 Value to Unsigned Integer","page":1564,"zoom":"XYZ 68 1109 null"},{"title":"VCVTSI2SH—Convert a Signed Doubleword/Quadword Integer to an FP16 Value","page":1565,"zoom":"XYZ 70 1109 null"},{"title":"VCVTSS2SH—Convert Low FP32 Value to an FP16 Value","page":1567,"zoom":"XYZ 70 1109 null"},{"title":"VCVTSS2USI—Convert Scalar Single Precision Floating-Point Value to Unsigned Doubleword Integer","page":1568,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTPD2QQ—Convert With Truncation Packed Double Precision Floating-Point Values to Packed Quadword Integers","page":1570,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTPD2UDQ—Convert With Truncation Packed Double Precision Floating-Point Values to Packed Unsigned Doubleword Integers","page":1572,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTPD2UQQ—Convert With Truncation Packed Double Precision Floating-Point Values to Packed Unsigned Quadword Integers","page":1574,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTPH2DQ—Convert with Truncation Packed FP16 Values to Signed Doubleword Integers","page":1576,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTPH2QQ—Convert with Truncation Packed FP16 Values to Signed Quadword Integers","page":1578,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTPH2UDQ—Convert with Truncation Packed FP16 Values to Unsigned Doubleword Integers","page":1580,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTPH2UQQ—Convert with Truncation Packed FP16 Values to Unsigned Quadword Integers","page":1582,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTPH2UW—Convert Packed FP16 Values to Unsigned Word Integers","page":1584,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTPH2W—Convert Packed FP16 Values to Signed Word Integers","page":1586,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTPS2QQ—Convert With Truncation Packed Single Precision Floating-Point Values to Packed Signed Quadword Integer Values","page":1588,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTPS2UDQ—Convert With Truncation Packed Single Precision Floating-Point Values to Packed Unsigned Doubleword Integer Values","page":1590,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTPS2UQQ—Convert With Truncation Packed Single Precision Floating-Point Values to Packed Unsigned Quadword Integer Values","page":1592,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTSD2USI—Convert With Truncation Scalar Double Precision Floating-Point Value to Unsigned Integer","page":1594,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTSH2SI—Convert with Truncation Low FP16 Value to a Signed Integer","page":1595,"zoom":"XYZ 70 1109 null"},{"title":"VCVTTSH2USI—Convert with Truncation Low FP16 Value to an Unsigned Integer","page":1596,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTSS2USI—Convert With Truncation Scalar Single Precision Floating-Point Value to Unsigned Integer","page":1597,"zoom":"XYZ 70 1109 null"},{"title":"VCVTUDQ2PD—Convert Packed Unsigned Doubleword Integers to Packed Double Precision Floating-Point Values","page":1598,"zoom":"XYZ 68 1109 null"},{"title":"VCVTUDQ2PH—Convert Packed Unsigned Doubleword Integers to Packed FP16 Values","page":1600,"zoom":"XYZ 68 1109 null"},{"title":"VCVTUDQ2PS—Convert Packed Unsigned Doubleword Integers to Packed Single Precision Floating-Point Values","page":1602,"zoom":"XYZ 68 1109 null"},{"title":"VCVTUQQ2PD—Convert Packed Unsigned Quadword Integers to Packed Double Precision Floating-Point Values","page":1604,"zoom":"XYZ 68 1109 null"},{"title":"VCVTUQQ2PH—Convert Packed Unsigned Quadword Integers to Packed FP16 Values","page":1606,"zoom":"XYZ 68 1109 null"},{"title":"VCVTUSI2SH—Convert Unsigned Doubleword Integer to an FP16 Value","page":1608,"zoom":"XYZ 68 1109 null"},{"title":"VCVTUQQ2PS—Convert Packed Unsigned Quadword Integers to Packed Single Precision Floating-Point Values","page":1610,"zoom":"XYZ 68 1109 null"},{"title":"VCVTUSI2SD—Convert Unsigned Integer to Scalar Double Precision Floating-Point Value","page":1612,"zoom":"XYZ 68 1109 null"},{"title":"VCVTUSI2SS—Convert Unsigned Integer to Scalar Single Precision Floating-Point Value","page":1614,"zoom":"XYZ 68 1109 null"},{"title":"VCVTUW2PH—Convert Packed Unsigned Word Integers to FP16 Values","page":1616,"zoom":"XYZ 68 1109 null"},{"title":"VCVTW2PH—Convert Packed Signed Word Integers to FP16 Values","page":1618,"zoom":"XYZ 68 1109 null"},{"title":"VDBPSADBW—Double Block Packed Sum-Absolute-Differences (SAD) on Unsigned Bytes","page":1620,"zoom":"XYZ 68 1109 null"},{"title":"VDIVPH—Divide Packed FP16 Values","page":1623,"zoom":"XYZ 70 1109 null"},{"title":"VDIVSH—Divide Scalar FP16 Values","page":1625,"zoom":"XYZ 70 1109 null"},{"title":"VDPBF16PS—Dot Product of BF16 Pairs Accumulated Into Packed Single Precision","page":1626,"zoom":"XYZ 68 1109 null"},{"title":"VEXPANDPD—Load Sparse Packed Double Precision Floating-Point Values From Dense Memory","page":1628,"zoom":"XYZ 68 1109 null"},{"title":"VEXPANDPS—Load Sparse Packed Single Precision Floating-Point Values From Dense Memory","page":1630,"zoom":"XYZ 68 1109 null"},{"title":"VERR/VERW—Verify a Segment for Reading or Writing","page":1632,"zoom":"XYZ 68 1109 null"},{"title":"VEXTRACTF128/VEXTRACTF32x4/VEXTRACTF64x2/VEXTRACTF32x8/VEXTRACTF64x4— Extract Packed Floating-Point Values","page":1634,"zoom":"XYZ 68 1109 null"},{"title":"VEXTRACTI128/VEXTRACTI32x4/VEXTRACTI64x2/VEXTRACTI32x8/VEXTRACTI64x4—Extract Packed Integer Values","page":1640,"zoom":"XYZ 68 1109 null"},{"title":"VFCMADDCPH/VFMADDCPH—Complex Multiply and Accumulate FP16 Values","page":1646,"zoom":"XYZ 68 1109 null"},{"title":"VFCMADDCSH/VFMADDCSH—Complex Multiply and Accumulate Scalar FP16 Values","page":1649,"zoom":"XYZ 70 1109 null"},{"title":"VFCMULCPH/VFMULCPH—Complex Multiply FP16 Values","page":1651,"zoom":"XYZ 70 1109 null"},{"title":"VFCMULCSH/VFMULCSH—Complex Multiply Scalar FP16 Values","page":1654,"zoom":"XYZ 68 1109 null"},{"title":"VFIXUPIMMPD—Fix Up Special Packed Float64 Values","page":1656,"zoom":"XYZ 68 1109 null"},{"title":"VFIXUPIMMPS—Fix Up Special Packed Float32 Values","page":1660,"zoom":"XYZ 68 1109 null"},{"title":"VFIXUPIMMSD—Fix Up Special Scalar Float64 Value","page":1664,"zoom":"XYZ 68 1109 null"},{"title":"VFIXUPIMMSS—Fix Up Special Scalar Float32 Value","page":1667,"zoom":"XYZ 70 1109 null"},{"title":"VFMADD132PD/VFMADD213PD/VFMADD231PD—Fused Multiply-Add of Packed Double Precision Floating-Point Values","page":1670,"zoom":"XYZ 68 1109 null"},{"title":"VF[,N]MADD[132,213,231]PH—Fused Multiply-Add of Packed FP16 Values","page":1677,"zoom":"XYZ 70 1109 null"},{"title":"VFMADD132PS/VFMADD213PS/VFMADD231PS—Fused Multiply-Add of Packed Single Precision Floating-Point Values","page":1683,"zoom":"XYZ 70 1109 null"},{"title":"VFMADD132SD/VFMADD213SD/VFMADD231SD—Fused Multiply-Add of Scalar Double Precision Floating-Point Values","page":1689,"zoom":"XYZ 70 1109 null"},{"title":"VF[,N]MADD[132,213,231]SH—Fused Multiply-Add of Scalar FP16 Values","page":1692,"zoom":"XYZ 68 1109 null"},{"title":"VFMADD132SS/VFMADD213SS/VFMADD231SS—Fused Multiply-Add of Scalar Single Precision Floating-Point Values","page":1695,"zoom":"XYZ 70 1109 null"},{"title":"VFMADDSUB132PD/VFMADDSUB213PD/VFMADDSUB231PD—Fused Multiply-Alternating Add/Subtract of Packed Double Precision Floating-Point Values","page":1698,"zoom":"XYZ 68 1109 null"},{"title":"VFMADDSUB132PH/VFMADDSUB213PH/VFMADDSUB231PH—Fused Multiply-Alternating Add/Subtract of Packed FP16 Values","page":1705,"zoom":"XYZ 70 1109 null"},{"title":"VFMADDSUB132PS/VFMADDSUB213PS/VFMADDSUB231PS—Fused Multiply-Alternating Add/Subtract of Packed Single Precision Floating-Point Values","page":1710,"zoom":"XYZ 68 1109 null"},{"title":"VFMSUB132PD/VFMSUB213PD/VFMSUB231PD—Fused Multiply-Subtract of Packed Double Precision Floating-Point Values","page":1717,"zoom":"XYZ 70 1109 null"},{"title":"VF[,N]MSUB[132,213,231]PH—Fused Multiply-Subtract of Packed FP16 Values","page":1723,"zoom":"XYZ 70 1109 null"},{"title":"VFMSUB132PS/VFMSUB213PS/VFMSUB231PS—Fused Multiply-Subtract of Packed Single Precision Floating-Point Values","page":1729,"zoom":"XYZ 70 1109 null"},{"title":"VFMSUB132SD/VFMSUB213SD/VFMSUB231SD—Fused Multiply-Subtract of Scalar Double Precision Floating-Point Values","page":1735,"zoom":"XYZ 70 1109 null"},{"title":"VF[,N]MSUB[132,213,231]SH—Fused Multiply-Subtract of Scalar FP16 Values","page":1738,"zoom":"XYZ 68 1109 null"},{"title":"VFMSUB132SS/VFMSUB213SS/VFMSUB231SS—Fused Multiply-Subtract of Scalar Single Precision Floating-Point Values","page":1741,"zoom":"XYZ 70 1109 null"},{"title":"VFMSUBADD132PD/VFMSUBADD213PD/VFMSUBADD231PD—Fused Multiply-Alternating Subtract/Add of Packed Double Precision Floating-Point Values","page":1744,"zoom":"XYZ 68 1109 null"},{"title":"VFMSUBADD132PH/VFMSUBADD213PH/VFMSUBADD231PH—Fused Multiply-Alternating Subtract/Add of Packed FP16 Values","page":1751,"zoom":"XYZ 70 1109 null"},{"title":"VFMSUBADD132PS/VFMSUBADD213PS/VFMSUBADD231PS—Fused Multiply-Alternating Subtract/Add of Packed Single Precision Floating-Point Values","page":1756,"zoom":"XYZ 68 1109 null"},{"title":"VFNMADD132PD/VFNMADD213PD/VFNMADD231PD—Fused Negative Multiply-Add of Packed Double Precision Floating-Point Values","page":1763,"zoom":"XYZ 70 1109 null"},{"title":"VFNMADD132PS/VFNMADD213PS/VFNMADD231PS—Fused Negative Multiply-Add of Packed Single Precision Floating-Point Values","page":1770,"zoom":"XYZ 68 1109 null"},{"title":"VFNMADD132SD/VFNMADD213SD/VFNMADD231SD—Fused Negative Multiply-Add of Scalar Double Precision Floating-Point Values","page":1776,"zoom":"XYZ 68 1109 null"},{"title":"VFNMADD132SS/VFNMADD213SS/VFNMADD231SS—Fused Negative Multiply-Add of Scalar Single Precision Floating-Point Values","page":1779,"zoom":"XYZ 70 1109 null"},{"title":"VFNMSUB132PD/VFNMSUB213PD/VFNMSUB231PD—Fused Negative Multiply-Subtract of Packed Double Precision Floating-Point Values","page":1782,"zoom":"XYZ 68 1109 null"},{"title":"VFNMSUB132PS/VFNMSUB213PS/VFNMSUB231PS—Fused Negative Multiply-Subtract of Packed Single Precision Floating-Point Values","page":1789,"zoom":"XYZ 70 1109 null"},{"title":"VFNMSUB132SD/VFNMSUB213SD/VFNMSUB231SD—Fused Negative Multiply-Subtract of Scalar Double Precision Floating-Point Values","page":1795,"zoom":"XYZ 70 1109 null"},{"title":"VFNMSUB132SS/VFNMSUB213SS/VFNMSUB231SS—Fused Negative Multiply-Subtract of Scalar Single Precision Floating-Point Values","page":1798,"zoom":"XYZ 68 1109 null"},{"title":"VFPCLASSPD—Tests Types of Packed Float64 Values","page":1801,"zoom":"XYZ 70 1109 null"},{"title":"VFPCLASSPH—Test Types of Packed FP16 Values","page":1804,"zoom":"XYZ 68 1109 null"},{"title":"VFPCLASSPS—Tests Types of Packed Float32 Values","page":1807,"zoom":"XYZ 70 1109 null"},{"title":"VFPCLASSSD—Tests Type of a Scalar Float64 Value","page":1809,"zoom":"XYZ 70 1109 null"},{"title":"VFPCLASSSH—Test Types of Scalar FP16 Values","page":1811,"zoom":"XYZ 70 1109 null"},{"title":"VFPCLASSSS—Tests Type of a Scalar Float32 Value","page":1812,"zoom":"XYZ 68 1109 null"},{"title":"VGATHERDPD/VGATHERQPD—Gather Packed Double Precision Floating-Point Values Using Signed Dword/Qword Indices","page":1814,"zoom":"XYZ 68 1109 null"},{"title":"VGATHERDPS/VGATHERQPS—Gather Packed Single Precision Floating-Point Values Using Signed Dword/Qword Indices","page":1818,"zoom":"XYZ 68 1109 null"},{"title":"VGATHERDPS/VGATHERDPD—Gather Packed Single, Packed Double with Signed Dword Indices","page":1822,"zoom":"XYZ 68 1109 null"},{"title":"VGATHERQPS/VGATHERQPD—Gather Packed Single, Packed Double with Signed Qword Indices","page":1825,"zoom":"XYZ 70 1109 null"},{"title":"VGETEXPPD—Convert Exponents of Packed Double Precision Floating-Point Values to Double Precision Floating-Point Values","page":1828,"zoom":"XYZ 68 1109 null"},{"title":"VGETEXPPH—Convert Exponents of Packed FP16 Values to FP16 Values","page":1831,"zoom":"XYZ 70 1109 null"},{"title":"VGETEXPPS—Convert Exponents of Packed Single Precision Floating-Point Values to Single Precision Floating-Point Values","page":1834,"zoom":"XYZ 68 1109 null"},{"title":"VGETEXPSD—Convert Exponents of Scalar Double Precision Floating-Point Value to Double Precision Floating-Point Value","page":1838,"zoom":"XYZ 68 1109 null"},{"title":"VGETEXPSH—Convert Exponents of Scalar FP16 Values to FP16 Values","page":1840,"zoom":"XYZ 68 1109 null"},{"title":"VGETEXPSS—Convert Exponents of Scalar Single Precision Floating-Point Value to Single Precision Floating-Point Value","page":1842,"zoom":"XYZ 68 1109 null"},{"title":"VGETMANTPD—Extract Float64 Vector of Normalized Mantissas From Float64 Vector","page":1844,"zoom":"XYZ 68 1109 null"},{"title":"VGETMANTPH—Extract FP16 Vector of Normalized Mantissas from FP16 Vector","page":1848,"zoom":"XYZ 68 1109 null"},{"title":"VGETMANTPS—Extract Float32 Vector of Normalized Mantissas From Float32 Vector","page":1852,"zoom":"XYZ 68 1109 null"},{"title":"VGETMANTSD—Extract Float64 of Normalized Mantissas From Float64 Scalar","page":1855,"zoom":"XYZ 70 1109 null"},{"title":"VGETMANTSH—Extract FP16 of Normalized Mantissa from FP16 Scalar","page":1857,"zoom":"XYZ 70 1109 null"},{"title":"VGETMANTSS—Extract Float32 Vector of Normalized Mantissa From Float32 Vector","page":1859,"zoom":"XYZ 70 1109 null"},{"title":"VINSERTF128/VINSERTF32x4/VINSERTF64x2/VINSERTF32x8/VINSERTF64x4—Insert Packed Floating-Point Values","page":1861,"zoom":"XYZ 70 1109 null"},{"title":"VINSERTI128/VINSERTI32x4/VINSERTI64x2/VINSERTI32x8/VINSERTI64x4—Insert Packed Integer Values","page":1865,"zoom":"XYZ 70 1109 null"},{"title":"VMASKMOV—Conditional SIMD Packed Loads and Stores","page":1869,"zoom":"XYZ 70 1109 null"},{"title":"VMAXPH—Return Maximum of Packed FP16 Values","page":1872,"zoom":"XYZ 68 1109 null"},{"title":"VMAXSH—Return Maximum of Scalar FP16 Values","page":1874,"zoom":"XYZ 68 1109 null"},{"title":"VMINPH—Return Minimum of Packed FP16 Values","page":1876,"zoom":"XYZ 68 1109 null"},{"title":"VMINSH—Return Minimum Scalar FP16 Value","page":1878,"zoom":"XYZ 68 1109 null"},{"title":"VMOVSH—Move Scalar FP16 Value","page":1880,"zoom":"XYZ 68 1109 null"},{"title":"VMOVW—Move Word","page":1882,"zoom":"XYZ 68 1109 null"},{"title":"VMULPH—Multiply Packed FP16 Values","page":1883,"zoom":"XYZ 70 1109 null"},{"title":"VMULSH—Multiply Scalar FP16 Values","page":1885,"zoom":"XYZ 70 1109 null"},{"title":"VP2INTERSECTD/VP2INTERSECTQ—Compute Intersection Between DWORDS/QUADWORDS to a Pair of Mask Registers","page":1886,"zoom":"XYZ 68 1109 null"},{"title":"VPBLENDD—Blend Packed Dwords","page":1888,"zoom":"XYZ 68 1109 null"},{"title":"VPBLENDMB/VPBLENDMW—Blend Byte/Word Vectors Using an Opmask Control","page":1890,"zoom":"XYZ 68 1109 null"},{"title":"VPBLENDMD/VPBLENDMQ—Blend Int32/Int64 Vectors Using an OpMask Control","page":1892,"zoom":"XYZ 68 1109 null"},{"title":"VPBROADCASTB/W/D/Q—Load With Broadcast Integer Data From General Purpose Register","page":1895,"zoom":"XYZ 70 1109 null"},{"title":"VPBROADCAST—Load Integer and Broadcast","page":1898,"zoom":"XYZ 68 1109 null"},{"title":"VPBROADCASTM—Broadcast Mask to Vector Register","page":1907,"zoom":"XYZ 70 1109 null"},{"title":"VPCMPB/VPCMPUB—Compare Packed Byte Values Into Mask","page":1909,"zoom":"XYZ 70 1109 null"},{"title":"VPCMPD/VPCMPUD—Compare Packed Integer Values Into Mask","page":1912,"zoom":"XYZ 68 1109 null"},{"title":"VPCMPQ/VPCMPUQ—Compare Packed Integer Values Into Mask","page":1915,"zoom":"XYZ 70 1109 null"},{"title":"VPCMPW/VPCMPUW—Compare Packed Word Values Into Mask","page":1918,"zoom":"XYZ 68 1109 null"},{"title":"VPCOMPRESSB/VCOMPRESSW—Store Sparse Packed Byte/Word Integer Values Into Dense Memory/Register","page":1921,"zoom":"XYZ 70 1109 null"},{"title":"VPCOMPRESSD—Store Sparse Packed Doubleword Integer Values Into Dense Memory/Register","page":1924,"zoom":"XYZ 68 1109 null"},{"title":"VPCOMPRESSQ—Store Sparse Packed Quadword Integer Values Into Dense Memory/Register","page":1926,"zoom":"XYZ 68 1109 null"},{"title":"VPCONFLICTD/Q—Detect Conflicts Within a Vector of Packed Dword/Qword Values Into Dense Memory/ Register","page":1928,"zoom":"XYZ 68 1109 null"},{"title":"VPDPBUSD—Multiply and Add Unsigned and Signed Bytes","page":1931,"zoom":"XYZ 70 1109 null"},{"title":"VPDPBUSDS—Multiply and Add Unsigned and Signed Bytes With Saturation","page":1933,"zoom":"XYZ 70 1109 null"},{"title":"VPDPWSSD—Multiply and Add Signed Word Integers","page":1935,"zoom":"XYZ 70 1109 null"},{"title":"VPDPWSSDS—Multiply and Add Signed Word Integers With Saturation","page":1937,"zoom":"XYZ 70 1109 null"},{"title":"VPERM2F128—Permute Floating-Point Values","page":1939,"zoom":"XYZ 70 1109 null"},{"title":"VPERM2I128—Permute Integer Values","page":1941,"zoom":"XYZ 70 1109 null"},{"title":"VPERMB—Permute Packed Bytes Elements","page":1943,"zoom":"XYZ 70 1109 null"},{"title":"VPERMD/VPERMW—Permute Packed Doubleword/Word Elements","page":1945,"zoom":"XYZ 70 1109 null"},{"title":"VPERMI2B—Full Permute of Bytes From Two Tables Overwriting the Index","page":1948,"zoom":"XYZ 68 1109 null"},{"title":"VPERMI2W/D/Q/PS/PD—Full Permute From Two Tables Overwriting the Index","page":1950,"zoom":"XYZ 68 1109 null"},{"title":"VPERMILPD—Permute In-Lane of Pairs of Double Precision Floating-Point Values","page":1956,"zoom":"XYZ 68 1109 null"},{"title":"VPERMILPS—Permute In-Lane of Quadruples of Single Precision Floating-Point Values","page":1961,"zoom":"XYZ 70 1109 null"},{"title":"VPERMPD—Permute Double Precision Floating-Point Elements","page":1966,"zoom":"XYZ 68 1109 null"},{"title":"VPERMPS—Permute Single Precision Floating-Point Elements","page":1969,"zoom":"XYZ 70 1109 null"},{"title":"VPERMQ—Qwords Element Permutation","page":1972,"zoom":"XYZ 68 1109 null"},{"title":"VPERMT2B—Full Permute of Bytes From Two Tables Overwriting a Table","page":1975,"zoom":"XYZ 70 1109 null"},{"title":"VPERMT2W/D/Q/PS/PD—Full Permute From Two Tables Overwriting One Table","page":1977,"zoom":"XYZ 70 1109 null"},{"title":"VPEXPANDB/VPEXPANDW—Expand Byte/Word Values","page":1982,"zoom":"XYZ 68 1109 null"},{"title":"VPEXPANDD—Load Sparse Packed Doubleword Integer Values From Dense Memory/Register","page":1985,"zoom":"XYZ 70 1109 null"},{"title":"VPEXPANDQ—Load Sparse Packed Quadword Integer Values From Dense Memory/Register","page":1987,"zoom":"XYZ 70 1109 null"},{"title":"VPGATHERDD/VPGATHERQD—Gather Packed Dword Values Using Signed Dword/Qword Indices","page":1989,"zoom":"XYZ 70 1109 null"},{"title":"VPGATHERDD/VPGATHERDQ—Gather Packed Dword, Packed Qword With Signed Dword Indices","page":1993,"zoom":"XYZ 70 1109 null"},{"title":"VPGATHERDQ/VPGATHERQQ—Gather Packed Qword Values Using Signed Dword/Qword Indices","page":1996,"zoom":"XYZ 68 1109 null"},{"title":"VPGATHERQD/VPGATHERQQ—Gather Packed Dword, Packed Qword with Signed Qword Indices","page":2000,"zoom":"XYZ 68 1109 null"},{"title":"VPLZCNTD/Q—Count the Number of Leading Zero Bits for Packed Dword, Packed Qword Values","page":2003,"zoom":"XYZ 70 1109 null"},{"title":"VPMADD52HUQ—Packed Multiply of Unsigned 52-Bit Unsigned Integers and Add High 52-Bit Products to 64-Bit Accumulators","page":2006,"zoom":"XYZ 68 1109 null"},{"title":"VPMADD52LUQ—Packed Multiply of Unsigned 52-Bit Integers and Add the Low 52-Bit Products to Qword Accumulators","page":2008,"zoom":"XYZ 68 1109 null"},{"title":"VPMASKMOV—Conditional SIMD Integer Packed Loads and Stores","page":2010,"zoom":"XYZ 68 1109 null"},{"title":"VPMOVB2M/VPMOVW2M/VPMOVD2M/VPMOVQ2M—Convert a Vector Register to a Mask","page":2013,"zoom":"XYZ 70 1109 null"},{"title":"VPMOVDB/VPMOVSDB/VPMOVUSDB—Down Convert DWord to Byte","page":2016,"zoom":"XYZ 68 1109 null"},{"title":"VPMOVDW/VPMOVSDW/VPMOVUSDW—Down Convert DWord to Word","page":2020,"zoom":"XYZ 68 1109 null"},{"title":"VPMOVM2B/VPMOVM2W/VPMOVM2D/VPMOVM2Q—Convert a Mask Register to a Vector Register","page":2024,"zoom":"XYZ 68 1109 null"},{"title":"VPMOVQB/VPMOVSQB/VPMOVUSQB—Down Convert QWord to Byte","page":2027,"zoom":"XYZ 70 1109 null"},{"title":"VPMOVQD/VPMOVSQD/VPMOVUSQD—Down Convert QWord to DWord","page":2031,"zoom":"XYZ 70 1109 null"},{"title":"VPMOVQW/VPMOVSQW/VPMOVUSQW—Down Convert QWord to Word","page":2035,"zoom":"XYZ 70 1109 null"},{"title":"VPMOVWB/VPMOVSWB/VPMOVUSWB—Down Convert Word to Byte","page":2039,"zoom":"XYZ 70 1109 null"},{"title":"VPMULTISHIFTQB—Select Packed Unaligned Bytes From Quadword Sources","page":2043,"zoom":"XYZ 70 1109 null"},{"title":"VPOPCNT—Return the Count of Number of Bits Set to 1 in BYTE/WORD/DWORD/QWORD","page":2045,"zoom":"XYZ 70 1109 null"},{"title":"VPROLD/VPROLVD/VPROLQ/VPROLVQ—Bit Rotate Left","page":2048,"zoom":"XYZ 68 1109 null"},{"title":"VPRORD/VPRORVD/VPRORQ/VPRORVQ—Bit Rotate Right","page":2052,"zoom":"XYZ 68 1109 null"},{"title":"VPSCATTERDD/VPSCATTERDQ/VPSCATTERQD/VPSCATTERQQ—Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices","page":2056,"zoom":"XYZ 68 1109 null"},{"title":"VPSHLD—Concatenate and Shift Packed Data Left Logical","page":2060,"zoom":"XYZ 68 1109 null"},{"title":"VPSHLDV—Concatenate and Variable Shift Packed Data Left Logical","page":2063,"zoom":"XYZ 70 1109 null"},{"title":"VPSHRD—Concatenate and Shift Packed Data Right Logical","page":2066,"zoom":"XYZ 68 1109 null"},{"title":"VPSHRDV—Concatenate and Variable Shift Packed Data Right Logical","page":2069,"zoom":"XYZ 70 1109 null"},{"title":"VPSHUFBITQMB—Shuffle Bits From Quadword Elements Using Byte Indexes Into Mask","page":2072,"zoom":"XYZ 68 1109 null"},{"title":"VPSLLVW/VPSLLVD/VPSLLVQ—Variable Bit Shift Left Logical","page":2073,"zoom":"XYZ 70 1109 null"},{"title":"VPSRAVW/VPSRAVD/VPSRAVQ—Variable Bit Shift Right Arithmetic","page":2078,"zoom":"XYZ 68 1109 null"},{"title":"VPSRLVW/VPSRLVD/VPSRLVQ—Variable Bit Shift Right Logical","page":2083,"zoom":"XYZ 70 1109 null"},{"title":"VPTERNLOGD/VPTERNLOGQ—Bitwise Ternary Logic","page":2088,"zoom":"XYZ 68 1109 null"},{"title":"VPTESTMB/VPTESTMW/VPTESTMD/VPTESTMQ—Logical AND and Set Mask","page":2091,"zoom":"XYZ 70 1109 null"},{"title":"VPTESTNMB/W/D/Q—Logical NAND and Set","page":2094,"zoom":"XYZ 68 1109 null"},{"title":"VRANGEPD—Range Restriction Calculation for Packed Pairs of Float64 Values","page":2097,"zoom":"XYZ 70 1109 null"},{"title":"VRANGEPS—Range Restriction Calculation for Packed Pairs of Float32 Values","page":2101,"zoom":"XYZ 70 1109 null"},{"title":"VRANGESD—Range Restriction Calculation From a Pair of Scalar Float64 Values","page":2104,"zoom":"XYZ 68 1109 null"},{"title":"VRANGESS—Range Restriction Calculation From a Pair of Scalar Float32 Values","page":2107,"zoom":"XYZ 70 1109 null"},{"title":"VRCP14PD—Compute Approximate Reciprocals of Packed Float64 Values","page":2110,"zoom":"XYZ 68 1109 null"},{"title":"VRCP14SD—Compute Approximate Reciprocal of Scalar Float64 Value","page":2112,"zoom":"XYZ 68 1109 null"},{"title":"VRCP14PS—Compute Approximate Reciprocals of Packed Float32 Values","page":2114,"zoom":"XYZ 68 1109 null"},{"title":"VRCP14SS—Compute Approximate Reciprocal of Scalar Float32 Value","page":2116,"zoom":"XYZ 68 1109 null"},{"title":"VRCPPH—Compute Reciprocals of Packed FP16 Values","page":2118,"zoom":"XYZ 68 1109 null"},{"title":"VRCPSH—Compute Reciprocal of Scalar FP16 Value","page":2120,"zoom":"XYZ 68 1109 null"},{"title":"VREDUCEPD—Perform Reduction Transformation on Packed Float64 Values","page":2121,"zoom":"XYZ 70 1109 null"},{"title":"VREDUCEPH—Perform Reduction Transformation on Packed FP16 Values","page":2124,"zoom":"XYZ 68 1109 null"},{"title":"VREDUCEPS—Perform Reduction Transformation on Packed Float32 Values","page":2127,"zoom":"XYZ 70 1109 null"},{"title":"VREDUCESD—Perform a Reduction Transformation on a Scalar Float64 Value","page":2129,"zoom":"XYZ 70 1109 null"},{"title":"VREDUCESH—Perform Reduction Transformation on Scalar FP16 Value","page":2131,"zoom":"XYZ 70 1109 null"},{"title":"VREDUCESS—Perform a Reduction Transformation on a Scalar Float32 Value","page":2133,"zoom":"XYZ 70 1109 null"},{"title":"VRNDSCALEPD—Round Packed Float64 Values to Include a Given Number of Fraction Bits","page":2135,"zoom":"XYZ 70 1109 null"},{"title":"VRNDSCALEPH—Round Packed FP16 Values to Include a Given Number of Fraction Bits","page":2138,"zoom":"XYZ 68 1109 null"},{"title":"VRNDSCALEPS—Round Packed Float32 Values to Include a Given Number of Fraction Bits","page":2141,"zoom":"XYZ 70 1109 null"},{"title":"VRNDSCALESD—Round Scalar Float64 Value to Include a Given Number of Fraction Bits","page":2144,"zoom":"XYZ 68 1109 null"},{"title":"VRNDSCALESH—Round Scalar FP16 Value to Include a Given Number of Fraction Bits","page":2146,"zoom":"XYZ 68 1109 null"},{"title":"VRNDSCALESS—Round Scalar Float32 Value to Include a Given Number of Fraction Bits","page":2148,"zoom":"XYZ 68 1109 null"},{"title":"VRSQRT14PD—Compute Approximate Reciprocals of Square Roots of Packed Float64 Values","page":2150,"zoom":"XYZ 68 1109 null"},{"title":"VRSQRT14SD—Compute Approximate Reciprocal of Square Root of Scalar Float64 Value","page":2152,"zoom":"XYZ 68 1109 null"},{"title":"VRSQRT14PS—Compute Approximate Reciprocals of Square Roots of Packed Float32 Values","page":2154,"zoom":"XYZ 68 1109 null"},{"title":"VRSQRT14SS—Compute Approximate Reciprocal of Square Root of Scalar Float32 Value","page":2156,"zoom":"XYZ 68 1109 null"},{"title":"VRSQRTPH—Compute Reciprocals of Square Roots of Packed FP16 Values","page":2158,"zoom":"XYZ 68 1109 null"},{"title":"VRSQRTSH—Compute Approximate Reciprocal of Square Root of Scalar FP16 Value","page":2160,"zoom":"XYZ 68 1109 null"},{"title":"VSCALEFPD—Scale Packed Float64 Values With Float64 Values","page":2161,"zoom":"XYZ 70 1109 null"},{"title":"VSCALEFPH—Scale Packed FP16 Values with FP16 Values","page":2164,"zoom":"XYZ 68 1109 null"},{"title":"VSCALEFPS—Scale Packed Float32 Values With Float32 Values","page":2166,"zoom":"XYZ 68 1109 null"},{"title":"VSCALEFSD—Scale Scalar Float64 Values With Float64 Values","page":2169,"zoom":"XYZ 70 1109 null"},{"title":"VSCALEFSH—Scale Scalar FP16 Values with FP16 Values","page":2171,"zoom":"XYZ 70 1109 null"},{"title":"VSCALEFSS—Scale Scalar Float32 Value With Float32 Value","page":2173,"zoom":"XYZ 70 1109 null"},{"title":"VSCATTERDPS/VSCATTERDPD/VSCATTERQPS/VSCATTERQPD—Scatter Packed Single, Packed Double with Signed Dword and Qword Indices","page":2175,"zoom":"XYZ 70 1109 null"},{"title":"VSHUFF32x4/VSHUFF64x2/VSHUFI32x4/VSHUFI64x2—Shuffle Packed Values at 128-Bit Granularity","page":2179,"zoom":"XYZ 70 1109 null"},{"title":"VSQRTPH—Compute Square Root of Packed FP16 Values","page":2184,"zoom":"XYZ 68 1109 null"},{"title":"VSQRTSH—Compute Square Root of Scalar FP16 Value","page":2186,"zoom":"XYZ 68 1109 null"},{"title":"VSUBPH—Subtract Packed FP16 Values","page":2187,"zoom":"XYZ 70 1109 null"},{"title":"VSUBSH—Subtract Scalar FP16 Value","page":2189,"zoom":"XYZ 70 1109 null"},{"title":"VTESTPD/VTESTPS—Packed Bit Test","page":2190,"zoom":"XYZ 68 1109 null"},{"title":"VUCOMISH—Unordered Compare Scalar FP16 Values and Set EFLAGS","page":2193,"zoom":"XYZ 70 1109 null"},{"title":"VZEROALL—Zero XMM, YMM, and ZMM Registers","page":2194,"zoom":"XYZ 68 1109 null"},{"title":"VZEROUPPER—Zero Upper Bits of YMM and ZMM Registers","page":2195,"zoom":"XYZ 70 1109 null"}]}]},{"title":"Chapter 6 Instruction Set Reference, W-Z","page":2197,"zoom":"XYZ 68 1110 null","children":[{"title":"6.1 Instructions (W-Z)","page":2197,"zoom":"XYZ 68 1009 null","children":[{"title":"WAIT/FWAIT—Wait","page":2198,"zoom":"XYZ 68 1109 null"},{"title":"WBINVD—Write Back and Invalidate Cache","page":2199,"zoom":"XYZ 70 1109 null"},{"title":"WBNOINVD—Write Back and Do Not Invalidate Cache","page":2201,"zoom":"XYZ 70 1109 null"},{"title":"WRFSBASE/WRGSBASE—Write FS/GS Segment Base","page":2203,"zoom":"XYZ 70 1109 null"},{"title":"WRMSR—Write to Model Specific Register","page":2205,"zoom":"XYZ 70 1109 null"},{"title":"WRPKRU—Write Data to User Page Key Register","page":2207,"zoom":"XYZ 70 1109 null"},{"title":"WRSSD/WRSSQ—Write to Shadow Stack","page":2209,"zoom":"XYZ 70 1109 null"},{"title":"WRUSSD/WRUSSQ—Write to User Shadow Stack","page":2211,"zoom":"XYZ 70 1109 null"},{"title":"XABORT—Transactional Abort","page":2213,"zoom":"XYZ 70 1109 null"},{"title":"XACQUIRE/XRELEASE—Hardware Lock Elision Prefix Hints","page":2215,"zoom":"XYZ 70 1109 null"},{"title":"XADD—Exchange and Add","page":2219,"zoom":"XYZ 70 1109 null"},{"title":"XBEGIN—Transactional Begin","page":2221,"zoom":"XYZ 70 1109 null"},{"title":"XCHG—Exchange Register/Memory With Register","page":2224,"zoom":"XYZ 68 1109 null"},{"title":"XEND—Transactional End","page":2226,"zoom":"XYZ 68 1109 null"},{"title":"XGETBV—Get Value of Extended Control Register","page":2228,"zoom":"XYZ 68 1109 null"},{"title":"XLAT/XLATB—Table Look-up Translation","page":2230,"zoom":"XYZ 68 1109 null"},{"title":"XOR—Logical Exclusive OR","page":2232,"zoom":"XYZ 68 1109 null"},{"title":"XORPD—Bitwise Logical XOR of Packed Double Precision Floating-Point Values","page":2234,"zoom":"XYZ 68 1109 null"},{"title":"XORPS—Bitwise Logical XOR of Packed Single Precision Floating-Point Values","page":2237,"zoom":"XYZ 70 1109 null"},{"title":"XRESLDTRK—Resume Tracking Load Addresses","page":2240,"zoom":"XYZ 68 1109 null"},{"title":"XRSTOR—Restore Processor Extended States","page":2241,"zoom":"XYZ 70 1109 null"},{"title":"XRSTORS—Restore Processor Extended States Supervisor","page":2246,"zoom":"XYZ 68 1109 null"},{"title":"XSAVE—Save Processor Extended States","page":2250,"zoom":"XYZ 68 1109 null"},{"title":"XSAVEC—Save Processor Extended States With Compaction","page":2253,"zoom":"XYZ 70 1109 null"},{"title":"XSAVEOPT—Save Processor Extended States Optimized","page":2256,"zoom":"XYZ 68 1109 null"},{"title":"XSAVES—Save Processor Extended States Supervisor","page":2259,"zoom":"XYZ 70 1109 null"},{"title":"XSETBV—Set Extended Control Register","page":2262,"zoom":"XYZ 68 1109 null"},{"title":"XSUSLDTRK—Suspend Tracking Load Addresses","page":2264,"zoom":"XYZ 68 1109 null"},{"title":"XTEST—Test if in Transactional Execution","page":2265,"zoom":"XYZ 70 1109 null"}]}]},{"title":"Chapter 7 Safer Mode Extensions Reference","page":2267,"zoom":"XYZ 68 1110 null","children":[{"title":"7.1 Overview","page":2267,"zoom":"XYZ 68 1009 null"},{"title":"7.2 SMX Functionality","page":2267,"zoom":"XYZ 68 670 null","children":[{"title":"7.2.1 Detecting and Enabling SMX","page":2267,"zoom":"XYZ 68 531 null"},{"title":"7.2.2 SMX Instruction Summary","page":2268,"zoom":"XYZ 68 299 null","children":[{"title":"7.2.2.1 GETSEC[CAPABILITIES]","page":2269,"zoom":"XYZ 70 1109 null"},{"title":"7.2.2.2 GETSEC[ENTERACCS]","page":2269,"zoom":"XYZ 70 689 null"},{"title":"7.2.2.3 GETSEC[EXITAC]","page":2269,"zoom":"XYZ 70 316 null"},{"title":"7.2.2.4 GETSEC[SENTER]","page":2270,"zoom":"XYZ 68 1109 null"},{"title":"7.2.2.5 GETSEC[SEXIT]","page":2270,"zoom":"XYZ 68 661 null"},{"title":"7.2.2.6 GETSEC[PARAMETERS]","page":2270,"zoom":"XYZ 68 537 null"},{"title":"7.2.2.7 GETSEC[SMCTRL]","page":2270,"zoom":"XYZ 68 371 null"},{"title":"7.2.2.8 GETSEC[WAKEUP]","page":2270,"zoom":"XYZ 68 264 null"}]},{"title":"7.2.3 Measured Environment and SMX","page":2271,"zoom":"XYZ 70 1109 null"}]},{"title":"7.3 GETSEC Leaf Functions","page":2271,"zoom":"XYZ 70 496 null","children":[{"title":"GETSEC[CAPABILITIES]—Report the SMX Capabilities","page":2273,"zoom":"XYZ 70 1109 null"},{"title":"GETSEC[ENTERACCS]—Execute Authenticated Chipset Code","page":2276,"zoom":"XYZ 68 1109 null"},{"title":"GETSEC[EXITAC]—Exit Authenticated Code Execution Mode","page":2284,"zoom":"XYZ 68 1109 null"},{"title":"GETSEC[SENTER]—Enter a Measured Environment","page":2287,"zoom":"XYZ 70 1109 null"},{"title":"GETSEC[SEXIT]—Exit Measured Environment","page":2296,"zoom":"XYZ 68 1109 null"},{"title":"GETSEC[PARAMETERS]—Report the SMX Parameters","page":2299,"zoom":"XYZ 70 1109 null"},{"title":"GETSEC[SMCTRL]—SMX Mode Control","page":2303,"zoom":"XYZ 70 1109 null"},{"title":"GETSEC[WAKEUP]—Wake Up Sleeping Processors in Measured Environment","page":2306,"zoom":"XYZ 68 1109 null"}]}]},{"title":"Chapter 8 Instruction Set Reference Unique to Intel® Xeon Phi™ Processors","page":2309,"zoom":"XYZ 68 1110 null","children":[{"title":"PREFETCHWT1—Prefetch Vector Data Into Caches With Intent to Write and T1 Hint","page":2310,"zoom":"XYZ 68 1109 null"},{"title":"V4FMADDPS/V4FNMADDPS—Packed Single Precision Floating-Point Fused Multiply-Add (4-Iterations)","page":2312,"zoom":"XYZ 68 1109 null"},{"title":"V4FMADDSS/V4FNMADDSS—Scalar Single Precision Floating-Point Fused Multiply-Add (4-Iterations)","page":2314,"zoom":"XYZ 68 1109 null"},{"title":"VEXP2PD—Approximation to the Exponential 2^x of Packed Double Precision Floating-Point Values With Less Than 2^-23 Relative Er or","page":2316,"zoom":"XYZ 68 1109 null"},{"title":"VEXP2PS—Approximation to the Exponential 2^x of Packed Single Precision Floating-Point Values With Less Than 2^-23 Relative Er or","page":2318,"zoom":"XYZ 68 1109 null"},{"title":"VGATHERPF0DPS/VGATHERPF0QPS/VGATHERPF0DPD/VGATHERPF0QPD—Sparse Prefetch Packed SP/DP Data Values With Signed Dword, Signed Qwo d Indices Using T0 Hint","page":2320,"zoom":"XYZ 68 1109 null"},{"title":"VGATHERPF1DPS/VGATHERPF1QPS/VGATHERPF1DPD/VGATHERPF1QPD—Sparse Prefetch Packed SP/DP Data Values With Signed Dword, Signed Qwo d Indices Using T1 Hint","page":2322,"zoom":"XYZ 68 1109 null"},{"title":"VP4DPWSSDS—Dot Product of Signed Words With Dword Accumulation and Saturation (4-Iterations)","page":2324,"zoom":"XYZ 68 1109 null"},{"title":"VP4DPWSSD—Dot Product of Signed Words With Dword Accumulation (4-Iterations)","page":2326,"zoom":"XYZ 68 1109 null"},{"title":"VRCP28PD—Approximation to the Reciprocal of Packed Double Precision Floating-Point Values With Less Than 2^-28 Relative Error","page":2328,"zoom":"XYZ 68 1109 null"},{"title":"VRCP28SD—Approximation to the Reciprocal of Scalar Double Precision Floating-Point Value With Less Than 2^-28 Relative Error","page":2330,"zoom":"XYZ 68 1109 null"},{"title":"VRCP28PS—Approximation to the Reciprocal of Packed Single Precision Floating-Point Values With Less Than 2^-28 Relative Error","page":2332,"zoom":"XYZ 68 1109 null"},{"title":"VRCP28SS—Approximation to the Reciprocal of Scalar Single Precision Floating-Point Value With Less Than 2^-28 Relative Error","page":2334,"zoom":"XYZ 68 1109 null"},{"title":"VRSQRT28PD—Approximation to the Reciprocal Square Root of Packed Double Precision Floating-Point Values With Less Than 2^-28 Relative Error","page":2336,"zoom":"XYZ 68 1109 null"},{"title":"VRSQRT28SD—Approximation to the Reciprocal Square Root of Scalar Double Precision Floating-Point Value With Less Than 2^-28 Relative Error","page":2338,"zoom":"XYZ 68 1109 null"},{"title":"VRSQRT28PS—Approximation to the Reciprocal Square Root of Packed Single Precision Floating-Point Values With Less Than 2^-28 Relative Error","page":2340,"zoom":"XYZ 68 1109 null"},{"title":"VRSQRT28SS—Approximation to the Reciprocal Square Root of Scalar Single Precision Floating- Point Value With Less Than 2^-28 Relative Error","page":2342,"zoom":"XYZ 68 1109 null"},{"title":"VSCATTERPF0DPS/VSCATTERPF0QPS/VSCATTERPF0DPD/VSCATTERPF0QPD—Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint With Intent to Write","page":2344,"zoom":"XYZ 68 1109 null"},{"title":"VSCATTERPF1DPS/VSCATTERPF1QPS/VSCATTERPF1DPD/VSCATTERPF1QPD—Sparse Prefetch Packed SP/DP Data Values With Signed Dword, Signed Qword Indices Using T1 Hint With Intent to Write","page":2346,"zoom":"XYZ 68 1109 null"}]},{"title":"Appendix A Opcode Map","page":2349,"zoom":"XYZ 70 1110 null","children":[{"title":"A.1 Using Opcode Tables","page":2349,"zoom":"XYZ 70 742 null"},{"title":"A.2 Key to Abbreviations","page":2349,"zoom":"XYZ 70 340 null","children":[{"title":"A.2.1 Codes for Addressing Method","page":2349,"zoom":"XYZ 70 235 null"},{"title":"A.2.2 Codes for Operand Type","page":2350,"zoom":"XYZ 68 281 null"},{"title":"A.2.3 Register Codes","page":2351,"zoom":"XYZ 70 689 null"},{"title":"A.2.4 Opcode Look-up Examples for One, Two, and Three-Byte Opcodes","page":2351,"zoom":"XYZ 70 440 null","children":[{"title":"A.2.4.1 One-Byte Opcode Instructions","page":2351,"zoom":"XYZ 70 363 null"},{"title":"A.2.4.2 Two-Byte Opcode Instructions","page":2352,"zoom":"XYZ 68 721 null"},{"title":"A.2.4.3 Three-Byte Opcode Instructions","page":2353,"zoom":"XYZ 70 1045 null"},{"title":"A.2.4.4 VEX Prefix Instructions","page":2353,"zoom":"XYZ 70 516 null"}]},{"title":"A.2.5 Superscripts Utilized in Opcode Tables","page":2354,"zoom":"XYZ 68 1109 null"}]},{"title":"A.3 One, Two, and THREE-Byte Opcode Maps","page":2354,"zoom":"XYZ 68 591 null"},{"title":"A.4 Opcode Extensions For One-Byte And Two-byte Opcodes","page":2365,"zoom":"XYZ 70 1110 null","children":[{"title":"A.4.1 Opcode Look-up Examples Using Opcode Extensions","page":2365,"zoom":"XYZ 70 860 null"},{"title":"A.4.2 Opcode Extension Tables","page":2365,"zoom":"XYZ 70 424 null"}]},{"title":"A.5 Escape Opcode Instructions","page":2368,"zoom":"XYZ 68 1110 null","children":[{"title":"A.5.1 Opcode Look-up Examples for Escape Instruction Opcodes","page":2368,"zoom":"XYZ 68 954 null"},{"title":"A.5.2 Escape Opcode Instruction Tables","page":2368,"zoom":"XYZ 68 563 null","children":[{"title":"A.5.2.1 Escape Opcodes with D8 as First Byte","page":2368,"zoom":"XYZ 68 487 null"},{"title":"A.5.2.2 Escape Opcodes with D9 as First Byte","page":2369,"zoom":"XYZ 70 528 null"},{"title":"A.5.2.3 Escape Opcodes with DA as First Byte","page":2370,"zoom":"XYZ 68 585 null"},{"title":"A.5.2.4 Escape Opcodes with DB as First Byte","page":2371,"zoom":"XYZ 70 534 null"},{"title":"A.5.2.5 Escape Opcodes with DC as First Byte","page":2372,"zoom":"XYZ 68 534 null"},{"title":"A.5.2.6 Escape Opcodes with DD as First Byte","page":2373,"zoom":"XYZ 70 534 null"},{"title":"A.5.2.7 Escape Opcodes with DE as First Byte","page":2374,"zoom":"XYZ 68 534 null"},{"title":"A.5.2.8 Escape Opcodes with DF As First Byte","page":2375,"zoom":"XYZ 70 534 null"}]}]}]},{"title":"Appendix B Instruction Formats and Encodings","page":2379,"zoom":"XYZ 68 1110 null","children":[{"title":"B.1 Machine Instruction Format","page":2379,"zoom":"XYZ 68 892 null","children":[{"title":"B.1.1 Legacy Prefixes","page":2379,"zoom":"XYZ 68 265 null"},{"title":"B.1.2 REX Prefixes","page":2380,"zoom":"XYZ 68 1109 null"},{"title":"B.1.3 Opcode Fields","page":2380,"zoom":"XYZ 68 951 null"},{"title":"B.1.4 Special Fields","page":2380,"zoom":"XYZ 68 644 null","children":[{"title":"B.1.4.1 Reg Field (reg) for Non-64-Bit Modes","page":2381,"zoom":"XYZ 70 1109 null"},{"title":"B.1.4.2 Reg Field (reg) for 64-Bit Mode","page":2382,"zoom":"XYZ 68 1109 null"},{"title":"B.1.4.3 Encoding of Operand Size (w) Bit","page":2382,"zoom":"XYZ 68 334 null"},{"title":"B.1.4.4 Sign-Extend (s) Bit","page":2383,"zoom":"XYZ 70 1109 null"},{"title":"B.1.4.5 Segment Register (sreg) Field","page":2383,"zoom":"XYZ 70 892 null"},{"title":"B.1.4.6 Special-Purpose Register (eee) Field","page":2383,"zoom":"XYZ 70 495 null"},{"title":"B.1.4.7 Condition Test (tttn) Field","page":2384,"zoom":"XYZ 68 1109 null"},{"title":"B.1.4.8 Direction (d) Bit","page":2384,"zoom":"XYZ 68 495 null"}]},{"title":"B.1.5 Other Notes","page":2384,"zoom":"XYZ 68 200 null"}]},{"title":"B.2 General-Purpose Instruction Formats and Encodings for Non- 64-Bit Modes","page":2385,"zoom":"XYZ 70 979 null","children":[{"title":"B.2.1 General Purpose Instruction Formats and Encodings for 64-Bit Mode","page":2396,"zoom":"XYZ 68 640 null"}]},{"title":"B.3 Pentium® Processor Family Instruction Formats and Encodings","page":2415,"zoom":"XYZ 70 733 null"},{"title":"B.4 64-bit Mode Instruction Encodings for SIMD Instruction Extensions","page":2415,"zoom":"XYZ 70 366 null"},{"title":"B.5 MMX Instruction Formats and Encodings","page":2416,"zoom":"XYZ 68 935 null","children":[{"title":"B.5.1 Granularity Field (gg)","page":2416,"zoom":"XYZ 68 829 null"},{"title":"B.5.2 MMX Technology and General-Purpose Register Fields (mmxreg and reg)","page":2416,"zoom":"XYZ 68 582 null"},{"title":"B.5.3 MMX Instruction Formats and Encodings Table","page":2416,"zoom":"XYZ 68 441 null"}]},{"title":"B.6 Processor Extended State Instruction Formats and Encodings","page":2419,"zoom":"XYZ 70 854 null"},{"title":"B.7 P6 Family Instruction Formats and Encodings","page":2419,"zoom":"XYZ 70 531 null"},{"title":"B.8 SSE Instruction Formats and Encodings","page":2420,"zoom":"XYZ 68 835 null"},{"title":"B.9 SSE2 Instruction Formats and Encodings","page":2425,"zoom":"XYZ 70 757 null","children":[{"title":"B.9.1 Granularity Field (gg)","page":2425,"zoom":"XYZ 70 594 null"}]},{"title":"B.10 SSE3 Formats and Encodings Table","page":2435,"zoom":"XYZ 70 1110 null"},{"title":"B.11 SSsE3 Formats and Encoding Table","page":2436,"zoom":"XYZ 68 733 null"},{"title":"B.12 AESNI and PCLMULQDQ INstruction Formats and Encodings","page":2438,"zoom":"XYZ 68 168 null"},{"title":"B.13 Special Encodings for 64-Bit Mode","page":2439,"zoom":"XYZ 70 316 null"},{"title":"B.14 SSE4.1 Formats and Encoding Table","page":2442,"zoom":"XYZ 68 928 null"},{"title":"B.15 SSE4.2 Formats and Encoding Table","page":2447,"zoom":"XYZ 70 705 null"},{"title":"B.16 AVX Formats and Encoding Table","page":2448,"zoom":"XYZ 68 609 null"},{"title":"B.17 Floating-Point Instruction Formats and Encodings","page":2486,"zoom":"XYZ 68 1110 null"},{"title":"B.18 VMX Instructions","page":2490,"zoom":"XYZ 68 635 null"},{"title":"B.19 SMX Instructions","page":2491,"zoom":"XYZ 70 624 null"}]},{"title":"Appendix C Intel® C/C++ Compiler Intrinsics and Functional Equivalents","page":2493,"zoom":"XYZ 68 1110 null","children":[{"title":"C.1 Simple Intrinsics","page":2494,"zoom":"XYZ 68 847 null"},{"title":"C.2 Composite Intrinsics","page":2506,"zoom":"XYZ 68 730 null"}]}],"thumbnailType":"jpg","pageType":"html","pageLabels":[]};