// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _tancalc_dataflow_parent_loop_proc_HH_
#define _tancalc_dataflow_parent_loop_proc_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "tancalc_dataflow_in_loop_subloop.h"

namespace ap_rtl {

struct tancalc_dataflow_parent_loop_proc : public sc_module {
    // Port declarations 167
    sc_out< sc_logic > m_axi_input_V_AWVALID;
    sc_in< sc_logic > m_axi_input_V_AWREADY;
    sc_out< sc_lv<64> > m_axi_input_V_AWADDR;
    sc_out< sc_lv<1> > m_axi_input_V_AWID;
    sc_out< sc_lv<32> > m_axi_input_V_AWLEN;
    sc_out< sc_lv<3> > m_axi_input_V_AWSIZE;
    sc_out< sc_lv<2> > m_axi_input_V_AWBURST;
    sc_out< sc_lv<2> > m_axi_input_V_AWLOCK;
    sc_out< sc_lv<4> > m_axi_input_V_AWCACHE;
    sc_out< sc_lv<3> > m_axi_input_V_AWPROT;
    sc_out< sc_lv<4> > m_axi_input_V_AWQOS;
    sc_out< sc_lv<4> > m_axi_input_V_AWREGION;
    sc_out< sc_lv<1> > m_axi_input_V_AWUSER;
    sc_out< sc_logic > m_axi_input_V_WVALID;
    sc_in< sc_logic > m_axi_input_V_WREADY;
    sc_out< sc_lv<512> > m_axi_input_V_WDATA;
    sc_out< sc_lv<64> > m_axi_input_V_WSTRB;
    sc_out< sc_logic > m_axi_input_V_WLAST;
    sc_out< sc_lv<1> > m_axi_input_V_WID;
    sc_out< sc_lv<1> > m_axi_input_V_WUSER;
    sc_out< sc_logic > m_axi_input_V_ARVALID;
    sc_in< sc_logic > m_axi_input_V_ARREADY;
    sc_out< sc_lv<64> > m_axi_input_V_ARADDR;
    sc_out< sc_lv<1> > m_axi_input_V_ARID;
    sc_out< sc_lv<32> > m_axi_input_V_ARLEN;
    sc_out< sc_lv<3> > m_axi_input_V_ARSIZE;
    sc_out< sc_lv<2> > m_axi_input_V_ARBURST;
    sc_out< sc_lv<2> > m_axi_input_V_ARLOCK;
    sc_out< sc_lv<4> > m_axi_input_V_ARCACHE;
    sc_out< sc_lv<3> > m_axi_input_V_ARPROT;
    sc_out< sc_lv<4> > m_axi_input_V_ARQOS;
    sc_out< sc_lv<4> > m_axi_input_V_ARREGION;
    sc_out< sc_lv<1> > m_axi_input_V_ARUSER;
    sc_in< sc_logic > m_axi_input_V_RVALID;
    sc_out< sc_logic > m_axi_input_V_RREADY;
    sc_in< sc_lv<512> > m_axi_input_V_RDATA;
    sc_in< sc_logic > m_axi_input_V_RLAST;
    sc_in< sc_lv<1> > m_axi_input_V_RID;
    sc_in< sc_lv<1> > m_axi_input_V_RUSER;
    sc_in< sc_lv<2> > m_axi_input_V_RRESP;
    sc_in< sc_logic > m_axi_input_V_BVALID;
    sc_out< sc_logic > m_axi_input_V_BREADY;
    sc_in< sc_lv<2> > m_axi_input_V_BRESP;
    sc_in< sc_lv<1> > m_axi_input_V_BID;
    sc_in< sc_lv<1> > m_axi_input_V_BUSER;
    sc_in< sc_lv<58> > input_V_offset;
    sc_in< sc_lv<1024> > p_read;
    sc_in< sc_lv<1024> > p_read1;
    sc_in< sc_lv<1024> > p_read2;
    sc_in< sc_lv<1024> > p_read3;
    sc_in< sc_lv<1024> > p_read4;
    sc_in< sc_lv<1024> > p_read5;
    sc_in< sc_lv<1024> > p_read6;
    sc_in< sc_lv<1024> > p_read7;
    sc_in< sc_lv<1024> > p_read8;
    sc_in< sc_lv<1024> > p_read9;
    sc_in< sc_lv<1024> > p_read10;
    sc_in< sc_lv<1024> > p_read11;
    sc_in< sc_lv<1024> > p_read12;
    sc_in< sc_lv<1024> > p_read13;
    sc_in< sc_lv<1024> > p_read14;
    sc_in< sc_lv<1024> > p_read15;
    sc_in< sc_lv<11> > p_read16;
    sc_in< sc_lv<11> > p_read17;
    sc_in< sc_lv<11> > p_read18;
    sc_in< sc_lv<11> > p_read19;
    sc_in< sc_lv<11> > p_read20;
    sc_in< sc_lv<11> > p_read21;
    sc_in< sc_lv<11> > p_read22;
    sc_in< sc_lv<11> > p_read23;
    sc_in< sc_lv<11> > p_read24;
    sc_in< sc_lv<11> > p_read25;
    sc_in< sc_lv<11> > p_read26;
    sc_in< sc_lv<11> > p_read27;
    sc_in< sc_lv<11> > p_read28;
    sc_in< sc_lv<11> > p_read29;
    sc_in< sc_lv<11> > p_read30;
    sc_in< sc_lv<10> > p_read31;
    sc_out< sc_logic > m_axi_output_V_AWVALID;
    sc_in< sc_logic > m_axi_output_V_AWREADY;
    sc_out< sc_lv<64> > m_axi_output_V_AWADDR;
    sc_out< sc_lv<1> > m_axi_output_V_AWID;
    sc_out< sc_lv<32> > m_axi_output_V_AWLEN;
    sc_out< sc_lv<3> > m_axi_output_V_AWSIZE;
    sc_out< sc_lv<2> > m_axi_output_V_AWBURST;
    sc_out< sc_lv<2> > m_axi_output_V_AWLOCK;
    sc_out< sc_lv<4> > m_axi_output_V_AWCACHE;
    sc_out< sc_lv<3> > m_axi_output_V_AWPROT;
    sc_out< sc_lv<4> > m_axi_output_V_AWQOS;
    sc_out< sc_lv<4> > m_axi_output_V_AWREGION;
    sc_out< sc_lv<1> > m_axi_output_V_AWUSER;
    sc_out< sc_logic > m_axi_output_V_WVALID;
    sc_in< sc_logic > m_axi_output_V_WREADY;
    sc_out< sc_lv<512> > m_axi_output_V_WDATA;
    sc_out< sc_lv<64> > m_axi_output_V_WSTRB;
    sc_out< sc_logic > m_axi_output_V_WLAST;
    sc_out< sc_lv<1> > m_axi_output_V_WID;
    sc_out< sc_lv<1> > m_axi_output_V_WUSER;
    sc_out< sc_logic > m_axi_output_V_ARVALID;
    sc_in< sc_logic > m_axi_output_V_ARREADY;
    sc_out< sc_lv<64> > m_axi_output_V_ARADDR;
    sc_out< sc_lv<1> > m_axi_output_V_ARID;
    sc_out< sc_lv<32> > m_axi_output_V_ARLEN;
    sc_out< sc_lv<3> > m_axi_output_V_ARSIZE;
    sc_out< sc_lv<2> > m_axi_output_V_ARBURST;
    sc_out< sc_lv<2> > m_axi_output_V_ARLOCK;
    sc_out< sc_lv<4> > m_axi_output_V_ARCACHE;
    sc_out< sc_lv<3> > m_axi_output_V_ARPROT;
    sc_out< sc_lv<4> > m_axi_output_V_ARQOS;
    sc_out< sc_lv<4> > m_axi_output_V_ARREGION;
    sc_out< sc_lv<1> > m_axi_output_V_ARUSER;
    sc_in< sc_logic > m_axi_output_V_RVALID;
    sc_out< sc_logic > m_axi_output_V_RREADY;
    sc_in< sc_lv<512> > m_axi_output_V_RDATA;
    sc_in< sc_logic > m_axi_output_V_RLAST;
    sc_in< sc_lv<1> > m_axi_output_V_RID;
    sc_in< sc_lv<1> > m_axi_output_V_RUSER;
    sc_in< sc_lv<2> > m_axi_output_V_RRESP;
    sc_in< sc_logic > m_axi_output_V_BVALID;
    sc_out< sc_logic > m_axi_output_V_BREADY;
    sc_in< sc_lv<2> > m_axi_output_V_BRESP;
    sc_in< sc_lv<1> > m_axi_output_V_BID;
    sc_in< sc_lv<1> > m_axi_output_V_BUSER;
    sc_in< sc_lv<58> > output_V_offset;
    sc_in< sc_lv<3> > cmpr_chunk_num_0_i;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > input_V_offset_ap_vld;
    sc_in< sc_logic > p_read_ap_vld;
    sc_in< sc_logic > p_read1_ap_vld;
    sc_in< sc_logic > p_read2_ap_vld;
    sc_in< sc_logic > p_read3_ap_vld;
    sc_in< sc_logic > p_read4_ap_vld;
    sc_in< sc_logic > p_read5_ap_vld;
    sc_in< sc_logic > p_read6_ap_vld;
    sc_in< sc_logic > p_read7_ap_vld;
    sc_in< sc_logic > p_read8_ap_vld;
    sc_in< sc_logic > p_read9_ap_vld;
    sc_in< sc_logic > p_read10_ap_vld;
    sc_in< sc_logic > p_read11_ap_vld;
    sc_in< sc_logic > p_read12_ap_vld;
    sc_in< sc_logic > p_read13_ap_vld;
    sc_in< sc_logic > p_read14_ap_vld;
    sc_in< sc_logic > p_read15_ap_vld;
    sc_in< sc_logic > p_read16_ap_vld;
    sc_in< sc_logic > p_read17_ap_vld;
    sc_in< sc_logic > p_read18_ap_vld;
    sc_in< sc_logic > p_read19_ap_vld;
    sc_in< sc_logic > p_read20_ap_vld;
    sc_in< sc_logic > p_read21_ap_vld;
    sc_in< sc_logic > p_read22_ap_vld;
    sc_in< sc_logic > p_read23_ap_vld;
    sc_in< sc_logic > p_read24_ap_vld;
    sc_in< sc_logic > p_read25_ap_vld;
    sc_in< sc_logic > p_read26_ap_vld;
    sc_in< sc_logic > p_read27_ap_vld;
    sc_in< sc_logic > p_read28_ap_vld;
    sc_in< sc_logic > p_read29_ap_vld;
    sc_in< sc_logic > p_read30_ap_vld;
    sc_in< sc_logic > p_read31_ap_vld;
    sc_in< sc_logic > output_V_offset_ap_vld;
    sc_in< sc_logic > cmpr_chunk_num_0_i_ap_vld;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<2> > ap_var_for_const1;
    sc_signal< sc_lv<1> > ap_var_for_const2;
    sc_signal< sc_lv<512> > ap_var_for_const3;


    // Module declarations
    tancalc_dataflow_parent_loop_proc(sc_module_name name);
    SC_HAS_PROCESS(tancalc_dataflow_parent_loop_proc);

    ~tancalc_dataflow_parent_loop_proc();

    sc_trace_file* mVcdFile;

    tancalc_dataflow_in_loop_subloop* dataflow_in_loop_subloop_U0;
    sc_signal< sc_logic > dataflow_in_loop_subloop_U0_m_axi_input_V_AWVALID;
    sc_signal< sc_lv<64> > dataflow_in_loop_subloop_U0_m_axi_input_V_AWADDR;
    sc_signal< sc_lv<1> > dataflow_in_loop_subloop_U0_m_axi_input_V_AWID;
    sc_signal< sc_lv<32> > dataflow_in_loop_subloop_U0_m_axi_input_V_AWLEN;
    sc_signal< sc_lv<3> > dataflow_in_loop_subloop_U0_m_axi_input_V_AWSIZE;
    sc_signal< sc_lv<2> > dataflow_in_loop_subloop_U0_m_axi_input_V_AWBURST;
    sc_signal< sc_lv<2> > dataflow_in_loop_subloop_U0_m_axi_input_V_AWLOCK;
    sc_signal< sc_lv<4> > dataflow_in_loop_subloop_U0_m_axi_input_V_AWCACHE;
    sc_signal< sc_lv<3> > dataflow_in_loop_subloop_U0_m_axi_input_V_AWPROT;
    sc_signal< sc_lv<4> > dataflow_in_loop_subloop_U0_m_axi_input_V_AWQOS;
    sc_signal< sc_lv<4> > dataflow_in_loop_subloop_U0_m_axi_input_V_AWREGION;
    sc_signal< sc_lv<1> > dataflow_in_loop_subloop_U0_m_axi_input_V_AWUSER;
    sc_signal< sc_logic > dataflow_in_loop_subloop_U0_m_axi_input_V_WVALID;
    sc_signal< sc_lv<512> > dataflow_in_loop_subloop_U0_m_axi_input_V_WDATA;
    sc_signal< sc_lv<64> > dataflow_in_loop_subloop_U0_m_axi_input_V_WSTRB;
    sc_signal< sc_logic > dataflow_in_loop_subloop_U0_m_axi_input_V_WLAST;
    sc_signal< sc_lv<1> > dataflow_in_loop_subloop_U0_m_axi_input_V_WID;
    sc_signal< sc_lv<1> > dataflow_in_loop_subloop_U0_m_axi_input_V_WUSER;
    sc_signal< sc_logic > dataflow_in_loop_subloop_U0_m_axi_input_V_ARVALID;
    sc_signal< sc_lv<64> > dataflow_in_loop_subloop_U0_m_axi_input_V_ARADDR;
    sc_signal< sc_lv<1> > dataflow_in_loop_subloop_U0_m_axi_input_V_ARID;
    sc_signal< sc_lv<32> > dataflow_in_loop_subloop_U0_m_axi_input_V_ARLEN;
    sc_signal< sc_lv<3> > dataflow_in_loop_subloop_U0_m_axi_input_V_ARSIZE;
    sc_signal< sc_lv<2> > dataflow_in_loop_subloop_U0_m_axi_input_V_ARBURST;
    sc_signal< sc_lv<2> > dataflow_in_loop_subloop_U0_m_axi_input_V_ARLOCK;
    sc_signal< sc_lv<4> > dataflow_in_loop_subloop_U0_m_axi_input_V_ARCACHE;
    sc_signal< sc_lv<3> > dataflow_in_loop_subloop_U0_m_axi_input_V_ARPROT;
    sc_signal< sc_lv<4> > dataflow_in_loop_subloop_U0_m_axi_input_V_ARQOS;
    sc_signal< sc_lv<4> > dataflow_in_loop_subloop_U0_m_axi_input_V_ARREGION;
    sc_signal< sc_lv<1> > dataflow_in_loop_subloop_U0_m_axi_input_V_ARUSER;
    sc_signal< sc_logic > dataflow_in_loop_subloop_U0_m_axi_input_V_RREADY;
    sc_signal< sc_logic > dataflow_in_loop_subloop_U0_m_axi_input_V_BREADY;
    sc_signal< sc_logic > dataflow_in_loop_subloop_U0_m_axi_output_V_AWVALID;
    sc_signal< sc_lv<64> > dataflow_in_loop_subloop_U0_m_axi_output_V_AWADDR;
    sc_signal< sc_lv<1> > dataflow_in_loop_subloop_U0_m_axi_output_V_AWID;
    sc_signal< sc_lv<32> > dataflow_in_loop_subloop_U0_m_axi_output_V_AWLEN;
    sc_signal< sc_lv<3> > dataflow_in_loop_subloop_U0_m_axi_output_V_AWSIZE;
    sc_signal< sc_lv<2> > dataflow_in_loop_subloop_U0_m_axi_output_V_AWBURST;
    sc_signal< sc_lv<2> > dataflow_in_loop_subloop_U0_m_axi_output_V_AWLOCK;
    sc_signal< sc_lv<4> > dataflow_in_loop_subloop_U0_m_axi_output_V_AWCACHE;
    sc_signal< sc_lv<3> > dataflow_in_loop_subloop_U0_m_axi_output_V_AWPROT;
    sc_signal< sc_lv<4> > dataflow_in_loop_subloop_U0_m_axi_output_V_AWQOS;
    sc_signal< sc_lv<4> > dataflow_in_loop_subloop_U0_m_axi_output_V_AWREGION;
    sc_signal< sc_lv<1> > dataflow_in_loop_subloop_U0_m_axi_output_V_AWUSER;
    sc_signal< sc_logic > dataflow_in_loop_subloop_U0_m_axi_output_V_WVALID;
    sc_signal< sc_lv<512> > dataflow_in_loop_subloop_U0_m_axi_output_V_WDATA;
    sc_signal< sc_lv<64> > dataflow_in_loop_subloop_U0_m_axi_output_V_WSTRB;
    sc_signal< sc_logic > dataflow_in_loop_subloop_U0_m_axi_output_V_WLAST;
    sc_signal< sc_lv<1> > dataflow_in_loop_subloop_U0_m_axi_output_V_WID;
    sc_signal< sc_lv<1> > dataflow_in_loop_subloop_U0_m_axi_output_V_WUSER;
    sc_signal< sc_logic > dataflow_in_loop_subloop_U0_m_axi_output_V_ARVALID;
    sc_signal< sc_lv<64> > dataflow_in_loop_subloop_U0_m_axi_output_V_ARADDR;
    sc_signal< sc_lv<1> > dataflow_in_loop_subloop_U0_m_axi_output_V_ARID;
    sc_signal< sc_lv<32> > dataflow_in_loop_subloop_U0_m_axi_output_V_ARLEN;
    sc_signal< sc_lv<3> > dataflow_in_loop_subloop_U0_m_axi_output_V_ARSIZE;
    sc_signal< sc_lv<2> > dataflow_in_loop_subloop_U0_m_axi_output_V_ARBURST;
    sc_signal< sc_lv<2> > dataflow_in_loop_subloop_U0_m_axi_output_V_ARLOCK;
    sc_signal< sc_lv<4> > dataflow_in_loop_subloop_U0_m_axi_output_V_ARCACHE;
    sc_signal< sc_lv<3> > dataflow_in_loop_subloop_U0_m_axi_output_V_ARPROT;
    sc_signal< sc_lv<4> > dataflow_in_loop_subloop_U0_m_axi_output_V_ARQOS;
    sc_signal< sc_lv<4> > dataflow_in_loop_subloop_U0_m_axi_output_V_ARREGION;
    sc_signal< sc_lv<1> > dataflow_in_loop_subloop_U0_m_axi_output_V_ARUSER;
    sc_signal< sc_logic > dataflow_in_loop_subloop_U0_m_axi_output_V_RREADY;
    sc_signal< sc_logic > dataflow_in_loop_subloop_U0_m_axi_output_V_BREADY;
    sc_signal< sc_lv<2> > dataflow_in_loop_subloop_U0_cmpr_chunk_num_0_i;
    sc_signal< sc_logic > dataflow_in_loop_subloop_U0_ap_start;
    sc_signal< sc_logic > dataflow_in_loop_subloop_U0_ap_done;
    sc_signal< sc_logic > dataflow_in_loop_subloop_U0_ap_ready;
    sc_signal< sc_logic > dataflow_in_loop_subloop_U0_ap_idle;
    sc_signal< sc_logic > dataflow_in_loop_subloop_U0_ap_continue;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_lv<7> > loop_dataflow_input_count;
    sc_signal< sc_lv<7> > loop_dataflow_output_count;
    sc_signal< sc_lv<7> > bound_minus_1;
    sc_signal< sc_logic > dataflow_in_loop_subloop_U0_start_full_n;
    sc_signal< sc_logic > dataflow_in_loop_subloop_U0_start_write;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_logic ap_const_logic_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<512> ap_const_lv512_lc_1;
    static const sc_lv<512> ap_const_lv512_lc_3;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<4> ap_const_lv4_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_bound_minus_1();
    void thread_dataflow_in_loop_subloop_U0_ap_continue();
    void thread_dataflow_in_loop_subloop_U0_ap_start();
    void thread_dataflow_in_loop_subloop_U0_cmpr_chunk_num_0_i();
    void thread_dataflow_in_loop_subloop_U0_start_full_n();
    void thread_dataflow_in_loop_subloop_U0_start_write();
    void thread_m_axi_input_V_ARADDR();
    void thread_m_axi_input_V_ARBURST();
    void thread_m_axi_input_V_ARCACHE();
    void thread_m_axi_input_V_ARID();
    void thread_m_axi_input_V_ARLEN();
    void thread_m_axi_input_V_ARLOCK();
    void thread_m_axi_input_V_ARPROT();
    void thread_m_axi_input_V_ARQOS();
    void thread_m_axi_input_V_ARREGION();
    void thread_m_axi_input_V_ARSIZE();
    void thread_m_axi_input_V_ARUSER();
    void thread_m_axi_input_V_ARVALID();
    void thread_m_axi_input_V_AWADDR();
    void thread_m_axi_input_V_AWBURST();
    void thread_m_axi_input_V_AWCACHE();
    void thread_m_axi_input_V_AWID();
    void thread_m_axi_input_V_AWLEN();
    void thread_m_axi_input_V_AWLOCK();
    void thread_m_axi_input_V_AWPROT();
    void thread_m_axi_input_V_AWQOS();
    void thread_m_axi_input_V_AWREGION();
    void thread_m_axi_input_V_AWSIZE();
    void thread_m_axi_input_V_AWUSER();
    void thread_m_axi_input_V_AWVALID();
    void thread_m_axi_input_V_BREADY();
    void thread_m_axi_input_V_RREADY();
    void thread_m_axi_input_V_WDATA();
    void thread_m_axi_input_V_WID();
    void thread_m_axi_input_V_WLAST();
    void thread_m_axi_input_V_WSTRB();
    void thread_m_axi_input_V_WUSER();
    void thread_m_axi_input_V_WVALID();
    void thread_m_axi_output_V_ARADDR();
    void thread_m_axi_output_V_ARBURST();
    void thread_m_axi_output_V_ARCACHE();
    void thread_m_axi_output_V_ARID();
    void thread_m_axi_output_V_ARLEN();
    void thread_m_axi_output_V_ARLOCK();
    void thread_m_axi_output_V_ARPROT();
    void thread_m_axi_output_V_ARQOS();
    void thread_m_axi_output_V_ARREGION();
    void thread_m_axi_output_V_ARSIZE();
    void thread_m_axi_output_V_ARUSER();
    void thread_m_axi_output_V_ARVALID();
    void thread_m_axi_output_V_AWADDR();
    void thread_m_axi_output_V_AWBURST();
    void thread_m_axi_output_V_AWCACHE();
    void thread_m_axi_output_V_AWID();
    void thread_m_axi_output_V_AWLEN();
    void thread_m_axi_output_V_AWLOCK();
    void thread_m_axi_output_V_AWPROT();
    void thread_m_axi_output_V_AWQOS();
    void thread_m_axi_output_V_AWREGION();
    void thread_m_axi_output_V_AWSIZE();
    void thread_m_axi_output_V_AWUSER();
    void thread_m_axi_output_V_AWVALID();
    void thread_m_axi_output_V_BREADY();
    void thread_m_axi_output_V_RREADY();
    void thread_m_axi_output_V_WDATA();
    void thread_m_axi_output_V_WID();
    void thread_m_axi_output_V_WLAST();
    void thread_m_axi_output_V_WSTRB();
    void thread_m_axi_output_V_WUSER();
    void thread_m_axi_output_V_WVALID();
};

}

using namespace ap_rtl;

#endif
