{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698669637288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698669637288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 20:40:37 2023 " "Processing started: Mon Oct 30 20:40:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698669637288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698669637288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Beep -c Beep " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Beep -c Beep" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698669637289 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Beep_8_1200mv_85c_slow.vo U:/Projects/FPGA/Examples/10.Beep/beep2/Project/simulation/modelsim/ simulation " "Generated file Beep_8_1200mv_85c_slow.vo in folder \"U:/Projects/FPGA/Examples/10.Beep/beep2/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698669637608 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Beep_8_1200mv_0c_slow.vo U:/Projects/FPGA/Examples/10.Beep/beep2/Project/simulation/modelsim/ simulation " "Generated file Beep_8_1200mv_0c_slow.vo in folder \"U:/Projects/FPGA/Examples/10.Beep/beep2/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698669637666 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Beep_min_1200mv_0c_fast.vo U:/Projects/FPGA/Examples/10.Beep/beep2/Project/simulation/modelsim/ simulation " "Generated file Beep_min_1200mv_0c_fast.vo in folder \"U:/Projects/FPGA/Examples/10.Beep/beep2/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698669637724 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Beep.vo U:/Projects/FPGA/Examples/10.Beep/beep2/Project/simulation/modelsim/ simulation " "Generated file Beep.vo in folder \"U:/Projects/FPGA/Examples/10.Beep/beep2/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698669637781 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Beep_8_1200mv_85c_v_slow.sdo U:/Projects/FPGA/Examples/10.Beep/beep2/Project/simulation/modelsim/ simulation " "Generated file Beep_8_1200mv_85c_v_slow.sdo in folder \"U:/Projects/FPGA/Examples/10.Beep/beep2/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698669637824 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Beep_8_1200mv_0c_v_slow.sdo U:/Projects/FPGA/Examples/10.Beep/beep2/Project/simulation/modelsim/ simulation " "Generated file Beep_8_1200mv_0c_v_slow.sdo in folder \"U:/Projects/FPGA/Examples/10.Beep/beep2/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698669637866 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Beep_min_1200mv_0c_v_fast.sdo U:/Projects/FPGA/Examples/10.Beep/beep2/Project/simulation/modelsim/ simulation " "Generated file Beep_min_1200mv_0c_v_fast.sdo in folder \"U:/Projects/FPGA/Examples/10.Beep/beep2/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698669637908 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Beep_v.sdo U:/Projects/FPGA/Examples/10.Beep/beep2/Project/simulation/modelsim/ simulation " "Generated file Beep_v.sdo in folder \"U:/Projects/FPGA/Examples/10.Beep/beep2/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698669637951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4570 " "Peak virtual memory: 4570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698669637993 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 20:40:37 2023 " "Processing ended: Mon Oct 30 20:40:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698669637993 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698669637993 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698669637993 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698669637993 ""}
