// Seed: 236282911
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  input id_2;
  inout id_1;
  assign id_4 = id_1;
  assign id_1 = 1 ? !1 : id_2 ? id_2 : 1;
endmodule
