
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035587                       # Number of seconds simulated
sim_ticks                                 35587224105                       # Number of ticks simulated
final_tick                               565151604042                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 279847                       # Simulator instruction rate (inst/s)
host_op_rate                                   359955                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2298300                       # Simulator tick rate (ticks/s)
host_mem_usage                               16924640                       # Number of bytes of host memory used
host_seconds                                 15484.15                       # Real time elapsed on the host
sim_insts                                  4333188653                       # Number of instructions simulated
sim_ops                                    5573590272                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2085248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1981952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2217728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       743680                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7035648                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1828096                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1828096                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16291                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15484                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        17326                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         5810                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 54966                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14282                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14282                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35968                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     58595410                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53952                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     55692796                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46758                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     62318095                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        61146                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     20897387                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               197701512                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35968                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53952                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46758                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        61146                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             197824                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          51369446                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               51369446                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          51369446                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35968                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     58595410                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53952                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     55692796                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46758                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     62318095                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        61146                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     20897387                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              249070958                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85341066                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30983194                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25413166                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014228                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13151344                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12096679                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3162636                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87135                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32019643                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170137495                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30983194                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15259315                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36577692                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10803787                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6682584                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15667858                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807972                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84036860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.488251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.333301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47459168     56.47%     56.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3648385      4.34%     60.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3199458      3.81%     64.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3439778      4.09%     68.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3022909      3.60%     72.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1577816      1.88%     74.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027674      1.22%     75.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2701945      3.22%     78.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17959727     21.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84036860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363051                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.993618                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33682386                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6265790                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34796648                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       541537                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8750490                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5076432                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6532                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201806313                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51057                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8750490                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35346897                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2750950                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       830828                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33644577                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2713110                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194986163                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13355                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1690253                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750756                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           49                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270761436                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909255745                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909255745                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102502172                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33934                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17912                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7226438                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19246403                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10027106                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       242803                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3228326                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183889357                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33916                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147795990                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281680                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60953127                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186265958                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1872                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84036860                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.758704                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909031                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29826423     35.49%     35.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17832607     21.22%     56.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11982746     14.26%     70.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7634028      9.08%     80.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7543210      8.98%     89.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4437572      5.28%     94.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3380768      4.02%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       745549      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653957      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84036860                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082364     70.05%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203199     13.15%     83.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259617     16.80%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121585493     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015046      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15745796     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8433633      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147795990                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.731827                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1545222                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010455                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381455738                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244877450                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143648516                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149341212                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263672                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7034274                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          484                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1075                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2285433                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          581                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8750490                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1986399                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       165202                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183923273                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       313238                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19246403                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10027106                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17894                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        120565                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8015                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1075                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1231386                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127578                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2358964                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145217100                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14802389                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2578886                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22996501                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20586556                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8194112                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.701609                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143794892                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143648516                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93719672                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261708191                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.683229                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358108                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61504562                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2039669                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75286370                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.626083                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.171812                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29980035     39.82%     39.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20449851     27.16%     66.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8371264     11.12%     78.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4292557      5.70%     83.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3688036      4.90%     88.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1811732      2.41%     91.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1996410      2.65%     93.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009274      1.34%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3687211      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75286370                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3687211                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255525641                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376611728                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42700                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1304206                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.853411                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.853411                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.171769                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.171769                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655684277                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197033460                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189264701                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85341066                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31073303                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27174567                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1963683                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15623719                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14959587                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2230693                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62192                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36645242                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172937745                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31073303                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17190280                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35604616                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9643478                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4196135                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18063916                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       777054                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84114620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.366184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.170958                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48510004     57.67%     57.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1762272      2.10%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3234725      3.85%     63.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3025234      3.60%     67.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4995597      5.94%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5190698      6.17%     79.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1229265      1.46%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          922818      1.10%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15244007     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84114620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364107                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.026431                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37801224                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4054595                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34458986                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       136864                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7662950                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3374042                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5660                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193440571                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1397                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7662950                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39388309                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1403708                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       459687                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32995317                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2204648                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188364464                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           34                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        749757                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       894140                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250013634                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    857350485                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    857350485                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162958995                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87054601                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22196                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10847                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5900207                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29023276                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6295150                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       103848                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2020372                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178317458                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21679                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150583037                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       199349                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53320463                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146493394                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84114620                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.790212                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840633                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29032195     34.52%     34.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15745482     18.72%     53.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13670982     16.25%     69.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8388892      9.97%     79.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8797608     10.46%     89.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5179764      6.16%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2276426      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       605061      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       418210      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84114620                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         590457     66.22%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        190452     21.36%     87.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110795     12.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118079457     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1185284      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10834      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25954463     17.24%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5352999      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150583037                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.764485                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             891704                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005922                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386371745                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231660075                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145695865                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151474741                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368577                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8253388                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          948                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          477                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1537268                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7662950                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         757195                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        65089                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178339141                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       209318                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29023276                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6295150                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10847                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33629                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          225                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          477                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1049206                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1153701                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2202907                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147786575                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24953202                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2796460                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30175147                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22343967                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5221945                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.731717                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145858196                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145695865                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89508801                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218321199                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.707219                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409987                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109519020                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124382571                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53957259                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21664                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1968890                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76451670                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626944                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.322055                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35090531     45.90%     45.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16229652     21.23%     67.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9088398     11.89%     79.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3075734      4.02%     83.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2943688      3.85%     86.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1224856      1.60%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3293052      4.31%     92.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       954495      1.25%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4551264      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76451670                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109519020                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124382571                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25527764                       # Number of memory references committed
system.switch_cpus1.commit.loads             20769882                       # Number of loads committed
system.switch_cpus1.commit.membars              10832                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19481032                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108570099                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1678821                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4551264                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250240236                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          364349149                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33056                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1226446                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109519020                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124382571                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109519020                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.779235                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.779235                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.283310                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.283310                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       683738124                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190907162                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199498056                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21664                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85341066                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30776996                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25013686                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2101403                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13044219                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12019795                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3252540                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89089                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30912229                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170685530                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30776996                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15272335                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37553045                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11275737                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6248573                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15141683                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       905940                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83841625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.515465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.305801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46288580     55.21%     55.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3301920      3.94%     59.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2663787      3.18%     62.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6484768      7.73%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1755145      2.09%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2267210      2.70%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1633621      1.95%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          914216      1.09%     77.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18532378     22.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83841625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.360635                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.000040                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32338761                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6061039                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36111754                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       243640                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9086422                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5256945                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41677                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     204088066                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        79887                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9086422                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34705915                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1370851                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1201642                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33931790                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3544997                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     196871961                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        31016                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1469895                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1101529                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1366                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    275644029                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    919111039                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    919111039                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    169026861                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106617120                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40030                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22365                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9716882                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18363202                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9337043                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       145903                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2921033                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         186198405                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38452                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147949339                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       285480                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64296893                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196360827                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5708                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83841625                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.764629                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.887633                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29025677     34.62%     34.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18110369     21.60%     56.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11781166     14.05%     70.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8768099     10.46%     80.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7558902      9.02%     89.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3905224      4.66%     94.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3349540      4.00%     98.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       627811      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       714837      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83841625                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         866712     71.11%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             6      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        176071     14.45%     85.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176092     14.45%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    123262261     83.31%     83.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2105300      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16372      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14692778      9.93%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7872628      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147949339                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.733624                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1218881                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008239                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    381244663                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250534392                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144177310                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149168220                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       554600                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7239089                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2942                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          643                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2379981                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9086422                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         562346                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        81330                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    186236859                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       409908                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18363202                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9337043                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22080                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72695                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          643                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1259608                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1177839                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2437447                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145591853                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13779368                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2357485                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21442212                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20533528                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7662844                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.706000                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144273687                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144177310                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93962093                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        265324166                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.689425                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354141                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99021808                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121608375                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64629443                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32744                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2106248                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74755203                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.626755                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.140811                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28977690     38.76%     38.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20755120     27.76%     66.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8454524     11.31%     77.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4740046      6.34%     84.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3878235      5.19%     89.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1571282      2.10%     91.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1866220      2.50%     93.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       939289      1.26%     95.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3572797      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74755203                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99021808                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121608375                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18081167                       # Number of memory references committed
system.switch_cpus2.commit.loads             11124108                       # Number of loads committed
system.switch_cpus2.commit.membars              16372                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17472800                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109573567                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2475757                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3572797                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257420224                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          381567852                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44516                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1499441                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99021808                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121608375                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99021808                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.861841                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.861841                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.160307                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.160307                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       654994722                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      199277567                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      188309246                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32744                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                85341066                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        32109524                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26199609                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2144751                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13611272                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12651777                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3323220                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        94342                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     33283523                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             174457092                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           32109524                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15974997                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             37815757                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11184451                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4898847                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16206636                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       829794                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     85020123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.537428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.338734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        47204366     55.52%     55.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3107428      3.65%     59.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4632550      5.45%     64.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3224000      3.79%     68.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2248366      2.64%     71.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2200053      2.59%     73.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1341758      1.58%     75.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2849176      3.35%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18212426     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     85020123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.376249                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.044234                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        34226071                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5133861                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         36111799                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       526683                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9021703                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5405788                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          325                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     208958329                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9021703                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        36142132                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         517340                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1848042                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         34683073                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2807828                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     202749995                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1172048                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       954807                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    284421619                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    943802035                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    943802035                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    175082963                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       109338618                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36544                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17457                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8332694                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18584861                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9516693                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       113778                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3295092                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         188942552                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34848                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150929949                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       299731                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     62979322                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    192795053                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           64                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     85020123                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.775226                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.913929                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30333365     35.68%     35.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16872671     19.85%     55.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12565669     14.78%     70.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8185685      9.63%     79.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8148592      9.58%     89.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3958907      4.66%     94.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3505411      4.12%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       651068      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       798755      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     85020123                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         822898     71.36%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        163079     14.14%     85.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       167225     14.50%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    126266836     83.66%     83.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1905438      1.26%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17392      0.01%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14835945      9.83%     94.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7904338      5.24%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150929949                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.768550                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1153202                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007641                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    388332953                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    251957125                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146756459                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     152083151                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       472073                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7208204                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6160                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          403                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2282214                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9021703                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         274123                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        50425                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    188977402                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       651993                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18584861                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9516693                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17456                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         42288                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          403                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1308458                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1165262                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2473720                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    148158549                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13863638                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2771399                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21581875                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21055575                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7718237                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.736076                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146819388                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146756459                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         95092569                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        270178337                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.719646                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351962                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101797894                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125480241                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     63497417                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34784                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2161926                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75998420                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.651090                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.174118                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29029956     38.20%     38.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21777925     28.66%     66.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8221962     10.82%     77.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4608277      6.06%     83.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3921432      5.16%     88.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1753378      2.31%     91.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1681661      2.21%     93.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1139655      1.50%     94.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3864174      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75998420                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101797894                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125480241                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18611136                       # Number of memory references committed
system.switch_cpus3.commit.loads             11376657                       # Number of loads committed
system.switch_cpus3.commit.membars              17392                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18205810                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112964524                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2595275                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3864174                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           261111904                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          386982777                       # The number of ROB writes
system.switch_cpus3.timesIdled                  18600                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 320943                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101797894                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125480241                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101797894                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.838338                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.838338                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.192836                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.192836                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       665403757                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      204184691                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      192034512                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34784                       # number of misc regfile writes
system.l2.replacements                          54968                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1418261                       # Total number of references to valid blocks.
system.l2.sampled_refs                          87736                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.165098                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           374.440787                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      4.889506                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6027.555681                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      6.809062                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5613.311285                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      6.553792                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   4942.390133                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      8.792031                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2123.638717                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4460.716468                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3538.178728                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3633.160346                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2027.563465                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011427                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000149                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.183946                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000208                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.171305                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000200                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.150830                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000268                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.064808                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.136130                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.107977                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.110875                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.061876                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        79219                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        38621                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        54644                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        27790                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  200274                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            54325                       # number of Writeback hits
system.l2.Writeback_hits::total                 54325                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        79219                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        38621                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        54644                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        27790                       # number of demand (read+write) hits
system.l2.demand_hits::total                   200274                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        79219                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        38621                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        54644                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        27790                       # number of overall hits
system.l2.overall_hits::total                  200274                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16291                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15484                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        17326                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         5810                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 54966                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16291                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15484                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        17326                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         5810                       # number of demand (read+write) misses
system.l2.demand_misses::total                  54966                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16291                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15484                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        17326                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         5810                       # number of overall misses
system.l2.overall_misses::total                 54966                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       402352                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    892332745                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       672332                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    833639131                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       540228                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    908003445                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       757183                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    320466981                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2956814397                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       402352                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    892332745                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       672332                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    833639131                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       540228                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    908003445                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       757183                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    320466981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2956814397                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       402352                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    892332745                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       672332                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    833639131                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       540228                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    908003445                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       757183                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    320466981                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2956814397                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95510                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54105                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        71970                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        33600                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              255240                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        54325                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             54325                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95510                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54105                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        71970                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        33600                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               255240                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95510                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54105                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        71970                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        33600                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              255240                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.170569                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.286184                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.240739                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.172917                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.215350                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.170569                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.286184                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.240739                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.172917                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.215350                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.170569                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.286184                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.240739                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.172917                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.215350                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40235.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54774.583819                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44822.133333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53838.745221                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst        41556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 52406.986321                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 44540.176471                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 55157.828055                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53793.515937                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40235.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54774.583819                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44822.133333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53838.745221                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst        41556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 52406.986321                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 44540.176471                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 55157.828055                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53793.515937                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40235.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54774.583819                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44822.133333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53838.745221                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst        41556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 52406.986321                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 44540.176471                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 55157.828055                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53793.515937                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14282                       # number of writebacks
system.l2.writebacks::total                     14282                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16291                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15484                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        17326                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         5810                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            54966                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15484                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        17326                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         5810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             54966                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15484                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        17326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         5810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            54966                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       344939                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    798787675                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       584498                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    743911769                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       466369                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    807791619                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       659099                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    286894254                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2639440222                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       344939                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    798787675                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       584498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    743911769                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       466369                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    807791619                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       659099                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    286894254                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2639440222                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       344939                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    798787675                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       584498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    743911769                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       466369                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    807791619                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       659099                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    286894254                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2639440222                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.170569                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.286184                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.240739                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.172917                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.215350                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.170569                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.286184                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.240739                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.172917                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.215350                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.170569                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.286184                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.240739                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.172917                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.215350                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34493.900000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49032.451967                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38966.533333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48043.901382                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 35874.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46623.087787                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 38770.529412                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 49379.389673                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48019.507004                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34493.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49032.451967                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38966.533333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48043.901382                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 35874.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 46623.087787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 38770.529412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 49379.389673                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48019.507004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34493.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49032.451967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38966.533333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48043.901382                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 35874.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 46623.087787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 38770.529412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 49379.389673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48019.507004                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997548                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015675508                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846682.741818                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997548                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15667847                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15667847                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15667847                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15667847                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15667847                       # number of overall hits
system.cpu0.icache.overall_hits::total       15667847                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       493702                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       493702                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       493702                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       493702                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       493702                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       493702                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15667858                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15667858                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15667858                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15667858                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15667858                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15667858                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        44882                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        44882                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        44882                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        44882                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        44882                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        44882                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       413022                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       413022                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       413022                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       413022                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       413022                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       413022                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41302.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 41302.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 41302.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 41302.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 41302.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 41302.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95510                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191902152                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95766                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2003.865171                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.486680                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.513320                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915964                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084036                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11637786                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11637786                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709455                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709455                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17067                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17067                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19347241                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19347241                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19347241                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19347241                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       356604                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       356604                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           70                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       356674                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        356674                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       356674                       # number of overall misses
system.cpu0.dcache.overall_misses::total       356674                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10579502150                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10579502150                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2647509                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2647509                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10582149659                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10582149659                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10582149659                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10582149659                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11994390                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11994390                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19703915                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19703915                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19703915                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19703915                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029731                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029731                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018102                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018102                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018102                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018102                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29667.368145                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29667.368145                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 37821.557143                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37821.557143                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29668.968467                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29668.968467                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29668.968467                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29668.968467                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16954                       # number of writebacks
system.cpu0.dcache.writebacks::total            16954                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       261094                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       261094                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       261164                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       261164                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       261164                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       261164                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95510                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95510                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95510                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95510                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95510                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95510                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1679295234                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1679295234                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1679295234                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1679295234                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1679295234                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1679295234                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007963                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007963                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004847                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004847                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004847                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004847                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17582.402199                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17582.402199                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17582.402199                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17582.402199                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17582.402199                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17582.402199                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993935                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929529890                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714999.797048                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993935                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18063900                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18063900                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18063900                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18063900                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18063900                       # number of overall hits
system.cpu1.icache.overall_hits::total       18063900                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       780068                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       780068                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       780068                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       780068                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       780068                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       780068                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18063916                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18063916                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18063916                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18063916                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18063916                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18063916                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48754.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48754.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48754.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48754.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48754.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48754.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       696356                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       696356                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       696356                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       696356                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       696356                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       696356                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46423.733333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46423.733333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46423.733333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46423.733333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46423.733333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46423.733333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54105                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232385958                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54361                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4274.865400                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.244037                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.755963                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.829078                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.170922                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22658876                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22658876                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4736198                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4736198                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10848                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10848                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10832                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10832                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27395074                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27395074                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27395074                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27395074                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       174300                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       174300                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       174300                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        174300                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       174300                       # number of overall misses
system.cpu1.dcache.overall_misses::total       174300                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7248378540                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7248378540                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7248378540                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7248378540                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7248378540                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7248378540                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22833176                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22833176                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4736198                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4736198                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10832                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10832                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27569374                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27569374                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27569374                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27569374                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007634                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007634                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006322                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006322                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006322                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006322                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41585.648537                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41585.648537                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41585.648537                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41585.648537                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41585.648537                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41585.648537                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10811                       # number of writebacks
system.cpu1.dcache.writebacks::total            10811                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       120195                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       120195                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       120195                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       120195                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       120195                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       120195                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54105                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54105                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54105                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54105                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54105                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54105                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1188841293                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1188841293                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1188841293                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1188841293                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1188841293                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1188841293                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21972.854505                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21972.854505                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21972.854505                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21972.854505                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21972.854505                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21972.854505                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.997116                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020222422                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056900.044355                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997116                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15141667                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15141667                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15141667                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15141667                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15141667                       # number of overall hits
system.cpu2.icache.overall_hits::total       15141667                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       755211                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       755211                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       755211                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       755211                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       755211                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       755211                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15141683                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15141683                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15141683                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15141683                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15141683                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15141683                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 47200.687500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47200.687500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 47200.687500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47200.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 47200.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47200.687500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       572946                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       572946                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       572946                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       572946                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       572946                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       572946                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 44072.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 44072.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 44072.769231                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 44072.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 44072.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 44072.769231                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71970                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181162790                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72226                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2508.276659                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.715850                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.284150                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901234                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098766                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10466884                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10466884                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6924315                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6924315                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21659                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21659                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16372                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16372                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17391199                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17391199                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17391199                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17391199                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       154537                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       154537                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       154537                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        154537                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       154537                       # number of overall misses
system.cpu2.dcache.overall_misses::total       154537                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   5042056051                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   5042056051                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   5042056051                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   5042056051                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   5042056051                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   5042056051                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10621421                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10621421                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6924315                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6924315                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21659                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21659                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16372                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16372                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17545736                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17545736                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17545736                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17545736                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014550                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014550                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008808                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008808                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008808                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008808                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32626.853446                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32626.853446                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32626.853446                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32626.853446                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32626.853446                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32626.853446                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18609                       # number of writebacks
system.cpu2.dcache.writebacks::total            18609                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82567                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82567                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82567                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82567                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82567                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82567                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71970                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71970                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71970                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71970                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71970                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71970                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1439574451                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1439574451                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1439574451                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1439574451                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1439574451                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1439574451                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006776                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006776                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004102                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004102                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004102                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004102                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20002.423941                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20002.423941                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20002.423941                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20002.423941                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20002.423941                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20002.423941                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.012888                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1022557182                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2208546.829374                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.012888                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025662                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740405                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16206617                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16206617                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16206617                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16206617                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16206617                       # number of overall hits
system.cpu3.icache.overall_hits::total       16206617                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       936017                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       936017                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       936017                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       936017                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       936017                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       936017                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16206636                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16206636                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16206636                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16206636                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16206636                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16206636                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 49264.052632                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 49264.052632                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 49264.052632                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 49264.052632                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 49264.052632                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 49264.052632                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       810524                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       810524                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       810524                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       810524                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       810524                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       810524                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 47677.882353                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 47677.882353                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 47677.882353                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 47677.882353                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 47677.882353                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 47677.882353                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33600                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               164927786                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 33856                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4871.449256                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.014392                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.985608                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902400                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097600                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10552571                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10552571                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7199695                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7199695                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17426                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17426                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17392                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17392                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17752266                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17752266                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17752266                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17752266                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        69302                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        69302                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        69302                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         69302                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        69302                       # number of overall misses
system.cpu3.dcache.overall_misses::total        69302                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1966206029                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1966206029                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1966206029                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1966206029                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1966206029                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1966206029                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10621873                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10621873                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7199695                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7199695                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17426                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17426                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17392                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17392                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17821568                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17821568                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17821568                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17821568                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006524                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006524                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003889                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003889                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003889                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003889                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 28371.562567                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 28371.562567                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 28371.562567                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 28371.562567                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 28371.562567                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 28371.562567                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7951                       # number of writebacks
system.cpu3.dcache.writebacks::total             7951                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        35702                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        35702                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        35702                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        35702                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        35702                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        35702                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33600                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33600                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33600                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33600                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33600                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33600                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    583038563                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    583038563                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    583038563                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    583038563                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    583038563                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    583038563                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 17352.338185                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 17352.338185                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 17352.338185                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 17352.338185                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 17352.338185                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 17352.338185                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
