// Seed: 4274612422
module module_1 (
    id_1,
    id_2,
    id_3,
    access,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_7 = 1;
  wire id_12 = id_1;
  wire id_13;
  assign module_0[1'd0] = 1;
  wire id_14;
endmodule
module module_1 #(
    parameter id_12 = 32'd66,
    parameter id_13 = 32'd93
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  module_0(
      id_4, id_4, id_4, id_7, id_9, id_10, id_4, id_8, id_4, id_4, id_1
  ); defparam id_12.id_13 = id_7 * 1 + 1;
endmodule
