
freqRelay.elf:     file format elf32-littlenios2
freqRelay.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000254

Program Header:
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x0001a2d8 memsz 0x0001a2d8 flags r-x
    LOAD off    0x0001c000 vaddr 0x01000000 paddr 0x01000000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x0001c000 vaddr 0x08000000 paddr 0x08000000 align 2**12
         filesz 0x000025f8 memsz 0x0007f994 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  01000000  01000000  0001c000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000234  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0001a0a4  00000254  00000254  00001254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000758  08000000  08000000  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001ea0  08000758  08000758  0001c758  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0007d441  080025f8  080025f8  0001e5f8  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  0001a2f8  0001a2f8  0001e5f8  2**0
                  CONTENTS
  7 .flash_controller 00000000  01000020  01000020  0001e5f8  2**0
                  CONTENTS
  8 .sdram        00000000  0807f994  0807f994  0001e5f8  2**0
                  CONTENTS
  9 .comment      00000023  00000000  00000000  0001e5f8  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 000010d8  00000000  00000000  0001e620  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0002c771  00000000  00000000  0001f6f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000af23  00000000  00000000  0004be69  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000eb57  00000000  00000000  00056d8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000040cc  00000000  00000000  000658e4  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00005e93  00000000  00000000  000699b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    00017868  00000000  00000000  0006f843  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000050  00000000  00000000  000870ac  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00001880  00000000  00000000  00087100  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .thread_model 00000003  00000000  00000000  0008e339  2**0
                  CONTENTS, READONLY
 20 .cpu          00000005  00000000  00000000  0008e33c  2**0
                  CONTENTS, READONLY
 21 .qsys         00000001  00000000  00000000  0008e341  2**0
                  CONTENTS, READONLY
 22 .simulation_enabled 00000001  00000000  00000000  0008e342  2**0
                  CONTENTS, READONLY
 23 .sysid_hash   00000004  00000000  00000000  0008e343  2**0
                  CONTENTS, READONLY
 24 .sysid_base   00000004  00000000  00000000  0008e347  2**0
                  CONTENTS, READONLY
 25 .sysid_time   00000004  00000000  00000000  0008e34b  2**0
                  CONTENTS, READONLY
 26 .stderr_dev   00000009  00000000  00000000  0008e34f  2**0
                  CONTENTS, READONLY
 27 .stdin_dev    00000009  00000000  00000000  0008e358  2**0
                  CONTENTS, READONLY
 28 .stdout_dev   00000009  00000000  00000000  0008e361  2**0
                  CONTENTS, READONLY
 29 .sopc_system_name 00000005  00000000  00000000  0008e36a  2**0
                  CONTENTS, READONLY
 30 .quartus_project_dir 00000025  00000000  00000000  0008e36f  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     000adc75  00000000  00000000  0008e394  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
01000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000254 l    d  .text	00000000 .text
08000000 l    d  .rodata	00000000 .rodata
08000758 l    d  .rwdata	00000000 .rwdata
080025f8 l    d  .bss	00000000 .bss
0001a2f8 l    d  .onchip_memory	00000000 .onchip_memory
01000020 l    d  .flash_controller	00000000 .flash_controller
0807f994 l    d  .sdram	00000000 .sdram
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../freqRelay_bsp//obj/HAL/src/crt0.o
00000298 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 obj/default/FreeRTOS/port_asm.o
00000020 l       .exceptions	00000000 save_context
0000009c l       .exceptions	00000000 save_sp_to_pxCurrentTCB
000000ac l       .exceptions	00000000 hw_irq_test
00000150 l       .exceptions	00000000 soft_exceptions
000000c0 l       .exceptions	00000000 hw_irq_handler
000000d4 l       .exceptions	00000000 restore_context
0000016c l       .exceptions	00000000 call_scheduler
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 croutine.c
080026a0 l     O .bss	00000028 pxReadyCoRoutineLists
080026c8 l     O .bss	00000014 xDelayedCoRoutineList1
080026dc l     O .bss	00000014 xDelayedCoRoutineList2
080025f8 l     O .bss	00000004 pxDelayedCoRoutineList
080025fc l     O .bss	00000004 pxOverflowDelayedCoRoutineList
080026f0 l     O .bss	00000014 xPendingReadyCoRoutineList
08002604 l     O .bss	00000004 uxTopCoRoutineReadyPriority
08002608 l     O .bss	00000004 xCoRoutineTickCount
0800260c l     O .bss	00000004 xLastTickCount
08002610 l     O .bss	00000004 xPassedTicks
000007bc l     F .text	000000a0 prvInitialiseCoRoutineLists
00000498 l     F .text	000000e0 prvCheckPendingReadyList
00000578 l     F .text	00000158 prvCheckDelayedList
00000000 l    df *ABS*	00000000 event_groups.c
00000f60 l     F .text	00000070 prvTestWaitCondition
00000000 l    df *ABS*	00000000 heap.c
08002704 l     O .bss	0007d000 xHeap
08002598 l     O .rwdata	00000002 heapSTRUCT_SIZE
0800259c l     O .rwdata	00000004 xTotalHeapSize
08002614 l     O .bss	00000008 xStart
0800261c l     O .bss	00000004 pxEnd
080025a0 l     O .rwdata	00000004 xFreeBytesRemaining
00001210 l     F .text	000000c0 prvHeapInit
000012d0 l     F .text	00000134 prvInsertBlockIntoFreeList
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 port.c
000016d4 l     F .text	0000002c prvReadGp
00001838 l     F .text	0000009c prvSetupTimerInterrupt
00000000 l    df *ABS*	00000000 queue.c
00002690 l     F .text	00000190 prvCopyDataToQueue
00002a40 l     F .text	00000058 prvIsQueueFull
000028bc l     F .text	000000f4 prvUnlockQueue
00002820 l     F .text	0000009c prvCopyDataFromQueue
000029b0 l     F .text	00000050 prvIsQueueEmpty
00000000 l    df *ABS*	00000000 tasks.c
0807f704 l     O .bss	000000f0 pxReadyTasksLists
0807f7f4 l     O .bss	00000014 xDelayedTaskList1
0807f808 l     O .bss	00000014 xDelayedTaskList2
08002624 l     O .bss	00000004 pxDelayedTaskList
08002628 l     O .bss	00000004 pxOverflowDelayedTaskList
0807f81c l     O .bss	00000014 xPendingReadyList
0807f830 l     O .bss	00000014 xTasksWaitingTermination
0800262c l     O .bss	00000004 uxTasksDeleted
08002630 l     O .bss	00000004 uxCurrentNumberOfTasks
08002634 l     O .bss	00000004 xTickCount
08002638 l     O .bss	00000004 uxTopReadyPriority
0800263c l     O .bss	00000004 xSchedulerRunning
08002640 l     O .bss	00000004 uxPendedTicks
08002644 l     O .bss	00000004 xYieldPending
08002648 l     O .bss	00000004 xNumOfOverflows
0800264c l     O .bss	00000004 uxTaskNumber
080025a4 l     O .rwdata	00000004 xNextTaskUnblockTime
08002650 l     O .bss	00000004 uxSchedulerSuspended
00003bdc l     F .text	000000c4 prvAllocateTCBAndStack
000038b0 l     F .text	0000014c prvInitialiseTCBVariables
000039fc l     F .text	000000ac prvInitialiseTaskLists
00003da8 l     F .text	00000068 prvResetNextTaskUnblockTime
00003b50 l     F .text	0000008c prvAddCurrentTaskToDelayedList
00003894 l     F .text	0000001c prvIdleTask
08000039 l     O .rodata	00000014 ucExpectedStackBytes.2849
00003aa8 l     F .text	000000a8 prvCheckTasksWaitingTermination
00003d64 l     F .text	00000044 prvDeleteTCB
00003ca0 l     F .text	00000064 prvTaskCheckFreeStackSpace
00000000 l    df *ABS*	00000000 timers.c
0807f844 l     O .bss	00000014 xActiveTimerList1
0807f858 l     O .bss	00000014 xActiveTimerList2
08002654 l     O .bss	00000004 pxCurrentTimerList
08002658 l     O .bss	00000004 pxOverflowTimerList
0800265c l     O .bss	00000004 xTimerQueue
00005008 l     F .text	0000007c prvCheckForValidListAndQueue
00004ae4 l     F .text	0000003c prvTimerTask
00004a2c l     F .text	000000b8 prvProcessExpiredTimer
00004c84 l     F .text	000000dc prvInsertTimerInActiveList
00004bc0 l     F .text	00000060 prvGetNextExpireTime
00004b20 l     F .text	000000a0 prvProcessTimerOrBlockTask
00004d60 l     F .text	00000198 prvProcessReceivedCommands
00004c20 l     F .text	00000064 prvSampleTimeNow
08002660 l     O .bss	00000004 xLastTime.2768
00004ef8 l     F .text	00000110 prvSwitchTimerLists
00000000 l    df *ABS*	00000000 main.c
08002664 l     O .bss	00000004 Q_freq_data
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
0800026a l     O .rodata	00000010 zeroes.4404
0000a930 l     F .text	000000bc __sbprintf
0800027a l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
0000ab40 l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
0000c670 l     F .text	00000008 __fp_unlock
0000c684 l     F .text	0000019c __sinit.part.1
0000c820 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
08000758 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 locale.c
08000b9c l     O .rwdata	00000020 lc_ctype_charset
08000b7c l     O .rwdata	00000020 lc_message_charset
08000bbc l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mprec.c
080002ac l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
0000f9ac l     F .text	000000fc __sprint_r.part.0
080003e0 l     O .rodata	00000010 blanks.4348
080003d0 l     O .rodata	00000010 zeroes.4349
00010f38 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_close.c
000125fc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
00012708 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
00012734 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
00012820 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
00012900 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
00012ad4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
080025dc l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
00012d20 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
00012e54 l     F .text	00000034 alt_dev_reg
080011a4 l     O .rwdata	000000dc flash_controller
08001280 l     O .rwdata	00001060 jtag_uart
080022e0 l     O .rwdata	00000120 character_lcd
08002400 l     O .rwdata	000000c4 uart
080024c4 l     O .rwdata	00000038 ps2
080024fc l     O .rwdata	00000048 video_character_buffer_with_dma
08002544 l     O .rwdata	00000054 video_pixel_buffer_dma
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
00013214 l     F .text	00000034 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
00014064 l     F .text	00000080 alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
0001510c l     F .text	00000210 altera_avalon_jtag_uart_irq
0001531c l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
080025e0 l     O .rwdata	00000004 colstart
00015954 l     F .text	000000b8 lcd_write_command
00015a0c l     F .text	000000d8 lcd_write_data
00015ae4 l     F .text	000000d0 lcd_clear_screen
00015bb4 l     F .text	000001f0 lcd_repaint_screen
00015da4 l     F .text	000000cc lcd_scroll_up
00015e70 l     F .text	000002ac lcd_handle_escape
000165f0 l     F .text	000000ac alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
0001682c l     F .text	0000007c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00016ad0 l     F .text	000000a0 altera_avalon_uart_irq
00016b70 l     F .text	000000e4 altera_avalon_uart_rxirq
00016c54 l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00016df0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00017008 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_up_avalon_ps2.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_character_buffer_with_dma.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_pixel_buffer_dma.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00018bd8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00018ec4 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
00019004 l     F .text	0000003c alt_get_errno
00019040 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
000197e4 l     F .text	000000cc alt_write_word_amd
000196c8 l     F .text	0000011c alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
00019abc l     F .text	0000017c alt_unlock_block_intel
00019c38 l     F .text	000000d4 alt_write_word_intel
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
080005d7 l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
0000eff0 g     F .text	00000074 _mprec_log10
0000f0dc g     F .text	0000008c __any_on
000114d4 g     F .text	00000054 _isatty_r
080002b8 g     O .rodata	00000028 __mprec_tinytens
00012a10 g     F .text	0000007c alt_main
00018454 g     F .text	0000024c alt_up_pixel_buffer_dma_draw_vline
000085b0 g     F .text	000000c0 _puts_r
00013b28 g     F .text	00000040 alt_read_query_entry_32bit
0001743c g     F .text	00000060 alt_up_ps2_disable_read_interrupt
0807f894 g     O .bss	00000100 alt_irq
00011528 g     F .text	00000060 _lseek_r
000000c4 g       .exceptions	00000000 restore_sp_from_pxCurrentTCB
000034b4 g     F .text	00000080 vTaskPlaceOnUnorderedEventList
000011d0 g     F .text	00000020 xPortGetFreeHeapSize
000132d8 g     F .text	000002a8 alt_flash_cfi_write
00000cb8 g     F .text	0000003c xEventGroupGetBitsFromISR
000123d8 g     F .text	00000088 .hidden __eqdf2
0807f994 g       *ABS*	00000000 __alt_heap_start
00004874 g     F .text	000000ac xTimerCreate
00008574 g     F .text	0000003c printf
00011740 g     F .text	0000009c _wcrtomb_r
0000f86c g     F .text	0000005c __sseek
0000c9c0 g     F .text	00000010 __sinit
000115e8 g     F .text	00000140 __swbuf_r
00017a28 g     F .text	000000fc alt_up_char_buffer_string
00017254 g     F .text	00000034 read_CE_bit
00002ae0 g     F .text	00000098 vQueueWaitForMessageRestricted
0000d488 g     F .text	0000007c _setlocale_r
0000c828 g     F .text	00000068 __sfmoreglue
00012ab0 g     F .text	00000024 __malloc_unlock
000175dc g     F .text	0000009c alt_up_ps2_read_data_byte_timeout
0001795c g     F .text	000000cc alt_up_char_buffer_draw
00000938 g     F .text	0000017c xEventGroupSync
0000e010 g     F .text	0000015c memmove
0000085c g     F .text	00000088 xCoRoutineRemoveFromEventList
000040a8 g     F .text	00000054 vTaskEnterCritical
0000c9a8 g     F .text	00000018 _cleanup
0000207c g     F .text	000000e0 xQueueGenericSendFromISR
0000e16c g     F .text	000000a8 _Balloc
00017bbc g     F .text	00000194 alt_up_pixel_buffer_dma_draw
00006df4 g     F .text	000000dc .hidden __gtdf2
00013cc0 g     F .text	00000050 alt_write_flash_command_32bit_device_16bit_mode
00017b80 g     F .text	0000003c alt_up_pixel_buffer_dma_open_dev
01000000 g     F .entry	00000000 __reset
00001d4c g     F .text	00000090 xQueueGiveMutexRecursive
08002620 g     O .bss	00000004 pxCurrentTCB
00011478 g     F .text	0000005c _fstat_r
000137cc g     F .text	000002e0 alt_flash_program_block
08002684 g     O .bss	00000004 errno
0000f7e8 g     F .text	00000008 __seofread
08002690 g     O .bss	00000004 alt_argv
000043ac g     F .text	00000188 xTaskNotify
0800a598 g       *ABS*	00000000 _gp
000193fc g     F .text	00000030 usleep
00017d50 g     F .text	0000005c alt_up_pixel_buffer_dma_change_back_buffer_address
00000ab4 g     F .text	0000019c xEventGroupWaitBits
08001024 g     O .rwdata	00000180 alt_fd_list
000017e0 g     F .text	00000038 xPortStartScheduler
00002f24 g     F .text	00000048 vTaskEndScheduler
00018d78 g     F .text	00000090 alt_find_dev
000082d4 g     F .text	00000148 memcpy
00003448 g     F .text	0000006c vTaskPlaceOnEventList
00002b78 g     F .text	000001c4 xTaskGenericCreate
00017b24 g     F .text	0000005c alt_up_char_buffer_clear
0000c678 g     F .text	0000000c _cleanup_r
00007f64 g     F .text	000000dc .hidden __floatsidf
00018f88 g     F .text	0000007c alt_io_redirect
00012460 g     F .text	000000f4 .hidden __ltdf2
00002514 g     F .text	0000007c xQueuePeekFromISR
0001a2f8 g       *ABS*	00000000 __DTOR_END__
00008670 g     F .text	00000014 puts
00001150 g     F .text	00000080 vPortFree
0000f6cc g     F .text	00000074 __fpclassifyd
0000029c g     F .text	00000144 xCoRoutineCreate
0000ef4c g     F .text	000000a4 __ratio
01000000 g       *ABS*	00000000 __alt_mem_flash_controller
00010f1c g     F .text	0000001c __vfiprintf_internal
00017e0c g     F .text	00000034 alt_up_pixel_buffer_dma_check_swap_buffers_status
00015514 g     F .text	0000021c altera_avalon_jtag_uart_read
00008544 g     F .text	00000030 _printf_r
0000819c g     F .text	00000064 .hidden __udivsi3
0001285c g     F .text	000000a4 isatty
08000308 g     O .rodata	000000c8 __mprec_tens
00003d04 g     F .text	00000060 uxTaskGetStackHighWaterMark
00018244 g     F .text	00000210 alt_up_pixel_buffer_dma_draw_hline
0000d504 g     F .text	0000000c __locale_charset
00001498 g     F .text	0000008c vListInsertEnd
08002680 g     O .bss	00000004 __malloc_top_pad
000008e4 g     F .text	00000054 xEventGroupCreate
080025b0 g     O .rwdata	00000004 __mb_cur_max
0000d534 g     F .text	0000000c _localeconv_r
0000e578 g     F .text	0000003c __i2b
0000ce44 g     F .text	000004bc __sfvwrite_r
0000f740 g     F .text	00000054 _sbrk_r
000198b0 g     F .text	00000080 alt_program_intel
00018768 g     F .text	00000084 helper_plot_pixel
00005b4c g     F .text	0000008c freq_relay
00000ee8 g     F .text	0000003c vEventGroupSetBitsCallback
00011588 g     F .text	00000060 _read_r
0000146c g     F .text	0000002c vListInitialiseItem
00018b60 g     F .text	00000078 alt_dcache_flush
080025d0 g     O .rwdata	00000004 alt_max_fd
00013aac g     F .text	0000003c alt_read_query_entry_8bit
000018d4 g     F .text	0000004c vPortSysTickHandler
0001116c g     F .text	000000f0 _fclose_r
00017288 g     F .text	00000030 read_num_bytes_available
00019930 g     F .text	0000018c alt_erase_block_intel
0000c640 g     F .text	00000030 fflush
0800267c g     O .bss	00000004 __malloc_max_sbrked_mem
00001920 g     F .text	00000170 alt_irq_register
000171f0 g     F .text	00000034 read_RI_bit
00005c60 g     F .text	000008ac .hidden __adddf3
0000ecf4 g     F .text	0000010c __b2d
00017e40 g     F .text	00000128 alt_up_pixel_buffer_dma_clear_screen
00011ea0 g     F .text	00000538 .hidden __umoddi3
0001293c g     F .text	000000d4 lseek
080025a8 g     O .rwdata	00000004 _global_impure_ptr
00000cf4 g     F .text	00000180 xEventGroupSetBits
0000f168 g     F .text	00000564 _realloc_r
0807f994 g       *ABS*	00000000 __bss_end
00017f68 g     F .text	000002dc alt_up_pixel_buffer_dma_draw_box
000192f4 g     F .text	00000108 alt_tick
00011928 g     F .text	00000578 .hidden __udivdi3
000113d4 g     F .text	00000024 _fputwc_r
080002e0 g     O .rodata	00000028 __mprec_bigtens
0000e35c g     F .text	00000104 __s2b
00012554 g     F .text	000000a8 .hidden __floatunsidf
0000ea34 g     F .text	00000060 __mcmp
00000fd0 g     F .text	00000180 pvPortMalloc
00016a2c g     F .text	000000a4 altera_avalon_uart_init
000172ec g     F .text	0000002c read_data_byte
0000c9e0 g     F .text	00000018 __fp_lock_all
00002654 g     F .text	0000003c vQueueDelete
00001818 g     F .text	00000020 vPortEndScheduler
00001404 g     F .text	00000068 vListInitialise
00019258 g     F .text	0000009c alt_alarm_stop
00017224 g     F .text	00000030 read_RE_bit
08002688 g     O .bss	00000004 alt_irq_active
0000017c g     F .exceptions	000000d8 alt_irq_handler
08000ffc g     O .rwdata	00000028 alt_dev_null
000030dc g     F .text	00000028 xTaskGetTickCount
00001edc g     F .text	000001a0 xQueueGenericSend
00013fc8 g     F .text	0000009c alt_set_flash_algorithm_func
0001749c g     F .text	00000074 alt_up_ps2_write_data_byte
0000e460 g     F .text	00000068 __hi0bits
000186a0 g     F .text	000000c8 alt_up_pixel_buffer_dma_draw_rectangle
00007ee4 g     F .text	00000080 .hidden __fixdfsi
00003fac g     F .text	000000fc xTaskPriorityDisinherit
00013b68 g     F .text	00000044 alt_write_flash_command_8bit_device_8bit_mode
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory
080025c8 g     O .rwdata	00000008 alt_dev_list
00012d5c g     F .text	000000f8 write
000187ec g     F .text	00000248 alt_up_pixel_buffer_dma_draw_line
000035a0 g     F .text	000000f4 xTaskRemoveFromEventList
00012770 g     F .text	000000b0 fstat
00000c50 g     F .text	00000068 xEventGroupClearBits
00012460 g     F .text	000000f4 .hidden __ledf2
00014e1c g     F .text	000000d8 alt_check_primary_table
0000e7ac g     F .text	00000140 __pow5mult
0000fac0 g     F .text	0000145c ___vfiprintf_internal_r
08002674 g     O .bss	00000004 __nlocale_changed
00008200 g     F .text	00000058 .hidden __umodsi3
0001360c g     F .text	00000064 alt_flash_cfi_read
00013d60 g     F .text	00000038 alt_write_native_8bit
0807f994 g       *ABS*	00000000 end
000177cc g     F .text	00000098 alt_up_ps2_write_fd
00013bac g     F .text	00000078 alt_write_flash_command_16bit_device_8bit_mode
0001611c g     F .text	000004d4 altera_avalon_lcd_16207_write
00002d3c g     F .text	000000d0 vTaskDelete
000178a0 g     F .text	00000080 alt_up_char_buffer_init
00017044 g     F .text	000001ac altera_avalon_uart_write
000140e4 g     F .text	000005c8 alt_read_cfi_table
00015058 g     F .text	000000b4 altera_avalon_jtag_uart_init
000041a0 g     F .text	00000038 pvTaskIncrementMutexHeldCount
0001a2f8 g       *ABS*	00000000 __CTOR_LIST__
10000000 g       *ABS*	00000000 __alt_stack_pointer
000168a8 g     F .text	00000074 alt_avalon_timer_sc_init
0001697c g     F .text	00000060 altera_avalon_uart_write_fd
00008040 g     F .text	00000064 .hidden __clzsi2
000169dc g     F .text	00000050 altera_avalon_uart_close_fd
00015730 g     F .text	00000224 altera_avalon_jtag_uart_write
00013248 g     F .text	00000090 alt_flash_cfi_init
0000c9d0 g     F .text	00000004 __sfp_lock_acquire
0000df2c g     F .text	000000e4 memchr
0000871c g     F .text	000021f8 ___vfprintf_internal_r
000037a8 g     F .text	000000c4 xTaskCheckForTimeOut
000006d0 g     F .text	000000ec vCoRoutineSchedule
0000cb34 g     F .text	00000310 _free_r
0000d510 g     F .text	00000010 __locale_mb_cur_max
08002600 g     O .bss	00000004 pxCurrentCoRoutine
0001a144 g     F .text	00000180 __call_exitprocs
08002670 g     O .bss	00000004 __mlocale_changed
000041d8 g     F .text	000000cc ulTaskNotifyTake
080025b4 g     O .rwdata	00000004 __malloc_sbrk_base
00000254 g     F .text	00000048 _start
08002698 g     O .bss	00000004 _alt_tick_rate
00002f6c g     F .text	0000002c vTaskSuspendAll
00003104 g     F .text	0000002c xTaskGetTickCountFromISR
0000e8ec g     F .text	00000148 __lshift
0800269c g     O .bss	00000004 _alt_nticks
00012b10 g     F .text	000000fc read
00012ec0 g     F .text	00000354 alt_sys_init
000015fc g     F .text	00000098 uxListRemove
0001a02c g     F .text	00000118 __register_exitproc
000176e8 g     F .text	00000058 alt_up_ps2_clear_fifo
00013ae8 g     F .text	00000040 alt_read_query_entry_16bit
0000e5b4 g     F .text	000001f8 __multiply
000153bc g     F .text	00000068 altera_avalon_jtag_uart_close
00003e84 g     F .text	00000128 vTaskPriorityInherit
0807f86c g     O .bss	00000028 __malloc_current_mallinfo
00013e04 g     F .text	000001c4 alt_set_flash_width_func
0000ee00 g     F .text	0000014c __d2b
00003314 g     F .text	00000134 vTaskSwitchContext
00004534 g     F .text	000001bc xTaskNotifyFromISR
00014ef4 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
00019f3c g     F .text	000000a4 alt_get_fd
00003534 g     F .text	0000006c vTaskPlaceOnEventListRestricted
00019d0c g     F .text	00000128 alt_busy_sleep
00011054 g     F .text	00000054 _close_r
000042a4 g     F .text	00000108 xTaskNotifyWait
000194b8 g     F .text	00000210 alt_erase_block_amd
00008258 g     F .text	0000007c memcmp
00014fb4 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0807f994 g       *ABS*	00000000 __alt_stack_base
00015004 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
08002668 g     O .bss	00000004 PRVGADraw
00004920 g     F .text	000000dc xTimerGenericCommand
0000a9ec g     F .text	00000154 __swsetup_r
000146ac g     F .text	00000770 alt_read_cfi_width
00001694 g     F .text	00000040 vApplicationStackOverflowHook
0000650c g     F .text	000008e8 .hidden __divdf3
0000c890 g     F .text	00000118 __sfp
0000f064 g     F .text	00000078 __copybits
00003130 g     F .text	00000020 uxTaskGetNumberOfTasks
08000bf4 g     O .rwdata	00000408 __malloc_av_
0000c9dc g     F .text	00000004 __sinit_lock_release
00006ed0 g     F .text	00000718 .hidden __muldf3
0000f794 g     F .text	00000054 __sread
00019e34 g     F .text	00000108 alt_find_file
00018c14 g     F .text	000000a4 alt_dev_llist_insert
00012a8c g     F .text	00000024 __malloc_lock
00012c70 g     F .text	000000b0 sbrk
00001ddc g     F .text	000000a8 xQueueTakeMutexRecursive
0000c5e4 g     F .text	0000005c _fflush_r
00000e74 g     F .text	00000074 vEventGroupDelete
000110a8 g     F .text	000000c4 _calloc_r
080025e4 g     O .rwdata	00000008 alt_flash_dev_list
00013c74 g     F .text	0000004c alt_write_flash_command_16bit_device_16bit_mode
080025f8 g       *ABS*	00000000 __bss_start
0000841c g     F .text	00000128 memset
00005bd8 g     F .text	00000088 main
08002694 g     O .bss	00000004 alt_envp
08002678 g     O .bss	00000004 __malloc_max_total_mem
00017dac g     F .text	00000060 alt_up_pixel_buffer_dma_swap_buffers
00017920 g     F .text	0000003c alt_up_char_buffer_open_dev
00014f54 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
00011728 g     F .text	00000018 __swbuf
00001524 g     F .text	000000d8 vListInsert
0001669c g     F .text	00000130 altera_avalon_lcd_16207_init
0000f8c8 g     F .text	00000008 __sclose
10000000 g       *ABS*	00000000 __alt_heap_limit
0001125c g     F .text	00000014 fclose
00004808 g     F .text	0000006c xTimerCreateTimerTask
00017678 g     F .text	00000070 alt_up_ps2_read_data_byte
0000ad40 g     F .text	00001688 _dtoa_r
0000d720 g     F .text	0000080c _malloc_r
0001189c g     F .text	00000030 __ascii_wctomb
000049fc g     F .text	00000030 pcTimerGetTimerName
080025d4 g     O .rwdata	00000004 alt_errno
00013d10 g     F .text	00000050 alt_write_flash_command_32bit_device_32bit_mode
0000d300 g     F .text	000000c4 _fwalk
0000243c g     F .text	000000d8 xQueueReceiveFromISR
00013670 g     F .text	0000015c alt_write_value_to_flash
00003e10 g     F .text	00000028 xTaskGetCurrentTaskHandle
00017864 g     F .text	0000003c alt_up_ps2_open_dev
00013d98 g     F .text	00000038 alt_write_native_16bit
000080a4 g     F .text	00000084 .hidden __divsi3
00001ba8 g     F .text	000000d8 xQueueGenericCreate
0000ca10 g     F .text	00000124 _malloc_trim_r
000173e0 g     F .text	0000005c alt_up_ps2_enable_read_interrupt
0001a2f8 g       *ABS*	00000000 __CTOR_END__
0000f8d0 g     F .text	000000dc strcmp
00001e84 g     F .text	00000058 xQueueCreateCountingSemaphore
0001a2f8 g       *ABS*	00000000 __DTOR_LIST__
000123d8 g     F .text	00000088 .hidden __nedf2
00012e88 g     F .text	00000038 alt_irq_init
00003694 g     F .text	000000d8 xTaskRemoveFromUnorderedEventList
00012c0c g     F .text	00000064 alt_release_fd
00002f98 g     F .text	00000144 xTaskResumeAll
000025d0 g     F .text	00000054 uxQueueSpacesAvailable
000172b8 g     F .text	00000034 read_data_valid
08000124 g     O .rodata	00000100 .hidden __clz_tab
00002e84 g     F .text	000000a0 vTaskStartScheduler
0800266c g     O .bss	00000004 _PathLocale
00017578 g     F .text	00000064 alt_up_ps2_write_data_byte_with_ack
00019fe0 g     F .text	00000014 atexit
00010ff4 g     F .text	00000060 _write_r
0000d540 g     F .text	00000018 setlocale
00002a98 g     F .text	00000048 xQueueIsQueueFullFromISR
000050d4 g     F .text	00000030 pvTimerGetTimerID
000003e0 g     F .text	000000b8 vCoRoutineAddToDelayedList
080025ac g     O .rwdata	00000004 _impure_ptr
0800268c g     O .bss	00000004 alt_argc
0000c3c8 g     F .text	0000021c __sflush_r
00018d18 g     F .text	00000060 _do_dtors
0000d52c g     F .text	00000008 __locale_cjk_lang
0000ec90 g     F .text	00000064 __ulp
0000c9f8 g     F .text	00000018 __fp_unlock_all
0000386c g     F .text	00000028 vTaskMissedYield
000167cc g     F .text	00000060 altera_avalon_lcd_16207_write_fd
080025c0 g     O .rwdata	00000008 alt_fs_list
00013c24 g     F .text	00000050 alt_write_flash_command_32bit_device_8bit_mode
00002590 g     F .text	00000040 uxQueueMessagesWaiting
0000222c g     F .text	00000210 xQueueGenericReceive
00005104 g     F .text	00000a48 PRVGADraw_Task
00003150 g     F .text	000001c4 xTaskIncrementTick
0000d558 g     F .text	0000000c localeconv
00001a90 g     F .text	00000118 xQueueGenericReset
080025f8 g       *ABS*	00000000 _edata
0001691c g     F .text	00000060 altera_avalon_uart_read_fd
0807f994 g       *ABS*	00000000 _end
00018e08 g     F .text	00000068 alt_flash_open_dev
00011270 g     F .text	00000164 __fputwc
00015424 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
000011f0 g     F .text	00000020 vPortInitialiseBlocks
00005084 g     F .text	00000050 xTimerIsTimerActive
0000f7f0 g     F .text	0000007c __swrite
080025b8 g     O .rwdata	00000004 __malloc_trim_threshold
0001942c g     F .text	00000024 altera_nios2_qsys_irq_init
0000d520 g     F .text	0000000c __locale_msgcharset
00019ff4 g     F .text	00000038 exit
0000d3c4 g     F .text	000000c4 _fwalk_reent
00017318 g     F .text	000000c8 alt_up_ps2_init
0000ea94 g     F .text	000001fc __mdiff
00018e70 g     F .text	00000054 alt_flash_close_dev
00008128 g     F .text	00000074 .hidden __modsi3
080025f4 g     O .rwdata	00000004 __ctype_ptr__
00002e0c g     F .text	00000078 vTaskDelay
10000000 g       *ABS*	00000000 __alt_data_end
0000c9d4 g     F .text	00000004 __sfp_lock_release
08000000 g       *ABS*	00000000 __alt_mem_sdram
00003e38 g     F .text	0000004c xTaskGetSchedulerState
080004d6 g     O .rodata	00000101 _ctype_
00016d9c g     F .text	00000054 altera_avalon_uart_close
0001a2c4 g     F .text	00000034 _exit
00018a34 g     F .text	0000012c alt_alarm_start
0000d564 g     F .text	000001bc __smakebuf_r
00013dd0 g     F .text	00000034 alt_write_native_32bit
00017510 g     F .text	00000068 alt_up_ps2_wait_for_ack
000040fc g     F .text	00000060 vTaskExitCritical
00008684 g     F .text	00000098 strlen
00001700 g     F .text	000000e0 pxPortInitialiseStack
00019104 g     F .text	00000154 open
00006df4 g     F .text	000000dc .hidden __gedf2
00013580 g     F .text	0000008c alt_flash_cfi_get_info
080025bc g     O .rwdata	00000004 __wctomb
0000faa8 g     F .text	00000018 __sprint_r
0000376c g     F .text	0000003c vTaskSetTimeOutState
080025d8 g     O .rwdata	00000004 alt_priority_mask
0000a914 g     F .text	0000001c __vfprintf_internal
00016e2c g     F .text	000001dc altera_avalon_uart_read
000118cc g     F .text	0000005c _wctomb_r
00002624 g     F .text	00000030 uxQueueMessagesWaitingFromISR
00002a00 g     F .text	00000040 xQueueIsQueueEmptyFromISR
00017740 g     F .text	0000008c alt_up_ps2_read_fd
000075e8 g     F .text	000008fc .hidden __subdf3
0000e4c8 g     F .text	000000b0 __lo0bits
080025ec g     O .rwdata	00000008 alt_alarm_list
00018cb8 g     F .text	00000060 _do_ctors
0000415c g     F .text	00000044 uxTaskResetEventItemValue
000117dc g     F .text	000000c0 wcrtomb
00001c80 g     F .text	000000cc xQueueCreateMutex
00012638 g     F .text	000000d0 close
00019450 g     F .text	00000068 alt_program_amd
000046f0 g     F .text	00000118 vTaskNotifyGiveFromISR
00000f24 g     F .text	0000003c vEventGroupClearBitsCallback
0000215c g     F .text	000000d0 xQueueGiveFromISR
000113f8 g     F .text	00000080 fputwc
0000c9d8 g     F .text	00000004 __sinit_lock_acquire
0000e23c g     F .text	00000120 __multadd
0000e214 g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

00000020 <save_context>:
# Entry point for exceptions.
.section .exceptions.entry, "xa"		

# Save the entire context of a task.
save_context:
	addi	ea, ea, -4			# Point to the next instruction.
  20:	ef7fff04 	addi	ea,ea,-4
	addi	sp,	sp, -116		# Create space on the stack.
  24:	deffe304 	addi	sp,sp,-116
	stw		ra, 0(sp)
  28:	dfc00015 	stw	ra,0(sp)
								# Leave a gap for muldiv 0
	stw		at, 8(sp)		 
  2c:	d8400215 	stw	at,8(sp)
	stw		r2, 12(sp)
  30:	d8800315 	stw	r2,12(sp)
	stw		r3, 16(sp)
  34:	d8c00415 	stw	r3,16(sp)
	stw		r4, 20(sp)
  38:	d9000515 	stw	r4,20(sp)
	stw		r5, 24(sp) 
  3c:	d9400615 	stw	r5,24(sp)
	stw		r6, 28(sp) 
  40:	d9800715 	stw	r6,28(sp)
	stw		r7, 32(sp) 
  44:	d9c00815 	stw	r7,32(sp)
	stw		r8, 36(sp) 
  48:	da000915 	stw	r8,36(sp)
	stw		r9, 40(sp) 
  4c:	da400a15 	stw	r9,40(sp)
	stw		r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
	stw		r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
	stw		r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
	stw		r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
	stw		r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
	stw		r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
	rdctl	r5, estatus 		# Save the eStatus
  68:	000b307a 	rdctl	r5,estatus
	stw		r5, 68(sp)
  6c:	d9401115 	stw	r5,68(sp)
	stw		ea, 72(sp)			# Save the PC
  70:	df401215 	stw	ea,72(sp)
	stw		r16, 76(sp)			# Save the remaining registers
  74:	dc001315 	stw	r16,76(sp)
	stw		r17, 80(sp)
  78:	dc401415 	stw	r17,80(sp)
	stw		r18, 84(sp)
  7c:	dc801515 	stw	r18,84(sp)
	stw		r19, 88(sp)
  80:	dcc01615 	stw	r19,88(sp)
	stw		r20, 92(sp)
  84:	dd001715 	stw	r20,92(sp)
	stw		r21, 96(sp)
  88:	dd401815 	stw	r21,96(sp)
	stw		r22, 100(sp)
  8c:	dd801915 	stw	r22,100(sp)
	stw		r23, 104(sp)
  90:	ddc01a15 	stw	r23,104(sp)
	stw		gp, 108(sp)
  94:	de801b15 	stw	gp,108(sp)
	stw		fp, 112(sp)
  98:	df001c15 	stw	fp,112(sp)

0000009c <save_sp_to_pxCurrentTCB>:
  9c:	06020034 	movhi	et,2048

save_sp_to_pxCurrentTCB:
	movia	et, pxCurrentTCB	# Load the address of the pxCurrentTCB pointer
  a0:	c6098804 	addi	et,et,9760
	ldw		et, (et)			# Load the value of the pxCurrentTCB pointer
  a4:	c6000017 	ldw	et,0(et)
	stw		sp, (et)			# Store the stack pointer into the top of the TCB
  a8:	c6c00015 	stw	sp,0(et)

000000ac <hw_irq_test>:
hw_irq_test:
	/*
     * Test to see if the exception was a software exception or caused 
     * by an external interrupt, and vector accordingly.
     */
    rdctl	r4, ipending		# Load the Pending Interrupts indication
  ac:	0009313a 	rdctl	r4,ipending
	rdctl	r5, estatus 		# Load the eStatus (enabled interrupts).
  b0:	000b307a 	rdctl	r5,estatus
    andi	r2, r5, 1			# Are interrupts enabled globally.
  b4:	2880004c 	andi	r2,r5,1
    beq		r2, zero, soft_exceptions		# Interrupts are not enabled.
  b8:	10002526 	beq	r2,zero,150 <soft_exceptions>
    beq		r4, zero, soft_exceptions		# There are no interrupts triggered.
  bc:	20002426 	beq	r4,zero,150 <soft_exceptions>

000000c0 <hw_irq_handler>:

	.section .exceptions.irqhandler, "xa"
hw_irq_handler:
	call	alt_irq_handler					# Call the alt_irq_handler to deliver to the registered interrupt handler.
  c0:	000017c0 	call	17c <alt_irq_handler>

000000c4 <restore_sp_from_pxCurrentTCB>:
  c4:	06020034 	movhi	et,2048

    .section .exceptions.irqreturn, "xa"
restore_sp_from_pxCurrentTCB:
	movia	et, pxCurrentTCB		# Load the address of the pxCurrentTCB pointer
  c8:	c6098804 	addi	et,et,9760
	ldw		et, (et)				# Load the value of the pxCurrentTCB pointer
  cc:	c6000017 	ldw	et,0(et)
	ldw		sp, (et)				# Load the stack pointer with the top value of the TCB
  d0:	c6c00017 	ldw	sp,0(et)

000000d4 <restore_context>:

restore_context:
	ldw		ra, 0(sp)		# Restore the registers.
  d4:	dfc00017 	ldw	ra,0(sp)
							# Leave a gap for muldiv 0.
	ldw		at, 8(sp)
  d8:	d8400217 	ldw	at,8(sp)
	ldw		r2, 12(sp)
  dc:	d8800317 	ldw	r2,12(sp)
	ldw		r3, 16(sp)
  e0:	d8c00417 	ldw	r3,16(sp)
	ldw		r4, 20(sp)
  e4:	d9000517 	ldw	r4,20(sp)
	ldw		r5, 24(sp) 
  e8:	d9400617 	ldw	r5,24(sp)
	ldw		r6, 28(sp) 
  ec:	d9800717 	ldw	r6,28(sp)
	ldw		r7, 32(sp) 
  f0:	d9c00817 	ldw	r7,32(sp)
	ldw		r8, 36(sp) 
  f4:	da000917 	ldw	r8,36(sp)
	ldw		r9, 40(sp) 
  f8:	da400a17 	ldw	r9,40(sp)
	ldw		r10, 44(sp)
  fc:	da800b17 	ldw	r10,44(sp)
	ldw		r11, 48(sp)
 100:	dac00c17 	ldw	r11,48(sp)
	ldw		r12, 52(sp)
 104:	db000d17 	ldw	r12,52(sp)
	ldw		r13, 56(sp)
 108:	db400e17 	ldw	r13,56(sp)
	ldw		r14, 60(sp)
 10c:	db800f17 	ldw	r14,60(sp)
	ldw		r15, 64(sp)
 110:	dbc01017 	ldw	r15,64(sp)
	ldw		et, 68(sp)		# Load the eStatus
 114:	de001117 	ldw	et,68(sp)
	wrctl	estatus, et 	# Write the eStatus
 118:	c001707a 	wrctl	estatus,et
	ldw		ea, 72(sp)		# Load the Program Counter
 11c:	df401217 	ldw	ea,72(sp)
	ldw		r16, 76(sp)
 120:	dc001317 	ldw	r16,76(sp)
	ldw		r17, 80(sp)
 124:	dc401417 	ldw	r17,80(sp)
	ldw		r18, 84(sp)
 128:	dc801517 	ldw	r18,84(sp)
	ldw		r19, 88(sp)
 12c:	dcc01617 	ldw	r19,88(sp)
	ldw		r20, 92(sp)
 130:	dd001717 	ldw	r20,92(sp)
	ldw		r21, 96(sp)
 134:	dd401817 	ldw	r21,96(sp)
	ldw		r22, 100(sp)
 138:	dd801917 	ldw	r22,100(sp)
	ldw		r23, 104(sp)
 13c:	ddc01a17 	ldw	r23,104(sp)
	ldw		gp, 108(sp)
 140:	de801b17 	ldw	gp,108(sp)
	ldw		fp, 112(sp)
 144:	df001c17 	ldw	fp,112(sp)
	addi	sp,	sp, 116		# Release stack space
 148:	dec01d04 	addi	sp,sp,116

    eret					# Return to address ea, loading eStatus into Status.
 14c:	ef80083a 	eret

00000150 <soft_exceptions>:
   
	.section .exceptions.soft, "xa"
soft_exceptions:
	ldw		et, 0(ea)				# Load the instruction where the interrupt occured.
 150:	ee000017 	ldw	et,0(ea)
	movhi	at, %hi(0x003B683A)		# Load the registers with the trap instruction code
 154:	00400ef4 	movhi	at,59
	ori		at, at, %lo(0x003B683A)
 158:	085a0e94 	ori	at,at,26682
   	cmpne	et, et, at				# Compare the trap instruction code to the last excuted instruction
 15c:	c070c03a 	cmpne	et,et,at
  	beq		et, r0, call_scheduler	# its a trap so switchcontext
 160:	c0000226 	beq	et,zero,16c <call_scheduler>
  	break							# This is an un-implemented instruction or muldiv problem.
 164:	003da03a 	break	0
  	br		restore_context			# its something else
 168:	003fda06 	br	d4 <__alt_data_end+0xf00000d4>

0000016c <call_scheduler>:

call_scheduler:
	addi	ea, ea, 4						# A trap was called, increment the program counter so it is not called again.
 16c:	ef400104 	addi	ea,ea,4
	stw		ea, 72(sp)						# Save the new program counter to the context.
 170:	df401215 	stw	ea,72(sp)
	call	vTaskSwitchContext				# Pick the next context.
 174:	00033140 	call	3314 <vTaskSwitchContext>
	br		restore_sp_from_pxCurrentTCB	# Switch in the task context and restore. 
 178:	003fd206 	br	c4 <__alt_data_end+0xf00000c4>

0000017c <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 17c:	defff904 	addi	sp,sp,-28
 180:	dfc00615 	stw	ra,24(sp)
 184:	df000515 	stw	fp,20(sp)
 188:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 18c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 190:	0005313a 	rdctl	r2,ipending
 194:	e0bffe15 	stw	r2,-8(fp)

  return active;
 198:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 19c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 1a0:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 1a4:	00800044 	movi	r2,1
 1a8:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 1ac:	e0fffb17 	ldw	r3,-20(fp)
 1b0:	e0bffc17 	ldw	r2,-16(fp)
 1b4:	1884703a 	and	r2,r3,r2
 1b8:	10001526 	beq	r2,zero,210 <alt_irq_handler+0x94>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 1bc:	00820234 	movhi	r2,2056
 1c0:	10be2504 	addi	r2,r2,-1900
 1c4:	e0fffd17 	ldw	r3,-12(fp)
 1c8:	180690fa 	slli	r3,r3,3
 1cc:	10c5883a 	add	r2,r2,r3
 1d0:	10c00017 	ldw	r3,0(r2)
 1d4:	00820234 	movhi	r2,2056
 1d8:	10be2504 	addi	r2,r2,-1900
 1dc:	e13ffd17 	ldw	r4,-12(fp)
 1e0:	200890fa 	slli	r4,r4,3
 1e4:	1105883a 	add	r2,r2,r4
 1e8:	10800104 	addi	r2,r2,4
 1ec:	10800017 	ldw	r2,0(r2)
 1f0:	e17ffd17 	ldw	r5,-12(fp)
 1f4:	1009883a 	mov	r4,r2
 1f8:	183ee83a 	callr	r3
#endif
        break;
 1fc:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 200:	0005313a 	rdctl	r2,ipending
 204:	e0bfff15 	stw	r2,-4(fp)

  return active;
 208:	e0bfff17 	ldw	r2,-4(fp)
 20c:	00000706 	br	22c <alt_irq_handler+0xb0>
      }
      mask <<= 1;
 210:	e0bffc17 	ldw	r2,-16(fp)
 214:	1085883a 	add	r2,r2,r2
 218:	e0bffc15 	stw	r2,-16(fp)
      i++;
 21c:	e0bffd17 	ldw	r2,-12(fp)
 220:	10800044 	addi	r2,r2,1
 224:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 228:	003fe006 	br	1ac <__alt_data_end+0xf00001ac>

    active = alt_irq_pending ();
 22c:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 230:	e0bffb17 	ldw	r2,-20(fp)
 234:	103fda1e 	bne	r2,zero,1a0 <__alt_data_end+0xf00001a0>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 238:	0001883a 	nop
}
 23c:	0001883a 	nop
 240:	e037883a 	mov	sp,fp
 244:	dfc00117 	ldw	ra,4(sp)
 248:	df000017 	ldw	fp,0(sp)
 24c:	dec00204 	addi	sp,sp,8
 250:	f800283a 	ret

Disassembly of section .text:

00000254 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     254:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
     258:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     25c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
     260:	00bffd16 	blt	zero,r2,258 <__alt_data_end+0xf0000258>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     264:	06c40034 	movhi	sp,4096
    ori sp, sp, %lo(__alt_stack_pointer)
     268:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
     26c:	06820034 	movhi	gp,2048
    ori gp, gp, %lo(_gp)
     270:	d6a96614 	ori	gp,gp,42392
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     274:	00820034 	movhi	r2,2048
    ori r2, r2, %lo(__bss_start)
     278:	10897e14 	ori	r2,r2,9720

    movhi r3, %hi(__bss_end)
     27c:	00c201f4 	movhi	r3,2055
    ori r3, r3, %lo(__bss_end)
     280:	18fe6514 	ori	r3,r3,63892

    beq r2, r3, 1f
     284:	10c00326 	beq	r2,r3,294 <_start+0x40>

0:
    stw zero, (r2)
     288:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     28c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     290:	10fffd36 	bltu	r2,r3,288 <__alt_data_end+0xf0000288>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     294:	0012a100 	call	12a10 <alt_main>

00000298 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     298:	003fff06 	br	298 <__alt_data_end+0xf0000298>

0000029c <xCoRoutineCreate>:
static void prvCheckDelayedList( void );

/*-----------------------------------------------------------*/

BaseType_t xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, UBaseType_t uxPriority, UBaseType_t uxIndex )
{
     29c:	defff904 	addi	sp,sp,-28
     2a0:	dfc00615 	stw	ra,24(sp)
     2a4:	df000515 	stw	fp,20(sp)
     2a8:	df000504 	addi	fp,sp,20
     2ac:	e13ffd15 	stw	r4,-12(fp)
     2b0:	e17ffe15 	stw	r5,-8(fp)
     2b4:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
CRCB_t *pxCoRoutine;

	/* Allocate the memory that will store the co-routine control block. */
	pxCoRoutine = ( CRCB_t * ) pvPortMalloc( sizeof( CRCB_t ) );
     2b8:	01000e04 	movi	r4,56
     2bc:	0000fd00 	call	fd0 <pvPortMalloc>
     2c0:	e0bffc15 	stw	r2,-16(fp)
	if( pxCoRoutine )
     2c4:	e0bffc17 	ldw	r2,-16(fp)
     2c8:	10003d26 	beq	r2,zero,3c0 <xCoRoutineCreate+0x124>
	{
		/* If pxCurrentCoRoutine is NULL then this is the first co-routine to
		be created and the co-routine data structures need initialising. */
		if( pxCurrentCoRoutine == NULL )
     2cc:	d0a01a17 	ldw	r2,-32664(gp)
     2d0:	1000031e 	bne	r2,zero,2e0 <xCoRoutineCreate+0x44>
		{
			pxCurrentCoRoutine = pxCoRoutine;
     2d4:	e0bffc17 	ldw	r2,-16(fp)
     2d8:	d0a01a15 	stw	r2,-32664(gp)
			prvInitialiseCoRoutineLists();
     2dc:	00007bc0 	call	7bc <prvInitialiseCoRoutineLists>
		}

		/* Check the priority is within limits. */
		if( uxPriority >= configMAX_CO_ROUTINE_PRIORITIES )
     2e0:	e0bffe17 	ldw	r2,-8(fp)
     2e4:	108000b0 	cmpltui	r2,r2,2
     2e8:	1000021e 	bne	r2,zero,2f4 <xCoRoutineCreate+0x58>
		{
			uxPriority = configMAX_CO_ROUTINE_PRIORITIES - 1;
     2ec:	00800044 	movi	r2,1
     2f0:	e0bffe15 	stw	r2,-8(fp)
		}

		/* Fill out the co-routine control block from the function parameters. */
		pxCoRoutine->uxState = corINITIAL_STATE;
     2f4:	e0bffc17 	ldw	r2,-16(fp)
     2f8:	10000d0d 	sth	zero,52(r2)
		pxCoRoutine->uxPriority = uxPriority;
     2fc:	e0bffc17 	ldw	r2,-16(fp)
     300:	e0fffe17 	ldw	r3,-8(fp)
     304:	10c00b15 	stw	r3,44(r2)
		pxCoRoutine->uxIndex = uxIndex;
     308:	e0bffc17 	ldw	r2,-16(fp)
     30c:	e0ffff17 	ldw	r3,-4(fp)
     310:	10c00c15 	stw	r3,48(r2)
		pxCoRoutine->pxCoRoutineFunction = pxCoRoutineCode;
     314:	e0bffc17 	ldw	r2,-16(fp)
     318:	e0fffd17 	ldw	r3,-12(fp)
     31c:	10c00015 	stw	r3,0(r2)

		/* Initialise all the other co-routine control block parameters. */
		vListInitialiseItem( &( pxCoRoutine->xGenericListItem ) );
     320:	e0bffc17 	ldw	r2,-16(fp)
     324:	10800104 	addi	r2,r2,4
     328:	1009883a 	mov	r4,r2
     32c:	000146c0 	call	146c <vListInitialiseItem>
		vListInitialiseItem( &( pxCoRoutine->xEventListItem ) );
     330:	e0bffc17 	ldw	r2,-16(fp)
     334:	10800604 	addi	r2,r2,24
     338:	1009883a 	mov	r4,r2
     33c:	000146c0 	call	146c <vListInitialiseItem>

		/* Set the co-routine control block as a link back from the ListItem_t.
		This is so we can get back to the containing CRCB from a generic item
		in a list. */
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xGenericListItem ), pxCoRoutine );
     340:	e0bffc17 	ldw	r2,-16(fp)
     344:	e0fffc17 	ldw	r3,-16(fp)
     348:	10c00415 	stw	r3,16(r2)
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xEventListItem ), pxCoRoutine );
     34c:	e0bffc17 	ldw	r2,-16(fp)
     350:	e0fffc17 	ldw	r3,-16(fp)
     354:	10c00915 	stw	r3,36(r2)

		/* Event lists are always in priority order. */
		listSET_LIST_ITEM_VALUE( &( pxCoRoutine->xEventListItem ), ( ( TickType_t ) configMAX_CO_ROUTINE_PRIORITIES - ( TickType_t ) uxPriority ) );
     358:	00c00084 	movi	r3,2
     35c:	e0bffe17 	ldw	r2,-8(fp)
     360:	1887c83a 	sub	r3,r3,r2
     364:	e0bffc17 	ldw	r2,-16(fp)
     368:	10c00615 	stw	r3,24(r2)

		/* Now the co-routine has been initialised it can be added to the ready
		list at the correct priority. */
		prvAddCoRoutineToReadyQueue( pxCoRoutine );
     36c:	e0bffc17 	ldw	r2,-16(fp)
     370:	10800b17 	ldw	r2,44(r2)
     374:	d0e01b17 	ldw	r3,-32660(gp)
     378:	1880032e 	bgeu	r3,r2,388 <xCoRoutineCreate+0xec>
     37c:	e0bffc17 	ldw	r2,-16(fp)
     380:	10800b17 	ldw	r2,44(r2)
     384:	d0a01b15 	stw	r2,-32660(gp)
     388:	e0bffc17 	ldw	r2,-16(fp)
     38c:	10800b17 	ldw	r2,44(r2)
     390:	10c00524 	muli	r3,r2,20
     394:	00820034 	movhi	r2,2048
     398:	1089a804 	addi	r2,r2,9888
     39c:	1887883a 	add	r3,r3,r2
     3a0:	e0bffc17 	ldw	r2,-16(fp)
     3a4:	10800104 	addi	r2,r2,4
     3a8:	100b883a 	mov	r5,r2
     3ac:	1809883a 	mov	r4,r3
     3b0:	00014980 	call	1498 <vListInsertEnd>

		xReturn = pdPASS;
     3b4:	00800044 	movi	r2,1
     3b8:	e0bffb15 	stw	r2,-20(fp)
     3bc:	00000206 	br	3c8 <xCoRoutineCreate+0x12c>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
     3c0:	00bfffc4 	movi	r2,-1
     3c4:	e0bffb15 	stw	r2,-20(fp)
	}

	return xReturn;
     3c8:	e0bffb17 	ldw	r2,-20(fp)
}
     3cc:	e037883a 	mov	sp,fp
     3d0:	dfc00117 	ldw	ra,4(sp)
     3d4:	df000017 	ldw	fp,0(sp)
     3d8:	dec00204 	addi	sp,sp,8
     3dc:	f800283a 	ret

000003e0 <vCoRoutineAddToDelayedList>:
/*-----------------------------------------------------------*/

void vCoRoutineAddToDelayedList( TickType_t xTicksToDelay, List_t *pxEventList )
{
     3e0:	defffb04 	addi	sp,sp,-20
     3e4:	dfc00415 	stw	ra,16(sp)
     3e8:	df000315 	stw	fp,12(sp)
     3ec:	df000304 	addi	fp,sp,12
     3f0:	e13ffe15 	stw	r4,-8(fp)
     3f4:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeToWake;

	/* Calculate the time to wake - this may overflow but this is
	not a problem. */
	xTimeToWake = xCoRoutineTickCount + xTicksToDelay;
     3f8:	d0e01c17 	ldw	r3,-32656(gp)
     3fc:	e0bffe17 	ldw	r2,-8(fp)
     400:	1885883a 	add	r2,r3,r2
     404:	e0bffd15 	stw	r2,-12(fp)

	/* We must remove ourselves from the ready list before adding
	ourselves to the blocked list as the same list item is used for
	both lists. */
	( void ) uxListRemove( ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     408:	d0a01a17 	ldw	r2,-32664(gp)
     40c:	10800104 	addi	r2,r2,4
     410:	1009883a 	mov	r4,r2
     414:	00015fc0 	call	15fc <uxListRemove>

	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentCoRoutine->xGenericListItem ), xTimeToWake );
     418:	d0a01a17 	ldw	r2,-32664(gp)
     41c:	e0fffd17 	ldw	r3,-12(fp)
     420:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xCoRoutineTickCount )
     424:	d0a01c17 	ldw	r2,-32656(gp)
     428:	e0fffd17 	ldw	r3,-12(fp)
     42c:	1880072e 	bgeu	r3,r2,44c <vCoRoutineAddToDelayedList+0x6c>
	{
		/* Wake time has overflowed.  Place this item in the
		overflow list. */
		vListInsert( ( List_t * ) pxOverflowDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     430:	d0e01917 	ldw	r3,-32668(gp)
     434:	d0a01a17 	ldw	r2,-32664(gp)
     438:	10800104 	addi	r2,r2,4
     43c:	100b883a 	mov	r5,r2
     440:	1809883a 	mov	r4,r3
     444:	00015240 	call	1524 <vListInsert>
     448:	00000606 	br	464 <vCoRoutineAddToDelayedList+0x84>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the
		current block list. */
		vListInsert( ( List_t * ) pxDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     44c:	d0e01817 	ldw	r3,-32672(gp)
     450:	d0a01a17 	ldw	r2,-32664(gp)
     454:	10800104 	addi	r2,r2,4
     458:	100b883a 	mov	r5,r2
     45c:	1809883a 	mov	r4,r3
     460:	00015240 	call	1524 <vListInsert>
	}

	if( pxEventList )
     464:	e0bfff17 	ldw	r2,-4(fp)
     468:	10000526 	beq	r2,zero,480 <vCoRoutineAddToDelayedList+0xa0>
	{
		/* Also add the co-routine to an event list.  If this is done then the
		function must be called with interrupts disabled. */
		vListInsert( pxEventList, &( pxCurrentCoRoutine->xEventListItem ) );
     46c:	d0a01a17 	ldw	r2,-32664(gp)
     470:	10800604 	addi	r2,r2,24
     474:	100b883a 	mov	r5,r2
     478:	e13fff17 	ldw	r4,-4(fp)
     47c:	00015240 	call	1524 <vListInsert>
	}
}
     480:	0001883a 	nop
     484:	e037883a 	mov	sp,fp
     488:	dfc00117 	ldw	ra,4(sp)
     48c:	df000017 	ldw	fp,0(sp)
     490:	dec00204 	addi	sp,sp,8
     494:	f800283a 	ret

00000498 <prvCheckPendingReadyList>:
/*-----------------------------------------------------------*/

static void prvCheckPendingReadyList( void )
{
     498:	defffb04 	addi	sp,sp,-20
     49c:	dfc00415 	stw	ra,16(sp)
     4a0:	df000315 	stw	fp,12(sp)
     4a4:	df000304 	addi	fp,sp,12
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     4a8:	00002906 	br	550 <prvCheckPendingReadyList+0xb8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     4ac:	0005303a 	rdctl	r2,status
     4b0:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     4b4:	e0fffe17 	ldw	r3,-8(fp)
     4b8:	00bfff84 	movi	r2,-2
     4bc:	1884703a 	and	r2,r3,r2
     4c0:	1001703a 	wrctl	status,r2
		CRCB_t *pxUnblockedCRCB;

		/* The pending ready list can be accessed by an ISR. */
		portDISABLE_INTERRUPTS();
		{
			pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( (&xPendingReadyCoRoutineList) );
     4c4:	00820034 	movhi	r2,2048
     4c8:	1089bc04 	addi	r2,r2,9968
     4cc:	10800317 	ldw	r2,12(r2)
     4d0:	10800317 	ldw	r2,12(r2)
     4d4:	e0bffd15 	stw	r2,-12(fp)
			( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     4d8:	e0bffd17 	ldw	r2,-12(fp)
     4dc:	10800604 	addi	r2,r2,24
     4e0:	1009883a 	mov	r4,r2
     4e4:	00015fc0 	call	15fc <uxListRemove>
     4e8:	00800044 	movi	r2,1
     4ec:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     4f0:	e0bfff17 	ldw	r2,-4(fp)
     4f4:	1001703a 	wrctl	status,r2
		}
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
     4f8:	e0bffd17 	ldw	r2,-12(fp)
     4fc:	10800104 	addi	r2,r2,4
     500:	1009883a 	mov	r4,r2
     504:	00015fc0 	call	15fc <uxListRemove>
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
     508:	e0bffd17 	ldw	r2,-12(fp)
     50c:	10800b17 	ldw	r2,44(r2)
     510:	d0e01b17 	ldw	r3,-32660(gp)
     514:	1880032e 	bgeu	r3,r2,524 <prvCheckPendingReadyList+0x8c>
     518:	e0bffd17 	ldw	r2,-12(fp)
     51c:	10800b17 	ldw	r2,44(r2)
     520:	d0a01b15 	stw	r2,-32660(gp)
     524:	e0bffd17 	ldw	r2,-12(fp)
     528:	10800b17 	ldw	r2,44(r2)
     52c:	10c00524 	muli	r3,r2,20
     530:	00820034 	movhi	r2,2048
     534:	1089a804 	addi	r2,r2,9888
     538:	1887883a 	add	r3,r3,r2
     53c:	e0bffd17 	ldw	r2,-12(fp)
     540:	10800104 	addi	r2,r2,4
     544:	100b883a 	mov	r5,r2
     548:	1809883a 	mov	r4,r3
     54c:	00014980 	call	1498 <vListInsertEnd>
static void prvCheckPendingReadyList( void )
{
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     550:	00820034 	movhi	r2,2048
     554:	1089bc04 	addi	r2,r2,9968
     558:	10800017 	ldw	r2,0(r2)
     55c:	103fd31e 	bne	r2,zero,4ac <__alt_data_end+0xf00004ac>
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
	}
}
     560:	0001883a 	nop
     564:	e037883a 	mov	sp,fp
     568:	dfc00117 	ldw	ra,4(sp)
     56c:	df000017 	ldw	fp,0(sp)
     570:	dec00204 	addi	sp,sp,8
     574:	f800283a 	ret

00000578 <prvCheckDelayedList>:
/*-----------------------------------------------------------*/

static void prvCheckDelayedList( void )
{
     578:	defffa04 	addi	sp,sp,-24
     57c:	dfc00515 	stw	ra,20(sp)
     580:	df000415 	stw	fp,16(sp)
     584:	df000404 	addi	fp,sp,16
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
     588:	00030dc0 	call	30dc <xTaskGetTickCount>
     58c:	1007883a 	mov	r3,r2
     590:	d0a01d17 	ldw	r2,-32652(gp)
     594:	1885c83a 	sub	r2,r3,r2
     598:	d0a01e15 	stw	r2,-32648(gp)
	while( xPassedTicks )
     59c:	00004206 	br	6a8 <prvCheckDelayedList+0x130>
	{
		xCoRoutineTickCount++;
     5a0:	d0a01c17 	ldw	r2,-32656(gp)
     5a4:	10800044 	addi	r2,r2,1
     5a8:	d0a01c15 	stw	r2,-32656(gp)
		xPassedTicks--;
     5ac:	d0a01e17 	ldw	r2,-32648(gp)
     5b0:	10bfffc4 	addi	r2,r2,-1
     5b4:	d0a01e15 	stw	r2,-32648(gp)

		/* If the tick count has overflowed we need to swap the ready lists. */
		if( xCoRoutineTickCount == 0 )
     5b8:	d0a01c17 	ldw	r2,-32656(gp)
     5bc:	1000371e 	bne	r2,zero,69c <prvCheckDelayedList+0x124>
		{
			List_t * pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.  If there are
			any items in pxDelayedCoRoutineList here then there is an error! */
			pxTemp = pxDelayedCoRoutineList;
     5c0:	d0a01817 	ldw	r2,-32672(gp)
     5c4:	e0bffc15 	stw	r2,-16(fp)
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
     5c8:	d0a01917 	ldw	r2,-32668(gp)
     5cc:	d0a01815 	stw	r2,-32672(gp)
			pxOverflowDelayedCoRoutineList = pxTemp;
     5d0:	e0bffc17 	ldw	r2,-16(fp)
     5d4:	d0a01915 	stw	r2,-32668(gp)
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     5d8:	00003006 	br	69c <prvCheckDelayedList+0x124>
		{
			pxCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedCoRoutineList );
     5dc:	d0a01817 	ldw	r2,-32672(gp)
     5e0:	10800317 	ldw	r2,12(r2)
     5e4:	10800317 	ldw	r2,12(r2)
     5e8:	e0bffd15 	stw	r2,-12(fp)

			if( xCoRoutineTickCount < listGET_LIST_ITEM_VALUE( &( pxCRCB->xGenericListItem ) ) )
     5ec:	e0bffd17 	ldw	r2,-12(fp)
     5f0:	10800117 	ldw	r2,4(r2)
     5f4:	d0e01c17 	ldw	r3,-32656(gp)
     5f8:	1880012e 	bgeu	r3,r2,600 <prvCheckDelayedList+0x88>
			{
				/* Timeout not yet expired. */
				break;
     5fc:	00002a06 	br	6a8 <prvCheckDelayedList+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     600:	0005303a 	rdctl	r2,status
     604:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     608:	e0ffff17 	ldw	r3,-4(fp)
     60c:	00bfff84 	movi	r2,-2
     610:	1884703a 	and	r2,r3,r2
     614:	1001703a 	wrctl	status,r2
				/* The event could have occurred just before this critical
				section.  If this is the case then the generic list item will
				have been moved to the pending ready list and the following
				line is still valid.  Also the pvContainer parameter will have
				been set to NULL so the following lines are also valid. */
				( void ) uxListRemove( &( pxCRCB->xGenericListItem ) );
     618:	e0bffd17 	ldw	r2,-12(fp)
     61c:	10800104 	addi	r2,r2,4
     620:	1009883a 	mov	r4,r2
     624:	00015fc0 	call	15fc <uxListRemove>

				/* Is the co-routine waiting on an event also? */
				if( pxCRCB->xEventListItem.pvContainer )
     628:	e0bffd17 	ldw	r2,-12(fp)
     62c:	10800a17 	ldw	r2,40(r2)
     630:	10000426 	beq	r2,zero,644 <prvCheckDelayedList+0xcc>
				{
					( void ) uxListRemove( &( pxCRCB->xEventListItem ) );
     634:	e0bffd17 	ldw	r2,-12(fp)
     638:	10800604 	addi	r2,r2,24
     63c:	1009883a 	mov	r4,r2
     640:	00015fc0 	call	15fc <uxListRemove>
     644:	00800044 	movi	r2,1
     648:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     64c:	e0bffe17 	ldw	r2,-8(fp)
     650:	1001703a 	wrctl	status,r2
				}
			}
			portENABLE_INTERRUPTS();

			prvAddCoRoutineToReadyQueue( pxCRCB );
     654:	e0bffd17 	ldw	r2,-12(fp)
     658:	10800b17 	ldw	r2,44(r2)
     65c:	d0e01b17 	ldw	r3,-32660(gp)
     660:	1880032e 	bgeu	r3,r2,670 <prvCheckDelayedList+0xf8>
     664:	e0bffd17 	ldw	r2,-12(fp)
     668:	10800b17 	ldw	r2,44(r2)
     66c:	d0a01b15 	stw	r2,-32660(gp)
     670:	e0bffd17 	ldw	r2,-12(fp)
     674:	10800b17 	ldw	r2,44(r2)
     678:	10c00524 	muli	r3,r2,20
     67c:	00820034 	movhi	r2,2048
     680:	1089a804 	addi	r2,r2,9888
     684:	1887883a 	add	r3,r3,r2
     688:	e0bffd17 	ldw	r2,-12(fp)
     68c:	10800104 	addi	r2,r2,4
     690:	100b883a 	mov	r5,r2
     694:	1809883a 	mov	r4,r3
     698:	00014980 	call	1498 <vListInsertEnd>
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
			pxOverflowDelayedCoRoutineList = pxTemp;
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     69c:	d0a01817 	ldw	r2,-32672(gp)
     6a0:	10800017 	ldw	r2,0(r2)
     6a4:	103fcd1e 	bne	r2,zero,5dc <__alt_data_end+0xf00005dc>
static void prvCheckDelayedList( void )
{
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
	while( xPassedTicks )
     6a8:	d0a01e17 	ldw	r2,-32648(gp)
     6ac:	103fbc1e 	bne	r2,zero,5a0 <__alt_data_end+0xf00005a0>

			prvAddCoRoutineToReadyQueue( pxCRCB );
		}
	}

	xLastTickCount = xCoRoutineTickCount;
     6b0:	d0a01c17 	ldw	r2,-32656(gp)
     6b4:	d0a01d15 	stw	r2,-32652(gp)
}
     6b8:	0001883a 	nop
     6bc:	e037883a 	mov	sp,fp
     6c0:	dfc00117 	ldw	ra,4(sp)
     6c4:	df000017 	ldw	fp,0(sp)
     6c8:	dec00204 	addi	sp,sp,8
     6cc:	f800283a 	ret

000006d0 <vCoRoutineSchedule>:
/*-----------------------------------------------------------*/

void vCoRoutineSchedule( void )
{
     6d0:	defffd04 	addi	sp,sp,-12
     6d4:	dfc00215 	stw	ra,8(sp)
     6d8:	df000115 	stw	fp,4(sp)
     6dc:	df000104 	addi	fp,sp,4
	/* See if any co-routines readied by events need moving to the ready lists. */
	prvCheckPendingReadyList();
     6e0:	00004980 	call	498 <prvCheckPendingReadyList>

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();
     6e4:	00005780 	call	578 <prvCheckDelayedList>

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     6e8:	00000506 	br	700 <vCoRoutineSchedule+0x30>
	{
		if( uxTopCoRoutineReadyPriority == 0 )
     6ec:	d0a01b17 	ldw	r2,-32660(gp)
     6f0:	10002c26 	beq	r2,zero,7a4 <vCoRoutineSchedule+0xd4>
		{
			/* No more co-routines to check. */
			return;
		}
		--uxTopCoRoutineReadyPriority;
     6f4:	d0a01b17 	ldw	r2,-32660(gp)
     6f8:	10bfffc4 	addi	r2,r2,-1
     6fc:	d0a01b15 	stw	r2,-32660(gp)

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     700:	d0e01b17 	ldw	r3,-32660(gp)
     704:	00820034 	movhi	r2,2048
     708:	1089a804 	addi	r2,r2,9888
     70c:	18c00524 	muli	r3,r3,20
     710:	10c5883a 	add	r2,r2,r3
     714:	10800017 	ldw	r2,0(r2)
     718:	103ff426 	beq	r2,zero,6ec <__alt_data_end+0xf00006ec>
		--uxTopCoRoutineReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the co-routines
	 of the	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentCoRoutine, &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) );
     71c:	d0a01b17 	ldw	r2,-32660(gp)
     720:	10c00524 	muli	r3,r2,20
     724:	00820034 	movhi	r2,2048
     728:	1089a804 	addi	r2,r2,9888
     72c:	1885883a 	add	r2,r3,r2
     730:	e0bfff15 	stw	r2,-4(fp)
     734:	e0bfff17 	ldw	r2,-4(fp)
     738:	10800117 	ldw	r2,4(r2)
     73c:	10c00117 	ldw	r3,4(r2)
     740:	e0bfff17 	ldw	r2,-4(fp)
     744:	10c00115 	stw	r3,4(r2)
     748:	e0bfff17 	ldw	r2,-4(fp)
     74c:	10c00117 	ldw	r3,4(r2)
     750:	e0bfff17 	ldw	r2,-4(fp)
     754:	10800204 	addi	r2,r2,8
     758:	1880051e 	bne	r3,r2,770 <vCoRoutineSchedule+0xa0>
     75c:	e0bfff17 	ldw	r2,-4(fp)
     760:	10800117 	ldw	r2,4(r2)
     764:	10c00117 	ldw	r3,4(r2)
     768:	e0bfff17 	ldw	r2,-4(fp)
     76c:	10c00115 	stw	r3,4(r2)
     770:	e0bfff17 	ldw	r2,-4(fp)
     774:	10800117 	ldw	r2,4(r2)
     778:	10800317 	ldw	r2,12(r2)
     77c:	d0a01a15 	stw	r2,-32664(gp)

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );
     780:	d0a01a17 	ldw	r2,-32664(gp)
     784:	10800017 	ldw	r2,0(r2)
     788:	d1201a17 	ldw	r4,-32664(gp)
     78c:	d0e01a17 	ldw	r3,-32664(gp)
     790:	18c00c17 	ldw	r3,48(r3)
     794:	180b883a 	mov	r5,r3
     798:	103ee83a 	callr	r2

	return;
     79c:	0001883a 	nop
     7a0:	00000106 	br	7a8 <vCoRoutineSchedule+0xd8>
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
	{
		if( uxTopCoRoutineReadyPriority == 0 )
		{
			/* No more co-routines to check. */
			return;
     7a4:	0001883a 	nop

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );

	return;
}
     7a8:	e037883a 	mov	sp,fp
     7ac:	dfc00117 	ldw	ra,4(sp)
     7b0:	df000017 	ldw	fp,0(sp)
     7b4:	dec00204 	addi	sp,sp,8
     7b8:	f800283a 	ret

000007bc <prvInitialiseCoRoutineLists>:
/*-----------------------------------------------------------*/

static void prvInitialiseCoRoutineLists( void )
{
     7bc:	defffd04 	addi	sp,sp,-12
     7c0:	dfc00215 	stw	ra,8(sp)
     7c4:	df000115 	stw	fp,4(sp)
     7c8:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7cc:	e03fff15 	stw	zero,-4(fp)
     7d0:	00000a06 	br	7fc <prvInitialiseCoRoutineLists+0x40>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
     7d4:	e0bfff17 	ldw	r2,-4(fp)
     7d8:	10c00524 	muli	r3,r2,20
     7dc:	00820034 	movhi	r2,2048
     7e0:	1089a804 	addi	r2,r2,9888
     7e4:	1885883a 	add	r2,r3,r2
     7e8:	1009883a 	mov	r4,r2
     7ec:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseCoRoutineLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7f0:	e0bfff17 	ldw	r2,-4(fp)
     7f4:	10800044 	addi	r2,r2,1
     7f8:	e0bfff15 	stw	r2,-4(fp)
     7fc:	e0bfff17 	ldw	r2,-4(fp)
     800:	108000b0 	cmpltui	r2,r2,2
     804:	103ff31e 	bne	r2,zero,7d4 <__alt_data_end+0xf00007d4>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
	}

	vListInitialise( ( List_t * ) &xDelayedCoRoutineList1 );
     808:	01020034 	movhi	r4,2048
     80c:	2109b204 	addi	r4,r4,9928
     810:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xDelayedCoRoutineList2 );
     814:	01020034 	movhi	r4,2048
     818:	2109b704 	addi	r4,r4,9948
     81c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xPendingReadyCoRoutineList );
     820:	01020034 	movhi	r4,2048
     824:	2109bc04 	addi	r4,r4,9968
     828:	00014040 	call	1404 <vListInitialise>

	/* Start with pxDelayedCoRoutineList using list1 and the
	pxOverflowDelayedCoRoutineList using list2. */
	pxDelayedCoRoutineList = &xDelayedCoRoutineList1;
     82c:	00820034 	movhi	r2,2048
     830:	1089b204 	addi	r2,r2,9928
     834:	d0a01815 	stw	r2,-32672(gp)
	pxOverflowDelayedCoRoutineList = &xDelayedCoRoutineList2;
     838:	00820034 	movhi	r2,2048
     83c:	1089b704 	addi	r2,r2,9948
     840:	d0a01915 	stw	r2,-32668(gp)
}
     844:	0001883a 	nop
     848:	e037883a 	mov	sp,fp
     84c:	dfc00117 	ldw	ra,4(sp)
     850:	df000017 	ldw	fp,0(sp)
     854:	dec00204 	addi	sp,sp,8
     858:	f800283a 	ret

0000085c <xCoRoutineRemoveFromEventList>:
/*-----------------------------------------------------------*/

BaseType_t xCoRoutineRemoveFromEventList( const List_t *pxEventList )
{
     85c:	defffb04 	addi	sp,sp,-20
     860:	dfc00415 	stw	ra,16(sp)
     864:	df000315 	stw	fp,12(sp)
     868:	df000304 	addi	fp,sp,12
     86c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	/* This function is called from within an interrupt.  It can only access
	event lists and the pending ready list.  This function assumes that a
	check has already been made to ensure pxEventList is not empty. */
	pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
     870:	e0bfff17 	ldw	r2,-4(fp)
     874:	10800317 	ldw	r2,12(r2)
     878:	10800317 	ldw	r2,12(r2)
     87c:	e0bffe15 	stw	r2,-8(fp)
	( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     880:	e0bffe17 	ldw	r2,-8(fp)
     884:	10800604 	addi	r2,r2,24
     888:	1009883a 	mov	r4,r2
     88c:	00015fc0 	call	15fc <uxListRemove>
	vListInsertEnd( ( List_t * ) &( xPendingReadyCoRoutineList ), &( pxUnblockedCRCB->xEventListItem ) );
     890:	e0bffe17 	ldw	r2,-8(fp)
     894:	10800604 	addi	r2,r2,24
     898:	100b883a 	mov	r5,r2
     89c:	01020034 	movhi	r4,2048
     8a0:	2109bc04 	addi	r4,r4,9968
     8a4:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedCRCB->uxPriority >= pxCurrentCoRoutine->uxPriority )
     8a8:	e0bffe17 	ldw	r2,-8(fp)
     8ac:	10c00b17 	ldw	r3,44(r2)
     8b0:	d0a01a17 	ldw	r2,-32664(gp)
     8b4:	10800b17 	ldw	r2,44(r2)
     8b8:	18800336 	bltu	r3,r2,8c8 <xCoRoutineRemoveFromEventList+0x6c>
	{
		xReturn = pdTRUE;
     8bc:	00800044 	movi	r2,1
     8c0:	e0bffd15 	stw	r2,-12(fp)
     8c4:	00000106 	br	8cc <xCoRoutineRemoveFromEventList+0x70>
	}
	else
	{
		xReturn = pdFALSE;
     8c8:	e03ffd15 	stw	zero,-12(fp)
	}

	return xReturn;
     8cc:	e0bffd17 	ldw	r2,-12(fp)
}
     8d0:	e037883a 	mov	sp,fp
     8d4:	dfc00117 	ldw	ra,4(sp)
     8d8:	df000017 	ldw	fp,0(sp)
     8dc:	dec00204 	addi	sp,sp,8
     8e0:	f800283a 	ret

000008e4 <xEventGroupCreate>:
static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits );

/*-----------------------------------------------------------*/

EventGroupHandle_t xEventGroupCreate( void )
{
     8e4:	defffd04 	addi	sp,sp,-12
     8e8:	dfc00215 	stw	ra,8(sp)
     8ec:	df000115 	stw	fp,4(sp)
     8f0:	df000104 	addi	fp,sp,4
EventGroup_t *pxEventBits;

	pxEventBits = pvPortMalloc( sizeof( EventGroup_t ) );
     8f4:	01000604 	movi	r4,24
     8f8:	0000fd00 	call	fd0 <pvPortMalloc>
     8fc:	e0bfff15 	stw	r2,-4(fp)
	if( pxEventBits != NULL )
     900:	e0bfff17 	ldw	r2,-4(fp)
     904:	10000626 	beq	r2,zero,920 <xEventGroupCreate+0x3c>
	{
		pxEventBits->uxEventBits = 0;
     908:	e0bfff17 	ldw	r2,-4(fp)
     90c:	10000015 	stw	zero,0(r2)
		vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
     910:	e0bfff17 	ldw	r2,-4(fp)
     914:	10800104 	addi	r2,r2,4
     918:	1009883a 	mov	r4,r2
     91c:	00014040 	call	1404 <vListInitialise>
	else
	{
		traceEVENT_GROUP_CREATE_FAILED();
	}

	return ( EventGroupHandle_t ) pxEventBits;
     920:	e0bfff17 	ldw	r2,-4(fp)
}
     924:	e037883a 	mov	sp,fp
     928:	dfc00117 	ldw	ra,4(sp)
     92c:	df000017 	ldw	fp,0(sp)
     930:	dec00204 	addi	sp,sp,8
     934:	f800283a 	ret

00000938 <xEventGroupSync>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, const EventBits_t uxBitsToWaitFor, TickType_t xTicksToWait )
{
     938:	defff504 	addi	sp,sp,-44
     93c:	dfc00a15 	stw	ra,40(sp)
     940:	df000915 	stw	fp,36(sp)
     944:	df000904 	addi	fp,sp,36
     948:	e13ffc15 	stw	r4,-16(fp)
     94c:	e17ffd15 	stw	r5,-12(fp)
     950:	e1bffe15 	stw	r6,-8(fp)
     954:	e1ffff15 	stw	r7,-4(fp)
EventBits_t uxOriginalBitValue, uxReturn;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     958:	e0bffc17 	ldw	r2,-16(fp)
     95c:	e0bff815 	stw	r2,-32(fp)
BaseType_t xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     960:	e03ff915 	stw	zero,-28(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     964:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		uxOriginalBitValue = pxEventBits->uxEventBits;
     968:	e0bff817 	ldw	r2,-32(fp)
     96c:	10800017 	ldw	r2,0(r2)
     970:	e0bffa15 	stw	r2,-24(fp)

		( void ) xEventGroupSetBits( xEventGroup, uxBitsToSet );
     974:	e17ffd17 	ldw	r5,-12(fp)
     978:	e13ffc17 	ldw	r4,-16(fp)
     97c:	0000cf40 	call	cf4 <xEventGroupSetBits>

		if( ( ( uxOriginalBitValue | uxBitsToSet ) & uxBitsToWaitFor ) == uxBitsToWaitFor )
     980:	e0fffa17 	ldw	r3,-24(fp)
     984:	e0bffd17 	ldw	r2,-12(fp)
     988:	1886b03a 	or	r3,r3,r2
     98c:	e0bffe17 	ldw	r2,-8(fp)
     990:	1886703a 	and	r3,r3,r2
     994:	e0bffe17 	ldw	r2,-8(fp)
     998:	18800d1e 	bne	r3,r2,9d0 <xEventGroupSync+0x98>
		{
			/* All the rendezvous bits are now set - no need to block. */
			uxReturn = ( uxOriginalBitValue | uxBitsToSet );
     99c:	e0fffa17 	ldw	r3,-24(fp)
     9a0:	e0bffd17 	ldw	r2,-12(fp)
     9a4:	1884b03a 	or	r2,r3,r2
     9a8:	e0bff715 	stw	r2,-36(fp)

			/* Rendezvous always clear the bits.  They will have been cleared
			already unless this is the only task in the rendezvous. */
			pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     9ac:	e0bff817 	ldw	r2,-32(fp)
     9b0:	10c00017 	ldw	r3,0(r2)
     9b4:	e0bffe17 	ldw	r2,-8(fp)
     9b8:	0084303a 	nor	r2,zero,r2
     9bc:	1886703a 	and	r3,r3,r2
     9c0:	e0bff817 	ldw	r2,-32(fp)
     9c4:	10c00015 	stw	r3,0(r2)

			xTicksToWait = 0;
     9c8:	e03fff15 	stw	zero,-4(fp)
     9cc:	00000f06 	br	a0c <xEventGroupSync+0xd4>
		}
		else
		{
			if( xTicksToWait != ( TickType_t ) 0 )
     9d0:	e0bfff17 	ldw	r2,-4(fp)
     9d4:	10000a26 	beq	r2,zero,a00 <xEventGroupSync+0xc8>
				traceEVENT_GROUP_SYNC_BLOCK( xEventGroup, uxBitsToSet, uxBitsToWaitFor );

				/* Store the bits that the calling task is waiting for in the
				task's event list item so the kernel knows when a match is
				found.  Then enter the blocked state. */
				vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | eventCLEAR_EVENTS_ON_EXIT_BIT | eventWAIT_FOR_ALL_BITS ), xTicksToWait );
     9d8:	e0bff817 	ldw	r2,-32(fp)
     9dc:	10c00104 	addi	r3,r2,4
     9e0:	e0bffe17 	ldw	r2,-8(fp)
     9e4:	10814034 	orhi	r2,r2,1280
     9e8:	e1bfff17 	ldw	r6,-4(fp)
     9ec:	100b883a 	mov	r5,r2
     9f0:	1809883a 	mov	r4,r3
     9f4:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

				/* This assignment is obsolete as uxReturn will get set after
				the task unblocks, but some compilers mistakenly generate a
				warning about uxReturn being returned without being set if the
				assignment is omitted. */
				uxReturn = 0;
     9f8:	e03ff715 	stw	zero,-36(fp)
     9fc:	00000306 	br	a0c <xEventGroupSync+0xd4>
			}
			else
			{
				/* The rendezvous bits were not set, but no block time was
				specified - just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     a00:	e0bff817 	ldw	r2,-32(fp)
     a04:	10800017 	ldw	r2,0(r2)
     a08:	e0bff715 	stw	r2,-36(fp)
			}
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     a0c:	0002f980 	call	2f98 <xTaskResumeAll>
     a10:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     a14:	e0bfff17 	ldw	r2,-4(fp)
     a18:	10002026 	beq	r2,zero,a9c <xEventGroupSync+0x164>
	{
		if( xAlreadyYielded == pdFALSE )
     a1c:	e0bffb17 	ldw	r2,-20(fp)
     a20:	1000011e 	bne	r2,zero,a28 <xEventGroupSync+0xf0>
		{
			portYIELD_WITHIN_API();
     a24:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     a28:	000415c0 	call	415c <uxTaskResetEventItemValue>
     a2c:	e0bff715 	stw	r2,-36(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     a30:	e0bff717 	ldw	r2,-36(fp)
     a34:	1080802c 	andhi	r2,r2,512
     a38:	1000131e 	bne	r2,zero,a88 <xEventGroupSync+0x150>
		{
			/* The task timed out, just return the current event bit value. */
			taskENTER_CRITICAL();
     a3c:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				uxReturn = pxEventBits->uxEventBits;
     a40:	e0bff817 	ldw	r2,-32(fp)
     a44:	10800017 	ldw	r2,0(r2)
     a48:	e0bff715 	stw	r2,-36(fp)

				/* Although the task got here because it timed out before the
				bits it was waiting for were set, it is possible that since it
				unblocked another task has set the bits.  If this is the case
				then it needs to clear the bits before exiting. */
				if( ( uxReturn & uxBitsToWaitFor ) == uxBitsToWaitFor )
     a4c:	e0fff717 	ldw	r3,-36(fp)
     a50:	e0bffe17 	ldw	r2,-8(fp)
     a54:	1886703a 	and	r3,r3,r2
     a58:	e0bffe17 	ldw	r2,-8(fp)
     a5c:	1880071e 	bne	r3,r2,a7c <xEventGroupSync+0x144>
				{
					pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     a60:	e0bff817 	ldw	r2,-32(fp)
     a64:	10c00017 	ldw	r3,0(r2)
     a68:	e0bffe17 	ldw	r2,-8(fp)
     a6c:	0084303a 	nor	r2,zero,r2
     a70:	1886703a 	and	r3,r3,r2
     a74:	e0bff817 	ldw	r2,-32(fp)
     a78:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     a7c:	00040fc0 	call	40fc <vTaskExitCritical>

			xTimeoutOccurred = pdTRUE;
     a80:	00800044 	movi	r2,1
     a84:	e0bff915 	stw	r2,-28(fp)
			/* The task unblocked because the bits were set. */
		}

		/* Control bits might be set as the task had blocked should not be
		returned. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     a88:	e0fff717 	ldw	r3,-36(fp)
     a8c:	00804034 	movhi	r2,256
     a90:	10bfffc4 	addi	r2,r2,-1
     a94:	1884703a 	and	r2,r3,r2
     a98:	e0bff715 	stw	r2,-36(fp)
	}

	traceEVENT_GROUP_SYNC_END( xEventGroup, uxBitsToSet, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     a9c:	e0bff717 	ldw	r2,-36(fp)
}
     aa0:	e037883a 	mov	sp,fp
     aa4:	dfc00117 	ldw	ra,4(sp)
     aa8:	df000017 	ldw	fp,0(sp)
     aac:	dec00204 	addi	sp,sp,8
     ab0:	f800283a 	ret

00000ab4 <xEventGroupWaitBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
     ab4:	defff304 	addi	sp,sp,-52
     ab8:	dfc00c15 	stw	ra,48(sp)
     abc:	df000b15 	stw	fp,44(sp)
     ac0:	df000b04 	addi	fp,sp,44
     ac4:	e13ffc15 	stw	r4,-16(fp)
     ac8:	e17ffd15 	stw	r5,-12(fp)
     acc:	e1bffe15 	stw	r6,-8(fp)
     ad0:	e1ffff15 	stw	r7,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     ad4:	e0bffc17 	ldw	r2,-16(fp)
     ad8:	e0bff715 	stw	r2,-36(fp)
EventBits_t uxReturn, uxControlBits = 0;
     adc:	e03ff615 	stw	zero,-40(fp)
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     ae0:	e03ff815 	stw	zero,-32(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     ae4:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
     ae8:	e0bff717 	ldw	r2,-36(fp)
     aec:	10800017 	ldw	r2,0(r2)
     af0:	e0bff915 	stw	r2,-28(fp)

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
     af4:	e1bfff17 	ldw	r6,-4(fp)
     af8:	e17ffd17 	ldw	r5,-12(fp)
     afc:	e13ff917 	ldw	r4,-28(fp)
     b00:	0000f600 	call	f60 <prvTestWaitCondition>
     b04:	e0bffa15 	stw	r2,-24(fp)

		if( xWaitConditionMet != pdFALSE )
     b08:	e0bffa17 	ldw	r2,-24(fp)
     b0c:	10000d26 	beq	r2,zero,b44 <xEventGroupWaitBits+0x90>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
     b10:	e0bff917 	ldw	r2,-28(fp)
     b14:	e0bff515 	stw	r2,-44(fp)
			xTicksToWait = ( TickType_t ) 0;
     b18:	e0000215 	stw	zero,8(fp)

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
     b1c:	e0bffe17 	ldw	r2,-8(fp)
     b20:	10002026 	beq	r2,zero,ba4 <xEventGroupWaitBits+0xf0>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     b24:	e0bff717 	ldw	r2,-36(fp)
     b28:	10c00017 	ldw	r3,0(r2)
     b2c:	e0bffd17 	ldw	r2,-12(fp)
     b30:	0084303a 	nor	r2,zero,r2
     b34:	1886703a 	and	r3,r3,r2
     b38:	e0bff717 	ldw	r2,-36(fp)
     b3c:	10c00015 	stw	r3,0(r2)
     b40:	00001806 	br	ba4 <xEventGroupWaitBits+0xf0>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
     b44:	e0800217 	ldw	r2,8(fp)
     b48:	1000031e 	bne	r2,zero,b58 <xEventGroupWaitBits+0xa4>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
     b4c:	e0bff917 	ldw	r2,-28(fp)
     b50:	e0bff515 	stw	r2,-44(fp)
     b54:	00001306 	br	ba4 <xEventGroupWaitBits+0xf0>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
     b58:	e0bffe17 	ldw	r2,-8(fp)
     b5c:	10000326 	beq	r2,zero,b6c <xEventGroupWaitBits+0xb8>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
     b60:	e0bff617 	ldw	r2,-40(fp)
     b64:	10804034 	orhi	r2,r2,256
     b68:	e0bff615 	stw	r2,-40(fp)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
     b6c:	e0bfff17 	ldw	r2,-4(fp)
     b70:	10000326 	beq	r2,zero,b80 <xEventGroupWaitBits+0xcc>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
     b74:	e0bff617 	ldw	r2,-40(fp)
     b78:	10810034 	orhi	r2,r2,1024
     b7c:	e0bff615 	stw	r2,-40(fp)
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
     b80:	e0bff717 	ldw	r2,-36(fp)
     b84:	11000104 	addi	r4,r2,4
     b88:	e0fffd17 	ldw	r3,-12(fp)
     b8c:	e0bff617 	ldw	r2,-40(fp)
     b90:	1884b03a 	or	r2,r3,r2
     b94:	e1800217 	ldw	r6,8(fp)
     b98:	100b883a 	mov	r5,r2
     b9c:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
     ba0:	e03ff515 	stw	zero,-44(fp)

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     ba4:	0002f980 	call	2f98 <xTaskResumeAll>
     ba8:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     bac:	e0800217 	ldw	r2,8(fp)
     bb0:	10002126 	beq	r2,zero,c38 <xEventGroupWaitBits+0x184>
	{
		if( xAlreadyYielded == pdFALSE )
     bb4:	e0bffb17 	ldw	r2,-20(fp)
     bb8:	1000011e 	bne	r2,zero,bc0 <xEventGroupWaitBits+0x10c>
		{
			portYIELD_WITHIN_API();
     bbc:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     bc0:	000415c0 	call	415c <uxTaskResetEventItemValue>
     bc4:	e0bff515 	stw	r2,-44(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     bc8:	e0bff517 	ldw	r2,-44(fp)
     bcc:	1080802c 	andhi	r2,r2,512
     bd0:	1000141e 	bne	r2,zero,c24 <xEventGroupWaitBits+0x170>
		{
			taskENTER_CRITICAL();
     bd4:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     bd8:	e0bff717 	ldw	r2,-36(fp)
     bdc:	10800017 	ldw	r2,0(r2)
     be0:	e0bff515 	stw	r2,-44(fp)

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
     be4:	e1bfff17 	ldw	r6,-4(fp)
     be8:	e17ffd17 	ldw	r5,-12(fp)
     bec:	e13ff517 	ldw	r4,-44(fp)
     bf0:	0000f600 	call	f60 <prvTestWaitCondition>
     bf4:	10000926 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
				{
					if( xClearOnExit != pdFALSE )
     bf8:	e0bffe17 	ldw	r2,-8(fp)
     bfc:	10000726 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     c00:	e0bff717 	ldw	r2,-36(fp)
     c04:	10c00017 	ldw	r3,0(r2)
     c08:	e0bffd17 	ldw	r2,-12(fp)
     c0c:	0084303a 	nor	r2,zero,r2
     c10:	1886703a 	and	r3,r3,r2
     c14:	e0bff717 	ldw	r2,-36(fp)
     c18:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     c1c:	00040fc0 	call	40fc <vTaskExitCritical>

			/* Prevent compiler warnings when trace macros are not used. */
			xTimeoutOccurred = pdFALSE;
     c20:	e03ff815 	stw	zero,-32(fp)
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     c24:	e0fff517 	ldw	r3,-44(fp)
     c28:	00804034 	movhi	r2,256
     c2c:	10bfffc4 	addi	r2,r2,-1
     c30:	1884703a 	and	r2,r3,r2
     c34:	e0bff515 	stw	r2,-44(fp)
	}
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     c38:	e0bff517 	ldw	r2,-44(fp)
}
     c3c:	e037883a 	mov	sp,fp
     c40:	dfc00117 	ldw	ra,4(sp)
     c44:	df000017 	ldw	fp,0(sp)
     c48:	dec00204 	addi	sp,sp,8
     c4c:	f800283a 	ret

00000c50 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
     c50:	defffa04 	addi	sp,sp,-24
     c54:	dfc00515 	stw	ra,20(sp)
     c58:	df000415 	stw	fp,16(sp)
     c5c:	df000404 	addi	fp,sp,16
     c60:	e13ffe15 	stw	r4,-8(fp)
     c64:	e17fff15 	stw	r5,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     c68:	e0bffe17 	ldw	r2,-8(fp)
     c6c:	e0bffc15 	stw	r2,-16(fp)
	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	taskENTER_CRITICAL();
     c70:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
     c74:	e0bffc17 	ldw	r2,-16(fp)
     c78:	10800017 	ldw	r2,0(r2)
     c7c:	e0bffd15 	stw	r2,-12(fp)

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     c80:	e0bffc17 	ldw	r2,-16(fp)
     c84:	10c00017 	ldw	r3,0(r2)
     c88:	e0bfff17 	ldw	r2,-4(fp)
     c8c:	0084303a 	nor	r2,zero,r2
     c90:	1886703a 	and	r3,r3,r2
     c94:	e0bffc17 	ldw	r2,-16(fp)
     c98:	10c00015 	stw	r3,0(r2)
	}
	taskEXIT_CRITICAL();
     c9c:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
     ca0:	e0bffd17 	ldw	r2,-12(fp)
}
     ca4:	e037883a 	mov	sp,fp
     ca8:	dfc00117 	ldw	ra,4(sp)
     cac:	df000017 	ldw	fp,0(sp)
     cb0:	dec00204 	addi	sp,sp,8
     cb4:	f800283a 	ret

00000cb8 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
     cb8:	defffb04 	addi	sp,sp,-20
     cbc:	df000415 	stw	fp,16(sp)
     cc0:	df000404 	addi	fp,sp,16
     cc4:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxSavedInterruptStatus;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     cc8:	e0bfff17 	ldw	r2,-4(fp)
     ccc:	e0bffc15 	stw	r2,-16(fp)
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
     cd0:	e03ffd15 	stw	zero,-12(fp)
	{
		uxReturn = pxEventBits->uxEventBits;
     cd4:	e0bffc17 	ldw	r2,-16(fp)
     cd8:	10800017 	ldw	r2,0(r2)
     cdc:	e0bffe15 	stw	r2,-8(fp)
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
     ce0:	e0bffe17 	ldw	r2,-8(fp)
}
     ce4:	e037883a 	mov	sp,fp
     ce8:	df000017 	ldw	fp,0(sp)
     cec:	dec00104 	addi	sp,sp,4
     cf0:	f800283a 	ret

00000cf4 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
     cf4:	defff304 	addi	sp,sp,-52
     cf8:	dfc00c15 	stw	ra,48(sp)
     cfc:	df000b15 	stw	fp,44(sp)
     d00:	df000b04 	addi	fp,sp,44
     d04:	e13ffe15 	stw	r4,-8(fp)
     d08:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
     d0c:	e03ff615 	stw	zero,-40(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     d10:	e0bffe17 	ldw	r2,-8(fp)
     d14:	e0bff815 	stw	r2,-32(fp)
BaseType_t xMatchFound = pdFALSE;
     d18:	e03ff715 	stw	zero,-36(fp)
	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	pxList = &( pxEventBits->xTasksWaitingForBits );
     d1c:	e0bff817 	ldw	r2,-32(fp)
     d20:	10800104 	addi	r2,r2,4
     d24:	e0bff915 	stw	r2,-28(fp)
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     d28:	e0bff917 	ldw	r2,-28(fp)
     d2c:	10800204 	addi	r2,r2,8
     d30:	e0bffa15 	stw	r2,-24(fp)
	vTaskSuspendAll();
     d34:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
     d38:	e0bff917 	ldw	r2,-28(fp)
     d3c:	10800317 	ldw	r2,12(r2)
     d40:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
     d44:	e0bff817 	ldw	r2,-32(fp)
     d48:	10c00017 	ldw	r3,0(r2)
     d4c:	e0bfff17 	ldw	r2,-4(fp)
     d50:	1886b03a 	or	r3,r3,r2
     d54:	e0bff817 	ldw	r2,-32(fp)
     d58:	10c00015 	stw	r3,0(r2)

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     d5c:	00003306 	br	e2c <xEventGroupSetBits+0x138>
		{
			pxNext = listGET_NEXT( pxListItem );
     d60:	e0bff517 	ldw	r2,-44(fp)
     d64:	10800117 	ldw	r2,4(r2)
     d68:	e0bffb15 	stw	r2,-20(fp)
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
     d6c:	e0bff517 	ldw	r2,-44(fp)
     d70:	10800017 	ldw	r2,0(r2)
     d74:	e0bffc15 	stw	r2,-16(fp)
			xMatchFound = pdFALSE;
     d78:	e03ff715 	stw	zero,-36(fp)

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
     d7c:	e0bffc17 	ldw	r2,-16(fp)
     d80:	10bfc02c 	andhi	r2,r2,65280
     d84:	e0bffd15 	stw	r2,-12(fp)
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
     d88:	e0fffc17 	ldw	r3,-16(fp)
     d8c:	00804034 	movhi	r2,256
     d90:	10bfffc4 	addi	r2,r2,-1
     d94:	1884703a 	and	r2,r3,r2
     d98:	e0bffc15 	stw	r2,-16(fp)

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
     d9c:	e0bffd17 	ldw	r2,-12(fp)
     da0:	1081002c 	andhi	r2,r2,1024
     da4:	1000081e 	bne	r2,zero,dc8 <xEventGroupSetBits+0xd4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
     da8:	e0bff817 	ldw	r2,-32(fp)
     dac:	10c00017 	ldw	r3,0(r2)
     db0:	e0bffc17 	ldw	r2,-16(fp)
     db4:	1884703a 	and	r2,r3,r2
     db8:	10000b26 	beq	r2,zero,de8 <xEventGroupSetBits+0xf4>
				{
					xMatchFound = pdTRUE;
     dbc:	00800044 	movi	r2,1
     dc0:	e0bff715 	stw	r2,-36(fp)
     dc4:	00000806 	br	de8 <xEventGroupSetBits+0xf4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
     dc8:	e0bff817 	ldw	r2,-32(fp)
     dcc:	10c00017 	ldw	r3,0(r2)
     dd0:	e0bffc17 	ldw	r2,-16(fp)
     dd4:	1886703a 	and	r3,r3,r2
     dd8:	e0bffc17 	ldw	r2,-16(fp)
     ddc:	1880021e 	bne	r3,r2,de8 <xEventGroupSetBits+0xf4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
     de0:	00800044 	movi	r2,1
     de4:	e0bff715 	stw	r2,-36(fp)
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
     de8:	e0bff717 	ldw	r2,-36(fp)
     dec:	10000d26 	beq	r2,zero,e24 <xEventGroupSetBits+0x130>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
     df0:	e0bffd17 	ldw	r2,-12(fp)
     df4:	1080402c 	andhi	r2,r2,256
     df8:	10000426 	beq	r2,zero,e0c <xEventGroupSetBits+0x118>
				{
					uxBitsToClear |= uxBitsWaitedFor;
     dfc:	e0fff617 	ldw	r3,-40(fp)
     e00:	e0bffc17 	ldw	r2,-16(fp)
     e04:	1884b03a 	or	r2,r3,r2
     e08:	e0bff615 	stw	r2,-40(fp)
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				( void ) xTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
     e0c:	e0bff817 	ldw	r2,-32(fp)
     e10:	10800017 	ldw	r2,0(r2)
     e14:	10808034 	orhi	r2,r2,512
     e18:	100b883a 	mov	r5,r2
     e1c:	e13ff517 	ldw	r4,-44(fp)
     e20:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
     e24:	e0bffb17 	ldw	r2,-20(fp)
     e28:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     e2c:	e0fff517 	ldw	r3,-44(fp)
     e30:	e0bffa17 	ldw	r2,-24(fp)
     e34:	18bfca1e 	bne	r3,r2,d60 <__alt_data_end+0xf0000d60>
			pxListItem = pxNext;
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     e38:	e0bff817 	ldw	r2,-32(fp)
     e3c:	10c00017 	ldw	r3,0(r2)
     e40:	e0bff617 	ldw	r2,-40(fp)
     e44:	0084303a 	nor	r2,zero,r2
     e48:	1886703a 	and	r3,r3,r2
     e4c:	e0bff817 	ldw	r2,-32(fp)
     e50:	10c00015 	stw	r3,0(r2)
	}
	( void ) xTaskResumeAll();
     e54:	0002f980 	call	2f98 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
     e58:	e0bff817 	ldw	r2,-32(fp)
     e5c:	10800017 	ldw	r2,0(r2)
}
     e60:	e037883a 	mov	sp,fp
     e64:	dfc00117 	ldw	ra,4(sp)
     e68:	df000017 	ldw	fp,0(sp)
     e6c:	dec00204 	addi	sp,sp,8
     e70:	f800283a 	ret

00000e74 <vEventGroupDelete>:
/*-----------------------------------------------------------*/

void vEventGroupDelete( EventGroupHandle_t xEventGroup )
{
     e74:	defffb04 	addi	sp,sp,-20
     e78:	dfc00415 	stw	ra,16(sp)
     e7c:	df000315 	stw	fp,12(sp)
     e80:	df000304 	addi	fp,sp,12
     e84:	e13fff15 	stw	r4,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     e88:	e0bfff17 	ldw	r2,-4(fp)
     e8c:	e0bffd15 	stw	r2,-12(fp)
const List_t *pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
     e90:	e0bffd17 	ldw	r2,-12(fp)
     e94:	10800104 	addi	r2,r2,4
     e98:	e0bffe15 	stw	r2,-8(fp)

	vTaskSuspendAll();
     e9c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     ea0:	00000506 	br	eb8 <vEventGroupDelete+0x44>
		{
			/* Unblock the task, returning 0 as the event list is being deleted
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
     ea4:	e0bffe17 	ldw	r2,-8(fp)
     ea8:	10800317 	ldw	r2,12(r2)
     eac:	01408034 	movhi	r5,512
     eb0:	1009883a 	mov	r4,r2
     eb4:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>

	vTaskSuspendAll();
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     eb8:	e0bffe17 	ldw	r2,-8(fp)
     ebc:	10800017 	ldw	r2,0(r2)
     ec0:	103ff81e 	bne	r2,zero,ea4 <__alt_data_end+0xf0000ea4>
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
		}

		vPortFree( pxEventBits );
     ec4:	e13ffd17 	ldw	r4,-12(fp)
     ec8:	00011500 	call	1150 <vPortFree>
	}
	( void ) xTaskResumeAll();
     ecc:	0002f980 	call	2f98 <xTaskResumeAll>
}
     ed0:	0001883a 	nop
     ed4:	e037883a 	mov	sp,fp
     ed8:	dfc00117 	ldw	ra,4(sp)
     edc:	df000017 	ldw	fp,0(sp)
     ee0:	dec00204 	addi	sp,sp,8
     ee4:	f800283a 	ret

00000ee8 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
     ee8:	defffc04 	addi	sp,sp,-16
     eec:	dfc00315 	stw	ra,12(sp)
     ef0:	df000215 	stw	fp,8(sp)
     ef4:	df000204 	addi	fp,sp,8
     ef8:	e13ffe15 	stw	r4,-8(fp)
     efc:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
     f00:	e17fff17 	ldw	r5,-4(fp)
     f04:	e13ffe17 	ldw	r4,-8(fp)
     f08:	0000cf40 	call	cf4 <xEventGroupSetBits>
}
     f0c:	0001883a 	nop
     f10:	e037883a 	mov	sp,fp
     f14:	dfc00117 	ldw	ra,4(sp)
     f18:	df000017 	ldw	fp,0(sp)
     f1c:	dec00204 	addi	sp,sp,8
     f20:	f800283a 	ret

00000f24 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
     f24:	defffc04 	addi	sp,sp,-16
     f28:	dfc00315 	stw	ra,12(sp)
     f2c:	df000215 	stw	fp,8(sp)
     f30:	df000204 	addi	fp,sp,8
     f34:	e13ffe15 	stw	r4,-8(fp)
     f38:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
     f3c:	e17fff17 	ldw	r5,-4(fp)
     f40:	e13ffe17 	ldw	r4,-8(fp)
     f44:	0000c500 	call	c50 <xEventGroupClearBits>
}
     f48:	0001883a 	nop
     f4c:	e037883a 	mov	sp,fp
     f50:	dfc00117 	ldw	ra,4(sp)
     f54:	df000017 	ldw	fp,0(sp)
     f58:	dec00204 	addi	sp,sp,8
     f5c:	f800283a 	ret

00000f60 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
     f60:	defffb04 	addi	sp,sp,-20
     f64:	df000415 	stw	fp,16(sp)
     f68:	df000404 	addi	fp,sp,16
     f6c:	e13ffd15 	stw	r4,-12(fp)
     f70:	e17ffe15 	stw	r5,-8(fp)
     f74:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xWaitConditionMet = pdFALSE;
     f78:	e03ffc15 	stw	zero,-16(fp)

	if( xWaitForAllBits == pdFALSE )
     f7c:	e0bfff17 	ldw	r2,-4(fp)
     f80:	1000071e 	bne	r2,zero,fa0 <prvTestWaitCondition+0x40>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
     f84:	e0fffd17 	ldw	r3,-12(fp)
     f88:	e0bffe17 	ldw	r2,-8(fp)
     f8c:	1884703a 	and	r2,r3,r2
     f90:	10000a26 	beq	r2,zero,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     f94:	00800044 	movi	r2,1
     f98:	e0bffc15 	stw	r2,-16(fp)
     f9c:	00000706 	br	fbc <prvTestWaitCondition+0x5c>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
     fa0:	e0fffd17 	ldw	r3,-12(fp)
     fa4:	e0bffe17 	ldw	r2,-8(fp)
     fa8:	1886703a 	and	r3,r3,r2
     fac:	e0bffe17 	ldw	r2,-8(fp)
     fb0:	1880021e 	bne	r3,r2,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     fb4:	00800044 	movi	r2,1
     fb8:	e0bffc15 	stw	r2,-16(fp)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
     fbc:	e0bffc17 	ldw	r2,-16(fp)
}
     fc0:	e037883a 	mov	sp,fp
     fc4:	df000017 	ldw	fp,0(sp)
     fc8:	dec00104 	addi	sp,sp,4
     fcc:	f800283a 	ret

00000fd0 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
     fd0:	defff904 	addi	sp,sp,-28
     fd4:	dfc00615 	stw	ra,24(sp)
     fd8:	df000515 	stw	fp,20(sp)
     fdc:	df000504 	addi	fp,sp,20
     fe0:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
     fe4:	e03ffd15 	stw	zero,-12(fp)

        vTaskSuspendAll();
     fe8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
        {
                /* If this is the first call to malloc then the heap will require
                initialisation to setup the list of free blocks. */
                if( pxEnd == NULL )
     fec:	d0a02117 	ldw	r2,-32636(gp)
     ff0:	1000011e 	bne	r2,zero,ff8 <pvPortMalloc+0x28>
                {
                        prvHeapInit();
     ff4:	00012100 	call	1210 <prvHeapInit>
                }

                /* The wanted size is increased so it can contain a xBlockLink
                structure in addition to the requested amount of bytes. */
                if( xWantedSize > 0 )
     ff8:	e0bfff17 	ldw	r2,-4(fp)
     ffc:	10000d26 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                {
                        xWantedSize += heapSTRUCT_SIZE;
    1000:	00800304 	movi	r2,12
    1004:	10bfffcc 	andi	r2,r2,65535
    1008:	e0ffff17 	ldw	r3,-4(fp)
    100c:	1885883a 	add	r2,r3,r2
    1010:	e0bfff15 	stw	r2,-4(fp)

                        /* Ensure that blocks are always aligned to the required number of
                        bytes. */
                        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
    1014:	e0bfff17 	ldw	r2,-4(fp)
    1018:	108000cc 	andi	r2,r2,3
    101c:	10000526 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                        {
                                /* Byte alignment required. */
                                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    1020:	e0ffff17 	ldw	r3,-4(fp)
    1024:	00bfff04 	movi	r2,-4
    1028:	1884703a 	and	r2,r3,r2
    102c:	10800104 	addi	r2,r2,4
    1030:	e0bfff15 	stw	r2,-4(fp)
                        }
                }

                if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
    1034:	e0bfff17 	ldw	r2,-4(fp)
    1038:	10003e26 	beq	r2,zero,1134 <pvPortMalloc+0x164>
    103c:	00800234 	movhi	r2,8
    1040:	10b40004 	addi	r2,r2,-12288
    1044:	e0ffff17 	ldw	r3,-4(fp)
    1048:	18803a2e 	bgeu	r3,r2,1134 <pvPortMalloc+0x164>
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
    104c:	d0a01f04 	addi	r2,gp,-32644
    1050:	e0bffc15 	stw	r2,-16(fp)
                        pxBlock = xStart.pxNextFreeBlock;
    1054:	d0a01f17 	ldw	r2,-32644(gp)
    1058:	e0bffb15 	stw	r2,-20(fp)
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    105c:	00000506 	br	1074 <pvPortMalloc+0xa4>
                        {
                                pxPreviousBlock = pxBlock;
    1060:	e0bffb17 	ldw	r2,-20(fp)
    1064:	e0bffc15 	stw	r2,-16(fp)
                                pxBlock = pxBlock->pxNextFreeBlock;
    1068:	e0bffb17 	ldw	r2,-20(fp)
    106c:	10800017 	ldw	r2,0(r2)
    1070:	e0bffb15 	stw	r2,-20(fp)
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
                        pxBlock = xStart.pxNextFreeBlock;
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    1074:	e0bffb17 	ldw	r2,-20(fp)
    1078:	10c00117 	ldw	r3,4(r2)
    107c:	e0bfff17 	ldw	r2,-4(fp)
    1080:	1880032e 	bgeu	r3,r2,1090 <pvPortMalloc+0xc0>
    1084:	e0bffb17 	ldw	r2,-20(fp)
    1088:	10800017 	ldw	r2,0(r2)
    108c:	103ff41e 	bne	r2,zero,1060 <__alt_data_end+0xf0001060>
                                pxBlock = pxBlock->pxNextFreeBlock;
                        }

                        /* If the end marker was reached then a block of adequate size was
                        not found. */
                        if( pxBlock != pxEnd )
    1090:	d0a02117 	ldw	r2,-32636(gp)
    1094:	e0fffb17 	ldw	r3,-20(fp)
    1098:	18802626 	beq	r3,r2,1134 <pvPortMalloc+0x164>
                        {
                                /* Return the memory space - jumping over the xBlockLink structure
                                at its start. */
                                pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
    109c:	e0bffc17 	ldw	r2,-16(fp)
    10a0:	10c00017 	ldw	r3,0(r2)
    10a4:	00800304 	movi	r2,12
    10a8:	10bfffcc 	andi	r2,r2,65535
    10ac:	1885883a 	add	r2,r3,r2
    10b0:	e0bffd15 	stw	r2,-12(fp)

                                /* This block is being returned for use so must be taken out of
                                the     list of free blocks. */
                                pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    10b4:	e0bffb17 	ldw	r2,-20(fp)
    10b8:	10c00017 	ldw	r3,0(r2)
    10bc:	e0bffc17 	ldw	r2,-16(fp)
    10c0:	10c00015 	stw	r3,0(r2)

                                /* If the block is larger than required it can be split into two. */
                                if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    10c4:	e0bffb17 	ldw	r2,-20(fp)
    10c8:	10c00117 	ldw	r3,4(r2)
    10cc:	e0bfff17 	ldw	r2,-4(fp)
    10d0:	1887c83a 	sub	r3,r3,r2
    10d4:	00800304 	movi	r2,12
    10d8:	10bfffcc 	andi	r2,r2,65535
    10dc:	1085883a 	add	r2,r2,r2
    10e0:	10c00f2e 	bgeu	r2,r3,1120 <pvPortMalloc+0x150>
                                {
                                        /* This block is to be split into two.  Create a new block
                                        following the number of bytes requested. The void cast is
                                        used to prevent byte alignment warnings from the compiler. */
                                        pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
    10e4:	e0fffb17 	ldw	r3,-20(fp)
    10e8:	e0bfff17 	ldw	r2,-4(fp)
    10ec:	1885883a 	add	r2,r3,r2
    10f0:	e0bffe15 	stw	r2,-8(fp)

                                        /* Calculate the sizes of two blocks split from the single
                                        block. */
                                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    10f4:	e0bffb17 	ldw	r2,-20(fp)
    10f8:	10c00117 	ldw	r3,4(r2)
    10fc:	e0bfff17 	ldw	r2,-4(fp)
    1100:	1887c83a 	sub	r3,r3,r2
    1104:	e0bffe17 	ldw	r2,-8(fp)
    1108:	10c00115 	stw	r3,4(r2)
                                        pxBlock->xBlockSize = xWantedSize;
    110c:	e0bffb17 	ldw	r2,-20(fp)
    1110:	e0ffff17 	ldw	r3,-4(fp)
    1114:	10c00115 	stw	r3,4(r2)

                                        /* Insert the new block into the list of free blocks. */
                                        prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
    1118:	e13ffe17 	ldw	r4,-8(fp)
    111c:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                                }

                                xFreeBytesRemaining -= pxBlock->xBlockSize;
    1120:	d0e00217 	ldw	r3,-32760(gp)
    1124:	e0bffb17 	ldw	r2,-20(fp)
    1128:	10800117 	ldw	r2,4(r2)
    112c:	1885c83a 	sub	r2,r3,r2
    1130:	d0a00215 	stw	r2,-32760(gp)
                        }
                }
        }
        xTaskResumeAll();
    1134:	0002f980 	call	2f98 <xTaskResumeAll>
                        vApplicationMallocFailedHook();
                }
        }
        #endif

        return pvReturn;
    1138:	e0bffd17 	ldw	r2,-12(fp)
}
    113c:	e037883a 	mov	sp,fp
    1140:	dfc00117 	ldw	ra,4(sp)
    1144:	df000017 	ldw	fp,0(sp)
    1148:	dec00204 	addi	sp,sp,8
    114c:	f800283a 	ret

00001150 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    1150:	defffb04 	addi	sp,sp,-20
    1154:	dfc00415 	stw	ra,16(sp)
    1158:	df000315 	stw	fp,12(sp)
    115c:	df000304 	addi	fp,sp,12
    1160:	e13fff15 	stw	r4,-4(fp)
unsigned char *puc = ( unsigned char * ) pv;
    1164:	e0bfff17 	ldw	r2,-4(fp)
    1168:	e0bffd15 	stw	r2,-12(fp)
xBlockLink *pxLink;

        if( pv != NULL )
    116c:	e0bfff17 	ldw	r2,-4(fp)
    1170:	10001126 	beq	r2,zero,11b8 <vPortFree+0x68>
        {
                /* The memory being freed will have an xBlockLink structure immediately
                before it. */
                puc -= heapSTRUCT_SIZE;
    1174:	00800304 	movi	r2,12
    1178:	10bfffcc 	andi	r2,r2,65535
    117c:	0085c83a 	sub	r2,zero,r2
    1180:	e0fffd17 	ldw	r3,-12(fp)
    1184:	1885883a 	add	r2,r3,r2
    1188:	e0bffd15 	stw	r2,-12(fp)

                /* This casting is to keep the compiler from issuing warnings. */
                pxLink = ( void * ) puc;
    118c:	e0bffd17 	ldw	r2,-12(fp)
    1190:	e0bffe15 	stw	r2,-8(fp)

                vTaskSuspendAll();
    1194:	0002f6c0 	call	2f6c <vTaskSuspendAll>
                {
                        /* Add this block to the list of free blocks. */
                        xFreeBytesRemaining += pxLink->xBlockSize;
    1198:	e0bffe17 	ldw	r2,-8(fp)
    119c:	10c00117 	ldw	r3,4(r2)
    11a0:	d0a00217 	ldw	r2,-32760(gp)
    11a4:	1885883a 	add	r2,r3,r2
    11a8:	d0a00215 	stw	r2,-32760(gp)
                        prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
    11ac:	e13ffe17 	ldw	r4,-8(fp)
    11b0:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                }
                xTaskResumeAll();
    11b4:	0002f980 	call	2f98 <xTaskResumeAll>
        }
}
    11b8:	0001883a 	nop
    11bc:	e037883a 	mov	sp,fp
    11c0:	dfc00117 	ldw	ra,4(sp)
    11c4:	df000017 	ldw	fp,0(sp)
    11c8:	dec00204 	addi	sp,sp,8
    11cc:	f800283a 	ret

000011d0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
    11d0:	deffff04 	addi	sp,sp,-4
    11d4:	df000015 	stw	fp,0(sp)
    11d8:	d839883a 	mov	fp,sp
        return xFreeBytesRemaining;
    11dc:	d0a00217 	ldw	r2,-32760(gp)
}
    11e0:	e037883a 	mov	sp,fp
    11e4:	df000017 	ldw	fp,0(sp)
    11e8:	dec00104 	addi	sp,sp,4
    11ec:	f800283a 	ret

000011f0 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
    11f0:	deffff04 	addi	sp,sp,-4
    11f4:	df000015 	stw	fp,0(sp)
    11f8:	d839883a 	mov	fp,sp
        /* This just exists to keep the linker quiet. */
}
    11fc:	0001883a 	nop
    1200:	e037883a 	mov	sp,fp
    1204:	df000017 	ldw	fp,0(sp)
    1208:	dec00104 	addi	sp,sp,4
    120c:	f800283a 	ret

00001210 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
    1210:	defffd04 	addi	sp,sp,-12
    1214:	df000215 	stw	fp,8(sp)
    1218:	df000204 	addi	fp,sp,8
        /* Ensure the start of the heap is aligned. */
        configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

        /* xStart is used to hold a pointer to the first item in the list of free
        blocks.  The void cast is used to prevent compiler warnings. */
        xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
    121c:	00820034 	movhi	r2,2048
    1220:	1089c104 	addi	r2,r2,9988
    1224:	d0a01f15 	stw	r2,-32644(gp)
        xStart.xBlockSize = ( size_t ) 0;
    1228:	d0202015 	stw	zero,-32640(gp)

        /* pxEnd is used to mark the end of the list of free blocks and is inserted
        at the end of the heap space. */
        pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
    122c:	00c00234 	movhi	r3,8
    1230:	18f40004 	addi	r3,r3,-12288
    1234:	00820034 	movhi	r2,2048
    1238:	1089c104 	addi	r2,r2,9988
    123c:	1885883a 	add	r2,r3,r2
    1240:	e0bffe15 	stw	r2,-8(fp)
        pucHeapEnd -= heapSTRUCT_SIZE;
    1244:	00800304 	movi	r2,12
    1248:	10bfffcc 	andi	r2,r2,65535
    124c:	0085c83a 	sub	r2,zero,r2
    1250:	e0fffe17 	ldw	r3,-8(fp)
    1254:	1885883a 	add	r2,r3,r2
    1258:	e0bffe15 	stw	r2,-8(fp)
        pxEnd = ( void * ) pucHeapEnd;
    125c:	e0bffe17 	ldw	r2,-8(fp)
    1260:	d0a02115 	stw	r2,-32636(gp)
        configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
        pxEnd->xBlockSize = 0;
    1264:	d0a02117 	ldw	r2,-32636(gp)
    1268:	10000115 	stw	zero,4(r2)
        pxEnd->pxNextFreeBlock = NULL;
    126c:	d0a02117 	ldw	r2,-32636(gp)
    1270:	10000015 	stw	zero,0(r2)

        /* To start with there is a single free block that is sized to take up the
        entire heap space, minus the space taken by pxEnd. */
        pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
    1274:	00820034 	movhi	r2,2048
    1278:	1089c104 	addi	r2,r2,9988
    127c:	e0bfff15 	stw	r2,-4(fp)
        pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
    1280:	00800234 	movhi	r2,8
    1284:	10b40004 	addi	r2,r2,-12288
    1288:	00c00304 	movi	r3,12
    128c:	18ffffcc 	andi	r3,r3,65535
    1290:	10c7c83a 	sub	r3,r2,r3
    1294:	e0bfff17 	ldw	r2,-4(fp)
    1298:	10c00115 	stw	r3,4(r2)
        pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
    129c:	d0e02117 	ldw	r3,-32636(gp)
    12a0:	e0bfff17 	ldw	r2,-4(fp)
    12a4:	10c00015 	stw	r3,0(r2)

        /* The heap now contains pxEnd. */
        xFreeBytesRemaining -= heapSTRUCT_SIZE;
    12a8:	d0e00217 	ldw	r3,-32760(gp)
    12ac:	00800304 	movi	r2,12
    12b0:	10bfffcc 	andi	r2,r2,65535
    12b4:	1885c83a 	sub	r2,r3,r2
    12b8:	d0a00215 	stw	r2,-32760(gp)
}
    12bc:	0001883a 	nop
    12c0:	e037883a 	mov	sp,fp
    12c4:	df000017 	ldw	fp,0(sp)
    12c8:	dec00104 	addi	sp,sp,4
    12cc:	f800283a 	ret

000012d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
    12d0:	defffc04 	addi	sp,sp,-16
    12d4:	df000315 	stw	fp,12(sp)
    12d8:	df000304 	addi	fp,sp,12
    12dc:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxIterator;
unsigned char *puc;

        /* Iterate through the list until a block is found that has a higher address
        than the block being inserted. */
        for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
    12e0:	d0a01f04 	addi	r2,gp,-32644
    12e4:	e0bffd15 	stw	r2,-12(fp)
    12e8:	00000306 	br	12f8 <prvInsertBlockIntoFreeList+0x28>
    12ec:	e0bffd17 	ldw	r2,-12(fp)
    12f0:	10800017 	ldw	r2,0(r2)
    12f4:	e0bffd15 	stw	r2,-12(fp)
    12f8:	e0bffd17 	ldw	r2,-12(fp)
    12fc:	10c00017 	ldw	r3,0(r2)
    1300:	e0bfff17 	ldw	r2,-4(fp)
    1304:	18bff936 	bltu	r3,r2,12ec <__alt_data_end+0xf00012ec>
                /* Nothing to do here, just iterate to the right position. */
        }

        /* Do the block being inserted, and the block it is being inserted after
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxIterator;
    1308:	e0bffd17 	ldw	r2,-12(fp)
    130c:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
    1310:	e0bffd17 	ldw	r2,-12(fp)
    1314:	10800117 	ldw	r2,4(r2)
    1318:	e0fffe17 	ldw	r3,-8(fp)
    131c:	1887883a 	add	r3,r3,r2
    1320:	e0bfff17 	ldw	r2,-4(fp)
    1324:	1880091e 	bne	r3,r2,134c <prvInsertBlockIntoFreeList+0x7c>
        {
                pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
    1328:	e0bffd17 	ldw	r2,-12(fp)
    132c:	10c00117 	ldw	r3,4(r2)
    1330:	e0bfff17 	ldw	r2,-4(fp)
    1334:	10800117 	ldw	r2,4(r2)
    1338:	1887883a 	add	r3,r3,r2
    133c:	e0bffd17 	ldw	r2,-12(fp)
    1340:	10c00115 	stw	r3,4(r2)
                pxBlockToInsert = pxIterator;
    1344:	e0bffd17 	ldw	r2,-12(fp)
    1348:	e0bfff15 	stw	r2,-4(fp)
        }

        /* Do the block being inserted, and the block it is being inserted before
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxBlockToInsert;
    134c:	e0bfff17 	ldw	r2,-4(fp)
    1350:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
    1354:	e0bfff17 	ldw	r2,-4(fp)
    1358:	10800117 	ldw	r2,4(r2)
    135c:	e0fffe17 	ldw	r3,-8(fp)
    1360:	1887883a 	add	r3,r3,r2
    1364:	e0bffd17 	ldw	r2,-12(fp)
    1368:	10800017 	ldw	r2,0(r2)
    136c:	1880161e 	bne	r3,r2,13c8 <prvInsertBlockIntoFreeList+0xf8>
        {
                if( pxIterator->pxNextFreeBlock != pxEnd )
    1370:	e0bffd17 	ldw	r2,-12(fp)
    1374:	10c00017 	ldw	r3,0(r2)
    1378:	d0a02117 	ldw	r2,-32636(gp)
    137c:	18800e26 	beq	r3,r2,13b8 <prvInsertBlockIntoFreeList+0xe8>
                {
                        /* Form one big block from the two blocks. */
                        pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
    1380:	e0bfff17 	ldw	r2,-4(fp)
    1384:	10c00117 	ldw	r3,4(r2)
    1388:	e0bffd17 	ldw	r2,-12(fp)
    138c:	10800017 	ldw	r2,0(r2)
    1390:	10800117 	ldw	r2,4(r2)
    1394:	1887883a 	add	r3,r3,r2
    1398:	e0bfff17 	ldw	r2,-4(fp)
    139c:	10c00115 	stw	r3,4(r2)
                        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
    13a0:	e0bffd17 	ldw	r2,-12(fp)
    13a4:	10800017 	ldw	r2,0(r2)
    13a8:	10c00017 	ldw	r3,0(r2)
    13ac:	e0bfff17 	ldw	r2,-4(fp)
    13b0:	10c00015 	stw	r3,0(r2)
    13b4:	00000806 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
                else
                {
                        pxBlockToInsert->pxNextFreeBlock = pxEnd;
    13b8:	d0e02117 	ldw	r3,-32636(gp)
    13bc:	e0bfff17 	ldw	r2,-4(fp)
    13c0:	10c00015 	stw	r3,0(r2)
    13c4:	00000406 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
        }
        else
        {
                pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
    13c8:	e0bffd17 	ldw	r2,-12(fp)
    13cc:	10c00017 	ldw	r3,0(r2)
    13d0:	e0bfff17 	ldw	r2,-4(fp)
    13d4:	10c00015 	stw	r3,0(r2)

        /* If the block being inserted plugged a gab, so was merged with the block
        before and the block after, then it's pxNextFreeBlock pointer will have
        already been set, and should not be set here as that would make it point
        to itself. */
        if( pxIterator != pxBlockToInsert )
    13d8:	e0fffd17 	ldw	r3,-12(fp)
    13dc:	e0bfff17 	ldw	r2,-4(fp)
    13e0:	18800326 	beq	r3,r2,13f0 <prvInsertBlockIntoFreeList+0x120>
        {
                pxIterator->pxNextFreeBlock = pxBlockToInsert;
    13e4:	e0bffd17 	ldw	r2,-12(fp)
    13e8:	e0ffff17 	ldw	r3,-4(fp)
    13ec:	10c00015 	stw	r3,0(r2)
        }
}
    13f0:	0001883a 	nop
    13f4:	e037883a 	mov	sp,fp
    13f8:	df000017 	ldw	fp,0(sp)
    13fc:	dec00104 	addi	sp,sp,4
    1400:	f800283a 	ret

00001404 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    1404:	defffe04 	addi	sp,sp,-8
    1408:	df000115 	stw	fp,4(sp)
    140c:	df000104 	addi	fp,sp,4
    1410:	e13fff15 	stw	r4,-4(fp)
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1414:	e0bfff17 	ldw	r2,-4(fp)
    1418:	10c00204 	addi	r3,r2,8
    141c:	e0bfff17 	ldw	r2,-4(fp)
    1420:	10c00115 	stw	r3,4(r2)

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    1424:	e0bfff17 	ldw	r2,-4(fp)
    1428:	00ffffc4 	movi	r3,-1
    142c:	10c00215 	stw	r3,8(r2)

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1430:	e0bfff17 	ldw	r2,-4(fp)
    1434:	10c00204 	addi	r3,r2,8
    1438:	e0bfff17 	ldw	r2,-4(fp)
    143c:	10c00315 	stw	r3,12(r2)
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1440:	e0bfff17 	ldw	r2,-4(fp)
    1444:	10c00204 	addi	r3,r2,8
    1448:	e0bfff17 	ldw	r2,-4(fp)
    144c:	10c00415 	stw	r3,16(r2)

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    1450:	e0bfff17 	ldw	r2,-4(fp)
    1454:	10000015 	stw	zero,0(r2)

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    1458:	0001883a 	nop
    145c:	e037883a 	mov	sp,fp
    1460:	df000017 	ldw	fp,0(sp)
    1464:	dec00104 	addi	sp,sp,4
    1468:	f800283a 	ret

0000146c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    146c:	defffe04 	addi	sp,sp,-8
    1470:	df000115 	stw	fp,4(sp)
    1474:	df000104 	addi	fp,sp,4
    1478:	e13fff15 	stw	r4,-4(fp)
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    147c:	e0bfff17 	ldw	r2,-4(fp)
    1480:	10000415 	stw	zero,16(r2)

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    1484:	0001883a 	nop
    1488:	e037883a 	mov	sp,fp
    148c:	df000017 	ldw	fp,0(sp)
    1490:	dec00104 	addi	sp,sp,4
    1494:	f800283a 	ret

00001498 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1498:	defffc04 	addi	sp,sp,-16
    149c:	df000315 	stw	fp,12(sp)
    14a0:	df000304 	addi	fp,sp,12
    14a4:	e13ffe15 	stw	r4,-8(fp)
    14a8:	e17fff15 	stw	r5,-4(fp)
ListItem_t * const pxIndex = pxList->pxIndex;
    14ac:	e0bffe17 	ldw	r2,-8(fp)
    14b0:	10800117 	ldw	r2,4(r2)
    14b4:	e0bffd15 	stw	r2,-12(fp)
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    14b8:	e0bfff17 	ldw	r2,-4(fp)
    14bc:	e0fffd17 	ldw	r3,-12(fp)
    14c0:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    14c4:	e0bffd17 	ldw	r2,-12(fp)
    14c8:	10c00217 	ldw	r3,8(r2)
    14cc:	e0bfff17 	ldw	r2,-4(fp)
    14d0:	10c00215 	stw	r3,8(r2)
	pxIndex->pxPrevious->pxNext = pxNewListItem;
    14d4:	e0bffd17 	ldw	r2,-12(fp)
    14d8:	10800217 	ldw	r2,8(r2)
    14dc:	e0ffff17 	ldw	r3,-4(fp)
    14e0:	10c00115 	stw	r3,4(r2)
	pxIndex->pxPrevious = pxNewListItem;
    14e4:	e0bffd17 	ldw	r2,-12(fp)
    14e8:	e0ffff17 	ldw	r3,-4(fp)
    14ec:	10c00215 	stw	r3,8(r2)

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    14f0:	e0bfff17 	ldw	r2,-4(fp)
    14f4:	e0fffe17 	ldw	r3,-8(fp)
    14f8:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    14fc:	e0bffe17 	ldw	r2,-8(fp)
    1500:	10800017 	ldw	r2,0(r2)
    1504:	10c00044 	addi	r3,r2,1
    1508:	e0bffe17 	ldw	r2,-8(fp)
    150c:	10c00015 	stw	r3,0(r2)
}
    1510:	0001883a 	nop
    1514:	e037883a 	mov	sp,fp
    1518:	df000017 	ldw	fp,0(sp)
    151c:	dec00104 	addi	sp,sp,4
    1520:	f800283a 	ret

00001524 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1524:	defffb04 	addi	sp,sp,-20
    1528:	df000415 	stw	fp,16(sp)
    152c:	df000404 	addi	fp,sp,16
    1530:	e13ffe15 	stw	r4,-8(fp)
    1534:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    1538:	e0bfff17 	ldw	r2,-4(fp)
    153c:	10800017 	ldw	r2,0(r2)
    1540:	e0bffd15 	stw	r2,-12(fp)
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    1544:	e0bffd17 	ldw	r2,-12(fp)
    1548:	10bfffd8 	cmpnei	r2,r2,-1
    154c:	1000041e 	bne	r2,zero,1560 <vListInsert+0x3c>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    1550:	e0bffe17 	ldw	r2,-8(fp)
    1554:	10800417 	ldw	r2,16(r2)
    1558:	e0bffc15 	stw	r2,-16(fp)
    155c:	00000c06 	br	1590 <vListInsert+0x6c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1560:	e0bffe17 	ldw	r2,-8(fp)
    1564:	10800204 	addi	r2,r2,8
    1568:	e0bffc15 	stw	r2,-16(fp)
    156c:	00000306 	br	157c <vListInsert+0x58>
    1570:	e0bffc17 	ldw	r2,-16(fp)
    1574:	10800117 	ldw	r2,4(r2)
    1578:	e0bffc15 	stw	r2,-16(fp)
    157c:	e0bffc17 	ldw	r2,-16(fp)
    1580:	10800117 	ldw	r2,4(r2)
    1584:	10800017 	ldw	r2,0(r2)
    1588:	e0fffd17 	ldw	r3,-12(fp)
    158c:	18bff82e 	bgeu	r3,r2,1570 <__alt_data_end+0xf0001570>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    1590:	e0bffc17 	ldw	r2,-16(fp)
    1594:	10c00117 	ldw	r3,4(r2)
    1598:	e0bfff17 	ldw	r2,-4(fp)
    159c:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    15a0:	e0bfff17 	ldw	r2,-4(fp)
    15a4:	10800117 	ldw	r2,4(r2)
    15a8:	e0ffff17 	ldw	r3,-4(fp)
    15ac:	10c00215 	stw	r3,8(r2)
	pxNewListItem->pxPrevious = pxIterator;
    15b0:	e0bfff17 	ldw	r2,-4(fp)
    15b4:	e0fffc17 	ldw	r3,-16(fp)
    15b8:	10c00215 	stw	r3,8(r2)
	pxIterator->pxNext = pxNewListItem;
    15bc:	e0bffc17 	ldw	r2,-16(fp)
    15c0:	e0ffff17 	ldw	r3,-4(fp)
    15c4:	10c00115 	stw	r3,4(r2)

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    15c8:	e0bfff17 	ldw	r2,-4(fp)
    15cc:	e0fffe17 	ldw	r3,-8(fp)
    15d0:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    15d4:	e0bffe17 	ldw	r2,-8(fp)
    15d8:	10800017 	ldw	r2,0(r2)
    15dc:	10c00044 	addi	r3,r2,1
    15e0:	e0bffe17 	ldw	r2,-8(fp)
    15e4:	10c00015 	stw	r3,0(r2)
}
    15e8:	0001883a 	nop
    15ec:	e037883a 	mov	sp,fp
    15f0:	df000017 	ldw	fp,0(sp)
    15f4:	dec00104 	addi	sp,sp,4
    15f8:	f800283a 	ret

000015fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    15fc:	defffd04 	addi	sp,sp,-12
    1600:	df000215 	stw	fp,8(sp)
    1604:	df000204 	addi	fp,sp,8
    1608:	e13fff15 	stw	r4,-4(fp)
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    160c:	e0bfff17 	ldw	r2,-4(fp)
    1610:	10800417 	ldw	r2,16(r2)
    1614:	e0bffe15 	stw	r2,-8(fp)

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    1618:	e0bfff17 	ldw	r2,-4(fp)
    161c:	10800117 	ldw	r2,4(r2)
    1620:	e0ffff17 	ldw	r3,-4(fp)
    1624:	18c00217 	ldw	r3,8(r3)
    1628:	10c00215 	stw	r3,8(r2)
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    162c:	e0bfff17 	ldw	r2,-4(fp)
    1630:	10800217 	ldw	r2,8(r2)
    1634:	e0ffff17 	ldw	r3,-4(fp)
    1638:	18c00117 	ldw	r3,4(r3)
    163c:	10c00115 	stw	r3,4(r2)

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    1640:	e0bffe17 	ldw	r2,-8(fp)
    1644:	10c00117 	ldw	r3,4(r2)
    1648:	e0bfff17 	ldw	r2,-4(fp)
    164c:	1880041e 	bne	r3,r2,1660 <uxListRemove+0x64>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    1650:	e0bfff17 	ldw	r2,-4(fp)
    1654:	10c00217 	ldw	r3,8(r2)
    1658:	e0bffe17 	ldw	r2,-8(fp)
    165c:	10c00115 	stw	r3,4(r2)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    1660:	e0bfff17 	ldw	r2,-4(fp)
    1664:	10000415 	stw	zero,16(r2)
	( pxList->uxNumberOfItems )--;
    1668:	e0bffe17 	ldw	r2,-8(fp)
    166c:	10800017 	ldw	r2,0(r2)
    1670:	10ffffc4 	addi	r3,r2,-1
    1674:	e0bffe17 	ldw	r2,-8(fp)
    1678:	10c00015 	stw	r3,0(r2)

	return pxList->uxNumberOfItems;
    167c:	e0bffe17 	ldw	r2,-8(fp)
    1680:	10800017 	ldw	r2,0(r2)
}
    1684:	e037883a 	mov	sp,fp
    1688:	df000017 	ldw	fp,0(sp)
    168c:	dec00104 	addi	sp,sp,4
    1690:	f800283a 	ret

00001694 <vApplicationStackOverflowHook>:
#define configTICK_RATE_HZ 1000
#define configCPU_CLOCK_HZ TIMER1MS_FREQ
#define SYS_CLK_IRQ TIMER1MS_IRQ
//stack overflow hook
void vApplicationStackOverflowHook(TaskHandle_t *pxTask, signed char *pcTaskName )
{
    1694:	defffc04 	addi	sp,sp,-16
    1698:	dfc00315 	stw	ra,12(sp)
    169c:	df000215 	stw	fp,8(sp)
    16a0:	df000204 	addi	fp,sp,8
    16a4:	e13ffe15 	stw	r4,-8(fp)
    16a8:	e17fff15 	stw	r5,-4(fp)
	printf("[free_rtos] Application stack overflow at task: %s\n", pcTaskName);
    16ac:	e17fff17 	ldw	r5,-4(fp)
    16b0:	01020034 	movhi	r4,2048
    16b4:	21000004 	addi	r4,r4,0
    16b8:	00085740 	call	8574 <printf>
}
    16bc:	0001883a 	nop
    16c0:	e037883a 	mov	sp,fp
    16c4:	dfc00117 	ldw	ra,4(sp)
    16c8:	df000017 	ldw	fp,0(sp)
    16cc:	dec00204 	addi	sp,sp,8
    16d0:	f800283a 	ret

000016d4 <prvReadGp>:
void vPortSysTickHandler( void * context, alt_u32 id );

/*-----------------------------------------------------------*/

static void prvReadGp( uint32_t *ulValue )
{
    16d4:	defffe04 	addi	sp,sp,-8
    16d8:	df000115 	stw	fp,4(sp)
    16dc:	df000104 	addi	fp,sp,4
    16e0:	e13fff15 	stw	r4,-4(fp)
	asm( "stw gp, (%0)" :: "r"(ulValue) );
    16e4:	e0bfff17 	ldw	r2,-4(fp)
    16e8:	16800015 	stw	gp,0(r2)
}
    16ec:	0001883a 	nop
    16f0:	e037883a 	mov	sp,fp
    16f4:	df000017 	ldw	fp,0(sp)
    16f8:	dec00104 	addi	sp,sp,4
    16fc:	f800283a 	ret

00001700 <pxPortInitialiseStack>:

/* 
 * See header file for description. 
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{    
    1700:	defff904 	addi	sp,sp,-28
    1704:	dfc00615 	stw	ra,24(sp)
    1708:	df000515 	stw	fp,20(sp)
    170c:	df000504 	addi	fp,sp,20
    1710:	e13ffd15 	stw	r4,-12(fp)
    1714:	e17ffe15 	stw	r5,-8(fp)
    1718:	e1bfff15 	stw	r6,-4(fp)
StackType_t *pxFramePointer = pxTopOfStack - 1;
    171c:	e0bffd17 	ldw	r2,-12(fp)
    1720:	10bfff04 	addi	r2,r2,-4
    1724:	e0bffb15 	stw	r2,-20(fp)
StackType_t xGlobalPointer;

    prvReadGp( &xGlobalPointer ); 
    1728:	e0bffc04 	addi	r2,fp,-16
    172c:	1009883a 	mov	r4,r2
    1730:	00016d40 	call	16d4 <prvReadGp>

    /* End of stack marker. */
    *pxTopOfStack = 0xdeadbeef;
    1734:	e0fffd17 	ldw	r3,-12(fp)
    1738:	00b7abb4 	movhi	r2,57006
    173c:	10afbbc4 	addi	r2,r2,-16657
    1740:	18800015 	stw	r2,0(r3)
    pxTopOfStack--;
    1744:	e0bffd17 	ldw	r2,-12(fp)
    1748:	10bfff04 	addi	r2,r2,-4
    174c:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pxFramePointer; 
    1750:	e0fffb17 	ldw	r3,-20(fp)
    1754:	e0bffd17 	ldw	r2,-12(fp)
    1758:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    175c:	e0bffd17 	ldw	r2,-12(fp)
    1760:	10bfff04 	addi	r2,r2,-4
    1764:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = xGlobalPointer; 
    1768:	e0fffc17 	ldw	r3,-16(fp)
    176c:	e0bffd17 	ldw	r2,-12(fp)
    1770:	10c00015 	stw	r3,0(r2)
    
    /* Space for R23 to R16. */
    pxTopOfStack -= 9;
    1774:	e0bffd17 	ldw	r2,-12(fp)
    1778:	10bff704 	addi	r2,r2,-36
    177c:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = ( StackType_t ) pxCode; 
    1780:	e0fffe17 	ldw	r3,-8(fp)
    1784:	e0bffd17 	ldw	r2,-12(fp)
    1788:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    178c:	e0bffd17 	ldw	r2,-12(fp)
    1790:	10bfff04 	addi	r2,r2,-4
    1794:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = portINITIAL_ESTATUS; 
    1798:	e0bffd17 	ldw	r2,-12(fp)
    179c:	00c00044 	movi	r3,1
    17a0:	10c00015 	stw	r3,0(r2)

    /* Space for R15 to R5. */    
    pxTopOfStack -= 12;
    17a4:	e0bffd17 	ldw	r2,-12(fp)
    17a8:	10bff404 	addi	r2,r2,-48
    17ac:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pvParameters; 
    17b0:	e0ffff17 	ldw	r3,-4(fp)
    17b4:	e0bffd17 	ldw	r2,-12(fp)
    17b8:	10c00015 	stw	r3,0(r2)

    /* Space for R3 to R1, muldiv and RA. */
    pxTopOfStack -= 5;
    17bc:	e0bffd17 	ldw	r2,-12(fp)
    17c0:	10bffb04 	addi	r2,r2,-20
    17c4:	e0bffd15 	stw	r2,-12(fp)
    
    return pxTopOfStack;
    17c8:	e0bffd17 	ldw	r2,-12(fp)
}
    17cc:	e037883a 	mov	sp,fp
    17d0:	dfc00117 	ldw	ra,4(sp)
    17d4:	df000017 	ldw	fp,0(sp)
    17d8:	dec00204 	addi	sp,sp,8
    17dc:	f800283a 	ret

000017e0 <xPortStartScheduler>:

/* 
 * See header file for description. 
 */
BaseType_t xPortStartScheduler( void )
{
    17e0:	defffe04 	addi	sp,sp,-8
    17e4:	dfc00115 	stw	ra,4(sp)
    17e8:	df000015 	stw	fp,0(sp)
    17ec:	d839883a 	mov	fp,sp
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
    17f0:	00018380 	call	1838 <prvSetupTimerInterrupt>
    17f4:	00800034 	movhi	r2,0
	
	/* Start the first task. */
    asm volatile (  " movia r2, restore_sp_from_pxCurrentTCB        \n"
    17f8:	10803104 	addi	r2,r2,196
    17fc:	1000683a 	jmp	r2
                    " jmp r2                                          " );

	/* Should not get here! */
	return 0;
    1800:	0005883a 	mov	r2,zero
}
    1804:	e037883a 	mov	sp,fp
    1808:	dfc00117 	ldw	ra,4(sp)
    180c:	df000017 	ldw	fp,0(sp)
    1810:	dec00204 	addi	sp,sp,8
    1814:	f800283a 	ret

00001818 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
    1818:	deffff04 	addi	sp,sp,-4
    181c:	df000015 	stw	fp,0(sp)
    1820:	d839883a 	mov	fp,sp
	/* It is unlikely that the NIOS2 port will require this function as there
	is nothing to return to.  */
}
    1824:	0001883a 	nop
    1828:	e037883a 	mov	sp,fp
    182c:	df000017 	ldw	fp,0(sp)
    1830:	dec00104 	addi	sp,sp,4
    1834:	f800283a 	ret

00001838 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
    1838:	defffe04 	addi	sp,sp,-8
    183c:	dfc00115 	stw	ra,4(sp)
    1840:	df000015 	stw	fp,0(sp)
    1844:	d839883a 	mov	fp,sp
	/* Try to register the interrupt handler. */
	if ( -EINVAL == alt_irq_register( SYS_CLK_IRQ, 0x0, vPortSysTickHandler ) )
    1848:	01800034 	movhi	r6,0
    184c:	31863504 	addi	r6,r6,6356
    1850:	000b883a 	mov	r5,zero
    1854:	0009883a 	mov	r4,zero
    1858:	00019200 	call	1920 <alt_irq_register>
    185c:	10bffa98 	cmpnei	r2,r2,-22
    1860:	1000021e 	bne	r2,zero,186c <prvSetupTimerInterrupt+0x34>
	{ 
		/* Failed to install the Interrupt Handler. */
		asm( "break" );
    1864:	003da03a 	break	0
    1868:	00001006 	br	18ac <prvSetupTimerInterrupt+0x74>
	}
	else
	{
		/* Configure SysTick to interrupt at the requested rate. */
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_STOP_MSK );
    186c:	00c00204 	movi	r3,8
    1870:	00800134 	movhi	r2,4
    1874:	108c1104 	addi	r2,r2,12356
    1878:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODL( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) & 0xFFFF );
    187c:	00e1a814 	movui	r3,34464
    1880:	00800134 	movhi	r2,4
    1884:	108c1204 	addi	r2,r2,12360
    1888:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODH( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) >> 16 );
    188c:	00c00044 	movi	r3,1
    1890:	00800134 	movhi	r2,4
    1894:	108c1304 	addi	r2,r2,12364
    1898:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_CONT_MSK | ALTERA_AVALON_TIMER_CONTROL_START_MSK | ALTERA_AVALON_TIMER_CONTROL_ITO_MSK );	
    189c:	00c001c4 	movi	r3,7
    18a0:	00800134 	movhi	r2,4
    18a4:	108c1104 	addi	r2,r2,12356
    18a8:	10c00035 	stwio	r3,0(r2)
	} 

	/* Clear any already pending interrupts generated by the Timer. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18ac:	00ffff84 	movi	r3,-2
    18b0:	00800134 	movhi	r2,4
    18b4:	108c1004 	addi	r2,r2,12352
    18b8:	10c00035 	stwio	r3,0(r2)
}
    18bc:	0001883a 	nop
    18c0:	e037883a 	mov	sp,fp
    18c4:	dfc00117 	ldw	ra,4(sp)
    18c8:	df000017 	ldw	fp,0(sp)
    18cc:	dec00204 	addi	sp,sp,8
    18d0:	f800283a 	ret

000018d4 <vPortSysTickHandler>:
/*-----------------------------------------------------------*/

void vPortSysTickHandler( void * context, alt_u32 id )
{
    18d4:	defffc04 	addi	sp,sp,-16
    18d8:	dfc00315 	stw	ra,12(sp)
    18dc:	df000215 	stw	fp,8(sp)
    18e0:	df000204 	addi	fp,sp,8
    18e4:	e13ffe15 	stw	r4,-8(fp)
    18e8:	e17fff15 	stw	r5,-4(fp)
	/* Increment the kernel tick. */
	if( xTaskIncrementTick() != pdFALSE )
    18ec:	00031500 	call	3150 <xTaskIncrementTick>
    18f0:	10000126 	beq	r2,zero,18f8 <vPortSysTickHandler+0x24>
	{
        vTaskSwitchContext();
    18f4:	00033140 	call	3314 <vTaskSwitchContext>
	}
		
	/* Clear the interrupt. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18f8:	00ffff84 	movi	r3,-2
    18fc:	00800134 	movhi	r2,4
    1900:	108c1004 	addi	r2,r2,12352
    1904:	10c00035 	stwio	r3,0(r2)
}
    1908:	0001883a 	nop
    190c:	e037883a 	mov	sp,fp
    1910:	dfc00117 	ldw	ra,4(sp)
    1914:	df000017 	ldw	fp,0(sp)
    1918:	dec00204 	addi	sp,sp,8
    191c:	f800283a 	ret

00001920 <alt_irq_register>:
 * when it is registered. Interrupts should only be enabled after the FreeRTOS.org
 * kernel has its scheduler started so that contexts are saved and switched 
 * correctly.
 */
int alt_irq_register( alt_u32 id, void* context, void (*handler)(void*, alt_u32) )
{
    1920:	defff104 	addi	sp,sp,-60
    1924:	df000e15 	stw	fp,56(sp)
    1928:	df000e04 	addi	fp,sp,56
    192c:	e13ffd15 	stw	r4,-12(fp)
    1930:	e17ffe15 	stw	r5,-8(fp)
    1934:	e1bfff15 	stw	r6,-4(fp)
	int rc = -EINVAL;  
    1938:	00bffa84 	movi	r2,-22
    193c:	e0bff215 	stw	r2,-56(fp)
	alt_irq_context status;

	if (id < ALT_NIRQ)
    1940:	e0bffd17 	ldw	r2,-12(fp)
    1944:	10800828 	cmpgeui	r2,r2,32
    1948:	10004c1e 	bne	r2,zero,1a7c <alt_irq_register+0x15c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    194c:	0005303a 	rdctl	r2,status
    1950:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1954:	e0fff617 	ldw	r3,-40(fp)
    1958:	00bfff84 	movi	r2,-2
    195c:	1884703a 	and	r2,r3,r2
    1960:	1001703a 	wrctl	status,r2
  
  return context;
    1964:	e0bff617 	ldw	r2,-40(fp)
		 * interrupts are disabled while the handler tables are updated to ensure
		 * that an interrupt doesn't occur while the tables are in an inconsistent
		 * state.
		 */
	
		status = alt_irq_disable_all ();
    1968:	e0bff415 	stw	r2,-48(fp)
	
		alt_irq[id].handler = handler;
    196c:	00820234 	movhi	r2,2056
    1970:	10be2504 	addi	r2,r2,-1900
    1974:	e0fffd17 	ldw	r3,-12(fp)
    1978:	180690fa 	slli	r3,r3,3
    197c:	10c5883a 	add	r2,r2,r3
    1980:	e0ffff17 	ldw	r3,-4(fp)
    1984:	10c00015 	stw	r3,0(r2)
		alt_irq[id].context = context;
    1988:	00820234 	movhi	r2,2056
    198c:	10be2504 	addi	r2,r2,-1900
    1990:	e0fffd17 	ldw	r3,-12(fp)
    1994:	180690fa 	slli	r3,r3,3
    1998:	10c5883a 	add	r2,r2,r3
    199c:	10800104 	addi	r2,r2,4
    19a0:	e0fffe17 	ldw	r3,-8(fp)
    19a4:	10c00015 	stw	r3,0(r2)
	
		rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
    19a8:	e0bfff17 	ldw	r2,-4(fp)
    19ac:	10001926 	beq	r2,zero,1a14 <alt_irq_register+0xf4>
    19b0:	e0bffd17 	ldw	r2,-12(fp)
    19b4:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    19b8:	0005303a 	rdctl	r2,status
    19bc:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    19c0:	e0fff717 	ldw	r3,-36(fp)
    19c4:	00bfff84 	movi	r2,-2
    19c8:	1884703a 	and	r2,r3,r2
    19cc:	1001703a 	wrctl	status,r2
  
  return context;
    19d0:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    19d4:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
    19d8:	00c00044 	movi	r3,1
    19dc:	e0bff317 	ldw	r2,-52(fp)
    19e0:	1884983a 	sll	r2,r3,r2
    19e4:	1007883a 	mov	r3,r2
    19e8:	d0a03c17 	ldw	r2,-32528(gp)
    19ec:	1884b03a 	or	r2,r3,r2
    19f0:	d0a03c15 	stw	r2,-32528(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    19f4:	d0a03c17 	ldw	r2,-32528(gp)
    19f8:	100170fa 	wrctl	ienable,r2
    19fc:	e0bff817 	ldw	r2,-32(fp)
    1a00:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a04:	e0bff917 	ldw	r2,-28(fp)
    1a08:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a0c:	0005883a 	mov	r2,zero
    1a10:	00001906 	br	1a78 <alt_irq_register+0x158>
    1a14:	e0bffd17 	ldw	r2,-12(fp)
    1a18:	e0bff515 	stw	r2,-44(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1a1c:	0005303a 	rdctl	r2,status
    1a20:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1a24:	e0fffa17 	ldw	r3,-24(fp)
    1a28:	00bfff84 	movi	r2,-2
    1a2c:	1884703a 	and	r2,r3,r2
    1a30:	1001703a 	wrctl	status,r2
  
  return context;
    1a34:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    1a38:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
    1a3c:	00c00044 	movi	r3,1
    1a40:	e0bff517 	ldw	r2,-44(fp)
    1a44:	1884983a 	sll	r2,r3,r2
    1a48:	0084303a 	nor	r2,zero,r2
    1a4c:	1007883a 	mov	r3,r2
    1a50:	d0a03c17 	ldw	r2,-32528(gp)
    1a54:	1884703a 	and	r2,r3,r2
    1a58:	d0a03c15 	stw	r2,-32528(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    1a5c:	d0a03c17 	ldw	r2,-32528(gp)
    1a60:	100170fa 	wrctl	ienable,r2
    1a64:	e0bffb17 	ldw	r2,-20(fp)
    1a68:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a6c:	e0bffc17 	ldw	r2,-16(fp)
    1a70:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a74:	0005883a 	mov	r2,zero
    1a78:	e0bff215 	stw	r2,-56(fp)
	
		/* alt_irq_enable_all(status); This line is removed to prevent the interrupt from being immediately enabled. */
	}
    
	return rc; 
    1a7c:	e0bff217 	ldw	r2,-56(fp)
}
    1a80:	e037883a 	mov	sp,fp
    1a84:	df000017 	ldw	fp,0(sp)
    1a88:	dec00104 	addi	sp,sp,4
    1a8c:	f800283a 	ret

00001a90 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    1a90:	defffb04 	addi	sp,sp,-20
    1a94:	dfc00415 	stw	ra,16(sp)
    1a98:	df000315 	stw	fp,12(sp)
    1a9c:	df000304 	addi	fp,sp,12
    1aa0:	e13ffe15 	stw	r4,-8(fp)
    1aa4:	e17fff15 	stw	r5,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1aa8:	e0bffe17 	ldw	r2,-8(fp)
    1aac:	e0bffd15 	stw	r2,-12(fp)

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    1ab0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    1ab4:	e0bffd17 	ldw	r2,-12(fp)
    1ab8:	10c00017 	ldw	r3,0(r2)
    1abc:	e0bffd17 	ldw	r2,-12(fp)
    1ac0:	11000f17 	ldw	r4,60(r2)
    1ac4:	e0bffd17 	ldw	r2,-12(fp)
    1ac8:	10801017 	ldw	r2,64(r2)
    1acc:	2085383a 	mul	r2,r4,r2
    1ad0:	1887883a 	add	r3,r3,r2
    1ad4:	e0bffd17 	ldw	r2,-12(fp)
    1ad8:	10c00115 	stw	r3,4(r2)
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1adc:	e0bffd17 	ldw	r2,-12(fp)
    1ae0:	10000e15 	stw	zero,56(r2)
		pxQueue->pcWriteTo = pxQueue->pcHead;
    1ae4:	e0bffd17 	ldw	r2,-12(fp)
    1ae8:	10c00017 	ldw	r3,0(r2)
    1aec:	e0bffd17 	ldw	r2,-12(fp)
    1af0:	10c00215 	stw	r3,8(r2)
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    1af4:	e0bffd17 	ldw	r2,-12(fp)
    1af8:	10c00017 	ldw	r3,0(r2)
    1afc:	e0bffd17 	ldw	r2,-12(fp)
    1b00:	10800f17 	ldw	r2,60(r2)
    1b04:	113fffc4 	addi	r4,r2,-1
    1b08:	e0bffd17 	ldw	r2,-12(fp)
    1b0c:	10801017 	ldw	r2,64(r2)
    1b10:	2085383a 	mul	r2,r4,r2
    1b14:	1887883a 	add	r3,r3,r2
    1b18:	e0bffd17 	ldw	r2,-12(fp)
    1b1c:	10c00315 	stw	r3,12(r2)
		pxQueue->xRxLock = queueUNLOCKED;
    1b20:	e0bffd17 	ldw	r2,-12(fp)
    1b24:	00ffffc4 	movi	r3,-1
    1b28:	10c01115 	stw	r3,68(r2)
		pxQueue->xTxLock = queueUNLOCKED;
    1b2c:	e0bffd17 	ldw	r2,-12(fp)
    1b30:	00ffffc4 	movi	r3,-1
    1b34:	10c01215 	stw	r3,72(r2)

		if( xNewQueue == pdFALSE )
    1b38:	e0bfff17 	ldw	r2,-4(fp)
    1b3c:	10000b1e 	bne	r2,zero,1b6c <xQueueGenericReset+0xdc>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    1b40:	e0bffd17 	ldw	r2,-12(fp)
    1b44:	10800417 	ldw	r2,16(r2)
    1b48:	10001026 	beq	r2,zero,1b8c <xQueueGenericReset+0xfc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    1b4c:	e0bffd17 	ldw	r2,-12(fp)
    1b50:	10800404 	addi	r2,r2,16
    1b54:	1009883a 	mov	r4,r2
    1b58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1b5c:	10800058 	cmpnei	r2,r2,1
    1b60:	10000a1e 	bne	r2,zero,1b8c <xQueueGenericReset+0xfc>
				{
					queueYIELD_IF_USING_PREEMPTION();
    1b64:	003b683a 	trap	0
    1b68:	00000806 	br	1b8c <xQueueGenericReset+0xfc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    1b6c:	e0bffd17 	ldw	r2,-12(fp)
    1b70:	10800404 	addi	r2,r2,16
    1b74:	1009883a 	mov	r4,r2
    1b78:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    1b7c:	e0bffd17 	ldw	r2,-12(fp)
    1b80:	10800904 	addi	r2,r2,36
    1b84:	1009883a 	mov	r4,r2
    1b88:	00014040 	call	1404 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
    1b8c:	00040fc0 	call	40fc <vTaskExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    1b90:	00800044 	movi	r2,1
}
    1b94:	e037883a 	mov	sp,fp
    1b98:	dfc00117 	ldw	ra,4(sp)
    1b9c:	df000017 	ldw	fp,0(sp)
    1ba0:	dec00204 	addi	sp,sp,8
    1ba4:	f800283a 	ret

00001ba8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
    1ba8:	defff704 	addi	sp,sp,-36
    1bac:	dfc00815 	stw	ra,32(sp)
    1bb0:	df000715 	stw	fp,28(sp)
    1bb4:	df000704 	addi	fp,sp,28
    1bb8:	e13ffd15 	stw	r4,-12(fp)
    1bbc:	e17ffe15 	stw	r5,-8(fp)
    1bc0:	3005883a 	mov	r2,r6
    1bc4:	e0bfff05 	stb	r2,-4(fp)
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
    1bc8:	e03ffa15 	stw	zero,-24(fp)
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
    1bcc:	e0bffe17 	ldw	r2,-8(fp)
    1bd0:	1000021e 	bne	r2,zero,1bdc <xQueueGenericCreate+0x34>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
    1bd4:	e03ff915 	stw	zero,-28(fp)
    1bd8:	00000506 	br	1bf0 <xQueueGenericCreate+0x48>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    1bdc:	e0fffd17 	ldw	r3,-12(fp)
    1be0:	e0bffe17 	ldw	r2,-8(fp)
    1be4:	1885383a 	mul	r2,r3,r2
    1be8:	10800044 	addi	r2,r2,1
    1bec:	e0bff915 	stw	r2,-28(fp)
	}

	/* Allocate the new queue structure and storage area. */
	pcAllocatedBuffer = ( int8_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    1bf0:	e0bff917 	ldw	r2,-28(fp)
    1bf4:	10801304 	addi	r2,r2,76
    1bf8:	1009883a 	mov	r4,r2
    1bfc:	0000fd00 	call	fd0 <pvPortMalloc>
    1c00:	e0bffb15 	stw	r2,-20(fp)

	if( pcAllocatedBuffer != NULL )
    1c04:	e0bffb17 	ldw	r2,-20(fp)
    1c08:	10001726 	beq	r2,zero,1c68 <xQueueGenericCreate+0xc0>
	{
		pxNewQueue = ( Queue_t * ) pcAllocatedBuffer; /*lint !e826 MISRA The buffer cannot be to small because it was dimensioned by sizeof( Queue_t ) + xQueueSizeInBytes. */
    1c0c:	e0bffb17 	ldw	r2,-20(fp)
    1c10:	e0bffc15 	stw	r2,-16(fp)

		if( uxItemSize == ( UBaseType_t ) 0 )
    1c14:	e0bffe17 	ldw	r2,-8(fp)
    1c18:	1000041e 	bne	r2,zero,1c2c <xQueueGenericCreate+0x84>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    1c1c:	e0bffc17 	ldw	r2,-16(fp)
    1c20:	e0fffc17 	ldw	r3,-16(fp)
    1c24:	10c00015 	stw	r3,0(r2)
    1c28:	00000406 	br	1c3c <xQueueGenericCreate+0x94>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area - adding the padding bytes to get a better alignment. */
			pxNewQueue->pcHead = pcAllocatedBuffer + sizeof( Queue_t );
    1c2c:	e0bffb17 	ldw	r2,-20(fp)
    1c30:	10c01304 	addi	r3,r2,76
    1c34:	e0bffc17 	ldw	r2,-16(fp)
    1c38:	10c00015 	stw	r3,0(r2)
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
    1c3c:	e0bffc17 	ldw	r2,-16(fp)
    1c40:	e0fffd17 	ldw	r3,-12(fp)
    1c44:	10c00f15 	stw	r3,60(r2)
		pxNewQueue->uxItemSize = uxItemSize;
    1c48:	e0bffc17 	ldw	r2,-16(fp)
    1c4c:	e0fffe17 	ldw	r3,-8(fp)
    1c50:	10c01015 	stw	r3,64(r2)
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    1c54:	01400044 	movi	r5,1
    1c58:	e13ffc17 	ldw	r4,-16(fp)
    1c5c:	0001a900 	call	1a90 <xQueueGenericReset>
			pxNewQueue->pxQueueSetContainer = NULL;
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
    1c60:	e0bffc17 	ldw	r2,-16(fp)
    1c64:	e0bffa15 	stw	r2,-24(fp)
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );

	return xReturn;
    1c68:	e0bffa17 	ldw	r2,-24(fp)
}
    1c6c:	e037883a 	mov	sp,fp
    1c70:	dfc00117 	ldw	ra,4(sp)
    1c74:	df000017 	ldw	fp,0(sp)
    1c78:	dec00204 	addi	sp,sp,8
    1c7c:	f800283a 	ret

00001c80 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    1c80:	defffc04 	addi	sp,sp,-16
    1c84:	dfc00315 	stw	ra,12(sp)
    1c88:	df000215 	stw	fp,8(sp)
    1c8c:	df000204 	addi	fp,sp,8
    1c90:	2005883a 	mov	r2,r4
    1c94:	e0bfff05 	stb	r2,-4(fp)
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
    1c98:	01001304 	movi	r4,76
    1c9c:	0000fd00 	call	fd0 <pvPortMalloc>
    1ca0:	e0bffe15 	stw	r2,-8(fp)
		if( pxNewQueue != NULL )
    1ca4:	e0bffe17 	ldw	r2,-8(fp)
    1ca8:	10002226 	beq	r2,zero,1d34 <xQueueCreateMutex+0xb4>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    1cac:	e0bffe17 	ldw	r2,-8(fp)
    1cb0:	10000115 	stw	zero,4(r2)
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    1cb4:	e0bffe17 	ldw	r2,-8(fp)
    1cb8:	10000015 	stw	zero,0(r2)

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
    1cbc:	e0bffe17 	ldw	r2,-8(fp)
    1cc0:	10000215 	stw	zero,8(r2)
			pxNewQueue->u.pcReadFrom = NULL;
    1cc4:	e0bffe17 	ldw	r2,-8(fp)
    1cc8:	10000315 	stw	zero,12(r2)

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1ccc:	e0bffe17 	ldw	r2,-8(fp)
    1cd0:	10000e15 	stw	zero,56(r2)
			pxNewQueue->uxLength = ( UBaseType_t ) 1U;
    1cd4:	e0bffe17 	ldw	r2,-8(fp)
    1cd8:	00c00044 	movi	r3,1
    1cdc:	10c00f15 	stw	r3,60(r2)
			pxNewQueue->uxItemSize = ( UBaseType_t ) 0U;
    1ce0:	e0bffe17 	ldw	r2,-8(fp)
    1ce4:	10001015 	stw	zero,64(r2)
			pxNewQueue->xRxLock = queueUNLOCKED;
    1ce8:	e0bffe17 	ldw	r2,-8(fp)
    1cec:	00ffffc4 	movi	r3,-1
    1cf0:	10c01115 	stw	r3,68(r2)
			pxNewQueue->xTxLock = queueUNLOCKED;
    1cf4:	e0bffe17 	ldw	r2,-8(fp)
    1cf8:	00ffffc4 	movi	r3,-1
    1cfc:	10c01215 	stw	r3,72(r2)
				pxNewQueue->pxQueueSetContainer = NULL;
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    1d00:	e0bffe17 	ldw	r2,-8(fp)
    1d04:	10800404 	addi	r2,r2,16
    1d08:	1009883a 	mov	r4,r2
    1d0c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    1d10:	e0bffe17 	ldw	r2,-8(fp)
    1d14:	10800904 	addi	r2,r2,36
    1d18:	1009883a 	mov	r4,r2
    1d1c:	00014040 	call	1404 <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    1d20:	000f883a 	mov	r7,zero
    1d24:	000d883a 	mov	r6,zero
    1d28:	000b883a 	mov	r5,zero
    1d2c:	e13ffe17 	ldw	r4,-8(fp)
    1d30:	0001edc0 	call	1edc <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
    1d34:	e0bffe17 	ldw	r2,-8(fp)
	}
    1d38:	e037883a 	mov	sp,fp
    1d3c:	dfc00117 	ldw	ra,4(sp)
    1d40:	df000017 	ldw	fp,0(sp)
    1d44:	dec00204 	addi	sp,sp,8
    1d48:	f800283a 	ret

00001d4c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    1d4c:	defffa04 	addi	sp,sp,-24
    1d50:	dfc00515 	stw	ra,20(sp)
    1d54:	df000415 	stw	fp,16(sp)
    1d58:	dc000315 	stw	r16,12(sp)
    1d5c:	df000404 	addi	fp,sp,16
    1d60:	e13ffe15 	stw	r4,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1d64:	e0bffe17 	ldw	r2,-8(fp)
    1d68:	e0bffd15 	stw	r2,-12(fp)
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
    1d6c:	e0bffd17 	ldw	r2,-12(fp)
    1d70:	14000117 	ldw	r16,4(r2)
    1d74:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1d78:	8080101e 	bne	r16,r2,1dbc <xQueueGiveMutexRecursive+0x70>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
    1d7c:	e0bffd17 	ldw	r2,-12(fp)
    1d80:	10800317 	ldw	r2,12(r2)
    1d84:	10ffffc4 	addi	r3,r2,-1
    1d88:	e0bffd17 	ldw	r2,-12(fp)
    1d8c:	10c00315 	stw	r3,12(r2)

			/* Have we unwound the call count? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    1d90:	e0bffd17 	ldw	r2,-12(fp)
    1d94:	10800317 	ldw	r2,12(r2)
    1d98:	1000051e 	bne	r2,zero,1db0 <xQueueGiveMutexRecursive+0x64>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    1d9c:	000f883a 	mov	r7,zero
    1da0:	000d883a 	mov	r6,zero
    1da4:	000b883a 	mov	r5,zero
    1da8:	e13ffd17 	ldw	r4,-12(fp)
    1dac:	0001edc0 	call	1edc <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    1db0:	00800044 	movi	r2,1
    1db4:	e0bffc15 	stw	r2,-16(fp)
    1db8:	00000106 	br	1dc0 <xQueueGiveMutexRecursive+0x74>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    1dbc:	e03ffc15 	stw	zero,-16(fp)

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    1dc0:	e0bffc17 	ldw	r2,-16(fp)
	}
    1dc4:	e6ffff04 	addi	sp,fp,-4
    1dc8:	dfc00217 	ldw	ra,8(sp)
    1dcc:	df000117 	ldw	fp,4(sp)
    1dd0:	dc000017 	ldw	r16,0(sp)
    1dd4:	dec00304 	addi	sp,sp,12
    1dd8:	f800283a 	ret

00001ddc <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    1ddc:	defff904 	addi	sp,sp,-28
    1de0:	dfc00615 	stw	ra,24(sp)
    1de4:	df000515 	stw	fp,20(sp)
    1de8:	dc000415 	stw	r16,16(sp)
    1dec:	df000504 	addi	fp,sp,20
    1df0:	e13ffd15 	stw	r4,-12(fp)
    1df4:	e17ffe15 	stw	r5,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1df8:	e0bffd17 	ldw	r2,-12(fp)
    1dfc:	e0bffc15 	stw	r2,-16(fp)
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    1e00:	e0bffc17 	ldw	r2,-16(fp)
    1e04:	14000117 	ldw	r16,4(r2)
    1e08:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1e0c:	8080081e 	bne	r16,r2,1e30 <xQueueTakeMutexRecursive+0x54>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
    1e10:	e0bffc17 	ldw	r2,-16(fp)
    1e14:	10800317 	ldw	r2,12(r2)
    1e18:	10c00044 	addi	r3,r2,1
    1e1c:	e0bffc17 	ldw	r2,-16(fp)
    1e20:	10c00315 	stw	r3,12(r2)
			xReturn = pdPASS;
    1e24:	00800044 	movi	r2,1
    1e28:	e0bffb15 	stw	r2,-20(fp)
    1e2c:	00000e06 	br	1e68 <xQueueTakeMutexRecursive+0x8c>
		}
		else
		{
			xReturn = xQueueGenericReceive( pxMutex, NULL, xTicksToWait, pdFALSE );
    1e30:	000f883a 	mov	r7,zero
    1e34:	e1bffe17 	ldw	r6,-8(fp)
    1e38:	000b883a 	mov	r5,zero
    1e3c:	e13ffc17 	ldw	r4,-16(fp)
    1e40:	000222c0 	call	222c <xQueueGenericReceive>
    1e44:	e0bffb15 	stw	r2,-20(fp)

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn == pdPASS )
    1e48:	e0bffb17 	ldw	r2,-20(fp)
    1e4c:	10800058 	cmpnei	r2,r2,1
    1e50:	1000051e 	bne	r2,zero,1e68 <xQueueTakeMutexRecursive+0x8c>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
    1e54:	e0bffc17 	ldw	r2,-16(fp)
    1e58:	10800317 	ldw	r2,12(r2)
    1e5c:	10c00044 	addi	r3,r2,1
    1e60:	e0bffc17 	ldw	r2,-16(fp)
    1e64:	10c00315 	stw	r3,12(r2)
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    1e68:	e0bffb17 	ldw	r2,-20(fp)
	}
    1e6c:	e6ffff04 	addi	sp,fp,-4
    1e70:	dfc00217 	ldw	ra,8(sp)
    1e74:	df000117 	ldw	fp,4(sp)
    1e78:	dc000017 	ldw	r16,0(sp)
    1e7c:	dec00304 	addi	sp,sp,12
    1e80:	f800283a 	ret

00001e84 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if ( configUSE_COUNTING_SEMAPHORES == 1 )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
    1e84:	defffb04 	addi	sp,sp,-20
    1e88:	dfc00415 	stw	ra,16(sp)
    1e8c:	df000315 	stw	fp,12(sp)
    1e90:	df000304 	addi	fp,sp,12
    1e94:	e13ffe15 	stw	r4,-8(fp)
    1e98:	e17fff15 	stw	r5,-4(fp)
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
		configASSERT( uxInitialCount <= uxMaxCount );

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
    1e9c:	01800084 	movi	r6,2
    1ea0:	000b883a 	mov	r5,zero
    1ea4:	e13ffe17 	ldw	r4,-8(fp)
    1ea8:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    1eac:	e0bffd15 	stw	r2,-12(fp)

		if( xHandle != NULL )
    1eb0:	e0bffd17 	ldw	r2,-12(fp)
    1eb4:	10000326 	beq	r2,zero,1ec4 <xQueueCreateCountingSemaphore+0x40>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
    1eb8:	e0bffd17 	ldw	r2,-12(fp)
    1ebc:	e0ffff17 	ldw	r3,-4(fp)
    1ec0:	10c00e15 	stw	r3,56(r2)
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( xHandle );
		return xHandle;
    1ec4:	e0bffd17 	ldw	r2,-12(fp)
	}
    1ec8:	e037883a 	mov	sp,fp
    1ecc:	dfc00117 	ldw	ra,4(sp)
    1ed0:	df000017 	ldw	fp,0(sp)
    1ed4:	dec00204 	addi	sp,sp,8
    1ed8:	f800283a 	ret

00001edc <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    1edc:	defff504 	addi	sp,sp,-44
    1ee0:	dfc00a15 	stw	ra,40(sp)
    1ee4:	df000915 	stw	fp,36(sp)
    1ee8:	df000904 	addi	fp,sp,36
    1eec:	e13ffc15 	stw	r4,-16(fp)
    1ef0:	e17ffd15 	stw	r5,-12(fp)
    1ef4:	e1bffe15 	stw	r6,-8(fp)
    1ef8:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    1efc:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1f00:	e0bffc17 	ldw	r2,-16(fp)
    1f04:	e0bff815 	stw	r2,-32(fp)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    1f08:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    1f0c:	e0bff817 	ldw	r2,-32(fp)
    1f10:	10c00e17 	ldw	r3,56(r2)
    1f14:	e0bff817 	ldw	r2,-32(fp)
    1f18:	10800f17 	ldw	r2,60(r2)
    1f1c:	18800336 	bltu	r3,r2,1f2c <xQueueGenericSend+0x50>
    1f20:	e0bfff17 	ldw	r2,-4(fp)
    1f24:	10800098 	cmpnei	r2,r2,2
    1f28:	1000161e 	bne	r2,zero,1f84 <xQueueGenericSend+0xa8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    1f2c:	e1bfff17 	ldw	r6,-4(fp)
    1f30:	e17ffd17 	ldw	r5,-12(fp)
    1f34:	e13ff817 	ldw	r4,-32(fp)
    1f38:	00026900 	call	2690 <prvCopyDataToQueue>
    1f3c:	e0bff915 	stw	r2,-28(fp)
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1f40:	e0bff817 	ldw	r2,-32(fp)
    1f44:	10800917 	ldw	r2,36(r2)
    1f48:	10000826 	beq	r2,zero,1f6c <xQueueGenericSend+0x90>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    1f4c:	e0bff817 	ldw	r2,-32(fp)
    1f50:	10800904 	addi	r2,r2,36
    1f54:	1009883a 	mov	r4,r2
    1f58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1f5c:	10800058 	cmpnei	r2,r2,1
    1f60:	1000051e 	bne	r2,zero,1f78 <xQueueGenericSend+0x9c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    1f64:	003b683a 	trap	0
    1f68:	00000306 	br	1f78 <xQueueGenericSend+0x9c>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    1f6c:	e0bff917 	ldw	r2,-28(fp)
    1f70:	10000126 	beq	r2,zero,1f78 <xQueueGenericSend+0x9c>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    1f74:	003b683a 	trap	0
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    1f78:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    1f7c:	00800044 	movi	r2,1
    1f80:	00003906 	br	2068 <xQueueGenericSend+0x18c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    1f84:	e0bffe17 	ldw	r2,-8(fp)
    1f88:	1000031e 	bne	r2,zero,1f98 <xQueueGenericSend+0xbc>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    1f8c:	00040fc0 	call	40fc <vTaskExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    1f90:	0005883a 	mov	r2,zero
    1f94:	00003406 	br	2068 <xQueueGenericSend+0x18c>
				}
				else if( xEntryTimeSet == pdFALSE )
    1f98:	e0bff717 	ldw	r2,-36(fp)
    1f9c:	1000051e 	bne	r2,zero,1fb4 <xQueueGenericSend+0xd8>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    1fa0:	e0bffa04 	addi	r2,fp,-24
    1fa4:	1009883a 	mov	r4,r2
    1fa8:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    1fac:	00800044 	movi	r2,1
    1fb0:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    1fb4:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    1fb8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    1fbc:	00040a80 	call	40a8 <vTaskEnterCritical>
    1fc0:	e0bff817 	ldw	r2,-32(fp)
    1fc4:	10801117 	ldw	r2,68(r2)
    1fc8:	10bfffd8 	cmpnei	r2,r2,-1
    1fcc:	1000021e 	bne	r2,zero,1fd8 <xQueueGenericSend+0xfc>
    1fd0:	e0bff817 	ldw	r2,-32(fp)
    1fd4:	10001115 	stw	zero,68(r2)
    1fd8:	e0bff817 	ldw	r2,-32(fp)
    1fdc:	10801217 	ldw	r2,72(r2)
    1fe0:	10bfffd8 	cmpnei	r2,r2,-1
    1fe4:	1000021e 	bne	r2,zero,1ff0 <xQueueGenericSend+0x114>
    1fe8:	e0bff817 	ldw	r2,-32(fp)
    1fec:	10001215 	stw	zero,72(r2)
    1ff0:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    1ff4:	e0fffe04 	addi	r3,fp,-8
    1ff8:	e0bffa04 	addi	r2,fp,-24
    1ffc:	180b883a 	mov	r5,r3
    2000:	1009883a 	mov	r4,r2
    2004:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    2008:	1000131e 	bne	r2,zero,2058 <xQueueGenericSend+0x17c>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    200c:	e13ff817 	ldw	r4,-32(fp)
    2010:	0002a400 	call	2a40 <prvIsQueueFull>
    2014:	10000c26 	beq	r2,zero,2048 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    2018:	e0bff817 	ldw	r2,-32(fp)
    201c:	10800404 	addi	r2,r2,16
    2020:	e0fffe17 	ldw	r3,-8(fp)
    2024:	180b883a 	mov	r5,r3
    2028:	1009883a 	mov	r4,r2
    202c:	00034480 	call	3448 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    2030:	e13ff817 	ldw	r4,-32(fp)
    2034:	00028bc0 	call	28bc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    2038:	0002f980 	call	2f98 <xTaskResumeAll>
    203c:	103fb21e 	bne	r2,zero,1f08 <__alt_data_end+0xf0001f08>
				{
					portYIELD_WITHIN_API();
    2040:	003b683a 	trap	0
    2044:	003fb006 	br	1f08 <__alt_data_end+0xf0001f08>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2048:	e13ff817 	ldw	r4,-32(fp)
    204c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2050:	0002f980 	call	2f98 <xTaskResumeAll>
    2054:	003fac06 	br	1f08 <__alt_data_end+0xf0001f08>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    2058:	e13ff817 	ldw	r4,-32(fp)
    205c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2060:	0002f980 	call	2f98 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    2064:	0005883a 	mov	r2,zero
		}
	}
}
    2068:	e037883a 	mov	sp,fp
    206c:	dfc00117 	ldw	ra,4(sp)
    2070:	df000017 	ldw	fp,0(sp)
    2074:	dec00204 	addi	sp,sp,8
    2078:	f800283a 	ret

0000207c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    207c:	defff704 	addi	sp,sp,-36
    2080:	dfc00815 	stw	ra,32(sp)
    2084:	df000715 	stw	fp,28(sp)
    2088:	df000704 	addi	fp,sp,28
    208c:	e13ffc15 	stw	r4,-16(fp)
    2090:	e17ffd15 	stw	r5,-12(fp)
    2094:	e1bffe15 	stw	r6,-8(fp)
    2098:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    209c:	e0bffc17 	ldw	r2,-16(fp)
    20a0:	e0bffa15 	stw	r2,-24(fp)
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    20a4:	e03ffb15 	stw	zero,-20(fp)
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    20a8:	e0bffa17 	ldw	r2,-24(fp)
    20ac:	10c00e17 	ldw	r3,56(r2)
    20b0:	e0bffa17 	ldw	r2,-24(fp)
    20b4:	10800f17 	ldw	r2,60(r2)
    20b8:	18800336 	bltu	r3,r2,20c8 <xQueueGenericSendFromISR+0x4c>
    20bc:	e0bfff17 	ldw	r2,-4(fp)
    20c0:	10800098 	cmpnei	r2,r2,2
    20c4:	10001e1e 	bne	r2,zero,2140 <xQueueGenericSendFromISR+0xc4>
			/* A task can only have an inherited priority if it is a mutex
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    20c8:	e1bfff17 	ldw	r6,-4(fp)
    20cc:	e17ffd17 	ldw	r5,-12(fp)
    20d0:	e13ffa17 	ldw	r4,-24(fp)
    20d4:	00026900 	call	2690 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    20d8:	e0bffa17 	ldw	r2,-24(fp)
    20dc:	10801217 	ldw	r2,72(r2)
    20e0:	10bfffd8 	cmpnei	r2,r2,-1
    20e4:	10000e1e 	bne	r2,zero,2120 <xQueueGenericSendFromISR+0xa4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    20e8:	e0bffa17 	ldw	r2,-24(fp)
    20ec:	10800917 	ldw	r2,36(r2)
    20f0:	10001026 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    20f4:	e0bffa17 	ldw	r2,-24(fp)
    20f8:	10800904 	addi	r2,r2,36
    20fc:	1009883a 	mov	r4,r2
    2100:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2104:	10000b26 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    2108:	e0bffe17 	ldw	r2,-8(fp)
    210c:	10000926 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    2110:	e0bffe17 	ldw	r2,-8(fp)
    2114:	00c00044 	movi	r3,1
    2118:	10c00015 	stw	r3,0(r2)
    211c:	00000506 	br	2134 <xQueueGenericSendFromISR+0xb8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    2120:	e0bffa17 	ldw	r2,-24(fp)
    2124:	10801217 	ldw	r2,72(r2)
    2128:	10c00044 	addi	r3,r2,1
    212c:	e0bffa17 	ldw	r2,-24(fp)
    2130:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2134:	00800044 	movi	r2,1
    2138:	e0bff915 	stw	r2,-28(fp)
    213c:	00000106 	br	2144 <xQueueGenericSendFromISR+0xc8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2140:	e03ff915 	stw	zero,-28(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2144:	e0bff917 	ldw	r2,-28(fp)
}
    2148:	e037883a 	mov	sp,fp
    214c:	dfc00117 	ldw	ra,4(sp)
    2150:	df000017 	ldw	fp,0(sp)
    2154:	dec00204 	addi	sp,sp,8
    2158:	f800283a 	ret

0000215c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    215c:	defff904 	addi	sp,sp,-28
    2160:	dfc00615 	stw	ra,24(sp)
    2164:	df000515 	stw	fp,20(sp)
    2168:	df000504 	addi	fp,sp,20
    216c:	e13ffe15 	stw	r4,-8(fp)
    2170:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2174:	e0bffe17 	ldw	r2,-8(fp)
    2178:	e0bffc15 	stw	r2,-16(fp)
	/* Similar to xQueueGenericSendFromISR() but used with semaphores where the
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    217c:	e03ffd15 	stw	zero,-12(fp)
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    2180:	e0bffc17 	ldw	r2,-16(fp)
    2184:	10c00e17 	ldw	r3,56(r2)
    2188:	e0bffc17 	ldw	r2,-16(fp)
    218c:	10800f17 	ldw	r2,60(r2)
    2190:	18801f2e 	bgeu	r3,r2,2210 <xQueueGiveFromISR+0xb4>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */

			++( pxQueue->uxMessagesWaiting );
    2194:	e0bffc17 	ldw	r2,-16(fp)
    2198:	10800e17 	ldw	r2,56(r2)
    219c:	10c00044 	addi	r3,r2,1
    21a0:	e0bffc17 	ldw	r2,-16(fp)
    21a4:	10c00e15 	stw	r3,56(r2)

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    21a8:	e0bffc17 	ldw	r2,-16(fp)
    21ac:	10801217 	ldw	r2,72(r2)
    21b0:	10bfffd8 	cmpnei	r2,r2,-1
    21b4:	10000e1e 	bne	r2,zero,21f0 <xQueueGiveFromISR+0x94>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    21b8:	e0bffc17 	ldw	r2,-16(fp)
    21bc:	10800917 	ldw	r2,36(r2)
    21c0:	10001026 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    21c4:	e0bffc17 	ldw	r2,-16(fp)
    21c8:	10800904 	addi	r2,r2,36
    21cc:	1009883a 	mov	r4,r2
    21d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    21d4:	10000b26 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    21d8:	e0bfff17 	ldw	r2,-4(fp)
    21dc:	10000926 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    21e0:	e0bfff17 	ldw	r2,-4(fp)
    21e4:	00c00044 	movi	r3,1
    21e8:	10c00015 	stw	r3,0(r2)
    21ec:	00000506 	br	2204 <xQueueGiveFromISR+0xa8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    21f0:	e0bffc17 	ldw	r2,-16(fp)
    21f4:	10801217 	ldw	r2,72(r2)
    21f8:	10c00044 	addi	r3,r2,1
    21fc:	e0bffc17 	ldw	r2,-16(fp)
    2200:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2204:	00800044 	movi	r2,1
    2208:	e0bffb15 	stw	r2,-20(fp)
    220c:	00000106 	br	2214 <xQueueGiveFromISR+0xb8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2210:	e03ffb15 	stw	zero,-20(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2214:	e0bffb17 	ldw	r2,-20(fp)
}
    2218:	e037883a 	mov	sp,fp
    221c:	dfc00117 	ldw	ra,4(sp)
    2220:	df000017 	ldw	fp,0(sp)
    2224:	dec00204 	addi	sp,sp,8
    2228:	f800283a 	ret

0000222c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    222c:	defff504 	addi	sp,sp,-44
    2230:	dfc00a15 	stw	ra,40(sp)
    2234:	df000915 	stw	fp,36(sp)
    2238:	df000904 	addi	fp,sp,36
    223c:	e13ffc15 	stw	r4,-16(fp)
    2240:	e17ffd15 	stw	r5,-12(fp)
    2244:	e1bffe15 	stw	r6,-8(fp)
    2248:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE;
    224c:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2250:	e0bffc17 	ldw	r2,-16(fp)
    2254:	e0bff815 	stw	r2,-32(fp)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    2258:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    225c:	e0bff817 	ldw	r2,-32(fp)
    2260:	10800e17 	ldw	r2,56(r2)
    2264:	10002e26 	beq	r2,zero,2320 <xQueueGenericReceive+0xf4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2268:	e0bff817 	ldw	r2,-32(fp)
    226c:	10800317 	ldw	r2,12(r2)
    2270:	e0bff915 	stw	r2,-28(fp)

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    2274:	e17ffd17 	ldw	r5,-12(fp)
    2278:	e13ff817 	ldw	r4,-32(fp)
    227c:	00028200 	call	2820 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
    2280:	e0bfff17 	ldw	r2,-4(fp)
    2284:	1000171e 	bne	r2,zero,22e4 <xQueueGenericReceive+0xb8>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
    2288:	e0bff817 	ldw	r2,-32(fp)
    228c:	10800e17 	ldw	r2,56(r2)
    2290:	10ffffc4 	addi	r3,r2,-1
    2294:	e0bff817 	ldw	r2,-32(fp)
    2298:	10c00e15 	stw	r3,56(r2)

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    229c:	e0bff817 	ldw	r2,-32(fp)
    22a0:	10800017 	ldw	r2,0(r2)
    22a4:	1000041e 	bne	r2,zero,22b8 <xQueueGenericReceive+0x8c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    22a8:	00041a00 	call	41a0 <pvTaskIncrementMutexHeldCount>
    22ac:	1007883a 	mov	r3,r2
    22b0:	e0bff817 	ldw	r2,-32(fp)
    22b4:	10c00115 	stw	r3,4(r2)
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    22b8:	e0bff817 	ldw	r2,-32(fp)
    22bc:	10800417 	ldw	r2,16(r2)
    22c0:	10001426 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    22c4:	e0bff817 	ldw	r2,-32(fp)
    22c8:	10800404 	addi	r2,r2,16
    22cc:	1009883a 	mov	r4,r2
    22d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    22d4:	10800058 	cmpnei	r2,r2,1
    22d8:	10000e1e 	bne	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							queueYIELD_IF_USING_PREEMPTION();
    22dc:	003b683a 	trap	0
    22e0:	00000c06 	br	2314 <xQueueGenericReceive+0xe8>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    22e4:	e0bff817 	ldw	r2,-32(fp)
    22e8:	e0fff917 	ldw	r3,-28(fp)
    22ec:	10c00315 	stw	r3,12(r2)

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    22f0:	e0bff817 	ldw	r2,-32(fp)
    22f4:	10800917 	ldw	r2,36(r2)
    22f8:	10000626 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    22fc:	e0bff817 	ldw	r2,-32(fp)
    2300:	10800904 	addi	r2,r2,36
    2304:	1009883a 	mov	r4,r2
    2308:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    230c:	10000126 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
    2310:	003b683a 	trap	0
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
    2314:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    2318:	00800044 	movi	r2,1
    231c:	00004206 	br	2428 <xQueueGenericReceive+0x1fc>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    2320:	e0bffe17 	ldw	r2,-8(fp)
    2324:	1000031e 	bne	r2,zero,2334 <xQueueGenericReceive+0x108>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    2328:	00040fc0 	call	40fc <vTaskExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    232c:	0005883a 	mov	r2,zero
    2330:	00003d06 	br	2428 <xQueueGenericReceive+0x1fc>
				}
				else if( xEntryTimeSet == pdFALSE )
    2334:	e0bff717 	ldw	r2,-36(fp)
    2338:	1000051e 	bne	r2,zero,2350 <xQueueGenericReceive+0x124>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    233c:	e0bffa04 	addi	r2,fp,-24
    2340:	1009883a 	mov	r4,r2
    2344:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    2348:	00800044 	movi	r2,1
    234c:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    2350:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    2354:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    2358:	00040a80 	call	40a8 <vTaskEnterCritical>
    235c:	e0bff817 	ldw	r2,-32(fp)
    2360:	10801117 	ldw	r2,68(r2)
    2364:	10bfffd8 	cmpnei	r2,r2,-1
    2368:	1000021e 	bne	r2,zero,2374 <xQueueGenericReceive+0x148>
    236c:	e0bff817 	ldw	r2,-32(fp)
    2370:	10001115 	stw	zero,68(r2)
    2374:	e0bff817 	ldw	r2,-32(fp)
    2378:	10801217 	ldw	r2,72(r2)
    237c:	10bfffd8 	cmpnei	r2,r2,-1
    2380:	1000021e 	bne	r2,zero,238c <xQueueGenericReceive+0x160>
    2384:	e0bff817 	ldw	r2,-32(fp)
    2388:	10001215 	stw	zero,72(r2)
    238c:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    2390:	e0fffe04 	addi	r3,fp,-8
    2394:	e0bffa04 	addi	r2,fp,-24
    2398:	180b883a 	mov	r5,r3
    239c:	1009883a 	mov	r4,r2
    23a0:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    23a4:	10001c1e 	bne	r2,zero,2418 <xQueueGenericReceive+0x1ec>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    23a8:	e13ff817 	ldw	r4,-32(fp)
    23ac:	00029b00 	call	29b0 <prvIsQueueEmpty>
    23b0:	10001526 	beq	r2,zero,2408 <xQueueGenericReceive+0x1dc>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    23b4:	e0bff817 	ldw	r2,-32(fp)
    23b8:	10800017 	ldw	r2,0(r2)
    23bc:	1000061e 	bne	r2,zero,23d8 <xQueueGenericReceive+0x1ac>
					{
						taskENTER_CRITICAL();
    23c0:	00040a80 	call	40a8 <vTaskEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    23c4:	e0bff817 	ldw	r2,-32(fp)
    23c8:	10800117 	ldw	r2,4(r2)
    23cc:	1009883a 	mov	r4,r2
    23d0:	0003e840 	call	3e84 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
    23d4:	00040fc0 	call	40fc <vTaskExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    23d8:	e0bff817 	ldw	r2,-32(fp)
    23dc:	10800904 	addi	r2,r2,36
    23e0:	e0fffe17 	ldw	r3,-8(fp)
    23e4:	180b883a 	mov	r5,r3
    23e8:	1009883a 	mov	r4,r2
    23ec:	00034480 	call	3448 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    23f0:	e13ff817 	ldw	r4,-32(fp)
    23f4:	00028bc0 	call	28bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    23f8:	0002f980 	call	2f98 <xTaskResumeAll>
    23fc:	103f961e 	bne	r2,zero,2258 <__alt_data_end+0xf0002258>
				{
					portYIELD_WITHIN_API();
    2400:	003b683a 	trap	0
    2404:	003f9406 	br	2258 <__alt_data_end+0xf0002258>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2408:	e13ff817 	ldw	r4,-32(fp)
    240c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2410:	0002f980 	call	2f98 <xTaskResumeAll>
    2414:	003f9006 	br	2258 <__alt_data_end+0xf0002258>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    2418:	e13ff817 	ldw	r4,-32(fp)
    241c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2420:	0002f980 	call	2f98 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    2424:	0005883a 	mov	r2,zero
		}
	}
}
    2428:	e037883a 	mov	sp,fp
    242c:	dfc00117 	ldw	ra,4(sp)
    2430:	df000017 	ldw	fp,0(sp)
    2434:	dec00204 	addi	sp,sp,8
    2438:	f800283a 	ret

0000243c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    243c:	defff804 	addi	sp,sp,-32
    2440:	dfc00715 	stw	ra,28(sp)
    2444:	df000615 	stw	fp,24(sp)
    2448:	df000604 	addi	fp,sp,24
    244c:	e13ffd15 	stw	r4,-12(fp)
    2450:	e17ffe15 	stw	r5,-8(fp)
    2454:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2458:	e0bffd17 	ldw	r2,-12(fp)
    245c:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2460:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2464:	e0bffb17 	ldw	r2,-20(fp)
    2468:	10800e17 	ldw	r2,56(r2)
    246c:	10002226 	beq	r2,zero,24f8 <xQueueReceiveFromISR+0xbc>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2470:	e17ffe17 	ldw	r5,-8(fp)
    2474:	e13ffb17 	ldw	r4,-20(fp)
    2478:	00028200 	call	2820 <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
    247c:	e0bffb17 	ldw	r2,-20(fp)
    2480:	10800e17 	ldw	r2,56(r2)
    2484:	10ffffc4 	addi	r3,r2,-1
    2488:	e0bffb17 	ldw	r2,-20(fp)
    248c:	10c00e15 	stw	r3,56(r2)

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    2490:	e0bffb17 	ldw	r2,-20(fp)
    2494:	10801117 	ldw	r2,68(r2)
    2498:	10bfffd8 	cmpnei	r2,r2,-1
    249c:	10000e1e 	bne	r2,zero,24d8 <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    24a0:	e0bffb17 	ldw	r2,-20(fp)
    24a4:	10800417 	ldw	r2,16(r2)
    24a8:	10001026 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    24ac:	e0bffb17 	ldw	r2,-20(fp)
    24b0:	10800404 	addi	r2,r2,16
    24b4:	1009883a 	mov	r4,r2
    24b8:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    24bc:	10000b26 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    24c0:	e0bfff17 	ldw	r2,-4(fp)
    24c4:	10000926 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    24c8:	e0bfff17 	ldw	r2,-4(fp)
    24cc:	00c00044 	movi	r3,1
    24d0:	10c00015 	stw	r3,0(r2)
    24d4:	00000506 	br	24ec <xQueueReceiveFromISR+0xb0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
    24d8:	e0bffb17 	ldw	r2,-20(fp)
    24dc:	10801117 	ldw	r2,68(r2)
    24e0:	10c00044 	addi	r3,r2,1
    24e4:	e0bffb17 	ldw	r2,-20(fp)
    24e8:	10c01115 	stw	r3,68(r2)
			}

			xReturn = pdPASS;
    24ec:	00800044 	movi	r2,1
    24f0:	e0bffa15 	stw	r2,-24(fp)
    24f4:	00000106 	br	24fc <xQueueReceiveFromISR+0xc0>
		}
		else
		{
			xReturn = pdFAIL;
    24f8:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    24fc:	e0bffa17 	ldw	r2,-24(fp)
}
    2500:	e037883a 	mov	sp,fp
    2504:	dfc00117 	ldw	ra,4(sp)
    2508:	df000017 	ldw	fp,0(sp)
    250c:	dec00204 	addi	sp,sp,8
    2510:	f800283a 	ret

00002514 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    2514:	defff804 	addi	sp,sp,-32
    2518:	dfc00715 	stw	ra,28(sp)
    251c:	df000615 	stw	fp,24(sp)
    2520:	df000604 	addi	fp,sp,24
    2524:	e13ffe15 	stw	r4,-8(fp)
    2528:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    252c:	e0bffe17 	ldw	r2,-8(fp)
    2530:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2534:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2538:	e0bffb17 	ldw	r2,-20(fp)
    253c:	10800e17 	ldw	r2,56(r2)
    2540:	10000c26 	beq	r2,zero,2574 <xQueuePeekFromISR+0x60>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2544:	e0bffb17 	ldw	r2,-20(fp)
    2548:	10800317 	ldw	r2,12(r2)
    254c:	e0bffd15 	stw	r2,-12(fp)
			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2550:	e17fff17 	ldw	r5,-4(fp)
    2554:	e13ffb17 	ldw	r4,-20(fp)
    2558:	00028200 	call	2820 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    255c:	e0bffb17 	ldw	r2,-20(fp)
    2560:	e0fffd17 	ldw	r3,-12(fp)
    2564:	10c00315 	stw	r3,12(r2)

			xReturn = pdPASS;
    2568:	00800044 	movi	r2,1
    256c:	e0bffa15 	stw	r2,-24(fp)
    2570:	00000106 	br	2578 <xQueuePeekFromISR+0x64>
		}
		else
		{
			xReturn = pdFAIL;
    2574:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2578:	e0bffa17 	ldw	r2,-24(fp)
}
    257c:	e037883a 	mov	sp,fp
    2580:	dfc00117 	ldw	ra,4(sp)
    2584:	df000017 	ldw	fp,0(sp)
    2588:	dec00204 	addi	sp,sp,8
    258c:	f800283a 	ret

00002590 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    2590:	defffc04 	addi	sp,sp,-16
    2594:	dfc00315 	stw	ra,12(sp)
    2598:	df000215 	stw	fp,8(sp)
    259c:	df000204 	addi	fp,sp,8
    25a0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
    25a4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    25a8:	e0bfff17 	ldw	r2,-4(fp)
    25ac:	10800e17 	ldw	r2,56(r2)
    25b0:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    25b4:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    25b8:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    25bc:	e037883a 	mov	sp,fp
    25c0:	dfc00117 	ldw	ra,4(sp)
    25c4:	df000017 	ldw	fp,0(sp)
    25c8:	dec00204 	addi	sp,sp,8
    25cc:	f800283a 	ret

000025d0 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
    25d0:	defffb04 	addi	sp,sp,-20
    25d4:	dfc00415 	stw	ra,16(sp)
    25d8:	df000315 	stw	fp,12(sp)
    25dc:	df000304 	addi	fp,sp,12
    25e0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
    25e4:	e0bfff17 	ldw	r2,-4(fp)
    25e8:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    25ec:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
    25f0:	e0bffd17 	ldw	r2,-12(fp)
    25f4:	10c00f17 	ldw	r3,60(r2)
    25f8:	e0bffd17 	ldw	r2,-12(fp)
    25fc:	10800e17 	ldw	r2,56(r2)
    2600:	1885c83a 	sub	r2,r3,r2
    2604:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    2608:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    260c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2610:	e037883a 	mov	sp,fp
    2614:	dfc00117 	ldw	ra,4(sp)
    2618:	df000017 	ldw	fp,0(sp)
    261c:	dec00204 	addi	sp,sp,8
    2620:	f800283a 	ret

00002624 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
    2624:	defffd04 	addi	sp,sp,-12
    2628:	df000215 	stw	fp,8(sp)
    262c:	df000204 	addi	fp,sp,8
    2630:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    2634:	e0bfff17 	ldw	r2,-4(fp)
    2638:	10800e17 	ldw	r2,56(r2)
    263c:	e0bffe15 	stw	r2,-8(fp)

	return uxReturn;
    2640:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2644:	e037883a 	mov	sp,fp
    2648:	df000017 	ldw	fp,0(sp)
    264c:	dec00104 	addi	sp,sp,4
    2650:	f800283a 	ret

00002654 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
    2654:	defffc04 	addi	sp,sp,-16
    2658:	dfc00315 	stw	ra,12(sp)
    265c:	df000215 	stw	fp,8(sp)
    2660:	df000204 	addi	fp,sp,8
    2664:	e13fff15 	stw	r4,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2668:	e0bfff17 	ldw	r2,-4(fp)
    266c:	e0bffe15 	stw	r2,-8(fp)
	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
	}
	#endif
	vPortFree( pxQueue );
    2670:	e13ffe17 	ldw	r4,-8(fp)
    2674:	00011500 	call	1150 <vPortFree>
}
    2678:	0001883a 	nop
    267c:	e037883a 	mov	sp,fp
    2680:	dfc00117 	ldw	ra,4(sp)
    2684:	df000017 	ldw	fp,0(sp)
    2688:	dec00204 	addi	sp,sp,8
    268c:	f800283a 	ret

00002690 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    2690:	defffa04 	addi	sp,sp,-24
    2694:	dfc00515 	stw	ra,20(sp)
    2698:	df000415 	stw	fp,16(sp)
    269c:	df000404 	addi	fp,sp,16
    26a0:	e13ffd15 	stw	r4,-12(fp)
    26a4:	e17ffe15 	stw	r5,-8(fp)
    26a8:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn = pdFALSE;
    26ac:	e03ffc15 	stw	zero,-16(fp)

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    26b0:	e0bffd17 	ldw	r2,-12(fp)
    26b4:	10801017 	ldw	r2,64(r2)
    26b8:	10000b1e 	bne	r2,zero,26e8 <prvCopyDataToQueue+0x58>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    26bc:	e0bffd17 	ldw	r2,-12(fp)
    26c0:	10800017 	ldw	r2,0(r2)
    26c4:	10004b1e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    26c8:	e0bffd17 	ldw	r2,-12(fp)
    26cc:	10800117 	ldw	r2,4(r2)
    26d0:	1009883a 	mov	r4,r2
    26d4:	0003fac0 	call	3fac <xTaskPriorityDisinherit>
    26d8:	e0bffc15 	stw	r2,-16(fp)
				pxQueue->pxMutexHolder = NULL;
    26dc:	e0bffd17 	ldw	r2,-12(fp)
    26e0:	10000115 	stw	zero,4(r2)
    26e4:	00004306 	br	27f4 <prvCopyDataToQueue+0x164>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    26e8:	e0bfff17 	ldw	r2,-4(fp)
    26ec:	1000191e 	bne	r2,zero,2754 <prvCopyDataToQueue+0xc4>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    26f0:	e0bffd17 	ldw	r2,-12(fp)
    26f4:	10c00217 	ldw	r3,8(r2)
    26f8:	e0bffd17 	ldw	r2,-12(fp)
    26fc:	10801017 	ldw	r2,64(r2)
    2700:	100d883a 	mov	r6,r2
    2704:	e17ffe17 	ldw	r5,-8(fp)
    2708:	1809883a 	mov	r4,r3
    270c:	00082d40 	call	82d4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    2710:	e0bffd17 	ldw	r2,-12(fp)
    2714:	10c00217 	ldw	r3,8(r2)
    2718:	e0bffd17 	ldw	r2,-12(fp)
    271c:	10801017 	ldw	r2,64(r2)
    2720:	1887883a 	add	r3,r3,r2
    2724:	e0bffd17 	ldw	r2,-12(fp)
    2728:	10c00215 	stw	r3,8(r2)
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    272c:	e0bffd17 	ldw	r2,-12(fp)
    2730:	10c00217 	ldw	r3,8(r2)
    2734:	e0bffd17 	ldw	r2,-12(fp)
    2738:	10800117 	ldw	r2,4(r2)
    273c:	18802d36 	bltu	r3,r2,27f4 <prvCopyDataToQueue+0x164>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    2740:	e0bffd17 	ldw	r2,-12(fp)
    2744:	10c00017 	ldw	r3,0(r2)
    2748:	e0bffd17 	ldw	r2,-12(fp)
    274c:	10c00215 	stw	r3,8(r2)
    2750:	00002806 	br	27f4 <prvCopyDataToQueue+0x164>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    2754:	e0bffd17 	ldw	r2,-12(fp)
    2758:	10c00317 	ldw	r3,12(r2)
    275c:	e0bffd17 	ldw	r2,-12(fp)
    2760:	10801017 	ldw	r2,64(r2)
    2764:	100d883a 	mov	r6,r2
    2768:	e17ffe17 	ldw	r5,-8(fp)
    276c:	1809883a 	mov	r4,r3
    2770:	00082d40 	call	82d4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    2774:	e0bffd17 	ldw	r2,-12(fp)
    2778:	10c00317 	ldw	r3,12(r2)
    277c:	e0bffd17 	ldw	r2,-12(fp)
    2780:	10801017 	ldw	r2,64(r2)
    2784:	0085c83a 	sub	r2,zero,r2
    2788:	1887883a 	add	r3,r3,r2
    278c:	e0bffd17 	ldw	r2,-12(fp)
    2790:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    2794:	e0bffd17 	ldw	r2,-12(fp)
    2798:	10c00317 	ldw	r3,12(r2)
    279c:	e0bffd17 	ldw	r2,-12(fp)
    27a0:	10800017 	ldw	r2,0(r2)
    27a4:	1880082e 	bgeu	r3,r2,27c8 <prvCopyDataToQueue+0x138>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    27a8:	e0bffd17 	ldw	r2,-12(fp)
    27ac:	10c00117 	ldw	r3,4(r2)
    27b0:	e0bffd17 	ldw	r2,-12(fp)
    27b4:	10801017 	ldw	r2,64(r2)
    27b8:	0085c83a 	sub	r2,zero,r2
    27bc:	1887883a 	add	r3,r3,r2
    27c0:	e0bffd17 	ldw	r2,-12(fp)
    27c4:	10c00315 	stw	r3,12(r2)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    27c8:	e0bfff17 	ldw	r2,-4(fp)
    27cc:	10800098 	cmpnei	r2,r2,2
    27d0:	1000081e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    27d4:	e0bffd17 	ldw	r2,-12(fp)
    27d8:	10800e17 	ldw	r2,56(r2)
    27dc:	10000526 	beq	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
    27e0:	e0bffd17 	ldw	r2,-12(fp)
    27e4:	10800e17 	ldw	r2,56(r2)
    27e8:	10ffffc4 	addi	r3,r2,-1
    27ec:	e0bffd17 	ldw	r2,-12(fp)
    27f0:	10c00e15 	stw	r3,56(r2)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
    27f4:	e0bffd17 	ldw	r2,-12(fp)
    27f8:	10800e17 	ldw	r2,56(r2)
    27fc:	10c00044 	addi	r3,r2,1
    2800:	e0bffd17 	ldw	r2,-12(fp)
    2804:	10c00e15 	stw	r3,56(r2)

	return xReturn;
    2808:	e0bffc17 	ldw	r2,-16(fp)
}
    280c:	e037883a 	mov	sp,fp
    2810:	dfc00117 	ldw	ra,4(sp)
    2814:	df000017 	ldw	fp,0(sp)
    2818:	dec00204 	addi	sp,sp,8
    281c:	f800283a 	ret

00002820 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    2820:	defffc04 	addi	sp,sp,-16
    2824:	dfc00315 	stw	ra,12(sp)
    2828:	df000215 	stw	fp,8(sp)
    282c:	df000204 	addi	fp,sp,8
    2830:	e13ffe15 	stw	r4,-8(fp)
    2834:	e17fff15 	stw	r5,-4(fp)
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    2838:	e0bffe17 	ldw	r2,-8(fp)
    283c:	10801017 	ldw	r2,64(r2)
    2840:	10001826 	beq	r2,zero,28a4 <prvCopyDataFromQueue+0x84>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    2844:	e0bffe17 	ldw	r2,-8(fp)
    2848:	10c00317 	ldw	r3,12(r2)
    284c:	e0bffe17 	ldw	r2,-8(fp)
    2850:	10801017 	ldw	r2,64(r2)
    2854:	1887883a 	add	r3,r3,r2
    2858:	e0bffe17 	ldw	r2,-8(fp)
    285c:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    2860:	e0bffe17 	ldw	r2,-8(fp)
    2864:	10c00317 	ldw	r3,12(r2)
    2868:	e0bffe17 	ldw	r2,-8(fp)
    286c:	10800117 	ldw	r2,4(r2)
    2870:	18800436 	bltu	r3,r2,2884 <prvCopyDataFromQueue+0x64>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    2874:	e0bffe17 	ldw	r2,-8(fp)
    2878:	10c00017 	ldw	r3,0(r2)
    287c:	e0bffe17 	ldw	r2,-8(fp)
    2880:	10c00315 	stw	r3,12(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    2884:	e0bffe17 	ldw	r2,-8(fp)
    2888:	10c00317 	ldw	r3,12(r2)
    288c:	e0bffe17 	ldw	r2,-8(fp)
    2890:	10801017 	ldw	r2,64(r2)
    2894:	100d883a 	mov	r6,r2
    2898:	180b883a 	mov	r5,r3
    289c:	e13fff17 	ldw	r4,-4(fp)
    28a0:	00082d40 	call	82d4 <memcpy>
	}
}
    28a4:	0001883a 	nop
    28a8:	e037883a 	mov	sp,fp
    28ac:	dfc00117 	ldw	ra,4(sp)
    28b0:	df000017 	ldw	fp,0(sp)
    28b4:	dec00204 	addi	sp,sp,8
    28b8:	f800283a 	ret

000028bc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    28bc:	defffd04 	addi	sp,sp,-12
    28c0:	dfc00215 	stw	ra,8(sp)
    28c4:	df000115 	stw	fp,4(sp)
    28c8:	df000104 	addi	fp,sp,4
    28cc:	e13fff15 	stw	r4,-4(fp)

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    28d0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    28d4:	00000e06 	br	2910 <prvUnlockQueue+0x54>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    28d8:	e0bfff17 	ldw	r2,-4(fp)
    28dc:	10800917 	ldw	r2,36(r2)
    28e0:	10000f26 	beq	r2,zero,2920 <prvUnlockQueue+0x64>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    28e4:	e0bfff17 	ldw	r2,-4(fp)
    28e8:	10800904 	addi	r2,r2,36
    28ec:	1009883a 	mov	r4,r2
    28f0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    28f4:	10000126 	beq	r2,zero,28fc <prvUnlockQueue+0x40>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
    28f8:	000386c0 	call	386c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
    28fc:	e0bfff17 	ldw	r2,-4(fp)
    2900:	10801217 	ldw	r2,72(r2)
    2904:	10ffffc4 	addi	r3,r2,-1
    2908:	e0bfff17 	ldw	r2,-4(fp)
    290c:	10c01215 	stw	r3,72(r2)
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2910:	e0bfff17 	ldw	r2,-4(fp)
    2914:	10801217 	ldw	r2,72(r2)
    2918:	00bfef16 	blt	zero,r2,28d8 <__alt_data_end+0xf00028d8>
    291c:	00000106 	br	2924 <prvUnlockQueue+0x68>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
    2920:	0001883a 	nop
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
    2924:	e0bfff17 	ldw	r2,-4(fp)
    2928:	00ffffc4 	movi	r3,-1
    292c:	10c01215 	stw	r3,72(r2)
	}
	taskEXIT_CRITICAL();
    2930:	00040fc0 	call	40fc <vTaskExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    2934:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2938:	00000e06 	br	2974 <prvUnlockQueue+0xb8>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    293c:	e0bfff17 	ldw	r2,-4(fp)
    2940:	10800417 	ldw	r2,16(r2)
    2944:	10000f26 	beq	r2,zero,2984 <prvUnlockQueue+0xc8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    2948:	e0bfff17 	ldw	r2,-4(fp)
    294c:	10800404 	addi	r2,r2,16
    2950:	1009883a 	mov	r4,r2
    2954:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2958:	10000126 	beq	r2,zero,2960 <prvUnlockQueue+0xa4>
				{
					vTaskMissedYield();
    295c:	000386c0 	call	386c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
    2960:	e0bfff17 	ldw	r2,-4(fp)
    2964:	10801117 	ldw	r2,68(r2)
    2968:	10ffffc4 	addi	r3,r2,-1
    296c:	e0bfff17 	ldw	r2,-4(fp)
    2970:	10c01115 	stw	r3,68(r2)
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2974:	e0bfff17 	ldw	r2,-4(fp)
    2978:	10801117 	ldw	r2,68(r2)
    297c:	00bfef16 	blt	zero,r2,293c <__alt_data_end+0xf000293c>
    2980:	00000106 	br	2988 <prvUnlockQueue+0xcc>

				--( pxQueue->xRxLock );
			}
			else
			{
				break;
    2984:	0001883a 	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    2988:	e0bfff17 	ldw	r2,-4(fp)
    298c:	00ffffc4 	movi	r3,-1
    2990:	10c01115 	stw	r3,68(r2)
	}
	taskEXIT_CRITICAL();
    2994:	00040fc0 	call	40fc <vTaskExitCritical>
}
    2998:	0001883a 	nop
    299c:	e037883a 	mov	sp,fp
    29a0:	dfc00117 	ldw	ra,4(sp)
    29a4:	df000017 	ldw	fp,0(sp)
    29a8:	dec00204 	addi	sp,sp,8
    29ac:	f800283a 	ret

000029b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    29b0:	defffc04 	addi	sp,sp,-16
    29b4:	dfc00315 	stw	ra,12(sp)
    29b8:	df000215 	stw	fp,8(sp)
    29bc:	df000204 	addi	fp,sp,8
    29c0:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    29c4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    29c8:	e0bfff17 	ldw	r2,-4(fp)
    29cc:	10800e17 	ldw	r2,56(r2)
    29d0:	1000031e 	bne	r2,zero,29e0 <prvIsQueueEmpty+0x30>
		{
			xReturn = pdTRUE;
    29d4:	00800044 	movi	r2,1
    29d8:	e0bffe15 	stw	r2,-8(fp)
    29dc:	00000106 	br	29e4 <prvIsQueueEmpty+0x34>
		}
		else
		{
			xReturn = pdFALSE;
    29e0:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    29e4:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    29e8:	e0bffe17 	ldw	r2,-8(fp)
}
    29ec:	e037883a 	mov	sp,fp
    29f0:	dfc00117 	ldw	ra,4(sp)
    29f4:	df000017 	ldw	fp,0(sp)
    29f8:	dec00204 	addi	sp,sp,8
    29fc:	f800283a 	ret

00002a00 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
    2a00:	defffd04 	addi	sp,sp,-12
    2a04:	df000215 	stw	fp,8(sp)
    2a08:	df000204 	addi	fp,sp,8
    2a0c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
    2a10:	e0bfff17 	ldw	r2,-4(fp)
    2a14:	10800e17 	ldw	r2,56(r2)
    2a18:	1000031e 	bne	r2,zero,2a28 <xQueueIsQueueEmptyFromISR+0x28>
	{
		xReturn = pdTRUE;
    2a1c:	00800044 	movi	r2,1
    2a20:	e0bffe15 	stw	r2,-8(fp)
    2a24:	00000106 	br	2a2c <xQueueIsQueueEmptyFromISR+0x2c>
	}
	else
	{
		xReturn = pdFALSE;
    2a28:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2a2c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2a30:	e037883a 	mov	sp,fp
    2a34:	df000017 	ldw	fp,0(sp)
    2a38:	dec00104 	addi	sp,sp,4
    2a3c:	f800283a 	ret

00002a40 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    2a40:	defffc04 	addi	sp,sp,-16
    2a44:	dfc00315 	stw	ra,12(sp)
    2a48:	df000215 	stw	fp,8(sp)
    2a4c:	df000204 	addi	fp,sp,8
    2a50:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2a54:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    2a58:	e0bfff17 	ldw	r2,-4(fp)
    2a5c:	10c00e17 	ldw	r3,56(r2)
    2a60:	e0bfff17 	ldw	r2,-4(fp)
    2a64:	10800f17 	ldw	r2,60(r2)
    2a68:	1880031e 	bne	r3,r2,2a78 <prvIsQueueFull+0x38>
		{
			xReturn = pdTRUE;
    2a6c:	00800044 	movi	r2,1
    2a70:	e0bffe15 	stw	r2,-8(fp)
    2a74:	00000106 	br	2a7c <prvIsQueueFull+0x3c>
		}
		else
		{
			xReturn = pdFALSE;
    2a78:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    2a7c:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    2a80:	e0bffe17 	ldw	r2,-8(fp)
}
    2a84:	e037883a 	mov	sp,fp
    2a88:	dfc00117 	ldw	ra,4(sp)
    2a8c:	df000017 	ldw	fp,0(sp)
    2a90:	dec00204 	addi	sp,sp,8
    2a94:	f800283a 	ret

00002a98 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
    2a98:	defffd04 	addi	sp,sp,-12
    2a9c:	df000215 	stw	fp,8(sp)
    2aa0:	df000204 	addi	fp,sp,8
    2aa4:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
    2aa8:	e0bfff17 	ldw	r2,-4(fp)
    2aac:	10c00e17 	ldw	r3,56(r2)
    2ab0:	e0bfff17 	ldw	r2,-4(fp)
    2ab4:	10800f17 	ldw	r2,60(r2)
    2ab8:	1880031e 	bne	r3,r2,2ac8 <xQueueIsQueueFullFromISR+0x30>
	{
		xReturn = pdTRUE;
    2abc:	00800044 	movi	r2,1
    2ac0:	e0bffe15 	stw	r2,-8(fp)
    2ac4:	00000106 	br	2acc <xQueueIsQueueFullFromISR+0x34>
	}
	else
	{
		xReturn = pdFALSE;
    2ac8:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2acc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2ad0:	e037883a 	mov	sp,fp
    2ad4:	df000017 	ldw	fp,0(sp)
    2ad8:	dec00104 	addi	sp,sp,4
    2adc:	f800283a 	ret

00002ae0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
    2ae0:	defffb04 	addi	sp,sp,-20
    2ae4:	dfc00415 	stw	ra,16(sp)
    2ae8:	df000315 	stw	fp,12(sp)
    2aec:	df000304 	addi	fp,sp,12
    2af0:	e13ffe15 	stw	r4,-8(fp)
    2af4:	e17fff15 	stw	r5,-4(fp)
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2af8:	e0bffe17 	ldw	r2,-8(fp)
    2afc:	e0bffd15 	stw	r2,-12(fp)
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    2b00:	00040a80 	call	40a8 <vTaskEnterCritical>
    2b04:	e0bffd17 	ldw	r2,-12(fp)
    2b08:	10801117 	ldw	r2,68(r2)
    2b0c:	10bfffd8 	cmpnei	r2,r2,-1
    2b10:	1000021e 	bne	r2,zero,2b1c <vQueueWaitForMessageRestricted+0x3c>
    2b14:	e0bffd17 	ldw	r2,-12(fp)
    2b18:	10001115 	stw	zero,68(r2)
    2b1c:	e0bffd17 	ldw	r2,-12(fp)
    2b20:	10801217 	ldw	r2,72(r2)
    2b24:	10bfffd8 	cmpnei	r2,r2,-1
    2b28:	1000021e 	bne	r2,zero,2b34 <vQueueWaitForMessageRestricted+0x54>
    2b2c:	e0bffd17 	ldw	r2,-12(fp)
    2b30:	10001215 	stw	zero,72(r2)
    2b34:	00040fc0 	call	40fc <vTaskExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    2b38:	e0bffd17 	ldw	r2,-12(fp)
    2b3c:	10800e17 	ldw	r2,56(r2)
    2b40:	1000051e 	bne	r2,zero,2b58 <vQueueWaitForMessageRestricted+0x78>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    2b44:	e0bffd17 	ldw	r2,-12(fp)
    2b48:	10800904 	addi	r2,r2,36
    2b4c:	e17fff17 	ldw	r5,-4(fp)
    2b50:	1009883a 	mov	r4,r2
    2b54:	00035340 	call	3534 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    2b58:	e13ffd17 	ldw	r4,-12(fp)
    2b5c:	00028bc0 	call	28bc <prvUnlockQueue>
	}
    2b60:	0001883a 	nop
    2b64:	e037883a 	mov	sp,fp
    2b68:	dfc00117 	ldw	ra,4(sp)
    2b6c:	df000017 	ldw	fp,0(sp)
    2b70:	dec00204 	addi	sp,sp,8
    2b74:	f800283a 	ret

00002b78 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    2b78:	defff604 	addi	sp,sp,-40
    2b7c:	dfc00915 	stw	ra,36(sp)
    2b80:	df000815 	stw	fp,32(sp)
    2b84:	df000804 	addi	fp,sp,32
    2b88:	e13ffc15 	stw	r4,-16(fp)
    2b8c:	e17ffd15 	stw	r5,-12(fp)
    2b90:	3005883a 	mov	r2,r6
    2b94:	e1ffff15 	stw	r7,-4(fp)
    2b98:	e0bffe0d 	sth	r2,-8(fp)
	configASSERT( pxTaskCode );
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
    2b9c:	e0bffe0b 	ldhu	r2,-8(fp)
    2ba0:	e1400417 	ldw	r5,16(fp)
    2ba4:	1009883a 	mov	r4,r2
    2ba8:	0003bdc0 	call	3bdc <prvAllocateTCBAndStack>
    2bac:	e0bffa15 	stw	r2,-24(fp)

	if( pxNewTCB != NULL )
    2bb0:	e0bffa17 	ldw	r2,-24(fp)
    2bb4:	10004f26 	beq	r2,zero,2cf4 <xTaskGenericCreate+0x17c>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
    2bb8:	e0bffa17 	ldw	r2,-24(fp)
    2bbc:	10c00c17 	ldw	r3,48(r2)
    2bc0:	e13ffe0b 	ldhu	r4,-8(fp)
    2bc4:	00900034 	movhi	r2,16384
    2bc8:	10bfffc4 	addi	r2,r2,-1
    2bcc:	2085883a 	add	r2,r4,r2
    2bd0:	1085883a 	add	r2,r2,r2
    2bd4:	1085883a 	add	r2,r2,r2
    2bd8:	1885883a 	add	r2,r3,r2
    2bdc:	e0bffb15 	stw	r2,-20(fp)
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    2be0:	e0fffb17 	ldw	r3,-20(fp)
    2be4:	00bfff04 	movi	r2,-4
    2be8:	1884703a 	and	r2,r3,r2
    2bec:	e0bffb15 	stw	r2,-20(fp)
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
    2bf0:	e0bffe0b 	ldhu	r2,-8(fp)
    2bf4:	d8800015 	stw	r2,0(sp)
    2bf8:	e1c00517 	ldw	r7,20(fp)
    2bfc:	e1800217 	ldw	r6,8(fp)
    2c00:	e17ffd17 	ldw	r5,-12(fp)
    2c04:	e13ffa17 	ldw	r4,-24(fp)
    2c08:	00038b00 	call	38b0 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    2c0c:	e1bfff17 	ldw	r6,-4(fp)
    2c10:	e17ffc17 	ldw	r5,-16(fp)
    2c14:	e13ffb17 	ldw	r4,-20(fp)
    2c18:	00017000 	call	1700 <pxPortInitialiseStack>
    2c1c:	1007883a 	mov	r3,r2
    2c20:	e0bffa17 	ldw	r2,-24(fp)
    2c24:	10c00015 	stw	r3,0(r2)
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
    2c28:	e0800317 	ldw	r2,12(fp)
    2c2c:	10000326 	beq	r2,zero,2c3c <xTaskGenericCreate+0xc4>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    2c30:	e0800317 	ldw	r2,12(fp)
    2c34:	e0fffa17 	ldw	r3,-24(fp)
    2c38:	10c00015 	stw	r3,0(r2)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
    2c3c:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			uxCurrentNumberOfTasks++;
    2c40:	d0a02617 	ldw	r2,-32616(gp)
    2c44:	10800044 	addi	r2,r2,1
    2c48:	d0a02615 	stw	r2,-32616(gp)
			if( pxCurrentTCB == NULL )
    2c4c:	d0a02217 	ldw	r2,-32632(gp)
    2c50:	1000071e 	bne	r2,zero,2c70 <xTaskGenericCreate+0xf8>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    2c54:	e0bffa17 	ldw	r2,-24(fp)
    2c58:	d0a02215 	stw	r2,-32632(gp)

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    2c5c:	d0a02617 	ldw	r2,-32616(gp)
    2c60:	10800058 	cmpnei	r2,r2,1
    2c64:	10000a1e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
    2c68:	00039fc0 	call	39fc <prvInitialiseTaskLists>
    2c6c:	00000806 	br	2c90 <xTaskGenericCreate+0x118>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    2c70:	d0a02917 	ldw	r2,-32604(gp)
    2c74:	1000061e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    2c78:	d0a02217 	ldw	r2,-32632(gp)
    2c7c:	10800b17 	ldw	r2,44(r2)
    2c80:	e0c00217 	ldw	r3,8(fp)
    2c84:	18800236 	bltu	r3,r2,2c90 <xTaskGenericCreate+0x118>
					{
						pxCurrentTCB = pxNewTCB;
    2c88:	e0bffa17 	ldw	r2,-24(fp)
    2c8c:	d0a02215 	stw	r2,-32632(gp)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
    2c90:	d0a02d17 	ldw	r2,-32588(gp)
    2c94:	10800044 	addi	r2,r2,1
    2c98:	d0a02d15 	stw	r2,-32588(gp)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
    2c9c:	e0bffa17 	ldw	r2,-24(fp)
    2ca0:	10800b17 	ldw	r2,44(r2)
    2ca4:	d0e02817 	ldw	r3,-32608(gp)
    2ca8:	1880032e 	bgeu	r3,r2,2cb8 <xTaskGenericCreate+0x140>
    2cac:	e0bffa17 	ldw	r2,-24(fp)
    2cb0:	10800b17 	ldw	r2,44(r2)
    2cb4:	d0a02815 	stw	r2,-32608(gp)
    2cb8:	e0bffa17 	ldw	r2,-24(fp)
    2cbc:	10800b17 	ldw	r2,44(r2)
    2cc0:	10c00524 	muli	r3,r2,20
    2cc4:	00820234 	movhi	r2,2056
    2cc8:	10bdc104 	addi	r2,r2,-2300
    2ccc:	1887883a 	add	r3,r3,r2
    2cd0:	e0bffa17 	ldw	r2,-24(fp)
    2cd4:	10800104 	addi	r2,r2,4
    2cd8:	100b883a 	mov	r5,r2
    2cdc:	1809883a 	mov	r4,r3
    2ce0:	00014980 	call	1498 <vListInsertEnd>

			xReturn = pdPASS;
    2ce4:	00800044 	movi	r2,1
    2ce8:	e0bff915 	stw	r2,-28(fp)
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    2cec:	00040fc0 	call	40fc <vTaskExitCritical>
    2cf0:	00000206 	br	2cfc <xTaskGenericCreate+0x184>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    2cf4:	00bfffc4 	movi	r2,-1
    2cf8:	e0bff915 	stw	r2,-28(fp)
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
    2cfc:	e0bff917 	ldw	r2,-28(fp)
    2d00:	10800058 	cmpnei	r2,r2,1
    2d04:	1000071e 	bne	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
	{
		if( xSchedulerRunning != pdFALSE )
    2d08:	d0a02917 	ldw	r2,-32604(gp)
    2d0c:	10000526 	beq	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    2d10:	d0a02217 	ldw	r2,-32632(gp)
    2d14:	10c00b17 	ldw	r3,44(r2)
    2d18:	e0800217 	ldw	r2,8(fp)
    2d1c:	1880012e 	bgeu	r3,r2,2d24 <xTaskGenericCreate+0x1ac>
			{
				taskYIELD_IF_USING_PREEMPTION();
    2d20:	003b683a 	trap	0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
    2d24:	e0bff917 	ldw	r2,-28(fp)
}
    2d28:	e037883a 	mov	sp,fp
    2d2c:	dfc00117 	ldw	ra,4(sp)
    2d30:	df000017 	ldw	fp,0(sp)
    2d34:	dec00204 	addi	sp,sp,8
    2d38:	f800283a 	ret

00002d3c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
    2d3c:	defffc04 	addi	sp,sp,-16
    2d40:	dfc00315 	stw	ra,12(sp)
    2d44:	df000215 	stw	fp,8(sp)
    2d48:	df000204 	addi	fp,sp,8
    2d4c:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    2d50:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
    2d54:	e0bfff17 	ldw	r2,-4(fp)
    2d58:	1000021e 	bne	r2,zero,2d64 <vTaskDelete+0x28>
    2d5c:	d0a02217 	ldw	r2,-32632(gp)
    2d60:	00000106 	br	2d68 <vTaskDelete+0x2c>
    2d64:	e0bfff17 	ldw	r2,-4(fp)
    2d68:	e0bffe15 	stw	r2,-8(fp)

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2d6c:	e0bffe17 	ldw	r2,-8(fp)
    2d70:	10800104 	addi	r2,r2,4
    2d74:	1009883a 	mov	r4,r2
    2d78:	00015fc0 	call	15fc <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    2d7c:	e0bffe17 	ldw	r2,-8(fp)
    2d80:	10800a17 	ldw	r2,40(r2)
    2d84:	10000426 	beq	r2,zero,2d98 <vTaskDelete+0x5c>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2d88:	e0bffe17 	ldw	r2,-8(fp)
    2d8c:	10800604 	addi	r2,r2,24
    2d90:	1009883a 	mov	r4,r2
    2d94:	00015fc0 	call	15fc <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
    2d98:	e0bffe17 	ldw	r2,-8(fp)
    2d9c:	10800104 	addi	r2,r2,4
    2da0:	100b883a 	mov	r5,r2
    2da4:	01020234 	movhi	r4,2056
    2da8:	213e0c04 	addi	r4,r4,-2000
    2dac:	00014980 	call	1498 <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    2db0:	d0a02517 	ldw	r2,-32620(gp)
    2db4:	10800044 	addi	r2,r2,1
    2db8:	d0a02515 	stw	r2,-32620(gp)

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    2dbc:	d0a02d17 	ldw	r2,-32588(gp)
    2dc0:	10800044 	addi	r2,r2,1
    2dc4:	d0a02d15 	stw	r2,-32588(gp)

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
    2dc8:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
    2dcc:	d0a02917 	ldw	r2,-32604(gp)
    2dd0:	10000826 	beq	r2,zero,2df4 <vTaskDelete+0xb8>
		{
			if( pxTCB == pxCurrentTCB )
    2dd4:	d0a02217 	ldw	r2,-32632(gp)
    2dd8:	e0fffe17 	ldw	r3,-8(fp)
    2ddc:	1880021e 	bne	r3,r2,2de8 <vTaskDelete+0xac>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
    2de0:	003b683a 	trap	0
					prvResetNextTaskUnblockTime();
				}
				taskEXIT_CRITICAL();
			}
		}
	}
    2de4:	00000306 	br	2df4 <vTaskDelete+0xb8>
			}
			else
			{
				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				taskENTER_CRITICAL();
    2de8:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					prvResetNextTaskUnblockTime();
    2dec:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
    2df0:	00040fc0 	call	40fc <vTaskExitCritical>
			}
		}
	}
    2df4:	0001883a 	nop
    2df8:	e037883a 	mov	sp,fp
    2dfc:	dfc00117 	ldw	ra,4(sp)
    2e00:	df000017 	ldw	fp,0(sp)
    2e04:	dec00204 	addi	sp,sp,8
    2e08:	f800283a 	ret

00002e0c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    2e0c:	defffb04 	addi	sp,sp,-20
    2e10:	dfc00415 	stw	ra,16(sp)
    2e14:	df000315 	stw	fp,12(sp)
    2e18:	df000304 	addi	fp,sp,12
    2e1c:	e13fff15 	stw	r4,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
    2e20:	e03ffd15 	stw	zero,-12(fp)


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    2e24:	e0bfff17 	ldw	r2,-4(fp)
    2e28:	10000d26 	beq	r2,zero,2e60 <vTaskDelay+0x54>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
    2e2c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    2e30:	d0e02717 	ldw	r3,-32612(gp)
    2e34:	e0bfff17 	ldw	r2,-4(fp)
    2e38:	1885883a 	add	r2,r3,r2
    2e3c:	e0bffe15 	stw	r2,-8(fp)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2e40:	d0a02217 	ldw	r2,-32632(gp)
    2e44:	10800104 	addi	r2,r2,4
    2e48:	1009883a 	mov	r4,r2
    2e4c:	00015fc0 	call	15fc <uxListRemove>
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    2e50:	e13ffe17 	ldw	r4,-8(fp)
    2e54:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
    2e58:	0002f980 	call	2f98 <xTaskResumeAll>
    2e5c:	e0bffd15 	stw	r2,-12(fp)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    2e60:	e0bffd17 	ldw	r2,-12(fp)
    2e64:	1000011e 	bne	r2,zero,2e6c <vTaskDelay+0x60>
		{
			portYIELD_WITHIN_API();
    2e68:	003b683a 	trap	0
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    2e6c:	0001883a 	nop
    2e70:	e037883a 	mov	sp,fp
    2e74:	dfc00117 	ldw	ra,4(sp)
    2e78:	df000017 	ldw	fp,0(sp)
    2e7c:	dec00204 	addi	sp,sp,8
    2e80:	f800283a 	ret

00002e84 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    2e84:	defff804 	addi	sp,sp,-32
    2e88:	dfc00715 	stw	ra,28(sp)
    2e8c:	df000615 	stw	fp,24(sp)
    2e90:	df000604 	addi	fp,sp,24
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
    2e94:	d8000315 	stw	zero,12(sp)
    2e98:	d8000215 	stw	zero,8(sp)
    2e9c:	d8000115 	stw	zero,4(sp)
    2ea0:	d8000015 	stw	zero,0(sp)
    2ea4:	000f883a 	mov	r7,zero
    2ea8:	01840004 	movi	r6,4096
    2eac:	01420034 	movhi	r5,2048
    2eb0:	29400d04 	addi	r5,r5,52
    2eb4:	01000034 	movhi	r4,0
    2eb8:	210e2504 	addi	r4,r4,14484
    2ebc:	0002b780 	call	2b78 <xTaskGenericCreate>
    2ec0:	e0bffe15 	stw	r2,-8(fp)
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    2ec4:	e0bffe17 	ldw	r2,-8(fp)
    2ec8:	10800058 	cmpnei	r2,r2,1
    2ecc:	1000021e 	bne	r2,zero,2ed8 <vTaskStartScheduler+0x54>
		{
			xReturn = xTimerCreateTimerTask();
    2ed0:	00048080 	call	4808 <xTimerCreateTimerTask>
    2ed4:	e0bffe15 	stw	r2,-8(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    2ed8:	e0bffe17 	ldw	r2,-8(fp)
    2edc:	10800058 	cmpnei	r2,r2,1
    2ee0:	10000a1e 	bne	r2,zero,2f0c <vTaskStartScheduler+0x88>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2ee4:	0005303a 	rdctl	r2,status
    2ee8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2eec:	e0ffff17 	ldw	r3,-4(fp)
    2ef0:	00bfff84 	movi	r2,-2
    2ef4:	1884703a 	and	r2,r3,r2
    2ef8:	1001703a 	wrctl	status,r2
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
    2efc:	00800044 	movi	r2,1
    2f00:	d0a02915 	stw	r2,-32604(gp)
		xTickCount = ( TickType_t ) 0U;
    2f04:	d0202715 	stw	zero,-32612(gp)
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    2f08:	00017e00 	call	17e0 <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
    2f0c:	0001883a 	nop
    2f10:	e037883a 	mov	sp,fp
    2f14:	dfc00117 	ldw	ra,4(sp)
    2f18:	df000017 	ldw	fp,0(sp)
    2f1c:	dec00204 	addi	sp,sp,8
    2f20:	f800283a 	ret

00002f24 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    2f24:	defffd04 	addi	sp,sp,-12
    2f28:	dfc00215 	stw	ra,8(sp)
    2f2c:	df000115 	stw	fp,4(sp)
    2f30:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2f34:	0005303a 	rdctl	r2,status
    2f38:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2f3c:	e0ffff17 	ldw	r3,-4(fp)
    2f40:	00bfff84 	movi	r2,-2
    2f44:	1884703a 	and	r2,r3,r2
    2f48:	1001703a 	wrctl	status,r2
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
    2f4c:	d0202915 	stw	zero,-32604(gp)
	vPortEndScheduler();
    2f50:	00018180 	call	1818 <vPortEndScheduler>
}
    2f54:	0001883a 	nop
    2f58:	e037883a 	mov	sp,fp
    2f5c:	dfc00117 	ldw	ra,4(sp)
    2f60:	df000017 	ldw	fp,0(sp)
    2f64:	dec00204 	addi	sp,sp,8
    2f68:	f800283a 	ret

00002f6c <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    2f6c:	deffff04 	addi	sp,sp,-4
    2f70:	df000015 	stw	fp,0(sp)
    2f74:	d839883a 	mov	fp,sp
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    2f78:	d0a02e17 	ldw	r2,-32584(gp)
    2f7c:	10800044 	addi	r2,r2,1
    2f80:	d0a02e15 	stw	r2,-32584(gp)
}
    2f84:	0001883a 	nop
    2f88:	e037883a 	mov	sp,fp
    2f8c:	df000017 	ldw	fp,0(sp)
    2f90:	dec00104 	addi	sp,sp,4
    2f94:	f800283a 	ret

00002f98 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    2f98:	defffc04 	addi	sp,sp,-16
    2f9c:	dfc00315 	stw	ra,12(sp)
    2fa0:	df000215 	stw	fp,8(sp)
    2fa4:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    2fa8:	e03ffe15 	stw	zero,-8(fp)
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    2fac:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		--uxSchedulerSuspended;
    2fb0:	d0a02e17 	ldw	r2,-32584(gp)
    2fb4:	10bfffc4 	addi	r2,r2,-1
    2fb8:	d0a02e15 	stw	r2,-32584(gp)

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    2fbc:	d0a02e17 	ldw	r2,-32584(gp)
    2fc0:	10003f1e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    2fc4:	d0a02617 	ldw	r2,-32616(gp)
    2fc8:	10003d26 	beq	r2,zero,30c0 <xTaskResumeAll+0x128>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    2fcc:	00002606 	br	3068 <xTaskResumeAll+0xd0>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    2fd0:	00820234 	movhi	r2,2056
    2fd4:	10be0704 	addi	r2,r2,-2020
    2fd8:	10800317 	ldw	r2,12(r2)
    2fdc:	10800317 	ldw	r2,12(r2)
    2fe0:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2fe4:	e0bfff17 	ldw	r2,-4(fp)
    2fe8:	10800604 	addi	r2,r2,24
    2fec:	1009883a 	mov	r4,r2
    2ff0:	00015fc0 	call	15fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    2ff4:	e0bfff17 	ldw	r2,-4(fp)
    2ff8:	10800104 	addi	r2,r2,4
    2ffc:	1009883a 	mov	r4,r2
    3000:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    3004:	e0bfff17 	ldw	r2,-4(fp)
    3008:	10800b17 	ldw	r2,44(r2)
    300c:	d0e02817 	ldw	r3,-32608(gp)
    3010:	1880032e 	bgeu	r3,r2,3020 <xTaskResumeAll+0x88>
    3014:	e0bfff17 	ldw	r2,-4(fp)
    3018:	10800b17 	ldw	r2,44(r2)
    301c:	d0a02815 	stw	r2,-32608(gp)
    3020:	e0bfff17 	ldw	r2,-4(fp)
    3024:	10800b17 	ldw	r2,44(r2)
    3028:	10c00524 	muli	r3,r2,20
    302c:	00820234 	movhi	r2,2056
    3030:	10bdc104 	addi	r2,r2,-2300
    3034:	1887883a 	add	r3,r3,r2
    3038:	e0bfff17 	ldw	r2,-4(fp)
    303c:	10800104 	addi	r2,r2,4
    3040:	100b883a 	mov	r5,r2
    3044:	1809883a 	mov	r4,r3
    3048:	00014980 	call	1498 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    304c:	e0bfff17 	ldw	r2,-4(fp)
    3050:	10c00b17 	ldw	r3,44(r2)
    3054:	d0a02217 	ldw	r2,-32632(gp)
    3058:	10800b17 	ldw	r2,44(r2)
    305c:	18800236 	bltu	r3,r2,3068 <xTaskResumeAll+0xd0>
					{
						xYieldPending = pdTRUE;
    3060:	00800044 	movi	r2,1
    3064:	d0a02b15 	stw	r2,-32596(gp)
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    3068:	00820234 	movhi	r2,2056
    306c:	10be0704 	addi	r2,r2,-2020
    3070:	10800017 	ldw	r2,0(r2)
    3074:	103fd61e 	bne	r2,zero,2fd0 <__alt_data_end+0xf0002fd0>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
    3078:	d0a02a17 	ldw	r2,-32600(gp)
    307c:	10000a26 	beq	r2,zero,30a8 <xTaskResumeAll+0x110>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    3080:	00000706 	br	30a0 <xTaskResumeAll+0x108>
					{
						if( xTaskIncrementTick() != pdFALSE )
    3084:	00031500 	call	3150 <xTaskIncrementTick>
    3088:	10000226 	beq	r2,zero,3094 <xTaskResumeAll+0xfc>
						{
							xYieldPending = pdTRUE;
    308c:	00800044 	movi	r2,1
    3090:	d0a02b15 	stw	r2,-32596(gp)
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
    3094:	d0a02a17 	ldw	r2,-32600(gp)
    3098:	10bfffc4 	addi	r2,r2,-1
    309c:	d0a02a15 	stw	r2,-32600(gp)
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    30a0:	d0a02a17 	ldw	r2,-32600(gp)
    30a4:	103ff71e 	bne	r2,zero,3084 <__alt_data_end+0xf0003084>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    30a8:	d0a02b17 	ldw	r2,-32596(gp)
    30ac:	10800058 	cmpnei	r2,r2,1
    30b0:	1000031e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    30b4:	00800044 	movi	r2,1
    30b8:	e0bffe15 	stw	r2,-8(fp)
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    30bc:	003b683a 	trap	0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    30c0:	00040fc0 	call	40fc <vTaskExitCritical>

	return xAlreadyYielded;
    30c4:	e0bffe17 	ldw	r2,-8(fp)
}
    30c8:	e037883a 	mov	sp,fp
    30cc:	dfc00117 	ldw	ra,4(sp)
    30d0:	df000017 	ldw	fp,0(sp)
    30d4:	dec00204 	addi	sp,sp,8
    30d8:	f800283a 	ret

000030dc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    30dc:	defffe04 	addi	sp,sp,-8
    30e0:	df000115 	stw	fp,4(sp)
    30e4:	df000104 	addi	fp,sp,4
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    30e8:	d0a02717 	ldw	r2,-32612(gp)
    30ec:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    30f0:	e0bfff17 	ldw	r2,-4(fp)
}
    30f4:	e037883a 	mov	sp,fp
    30f8:	df000017 	ldw	fp,0(sp)
    30fc:	dec00104 	addi	sp,sp,4
    3100:	f800283a 	ret

00003104 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
    3104:	defffd04 	addi	sp,sp,-12
    3108:	df000215 	stw	fp,8(sp)
    310c:	df000204 	addi	fp,sp,8
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
    3110:	e03ffe15 	stw	zero,-8(fp)
	{
		xReturn = xTickCount;
    3114:	d0a02717 	ldw	r2,-32612(gp)
    3118:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    311c:	e0bfff17 	ldw	r2,-4(fp)
}
    3120:	e037883a 	mov	sp,fp
    3124:	df000017 	ldw	fp,0(sp)
    3128:	dec00104 	addi	sp,sp,4
    312c:	f800283a 	ret

00003130 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
    3130:	deffff04 	addi	sp,sp,-4
    3134:	df000015 	stw	fp,0(sp)
    3138:	d839883a 	mov	fp,sp
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
    313c:	d0a02617 	ldw	r2,-32616(gp)
}
    3140:	e037883a 	mov	sp,fp
    3144:	df000017 	ldw	fp,0(sp)
    3148:	dec00104 	addi	sp,sp,4
    314c:	f800283a 	ret

00003150 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    3150:	defff904 	addi	sp,sp,-28
    3154:	dfc00615 	stw	ra,24(sp)
    3158:	df000515 	stw	fp,20(sp)
    315c:	df000504 	addi	fp,sp,20
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    3160:	e03ffb15 	stw	zero,-20(fp)

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3164:	d0a02e17 	ldw	r2,-32584(gp)
    3168:	10005d1e 	bne	r2,zero,32e0 <xTaskIncrementTick+0x190>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
    316c:	d0a02717 	ldw	r2,-32612(gp)
    3170:	10800044 	addi	r2,r2,1
    3174:	d0a02715 	stw	r2,-32612(gp)

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    3178:	d0a02717 	ldw	r2,-32612(gp)
    317c:	e0bffc15 	stw	r2,-16(fp)

			if( xConstTickCount == ( TickType_t ) 0U )
    3180:	e0bffc17 	ldw	r2,-16(fp)
    3184:	10000a1e 	bne	r2,zero,31b0 <xTaskIncrementTick+0x60>
			{
				taskSWITCH_DELAYED_LISTS();
    3188:	d0a02317 	ldw	r2,-32628(gp)
    318c:	e0bffd15 	stw	r2,-12(fp)
    3190:	d0a02417 	ldw	r2,-32624(gp)
    3194:	d0a02315 	stw	r2,-32628(gp)
    3198:	e0bffd17 	ldw	r2,-12(fp)
    319c:	d0a02415 	stw	r2,-32624(gp)
    31a0:	d0a02c17 	ldw	r2,-32592(gp)
    31a4:	10800044 	addi	r2,r2,1
    31a8:	d0a02c15 	stw	r2,-32592(gp)
    31ac:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    31b0:	d0a00317 	ldw	r2,-32756(gp)
    31b4:	e0fffc17 	ldw	r3,-16(fp)
    31b8:	18803d36 	bltu	r3,r2,32b0 <xTaskIncrementTick+0x160>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    31bc:	d0a02317 	ldw	r2,-32628(gp)
    31c0:	10800017 	ldw	r2,0(r2)
    31c4:	1000021e 	bne	r2,zero,31d0 <xTaskIncrementTick+0x80>
    31c8:	00800044 	movi	r2,1
    31cc:	00000106 	br	31d4 <xTaskIncrementTick+0x84>
    31d0:	0005883a 	mov	r2,zero
    31d4:	10803fcc 	andi	r2,r2,255
    31d8:	10000326 	beq	r2,zero,31e8 <xTaskIncrementTick+0x98>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
    31dc:	00bfffc4 	movi	r2,-1
    31e0:	d0a00315 	stw	r2,-32756(gp)
						break;
    31e4:	00003206 	br	32b0 <xTaskIncrementTick+0x160>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    31e8:	d0a02317 	ldw	r2,-32628(gp)
    31ec:	10800317 	ldw	r2,12(r2)
    31f0:	10800317 	ldw	r2,12(r2)
    31f4:	e0bffe15 	stw	r2,-8(fp)
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    31f8:	e0bffe17 	ldw	r2,-8(fp)
    31fc:	10800117 	ldw	r2,4(r2)
    3200:	e0bfff15 	stw	r2,-4(fp)

						if( xConstTickCount < xItemValue )
    3204:	e0fffc17 	ldw	r3,-16(fp)
    3208:	e0bfff17 	ldw	r2,-4(fp)
    320c:	1880032e 	bgeu	r3,r2,321c <xTaskIncrementTick+0xcc>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
    3210:	e0bfff17 	ldw	r2,-4(fp)
    3214:	d0a00315 	stw	r2,-32756(gp)
							break;
    3218:	00002506 	br	32b0 <xTaskIncrementTick+0x160>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    321c:	e0bffe17 	ldw	r2,-8(fp)
    3220:	10800104 	addi	r2,r2,4
    3224:	1009883a 	mov	r4,r2
    3228:	00015fc0 	call	15fc <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    322c:	e0bffe17 	ldw	r2,-8(fp)
    3230:	10800a17 	ldw	r2,40(r2)
    3234:	10000426 	beq	r2,zero,3248 <xTaskIncrementTick+0xf8>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    3238:	e0bffe17 	ldw	r2,-8(fp)
    323c:	10800604 	addi	r2,r2,24
    3240:	1009883a 	mov	r4,r2
    3244:	00015fc0 	call	15fc <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    3248:	e0bffe17 	ldw	r2,-8(fp)
    324c:	10800b17 	ldw	r2,44(r2)
    3250:	d0e02817 	ldw	r3,-32608(gp)
    3254:	1880032e 	bgeu	r3,r2,3264 <xTaskIncrementTick+0x114>
    3258:	e0bffe17 	ldw	r2,-8(fp)
    325c:	10800b17 	ldw	r2,44(r2)
    3260:	d0a02815 	stw	r2,-32608(gp)
    3264:	e0bffe17 	ldw	r2,-8(fp)
    3268:	10800b17 	ldw	r2,44(r2)
    326c:	10c00524 	muli	r3,r2,20
    3270:	00820234 	movhi	r2,2056
    3274:	10bdc104 	addi	r2,r2,-2300
    3278:	1887883a 	add	r3,r3,r2
    327c:	e0bffe17 	ldw	r2,-8(fp)
    3280:	10800104 	addi	r2,r2,4
    3284:	100b883a 	mov	r5,r2
    3288:	1809883a 	mov	r4,r3
    328c:	00014980 	call	1498 <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3290:	e0bffe17 	ldw	r2,-8(fp)
    3294:	10c00b17 	ldw	r3,44(r2)
    3298:	d0a02217 	ldw	r2,-32632(gp)
    329c:	10800b17 	ldw	r2,44(r2)
    32a0:	18bfc636 	bltu	r3,r2,31bc <__alt_data_end+0xf00031bc>
							{
								xSwitchRequired = pdTRUE;
    32a4:	00800044 	movi	r2,1
    32a8:	e0bffb15 	stw	r2,-20(fp)
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
    32ac:	003fc306 	br	31bc <__alt_data_end+0xf00031bc>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    32b0:	d0a02217 	ldw	r2,-32632(gp)
    32b4:	10c00b17 	ldw	r3,44(r2)
    32b8:	00820234 	movhi	r2,2056
    32bc:	10bdc104 	addi	r2,r2,-2300
    32c0:	18c00524 	muli	r3,r3,20
    32c4:	10c5883a 	add	r2,r2,r3
    32c8:	10800017 	ldw	r2,0(r2)
    32cc:	108000b0 	cmpltui	r2,r2,2
    32d0:	1000061e 	bne	r2,zero,32ec <xTaskIncrementTick+0x19c>
			{
				xSwitchRequired = pdTRUE;
    32d4:	00800044 	movi	r2,1
    32d8:	e0bffb15 	stw	r2,-20(fp)
    32dc:	00000306 	br	32ec <xTaskIncrementTick+0x19c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    32e0:	d0a02a17 	ldw	r2,-32600(gp)
    32e4:	10800044 	addi	r2,r2,1
    32e8:	d0a02a15 	stw	r2,-32600(gp)
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    32ec:	d0a02b17 	ldw	r2,-32596(gp)
    32f0:	10000226 	beq	r2,zero,32fc <xTaskIncrementTick+0x1ac>
		{
			xSwitchRequired = pdTRUE;
    32f4:	00800044 	movi	r2,1
    32f8:	e0bffb15 	stw	r2,-20(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    32fc:	e0bffb17 	ldw	r2,-20(fp)
}
    3300:	e037883a 	mov	sp,fp
    3304:	dfc00117 	ldw	ra,4(sp)
    3308:	df000017 	ldw	fp,0(sp)
    330c:	dec00204 	addi	sp,sp,8
    3310:	f800283a 	ret

00003314 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    3314:	defffd04 	addi	sp,sp,-12
    3318:	dfc00215 	stw	ra,8(sp)
    331c:	df000115 	stw	fp,4(sp)
    3320:	df000104 	addi	fp,sp,4
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    3324:	d0a02e17 	ldw	r2,-32584(gp)
    3328:	10000326 	beq	r2,zero,3338 <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    332c:	00800044 	movi	r2,1
    3330:	d0a02b15 	stw	r2,-32596(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3334:	00003e06 	br	3430 <vTaskSwitchContext+0x11c>
		switch. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xYieldPending = pdFALSE;
    3338:	d0202b15 	stw	zero,-32596(gp)
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
    333c:	d0a02217 	ldw	r2,-32632(gp)
    3340:	10800017 	ldw	r2,0(r2)
    3344:	d0e02217 	ldw	r3,-32632(gp)
    3348:	18c00c17 	ldw	r3,48(r3)
    334c:	18800636 	bltu	r3,r2,3368 <vTaskSwitchContext+0x54>
    3350:	d0e02217 	ldw	r3,-32632(gp)
    3354:	d0a02217 	ldw	r2,-32632(gp)
    3358:	10800d04 	addi	r2,r2,52
    335c:	100b883a 	mov	r5,r2
    3360:	1809883a 	mov	r4,r3
    3364:	00016940 	call	1694 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
    3368:	d0a02217 	ldw	r2,-32632(gp)
    336c:	10800c17 	ldw	r2,48(r2)
    3370:	01800504 	movi	r6,20
    3374:	01420034 	movhi	r5,2048
    3378:	29400e44 	addi	r5,r5,57
    337c:	1009883a 	mov	r4,r2
    3380:	00082580 	call	8258 <memcmp>
    3384:	10000a26 	beq	r2,zero,33b0 <vTaskSwitchContext+0x9c>
    3388:	d0e02217 	ldw	r3,-32632(gp)
    338c:	d0a02217 	ldw	r2,-32632(gp)
    3390:	10800d04 	addi	r2,r2,52
    3394:	100b883a 	mov	r5,r2
    3398:	1809883a 	mov	r4,r3
    339c:	00016940 	call	1694 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
    33a0:	00000306 	br	33b0 <vTaskSwitchContext+0x9c>
    33a4:	d0a02817 	ldw	r2,-32608(gp)
    33a8:	10bfffc4 	addi	r2,r2,-1
    33ac:	d0a02815 	stw	r2,-32608(gp)
    33b0:	d0e02817 	ldw	r3,-32608(gp)
    33b4:	00820234 	movhi	r2,2056
    33b8:	10bdc104 	addi	r2,r2,-2300
    33bc:	18c00524 	muli	r3,r3,20
    33c0:	10c5883a 	add	r2,r2,r3
    33c4:	10800017 	ldw	r2,0(r2)
    33c8:	103ff626 	beq	r2,zero,33a4 <__alt_data_end+0xf00033a4>
    33cc:	d0a02817 	ldw	r2,-32608(gp)
    33d0:	10c00524 	muli	r3,r2,20
    33d4:	00820234 	movhi	r2,2056
    33d8:	10bdc104 	addi	r2,r2,-2300
    33dc:	1885883a 	add	r2,r3,r2
    33e0:	e0bfff15 	stw	r2,-4(fp)
    33e4:	e0bfff17 	ldw	r2,-4(fp)
    33e8:	10800117 	ldw	r2,4(r2)
    33ec:	10c00117 	ldw	r3,4(r2)
    33f0:	e0bfff17 	ldw	r2,-4(fp)
    33f4:	10c00115 	stw	r3,4(r2)
    33f8:	e0bfff17 	ldw	r2,-4(fp)
    33fc:	10c00117 	ldw	r3,4(r2)
    3400:	e0bfff17 	ldw	r2,-4(fp)
    3404:	10800204 	addi	r2,r2,8
    3408:	1880051e 	bne	r3,r2,3420 <vTaskSwitchContext+0x10c>
    340c:	e0bfff17 	ldw	r2,-4(fp)
    3410:	10800117 	ldw	r2,4(r2)
    3414:	10c00117 	ldw	r3,4(r2)
    3418:	e0bfff17 	ldw	r2,-4(fp)
    341c:	10c00115 	stw	r3,4(r2)
    3420:	e0bfff17 	ldw	r2,-4(fp)
    3424:	10800117 	ldw	r2,4(r2)
    3428:	10800317 	ldw	r2,12(r2)
    342c:	d0a02215 	stw	r2,-32632(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3430:	0001883a 	nop
    3434:	e037883a 	mov	sp,fp
    3438:	dfc00117 	ldw	ra,4(sp)
    343c:	df000017 	ldw	fp,0(sp)
    3440:	dec00204 	addi	sp,sp,8
    3444:	f800283a 	ret

00003448 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    3448:	defffb04 	addi	sp,sp,-20
    344c:	dfc00415 	stw	ra,16(sp)
    3450:	df000315 	stw	fp,12(sp)
    3454:	df000304 	addi	fp,sp,12
    3458:	e13ffe15 	stw	r4,-8(fp)
    345c:	e17fff15 	stw	r5,-4(fp)

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    3460:	d0a02217 	ldw	r2,-32632(gp)
    3464:	10800604 	addi	r2,r2,24
    3468:	100b883a 	mov	r5,r2
    346c:	e13ffe17 	ldw	r4,-8(fp)
    3470:	00015240 	call	1524 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3474:	d0a02217 	ldw	r2,-32632(gp)
    3478:	10800104 	addi	r2,r2,4
    347c:	1009883a 	mov	r4,r2
    3480:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the scheduler
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
    3484:	d0e02717 	ldw	r3,-32612(gp)
    3488:	e0bfff17 	ldw	r2,-4(fp)
    348c:	1885883a 	add	r2,r3,r2
    3490:	e0bffd15 	stw	r2,-12(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3494:	e13ffd17 	ldw	r4,-12(fp)
    3498:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    349c:	0001883a 	nop
    34a0:	e037883a 	mov	sp,fp
    34a4:	dfc00117 	ldw	ra,4(sp)
    34a8:	df000017 	ldw	fp,0(sp)
    34ac:	dec00204 	addi	sp,sp,8
    34b0:	f800283a 	ret

000034b4 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
    34b4:	defffa04 	addi	sp,sp,-24
    34b8:	dfc00515 	stw	ra,20(sp)
    34bc:	df000415 	stw	fp,16(sp)
    34c0:	df000404 	addi	fp,sp,16
    34c4:	e13ffd15 	stw	r4,-12(fp)
    34c8:	e17ffe15 	stw	r5,-8(fp)
    34cc:	e1bfff15 	stw	r6,-4(fp)
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    34d0:	d0a02217 	ldw	r2,-32632(gp)
    34d4:	e0fffe17 	ldw	r3,-8(fp)
    34d8:	18e00034 	orhi	r3,r3,32768
    34dc:	10c00615 	stw	r3,24(r2)
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    34e0:	d0a02217 	ldw	r2,-32632(gp)
    34e4:	10800604 	addi	r2,r2,24
    34e8:	100b883a 	mov	r5,r2
    34ec:	e13ffd17 	ldw	r4,-12(fp)
    34f0:	00014980 	call	1498 <vListInsertEnd>

	/* The task must be removed from the ready list before it is added to the
	blocked list.  Exclusive access can be assured to the ready list as the
	scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    34f4:	d0a02217 	ldw	r2,-32632(gp)
    34f8:	10800104 	addi	r2,r2,4
    34fc:	1009883a 	mov	r4,r2
    3500:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the kernel
			will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
    3504:	d0e02717 	ldw	r3,-32612(gp)
    3508:	e0bfff17 	ldw	r2,-4(fp)
    350c:	1885883a 	add	r2,r3,r2
    3510:	e0bffc15 	stw	r2,-16(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3514:	e13ffc17 	ldw	r4,-16(fp)
    3518:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    351c:	0001883a 	nop
    3520:	e037883a 	mov	sp,fp
    3524:	dfc00117 	ldw	ra,4(sp)
    3528:	df000017 	ldw	fp,0(sp)
    352c:	dec00204 	addi	sp,sp,8
    3530:	f800283a 	ret

00003534 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
    3534:	defffb04 	addi	sp,sp,-20
    3538:	dfc00415 	stw	ra,16(sp)
    353c:	df000315 	stw	fp,12(sp)
    3540:	df000304 	addi	fp,sp,12
    3544:	e13ffe15 	stw	r4,-8(fp)
    3548:	e17fff15 	stw	r5,-4(fp)

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    354c:	d0a02217 	ldw	r2,-32632(gp)
    3550:	10800604 	addi	r2,r2,24
    3554:	100b883a 	mov	r5,r2
    3558:	e13ffe17 	ldw	r4,-8(fp)
    355c:	00014980 	call	1498 <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3560:	d0a02217 	ldw	r2,-32632(gp)
    3564:	10800104 	addi	r2,r2,4
    3568:	1009883a 	mov	r4,r2
    356c:	00015fc0 	call	15fc <uxListRemove>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
    3570:	d0e02717 	ldw	r3,-32612(gp)
    3574:	e0bfff17 	ldw	r2,-4(fp)
    3578:	1885883a 	add	r2,r3,r2
    357c:	e0bffd15 	stw	r2,-12(fp)

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
    3580:	e13ffd17 	ldw	r4,-12(fp)
    3584:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
    3588:	0001883a 	nop
    358c:	e037883a 	mov	sp,fp
    3590:	dfc00117 	ldw	ra,4(sp)
    3594:	df000017 	ldw	fp,0(sp)
    3598:	dec00204 	addi	sp,sp,8
    359c:	f800283a 	ret

000035a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    35a0:	defffb04 	addi	sp,sp,-20
    35a4:	dfc00415 	stw	ra,16(sp)
    35a8:	df000315 	stw	fp,12(sp)
    35ac:	df000304 	addi	fp,sp,12
    35b0:	e13fff15 	stw	r4,-4(fp)
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    35b4:	e0bfff17 	ldw	r2,-4(fp)
    35b8:	10800317 	ldw	r2,12(r2)
    35bc:	10800317 	ldw	r2,12(r2)
    35c0:	e0bffe15 	stw	r2,-8(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    35c4:	e0bffe17 	ldw	r2,-8(fp)
    35c8:	10800604 	addi	r2,r2,24
    35cc:	1009883a 	mov	r4,r2
    35d0:	00015fc0 	call	15fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    35d4:	d0a02e17 	ldw	r2,-32584(gp)
    35d8:	1000171e 	bne	r2,zero,3638 <xTaskRemoveFromEventList+0x98>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    35dc:	e0bffe17 	ldw	r2,-8(fp)
    35e0:	10800104 	addi	r2,r2,4
    35e4:	1009883a 	mov	r4,r2
    35e8:	00015fc0 	call	15fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
    35ec:	e0bffe17 	ldw	r2,-8(fp)
    35f0:	10800b17 	ldw	r2,44(r2)
    35f4:	d0e02817 	ldw	r3,-32608(gp)
    35f8:	1880032e 	bgeu	r3,r2,3608 <xTaskRemoveFromEventList+0x68>
    35fc:	e0bffe17 	ldw	r2,-8(fp)
    3600:	10800b17 	ldw	r2,44(r2)
    3604:	d0a02815 	stw	r2,-32608(gp)
    3608:	e0bffe17 	ldw	r2,-8(fp)
    360c:	10800b17 	ldw	r2,44(r2)
    3610:	10c00524 	muli	r3,r2,20
    3614:	00820234 	movhi	r2,2056
    3618:	10bdc104 	addi	r2,r2,-2300
    361c:	1887883a 	add	r3,r3,r2
    3620:	e0bffe17 	ldw	r2,-8(fp)
    3624:	10800104 	addi	r2,r2,4
    3628:	100b883a 	mov	r5,r2
    362c:	1809883a 	mov	r4,r3
    3630:	00014980 	call	1498 <vListInsertEnd>
    3634:	00000606 	br	3650 <xTaskRemoveFromEventList+0xb0>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    3638:	e0bffe17 	ldw	r2,-8(fp)
    363c:	10800604 	addi	r2,r2,24
    3640:	100b883a 	mov	r5,r2
    3644:	01020234 	movhi	r4,2056
    3648:	213e0704 	addi	r4,r4,-2020
    364c:	00014980 	call	1498 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3650:	e0bffe17 	ldw	r2,-8(fp)
    3654:	10800b17 	ldw	r2,44(r2)
    3658:	d0e02217 	ldw	r3,-32632(gp)
    365c:	18c00b17 	ldw	r3,44(r3)
    3660:	1880052e 	bgeu	r3,r2,3678 <xTaskRemoveFromEventList+0xd8>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    3664:	00800044 	movi	r2,1
    3668:	e0bffd15 	stw	r2,-12(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    366c:	00800044 	movi	r2,1
    3670:	d0a02b15 	stw	r2,-32596(gp)
    3674:	00000106 	br	367c <xTaskRemoveFromEventList+0xdc>
	}
	else
	{
		xReturn = pdFALSE;
    3678:	e03ffd15 	stw	zero,-12(fp)
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    367c:	e0bffd17 	ldw	r2,-12(fp)
}
    3680:	e037883a 	mov	sp,fp
    3684:	dfc00117 	ldw	ra,4(sp)
    3688:	df000017 	ldw	fp,0(sp)
    368c:	dec00204 	addi	sp,sp,8
    3690:	f800283a 	ret

00003694 <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
    3694:	defffa04 	addi	sp,sp,-24
    3698:	dfc00515 	stw	ra,20(sp)
    369c:	df000415 	stw	fp,16(sp)
    36a0:	df000404 	addi	fp,sp,16
    36a4:	e13ffe15 	stw	r4,-8(fp)
    36a8:	e17fff15 	stw	r5,-4(fp)
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    36ac:	e0bfff17 	ldw	r2,-4(fp)
    36b0:	10e00034 	orhi	r3,r2,32768
    36b4:	e0bffe17 	ldw	r2,-8(fp)
    36b8:	10c00015 	stw	r3,0(r2)

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
    36bc:	e0bffe17 	ldw	r2,-8(fp)
    36c0:	10800317 	ldw	r2,12(r2)
    36c4:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
    36c8:	e13ffe17 	ldw	r4,-8(fp)
    36cc:	00015fc0 	call	15fc <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    36d0:	e0bffd17 	ldw	r2,-12(fp)
    36d4:	10800104 	addi	r2,r2,4
    36d8:	1009883a 	mov	r4,r2
    36dc:	00015fc0 	call	15fc <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
    36e0:	e0bffd17 	ldw	r2,-12(fp)
    36e4:	10800b17 	ldw	r2,44(r2)
    36e8:	d0e02817 	ldw	r3,-32608(gp)
    36ec:	1880032e 	bgeu	r3,r2,36fc <xTaskRemoveFromUnorderedEventList+0x68>
    36f0:	e0bffd17 	ldw	r2,-12(fp)
    36f4:	10800b17 	ldw	r2,44(r2)
    36f8:	d0a02815 	stw	r2,-32608(gp)
    36fc:	e0bffd17 	ldw	r2,-12(fp)
    3700:	10800b17 	ldw	r2,44(r2)
    3704:	10c00524 	muli	r3,r2,20
    3708:	00820234 	movhi	r2,2056
    370c:	10bdc104 	addi	r2,r2,-2300
    3710:	1887883a 	add	r3,r3,r2
    3714:	e0bffd17 	ldw	r2,-12(fp)
    3718:	10800104 	addi	r2,r2,4
    371c:	100b883a 	mov	r5,r2
    3720:	1809883a 	mov	r4,r3
    3724:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3728:	e0bffd17 	ldw	r2,-12(fp)
    372c:	10800b17 	ldw	r2,44(r2)
    3730:	d0e02217 	ldw	r3,-32632(gp)
    3734:	18c00b17 	ldw	r3,44(r3)
    3738:	1880052e 	bgeu	r3,r2,3750 <xTaskRemoveFromUnorderedEventList+0xbc>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
    373c:	00800044 	movi	r2,1
    3740:	e0bffc15 	stw	r2,-16(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    3744:	00800044 	movi	r2,1
    3748:	d0a02b15 	stw	r2,-32596(gp)
    374c:	00000106 	br	3754 <xTaskRemoveFromUnorderedEventList+0xc0>
	}
	else
	{
		xReturn = pdFALSE;
    3750:	e03ffc15 	stw	zero,-16(fp)
	}

	return xReturn;
    3754:	e0bffc17 	ldw	r2,-16(fp)
}
    3758:	e037883a 	mov	sp,fp
    375c:	dfc00117 	ldw	ra,4(sp)
    3760:	df000017 	ldw	fp,0(sp)
    3764:	dec00204 	addi	sp,sp,8
    3768:	f800283a 	ret

0000376c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    376c:	defffe04 	addi	sp,sp,-8
    3770:	df000115 	stw	fp,4(sp)
    3774:	df000104 	addi	fp,sp,4
    3778:	e13fff15 	stw	r4,-4(fp)
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    377c:	d0e02c17 	ldw	r3,-32592(gp)
    3780:	e0bfff17 	ldw	r2,-4(fp)
    3784:	10c00015 	stw	r3,0(r2)
	pxTimeOut->xTimeOnEntering = xTickCount;
    3788:	d0e02717 	ldw	r3,-32612(gp)
    378c:	e0bfff17 	ldw	r2,-4(fp)
    3790:	10c00115 	stw	r3,4(r2)
}
    3794:	0001883a 	nop
    3798:	e037883a 	mov	sp,fp
    379c:	df000017 	ldw	fp,0(sp)
    37a0:	dec00104 	addi	sp,sp,4
    37a4:	f800283a 	ret

000037a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    37a8:	defffa04 	addi	sp,sp,-24
    37ac:	dfc00515 	stw	ra,20(sp)
    37b0:	df000415 	stw	fp,16(sp)
    37b4:	df000404 	addi	fp,sp,16
    37b8:	e13ffe15 	stw	r4,-8(fp)
    37bc:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
    37c0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    37c4:	d0a02717 	ldw	r2,-32612(gp)
    37c8:	e0bffd15 	stw	r2,-12(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    37cc:	e0bffe17 	ldw	r2,-8(fp)
    37d0:	10c00017 	ldw	r3,0(r2)
    37d4:	d0a02c17 	ldw	r2,-32592(gp)
    37d8:	18800726 	beq	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
    37dc:	e0bffe17 	ldw	r2,-8(fp)
    37e0:	10800117 	ldw	r2,4(r2)
    37e4:	e0fffd17 	ldw	r3,-12(fp)
    37e8:	18800336 	bltu	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    37ec:	00800044 	movi	r2,1
    37f0:	e0bffc15 	stw	r2,-16(fp)
    37f4:	00001606 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    37f8:	e0bffe17 	ldw	r2,-8(fp)
    37fc:	10800117 	ldw	r2,4(r2)
    3800:	e0fffd17 	ldw	r3,-12(fp)
    3804:	1887c83a 	sub	r3,r3,r2
    3808:	e0bfff17 	ldw	r2,-4(fp)
    380c:	10800017 	ldw	r2,0(r2)
    3810:	18800d2e 	bgeu	r3,r2,3848 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
    3814:	e0bfff17 	ldw	r2,-4(fp)
    3818:	10c00017 	ldw	r3,0(r2)
    381c:	e0bffe17 	ldw	r2,-8(fp)
    3820:	11000117 	ldw	r4,4(r2)
    3824:	e0bffd17 	ldw	r2,-12(fp)
    3828:	2085c83a 	sub	r2,r4,r2
    382c:	1887883a 	add	r3,r3,r2
    3830:	e0bfff17 	ldw	r2,-4(fp)
    3834:	10c00015 	stw	r3,0(r2)
			vTaskSetTimeOutState( pxTimeOut );
    3838:	e13ffe17 	ldw	r4,-8(fp)
    383c:	000376c0 	call	376c <vTaskSetTimeOutState>
			xReturn = pdFALSE;
    3840:	e03ffc15 	stw	zero,-16(fp)
    3844:	00000206 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else
		{
			xReturn = pdTRUE;
    3848:	00800044 	movi	r2,1
    384c:	e0bffc15 	stw	r2,-16(fp)
		}
	}
	taskEXIT_CRITICAL();
    3850:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    3854:	e0bffc17 	ldw	r2,-16(fp)
}
    3858:	e037883a 	mov	sp,fp
    385c:	dfc00117 	ldw	ra,4(sp)
    3860:	df000017 	ldw	fp,0(sp)
    3864:	dec00204 	addi	sp,sp,8
    3868:	f800283a 	ret

0000386c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    386c:	deffff04 	addi	sp,sp,-4
    3870:	df000015 	stw	fp,0(sp)
    3874:	d839883a 	mov	fp,sp
	xYieldPending = pdTRUE;
    3878:	00800044 	movi	r2,1
    387c:	d0a02b15 	stw	r2,-32596(gp)
}
    3880:	0001883a 	nop
    3884:	e037883a 	mov	sp,fp
    3888:	df000017 	ldw	fp,0(sp)
    388c:	dec00104 	addi	sp,sp,4
    3890:	f800283a 	ret

00003894 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    3894:	defffd04 	addi	sp,sp,-12
    3898:	dfc00215 	stw	ra,8(sp)
    389c:	df000115 	stw	fp,4(sp)
    38a0:	df000104 	addi	fp,sp,4
    38a4:	e13fff15 	stw	r4,-4(fp)
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
    38a8:	0003aa80 	call	3aa8 <prvCheckTasksWaitingTermination>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
    38ac:	003ffe06 	br	38a8 <__alt_data_end+0xf00038a8>

000038b0 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    38b0:	defff804 	addi	sp,sp,-32
    38b4:	dfc00715 	stw	ra,28(sp)
    38b8:	df000615 	stw	fp,24(sp)
    38bc:	df000604 	addi	fp,sp,24
    38c0:	e13ffb15 	stw	r4,-20(fp)
    38c4:	e17ffc15 	stw	r5,-16(fp)
    38c8:	e1bffd15 	stw	r6,-12(fp)
    38cc:	e1fffe15 	stw	r7,-8(fp)
    38d0:	e0800217 	ldw	r2,8(fp)
    38d4:	e0bfff0d 	sth	r2,-4(fp)
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    38d8:	e03ffa15 	stw	zero,-24(fp)
    38dc:	00001406 	br	3930 <prvInitialiseTCBVariables+0x80>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    38e0:	e0fffc17 	ldw	r3,-16(fp)
    38e4:	e0bffa17 	ldw	r2,-24(fp)
    38e8:	1885883a 	add	r2,r3,r2
    38ec:	10c00003 	ldbu	r3,0(r2)
    38f0:	e13ffb17 	ldw	r4,-20(fp)
    38f4:	e0bffa17 	ldw	r2,-24(fp)
    38f8:	2085883a 	add	r2,r4,r2
    38fc:	10800d04 	addi	r2,r2,52
    3900:	10c00005 	stb	r3,0(r2)

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    3904:	e0fffc17 	ldw	r3,-16(fp)
    3908:	e0bffa17 	ldw	r2,-24(fp)
    390c:	1885883a 	add	r2,r3,r2
    3910:	10800003 	ldbu	r2,0(r2)
    3914:	10803fcc 	andi	r2,r2,255
    3918:	1080201c 	xori	r2,r2,128
    391c:	10bfe004 	addi	r2,r2,-128
    3920:	10000726 	beq	r2,zero,3940 <prvInitialiseTCBVariables+0x90>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    3924:	e0bffa17 	ldw	r2,-24(fp)
    3928:	10800044 	addi	r2,r2,1
    392c:	e0bffa15 	stw	r2,-24(fp)
    3930:	e0bffa17 	ldw	r2,-24(fp)
    3934:	10800230 	cmpltui	r2,r2,8
    3938:	103fe91e 	bne	r2,zero,38e0 <__alt_data_end+0xf00038e0>
    393c:	00000106 	br	3944 <prvInitialiseTCBVariables+0x94>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
		{
			break;
    3940:	0001883a 	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    3944:	e0bffb17 	ldw	r2,-20(fp)
    3948:	10000ec5 	stb	zero,59(r2)

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    394c:	e0bffd17 	ldw	r2,-12(fp)
    3950:	10800330 	cmpltui	r2,r2,12
    3954:	1000021e 	bne	r2,zero,3960 <prvInitialiseTCBVariables+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    3958:	008002c4 	movi	r2,11
    395c:	e0bffd15 	stw	r2,-12(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
    3960:	e0bffb17 	ldw	r2,-20(fp)
    3964:	e0fffd17 	ldw	r3,-12(fp)
    3968:	10c00b15 	stw	r3,44(r2)
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    396c:	e0bffb17 	ldw	r2,-20(fp)
    3970:	e0fffd17 	ldw	r3,-12(fp)
    3974:	10c01015 	stw	r3,64(r2)
		pxTCB->uxMutexesHeld = 0;
    3978:	e0bffb17 	ldw	r2,-20(fp)
    397c:	10001115 	stw	zero,68(r2)
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    3980:	e0bffb17 	ldw	r2,-20(fp)
    3984:	10800104 	addi	r2,r2,4
    3988:	1009883a 	mov	r4,r2
    398c:	000146c0 	call	146c <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    3990:	e0bffb17 	ldw	r2,-20(fp)
    3994:	10800604 	addi	r2,r2,24
    3998:	1009883a 	mov	r4,r2
    399c:	000146c0 	call	146c <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    39a0:	e0bffb17 	ldw	r2,-20(fp)
    39a4:	e0fffb17 	ldw	r3,-20(fp)
    39a8:	10c00415 	stw	r3,16(r2)

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    39ac:	00c00304 	movi	r3,12
    39b0:	e0bffd17 	ldw	r2,-12(fp)
    39b4:	1887c83a 	sub	r3,r3,r2
    39b8:	e0bffb17 	ldw	r2,-20(fp)
    39bc:	10c00615 	stw	r3,24(r2)
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    39c0:	e0bffb17 	ldw	r2,-20(fp)
    39c4:	e0fffb17 	ldw	r3,-20(fp)
    39c8:	10c00915 	stw	r3,36(r2)

	#if ( portCRITICAL_NESTING_IN_TCB == 1 )
	{
		pxTCB->uxCriticalNesting = ( UBaseType_t ) 0U;
    39cc:	e0bffb17 	ldw	r2,-20(fp)
    39d0:	10000f15 	stw	zero,60(r2)
	}
	#endif /* portUSING_MPU_WRAPPERS */

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
    39d4:	e0bffb17 	ldw	r2,-20(fp)
    39d8:	10001215 	stw	zero,72(r2)
		pxTCB->eNotifyState = eNotWaitingNotification;
    39dc:	e0bffb17 	ldw	r2,-20(fp)
    39e0:	10001315 	stw	zero,76(r2)
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
    39e4:	0001883a 	nop
    39e8:	e037883a 	mov	sp,fp
    39ec:	dfc00117 	ldw	ra,4(sp)
    39f0:	df000017 	ldw	fp,0(sp)
    39f4:	dec00204 	addi	sp,sp,8
    39f8:	f800283a 	ret

000039fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    39fc:	defffd04 	addi	sp,sp,-12
    3a00:	dfc00215 	stw	ra,8(sp)
    3a04:	df000115 	stw	fp,4(sp)
    3a08:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a0c:	e03fff15 	stw	zero,-4(fp)
    3a10:	00000a06 	br	3a3c <prvInitialiseTaskLists+0x40>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    3a14:	e0bfff17 	ldw	r2,-4(fp)
    3a18:	10c00524 	muli	r3,r2,20
    3a1c:	00820234 	movhi	r2,2056
    3a20:	10bdc104 	addi	r2,r2,-2300
    3a24:	1885883a 	add	r2,r3,r2
    3a28:	1009883a 	mov	r4,r2
    3a2c:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a30:	e0bfff17 	ldw	r2,-4(fp)
    3a34:	10800044 	addi	r2,r2,1
    3a38:	e0bfff15 	stw	r2,-4(fp)
    3a3c:	e0bfff17 	ldw	r2,-4(fp)
    3a40:	10800330 	cmpltui	r2,r2,12
    3a44:	103ff31e 	bne	r2,zero,3a14 <__alt_data_end+0xf0003a14>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
    3a48:	01020234 	movhi	r4,2056
    3a4c:	213dfd04 	addi	r4,r4,-2060
    3a50:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
    3a54:	01020234 	movhi	r4,2056
    3a58:	213e0204 	addi	r4,r4,-2040
    3a5c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xPendingReadyList );
    3a60:	01020234 	movhi	r4,2056
    3a64:	213e0704 	addi	r4,r4,-2020
    3a68:	00014040 	call	1404 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    3a6c:	01020234 	movhi	r4,2056
    3a70:	213e0c04 	addi	r4,r4,-2000
    3a74:	00014040 	call	1404 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    3a78:	00820234 	movhi	r2,2056
    3a7c:	10bdfd04 	addi	r2,r2,-2060
    3a80:	d0a02315 	stw	r2,-32628(gp)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    3a84:	00820234 	movhi	r2,2056
    3a88:	10be0204 	addi	r2,r2,-2040
    3a8c:	d0a02415 	stw	r2,-32624(gp)
}
    3a90:	0001883a 	nop
    3a94:	e037883a 	mov	sp,fp
    3a98:	dfc00117 	ldw	ra,4(sp)
    3a9c:	df000017 	ldw	fp,0(sp)
    3aa0:	dec00204 	addi	sp,sp,8
    3aa4:	f800283a 	ret

00003aa8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    3aa8:	defffc04 	addi	sp,sp,-16
    3aac:	dfc00315 	stw	ra,12(sp)
    3ab0:	df000215 	stw	fp,8(sp)
    3ab4:	df000204 	addi	fp,sp,8
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3ab8:	00001d06 	br	3b30 <prvCheckTasksWaitingTermination+0x88>
		{
			vTaskSuspendAll();
    3abc:	0002f6c0 	call	2f6c <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    3ac0:	00820234 	movhi	r2,2056
    3ac4:	10be0c04 	addi	r2,r2,-2000
    3ac8:	10800017 	ldw	r2,0(r2)
    3acc:	1005003a 	cmpeq	r2,r2,zero
    3ad0:	10803fcc 	andi	r2,r2,255
    3ad4:	e0bffe15 	stw	r2,-8(fp)
			}
			( void ) xTaskResumeAll();
    3ad8:	0002f980 	call	2f98 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
    3adc:	e0bffe17 	ldw	r2,-8(fp)
    3ae0:	1000131e 	bne	r2,zero,3b30 <prvCheckTasksWaitingTermination+0x88>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
    3ae4:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    3ae8:	00820234 	movhi	r2,2056
    3aec:	10be0c04 	addi	r2,r2,-2000
    3af0:	10800317 	ldw	r2,12(r2)
    3af4:	10800317 	ldw	r2,12(r2)
    3af8:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3afc:	e0bfff17 	ldw	r2,-4(fp)
    3b00:	10800104 	addi	r2,r2,4
    3b04:	1009883a 	mov	r4,r2
    3b08:	00015fc0 	call	15fc <uxListRemove>
					--uxCurrentNumberOfTasks;
    3b0c:	d0a02617 	ldw	r2,-32616(gp)
    3b10:	10bfffc4 	addi	r2,r2,-1
    3b14:	d0a02615 	stw	r2,-32616(gp)
					--uxTasksDeleted;
    3b18:	d0a02517 	ldw	r2,-32620(gp)
    3b1c:	10bfffc4 	addi	r2,r2,-1
    3b20:	d0a02515 	stw	r2,-32620(gp)
				}
				taskEXIT_CRITICAL();
    3b24:	00040fc0 	call	40fc <vTaskExitCritical>

				prvDeleteTCB( pxTCB );
    3b28:	e13fff17 	ldw	r4,-4(fp)
    3b2c:	0003d640 	call	3d64 <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3b30:	d0a02517 	ldw	r2,-32620(gp)
    3b34:	103fe11e 	bne	r2,zero,3abc <__alt_data_end+0xf0003abc>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
    3b38:	0001883a 	nop
    3b3c:	e037883a 	mov	sp,fp
    3b40:	dfc00117 	ldw	ra,4(sp)
    3b44:	df000017 	ldw	fp,0(sp)
    3b48:	dec00204 	addi	sp,sp,8
    3b4c:	f800283a 	ret

00003b50 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
    3b50:	defffd04 	addi	sp,sp,-12
    3b54:	dfc00215 	stw	ra,8(sp)
    3b58:	df000115 	stw	fp,4(sp)
    3b5c:	df000104 	addi	fp,sp,4
    3b60:	e13fff15 	stw	r4,-4(fp)
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    3b64:	d0a02217 	ldw	r2,-32632(gp)
    3b68:	e0ffff17 	ldw	r3,-4(fp)
    3b6c:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xTickCount )
    3b70:	d0a02717 	ldw	r2,-32612(gp)
    3b74:	e0ffff17 	ldw	r3,-4(fp)
    3b78:	1880072e 	bgeu	r3,r2,3b98 <prvAddCurrentTaskToDelayedList+0x48>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b7c:	d0e02417 	ldw	r3,-32624(gp)
    3b80:	d0a02217 	ldw	r2,-32632(gp)
    3b84:	10800104 	addi	r2,r2,4
    3b88:	100b883a 	mov	r5,r2
    3b8c:	1809883a 	mov	r4,r3
    3b90:	00015240 	call	1524 <vListInsert>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3b94:	00000b06 	br	3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b98:	d0e02317 	ldw	r3,-32628(gp)
    3b9c:	d0a02217 	ldw	r2,-32632(gp)
    3ba0:	10800104 	addi	r2,r2,4
    3ba4:	100b883a 	mov	r5,r2
    3ba8:	1809883a 	mov	r4,r3
    3bac:	00015240 	call	1524 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    3bb0:	d0a00317 	ldw	r2,-32756(gp)
    3bb4:	e0ffff17 	ldw	r3,-4(fp)
    3bb8:	1880022e 	bgeu	r3,r2,3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		{
			xNextTaskUnblockTime = xTimeToWake;
    3bbc:	e0bfff17 	ldw	r2,-4(fp)
    3bc0:	d0a00315 	stw	r2,-32756(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3bc4:	0001883a 	nop
    3bc8:	e037883a 	mov	sp,fp
    3bcc:	dfc00117 	ldw	ra,4(sp)
    3bd0:	df000017 	ldw	fp,0(sp)
    3bd4:	dec00204 	addi	sp,sp,8
    3bd8:	f800283a 	ret

00003bdc <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
    3bdc:	defffa04 	addi	sp,sp,-24
    3be0:	dfc00515 	stw	ra,20(sp)
    3be4:	df000415 	stw	fp,16(sp)
    3be8:	df000404 	addi	fp,sp,16
    3bec:	2005883a 	mov	r2,r4
    3bf0:	e17fff15 	stw	r5,-4(fp)
    3bf4:	e0bffe0d 	sth	r2,-8(fp)
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3bf8:	e0bfff17 	ldw	r2,-4(fp)
    3bfc:	1000061e 	bne	r2,zero,3c18 <prvAllocateTCBAndStack+0x3c>
    3c00:	e0bffe0b 	ldhu	r2,-8(fp)
    3c04:	1085883a 	add	r2,r2,r2
    3c08:	1085883a 	add	r2,r2,r2
    3c0c:	1009883a 	mov	r4,r2
    3c10:	0000fd00 	call	fd0 <pvPortMalloc>
    3c14:	00000106 	br	3c1c <prvAllocateTCBAndStack+0x40>
    3c18:	e0bfff17 	ldw	r2,-4(fp)
    3c1c:	e0bffd15 	stw	r2,-12(fp)

		if( pxStack != NULL )
    3c20:	e0bffd17 	ldw	r2,-12(fp)
    3c24:	10000c26 	beq	r2,zero,3c58 <prvAllocateTCBAndStack+0x7c>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
    3c28:	01001404 	movi	r4,80
    3c2c:	0000fd00 	call	fd0 <pvPortMalloc>
    3c30:	e0bffc15 	stw	r2,-16(fp)

			if( pxNewTCB != NULL )
    3c34:	e0bffc17 	ldw	r2,-16(fp)
    3c38:	10000426 	beq	r2,zero,3c4c <prvAllocateTCBAndStack+0x70>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
    3c3c:	e0bffc17 	ldw	r2,-16(fp)
    3c40:	e0fffd17 	ldw	r3,-12(fp)
    3c44:	10c00c15 	stw	r3,48(r2)
    3c48:	00000406 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
    3c4c:	e13ffd17 	ldw	r4,-12(fp)
    3c50:	00011500 	call	1150 <vPortFree>
    3c54:	00000106 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
		}
		else
		{
			pxNewTCB = NULL;
    3c58:	e03ffc15 	stw	zero,-16(fp)
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
    3c5c:	e0bffc17 	ldw	r2,-16(fp)
    3c60:	10000926 	beq	r2,zero,3c88 <prvAllocateTCBAndStack+0xac>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
    3c64:	e0bffc17 	ldw	r2,-16(fp)
    3c68:	10c00c17 	ldw	r3,48(r2)
    3c6c:	e0bffe0b 	ldhu	r2,-8(fp)
    3c70:	1085883a 	add	r2,r2,r2
    3c74:	1085883a 	add	r2,r2,r2
    3c78:	100d883a 	mov	r6,r2
    3c7c:	01402944 	movi	r5,165
    3c80:	1809883a 	mov	r4,r3
    3c84:	000841c0 	call	841c <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
    3c88:	e0bffc17 	ldw	r2,-16(fp)
}
    3c8c:	e037883a 	mov	sp,fp
    3c90:	dfc00117 	ldw	ra,4(sp)
    3c94:	df000017 	ldw	fp,0(sp)
    3c98:	dec00204 	addi	sp,sp,8
    3c9c:	f800283a 	ret

00003ca0 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
    3ca0:	defffd04 	addi	sp,sp,-12
    3ca4:	df000215 	stw	fp,8(sp)
    3ca8:	df000204 	addi	fp,sp,8
    3cac:	e13fff15 	stw	r4,-4(fp)
	uint32_t ulCount = 0U;
    3cb0:	e03ffe15 	stw	zero,-8(fp)

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cb4:	00000606 	br	3cd0 <prvTaskCheckFreeStackSpace+0x30>
		{
			pucStackByte -= portSTACK_GROWTH;
    3cb8:	e0bfff17 	ldw	r2,-4(fp)
    3cbc:	10800044 	addi	r2,r2,1
    3cc0:	e0bfff15 	stw	r2,-4(fp)
			ulCount++;
    3cc4:	e0bffe17 	ldw	r2,-8(fp)
    3cc8:	10800044 	addi	r2,r2,1
    3ccc:	e0bffe15 	stw	r2,-8(fp)

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cd0:	e0bfff17 	ldw	r2,-4(fp)
    3cd4:	10800003 	ldbu	r2,0(r2)
    3cd8:	10803fcc 	andi	r2,r2,255
    3cdc:	10802960 	cmpeqi	r2,r2,165
    3ce0:	103ff51e 	bne	r2,zero,3cb8 <__alt_data_end+0xf0003cb8>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
    3ce4:	e0bffe17 	ldw	r2,-8(fp)
    3ce8:	1004d0ba 	srli	r2,r2,2
    3cec:	e0bffe15 	stw	r2,-8(fp)

		return ( uint16_t ) ulCount;
    3cf0:	e0bffe17 	ldw	r2,-8(fp)
	}
    3cf4:	e037883a 	mov	sp,fp
    3cf8:	df000017 	ldw	fp,0(sp)
    3cfc:	dec00104 	addi	sp,sp,4
    3d00:	f800283a 	ret

00003d04 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
    3d04:	defffa04 	addi	sp,sp,-24
    3d08:	dfc00515 	stw	ra,20(sp)
    3d0c:	df000415 	stw	fp,16(sp)
    3d10:	df000404 	addi	fp,sp,16
    3d14:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
    3d18:	e0bfff17 	ldw	r2,-4(fp)
    3d1c:	1000021e 	bne	r2,zero,3d28 <uxTaskGetStackHighWaterMark+0x24>
    3d20:	d0a02217 	ldw	r2,-32632(gp)
    3d24:	00000106 	br	3d2c <uxTaskGetStackHighWaterMark+0x28>
    3d28:	e0bfff17 	ldw	r2,-4(fp)
    3d2c:	e0bffc15 	stw	r2,-16(fp)

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
    3d30:	e0bffc17 	ldw	r2,-16(fp)
    3d34:	10800c17 	ldw	r2,48(r2)
    3d38:	e0bffd15 	stw	r2,-12(fp)
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
    3d3c:	e13ffd17 	ldw	r4,-12(fp)
    3d40:	0003ca00 	call	3ca0 <prvTaskCheckFreeStackSpace>
    3d44:	10bfffcc 	andi	r2,r2,65535
    3d48:	e0bffe15 	stw	r2,-8(fp)

		return uxReturn;
    3d4c:	e0bffe17 	ldw	r2,-8(fp)
	}
    3d50:	e037883a 	mov	sp,fp
    3d54:	dfc00117 	ldw	ra,4(sp)
    3d58:	df000017 	ldw	fp,0(sp)
    3d5c:	dec00204 	addi	sp,sp,8
    3d60:	f800283a 	ret

00003d64 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    3d64:	defffd04 	addi	sp,sp,-12
    3d68:	dfc00215 	stw	ra,8(sp)
    3d6c:	df000115 	stw	fp,4(sp)
    3d70:	df000104 	addi	fp,sp,4
    3d74:	e13fff15 	stw	r4,-4(fp)
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
    3d78:	e0bfff17 	ldw	r2,-4(fp)
    3d7c:	10800c17 	ldw	r2,48(r2)
    3d80:	1009883a 	mov	r4,r2
    3d84:	00011500 	call	1150 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
    3d88:	e13fff17 	ldw	r4,-4(fp)
    3d8c:	00011500 	call	1150 <vPortFree>
	}
    3d90:	0001883a 	nop
    3d94:	e037883a 	mov	sp,fp
    3d98:	dfc00117 	ldw	ra,4(sp)
    3d9c:	df000017 	ldw	fp,0(sp)
    3da0:	dec00204 	addi	sp,sp,8
    3da4:	f800283a 	ret

00003da8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    3da8:	defffe04 	addi	sp,sp,-8
    3dac:	df000115 	stw	fp,4(sp)
    3db0:	df000104 	addi	fp,sp,4
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3db4:	d0a02317 	ldw	r2,-32628(gp)
    3db8:	10800017 	ldw	r2,0(r2)
    3dbc:	1000021e 	bne	r2,zero,3dc8 <prvResetNextTaskUnblockTime+0x20>
    3dc0:	00800044 	movi	r2,1
    3dc4:	00000106 	br	3dcc <prvResetNextTaskUnblockTime+0x24>
    3dc8:	0005883a 	mov	r2,zero
    3dcc:	10803fcc 	andi	r2,r2,255
    3dd0:	10000326 	beq	r2,zero,3de0 <prvResetNextTaskUnblockTime+0x38>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    3dd4:	00bfffc4 	movi	r2,-1
    3dd8:	d0a00315 	stw	r2,-32756(gp)
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
	}
}
    3ddc:	00000706 	br	3dfc <prvResetNextTaskUnblockTime+0x54>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    3de0:	d0a02317 	ldw	r2,-32628(gp)
    3de4:	10800317 	ldw	r2,12(r2)
    3de8:	10800317 	ldw	r2,12(r2)
    3dec:	e0bfff15 	stw	r2,-4(fp)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    3df0:	e0bfff17 	ldw	r2,-4(fp)
    3df4:	10800117 	ldw	r2,4(r2)
    3df8:	d0a00315 	stw	r2,-32756(gp)
	}
}
    3dfc:	0001883a 	nop
    3e00:	e037883a 	mov	sp,fp
    3e04:	df000017 	ldw	fp,0(sp)
    3e08:	dec00104 	addi	sp,sp,4
    3e0c:	f800283a 	ret

00003e10 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    3e10:	defffe04 	addi	sp,sp,-8
    3e14:	df000115 	stw	fp,4(sp)
    3e18:	df000104 	addi	fp,sp,4
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    3e1c:	d0a02217 	ldw	r2,-32632(gp)
    3e20:	e0bfff15 	stw	r2,-4(fp)

		return xReturn;
    3e24:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e28:	e037883a 	mov	sp,fp
    3e2c:	df000017 	ldw	fp,0(sp)
    3e30:	dec00104 	addi	sp,sp,4
    3e34:	f800283a 	ret

00003e38 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
    3e38:	defffe04 	addi	sp,sp,-8
    3e3c:	df000115 	stw	fp,4(sp)
    3e40:	df000104 	addi	fp,sp,4
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    3e44:	d0a02917 	ldw	r2,-32604(gp)
    3e48:	1000031e 	bne	r2,zero,3e58 <xTaskGetSchedulerState+0x20>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    3e4c:	00800044 	movi	r2,1
    3e50:	e0bfff15 	stw	r2,-4(fp)
    3e54:	00000606 	br	3e70 <xTaskGetSchedulerState+0x38>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3e58:	d0a02e17 	ldw	r2,-32584(gp)
    3e5c:	1000031e 	bne	r2,zero,3e6c <xTaskGetSchedulerState+0x34>
			{
				xReturn = taskSCHEDULER_RUNNING;
    3e60:	00800084 	movi	r2,2
    3e64:	e0bfff15 	stw	r2,-4(fp)
    3e68:	00000106 	br	3e70 <xTaskGetSchedulerState+0x38>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
    3e6c:	e03fff15 	stw	zero,-4(fp)
			}
		}

		return xReturn;
    3e70:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e74:	e037883a 	mov	sp,fp
    3e78:	df000017 	ldw	fp,0(sp)
    3e7c:	dec00104 	addi	sp,sp,4
    3e80:	f800283a 	ret

00003e84 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    3e84:	defffc04 	addi	sp,sp,-16
    3e88:	dfc00315 	stw	ra,12(sp)
    3e8c:	df000215 	stw	fp,8(sp)
    3e90:	df000204 	addi	fp,sp,8
    3e94:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3e98:	e0bfff17 	ldw	r2,-4(fp)
    3e9c:	e0bffe15 	stw	r2,-8(fp)

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    3ea0:	e0bfff17 	ldw	r2,-4(fp)
    3ea4:	10003b26 	beq	r2,zero,3f94 <vTaskPriorityInherit+0x110>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    3ea8:	e0bffe17 	ldw	r2,-8(fp)
    3eac:	10c00b17 	ldw	r3,44(r2)
    3eb0:	d0a02217 	ldw	r2,-32632(gp)
    3eb4:	10800b17 	ldw	r2,44(r2)
    3eb8:	1880362e 	bgeu	r3,r2,3f94 <vTaskPriorityInherit+0x110>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    3ebc:	e0bffe17 	ldw	r2,-8(fp)
    3ec0:	10800617 	ldw	r2,24(r2)
    3ec4:	10000616 	blt	r2,zero,3ee0 <vTaskPriorityInherit+0x5c>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3ec8:	d0a02217 	ldw	r2,-32632(gp)
    3ecc:	10800b17 	ldw	r2,44(r2)
    3ed0:	00c00304 	movi	r3,12
    3ed4:	1887c83a 	sub	r3,r3,r2
    3ed8:	e0bffe17 	ldw	r2,-8(fp)
    3edc:	10c00615 	stw	r3,24(r2)
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    3ee0:	e0bffe17 	ldw	r2,-8(fp)
    3ee4:	10c00517 	ldw	r3,20(r2)
    3ee8:	e0bffe17 	ldw	r2,-8(fp)
    3eec:	10800b17 	ldw	r2,44(r2)
    3ef0:	11000524 	muli	r4,r2,20
    3ef4:	00820234 	movhi	r2,2056
    3ef8:	10bdc104 	addi	r2,r2,-2300
    3efc:	2085883a 	add	r2,r4,r2
    3f00:	1880021e 	bne	r3,r2,3f0c <vTaskPriorityInherit+0x88>
    3f04:	00800044 	movi	r2,1
    3f08:	00000106 	br	3f10 <vTaskPriorityInherit+0x8c>
    3f0c:	0005883a 	mov	r2,zero
    3f10:	10803fcc 	andi	r2,r2,255
    3f14:	10001b26 	beq	r2,zero,3f84 <vTaskPriorityInherit+0x100>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3f18:	e0bffe17 	ldw	r2,-8(fp)
    3f1c:	10800104 	addi	r2,r2,4
    3f20:	1009883a 	mov	r4,r2
    3f24:	00015fc0 	call	15fc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f28:	d0a02217 	ldw	r2,-32632(gp)
    3f2c:	10c00b17 	ldw	r3,44(r2)
    3f30:	e0bffe17 	ldw	r2,-8(fp)
    3f34:	10c00b15 	stw	r3,44(r2)
					prvAddTaskToReadyList( pxTCB );
    3f38:	e0bffe17 	ldw	r2,-8(fp)
    3f3c:	10800b17 	ldw	r2,44(r2)
    3f40:	d0e02817 	ldw	r3,-32608(gp)
    3f44:	1880032e 	bgeu	r3,r2,3f54 <vTaskPriorityInherit+0xd0>
    3f48:	e0bffe17 	ldw	r2,-8(fp)
    3f4c:	10800b17 	ldw	r2,44(r2)
    3f50:	d0a02815 	stw	r2,-32608(gp)
    3f54:	e0bffe17 	ldw	r2,-8(fp)
    3f58:	10800b17 	ldw	r2,44(r2)
    3f5c:	10c00524 	muli	r3,r2,20
    3f60:	00820234 	movhi	r2,2056
    3f64:	10bdc104 	addi	r2,r2,-2300
    3f68:	1887883a 	add	r3,r3,r2
    3f6c:	e0bffe17 	ldw	r2,-8(fp)
    3f70:	10800104 	addi	r2,r2,4
    3f74:	100b883a 	mov	r5,r2
    3f78:	1809883a 	mov	r4,r3
    3f7c:	00014980 	call	1498 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f80:	00000406 	br	3f94 <vTaskPriorityInherit+0x110>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f84:	d0a02217 	ldw	r2,-32632(gp)
    3f88:	10c00b17 	ldw	r3,44(r2)
    3f8c:	e0bffe17 	ldw	r2,-8(fp)
    3f90:	10c00b15 	stw	r3,44(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f94:	0001883a 	nop
    3f98:	e037883a 	mov	sp,fp
    3f9c:	dfc00117 	ldw	ra,4(sp)
    3fa0:	df000017 	ldw	fp,0(sp)
    3fa4:	dec00204 	addi	sp,sp,8
    3fa8:	f800283a 	ret

00003fac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    3fac:	defffb04 	addi	sp,sp,-20
    3fb0:	dfc00415 	stw	ra,16(sp)
    3fb4:	df000315 	stw	fp,12(sp)
    3fb8:	df000304 	addi	fp,sp,12
    3fbc:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3fc0:	e0bfff17 	ldw	r2,-4(fp)
    3fc4:	e0bffe15 	stw	r2,-8(fp)
	BaseType_t xReturn = pdFALSE;
    3fc8:	e03ffd15 	stw	zero,-12(fp)

		if( pxMutexHolder != NULL )
    3fcc:	e0bfff17 	ldw	r2,-4(fp)
    3fd0:	10002f26 	beq	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
    3fd4:	e0bffe17 	ldw	r2,-8(fp)
    3fd8:	10801117 	ldw	r2,68(r2)
    3fdc:	10ffffc4 	addi	r3,r2,-1
    3fe0:	e0bffe17 	ldw	r2,-8(fp)
    3fe4:	10c01115 	stw	r3,68(r2)

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    3fe8:	e0bffe17 	ldw	r2,-8(fp)
    3fec:	10c00b17 	ldw	r3,44(r2)
    3ff0:	e0bffe17 	ldw	r2,-8(fp)
    3ff4:	10801017 	ldw	r2,64(r2)
    3ff8:	18802526 	beq	r3,r2,4090 <xTaskPriorityDisinherit+0xe4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    3ffc:	e0bffe17 	ldw	r2,-8(fp)
    4000:	10801117 	ldw	r2,68(r2)
    4004:	1000221e 	bne	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
					/* A task can only have an inhertied priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4008:	e0bffe17 	ldw	r2,-8(fp)
    400c:	10800104 	addi	r2,r2,4
    4010:	1009883a 	mov	r4,r2
    4014:	00015fc0 	call	15fc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    4018:	e0bffe17 	ldw	r2,-8(fp)
    401c:	10c01017 	ldw	r3,64(r2)
    4020:	e0bffe17 	ldw	r2,-8(fp)
    4024:	10c00b15 	stw	r3,44(r2)

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4028:	e0bffe17 	ldw	r2,-8(fp)
    402c:	10800b17 	ldw	r2,44(r2)
    4030:	00c00304 	movi	r3,12
    4034:	1887c83a 	sub	r3,r3,r2
    4038:	e0bffe17 	ldw	r2,-8(fp)
    403c:	10c00615 	stw	r3,24(r2)
					prvAddTaskToReadyList( pxTCB );
    4040:	e0bffe17 	ldw	r2,-8(fp)
    4044:	10800b17 	ldw	r2,44(r2)
    4048:	d0e02817 	ldw	r3,-32608(gp)
    404c:	1880032e 	bgeu	r3,r2,405c <xTaskPriorityDisinherit+0xb0>
    4050:	e0bffe17 	ldw	r2,-8(fp)
    4054:	10800b17 	ldw	r2,44(r2)
    4058:	d0a02815 	stw	r2,-32608(gp)
    405c:	e0bffe17 	ldw	r2,-8(fp)
    4060:	10800b17 	ldw	r2,44(r2)
    4064:	10c00524 	muli	r3,r2,20
    4068:	00820234 	movhi	r2,2056
    406c:	10bdc104 	addi	r2,r2,-2300
    4070:	1887883a 	add	r3,r3,r2
    4074:	e0bffe17 	ldw	r2,-8(fp)
    4078:	10800104 	addi	r2,r2,4
    407c:	100b883a 	mov	r5,r2
    4080:	1809883a 	mov	r4,r3
    4084:	00014980 	call	1498 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    4088:	00800044 	movi	r2,1
    408c:	e0bffd15 	stw	r2,-12(fp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    4090:	e0bffd17 	ldw	r2,-12(fp)
	}
    4094:	e037883a 	mov	sp,fp
    4098:	dfc00117 	ldw	ra,4(sp)
    409c:	df000017 	ldw	fp,0(sp)
    40a0:	dec00204 	addi	sp,sp,8
    40a4:	f800283a 	ret

000040a8 <vTaskEnterCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskEnterCritical( void )
	{
    40a8:	defffe04 	addi	sp,sp,-8
    40ac:	df000115 	stw	fp,4(sp)
    40b0:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    40b4:	0005303a 	rdctl	r2,status
    40b8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    40bc:	e0ffff17 	ldw	r3,-4(fp)
    40c0:	00bfff84 	movi	r2,-2
    40c4:	1884703a 	and	r2,r3,r2
    40c8:	1001703a 	wrctl	status,r2
		portDISABLE_INTERRUPTS();

		if( xSchedulerRunning != pdFALSE )
    40cc:	d0a02917 	ldw	r2,-32604(gp)
    40d0:	10000526 	beq	r2,zero,40e8 <vTaskEnterCritical+0x40>
		{
			( pxCurrentTCB->uxCriticalNesting )++;
    40d4:	d0a02217 	ldw	r2,-32632(gp)
    40d8:	10c00f17 	ldw	r3,60(r2)
    40dc:	18c00044 	addi	r3,r3,1
    40e0:	10c00f15 	stw	r3,60(r2)
			function so	assert() if it is being called from an interrupt
			context.  Only API functions that end in "FromISR" can be used in an
			interrupt.  Only assert if the critical nesting count is 1 to
			protect against recursive calls if the assert function also uses a
			critical section. */
			if( pxCurrentTCB->uxCriticalNesting == 1 )
    40e4:	d0a02217 	ldw	r2,-32632(gp)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    40e8:	0001883a 	nop
    40ec:	e037883a 	mov	sp,fp
    40f0:	df000017 	ldw	fp,0(sp)
    40f4:	dec00104 	addi	sp,sp,4
    40f8:	f800283a 	ret

000040fc <vTaskExitCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskExitCritical( void )
	{
    40fc:	defffe04 	addi	sp,sp,-8
    4100:	df000115 	stw	fp,4(sp)
    4104:	df000104 	addi	fp,sp,4
		if( xSchedulerRunning != pdFALSE )
    4108:	d0a02917 	ldw	r2,-32604(gp)
    410c:	10000e26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
		{
			if( pxCurrentTCB->uxCriticalNesting > 0U )
    4110:	d0a02217 	ldw	r2,-32632(gp)
    4114:	10800f17 	ldw	r2,60(r2)
    4118:	10000b26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
			{
				( pxCurrentTCB->uxCriticalNesting )--;
    411c:	d0a02217 	ldw	r2,-32632(gp)
    4120:	10c00f17 	ldw	r3,60(r2)
    4124:	18ffffc4 	addi	r3,r3,-1
    4128:	10c00f15 	stw	r3,60(r2)

				if( pxCurrentTCB->uxCriticalNesting == 0U )
    412c:	d0a02217 	ldw	r2,-32632(gp)
    4130:	10800f17 	ldw	r2,60(r2)
    4134:	1000041e 	bne	r2,zero,4148 <vTaskExitCritical+0x4c>
    4138:	00800044 	movi	r2,1
    413c:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4140:	e0bfff17 	ldw	r2,-4(fp)
    4144:	1001703a 	wrctl	status,r2
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4148:	0001883a 	nop
    414c:	e037883a 	mov	sp,fp
    4150:	df000017 	ldw	fp,0(sp)
    4154:	dec00104 	addi	sp,sp,4
    4158:	f800283a 	ret

0000415c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
    415c:	defffe04 	addi	sp,sp,-8
    4160:	df000115 	stw	fp,4(sp)
    4164:	df000104 	addi	fp,sp,4
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
    4168:	d0a02217 	ldw	r2,-32632(gp)
    416c:	10800617 	ldw	r2,24(r2)
    4170:	e0bfff15 	stw	r2,-4(fp)

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4174:	d0a02217 	ldw	r2,-32632(gp)
    4178:	d0e02217 	ldw	r3,-32632(gp)
    417c:	18c00b17 	ldw	r3,44(r3)
    4180:	01000304 	movi	r4,12
    4184:	20c7c83a 	sub	r3,r4,r3
    4188:	10c00615 	stw	r3,24(r2)

	return uxReturn;
    418c:	e0bfff17 	ldw	r2,-4(fp)
}
    4190:	e037883a 	mov	sp,fp
    4194:	df000017 	ldw	fp,0(sp)
    4198:	dec00104 	addi	sp,sp,4
    419c:	f800283a 	ret

000041a0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    41a0:	deffff04 	addi	sp,sp,-4
    41a4:	df000015 	stw	fp,0(sp)
    41a8:	d839883a 	mov	fp,sp
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    41ac:	d0a02217 	ldw	r2,-32632(gp)
    41b0:	10000426 	beq	r2,zero,41c4 <pvTaskIncrementMutexHeldCount+0x24>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    41b4:	d0a02217 	ldw	r2,-32632(gp)
    41b8:	10c01117 	ldw	r3,68(r2)
    41bc:	18c00044 	addi	r3,r3,1
    41c0:	10c01115 	stw	r3,68(r2)
		}

		return pxCurrentTCB;
    41c4:	d0a02217 	ldw	r2,-32632(gp)
	}
    41c8:	e037883a 	mov	sp,fp
    41cc:	df000017 	ldw	fp,0(sp)
    41d0:	dec00104 	addi	sp,sp,4
    41d4:	f800283a 	ret

000041d8 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
    41d8:	defffa04 	addi	sp,sp,-24
    41dc:	dfc00515 	stw	ra,20(sp)
    41e0:	df000415 	stw	fp,16(sp)
    41e4:	df000404 	addi	fp,sp,16
    41e8:	e13ffe15 	stw	r4,-8(fp)
    41ec:	e17fff15 	stw	r5,-4(fp)
	TickType_t xTimeToWake;
	uint32_t ulReturn;

		taskENTER_CRITICAL();
    41f0:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
    41f4:	d0a02217 	ldw	r2,-32632(gp)
    41f8:	10801217 	ldw	r2,72(r2)
    41fc:	1000101e 	bne	r2,zero,4240 <ulTaskNotifyTake+0x68>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    4200:	d0a02217 	ldw	r2,-32632(gp)
    4204:	00c00044 	movi	r3,1
    4208:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    420c:	e0bfff17 	ldw	r2,-4(fp)
    4210:	10000b26 	beq	r2,zero,4240 <ulTaskNotifyTake+0x68>
				{
					/* The task is going to block.  First it must be removed
					from the ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4214:	d0a02217 	ldw	r2,-32632(gp)
    4218:	10800104 	addi	r2,r2,4
    421c:	1009883a 	mov	r4,r2
    4220:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4224:	d0e02717 	ldw	r3,-32612(gp)
    4228:	e0bfff17 	ldw	r2,-4(fp)
    422c:	1885883a 	add	r2,r3,r2
    4230:	e0bffc15 	stw	r2,-16(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4234:	e13ffc17 	ldw	r4,-16(fp)
    4238:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    423c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4240:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4244:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			ulReturn = pxCurrentTCB->ulNotifiedValue;
    4248:	d0a02217 	ldw	r2,-32632(gp)
    424c:	10801217 	ldw	r2,72(r2)
    4250:	e0bffd15 	stw	r2,-12(fp)

			if( ulReturn != 0UL )
    4254:	e0bffd17 	ldw	r2,-12(fp)
    4258:	10000926 	beq	r2,zero,4280 <ulTaskNotifyTake+0xa8>
			{
				if( xClearCountOnExit != pdFALSE )
    425c:	e0bffe17 	ldw	r2,-8(fp)
    4260:	10000326 	beq	r2,zero,4270 <ulTaskNotifyTake+0x98>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
    4264:	d0a02217 	ldw	r2,-32632(gp)
    4268:	10001215 	stw	zero,72(r2)
    426c:	00000406 	br	4280 <ulTaskNotifyTake+0xa8>
				}
				else
				{
					( pxCurrentTCB->ulNotifiedValue )--;
    4270:	d0a02217 	ldw	r2,-32632(gp)
    4274:	10c01217 	ldw	r3,72(r2)
    4278:	18ffffc4 	addi	r3,r3,-1
    427c:	10c01215 	stw	r3,72(r2)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4280:	d0a02217 	ldw	r2,-32632(gp)
    4284:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4288:	00040fc0 	call	40fc <vTaskExitCritical>

		return ulReturn;
    428c:	e0bffd17 	ldw	r2,-12(fp)
	}
    4290:	e037883a 	mov	sp,fp
    4294:	dfc00117 	ldw	ra,4(sp)
    4298:	df000017 	ldw	fp,0(sp)
    429c:	dec00204 	addi	sp,sp,8
    42a0:	f800283a 	ret

000042a4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
    42a4:	defff804 	addi	sp,sp,-32
    42a8:	dfc00715 	stw	ra,28(sp)
    42ac:	df000615 	stw	fp,24(sp)
    42b0:	df000604 	addi	fp,sp,24
    42b4:	e13ffc15 	stw	r4,-16(fp)
    42b8:	e17ffd15 	stw	r5,-12(fp)
    42bc:	e1bffe15 	stw	r6,-8(fp)
    42c0:	e1ffff15 	stw	r7,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xReturn;

		taskENTER_CRITICAL();
    42c4:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->eNotifyState != eNotified )
    42c8:	d0a02217 	ldw	r2,-32632(gp)
    42cc:	10801317 	ldw	r2,76(r2)
    42d0:	108000a0 	cmpeqi	r2,r2,2
    42d4:	1000161e 	bne	r2,zero,4330 <xTaskNotifyWait+0x8c>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    42d8:	d0a02217 	ldw	r2,-32632(gp)
    42dc:	11001217 	ldw	r4,72(r2)
    42e0:	e0fffc17 	ldw	r3,-16(fp)
    42e4:	00c6303a 	nor	r3,zero,r3
    42e8:	20c6703a 	and	r3,r4,r3
    42ec:	10c01215 	stw	r3,72(r2)

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    42f0:	d0a02217 	ldw	r2,-32632(gp)
    42f4:	00c00044 	movi	r3,1
    42f8:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    42fc:	e0bfff17 	ldw	r2,-4(fp)
    4300:	10000b26 	beq	r2,zero,4330 <xTaskNotifyWait+0x8c>
				{
					/* The task is going to block.  First it must be removed
					from the	ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4304:	d0a02217 	ldw	r2,-32632(gp)
    4308:	10800104 	addi	r2,r2,4
    430c:	1009883a 	mov	r4,r2
    4310:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4314:	d0e02717 	ldw	r3,-32612(gp)
    4318:	e0bfff17 	ldw	r2,-4(fp)
    431c:	1885883a 	add	r2,r3,r2
    4320:	e0bffb15 	stw	r2,-20(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4324:	e13ffb17 	ldw	r4,-20(fp)
    4328:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    432c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4330:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4334:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			if( pulNotificationValue != NULL )
    4338:	e0bffe17 	ldw	r2,-8(fp)
    433c:	10000426 	beq	r2,zero,4350 <xTaskNotifyWait+0xac>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    4340:	d0a02217 	ldw	r2,-32632(gp)
    4344:	10c01217 	ldw	r3,72(r2)
    4348:	e0bffe17 	ldw	r2,-8(fp)
    434c:	10c00015 	stw	r3,0(r2)

			/* If eNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->eNotifyState == eWaitingNotification )
    4350:	d0a02217 	ldw	r2,-32632(gp)
    4354:	10801317 	ldw	r2,76(r2)
    4358:	10800058 	cmpnei	r2,r2,1
    435c:	1000021e 	bne	r2,zero,4368 <xTaskNotifyWait+0xc4>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
    4360:	e03ffa15 	stw	zero,-24(fp)
    4364:	00000806 	br	4388 <xTaskNotifyWait+0xe4>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    4368:	d0a02217 	ldw	r2,-32632(gp)
    436c:	11001217 	ldw	r4,72(r2)
    4370:	e0fffd17 	ldw	r3,-12(fp)
    4374:	00c6303a 	nor	r3,zero,r3
    4378:	20c6703a 	and	r3,r4,r3
    437c:	10c01215 	stw	r3,72(r2)
				xReturn = pdTRUE;
    4380:	00800044 	movi	r2,1
    4384:	e0bffa15 	stw	r2,-24(fp)
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4388:	d0a02217 	ldw	r2,-32632(gp)
    438c:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4390:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    4394:	e0bffa17 	ldw	r2,-24(fp)
	}
    4398:	e037883a 	mov	sp,fp
    439c:	dfc00117 	ldw	ra,4(sp)
    43a0:	df000017 	ldw	fp,0(sp)
    43a4:	dec00204 	addi	sp,sp,8
    43a8:	f800283a 	ret

000043ac <xTaskNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction )
	{
    43ac:	defff804 	addi	sp,sp,-32
    43b0:	dfc00715 	stw	ra,28(sp)
    43b4:	df000615 	stw	fp,24(sp)
    43b8:	df000604 	addi	fp,sp,24
    43bc:	e13ffd15 	stw	r4,-12(fp)
    43c0:	e17ffe15 	stw	r5,-8(fp)
    43c4:	e1bfff15 	stw	r6,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    43c8:	00800044 	movi	r2,1
    43cc:	e0bffa15 	stw	r2,-24(fp)

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
    43d0:	e0bffd17 	ldw	r2,-12(fp)
    43d4:	e0bffb15 	stw	r2,-20(fp)

		taskENTER_CRITICAL();
    43d8:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    43dc:	e0bffb17 	ldw	r2,-20(fp)
    43e0:	10801317 	ldw	r2,76(r2)
    43e4:	e0bffc15 	stw	r2,-16(fp)

			pxTCB->eNotifyState = eNotified;
    43e8:	e0bffb17 	ldw	r2,-20(fp)
    43ec:	00c00084 	movi	r3,2
    43f0:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    43f4:	e0bfff17 	ldw	r2,-4(fp)
    43f8:	10800168 	cmpgeui	r2,r2,5
    43fc:	1000271e 	bne	r2,zero,449c <xTaskNotify+0xf0>
    4400:	e0bfff17 	ldw	r2,-4(fp)
    4404:	100690ba 	slli	r3,r2,2
    4408:	00800034 	movhi	r2,0
    440c:	10910704 	addi	r2,r2,17436
    4410:	1885883a 	add	r2,r3,r2
    4414:	10800017 	ldw	r2,0(r2)
    4418:	1000683a 	jmp	r2
    441c:	00004498 	cmpnei	zero,zero,274
    4420:	00004430 	cmpltui	zero,zero,272
    4424:	0000444c 	andi	zero,zero,273
    4428:	00004464 	muli	zero,zero,273
    442c:	00004474 	movhi	zero,273
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    4430:	e0bffb17 	ldw	r2,-20(fp)
    4434:	10c01217 	ldw	r3,72(r2)
    4438:	e0bffe17 	ldw	r2,-8(fp)
    443c:	1886b03a 	or	r3,r3,r2
    4440:	e0bffb17 	ldw	r2,-20(fp)
    4444:	10c01215 	stw	r3,72(r2)
					break;
    4448:	00001406 	br	449c <xTaskNotify+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    444c:	e0bffb17 	ldw	r2,-20(fp)
    4450:	10801217 	ldw	r2,72(r2)
    4454:	10c00044 	addi	r3,r2,1
    4458:	e0bffb17 	ldw	r2,-20(fp)
    445c:	10c01215 	stw	r3,72(r2)
					break;
    4460:	00000e06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    4464:	e0bffb17 	ldw	r2,-20(fp)
    4468:	e0fffe17 	ldw	r3,-8(fp)
    446c:	10c01215 	stw	r3,72(r2)
					break;
    4470:	00000a06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4474:	e0bffc17 	ldw	r2,-16(fp)
    4478:	108000a0 	cmpeqi	r2,r2,2
    447c:	1000041e 	bne	r2,zero,4490 <xTaskNotify+0xe4>
					{
						pxTCB->ulNotifiedValue = ulValue;
    4480:	e0bffb17 	ldw	r2,-20(fp)
    4484:	e0fffe17 	ldw	r3,-8(fp)
    4488:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    448c:	00000306 	br	449c <xTaskNotify+0xf0>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    4490:	e03ffa15 	stw	zero,-24(fp)
					}
					break;
    4494:	00000106 	br	449c <xTaskNotify+0xf0>

				case eNoAction:
					/* The task is being notified without its notify value being
					updated. */
					break;
    4498:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    449c:	e0bffc17 	ldw	r2,-16(fp)
    44a0:	10800058 	cmpnei	r2,r2,1
    44a4:	10001c1e 	bne	r2,zero,4518 <xTaskNotify+0x16c>
			{
				( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    44a8:	e0bffb17 	ldw	r2,-20(fp)
    44ac:	10800104 	addi	r2,r2,4
    44b0:	1009883a 	mov	r4,r2
    44b4:	00015fc0 	call	15fc <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
    44b8:	e0bffb17 	ldw	r2,-20(fp)
    44bc:	10800b17 	ldw	r2,44(r2)
    44c0:	d0e02817 	ldw	r3,-32608(gp)
    44c4:	1880032e 	bgeu	r3,r2,44d4 <xTaskNotify+0x128>
    44c8:	e0bffb17 	ldw	r2,-20(fp)
    44cc:	10800b17 	ldw	r2,44(r2)
    44d0:	d0a02815 	stw	r2,-32608(gp)
    44d4:	e0bffb17 	ldw	r2,-20(fp)
    44d8:	10800b17 	ldw	r2,44(r2)
    44dc:	10c00524 	muli	r3,r2,20
    44e0:	00820234 	movhi	r2,2056
    44e4:	10bdc104 	addi	r2,r2,-2300
    44e8:	1887883a 	add	r3,r3,r2
    44ec:	e0bffb17 	ldw	r2,-20(fp)
    44f0:	10800104 	addi	r2,r2,4
    44f4:	100b883a 	mov	r5,r2
    44f8:	1809883a 	mov	r4,r3
    44fc:	00014980 	call	1498 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    4500:	e0bffb17 	ldw	r2,-20(fp)
    4504:	10800b17 	ldw	r2,44(r2)
    4508:	d0e02217 	ldw	r3,-32632(gp)
    450c:	18c00b17 	ldw	r3,44(r3)
    4510:	1880012e 	bgeu	r3,r2,4518 <xTaskNotify+0x16c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					portYIELD_WITHIN_API();
    4514:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4518:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    451c:	e0bffa17 	ldw	r2,-24(fp)
	}
    4520:	e037883a 	mov	sp,fp
    4524:	dfc00117 	ldw	ra,4(sp)
    4528:	df000017 	ldw	fp,0(sp)
    452c:	dec00204 	addi	sp,sp,8
    4530:	f800283a 	ret

00004534 <xTaskNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, BaseType_t *pxHigherPriorityTaskWoken )
	{
    4534:	defff604 	addi	sp,sp,-40
    4538:	dfc00915 	stw	ra,36(sp)
    453c:	df000815 	stw	fp,32(sp)
    4540:	df000804 	addi	fp,sp,32
    4544:	e13ffc15 	stw	r4,-16(fp)
    4548:	e17ffd15 	stw	r5,-12(fp)
    454c:	e1bffe15 	stw	r6,-8(fp)
    4550:	e1ffff15 	stw	r7,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    4554:	00800044 	movi	r2,1
    4558:	e0bff815 	stw	r2,-32(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    455c:	e0bffc17 	ldw	r2,-16(fp)
    4560:	e0bff915 	stw	r2,-28(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4564:	e03ffa15 	stw	zero,-24(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4568:	e0bff917 	ldw	r2,-28(fp)
    456c:	10801317 	ldw	r2,76(r2)
    4570:	e0bffb15 	stw	r2,-20(fp)

			pxTCB->eNotifyState = eNotified;
    4574:	e0bff917 	ldw	r2,-28(fp)
    4578:	00c00084 	movi	r3,2
    457c:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    4580:	e0bffe17 	ldw	r2,-8(fp)
    4584:	10800168 	cmpgeui	r2,r2,5
    4588:	1000271e 	bne	r2,zero,4628 <xTaskNotifyFromISR+0xf4>
    458c:	e0bffe17 	ldw	r2,-8(fp)
    4590:	100690ba 	slli	r3,r2,2
    4594:	00800034 	movhi	r2,0
    4598:	10916a04 	addi	r2,r2,17832
    459c:	1885883a 	add	r2,r3,r2
    45a0:	10800017 	ldw	r2,0(r2)
    45a4:	1000683a 	jmp	r2
    45a8:	00004624 	muli	zero,zero,280
    45ac:	000045bc 	xorhi	zero,zero,278
    45b0:	000045d8 	cmpnei	zero,zero,279
    45b4:	000045f0 	cmpltui	zero,zero,279
    45b8:	00004600 	call	460 <vCoRoutineAddToDelayedList+0x80>
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    45bc:	e0bff917 	ldw	r2,-28(fp)
    45c0:	10c01217 	ldw	r3,72(r2)
    45c4:	e0bffd17 	ldw	r2,-12(fp)
    45c8:	1886b03a 	or	r3,r3,r2
    45cc:	e0bff917 	ldw	r2,-28(fp)
    45d0:	10c01215 	stw	r3,72(r2)
					break;
    45d4:	00001406 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    45d8:	e0bff917 	ldw	r2,-28(fp)
    45dc:	10801217 	ldw	r2,72(r2)
    45e0:	10c00044 	addi	r3,r2,1
    45e4:	e0bff917 	ldw	r2,-28(fp)
    45e8:	10c01215 	stw	r3,72(r2)
					break;
    45ec:	00000e06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    45f0:	e0bff917 	ldw	r2,-28(fp)
    45f4:	e0fffd17 	ldw	r3,-12(fp)
    45f8:	10c01215 	stw	r3,72(r2)
					break;
    45fc:	00000a06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4600:	e0bffb17 	ldw	r2,-20(fp)
    4604:	108000a0 	cmpeqi	r2,r2,2
    4608:	1000041e 	bne	r2,zero,461c <xTaskNotifyFromISR+0xe8>
					{
						pxTCB->ulNotifiedValue = ulValue;
    460c:	e0bff917 	ldw	r2,-28(fp)
    4610:	e0fffd17 	ldw	r3,-12(fp)
    4614:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    4618:	00000306 	br	4628 <xTaskNotifyFromISR+0xf4>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    461c:	e03ff815 	stw	zero,-32(fp)
					}
					break;
    4620:	00000106 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eNoAction :
					/* The task is being notified without its notify value being
					updated. */
					break;
    4624:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4628:	e0bffb17 	ldw	r2,-20(fp)
    462c:	10800058 	cmpnei	r2,r2,1
    4630:	1000291e 	bne	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    4634:	d0a02e17 	ldw	r2,-32584(gp)
    4638:	1000171e 	bne	r2,zero,4698 <xTaskNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    463c:	e0bff917 	ldw	r2,-28(fp)
    4640:	10800104 	addi	r2,r2,4
    4644:	1009883a 	mov	r4,r2
    4648:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    464c:	e0bff917 	ldw	r2,-28(fp)
    4650:	10800b17 	ldw	r2,44(r2)
    4654:	d0e02817 	ldw	r3,-32608(gp)
    4658:	1880032e 	bgeu	r3,r2,4668 <xTaskNotifyFromISR+0x134>
    465c:	e0bff917 	ldw	r2,-28(fp)
    4660:	10800b17 	ldw	r2,44(r2)
    4664:	d0a02815 	stw	r2,-32608(gp)
    4668:	e0bff917 	ldw	r2,-28(fp)
    466c:	10800b17 	ldw	r2,44(r2)
    4670:	10c00524 	muli	r3,r2,20
    4674:	00820234 	movhi	r2,2056
    4678:	10bdc104 	addi	r2,r2,-2300
    467c:	1887883a 	add	r3,r3,r2
    4680:	e0bff917 	ldw	r2,-28(fp)
    4684:	10800104 	addi	r2,r2,4
    4688:	100b883a 	mov	r5,r2
    468c:	1809883a 	mov	r4,r3
    4690:	00014980 	call	1498 <vListInsertEnd>
    4694:	00000606 	br	46b0 <xTaskNotifyFromISR+0x17c>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    4698:	e0bff917 	ldw	r2,-28(fp)
    469c:	10800604 	addi	r2,r2,24
    46a0:	100b883a 	mov	r5,r2
    46a4:	01020234 	movhi	r4,2056
    46a8:	213e0704 	addi	r4,r4,-2020
    46ac:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    46b0:	e0bff917 	ldw	r2,-28(fp)
    46b4:	10800b17 	ldw	r2,44(r2)
    46b8:	d0e02217 	ldw	r3,-32632(gp)
    46bc:	18c00b17 	ldw	r3,44(r3)
    46c0:	1880052e 	bgeu	r3,r2,46d8 <xTaskNotifyFromISR+0x1a4>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    46c4:	e0bfff17 	ldw	r2,-4(fp)
    46c8:	10000326 	beq	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    46cc:	e0bfff17 	ldw	r2,-4(fp)
    46d0:	00c00044 	movi	r3,1
    46d4:	10c00015 	stw	r3,0(r2)
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
    46d8:	e0bff817 	ldw	r2,-32(fp)
	}
    46dc:	e037883a 	mov	sp,fp
    46e0:	dfc00117 	ldw	ra,4(sp)
    46e4:	df000017 	ldw	fp,0(sp)
    46e8:	dec00204 	addi	sp,sp,8
    46ec:	f800283a 	ret

000046f0 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
    46f0:	defff904 	addi	sp,sp,-28
    46f4:	dfc00615 	stw	ra,24(sp)
    46f8:	df000515 	stw	fp,20(sp)
    46fc:	df000504 	addi	fp,sp,20
    4700:	e13ffe15 	stw	r4,-8(fp)
    4704:	e17fff15 	stw	r5,-4(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    4708:	e0bffe17 	ldw	r2,-8(fp)
    470c:	e0bffb15 	stw	r2,-20(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4710:	e03ffc15 	stw	zero,-16(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4714:	e0bffb17 	ldw	r2,-20(fp)
    4718:	10801317 	ldw	r2,76(r2)
    471c:	e0bffd15 	stw	r2,-12(fp)
			pxTCB->eNotifyState = eNotified;
    4720:	e0bffb17 	ldw	r2,-20(fp)
    4724:	00c00084 	movi	r3,2
    4728:	10c01315 	stw	r3,76(r2)

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
    472c:	e0bffb17 	ldw	r2,-20(fp)
    4730:	10801217 	ldw	r2,72(r2)
    4734:	10c00044 	addi	r3,r2,1
    4738:	e0bffb17 	ldw	r2,-20(fp)
    473c:	10c01215 	stw	r3,72(r2)

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4740:	e0bffd17 	ldw	r2,-12(fp)
    4744:	10800058 	cmpnei	r2,r2,1
    4748:	1000291e 	bne	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    474c:	d0a02e17 	ldw	r2,-32584(gp)
    4750:	1000171e 	bne	r2,zero,47b0 <vTaskNotifyGiveFromISR+0xc0>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    4754:	e0bffb17 	ldw	r2,-20(fp)
    4758:	10800104 	addi	r2,r2,4
    475c:	1009883a 	mov	r4,r2
    4760:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    4764:	e0bffb17 	ldw	r2,-20(fp)
    4768:	10800b17 	ldw	r2,44(r2)
    476c:	d0e02817 	ldw	r3,-32608(gp)
    4770:	1880032e 	bgeu	r3,r2,4780 <vTaskNotifyGiveFromISR+0x90>
    4774:	e0bffb17 	ldw	r2,-20(fp)
    4778:	10800b17 	ldw	r2,44(r2)
    477c:	d0a02815 	stw	r2,-32608(gp)
    4780:	e0bffb17 	ldw	r2,-20(fp)
    4784:	10800b17 	ldw	r2,44(r2)
    4788:	10c00524 	muli	r3,r2,20
    478c:	00820234 	movhi	r2,2056
    4790:	10bdc104 	addi	r2,r2,-2300
    4794:	1887883a 	add	r3,r3,r2
    4798:	e0bffb17 	ldw	r2,-20(fp)
    479c:	10800104 	addi	r2,r2,4
    47a0:	100b883a 	mov	r5,r2
    47a4:	1809883a 	mov	r4,r3
    47a8:	00014980 	call	1498 <vListInsertEnd>
    47ac:	00000606 	br	47c8 <vTaskNotifyGiveFromISR+0xd8>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    47b0:	e0bffb17 	ldw	r2,-20(fp)
    47b4:	10800604 	addi	r2,r2,24
    47b8:	100b883a 	mov	r5,r2
    47bc:	01020234 	movhi	r4,2056
    47c0:	213e0704 	addi	r4,r4,-2020
    47c4:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    47c8:	e0bffb17 	ldw	r2,-20(fp)
    47cc:	10800b17 	ldw	r2,44(r2)
    47d0:	d0e02217 	ldw	r3,-32632(gp)
    47d4:	18c00b17 	ldw	r3,44(r3)
    47d8:	1880052e 	bgeu	r3,r2,47f0 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    47dc:	e0bfff17 	ldw	r2,-4(fp)
    47e0:	10000326 	beq	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    47e4:	e0bfff17 	ldw	r2,-4(fp)
    47e8:	00c00044 	movi	r3,1
    47ec:	10c00015 	stw	r3,0(r2)
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
    47f0:	0001883a 	nop
    47f4:	e037883a 	mov	sp,fp
    47f8:	dfc00117 	ldw	ra,4(sp)
    47fc:	df000017 	ldw	fp,0(sp)
    4800:	dec00204 	addi	sp,sp,8
    4804:	f800283a 	ret

00004808 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    4808:	defff904 	addi	sp,sp,-28
    480c:	dfc00615 	stw	ra,24(sp)
    4810:	df000515 	stw	fp,20(sp)
    4814:	df000504 	addi	fp,sp,20
BaseType_t xReturn = pdFAIL;
    4818:	e03fff15 	stw	zero,-4(fp)

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    481c:	00050080 	call	5008 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
    4820:	d0a03117 	ldw	r2,-32572(gp)
    4824:	10000d26 	beq	r2,zero,485c <xTimerCreateTimerTask+0x54>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
    4828:	d8000315 	stw	zero,12(sp)
    482c:	d8000215 	stw	zero,8(sp)
    4830:	d8000115 	stw	zero,4(sp)
    4834:	008000c4 	movi	r2,3
    4838:	d8800015 	stw	r2,0(sp)
    483c:	000f883a 	mov	r7,zero
    4840:	01820004 	movi	r6,2048
    4844:	01420034 	movhi	r5,2048
    4848:	29401404 	addi	r5,r5,80
    484c:	01000034 	movhi	r4,0
    4850:	2112b904 	addi	r4,r4,19172
    4854:	0002b780 	call	2b78 <xTaskGenericCreate>
    4858:	e0bfff15 	stw	r2,-4(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
    485c:	e0bfff17 	ldw	r2,-4(fp)
}
    4860:	e037883a 	mov	sp,fp
    4864:	dfc00117 	ldw	ra,4(sp)
    4868:	df000017 	ldw	fp,0(sp)
    486c:	dec00204 	addi	sp,sp,8
    4870:	f800283a 	ret

00004874 <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    4874:	defff904 	addi	sp,sp,-28
    4878:	dfc00615 	stw	ra,24(sp)
    487c:	df000515 	stw	fp,20(sp)
    4880:	df000504 	addi	fp,sp,20
    4884:	e13ffc15 	stw	r4,-16(fp)
    4888:	e17ffd15 	stw	r5,-12(fp)
    488c:	e1bffe15 	stw	r6,-8(fp)
    4890:	e1ffff15 	stw	r7,-4(fp)
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
    4894:	e0bffd17 	ldw	r2,-12(fp)
    4898:	1000021e 	bne	r2,zero,48a4 <xTimerCreate+0x30>
	{
		pxNewTimer = NULL;
    489c:	e03ffb15 	stw	zero,-20(fp)
    48a0:	00001906 	br	4908 <xTimerCreate+0x94>
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
    48a4:	01000a04 	movi	r4,40
    48a8:	0000fd00 	call	fd0 <pvPortMalloc>
    48ac:	e0bffb15 	stw	r2,-20(fp)
		if( pxNewTimer != NULL )
    48b0:	e0bffb17 	ldw	r2,-20(fp)
    48b4:	10001426 	beq	r2,zero,4908 <xTimerCreate+0x94>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
    48b8:	00050080 	call	5008 <prvCheckForValidListAndQueue>

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
    48bc:	e0bffb17 	ldw	r2,-20(fp)
    48c0:	e0fffc17 	ldw	r3,-16(fp)
    48c4:	10c00015 	stw	r3,0(r2)
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
    48c8:	e0bffb17 	ldw	r2,-20(fp)
    48cc:	e0fffd17 	ldw	r3,-12(fp)
    48d0:	10c00615 	stw	r3,24(r2)
			pxNewTimer->uxAutoReload = uxAutoReload;
    48d4:	e0bffb17 	ldw	r2,-20(fp)
    48d8:	e0fffe17 	ldw	r3,-8(fp)
    48dc:	10c00715 	stw	r3,28(r2)
			pxNewTimer->pvTimerID = pvTimerID;
    48e0:	e0bffb17 	ldw	r2,-20(fp)
    48e4:	e0ffff17 	ldw	r3,-4(fp)
    48e8:	10c00815 	stw	r3,32(r2)
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
    48ec:	e0bffb17 	ldw	r2,-20(fp)
    48f0:	e0c00217 	ldw	r3,8(fp)
    48f4:	10c00915 	stw	r3,36(r2)
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
    48f8:	e0bffb17 	ldw	r2,-20(fp)
    48fc:	10800104 	addi	r2,r2,4
    4900:	1009883a 	mov	r4,r2
    4904:	000146c0 	call	146c <vListInitialiseItem>
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );

	return ( TimerHandle_t ) pxNewTimer;
    4908:	e0bffb17 	ldw	r2,-20(fp)
}
    490c:	e037883a 	mov	sp,fp
    4910:	dfc00117 	ldw	ra,4(sp)
    4914:	df000017 	ldw	fp,0(sp)
    4918:	dec00204 	addi	sp,sp,8
    491c:	f800283a 	ret

00004920 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    4920:	defff604 	addi	sp,sp,-40
    4924:	dfc00915 	stw	ra,36(sp)
    4928:	df000815 	stw	fp,32(sp)
    492c:	df000804 	addi	fp,sp,32
    4930:	e13ffc15 	stw	r4,-16(fp)
    4934:	e17ffd15 	stw	r5,-12(fp)
    4938:	e1bffe15 	stw	r6,-8(fp)
    493c:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn = pdFAIL;
    4940:	e03ff815 	stw	zero,-32(fp)
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    4944:	d0a03117 	ldw	r2,-32572(gp)
    4948:	10002626 	beq	r2,zero,49e4 <xTimerGenericCommand+0xc4>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    494c:	e0bffd17 	ldw	r2,-12(fp)
    4950:	e0bff915 	stw	r2,-28(fp)
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    4954:	e0bffe17 	ldw	r2,-8(fp)
    4958:	e0bffa15 	stw	r2,-24(fp)
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    495c:	e0bffc17 	ldw	r2,-16(fp)
    4960:	e0bffb15 	stw	r2,-20(fp)

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    4964:	e0bffd17 	ldw	r2,-12(fp)
    4968:	10800188 	cmpgei	r2,r2,6
    496c:	1000151e 	bne	r2,zero,49c4 <xTimerGenericCommand+0xa4>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    4970:	0003e380 	call	3e38 <xTaskGetSchedulerState>
    4974:	10800098 	cmpnei	r2,r2,2
    4978:	1000091e 	bne	r2,zero,49a0 <xTimerGenericCommand+0x80>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    497c:	d0a03117 	ldw	r2,-32572(gp)
    4980:	e0fff904 	addi	r3,fp,-28
    4984:	000f883a 	mov	r7,zero
    4988:	e1800217 	ldw	r6,8(fp)
    498c:	180b883a 	mov	r5,r3
    4990:	1009883a 	mov	r4,r2
    4994:	0001edc0 	call	1edc <xQueueGenericSend>
    4998:	e0bff815 	stw	r2,-32(fp)
    499c:	00001106 	br	49e4 <xTimerGenericCommand+0xc4>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    49a0:	d0a03117 	ldw	r2,-32572(gp)
    49a4:	e0fff904 	addi	r3,fp,-28
    49a8:	000f883a 	mov	r7,zero
    49ac:	000d883a 	mov	r6,zero
    49b0:	180b883a 	mov	r5,r3
    49b4:	1009883a 	mov	r4,r2
    49b8:	0001edc0 	call	1edc <xQueueGenericSend>
    49bc:	e0bff815 	stw	r2,-32(fp)
    49c0:	00000806 	br	49e4 <xTimerGenericCommand+0xc4>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    49c4:	d0a03117 	ldw	r2,-32572(gp)
    49c8:	e0fff904 	addi	r3,fp,-28
    49cc:	000f883a 	mov	r7,zero
    49d0:	e1bfff17 	ldw	r6,-4(fp)
    49d4:	180b883a 	mov	r5,r3
    49d8:	1009883a 	mov	r4,r2
    49dc:	000207c0 	call	207c <xQueueGenericSendFromISR>
    49e0:	e0bff815 	stw	r2,-32(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
    49e4:	e0bff817 	ldw	r2,-32(fp)
}
    49e8:	e037883a 	mov	sp,fp
    49ec:	dfc00117 	ldw	ra,4(sp)
    49f0:	df000017 	ldw	fp,0(sp)
    49f4:	dec00204 	addi	sp,sp,8
    49f8:	f800283a 	ret

000049fc <pcTimerGetTimerName>:

#endif
/*-----------------------------------------------------------*/

const char * pcTimerGetTimerName( TimerHandle_t xTimer )
{
    49fc:	defffd04 	addi	sp,sp,-12
    4a00:	df000215 	stw	fp,8(sp)
    4a04:	df000204 	addi	fp,sp,8
    4a08:	e13fff15 	stw	r4,-4(fp)
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    4a0c:	e0bfff17 	ldw	r2,-4(fp)
    4a10:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pcTimerName;
    4a14:	e0bffe17 	ldw	r2,-8(fp)
    4a18:	10800017 	ldw	r2,0(r2)
}
    4a1c:	e037883a 	mov	sp,fp
    4a20:	df000017 	ldw	fp,0(sp)
    4a24:	dec00104 	addi	sp,sp,4
    4a28:	f800283a 	ret

00004a2c <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
    4a2c:	defff904 	addi	sp,sp,-28
    4a30:	dfc00615 	stw	ra,24(sp)
    4a34:	df000515 	stw	fp,20(sp)
    4a38:	df000504 	addi	fp,sp,20
    4a3c:	e13ffe15 	stw	r4,-8(fp)
    4a40:	e17fff15 	stw	r5,-4(fp)
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4a44:	d0a02f17 	ldw	r2,-32580(gp)
    4a48:	10800317 	ldw	r2,12(r2)
    4a4c:	10800317 	ldw	r2,12(r2)
    4a50:	e0bffc15 	stw	r2,-16(fp)

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4a54:	e0bffc17 	ldw	r2,-16(fp)
    4a58:	10800104 	addi	r2,r2,4
    4a5c:	1009883a 	mov	r4,r2
    4a60:	00015fc0 	call	15fc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4a64:	e0bffc17 	ldw	r2,-16(fp)
    4a68:	10800717 	ldw	r2,28(r2)
    4a6c:	10800058 	cmpnei	r2,r2,1
    4a70:	1000121e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
    4a74:	e0bffc17 	ldw	r2,-16(fp)
    4a78:	10c00617 	ldw	r3,24(r2)
    4a7c:	e0bffe17 	ldw	r2,-8(fp)
    4a80:	1885883a 	add	r2,r3,r2
    4a84:	e1fffe17 	ldw	r7,-8(fp)
    4a88:	e1bfff17 	ldw	r6,-4(fp)
    4a8c:	100b883a 	mov	r5,r2
    4a90:	e13ffc17 	ldw	r4,-16(fp)
    4a94:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4a98:	10800058 	cmpnei	r2,r2,1
    4a9c:	1000071e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4aa0:	d8000015 	stw	zero,0(sp)
    4aa4:	000f883a 	mov	r7,zero
    4aa8:	e1bffe17 	ldw	r6,-8(fp)
    4aac:	000b883a 	mov	r5,zero
    4ab0:	e13ffc17 	ldw	r4,-16(fp)
    4ab4:	00049200 	call	4920 <xTimerGenericCommand>
    4ab8:	e0bffd15 	stw	r2,-12(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4abc:	e0bffc17 	ldw	r2,-16(fp)
    4ac0:	10800917 	ldw	r2,36(r2)
    4ac4:	e13ffc17 	ldw	r4,-16(fp)
    4ac8:	103ee83a 	callr	r2
}
    4acc:	0001883a 	nop
    4ad0:	e037883a 	mov	sp,fp
    4ad4:	dfc00117 	ldw	ra,4(sp)
    4ad8:	df000017 	ldw	fp,0(sp)
    4adc:	dec00204 	addi	sp,sp,8
    4ae0:	f800283a 	ret

00004ae4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    4ae4:	defffb04 	addi	sp,sp,-20
    4ae8:	dfc00415 	stw	ra,16(sp)
    4aec:	df000315 	stw	fp,12(sp)
    4af0:	df000304 	addi	fp,sp,12
    4af4:	e13fff15 	stw	r4,-4(fp)

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    4af8:	e0bffe04 	addi	r2,fp,-8
    4afc:	1009883a 	mov	r4,r2
    4b00:	0004bc00 	call	4bc0 <prvGetNextExpireTime>
    4b04:	e0bffd15 	stw	r2,-12(fp)

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    4b08:	e0bffe17 	ldw	r2,-8(fp)
    4b0c:	100b883a 	mov	r5,r2
    4b10:	e13ffd17 	ldw	r4,-12(fp)
    4b14:	0004b200 	call	4b20 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
    4b18:	0004d600 	call	4d60 <prvProcessReceivedCommands>
	}
    4b1c:	003ff606 	br	4af8 <__alt_data_end+0xf0004af8>

00004b20 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
    4b20:	defffa04 	addi	sp,sp,-24
    4b24:	dfc00515 	stw	ra,20(sp)
    4b28:	df000415 	stw	fp,16(sp)
    4b2c:	df000404 	addi	fp,sp,16
    4b30:	e13ffe15 	stw	r4,-8(fp)
    4b34:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    4b38:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4b3c:	e0bffd04 	addi	r2,fp,-12
    4b40:	1009883a 	mov	r4,r2
    4b44:	0004c200 	call	4c20 <prvSampleTimeNow>
    4b48:	e0bffc15 	stw	r2,-16(fp)
		if( xTimerListsWereSwitched == pdFALSE )
    4b4c:	e0bffd17 	ldw	r2,-12(fp)
    4b50:	1000141e 	bne	r2,zero,4ba4 <prvProcessTimerOrBlockTask+0x84>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4b54:	e0bfff17 	ldw	r2,-4(fp)
    4b58:	1000081e 	bne	r2,zero,4b7c <prvProcessTimerOrBlockTask+0x5c>
    4b5c:	e0bffe17 	ldw	r2,-8(fp)
    4b60:	e0fffc17 	ldw	r3,-16(fp)
    4b64:	18800536 	bltu	r3,r2,4b7c <prvProcessTimerOrBlockTask+0x5c>
			{
				( void ) xTaskResumeAll();
    4b68:	0002f980 	call	2f98 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    4b6c:	e17ffc17 	ldw	r5,-16(fp)
    4b70:	e13ffe17 	ldw	r4,-8(fp)
    4b74:	0004a2c0 	call	4a2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4b78:	00000b06 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
    4b7c:	d1203117 	ldw	r4,-32572(gp)
    4b80:	e0fffe17 	ldw	r3,-8(fp)
    4b84:	e0bffc17 	ldw	r2,-16(fp)
    4b88:	1885c83a 	sub	r2,r3,r2
    4b8c:	100b883a 	mov	r5,r2
    4b90:	0002ae00 	call	2ae0 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
    4b94:	0002f980 	call	2f98 <xTaskResumeAll>
    4b98:	1000031e 	bne	r2,zero,4ba8 <prvProcessTimerOrBlockTask+0x88>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
    4b9c:	003b683a 	trap	0
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4ba0:	00000106 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
    4ba4:	0002f980 	call	2f98 <xTaskResumeAll>
		}
	}
}
    4ba8:	0001883a 	nop
    4bac:	e037883a 	mov	sp,fp
    4bb0:	dfc00117 	ldw	ra,4(sp)
    4bb4:	df000017 	ldw	fp,0(sp)
    4bb8:	dec00204 	addi	sp,sp,8
    4bbc:	f800283a 	ret

00004bc0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
    4bc0:	defffd04 	addi	sp,sp,-12
    4bc4:	df000215 	stw	fp,8(sp)
    4bc8:	df000204 	addi	fp,sp,8
    4bcc:	e13fff15 	stw	r4,-4(fp)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    4bd0:	d0a02f17 	ldw	r2,-32580(gp)
    4bd4:	10800017 	ldw	r2,0(r2)
    4bd8:	1005003a 	cmpeq	r2,r2,zero
    4bdc:	10c03fcc 	andi	r3,r2,255
    4be0:	e0bfff17 	ldw	r2,-4(fp)
    4be4:	10c00015 	stw	r3,0(r2)
	if( *pxListWasEmpty == pdFALSE )
    4be8:	e0bfff17 	ldw	r2,-4(fp)
    4bec:	10800017 	ldw	r2,0(r2)
    4bf0:	1000051e 	bne	r2,zero,4c08 <prvGetNextExpireTime+0x48>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4bf4:	d0a02f17 	ldw	r2,-32580(gp)
    4bf8:	10800317 	ldw	r2,12(r2)
    4bfc:	10800017 	ldw	r2,0(r2)
    4c00:	e0bffe15 	stw	r2,-8(fp)
    4c04:	00000106 	br	4c0c <prvGetNextExpireTime+0x4c>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    4c08:	e03ffe15 	stw	zero,-8(fp)
	}

	return xNextExpireTime;
    4c0c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c10:	e037883a 	mov	sp,fp
    4c14:	df000017 	ldw	fp,0(sp)
    4c18:	dec00104 	addi	sp,sp,4
    4c1c:	f800283a 	ret

00004c20 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    4c20:	defffc04 	addi	sp,sp,-16
    4c24:	dfc00315 	stw	ra,12(sp)
    4c28:	df000215 	stw	fp,8(sp)
    4c2c:	df000204 	addi	fp,sp,8
    4c30:	e13fff15 	stw	r4,-4(fp)
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    4c34:	00030dc0 	call	30dc <xTaskGetTickCount>
    4c38:	e0bffe15 	stw	r2,-8(fp)

	if( xTimeNow < xLastTime )
    4c3c:	d0a03217 	ldw	r2,-32568(gp)
    4c40:	e0fffe17 	ldw	r3,-8(fp)
    4c44:	1880052e 	bgeu	r3,r2,4c5c <prvSampleTimeNow+0x3c>
	{
		prvSwitchTimerLists();
    4c48:	0004ef80 	call	4ef8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
    4c4c:	e0bfff17 	ldw	r2,-4(fp)
    4c50:	00c00044 	movi	r3,1
    4c54:	10c00015 	stw	r3,0(r2)
    4c58:	00000206 	br	4c64 <prvSampleTimeNow+0x44>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    4c5c:	e0bfff17 	ldw	r2,-4(fp)
    4c60:	10000015 	stw	zero,0(r2)
	}

	xLastTime = xTimeNow;
    4c64:	e0bffe17 	ldw	r2,-8(fp)
    4c68:	d0a03215 	stw	r2,-32568(gp)

	return xTimeNow;
    4c6c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c70:	e037883a 	mov	sp,fp
    4c74:	dfc00117 	ldw	ra,4(sp)
    4c78:	df000017 	ldw	fp,0(sp)
    4c7c:	dec00204 	addi	sp,sp,8
    4c80:	f800283a 	ret

00004c84 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    4c84:	defff904 	addi	sp,sp,-28
    4c88:	dfc00615 	stw	ra,24(sp)
    4c8c:	df000515 	stw	fp,20(sp)
    4c90:	df000504 	addi	fp,sp,20
    4c94:	e13ffc15 	stw	r4,-16(fp)
    4c98:	e17ffd15 	stw	r5,-12(fp)
    4c9c:	e1bffe15 	stw	r6,-8(fp)
    4ca0:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xProcessTimerNow = pdFALSE;
    4ca4:	e03ffb15 	stw	zero,-20(fp)

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    4ca8:	e0bffc17 	ldw	r2,-16(fp)
    4cac:	e0fffd17 	ldw	r3,-12(fp)
    4cb0:	10c00115 	stw	r3,4(r2)
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4cb4:	e0bffc17 	ldw	r2,-16(fp)
    4cb8:	e0fffc17 	ldw	r3,-16(fp)
    4cbc:	10c00415 	stw	r3,16(r2)

	if( xNextExpiryTime <= xTimeNow )
    4cc0:	e0bffd17 	ldw	r2,-12(fp)
    4cc4:	e0fffe17 	ldw	r3,-8(fp)
    4cc8:	18801036 	bltu	r3,r2,4d0c <prvInsertTimerInActiveList+0x88>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    4ccc:	e0fffe17 	ldw	r3,-8(fp)
    4cd0:	e0bfff17 	ldw	r2,-4(fp)
    4cd4:	1887c83a 	sub	r3,r3,r2
    4cd8:	e0bffc17 	ldw	r2,-16(fp)
    4cdc:	10800617 	ldw	r2,24(r2)
    4ce0:	18800336 	bltu	r3,r2,4cf0 <prvInsertTimerInActiveList+0x6c>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    4ce4:	00800044 	movi	r2,1
    4ce8:	e0bffb15 	stw	r2,-20(fp)
    4cec:	00001606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    4cf0:	d0e03017 	ldw	r3,-32576(gp)
    4cf4:	e0bffc17 	ldw	r2,-16(fp)
    4cf8:	10800104 	addi	r2,r2,4
    4cfc:	100b883a 	mov	r5,r2
    4d00:	1809883a 	mov	r4,r3
    4d04:	00015240 	call	1524 <vListInsert>
    4d08:	00000f06 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4d0c:	e0fffe17 	ldw	r3,-8(fp)
    4d10:	e0bfff17 	ldw	r2,-4(fp)
    4d14:	1880062e 	bgeu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
    4d18:	e0fffd17 	ldw	r3,-12(fp)
    4d1c:	e0bfff17 	ldw	r2,-4(fp)
    4d20:	18800336 	bltu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    4d24:	00800044 	movi	r2,1
    4d28:	e0bffb15 	stw	r2,-20(fp)
    4d2c:	00000606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4d30:	d0e02f17 	ldw	r3,-32580(gp)
    4d34:	e0bffc17 	ldw	r2,-16(fp)
    4d38:	10800104 	addi	r2,r2,4
    4d3c:	100b883a 	mov	r5,r2
    4d40:	1809883a 	mov	r4,r3
    4d44:	00015240 	call	1524 <vListInsert>
		}
	}

	return xProcessTimerNow;
    4d48:	e0bffb17 	ldw	r2,-20(fp)
}
    4d4c:	e037883a 	mov	sp,fp
    4d50:	dfc00117 	ldw	ra,4(sp)
    4d54:	df000017 	ldw	fp,0(sp)
    4d58:	dec00204 	addi	sp,sp,8
    4d5c:	f800283a 	ret

00004d60 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
    4d60:	defff604 	addi	sp,sp,-40
    4d64:	dfc00915 	stw	ra,36(sp)
    4d68:	df000815 	stw	fp,32(sp)
    4d6c:	df000804 	addi	fp,sp,32
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4d70:	00005306 	br	4ec0 <prvProcessReceivedCommands+0x160>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    4d74:	e0bffc17 	ldw	r2,-16(fp)
    4d78:	10005116 	blt	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    4d7c:	e0bffe17 	ldw	r2,-8(fp)
    4d80:	e0bff915 	stw	r2,-28(fp)

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    4d84:	e0bff917 	ldw	r2,-28(fp)
    4d88:	10800517 	ldw	r2,20(r2)
    4d8c:	10000426 	beq	r2,zero,4da0 <prvProcessReceivedCommands+0x40>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4d90:	e0bff917 	ldw	r2,-28(fp)
    4d94:	10800104 	addi	r2,r2,4
    4d98:	1009883a 	mov	r4,r2
    4d9c:	00015fc0 	call	15fc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4da0:	e0bfff04 	addi	r2,fp,-4
    4da4:	1009883a 	mov	r4,r2
    4da8:	0004c200 	call	4c20 <prvSampleTimeNow>
    4dac:	e0bffa15 	stw	r2,-24(fp)

			switch( xMessage.xMessageID )
    4db0:	e0bffc17 	ldw	r2,-16(fp)
    4db4:	10c002a8 	cmpgeui	r3,r2,10
    4db8:	1800401e 	bne	r3,zero,4ebc <prvProcessReceivedCommands+0x15c>
    4dbc:	100690ba 	slli	r3,r2,2
    4dc0:	00800034 	movhi	r2,0
    4dc4:	10937504 	addi	r2,r2,19924
    4dc8:	1885883a 	add	r2,r3,r2
    4dcc:	10800017 	ldw	r2,0(r2)
    4dd0:	1000683a 	jmp	r2
    4dd4:	00004dfc 	xorhi	zero,zero,311
    4dd8:	00004dfc 	xorhi	zero,zero,311
    4ddc:	00004dfc 	xorhi	zero,zero,311
    4de0:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4de4:	00004e7c 	xorhi	zero,zero,313
    4de8:	00004eb0 	cmpltui	zero,zero,314
    4dec:	00004dfc 	xorhi	zero,zero,311
    4df0:	00004dfc 	xorhi	zero,zero,311
    4df4:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4df8:	00004e7c 	xorhi	zero,zero,313
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
    4dfc:	e0fffd17 	ldw	r3,-12(fp)
    4e00:	e0bff917 	ldw	r2,-28(fp)
    4e04:	10800617 	ldw	r2,24(r2)
    4e08:	1885883a 	add	r2,r3,r2
    4e0c:	e0fffd17 	ldw	r3,-12(fp)
    4e10:	180f883a 	mov	r7,r3
    4e14:	e1bffa17 	ldw	r6,-24(fp)
    4e18:	100b883a 	mov	r5,r2
    4e1c:	e13ff917 	ldw	r4,-28(fp)
    4e20:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4e24:	10800058 	cmpnei	r2,r2,1
    4e28:	1000251e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4e2c:	e0bff917 	ldw	r2,-28(fp)
    4e30:	10800917 	ldw	r2,36(r2)
    4e34:	e13ff917 	ldw	r4,-28(fp)
    4e38:	103ee83a 	callr	r2
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4e3c:	e0bff917 	ldw	r2,-28(fp)
    4e40:	10800717 	ldw	r2,28(r2)
    4e44:	10800058 	cmpnei	r2,r2,1
    4e48:	10001d1e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    4e4c:	e0fffd17 	ldw	r3,-12(fp)
    4e50:	e0bff917 	ldw	r2,-28(fp)
    4e54:	10800617 	ldw	r2,24(r2)
    4e58:	1885883a 	add	r2,r3,r2
    4e5c:	d8000015 	stw	zero,0(sp)
    4e60:	000f883a 	mov	r7,zero
    4e64:	100d883a 	mov	r6,r2
    4e68:	000b883a 	mov	r5,zero
    4e6c:	e13ff917 	ldw	r4,-28(fp)
    4e70:	00049200 	call	4920 <xTimerGenericCommand>
    4e74:	e0bffb15 	stw	r2,-20(fp)
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
    4e78:	00001106 	br	4ec0 <prvProcessReceivedCommands+0x160>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    4e7c:	e0fffd17 	ldw	r3,-12(fp)
    4e80:	e0bff917 	ldw	r2,-28(fp)
    4e84:	10c00615 	stw	r3,24(r2)
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    4e88:	e0bff917 	ldw	r2,-28(fp)
    4e8c:	10c00617 	ldw	r3,24(r2)
    4e90:	e0bffa17 	ldw	r2,-24(fp)
    4e94:	1885883a 	add	r2,r3,r2
    4e98:	e1fffa17 	ldw	r7,-24(fp)
    4e9c:	e1bffa17 	ldw	r6,-24(fp)
    4ea0:	100b883a 	mov	r5,r2
    4ea4:	e13ff917 	ldw	r4,-28(fp)
    4ea8:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
					break;
    4eac:	00000406 	br	4ec0 <prvProcessReceivedCommands+0x160>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
    4eb0:	e13ff917 	ldw	r4,-28(fp)
    4eb4:	00011500 	call	1150 <vPortFree>
					break;
    4eb8:	00000106 	br	4ec0 <prvProcessReceivedCommands+0x160>

				default	:
					/* Don't expect to get here. */
					break;
    4ebc:	0001883a 	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4ec0:	d0a03117 	ldw	r2,-32572(gp)
    4ec4:	e0fffc04 	addi	r3,fp,-16
    4ec8:	000f883a 	mov	r7,zero
    4ecc:	000d883a 	mov	r6,zero
    4ed0:	180b883a 	mov	r5,r3
    4ed4:	1009883a 	mov	r4,r2
    4ed8:	000222c0 	call	222c <xQueueGenericReceive>
    4edc:	103fa51e 	bne	r2,zero,4d74 <__alt_data_end+0xf0004d74>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
    4ee0:	0001883a 	nop
    4ee4:	e037883a 	mov	sp,fp
    4ee8:	dfc00117 	ldw	ra,4(sp)
    4eec:	df000017 	ldw	fp,0(sp)
    4ef0:	dec00204 	addi	sp,sp,8
    4ef4:	f800283a 	ret

00004ef8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
    4ef8:	defff804 	addi	sp,sp,-32
    4efc:	dfc00715 	stw	ra,28(sp)
    4f00:	df000615 	stw	fp,24(sp)
    4f04:	df000604 	addi	fp,sp,24

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4f08:	00003006 	br	4fcc <prvSwitchTimerLists+0xd4>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f0c:	d0a02f17 	ldw	r2,-32580(gp)
    4f10:	10800317 	ldw	r2,12(r2)
    4f14:	10800017 	ldw	r2,0(r2)
    4f18:	e0bffb15 	stw	r2,-20(fp)

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f1c:	d0a02f17 	ldw	r2,-32580(gp)
    4f20:	10800317 	ldw	r2,12(r2)
    4f24:	10800317 	ldw	r2,12(r2)
    4f28:	e0bffc15 	stw	r2,-16(fp)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4f2c:	e0bffc17 	ldw	r2,-16(fp)
    4f30:	10800104 	addi	r2,r2,4
    4f34:	1009883a 	mov	r4,r2
    4f38:	00015fc0 	call	15fc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4f3c:	e0bffc17 	ldw	r2,-16(fp)
    4f40:	10800917 	ldw	r2,36(r2)
    4f44:	e13ffc17 	ldw	r4,-16(fp)
    4f48:	103ee83a 	callr	r2

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4f4c:	e0bffc17 	ldw	r2,-16(fp)
    4f50:	10800717 	ldw	r2,28(r2)
    4f54:	10800058 	cmpnei	r2,r2,1
    4f58:	10001c1e 	bne	r2,zero,4fcc <prvSwitchTimerLists+0xd4>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    4f5c:	e0bffc17 	ldw	r2,-16(fp)
    4f60:	10c00617 	ldw	r3,24(r2)
    4f64:	e0bffb17 	ldw	r2,-20(fp)
    4f68:	1885883a 	add	r2,r3,r2
    4f6c:	e0bffd15 	stw	r2,-12(fp)
			if( xReloadTime > xNextExpireTime )
    4f70:	e0bffd17 	ldw	r2,-12(fp)
    4f74:	e0fffb17 	ldw	r3,-20(fp)
    4f78:	18800d2e 	bgeu	r3,r2,4fb0 <prvSwitchTimerLists+0xb8>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    4f7c:	e0bffc17 	ldw	r2,-16(fp)
    4f80:	e0fffd17 	ldw	r3,-12(fp)
    4f84:	10c00115 	stw	r3,4(r2)
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4f88:	e0bffc17 	ldw	r2,-16(fp)
    4f8c:	e0fffc17 	ldw	r3,-16(fp)
    4f90:	10c00415 	stw	r3,16(r2)
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4f94:	d0e02f17 	ldw	r3,-32580(gp)
    4f98:	e0bffc17 	ldw	r2,-16(fp)
    4f9c:	10800104 	addi	r2,r2,4
    4fa0:	100b883a 	mov	r5,r2
    4fa4:	1809883a 	mov	r4,r3
    4fa8:	00015240 	call	1524 <vListInsert>
    4fac:	00000706 	br	4fcc <prvSwitchTimerLists+0xd4>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4fb0:	d8000015 	stw	zero,0(sp)
    4fb4:	000f883a 	mov	r7,zero
    4fb8:	e1bffb17 	ldw	r6,-20(fp)
    4fbc:	000b883a 	mov	r5,zero
    4fc0:	e13ffc17 	ldw	r4,-16(fp)
    4fc4:	00049200 	call	4920 <xTimerGenericCommand>
    4fc8:	e0bffe15 	stw	r2,-8(fp)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4fcc:	d0a02f17 	ldw	r2,-32580(gp)
    4fd0:	10800017 	ldw	r2,0(r2)
    4fd4:	103fcd1e 	bne	r2,zero,4f0c <__alt_data_end+0xf0004f0c>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
    4fd8:	d0a02f17 	ldw	r2,-32580(gp)
    4fdc:	e0bfff15 	stw	r2,-4(fp)
	pxCurrentTimerList = pxOverflowTimerList;
    4fe0:	d0a03017 	ldw	r2,-32576(gp)
    4fe4:	d0a02f15 	stw	r2,-32580(gp)
	pxOverflowTimerList = pxTemp;
    4fe8:	e0bfff17 	ldw	r2,-4(fp)
    4fec:	d0a03015 	stw	r2,-32576(gp)
}
    4ff0:	0001883a 	nop
    4ff4:	e037883a 	mov	sp,fp
    4ff8:	dfc00117 	ldw	ra,4(sp)
    4ffc:	df000017 	ldw	fp,0(sp)
    5000:	dec00204 	addi	sp,sp,8
    5004:	f800283a 	ret

00005008 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    5008:	defffe04 	addi	sp,sp,-8
    500c:	dfc00115 	stw	ra,4(sp)
    5010:	df000015 	stw	fp,0(sp)
    5014:	d839883a 	mov	fp,sp
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    5018:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( xTimerQueue == NULL )
    501c:	d0a03117 	ldw	r2,-32572(gp)
    5020:	1000111e 	bne	r2,zero,5068 <prvCheckForValidListAndQueue+0x60>
		{
			vListInitialise( &xActiveTimerList1 );
    5024:	01020234 	movhi	r4,2056
    5028:	213e1104 	addi	r4,r4,-1980
    502c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
    5030:	01020234 	movhi	r4,2056
    5034:	213e1604 	addi	r4,r4,-1960
    5038:	00014040 	call	1404 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
    503c:	00820234 	movhi	r2,2056
    5040:	10be1104 	addi	r2,r2,-1980
    5044:	d0a02f15 	stw	r2,-32580(gp)
			pxOverflowTimerList = &xActiveTimerList2;
    5048:	00820234 	movhi	r2,2056
    504c:	10be1604 	addi	r2,r2,-1960
    5050:	d0a03015 	stw	r2,-32576(gp)
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    5054:	000d883a 	mov	r6,zero
    5058:	01400304 	movi	r5,12
    505c:	01000284 	movi	r4,10
    5060:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5064:	d0a03115 	stw	r2,-32572(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    5068:	00040fc0 	call	40fc <vTaskExitCritical>
}
    506c:	0001883a 	nop
    5070:	e037883a 	mov	sp,fp
    5074:	dfc00117 	ldw	ra,4(sp)
    5078:	df000017 	ldw	fp,0(sp)
    507c:	dec00204 	addi	sp,sp,8
    5080:	f800283a 	ret

00005084 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
    5084:	defffb04 	addi	sp,sp,-20
    5088:	dfc00415 	stw	ra,16(sp)
    508c:	df000315 	stw	fp,12(sp)
    5090:	df000304 	addi	fp,sp,12
    5094:	e13fff15 	stw	r4,-4(fp)
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    5098:	e0bfff17 	ldw	r2,-4(fp)
    509c:	e0bffd15 	stw	r2,-12(fp)

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
    50a0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = ( BaseType_t ) !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) );
    50a4:	e0bffd17 	ldw	r2,-12(fp)
    50a8:	10800517 	ldw	r2,20(r2)
    50ac:	1004c03a 	cmpne	r2,r2,zero
    50b0:	10803fcc 	andi	r2,r2,255
    50b4:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    50b8:	00040fc0 	call	40fc <vTaskExitCritical>

	return xTimerIsInActiveList;
    50bc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Can't be pointer to const due to the typedef. */
    50c0:	e037883a 	mov	sp,fp
    50c4:	dfc00117 	ldw	ra,4(sp)
    50c8:	df000017 	ldw	fp,0(sp)
    50cc:	dec00204 	addi	sp,sp,8
    50d0:	f800283a 	ret

000050d4 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
    50d4:	defffd04 	addi	sp,sp,-12
    50d8:	df000215 	stw	fp,8(sp)
    50dc:	df000204 	addi	fp,sp,8
    50e0:	e13fff15 	stw	r4,-4(fp)
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
    50e4:	e0bfff17 	ldw	r2,-4(fp)
    50e8:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pvTimerID;
    50ec:	e0bffe17 	ldw	r2,-8(fp)
    50f0:	10800817 	ldw	r2,32(r2)
}
    50f4:	e037883a 	mov	sp,fp
    50f8:	df000017 	ldw	fp,0(sp)
    50fc:	dec00104 	addi	sp,sp,4
    5100:	f800283a 	ret

00005104 <PRVGADraw_Task>:
}Line;


/****** VGA display ******/

void PRVGADraw_Task(void *pvParameters ){
    5104:	defe5c04 	addi	sp,sp,-1680
    5108:	dfc1a315 	stw	ra,1676(sp)
    510c:	df01a215 	stw	fp,1672(sp)
    5110:	dc41a115 	stw	r17,1668(sp)
    5114:	dc01a015 	stw	r16,1664(sp)
    5118:	df01a204 	addi	fp,sp,1672
    511c:	e13ffd15 	stw	r4,-12(fp)


	//initialize VGA controllers
	alt_up_pixel_buffer_dma_dev *pixel_buf;
	pixel_buf = alt_up_pixel_buffer_dma_open_dev(VIDEO_PIXEL_BUFFER_DMA_NAME);
    5120:	01020034 	movhi	r4,2048
    5124:	21001604 	addi	r4,r4,88
    5128:	0017b800 	call	17b80 <alt_up_pixel_buffer_dma_open_dev>
    512c:	e0be6315 	stw	r2,-1652(fp)
	if(pixel_buf == NULL){
    5130:	e0be6317 	ldw	r2,-1652(fp)
    5134:	1000031e 	bne	r2,zero,5144 <PRVGADraw_Task+0x40>
		printf("can't find pixel buffer device\n");
    5138:	01020034 	movhi	r4,2048
    513c:	21001d04 	addi	r4,r4,116
    5140:	00086700 	call	8670 <puts>
	}
	alt_up_pixel_buffer_dma_clear_screen(pixel_buf, 0);
    5144:	000b883a 	mov	r5,zero
    5148:	e13e6317 	ldw	r4,-1652(fp)
    514c:	0017e400 	call	17e40 <alt_up_pixel_buffer_dma_clear_screen>

	alt_up_char_buffer_dev *char_buf;
	char_buf = alt_up_char_buffer_open_dev("/dev/video_character_buffer_with_dma");
    5150:	01020034 	movhi	r4,2048
    5154:	21002504 	addi	r4,r4,148
    5158:	00179200 	call	17920 <alt_up_char_buffer_open_dev>
    515c:	e0be6415 	stw	r2,-1648(fp)
	if(char_buf == NULL){
    5160:	e0be6417 	ldw	r2,-1648(fp)
    5164:	1000031e 	bne	r2,zero,5174 <PRVGADraw_Task+0x70>
		printf("can't find char buffer device\n");
    5168:	01020034 	movhi	r4,2048
    516c:	21002f04 	addi	r4,r4,188
    5170:	00086700 	call	8670 <puts>
	}
	alt_up_char_buffer_clear(char_buf);
    5174:	e13e6417 	ldw	r4,-1648(fp)
    5178:	0017b240 	call	17b24 <alt_up_char_buffer_clear>



	//Set up plot axes
	alt_up_pixel_buffer_dma_draw_hline(pixel_buf, 100, 590, 200, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    517c:	d8000115 	stw	zero,4(sp)
    5180:	00900034 	movhi	r2,16384
    5184:	10bfffc4 	addi	r2,r2,-1
    5188:	d8800015 	stw	r2,0(sp)
    518c:	01c03204 	movi	r7,200
    5190:	01809384 	movi	r6,590
    5194:	01401904 	movi	r5,100
    5198:	e13e6317 	ldw	r4,-1652(fp)
    519c:	00182440 	call	18244 <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_hline(pixel_buf, 100, 590, 300, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    51a0:	d8000115 	stw	zero,4(sp)
    51a4:	00900034 	movhi	r2,16384
    51a8:	10bfffc4 	addi	r2,r2,-1
    51ac:	d8800015 	stw	r2,0(sp)
    51b0:	01c04b04 	movi	r7,300
    51b4:	01809384 	movi	r6,590
    51b8:	01401904 	movi	r5,100
    51bc:	e13e6317 	ldw	r4,-1652(fp)
    51c0:	00182440 	call	18244 <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buf, 100, 50, 200, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    51c4:	d8000115 	stw	zero,4(sp)
    51c8:	00900034 	movhi	r2,16384
    51cc:	10bfffc4 	addi	r2,r2,-1
    51d0:	d8800015 	stw	r2,0(sp)
    51d4:	01c03204 	movi	r7,200
    51d8:	01800c84 	movi	r6,50
    51dc:	01401904 	movi	r5,100
    51e0:	e13e6317 	ldw	r4,-1652(fp)
    51e4:	00184540 	call	18454 <alt_up_pixel_buffer_dma_draw_vline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buf, 100, 220, 300, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    51e8:	d8000115 	stw	zero,4(sp)
    51ec:	00900034 	movhi	r2,16384
    51f0:	10bfffc4 	addi	r2,r2,-1
    51f4:	d8800015 	stw	r2,0(sp)
    51f8:	01c04b04 	movi	r7,300
    51fc:	01803704 	movi	r6,220
    5200:	01401904 	movi	r5,100
    5204:	e13e6317 	ldw	r4,-1652(fp)
    5208:	00184540 	call	18454 <alt_up_pixel_buffer_dma_draw_vline>

	alt_up_char_buffer_string(char_buf, "Frequency(Hz)", 4, 4);
    520c:	01c00104 	movi	r7,4
    5210:	01800104 	movi	r6,4
    5214:	01420034 	movhi	r5,2048
    5218:	29403704 	addi	r5,r5,220
    521c:	e13e6417 	ldw	r4,-1648(fp)
    5220:	0017a280 	call	17a28 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "52", 10, 7);
    5224:	01c001c4 	movi	r7,7
    5228:	01800284 	movi	r6,10
    522c:	01420034 	movhi	r5,2048
    5230:	29403b04 	addi	r5,r5,236
    5234:	e13e6417 	ldw	r4,-1648(fp)
    5238:	0017a280 	call	17a28 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "50", 10, 12);
    523c:	01c00304 	movi	r7,12
    5240:	01800284 	movi	r6,10
    5244:	01420034 	movhi	r5,2048
    5248:	29403c04 	addi	r5,r5,240
    524c:	e13e6417 	ldw	r4,-1648(fp)
    5250:	0017a280 	call	17a28 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "48", 10, 17);
    5254:	01c00444 	movi	r7,17
    5258:	01800284 	movi	r6,10
    525c:	01420034 	movhi	r5,2048
    5260:	29403d04 	addi	r5,r5,244
    5264:	e13e6417 	ldw	r4,-1648(fp)
    5268:	0017a280 	call	17a28 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "46", 10, 22);
    526c:	01c00584 	movi	r7,22
    5270:	01800284 	movi	r6,10
    5274:	01420034 	movhi	r5,2048
    5278:	29403e04 	addi	r5,r5,248
    527c:	e13e6417 	ldw	r4,-1648(fp)
    5280:	0017a280 	call	17a28 <alt_up_char_buffer_string>

	alt_up_char_buffer_string(char_buf, "df/dt(Hz/s)", 4, 26);
    5284:	01c00684 	movi	r7,26
    5288:	01800104 	movi	r6,4
    528c:	01420034 	movhi	r5,2048
    5290:	29403f04 	addi	r5,r5,252
    5294:	e13e6417 	ldw	r4,-1648(fp)
    5298:	0017a280 	call	17a28 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "60", 10, 28);
    529c:	01c00704 	movi	r7,28
    52a0:	01800284 	movi	r6,10
    52a4:	01420034 	movhi	r5,2048
    52a8:	29404204 	addi	r5,r5,264
    52ac:	e13e6417 	ldw	r4,-1648(fp)
    52b0:	0017a280 	call	17a28 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "30", 10, 30);
    52b4:	01c00784 	movi	r7,30
    52b8:	01800284 	movi	r6,10
    52bc:	01420034 	movhi	r5,2048
    52c0:	29404304 	addi	r5,r5,268
    52c4:	e13e6417 	ldw	r4,-1648(fp)
    52c8:	0017a280 	call	17a28 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "0", 10, 32);
    52cc:	01c00804 	movi	r7,32
    52d0:	01800284 	movi	r6,10
    52d4:	01420034 	movhi	r5,2048
    52d8:	29404404 	addi	r5,r5,272
    52dc:	e13e6417 	ldw	r4,-1648(fp)
    52e0:	0017a280 	call	17a28 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "-30", 9, 34);
    52e4:	01c00884 	movi	r7,34
    52e8:	01800244 	movi	r6,9
    52ec:	01420034 	movhi	r5,2048
    52f0:	29404504 	addi	r5,r5,276
    52f4:	e13e6417 	ldw	r4,-1648(fp)
    52f8:	0017a280 	call	17a28 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "-60", 9, 36);
    52fc:	01c00904 	movi	r7,36
    5300:	01800244 	movi	r6,9
    5304:	01420034 	movhi	r5,2048
    5308:	29404604 	addi	r5,r5,280
    530c:	e13e6417 	ldw	r4,-1648(fp)
    5310:	0017a280 	call	17a28 <alt_up_char_buffer_string>


	double freq[100], dfreq[100];
	int i = 99, j = 0;
    5314:	008018c4 	movi	r2,99
    5318:	e0be6115 	stw	r2,-1660(fp)
    531c:	e03e6215 	stw	zero,-1656(fp)
	Line line_freq, line_roc;

	while(1){

		//receive frequency data from queue
		while(uxQueueMessagesWaiting( Q_freq_data ) != 0){
    5320:	0000d806 	br	5684 <PRVGADraw_Task+0x580>
			xQueueReceive( Q_freq_data, freq+i, 0 );
    5324:	d1203317 	ldw	r4,-32564(gp)
    5328:	e0be6117 	ldw	r2,-1660(fp)
    532c:	100490fa 	slli	r2,r2,3
    5330:	e0fe6504 	addi	r3,fp,-1644
    5334:	1885883a 	add	r2,r3,r2
    5338:	000f883a 	mov	r7,zero
    533c:	000d883a 	mov	r6,zero
    5340:	100b883a 	mov	r5,r2
    5344:	000222c0 	call	222c <xQueueGenericReceive>

			//calculate frequency RoC

			if(i==0){
    5348:	e0be6117 	ldw	r2,-1660(fp)
    534c:	1000451e 	bne	r2,zero,5464 <PRVGADraw_Task+0x360>
				dfreq[0] = (freq[0]-freq[99]) * 2.0 * freq[0] * freq[99] / (freq[0]+freq[99]);
    5350:	e0be6517 	ldw	r2,-1644(fp)
    5354:	e0fe6617 	ldw	r3,-1640(fp)
    5358:	e13f2b17 	ldw	r4,-852(fp)
    535c:	e17f2c17 	ldw	r5,-848(fp)
    5360:	200d883a 	mov	r6,r4
    5364:	280f883a 	mov	r7,r5
    5368:	1009883a 	mov	r4,r2
    536c:	180b883a 	mov	r5,r3
    5370:	00075e80 	call	75e8 <__subdf3>
    5374:	1009883a 	mov	r4,r2
    5378:	180b883a 	mov	r5,r3
    537c:	2005883a 	mov	r2,r4
    5380:	2807883a 	mov	r3,r5
    5384:	100d883a 	mov	r6,r2
    5388:	180f883a 	mov	r7,r3
    538c:	1009883a 	mov	r4,r2
    5390:	180b883a 	mov	r5,r3
    5394:	0005c600 	call	5c60 <__adddf3>
    5398:	1009883a 	mov	r4,r2
    539c:	180b883a 	mov	r5,r3
    53a0:	2011883a 	mov	r8,r4
    53a4:	2813883a 	mov	r9,r5
    53a8:	e0be6517 	ldw	r2,-1644(fp)
    53ac:	e0fe6617 	ldw	r3,-1640(fp)
    53b0:	100d883a 	mov	r6,r2
    53b4:	180f883a 	mov	r7,r3
    53b8:	4009883a 	mov	r4,r8
    53bc:	480b883a 	mov	r5,r9
    53c0:	0006ed00 	call	6ed0 <__muldf3>
    53c4:	1009883a 	mov	r4,r2
    53c8:	180b883a 	mov	r5,r3
    53cc:	2011883a 	mov	r8,r4
    53d0:	2813883a 	mov	r9,r5
    53d4:	e0bf2b17 	ldw	r2,-852(fp)
    53d8:	e0ff2c17 	ldw	r3,-848(fp)
    53dc:	100d883a 	mov	r6,r2
    53e0:	180f883a 	mov	r7,r3
    53e4:	4009883a 	mov	r4,r8
    53e8:	480b883a 	mov	r5,r9
    53ec:	0006ed00 	call	6ed0 <__muldf3>
    53f0:	1009883a 	mov	r4,r2
    53f4:	180b883a 	mov	r5,r3
    53f8:	2021883a 	mov	r16,r4
    53fc:	2823883a 	mov	r17,r5
    5400:	e0be6517 	ldw	r2,-1644(fp)
    5404:	e0fe6617 	ldw	r3,-1640(fp)
    5408:	e13f2b17 	ldw	r4,-852(fp)
    540c:	e17f2c17 	ldw	r5,-848(fp)
    5410:	200d883a 	mov	r6,r4
    5414:	280f883a 	mov	r7,r5
    5418:	1009883a 	mov	r4,r2
    541c:	180b883a 	mov	r5,r3
    5420:	0005c600 	call	5c60 <__adddf3>
    5424:	1009883a 	mov	r4,r2
    5428:	180b883a 	mov	r5,r3
    542c:	2005883a 	mov	r2,r4
    5430:	2807883a 	mov	r3,r5
    5434:	100d883a 	mov	r6,r2
    5438:	180f883a 	mov	r7,r3
    543c:	8009883a 	mov	r4,r16
    5440:	880b883a 	mov	r5,r17
    5444:	000650c0 	call	650c <__divdf3>
    5448:	1009883a 	mov	r4,r2
    544c:	180b883a 	mov	r5,r3
    5450:	2005883a 	mov	r2,r4
    5454:	2807883a 	mov	r3,r5
    5458:	e0bf2d15 	stw	r2,-844(fp)
    545c:	e0ff2e15 	stw	r3,-840(fp)
    5460:	00006a06 	br	560c <PRVGADraw_Task+0x508>
			}
			else{
				dfreq[i] = (freq[i]-freq[i-1]) * 2.0 * freq[i]* freq[i-1] / (freq[i]+freq[i-1]);
    5464:	e0be6117 	ldw	r2,-1660(fp)
    5468:	100490fa 	slli	r2,r2,3
    546c:	e0fe6104 	addi	r3,fp,-1660
    5470:	1885883a 	add	r2,r3,r2
    5474:	11000404 	addi	r4,r2,16
    5478:	20800017 	ldw	r2,0(r4)
    547c:	20c00117 	ldw	r3,4(r4)
    5480:	e13e6117 	ldw	r4,-1660(fp)
    5484:	213fffc4 	addi	r4,r4,-1
    5488:	200890fa 	slli	r4,r4,3
    548c:	e17e6104 	addi	r5,fp,-1660
    5490:	2909883a 	add	r4,r5,r4
    5494:	21800404 	addi	r6,r4,16
    5498:	31000017 	ldw	r4,0(r6)
    549c:	31400117 	ldw	r5,4(r6)
    54a0:	200d883a 	mov	r6,r4
    54a4:	280f883a 	mov	r7,r5
    54a8:	1009883a 	mov	r4,r2
    54ac:	180b883a 	mov	r5,r3
    54b0:	00075e80 	call	75e8 <__subdf3>
    54b4:	1009883a 	mov	r4,r2
    54b8:	180b883a 	mov	r5,r3
    54bc:	2005883a 	mov	r2,r4
    54c0:	2807883a 	mov	r3,r5
    54c4:	100d883a 	mov	r6,r2
    54c8:	180f883a 	mov	r7,r3
    54cc:	1009883a 	mov	r4,r2
    54d0:	180b883a 	mov	r5,r3
    54d4:	0005c600 	call	5c60 <__adddf3>
    54d8:	1009883a 	mov	r4,r2
    54dc:	180b883a 	mov	r5,r3
    54e0:	2011883a 	mov	r8,r4
    54e4:	2813883a 	mov	r9,r5
    54e8:	e0be6117 	ldw	r2,-1660(fp)
    54ec:	100490fa 	slli	r2,r2,3
    54f0:	e0fe6104 	addi	r3,fp,-1660
    54f4:	1885883a 	add	r2,r3,r2
    54f8:	11000404 	addi	r4,r2,16
    54fc:	20800017 	ldw	r2,0(r4)
    5500:	20c00117 	ldw	r3,4(r4)
    5504:	100d883a 	mov	r6,r2
    5508:	180f883a 	mov	r7,r3
    550c:	4009883a 	mov	r4,r8
    5510:	480b883a 	mov	r5,r9
    5514:	0006ed00 	call	6ed0 <__muldf3>
    5518:	1009883a 	mov	r4,r2
    551c:	180b883a 	mov	r5,r3
    5520:	2011883a 	mov	r8,r4
    5524:	2813883a 	mov	r9,r5
    5528:	e0be6117 	ldw	r2,-1660(fp)
    552c:	10bfffc4 	addi	r2,r2,-1
    5530:	100490fa 	slli	r2,r2,3
    5534:	e17e6104 	addi	r5,fp,-1660
    5538:	2885883a 	add	r2,r5,r2
    553c:	11000404 	addi	r4,r2,16
    5540:	20800017 	ldw	r2,0(r4)
    5544:	20c00117 	ldw	r3,4(r4)
    5548:	100d883a 	mov	r6,r2
    554c:	180f883a 	mov	r7,r3
    5550:	4009883a 	mov	r4,r8
    5554:	480b883a 	mov	r5,r9
    5558:	0006ed00 	call	6ed0 <__muldf3>
    555c:	1009883a 	mov	r4,r2
    5560:	180b883a 	mov	r5,r3
    5564:	2021883a 	mov	r16,r4
    5568:	2823883a 	mov	r17,r5
    556c:	e0be6117 	ldw	r2,-1660(fp)
    5570:	100490fa 	slli	r2,r2,3
    5574:	e0fe6104 	addi	r3,fp,-1660
    5578:	1885883a 	add	r2,r3,r2
    557c:	11000404 	addi	r4,r2,16
    5580:	20800017 	ldw	r2,0(r4)
    5584:	20c00117 	ldw	r3,4(r4)
    5588:	e13e6117 	ldw	r4,-1660(fp)
    558c:	213fffc4 	addi	r4,r4,-1
    5590:	200890fa 	slli	r4,r4,3
    5594:	e17e6104 	addi	r5,fp,-1660
    5598:	2909883a 	add	r4,r5,r4
    559c:	21800404 	addi	r6,r4,16
    55a0:	31000017 	ldw	r4,0(r6)
    55a4:	31400117 	ldw	r5,4(r6)
    55a8:	200d883a 	mov	r6,r4
    55ac:	280f883a 	mov	r7,r5
    55b0:	1009883a 	mov	r4,r2
    55b4:	180b883a 	mov	r5,r3
    55b8:	0005c600 	call	5c60 <__adddf3>
    55bc:	1009883a 	mov	r4,r2
    55c0:	180b883a 	mov	r5,r3
    55c4:	2005883a 	mov	r2,r4
    55c8:	2807883a 	mov	r3,r5
    55cc:	100d883a 	mov	r6,r2
    55d0:	180f883a 	mov	r7,r3
    55d4:	8009883a 	mov	r4,r16
    55d8:	880b883a 	mov	r5,r17
    55dc:	000650c0 	call	650c <__divdf3>
    55e0:	1009883a 	mov	r4,r2
    55e4:	180b883a 	mov	r5,r3
    55e8:	2005883a 	mov	r2,r4
    55ec:	2807883a 	mov	r3,r5
    55f0:	e13e6117 	ldw	r4,-1660(fp)
    55f4:	200890fa 	slli	r4,r4,3
    55f8:	e17e6104 	addi	r5,fp,-1660
    55fc:	2909883a 	add	r4,r5,r4
    5600:	2100cc04 	addi	r4,r4,816
    5604:	20800015 	stw	r2,0(r4)
    5608:	20c00115 	stw	r3,4(r4)
			}

			if (dfreq[i] > 100.0){
    560c:	e0be6117 	ldw	r2,-1660(fp)
    5610:	100490fa 	slli	r2,r2,3
    5614:	e0fe6104 	addi	r3,fp,-1660
    5618:	1885883a 	add	r2,r3,r2
    561c:	1100cc04 	addi	r4,r2,816
    5620:	20800017 	ldw	r2,0(r4)
    5624:	20c00117 	ldw	r3,4(r4)
    5628:	000d883a 	mov	r6,zero
    562c:	01d01674 	movhi	r7,16473
    5630:	1009883a 	mov	r4,r2
    5634:	180b883a 	mov	r5,r3
    5638:	0006df40 	call	6df4 <__gedf2>
    563c:	0080080e 	bge	zero,r2,5660 <PRVGADraw_Task+0x55c>
				dfreq[i] = 100.0;
    5640:	e0be6117 	ldw	r2,-1660(fp)
    5644:	100490fa 	slli	r2,r2,3
    5648:	e17e6104 	addi	r5,fp,-1660
    564c:	2885883a 	add	r2,r5,r2
    5650:	1080cc04 	addi	r2,r2,816
    5654:	10000015 	stw	zero,0(r2)
    5658:	00d01674 	movhi	r3,16473
    565c:	10c00115 	stw	r3,4(r2)
			}


			i =	++i%100; //point to the next data (oldest) to be overwritten
    5660:	e0be6117 	ldw	r2,-1660(fp)
    5664:	10800044 	addi	r2,r2,1
    5668:	e0be6115 	stw	r2,-1660(fp)
    566c:	e0be6117 	ldw	r2,-1660(fp)
    5670:	00c01904 	movi	r3,100
    5674:	10c7283a 	div	r3,r2,r3
    5678:	18c01924 	muli	r3,r3,100
    567c:	10c5c83a 	sub	r2,r2,r3
    5680:	e0be6115 	stw	r2,-1660(fp)
	Line line_freq, line_roc;

	while(1){

		//receive frequency data from queue
		while(uxQueueMessagesWaiting( Q_freq_data ) != 0){
    5684:	d0a03317 	ldw	r2,-32564(gp)
    5688:	1009883a 	mov	r4,r2
    568c:	00025900 	call	2590 <uxQueueMessagesWaiting>
    5690:	103f241e 	bne	r2,zero,5324 <__alt_data_end+0xf0005324>
			i =	++i%100; //point to the next data (oldest) to be overwritten

		}

		//clear old graph to draw new graph
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 0, 639, 199, 0, 0);
    5694:	d8000215 	stw	zero,8(sp)
    5698:	d8000115 	stw	zero,4(sp)
    569c:	008031c4 	movi	r2,199
    56a0:	d8800015 	stw	r2,0(sp)
    56a4:	01c09fc4 	movi	r7,639
    56a8:	000d883a 	mov	r6,zero
    56ac:	01401944 	movi	r5,101
    56b0:	e13e6317 	ldw	r4,-1652(fp)
    56b4:	0017f680 	call	17f68 <alt_up_pixel_buffer_dma_draw_box>
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 201, 639, 299, 0, 0);
    56b8:	d8000215 	stw	zero,8(sp)
    56bc:	d8000115 	stw	zero,4(sp)
    56c0:	00804ac4 	movi	r2,299
    56c4:	d8800015 	stw	r2,0(sp)
    56c8:	01c09fc4 	movi	r7,639
    56cc:	01803244 	movi	r6,201
    56d0:	01401944 	movi	r5,101
    56d4:	e13e6317 	ldw	r4,-1652(fp)
    56d8:	0017f680 	call	17f68 <alt_up_pixel_buffer_dma_draw_box>

		for(j=0;j<99;++j){ //i here points to the oldest data, j loops through all the data to be drawn on VGA
    56dc:	e03e6215 	stw	zero,-1656(fp)
    56e0:	00011406 	br	5b34 <PRVGADraw_Task+0xa30>
			if (((int)(freq[(i+j)%100]) > MIN_FREQ) && ((int)(freq[(i+j+1)%100]) > MIN_FREQ)){
    56e4:	e0fe6117 	ldw	r3,-1660(fp)
    56e8:	e0be6217 	ldw	r2,-1656(fp)
    56ec:	1885883a 	add	r2,r3,r2
    56f0:	00c01904 	movi	r3,100
    56f4:	10c7283a 	div	r3,r2,r3
    56f8:	18c01924 	muli	r3,r3,100
    56fc:	10c5c83a 	sub	r2,r2,r3
    5700:	100490fa 	slli	r2,r2,3
    5704:	e0fe6104 	addi	r3,fp,-1660
    5708:	1885883a 	add	r2,r3,r2
    570c:	11000404 	addi	r4,r2,16
    5710:	20800017 	ldw	r2,0(r4)
    5714:	20c00117 	ldw	r3,4(r4)
    5718:	1009883a 	mov	r4,r2
    571c:	180b883a 	mov	r5,r3
    5720:	0007ee40 	call	7ee4 <__fixdfsi>
    5724:	1009883a 	mov	r4,r2
    5728:	0007f640 	call	7f64 <__floatsidf>
    572c:	1011883a 	mov	r8,r2
    5730:	1813883a 	mov	r9,r3
    5734:	000d883a 	mov	r6,zero
    5738:	01d011f4 	movhi	r7,16455
    573c:	39e00004 	addi	r7,r7,-32768
    5740:	4009883a 	mov	r4,r8
    5744:	480b883a 	mov	r5,r9
    5748:	0006df40 	call	6df4 <__gedf2>
    574c:	0080f60e 	bge	zero,r2,5b28 <PRVGADraw_Task+0xa24>
    5750:	e0fe6117 	ldw	r3,-1660(fp)
    5754:	e0be6217 	ldw	r2,-1656(fp)
    5758:	1885883a 	add	r2,r3,r2
    575c:	10800044 	addi	r2,r2,1
    5760:	00c01904 	movi	r3,100
    5764:	10c7283a 	div	r3,r2,r3
    5768:	18c01924 	muli	r3,r3,100
    576c:	10c5c83a 	sub	r2,r2,r3
    5770:	100490fa 	slli	r2,r2,3
    5774:	e17e6104 	addi	r5,fp,-1660
    5778:	2885883a 	add	r2,r5,r2
    577c:	11000404 	addi	r4,r2,16
    5780:	20800017 	ldw	r2,0(r4)
    5784:	20c00117 	ldw	r3,4(r4)
    5788:	1009883a 	mov	r4,r2
    578c:	180b883a 	mov	r5,r3
    5790:	0007ee40 	call	7ee4 <__fixdfsi>
    5794:	1009883a 	mov	r4,r2
    5798:	0007f640 	call	7f64 <__floatsidf>
    579c:	1011883a 	mov	r8,r2
    57a0:	1813883a 	mov	r9,r3
    57a4:	000d883a 	mov	r6,zero
    57a8:	01d011f4 	movhi	r7,16455
    57ac:	39e00004 	addi	r7,r7,-32768
    57b0:	4009883a 	mov	r4,r8
    57b4:	480b883a 	mov	r5,r9
    57b8:	0006df40 	call	6df4 <__gedf2>
    57bc:	0080da0e 	bge	zero,r2,5b28 <PRVGADraw_Task+0xa24>
				//Calculate coordinates of the two data points to draw a line in between
				//Frequency plot
				line_freq.x1 = FREQPLT_ORI_X + FREQPLT_GRID_SIZE_X * j;
    57c0:	e0be6217 	ldw	r2,-1656(fp)
    57c4:	10800164 	muli	r2,r2,5
    57c8:	10801944 	addi	r2,r2,101
    57cc:	e0bff515 	stw	r2,-44(fp)
				line_freq.y1 = (int)(FREQPLT_ORI_Y - FREQPLT_FREQ_RES * (freq[(i+j)%100] - MIN_FREQ));
    57d0:	e0fe6117 	ldw	r3,-1660(fp)
    57d4:	e0be6217 	ldw	r2,-1656(fp)
    57d8:	1885883a 	add	r2,r3,r2
    57dc:	00c01904 	movi	r3,100
    57e0:	10c7283a 	div	r3,r2,r3
    57e4:	18c01924 	muli	r3,r3,100
    57e8:	10c5c83a 	sub	r2,r2,r3
    57ec:	100490fa 	slli	r2,r2,3
    57f0:	e0fe6104 	addi	r3,fp,-1660
    57f4:	1885883a 	add	r2,r3,r2
    57f8:	11000404 	addi	r4,r2,16
    57fc:	20800017 	ldw	r2,0(r4)
    5800:	20c00117 	ldw	r3,4(r4)
    5804:	000d883a 	mov	r6,zero
    5808:	01d011f4 	movhi	r7,16455
    580c:	39e00004 	addi	r7,r7,-32768
    5810:	1009883a 	mov	r4,r2
    5814:	180b883a 	mov	r5,r3
    5818:	00075e80 	call	75e8 <__subdf3>
    581c:	1009883a 	mov	r4,r2
    5820:	180b883a 	mov	r5,r3
    5824:	2005883a 	mov	r2,r4
    5828:	2807883a 	mov	r3,r5
    582c:	000d883a 	mov	r6,zero
    5830:	01d00d34 	movhi	r7,16436
    5834:	1009883a 	mov	r4,r2
    5838:	180b883a 	mov	r5,r3
    583c:	0006ed00 	call	6ed0 <__muldf3>
    5840:	1009883a 	mov	r4,r2
    5844:	180b883a 	mov	r5,r3
    5848:	2005883a 	mov	r2,r4
    584c:	2807883a 	mov	r3,r5
    5850:	100d883a 	mov	r6,r2
    5854:	180f883a 	mov	r7,r3
    5858:	0009883a 	mov	r4,zero
    585c:	01501a74 	movhi	r5,16489
    5860:	29780004 	addi	r5,r5,-8192
    5864:	00075e80 	call	75e8 <__subdf3>
    5868:	1009883a 	mov	r4,r2
    586c:	180b883a 	mov	r5,r3
    5870:	2005883a 	mov	r2,r4
    5874:	2807883a 	mov	r3,r5
    5878:	1009883a 	mov	r4,r2
    587c:	180b883a 	mov	r5,r3
    5880:	0007ee40 	call	7ee4 <__fixdfsi>
    5884:	e0bff615 	stw	r2,-40(fp)

				line_freq.x2 = FREQPLT_ORI_X + FREQPLT_GRID_SIZE_X * (j + 1);
    5888:	e0be6217 	ldw	r2,-1656(fp)
    588c:	10800044 	addi	r2,r2,1
    5890:	10800164 	muli	r2,r2,5
    5894:	10801944 	addi	r2,r2,101
    5898:	e0bff715 	stw	r2,-36(fp)
				line_freq.y2 = (int)(FREQPLT_ORI_Y - FREQPLT_FREQ_RES * (freq[(i+j+1)%100] - MIN_FREQ));
    589c:	e0fe6117 	ldw	r3,-1660(fp)
    58a0:	e0be6217 	ldw	r2,-1656(fp)
    58a4:	1885883a 	add	r2,r3,r2
    58a8:	10800044 	addi	r2,r2,1
    58ac:	00c01904 	movi	r3,100
    58b0:	10c7283a 	div	r3,r2,r3
    58b4:	18c01924 	muli	r3,r3,100
    58b8:	10c5c83a 	sub	r2,r2,r3
    58bc:	100490fa 	slli	r2,r2,3
    58c0:	e17e6104 	addi	r5,fp,-1660
    58c4:	2885883a 	add	r2,r5,r2
    58c8:	11000404 	addi	r4,r2,16
    58cc:	20800017 	ldw	r2,0(r4)
    58d0:	20c00117 	ldw	r3,4(r4)
    58d4:	000d883a 	mov	r6,zero
    58d8:	01d011f4 	movhi	r7,16455
    58dc:	39e00004 	addi	r7,r7,-32768
    58e0:	1009883a 	mov	r4,r2
    58e4:	180b883a 	mov	r5,r3
    58e8:	00075e80 	call	75e8 <__subdf3>
    58ec:	1009883a 	mov	r4,r2
    58f0:	180b883a 	mov	r5,r3
    58f4:	2005883a 	mov	r2,r4
    58f8:	2807883a 	mov	r3,r5
    58fc:	000d883a 	mov	r6,zero
    5900:	01d00d34 	movhi	r7,16436
    5904:	1009883a 	mov	r4,r2
    5908:	180b883a 	mov	r5,r3
    590c:	0006ed00 	call	6ed0 <__muldf3>
    5910:	1009883a 	mov	r4,r2
    5914:	180b883a 	mov	r5,r3
    5918:	2005883a 	mov	r2,r4
    591c:	2807883a 	mov	r3,r5
    5920:	100d883a 	mov	r6,r2
    5924:	180f883a 	mov	r7,r3
    5928:	0009883a 	mov	r4,zero
    592c:	01501a74 	movhi	r5,16489
    5930:	29780004 	addi	r5,r5,-8192
    5934:	00075e80 	call	75e8 <__subdf3>
    5938:	1009883a 	mov	r4,r2
    593c:	180b883a 	mov	r5,r3
    5940:	2005883a 	mov	r2,r4
    5944:	2807883a 	mov	r3,r5
    5948:	1009883a 	mov	r4,r2
    594c:	180b883a 	mov	r5,r3
    5950:	0007ee40 	call	7ee4 <__fixdfsi>
    5954:	e0bff815 	stw	r2,-32(fp)

				//Frequency RoC plot
				line_roc.x1 = ROCPLT_ORI_X + ROCPLT_GRID_SIZE_X * j;
    5958:	e0be6217 	ldw	r2,-1656(fp)
    595c:	10800164 	muli	r2,r2,5
    5960:	10801944 	addi	r2,r2,101
    5964:	e0bff915 	stw	r2,-28(fp)
				line_roc.y1 = (int)(ROCPLT_ORI_Y - ROCPLT_ROC_RES * dfreq[(i+j)%100]);
    5968:	e0fe6117 	ldw	r3,-1660(fp)
    596c:	e0be6217 	ldw	r2,-1656(fp)
    5970:	1885883a 	add	r2,r3,r2
    5974:	00c01904 	movi	r3,100
    5978:	10c7283a 	div	r3,r2,r3
    597c:	18c01924 	muli	r3,r3,100
    5980:	10c5c83a 	sub	r2,r2,r3
    5984:	100490fa 	slli	r2,r2,3
    5988:	e0fe6104 	addi	r3,fp,-1660
    598c:	1885883a 	add	r2,r3,r2
    5990:	1100cc04 	addi	r4,r2,816
    5994:	20800017 	ldw	r2,0(r4)
    5998:	20c00117 	ldw	r3,4(r4)
    599c:	000d883a 	mov	r6,zero
    59a0:	01cff834 	movhi	r7,16352
    59a4:	1009883a 	mov	r4,r2
    59a8:	180b883a 	mov	r5,r3
    59ac:	0006ed00 	call	6ed0 <__muldf3>
    59b0:	1009883a 	mov	r4,r2
    59b4:	180b883a 	mov	r5,r3
    59b8:	2005883a 	mov	r2,r4
    59bc:	2807883a 	mov	r3,r5
    59c0:	100d883a 	mov	r6,r2
    59c4:	180f883a 	mov	r7,r3
    59c8:	0009883a 	mov	r4,zero
    59cc:	01501c34 	movhi	r5,16496
    59d0:	294c0004 	addi	r5,r5,12288
    59d4:	00075e80 	call	75e8 <__subdf3>
    59d8:	1009883a 	mov	r4,r2
    59dc:	180b883a 	mov	r5,r3
    59e0:	2005883a 	mov	r2,r4
    59e4:	2807883a 	mov	r3,r5
    59e8:	1009883a 	mov	r4,r2
    59ec:	180b883a 	mov	r5,r3
    59f0:	0007ee40 	call	7ee4 <__fixdfsi>
    59f4:	e0bffa15 	stw	r2,-24(fp)

				line_roc.x2 = ROCPLT_ORI_X + ROCPLT_GRID_SIZE_X * (j + 1);
    59f8:	e0be6217 	ldw	r2,-1656(fp)
    59fc:	10800044 	addi	r2,r2,1
    5a00:	10800164 	muli	r2,r2,5
    5a04:	10801944 	addi	r2,r2,101
    5a08:	e0bffb15 	stw	r2,-20(fp)
				line_roc.y2 = (int)(ROCPLT_ORI_Y - ROCPLT_ROC_RES * dfreq[(i+j+1)%100]);
    5a0c:	e0fe6117 	ldw	r3,-1660(fp)
    5a10:	e0be6217 	ldw	r2,-1656(fp)
    5a14:	1885883a 	add	r2,r3,r2
    5a18:	10800044 	addi	r2,r2,1
    5a1c:	00c01904 	movi	r3,100
    5a20:	10c7283a 	div	r3,r2,r3
    5a24:	18c01924 	muli	r3,r3,100
    5a28:	10c5c83a 	sub	r2,r2,r3
    5a2c:	100490fa 	slli	r2,r2,3
    5a30:	e17e6104 	addi	r5,fp,-1660
    5a34:	2885883a 	add	r2,r5,r2
    5a38:	1100cc04 	addi	r4,r2,816
    5a3c:	20800017 	ldw	r2,0(r4)
    5a40:	20c00117 	ldw	r3,4(r4)
    5a44:	000d883a 	mov	r6,zero
    5a48:	01cff834 	movhi	r7,16352
    5a4c:	1009883a 	mov	r4,r2
    5a50:	180b883a 	mov	r5,r3
    5a54:	0006ed00 	call	6ed0 <__muldf3>
    5a58:	1009883a 	mov	r4,r2
    5a5c:	180b883a 	mov	r5,r3
    5a60:	2005883a 	mov	r2,r4
    5a64:	2807883a 	mov	r3,r5
    5a68:	100d883a 	mov	r6,r2
    5a6c:	180f883a 	mov	r7,r3
    5a70:	0009883a 	mov	r4,zero
    5a74:	01501c34 	movhi	r5,16496
    5a78:	294c0004 	addi	r5,r5,12288
    5a7c:	00075e80 	call	75e8 <__subdf3>
    5a80:	1009883a 	mov	r4,r2
    5a84:	180b883a 	mov	r5,r3
    5a88:	2005883a 	mov	r2,r4
    5a8c:	2807883a 	mov	r3,r5
    5a90:	1009883a 	mov	r4,r2
    5a94:	180b883a 	mov	r5,r3
    5a98:	0007ee40 	call	7ee4 <__fixdfsi>
    5a9c:	e0bffc15 	stw	r2,-16(fp)

				//Draw
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_freq.x1, line_freq.y1, line_freq.x2, line_freq.y2, 0x3ff << 0, 0);
    5aa0:	e0bff517 	ldw	r2,-44(fp)
    5aa4:	1009883a 	mov	r4,r2
    5aa8:	e0bff617 	ldw	r2,-40(fp)
    5aac:	100b883a 	mov	r5,r2
    5ab0:	e0bff717 	ldw	r2,-36(fp)
    5ab4:	100d883a 	mov	r6,r2
    5ab8:	e0bff817 	ldw	r2,-32(fp)
    5abc:	1007883a 	mov	r3,r2
    5ac0:	d8000215 	stw	zero,8(sp)
    5ac4:	0080ffc4 	movi	r2,1023
    5ac8:	d8800115 	stw	r2,4(sp)
    5acc:	d8c00015 	stw	r3,0(sp)
    5ad0:	300f883a 	mov	r7,r6
    5ad4:	280d883a 	mov	r6,r5
    5ad8:	200b883a 	mov	r5,r4
    5adc:	e13e6317 	ldw	r4,-1652(fp)
    5ae0:	00187ec0 	call	187ec <alt_up_pixel_buffer_dma_draw_line>
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_roc.x1, line_roc.y1, line_roc.x2, line_roc.y2, 0x3ff << 0, 0);
    5ae4:	e0bff917 	ldw	r2,-28(fp)
    5ae8:	1009883a 	mov	r4,r2
    5aec:	e0bffa17 	ldw	r2,-24(fp)
    5af0:	100b883a 	mov	r5,r2
    5af4:	e0bffb17 	ldw	r2,-20(fp)
    5af8:	100d883a 	mov	r6,r2
    5afc:	e0bffc17 	ldw	r2,-16(fp)
    5b00:	1007883a 	mov	r3,r2
    5b04:	d8000215 	stw	zero,8(sp)
    5b08:	0080ffc4 	movi	r2,1023
    5b0c:	d8800115 	stw	r2,4(sp)
    5b10:	d8c00015 	stw	r3,0(sp)
    5b14:	300f883a 	mov	r7,r6
    5b18:	280d883a 	mov	r6,r5
    5b1c:	200b883a 	mov	r5,r4
    5b20:	e13e6317 	ldw	r4,-1652(fp)
    5b24:	00187ec0 	call	187ec <alt_up_pixel_buffer_dma_draw_line>

		//clear old graph to draw new graph
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 0, 639, 199, 0, 0);
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 201, 639, 299, 0, 0);

		for(j=0;j<99;++j){ //i here points to the oldest data, j loops through all the data to be drawn on VGA
    5b28:	e0be6217 	ldw	r2,-1656(fp)
    5b2c:	10800044 	addi	r2,r2,1
    5b30:	e0be6215 	stw	r2,-1656(fp)
    5b34:	e0be6217 	ldw	r2,-1656(fp)
    5b38:	108018d0 	cmplti	r2,r2,99
    5b3c:	103ee91e 	bne	r2,zero,56e4 <__alt_data_end+0xf00056e4>
				//Draw
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_freq.x1, line_freq.y1, line_freq.x2, line_freq.y2, 0x3ff << 0, 0);
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_roc.x1, line_roc.y1, line_roc.x2, line_roc.y2, 0x3ff << 0, 0);
			}
		}
		vTaskDelay(10);
    5b40:	01000284 	movi	r4,10
    5b44:	0002e0c0 	call	2e0c <vTaskDelay>

	}
    5b48:	003df506 	br	5320 <__alt_data_end+0xf0005320>

00005b4c <freq_relay>:
}

void freq_relay(){
    5b4c:	defffc04 	addi	sp,sp,-16
    5b50:	dfc00315 	stw	ra,12(sp)
    5b54:	df000215 	stw	fp,8(sp)
    5b58:	df000204 	addi	fp,sp,8
	#define SAMPLING_FREQ 16000.0
	double temp = SAMPLING_FREQ/(double)IORD(FREQUENCY_ANALYSER_BASE, 0);
    5b5c:	00800134 	movhi	r2,4
    5b60:	108c4004 	addi	r2,r2,12544
    5b64:	10800037 	ldwio	r2,0(r2)
    5b68:	1009883a 	mov	r4,r2
    5b6c:	0007f640 	call	7f64 <__floatsidf>
    5b70:	1009883a 	mov	r4,r2
    5b74:	180b883a 	mov	r5,r3
    5b78:	200d883a 	mov	r6,r4
    5b7c:	280f883a 	mov	r7,r5
    5b80:	0009883a 	mov	r4,zero
    5b84:	015033f4 	movhi	r5,16591
    5b88:	29500004 	addi	r5,r5,16384
    5b8c:	000650c0 	call	650c <__divdf3>
    5b90:	1009883a 	mov	r4,r2
    5b94:	180b883a 	mov	r5,r3
    5b98:	2005883a 	mov	r2,r4
    5b9c:	2807883a 	mov	r3,r5
    5ba0:	e0bffe15 	stw	r2,-8(fp)
    5ba4:	e0ffff15 	stw	r3,-4(fp)

	xQueueSendToBackFromISR( Q_freq_data, &temp, pdFALSE );
    5ba8:	d0a03317 	ldw	r2,-32564(gp)
    5bac:	000f883a 	mov	r7,zero
    5bb0:	000d883a 	mov	r6,zero
    5bb4:	e17ffe04 	addi	r5,fp,-8
    5bb8:	1009883a 	mov	r4,r2
    5bbc:	000207c0 	call	207c <xQueueGenericSendFromISR>

	return;
    5bc0:	0001883a 	nop
}
    5bc4:	e037883a 	mov	sp,fp
    5bc8:	dfc00117 	ldw	ra,4(sp)
    5bcc:	df000017 	ldw	fp,0(sp)
    5bd0:	dec00204 	addi	sp,sp,8
    5bd4:	f800283a 	ret

00005bd8 <main>:



int main()
{
    5bd8:	defffa04 	addi	sp,sp,-24
    5bdc:	dfc00515 	stw	ra,20(sp)
    5be0:	df000415 	stw	fp,16(sp)
    5be4:	df000404 	addi	fp,sp,16
	Q_freq_data = xQueueCreate( 100, sizeof(double) );
    5be8:	000d883a 	mov	r6,zero
    5bec:	01400204 	movi	r5,8
    5bf0:	01001904 	movi	r4,100
    5bf4:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5bf8:	d0a03315 	stw	r2,-32564(gp)


	alt_irq_register(FREQUENCY_ANALYSER_IRQ, 0, freq_relay);
    5bfc:	01800034 	movhi	r6,0
    5c00:	3196d304 	addi	r6,r6,23372
    5c04:	000b883a 	mov	r5,zero
    5c08:	010001c4 	movi	r4,7
    5c0c:	00019200 	call	1920 <alt_irq_register>

	xTaskCreate( PRVGADraw_Task, "DrawTsk", configMINIMAL_STACK_SIZE, NULL, PRVGADraw_Task_P, &PRVGADraw );
    5c10:	d8000315 	stw	zero,12(sp)
    5c14:	d8000215 	stw	zero,8(sp)
    5c18:	d0a03404 	addi	r2,gp,-32560
    5c1c:	d8800115 	stw	r2,4(sp)
    5c20:	00800044 	movi	r2,1
    5c24:	d8800015 	stw	r2,0(sp)
    5c28:	000f883a 	mov	r7,zero
    5c2c:	01840004 	movi	r6,4096
    5c30:	01420034 	movhi	r5,2048
    5c34:	29404704 	addi	r5,r5,284
    5c38:	01000034 	movhi	r4,0
    5c3c:	21144104 	addi	r4,r4,20740
    5c40:	0002b780 	call	2b78 <xTaskGenericCreate>



	vTaskStartScheduler();
    5c44:	0002e840 	call	2e84 <vTaskStartScheduler>

	while(1)

  return 0;
    5c48:	0005883a 	mov	r2,zero
}
    5c4c:	e037883a 	mov	sp,fp
    5c50:	dfc00117 	ldw	ra,4(sp)
    5c54:	df000017 	ldw	fp,0(sp)
    5c58:	dec00204 	addi	sp,sp,8
    5c5c:	f800283a 	ret

00005c60 <__adddf3>:
    5c60:	02c00434 	movhi	r11,16
    5c64:	5affffc4 	addi	r11,r11,-1
    5c68:	2806d7fa 	srli	r3,r5,31
    5c6c:	2ad4703a 	and	r10,r5,r11
    5c70:	3ad2703a 	and	r9,r7,r11
    5c74:	3804d53a 	srli	r2,r7,20
    5c78:	3018d77a 	srli	r12,r6,29
    5c7c:	280ad53a 	srli	r5,r5,20
    5c80:	501490fa 	slli	r10,r10,3
    5c84:	2010d77a 	srli	r8,r4,29
    5c88:	481290fa 	slli	r9,r9,3
    5c8c:	380ed7fa 	srli	r7,r7,31
    5c90:	defffb04 	addi	sp,sp,-20
    5c94:	dc800215 	stw	r18,8(sp)
    5c98:	dc400115 	stw	r17,4(sp)
    5c9c:	dc000015 	stw	r16,0(sp)
    5ca0:	dfc00415 	stw	ra,16(sp)
    5ca4:	dcc00315 	stw	r19,12(sp)
    5ca8:	1c803fcc 	andi	r18,r3,255
    5cac:	2c01ffcc 	andi	r16,r5,2047
    5cb0:	5210b03a 	or	r8,r10,r8
    5cb4:	202290fa 	slli	r17,r4,3
    5cb8:	1081ffcc 	andi	r2,r2,2047
    5cbc:	4b12b03a 	or	r9,r9,r12
    5cc0:	300c90fa 	slli	r6,r6,3
    5cc4:	91c07526 	beq	r18,r7,5e9c <__adddf3+0x23c>
    5cc8:	8087c83a 	sub	r3,r16,r2
    5ccc:	00c0ab0e 	bge	zero,r3,5f7c <__adddf3+0x31c>
    5cd0:	10002a1e 	bne	r2,zero,5d7c <__adddf3+0x11c>
    5cd4:	4984b03a 	or	r2,r9,r6
    5cd8:	1000961e 	bne	r2,zero,5f34 <__adddf3+0x2d4>
    5cdc:	888001cc 	andi	r2,r17,7
    5ce0:	10000726 	beq	r2,zero,5d00 <__adddf3+0xa0>
    5ce4:	888003cc 	andi	r2,r17,15
    5ce8:	00c00104 	movi	r3,4
    5cec:	10c00426 	beq	r2,r3,5d00 <__adddf3+0xa0>
    5cf0:	88c7883a 	add	r3,r17,r3
    5cf4:	1c63803a 	cmpltu	r17,r3,r17
    5cf8:	4451883a 	add	r8,r8,r17
    5cfc:	1823883a 	mov	r17,r3
    5d00:	4080202c 	andhi	r2,r8,128
    5d04:	10005926 	beq	r2,zero,5e6c <__adddf3+0x20c>
    5d08:	84000044 	addi	r16,r16,1
    5d0c:	0081ffc4 	movi	r2,2047
    5d10:	8080ba26 	beq	r16,r2,5ffc <__adddf3+0x39c>
    5d14:	00bfe034 	movhi	r2,65408
    5d18:	10bfffc4 	addi	r2,r2,-1
    5d1c:	4090703a 	and	r8,r8,r2
    5d20:	4004977a 	slli	r2,r8,29
    5d24:	4010927a 	slli	r8,r8,9
    5d28:	8822d0fa 	srli	r17,r17,3
    5d2c:	8401ffcc 	andi	r16,r16,2047
    5d30:	4010d33a 	srli	r8,r8,12
    5d34:	9007883a 	mov	r3,r18
    5d38:	1444b03a 	or	r2,r2,r17
    5d3c:	8401ffcc 	andi	r16,r16,2047
    5d40:	8020953a 	slli	r16,r16,20
    5d44:	18c03fcc 	andi	r3,r3,255
    5d48:	01000434 	movhi	r4,16
    5d4c:	213fffc4 	addi	r4,r4,-1
    5d50:	180697fa 	slli	r3,r3,31
    5d54:	4110703a 	and	r8,r8,r4
    5d58:	4410b03a 	or	r8,r8,r16
    5d5c:	40c6b03a 	or	r3,r8,r3
    5d60:	dfc00417 	ldw	ra,16(sp)
    5d64:	dcc00317 	ldw	r19,12(sp)
    5d68:	dc800217 	ldw	r18,8(sp)
    5d6c:	dc400117 	ldw	r17,4(sp)
    5d70:	dc000017 	ldw	r16,0(sp)
    5d74:	dec00504 	addi	sp,sp,20
    5d78:	f800283a 	ret
    5d7c:	0081ffc4 	movi	r2,2047
    5d80:	80bfd626 	beq	r16,r2,5cdc <__alt_data_end+0xf0005cdc>
    5d84:	4a402034 	orhi	r9,r9,128
    5d88:	00800e04 	movi	r2,56
    5d8c:	10c09f16 	blt	r2,r3,600c <__adddf3+0x3ac>
    5d90:	008007c4 	movi	r2,31
    5d94:	10c0c216 	blt	r2,r3,60a0 <__adddf3+0x440>
    5d98:	00800804 	movi	r2,32
    5d9c:	10c5c83a 	sub	r2,r2,r3
    5da0:	488a983a 	sll	r5,r9,r2
    5da4:	30c8d83a 	srl	r4,r6,r3
    5da8:	3084983a 	sll	r2,r6,r2
    5dac:	48c6d83a 	srl	r3,r9,r3
    5db0:	290cb03a 	or	r6,r5,r4
    5db4:	1004c03a 	cmpne	r2,r2,zero
    5db8:	308cb03a 	or	r6,r6,r2
    5dbc:	898dc83a 	sub	r6,r17,r6
    5dc0:	89a3803a 	cmpltu	r17,r17,r6
    5dc4:	40d1c83a 	sub	r8,r8,r3
    5dc8:	4451c83a 	sub	r8,r8,r17
    5dcc:	3023883a 	mov	r17,r6
    5dd0:	4080202c 	andhi	r2,r8,128
    5dd4:	10002326 	beq	r2,zero,5e64 <__adddf3+0x204>
    5dd8:	04c02034 	movhi	r19,128
    5ddc:	9cffffc4 	addi	r19,r19,-1
    5de0:	44e6703a 	and	r19,r8,r19
    5de4:	98007626 	beq	r19,zero,5fc0 <__adddf3+0x360>
    5de8:	9809883a 	mov	r4,r19
    5dec:	00080400 	call	8040 <__clzsi2>
    5df0:	10fffe04 	addi	r3,r2,-8
    5df4:	010007c4 	movi	r4,31
    5df8:	20c07716 	blt	r4,r3,5fd8 <__adddf3+0x378>
    5dfc:	00800804 	movi	r2,32
    5e00:	10c5c83a 	sub	r2,r2,r3
    5e04:	8884d83a 	srl	r2,r17,r2
    5e08:	98d0983a 	sll	r8,r19,r3
    5e0c:	88e2983a 	sll	r17,r17,r3
    5e10:	1204b03a 	or	r2,r2,r8
    5e14:	1c007416 	blt	r3,r16,5fe8 <__adddf3+0x388>
    5e18:	1c21c83a 	sub	r16,r3,r16
    5e1c:	82000044 	addi	r8,r16,1
    5e20:	00c007c4 	movi	r3,31
    5e24:	1a009116 	blt	r3,r8,606c <__adddf3+0x40c>
    5e28:	00c00804 	movi	r3,32
    5e2c:	1a07c83a 	sub	r3,r3,r8
    5e30:	8a08d83a 	srl	r4,r17,r8
    5e34:	88e2983a 	sll	r17,r17,r3
    5e38:	10c6983a 	sll	r3,r2,r3
    5e3c:	1210d83a 	srl	r8,r2,r8
    5e40:	8804c03a 	cmpne	r2,r17,zero
    5e44:	1906b03a 	or	r3,r3,r4
    5e48:	18a2b03a 	or	r17,r3,r2
    5e4c:	0021883a 	mov	r16,zero
    5e50:	003fa206 	br	5cdc <__alt_data_end+0xf0005cdc>
    5e54:	1890b03a 	or	r8,r3,r2
    5e58:	40017d26 	beq	r8,zero,6450 <__adddf3+0x7f0>
    5e5c:	1011883a 	mov	r8,r2
    5e60:	1823883a 	mov	r17,r3
    5e64:	888001cc 	andi	r2,r17,7
    5e68:	103f9e1e 	bne	r2,zero,5ce4 <__alt_data_end+0xf0005ce4>
    5e6c:	4004977a 	slli	r2,r8,29
    5e70:	8822d0fa 	srli	r17,r17,3
    5e74:	4010d0fa 	srli	r8,r8,3
    5e78:	9007883a 	mov	r3,r18
    5e7c:	1444b03a 	or	r2,r2,r17
    5e80:	0101ffc4 	movi	r4,2047
    5e84:	81002426 	beq	r16,r4,5f18 <__adddf3+0x2b8>
    5e88:	8120703a 	and	r16,r16,r4
    5e8c:	01000434 	movhi	r4,16
    5e90:	213fffc4 	addi	r4,r4,-1
    5e94:	4110703a 	and	r8,r8,r4
    5e98:	003fa806 	br	5d3c <__alt_data_end+0xf0005d3c>
    5e9c:	8089c83a 	sub	r4,r16,r2
    5ea0:	01005e0e 	bge	zero,r4,601c <__adddf3+0x3bc>
    5ea4:	10002b26 	beq	r2,zero,5f54 <__adddf3+0x2f4>
    5ea8:	0081ffc4 	movi	r2,2047
    5eac:	80bf8b26 	beq	r16,r2,5cdc <__alt_data_end+0xf0005cdc>
    5eb0:	4a402034 	orhi	r9,r9,128
    5eb4:	00800e04 	movi	r2,56
    5eb8:	1100a40e 	bge	r2,r4,614c <__adddf3+0x4ec>
    5ebc:	498cb03a 	or	r6,r9,r6
    5ec0:	300ac03a 	cmpne	r5,r6,zero
    5ec4:	0013883a 	mov	r9,zero
    5ec8:	2c4b883a 	add	r5,r5,r17
    5ecc:	2c63803a 	cmpltu	r17,r5,r17
    5ed0:	4a11883a 	add	r8,r9,r8
    5ed4:	8a11883a 	add	r8,r17,r8
    5ed8:	2823883a 	mov	r17,r5
    5edc:	4080202c 	andhi	r2,r8,128
    5ee0:	103fe026 	beq	r2,zero,5e64 <__alt_data_end+0xf0005e64>
    5ee4:	84000044 	addi	r16,r16,1
    5ee8:	0081ffc4 	movi	r2,2047
    5eec:	8080d226 	beq	r16,r2,6238 <__adddf3+0x5d8>
    5ef0:	00bfe034 	movhi	r2,65408
    5ef4:	10bfffc4 	addi	r2,r2,-1
    5ef8:	4090703a 	and	r8,r8,r2
    5efc:	880ad07a 	srli	r5,r17,1
    5f00:	400897fa 	slli	r4,r8,31
    5f04:	88c0004c 	andi	r3,r17,1
    5f08:	28e2b03a 	or	r17,r5,r3
    5f0c:	4010d07a 	srli	r8,r8,1
    5f10:	2462b03a 	or	r17,r4,r17
    5f14:	003f7106 	br	5cdc <__alt_data_end+0xf0005cdc>
    5f18:	4088b03a 	or	r4,r8,r2
    5f1c:	20014526 	beq	r4,zero,6434 <__adddf3+0x7d4>
    5f20:	01000434 	movhi	r4,16
    5f24:	42000234 	orhi	r8,r8,8
    5f28:	213fffc4 	addi	r4,r4,-1
    5f2c:	4110703a 	and	r8,r8,r4
    5f30:	003f8206 	br	5d3c <__alt_data_end+0xf0005d3c>
    5f34:	18ffffc4 	addi	r3,r3,-1
    5f38:	1800491e 	bne	r3,zero,6060 <__adddf3+0x400>
    5f3c:	898bc83a 	sub	r5,r17,r6
    5f40:	8963803a 	cmpltu	r17,r17,r5
    5f44:	4251c83a 	sub	r8,r8,r9
    5f48:	4451c83a 	sub	r8,r8,r17
    5f4c:	2823883a 	mov	r17,r5
    5f50:	003f9f06 	br	5dd0 <__alt_data_end+0xf0005dd0>
    5f54:	4984b03a 	or	r2,r9,r6
    5f58:	103f6026 	beq	r2,zero,5cdc <__alt_data_end+0xf0005cdc>
    5f5c:	213fffc4 	addi	r4,r4,-1
    5f60:	2000931e 	bne	r4,zero,61b0 <__adddf3+0x550>
    5f64:	898d883a 	add	r6,r17,r6
    5f68:	3463803a 	cmpltu	r17,r6,r17
    5f6c:	4251883a 	add	r8,r8,r9
    5f70:	8a11883a 	add	r8,r17,r8
    5f74:	3023883a 	mov	r17,r6
    5f78:	003fd806 	br	5edc <__alt_data_end+0xf0005edc>
    5f7c:	1800541e 	bne	r3,zero,60d0 <__adddf3+0x470>
    5f80:	80800044 	addi	r2,r16,1
    5f84:	1081ffcc 	andi	r2,r2,2047
    5f88:	00c00044 	movi	r3,1
    5f8c:	1880a00e 	bge	r3,r2,6210 <__adddf3+0x5b0>
    5f90:	8989c83a 	sub	r4,r17,r6
    5f94:	8905803a 	cmpltu	r2,r17,r4
    5f98:	4267c83a 	sub	r19,r8,r9
    5f9c:	98a7c83a 	sub	r19,r19,r2
    5fa0:	9880202c 	andhi	r2,r19,128
    5fa4:	10006326 	beq	r2,zero,6134 <__adddf3+0x4d4>
    5fa8:	3463c83a 	sub	r17,r6,r17
    5fac:	4a07c83a 	sub	r3,r9,r8
    5fb0:	344d803a 	cmpltu	r6,r6,r17
    5fb4:	19a7c83a 	sub	r19,r3,r6
    5fb8:	3825883a 	mov	r18,r7
    5fbc:	983f8a1e 	bne	r19,zero,5de8 <__alt_data_end+0xf0005de8>
    5fc0:	8809883a 	mov	r4,r17
    5fc4:	00080400 	call	8040 <__clzsi2>
    5fc8:	10800804 	addi	r2,r2,32
    5fcc:	10fffe04 	addi	r3,r2,-8
    5fd0:	010007c4 	movi	r4,31
    5fd4:	20ff890e 	bge	r4,r3,5dfc <__alt_data_end+0xf0005dfc>
    5fd8:	10bff604 	addi	r2,r2,-40
    5fdc:	8884983a 	sll	r2,r17,r2
    5fe0:	0023883a 	mov	r17,zero
    5fe4:	1c3f8c0e 	bge	r3,r16,5e18 <__alt_data_end+0xf0005e18>
    5fe8:	023fe034 	movhi	r8,65408
    5fec:	423fffc4 	addi	r8,r8,-1
    5ff0:	80e1c83a 	sub	r16,r16,r3
    5ff4:	1210703a 	and	r8,r2,r8
    5ff8:	003f3806 	br	5cdc <__alt_data_end+0xf0005cdc>
    5ffc:	9007883a 	mov	r3,r18
    6000:	0011883a 	mov	r8,zero
    6004:	0005883a 	mov	r2,zero
    6008:	003f4c06 	br	5d3c <__alt_data_end+0xf0005d3c>
    600c:	498cb03a 	or	r6,r9,r6
    6010:	300cc03a 	cmpne	r6,r6,zero
    6014:	0007883a 	mov	r3,zero
    6018:	003f6806 	br	5dbc <__alt_data_end+0xf0005dbc>
    601c:	20009c1e 	bne	r4,zero,6290 <__adddf3+0x630>
    6020:	80800044 	addi	r2,r16,1
    6024:	1141ffcc 	andi	r5,r2,2047
    6028:	01000044 	movi	r4,1
    602c:	2140670e 	bge	r4,r5,61cc <__adddf3+0x56c>
    6030:	0101ffc4 	movi	r4,2047
    6034:	11007f26 	beq	r2,r4,6234 <__adddf3+0x5d4>
    6038:	898d883a 	add	r6,r17,r6
    603c:	4247883a 	add	r3,r8,r9
    6040:	3451803a 	cmpltu	r8,r6,r17
    6044:	40d1883a 	add	r8,r8,r3
    6048:	402297fa 	slli	r17,r8,31
    604c:	300cd07a 	srli	r6,r6,1
    6050:	4010d07a 	srli	r8,r8,1
    6054:	1021883a 	mov	r16,r2
    6058:	89a2b03a 	or	r17,r17,r6
    605c:	003f1f06 	br	5cdc <__alt_data_end+0xf0005cdc>
    6060:	0081ffc4 	movi	r2,2047
    6064:	80bf481e 	bne	r16,r2,5d88 <__alt_data_end+0xf0005d88>
    6068:	003f1c06 	br	5cdc <__alt_data_end+0xf0005cdc>
    606c:	843ff844 	addi	r16,r16,-31
    6070:	01000804 	movi	r4,32
    6074:	1406d83a 	srl	r3,r2,r16
    6078:	41005026 	beq	r8,r4,61bc <__adddf3+0x55c>
    607c:	01001004 	movi	r4,64
    6080:	2211c83a 	sub	r8,r4,r8
    6084:	1204983a 	sll	r2,r2,r8
    6088:	88a2b03a 	or	r17,r17,r2
    608c:	8822c03a 	cmpne	r17,r17,zero
    6090:	1c62b03a 	or	r17,r3,r17
    6094:	0011883a 	mov	r8,zero
    6098:	0021883a 	mov	r16,zero
    609c:	003f7106 	br	5e64 <__alt_data_end+0xf0005e64>
    60a0:	193ff804 	addi	r4,r3,-32
    60a4:	00800804 	movi	r2,32
    60a8:	4908d83a 	srl	r4,r9,r4
    60ac:	18804526 	beq	r3,r2,61c4 <__adddf3+0x564>
    60b0:	00801004 	movi	r2,64
    60b4:	10c5c83a 	sub	r2,r2,r3
    60b8:	4886983a 	sll	r3,r9,r2
    60bc:	198cb03a 	or	r6,r3,r6
    60c0:	300cc03a 	cmpne	r6,r6,zero
    60c4:	218cb03a 	or	r6,r4,r6
    60c8:	0007883a 	mov	r3,zero
    60cc:	003f3b06 	br	5dbc <__alt_data_end+0xf0005dbc>
    60d0:	80002a26 	beq	r16,zero,617c <__adddf3+0x51c>
    60d4:	0101ffc4 	movi	r4,2047
    60d8:	11006826 	beq	r2,r4,627c <__adddf3+0x61c>
    60dc:	00c7c83a 	sub	r3,zero,r3
    60e0:	42002034 	orhi	r8,r8,128
    60e4:	01000e04 	movi	r4,56
    60e8:	20c07c16 	blt	r4,r3,62dc <__adddf3+0x67c>
    60ec:	010007c4 	movi	r4,31
    60f0:	20c0da16 	blt	r4,r3,645c <__adddf3+0x7fc>
    60f4:	01000804 	movi	r4,32
    60f8:	20c9c83a 	sub	r4,r4,r3
    60fc:	4114983a 	sll	r10,r8,r4
    6100:	88cad83a 	srl	r5,r17,r3
    6104:	8908983a 	sll	r4,r17,r4
    6108:	40c6d83a 	srl	r3,r8,r3
    610c:	5162b03a 	or	r17,r10,r5
    6110:	2008c03a 	cmpne	r4,r4,zero
    6114:	8922b03a 	or	r17,r17,r4
    6118:	3463c83a 	sub	r17,r6,r17
    611c:	48c7c83a 	sub	r3,r9,r3
    6120:	344d803a 	cmpltu	r6,r6,r17
    6124:	1991c83a 	sub	r8,r3,r6
    6128:	1021883a 	mov	r16,r2
    612c:	3825883a 	mov	r18,r7
    6130:	003f2706 	br	5dd0 <__alt_data_end+0xf0005dd0>
    6134:	24d0b03a 	or	r8,r4,r19
    6138:	40001b1e 	bne	r8,zero,61a8 <__adddf3+0x548>
    613c:	0005883a 	mov	r2,zero
    6140:	0007883a 	mov	r3,zero
    6144:	0021883a 	mov	r16,zero
    6148:	003f4d06 	br	5e80 <__alt_data_end+0xf0005e80>
    614c:	008007c4 	movi	r2,31
    6150:	11003c16 	blt	r2,r4,6244 <__adddf3+0x5e4>
    6154:	00800804 	movi	r2,32
    6158:	1105c83a 	sub	r2,r2,r4
    615c:	488e983a 	sll	r7,r9,r2
    6160:	310ad83a 	srl	r5,r6,r4
    6164:	3084983a 	sll	r2,r6,r2
    6168:	4912d83a 	srl	r9,r9,r4
    616c:	394ab03a 	or	r5,r7,r5
    6170:	1004c03a 	cmpne	r2,r2,zero
    6174:	288ab03a 	or	r5,r5,r2
    6178:	003f5306 	br	5ec8 <__alt_data_end+0xf0005ec8>
    617c:	4448b03a 	or	r4,r8,r17
    6180:	20003e26 	beq	r4,zero,627c <__adddf3+0x61c>
    6184:	00c6303a 	nor	r3,zero,r3
    6188:	18003a1e 	bne	r3,zero,6274 <__adddf3+0x614>
    618c:	3463c83a 	sub	r17,r6,r17
    6190:	4a07c83a 	sub	r3,r9,r8
    6194:	344d803a 	cmpltu	r6,r6,r17
    6198:	1991c83a 	sub	r8,r3,r6
    619c:	1021883a 	mov	r16,r2
    61a0:	3825883a 	mov	r18,r7
    61a4:	003f0a06 	br	5dd0 <__alt_data_end+0xf0005dd0>
    61a8:	2023883a 	mov	r17,r4
    61ac:	003f0d06 	br	5de4 <__alt_data_end+0xf0005de4>
    61b0:	0081ffc4 	movi	r2,2047
    61b4:	80bf3f1e 	bne	r16,r2,5eb4 <__alt_data_end+0xf0005eb4>
    61b8:	003ec806 	br	5cdc <__alt_data_end+0xf0005cdc>
    61bc:	0005883a 	mov	r2,zero
    61c0:	003fb106 	br	6088 <__alt_data_end+0xf0006088>
    61c4:	0007883a 	mov	r3,zero
    61c8:	003fbc06 	br	60bc <__alt_data_end+0xf00060bc>
    61cc:	4444b03a 	or	r2,r8,r17
    61d0:	8000871e 	bne	r16,zero,63f0 <__adddf3+0x790>
    61d4:	1000ba26 	beq	r2,zero,64c0 <__adddf3+0x860>
    61d8:	4984b03a 	or	r2,r9,r6
    61dc:	103ebf26 	beq	r2,zero,5cdc <__alt_data_end+0xf0005cdc>
    61e0:	8985883a 	add	r2,r17,r6
    61e4:	4247883a 	add	r3,r8,r9
    61e8:	1451803a 	cmpltu	r8,r2,r17
    61ec:	40d1883a 	add	r8,r8,r3
    61f0:	40c0202c 	andhi	r3,r8,128
    61f4:	1023883a 	mov	r17,r2
    61f8:	183f1a26 	beq	r3,zero,5e64 <__alt_data_end+0xf0005e64>
    61fc:	00bfe034 	movhi	r2,65408
    6200:	10bfffc4 	addi	r2,r2,-1
    6204:	2021883a 	mov	r16,r4
    6208:	4090703a 	and	r8,r8,r2
    620c:	003eb306 	br	5cdc <__alt_data_end+0xf0005cdc>
    6210:	4444b03a 	or	r2,r8,r17
    6214:	8000291e 	bne	r16,zero,62bc <__adddf3+0x65c>
    6218:	10004b1e 	bne	r2,zero,6348 <__adddf3+0x6e8>
    621c:	4990b03a 	or	r8,r9,r6
    6220:	40008b26 	beq	r8,zero,6450 <__adddf3+0x7f0>
    6224:	4811883a 	mov	r8,r9
    6228:	3023883a 	mov	r17,r6
    622c:	3825883a 	mov	r18,r7
    6230:	003eaa06 	br	5cdc <__alt_data_end+0xf0005cdc>
    6234:	1021883a 	mov	r16,r2
    6238:	0011883a 	mov	r8,zero
    623c:	0005883a 	mov	r2,zero
    6240:	003f0f06 	br	5e80 <__alt_data_end+0xf0005e80>
    6244:	217ff804 	addi	r5,r4,-32
    6248:	00800804 	movi	r2,32
    624c:	494ad83a 	srl	r5,r9,r5
    6250:	20807d26 	beq	r4,r2,6448 <__adddf3+0x7e8>
    6254:	00801004 	movi	r2,64
    6258:	1109c83a 	sub	r4,r2,r4
    625c:	4912983a 	sll	r9,r9,r4
    6260:	498cb03a 	or	r6,r9,r6
    6264:	300cc03a 	cmpne	r6,r6,zero
    6268:	298ab03a 	or	r5,r5,r6
    626c:	0013883a 	mov	r9,zero
    6270:	003f1506 	br	5ec8 <__alt_data_end+0xf0005ec8>
    6274:	0101ffc4 	movi	r4,2047
    6278:	113f9a1e 	bne	r2,r4,60e4 <__alt_data_end+0xf00060e4>
    627c:	4811883a 	mov	r8,r9
    6280:	3023883a 	mov	r17,r6
    6284:	1021883a 	mov	r16,r2
    6288:	3825883a 	mov	r18,r7
    628c:	003e9306 	br	5cdc <__alt_data_end+0xf0005cdc>
    6290:	8000161e 	bne	r16,zero,62ec <__adddf3+0x68c>
    6294:	444ab03a 	or	r5,r8,r17
    6298:	28005126 	beq	r5,zero,63e0 <__adddf3+0x780>
    629c:	0108303a 	nor	r4,zero,r4
    62a0:	20004d1e 	bne	r4,zero,63d8 <__adddf3+0x778>
    62a4:	89a3883a 	add	r17,r17,r6
    62a8:	4253883a 	add	r9,r8,r9
    62ac:	898d803a 	cmpltu	r6,r17,r6
    62b0:	3251883a 	add	r8,r6,r9
    62b4:	1021883a 	mov	r16,r2
    62b8:	003f0806 	br	5edc <__alt_data_end+0xf0005edc>
    62bc:	1000301e 	bne	r2,zero,6380 <__adddf3+0x720>
    62c0:	4984b03a 	or	r2,r9,r6
    62c4:	10007126 	beq	r2,zero,648c <__adddf3+0x82c>
    62c8:	4811883a 	mov	r8,r9
    62cc:	3023883a 	mov	r17,r6
    62d0:	3825883a 	mov	r18,r7
    62d4:	0401ffc4 	movi	r16,2047
    62d8:	003e8006 	br	5cdc <__alt_data_end+0xf0005cdc>
    62dc:	4462b03a 	or	r17,r8,r17
    62e0:	8822c03a 	cmpne	r17,r17,zero
    62e4:	0007883a 	mov	r3,zero
    62e8:	003f8b06 	br	6118 <__alt_data_end+0xf0006118>
    62ec:	0141ffc4 	movi	r5,2047
    62f0:	11403b26 	beq	r2,r5,63e0 <__adddf3+0x780>
    62f4:	0109c83a 	sub	r4,zero,r4
    62f8:	42002034 	orhi	r8,r8,128
    62fc:	01400e04 	movi	r5,56
    6300:	29006716 	blt	r5,r4,64a0 <__adddf3+0x840>
    6304:	014007c4 	movi	r5,31
    6308:	29007016 	blt	r5,r4,64cc <__adddf3+0x86c>
    630c:	01400804 	movi	r5,32
    6310:	290bc83a 	sub	r5,r5,r4
    6314:	4154983a 	sll	r10,r8,r5
    6318:	890ed83a 	srl	r7,r17,r4
    631c:	894a983a 	sll	r5,r17,r5
    6320:	4108d83a 	srl	r4,r8,r4
    6324:	51e2b03a 	or	r17,r10,r7
    6328:	280ac03a 	cmpne	r5,r5,zero
    632c:	8962b03a 	or	r17,r17,r5
    6330:	89a3883a 	add	r17,r17,r6
    6334:	2253883a 	add	r9,r4,r9
    6338:	898d803a 	cmpltu	r6,r17,r6
    633c:	3251883a 	add	r8,r6,r9
    6340:	1021883a 	mov	r16,r2
    6344:	003ee506 	br	5edc <__alt_data_end+0xf0005edc>
    6348:	4984b03a 	or	r2,r9,r6
    634c:	103e6326 	beq	r2,zero,5cdc <__alt_data_end+0xf0005cdc>
    6350:	8987c83a 	sub	r3,r17,r6
    6354:	88c9803a 	cmpltu	r4,r17,r3
    6358:	4245c83a 	sub	r2,r8,r9
    635c:	1105c83a 	sub	r2,r2,r4
    6360:	1100202c 	andhi	r4,r2,128
    6364:	203ebb26 	beq	r4,zero,5e54 <__alt_data_end+0xf0005e54>
    6368:	3463c83a 	sub	r17,r6,r17
    636c:	4a07c83a 	sub	r3,r9,r8
    6370:	344d803a 	cmpltu	r6,r6,r17
    6374:	1991c83a 	sub	r8,r3,r6
    6378:	3825883a 	mov	r18,r7
    637c:	003e5706 	br	5cdc <__alt_data_end+0xf0005cdc>
    6380:	4984b03a 	or	r2,r9,r6
    6384:	10002e26 	beq	r2,zero,6440 <__adddf3+0x7e0>
    6388:	4004d0fa 	srli	r2,r8,3
    638c:	8822d0fa 	srli	r17,r17,3
    6390:	4010977a 	slli	r8,r8,29
    6394:	10c0022c 	andhi	r3,r2,8
    6398:	4462b03a 	or	r17,r8,r17
    639c:	18000826 	beq	r3,zero,63c0 <__adddf3+0x760>
    63a0:	4808d0fa 	srli	r4,r9,3
    63a4:	20c0022c 	andhi	r3,r4,8
    63a8:	1800051e 	bne	r3,zero,63c0 <__adddf3+0x760>
    63ac:	300cd0fa 	srli	r6,r6,3
    63b0:	4806977a 	slli	r3,r9,29
    63b4:	2005883a 	mov	r2,r4
    63b8:	3825883a 	mov	r18,r7
    63bc:	19a2b03a 	or	r17,r3,r6
    63c0:	8810d77a 	srli	r8,r17,29
    63c4:	100490fa 	slli	r2,r2,3
    63c8:	882290fa 	slli	r17,r17,3
    63cc:	0401ffc4 	movi	r16,2047
    63d0:	4090b03a 	or	r8,r8,r2
    63d4:	003e4106 	br	5cdc <__alt_data_end+0xf0005cdc>
    63d8:	0141ffc4 	movi	r5,2047
    63dc:	117fc71e 	bne	r2,r5,62fc <__alt_data_end+0xf00062fc>
    63e0:	4811883a 	mov	r8,r9
    63e4:	3023883a 	mov	r17,r6
    63e8:	1021883a 	mov	r16,r2
    63ec:	003e3b06 	br	5cdc <__alt_data_end+0xf0005cdc>
    63f0:	10002f26 	beq	r2,zero,64b0 <__adddf3+0x850>
    63f4:	4984b03a 	or	r2,r9,r6
    63f8:	10001126 	beq	r2,zero,6440 <__adddf3+0x7e0>
    63fc:	4004d0fa 	srli	r2,r8,3
    6400:	8822d0fa 	srli	r17,r17,3
    6404:	4010977a 	slli	r8,r8,29
    6408:	10c0022c 	andhi	r3,r2,8
    640c:	4462b03a 	or	r17,r8,r17
    6410:	183feb26 	beq	r3,zero,63c0 <__alt_data_end+0xf00063c0>
    6414:	4808d0fa 	srli	r4,r9,3
    6418:	20c0022c 	andhi	r3,r4,8
    641c:	183fe81e 	bne	r3,zero,63c0 <__alt_data_end+0xf00063c0>
    6420:	300cd0fa 	srli	r6,r6,3
    6424:	4806977a 	slli	r3,r9,29
    6428:	2005883a 	mov	r2,r4
    642c:	19a2b03a 	or	r17,r3,r6
    6430:	003fe306 	br	63c0 <__alt_data_end+0xf00063c0>
    6434:	0011883a 	mov	r8,zero
    6438:	0005883a 	mov	r2,zero
    643c:	003e3f06 	br	5d3c <__alt_data_end+0xf0005d3c>
    6440:	0401ffc4 	movi	r16,2047
    6444:	003e2506 	br	5cdc <__alt_data_end+0xf0005cdc>
    6448:	0013883a 	mov	r9,zero
    644c:	003f8406 	br	6260 <__alt_data_end+0xf0006260>
    6450:	0005883a 	mov	r2,zero
    6454:	0007883a 	mov	r3,zero
    6458:	003e8906 	br	5e80 <__alt_data_end+0xf0005e80>
    645c:	197ff804 	addi	r5,r3,-32
    6460:	01000804 	movi	r4,32
    6464:	414ad83a 	srl	r5,r8,r5
    6468:	19002426 	beq	r3,r4,64fc <__adddf3+0x89c>
    646c:	01001004 	movi	r4,64
    6470:	20c7c83a 	sub	r3,r4,r3
    6474:	40c6983a 	sll	r3,r8,r3
    6478:	1c46b03a 	or	r3,r3,r17
    647c:	1806c03a 	cmpne	r3,r3,zero
    6480:	28e2b03a 	or	r17,r5,r3
    6484:	0007883a 	mov	r3,zero
    6488:	003f2306 	br	6118 <__alt_data_end+0xf0006118>
    648c:	0007883a 	mov	r3,zero
    6490:	5811883a 	mov	r8,r11
    6494:	00bfffc4 	movi	r2,-1
    6498:	0401ffc4 	movi	r16,2047
    649c:	003e7806 	br	5e80 <__alt_data_end+0xf0005e80>
    64a0:	4462b03a 	or	r17,r8,r17
    64a4:	8822c03a 	cmpne	r17,r17,zero
    64a8:	0009883a 	mov	r4,zero
    64ac:	003fa006 	br	6330 <__alt_data_end+0xf0006330>
    64b0:	4811883a 	mov	r8,r9
    64b4:	3023883a 	mov	r17,r6
    64b8:	0401ffc4 	movi	r16,2047
    64bc:	003e0706 	br	5cdc <__alt_data_end+0xf0005cdc>
    64c0:	4811883a 	mov	r8,r9
    64c4:	3023883a 	mov	r17,r6
    64c8:	003e0406 	br	5cdc <__alt_data_end+0xf0005cdc>
    64cc:	21fff804 	addi	r7,r4,-32
    64d0:	01400804 	movi	r5,32
    64d4:	41ced83a 	srl	r7,r8,r7
    64d8:	21400a26 	beq	r4,r5,6504 <__adddf3+0x8a4>
    64dc:	01401004 	movi	r5,64
    64e0:	2909c83a 	sub	r4,r5,r4
    64e4:	4108983a 	sll	r4,r8,r4
    64e8:	2448b03a 	or	r4,r4,r17
    64ec:	2008c03a 	cmpne	r4,r4,zero
    64f0:	3922b03a 	or	r17,r7,r4
    64f4:	0009883a 	mov	r4,zero
    64f8:	003f8d06 	br	6330 <__alt_data_end+0xf0006330>
    64fc:	0007883a 	mov	r3,zero
    6500:	003fdd06 	br	6478 <__alt_data_end+0xf0006478>
    6504:	0009883a 	mov	r4,zero
    6508:	003ff706 	br	64e8 <__alt_data_end+0xf00064e8>

0000650c <__divdf3>:
    650c:	defff204 	addi	sp,sp,-56
    6510:	dd400915 	stw	r21,36(sp)
    6514:	282ad53a 	srli	r21,r5,20
    6518:	dd000815 	stw	r20,32(sp)
    651c:	2828d7fa 	srli	r20,r5,31
    6520:	dc000415 	stw	r16,16(sp)
    6524:	04000434 	movhi	r16,16
    6528:	df000c15 	stw	fp,48(sp)
    652c:	843fffc4 	addi	r16,r16,-1
    6530:	dfc00d15 	stw	ra,52(sp)
    6534:	ddc00b15 	stw	r23,44(sp)
    6538:	dd800a15 	stw	r22,40(sp)
    653c:	dcc00715 	stw	r19,28(sp)
    6540:	dc800615 	stw	r18,24(sp)
    6544:	dc400515 	stw	r17,20(sp)
    6548:	ad41ffcc 	andi	r21,r21,2047
    654c:	2c20703a 	and	r16,r5,r16
    6550:	a7003fcc 	andi	fp,r20,255
    6554:	a8006126 	beq	r21,zero,66dc <__divdf3+0x1d0>
    6558:	0081ffc4 	movi	r2,2047
    655c:	2025883a 	mov	r18,r4
    6560:	a8803726 	beq	r21,r2,6640 <__divdf3+0x134>
    6564:	80800434 	orhi	r2,r16,16
    6568:	100490fa 	slli	r2,r2,3
    656c:	2020d77a 	srli	r16,r4,29
    6570:	202490fa 	slli	r18,r4,3
    6574:	ad7f0044 	addi	r21,r21,-1023
    6578:	80a0b03a 	or	r16,r16,r2
    657c:	0027883a 	mov	r19,zero
    6580:	0013883a 	mov	r9,zero
    6584:	3804d53a 	srli	r2,r7,20
    6588:	382cd7fa 	srli	r22,r7,31
    658c:	04400434 	movhi	r17,16
    6590:	8c7fffc4 	addi	r17,r17,-1
    6594:	1081ffcc 	andi	r2,r2,2047
    6598:	3011883a 	mov	r8,r6
    659c:	3c62703a 	and	r17,r7,r17
    65a0:	b5c03fcc 	andi	r23,r22,255
    65a4:	10006c26 	beq	r2,zero,6758 <__divdf3+0x24c>
    65a8:	00c1ffc4 	movi	r3,2047
    65ac:	10c06426 	beq	r2,r3,6740 <__divdf3+0x234>
    65b0:	88c00434 	orhi	r3,r17,16
    65b4:	180690fa 	slli	r3,r3,3
    65b8:	3022d77a 	srli	r17,r6,29
    65bc:	301090fa 	slli	r8,r6,3
    65c0:	10bf0044 	addi	r2,r2,-1023
    65c4:	88e2b03a 	or	r17,r17,r3
    65c8:	000f883a 	mov	r7,zero
    65cc:	a58cf03a 	xor	r6,r20,r22
    65d0:	3cc8b03a 	or	r4,r7,r19
    65d4:	a8abc83a 	sub	r21,r21,r2
    65d8:	008003c4 	movi	r2,15
    65dc:	3007883a 	mov	r3,r6
    65e0:	34c03fcc 	andi	r19,r6,255
    65e4:	11009036 	bltu	r2,r4,6828 <__divdf3+0x31c>
    65e8:	200890ba 	slli	r4,r4,2
    65ec:	00800034 	movhi	r2,0
    65f0:	10998004 	addi	r2,r2,26112
    65f4:	2089883a 	add	r4,r4,r2
    65f8:	20800017 	ldw	r2,0(r4)
    65fc:	1000683a 	jmp	r2
    6600:	00006828 	cmpgeui	zero,zero,416
    6604:	00006678 	rdprs	zero,zero,409
    6608:	00006818 	cmpnei	zero,zero,416
    660c:	0000666c 	andhi	zero,zero,409
    6610:	00006818 	cmpnei	zero,zero,416
    6614:	000067ec 	andhi	zero,zero,415
    6618:	00006818 	cmpnei	zero,zero,416
    661c:	0000666c 	andhi	zero,zero,409
    6620:	00006678 	rdprs	zero,zero,409
    6624:	00006678 	rdprs	zero,zero,409
    6628:	000067ec 	andhi	zero,zero,415
    662c:	0000666c 	andhi	zero,zero,409
    6630:	0000665c 	xori	zero,zero,409
    6634:	0000665c 	xori	zero,zero,409
    6638:	0000665c 	xori	zero,zero,409
    663c:	00006b0c 	andi	zero,zero,428
    6640:	2404b03a 	or	r2,r4,r16
    6644:	1000661e 	bne	r2,zero,67e0 <__divdf3+0x2d4>
    6648:	04c00204 	movi	r19,8
    664c:	0021883a 	mov	r16,zero
    6650:	0025883a 	mov	r18,zero
    6654:	02400084 	movi	r9,2
    6658:	003fca06 	br	6584 <__alt_data_end+0xf0006584>
    665c:	8023883a 	mov	r17,r16
    6660:	9011883a 	mov	r8,r18
    6664:	e02f883a 	mov	r23,fp
    6668:	480f883a 	mov	r7,r9
    666c:	00800084 	movi	r2,2
    6670:	3881311e 	bne	r7,r2,6b38 <__divdf3+0x62c>
    6674:	b827883a 	mov	r19,r23
    6678:	98c0004c 	andi	r3,r19,1
    667c:	0081ffc4 	movi	r2,2047
    6680:	000b883a 	mov	r5,zero
    6684:	0025883a 	mov	r18,zero
    6688:	1004953a 	slli	r2,r2,20
    668c:	18c03fcc 	andi	r3,r3,255
    6690:	04400434 	movhi	r17,16
    6694:	8c7fffc4 	addi	r17,r17,-1
    6698:	180697fa 	slli	r3,r3,31
    669c:	2c4a703a 	and	r5,r5,r17
    66a0:	288ab03a 	or	r5,r5,r2
    66a4:	28c6b03a 	or	r3,r5,r3
    66a8:	9005883a 	mov	r2,r18
    66ac:	dfc00d17 	ldw	ra,52(sp)
    66b0:	df000c17 	ldw	fp,48(sp)
    66b4:	ddc00b17 	ldw	r23,44(sp)
    66b8:	dd800a17 	ldw	r22,40(sp)
    66bc:	dd400917 	ldw	r21,36(sp)
    66c0:	dd000817 	ldw	r20,32(sp)
    66c4:	dcc00717 	ldw	r19,28(sp)
    66c8:	dc800617 	ldw	r18,24(sp)
    66cc:	dc400517 	ldw	r17,20(sp)
    66d0:	dc000417 	ldw	r16,16(sp)
    66d4:	dec00e04 	addi	sp,sp,56
    66d8:	f800283a 	ret
    66dc:	2404b03a 	or	r2,r4,r16
    66e0:	2027883a 	mov	r19,r4
    66e4:	10003926 	beq	r2,zero,67cc <__divdf3+0x2c0>
    66e8:	80012e26 	beq	r16,zero,6ba4 <__divdf3+0x698>
    66ec:	8009883a 	mov	r4,r16
    66f0:	d9800315 	stw	r6,12(sp)
    66f4:	d9c00215 	stw	r7,8(sp)
    66f8:	00080400 	call	8040 <__clzsi2>
    66fc:	d9800317 	ldw	r6,12(sp)
    6700:	d9c00217 	ldw	r7,8(sp)
    6704:	113ffd44 	addi	r4,r2,-11
    6708:	00c00704 	movi	r3,28
    670c:	19012116 	blt	r3,r4,6b94 <__divdf3+0x688>
    6710:	00c00744 	movi	r3,29
    6714:	147ffe04 	addi	r17,r2,-8
    6718:	1907c83a 	sub	r3,r3,r4
    671c:	8460983a 	sll	r16,r16,r17
    6720:	98c6d83a 	srl	r3,r19,r3
    6724:	9c64983a 	sll	r18,r19,r17
    6728:	1c20b03a 	or	r16,r3,r16
    672c:	1080fcc4 	addi	r2,r2,1011
    6730:	00abc83a 	sub	r21,zero,r2
    6734:	0027883a 	mov	r19,zero
    6738:	0013883a 	mov	r9,zero
    673c:	003f9106 	br	6584 <__alt_data_end+0xf0006584>
    6740:	3446b03a 	or	r3,r6,r17
    6744:	18001f1e 	bne	r3,zero,67c4 <__divdf3+0x2b8>
    6748:	0023883a 	mov	r17,zero
    674c:	0011883a 	mov	r8,zero
    6750:	01c00084 	movi	r7,2
    6754:	003f9d06 	br	65cc <__alt_data_end+0xf00065cc>
    6758:	3446b03a 	or	r3,r6,r17
    675c:	18001526 	beq	r3,zero,67b4 <__divdf3+0x2a8>
    6760:	88011b26 	beq	r17,zero,6bd0 <__divdf3+0x6c4>
    6764:	8809883a 	mov	r4,r17
    6768:	d9800315 	stw	r6,12(sp)
    676c:	da400115 	stw	r9,4(sp)
    6770:	00080400 	call	8040 <__clzsi2>
    6774:	d9800317 	ldw	r6,12(sp)
    6778:	da400117 	ldw	r9,4(sp)
    677c:	113ffd44 	addi	r4,r2,-11
    6780:	00c00704 	movi	r3,28
    6784:	19010e16 	blt	r3,r4,6bc0 <__divdf3+0x6b4>
    6788:	00c00744 	movi	r3,29
    678c:	123ffe04 	addi	r8,r2,-8
    6790:	1907c83a 	sub	r3,r3,r4
    6794:	8a22983a 	sll	r17,r17,r8
    6798:	30c6d83a 	srl	r3,r6,r3
    679c:	3210983a 	sll	r8,r6,r8
    67a0:	1c62b03a 	or	r17,r3,r17
    67a4:	1080fcc4 	addi	r2,r2,1011
    67a8:	0085c83a 	sub	r2,zero,r2
    67ac:	000f883a 	mov	r7,zero
    67b0:	003f8606 	br	65cc <__alt_data_end+0xf00065cc>
    67b4:	0023883a 	mov	r17,zero
    67b8:	0011883a 	mov	r8,zero
    67bc:	01c00044 	movi	r7,1
    67c0:	003f8206 	br	65cc <__alt_data_end+0xf00065cc>
    67c4:	01c000c4 	movi	r7,3
    67c8:	003f8006 	br	65cc <__alt_data_end+0xf00065cc>
    67cc:	04c00104 	movi	r19,4
    67d0:	0021883a 	mov	r16,zero
    67d4:	0025883a 	mov	r18,zero
    67d8:	02400044 	movi	r9,1
    67dc:	003f6906 	br	6584 <__alt_data_end+0xf0006584>
    67e0:	04c00304 	movi	r19,12
    67e4:	024000c4 	movi	r9,3
    67e8:	003f6606 	br	6584 <__alt_data_end+0xf0006584>
    67ec:	01400434 	movhi	r5,16
    67f0:	0007883a 	mov	r3,zero
    67f4:	297fffc4 	addi	r5,r5,-1
    67f8:	04bfffc4 	movi	r18,-1
    67fc:	0081ffc4 	movi	r2,2047
    6800:	003fa106 	br	6688 <__alt_data_end+0xf0006688>
    6804:	00c00044 	movi	r3,1
    6808:	1887c83a 	sub	r3,r3,r2
    680c:	01000e04 	movi	r4,56
    6810:	20c1210e 	bge	r4,r3,6c98 <__divdf3+0x78c>
    6814:	98c0004c 	andi	r3,r19,1
    6818:	0005883a 	mov	r2,zero
    681c:	000b883a 	mov	r5,zero
    6820:	0025883a 	mov	r18,zero
    6824:	003f9806 	br	6688 <__alt_data_end+0xf0006688>
    6828:	8c00fd36 	bltu	r17,r16,6c20 <__divdf3+0x714>
    682c:	8440fb26 	beq	r16,r17,6c1c <__divdf3+0x710>
    6830:	8007883a 	mov	r3,r16
    6834:	ad7fffc4 	addi	r21,r21,-1
    6838:	0021883a 	mov	r16,zero
    683c:	4004d63a 	srli	r2,r8,24
    6840:	8822923a 	slli	r17,r17,8
    6844:	1809883a 	mov	r4,r3
    6848:	402c923a 	slli	r22,r8,8
    684c:	88b8b03a 	or	fp,r17,r2
    6850:	e028d43a 	srli	r20,fp,16
    6854:	d8c00015 	stw	r3,0(sp)
    6858:	e5ffffcc 	andi	r23,fp,65535
    685c:	a00b883a 	mov	r5,r20
    6860:	000819c0 	call	819c <__udivsi3>
    6864:	d8c00017 	ldw	r3,0(sp)
    6868:	a00b883a 	mov	r5,r20
    686c:	d8800315 	stw	r2,12(sp)
    6870:	1809883a 	mov	r4,r3
    6874:	00082000 	call	8200 <__umodsi3>
    6878:	d9800317 	ldw	r6,12(sp)
    687c:	1006943a 	slli	r3,r2,16
    6880:	9004d43a 	srli	r2,r18,16
    6884:	b9a3383a 	mul	r17,r23,r6
    6888:	10c4b03a 	or	r2,r2,r3
    688c:	1440062e 	bgeu	r2,r17,68a8 <__divdf3+0x39c>
    6890:	1705883a 	add	r2,r2,fp
    6894:	30ffffc4 	addi	r3,r6,-1
    6898:	1700ee36 	bltu	r2,fp,6c54 <__divdf3+0x748>
    689c:	1440ed2e 	bgeu	r2,r17,6c54 <__divdf3+0x748>
    68a0:	31bfff84 	addi	r6,r6,-2
    68a4:	1705883a 	add	r2,r2,fp
    68a8:	1463c83a 	sub	r17,r2,r17
    68ac:	a00b883a 	mov	r5,r20
    68b0:	8809883a 	mov	r4,r17
    68b4:	d9800315 	stw	r6,12(sp)
    68b8:	000819c0 	call	819c <__udivsi3>
    68bc:	a00b883a 	mov	r5,r20
    68c0:	8809883a 	mov	r4,r17
    68c4:	d8800215 	stw	r2,8(sp)
    68c8:	00082000 	call	8200 <__umodsi3>
    68cc:	d9c00217 	ldw	r7,8(sp)
    68d0:	1004943a 	slli	r2,r2,16
    68d4:	94bfffcc 	andi	r18,r18,65535
    68d8:	b9d1383a 	mul	r8,r23,r7
    68dc:	90a4b03a 	or	r18,r18,r2
    68e0:	d9800317 	ldw	r6,12(sp)
    68e4:	9200062e 	bgeu	r18,r8,6900 <__divdf3+0x3f4>
    68e8:	9725883a 	add	r18,r18,fp
    68ec:	38bfffc4 	addi	r2,r7,-1
    68f0:	9700d636 	bltu	r18,fp,6c4c <__divdf3+0x740>
    68f4:	9200d52e 	bgeu	r18,r8,6c4c <__divdf3+0x740>
    68f8:	39ffff84 	addi	r7,r7,-2
    68fc:	9725883a 	add	r18,r18,fp
    6900:	3004943a 	slli	r2,r6,16
    6904:	b012d43a 	srli	r9,r22,16
    6908:	b1bfffcc 	andi	r6,r22,65535
    690c:	11e2b03a 	or	r17,r2,r7
    6910:	8806d43a 	srli	r3,r17,16
    6914:	893fffcc 	andi	r4,r17,65535
    6918:	218b383a 	mul	r5,r4,r6
    691c:	30c5383a 	mul	r2,r6,r3
    6920:	2249383a 	mul	r4,r4,r9
    6924:	280ed43a 	srli	r7,r5,16
    6928:	9225c83a 	sub	r18,r18,r8
    692c:	2089883a 	add	r4,r4,r2
    6930:	3909883a 	add	r4,r7,r4
    6934:	1a47383a 	mul	r3,r3,r9
    6938:	2080022e 	bgeu	r4,r2,6944 <__divdf3+0x438>
    693c:	00800074 	movhi	r2,1
    6940:	1887883a 	add	r3,r3,r2
    6944:	2004d43a 	srli	r2,r4,16
    6948:	2008943a 	slli	r4,r4,16
    694c:	297fffcc 	andi	r5,r5,65535
    6950:	10c7883a 	add	r3,r2,r3
    6954:	2149883a 	add	r4,r4,r5
    6958:	90c0a536 	bltu	r18,r3,6bf0 <__divdf3+0x6e4>
    695c:	90c0bf26 	beq	r18,r3,6c5c <__divdf3+0x750>
    6960:	90c7c83a 	sub	r3,r18,r3
    6964:	810fc83a 	sub	r7,r16,r4
    6968:	81e5803a 	cmpltu	r18,r16,r7
    696c:	1ca5c83a 	sub	r18,r3,r18
    6970:	e480c126 	beq	fp,r18,6c78 <__divdf3+0x76c>
    6974:	a00b883a 	mov	r5,r20
    6978:	9009883a 	mov	r4,r18
    697c:	d9800315 	stw	r6,12(sp)
    6980:	d9c00215 	stw	r7,8(sp)
    6984:	da400115 	stw	r9,4(sp)
    6988:	000819c0 	call	819c <__udivsi3>
    698c:	a00b883a 	mov	r5,r20
    6990:	9009883a 	mov	r4,r18
    6994:	d8800015 	stw	r2,0(sp)
    6998:	00082000 	call	8200 <__umodsi3>
    699c:	d9c00217 	ldw	r7,8(sp)
    69a0:	da000017 	ldw	r8,0(sp)
    69a4:	1006943a 	slli	r3,r2,16
    69a8:	3804d43a 	srli	r2,r7,16
    69ac:	ba21383a 	mul	r16,r23,r8
    69b0:	d9800317 	ldw	r6,12(sp)
    69b4:	10c4b03a 	or	r2,r2,r3
    69b8:	da400117 	ldw	r9,4(sp)
    69bc:	1400062e 	bgeu	r2,r16,69d8 <__divdf3+0x4cc>
    69c0:	1705883a 	add	r2,r2,fp
    69c4:	40ffffc4 	addi	r3,r8,-1
    69c8:	1700ad36 	bltu	r2,fp,6c80 <__divdf3+0x774>
    69cc:	1400ac2e 	bgeu	r2,r16,6c80 <__divdf3+0x774>
    69d0:	423fff84 	addi	r8,r8,-2
    69d4:	1705883a 	add	r2,r2,fp
    69d8:	1421c83a 	sub	r16,r2,r16
    69dc:	a00b883a 	mov	r5,r20
    69e0:	8009883a 	mov	r4,r16
    69e4:	d9800315 	stw	r6,12(sp)
    69e8:	d9c00215 	stw	r7,8(sp)
    69ec:	da000015 	stw	r8,0(sp)
    69f0:	da400115 	stw	r9,4(sp)
    69f4:	000819c0 	call	819c <__udivsi3>
    69f8:	8009883a 	mov	r4,r16
    69fc:	a00b883a 	mov	r5,r20
    6a00:	1025883a 	mov	r18,r2
    6a04:	00082000 	call	8200 <__umodsi3>
    6a08:	d9c00217 	ldw	r7,8(sp)
    6a0c:	1004943a 	slli	r2,r2,16
    6a10:	bcaf383a 	mul	r23,r23,r18
    6a14:	393fffcc 	andi	r4,r7,65535
    6a18:	2088b03a 	or	r4,r4,r2
    6a1c:	d9800317 	ldw	r6,12(sp)
    6a20:	da000017 	ldw	r8,0(sp)
    6a24:	da400117 	ldw	r9,4(sp)
    6a28:	25c0062e 	bgeu	r4,r23,6a44 <__divdf3+0x538>
    6a2c:	2709883a 	add	r4,r4,fp
    6a30:	90bfffc4 	addi	r2,r18,-1
    6a34:	27009436 	bltu	r4,fp,6c88 <__divdf3+0x77c>
    6a38:	25c0932e 	bgeu	r4,r23,6c88 <__divdf3+0x77c>
    6a3c:	94bfff84 	addi	r18,r18,-2
    6a40:	2709883a 	add	r4,r4,fp
    6a44:	4004943a 	slli	r2,r8,16
    6a48:	25efc83a 	sub	r23,r4,r23
    6a4c:	1490b03a 	or	r8,r2,r18
    6a50:	4008d43a 	srli	r4,r8,16
    6a54:	40ffffcc 	andi	r3,r8,65535
    6a58:	30c5383a 	mul	r2,r6,r3
    6a5c:	1a47383a 	mul	r3,r3,r9
    6a60:	310d383a 	mul	r6,r6,r4
    6a64:	100ad43a 	srli	r5,r2,16
    6a68:	4913383a 	mul	r9,r9,r4
    6a6c:	1987883a 	add	r3,r3,r6
    6a70:	28c7883a 	add	r3,r5,r3
    6a74:	1980022e 	bgeu	r3,r6,6a80 <__divdf3+0x574>
    6a78:	01000074 	movhi	r4,1
    6a7c:	4913883a 	add	r9,r9,r4
    6a80:	1808d43a 	srli	r4,r3,16
    6a84:	1806943a 	slli	r3,r3,16
    6a88:	10bfffcc 	andi	r2,r2,65535
    6a8c:	2253883a 	add	r9,r4,r9
    6a90:	1887883a 	add	r3,r3,r2
    6a94:	ba403836 	bltu	r23,r9,6b78 <__divdf3+0x66c>
    6a98:	ba403626 	beq	r23,r9,6b74 <__divdf3+0x668>
    6a9c:	42000054 	ori	r8,r8,1
    6aa0:	a880ffc4 	addi	r2,r21,1023
    6aa4:	00bf570e 	bge	zero,r2,6804 <__alt_data_end+0xf0006804>
    6aa8:	40c001cc 	andi	r3,r8,7
    6aac:	18000726 	beq	r3,zero,6acc <__divdf3+0x5c0>
    6ab0:	40c003cc 	andi	r3,r8,15
    6ab4:	01000104 	movi	r4,4
    6ab8:	19000426 	beq	r3,r4,6acc <__divdf3+0x5c0>
    6abc:	4107883a 	add	r3,r8,r4
    6ac0:	1a11803a 	cmpltu	r8,r3,r8
    6ac4:	8a23883a 	add	r17,r17,r8
    6ac8:	1811883a 	mov	r8,r3
    6acc:	88c0402c 	andhi	r3,r17,256
    6ad0:	18000426 	beq	r3,zero,6ae4 <__divdf3+0x5d8>
    6ad4:	00ffc034 	movhi	r3,65280
    6ad8:	18ffffc4 	addi	r3,r3,-1
    6adc:	a8810004 	addi	r2,r21,1024
    6ae0:	88e2703a 	and	r17,r17,r3
    6ae4:	00c1ff84 	movi	r3,2046
    6ae8:	18bee316 	blt	r3,r2,6678 <__alt_data_end+0xf0006678>
    6aec:	8824977a 	slli	r18,r17,29
    6af0:	4010d0fa 	srli	r8,r8,3
    6af4:	8822927a 	slli	r17,r17,9
    6af8:	1081ffcc 	andi	r2,r2,2047
    6afc:	9224b03a 	or	r18,r18,r8
    6b00:	880ad33a 	srli	r5,r17,12
    6b04:	98c0004c 	andi	r3,r19,1
    6b08:	003edf06 	br	6688 <__alt_data_end+0xf0006688>
    6b0c:	8080022c 	andhi	r2,r16,8
    6b10:	10001226 	beq	r2,zero,6b5c <__divdf3+0x650>
    6b14:	8880022c 	andhi	r2,r17,8
    6b18:	1000101e 	bne	r2,zero,6b5c <__divdf3+0x650>
    6b1c:	00800434 	movhi	r2,16
    6b20:	89400234 	orhi	r5,r17,8
    6b24:	10bfffc4 	addi	r2,r2,-1
    6b28:	b007883a 	mov	r3,r22
    6b2c:	288a703a 	and	r5,r5,r2
    6b30:	4025883a 	mov	r18,r8
    6b34:	003f3106 	br	67fc <__alt_data_end+0xf00067fc>
    6b38:	008000c4 	movi	r2,3
    6b3c:	3880a626 	beq	r7,r2,6dd8 <__divdf3+0x8cc>
    6b40:	00800044 	movi	r2,1
    6b44:	3880521e 	bne	r7,r2,6c90 <__divdf3+0x784>
    6b48:	b807883a 	mov	r3,r23
    6b4c:	0005883a 	mov	r2,zero
    6b50:	000b883a 	mov	r5,zero
    6b54:	0025883a 	mov	r18,zero
    6b58:	003ecb06 	br	6688 <__alt_data_end+0xf0006688>
    6b5c:	00800434 	movhi	r2,16
    6b60:	81400234 	orhi	r5,r16,8
    6b64:	10bfffc4 	addi	r2,r2,-1
    6b68:	a007883a 	mov	r3,r20
    6b6c:	288a703a 	and	r5,r5,r2
    6b70:	003f2206 	br	67fc <__alt_data_end+0xf00067fc>
    6b74:	183fca26 	beq	r3,zero,6aa0 <__alt_data_end+0xf0006aa0>
    6b78:	e5ef883a 	add	r23,fp,r23
    6b7c:	40bfffc4 	addi	r2,r8,-1
    6b80:	bf00392e 	bgeu	r23,fp,6c68 <__divdf3+0x75c>
    6b84:	1011883a 	mov	r8,r2
    6b88:	ba7fc41e 	bne	r23,r9,6a9c <__alt_data_end+0xf0006a9c>
    6b8c:	b0ffc31e 	bne	r22,r3,6a9c <__alt_data_end+0xf0006a9c>
    6b90:	003fc306 	br	6aa0 <__alt_data_end+0xf0006aa0>
    6b94:	143ff604 	addi	r16,r2,-40
    6b98:	9c20983a 	sll	r16,r19,r16
    6b9c:	0025883a 	mov	r18,zero
    6ba0:	003ee206 	br	672c <__alt_data_end+0xf000672c>
    6ba4:	d9800315 	stw	r6,12(sp)
    6ba8:	d9c00215 	stw	r7,8(sp)
    6bac:	00080400 	call	8040 <__clzsi2>
    6bb0:	10800804 	addi	r2,r2,32
    6bb4:	d9c00217 	ldw	r7,8(sp)
    6bb8:	d9800317 	ldw	r6,12(sp)
    6bbc:	003ed106 	br	6704 <__alt_data_end+0xf0006704>
    6bc0:	147ff604 	addi	r17,r2,-40
    6bc4:	3462983a 	sll	r17,r6,r17
    6bc8:	0011883a 	mov	r8,zero
    6bcc:	003ef506 	br	67a4 <__alt_data_end+0xf00067a4>
    6bd0:	3009883a 	mov	r4,r6
    6bd4:	d9800315 	stw	r6,12(sp)
    6bd8:	da400115 	stw	r9,4(sp)
    6bdc:	00080400 	call	8040 <__clzsi2>
    6be0:	10800804 	addi	r2,r2,32
    6be4:	da400117 	ldw	r9,4(sp)
    6be8:	d9800317 	ldw	r6,12(sp)
    6bec:	003ee306 	br	677c <__alt_data_end+0xf000677c>
    6bf0:	85a1883a 	add	r16,r16,r22
    6bf4:	8585803a 	cmpltu	r2,r16,r22
    6bf8:	1705883a 	add	r2,r2,fp
    6bfc:	14a5883a 	add	r18,r2,r18
    6c00:	88bfffc4 	addi	r2,r17,-1
    6c04:	e4800c2e 	bgeu	fp,r18,6c38 <__divdf3+0x72c>
    6c08:	90c03e36 	bltu	r18,r3,6d04 <__divdf3+0x7f8>
    6c0c:	1c806926 	beq	r3,r18,6db4 <__divdf3+0x8a8>
    6c10:	90c7c83a 	sub	r3,r18,r3
    6c14:	1023883a 	mov	r17,r2
    6c18:	003f5206 	br	6964 <__alt_data_end+0xf0006964>
    6c1c:	923f0436 	bltu	r18,r8,6830 <__alt_data_end+0xf0006830>
    6c20:	800897fa 	slli	r4,r16,31
    6c24:	9004d07a 	srli	r2,r18,1
    6c28:	8006d07a 	srli	r3,r16,1
    6c2c:	902097fa 	slli	r16,r18,31
    6c30:	20a4b03a 	or	r18,r4,r2
    6c34:	003f0106 	br	683c <__alt_data_end+0xf000683c>
    6c38:	e4bff51e 	bne	fp,r18,6c10 <__alt_data_end+0xf0006c10>
    6c3c:	85bff22e 	bgeu	r16,r22,6c08 <__alt_data_end+0xf0006c08>
    6c40:	e0c7c83a 	sub	r3,fp,r3
    6c44:	1023883a 	mov	r17,r2
    6c48:	003f4606 	br	6964 <__alt_data_end+0xf0006964>
    6c4c:	100f883a 	mov	r7,r2
    6c50:	003f2b06 	br	6900 <__alt_data_end+0xf0006900>
    6c54:	180d883a 	mov	r6,r3
    6c58:	003f1306 	br	68a8 <__alt_data_end+0xf00068a8>
    6c5c:	813fe436 	bltu	r16,r4,6bf0 <__alt_data_end+0xf0006bf0>
    6c60:	0007883a 	mov	r3,zero
    6c64:	003f3f06 	br	6964 <__alt_data_end+0xf0006964>
    6c68:	ba402c36 	bltu	r23,r9,6d1c <__divdf3+0x810>
    6c6c:	4dc05426 	beq	r9,r23,6dc0 <__divdf3+0x8b4>
    6c70:	1011883a 	mov	r8,r2
    6c74:	003f8906 	br	6a9c <__alt_data_end+0xf0006a9c>
    6c78:	023fffc4 	movi	r8,-1
    6c7c:	003f8806 	br	6aa0 <__alt_data_end+0xf0006aa0>
    6c80:	1811883a 	mov	r8,r3
    6c84:	003f5406 	br	69d8 <__alt_data_end+0xf00069d8>
    6c88:	1025883a 	mov	r18,r2
    6c8c:	003f6d06 	br	6a44 <__alt_data_end+0xf0006a44>
    6c90:	b827883a 	mov	r19,r23
    6c94:	003f8206 	br	6aa0 <__alt_data_end+0xf0006aa0>
    6c98:	010007c4 	movi	r4,31
    6c9c:	20c02616 	blt	r4,r3,6d38 <__divdf3+0x82c>
    6ca0:	00800804 	movi	r2,32
    6ca4:	10c5c83a 	sub	r2,r2,r3
    6ca8:	888a983a 	sll	r5,r17,r2
    6cac:	40c8d83a 	srl	r4,r8,r3
    6cb0:	4084983a 	sll	r2,r8,r2
    6cb4:	88e2d83a 	srl	r17,r17,r3
    6cb8:	2906b03a 	or	r3,r5,r4
    6cbc:	1004c03a 	cmpne	r2,r2,zero
    6cc0:	1886b03a 	or	r3,r3,r2
    6cc4:	188001cc 	andi	r2,r3,7
    6cc8:	10000726 	beq	r2,zero,6ce8 <__divdf3+0x7dc>
    6ccc:	188003cc 	andi	r2,r3,15
    6cd0:	01000104 	movi	r4,4
    6cd4:	11000426 	beq	r2,r4,6ce8 <__divdf3+0x7dc>
    6cd8:	1805883a 	mov	r2,r3
    6cdc:	10c00104 	addi	r3,r2,4
    6ce0:	1885803a 	cmpltu	r2,r3,r2
    6ce4:	88a3883a 	add	r17,r17,r2
    6ce8:	8880202c 	andhi	r2,r17,128
    6cec:	10002726 	beq	r2,zero,6d8c <__divdf3+0x880>
    6cf0:	98c0004c 	andi	r3,r19,1
    6cf4:	00800044 	movi	r2,1
    6cf8:	000b883a 	mov	r5,zero
    6cfc:	0025883a 	mov	r18,zero
    6d00:	003e6106 	br	6688 <__alt_data_end+0xf0006688>
    6d04:	85a1883a 	add	r16,r16,r22
    6d08:	8585803a 	cmpltu	r2,r16,r22
    6d0c:	1705883a 	add	r2,r2,fp
    6d10:	14a5883a 	add	r18,r2,r18
    6d14:	8c7fff84 	addi	r17,r17,-2
    6d18:	003f1106 	br	6960 <__alt_data_end+0xf0006960>
    6d1c:	b589883a 	add	r4,r22,r22
    6d20:	25ad803a 	cmpltu	r22,r4,r22
    6d24:	b739883a 	add	fp,r22,fp
    6d28:	40bfff84 	addi	r2,r8,-2
    6d2c:	bf2f883a 	add	r23,r23,fp
    6d30:	202d883a 	mov	r22,r4
    6d34:	003f9306 	br	6b84 <__alt_data_end+0xf0006b84>
    6d38:	013ff844 	movi	r4,-31
    6d3c:	2085c83a 	sub	r2,r4,r2
    6d40:	8888d83a 	srl	r4,r17,r2
    6d44:	00800804 	movi	r2,32
    6d48:	18802126 	beq	r3,r2,6dd0 <__divdf3+0x8c4>
    6d4c:	00801004 	movi	r2,64
    6d50:	10c5c83a 	sub	r2,r2,r3
    6d54:	8884983a 	sll	r2,r17,r2
    6d58:	1204b03a 	or	r2,r2,r8
    6d5c:	1004c03a 	cmpne	r2,r2,zero
    6d60:	2084b03a 	or	r2,r4,r2
    6d64:	144001cc 	andi	r17,r2,7
    6d68:	88000d1e 	bne	r17,zero,6da0 <__divdf3+0x894>
    6d6c:	000b883a 	mov	r5,zero
    6d70:	1024d0fa 	srli	r18,r2,3
    6d74:	98c0004c 	andi	r3,r19,1
    6d78:	0005883a 	mov	r2,zero
    6d7c:	9464b03a 	or	r18,r18,r17
    6d80:	003e4106 	br	6688 <__alt_data_end+0xf0006688>
    6d84:	1007883a 	mov	r3,r2
    6d88:	0023883a 	mov	r17,zero
    6d8c:	880a927a 	slli	r5,r17,9
    6d90:	1805883a 	mov	r2,r3
    6d94:	8822977a 	slli	r17,r17,29
    6d98:	280ad33a 	srli	r5,r5,12
    6d9c:	003ff406 	br	6d70 <__alt_data_end+0xf0006d70>
    6da0:	10c003cc 	andi	r3,r2,15
    6da4:	01000104 	movi	r4,4
    6da8:	193ff626 	beq	r3,r4,6d84 <__alt_data_end+0xf0006d84>
    6dac:	0023883a 	mov	r17,zero
    6db0:	003fca06 	br	6cdc <__alt_data_end+0xf0006cdc>
    6db4:	813fd336 	bltu	r16,r4,6d04 <__alt_data_end+0xf0006d04>
    6db8:	1023883a 	mov	r17,r2
    6dbc:	003fa806 	br	6c60 <__alt_data_end+0xf0006c60>
    6dc0:	b0ffd636 	bltu	r22,r3,6d1c <__alt_data_end+0xf0006d1c>
    6dc4:	1011883a 	mov	r8,r2
    6dc8:	b0ff341e 	bne	r22,r3,6a9c <__alt_data_end+0xf0006a9c>
    6dcc:	003f3406 	br	6aa0 <__alt_data_end+0xf0006aa0>
    6dd0:	0005883a 	mov	r2,zero
    6dd4:	003fe006 	br	6d58 <__alt_data_end+0xf0006d58>
    6dd8:	00800434 	movhi	r2,16
    6ddc:	89400234 	orhi	r5,r17,8
    6de0:	10bfffc4 	addi	r2,r2,-1
    6de4:	b807883a 	mov	r3,r23
    6de8:	288a703a 	and	r5,r5,r2
    6dec:	4025883a 	mov	r18,r8
    6df0:	003e8206 	br	67fc <__alt_data_end+0xf00067fc>

00006df4 <__gedf2>:
    6df4:	2804d53a 	srli	r2,r5,20
    6df8:	3806d53a 	srli	r3,r7,20
    6dfc:	02000434 	movhi	r8,16
    6e00:	423fffc4 	addi	r8,r8,-1
    6e04:	1081ffcc 	andi	r2,r2,2047
    6e08:	0241ffc4 	movi	r9,2047
    6e0c:	2a14703a 	and	r10,r5,r8
    6e10:	18c1ffcc 	andi	r3,r3,2047
    6e14:	3a10703a 	and	r8,r7,r8
    6e18:	280ad7fa 	srli	r5,r5,31
    6e1c:	380ed7fa 	srli	r7,r7,31
    6e20:	12401d26 	beq	r2,r9,6e98 <__gedf2+0xa4>
    6e24:	0241ffc4 	movi	r9,2047
    6e28:	1a401226 	beq	r3,r9,6e74 <__gedf2+0x80>
    6e2c:	1000081e 	bne	r2,zero,6e50 <__gedf2+0x5c>
    6e30:	2296b03a 	or	r11,r4,r10
    6e34:	5813003a 	cmpeq	r9,r11,zero
    6e38:	1800091e 	bne	r3,zero,6e60 <__gedf2+0x6c>
    6e3c:	3218b03a 	or	r12,r6,r8
    6e40:	6000071e 	bne	r12,zero,6e60 <__gedf2+0x6c>
    6e44:	0005883a 	mov	r2,zero
    6e48:	5800101e 	bne	r11,zero,6e8c <__gedf2+0x98>
    6e4c:	f800283a 	ret
    6e50:	18000c1e 	bne	r3,zero,6e84 <__gedf2+0x90>
    6e54:	3212b03a 	or	r9,r6,r8
    6e58:	48000c26 	beq	r9,zero,6e8c <__gedf2+0x98>
    6e5c:	0013883a 	mov	r9,zero
    6e60:	39c03fcc 	andi	r7,r7,255
    6e64:	48000826 	beq	r9,zero,6e88 <__gedf2+0x94>
    6e68:	38000926 	beq	r7,zero,6e90 <__gedf2+0x9c>
    6e6c:	00800044 	movi	r2,1
    6e70:	f800283a 	ret
    6e74:	3212b03a 	or	r9,r6,r8
    6e78:	483fec26 	beq	r9,zero,6e2c <__alt_data_end+0xf0006e2c>
    6e7c:	00bfff84 	movi	r2,-2
    6e80:	f800283a 	ret
    6e84:	39c03fcc 	andi	r7,r7,255
    6e88:	29c00626 	beq	r5,r7,6ea4 <__gedf2+0xb0>
    6e8c:	283ff726 	beq	r5,zero,6e6c <__alt_data_end+0xf0006e6c>
    6e90:	00bfffc4 	movi	r2,-1
    6e94:	f800283a 	ret
    6e98:	2292b03a 	or	r9,r4,r10
    6e9c:	483fe126 	beq	r9,zero,6e24 <__alt_data_end+0xf0006e24>
    6ea0:	003ff606 	br	6e7c <__alt_data_end+0xf0006e7c>
    6ea4:	18bff916 	blt	r3,r2,6e8c <__alt_data_end+0xf0006e8c>
    6ea8:	10c00316 	blt	r2,r3,6eb8 <__gedf2+0xc4>
    6eac:	42bff736 	bltu	r8,r10,6e8c <__alt_data_end+0xf0006e8c>
    6eb0:	52000326 	beq	r10,r8,6ec0 <__gedf2+0xcc>
    6eb4:	5200042e 	bgeu	r10,r8,6ec8 <__gedf2+0xd4>
    6eb8:	283fec1e 	bne	r5,zero,6e6c <__alt_data_end+0xf0006e6c>
    6ebc:	003ff406 	br	6e90 <__alt_data_end+0xf0006e90>
    6ec0:	313ff236 	bltu	r6,r4,6e8c <__alt_data_end+0xf0006e8c>
    6ec4:	21bffc36 	bltu	r4,r6,6eb8 <__alt_data_end+0xf0006eb8>
    6ec8:	0005883a 	mov	r2,zero
    6ecc:	f800283a 	ret

00006ed0 <__muldf3>:
    6ed0:	defff304 	addi	sp,sp,-52
    6ed4:	2804d53a 	srli	r2,r5,20
    6ed8:	dd800915 	stw	r22,36(sp)
    6edc:	282cd7fa 	srli	r22,r5,31
    6ee0:	dc000315 	stw	r16,12(sp)
    6ee4:	04000434 	movhi	r16,16
    6ee8:	dd400815 	stw	r21,32(sp)
    6eec:	dc800515 	stw	r18,20(sp)
    6ef0:	843fffc4 	addi	r16,r16,-1
    6ef4:	dfc00c15 	stw	ra,48(sp)
    6ef8:	df000b15 	stw	fp,44(sp)
    6efc:	ddc00a15 	stw	r23,40(sp)
    6f00:	dd000715 	stw	r20,28(sp)
    6f04:	dcc00615 	stw	r19,24(sp)
    6f08:	dc400415 	stw	r17,16(sp)
    6f0c:	1481ffcc 	andi	r18,r2,2047
    6f10:	2c20703a 	and	r16,r5,r16
    6f14:	b02b883a 	mov	r21,r22
    6f18:	b2403fcc 	andi	r9,r22,255
    6f1c:	90006026 	beq	r18,zero,70a0 <__muldf3+0x1d0>
    6f20:	0081ffc4 	movi	r2,2047
    6f24:	2029883a 	mov	r20,r4
    6f28:	90803626 	beq	r18,r2,7004 <__muldf3+0x134>
    6f2c:	80800434 	orhi	r2,r16,16
    6f30:	100490fa 	slli	r2,r2,3
    6f34:	2020d77a 	srli	r16,r4,29
    6f38:	202890fa 	slli	r20,r4,3
    6f3c:	94bf0044 	addi	r18,r18,-1023
    6f40:	80a0b03a 	or	r16,r16,r2
    6f44:	0027883a 	mov	r19,zero
    6f48:	0039883a 	mov	fp,zero
    6f4c:	3804d53a 	srli	r2,r7,20
    6f50:	382ed7fa 	srli	r23,r7,31
    6f54:	04400434 	movhi	r17,16
    6f58:	8c7fffc4 	addi	r17,r17,-1
    6f5c:	1081ffcc 	andi	r2,r2,2047
    6f60:	3011883a 	mov	r8,r6
    6f64:	3c62703a 	and	r17,r7,r17
    6f68:	ba803fcc 	andi	r10,r23,255
    6f6c:	10006d26 	beq	r2,zero,7124 <__muldf3+0x254>
    6f70:	00c1ffc4 	movi	r3,2047
    6f74:	10c06526 	beq	r2,r3,710c <__muldf3+0x23c>
    6f78:	88c00434 	orhi	r3,r17,16
    6f7c:	180690fa 	slli	r3,r3,3
    6f80:	3022d77a 	srli	r17,r6,29
    6f84:	301090fa 	slli	r8,r6,3
    6f88:	10bf0044 	addi	r2,r2,-1023
    6f8c:	88e2b03a 	or	r17,r17,r3
    6f90:	000b883a 	mov	r5,zero
    6f94:	9085883a 	add	r2,r18,r2
    6f98:	2cc8b03a 	or	r4,r5,r19
    6f9c:	00c003c4 	movi	r3,15
    6fa0:	bdacf03a 	xor	r22,r23,r22
    6fa4:	12c00044 	addi	r11,r2,1
    6fa8:	19009936 	bltu	r3,r4,7210 <__muldf3+0x340>
    6fac:	200890ba 	slli	r4,r4,2
    6fb0:	00c00034 	movhi	r3,0
    6fb4:	18dbf104 	addi	r3,r3,28612
    6fb8:	20c9883a 	add	r4,r4,r3
    6fbc:	20c00017 	ldw	r3,0(r4)
    6fc0:	1800683a 	jmp	r3
    6fc4:	00007210 	cmplti	zero,zero,456
    6fc8:	00007024 	muli	zero,zero,448
    6fcc:	00007024 	muli	zero,zero,448
    6fd0:	00007020 	cmpeqi	zero,zero,448
    6fd4:	000071ec 	andhi	zero,zero,455
    6fd8:	000071ec 	andhi	zero,zero,455
    6fdc:	000071d4 	movui	zero,455
    6fe0:	00007020 	cmpeqi	zero,zero,448
    6fe4:	000071ec 	andhi	zero,zero,455
    6fe8:	000071d4 	movui	zero,455
    6fec:	000071ec 	andhi	zero,zero,455
    6ff0:	00007020 	cmpeqi	zero,zero,448
    6ff4:	000071fc 	xorhi	zero,zero,455
    6ff8:	000071fc 	xorhi	zero,zero,455
    6ffc:	000071fc 	xorhi	zero,zero,455
    7000:	00007418 	cmpnei	zero,zero,464
    7004:	2404b03a 	or	r2,r4,r16
    7008:	10006f1e 	bne	r2,zero,71c8 <__muldf3+0x2f8>
    700c:	04c00204 	movi	r19,8
    7010:	0021883a 	mov	r16,zero
    7014:	0029883a 	mov	r20,zero
    7018:	07000084 	movi	fp,2
    701c:	003fcb06 	br	6f4c <__alt_data_end+0xf0006f4c>
    7020:	502d883a 	mov	r22,r10
    7024:	00800084 	movi	r2,2
    7028:	28805726 	beq	r5,r2,7188 <__muldf3+0x2b8>
    702c:	008000c4 	movi	r2,3
    7030:	28816626 	beq	r5,r2,75cc <__muldf3+0x6fc>
    7034:	00800044 	movi	r2,1
    7038:	2881411e 	bne	r5,r2,7540 <__muldf3+0x670>
    703c:	b02b883a 	mov	r21,r22
    7040:	0005883a 	mov	r2,zero
    7044:	000b883a 	mov	r5,zero
    7048:	0029883a 	mov	r20,zero
    704c:	1004953a 	slli	r2,r2,20
    7050:	a8c03fcc 	andi	r3,r21,255
    7054:	04400434 	movhi	r17,16
    7058:	8c7fffc4 	addi	r17,r17,-1
    705c:	180697fa 	slli	r3,r3,31
    7060:	2c4a703a 	and	r5,r5,r17
    7064:	288ab03a 	or	r5,r5,r2
    7068:	28c6b03a 	or	r3,r5,r3
    706c:	a005883a 	mov	r2,r20
    7070:	dfc00c17 	ldw	ra,48(sp)
    7074:	df000b17 	ldw	fp,44(sp)
    7078:	ddc00a17 	ldw	r23,40(sp)
    707c:	dd800917 	ldw	r22,36(sp)
    7080:	dd400817 	ldw	r21,32(sp)
    7084:	dd000717 	ldw	r20,28(sp)
    7088:	dcc00617 	ldw	r19,24(sp)
    708c:	dc800517 	ldw	r18,20(sp)
    7090:	dc400417 	ldw	r17,16(sp)
    7094:	dc000317 	ldw	r16,12(sp)
    7098:	dec00d04 	addi	sp,sp,52
    709c:	f800283a 	ret
    70a0:	2404b03a 	or	r2,r4,r16
    70a4:	2027883a 	mov	r19,r4
    70a8:	10004226 	beq	r2,zero,71b4 <__muldf3+0x2e4>
    70ac:	8000fc26 	beq	r16,zero,74a0 <__muldf3+0x5d0>
    70b0:	8009883a 	mov	r4,r16
    70b4:	d9800215 	stw	r6,8(sp)
    70b8:	d9c00015 	stw	r7,0(sp)
    70bc:	da400115 	stw	r9,4(sp)
    70c0:	00080400 	call	8040 <__clzsi2>
    70c4:	d9800217 	ldw	r6,8(sp)
    70c8:	d9c00017 	ldw	r7,0(sp)
    70cc:	da400117 	ldw	r9,4(sp)
    70d0:	113ffd44 	addi	r4,r2,-11
    70d4:	00c00704 	movi	r3,28
    70d8:	1900ed16 	blt	r3,r4,7490 <__muldf3+0x5c0>
    70dc:	00c00744 	movi	r3,29
    70e0:	147ffe04 	addi	r17,r2,-8
    70e4:	1907c83a 	sub	r3,r3,r4
    70e8:	8460983a 	sll	r16,r16,r17
    70ec:	98c6d83a 	srl	r3,r19,r3
    70f0:	9c68983a 	sll	r20,r19,r17
    70f4:	1c20b03a 	or	r16,r3,r16
    70f8:	1080fcc4 	addi	r2,r2,1011
    70fc:	00a5c83a 	sub	r18,zero,r2
    7100:	0027883a 	mov	r19,zero
    7104:	0039883a 	mov	fp,zero
    7108:	003f9006 	br	6f4c <__alt_data_end+0xf0006f4c>
    710c:	3446b03a 	or	r3,r6,r17
    7110:	1800261e 	bne	r3,zero,71ac <__muldf3+0x2dc>
    7114:	0023883a 	mov	r17,zero
    7118:	0011883a 	mov	r8,zero
    711c:	01400084 	movi	r5,2
    7120:	003f9c06 	br	6f94 <__alt_data_end+0xf0006f94>
    7124:	3446b03a 	or	r3,r6,r17
    7128:	18001c26 	beq	r3,zero,719c <__muldf3+0x2cc>
    712c:	8800ce26 	beq	r17,zero,7468 <__muldf3+0x598>
    7130:	8809883a 	mov	r4,r17
    7134:	d9800215 	stw	r6,8(sp)
    7138:	da400115 	stw	r9,4(sp)
    713c:	da800015 	stw	r10,0(sp)
    7140:	00080400 	call	8040 <__clzsi2>
    7144:	d9800217 	ldw	r6,8(sp)
    7148:	da400117 	ldw	r9,4(sp)
    714c:	da800017 	ldw	r10,0(sp)
    7150:	113ffd44 	addi	r4,r2,-11
    7154:	00c00704 	movi	r3,28
    7158:	1900bf16 	blt	r3,r4,7458 <__muldf3+0x588>
    715c:	00c00744 	movi	r3,29
    7160:	123ffe04 	addi	r8,r2,-8
    7164:	1907c83a 	sub	r3,r3,r4
    7168:	8a22983a 	sll	r17,r17,r8
    716c:	30c6d83a 	srl	r3,r6,r3
    7170:	3210983a 	sll	r8,r6,r8
    7174:	1c62b03a 	or	r17,r3,r17
    7178:	1080fcc4 	addi	r2,r2,1011
    717c:	0085c83a 	sub	r2,zero,r2
    7180:	000b883a 	mov	r5,zero
    7184:	003f8306 	br	6f94 <__alt_data_end+0xf0006f94>
    7188:	b02b883a 	mov	r21,r22
    718c:	0081ffc4 	movi	r2,2047
    7190:	000b883a 	mov	r5,zero
    7194:	0029883a 	mov	r20,zero
    7198:	003fac06 	br	704c <__alt_data_end+0xf000704c>
    719c:	0023883a 	mov	r17,zero
    71a0:	0011883a 	mov	r8,zero
    71a4:	01400044 	movi	r5,1
    71a8:	003f7a06 	br	6f94 <__alt_data_end+0xf0006f94>
    71ac:	014000c4 	movi	r5,3
    71b0:	003f7806 	br	6f94 <__alt_data_end+0xf0006f94>
    71b4:	04c00104 	movi	r19,4
    71b8:	0021883a 	mov	r16,zero
    71bc:	0029883a 	mov	r20,zero
    71c0:	07000044 	movi	fp,1
    71c4:	003f6106 	br	6f4c <__alt_data_end+0xf0006f4c>
    71c8:	04c00304 	movi	r19,12
    71cc:	070000c4 	movi	fp,3
    71d0:	003f5e06 	br	6f4c <__alt_data_end+0xf0006f4c>
    71d4:	01400434 	movhi	r5,16
    71d8:	002b883a 	mov	r21,zero
    71dc:	297fffc4 	addi	r5,r5,-1
    71e0:	053fffc4 	movi	r20,-1
    71e4:	0081ffc4 	movi	r2,2047
    71e8:	003f9806 	br	704c <__alt_data_end+0xf000704c>
    71ec:	8023883a 	mov	r17,r16
    71f0:	a011883a 	mov	r8,r20
    71f4:	e00b883a 	mov	r5,fp
    71f8:	003f8a06 	br	7024 <__alt_data_end+0xf0007024>
    71fc:	8023883a 	mov	r17,r16
    7200:	a011883a 	mov	r8,r20
    7204:	482d883a 	mov	r22,r9
    7208:	e00b883a 	mov	r5,fp
    720c:	003f8506 	br	7024 <__alt_data_end+0xf0007024>
    7210:	a00ad43a 	srli	r5,r20,16
    7214:	401ad43a 	srli	r13,r8,16
    7218:	a53fffcc 	andi	r20,r20,65535
    721c:	423fffcc 	andi	r8,r8,65535
    7220:	4519383a 	mul	r12,r8,r20
    7224:	4147383a 	mul	r3,r8,r5
    7228:	6d09383a 	mul	r4,r13,r20
    722c:	600cd43a 	srli	r6,r12,16
    7230:	2b5d383a 	mul	r14,r5,r13
    7234:	20c9883a 	add	r4,r4,r3
    7238:	310d883a 	add	r6,r6,r4
    723c:	30c0022e 	bgeu	r6,r3,7248 <__muldf3+0x378>
    7240:	00c00074 	movhi	r3,1
    7244:	70dd883a 	add	r14,r14,r3
    7248:	8826d43a 	srli	r19,r17,16
    724c:	8bffffcc 	andi	r15,r17,65535
    7250:	7d23383a 	mul	r17,r15,r20
    7254:	7949383a 	mul	r4,r15,r5
    7258:	9d29383a 	mul	r20,r19,r20
    725c:	8814d43a 	srli	r10,r17,16
    7260:	3012943a 	slli	r9,r6,16
    7264:	a129883a 	add	r20,r20,r4
    7268:	633fffcc 	andi	r12,r12,65535
    726c:	5515883a 	add	r10,r10,r20
    7270:	3006d43a 	srli	r3,r6,16
    7274:	4b13883a 	add	r9,r9,r12
    7278:	2ccb383a 	mul	r5,r5,r19
    727c:	5100022e 	bgeu	r10,r4,7288 <__muldf3+0x3b8>
    7280:	01000074 	movhi	r4,1
    7284:	290b883a 	add	r5,r5,r4
    7288:	802ad43a 	srli	r21,r16,16
    728c:	843fffcc 	andi	r16,r16,65535
    7290:	440d383a 	mul	r6,r8,r16
    7294:	4565383a 	mul	r18,r8,r21
    7298:	8349383a 	mul	r4,r16,r13
    729c:	500e943a 	slli	r7,r10,16
    72a0:	3010d43a 	srli	r8,r6,16
    72a4:	5028d43a 	srli	r20,r10,16
    72a8:	2489883a 	add	r4,r4,r18
    72ac:	8abfffcc 	andi	r10,r17,65535
    72b0:	3a95883a 	add	r10,r7,r10
    72b4:	4119883a 	add	r12,r8,r4
    72b8:	a169883a 	add	r20,r20,r5
    72bc:	1a87883a 	add	r3,r3,r10
    72c0:	6d5b383a 	mul	r13,r13,r21
    72c4:	6480022e 	bgeu	r12,r18,72d0 <__muldf3+0x400>
    72c8:	01000074 	movhi	r4,1
    72cc:	691b883a 	add	r13,r13,r4
    72d0:	7c25383a 	mul	r18,r15,r16
    72d4:	7d4b383a 	mul	r5,r15,r21
    72d8:	84cf383a 	mul	r7,r16,r19
    72dc:	901ed43a 	srli	r15,r18,16
    72e0:	6008d43a 	srli	r4,r12,16
    72e4:	6010943a 	slli	r8,r12,16
    72e8:	394f883a 	add	r7,r7,r5
    72ec:	333fffcc 	andi	r12,r6,65535
    72f0:	79df883a 	add	r15,r15,r7
    72f4:	235b883a 	add	r13,r4,r13
    72f8:	9d63383a 	mul	r17,r19,r21
    72fc:	4309883a 	add	r4,r8,r12
    7300:	7940022e 	bgeu	r15,r5,730c <__muldf3+0x43c>
    7304:	01400074 	movhi	r5,1
    7308:	8963883a 	add	r17,r17,r5
    730c:	780a943a 	slli	r5,r15,16
    7310:	91bfffcc 	andi	r6,r18,65535
    7314:	70c7883a 	add	r3,r14,r3
    7318:	298d883a 	add	r6,r5,r6
    731c:	1a8f803a 	cmpltu	r7,r3,r10
    7320:	350b883a 	add	r5,r6,r20
    7324:	20c7883a 	add	r3,r4,r3
    7328:	3955883a 	add	r10,r7,r5
    732c:	1909803a 	cmpltu	r4,r3,r4
    7330:	6a91883a 	add	r8,r13,r10
    7334:	780cd43a 	srli	r6,r15,16
    7338:	2219883a 	add	r12,r4,r8
    733c:	2d0b803a 	cmpltu	r5,r5,r20
    7340:	51cf803a 	cmpltu	r7,r10,r7
    7344:	29ceb03a 	or	r7,r5,r7
    7348:	4351803a 	cmpltu	r8,r8,r13
    734c:	610b803a 	cmpltu	r5,r12,r4
    7350:	4148b03a 	or	r4,r8,r5
    7354:	398f883a 	add	r7,r7,r6
    7358:	3909883a 	add	r4,r7,r4
    735c:	1810927a 	slli	r8,r3,9
    7360:	2449883a 	add	r4,r4,r17
    7364:	2008927a 	slli	r4,r4,9
    7368:	6022d5fa 	srli	r17,r12,23
    736c:	1806d5fa 	srli	r3,r3,23
    7370:	4252b03a 	or	r9,r8,r9
    7374:	600a927a 	slli	r5,r12,9
    7378:	4810c03a 	cmpne	r8,r9,zero
    737c:	2462b03a 	or	r17,r4,r17
    7380:	40c6b03a 	or	r3,r8,r3
    7384:	8900402c 	andhi	r4,r17,256
    7388:	1950b03a 	or	r8,r3,r5
    738c:	20000726 	beq	r4,zero,73ac <__muldf3+0x4dc>
    7390:	4006d07a 	srli	r3,r8,1
    7394:	880497fa 	slli	r2,r17,31
    7398:	4200004c 	andi	r8,r8,1
    739c:	8822d07a 	srli	r17,r17,1
    73a0:	1a10b03a 	or	r8,r3,r8
    73a4:	1210b03a 	or	r8,r2,r8
    73a8:	5805883a 	mov	r2,r11
    73ac:	1140ffc4 	addi	r5,r2,1023
    73b0:	0140440e 	bge	zero,r5,74c4 <__muldf3+0x5f4>
    73b4:	40c001cc 	andi	r3,r8,7
    73b8:	18000726 	beq	r3,zero,73d8 <__muldf3+0x508>
    73bc:	40c003cc 	andi	r3,r8,15
    73c0:	01000104 	movi	r4,4
    73c4:	19000426 	beq	r3,r4,73d8 <__muldf3+0x508>
    73c8:	4107883a 	add	r3,r8,r4
    73cc:	1a11803a 	cmpltu	r8,r3,r8
    73d0:	8a23883a 	add	r17,r17,r8
    73d4:	1811883a 	mov	r8,r3
    73d8:	88c0402c 	andhi	r3,r17,256
    73dc:	18000426 	beq	r3,zero,73f0 <__muldf3+0x520>
    73e0:	11410004 	addi	r5,r2,1024
    73e4:	00bfc034 	movhi	r2,65280
    73e8:	10bfffc4 	addi	r2,r2,-1
    73ec:	88a2703a 	and	r17,r17,r2
    73f0:	0081ff84 	movi	r2,2046
    73f4:	117f6416 	blt	r2,r5,7188 <__alt_data_end+0xf0007188>
    73f8:	8828977a 	slli	r20,r17,29
    73fc:	4010d0fa 	srli	r8,r8,3
    7400:	8822927a 	slli	r17,r17,9
    7404:	2881ffcc 	andi	r2,r5,2047
    7408:	a228b03a 	or	r20,r20,r8
    740c:	880ad33a 	srli	r5,r17,12
    7410:	b02b883a 	mov	r21,r22
    7414:	003f0d06 	br	704c <__alt_data_end+0xf000704c>
    7418:	8080022c 	andhi	r2,r16,8
    741c:	10000926 	beq	r2,zero,7444 <__muldf3+0x574>
    7420:	8880022c 	andhi	r2,r17,8
    7424:	1000071e 	bne	r2,zero,7444 <__muldf3+0x574>
    7428:	00800434 	movhi	r2,16
    742c:	89400234 	orhi	r5,r17,8
    7430:	10bfffc4 	addi	r2,r2,-1
    7434:	b82b883a 	mov	r21,r23
    7438:	288a703a 	and	r5,r5,r2
    743c:	4029883a 	mov	r20,r8
    7440:	003f6806 	br	71e4 <__alt_data_end+0xf00071e4>
    7444:	00800434 	movhi	r2,16
    7448:	81400234 	orhi	r5,r16,8
    744c:	10bfffc4 	addi	r2,r2,-1
    7450:	288a703a 	and	r5,r5,r2
    7454:	003f6306 	br	71e4 <__alt_data_end+0xf00071e4>
    7458:	147ff604 	addi	r17,r2,-40
    745c:	3462983a 	sll	r17,r6,r17
    7460:	0011883a 	mov	r8,zero
    7464:	003f4406 	br	7178 <__alt_data_end+0xf0007178>
    7468:	3009883a 	mov	r4,r6
    746c:	d9800215 	stw	r6,8(sp)
    7470:	da400115 	stw	r9,4(sp)
    7474:	da800015 	stw	r10,0(sp)
    7478:	00080400 	call	8040 <__clzsi2>
    747c:	10800804 	addi	r2,r2,32
    7480:	da800017 	ldw	r10,0(sp)
    7484:	da400117 	ldw	r9,4(sp)
    7488:	d9800217 	ldw	r6,8(sp)
    748c:	003f3006 	br	7150 <__alt_data_end+0xf0007150>
    7490:	143ff604 	addi	r16,r2,-40
    7494:	9c20983a 	sll	r16,r19,r16
    7498:	0029883a 	mov	r20,zero
    749c:	003f1606 	br	70f8 <__alt_data_end+0xf00070f8>
    74a0:	d9800215 	stw	r6,8(sp)
    74a4:	d9c00015 	stw	r7,0(sp)
    74a8:	da400115 	stw	r9,4(sp)
    74ac:	00080400 	call	8040 <__clzsi2>
    74b0:	10800804 	addi	r2,r2,32
    74b4:	da400117 	ldw	r9,4(sp)
    74b8:	d9c00017 	ldw	r7,0(sp)
    74bc:	d9800217 	ldw	r6,8(sp)
    74c0:	003f0306 	br	70d0 <__alt_data_end+0xf00070d0>
    74c4:	00c00044 	movi	r3,1
    74c8:	1947c83a 	sub	r3,r3,r5
    74cc:	00800e04 	movi	r2,56
    74d0:	10feda16 	blt	r2,r3,703c <__alt_data_end+0xf000703c>
    74d4:	008007c4 	movi	r2,31
    74d8:	10c01b16 	blt	r2,r3,7548 <__muldf3+0x678>
    74dc:	00800804 	movi	r2,32
    74e0:	10c5c83a 	sub	r2,r2,r3
    74e4:	888a983a 	sll	r5,r17,r2
    74e8:	40c8d83a 	srl	r4,r8,r3
    74ec:	4084983a 	sll	r2,r8,r2
    74f0:	88e2d83a 	srl	r17,r17,r3
    74f4:	2906b03a 	or	r3,r5,r4
    74f8:	1004c03a 	cmpne	r2,r2,zero
    74fc:	1886b03a 	or	r3,r3,r2
    7500:	188001cc 	andi	r2,r3,7
    7504:	10000726 	beq	r2,zero,7524 <__muldf3+0x654>
    7508:	188003cc 	andi	r2,r3,15
    750c:	01000104 	movi	r4,4
    7510:	11000426 	beq	r2,r4,7524 <__muldf3+0x654>
    7514:	1805883a 	mov	r2,r3
    7518:	10c00104 	addi	r3,r2,4
    751c:	1885803a 	cmpltu	r2,r3,r2
    7520:	88a3883a 	add	r17,r17,r2
    7524:	8880202c 	andhi	r2,r17,128
    7528:	10001c26 	beq	r2,zero,759c <__muldf3+0x6cc>
    752c:	b02b883a 	mov	r21,r22
    7530:	00800044 	movi	r2,1
    7534:	000b883a 	mov	r5,zero
    7538:	0029883a 	mov	r20,zero
    753c:	003ec306 	br	704c <__alt_data_end+0xf000704c>
    7540:	5805883a 	mov	r2,r11
    7544:	003f9906 	br	73ac <__alt_data_end+0xf00073ac>
    7548:	00bff844 	movi	r2,-31
    754c:	1145c83a 	sub	r2,r2,r5
    7550:	8888d83a 	srl	r4,r17,r2
    7554:	00800804 	movi	r2,32
    7558:	18801a26 	beq	r3,r2,75c4 <__muldf3+0x6f4>
    755c:	00801004 	movi	r2,64
    7560:	10c5c83a 	sub	r2,r2,r3
    7564:	8884983a 	sll	r2,r17,r2
    7568:	1204b03a 	or	r2,r2,r8
    756c:	1004c03a 	cmpne	r2,r2,zero
    7570:	2084b03a 	or	r2,r4,r2
    7574:	144001cc 	andi	r17,r2,7
    7578:	88000d1e 	bne	r17,zero,75b0 <__muldf3+0x6e0>
    757c:	000b883a 	mov	r5,zero
    7580:	1028d0fa 	srli	r20,r2,3
    7584:	b02b883a 	mov	r21,r22
    7588:	0005883a 	mov	r2,zero
    758c:	a468b03a 	or	r20,r20,r17
    7590:	003eae06 	br	704c <__alt_data_end+0xf000704c>
    7594:	1007883a 	mov	r3,r2
    7598:	0023883a 	mov	r17,zero
    759c:	880a927a 	slli	r5,r17,9
    75a0:	1805883a 	mov	r2,r3
    75a4:	8822977a 	slli	r17,r17,29
    75a8:	280ad33a 	srli	r5,r5,12
    75ac:	003ff406 	br	7580 <__alt_data_end+0xf0007580>
    75b0:	10c003cc 	andi	r3,r2,15
    75b4:	01000104 	movi	r4,4
    75b8:	193ff626 	beq	r3,r4,7594 <__alt_data_end+0xf0007594>
    75bc:	0023883a 	mov	r17,zero
    75c0:	003fd506 	br	7518 <__alt_data_end+0xf0007518>
    75c4:	0005883a 	mov	r2,zero
    75c8:	003fe706 	br	7568 <__alt_data_end+0xf0007568>
    75cc:	00800434 	movhi	r2,16
    75d0:	89400234 	orhi	r5,r17,8
    75d4:	10bfffc4 	addi	r2,r2,-1
    75d8:	b02b883a 	mov	r21,r22
    75dc:	288a703a 	and	r5,r5,r2
    75e0:	4029883a 	mov	r20,r8
    75e4:	003eff06 	br	71e4 <__alt_data_end+0xf00071e4>

000075e8 <__subdf3>:
    75e8:	02000434 	movhi	r8,16
    75ec:	423fffc4 	addi	r8,r8,-1
    75f0:	defffb04 	addi	sp,sp,-20
    75f4:	2a14703a 	and	r10,r5,r8
    75f8:	3812d53a 	srli	r9,r7,20
    75fc:	3a10703a 	and	r8,r7,r8
    7600:	2006d77a 	srli	r3,r4,29
    7604:	3004d77a 	srli	r2,r6,29
    7608:	dc000015 	stw	r16,0(sp)
    760c:	501490fa 	slli	r10,r10,3
    7610:	2820d53a 	srli	r16,r5,20
    7614:	401090fa 	slli	r8,r8,3
    7618:	dc800215 	stw	r18,8(sp)
    761c:	dc400115 	stw	r17,4(sp)
    7620:	dfc00415 	stw	ra,16(sp)
    7624:	202290fa 	slli	r17,r4,3
    7628:	dcc00315 	stw	r19,12(sp)
    762c:	4a41ffcc 	andi	r9,r9,2047
    7630:	0101ffc4 	movi	r4,2047
    7634:	2824d7fa 	srli	r18,r5,31
    7638:	8401ffcc 	andi	r16,r16,2047
    763c:	50c6b03a 	or	r3,r10,r3
    7640:	380ed7fa 	srli	r7,r7,31
    7644:	408ab03a 	or	r5,r8,r2
    7648:	300c90fa 	slli	r6,r6,3
    764c:	49009626 	beq	r9,r4,78a8 <__subdf3+0x2c0>
    7650:	39c0005c 	xori	r7,r7,1
    7654:	8245c83a 	sub	r2,r16,r9
    7658:	3c807426 	beq	r7,r18,782c <__subdf3+0x244>
    765c:	0080af0e 	bge	zero,r2,791c <__subdf3+0x334>
    7660:	48002a1e 	bne	r9,zero,770c <__subdf3+0x124>
    7664:	2988b03a 	or	r4,r5,r6
    7668:	20009a1e 	bne	r4,zero,78d4 <__subdf3+0x2ec>
    766c:	888001cc 	andi	r2,r17,7
    7670:	10000726 	beq	r2,zero,7690 <__subdf3+0xa8>
    7674:	888003cc 	andi	r2,r17,15
    7678:	01000104 	movi	r4,4
    767c:	11000426 	beq	r2,r4,7690 <__subdf3+0xa8>
    7680:	890b883a 	add	r5,r17,r4
    7684:	2c63803a 	cmpltu	r17,r5,r17
    7688:	1c47883a 	add	r3,r3,r17
    768c:	2823883a 	mov	r17,r5
    7690:	1880202c 	andhi	r2,r3,128
    7694:	10005926 	beq	r2,zero,77fc <__subdf3+0x214>
    7698:	84000044 	addi	r16,r16,1
    769c:	0081ffc4 	movi	r2,2047
    76a0:	8080be26 	beq	r16,r2,799c <__subdf3+0x3b4>
    76a4:	017fe034 	movhi	r5,65408
    76a8:	297fffc4 	addi	r5,r5,-1
    76ac:	1946703a 	and	r3,r3,r5
    76b0:	1804977a 	slli	r2,r3,29
    76b4:	1806927a 	slli	r3,r3,9
    76b8:	8822d0fa 	srli	r17,r17,3
    76bc:	8401ffcc 	andi	r16,r16,2047
    76c0:	180ad33a 	srli	r5,r3,12
    76c4:	9100004c 	andi	r4,r18,1
    76c8:	1444b03a 	or	r2,r2,r17
    76cc:	80c1ffcc 	andi	r3,r16,2047
    76d0:	1820953a 	slli	r16,r3,20
    76d4:	20c03fcc 	andi	r3,r4,255
    76d8:	180897fa 	slli	r4,r3,31
    76dc:	00c00434 	movhi	r3,16
    76e0:	18ffffc4 	addi	r3,r3,-1
    76e4:	28c6703a 	and	r3,r5,r3
    76e8:	1c06b03a 	or	r3,r3,r16
    76ec:	1906b03a 	or	r3,r3,r4
    76f0:	dfc00417 	ldw	ra,16(sp)
    76f4:	dcc00317 	ldw	r19,12(sp)
    76f8:	dc800217 	ldw	r18,8(sp)
    76fc:	dc400117 	ldw	r17,4(sp)
    7700:	dc000017 	ldw	r16,0(sp)
    7704:	dec00504 	addi	sp,sp,20
    7708:	f800283a 	ret
    770c:	0101ffc4 	movi	r4,2047
    7710:	813fd626 	beq	r16,r4,766c <__alt_data_end+0xf000766c>
    7714:	29402034 	orhi	r5,r5,128
    7718:	01000e04 	movi	r4,56
    771c:	2080a316 	blt	r4,r2,79ac <__subdf3+0x3c4>
    7720:	010007c4 	movi	r4,31
    7724:	2080c616 	blt	r4,r2,7a40 <__subdf3+0x458>
    7728:	01000804 	movi	r4,32
    772c:	2089c83a 	sub	r4,r4,r2
    7730:	2910983a 	sll	r8,r5,r4
    7734:	308ed83a 	srl	r7,r6,r2
    7738:	3108983a 	sll	r4,r6,r4
    773c:	2884d83a 	srl	r2,r5,r2
    7740:	41ccb03a 	or	r6,r8,r7
    7744:	2008c03a 	cmpne	r4,r4,zero
    7748:	310cb03a 	or	r6,r6,r4
    774c:	898dc83a 	sub	r6,r17,r6
    7750:	89a3803a 	cmpltu	r17,r17,r6
    7754:	1887c83a 	sub	r3,r3,r2
    7758:	1c47c83a 	sub	r3,r3,r17
    775c:	3023883a 	mov	r17,r6
    7760:	1880202c 	andhi	r2,r3,128
    7764:	10002326 	beq	r2,zero,77f4 <__subdf3+0x20c>
    7768:	04c02034 	movhi	r19,128
    776c:	9cffffc4 	addi	r19,r19,-1
    7770:	1ce6703a 	and	r19,r3,r19
    7774:	98007a26 	beq	r19,zero,7960 <__subdf3+0x378>
    7778:	9809883a 	mov	r4,r19
    777c:	00080400 	call	8040 <__clzsi2>
    7780:	113ffe04 	addi	r4,r2,-8
    7784:	00c007c4 	movi	r3,31
    7788:	19007b16 	blt	r3,r4,7978 <__subdf3+0x390>
    778c:	00800804 	movi	r2,32
    7790:	1105c83a 	sub	r2,r2,r4
    7794:	8884d83a 	srl	r2,r17,r2
    7798:	9906983a 	sll	r3,r19,r4
    779c:	8922983a 	sll	r17,r17,r4
    77a0:	10c4b03a 	or	r2,r2,r3
    77a4:	24007816 	blt	r4,r16,7988 <__subdf3+0x3a0>
    77a8:	2421c83a 	sub	r16,r4,r16
    77ac:	80c00044 	addi	r3,r16,1
    77b0:	010007c4 	movi	r4,31
    77b4:	20c09516 	blt	r4,r3,7a0c <__subdf3+0x424>
    77b8:	01400804 	movi	r5,32
    77bc:	28cbc83a 	sub	r5,r5,r3
    77c0:	88c8d83a 	srl	r4,r17,r3
    77c4:	8962983a 	sll	r17,r17,r5
    77c8:	114a983a 	sll	r5,r2,r5
    77cc:	10c6d83a 	srl	r3,r2,r3
    77d0:	8804c03a 	cmpne	r2,r17,zero
    77d4:	290ab03a 	or	r5,r5,r4
    77d8:	28a2b03a 	or	r17,r5,r2
    77dc:	0021883a 	mov	r16,zero
    77e0:	003fa206 	br	766c <__alt_data_end+0xf000766c>
    77e4:	2090b03a 	or	r8,r4,r2
    77e8:	40018e26 	beq	r8,zero,7e24 <__subdf3+0x83c>
    77ec:	1007883a 	mov	r3,r2
    77f0:	2023883a 	mov	r17,r4
    77f4:	888001cc 	andi	r2,r17,7
    77f8:	103f9e1e 	bne	r2,zero,7674 <__alt_data_end+0xf0007674>
    77fc:	1804977a 	slli	r2,r3,29
    7800:	8822d0fa 	srli	r17,r17,3
    7804:	1810d0fa 	srli	r8,r3,3
    7808:	9100004c 	andi	r4,r18,1
    780c:	1444b03a 	or	r2,r2,r17
    7810:	00c1ffc4 	movi	r3,2047
    7814:	80c02826 	beq	r16,r3,78b8 <__subdf3+0x2d0>
    7818:	01400434 	movhi	r5,16
    781c:	297fffc4 	addi	r5,r5,-1
    7820:	80e0703a 	and	r16,r16,r3
    7824:	414a703a 	and	r5,r8,r5
    7828:	003fa806 	br	76cc <__alt_data_end+0xf00076cc>
    782c:	0080630e 	bge	zero,r2,79bc <__subdf3+0x3d4>
    7830:	48003026 	beq	r9,zero,78f4 <__subdf3+0x30c>
    7834:	0101ffc4 	movi	r4,2047
    7838:	813f8c26 	beq	r16,r4,766c <__alt_data_end+0xf000766c>
    783c:	29402034 	orhi	r5,r5,128
    7840:	01000e04 	movi	r4,56
    7844:	2080a90e 	bge	r4,r2,7aec <__subdf3+0x504>
    7848:	298cb03a 	or	r6,r5,r6
    784c:	3012c03a 	cmpne	r9,r6,zero
    7850:	0005883a 	mov	r2,zero
    7854:	4c53883a 	add	r9,r9,r17
    7858:	4c63803a 	cmpltu	r17,r9,r17
    785c:	10c7883a 	add	r3,r2,r3
    7860:	88c7883a 	add	r3,r17,r3
    7864:	4823883a 	mov	r17,r9
    7868:	1880202c 	andhi	r2,r3,128
    786c:	1000d026 	beq	r2,zero,7bb0 <__subdf3+0x5c8>
    7870:	84000044 	addi	r16,r16,1
    7874:	0081ffc4 	movi	r2,2047
    7878:	8080fe26 	beq	r16,r2,7c74 <__subdf3+0x68c>
    787c:	00bfe034 	movhi	r2,65408
    7880:	10bfffc4 	addi	r2,r2,-1
    7884:	1886703a 	and	r3,r3,r2
    7888:	880ad07a 	srli	r5,r17,1
    788c:	180497fa 	slli	r2,r3,31
    7890:	8900004c 	andi	r4,r17,1
    7894:	2922b03a 	or	r17,r5,r4
    7898:	1806d07a 	srli	r3,r3,1
    789c:	1462b03a 	or	r17,r2,r17
    78a0:	3825883a 	mov	r18,r7
    78a4:	003f7106 	br	766c <__alt_data_end+0xf000766c>
    78a8:	2984b03a 	or	r2,r5,r6
    78ac:	103f6826 	beq	r2,zero,7650 <__alt_data_end+0xf0007650>
    78b0:	39c03fcc 	andi	r7,r7,255
    78b4:	003f6706 	br	7654 <__alt_data_end+0xf0007654>
    78b8:	4086b03a 	or	r3,r8,r2
    78bc:	18015226 	beq	r3,zero,7e08 <__subdf3+0x820>
    78c0:	00c00434 	movhi	r3,16
    78c4:	41400234 	orhi	r5,r8,8
    78c8:	18ffffc4 	addi	r3,r3,-1
    78cc:	28ca703a 	and	r5,r5,r3
    78d0:	003f7e06 	br	76cc <__alt_data_end+0xf00076cc>
    78d4:	10bfffc4 	addi	r2,r2,-1
    78d8:	1000491e 	bne	r2,zero,7a00 <__subdf3+0x418>
    78dc:	898fc83a 	sub	r7,r17,r6
    78e0:	89e3803a 	cmpltu	r17,r17,r7
    78e4:	1947c83a 	sub	r3,r3,r5
    78e8:	1c47c83a 	sub	r3,r3,r17
    78ec:	3823883a 	mov	r17,r7
    78f0:	003f9b06 	br	7760 <__alt_data_end+0xf0007760>
    78f4:	2988b03a 	or	r4,r5,r6
    78f8:	203f5c26 	beq	r4,zero,766c <__alt_data_end+0xf000766c>
    78fc:	10bfffc4 	addi	r2,r2,-1
    7900:	1000931e 	bne	r2,zero,7b50 <__subdf3+0x568>
    7904:	898d883a 	add	r6,r17,r6
    7908:	3463803a 	cmpltu	r17,r6,r17
    790c:	1947883a 	add	r3,r3,r5
    7910:	88c7883a 	add	r3,r17,r3
    7914:	3023883a 	mov	r17,r6
    7918:	003fd306 	br	7868 <__alt_data_end+0xf0007868>
    791c:	1000541e 	bne	r2,zero,7a70 <__subdf3+0x488>
    7920:	80800044 	addi	r2,r16,1
    7924:	1081ffcc 	andi	r2,r2,2047
    7928:	01000044 	movi	r4,1
    792c:	2080a20e 	bge	r4,r2,7bb8 <__subdf3+0x5d0>
    7930:	8989c83a 	sub	r4,r17,r6
    7934:	8905803a 	cmpltu	r2,r17,r4
    7938:	1967c83a 	sub	r19,r3,r5
    793c:	98a7c83a 	sub	r19,r19,r2
    7940:	9880202c 	andhi	r2,r19,128
    7944:	10006326 	beq	r2,zero,7ad4 <__subdf3+0x4ec>
    7948:	3463c83a 	sub	r17,r6,r17
    794c:	28c7c83a 	sub	r3,r5,r3
    7950:	344d803a 	cmpltu	r6,r6,r17
    7954:	19a7c83a 	sub	r19,r3,r6
    7958:	3825883a 	mov	r18,r7
    795c:	983f861e 	bne	r19,zero,7778 <__alt_data_end+0xf0007778>
    7960:	8809883a 	mov	r4,r17
    7964:	00080400 	call	8040 <__clzsi2>
    7968:	10800804 	addi	r2,r2,32
    796c:	113ffe04 	addi	r4,r2,-8
    7970:	00c007c4 	movi	r3,31
    7974:	193f850e 	bge	r3,r4,778c <__alt_data_end+0xf000778c>
    7978:	10bff604 	addi	r2,r2,-40
    797c:	8884983a 	sll	r2,r17,r2
    7980:	0023883a 	mov	r17,zero
    7984:	243f880e 	bge	r4,r16,77a8 <__alt_data_end+0xf00077a8>
    7988:	00ffe034 	movhi	r3,65408
    798c:	18ffffc4 	addi	r3,r3,-1
    7990:	8121c83a 	sub	r16,r16,r4
    7994:	10c6703a 	and	r3,r2,r3
    7998:	003f3406 	br	766c <__alt_data_end+0xf000766c>
    799c:	9100004c 	andi	r4,r18,1
    79a0:	000b883a 	mov	r5,zero
    79a4:	0005883a 	mov	r2,zero
    79a8:	003f4806 	br	76cc <__alt_data_end+0xf00076cc>
    79ac:	298cb03a 	or	r6,r5,r6
    79b0:	300cc03a 	cmpne	r6,r6,zero
    79b4:	0005883a 	mov	r2,zero
    79b8:	003f6406 	br	774c <__alt_data_end+0xf000774c>
    79bc:	10009a1e 	bne	r2,zero,7c28 <__subdf3+0x640>
    79c0:	82400044 	addi	r9,r16,1
    79c4:	4881ffcc 	andi	r2,r9,2047
    79c8:	02800044 	movi	r10,1
    79cc:	5080670e 	bge	r10,r2,7b6c <__subdf3+0x584>
    79d0:	0081ffc4 	movi	r2,2047
    79d4:	4880af26 	beq	r9,r2,7c94 <__subdf3+0x6ac>
    79d8:	898d883a 	add	r6,r17,r6
    79dc:	1945883a 	add	r2,r3,r5
    79e0:	3447803a 	cmpltu	r3,r6,r17
    79e4:	1887883a 	add	r3,r3,r2
    79e8:	182297fa 	slli	r17,r3,31
    79ec:	300cd07a 	srli	r6,r6,1
    79f0:	1806d07a 	srli	r3,r3,1
    79f4:	4821883a 	mov	r16,r9
    79f8:	89a2b03a 	or	r17,r17,r6
    79fc:	003f1b06 	br	766c <__alt_data_end+0xf000766c>
    7a00:	0101ffc4 	movi	r4,2047
    7a04:	813f441e 	bne	r16,r4,7718 <__alt_data_end+0xf0007718>
    7a08:	003f1806 	br	766c <__alt_data_end+0xf000766c>
    7a0c:	843ff844 	addi	r16,r16,-31
    7a10:	01400804 	movi	r5,32
    7a14:	1408d83a 	srl	r4,r2,r16
    7a18:	19405026 	beq	r3,r5,7b5c <__subdf3+0x574>
    7a1c:	01401004 	movi	r5,64
    7a20:	28c7c83a 	sub	r3,r5,r3
    7a24:	10c4983a 	sll	r2,r2,r3
    7a28:	88a2b03a 	or	r17,r17,r2
    7a2c:	8822c03a 	cmpne	r17,r17,zero
    7a30:	2462b03a 	or	r17,r4,r17
    7a34:	0007883a 	mov	r3,zero
    7a38:	0021883a 	mov	r16,zero
    7a3c:	003f6d06 	br	77f4 <__alt_data_end+0xf00077f4>
    7a40:	11fff804 	addi	r7,r2,-32
    7a44:	01000804 	movi	r4,32
    7a48:	29ced83a 	srl	r7,r5,r7
    7a4c:	11004526 	beq	r2,r4,7b64 <__subdf3+0x57c>
    7a50:	01001004 	movi	r4,64
    7a54:	2089c83a 	sub	r4,r4,r2
    7a58:	2904983a 	sll	r2,r5,r4
    7a5c:	118cb03a 	or	r6,r2,r6
    7a60:	300cc03a 	cmpne	r6,r6,zero
    7a64:	398cb03a 	or	r6,r7,r6
    7a68:	0005883a 	mov	r2,zero
    7a6c:	003f3706 	br	774c <__alt_data_end+0xf000774c>
    7a70:	80002a26 	beq	r16,zero,7b1c <__subdf3+0x534>
    7a74:	0101ffc4 	movi	r4,2047
    7a78:	49006626 	beq	r9,r4,7c14 <__subdf3+0x62c>
    7a7c:	0085c83a 	sub	r2,zero,r2
    7a80:	18c02034 	orhi	r3,r3,128
    7a84:	01000e04 	movi	r4,56
    7a88:	20807e16 	blt	r4,r2,7c84 <__subdf3+0x69c>
    7a8c:	010007c4 	movi	r4,31
    7a90:	2080e716 	blt	r4,r2,7e30 <__subdf3+0x848>
    7a94:	01000804 	movi	r4,32
    7a98:	2089c83a 	sub	r4,r4,r2
    7a9c:	1914983a 	sll	r10,r3,r4
    7aa0:	8890d83a 	srl	r8,r17,r2
    7aa4:	8908983a 	sll	r4,r17,r4
    7aa8:	1884d83a 	srl	r2,r3,r2
    7aac:	5222b03a 	or	r17,r10,r8
    7ab0:	2006c03a 	cmpne	r3,r4,zero
    7ab4:	88e2b03a 	or	r17,r17,r3
    7ab8:	3463c83a 	sub	r17,r6,r17
    7abc:	2885c83a 	sub	r2,r5,r2
    7ac0:	344d803a 	cmpltu	r6,r6,r17
    7ac4:	1187c83a 	sub	r3,r2,r6
    7ac8:	4821883a 	mov	r16,r9
    7acc:	3825883a 	mov	r18,r7
    7ad0:	003f2306 	br	7760 <__alt_data_end+0xf0007760>
    7ad4:	24d0b03a 	or	r8,r4,r19
    7ad8:	40001b1e 	bne	r8,zero,7b48 <__subdf3+0x560>
    7adc:	0005883a 	mov	r2,zero
    7ae0:	0009883a 	mov	r4,zero
    7ae4:	0021883a 	mov	r16,zero
    7ae8:	003f4906 	br	7810 <__alt_data_end+0xf0007810>
    7aec:	010007c4 	movi	r4,31
    7af0:	20803a16 	blt	r4,r2,7bdc <__subdf3+0x5f4>
    7af4:	01000804 	movi	r4,32
    7af8:	2089c83a 	sub	r4,r4,r2
    7afc:	2912983a 	sll	r9,r5,r4
    7b00:	3090d83a 	srl	r8,r6,r2
    7b04:	3108983a 	sll	r4,r6,r4
    7b08:	2884d83a 	srl	r2,r5,r2
    7b0c:	4a12b03a 	or	r9,r9,r8
    7b10:	2008c03a 	cmpne	r4,r4,zero
    7b14:	4912b03a 	or	r9,r9,r4
    7b18:	003f4e06 	br	7854 <__alt_data_end+0xf0007854>
    7b1c:	1c48b03a 	or	r4,r3,r17
    7b20:	20003c26 	beq	r4,zero,7c14 <__subdf3+0x62c>
    7b24:	0084303a 	nor	r2,zero,r2
    7b28:	1000381e 	bne	r2,zero,7c0c <__subdf3+0x624>
    7b2c:	3463c83a 	sub	r17,r6,r17
    7b30:	28c5c83a 	sub	r2,r5,r3
    7b34:	344d803a 	cmpltu	r6,r6,r17
    7b38:	1187c83a 	sub	r3,r2,r6
    7b3c:	4821883a 	mov	r16,r9
    7b40:	3825883a 	mov	r18,r7
    7b44:	003f0606 	br	7760 <__alt_data_end+0xf0007760>
    7b48:	2023883a 	mov	r17,r4
    7b4c:	003f0906 	br	7774 <__alt_data_end+0xf0007774>
    7b50:	0101ffc4 	movi	r4,2047
    7b54:	813f3a1e 	bne	r16,r4,7840 <__alt_data_end+0xf0007840>
    7b58:	003ec406 	br	766c <__alt_data_end+0xf000766c>
    7b5c:	0005883a 	mov	r2,zero
    7b60:	003fb106 	br	7a28 <__alt_data_end+0xf0007a28>
    7b64:	0005883a 	mov	r2,zero
    7b68:	003fbc06 	br	7a5c <__alt_data_end+0xf0007a5c>
    7b6c:	1c44b03a 	or	r2,r3,r17
    7b70:	80008e1e 	bne	r16,zero,7dac <__subdf3+0x7c4>
    7b74:	1000c826 	beq	r2,zero,7e98 <__subdf3+0x8b0>
    7b78:	2984b03a 	or	r2,r5,r6
    7b7c:	103ebb26 	beq	r2,zero,766c <__alt_data_end+0xf000766c>
    7b80:	8989883a 	add	r4,r17,r6
    7b84:	1945883a 	add	r2,r3,r5
    7b88:	2447803a 	cmpltu	r3,r4,r17
    7b8c:	1887883a 	add	r3,r3,r2
    7b90:	1880202c 	andhi	r2,r3,128
    7b94:	2023883a 	mov	r17,r4
    7b98:	103f1626 	beq	r2,zero,77f4 <__alt_data_end+0xf00077f4>
    7b9c:	00bfe034 	movhi	r2,65408
    7ba0:	10bfffc4 	addi	r2,r2,-1
    7ba4:	5021883a 	mov	r16,r10
    7ba8:	1886703a 	and	r3,r3,r2
    7bac:	003eaf06 	br	766c <__alt_data_end+0xf000766c>
    7bb0:	3825883a 	mov	r18,r7
    7bb4:	003f0f06 	br	77f4 <__alt_data_end+0xf00077f4>
    7bb8:	1c44b03a 	or	r2,r3,r17
    7bbc:	8000251e 	bne	r16,zero,7c54 <__subdf3+0x66c>
    7bc0:	1000661e 	bne	r2,zero,7d5c <__subdf3+0x774>
    7bc4:	2990b03a 	or	r8,r5,r6
    7bc8:	40009626 	beq	r8,zero,7e24 <__subdf3+0x83c>
    7bcc:	2807883a 	mov	r3,r5
    7bd0:	3023883a 	mov	r17,r6
    7bd4:	3825883a 	mov	r18,r7
    7bd8:	003ea406 	br	766c <__alt_data_end+0xf000766c>
    7bdc:	127ff804 	addi	r9,r2,-32
    7be0:	01000804 	movi	r4,32
    7be4:	2a52d83a 	srl	r9,r5,r9
    7be8:	11008c26 	beq	r2,r4,7e1c <__subdf3+0x834>
    7bec:	01001004 	movi	r4,64
    7bf0:	2085c83a 	sub	r2,r4,r2
    7bf4:	2884983a 	sll	r2,r5,r2
    7bf8:	118cb03a 	or	r6,r2,r6
    7bfc:	300cc03a 	cmpne	r6,r6,zero
    7c00:	4992b03a 	or	r9,r9,r6
    7c04:	0005883a 	mov	r2,zero
    7c08:	003f1206 	br	7854 <__alt_data_end+0xf0007854>
    7c0c:	0101ffc4 	movi	r4,2047
    7c10:	493f9c1e 	bne	r9,r4,7a84 <__alt_data_end+0xf0007a84>
    7c14:	2807883a 	mov	r3,r5
    7c18:	3023883a 	mov	r17,r6
    7c1c:	4821883a 	mov	r16,r9
    7c20:	3825883a 	mov	r18,r7
    7c24:	003e9106 	br	766c <__alt_data_end+0xf000766c>
    7c28:	80001f1e 	bne	r16,zero,7ca8 <__subdf3+0x6c0>
    7c2c:	1c48b03a 	or	r4,r3,r17
    7c30:	20005a26 	beq	r4,zero,7d9c <__subdf3+0x7b4>
    7c34:	0084303a 	nor	r2,zero,r2
    7c38:	1000561e 	bne	r2,zero,7d94 <__subdf3+0x7ac>
    7c3c:	89a3883a 	add	r17,r17,r6
    7c40:	1945883a 	add	r2,r3,r5
    7c44:	898d803a 	cmpltu	r6,r17,r6
    7c48:	3087883a 	add	r3,r6,r2
    7c4c:	4821883a 	mov	r16,r9
    7c50:	003f0506 	br	7868 <__alt_data_end+0xf0007868>
    7c54:	10002b1e 	bne	r2,zero,7d04 <__subdf3+0x71c>
    7c58:	2984b03a 	or	r2,r5,r6
    7c5c:	10008026 	beq	r2,zero,7e60 <__subdf3+0x878>
    7c60:	2807883a 	mov	r3,r5
    7c64:	3023883a 	mov	r17,r6
    7c68:	3825883a 	mov	r18,r7
    7c6c:	0401ffc4 	movi	r16,2047
    7c70:	003e7e06 	br	766c <__alt_data_end+0xf000766c>
    7c74:	3809883a 	mov	r4,r7
    7c78:	0011883a 	mov	r8,zero
    7c7c:	0005883a 	mov	r2,zero
    7c80:	003ee306 	br	7810 <__alt_data_end+0xf0007810>
    7c84:	1c62b03a 	or	r17,r3,r17
    7c88:	8822c03a 	cmpne	r17,r17,zero
    7c8c:	0005883a 	mov	r2,zero
    7c90:	003f8906 	br	7ab8 <__alt_data_end+0xf0007ab8>
    7c94:	3809883a 	mov	r4,r7
    7c98:	4821883a 	mov	r16,r9
    7c9c:	0011883a 	mov	r8,zero
    7ca0:	0005883a 	mov	r2,zero
    7ca4:	003eda06 	br	7810 <__alt_data_end+0xf0007810>
    7ca8:	0101ffc4 	movi	r4,2047
    7cac:	49003b26 	beq	r9,r4,7d9c <__subdf3+0x7b4>
    7cb0:	0085c83a 	sub	r2,zero,r2
    7cb4:	18c02034 	orhi	r3,r3,128
    7cb8:	01000e04 	movi	r4,56
    7cbc:	20806e16 	blt	r4,r2,7e78 <__subdf3+0x890>
    7cc0:	010007c4 	movi	r4,31
    7cc4:	20807716 	blt	r4,r2,7ea4 <__subdf3+0x8bc>
    7cc8:	01000804 	movi	r4,32
    7ccc:	2089c83a 	sub	r4,r4,r2
    7cd0:	1914983a 	sll	r10,r3,r4
    7cd4:	8890d83a 	srl	r8,r17,r2
    7cd8:	8908983a 	sll	r4,r17,r4
    7cdc:	1884d83a 	srl	r2,r3,r2
    7ce0:	5222b03a 	or	r17,r10,r8
    7ce4:	2006c03a 	cmpne	r3,r4,zero
    7ce8:	88e2b03a 	or	r17,r17,r3
    7cec:	89a3883a 	add	r17,r17,r6
    7cf0:	1145883a 	add	r2,r2,r5
    7cf4:	898d803a 	cmpltu	r6,r17,r6
    7cf8:	3087883a 	add	r3,r6,r2
    7cfc:	4821883a 	mov	r16,r9
    7d00:	003ed906 	br	7868 <__alt_data_end+0xf0007868>
    7d04:	2984b03a 	or	r2,r5,r6
    7d08:	10004226 	beq	r2,zero,7e14 <__subdf3+0x82c>
    7d0c:	1808d0fa 	srli	r4,r3,3
    7d10:	8822d0fa 	srli	r17,r17,3
    7d14:	1806977a 	slli	r3,r3,29
    7d18:	2080022c 	andhi	r2,r4,8
    7d1c:	1c62b03a 	or	r17,r3,r17
    7d20:	10000826 	beq	r2,zero,7d44 <__subdf3+0x75c>
    7d24:	2812d0fa 	srli	r9,r5,3
    7d28:	4880022c 	andhi	r2,r9,8
    7d2c:	1000051e 	bne	r2,zero,7d44 <__subdf3+0x75c>
    7d30:	300cd0fa 	srli	r6,r6,3
    7d34:	2804977a 	slli	r2,r5,29
    7d38:	4809883a 	mov	r4,r9
    7d3c:	3825883a 	mov	r18,r7
    7d40:	11a2b03a 	or	r17,r2,r6
    7d44:	8806d77a 	srli	r3,r17,29
    7d48:	200890fa 	slli	r4,r4,3
    7d4c:	882290fa 	slli	r17,r17,3
    7d50:	0401ffc4 	movi	r16,2047
    7d54:	1906b03a 	or	r3,r3,r4
    7d58:	003e4406 	br	766c <__alt_data_end+0xf000766c>
    7d5c:	2984b03a 	or	r2,r5,r6
    7d60:	103e4226 	beq	r2,zero,766c <__alt_data_end+0xf000766c>
    7d64:	8989c83a 	sub	r4,r17,r6
    7d68:	8911803a 	cmpltu	r8,r17,r4
    7d6c:	1945c83a 	sub	r2,r3,r5
    7d70:	1205c83a 	sub	r2,r2,r8
    7d74:	1200202c 	andhi	r8,r2,128
    7d78:	403e9a26 	beq	r8,zero,77e4 <__alt_data_end+0xf00077e4>
    7d7c:	3463c83a 	sub	r17,r6,r17
    7d80:	28c5c83a 	sub	r2,r5,r3
    7d84:	344d803a 	cmpltu	r6,r6,r17
    7d88:	1187c83a 	sub	r3,r2,r6
    7d8c:	3825883a 	mov	r18,r7
    7d90:	003e3606 	br	766c <__alt_data_end+0xf000766c>
    7d94:	0101ffc4 	movi	r4,2047
    7d98:	493fc71e 	bne	r9,r4,7cb8 <__alt_data_end+0xf0007cb8>
    7d9c:	2807883a 	mov	r3,r5
    7da0:	3023883a 	mov	r17,r6
    7da4:	4821883a 	mov	r16,r9
    7da8:	003e3006 	br	766c <__alt_data_end+0xf000766c>
    7dac:	10003626 	beq	r2,zero,7e88 <__subdf3+0x8a0>
    7db0:	2984b03a 	or	r2,r5,r6
    7db4:	10001726 	beq	r2,zero,7e14 <__subdf3+0x82c>
    7db8:	1808d0fa 	srli	r4,r3,3
    7dbc:	8822d0fa 	srli	r17,r17,3
    7dc0:	1806977a 	slli	r3,r3,29
    7dc4:	2080022c 	andhi	r2,r4,8
    7dc8:	1c62b03a 	or	r17,r3,r17
    7dcc:	10000726 	beq	r2,zero,7dec <__subdf3+0x804>
    7dd0:	2812d0fa 	srli	r9,r5,3
    7dd4:	4880022c 	andhi	r2,r9,8
    7dd8:	1000041e 	bne	r2,zero,7dec <__subdf3+0x804>
    7ddc:	300cd0fa 	srli	r6,r6,3
    7de0:	2804977a 	slli	r2,r5,29
    7de4:	4809883a 	mov	r4,r9
    7de8:	11a2b03a 	or	r17,r2,r6
    7dec:	8806d77a 	srli	r3,r17,29
    7df0:	200890fa 	slli	r4,r4,3
    7df4:	882290fa 	slli	r17,r17,3
    7df8:	3825883a 	mov	r18,r7
    7dfc:	1906b03a 	or	r3,r3,r4
    7e00:	0401ffc4 	movi	r16,2047
    7e04:	003e1906 	br	766c <__alt_data_end+0xf000766c>
    7e08:	000b883a 	mov	r5,zero
    7e0c:	0005883a 	mov	r2,zero
    7e10:	003e2e06 	br	76cc <__alt_data_end+0xf00076cc>
    7e14:	0401ffc4 	movi	r16,2047
    7e18:	003e1406 	br	766c <__alt_data_end+0xf000766c>
    7e1c:	0005883a 	mov	r2,zero
    7e20:	003f7506 	br	7bf8 <__alt_data_end+0xf0007bf8>
    7e24:	0005883a 	mov	r2,zero
    7e28:	0009883a 	mov	r4,zero
    7e2c:	003e7806 	br	7810 <__alt_data_end+0xf0007810>
    7e30:	123ff804 	addi	r8,r2,-32
    7e34:	01000804 	movi	r4,32
    7e38:	1a10d83a 	srl	r8,r3,r8
    7e3c:	11002526 	beq	r2,r4,7ed4 <__subdf3+0x8ec>
    7e40:	01001004 	movi	r4,64
    7e44:	2085c83a 	sub	r2,r4,r2
    7e48:	1884983a 	sll	r2,r3,r2
    7e4c:	1444b03a 	or	r2,r2,r17
    7e50:	1004c03a 	cmpne	r2,r2,zero
    7e54:	40a2b03a 	or	r17,r8,r2
    7e58:	0005883a 	mov	r2,zero
    7e5c:	003f1606 	br	7ab8 <__alt_data_end+0xf0007ab8>
    7e60:	02000434 	movhi	r8,16
    7e64:	0009883a 	mov	r4,zero
    7e68:	423fffc4 	addi	r8,r8,-1
    7e6c:	00bfffc4 	movi	r2,-1
    7e70:	0401ffc4 	movi	r16,2047
    7e74:	003e6606 	br	7810 <__alt_data_end+0xf0007810>
    7e78:	1c62b03a 	or	r17,r3,r17
    7e7c:	8822c03a 	cmpne	r17,r17,zero
    7e80:	0005883a 	mov	r2,zero
    7e84:	003f9906 	br	7cec <__alt_data_end+0xf0007cec>
    7e88:	2807883a 	mov	r3,r5
    7e8c:	3023883a 	mov	r17,r6
    7e90:	0401ffc4 	movi	r16,2047
    7e94:	003df506 	br	766c <__alt_data_end+0xf000766c>
    7e98:	2807883a 	mov	r3,r5
    7e9c:	3023883a 	mov	r17,r6
    7ea0:	003df206 	br	766c <__alt_data_end+0xf000766c>
    7ea4:	123ff804 	addi	r8,r2,-32
    7ea8:	01000804 	movi	r4,32
    7eac:	1a10d83a 	srl	r8,r3,r8
    7eb0:	11000a26 	beq	r2,r4,7edc <__subdf3+0x8f4>
    7eb4:	01001004 	movi	r4,64
    7eb8:	2085c83a 	sub	r2,r4,r2
    7ebc:	1884983a 	sll	r2,r3,r2
    7ec0:	1444b03a 	or	r2,r2,r17
    7ec4:	1004c03a 	cmpne	r2,r2,zero
    7ec8:	40a2b03a 	or	r17,r8,r2
    7ecc:	0005883a 	mov	r2,zero
    7ed0:	003f8606 	br	7cec <__alt_data_end+0xf0007cec>
    7ed4:	0005883a 	mov	r2,zero
    7ed8:	003fdc06 	br	7e4c <__alt_data_end+0xf0007e4c>
    7edc:	0005883a 	mov	r2,zero
    7ee0:	003ff706 	br	7ec0 <__alt_data_end+0xf0007ec0>

00007ee4 <__fixdfsi>:
    7ee4:	280cd53a 	srli	r6,r5,20
    7ee8:	00c00434 	movhi	r3,16
    7eec:	18ffffc4 	addi	r3,r3,-1
    7ef0:	3181ffcc 	andi	r6,r6,2047
    7ef4:	01c0ff84 	movi	r7,1022
    7ef8:	28c6703a 	and	r3,r5,r3
    7efc:	280ad7fa 	srli	r5,r5,31
    7f00:	3980120e 	bge	r7,r6,7f4c <__fixdfsi+0x68>
    7f04:	00810744 	movi	r2,1053
    7f08:	11800c16 	blt	r2,r6,7f3c <__fixdfsi+0x58>
    7f0c:	00810cc4 	movi	r2,1075
    7f10:	1185c83a 	sub	r2,r2,r6
    7f14:	01c007c4 	movi	r7,31
    7f18:	18c00434 	orhi	r3,r3,16
    7f1c:	38800d16 	blt	r7,r2,7f54 <__fixdfsi+0x70>
    7f20:	31befb44 	addi	r6,r6,-1043
    7f24:	2084d83a 	srl	r2,r4,r2
    7f28:	1986983a 	sll	r3,r3,r6
    7f2c:	1884b03a 	or	r2,r3,r2
    7f30:	28000726 	beq	r5,zero,7f50 <__fixdfsi+0x6c>
    7f34:	0085c83a 	sub	r2,zero,r2
    7f38:	f800283a 	ret
    7f3c:	00a00034 	movhi	r2,32768
    7f40:	10bfffc4 	addi	r2,r2,-1
    7f44:	2885883a 	add	r2,r5,r2
    7f48:	f800283a 	ret
    7f4c:	0005883a 	mov	r2,zero
    7f50:	f800283a 	ret
    7f54:	008104c4 	movi	r2,1043
    7f58:	1185c83a 	sub	r2,r2,r6
    7f5c:	1884d83a 	srl	r2,r3,r2
    7f60:	003ff306 	br	7f30 <__alt_data_end+0xf0007f30>

00007f64 <__floatsidf>:
    7f64:	defffd04 	addi	sp,sp,-12
    7f68:	dfc00215 	stw	ra,8(sp)
    7f6c:	dc400115 	stw	r17,4(sp)
    7f70:	dc000015 	stw	r16,0(sp)
    7f74:	20002b26 	beq	r4,zero,8024 <__floatsidf+0xc0>
    7f78:	2023883a 	mov	r17,r4
    7f7c:	2020d7fa 	srli	r16,r4,31
    7f80:	20002d16 	blt	r4,zero,8038 <__floatsidf+0xd4>
    7f84:	8809883a 	mov	r4,r17
    7f88:	00080400 	call	8040 <__clzsi2>
    7f8c:	01410784 	movi	r5,1054
    7f90:	288bc83a 	sub	r5,r5,r2
    7f94:	01010cc4 	movi	r4,1075
    7f98:	2149c83a 	sub	r4,r4,r5
    7f9c:	00c007c4 	movi	r3,31
    7fa0:	1900160e 	bge	r3,r4,7ffc <__floatsidf+0x98>
    7fa4:	00c104c4 	movi	r3,1043
    7fa8:	1947c83a 	sub	r3,r3,r5
    7fac:	88c6983a 	sll	r3,r17,r3
    7fb0:	00800434 	movhi	r2,16
    7fb4:	10bfffc4 	addi	r2,r2,-1
    7fb8:	1886703a 	and	r3,r3,r2
    7fbc:	2941ffcc 	andi	r5,r5,2047
    7fc0:	800d883a 	mov	r6,r16
    7fc4:	0005883a 	mov	r2,zero
    7fc8:	280a953a 	slli	r5,r5,20
    7fcc:	31803fcc 	andi	r6,r6,255
    7fd0:	01000434 	movhi	r4,16
    7fd4:	300c97fa 	slli	r6,r6,31
    7fd8:	213fffc4 	addi	r4,r4,-1
    7fdc:	1906703a 	and	r3,r3,r4
    7fe0:	1946b03a 	or	r3,r3,r5
    7fe4:	1986b03a 	or	r3,r3,r6
    7fe8:	dfc00217 	ldw	ra,8(sp)
    7fec:	dc400117 	ldw	r17,4(sp)
    7ff0:	dc000017 	ldw	r16,0(sp)
    7ff4:	dec00304 	addi	sp,sp,12
    7ff8:	f800283a 	ret
    7ffc:	00c002c4 	movi	r3,11
    8000:	1887c83a 	sub	r3,r3,r2
    8004:	88c6d83a 	srl	r3,r17,r3
    8008:	8904983a 	sll	r2,r17,r4
    800c:	01000434 	movhi	r4,16
    8010:	213fffc4 	addi	r4,r4,-1
    8014:	2941ffcc 	andi	r5,r5,2047
    8018:	1906703a 	and	r3,r3,r4
    801c:	800d883a 	mov	r6,r16
    8020:	003fe906 	br	7fc8 <__alt_data_end+0xf0007fc8>
    8024:	000d883a 	mov	r6,zero
    8028:	000b883a 	mov	r5,zero
    802c:	0007883a 	mov	r3,zero
    8030:	0005883a 	mov	r2,zero
    8034:	003fe406 	br	7fc8 <__alt_data_end+0xf0007fc8>
    8038:	0123c83a 	sub	r17,zero,r4
    803c:	003fd106 	br	7f84 <__alt_data_end+0xf0007f84>

00008040 <__clzsi2>:
    8040:	00bfffd4 	movui	r2,65535
    8044:	11000536 	bltu	r2,r4,805c <__clzsi2+0x1c>
    8048:	00803fc4 	movi	r2,255
    804c:	11000f36 	bltu	r2,r4,808c <__clzsi2+0x4c>
    8050:	00800804 	movi	r2,32
    8054:	0007883a 	mov	r3,zero
    8058:	00000506 	br	8070 <__clzsi2+0x30>
    805c:	00804034 	movhi	r2,256
    8060:	10bfffc4 	addi	r2,r2,-1
    8064:	11000c2e 	bgeu	r2,r4,8098 <__clzsi2+0x58>
    8068:	00800204 	movi	r2,8
    806c:	00c00604 	movi	r3,24
    8070:	20c8d83a 	srl	r4,r4,r3
    8074:	00c20034 	movhi	r3,2048
    8078:	18c04904 	addi	r3,r3,292
    807c:	1909883a 	add	r4,r3,r4
    8080:	20c00003 	ldbu	r3,0(r4)
    8084:	10c5c83a 	sub	r2,r2,r3
    8088:	f800283a 	ret
    808c:	00800604 	movi	r2,24
    8090:	00c00204 	movi	r3,8
    8094:	003ff606 	br	8070 <__alt_data_end+0xf0008070>
    8098:	00800404 	movi	r2,16
    809c:	1007883a 	mov	r3,r2
    80a0:	003ff306 	br	8070 <__alt_data_end+0xf0008070>

000080a4 <__divsi3>:
    80a4:	20001b16 	blt	r4,zero,8114 <__divsi3+0x70>
    80a8:	000f883a 	mov	r7,zero
    80ac:	28001616 	blt	r5,zero,8108 <__divsi3+0x64>
    80b0:	200d883a 	mov	r6,r4
    80b4:	29001a2e 	bgeu	r5,r4,8120 <__divsi3+0x7c>
    80b8:	00800804 	movi	r2,32
    80bc:	00c00044 	movi	r3,1
    80c0:	00000106 	br	80c8 <__divsi3+0x24>
    80c4:	10000d26 	beq	r2,zero,80fc <__divsi3+0x58>
    80c8:	294b883a 	add	r5,r5,r5
    80cc:	10bfffc4 	addi	r2,r2,-1
    80d0:	18c7883a 	add	r3,r3,r3
    80d4:	293ffb36 	bltu	r5,r4,80c4 <__alt_data_end+0xf00080c4>
    80d8:	0005883a 	mov	r2,zero
    80dc:	18000726 	beq	r3,zero,80fc <__divsi3+0x58>
    80e0:	0005883a 	mov	r2,zero
    80e4:	31400236 	bltu	r6,r5,80f0 <__divsi3+0x4c>
    80e8:	314dc83a 	sub	r6,r6,r5
    80ec:	10c4b03a 	or	r2,r2,r3
    80f0:	1806d07a 	srli	r3,r3,1
    80f4:	280ad07a 	srli	r5,r5,1
    80f8:	183ffa1e 	bne	r3,zero,80e4 <__alt_data_end+0xf00080e4>
    80fc:	38000126 	beq	r7,zero,8104 <__divsi3+0x60>
    8100:	0085c83a 	sub	r2,zero,r2
    8104:	f800283a 	ret
    8108:	014bc83a 	sub	r5,zero,r5
    810c:	39c0005c 	xori	r7,r7,1
    8110:	003fe706 	br	80b0 <__alt_data_end+0xf00080b0>
    8114:	0109c83a 	sub	r4,zero,r4
    8118:	01c00044 	movi	r7,1
    811c:	003fe306 	br	80ac <__alt_data_end+0xf00080ac>
    8120:	00c00044 	movi	r3,1
    8124:	003fee06 	br	80e0 <__alt_data_end+0xf00080e0>

00008128 <__modsi3>:
    8128:	20001716 	blt	r4,zero,8188 <__modsi3+0x60>
    812c:	000f883a 	mov	r7,zero
    8130:	2005883a 	mov	r2,r4
    8134:	28001216 	blt	r5,zero,8180 <__modsi3+0x58>
    8138:	2900162e 	bgeu	r5,r4,8194 <__modsi3+0x6c>
    813c:	01800804 	movi	r6,32
    8140:	00c00044 	movi	r3,1
    8144:	00000106 	br	814c <__modsi3+0x24>
    8148:	30000a26 	beq	r6,zero,8174 <__modsi3+0x4c>
    814c:	294b883a 	add	r5,r5,r5
    8150:	31bfffc4 	addi	r6,r6,-1
    8154:	18c7883a 	add	r3,r3,r3
    8158:	293ffb36 	bltu	r5,r4,8148 <__alt_data_end+0xf0008148>
    815c:	18000526 	beq	r3,zero,8174 <__modsi3+0x4c>
    8160:	1806d07a 	srli	r3,r3,1
    8164:	11400136 	bltu	r2,r5,816c <__modsi3+0x44>
    8168:	1145c83a 	sub	r2,r2,r5
    816c:	280ad07a 	srli	r5,r5,1
    8170:	183ffb1e 	bne	r3,zero,8160 <__alt_data_end+0xf0008160>
    8174:	38000126 	beq	r7,zero,817c <__modsi3+0x54>
    8178:	0085c83a 	sub	r2,zero,r2
    817c:	f800283a 	ret
    8180:	014bc83a 	sub	r5,zero,r5
    8184:	003fec06 	br	8138 <__alt_data_end+0xf0008138>
    8188:	0109c83a 	sub	r4,zero,r4
    818c:	01c00044 	movi	r7,1
    8190:	003fe706 	br	8130 <__alt_data_end+0xf0008130>
    8194:	00c00044 	movi	r3,1
    8198:	003ff106 	br	8160 <__alt_data_end+0xf0008160>

0000819c <__udivsi3>:
    819c:	200d883a 	mov	r6,r4
    81a0:	2900152e 	bgeu	r5,r4,81f8 <__udivsi3+0x5c>
    81a4:	28001416 	blt	r5,zero,81f8 <__udivsi3+0x5c>
    81a8:	00800804 	movi	r2,32
    81ac:	00c00044 	movi	r3,1
    81b0:	00000206 	br	81bc <__udivsi3+0x20>
    81b4:	10000e26 	beq	r2,zero,81f0 <__udivsi3+0x54>
    81b8:	28000516 	blt	r5,zero,81d0 <__udivsi3+0x34>
    81bc:	294b883a 	add	r5,r5,r5
    81c0:	10bfffc4 	addi	r2,r2,-1
    81c4:	18c7883a 	add	r3,r3,r3
    81c8:	293ffa36 	bltu	r5,r4,81b4 <__alt_data_end+0xf00081b4>
    81cc:	18000826 	beq	r3,zero,81f0 <__udivsi3+0x54>
    81d0:	0005883a 	mov	r2,zero
    81d4:	31400236 	bltu	r6,r5,81e0 <__udivsi3+0x44>
    81d8:	314dc83a 	sub	r6,r6,r5
    81dc:	10c4b03a 	or	r2,r2,r3
    81e0:	1806d07a 	srli	r3,r3,1
    81e4:	280ad07a 	srli	r5,r5,1
    81e8:	183ffa1e 	bne	r3,zero,81d4 <__alt_data_end+0xf00081d4>
    81ec:	f800283a 	ret
    81f0:	0005883a 	mov	r2,zero
    81f4:	f800283a 	ret
    81f8:	00c00044 	movi	r3,1
    81fc:	003ff406 	br	81d0 <__alt_data_end+0xf00081d0>

00008200 <__umodsi3>:
    8200:	2005883a 	mov	r2,r4
    8204:	2900122e 	bgeu	r5,r4,8250 <__umodsi3+0x50>
    8208:	28001116 	blt	r5,zero,8250 <__umodsi3+0x50>
    820c:	01800804 	movi	r6,32
    8210:	00c00044 	movi	r3,1
    8214:	00000206 	br	8220 <__umodsi3+0x20>
    8218:	30000c26 	beq	r6,zero,824c <__umodsi3+0x4c>
    821c:	28000516 	blt	r5,zero,8234 <__umodsi3+0x34>
    8220:	294b883a 	add	r5,r5,r5
    8224:	31bfffc4 	addi	r6,r6,-1
    8228:	18c7883a 	add	r3,r3,r3
    822c:	293ffa36 	bltu	r5,r4,8218 <__alt_data_end+0xf0008218>
    8230:	18000626 	beq	r3,zero,824c <__umodsi3+0x4c>
    8234:	1806d07a 	srli	r3,r3,1
    8238:	11400136 	bltu	r2,r5,8240 <__umodsi3+0x40>
    823c:	1145c83a 	sub	r2,r2,r5
    8240:	280ad07a 	srli	r5,r5,1
    8244:	183ffb1e 	bne	r3,zero,8234 <__alt_data_end+0xf0008234>
    8248:	f800283a 	ret
    824c:	f800283a 	ret
    8250:	00c00044 	movi	r3,1
    8254:	003ff706 	br	8234 <__alt_data_end+0xf0008234>

00008258 <memcmp>:
    8258:	01c000c4 	movi	r7,3
    825c:	3980192e 	bgeu	r7,r6,82c4 <memcmp+0x6c>
    8260:	2144b03a 	or	r2,r4,r5
    8264:	11c4703a 	and	r2,r2,r7
    8268:	10000f26 	beq	r2,zero,82a8 <memcmp+0x50>
    826c:	20800003 	ldbu	r2,0(r4)
    8270:	28c00003 	ldbu	r3,0(r5)
    8274:	10c0151e 	bne	r2,r3,82cc <memcmp+0x74>
    8278:	31bfff84 	addi	r6,r6,-2
    827c:	01ffffc4 	movi	r7,-1
    8280:	00000406 	br	8294 <memcmp+0x3c>
    8284:	20800003 	ldbu	r2,0(r4)
    8288:	28c00003 	ldbu	r3,0(r5)
    828c:	31bfffc4 	addi	r6,r6,-1
    8290:	10c00e1e 	bne	r2,r3,82cc <memcmp+0x74>
    8294:	21000044 	addi	r4,r4,1
    8298:	29400044 	addi	r5,r5,1
    829c:	31fff91e 	bne	r6,r7,8284 <__alt_data_end+0xf0008284>
    82a0:	0005883a 	mov	r2,zero
    82a4:	f800283a 	ret
    82a8:	20c00017 	ldw	r3,0(r4)
    82ac:	28800017 	ldw	r2,0(r5)
    82b0:	18bfee1e 	bne	r3,r2,826c <__alt_data_end+0xf000826c>
    82b4:	31bfff04 	addi	r6,r6,-4
    82b8:	21000104 	addi	r4,r4,4
    82bc:	29400104 	addi	r5,r5,4
    82c0:	39bff936 	bltu	r7,r6,82a8 <__alt_data_end+0xf00082a8>
    82c4:	303fe91e 	bne	r6,zero,826c <__alt_data_end+0xf000826c>
    82c8:	003ff506 	br	82a0 <__alt_data_end+0xf00082a0>
    82cc:	10c5c83a 	sub	r2,r2,r3
    82d0:	f800283a 	ret

000082d4 <memcpy>:
    82d4:	defffd04 	addi	sp,sp,-12
    82d8:	dfc00215 	stw	ra,8(sp)
    82dc:	dc400115 	stw	r17,4(sp)
    82e0:	dc000015 	stw	r16,0(sp)
    82e4:	00c003c4 	movi	r3,15
    82e8:	2005883a 	mov	r2,r4
    82ec:	1980452e 	bgeu	r3,r6,8404 <memcpy+0x130>
    82f0:	2906b03a 	or	r3,r5,r4
    82f4:	18c000cc 	andi	r3,r3,3
    82f8:	1800441e 	bne	r3,zero,840c <memcpy+0x138>
    82fc:	347ffc04 	addi	r17,r6,-16
    8300:	8822d13a 	srli	r17,r17,4
    8304:	28c00104 	addi	r3,r5,4
    8308:	23400104 	addi	r13,r4,4
    830c:	8820913a 	slli	r16,r17,4
    8310:	2b000204 	addi	r12,r5,8
    8314:	22c00204 	addi	r11,r4,8
    8318:	84000504 	addi	r16,r16,20
    831c:	2a800304 	addi	r10,r5,12
    8320:	22400304 	addi	r9,r4,12
    8324:	2c21883a 	add	r16,r5,r16
    8328:	2811883a 	mov	r8,r5
    832c:	200f883a 	mov	r7,r4
    8330:	41000017 	ldw	r4,0(r8)
    8334:	1fc00017 	ldw	ra,0(r3)
    8338:	63c00017 	ldw	r15,0(r12)
    833c:	39000015 	stw	r4,0(r7)
    8340:	53800017 	ldw	r14,0(r10)
    8344:	6fc00015 	stw	ra,0(r13)
    8348:	5bc00015 	stw	r15,0(r11)
    834c:	4b800015 	stw	r14,0(r9)
    8350:	18c00404 	addi	r3,r3,16
    8354:	39c00404 	addi	r7,r7,16
    8358:	42000404 	addi	r8,r8,16
    835c:	6b400404 	addi	r13,r13,16
    8360:	63000404 	addi	r12,r12,16
    8364:	5ac00404 	addi	r11,r11,16
    8368:	52800404 	addi	r10,r10,16
    836c:	4a400404 	addi	r9,r9,16
    8370:	1c3fef1e 	bne	r3,r16,8330 <__alt_data_end+0xf0008330>
    8374:	89c00044 	addi	r7,r17,1
    8378:	380e913a 	slli	r7,r7,4
    837c:	310003cc 	andi	r4,r6,15
    8380:	02c000c4 	movi	r11,3
    8384:	11c7883a 	add	r3,r2,r7
    8388:	29cb883a 	add	r5,r5,r7
    838c:	5900212e 	bgeu	r11,r4,8414 <memcpy+0x140>
    8390:	1813883a 	mov	r9,r3
    8394:	2811883a 	mov	r8,r5
    8398:	200f883a 	mov	r7,r4
    839c:	42800017 	ldw	r10,0(r8)
    83a0:	4a400104 	addi	r9,r9,4
    83a4:	39ffff04 	addi	r7,r7,-4
    83a8:	4abfff15 	stw	r10,-4(r9)
    83ac:	42000104 	addi	r8,r8,4
    83b0:	59fffa36 	bltu	r11,r7,839c <__alt_data_end+0xf000839c>
    83b4:	213fff04 	addi	r4,r4,-4
    83b8:	2008d0ba 	srli	r4,r4,2
    83bc:	318000cc 	andi	r6,r6,3
    83c0:	21000044 	addi	r4,r4,1
    83c4:	2109883a 	add	r4,r4,r4
    83c8:	2109883a 	add	r4,r4,r4
    83cc:	1907883a 	add	r3,r3,r4
    83d0:	290b883a 	add	r5,r5,r4
    83d4:	30000626 	beq	r6,zero,83f0 <memcpy+0x11c>
    83d8:	198d883a 	add	r6,r3,r6
    83dc:	29c00003 	ldbu	r7,0(r5)
    83e0:	18c00044 	addi	r3,r3,1
    83e4:	29400044 	addi	r5,r5,1
    83e8:	19ffffc5 	stb	r7,-1(r3)
    83ec:	19bffb1e 	bne	r3,r6,83dc <__alt_data_end+0xf00083dc>
    83f0:	dfc00217 	ldw	ra,8(sp)
    83f4:	dc400117 	ldw	r17,4(sp)
    83f8:	dc000017 	ldw	r16,0(sp)
    83fc:	dec00304 	addi	sp,sp,12
    8400:	f800283a 	ret
    8404:	2007883a 	mov	r3,r4
    8408:	003ff206 	br	83d4 <__alt_data_end+0xf00083d4>
    840c:	2007883a 	mov	r3,r4
    8410:	003ff106 	br	83d8 <__alt_data_end+0xf00083d8>
    8414:	200d883a 	mov	r6,r4
    8418:	003fee06 	br	83d4 <__alt_data_end+0xf00083d4>

0000841c <memset>:
    841c:	20c000cc 	andi	r3,r4,3
    8420:	2005883a 	mov	r2,r4
    8424:	18004426 	beq	r3,zero,8538 <memset+0x11c>
    8428:	31ffffc4 	addi	r7,r6,-1
    842c:	30004026 	beq	r6,zero,8530 <memset+0x114>
    8430:	2813883a 	mov	r9,r5
    8434:	200d883a 	mov	r6,r4
    8438:	2007883a 	mov	r3,r4
    843c:	00000406 	br	8450 <memset+0x34>
    8440:	3a3fffc4 	addi	r8,r7,-1
    8444:	31800044 	addi	r6,r6,1
    8448:	38003926 	beq	r7,zero,8530 <memset+0x114>
    844c:	400f883a 	mov	r7,r8
    8450:	18c00044 	addi	r3,r3,1
    8454:	32400005 	stb	r9,0(r6)
    8458:	1a0000cc 	andi	r8,r3,3
    845c:	403ff81e 	bne	r8,zero,8440 <__alt_data_end+0xf0008440>
    8460:	010000c4 	movi	r4,3
    8464:	21c02d2e 	bgeu	r4,r7,851c <memset+0x100>
    8468:	29003fcc 	andi	r4,r5,255
    846c:	200c923a 	slli	r6,r4,8
    8470:	3108b03a 	or	r4,r6,r4
    8474:	200c943a 	slli	r6,r4,16
    8478:	218cb03a 	or	r6,r4,r6
    847c:	010003c4 	movi	r4,15
    8480:	21c0182e 	bgeu	r4,r7,84e4 <memset+0xc8>
    8484:	3b3ffc04 	addi	r12,r7,-16
    8488:	6018d13a 	srli	r12,r12,4
    848c:	1a000104 	addi	r8,r3,4
    8490:	1ac00204 	addi	r11,r3,8
    8494:	6008913a 	slli	r4,r12,4
    8498:	1a800304 	addi	r10,r3,12
    849c:	1813883a 	mov	r9,r3
    84a0:	21000504 	addi	r4,r4,20
    84a4:	1909883a 	add	r4,r3,r4
    84a8:	49800015 	stw	r6,0(r9)
    84ac:	41800015 	stw	r6,0(r8)
    84b0:	59800015 	stw	r6,0(r11)
    84b4:	51800015 	stw	r6,0(r10)
    84b8:	42000404 	addi	r8,r8,16
    84bc:	4a400404 	addi	r9,r9,16
    84c0:	5ac00404 	addi	r11,r11,16
    84c4:	52800404 	addi	r10,r10,16
    84c8:	413ff71e 	bne	r8,r4,84a8 <__alt_data_end+0xf00084a8>
    84cc:	63000044 	addi	r12,r12,1
    84d0:	6018913a 	slli	r12,r12,4
    84d4:	39c003cc 	andi	r7,r7,15
    84d8:	010000c4 	movi	r4,3
    84dc:	1b07883a 	add	r3,r3,r12
    84e0:	21c00e2e 	bgeu	r4,r7,851c <memset+0x100>
    84e4:	1813883a 	mov	r9,r3
    84e8:	3811883a 	mov	r8,r7
    84ec:	010000c4 	movi	r4,3
    84f0:	49800015 	stw	r6,0(r9)
    84f4:	423fff04 	addi	r8,r8,-4
    84f8:	4a400104 	addi	r9,r9,4
    84fc:	223ffc36 	bltu	r4,r8,84f0 <__alt_data_end+0xf00084f0>
    8500:	393fff04 	addi	r4,r7,-4
    8504:	2008d0ba 	srli	r4,r4,2
    8508:	39c000cc 	andi	r7,r7,3
    850c:	21000044 	addi	r4,r4,1
    8510:	2109883a 	add	r4,r4,r4
    8514:	2109883a 	add	r4,r4,r4
    8518:	1907883a 	add	r3,r3,r4
    851c:	38000526 	beq	r7,zero,8534 <memset+0x118>
    8520:	19cf883a 	add	r7,r3,r7
    8524:	19400005 	stb	r5,0(r3)
    8528:	18c00044 	addi	r3,r3,1
    852c:	38fffd1e 	bne	r7,r3,8524 <__alt_data_end+0xf0008524>
    8530:	f800283a 	ret
    8534:	f800283a 	ret
    8538:	2007883a 	mov	r3,r4
    853c:	300f883a 	mov	r7,r6
    8540:	003fc706 	br	8460 <__alt_data_end+0xf0008460>

00008544 <_printf_r>:
    8544:	defffd04 	addi	sp,sp,-12
    8548:	2805883a 	mov	r2,r5
    854c:	dfc00015 	stw	ra,0(sp)
    8550:	d9800115 	stw	r6,4(sp)
    8554:	d9c00215 	stw	r7,8(sp)
    8558:	21400217 	ldw	r5,8(r4)
    855c:	d9c00104 	addi	r7,sp,4
    8560:	100d883a 	mov	r6,r2
    8564:	000871c0 	call	871c <___vfprintf_internal_r>
    8568:	dfc00017 	ldw	ra,0(sp)
    856c:	dec00304 	addi	sp,sp,12
    8570:	f800283a 	ret

00008574 <printf>:
    8574:	defffc04 	addi	sp,sp,-16
    8578:	dfc00015 	stw	ra,0(sp)
    857c:	d9400115 	stw	r5,4(sp)
    8580:	d9800215 	stw	r6,8(sp)
    8584:	d9c00315 	stw	r7,12(sp)
    8588:	00820034 	movhi	r2,2048
    858c:	10896b04 	addi	r2,r2,9644
    8590:	10800017 	ldw	r2,0(r2)
    8594:	200b883a 	mov	r5,r4
    8598:	d9800104 	addi	r6,sp,4
    859c:	11000217 	ldw	r4,8(r2)
    85a0:	000a9140 	call	a914 <__vfprintf_internal>
    85a4:	dfc00017 	ldw	ra,0(sp)
    85a8:	dec00404 	addi	sp,sp,16
    85ac:	f800283a 	ret

000085b0 <_puts_r>:
    85b0:	defff604 	addi	sp,sp,-40
    85b4:	dc000715 	stw	r16,28(sp)
    85b8:	2021883a 	mov	r16,r4
    85bc:	2809883a 	mov	r4,r5
    85c0:	dc400815 	stw	r17,32(sp)
    85c4:	dfc00915 	stw	ra,36(sp)
    85c8:	2823883a 	mov	r17,r5
    85cc:	00086840 	call	8684 <strlen>
    85d0:	10c00044 	addi	r3,r2,1
    85d4:	d8800115 	stw	r2,4(sp)
    85d8:	00820034 	movhi	r2,2048
    85dc:	10808904 	addi	r2,r2,548
    85e0:	d8800215 	stw	r2,8(sp)
    85e4:	00800044 	movi	r2,1
    85e8:	d8800315 	stw	r2,12(sp)
    85ec:	00800084 	movi	r2,2
    85f0:	dc400015 	stw	r17,0(sp)
    85f4:	d8c00615 	stw	r3,24(sp)
    85f8:	dec00415 	stw	sp,16(sp)
    85fc:	d8800515 	stw	r2,20(sp)
    8600:	80000226 	beq	r16,zero,860c <_puts_r+0x5c>
    8604:	80800e17 	ldw	r2,56(r16)
    8608:	10001426 	beq	r2,zero,865c <_puts_r+0xac>
    860c:	81400217 	ldw	r5,8(r16)
    8610:	2880030b 	ldhu	r2,12(r5)
    8614:	10c8000c 	andi	r3,r2,8192
    8618:	1800061e 	bne	r3,zero,8634 <_puts_r+0x84>
    861c:	29001917 	ldw	r4,100(r5)
    8620:	00f7ffc4 	movi	r3,-8193
    8624:	10880014 	ori	r2,r2,8192
    8628:	20c6703a 	and	r3,r4,r3
    862c:	2880030d 	sth	r2,12(r5)
    8630:	28c01915 	stw	r3,100(r5)
    8634:	d9800404 	addi	r6,sp,16
    8638:	8009883a 	mov	r4,r16
    863c:	000ce440 	call	ce44 <__sfvwrite_r>
    8640:	1000091e 	bne	r2,zero,8668 <_puts_r+0xb8>
    8644:	00800284 	movi	r2,10
    8648:	dfc00917 	ldw	ra,36(sp)
    864c:	dc400817 	ldw	r17,32(sp)
    8650:	dc000717 	ldw	r16,28(sp)
    8654:	dec00a04 	addi	sp,sp,40
    8658:	f800283a 	ret
    865c:	8009883a 	mov	r4,r16
    8660:	000c9c00 	call	c9c0 <__sinit>
    8664:	003fe906 	br	860c <__alt_data_end+0xf000860c>
    8668:	00bfffc4 	movi	r2,-1
    866c:	003ff606 	br	8648 <__alt_data_end+0xf0008648>

00008670 <puts>:
    8670:	00820034 	movhi	r2,2048
    8674:	10896b04 	addi	r2,r2,9644
    8678:	200b883a 	mov	r5,r4
    867c:	11000017 	ldw	r4,0(r2)
    8680:	00085b01 	jmpi	85b0 <_puts_r>

00008684 <strlen>:
    8684:	208000cc 	andi	r2,r4,3
    8688:	10002026 	beq	r2,zero,870c <strlen+0x88>
    868c:	20800007 	ldb	r2,0(r4)
    8690:	10002026 	beq	r2,zero,8714 <strlen+0x90>
    8694:	2005883a 	mov	r2,r4
    8698:	00000206 	br	86a4 <strlen+0x20>
    869c:	10c00007 	ldb	r3,0(r2)
    86a0:	18001826 	beq	r3,zero,8704 <strlen+0x80>
    86a4:	10800044 	addi	r2,r2,1
    86a8:	10c000cc 	andi	r3,r2,3
    86ac:	183ffb1e 	bne	r3,zero,869c <__alt_data_end+0xf000869c>
    86b0:	10c00017 	ldw	r3,0(r2)
    86b4:	01ffbff4 	movhi	r7,65279
    86b8:	39ffbfc4 	addi	r7,r7,-257
    86bc:	00ca303a 	nor	r5,zero,r3
    86c0:	01a02074 	movhi	r6,32897
    86c4:	19c7883a 	add	r3,r3,r7
    86c8:	31a02004 	addi	r6,r6,-32640
    86cc:	1946703a 	and	r3,r3,r5
    86d0:	1986703a 	and	r3,r3,r6
    86d4:	1800091e 	bne	r3,zero,86fc <strlen+0x78>
    86d8:	10800104 	addi	r2,r2,4
    86dc:	10c00017 	ldw	r3,0(r2)
    86e0:	19cb883a 	add	r5,r3,r7
    86e4:	00c6303a 	nor	r3,zero,r3
    86e8:	28c6703a 	and	r3,r5,r3
    86ec:	1986703a 	and	r3,r3,r6
    86f0:	183ff926 	beq	r3,zero,86d8 <__alt_data_end+0xf00086d8>
    86f4:	00000106 	br	86fc <strlen+0x78>
    86f8:	10800044 	addi	r2,r2,1
    86fc:	10c00007 	ldb	r3,0(r2)
    8700:	183ffd1e 	bne	r3,zero,86f8 <__alt_data_end+0xf00086f8>
    8704:	1105c83a 	sub	r2,r2,r4
    8708:	f800283a 	ret
    870c:	2005883a 	mov	r2,r4
    8710:	003fe706 	br	86b0 <__alt_data_end+0xf00086b0>
    8714:	0005883a 	mov	r2,zero
    8718:	f800283a 	ret

0000871c <___vfprintf_internal_r>:
    871c:	deffb804 	addi	sp,sp,-288
    8720:	dfc04715 	stw	ra,284(sp)
    8724:	ddc04515 	stw	r23,276(sp)
    8728:	dd404315 	stw	r21,268(sp)
    872c:	d9002c15 	stw	r4,176(sp)
    8730:	282f883a 	mov	r23,r5
    8734:	302b883a 	mov	r21,r6
    8738:	d9c02d15 	stw	r7,180(sp)
    873c:	df004615 	stw	fp,280(sp)
    8740:	dd804415 	stw	r22,272(sp)
    8744:	dd004215 	stw	r20,264(sp)
    8748:	dcc04115 	stw	r19,260(sp)
    874c:	dc804015 	stw	r18,256(sp)
    8750:	dc403f15 	stw	r17,252(sp)
    8754:	dc003e15 	stw	r16,248(sp)
    8758:	000d5340 	call	d534 <_localeconv_r>
    875c:	10800017 	ldw	r2,0(r2)
    8760:	1009883a 	mov	r4,r2
    8764:	d8803415 	stw	r2,208(sp)
    8768:	00086840 	call	8684 <strlen>
    876c:	d8803715 	stw	r2,220(sp)
    8770:	d8802c17 	ldw	r2,176(sp)
    8774:	10000226 	beq	r2,zero,8780 <___vfprintf_internal_r+0x64>
    8778:	10800e17 	ldw	r2,56(r2)
    877c:	1000f926 	beq	r2,zero,8b64 <___vfprintf_internal_r+0x448>
    8780:	b880030b 	ldhu	r2,12(r23)
    8784:	10c8000c 	andi	r3,r2,8192
    8788:	1800061e 	bne	r3,zero,87a4 <___vfprintf_internal_r+0x88>
    878c:	b9001917 	ldw	r4,100(r23)
    8790:	00f7ffc4 	movi	r3,-8193
    8794:	10880014 	ori	r2,r2,8192
    8798:	20c6703a 	and	r3,r4,r3
    879c:	b880030d 	sth	r2,12(r23)
    87a0:	b8c01915 	stw	r3,100(r23)
    87a4:	10c0020c 	andi	r3,r2,8
    87a8:	1800c126 	beq	r3,zero,8ab0 <___vfprintf_internal_r+0x394>
    87ac:	b8c00417 	ldw	r3,16(r23)
    87b0:	1800bf26 	beq	r3,zero,8ab0 <___vfprintf_internal_r+0x394>
    87b4:	1080068c 	andi	r2,r2,26
    87b8:	00c00284 	movi	r3,10
    87bc:	10c0c426 	beq	r2,r3,8ad0 <___vfprintf_internal_r+0x3b4>
    87c0:	d8c00404 	addi	r3,sp,16
    87c4:	05020034 	movhi	r20,2048
    87c8:	d9001e04 	addi	r4,sp,120
    87cc:	a5009a84 	addi	r20,r20,618
    87d0:	d8c01e15 	stw	r3,120(sp)
    87d4:	d8002015 	stw	zero,128(sp)
    87d8:	d8001f15 	stw	zero,124(sp)
    87dc:	d8003315 	stw	zero,204(sp)
    87e0:	d8003615 	stw	zero,216(sp)
    87e4:	d8003815 	stw	zero,224(sp)
    87e8:	1811883a 	mov	r8,r3
    87ec:	d8003915 	stw	zero,228(sp)
    87f0:	d8003a15 	stw	zero,232(sp)
    87f4:	d8002f15 	stw	zero,188(sp)
    87f8:	d9002815 	stw	r4,160(sp)
    87fc:	a8800007 	ldb	r2,0(r21)
    8800:	10027b26 	beq	r2,zero,91f0 <___vfprintf_internal_r+0xad4>
    8804:	00c00944 	movi	r3,37
    8808:	a821883a 	mov	r16,r21
    880c:	10c0021e 	bne	r2,r3,8818 <___vfprintf_internal_r+0xfc>
    8810:	00001406 	br	8864 <___vfprintf_internal_r+0x148>
    8814:	10c00326 	beq	r2,r3,8824 <___vfprintf_internal_r+0x108>
    8818:	84000044 	addi	r16,r16,1
    881c:	80800007 	ldb	r2,0(r16)
    8820:	103ffc1e 	bne	r2,zero,8814 <__alt_data_end+0xf0008814>
    8824:	8563c83a 	sub	r17,r16,r21
    8828:	88000e26 	beq	r17,zero,8864 <___vfprintf_internal_r+0x148>
    882c:	d8c02017 	ldw	r3,128(sp)
    8830:	d8801f17 	ldw	r2,124(sp)
    8834:	45400015 	stw	r21,0(r8)
    8838:	1c47883a 	add	r3,r3,r17
    883c:	10800044 	addi	r2,r2,1
    8840:	d8c02015 	stw	r3,128(sp)
    8844:	44400115 	stw	r17,4(r8)
    8848:	d8801f15 	stw	r2,124(sp)
    884c:	00c001c4 	movi	r3,7
    8850:	1880a716 	blt	r3,r2,8af0 <___vfprintf_internal_r+0x3d4>
    8854:	42000204 	addi	r8,r8,8
    8858:	d9402f17 	ldw	r5,188(sp)
    885c:	2c4b883a 	add	r5,r5,r17
    8860:	d9402f15 	stw	r5,188(sp)
    8864:	80800007 	ldb	r2,0(r16)
    8868:	1000a826 	beq	r2,zero,8b0c <___vfprintf_internal_r+0x3f0>
    886c:	84400047 	ldb	r17,1(r16)
    8870:	00bfffc4 	movi	r2,-1
    8874:	85400044 	addi	r21,r16,1
    8878:	d8002785 	stb	zero,158(sp)
    887c:	0007883a 	mov	r3,zero
    8880:	000f883a 	mov	r7,zero
    8884:	d8802915 	stw	r2,164(sp)
    8888:	d8003115 	stw	zero,196(sp)
    888c:	0025883a 	mov	r18,zero
    8890:	01401604 	movi	r5,88
    8894:	01800244 	movi	r6,9
    8898:	02800a84 	movi	r10,42
    889c:	02401b04 	movi	r9,108
    88a0:	ad400044 	addi	r21,r21,1
    88a4:	88bff804 	addi	r2,r17,-32
    88a8:	28830436 	bltu	r5,r2,94bc <___vfprintf_internal_r+0xda0>
    88ac:	100490ba 	slli	r2,r2,2
    88b0:	01000074 	movhi	r4,1
    88b4:	21223104 	addi	r4,r4,-30524
    88b8:	1105883a 	add	r2,r2,r4
    88bc:	10800017 	ldw	r2,0(r2)
    88c0:	1000683a 	jmp	r2
    88c4:	000093dc 	xori	zero,zero,591
    88c8:	000094bc 	xorhi	zero,zero,594
    88cc:	000094bc 	xorhi	zero,zero,594
    88d0:	000093fc 	xorhi	zero,zero,591
    88d4:	000094bc 	xorhi	zero,zero,594
    88d8:	000094bc 	xorhi	zero,zero,594
    88dc:	000094bc 	xorhi	zero,zero,594
    88e0:	000094bc 	xorhi	zero,zero,594
    88e4:	000094bc 	xorhi	zero,zero,594
    88e8:	000094bc 	xorhi	zero,zero,594
    88ec:	00008b70 	cmpltui	zero,zero,557
    88f0:	00009318 	cmpnei	zero,zero,588
    88f4:	000094bc 	xorhi	zero,zero,594
    88f8:	00008a38 	rdprs	zero,zero,552
    88fc:	00008b98 	cmpnei	zero,zero,558
    8900:	000094bc 	xorhi	zero,zero,594
    8904:	00008bd8 	cmpnei	zero,zero,559
    8908:	00008be4 	muli	zero,zero,559
    890c:	00008be4 	muli	zero,zero,559
    8910:	00008be4 	muli	zero,zero,559
    8914:	00008be4 	muli	zero,zero,559
    8918:	00008be4 	muli	zero,zero,559
    891c:	00008be4 	muli	zero,zero,559
    8920:	00008be4 	muli	zero,zero,559
    8924:	00008be4 	muli	zero,zero,559
    8928:	00008be4 	muli	zero,zero,559
    892c:	000094bc 	xorhi	zero,zero,594
    8930:	000094bc 	xorhi	zero,zero,594
    8934:	000094bc 	xorhi	zero,zero,594
    8938:	000094bc 	xorhi	zero,zero,594
    893c:	000094bc 	xorhi	zero,zero,594
    8940:	000094bc 	xorhi	zero,zero,594
    8944:	000094bc 	xorhi	zero,zero,594
    8948:	000094bc 	xorhi	zero,zero,594
    894c:	000094bc 	xorhi	zero,zero,594
    8950:	000094bc 	xorhi	zero,zero,594
    8954:	00008c18 	cmpnei	zero,zero,560
    8958:	00008cd4 	movui	zero,563
    895c:	000094bc 	xorhi	zero,zero,594
    8960:	00008cd4 	movui	zero,563
    8964:	000094bc 	xorhi	zero,zero,594
    8968:	000094bc 	xorhi	zero,zero,594
    896c:	000094bc 	xorhi	zero,zero,594
    8970:	000094bc 	xorhi	zero,zero,594
    8974:	00008d74 	movhi	zero,565
    8978:	000094bc 	xorhi	zero,zero,594
    897c:	000094bc 	xorhi	zero,zero,594
    8980:	00008d80 	call	8d8 <xCoRoutineRemoveFromEventList+0x7c>
    8984:	000094bc 	xorhi	zero,zero,594
    8988:	000094bc 	xorhi	zero,zero,594
    898c:	000094bc 	xorhi	zero,zero,594
    8990:	000094bc 	xorhi	zero,zero,594
    8994:	000094bc 	xorhi	zero,zero,594
    8998:	000091f8 	rdprs	zero,zero,583
    899c:	000094bc 	xorhi	zero,zero,594
    89a0:	000094bc 	xorhi	zero,zero,594
    89a4:	00009258 	cmpnei	zero,zero,585
    89a8:	000094bc 	xorhi	zero,zero,594
    89ac:	000094bc 	xorhi	zero,zero,594
    89b0:	000094bc 	xorhi	zero,zero,594
    89b4:	000094bc 	xorhi	zero,zero,594
    89b8:	000094bc 	xorhi	zero,zero,594
    89bc:	000094bc 	xorhi	zero,zero,594
    89c0:	000094bc 	xorhi	zero,zero,594
    89c4:	000094bc 	xorhi	zero,zero,594
    89c8:	000094bc 	xorhi	zero,zero,594
    89cc:	000094bc 	xorhi	zero,zero,594
    89d0:	00009468 	cmpgeui	zero,zero,593
    89d4:	00009408 	cmpgei	zero,zero,592
    89d8:	00008cd4 	movui	zero,563
    89dc:	00008cd4 	movui	zero,563
    89e0:	00008cd4 	movui	zero,563
    89e4:	00009418 	cmpnei	zero,zero,592
    89e8:	00009408 	cmpgei	zero,zero,592
    89ec:	000094bc 	xorhi	zero,zero,594
    89f0:	000094bc 	xorhi	zero,zero,594
    89f4:	00009424 	muli	zero,zero,592
    89f8:	000094bc 	xorhi	zero,zero,594
    89fc:	00009434 	movhi	zero,592
    8a00:	00009308 	cmpgei	zero,zero,588
    8a04:	00008a44 	movi	zero,553
    8a08:	00009328 	cmpgeui	zero,zero,588
    8a0c:	000094bc 	xorhi	zero,zero,594
    8a10:	00009334 	movhi	zero,588
    8a14:	000094bc 	xorhi	zero,zero,594
    8a18:	00009390 	cmplti	zero,zero,590
    8a1c:	000094bc 	xorhi	zero,zero,594
    8a20:	000094bc 	xorhi	zero,zero,594
    8a24:	000093a0 	cmpeqi	zero,zero,590
    8a28:	d9003117 	ldw	r4,196(sp)
    8a2c:	d8802d15 	stw	r2,180(sp)
    8a30:	0109c83a 	sub	r4,zero,r4
    8a34:	d9003115 	stw	r4,196(sp)
    8a38:	94800114 	ori	r18,r18,4
    8a3c:	ac400007 	ldb	r17,0(r21)
    8a40:	003f9706 	br	88a0 <__alt_data_end+0xf00088a0>
    8a44:	00800c04 	movi	r2,48
    8a48:	d9002d17 	ldw	r4,180(sp)
    8a4c:	d9402917 	ldw	r5,164(sp)
    8a50:	d8802705 	stb	r2,156(sp)
    8a54:	00801e04 	movi	r2,120
    8a58:	d8802745 	stb	r2,157(sp)
    8a5c:	d8002785 	stb	zero,158(sp)
    8a60:	20c00104 	addi	r3,r4,4
    8a64:	24c00017 	ldw	r19,0(r4)
    8a68:	002d883a 	mov	r22,zero
    8a6c:	90800094 	ori	r2,r18,2
    8a70:	28029a16 	blt	r5,zero,94dc <___vfprintf_internal_r+0xdc0>
    8a74:	00bfdfc4 	movi	r2,-129
    8a78:	90a4703a 	and	r18,r18,r2
    8a7c:	d8c02d15 	stw	r3,180(sp)
    8a80:	94800094 	ori	r18,r18,2
    8a84:	9802871e 	bne	r19,zero,94a4 <___vfprintf_internal_r+0xd88>
    8a88:	00820034 	movhi	r2,2048
    8a8c:	10809304 	addi	r2,r2,588
    8a90:	d8803915 	stw	r2,228(sp)
    8a94:	04401e04 	movi	r17,120
    8a98:	d8802917 	ldw	r2,164(sp)
    8a9c:	0039883a 	mov	fp,zero
    8aa0:	1001e926 	beq	r2,zero,9248 <___vfprintf_internal_r+0xb2c>
    8aa4:	0027883a 	mov	r19,zero
    8aa8:	002d883a 	mov	r22,zero
    8aac:	00020506 	br	92c4 <___vfprintf_internal_r+0xba8>
    8ab0:	d9002c17 	ldw	r4,176(sp)
    8ab4:	b80b883a 	mov	r5,r23
    8ab8:	000a9ec0 	call	a9ec <__swsetup_r>
    8abc:	1005ac1e 	bne	r2,zero,a170 <___vfprintf_internal_r+0x1a54>
    8ac0:	b880030b 	ldhu	r2,12(r23)
    8ac4:	00c00284 	movi	r3,10
    8ac8:	1080068c 	andi	r2,r2,26
    8acc:	10ff3c1e 	bne	r2,r3,87c0 <__alt_data_end+0xf00087c0>
    8ad0:	b880038f 	ldh	r2,14(r23)
    8ad4:	103f3a16 	blt	r2,zero,87c0 <__alt_data_end+0xf00087c0>
    8ad8:	d9c02d17 	ldw	r7,180(sp)
    8adc:	d9002c17 	ldw	r4,176(sp)
    8ae0:	a80d883a 	mov	r6,r21
    8ae4:	b80b883a 	mov	r5,r23
    8ae8:	000a9300 	call	a930 <__sbprintf>
    8aec:	00001106 	br	8b34 <___vfprintf_internal_r+0x418>
    8af0:	d9002c17 	ldw	r4,176(sp)
    8af4:	d9801e04 	addi	r6,sp,120
    8af8:	b80b883a 	mov	r5,r23
    8afc:	000faa80 	call	faa8 <__sprint_r>
    8b00:	1000081e 	bne	r2,zero,8b24 <___vfprintf_internal_r+0x408>
    8b04:	da000404 	addi	r8,sp,16
    8b08:	003f5306 	br	8858 <__alt_data_end+0xf0008858>
    8b0c:	d8802017 	ldw	r2,128(sp)
    8b10:	10000426 	beq	r2,zero,8b24 <___vfprintf_internal_r+0x408>
    8b14:	d9002c17 	ldw	r4,176(sp)
    8b18:	d9801e04 	addi	r6,sp,120
    8b1c:	b80b883a 	mov	r5,r23
    8b20:	000faa80 	call	faa8 <__sprint_r>
    8b24:	b880030b 	ldhu	r2,12(r23)
    8b28:	1080100c 	andi	r2,r2,64
    8b2c:	1005901e 	bne	r2,zero,a170 <___vfprintf_internal_r+0x1a54>
    8b30:	d8802f17 	ldw	r2,188(sp)
    8b34:	dfc04717 	ldw	ra,284(sp)
    8b38:	df004617 	ldw	fp,280(sp)
    8b3c:	ddc04517 	ldw	r23,276(sp)
    8b40:	dd804417 	ldw	r22,272(sp)
    8b44:	dd404317 	ldw	r21,268(sp)
    8b48:	dd004217 	ldw	r20,264(sp)
    8b4c:	dcc04117 	ldw	r19,260(sp)
    8b50:	dc804017 	ldw	r18,256(sp)
    8b54:	dc403f17 	ldw	r17,252(sp)
    8b58:	dc003e17 	ldw	r16,248(sp)
    8b5c:	dec04804 	addi	sp,sp,288
    8b60:	f800283a 	ret
    8b64:	d9002c17 	ldw	r4,176(sp)
    8b68:	000c9c00 	call	c9c0 <__sinit>
    8b6c:	003f0406 	br	8780 <__alt_data_end+0xf0008780>
    8b70:	d8802d17 	ldw	r2,180(sp)
    8b74:	d9002d17 	ldw	r4,180(sp)
    8b78:	10800017 	ldw	r2,0(r2)
    8b7c:	d8803115 	stw	r2,196(sp)
    8b80:	20800104 	addi	r2,r4,4
    8b84:	d9003117 	ldw	r4,196(sp)
    8b88:	203fa716 	blt	r4,zero,8a28 <__alt_data_end+0xf0008a28>
    8b8c:	d8802d15 	stw	r2,180(sp)
    8b90:	ac400007 	ldb	r17,0(r21)
    8b94:	003f4206 	br	88a0 <__alt_data_end+0xf00088a0>
    8b98:	ac400007 	ldb	r17,0(r21)
    8b9c:	aac00044 	addi	r11,r21,1
    8ba0:	8a872826 	beq	r17,r10,a844 <___vfprintf_internal_r+0x2128>
    8ba4:	88bff404 	addi	r2,r17,-48
    8ba8:	0009883a 	mov	r4,zero
    8bac:	30867d36 	bltu	r6,r2,a5a4 <___vfprintf_internal_r+0x1e88>
    8bb0:	5c400007 	ldb	r17,0(r11)
    8bb4:	210002a4 	muli	r4,r4,10
    8bb8:	5d400044 	addi	r21,r11,1
    8bbc:	a817883a 	mov	r11,r21
    8bc0:	2089883a 	add	r4,r4,r2
    8bc4:	88bff404 	addi	r2,r17,-48
    8bc8:	30bff92e 	bgeu	r6,r2,8bb0 <__alt_data_end+0xf0008bb0>
    8bcc:	2005c916 	blt	r4,zero,a2f4 <___vfprintf_internal_r+0x1bd8>
    8bd0:	d9002915 	stw	r4,164(sp)
    8bd4:	003f3306 	br	88a4 <__alt_data_end+0xf00088a4>
    8bd8:	94802014 	ori	r18,r18,128
    8bdc:	ac400007 	ldb	r17,0(r21)
    8be0:	003f2f06 	br	88a0 <__alt_data_end+0xf00088a0>
    8be4:	a809883a 	mov	r4,r21
    8be8:	d8003115 	stw	zero,196(sp)
    8bec:	88bff404 	addi	r2,r17,-48
    8bf0:	0017883a 	mov	r11,zero
    8bf4:	24400007 	ldb	r17,0(r4)
    8bf8:	5ac002a4 	muli	r11,r11,10
    8bfc:	ad400044 	addi	r21,r21,1
    8c00:	a809883a 	mov	r4,r21
    8c04:	12d7883a 	add	r11,r2,r11
    8c08:	88bff404 	addi	r2,r17,-48
    8c0c:	30bff92e 	bgeu	r6,r2,8bf4 <__alt_data_end+0xf0008bf4>
    8c10:	dac03115 	stw	r11,196(sp)
    8c14:	003f2306 	br	88a4 <__alt_data_end+0xf00088a4>
    8c18:	18c03fcc 	andi	r3,r3,255
    8c1c:	18072b1e 	bne	r3,zero,a8cc <___vfprintf_internal_r+0x21b0>
    8c20:	94800414 	ori	r18,r18,16
    8c24:	9080080c 	andi	r2,r18,32
    8c28:	10037b26 	beq	r2,zero,9a18 <___vfprintf_internal_r+0x12fc>
    8c2c:	d9402d17 	ldw	r5,180(sp)
    8c30:	28800117 	ldw	r2,4(r5)
    8c34:	2cc00017 	ldw	r19,0(r5)
    8c38:	29400204 	addi	r5,r5,8
    8c3c:	d9402d15 	stw	r5,180(sp)
    8c40:	102d883a 	mov	r22,r2
    8c44:	10044b16 	blt	r2,zero,9d74 <___vfprintf_internal_r+0x1658>
    8c48:	d9402917 	ldw	r5,164(sp)
    8c4c:	df002783 	ldbu	fp,158(sp)
    8c50:	2803bc16 	blt	r5,zero,9b44 <___vfprintf_internal_r+0x1428>
    8c54:	00ffdfc4 	movi	r3,-129
    8c58:	9d84b03a 	or	r2,r19,r22
    8c5c:	90e4703a 	and	r18,r18,r3
    8c60:	10017726 	beq	r2,zero,9240 <___vfprintf_internal_r+0xb24>
    8c64:	b0038326 	beq	r22,zero,9a74 <___vfprintf_internal_r+0x1358>
    8c68:	dc402a15 	stw	r17,168(sp)
    8c6c:	dc001e04 	addi	r16,sp,120
    8c70:	b023883a 	mov	r17,r22
    8c74:	402d883a 	mov	r22,r8
    8c78:	9809883a 	mov	r4,r19
    8c7c:	880b883a 	mov	r5,r17
    8c80:	01800284 	movi	r6,10
    8c84:	000f883a 	mov	r7,zero
    8c88:	0011ea00 	call	11ea0 <__umoddi3>
    8c8c:	10800c04 	addi	r2,r2,48
    8c90:	843fffc4 	addi	r16,r16,-1
    8c94:	9809883a 	mov	r4,r19
    8c98:	880b883a 	mov	r5,r17
    8c9c:	80800005 	stb	r2,0(r16)
    8ca0:	01800284 	movi	r6,10
    8ca4:	000f883a 	mov	r7,zero
    8ca8:	00119280 	call	11928 <__udivdi3>
    8cac:	1027883a 	mov	r19,r2
    8cb0:	10c4b03a 	or	r2,r2,r3
    8cb4:	1823883a 	mov	r17,r3
    8cb8:	103fef1e 	bne	r2,zero,8c78 <__alt_data_end+0xf0008c78>
    8cbc:	d8c02817 	ldw	r3,160(sp)
    8cc0:	dc402a17 	ldw	r17,168(sp)
    8cc4:	b011883a 	mov	r8,r22
    8cc8:	1c07c83a 	sub	r3,r3,r16
    8ccc:	d8c02e15 	stw	r3,184(sp)
    8cd0:	00005906 	br	8e38 <___vfprintf_internal_r+0x71c>
    8cd4:	18c03fcc 	andi	r3,r3,255
    8cd8:	1806fa1e 	bne	r3,zero,a8c4 <___vfprintf_internal_r+0x21a8>
    8cdc:	9080020c 	andi	r2,r18,8
    8ce0:	10048a26 	beq	r2,zero,9f0c <___vfprintf_internal_r+0x17f0>
    8ce4:	d8c02d17 	ldw	r3,180(sp)
    8ce8:	d9002d17 	ldw	r4,180(sp)
    8cec:	d9402d17 	ldw	r5,180(sp)
    8cf0:	18c00017 	ldw	r3,0(r3)
    8cf4:	21000117 	ldw	r4,4(r4)
    8cf8:	29400204 	addi	r5,r5,8
    8cfc:	d8c03615 	stw	r3,216(sp)
    8d00:	d9003815 	stw	r4,224(sp)
    8d04:	d9402d15 	stw	r5,180(sp)
    8d08:	d9003617 	ldw	r4,216(sp)
    8d0c:	d9403817 	ldw	r5,224(sp)
    8d10:	da003d15 	stw	r8,244(sp)
    8d14:	04000044 	movi	r16,1
    8d18:	000f6cc0 	call	f6cc <__fpclassifyd>
    8d1c:	da003d17 	ldw	r8,244(sp)
    8d20:	14041f1e 	bne	r2,r16,9da0 <___vfprintf_internal_r+0x1684>
    8d24:	d9003617 	ldw	r4,216(sp)
    8d28:	d9403817 	ldw	r5,224(sp)
    8d2c:	000d883a 	mov	r6,zero
    8d30:	000f883a 	mov	r7,zero
    8d34:	00124600 	call	12460 <__ledf2>
    8d38:	da003d17 	ldw	r8,244(sp)
    8d3c:	1005be16 	blt	r2,zero,a438 <___vfprintf_internal_r+0x1d1c>
    8d40:	df002783 	ldbu	fp,158(sp)
    8d44:	008011c4 	movi	r2,71
    8d48:	1445330e 	bge	r2,r17,a218 <___vfprintf_internal_r+0x1afc>
    8d4c:	04020034 	movhi	r16,2048
    8d50:	84008b04 	addi	r16,r16,556
    8d54:	00c000c4 	movi	r3,3
    8d58:	00bfdfc4 	movi	r2,-129
    8d5c:	d8c02a15 	stw	r3,168(sp)
    8d60:	90a4703a 	and	r18,r18,r2
    8d64:	d8c02e15 	stw	r3,184(sp)
    8d68:	d8002915 	stw	zero,164(sp)
    8d6c:	d8003215 	stw	zero,200(sp)
    8d70:	00003706 	br	8e50 <___vfprintf_internal_r+0x734>
    8d74:	94800214 	ori	r18,r18,8
    8d78:	ac400007 	ldb	r17,0(r21)
    8d7c:	003ec806 	br	88a0 <__alt_data_end+0xf00088a0>
    8d80:	18c03fcc 	andi	r3,r3,255
    8d84:	1806db1e 	bne	r3,zero,a8f4 <___vfprintf_internal_r+0x21d8>
    8d88:	94800414 	ori	r18,r18,16
    8d8c:	9080080c 	andi	r2,r18,32
    8d90:	1002d826 	beq	r2,zero,98f4 <___vfprintf_internal_r+0x11d8>
    8d94:	d9402d17 	ldw	r5,180(sp)
    8d98:	d8c02917 	ldw	r3,164(sp)
    8d9c:	d8002785 	stb	zero,158(sp)
    8da0:	28800204 	addi	r2,r5,8
    8da4:	2cc00017 	ldw	r19,0(r5)
    8da8:	2d800117 	ldw	r22,4(r5)
    8dac:	18048f16 	blt	r3,zero,9fec <___vfprintf_internal_r+0x18d0>
    8db0:	013fdfc4 	movi	r4,-129
    8db4:	9d86b03a 	or	r3,r19,r22
    8db8:	d8802d15 	stw	r2,180(sp)
    8dbc:	9124703a 	and	r18,r18,r4
    8dc0:	1802d91e 	bne	r3,zero,9928 <___vfprintf_internal_r+0x120c>
    8dc4:	d8c02917 	ldw	r3,164(sp)
    8dc8:	0039883a 	mov	fp,zero
    8dcc:	1805c326 	beq	r3,zero,a4dc <___vfprintf_internal_r+0x1dc0>
    8dd0:	0027883a 	mov	r19,zero
    8dd4:	002d883a 	mov	r22,zero
    8dd8:	dc001e04 	addi	r16,sp,120
    8ddc:	9806d0fa 	srli	r3,r19,3
    8de0:	b008977a 	slli	r4,r22,29
    8de4:	b02cd0fa 	srli	r22,r22,3
    8de8:	9cc001cc 	andi	r19,r19,7
    8dec:	98800c04 	addi	r2,r19,48
    8df0:	843fffc4 	addi	r16,r16,-1
    8df4:	20e6b03a 	or	r19,r4,r3
    8df8:	80800005 	stb	r2,0(r16)
    8dfc:	9d86b03a 	or	r3,r19,r22
    8e00:	183ff61e 	bne	r3,zero,8ddc <__alt_data_end+0xf0008ddc>
    8e04:	90c0004c 	andi	r3,r18,1
    8e08:	18013b26 	beq	r3,zero,92f8 <___vfprintf_internal_r+0xbdc>
    8e0c:	10803fcc 	andi	r2,r2,255
    8e10:	1080201c 	xori	r2,r2,128
    8e14:	10bfe004 	addi	r2,r2,-128
    8e18:	00c00c04 	movi	r3,48
    8e1c:	10c13626 	beq	r2,r3,92f8 <___vfprintf_internal_r+0xbdc>
    8e20:	80ffffc5 	stb	r3,-1(r16)
    8e24:	d8c02817 	ldw	r3,160(sp)
    8e28:	80bfffc4 	addi	r2,r16,-1
    8e2c:	1021883a 	mov	r16,r2
    8e30:	1887c83a 	sub	r3,r3,r2
    8e34:	d8c02e15 	stw	r3,184(sp)
    8e38:	d8802e17 	ldw	r2,184(sp)
    8e3c:	d9002917 	ldw	r4,164(sp)
    8e40:	1100010e 	bge	r2,r4,8e48 <___vfprintf_internal_r+0x72c>
    8e44:	2005883a 	mov	r2,r4
    8e48:	d8802a15 	stw	r2,168(sp)
    8e4c:	d8003215 	stw	zero,200(sp)
    8e50:	e7003fcc 	andi	fp,fp,255
    8e54:	e700201c 	xori	fp,fp,128
    8e58:	e73fe004 	addi	fp,fp,-128
    8e5c:	e0000326 	beq	fp,zero,8e6c <___vfprintf_internal_r+0x750>
    8e60:	d8c02a17 	ldw	r3,168(sp)
    8e64:	18c00044 	addi	r3,r3,1
    8e68:	d8c02a15 	stw	r3,168(sp)
    8e6c:	90c0008c 	andi	r3,r18,2
    8e70:	d8c02b15 	stw	r3,172(sp)
    8e74:	18000326 	beq	r3,zero,8e84 <___vfprintf_internal_r+0x768>
    8e78:	d8c02a17 	ldw	r3,168(sp)
    8e7c:	18c00084 	addi	r3,r3,2
    8e80:	d8c02a15 	stw	r3,168(sp)
    8e84:	90c0210c 	andi	r3,r18,132
    8e88:	d8c03015 	stw	r3,192(sp)
    8e8c:	1801a31e 	bne	r3,zero,951c <___vfprintf_internal_r+0xe00>
    8e90:	d9003117 	ldw	r4,196(sp)
    8e94:	d8c02a17 	ldw	r3,168(sp)
    8e98:	20e7c83a 	sub	r19,r4,r3
    8e9c:	04c19f0e 	bge	zero,r19,951c <___vfprintf_internal_r+0xe00>
    8ea0:	02400404 	movi	r9,16
    8ea4:	d8c02017 	ldw	r3,128(sp)
    8ea8:	d8801f17 	ldw	r2,124(sp)
    8eac:	4cc50d0e 	bge	r9,r19,a2e4 <___vfprintf_internal_r+0x1bc8>
    8eb0:	01420034 	movhi	r5,2048
    8eb4:	29409e84 	addi	r5,r5,634
    8eb8:	dc403b15 	stw	r17,236(sp)
    8ebc:	d9403515 	stw	r5,212(sp)
    8ec0:	9823883a 	mov	r17,r19
    8ec4:	482d883a 	mov	r22,r9
    8ec8:	9027883a 	mov	r19,r18
    8ecc:	070001c4 	movi	fp,7
    8ed0:	8025883a 	mov	r18,r16
    8ed4:	dc002c17 	ldw	r16,176(sp)
    8ed8:	00000306 	br	8ee8 <___vfprintf_internal_r+0x7cc>
    8edc:	8c7ffc04 	addi	r17,r17,-16
    8ee0:	42000204 	addi	r8,r8,8
    8ee4:	b440130e 	bge	r22,r17,8f34 <___vfprintf_internal_r+0x818>
    8ee8:	01020034 	movhi	r4,2048
    8eec:	18c00404 	addi	r3,r3,16
    8ef0:	10800044 	addi	r2,r2,1
    8ef4:	21009e84 	addi	r4,r4,634
    8ef8:	41000015 	stw	r4,0(r8)
    8efc:	45800115 	stw	r22,4(r8)
    8f00:	d8c02015 	stw	r3,128(sp)
    8f04:	d8801f15 	stw	r2,124(sp)
    8f08:	e0bff40e 	bge	fp,r2,8edc <__alt_data_end+0xf0008edc>
    8f0c:	d9801e04 	addi	r6,sp,120
    8f10:	b80b883a 	mov	r5,r23
    8f14:	8009883a 	mov	r4,r16
    8f18:	000faa80 	call	faa8 <__sprint_r>
    8f1c:	103f011e 	bne	r2,zero,8b24 <__alt_data_end+0xf0008b24>
    8f20:	8c7ffc04 	addi	r17,r17,-16
    8f24:	d8c02017 	ldw	r3,128(sp)
    8f28:	d8801f17 	ldw	r2,124(sp)
    8f2c:	da000404 	addi	r8,sp,16
    8f30:	b47fed16 	blt	r22,r17,8ee8 <__alt_data_end+0xf0008ee8>
    8f34:	9021883a 	mov	r16,r18
    8f38:	9825883a 	mov	r18,r19
    8f3c:	8827883a 	mov	r19,r17
    8f40:	dc403b17 	ldw	r17,236(sp)
    8f44:	d9403517 	ldw	r5,212(sp)
    8f48:	98c7883a 	add	r3,r19,r3
    8f4c:	10800044 	addi	r2,r2,1
    8f50:	41400015 	stw	r5,0(r8)
    8f54:	44c00115 	stw	r19,4(r8)
    8f58:	d8c02015 	stw	r3,128(sp)
    8f5c:	d8801f15 	stw	r2,124(sp)
    8f60:	010001c4 	movi	r4,7
    8f64:	2082a316 	blt	r4,r2,99f4 <___vfprintf_internal_r+0x12d8>
    8f68:	df002787 	ldb	fp,158(sp)
    8f6c:	42000204 	addi	r8,r8,8
    8f70:	e0000c26 	beq	fp,zero,8fa4 <___vfprintf_internal_r+0x888>
    8f74:	d8801f17 	ldw	r2,124(sp)
    8f78:	d9002784 	addi	r4,sp,158
    8f7c:	18c00044 	addi	r3,r3,1
    8f80:	10800044 	addi	r2,r2,1
    8f84:	41000015 	stw	r4,0(r8)
    8f88:	01000044 	movi	r4,1
    8f8c:	41000115 	stw	r4,4(r8)
    8f90:	d8c02015 	stw	r3,128(sp)
    8f94:	d8801f15 	stw	r2,124(sp)
    8f98:	010001c4 	movi	r4,7
    8f9c:	20823c16 	blt	r4,r2,9890 <___vfprintf_internal_r+0x1174>
    8fa0:	42000204 	addi	r8,r8,8
    8fa4:	d8802b17 	ldw	r2,172(sp)
    8fa8:	10000c26 	beq	r2,zero,8fdc <___vfprintf_internal_r+0x8c0>
    8fac:	d8801f17 	ldw	r2,124(sp)
    8fb0:	d9002704 	addi	r4,sp,156
    8fb4:	18c00084 	addi	r3,r3,2
    8fb8:	10800044 	addi	r2,r2,1
    8fbc:	41000015 	stw	r4,0(r8)
    8fc0:	01000084 	movi	r4,2
    8fc4:	41000115 	stw	r4,4(r8)
    8fc8:	d8c02015 	stw	r3,128(sp)
    8fcc:	d8801f15 	stw	r2,124(sp)
    8fd0:	010001c4 	movi	r4,7
    8fd4:	20823616 	blt	r4,r2,98b0 <___vfprintf_internal_r+0x1194>
    8fd8:	42000204 	addi	r8,r8,8
    8fdc:	d9003017 	ldw	r4,192(sp)
    8fe0:	00802004 	movi	r2,128
    8fe4:	20819926 	beq	r4,r2,964c <___vfprintf_internal_r+0xf30>
    8fe8:	d9402917 	ldw	r5,164(sp)
    8fec:	d8802e17 	ldw	r2,184(sp)
    8ff0:	28adc83a 	sub	r22,r5,r2
    8ff4:	0580310e 	bge	zero,r22,90bc <___vfprintf_internal_r+0x9a0>
    8ff8:	07000404 	movi	fp,16
    8ffc:	d8801f17 	ldw	r2,124(sp)
    9000:	e584140e 	bge	fp,r22,a054 <___vfprintf_internal_r+0x1938>
    9004:	01420034 	movhi	r5,2048
    9008:	29409a84 	addi	r5,r5,618
    900c:	dc402915 	stw	r17,164(sp)
    9010:	d9402b15 	stw	r5,172(sp)
    9014:	b023883a 	mov	r17,r22
    9018:	04c001c4 	movi	r19,7
    901c:	a82d883a 	mov	r22,r21
    9020:	902b883a 	mov	r21,r18
    9024:	8025883a 	mov	r18,r16
    9028:	dc002c17 	ldw	r16,176(sp)
    902c:	00000306 	br	903c <___vfprintf_internal_r+0x920>
    9030:	8c7ffc04 	addi	r17,r17,-16
    9034:	42000204 	addi	r8,r8,8
    9038:	e440110e 	bge	fp,r17,9080 <___vfprintf_internal_r+0x964>
    903c:	18c00404 	addi	r3,r3,16
    9040:	10800044 	addi	r2,r2,1
    9044:	45000015 	stw	r20,0(r8)
    9048:	47000115 	stw	fp,4(r8)
    904c:	d8c02015 	stw	r3,128(sp)
    9050:	d8801f15 	stw	r2,124(sp)
    9054:	98bff60e 	bge	r19,r2,9030 <__alt_data_end+0xf0009030>
    9058:	d9801e04 	addi	r6,sp,120
    905c:	b80b883a 	mov	r5,r23
    9060:	8009883a 	mov	r4,r16
    9064:	000faa80 	call	faa8 <__sprint_r>
    9068:	103eae1e 	bne	r2,zero,8b24 <__alt_data_end+0xf0008b24>
    906c:	8c7ffc04 	addi	r17,r17,-16
    9070:	d8c02017 	ldw	r3,128(sp)
    9074:	d8801f17 	ldw	r2,124(sp)
    9078:	da000404 	addi	r8,sp,16
    907c:	e47fef16 	blt	fp,r17,903c <__alt_data_end+0xf000903c>
    9080:	9021883a 	mov	r16,r18
    9084:	a825883a 	mov	r18,r21
    9088:	b02b883a 	mov	r21,r22
    908c:	882d883a 	mov	r22,r17
    9090:	dc402917 	ldw	r17,164(sp)
    9094:	d9002b17 	ldw	r4,172(sp)
    9098:	1d87883a 	add	r3,r3,r22
    909c:	10800044 	addi	r2,r2,1
    90a0:	41000015 	stw	r4,0(r8)
    90a4:	45800115 	stw	r22,4(r8)
    90a8:	d8c02015 	stw	r3,128(sp)
    90ac:	d8801f15 	stw	r2,124(sp)
    90b0:	010001c4 	movi	r4,7
    90b4:	2081ee16 	blt	r4,r2,9870 <___vfprintf_internal_r+0x1154>
    90b8:	42000204 	addi	r8,r8,8
    90bc:	9080400c 	andi	r2,r18,256
    90c0:	1001181e 	bne	r2,zero,9524 <___vfprintf_internal_r+0xe08>
    90c4:	d9402e17 	ldw	r5,184(sp)
    90c8:	d8801f17 	ldw	r2,124(sp)
    90cc:	44000015 	stw	r16,0(r8)
    90d0:	1947883a 	add	r3,r3,r5
    90d4:	10800044 	addi	r2,r2,1
    90d8:	41400115 	stw	r5,4(r8)
    90dc:	d8c02015 	stw	r3,128(sp)
    90e0:	d8801f15 	stw	r2,124(sp)
    90e4:	010001c4 	movi	r4,7
    90e8:	2081d316 	blt	r4,r2,9838 <___vfprintf_internal_r+0x111c>
    90ec:	42000204 	addi	r8,r8,8
    90f0:	9480010c 	andi	r18,r18,4
    90f4:	90003226 	beq	r18,zero,91c0 <___vfprintf_internal_r+0xaa4>
    90f8:	d9403117 	ldw	r5,196(sp)
    90fc:	d8802a17 	ldw	r2,168(sp)
    9100:	28a1c83a 	sub	r16,r5,r2
    9104:	04002e0e 	bge	zero,r16,91c0 <___vfprintf_internal_r+0xaa4>
    9108:	04400404 	movi	r17,16
    910c:	d8801f17 	ldw	r2,124(sp)
    9110:	8c04a20e 	bge	r17,r16,a39c <___vfprintf_internal_r+0x1c80>
    9114:	01420034 	movhi	r5,2048
    9118:	29409e84 	addi	r5,r5,634
    911c:	d9403515 	stw	r5,212(sp)
    9120:	048001c4 	movi	r18,7
    9124:	dcc02c17 	ldw	r19,176(sp)
    9128:	00000306 	br	9138 <___vfprintf_internal_r+0xa1c>
    912c:	843ffc04 	addi	r16,r16,-16
    9130:	42000204 	addi	r8,r8,8
    9134:	8c00130e 	bge	r17,r16,9184 <___vfprintf_internal_r+0xa68>
    9138:	01020034 	movhi	r4,2048
    913c:	18c00404 	addi	r3,r3,16
    9140:	10800044 	addi	r2,r2,1
    9144:	21009e84 	addi	r4,r4,634
    9148:	41000015 	stw	r4,0(r8)
    914c:	44400115 	stw	r17,4(r8)
    9150:	d8c02015 	stw	r3,128(sp)
    9154:	d8801f15 	stw	r2,124(sp)
    9158:	90bff40e 	bge	r18,r2,912c <__alt_data_end+0xf000912c>
    915c:	d9801e04 	addi	r6,sp,120
    9160:	b80b883a 	mov	r5,r23
    9164:	9809883a 	mov	r4,r19
    9168:	000faa80 	call	faa8 <__sprint_r>
    916c:	103e6d1e 	bne	r2,zero,8b24 <__alt_data_end+0xf0008b24>
    9170:	843ffc04 	addi	r16,r16,-16
    9174:	d8c02017 	ldw	r3,128(sp)
    9178:	d8801f17 	ldw	r2,124(sp)
    917c:	da000404 	addi	r8,sp,16
    9180:	8c3fed16 	blt	r17,r16,9138 <__alt_data_end+0xf0009138>
    9184:	d9403517 	ldw	r5,212(sp)
    9188:	1c07883a 	add	r3,r3,r16
    918c:	10800044 	addi	r2,r2,1
    9190:	41400015 	stw	r5,0(r8)
    9194:	44000115 	stw	r16,4(r8)
    9198:	d8c02015 	stw	r3,128(sp)
    919c:	d8801f15 	stw	r2,124(sp)
    91a0:	010001c4 	movi	r4,7
    91a4:	2080060e 	bge	r4,r2,91c0 <___vfprintf_internal_r+0xaa4>
    91a8:	d9002c17 	ldw	r4,176(sp)
    91ac:	d9801e04 	addi	r6,sp,120
    91b0:	b80b883a 	mov	r5,r23
    91b4:	000faa80 	call	faa8 <__sprint_r>
    91b8:	103e5a1e 	bne	r2,zero,8b24 <__alt_data_end+0xf0008b24>
    91bc:	d8c02017 	ldw	r3,128(sp)
    91c0:	d8803117 	ldw	r2,196(sp)
    91c4:	d9002a17 	ldw	r4,168(sp)
    91c8:	1100010e 	bge	r2,r4,91d0 <___vfprintf_internal_r+0xab4>
    91cc:	2005883a 	mov	r2,r4
    91d0:	d9402f17 	ldw	r5,188(sp)
    91d4:	288b883a 	add	r5,r5,r2
    91d8:	d9402f15 	stw	r5,188(sp)
    91dc:	18019e1e 	bne	r3,zero,9858 <___vfprintf_internal_r+0x113c>
    91e0:	a8800007 	ldb	r2,0(r21)
    91e4:	d8001f15 	stw	zero,124(sp)
    91e8:	da000404 	addi	r8,sp,16
    91ec:	103d851e 	bne	r2,zero,8804 <__alt_data_end+0xf0008804>
    91f0:	a821883a 	mov	r16,r21
    91f4:	003d9b06 	br	8864 <__alt_data_end+0xf0008864>
    91f8:	18c03fcc 	andi	r3,r3,255
    91fc:	1805c11e 	bne	r3,zero,a904 <___vfprintf_internal_r+0x21e8>
    9200:	94800414 	ori	r18,r18,16
    9204:	9080080c 	andi	r2,r18,32
    9208:	10020c26 	beq	r2,zero,9a3c <___vfprintf_internal_r+0x1320>
    920c:	d8802d17 	ldw	r2,180(sp)
    9210:	d9002917 	ldw	r4,164(sp)
    9214:	d8002785 	stb	zero,158(sp)
    9218:	10c00204 	addi	r3,r2,8
    921c:	14c00017 	ldw	r19,0(r2)
    9220:	15800117 	ldw	r22,4(r2)
    9224:	20040f16 	blt	r4,zero,a264 <___vfprintf_internal_r+0x1b48>
    9228:	013fdfc4 	movi	r4,-129
    922c:	9d84b03a 	or	r2,r19,r22
    9230:	d8c02d15 	stw	r3,180(sp)
    9234:	9124703a 	and	r18,r18,r4
    9238:	0039883a 	mov	fp,zero
    923c:	103e891e 	bne	r2,zero,8c64 <__alt_data_end+0xf0008c64>
    9240:	d9002917 	ldw	r4,164(sp)
    9244:	2002c11e 	bne	r4,zero,9d4c <___vfprintf_internal_r+0x1630>
    9248:	d8002915 	stw	zero,164(sp)
    924c:	d8002e15 	stw	zero,184(sp)
    9250:	dc001e04 	addi	r16,sp,120
    9254:	003ef806 	br	8e38 <__alt_data_end+0xf0008e38>
    9258:	18c03fcc 	andi	r3,r3,255
    925c:	18059d1e 	bne	r3,zero,a8d4 <___vfprintf_internal_r+0x21b8>
    9260:	01420034 	movhi	r5,2048
    9264:	29408e04 	addi	r5,r5,568
    9268:	d9403915 	stw	r5,228(sp)
    926c:	9080080c 	andi	r2,r18,32
    9270:	10005226 	beq	r2,zero,93bc <___vfprintf_internal_r+0xca0>
    9274:	d8802d17 	ldw	r2,180(sp)
    9278:	14c00017 	ldw	r19,0(r2)
    927c:	15800117 	ldw	r22,4(r2)
    9280:	10800204 	addi	r2,r2,8
    9284:	d8802d15 	stw	r2,180(sp)
    9288:	9080004c 	andi	r2,r18,1
    928c:	10019026 	beq	r2,zero,98d0 <___vfprintf_internal_r+0x11b4>
    9290:	9d84b03a 	or	r2,r19,r22
    9294:	10036926 	beq	r2,zero,a03c <___vfprintf_internal_r+0x1920>
    9298:	d8c02917 	ldw	r3,164(sp)
    929c:	00800c04 	movi	r2,48
    92a0:	d8802705 	stb	r2,156(sp)
    92a4:	dc402745 	stb	r17,157(sp)
    92a8:	d8002785 	stb	zero,158(sp)
    92ac:	90800094 	ori	r2,r18,2
    92b0:	18045d16 	blt	r3,zero,a428 <___vfprintf_internal_r+0x1d0c>
    92b4:	00bfdfc4 	movi	r2,-129
    92b8:	90a4703a 	and	r18,r18,r2
    92bc:	94800094 	ori	r18,r18,2
    92c0:	0039883a 	mov	fp,zero
    92c4:	d9003917 	ldw	r4,228(sp)
    92c8:	dc001e04 	addi	r16,sp,120
    92cc:	988003cc 	andi	r2,r19,15
    92d0:	b006973a 	slli	r3,r22,28
    92d4:	2085883a 	add	r2,r4,r2
    92d8:	9826d13a 	srli	r19,r19,4
    92dc:	10800003 	ldbu	r2,0(r2)
    92e0:	b02cd13a 	srli	r22,r22,4
    92e4:	843fffc4 	addi	r16,r16,-1
    92e8:	1ce6b03a 	or	r19,r3,r19
    92ec:	80800005 	stb	r2,0(r16)
    92f0:	9d84b03a 	or	r2,r19,r22
    92f4:	103ff51e 	bne	r2,zero,92cc <__alt_data_end+0xf00092cc>
    92f8:	d8c02817 	ldw	r3,160(sp)
    92fc:	1c07c83a 	sub	r3,r3,r16
    9300:	d8c02e15 	stw	r3,184(sp)
    9304:	003ecc06 	br	8e38 <__alt_data_end+0xf0008e38>
    9308:	18c03fcc 	andi	r3,r3,255
    930c:	183e9f26 	beq	r3,zero,8d8c <__alt_data_end+0xf0008d8c>
    9310:	d9c02785 	stb	r7,158(sp)
    9314:	003e9d06 	br	8d8c <__alt_data_end+0xf0008d8c>
    9318:	00c00044 	movi	r3,1
    931c:	01c00ac4 	movi	r7,43
    9320:	ac400007 	ldb	r17,0(r21)
    9324:	003d5e06 	br	88a0 <__alt_data_end+0xf00088a0>
    9328:	94800814 	ori	r18,r18,32
    932c:	ac400007 	ldb	r17,0(r21)
    9330:	003d5b06 	br	88a0 <__alt_data_end+0xf00088a0>
    9334:	d8c02d17 	ldw	r3,180(sp)
    9338:	d8002785 	stb	zero,158(sp)
    933c:	1c000017 	ldw	r16,0(r3)
    9340:	1cc00104 	addi	r19,r3,4
    9344:	80041926 	beq	r16,zero,a3ac <___vfprintf_internal_r+0x1c90>
    9348:	d9002917 	ldw	r4,164(sp)
    934c:	2003d016 	blt	r4,zero,a290 <___vfprintf_internal_r+0x1b74>
    9350:	200d883a 	mov	r6,r4
    9354:	000b883a 	mov	r5,zero
    9358:	8009883a 	mov	r4,r16
    935c:	da003d15 	stw	r8,244(sp)
    9360:	000df2c0 	call	df2c <memchr>
    9364:	da003d17 	ldw	r8,244(sp)
    9368:	10045426 	beq	r2,zero,a4bc <___vfprintf_internal_r+0x1da0>
    936c:	1405c83a 	sub	r2,r2,r16
    9370:	d8802e15 	stw	r2,184(sp)
    9374:	1003cc16 	blt	r2,zero,a2a8 <___vfprintf_internal_r+0x1b8c>
    9378:	df002783 	ldbu	fp,158(sp)
    937c:	d8802a15 	stw	r2,168(sp)
    9380:	dcc02d15 	stw	r19,180(sp)
    9384:	d8002915 	stw	zero,164(sp)
    9388:	d8003215 	stw	zero,200(sp)
    938c:	003eb006 	br	8e50 <__alt_data_end+0xf0008e50>
    9390:	18c03fcc 	andi	r3,r3,255
    9394:	183f9b26 	beq	r3,zero,9204 <__alt_data_end+0xf0009204>
    9398:	d9c02785 	stb	r7,158(sp)
    939c:	003f9906 	br	9204 <__alt_data_end+0xf0009204>
    93a0:	18c03fcc 	andi	r3,r3,255
    93a4:	1805551e 	bne	r3,zero,a8fc <___vfprintf_internal_r+0x21e0>
    93a8:	01420034 	movhi	r5,2048
    93ac:	29409304 	addi	r5,r5,588
    93b0:	d9403915 	stw	r5,228(sp)
    93b4:	9080080c 	andi	r2,r18,32
    93b8:	103fae1e 	bne	r2,zero,9274 <__alt_data_end+0xf0009274>
    93bc:	9080040c 	andi	r2,r18,16
    93c0:	1002de26 	beq	r2,zero,9f3c <___vfprintf_internal_r+0x1820>
    93c4:	d8c02d17 	ldw	r3,180(sp)
    93c8:	002d883a 	mov	r22,zero
    93cc:	1cc00017 	ldw	r19,0(r3)
    93d0:	18c00104 	addi	r3,r3,4
    93d4:	d8c02d15 	stw	r3,180(sp)
    93d8:	003fab06 	br	9288 <__alt_data_end+0xf0009288>
    93dc:	38803fcc 	andi	r2,r7,255
    93e0:	1080201c 	xori	r2,r2,128
    93e4:	10bfe004 	addi	r2,r2,-128
    93e8:	1002d21e 	bne	r2,zero,9f34 <___vfprintf_internal_r+0x1818>
    93ec:	00c00044 	movi	r3,1
    93f0:	01c00804 	movi	r7,32
    93f4:	ac400007 	ldb	r17,0(r21)
    93f8:	003d2906 	br	88a0 <__alt_data_end+0xf00088a0>
    93fc:	94800054 	ori	r18,r18,1
    9400:	ac400007 	ldb	r17,0(r21)
    9404:	003d2606 	br	88a0 <__alt_data_end+0xf00088a0>
    9408:	18c03fcc 	andi	r3,r3,255
    940c:	183e0526 	beq	r3,zero,8c24 <__alt_data_end+0xf0008c24>
    9410:	d9c02785 	stb	r7,158(sp)
    9414:	003e0306 	br	8c24 <__alt_data_end+0xf0008c24>
    9418:	94801014 	ori	r18,r18,64
    941c:	ac400007 	ldb	r17,0(r21)
    9420:	003d1f06 	br	88a0 <__alt_data_end+0xf00088a0>
    9424:	ac400007 	ldb	r17,0(r21)
    9428:	8a438726 	beq	r17,r9,a248 <___vfprintf_internal_r+0x1b2c>
    942c:	94800414 	ori	r18,r18,16
    9430:	003d1b06 	br	88a0 <__alt_data_end+0xf00088a0>
    9434:	18c03fcc 	andi	r3,r3,255
    9438:	1805341e 	bne	r3,zero,a90c <___vfprintf_internal_r+0x21f0>
    943c:	9080080c 	andi	r2,r18,32
    9440:	1002cd26 	beq	r2,zero,9f78 <___vfprintf_internal_r+0x185c>
    9444:	d9402d17 	ldw	r5,180(sp)
    9448:	d9002f17 	ldw	r4,188(sp)
    944c:	28800017 	ldw	r2,0(r5)
    9450:	2007d7fa 	srai	r3,r4,31
    9454:	29400104 	addi	r5,r5,4
    9458:	d9402d15 	stw	r5,180(sp)
    945c:	11000015 	stw	r4,0(r2)
    9460:	10c00115 	stw	r3,4(r2)
    9464:	003ce506 	br	87fc <__alt_data_end+0xf00087fc>
    9468:	d8c02d17 	ldw	r3,180(sp)
    946c:	d9002d17 	ldw	r4,180(sp)
    9470:	d8002785 	stb	zero,158(sp)
    9474:	18800017 	ldw	r2,0(r3)
    9478:	21000104 	addi	r4,r4,4
    947c:	00c00044 	movi	r3,1
    9480:	d8c02a15 	stw	r3,168(sp)
    9484:	d8801405 	stb	r2,80(sp)
    9488:	d9002d15 	stw	r4,180(sp)
    948c:	d8c02e15 	stw	r3,184(sp)
    9490:	d8002915 	stw	zero,164(sp)
    9494:	d8003215 	stw	zero,200(sp)
    9498:	dc001404 	addi	r16,sp,80
    949c:	0039883a 	mov	fp,zero
    94a0:	003e7206 	br	8e6c <__alt_data_end+0xf0008e6c>
    94a4:	01020034 	movhi	r4,2048
    94a8:	21009304 	addi	r4,r4,588
    94ac:	0039883a 	mov	fp,zero
    94b0:	d9003915 	stw	r4,228(sp)
    94b4:	04401e04 	movi	r17,120
    94b8:	003f8206 	br	92c4 <__alt_data_end+0xf00092c4>
    94bc:	18c03fcc 	andi	r3,r3,255
    94c0:	1805061e 	bne	r3,zero,a8dc <___vfprintf_internal_r+0x21c0>
    94c4:	883d9126 	beq	r17,zero,8b0c <__alt_data_end+0xf0008b0c>
    94c8:	00c00044 	movi	r3,1
    94cc:	d8c02a15 	stw	r3,168(sp)
    94d0:	dc401405 	stb	r17,80(sp)
    94d4:	d8002785 	stb	zero,158(sp)
    94d8:	003fec06 	br	948c <__alt_data_end+0xf000948c>
    94dc:	01420034 	movhi	r5,2048
    94e0:	29409304 	addi	r5,r5,588
    94e4:	d9403915 	stw	r5,228(sp)
    94e8:	d8c02d15 	stw	r3,180(sp)
    94ec:	1025883a 	mov	r18,r2
    94f0:	04401e04 	movi	r17,120
    94f4:	9d84b03a 	or	r2,r19,r22
    94f8:	1000fc1e 	bne	r2,zero,98ec <___vfprintf_internal_r+0x11d0>
    94fc:	0039883a 	mov	fp,zero
    9500:	00800084 	movi	r2,2
    9504:	10803fcc 	andi	r2,r2,255
    9508:	00c00044 	movi	r3,1
    950c:	10c20f26 	beq	r2,r3,9d4c <___vfprintf_internal_r+0x1630>
    9510:	00c00084 	movi	r3,2
    9514:	10fd6326 	beq	r2,r3,8aa4 <__alt_data_end+0xf0008aa4>
    9518:	003e2d06 	br	8dd0 <__alt_data_end+0xf0008dd0>
    951c:	d8c02017 	ldw	r3,128(sp)
    9520:	003e9306 	br	8f70 <__alt_data_end+0xf0008f70>
    9524:	00801944 	movi	r2,101
    9528:	14407e0e 	bge	r2,r17,9724 <___vfprintf_internal_r+0x1008>
    952c:	d9003617 	ldw	r4,216(sp)
    9530:	d9403817 	ldw	r5,224(sp)
    9534:	000d883a 	mov	r6,zero
    9538:	000f883a 	mov	r7,zero
    953c:	d8c03c15 	stw	r3,240(sp)
    9540:	da003d15 	stw	r8,244(sp)
    9544:	00123d80 	call	123d8 <__eqdf2>
    9548:	d8c03c17 	ldw	r3,240(sp)
    954c:	da003d17 	ldw	r8,244(sp)
    9550:	1000f71e 	bne	r2,zero,9930 <___vfprintf_internal_r+0x1214>
    9554:	d8801f17 	ldw	r2,124(sp)
    9558:	01020034 	movhi	r4,2048
    955c:	21009a04 	addi	r4,r4,616
    9560:	18c00044 	addi	r3,r3,1
    9564:	10800044 	addi	r2,r2,1
    9568:	41000015 	stw	r4,0(r8)
    956c:	01000044 	movi	r4,1
    9570:	41000115 	stw	r4,4(r8)
    9574:	d8c02015 	stw	r3,128(sp)
    9578:	d8801f15 	stw	r2,124(sp)
    957c:	010001c4 	movi	r4,7
    9580:	2082b816 	blt	r4,r2,a064 <___vfprintf_internal_r+0x1948>
    9584:	42000204 	addi	r8,r8,8
    9588:	d8802617 	ldw	r2,152(sp)
    958c:	d9403317 	ldw	r5,204(sp)
    9590:	11400216 	blt	r2,r5,959c <___vfprintf_internal_r+0xe80>
    9594:	9080004c 	andi	r2,r18,1
    9598:	103ed526 	beq	r2,zero,90f0 <__alt_data_end+0xf00090f0>
    959c:	d8803717 	ldw	r2,220(sp)
    95a0:	d9003417 	ldw	r4,208(sp)
    95a4:	d9403717 	ldw	r5,220(sp)
    95a8:	1887883a 	add	r3,r3,r2
    95ac:	d8801f17 	ldw	r2,124(sp)
    95b0:	41000015 	stw	r4,0(r8)
    95b4:	41400115 	stw	r5,4(r8)
    95b8:	10800044 	addi	r2,r2,1
    95bc:	d8c02015 	stw	r3,128(sp)
    95c0:	d8801f15 	stw	r2,124(sp)
    95c4:	010001c4 	movi	r4,7
    95c8:	20832916 	blt	r4,r2,a270 <___vfprintf_internal_r+0x1b54>
    95cc:	42000204 	addi	r8,r8,8
    95d0:	d8803317 	ldw	r2,204(sp)
    95d4:	143fffc4 	addi	r16,r2,-1
    95d8:	043ec50e 	bge	zero,r16,90f0 <__alt_data_end+0xf00090f0>
    95dc:	04400404 	movi	r17,16
    95e0:	d8801f17 	ldw	r2,124(sp)
    95e4:	8c00880e 	bge	r17,r16,9808 <___vfprintf_internal_r+0x10ec>
    95e8:	01420034 	movhi	r5,2048
    95ec:	29409a84 	addi	r5,r5,618
    95f0:	d9402b15 	stw	r5,172(sp)
    95f4:	058001c4 	movi	r22,7
    95f8:	dcc02c17 	ldw	r19,176(sp)
    95fc:	00000306 	br	960c <___vfprintf_internal_r+0xef0>
    9600:	42000204 	addi	r8,r8,8
    9604:	843ffc04 	addi	r16,r16,-16
    9608:	8c00820e 	bge	r17,r16,9814 <___vfprintf_internal_r+0x10f8>
    960c:	18c00404 	addi	r3,r3,16
    9610:	10800044 	addi	r2,r2,1
    9614:	45000015 	stw	r20,0(r8)
    9618:	44400115 	stw	r17,4(r8)
    961c:	d8c02015 	stw	r3,128(sp)
    9620:	d8801f15 	stw	r2,124(sp)
    9624:	b0bff60e 	bge	r22,r2,9600 <__alt_data_end+0xf0009600>
    9628:	d9801e04 	addi	r6,sp,120
    962c:	b80b883a 	mov	r5,r23
    9630:	9809883a 	mov	r4,r19
    9634:	000faa80 	call	faa8 <__sprint_r>
    9638:	103d3a1e 	bne	r2,zero,8b24 <__alt_data_end+0xf0008b24>
    963c:	d8c02017 	ldw	r3,128(sp)
    9640:	d8801f17 	ldw	r2,124(sp)
    9644:	da000404 	addi	r8,sp,16
    9648:	003fee06 	br	9604 <__alt_data_end+0xf0009604>
    964c:	d9403117 	ldw	r5,196(sp)
    9650:	d8802a17 	ldw	r2,168(sp)
    9654:	28adc83a 	sub	r22,r5,r2
    9658:	05be630e 	bge	zero,r22,8fe8 <__alt_data_end+0xf0008fe8>
    965c:	07000404 	movi	fp,16
    9660:	d8801f17 	ldw	r2,124(sp)
    9664:	e5838f0e 	bge	fp,r22,a4a4 <___vfprintf_internal_r+0x1d88>
    9668:	01420034 	movhi	r5,2048
    966c:	29409a84 	addi	r5,r5,618
    9670:	dc403015 	stw	r17,192(sp)
    9674:	d9402b15 	stw	r5,172(sp)
    9678:	b023883a 	mov	r17,r22
    967c:	04c001c4 	movi	r19,7
    9680:	a82d883a 	mov	r22,r21
    9684:	902b883a 	mov	r21,r18
    9688:	8025883a 	mov	r18,r16
    968c:	dc002c17 	ldw	r16,176(sp)
    9690:	00000306 	br	96a0 <___vfprintf_internal_r+0xf84>
    9694:	8c7ffc04 	addi	r17,r17,-16
    9698:	42000204 	addi	r8,r8,8
    969c:	e440110e 	bge	fp,r17,96e4 <___vfprintf_internal_r+0xfc8>
    96a0:	18c00404 	addi	r3,r3,16
    96a4:	10800044 	addi	r2,r2,1
    96a8:	45000015 	stw	r20,0(r8)
    96ac:	47000115 	stw	fp,4(r8)
    96b0:	d8c02015 	stw	r3,128(sp)
    96b4:	d8801f15 	stw	r2,124(sp)
    96b8:	98bff60e 	bge	r19,r2,9694 <__alt_data_end+0xf0009694>
    96bc:	d9801e04 	addi	r6,sp,120
    96c0:	b80b883a 	mov	r5,r23
    96c4:	8009883a 	mov	r4,r16
    96c8:	000faa80 	call	faa8 <__sprint_r>
    96cc:	103d151e 	bne	r2,zero,8b24 <__alt_data_end+0xf0008b24>
    96d0:	8c7ffc04 	addi	r17,r17,-16
    96d4:	d8c02017 	ldw	r3,128(sp)
    96d8:	d8801f17 	ldw	r2,124(sp)
    96dc:	da000404 	addi	r8,sp,16
    96e0:	e47fef16 	blt	fp,r17,96a0 <__alt_data_end+0xf00096a0>
    96e4:	9021883a 	mov	r16,r18
    96e8:	a825883a 	mov	r18,r21
    96ec:	b02b883a 	mov	r21,r22
    96f0:	882d883a 	mov	r22,r17
    96f4:	dc403017 	ldw	r17,192(sp)
    96f8:	d9002b17 	ldw	r4,172(sp)
    96fc:	1d87883a 	add	r3,r3,r22
    9700:	10800044 	addi	r2,r2,1
    9704:	41000015 	stw	r4,0(r8)
    9708:	45800115 	stw	r22,4(r8)
    970c:	d8c02015 	stw	r3,128(sp)
    9710:	d8801f15 	stw	r2,124(sp)
    9714:	010001c4 	movi	r4,7
    9718:	20818e16 	blt	r4,r2,9d54 <___vfprintf_internal_r+0x1638>
    971c:	42000204 	addi	r8,r8,8
    9720:	003e3106 	br	8fe8 <__alt_data_end+0xf0008fe8>
    9724:	d9403317 	ldw	r5,204(sp)
    9728:	00800044 	movi	r2,1
    972c:	18c00044 	addi	r3,r3,1
    9730:	1141530e 	bge	r2,r5,9c80 <___vfprintf_internal_r+0x1564>
    9734:	dc401f17 	ldw	r17,124(sp)
    9738:	00800044 	movi	r2,1
    973c:	40800115 	stw	r2,4(r8)
    9740:	8c400044 	addi	r17,r17,1
    9744:	44000015 	stw	r16,0(r8)
    9748:	d8c02015 	stw	r3,128(sp)
    974c:	dc401f15 	stw	r17,124(sp)
    9750:	008001c4 	movi	r2,7
    9754:	14416b16 	blt	r2,r17,9d04 <___vfprintf_internal_r+0x15e8>
    9758:	42000204 	addi	r8,r8,8
    975c:	d8803717 	ldw	r2,220(sp)
    9760:	d9003417 	ldw	r4,208(sp)
    9764:	8c400044 	addi	r17,r17,1
    9768:	10c7883a 	add	r3,r2,r3
    976c:	40800115 	stw	r2,4(r8)
    9770:	41000015 	stw	r4,0(r8)
    9774:	d8c02015 	stw	r3,128(sp)
    9778:	dc401f15 	stw	r17,124(sp)
    977c:	008001c4 	movi	r2,7
    9780:	14416916 	blt	r2,r17,9d28 <___vfprintf_internal_r+0x160c>
    9784:	45800204 	addi	r22,r8,8
    9788:	d9003617 	ldw	r4,216(sp)
    978c:	d9403817 	ldw	r5,224(sp)
    9790:	000d883a 	mov	r6,zero
    9794:	000f883a 	mov	r7,zero
    9798:	d8c03c15 	stw	r3,240(sp)
    979c:	00123d80 	call	123d8 <__eqdf2>
    97a0:	d8c03c17 	ldw	r3,240(sp)
    97a4:	1000bc26 	beq	r2,zero,9a98 <___vfprintf_internal_r+0x137c>
    97a8:	d9403317 	ldw	r5,204(sp)
    97ac:	84000044 	addi	r16,r16,1
    97b0:	8c400044 	addi	r17,r17,1
    97b4:	28bfffc4 	addi	r2,r5,-1
    97b8:	1887883a 	add	r3,r3,r2
    97bc:	b0800115 	stw	r2,4(r22)
    97c0:	b4000015 	stw	r16,0(r22)
    97c4:	d8c02015 	stw	r3,128(sp)
    97c8:	dc401f15 	stw	r17,124(sp)
    97cc:	008001c4 	movi	r2,7
    97d0:	14414316 	blt	r2,r17,9ce0 <___vfprintf_internal_r+0x15c4>
    97d4:	b5800204 	addi	r22,r22,8
    97d8:	d9003a17 	ldw	r4,232(sp)
    97dc:	df0022c4 	addi	fp,sp,139
    97e0:	8c400044 	addi	r17,r17,1
    97e4:	20c7883a 	add	r3,r4,r3
    97e8:	b7000015 	stw	fp,0(r22)
    97ec:	b1000115 	stw	r4,4(r22)
    97f0:	d8c02015 	stw	r3,128(sp)
    97f4:	dc401f15 	stw	r17,124(sp)
    97f8:	008001c4 	movi	r2,7
    97fc:	14400e16 	blt	r2,r17,9838 <___vfprintf_internal_r+0x111c>
    9800:	b2000204 	addi	r8,r22,8
    9804:	003e3a06 	br	90f0 <__alt_data_end+0xf00090f0>
    9808:	01020034 	movhi	r4,2048
    980c:	21009a84 	addi	r4,r4,618
    9810:	d9002b15 	stw	r4,172(sp)
    9814:	d9002b17 	ldw	r4,172(sp)
    9818:	1c07883a 	add	r3,r3,r16
    981c:	44000115 	stw	r16,4(r8)
    9820:	41000015 	stw	r4,0(r8)
    9824:	10800044 	addi	r2,r2,1
    9828:	d8c02015 	stw	r3,128(sp)
    982c:	d8801f15 	stw	r2,124(sp)
    9830:	010001c4 	movi	r4,7
    9834:	20be2d0e 	bge	r4,r2,90ec <__alt_data_end+0xf00090ec>
    9838:	d9002c17 	ldw	r4,176(sp)
    983c:	d9801e04 	addi	r6,sp,120
    9840:	b80b883a 	mov	r5,r23
    9844:	000faa80 	call	faa8 <__sprint_r>
    9848:	103cb61e 	bne	r2,zero,8b24 <__alt_data_end+0xf0008b24>
    984c:	d8c02017 	ldw	r3,128(sp)
    9850:	da000404 	addi	r8,sp,16
    9854:	003e2606 	br	90f0 <__alt_data_end+0xf00090f0>
    9858:	d9002c17 	ldw	r4,176(sp)
    985c:	d9801e04 	addi	r6,sp,120
    9860:	b80b883a 	mov	r5,r23
    9864:	000faa80 	call	faa8 <__sprint_r>
    9868:	103e5d26 	beq	r2,zero,91e0 <__alt_data_end+0xf00091e0>
    986c:	003cad06 	br	8b24 <__alt_data_end+0xf0008b24>
    9870:	d9002c17 	ldw	r4,176(sp)
    9874:	d9801e04 	addi	r6,sp,120
    9878:	b80b883a 	mov	r5,r23
    987c:	000faa80 	call	faa8 <__sprint_r>
    9880:	103ca81e 	bne	r2,zero,8b24 <__alt_data_end+0xf0008b24>
    9884:	d8c02017 	ldw	r3,128(sp)
    9888:	da000404 	addi	r8,sp,16
    988c:	003e0b06 	br	90bc <__alt_data_end+0xf00090bc>
    9890:	d9002c17 	ldw	r4,176(sp)
    9894:	d9801e04 	addi	r6,sp,120
    9898:	b80b883a 	mov	r5,r23
    989c:	000faa80 	call	faa8 <__sprint_r>
    98a0:	103ca01e 	bne	r2,zero,8b24 <__alt_data_end+0xf0008b24>
    98a4:	d8c02017 	ldw	r3,128(sp)
    98a8:	da000404 	addi	r8,sp,16
    98ac:	003dbd06 	br	8fa4 <__alt_data_end+0xf0008fa4>
    98b0:	d9002c17 	ldw	r4,176(sp)
    98b4:	d9801e04 	addi	r6,sp,120
    98b8:	b80b883a 	mov	r5,r23
    98bc:	000faa80 	call	faa8 <__sprint_r>
    98c0:	103c981e 	bne	r2,zero,8b24 <__alt_data_end+0xf0008b24>
    98c4:	d8c02017 	ldw	r3,128(sp)
    98c8:	da000404 	addi	r8,sp,16
    98cc:	003dc306 	br	8fdc <__alt_data_end+0xf0008fdc>
    98d0:	d8802917 	ldw	r2,164(sp)
    98d4:	d8002785 	stb	zero,158(sp)
    98d8:	103f0616 	blt	r2,zero,94f4 <__alt_data_end+0xf00094f4>
    98dc:	00ffdfc4 	movi	r3,-129
    98e0:	9d84b03a 	or	r2,r19,r22
    98e4:	90e4703a 	and	r18,r18,r3
    98e8:	103c6b26 	beq	r2,zero,8a98 <__alt_data_end+0xf0008a98>
    98ec:	0039883a 	mov	fp,zero
    98f0:	003e7406 	br	92c4 <__alt_data_end+0xf00092c4>
    98f4:	9080040c 	andi	r2,r18,16
    98f8:	1001b326 	beq	r2,zero,9fc8 <___vfprintf_internal_r+0x18ac>
    98fc:	d9002d17 	ldw	r4,180(sp)
    9900:	d9402917 	ldw	r5,164(sp)
    9904:	d8002785 	stb	zero,158(sp)
    9908:	20800104 	addi	r2,r4,4
    990c:	24c00017 	ldw	r19,0(r4)
    9910:	002d883a 	mov	r22,zero
    9914:	2801b516 	blt	r5,zero,9fec <___vfprintf_internal_r+0x18d0>
    9918:	00ffdfc4 	movi	r3,-129
    991c:	d8802d15 	stw	r2,180(sp)
    9920:	90e4703a 	and	r18,r18,r3
    9924:	983d2726 	beq	r19,zero,8dc4 <__alt_data_end+0xf0008dc4>
    9928:	0039883a 	mov	fp,zero
    992c:	003d2a06 	br	8dd8 <__alt_data_end+0xf0008dd8>
    9930:	dc402617 	ldw	r17,152(sp)
    9934:	0441d30e 	bge	zero,r17,a084 <___vfprintf_internal_r+0x1968>
    9938:	dc403217 	ldw	r17,200(sp)
    993c:	d8803317 	ldw	r2,204(sp)
    9940:	1440010e 	bge	r2,r17,9948 <___vfprintf_internal_r+0x122c>
    9944:	1023883a 	mov	r17,r2
    9948:	04400a0e 	bge	zero,r17,9974 <___vfprintf_internal_r+0x1258>
    994c:	d8801f17 	ldw	r2,124(sp)
    9950:	1c47883a 	add	r3,r3,r17
    9954:	44000015 	stw	r16,0(r8)
    9958:	10800044 	addi	r2,r2,1
    995c:	44400115 	stw	r17,4(r8)
    9960:	d8c02015 	stw	r3,128(sp)
    9964:	d8801f15 	stw	r2,124(sp)
    9968:	010001c4 	movi	r4,7
    996c:	20826516 	blt	r4,r2,a304 <___vfprintf_internal_r+0x1be8>
    9970:	42000204 	addi	r8,r8,8
    9974:	88026116 	blt	r17,zero,a2fc <___vfprintf_internal_r+0x1be0>
    9978:	d9003217 	ldw	r4,200(sp)
    997c:	2463c83a 	sub	r17,r4,r17
    9980:	04407b0e 	bge	zero,r17,9b70 <___vfprintf_internal_r+0x1454>
    9984:	05800404 	movi	r22,16
    9988:	d8801f17 	ldw	r2,124(sp)
    998c:	b4419d0e 	bge	r22,r17,a004 <___vfprintf_internal_r+0x18e8>
    9990:	01020034 	movhi	r4,2048
    9994:	21009a84 	addi	r4,r4,618
    9998:	d9002b15 	stw	r4,172(sp)
    999c:	070001c4 	movi	fp,7
    99a0:	dcc02c17 	ldw	r19,176(sp)
    99a4:	00000306 	br	99b4 <___vfprintf_internal_r+0x1298>
    99a8:	42000204 	addi	r8,r8,8
    99ac:	8c7ffc04 	addi	r17,r17,-16
    99b0:	b441970e 	bge	r22,r17,a010 <___vfprintf_internal_r+0x18f4>
    99b4:	18c00404 	addi	r3,r3,16
    99b8:	10800044 	addi	r2,r2,1
    99bc:	45000015 	stw	r20,0(r8)
    99c0:	45800115 	stw	r22,4(r8)
    99c4:	d8c02015 	stw	r3,128(sp)
    99c8:	d8801f15 	stw	r2,124(sp)
    99cc:	e0bff60e 	bge	fp,r2,99a8 <__alt_data_end+0xf00099a8>
    99d0:	d9801e04 	addi	r6,sp,120
    99d4:	b80b883a 	mov	r5,r23
    99d8:	9809883a 	mov	r4,r19
    99dc:	000faa80 	call	faa8 <__sprint_r>
    99e0:	103c501e 	bne	r2,zero,8b24 <__alt_data_end+0xf0008b24>
    99e4:	d8c02017 	ldw	r3,128(sp)
    99e8:	d8801f17 	ldw	r2,124(sp)
    99ec:	da000404 	addi	r8,sp,16
    99f0:	003fee06 	br	99ac <__alt_data_end+0xf00099ac>
    99f4:	d9002c17 	ldw	r4,176(sp)
    99f8:	d9801e04 	addi	r6,sp,120
    99fc:	b80b883a 	mov	r5,r23
    9a00:	000faa80 	call	faa8 <__sprint_r>
    9a04:	103c471e 	bne	r2,zero,8b24 <__alt_data_end+0xf0008b24>
    9a08:	d8c02017 	ldw	r3,128(sp)
    9a0c:	df002787 	ldb	fp,158(sp)
    9a10:	da000404 	addi	r8,sp,16
    9a14:	003d5606 	br	8f70 <__alt_data_end+0xf0008f70>
    9a18:	9080040c 	andi	r2,r18,16
    9a1c:	10016126 	beq	r2,zero,9fa4 <___vfprintf_internal_r+0x1888>
    9a20:	d8802d17 	ldw	r2,180(sp)
    9a24:	14c00017 	ldw	r19,0(r2)
    9a28:	10800104 	addi	r2,r2,4
    9a2c:	d8802d15 	stw	r2,180(sp)
    9a30:	982dd7fa 	srai	r22,r19,31
    9a34:	b005883a 	mov	r2,r22
    9a38:	003c8206 	br	8c44 <__alt_data_end+0xf0008c44>
    9a3c:	9080040c 	andi	r2,r18,16
    9a40:	10003526 	beq	r2,zero,9b18 <___vfprintf_internal_r+0x13fc>
    9a44:	d9402d17 	ldw	r5,180(sp)
    9a48:	d8c02917 	ldw	r3,164(sp)
    9a4c:	d8002785 	stb	zero,158(sp)
    9a50:	28800104 	addi	r2,r5,4
    9a54:	2cc00017 	ldw	r19,0(r5)
    9a58:	002d883a 	mov	r22,zero
    9a5c:	18003716 	blt	r3,zero,9b3c <___vfprintf_internal_r+0x1420>
    9a60:	00ffdfc4 	movi	r3,-129
    9a64:	d8802d15 	stw	r2,180(sp)
    9a68:	90e4703a 	and	r18,r18,r3
    9a6c:	0039883a 	mov	fp,zero
    9a70:	983df326 	beq	r19,zero,9240 <__alt_data_end+0xf0009240>
    9a74:	00800244 	movi	r2,9
    9a78:	14fc7b36 	bltu	r2,r19,8c68 <__alt_data_end+0xf0008c68>
    9a7c:	d8c02817 	ldw	r3,160(sp)
    9a80:	dc001dc4 	addi	r16,sp,119
    9a84:	9cc00c04 	addi	r19,r19,48
    9a88:	1c07c83a 	sub	r3,r3,r16
    9a8c:	dcc01dc5 	stb	r19,119(sp)
    9a90:	d8c02e15 	stw	r3,184(sp)
    9a94:	003ce806 	br	8e38 <__alt_data_end+0xf0008e38>
    9a98:	d8803317 	ldw	r2,204(sp)
    9a9c:	143fffc4 	addi	r16,r2,-1
    9aa0:	043f4d0e 	bge	zero,r16,97d8 <__alt_data_end+0xf00097d8>
    9aa4:	07000404 	movi	fp,16
    9aa8:	e400810e 	bge	fp,r16,9cb0 <___vfprintf_internal_r+0x1594>
    9aac:	01420034 	movhi	r5,2048
    9ab0:	29409a84 	addi	r5,r5,618
    9ab4:	d9402b15 	stw	r5,172(sp)
    9ab8:	01c001c4 	movi	r7,7
    9abc:	dcc02c17 	ldw	r19,176(sp)
    9ac0:	00000306 	br	9ad0 <___vfprintf_internal_r+0x13b4>
    9ac4:	b5800204 	addi	r22,r22,8
    9ac8:	843ffc04 	addi	r16,r16,-16
    9acc:	e4007b0e 	bge	fp,r16,9cbc <___vfprintf_internal_r+0x15a0>
    9ad0:	18c00404 	addi	r3,r3,16
    9ad4:	8c400044 	addi	r17,r17,1
    9ad8:	b5000015 	stw	r20,0(r22)
    9adc:	b7000115 	stw	fp,4(r22)
    9ae0:	d8c02015 	stw	r3,128(sp)
    9ae4:	dc401f15 	stw	r17,124(sp)
    9ae8:	3c7ff60e 	bge	r7,r17,9ac4 <__alt_data_end+0xf0009ac4>
    9aec:	d9801e04 	addi	r6,sp,120
    9af0:	b80b883a 	mov	r5,r23
    9af4:	9809883a 	mov	r4,r19
    9af8:	d9c03c15 	stw	r7,240(sp)
    9afc:	000faa80 	call	faa8 <__sprint_r>
    9b00:	d9c03c17 	ldw	r7,240(sp)
    9b04:	103c071e 	bne	r2,zero,8b24 <__alt_data_end+0xf0008b24>
    9b08:	d8c02017 	ldw	r3,128(sp)
    9b0c:	dc401f17 	ldw	r17,124(sp)
    9b10:	dd800404 	addi	r22,sp,16
    9b14:	003fec06 	br	9ac8 <__alt_data_end+0xf0009ac8>
    9b18:	9080100c 	andi	r2,r18,64
    9b1c:	d8002785 	stb	zero,158(sp)
    9b20:	10010e26 	beq	r2,zero,9f5c <___vfprintf_internal_r+0x1840>
    9b24:	d9002d17 	ldw	r4,180(sp)
    9b28:	d9402917 	ldw	r5,164(sp)
    9b2c:	002d883a 	mov	r22,zero
    9b30:	20800104 	addi	r2,r4,4
    9b34:	24c0000b 	ldhu	r19,0(r4)
    9b38:	283fc90e 	bge	r5,zero,9a60 <__alt_data_end+0xf0009a60>
    9b3c:	d8802d15 	stw	r2,180(sp)
    9b40:	0039883a 	mov	fp,zero
    9b44:	9d84b03a 	or	r2,r19,r22
    9b48:	103c461e 	bne	r2,zero,8c64 <__alt_data_end+0xf0008c64>
    9b4c:	00800044 	movi	r2,1
    9b50:	003e6c06 	br	9504 <__alt_data_end+0xf0009504>
    9b54:	d9002c17 	ldw	r4,176(sp)
    9b58:	d9801e04 	addi	r6,sp,120
    9b5c:	b80b883a 	mov	r5,r23
    9b60:	000faa80 	call	faa8 <__sprint_r>
    9b64:	103bef1e 	bne	r2,zero,8b24 <__alt_data_end+0xf0008b24>
    9b68:	d8c02017 	ldw	r3,128(sp)
    9b6c:	da000404 	addi	r8,sp,16
    9b70:	d9003217 	ldw	r4,200(sp)
    9b74:	d8802617 	ldw	r2,152(sp)
    9b78:	d9403317 	ldw	r5,204(sp)
    9b7c:	8123883a 	add	r17,r16,r4
    9b80:	11400216 	blt	r2,r5,9b8c <___vfprintf_internal_r+0x1470>
    9b84:	9100004c 	andi	r4,r18,1
    9b88:	20000d26 	beq	r4,zero,9bc0 <___vfprintf_internal_r+0x14a4>
    9b8c:	d9003717 	ldw	r4,220(sp)
    9b90:	d9403417 	ldw	r5,208(sp)
    9b94:	1907883a 	add	r3,r3,r4
    9b98:	d9001f17 	ldw	r4,124(sp)
    9b9c:	41400015 	stw	r5,0(r8)
    9ba0:	d9403717 	ldw	r5,220(sp)
    9ba4:	21000044 	addi	r4,r4,1
    9ba8:	d8c02015 	stw	r3,128(sp)
    9bac:	41400115 	stw	r5,4(r8)
    9bb0:	d9001f15 	stw	r4,124(sp)
    9bb4:	014001c4 	movi	r5,7
    9bb8:	2901e816 	blt	r5,r4,a35c <___vfprintf_internal_r+0x1c40>
    9bbc:	42000204 	addi	r8,r8,8
    9bc0:	d9003317 	ldw	r4,204(sp)
    9bc4:	8121883a 	add	r16,r16,r4
    9bc8:	2085c83a 	sub	r2,r4,r2
    9bcc:	8461c83a 	sub	r16,r16,r17
    9bd0:	1400010e 	bge	r2,r16,9bd8 <___vfprintf_internal_r+0x14bc>
    9bd4:	1021883a 	mov	r16,r2
    9bd8:	04000a0e 	bge	zero,r16,9c04 <___vfprintf_internal_r+0x14e8>
    9bdc:	d9001f17 	ldw	r4,124(sp)
    9be0:	1c07883a 	add	r3,r3,r16
    9be4:	44400015 	stw	r17,0(r8)
    9be8:	21000044 	addi	r4,r4,1
    9bec:	44000115 	stw	r16,4(r8)
    9bf0:	d8c02015 	stw	r3,128(sp)
    9bf4:	d9001f15 	stw	r4,124(sp)
    9bf8:	014001c4 	movi	r5,7
    9bfc:	2901fb16 	blt	r5,r4,a3ec <___vfprintf_internal_r+0x1cd0>
    9c00:	42000204 	addi	r8,r8,8
    9c04:	8001f716 	blt	r16,zero,a3e4 <___vfprintf_internal_r+0x1cc8>
    9c08:	1421c83a 	sub	r16,r2,r16
    9c0c:	043d380e 	bge	zero,r16,90f0 <__alt_data_end+0xf00090f0>
    9c10:	04400404 	movi	r17,16
    9c14:	d8801f17 	ldw	r2,124(sp)
    9c18:	8c3efb0e 	bge	r17,r16,9808 <__alt_data_end+0xf0009808>
    9c1c:	01420034 	movhi	r5,2048
    9c20:	29409a84 	addi	r5,r5,618
    9c24:	d9402b15 	stw	r5,172(sp)
    9c28:	058001c4 	movi	r22,7
    9c2c:	dcc02c17 	ldw	r19,176(sp)
    9c30:	00000306 	br	9c40 <___vfprintf_internal_r+0x1524>
    9c34:	42000204 	addi	r8,r8,8
    9c38:	843ffc04 	addi	r16,r16,-16
    9c3c:	8c3ef50e 	bge	r17,r16,9814 <__alt_data_end+0xf0009814>
    9c40:	18c00404 	addi	r3,r3,16
    9c44:	10800044 	addi	r2,r2,1
    9c48:	45000015 	stw	r20,0(r8)
    9c4c:	44400115 	stw	r17,4(r8)
    9c50:	d8c02015 	stw	r3,128(sp)
    9c54:	d8801f15 	stw	r2,124(sp)
    9c58:	b0bff60e 	bge	r22,r2,9c34 <__alt_data_end+0xf0009c34>
    9c5c:	d9801e04 	addi	r6,sp,120
    9c60:	b80b883a 	mov	r5,r23
    9c64:	9809883a 	mov	r4,r19
    9c68:	000faa80 	call	faa8 <__sprint_r>
    9c6c:	103bad1e 	bne	r2,zero,8b24 <__alt_data_end+0xf0008b24>
    9c70:	d8c02017 	ldw	r3,128(sp)
    9c74:	d8801f17 	ldw	r2,124(sp)
    9c78:	da000404 	addi	r8,sp,16
    9c7c:	003fee06 	br	9c38 <__alt_data_end+0xf0009c38>
    9c80:	9088703a 	and	r4,r18,r2
    9c84:	203eab1e 	bne	r4,zero,9734 <__alt_data_end+0xf0009734>
    9c88:	dc401f17 	ldw	r17,124(sp)
    9c8c:	40800115 	stw	r2,4(r8)
    9c90:	44000015 	stw	r16,0(r8)
    9c94:	8c400044 	addi	r17,r17,1
    9c98:	d8c02015 	stw	r3,128(sp)
    9c9c:	dc401f15 	stw	r17,124(sp)
    9ca0:	008001c4 	movi	r2,7
    9ca4:	14400e16 	blt	r2,r17,9ce0 <___vfprintf_internal_r+0x15c4>
    9ca8:	45800204 	addi	r22,r8,8
    9cac:	003eca06 	br	97d8 <__alt_data_end+0xf00097d8>
    9cb0:	01020034 	movhi	r4,2048
    9cb4:	21009a84 	addi	r4,r4,618
    9cb8:	d9002b15 	stw	r4,172(sp)
    9cbc:	d8802b17 	ldw	r2,172(sp)
    9cc0:	1c07883a 	add	r3,r3,r16
    9cc4:	8c400044 	addi	r17,r17,1
    9cc8:	b0800015 	stw	r2,0(r22)
    9ccc:	b4000115 	stw	r16,4(r22)
    9cd0:	d8c02015 	stw	r3,128(sp)
    9cd4:	dc401f15 	stw	r17,124(sp)
    9cd8:	008001c4 	movi	r2,7
    9cdc:	147ebd0e 	bge	r2,r17,97d4 <__alt_data_end+0xf00097d4>
    9ce0:	d9002c17 	ldw	r4,176(sp)
    9ce4:	d9801e04 	addi	r6,sp,120
    9ce8:	b80b883a 	mov	r5,r23
    9cec:	000faa80 	call	faa8 <__sprint_r>
    9cf0:	103b8c1e 	bne	r2,zero,8b24 <__alt_data_end+0xf0008b24>
    9cf4:	d8c02017 	ldw	r3,128(sp)
    9cf8:	dc401f17 	ldw	r17,124(sp)
    9cfc:	dd800404 	addi	r22,sp,16
    9d00:	003eb506 	br	97d8 <__alt_data_end+0xf00097d8>
    9d04:	d9002c17 	ldw	r4,176(sp)
    9d08:	d9801e04 	addi	r6,sp,120
    9d0c:	b80b883a 	mov	r5,r23
    9d10:	000faa80 	call	faa8 <__sprint_r>
    9d14:	103b831e 	bne	r2,zero,8b24 <__alt_data_end+0xf0008b24>
    9d18:	d8c02017 	ldw	r3,128(sp)
    9d1c:	dc401f17 	ldw	r17,124(sp)
    9d20:	da000404 	addi	r8,sp,16
    9d24:	003e8d06 	br	975c <__alt_data_end+0xf000975c>
    9d28:	d9002c17 	ldw	r4,176(sp)
    9d2c:	d9801e04 	addi	r6,sp,120
    9d30:	b80b883a 	mov	r5,r23
    9d34:	000faa80 	call	faa8 <__sprint_r>
    9d38:	103b7a1e 	bne	r2,zero,8b24 <__alt_data_end+0xf0008b24>
    9d3c:	d8c02017 	ldw	r3,128(sp)
    9d40:	dc401f17 	ldw	r17,124(sp)
    9d44:	dd800404 	addi	r22,sp,16
    9d48:	003e8f06 	br	9788 <__alt_data_end+0xf0009788>
    9d4c:	0027883a 	mov	r19,zero
    9d50:	003f4a06 	br	9a7c <__alt_data_end+0xf0009a7c>
    9d54:	d9002c17 	ldw	r4,176(sp)
    9d58:	d9801e04 	addi	r6,sp,120
    9d5c:	b80b883a 	mov	r5,r23
    9d60:	000faa80 	call	faa8 <__sprint_r>
    9d64:	103b6f1e 	bne	r2,zero,8b24 <__alt_data_end+0xf0008b24>
    9d68:	d8c02017 	ldw	r3,128(sp)
    9d6c:	da000404 	addi	r8,sp,16
    9d70:	003c9d06 	br	8fe8 <__alt_data_end+0xf0008fe8>
    9d74:	04e7c83a 	sub	r19,zero,r19
    9d78:	9804c03a 	cmpne	r2,r19,zero
    9d7c:	05adc83a 	sub	r22,zero,r22
    9d80:	b0adc83a 	sub	r22,r22,r2
    9d84:	d8802917 	ldw	r2,164(sp)
    9d88:	07000b44 	movi	fp,45
    9d8c:	df002785 	stb	fp,158(sp)
    9d90:	10017b16 	blt	r2,zero,a380 <___vfprintf_internal_r+0x1c64>
    9d94:	00bfdfc4 	movi	r2,-129
    9d98:	90a4703a 	and	r18,r18,r2
    9d9c:	003bb106 	br	8c64 <__alt_data_end+0xf0008c64>
    9da0:	d9003617 	ldw	r4,216(sp)
    9da4:	d9403817 	ldw	r5,224(sp)
    9da8:	da003d15 	stw	r8,244(sp)
    9dac:	000f6cc0 	call	f6cc <__fpclassifyd>
    9db0:	da003d17 	ldw	r8,244(sp)
    9db4:	1000f026 	beq	r2,zero,a178 <___vfprintf_internal_r+0x1a5c>
    9db8:	d9002917 	ldw	r4,164(sp)
    9dbc:	05bff7c4 	movi	r22,-33
    9dc0:	00bfffc4 	movi	r2,-1
    9dc4:	8dac703a 	and	r22,r17,r22
    9dc8:	20820026 	beq	r4,r2,a5cc <___vfprintf_internal_r+0x1eb0>
    9dcc:	008011c4 	movi	r2,71
    9dd0:	b081f726 	beq	r22,r2,a5b0 <___vfprintf_internal_r+0x1e94>
    9dd4:	d9003817 	ldw	r4,224(sp)
    9dd8:	90c04014 	ori	r3,r18,256
    9ddc:	d8c02b15 	stw	r3,172(sp)
    9de0:	20021516 	blt	r4,zero,a638 <___vfprintf_internal_r+0x1f1c>
    9de4:	dcc03817 	ldw	r19,224(sp)
    9de8:	d8002a05 	stb	zero,168(sp)
    9dec:	00801984 	movi	r2,102
    9df0:	8881f926 	beq	r17,r2,a5d8 <___vfprintf_internal_r+0x1ebc>
    9df4:	00801184 	movi	r2,70
    9df8:	88821c26 	beq	r17,r2,a66c <___vfprintf_internal_r+0x1f50>
    9dfc:	00801144 	movi	r2,69
    9e00:	b081ef26 	beq	r22,r2,a5c0 <___vfprintf_internal_r+0x1ea4>
    9e04:	d8c02917 	ldw	r3,164(sp)
    9e08:	d8802104 	addi	r2,sp,132
    9e0c:	d8800315 	stw	r2,12(sp)
    9e10:	d9403617 	ldw	r5,216(sp)
    9e14:	d8802504 	addi	r2,sp,148
    9e18:	d9002c17 	ldw	r4,176(sp)
    9e1c:	d8800215 	stw	r2,8(sp)
    9e20:	d8802604 	addi	r2,sp,152
    9e24:	d8c00015 	stw	r3,0(sp)
    9e28:	d8800115 	stw	r2,4(sp)
    9e2c:	01c00084 	movi	r7,2
    9e30:	980d883a 	mov	r6,r19
    9e34:	d8c03c15 	stw	r3,240(sp)
    9e38:	da003d15 	stw	r8,244(sp)
    9e3c:	000ad400 	call	ad40 <_dtoa_r>
    9e40:	1021883a 	mov	r16,r2
    9e44:	008019c4 	movi	r2,103
    9e48:	d8c03c17 	ldw	r3,240(sp)
    9e4c:	da003d17 	ldw	r8,244(sp)
    9e50:	88817126 	beq	r17,r2,a418 <___vfprintf_internal_r+0x1cfc>
    9e54:	008011c4 	movi	r2,71
    9e58:	88829226 	beq	r17,r2,a8a4 <___vfprintf_internal_r+0x2188>
    9e5c:	80f9883a 	add	fp,r16,r3
    9e60:	d9003617 	ldw	r4,216(sp)
    9e64:	000d883a 	mov	r6,zero
    9e68:	000f883a 	mov	r7,zero
    9e6c:	980b883a 	mov	r5,r19
    9e70:	da003d15 	stw	r8,244(sp)
    9e74:	00123d80 	call	123d8 <__eqdf2>
    9e78:	da003d17 	ldw	r8,244(sp)
    9e7c:	10018d26 	beq	r2,zero,a4b4 <___vfprintf_internal_r+0x1d98>
    9e80:	d8802117 	ldw	r2,132(sp)
    9e84:	1700062e 	bgeu	r2,fp,9ea0 <___vfprintf_internal_r+0x1784>
    9e88:	01000c04 	movi	r4,48
    9e8c:	10c00044 	addi	r3,r2,1
    9e90:	d8c02115 	stw	r3,132(sp)
    9e94:	11000005 	stb	r4,0(r2)
    9e98:	d8802117 	ldw	r2,132(sp)
    9e9c:	173ffb36 	bltu	r2,fp,9e8c <__alt_data_end+0xf0009e8c>
    9ea0:	1405c83a 	sub	r2,r2,r16
    9ea4:	d8803315 	stw	r2,204(sp)
    9ea8:	008011c4 	movi	r2,71
    9eac:	b0817626 	beq	r22,r2,a488 <___vfprintf_internal_r+0x1d6c>
    9eb0:	00801944 	movi	r2,101
    9eb4:	1442810e 	bge	r2,r17,a8bc <___vfprintf_internal_r+0x21a0>
    9eb8:	d8c02617 	ldw	r3,152(sp)
    9ebc:	00801984 	movi	r2,102
    9ec0:	d8c03215 	stw	r3,200(sp)
    9ec4:	8881fe26 	beq	r17,r2,a6c0 <___vfprintf_internal_r+0x1fa4>
    9ec8:	d8c03217 	ldw	r3,200(sp)
    9ecc:	d9003317 	ldw	r4,204(sp)
    9ed0:	1901dd16 	blt	r3,r4,a648 <___vfprintf_internal_r+0x1f2c>
    9ed4:	9480004c 	andi	r18,r18,1
    9ed8:	90022b1e 	bne	r18,zero,a788 <___vfprintf_internal_r+0x206c>
    9edc:	1805883a 	mov	r2,r3
    9ee0:	18028016 	blt	r3,zero,a8e4 <___vfprintf_internal_r+0x21c8>
    9ee4:	d8c03217 	ldw	r3,200(sp)
    9ee8:	044019c4 	movi	r17,103
    9eec:	d8c02e15 	stw	r3,184(sp)
    9ef0:	df002a07 	ldb	fp,168(sp)
    9ef4:	e001531e 	bne	fp,zero,a444 <___vfprintf_internal_r+0x1d28>
    9ef8:	df002783 	ldbu	fp,158(sp)
    9efc:	d8802a15 	stw	r2,168(sp)
    9f00:	dc802b17 	ldw	r18,172(sp)
    9f04:	d8002915 	stw	zero,164(sp)
    9f08:	003bd106 	br	8e50 <__alt_data_end+0xf0008e50>
    9f0c:	d8802d17 	ldw	r2,180(sp)
    9f10:	d8c02d17 	ldw	r3,180(sp)
    9f14:	d9002d17 	ldw	r4,180(sp)
    9f18:	10800017 	ldw	r2,0(r2)
    9f1c:	18c00117 	ldw	r3,4(r3)
    9f20:	21000204 	addi	r4,r4,8
    9f24:	d8803615 	stw	r2,216(sp)
    9f28:	d8c03815 	stw	r3,224(sp)
    9f2c:	d9002d15 	stw	r4,180(sp)
    9f30:	003b7506 	br	8d08 <__alt_data_end+0xf0008d08>
    9f34:	ac400007 	ldb	r17,0(r21)
    9f38:	003a5906 	br	88a0 <__alt_data_end+0xf00088a0>
    9f3c:	9080100c 	andi	r2,r18,64
    9f40:	1000a826 	beq	r2,zero,a1e4 <___vfprintf_internal_r+0x1ac8>
    9f44:	d9002d17 	ldw	r4,180(sp)
    9f48:	002d883a 	mov	r22,zero
    9f4c:	24c0000b 	ldhu	r19,0(r4)
    9f50:	21000104 	addi	r4,r4,4
    9f54:	d9002d15 	stw	r4,180(sp)
    9f58:	003ccb06 	br	9288 <__alt_data_end+0xf0009288>
    9f5c:	d8c02d17 	ldw	r3,180(sp)
    9f60:	d9002917 	ldw	r4,164(sp)
    9f64:	002d883a 	mov	r22,zero
    9f68:	18800104 	addi	r2,r3,4
    9f6c:	1cc00017 	ldw	r19,0(r3)
    9f70:	203ebb0e 	bge	r4,zero,9a60 <__alt_data_end+0xf0009a60>
    9f74:	003ef106 	br	9b3c <__alt_data_end+0xf0009b3c>
    9f78:	9080040c 	andi	r2,r18,16
    9f7c:	1000921e 	bne	r2,zero,a1c8 <___vfprintf_internal_r+0x1aac>
    9f80:	9480100c 	andi	r18,r18,64
    9f84:	90013926 	beq	r18,zero,a46c <___vfprintf_internal_r+0x1d50>
    9f88:	d9002d17 	ldw	r4,180(sp)
    9f8c:	d9402f17 	ldw	r5,188(sp)
    9f90:	20800017 	ldw	r2,0(r4)
    9f94:	21000104 	addi	r4,r4,4
    9f98:	d9002d15 	stw	r4,180(sp)
    9f9c:	1140000d 	sth	r5,0(r2)
    9fa0:	003a1606 	br	87fc <__alt_data_end+0xf00087fc>
    9fa4:	9080100c 	andi	r2,r18,64
    9fa8:	10008026 	beq	r2,zero,a1ac <___vfprintf_internal_r+0x1a90>
    9fac:	d8c02d17 	ldw	r3,180(sp)
    9fb0:	1cc0000f 	ldh	r19,0(r3)
    9fb4:	18c00104 	addi	r3,r3,4
    9fb8:	d8c02d15 	stw	r3,180(sp)
    9fbc:	982dd7fa 	srai	r22,r19,31
    9fc0:	b005883a 	mov	r2,r22
    9fc4:	003b1f06 	br	8c44 <__alt_data_end+0xf0008c44>
    9fc8:	9080100c 	andi	r2,r18,64
    9fcc:	d8002785 	stb	zero,158(sp)
    9fd0:	10008a1e 	bne	r2,zero,a1fc <___vfprintf_internal_r+0x1ae0>
    9fd4:	d9402d17 	ldw	r5,180(sp)
    9fd8:	d8c02917 	ldw	r3,164(sp)
    9fdc:	002d883a 	mov	r22,zero
    9fe0:	28800104 	addi	r2,r5,4
    9fe4:	2cc00017 	ldw	r19,0(r5)
    9fe8:	183e4b0e 	bge	r3,zero,9918 <__alt_data_end+0xf0009918>
    9fec:	9d86b03a 	or	r3,r19,r22
    9ff0:	d8802d15 	stw	r2,180(sp)
    9ff4:	183e4c1e 	bne	r3,zero,9928 <__alt_data_end+0xf0009928>
    9ff8:	0039883a 	mov	fp,zero
    9ffc:	0005883a 	mov	r2,zero
    a000:	003d4006 	br	9504 <__alt_data_end+0xf0009504>
    a004:	01420034 	movhi	r5,2048
    a008:	29409a84 	addi	r5,r5,618
    a00c:	d9402b15 	stw	r5,172(sp)
    a010:	d9402b17 	ldw	r5,172(sp)
    a014:	1c47883a 	add	r3,r3,r17
    a018:	10800044 	addi	r2,r2,1
    a01c:	41400015 	stw	r5,0(r8)
    a020:	44400115 	stw	r17,4(r8)
    a024:	d8c02015 	stw	r3,128(sp)
    a028:	d8801f15 	stw	r2,124(sp)
    a02c:	010001c4 	movi	r4,7
    a030:	20bec816 	blt	r4,r2,9b54 <__alt_data_end+0xf0009b54>
    a034:	42000204 	addi	r8,r8,8
    a038:	003ecd06 	br	9b70 <__alt_data_end+0xf0009b70>
    a03c:	d9002917 	ldw	r4,164(sp)
    a040:	d8002785 	stb	zero,158(sp)
    a044:	203d2d16 	blt	r4,zero,94fc <__alt_data_end+0xf00094fc>
    a048:	00bfdfc4 	movi	r2,-129
    a04c:	90a4703a 	and	r18,r18,r2
    a050:	003a9106 	br	8a98 <__alt_data_end+0xf0008a98>
    a054:	01020034 	movhi	r4,2048
    a058:	21009a84 	addi	r4,r4,618
    a05c:	d9002b15 	stw	r4,172(sp)
    a060:	003c0c06 	br	9094 <__alt_data_end+0xf0009094>
    a064:	d9002c17 	ldw	r4,176(sp)
    a068:	d9801e04 	addi	r6,sp,120
    a06c:	b80b883a 	mov	r5,r23
    a070:	000faa80 	call	faa8 <__sprint_r>
    a074:	103aab1e 	bne	r2,zero,8b24 <__alt_data_end+0xf0008b24>
    a078:	d8c02017 	ldw	r3,128(sp)
    a07c:	da000404 	addi	r8,sp,16
    a080:	003d4106 	br	9588 <__alt_data_end+0xf0009588>
    a084:	d8801f17 	ldw	r2,124(sp)
    a088:	01420034 	movhi	r5,2048
    a08c:	01000044 	movi	r4,1
    a090:	18c00044 	addi	r3,r3,1
    a094:	10800044 	addi	r2,r2,1
    a098:	29409a04 	addi	r5,r5,616
    a09c:	41000115 	stw	r4,4(r8)
    a0a0:	41400015 	stw	r5,0(r8)
    a0a4:	d8c02015 	stw	r3,128(sp)
    a0a8:	d8801f15 	stw	r2,124(sp)
    a0ac:	010001c4 	movi	r4,7
    a0b0:	20805c16 	blt	r4,r2,a224 <___vfprintf_internal_r+0x1b08>
    a0b4:	42000204 	addi	r8,r8,8
    a0b8:	8800041e 	bne	r17,zero,a0cc <___vfprintf_internal_r+0x19b0>
    a0bc:	d8803317 	ldw	r2,204(sp)
    a0c0:	1000021e 	bne	r2,zero,a0cc <___vfprintf_internal_r+0x19b0>
    a0c4:	9080004c 	andi	r2,r18,1
    a0c8:	103c0926 	beq	r2,zero,90f0 <__alt_data_end+0xf00090f0>
    a0cc:	d9003717 	ldw	r4,220(sp)
    a0d0:	d8801f17 	ldw	r2,124(sp)
    a0d4:	d9403417 	ldw	r5,208(sp)
    a0d8:	20c7883a 	add	r3,r4,r3
    a0dc:	10800044 	addi	r2,r2,1
    a0e0:	41000115 	stw	r4,4(r8)
    a0e4:	41400015 	stw	r5,0(r8)
    a0e8:	d8c02015 	stw	r3,128(sp)
    a0ec:	d8801f15 	stw	r2,124(sp)
    a0f0:	010001c4 	movi	r4,7
    a0f4:	20812116 	blt	r4,r2,a57c <___vfprintf_internal_r+0x1e60>
    a0f8:	42000204 	addi	r8,r8,8
    a0fc:	0463c83a 	sub	r17,zero,r17
    a100:	0440730e 	bge	zero,r17,a2d0 <___vfprintf_internal_r+0x1bb4>
    a104:	05800404 	movi	r22,16
    a108:	b440860e 	bge	r22,r17,a324 <___vfprintf_internal_r+0x1c08>
    a10c:	01420034 	movhi	r5,2048
    a110:	29409a84 	addi	r5,r5,618
    a114:	d9402b15 	stw	r5,172(sp)
    a118:	070001c4 	movi	fp,7
    a11c:	dcc02c17 	ldw	r19,176(sp)
    a120:	00000306 	br	a130 <___vfprintf_internal_r+0x1a14>
    a124:	42000204 	addi	r8,r8,8
    a128:	8c7ffc04 	addi	r17,r17,-16
    a12c:	b440800e 	bge	r22,r17,a330 <___vfprintf_internal_r+0x1c14>
    a130:	18c00404 	addi	r3,r3,16
    a134:	10800044 	addi	r2,r2,1
    a138:	45000015 	stw	r20,0(r8)
    a13c:	45800115 	stw	r22,4(r8)
    a140:	d8c02015 	stw	r3,128(sp)
    a144:	d8801f15 	stw	r2,124(sp)
    a148:	e0bff60e 	bge	fp,r2,a124 <__alt_data_end+0xf000a124>
    a14c:	d9801e04 	addi	r6,sp,120
    a150:	b80b883a 	mov	r5,r23
    a154:	9809883a 	mov	r4,r19
    a158:	000faa80 	call	faa8 <__sprint_r>
    a15c:	103a711e 	bne	r2,zero,8b24 <__alt_data_end+0xf0008b24>
    a160:	d8c02017 	ldw	r3,128(sp)
    a164:	d8801f17 	ldw	r2,124(sp)
    a168:	da000404 	addi	r8,sp,16
    a16c:	003fee06 	br	a128 <__alt_data_end+0xf000a128>
    a170:	00bfffc4 	movi	r2,-1
    a174:	003a6f06 	br	8b34 <__alt_data_end+0xf0008b34>
    a178:	008011c4 	movi	r2,71
    a17c:	1440b816 	blt	r2,r17,a460 <___vfprintf_internal_r+0x1d44>
    a180:	04020034 	movhi	r16,2048
    a184:	84008c04 	addi	r16,r16,560
    a188:	00c000c4 	movi	r3,3
    a18c:	00bfdfc4 	movi	r2,-129
    a190:	d8c02a15 	stw	r3,168(sp)
    a194:	90a4703a 	and	r18,r18,r2
    a198:	df002783 	ldbu	fp,158(sp)
    a19c:	d8c02e15 	stw	r3,184(sp)
    a1a0:	d8002915 	stw	zero,164(sp)
    a1a4:	d8003215 	stw	zero,200(sp)
    a1a8:	003b2906 	br	8e50 <__alt_data_end+0xf0008e50>
    a1ac:	d9002d17 	ldw	r4,180(sp)
    a1b0:	24c00017 	ldw	r19,0(r4)
    a1b4:	21000104 	addi	r4,r4,4
    a1b8:	d9002d15 	stw	r4,180(sp)
    a1bc:	982dd7fa 	srai	r22,r19,31
    a1c0:	b005883a 	mov	r2,r22
    a1c4:	003a9f06 	br	8c44 <__alt_data_end+0xf0008c44>
    a1c8:	d9402d17 	ldw	r5,180(sp)
    a1cc:	d8c02f17 	ldw	r3,188(sp)
    a1d0:	28800017 	ldw	r2,0(r5)
    a1d4:	29400104 	addi	r5,r5,4
    a1d8:	d9402d15 	stw	r5,180(sp)
    a1dc:	10c00015 	stw	r3,0(r2)
    a1e0:	00398606 	br	87fc <__alt_data_end+0xf00087fc>
    a1e4:	d9402d17 	ldw	r5,180(sp)
    a1e8:	002d883a 	mov	r22,zero
    a1ec:	2cc00017 	ldw	r19,0(r5)
    a1f0:	29400104 	addi	r5,r5,4
    a1f4:	d9402d15 	stw	r5,180(sp)
    a1f8:	003c2306 	br	9288 <__alt_data_end+0xf0009288>
    a1fc:	d8c02d17 	ldw	r3,180(sp)
    a200:	d9002917 	ldw	r4,164(sp)
    a204:	002d883a 	mov	r22,zero
    a208:	18800104 	addi	r2,r3,4
    a20c:	1cc0000b 	ldhu	r19,0(r3)
    a210:	203dc10e 	bge	r4,zero,9918 <__alt_data_end+0xf0009918>
    a214:	003f7506 	br	9fec <__alt_data_end+0xf0009fec>
    a218:	04020034 	movhi	r16,2048
    a21c:	84008a04 	addi	r16,r16,552
    a220:	003acc06 	br	8d54 <__alt_data_end+0xf0008d54>
    a224:	d9002c17 	ldw	r4,176(sp)
    a228:	d9801e04 	addi	r6,sp,120
    a22c:	b80b883a 	mov	r5,r23
    a230:	000faa80 	call	faa8 <__sprint_r>
    a234:	103a3b1e 	bne	r2,zero,8b24 <__alt_data_end+0xf0008b24>
    a238:	dc402617 	ldw	r17,152(sp)
    a23c:	d8c02017 	ldw	r3,128(sp)
    a240:	da000404 	addi	r8,sp,16
    a244:	003f9c06 	br	a0b8 <__alt_data_end+0xf000a0b8>
    a248:	ac400043 	ldbu	r17,1(r21)
    a24c:	94800814 	ori	r18,r18,32
    a250:	ad400044 	addi	r21,r21,1
    a254:	8c403fcc 	andi	r17,r17,255
    a258:	8c40201c 	xori	r17,r17,128
    a25c:	8c7fe004 	addi	r17,r17,-128
    a260:	00398f06 	br	88a0 <__alt_data_end+0xf00088a0>
    a264:	d8c02d15 	stw	r3,180(sp)
    a268:	0039883a 	mov	fp,zero
    a26c:	003e3506 	br	9b44 <__alt_data_end+0xf0009b44>
    a270:	d9002c17 	ldw	r4,176(sp)
    a274:	d9801e04 	addi	r6,sp,120
    a278:	b80b883a 	mov	r5,r23
    a27c:	000faa80 	call	faa8 <__sprint_r>
    a280:	103a281e 	bne	r2,zero,8b24 <__alt_data_end+0xf0008b24>
    a284:	d8c02017 	ldw	r3,128(sp)
    a288:	da000404 	addi	r8,sp,16
    a28c:	003cd006 	br	95d0 <__alt_data_end+0xf00095d0>
    a290:	8009883a 	mov	r4,r16
    a294:	da003d15 	stw	r8,244(sp)
    a298:	00086840 	call	8684 <strlen>
    a29c:	d8802e15 	stw	r2,184(sp)
    a2a0:	da003d17 	ldw	r8,244(sp)
    a2a4:	103c340e 	bge	r2,zero,9378 <__alt_data_end+0xf0009378>
    a2a8:	0005883a 	mov	r2,zero
    a2ac:	003c3206 	br	9378 <__alt_data_end+0xf0009378>
    a2b0:	d9002c17 	ldw	r4,176(sp)
    a2b4:	d9801e04 	addi	r6,sp,120
    a2b8:	b80b883a 	mov	r5,r23
    a2bc:	000faa80 	call	faa8 <__sprint_r>
    a2c0:	103a181e 	bne	r2,zero,8b24 <__alt_data_end+0xf0008b24>
    a2c4:	d8c02017 	ldw	r3,128(sp)
    a2c8:	d8801f17 	ldw	r2,124(sp)
    a2cc:	da000404 	addi	r8,sp,16
    a2d0:	d9403317 	ldw	r5,204(sp)
    a2d4:	10800044 	addi	r2,r2,1
    a2d8:	44000015 	stw	r16,0(r8)
    a2dc:	28c7883a 	add	r3,r5,r3
    a2e0:	003b7d06 	br	90d8 <__alt_data_end+0xf00090d8>
    a2e4:	01020034 	movhi	r4,2048
    a2e8:	21009e84 	addi	r4,r4,634
    a2ec:	d9003515 	stw	r4,212(sp)
    a2f0:	003b1406 	br	8f44 <__alt_data_end+0xf0008f44>
    a2f4:	013fffc4 	movi	r4,-1
    a2f8:	003a3506 	br	8bd0 <__alt_data_end+0xf0008bd0>
    a2fc:	0023883a 	mov	r17,zero
    a300:	003d9d06 	br	9978 <__alt_data_end+0xf0009978>
    a304:	d9002c17 	ldw	r4,176(sp)
    a308:	d9801e04 	addi	r6,sp,120
    a30c:	b80b883a 	mov	r5,r23
    a310:	000faa80 	call	faa8 <__sprint_r>
    a314:	103a031e 	bne	r2,zero,8b24 <__alt_data_end+0xf0008b24>
    a318:	d8c02017 	ldw	r3,128(sp)
    a31c:	da000404 	addi	r8,sp,16
    a320:	003d9406 	br	9974 <__alt_data_end+0xf0009974>
    a324:	01020034 	movhi	r4,2048
    a328:	21009a84 	addi	r4,r4,618
    a32c:	d9002b15 	stw	r4,172(sp)
    a330:	d9002b17 	ldw	r4,172(sp)
    a334:	1c47883a 	add	r3,r3,r17
    a338:	10800044 	addi	r2,r2,1
    a33c:	41000015 	stw	r4,0(r8)
    a340:	44400115 	stw	r17,4(r8)
    a344:	d8c02015 	stw	r3,128(sp)
    a348:	d8801f15 	stw	r2,124(sp)
    a34c:	010001c4 	movi	r4,7
    a350:	20bfd716 	blt	r4,r2,a2b0 <__alt_data_end+0xf000a2b0>
    a354:	42000204 	addi	r8,r8,8
    a358:	003fdd06 	br	a2d0 <__alt_data_end+0xf000a2d0>
    a35c:	d9002c17 	ldw	r4,176(sp)
    a360:	d9801e04 	addi	r6,sp,120
    a364:	b80b883a 	mov	r5,r23
    a368:	000faa80 	call	faa8 <__sprint_r>
    a36c:	1039ed1e 	bne	r2,zero,8b24 <__alt_data_end+0xf0008b24>
    a370:	d8802617 	ldw	r2,152(sp)
    a374:	d8c02017 	ldw	r3,128(sp)
    a378:	da000404 	addi	r8,sp,16
    a37c:	003e1006 	br	9bc0 <__alt_data_end+0xf0009bc0>
    a380:	00800044 	movi	r2,1
    a384:	10803fcc 	andi	r2,r2,255
    a388:	00c00044 	movi	r3,1
    a38c:	10fa3526 	beq	r2,r3,8c64 <__alt_data_end+0xf0008c64>
    a390:	00c00084 	movi	r3,2
    a394:	10fbcb26 	beq	r2,r3,92c4 <__alt_data_end+0xf00092c4>
    a398:	003a8f06 	br	8dd8 <__alt_data_end+0xf0008dd8>
    a39c:	01020034 	movhi	r4,2048
    a3a0:	21009e84 	addi	r4,r4,634
    a3a4:	d9003515 	stw	r4,212(sp)
    a3a8:	003b7606 	br	9184 <__alt_data_end+0xf0009184>
    a3ac:	d8802917 	ldw	r2,164(sp)
    a3b0:	00c00184 	movi	r3,6
    a3b4:	1880012e 	bgeu	r3,r2,a3bc <___vfprintf_internal_r+0x1ca0>
    a3b8:	1805883a 	mov	r2,r3
    a3bc:	d8802e15 	stw	r2,184(sp)
    a3c0:	1000ef16 	blt	r2,zero,a780 <___vfprintf_internal_r+0x2064>
    a3c4:	04020034 	movhi	r16,2048
    a3c8:	d8802a15 	stw	r2,168(sp)
    a3cc:	dcc02d15 	stw	r19,180(sp)
    a3d0:	d8002915 	stw	zero,164(sp)
    a3d4:	d8003215 	stw	zero,200(sp)
    a3d8:	84009804 	addi	r16,r16,608
    a3dc:	0039883a 	mov	fp,zero
    a3e0:	003aa206 	br	8e6c <__alt_data_end+0xf0008e6c>
    a3e4:	0021883a 	mov	r16,zero
    a3e8:	003e0706 	br	9c08 <__alt_data_end+0xf0009c08>
    a3ec:	d9002c17 	ldw	r4,176(sp)
    a3f0:	d9801e04 	addi	r6,sp,120
    a3f4:	b80b883a 	mov	r5,r23
    a3f8:	000faa80 	call	faa8 <__sprint_r>
    a3fc:	1039c91e 	bne	r2,zero,8b24 <__alt_data_end+0xf0008b24>
    a400:	d8802617 	ldw	r2,152(sp)
    a404:	d9403317 	ldw	r5,204(sp)
    a408:	d8c02017 	ldw	r3,128(sp)
    a40c:	da000404 	addi	r8,sp,16
    a410:	2885c83a 	sub	r2,r5,r2
    a414:	003dfb06 	br	9c04 <__alt_data_end+0xf0009c04>
    a418:	9080004c 	andi	r2,r18,1
    a41c:	103e8f1e 	bne	r2,zero,9e5c <__alt_data_end+0xf0009e5c>
    a420:	d8802117 	ldw	r2,132(sp)
    a424:	003e9e06 	br	9ea0 <__alt_data_end+0xf0009ea0>
    a428:	1025883a 	mov	r18,r2
    a42c:	0039883a 	mov	fp,zero
    a430:	00800084 	movi	r2,2
    a434:	003fd306 	br	a384 <__alt_data_end+0xf000a384>
    a438:	07000b44 	movi	fp,45
    a43c:	df002785 	stb	fp,158(sp)
    a440:	003a4006 	br	8d44 <__alt_data_end+0xf0008d44>
    a444:	00c00b44 	movi	r3,45
    a448:	d8c02785 	stb	r3,158(sp)
    a44c:	d8802a15 	stw	r2,168(sp)
    a450:	dc802b17 	ldw	r18,172(sp)
    a454:	d8002915 	stw	zero,164(sp)
    a458:	07000b44 	movi	fp,45
    a45c:	003a8006 	br	8e60 <__alt_data_end+0xf0008e60>
    a460:	04020034 	movhi	r16,2048
    a464:	84008d04 	addi	r16,r16,564
    a468:	003f4706 	br	a188 <__alt_data_end+0xf000a188>
    a46c:	d8c02d17 	ldw	r3,180(sp)
    a470:	d9002f17 	ldw	r4,188(sp)
    a474:	18800017 	ldw	r2,0(r3)
    a478:	18c00104 	addi	r3,r3,4
    a47c:	d8c02d15 	stw	r3,180(sp)
    a480:	11000015 	stw	r4,0(r2)
    a484:	0038dd06 	br	87fc <__alt_data_end+0xf00087fc>
    a488:	dd802617 	ldw	r22,152(sp)
    a48c:	00bfff44 	movi	r2,-3
    a490:	b0801c16 	blt	r22,r2,a504 <___vfprintf_internal_r+0x1de8>
    a494:	d9402917 	ldw	r5,164(sp)
    a498:	2d801a16 	blt	r5,r22,a504 <___vfprintf_internal_r+0x1de8>
    a49c:	dd803215 	stw	r22,200(sp)
    a4a0:	003e8906 	br	9ec8 <__alt_data_end+0xf0009ec8>
    a4a4:	01020034 	movhi	r4,2048
    a4a8:	21009a84 	addi	r4,r4,618
    a4ac:	d9002b15 	stw	r4,172(sp)
    a4b0:	003c9106 	br	96f8 <__alt_data_end+0xf00096f8>
    a4b4:	e005883a 	mov	r2,fp
    a4b8:	003e7906 	br	9ea0 <__alt_data_end+0xf0009ea0>
    a4bc:	d9402917 	ldw	r5,164(sp)
    a4c0:	df002783 	ldbu	fp,158(sp)
    a4c4:	dcc02d15 	stw	r19,180(sp)
    a4c8:	d9402a15 	stw	r5,168(sp)
    a4cc:	d9402e15 	stw	r5,184(sp)
    a4d0:	d8002915 	stw	zero,164(sp)
    a4d4:	d8003215 	stw	zero,200(sp)
    a4d8:	003a5d06 	br	8e50 <__alt_data_end+0xf0008e50>
    a4dc:	9080004c 	andi	r2,r18,1
    a4e0:	0039883a 	mov	fp,zero
    a4e4:	10000426 	beq	r2,zero,a4f8 <___vfprintf_internal_r+0x1ddc>
    a4e8:	00800c04 	movi	r2,48
    a4ec:	dc001dc4 	addi	r16,sp,119
    a4f0:	d8801dc5 	stb	r2,119(sp)
    a4f4:	003b8006 	br	92f8 <__alt_data_end+0xf00092f8>
    a4f8:	d8002e15 	stw	zero,184(sp)
    a4fc:	dc001e04 	addi	r16,sp,120
    a500:	003a4d06 	br	8e38 <__alt_data_end+0xf0008e38>
    a504:	8c7fff84 	addi	r17,r17,-2
    a508:	b5bfffc4 	addi	r22,r22,-1
    a50c:	dd802615 	stw	r22,152(sp)
    a510:	dc4022c5 	stb	r17,139(sp)
    a514:	b000bf16 	blt	r22,zero,a814 <___vfprintf_internal_r+0x20f8>
    a518:	00800ac4 	movi	r2,43
    a51c:	d8802305 	stb	r2,140(sp)
    a520:	00800244 	movi	r2,9
    a524:	15807016 	blt	r2,r22,a6e8 <___vfprintf_internal_r+0x1fcc>
    a528:	00800c04 	movi	r2,48
    a52c:	b5800c04 	addi	r22,r22,48
    a530:	d8802345 	stb	r2,141(sp)
    a534:	dd802385 	stb	r22,142(sp)
    a538:	d88023c4 	addi	r2,sp,143
    a53c:	df0022c4 	addi	fp,sp,139
    a540:	d8c03317 	ldw	r3,204(sp)
    a544:	1739c83a 	sub	fp,r2,fp
    a548:	d9003317 	ldw	r4,204(sp)
    a54c:	e0c7883a 	add	r3,fp,r3
    a550:	df003a15 	stw	fp,232(sp)
    a554:	d8c02e15 	stw	r3,184(sp)
    a558:	00800044 	movi	r2,1
    a55c:	1100b30e 	bge	r2,r4,a82c <___vfprintf_internal_r+0x2110>
    a560:	d8c02e17 	ldw	r3,184(sp)
    a564:	18c00044 	addi	r3,r3,1
    a568:	d8c02e15 	stw	r3,184(sp)
    a56c:	1805883a 	mov	r2,r3
    a570:	1800ac16 	blt	r3,zero,a824 <___vfprintf_internal_r+0x2108>
    a574:	d8003215 	stw	zero,200(sp)
    a578:	003e5d06 	br	9ef0 <__alt_data_end+0xf0009ef0>
    a57c:	d9002c17 	ldw	r4,176(sp)
    a580:	d9801e04 	addi	r6,sp,120
    a584:	b80b883a 	mov	r5,r23
    a588:	000faa80 	call	faa8 <__sprint_r>
    a58c:	1039651e 	bne	r2,zero,8b24 <__alt_data_end+0xf0008b24>
    a590:	dc402617 	ldw	r17,152(sp)
    a594:	d8c02017 	ldw	r3,128(sp)
    a598:	d8801f17 	ldw	r2,124(sp)
    a59c:	da000404 	addi	r8,sp,16
    a5a0:	003ed606 	br	a0fc <__alt_data_end+0xf000a0fc>
    a5a4:	582b883a 	mov	r21,r11
    a5a8:	d8002915 	stw	zero,164(sp)
    a5ac:	0038bd06 	br	88a4 <__alt_data_end+0xf00088a4>
    a5b0:	d8802917 	ldw	r2,164(sp)
    a5b4:	103e071e 	bne	r2,zero,9dd4 <__alt_data_end+0xf0009dd4>
    a5b8:	dc002915 	stw	r16,164(sp)
    a5bc:	003e0506 	br	9dd4 <__alt_data_end+0xf0009dd4>
    a5c0:	d9002917 	ldw	r4,164(sp)
    a5c4:	20c00044 	addi	r3,r4,1
    a5c8:	003e0f06 	br	9e08 <__alt_data_end+0xf0009e08>
    a5cc:	01400184 	movi	r5,6
    a5d0:	d9402915 	stw	r5,164(sp)
    a5d4:	003dff06 	br	9dd4 <__alt_data_end+0xf0009dd4>
    a5d8:	d8802104 	addi	r2,sp,132
    a5dc:	d8800315 	stw	r2,12(sp)
    a5e0:	d8802504 	addi	r2,sp,148
    a5e4:	d8800215 	stw	r2,8(sp)
    a5e8:	d8802604 	addi	r2,sp,152
    a5ec:	d8800115 	stw	r2,4(sp)
    a5f0:	d8802917 	ldw	r2,164(sp)
    a5f4:	d9403617 	ldw	r5,216(sp)
    a5f8:	d9002c17 	ldw	r4,176(sp)
    a5fc:	d8800015 	stw	r2,0(sp)
    a600:	01c000c4 	movi	r7,3
    a604:	980d883a 	mov	r6,r19
    a608:	da003d15 	stw	r8,244(sp)
    a60c:	000ad400 	call	ad40 <_dtoa_r>
    a610:	d8c02917 	ldw	r3,164(sp)
    a614:	da003d17 	ldw	r8,244(sp)
    a618:	1021883a 	mov	r16,r2
    a61c:	10f9883a 	add	fp,r2,r3
    a620:	81000007 	ldb	r4,0(r16)
    a624:	00800c04 	movi	r2,48
    a628:	20805e26 	beq	r4,r2,a7a4 <___vfprintf_internal_r+0x2088>
    a62c:	d8c02617 	ldw	r3,152(sp)
    a630:	e0f9883a 	add	fp,fp,r3
    a634:	003e0a06 	br	9e60 <__alt_data_end+0xf0009e60>
    a638:	00c00b44 	movi	r3,45
    a63c:	24e0003c 	xorhi	r19,r4,32768
    a640:	d8c02a05 	stb	r3,168(sp)
    a644:	003de906 	br	9dec <__alt_data_end+0xf0009dec>
    a648:	d8c03217 	ldw	r3,200(sp)
    a64c:	00c07a0e 	bge	zero,r3,a838 <___vfprintf_internal_r+0x211c>
    a650:	00800044 	movi	r2,1
    a654:	d9003317 	ldw	r4,204(sp)
    a658:	1105883a 	add	r2,r2,r4
    a65c:	d8802e15 	stw	r2,184(sp)
    a660:	10004e16 	blt	r2,zero,a79c <___vfprintf_internal_r+0x2080>
    a664:	044019c4 	movi	r17,103
    a668:	003e2106 	br	9ef0 <__alt_data_end+0xf0009ef0>
    a66c:	d9002917 	ldw	r4,164(sp)
    a670:	d8802104 	addi	r2,sp,132
    a674:	d8800315 	stw	r2,12(sp)
    a678:	d9000015 	stw	r4,0(sp)
    a67c:	d8802504 	addi	r2,sp,148
    a680:	d9403617 	ldw	r5,216(sp)
    a684:	d9002c17 	ldw	r4,176(sp)
    a688:	d8800215 	stw	r2,8(sp)
    a68c:	d8802604 	addi	r2,sp,152
    a690:	d8800115 	stw	r2,4(sp)
    a694:	01c000c4 	movi	r7,3
    a698:	980d883a 	mov	r6,r19
    a69c:	da003d15 	stw	r8,244(sp)
    a6a0:	000ad400 	call	ad40 <_dtoa_r>
    a6a4:	d8c02917 	ldw	r3,164(sp)
    a6a8:	da003d17 	ldw	r8,244(sp)
    a6ac:	1021883a 	mov	r16,r2
    a6b0:	00801184 	movi	r2,70
    a6b4:	80f9883a 	add	fp,r16,r3
    a6b8:	88bfd926 	beq	r17,r2,a620 <__alt_data_end+0xf000a620>
    a6bc:	003de806 	br	9e60 <__alt_data_end+0xf0009e60>
    a6c0:	d9002917 	ldw	r4,164(sp)
    a6c4:	00c04d0e 	bge	zero,r3,a7fc <___vfprintf_internal_r+0x20e0>
    a6c8:	2000441e 	bne	r4,zero,a7dc <___vfprintf_internal_r+0x20c0>
    a6cc:	9480004c 	andi	r18,r18,1
    a6d0:	9000421e 	bne	r18,zero,a7dc <___vfprintf_internal_r+0x20c0>
    a6d4:	1805883a 	mov	r2,r3
    a6d8:	18007016 	blt	r3,zero,a89c <___vfprintf_internal_r+0x2180>
    a6dc:	d8c03217 	ldw	r3,200(sp)
    a6e0:	d8c02e15 	stw	r3,184(sp)
    a6e4:	003e0206 	br	9ef0 <__alt_data_end+0xf0009ef0>
    a6e8:	df0022c4 	addi	fp,sp,139
    a6ec:	dc002915 	stw	r16,164(sp)
    a6f0:	4027883a 	mov	r19,r8
    a6f4:	e021883a 	mov	r16,fp
    a6f8:	b009883a 	mov	r4,r22
    a6fc:	01400284 	movi	r5,10
    a700:	00081280 	call	8128 <__modsi3>
    a704:	10800c04 	addi	r2,r2,48
    a708:	843fffc4 	addi	r16,r16,-1
    a70c:	b009883a 	mov	r4,r22
    a710:	01400284 	movi	r5,10
    a714:	80800005 	stb	r2,0(r16)
    a718:	00080a40 	call	80a4 <__divsi3>
    a71c:	102d883a 	mov	r22,r2
    a720:	00800244 	movi	r2,9
    a724:	15bff416 	blt	r2,r22,a6f8 <__alt_data_end+0xf000a6f8>
    a728:	9811883a 	mov	r8,r19
    a72c:	b0800c04 	addi	r2,r22,48
    a730:	8027883a 	mov	r19,r16
    a734:	997fffc4 	addi	r5,r19,-1
    a738:	98bfffc5 	stb	r2,-1(r19)
    a73c:	dc002917 	ldw	r16,164(sp)
    a740:	2f006a2e 	bgeu	r5,fp,a8ec <___vfprintf_internal_r+0x21d0>
    a744:	d9c02384 	addi	r7,sp,142
    a748:	3ccfc83a 	sub	r7,r7,r19
    a74c:	d9002344 	addi	r4,sp,141
    a750:	e1cf883a 	add	r7,fp,r7
    a754:	00000106 	br	a75c <___vfprintf_internal_r+0x2040>
    a758:	28800003 	ldbu	r2,0(r5)
    a75c:	20800005 	stb	r2,0(r4)
    a760:	21000044 	addi	r4,r4,1
    a764:	29400044 	addi	r5,r5,1
    a768:	393ffb1e 	bne	r7,r4,a758 <__alt_data_end+0xf000a758>
    a76c:	d8802304 	addi	r2,sp,140
    a770:	14c5c83a 	sub	r2,r2,r19
    a774:	d8c02344 	addi	r3,sp,141
    a778:	1885883a 	add	r2,r3,r2
    a77c:	003f7006 	br	a540 <__alt_data_end+0xf000a540>
    a780:	0005883a 	mov	r2,zero
    a784:	003f0f06 	br	a3c4 <__alt_data_end+0xf000a3c4>
    a788:	d8c03217 	ldw	r3,200(sp)
    a78c:	18c00044 	addi	r3,r3,1
    a790:	d8c02e15 	stw	r3,184(sp)
    a794:	1805883a 	mov	r2,r3
    a798:	183fb20e 	bge	r3,zero,a664 <__alt_data_end+0xf000a664>
    a79c:	0005883a 	mov	r2,zero
    a7a0:	003fb006 	br	a664 <__alt_data_end+0xf000a664>
    a7a4:	d9003617 	ldw	r4,216(sp)
    a7a8:	000d883a 	mov	r6,zero
    a7ac:	000f883a 	mov	r7,zero
    a7b0:	980b883a 	mov	r5,r19
    a7b4:	d8c03c15 	stw	r3,240(sp)
    a7b8:	da003d15 	stw	r8,244(sp)
    a7bc:	00123d80 	call	123d8 <__eqdf2>
    a7c0:	d8c03c17 	ldw	r3,240(sp)
    a7c4:	da003d17 	ldw	r8,244(sp)
    a7c8:	103f9826 	beq	r2,zero,a62c <__alt_data_end+0xf000a62c>
    a7cc:	00800044 	movi	r2,1
    a7d0:	10c7c83a 	sub	r3,r2,r3
    a7d4:	d8c02615 	stw	r3,152(sp)
    a7d8:	003f9506 	br	a630 <__alt_data_end+0xf000a630>
    a7dc:	d9002917 	ldw	r4,164(sp)
    a7e0:	d8c03217 	ldw	r3,200(sp)
    a7e4:	20800044 	addi	r2,r4,1
    a7e8:	1885883a 	add	r2,r3,r2
    a7ec:	d8802e15 	stw	r2,184(sp)
    a7f0:	103dbf0e 	bge	r2,zero,9ef0 <__alt_data_end+0xf0009ef0>
    a7f4:	0005883a 	mov	r2,zero
    a7f8:	003dbd06 	br	9ef0 <__alt_data_end+0xf0009ef0>
    a7fc:	2000211e 	bne	r4,zero,a884 <___vfprintf_internal_r+0x2168>
    a800:	9480004c 	andi	r18,r18,1
    a804:	90001f1e 	bne	r18,zero,a884 <___vfprintf_internal_r+0x2168>
    a808:	00800044 	movi	r2,1
    a80c:	d8802e15 	stw	r2,184(sp)
    a810:	003db706 	br	9ef0 <__alt_data_end+0xf0009ef0>
    a814:	00800b44 	movi	r2,45
    a818:	05adc83a 	sub	r22,zero,r22
    a81c:	d8802305 	stb	r2,140(sp)
    a820:	003f3f06 	br	a520 <__alt_data_end+0xf000a520>
    a824:	0005883a 	mov	r2,zero
    a828:	003f5206 	br	a574 <__alt_data_end+0xf000a574>
    a82c:	90a4703a 	and	r18,r18,r2
    a830:	903f4e26 	beq	r18,zero,a56c <__alt_data_end+0xf000a56c>
    a834:	003f4a06 	br	a560 <__alt_data_end+0xf000a560>
    a838:	00800084 	movi	r2,2
    a83c:	10c5c83a 	sub	r2,r2,r3
    a840:	003f8406 	br	a654 <__alt_data_end+0xf000a654>
    a844:	d8802d17 	ldw	r2,180(sp)
    a848:	d9002d17 	ldw	r4,180(sp)
    a84c:	ac400043 	ldbu	r17,1(r21)
    a850:	10800017 	ldw	r2,0(r2)
    a854:	582b883a 	mov	r21,r11
    a858:	d8802915 	stw	r2,164(sp)
    a85c:	20800104 	addi	r2,r4,4
    a860:	d9002917 	ldw	r4,164(sp)
    a864:	d8802d15 	stw	r2,180(sp)
    a868:	203e7a0e 	bge	r4,zero,a254 <__alt_data_end+0xf000a254>
    a86c:	8c403fcc 	andi	r17,r17,255
    a870:	00bfffc4 	movi	r2,-1
    a874:	8c40201c 	xori	r17,r17,128
    a878:	d8802915 	stw	r2,164(sp)
    a87c:	8c7fe004 	addi	r17,r17,-128
    a880:	00380706 	br	88a0 <__alt_data_end+0xf00088a0>
    a884:	d8c02917 	ldw	r3,164(sp)
    a888:	18c00084 	addi	r3,r3,2
    a88c:	d8c02e15 	stw	r3,184(sp)
    a890:	1805883a 	mov	r2,r3
    a894:	183d960e 	bge	r3,zero,9ef0 <__alt_data_end+0xf0009ef0>
    a898:	003fd606 	br	a7f4 <__alt_data_end+0xf000a7f4>
    a89c:	0005883a 	mov	r2,zero
    a8a0:	003f8e06 	br	a6dc <__alt_data_end+0xf000a6dc>
    a8a4:	9080004c 	andi	r2,r18,1
    a8a8:	103f811e 	bne	r2,zero,a6b0 <__alt_data_end+0xf000a6b0>
    a8ac:	d8802117 	ldw	r2,132(sp)
    a8b0:	1405c83a 	sub	r2,r2,r16
    a8b4:	d8803315 	stw	r2,204(sp)
    a8b8:	b47ef326 	beq	r22,r17,a488 <__alt_data_end+0xf000a488>
    a8bc:	dd802617 	ldw	r22,152(sp)
    a8c0:	003f1106 	br	a508 <__alt_data_end+0xf000a508>
    a8c4:	d9c02785 	stb	r7,158(sp)
    a8c8:	00390406 	br	8cdc <__alt_data_end+0xf0008cdc>
    a8cc:	d9c02785 	stb	r7,158(sp)
    a8d0:	0038d306 	br	8c20 <__alt_data_end+0xf0008c20>
    a8d4:	d9c02785 	stb	r7,158(sp)
    a8d8:	003a6106 	br	9260 <__alt_data_end+0xf0009260>
    a8dc:	d9c02785 	stb	r7,158(sp)
    a8e0:	003af806 	br	94c4 <__alt_data_end+0xf00094c4>
    a8e4:	0005883a 	mov	r2,zero
    a8e8:	003d7e06 	br	9ee4 <__alt_data_end+0xf0009ee4>
    a8ec:	d8802344 	addi	r2,sp,141
    a8f0:	003f1306 	br	a540 <__alt_data_end+0xf000a540>
    a8f4:	d9c02785 	stb	r7,158(sp)
    a8f8:	00392306 	br	8d88 <__alt_data_end+0xf0008d88>
    a8fc:	d9c02785 	stb	r7,158(sp)
    a900:	003aa906 	br	93a8 <__alt_data_end+0xf00093a8>
    a904:	d9c02785 	stb	r7,158(sp)
    a908:	003a3d06 	br	9200 <__alt_data_end+0xf0009200>
    a90c:	d9c02785 	stb	r7,158(sp)
    a910:	003aca06 	br	943c <__alt_data_end+0xf000943c>

0000a914 <__vfprintf_internal>:
    a914:	00820034 	movhi	r2,2048
    a918:	10896b04 	addi	r2,r2,9644
    a91c:	300f883a 	mov	r7,r6
    a920:	280d883a 	mov	r6,r5
    a924:	200b883a 	mov	r5,r4
    a928:	11000017 	ldw	r4,0(r2)
    a92c:	000871c1 	jmpi	871c <___vfprintf_internal_r>

0000a930 <__sbprintf>:
    a930:	2880030b 	ldhu	r2,12(r5)
    a934:	2ac01917 	ldw	r11,100(r5)
    a938:	2a80038b 	ldhu	r10,14(r5)
    a93c:	2a400717 	ldw	r9,28(r5)
    a940:	2a000917 	ldw	r8,36(r5)
    a944:	defee204 	addi	sp,sp,-1144
    a948:	00c10004 	movi	r3,1024
    a94c:	dc011a15 	stw	r16,1128(sp)
    a950:	10bfff4c 	andi	r2,r2,65533
    a954:	2821883a 	mov	r16,r5
    a958:	d8cb883a 	add	r5,sp,r3
    a95c:	dc811c15 	stw	r18,1136(sp)
    a960:	dc411b15 	stw	r17,1132(sp)
    a964:	dfc11d15 	stw	ra,1140(sp)
    a968:	2025883a 	mov	r18,r4
    a96c:	d881030d 	sth	r2,1036(sp)
    a970:	dac11915 	stw	r11,1124(sp)
    a974:	da81038d 	sth	r10,1038(sp)
    a978:	da410715 	stw	r9,1052(sp)
    a97c:	da010915 	stw	r8,1060(sp)
    a980:	dec10015 	stw	sp,1024(sp)
    a984:	dec10415 	stw	sp,1040(sp)
    a988:	d8c10215 	stw	r3,1032(sp)
    a98c:	d8c10515 	stw	r3,1044(sp)
    a990:	d8010615 	stw	zero,1048(sp)
    a994:	000871c0 	call	871c <___vfprintf_internal_r>
    a998:	1023883a 	mov	r17,r2
    a99c:	10000416 	blt	r2,zero,a9b0 <__sbprintf+0x80>
    a9a0:	d9410004 	addi	r5,sp,1024
    a9a4:	9009883a 	mov	r4,r18
    a9a8:	000c5e40 	call	c5e4 <_fflush_r>
    a9ac:	10000d1e 	bne	r2,zero,a9e4 <__sbprintf+0xb4>
    a9b0:	d881030b 	ldhu	r2,1036(sp)
    a9b4:	1080100c 	andi	r2,r2,64
    a9b8:	10000326 	beq	r2,zero,a9c8 <__sbprintf+0x98>
    a9bc:	8080030b 	ldhu	r2,12(r16)
    a9c0:	10801014 	ori	r2,r2,64
    a9c4:	8080030d 	sth	r2,12(r16)
    a9c8:	8805883a 	mov	r2,r17
    a9cc:	dfc11d17 	ldw	ra,1140(sp)
    a9d0:	dc811c17 	ldw	r18,1136(sp)
    a9d4:	dc411b17 	ldw	r17,1132(sp)
    a9d8:	dc011a17 	ldw	r16,1128(sp)
    a9dc:	dec11e04 	addi	sp,sp,1144
    a9e0:	f800283a 	ret
    a9e4:	047fffc4 	movi	r17,-1
    a9e8:	003ff106 	br	a9b0 <__alt_data_end+0xf000a9b0>

0000a9ec <__swsetup_r>:
    a9ec:	00820034 	movhi	r2,2048
    a9f0:	defffd04 	addi	sp,sp,-12
    a9f4:	10896b04 	addi	r2,r2,9644
    a9f8:	dc400115 	stw	r17,4(sp)
    a9fc:	2023883a 	mov	r17,r4
    aa00:	11000017 	ldw	r4,0(r2)
    aa04:	dc000015 	stw	r16,0(sp)
    aa08:	dfc00215 	stw	ra,8(sp)
    aa0c:	2821883a 	mov	r16,r5
    aa10:	20000226 	beq	r4,zero,aa1c <__swsetup_r+0x30>
    aa14:	20800e17 	ldw	r2,56(r4)
    aa18:	10003126 	beq	r2,zero,aae0 <__swsetup_r+0xf4>
    aa1c:	8080030b 	ldhu	r2,12(r16)
    aa20:	10c0020c 	andi	r3,r2,8
    aa24:	1009883a 	mov	r4,r2
    aa28:	18000f26 	beq	r3,zero,aa68 <__swsetup_r+0x7c>
    aa2c:	80c00417 	ldw	r3,16(r16)
    aa30:	18001526 	beq	r3,zero,aa88 <__swsetup_r+0x9c>
    aa34:	1100004c 	andi	r4,r2,1
    aa38:	20001c1e 	bne	r4,zero,aaac <__swsetup_r+0xc0>
    aa3c:	1080008c 	andi	r2,r2,2
    aa40:	1000291e 	bne	r2,zero,aae8 <__swsetup_r+0xfc>
    aa44:	80800517 	ldw	r2,20(r16)
    aa48:	80800215 	stw	r2,8(r16)
    aa4c:	18001c26 	beq	r3,zero,aac0 <__swsetup_r+0xd4>
    aa50:	0005883a 	mov	r2,zero
    aa54:	dfc00217 	ldw	ra,8(sp)
    aa58:	dc400117 	ldw	r17,4(sp)
    aa5c:	dc000017 	ldw	r16,0(sp)
    aa60:	dec00304 	addi	sp,sp,12
    aa64:	f800283a 	ret
    aa68:	2080040c 	andi	r2,r4,16
    aa6c:	10002e26 	beq	r2,zero,ab28 <__swsetup_r+0x13c>
    aa70:	2080010c 	andi	r2,r4,4
    aa74:	10001e1e 	bne	r2,zero,aaf0 <__swsetup_r+0x104>
    aa78:	80c00417 	ldw	r3,16(r16)
    aa7c:	20800214 	ori	r2,r4,8
    aa80:	8080030d 	sth	r2,12(r16)
    aa84:	183feb1e 	bne	r3,zero,aa34 <__alt_data_end+0xf000aa34>
    aa88:	1100a00c 	andi	r4,r2,640
    aa8c:	01408004 	movi	r5,512
    aa90:	217fe826 	beq	r4,r5,aa34 <__alt_data_end+0xf000aa34>
    aa94:	800b883a 	mov	r5,r16
    aa98:	8809883a 	mov	r4,r17
    aa9c:	000d5640 	call	d564 <__smakebuf_r>
    aaa0:	8080030b 	ldhu	r2,12(r16)
    aaa4:	80c00417 	ldw	r3,16(r16)
    aaa8:	003fe206 	br	aa34 <__alt_data_end+0xf000aa34>
    aaac:	80800517 	ldw	r2,20(r16)
    aab0:	80000215 	stw	zero,8(r16)
    aab4:	0085c83a 	sub	r2,zero,r2
    aab8:	80800615 	stw	r2,24(r16)
    aabc:	183fe41e 	bne	r3,zero,aa50 <__alt_data_end+0xf000aa50>
    aac0:	80c0030b 	ldhu	r3,12(r16)
    aac4:	0005883a 	mov	r2,zero
    aac8:	1900200c 	andi	r4,r3,128
    aacc:	203fe126 	beq	r4,zero,aa54 <__alt_data_end+0xf000aa54>
    aad0:	18c01014 	ori	r3,r3,64
    aad4:	80c0030d 	sth	r3,12(r16)
    aad8:	00bfffc4 	movi	r2,-1
    aadc:	003fdd06 	br	aa54 <__alt_data_end+0xf000aa54>
    aae0:	000c9c00 	call	c9c0 <__sinit>
    aae4:	003fcd06 	br	aa1c <__alt_data_end+0xf000aa1c>
    aae8:	0005883a 	mov	r2,zero
    aaec:	003fd606 	br	aa48 <__alt_data_end+0xf000aa48>
    aaf0:	81400c17 	ldw	r5,48(r16)
    aaf4:	28000626 	beq	r5,zero,ab10 <__swsetup_r+0x124>
    aaf8:	80801004 	addi	r2,r16,64
    aafc:	28800326 	beq	r5,r2,ab0c <__swsetup_r+0x120>
    ab00:	8809883a 	mov	r4,r17
    ab04:	000cb340 	call	cb34 <_free_r>
    ab08:	8100030b 	ldhu	r4,12(r16)
    ab0c:	80000c15 	stw	zero,48(r16)
    ab10:	80c00417 	ldw	r3,16(r16)
    ab14:	00bff6c4 	movi	r2,-37
    ab18:	1108703a 	and	r4,r2,r4
    ab1c:	80000115 	stw	zero,4(r16)
    ab20:	80c00015 	stw	r3,0(r16)
    ab24:	003fd506 	br	aa7c <__alt_data_end+0xf000aa7c>
    ab28:	00800244 	movi	r2,9
    ab2c:	88800015 	stw	r2,0(r17)
    ab30:	20801014 	ori	r2,r4,64
    ab34:	8080030d 	sth	r2,12(r16)
    ab38:	00bfffc4 	movi	r2,-1
    ab3c:	003fc506 	br	aa54 <__alt_data_end+0xf000aa54>

0000ab40 <quorem>:
    ab40:	defff704 	addi	sp,sp,-36
    ab44:	dc800215 	stw	r18,8(sp)
    ab48:	20800417 	ldw	r2,16(r4)
    ab4c:	2c800417 	ldw	r18,16(r5)
    ab50:	dfc00815 	stw	ra,32(sp)
    ab54:	ddc00715 	stw	r23,28(sp)
    ab58:	dd800615 	stw	r22,24(sp)
    ab5c:	dd400515 	stw	r21,20(sp)
    ab60:	dd000415 	stw	r20,16(sp)
    ab64:	dcc00315 	stw	r19,12(sp)
    ab68:	dc400115 	stw	r17,4(sp)
    ab6c:	dc000015 	stw	r16,0(sp)
    ab70:	14807116 	blt	r2,r18,ad38 <quorem+0x1f8>
    ab74:	94bfffc4 	addi	r18,r18,-1
    ab78:	94ad883a 	add	r22,r18,r18
    ab7c:	b5ad883a 	add	r22,r22,r22
    ab80:	2c400504 	addi	r17,r5,20
    ab84:	8da9883a 	add	r20,r17,r22
    ab88:	25400504 	addi	r21,r4,20
    ab8c:	282f883a 	mov	r23,r5
    ab90:	adad883a 	add	r22,r21,r22
    ab94:	a1400017 	ldw	r5,0(r20)
    ab98:	2021883a 	mov	r16,r4
    ab9c:	b1000017 	ldw	r4,0(r22)
    aba0:	29400044 	addi	r5,r5,1
    aba4:	000819c0 	call	819c <__udivsi3>
    aba8:	1027883a 	mov	r19,r2
    abac:	10002c26 	beq	r2,zero,ac60 <quorem+0x120>
    abb0:	a813883a 	mov	r9,r21
    abb4:	880b883a 	mov	r5,r17
    abb8:	0009883a 	mov	r4,zero
    abbc:	000d883a 	mov	r6,zero
    abc0:	2a000017 	ldw	r8,0(r5)
    abc4:	49c00017 	ldw	r7,0(r9)
    abc8:	29400104 	addi	r5,r5,4
    abcc:	40bfffcc 	andi	r2,r8,65535
    abd0:	14c5383a 	mul	r2,r2,r19
    abd4:	4010d43a 	srli	r8,r8,16
    abd8:	38ffffcc 	andi	r3,r7,65535
    abdc:	1105883a 	add	r2,r2,r4
    abe0:	1008d43a 	srli	r4,r2,16
    abe4:	44d1383a 	mul	r8,r8,r19
    abe8:	198d883a 	add	r6,r3,r6
    abec:	10ffffcc 	andi	r3,r2,65535
    abf0:	30c7c83a 	sub	r3,r6,r3
    abf4:	380ed43a 	srli	r7,r7,16
    abf8:	4105883a 	add	r2,r8,r4
    abfc:	180dd43a 	srai	r6,r3,16
    ac00:	113fffcc 	andi	r4,r2,65535
    ac04:	390fc83a 	sub	r7,r7,r4
    ac08:	398d883a 	add	r6,r7,r6
    ac0c:	300e943a 	slli	r7,r6,16
    ac10:	18ffffcc 	andi	r3,r3,65535
    ac14:	1008d43a 	srli	r4,r2,16
    ac18:	38ceb03a 	or	r7,r7,r3
    ac1c:	49c00015 	stw	r7,0(r9)
    ac20:	300dd43a 	srai	r6,r6,16
    ac24:	4a400104 	addi	r9,r9,4
    ac28:	a17fe52e 	bgeu	r20,r5,abc0 <__alt_data_end+0xf000abc0>
    ac2c:	b0800017 	ldw	r2,0(r22)
    ac30:	10000b1e 	bne	r2,zero,ac60 <quorem+0x120>
    ac34:	b0bfff04 	addi	r2,r22,-4
    ac38:	a880082e 	bgeu	r21,r2,ac5c <quorem+0x11c>
    ac3c:	b0ffff17 	ldw	r3,-4(r22)
    ac40:	18000326 	beq	r3,zero,ac50 <quorem+0x110>
    ac44:	00000506 	br	ac5c <quorem+0x11c>
    ac48:	10c00017 	ldw	r3,0(r2)
    ac4c:	1800031e 	bne	r3,zero,ac5c <quorem+0x11c>
    ac50:	10bfff04 	addi	r2,r2,-4
    ac54:	94bfffc4 	addi	r18,r18,-1
    ac58:	a8bffb36 	bltu	r21,r2,ac48 <__alt_data_end+0xf000ac48>
    ac5c:	84800415 	stw	r18,16(r16)
    ac60:	b80b883a 	mov	r5,r23
    ac64:	8009883a 	mov	r4,r16
    ac68:	000ea340 	call	ea34 <__mcmp>
    ac6c:	10002616 	blt	r2,zero,ad08 <quorem+0x1c8>
    ac70:	9cc00044 	addi	r19,r19,1
    ac74:	a805883a 	mov	r2,r21
    ac78:	000b883a 	mov	r5,zero
    ac7c:	11000017 	ldw	r4,0(r2)
    ac80:	89800017 	ldw	r6,0(r17)
    ac84:	10800104 	addi	r2,r2,4
    ac88:	20ffffcc 	andi	r3,r4,65535
    ac8c:	194b883a 	add	r5,r3,r5
    ac90:	30ffffcc 	andi	r3,r6,65535
    ac94:	28c7c83a 	sub	r3,r5,r3
    ac98:	300cd43a 	srli	r6,r6,16
    ac9c:	2008d43a 	srli	r4,r4,16
    aca0:	180bd43a 	srai	r5,r3,16
    aca4:	18ffffcc 	andi	r3,r3,65535
    aca8:	2189c83a 	sub	r4,r4,r6
    acac:	2149883a 	add	r4,r4,r5
    acb0:	200c943a 	slli	r6,r4,16
    acb4:	8c400104 	addi	r17,r17,4
    acb8:	200bd43a 	srai	r5,r4,16
    acbc:	30c6b03a 	or	r3,r6,r3
    acc0:	10ffff15 	stw	r3,-4(r2)
    acc4:	a47fed2e 	bgeu	r20,r17,ac7c <__alt_data_end+0xf000ac7c>
    acc8:	9485883a 	add	r2,r18,r18
    accc:	1085883a 	add	r2,r2,r2
    acd0:	a887883a 	add	r3,r21,r2
    acd4:	18800017 	ldw	r2,0(r3)
    acd8:	10000b1e 	bne	r2,zero,ad08 <quorem+0x1c8>
    acdc:	18bfff04 	addi	r2,r3,-4
    ace0:	a880082e 	bgeu	r21,r2,ad04 <quorem+0x1c4>
    ace4:	18ffff17 	ldw	r3,-4(r3)
    ace8:	18000326 	beq	r3,zero,acf8 <quorem+0x1b8>
    acec:	00000506 	br	ad04 <quorem+0x1c4>
    acf0:	10c00017 	ldw	r3,0(r2)
    acf4:	1800031e 	bne	r3,zero,ad04 <quorem+0x1c4>
    acf8:	10bfff04 	addi	r2,r2,-4
    acfc:	94bfffc4 	addi	r18,r18,-1
    ad00:	a8bffb36 	bltu	r21,r2,acf0 <__alt_data_end+0xf000acf0>
    ad04:	84800415 	stw	r18,16(r16)
    ad08:	9805883a 	mov	r2,r19
    ad0c:	dfc00817 	ldw	ra,32(sp)
    ad10:	ddc00717 	ldw	r23,28(sp)
    ad14:	dd800617 	ldw	r22,24(sp)
    ad18:	dd400517 	ldw	r21,20(sp)
    ad1c:	dd000417 	ldw	r20,16(sp)
    ad20:	dcc00317 	ldw	r19,12(sp)
    ad24:	dc800217 	ldw	r18,8(sp)
    ad28:	dc400117 	ldw	r17,4(sp)
    ad2c:	dc000017 	ldw	r16,0(sp)
    ad30:	dec00904 	addi	sp,sp,36
    ad34:	f800283a 	ret
    ad38:	0005883a 	mov	r2,zero
    ad3c:	003ff306 	br	ad0c <__alt_data_end+0xf000ad0c>

0000ad40 <_dtoa_r>:
    ad40:	20801017 	ldw	r2,64(r4)
    ad44:	deffde04 	addi	sp,sp,-136
    ad48:	df002015 	stw	fp,128(sp)
    ad4c:	dcc01b15 	stw	r19,108(sp)
    ad50:	dc801a15 	stw	r18,104(sp)
    ad54:	dc401915 	stw	r17,100(sp)
    ad58:	dc001815 	stw	r16,96(sp)
    ad5c:	dfc02115 	stw	ra,132(sp)
    ad60:	ddc01f15 	stw	r23,124(sp)
    ad64:	dd801e15 	stw	r22,120(sp)
    ad68:	dd401d15 	stw	r21,116(sp)
    ad6c:	dd001c15 	stw	r20,112(sp)
    ad70:	d9c00315 	stw	r7,12(sp)
    ad74:	2039883a 	mov	fp,r4
    ad78:	3023883a 	mov	r17,r6
    ad7c:	2825883a 	mov	r18,r5
    ad80:	dc002417 	ldw	r16,144(sp)
    ad84:	3027883a 	mov	r19,r6
    ad88:	10000826 	beq	r2,zero,adac <_dtoa_r+0x6c>
    ad8c:	21801117 	ldw	r6,68(r4)
    ad90:	00c00044 	movi	r3,1
    ad94:	100b883a 	mov	r5,r2
    ad98:	1986983a 	sll	r3,r3,r6
    ad9c:	11800115 	stw	r6,4(r2)
    ada0:	10c00215 	stw	r3,8(r2)
    ada4:	000e2140 	call	e214 <_Bfree>
    ada8:	e0001015 	stw	zero,64(fp)
    adac:	88002e16 	blt	r17,zero,ae68 <_dtoa_r+0x128>
    adb0:	80000015 	stw	zero,0(r16)
    adb4:	889ffc2c 	andhi	r2,r17,32752
    adb8:	00dffc34 	movhi	r3,32752
    adbc:	10c01c26 	beq	r2,r3,ae30 <_dtoa_r+0xf0>
    adc0:	000d883a 	mov	r6,zero
    adc4:	000f883a 	mov	r7,zero
    adc8:	9009883a 	mov	r4,r18
    adcc:	980b883a 	mov	r5,r19
    add0:	00123d80 	call	123d8 <__eqdf2>
    add4:	10002b1e 	bne	r2,zero,ae84 <_dtoa_r+0x144>
    add8:	d9c02317 	ldw	r7,140(sp)
    addc:	00800044 	movi	r2,1
    ade0:	38800015 	stw	r2,0(r7)
    ade4:	d8802517 	ldw	r2,148(sp)
    ade8:	10019e26 	beq	r2,zero,b464 <_dtoa_r+0x724>
    adec:	d8c02517 	ldw	r3,148(sp)
    adf0:	00820034 	movhi	r2,2048
    adf4:	10809a44 	addi	r2,r2,617
    adf8:	18800015 	stw	r2,0(r3)
    adfc:	10bfffc4 	addi	r2,r2,-1
    ae00:	dfc02117 	ldw	ra,132(sp)
    ae04:	df002017 	ldw	fp,128(sp)
    ae08:	ddc01f17 	ldw	r23,124(sp)
    ae0c:	dd801e17 	ldw	r22,120(sp)
    ae10:	dd401d17 	ldw	r21,116(sp)
    ae14:	dd001c17 	ldw	r20,112(sp)
    ae18:	dcc01b17 	ldw	r19,108(sp)
    ae1c:	dc801a17 	ldw	r18,104(sp)
    ae20:	dc401917 	ldw	r17,100(sp)
    ae24:	dc001817 	ldw	r16,96(sp)
    ae28:	dec02204 	addi	sp,sp,136
    ae2c:	f800283a 	ret
    ae30:	d8c02317 	ldw	r3,140(sp)
    ae34:	0089c3c4 	movi	r2,9999
    ae38:	18800015 	stw	r2,0(r3)
    ae3c:	90017726 	beq	r18,zero,b41c <_dtoa_r+0x6dc>
    ae40:	00820034 	movhi	r2,2048
    ae44:	1080a604 	addi	r2,r2,664
    ae48:	d9002517 	ldw	r4,148(sp)
    ae4c:	203fec26 	beq	r4,zero,ae00 <__alt_data_end+0xf000ae00>
    ae50:	10c000c7 	ldb	r3,3(r2)
    ae54:	1801781e 	bne	r3,zero,b438 <_dtoa_r+0x6f8>
    ae58:	10c000c4 	addi	r3,r2,3
    ae5c:	d9802517 	ldw	r6,148(sp)
    ae60:	30c00015 	stw	r3,0(r6)
    ae64:	003fe606 	br	ae00 <__alt_data_end+0xf000ae00>
    ae68:	04e00034 	movhi	r19,32768
    ae6c:	9cffffc4 	addi	r19,r19,-1
    ae70:	00800044 	movi	r2,1
    ae74:	8ce6703a 	and	r19,r17,r19
    ae78:	80800015 	stw	r2,0(r16)
    ae7c:	9823883a 	mov	r17,r19
    ae80:	003fcc06 	br	adb4 <__alt_data_end+0xf000adb4>
    ae84:	d8800204 	addi	r2,sp,8
    ae88:	d8800015 	stw	r2,0(sp)
    ae8c:	d9c00104 	addi	r7,sp,4
    ae90:	900b883a 	mov	r5,r18
    ae94:	980d883a 	mov	r6,r19
    ae98:	e009883a 	mov	r4,fp
    ae9c:	8820d53a 	srli	r16,r17,20
    aea0:	000ee000 	call	ee00 <__d2b>
    aea4:	d8800915 	stw	r2,36(sp)
    aea8:	8001651e 	bne	r16,zero,b440 <_dtoa_r+0x700>
    aeac:	dd800217 	ldw	r22,8(sp)
    aeb0:	dc000117 	ldw	r16,4(sp)
    aeb4:	00800804 	movi	r2,32
    aeb8:	b421883a 	add	r16,r22,r16
    aebc:	80c10c84 	addi	r3,r16,1074
    aec0:	10c2d10e 	bge	r2,r3,ba08 <_dtoa_r+0xcc8>
    aec4:	00801004 	movi	r2,64
    aec8:	81010484 	addi	r4,r16,1042
    aecc:	10c7c83a 	sub	r3,r2,r3
    aed0:	9108d83a 	srl	r4,r18,r4
    aed4:	88e2983a 	sll	r17,r17,r3
    aed8:	2448b03a 	or	r4,r4,r17
    aedc:	00125540 	call	12554 <__floatunsidf>
    aee0:	017f8434 	movhi	r5,65040
    aee4:	01800044 	movi	r6,1
    aee8:	1009883a 	mov	r4,r2
    aeec:	194b883a 	add	r5,r3,r5
    aef0:	843fffc4 	addi	r16,r16,-1
    aef4:	d9801115 	stw	r6,68(sp)
    aef8:	000d883a 	mov	r6,zero
    aefc:	01cffe34 	movhi	r7,16376
    af00:	00075e80 	call	75e8 <__subdf3>
    af04:	0198dbf4 	movhi	r6,25455
    af08:	01cff4f4 	movhi	r7,16339
    af0c:	3190d844 	addi	r6,r6,17249
    af10:	39e1e9c4 	addi	r7,r7,-30809
    af14:	1009883a 	mov	r4,r2
    af18:	180b883a 	mov	r5,r3
    af1c:	0006ed00 	call	6ed0 <__muldf3>
    af20:	01a2d874 	movhi	r6,35681
    af24:	01cff1f4 	movhi	r7,16327
    af28:	31b22cc4 	addi	r6,r6,-14157
    af2c:	39e28a04 	addi	r7,r7,-30168
    af30:	180b883a 	mov	r5,r3
    af34:	1009883a 	mov	r4,r2
    af38:	0005c600 	call	5c60 <__adddf3>
    af3c:	8009883a 	mov	r4,r16
    af40:	1029883a 	mov	r20,r2
    af44:	1823883a 	mov	r17,r3
    af48:	0007f640 	call	7f64 <__floatsidf>
    af4c:	019427f4 	movhi	r6,20639
    af50:	01cff4f4 	movhi	r7,16339
    af54:	319e7ec4 	addi	r6,r6,31227
    af58:	39d104c4 	addi	r7,r7,17427
    af5c:	1009883a 	mov	r4,r2
    af60:	180b883a 	mov	r5,r3
    af64:	0006ed00 	call	6ed0 <__muldf3>
    af68:	100d883a 	mov	r6,r2
    af6c:	180f883a 	mov	r7,r3
    af70:	a009883a 	mov	r4,r20
    af74:	880b883a 	mov	r5,r17
    af78:	0005c600 	call	5c60 <__adddf3>
    af7c:	1009883a 	mov	r4,r2
    af80:	180b883a 	mov	r5,r3
    af84:	1029883a 	mov	r20,r2
    af88:	1823883a 	mov	r17,r3
    af8c:	0007ee40 	call	7ee4 <__fixdfsi>
    af90:	000d883a 	mov	r6,zero
    af94:	000f883a 	mov	r7,zero
    af98:	a009883a 	mov	r4,r20
    af9c:	880b883a 	mov	r5,r17
    afa0:	d8800515 	stw	r2,20(sp)
    afa4:	00124600 	call	12460 <__ledf2>
    afa8:	10028716 	blt	r2,zero,b9c8 <_dtoa_r+0xc88>
    afac:	d8c00517 	ldw	r3,20(sp)
    afb0:	00800584 	movi	r2,22
    afb4:	10c27536 	bltu	r2,r3,b98c <_dtoa_r+0xc4c>
    afb8:	180490fa 	slli	r2,r3,3
    afbc:	00c20034 	movhi	r3,2048
    afc0:	18c0c204 	addi	r3,r3,776
    afc4:	1885883a 	add	r2,r3,r2
    afc8:	11000017 	ldw	r4,0(r2)
    afcc:	11400117 	ldw	r5,4(r2)
    afd0:	900d883a 	mov	r6,r18
    afd4:	980f883a 	mov	r7,r19
    afd8:	0006df40 	call	6df4 <__gedf2>
    afdc:	00828d0e 	bge	zero,r2,ba14 <_dtoa_r+0xcd4>
    afe0:	d9000517 	ldw	r4,20(sp)
    afe4:	d8000e15 	stw	zero,56(sp)
    afe8:	213fffc4 	addi	r4,r4,-1
    afec:	d9000515 	stw	r4,20(sp)
    aff0:	b42dc83a 	sub	r22,r22,r16
    aff4:	b5bfffc4 	addi	r22,r22,-1
    aff8:	b0026f16 	blt	r22,zero,b9b8 <_dtoa_r+0xc78>
    affc:	d8000815 	stw	zero,32(sp)
    b000:	d9c00517 	ldw	r7,20(sp)
    b004:	38026416 	blt	r7,zero,b998 <_dtoa_r+0xc58>
    b008:	b1ed883a 	add	r22,r22,r7
    b00c:	d9c00d15 	stw	r7,52(sp)
    b010:	d8000a15 	stw	zero,40(sp)
    b014:	d9800317 	ldw	r6,12(sp)
    b018:	00800244 	movi	r2,9
    b01c:	11811436 	bltu	r2,r6,b470 <_dtoa_r+0x730>
    b020:	00800144 	movi	r2,5
    b024:	1184e10e 	bge	r2,r6,c3ac <_dtoa_r+0x166c>
    b028:	31bfff04 	addi	r6,r6,-4
    b02c:	d9800315 	stw	r6,12(sp)
    b030:	0023883a 	mov	r17,zero
    b034:	d9800317 	ldw	r6,12(sp)
    b038:	008000c4 	movi	r2,3
    b03c:	30836726 	beq	r6,r2,bddc <_dtoa_r+0x109c>
    b040:	1183410e 	bge	r2,r6,bd48 <_dtoa_r+0x1008>
    b044:	d9c00317 	ldw	r7,12(sp)
    b048:	00800104 	movi	r2,4
    b04c:	38827c26 	beq	r7,r2,ba40 <_dtoa_r+0xd00>
    b050:	00800144 	movi	r2,5
    b054:	3884c41e 	bne	r7,r2,c368 <_dtoa_r+0x1628>
    b058:	00800044 	movi	r2,1
    b05c:	d8800b15 	stw	r2,44(sp)
    b060:	d8c00517 	ldw	r3,20(sp)
    b064:	d9002217 	ldw	r4,136(sp)
    b068:	1907883a 	add	r3,r3,r4
    b06c:	19800044 	addi	r6,r3,1
    b070:	d8c00c15 	stw	r3,48(sp)
    b074:	d9800615 	stw	r6,24(sp)
    b078:	0183a40e 	bge	zero,r6,bf0c <_dtoa_r+0x11cc>
    b07c:	d9800617 	ldw	r6,24(sp)
    b080:	3021883a 	mov	r16,r6
    b084:	e0001115 	stw	zero,68(fp)
    b088:	008005c4 	movi	r2,23
    b08c:	1184c92e 	bgeu	r2,r6,c3b4 <_dtoa_r+0x1674>
    b090:	00c00044 	movi	r3,1
    b094:	00800104 	movi	r2,4
    b098:	1085883a 	add	r2,r2,r2
    b09c:	11000504 	addi	r4,r2,20
    b0a0:	180b883a 	mov	r5,r3
    b0a4:	18c00044 	addi	r3,r3,1
    b0a8:	313ffb2e 	bgeu	r6,r4,b098 <__alt_data_end+0xf000b098>
    b0ac:	e1401115 	stw	r5,68(fp)
    b0b0:	e009883a 	mov	r4,fp
    b0b4:	000e16c0 	call	e16c <_Balloc>
    b0b8:	d8800715 	stw	r2,28(sp)
    b0bc:	e0801015 	stw	r2,64(fp)
    b0c0:	00800384 	movi	r2,14
    b0c4:	1400f736 	bltu	r2,r16,b4a4 <_dtoa_r+0x764>
    b0c8:	8800f626 	beq	r17,zero,b4a4 <_dtoa_r+0x764>
    b0cc:	d9c00517 	ldw	r7,20(sp)
    b0d0:	01c39a0e 	bge	zero,r7,bf3c <_dtoa_r+0x11fc>
    b0d4:	388003cc 	andi	r2,r7,15
    b0d8:	100490fa 	slli	r2,r2,3
    b0dc:	382bd13a 	srai	r21,r7,4
    b0e0:	00c20034 	movhi	r3,2048
    b0e4:	18c0c204 	addi	r3,r3,776
    b0e8:	1885883a 	add	r2,r3,r2
    b0ec:	a8c0040c 	andi	r3,r21,16
    b0f0:	12400017 	ldw	r9,0(r2)
    b0f4:	12000117 	ldw	r8,4(r2)
    b0f8:	18037926 	beq	r3,zero,bee0 <_dtoa_r+0x11a0>
    b0fc:	00820034 	movhi	r2,2048
    b100:	1080b804 	addi	r2,r2,736
    b104:	11800817 	ldw	r6,32(r2)
    b108:	11c00917 	ldw	r7,36(r2)
    b10c:	9009883a 	mov	r4,r18
    b110:	980b883a 	mov	r5,r19
    b114:	da001715 	stw	r8,92(sp)
    b118:	da401615 	stw	r9,88(sp)
    b11c:	000650c0 	call	650c <__divdf3>
    b120:	da001717 	ldw	r8,92(sp)
    b124:	da401617 	ldw	r9,88(sp)
    b128:	ad4003cc 	andi	r21,r21,15
    b12c:	040000c4 	movi	r16,3
    b130:	1023883a 	mov	r17,r2
    b134:	1829883a 	mov	r20,r3
    b138:	a8001126 	beq	r21,zero,b180 <_dtoa_r+0x440>
    b13c:	05c20034 	movhi	r23,2048
    b140:	bdc0b804 	addi	r23,r23,736
    b144:	4805883a 	mov	r2,r9
    b148:	4007883a 	mov	r3,r8
    b14c:	a980004c 	andi	r6,r21,1
    b150:	1009883a 	mov	r4,r2
    b154:	a82bd07a 	srai	r21,r21,1
    b158:	180b883a 	mov	r5,r3
    b15c:	30000426 	beq	r6,zero,b170 <_dtoa_r+0x430>
    b160:	b9800017 	ldw	r6,0(r23)
    b164:	b9c00117 	ldw	r7,4(r23)
    b168:	84000044 	addi	r16,r16,1
    b16c:	0006ed00 	call	6ed0 <__muldf3>
    b170:	bdc00204 	addi	r23,r23,8
    b174:	a83ff51e 	bne	r21,zero,b14c <__alt_data_end+0xf000b14c>
    b178:	1013883a 	mov	r9,r2
    b17c:	1811883a 	mov	r8,r3
    b180:	480d883a 	mov	r6,r9
    b184:	400f883a 	mov	r7,r8
    b188:	8809883a 	mov	r4,r17
    b18c:	a00b883a 	mov	r5,r20
    b190:	000650c0 	call	650c <__divdf3>
    b194:	d8800f15 	stw	r2,60(sp)
    b198:	d8c01015 	stw	r3,64(sp)
    b19c:	d8c00e17 	ldw	r3,56(sp)
    b1a0:	18000626 	beq	r3,zero,b1bc <_dtoa_r+0x47c>
    b1a4:	d9000f17 	ldw	r4,60(sp)
    b1a8:	d9401017 	ldw	r5,64(sp)
    b1ac:	000d883a 	mov	r6,zero
    b1b0:	01cffc34 	movhi	r7,16368
    b1b4:	00124600 	call	12460 <__ledf2>
    b1b8:	10040b16 	blt	r2,zero,c1e8 <_dtoa_r+0x14a8>
    b1bc:	8009883a 	mov	r4,r16
    b1c0:	0007f640 	call	7f64 <__floatsidf>
    b1c4:	d9800f17 	ldw	r6,60(sp)
    b1c8:	d9c01017 	ldw	r7,64(sp)
    b1cc:	1009883a 	mov	r4,r2
    b1d0:	180b883a 	mov	r5,r3
    b1d4:	0006ed00 	call	6ed0 <__muldf3>
    b1d8:	000d883a 	mov	r6,zero
    b1dc:	01d00734 	movhi	r7,16412
    b1e0:	1009883a 	mov	r4,r2
    b1e4:	180b883a 	mov	r5,r3
    b1e8:	0005c600 	call	5c60 <__adddf3>
    b1ec:	1021883a 	mov	r16,r2
    b1f0:	d8800617 	ldw	r2,24(sp)
    b1f4:	047f3034 	movhi	r17,64704
    b1f8:	1c63883a 	add	r17,r3,r17
    b1fc:	10031826 	beq	r2,zero,be60 <_dtoa_r+0x1120>
    b200:	d8c00517 	ldw	r3,20(sp)
    b204:	db000617 	ldw	r12,24(sp)
    b208:	d8c01315 	stw	r3,76(sp)
    b20c:	d9000b17 	ldw	r4,44(sp)
    b210:	20038f26 	beq	r4,zero,c050 <_dtoa_r+0x1310>
    b214:	60bfffc4 	addi	r2,r12,-1
    b218:	100490fa 	slli	r2,r2,3
    b21c:	00c20034 	movhi	r3,2048
    b220:	18c0c204 	addi	r3,r3,776
    b224:	1885883a 	add	r2,r3,r2
    b228:	11800017 	ldw	r6,0(r2)
    b22c:	11c00117 	ldw	r7,4(r2)
    b230:	d8800717 	ldw	r2,28(sp)
    b234:	0009883a 	mov	r4,zero
    b238:	014ff834 	movhi	r5,16352
    b23c:	db001615 	stw	r12,88(sp)
    b240:	15c00044 	addi	r23,r2,1
    b244:	000650c0 	call	650c <__divdf3>
    b248:	800d883a 	mov	r6,r16
    b24c:	880f883a 	mov	r7,r17
    b250:	1009883a 	mov	r4,r2
    b254:	180b883a 	mov	r5,r3
    b258:	00075e80 	call	75e8 <__subdf3>
    b25c:	d9401017 	ldw	r5,64(sp)
    b260:	d9000f17 	ldw	r4,60(sp)
    b264:	102b883a 	mov	r21,r2
    b268:	d8c01215 	stw	r3,72(sp)
    b26c:	0007ee40 	call	7ee4 <__fixdfsi>
    b270:	1009883a 	mov	r4,r2
    b274:	1029883a 	mov	r20,r2
    b278:	0007f640 	call	7f64 <__floatsidf>
    b27c:	d9000f17 	ldw	r4,60(sp)
    b280:	d9401017 	ldw	r5,64(sp)
    b284:	100d883a 	mov	r6,r2
    b288:	180f883a 	mov	r7,r3
    b28c:	00075e80 	call	75e8 <__subdf3>
    b290:	1823883a 	mov	r17,r3
    b294:	d8c00717 	ldw	r3,28(sp)
    b298:	d9401217 	ldw	r5,72(sp)
    b29c:	a2000c04 	addi	r8,r20,48
    b2a0:	1021883a 	mov	r16,r2
    b2a4:	1a000005 	stb	r8,0(r3)
    b2a8:	800d883a 	mov	r6,r16
    b2ac:	880f883a 	mov	r7,r17
    b2b0:	a809883a 	mov	r4,r21
    b2b4:	4029883a 	mov	r20,r8
    b2b8:	0006df40 	call	6df4 <__gedf2>
    b2bc:	00841d16 	blt	zero,r2,c334 <_dtoa_r+0x15f4>
    b2c0:	800d883a 	mov	r6,r16
    b2c4:	880f883a 	mov	r7,r17
    b2c8:	0009883a 	mov	r4,zero
    b2cc:	014ffc34 	movhi	r5,16368
    b2d0:	00075e80 	call	75e8 <__subdf3>
    b2d4:	d9401217 	ldw	r5,72(sp)
    b2d8:	100d883a 	mov	r6,r2
    b2dc:	180f883a 	mov	r7,r3
    b2e0:	a809883a 	mov	r4,r21
    b2e4:	0006df40 	call	6df4 <__gedf2>
    b2e8:	db001617 	ldw	r12,88(sp)
    b2ec:	00840e16 	blt	zero,r2,c328 <_dtoa_r+0x15e8>
    b2f0:	00800044 	movi	r2,1
    b2f4:	13006b0e 	bge	r2,r12,b4a4 <_dtoa_r+0x764>
    b2f8:	d9000717 	ldw	r4,28(sp)
    b2fc:	dd800f15 	stw	r22,60(sp)
    b300:	dcc01015 	stw	r19,64(sp)
    b304:	2319883a 	add	r12,r4,r12
    b308:	dcc01217 	ldw	r19,72(sp)
    b30c:	602d883a 	mov	r22,r12
    b310:	dc801215 	stw	r18,72(sp)
    b314:	b825883a 	mov	r18,r23
    b318:	00000906 	br	b340 <_dtoa_r+0x600>
    b31c:	00075e80 	call	75e8 <__subdf3>
    b320:	a80d883a 	mov	r6,r21
    b324:	980f883a 	mov	r7,r19
    b328:	1009883a 	mov	r4,r2
    b32c:	180b883a 	mov	r5,r3
    b330:	00124600 	call	12460 <__ledf2>
    b334:	1003e816 	blt	r2,zero,c2d8 <_dtoa_r+0x1598>
    b338:	b825883a 	mov	r18,r23
    b33c:	bd83e926 	beq	r23,r22,c2e4 <_dtoa_r+0x15a4>
    b340:	a809883a 	mov	r4,r21
    b344:	980b883a 	mov	r5,r19
    b348:	000d883a 	mov	r6,zero
    b34c:	01d00934 	movhi	r7,16420
    b350:	0006ed00 	call	6ed0 <__muldf3>
    b354:	000d883a 	mov	r6,zero
    b358:	01d00934 	movhi	r7,16420
    b35c:	8009883a 	mov	r4,r16
    b360:	880b883a 	mov	r5,r17
    b364:	102b883a 	mov	r21,r2
    b368:	1827883a 	mov	r19,r3
    b36c:	0006ed00 	call	6ed0 <__muldf3>
    b370:	180b883a 	mov	r5,r3
    b374:	1009883a 	mov	r4,r2
    b378:	1821883a 	mov	r16,r3
    b37c:	1023883a 	mov	r17,r2
    b380:	0007ee40 	call	7ee4 <__fixdfsi>
    b384:	1009883a 	mov	r4,r2
    b388:	1029883a 	mov	r20,r2
    b38c:	0007f640 	call	7f64 <__floatsidf>
    b390:	8809883a 	mov	r4,r17
    b394:	800b883a 	mov	r5,r16
    b398:	100d883a 	mov	r6,r2
    b39c:	180f883a 	mov	r7,r3
    b3a0:	00075e80 	call	75e8 <__subdf3>
    b3a4:	a5000c04 	addi	r20,r20,48
    b3a8:	a80d883a 	mov	r6,r21
    b3ac:	980f883a 	mov	r7,r19
    b3b0:	1009883a 	mov	r4,r2
    b3b4:	180b883a 	mov	r5,r3
    b3b8:	95000005 	stb	r20,0(r18)
    b3bc:	1021883a 	mov	r16,r2
    b3c0:	1823883a 	mov	r17,r3
    b3c4:	00124600 	call	12460 <__ledf2>
    b3c8:	bdc00044 	addi	r23,r23,1
    b3cc:	800d883a 	mov	r6,r16
    b3d0:	880f883a 	mov	r7,r17
    b3d4:	0009883a 	mov	r4,zero
    b3d8:	014ffc34 	movhi	r5,16368
    b3dc:	103fcf0e 	bge	r2,zero,b31c <__alt_data_end+0xf000b31c>
    b3e0:	d8c01317 	ldw	r3,76(sp)
    b3e4:	d8c00515 	stw	r3,20(sp)
    b3e8:	d9400917 	ldw	r5,36(sp)
    b3ec:	e009883a 	mov	r4,fp
    b3f0:	000e2140 	call	e214 <_Bfree>
    b3f4:	d9000517 	ldw	r4,20(sp)
    b3f8:	d9802317 	ldw	r6,140(sp)
    b3fc:	d9c02517 	ldw	r7,148(sp)
    b400:	b8000005 	stb	zero,0(r23)
    b404:	20800044 	addi	r2,r4,1
    b408:	30800015 	stw	r2,0(r6)
    b40c:	3802aa26 	beq	r7,zero,beb8 <_dtoa_r+0x1178>
    b410:	3dc00015 	stw	r23,0(r7)
    b414:	d8800717 	ldw	r2,28(sp)
    b418:	003e7906 	br	ae00 <__alt_data_end+0xf000ae00>
    b41c:	00800434 	movhi	r2,16
    b420:	10bfffc4 	addi	r2,r2,-1
    b424:	88a2703a 	and	r17,r17,r2
    b428:	883e851e 	bne	r17,zero,ae40 <__alt_data_end+0xf000ae40>
    b42c:	00820034 	movhi	r2,2048
    b430:	1080a304 	addi	r2,r2,652
    b434:	003e8406 	br	ae48 <__alt_data_end+0xf000ae48>
    b438:	10c00204 	addi	r3,r2,8
    b43c:	003e8706 	br	ae5c <__alt_data_end+0xf000ae5c>
    b440:	01400434 	movhi	r5,16
    b444:	297fffc4 	addi	r5,r5,-1
    b448:	994a703a 	and	r5,r19,r5
    b44c:	9009883a 	mov	r4,r18
    b450:	843f0044 	addi	r16,r16,-1023
    b454:	294ffc34 	orhi	r5,r5,16368
    b458:	dd800217 	ldw	r22,8(sp)
    b45c:	d8001115 	stw	zero,68(sp)
    b460:	003ea506 	br	aef8 <__alt_data_end+0xf000aef8>
    b464:	00820034 	movhi	r2,2048
    b468:	10809a04 	addi	r2,r2,616
    b46c:	003e6406 	br	ae00 <__alt_data_end+0xf000ae00>
    b470:	e0001115 	stw	zero,68(fp)
    b474:	000b883a 	mov	r5,zero
    b478:	e009883a 	mov	r4,fp
    b47c:	000e16c0 	call	e16c <_Balloc>
    b480:	01bfffc4 	movi	r6,-1
    b484:	01c00044 	movi	r7,1
    b488:	d8800715 	stw	r2,28(sp)
    b48c:	d9800c15 	stw	r6,48(sp)
    b490:	e0801015 	stw	r2,64(fp)
    b494:	d8000315 	stw	zero,12(sp)
    b498:	d9c00b15 	stw	r7,44(sp)
    b49c:	d9800615 	stw	r6,24(sp)
    b4a0:	d8002215 	stw	zero,136(sp)
    b4a4:	d8800117 	ldw	r2,4(sp)
    b4a8:	10008916 	blt	r2,zero,b6d0 <_dtoa_r+0x990>
    b4ac:	d9000517 	ldw	r4,20(sp)
    b4b0:	00c00384 	movi	r3,14
    b4b4:	19008616 	blt	r3,r4,b6d0 <_dtoa_r+0x990>
    b4b8:	200490fa 	slli	r2,r4,3
    b4bc:	00c20034 	movhi	r3,2048
    b4c0:	d9802217 	ldw	r6,136(sp)
    b4c4:	18c0c204 	addi	r3,r3,776
    b4c8:	1885883a 	add	r2,r3,r2
    b4cc:	14000017 	ldw	r16,0(r2)
    b4d0:	14400117 	ldw	r17,4(r2)
    b4d4:	30016316 	blt	r6,zero,ba64 <_dtoa_r+0xd24>
    b4d8:	800d883a 	mov	r6,r16
    b4dc:	880f883a 	mov	r7,r17
    b4e0:	9009883a 	mov	r4,r18
    b4e4:	980b883a 	mov	r5,r19
    b4e8:	000650c0 	call	650c <__divdf3>
    b4ec:	180b883a 	mov	r5,r3
    b4f0:	1009883a 	mov	r4,r2
    b4f4:	0007ee40 	call	7ee4 <__fixdfsi>
    b4f8:	1009883a 	mov	r4,r2
    b4fc:	102b883a 	mov	r21,r2
    b500:	0007f640 	call	7f64 <__floatsidf>
    b504:	800d883a 	mov	r6,r16
    b508:	880f883a 	mov	r7,r17
    b50c:	1009883a 	mov	r4,r2
    b510:	180b883a 	mov	r5,r3
    b514:	0006ed00 	call	6ed0 <__muldf3>
    b518:	100d883a 	mov	r6,r2
    b51c:	180f883a 	mov	r7,r3
    b520:	9009883a 	mov	r4,r18
    b524:	980b883a 	mov	r5,r19
    b528:	00075e80 	call	75e8 <__subdf3>
    b52c:	d9c00717 	ldw	r7,28(sp)
    b530:	1009883a 	mov	r4,r2
    b534:	a8800c04 	addi	r2,r21,48
    b538:	38800005 	stb	r2,0(r7)
    b53c:	3dc00044 	addi	r23,r7,1
    b540:	d9c00617 	ldw	r7,24(sp)
    b544:	01800044 	movi	r6,1
    b548:	180b883a 	mov	r5,r3
    b54c:	2005883a 	mov	r2,r4
    b550:	39803826 	beq	r7,r6,b634 <_dtoa_r+0x8f4>
    b554:	000d883a 	mov	r6,zero
    b558:	01d00934 	movhi	r7,16420
    b55c:	0006ed00 	call	6ed0 <__muldf3>
    b560:	000d883a 	mov	r6,zero
    b564:	000f883a 	mov	r7,zero
    b568:	1009883a 	mov	r4,r2
    b56c:	180b883a 	mov	r5,r3
    b570:	1025883a 	mov	r18,r2
    b574:	1827883a 	mov	r19,r3
    b578:	00123d80 	call	123d8 <__eqdf2>
    b57c:	103f9a26 	beq	r2,zero,b3e8 <__alt_data_end+0xf000b3e8>
    b580:	d9c00617 	ldw	r7,24(sp)
    b584:	d8c00717 	ldw	r3,28(sp)
    b588:	b829883a 	mov	r20,r23
    b58c:	38bfffc4 	addi	r2,r7,-1
    b590:	18ad883a 	add	r22,r3,r2
    b594:	00000a06 	br	b5c0 <_dtoa_r+0x880>
    b598:	0006ed00 	call	6ed0 <__muldf3>
    b59c:	000d883a 	mov	r6,zero
    b5a0:	000f883a 	mov	r7,zero
    b5a4:	1009883a 	mov	r4,r2
    b5a8:	180b883a 	mov	r5,r3
    b5ac:	1025883a 	mov	r18,r2
    b5b0:	1827883a 	mov	r19,r3
    b5b4:	b829883a 	mov	r20,r23
    b5b8:	00123d80 	call	123d8 <__eqdf2>
    b5bc:	103f8a26 	beq	r2,zero,b3e8 <__alt_data_end+0xf000b3e8>
    b5c0:	800d883a 	mov	r6,r16
    b5c4:	880f883a 	mov	r7,r17
    b5c8:	9009883a 	mov	r4,r18
    b5cc:	980b883a 	mov	r5,r19
    b5d0:	000650c0 	call	650c <__divdf3>
    b5d4:	180b883a 	mov	r5,r3
    b5d8:	1009883a 	mov	r4,r2
    b5dc:	0007ee40 	call	7ee4 <__fixdfsi>
    b5e0:	1009883a 	mov	r4,r2
    b5e4:	102b883a 	mov	r21,r2
    b5e8:	0007f640 	call	7f64 <__floatsidf>
    b5ec:	800d883a 	mov	r6,r16
    b5f0:	880f883a 	mov	r7,r17
    b5f4:	1009883a 	mov	r4,r2
    b5f8:	180b883a 	mov	r5,r3
    b5fc:	0006ed00 	call	6ed0 <__muldf3>
    b600:	100d883a 	mov	r6,r2
    b604:	180f883a 	mov	r7,r3
    b608:	9009883a 	mov	r4,r18
    b60c:	980b883a 	mov	r5,r19
    b610:	00075e80 	call	75e8 <__subdf3>
    b614:	aa000c04 	addi	r8,r21,48
    b618:	a2000005 	stb	r8,0(r20)
    b61c:	000d883a 	mov	r6,zero
    b620:	01d00934 	movhi	r7,16420
    b624:	1009883a 	mov	r4,r2
    b628:	180b883a 	mov	r5,r3
    b62c:	a5c00044 	addi	r23,r20,1
    b630:	b53fd91e 	bne	r22,r20,b598 <__alt_data_end+0xf000b598>
    b634:	100d883a 	mov	r6,r2
    b638:	180f883a 	mov	r7,r3
    b63c:	1009883a 	mov	r4,r2
    b640:	180b883a 	mov	r5,r3
    b644:	0005c600 	call	5c60 <__adddf3>
    b648:	100d883a 	mov	r6,r2
    b64c:	180f883a 	mov	r7,r3
    b650:	8009883a 	mov	r4,r16
    b654:	880b883a 	mov	r5,r17
    b658:	1027883a 	mov	r19,r2
    b65c:	1825883a 	mov	r18,r3
    b660:	00124600 	call	12460 <__ledf2>
    b664:	10000816 	blt	r2,zero,b688 <_dtoa_r+0x948>
    b668:	980d883a 	mov	r6,r19
    b66c:	900f883a 	mov	r7,r18
    b670:	8009883a 	mov	r4,r16
    b674:	880b883a 	mov	r5,r17
    b678:	00123d80 	call	123d8 <__eqdf2>
    b67c:	103f5a1e 	bne	r2,zero,b3e8 <__alt_data_end+0xf000b3e8>
    b680:	ad40004c 	andi	r21,r21,1
    b684:	a83f5826 	beq	r21,zero,b3e8 <__alt_data_end+0xf000b3e8>
    b688:	bd3fffc3 	ldbu	r20,-1(r23)
    b68c:	b8bfffc4 	addi	r2,r23,-1
    b690:	1007883a 	mov	r3,r2
    b694:	01400e44 	movi	r5,57
    b698:	d9800717 	ldw	r6,28(sp)
    b69c:	00000506 	br	b6b4 <_dtoa_r+0x974>
    b6a0:	18ffffc4 	addi	r3,r3,-1
    b6a4:	11824726 	beq	r2,r6,bfc4 <_dtoa_r+0x1284>
    b6a8:	1d000003 	ldbu	r20,0(r3)
    b6ac:	102f883a 	mov	r23,r2
    b6b0:	10bfffc4 	addi	r2,r2,-1
    b6b4:	a1003fcc 	andi	r4,r20,255
    b6b8:	2100201c 	xori	r4,r4,128
    b6bc:	213fe004 	addi	r4,r4,-128
    b6c0:	217ff726 	beq	r4,r5,b6a0 <__alt_data_end+0xf000b6a0>
    b6c4:	a2000044 	addi	r8,r20,1
    b6c8:	12000005 	stb	r8,0(r2)
    b6cc:	003f4606 	br	b3e8 <__alt_data_end+0xf000b3e8>
    b6d0:	d9000b17 	ldw	r4,44(sp)
    b6d4:	2000c826 	beq	r4,zero,b9f8 <_dtoa_r+0xcb8>
    b6d8:	d9800317 	ldw	r6,12(sp)
    b6dc:	00c00044 	movi	r3,1
    b6e0:	1980f90e 	bge	r3,r6,bac8 <_dtoa_r+0xd88>
    b6e4:	d8800617 	ldw	r2,24(sp)
    b6e8:	d8c00a17 	ldw	r3,40(sp)
    b6ec:	157fffc4 	addi	r21,r2,-1
    b6f0:	1d41f316 	blt	r3,r21,bec0 <_dtoa_r+0x1180>
    b6f4:	1d6bc83a 	sub	r21,r3,r21
    b6f8:	d9c00617 	ldw	r7,24(sp)
    b6fc:	3802aa16 	blt	r7,zero,c1a8 <_dtoa_r+0x1468>
    b700:	dd000817 	ldw	r20,32(sp)
    b704:	d8800617 	ldw	r2,24(sp)
    b708:	d8c00817 	ldw	r3,32(sp)
    b70c:	01400044 	movi	r5,1
    b710:	e009883a 	mov	r4,fp
    b714:	1887883a 	add	r3,r3,r2
    b718:	d8c00815 	stw	r3,32(sp)
    b71c:	b0ad883a 	add	r22,r22,r2
    b720:	000e5780 	call	e578 <__i2b>
    b724:	1023883a 	mov	r17,r2
    b728:	a0000826 	beq	r20,zero,b74c <_dtoa_r+0xa0c>
    b72c:	0580070e 	bge	zero,r22,b74c <_dtoa_r+0xa0c>
    b730:	a005883a 	mov	r2,r20
    b734:	b500b916 	blt	r22,r20,ba1c <_dtoa_r+0xcdc>
    b738:	d9000817 	ldw	r4,32(sp)
    b73c:	a0a9c83a 	sub	r20,r20,r2
    b740:	b0adc83a 	sub	r22,r22,r2
    b744:	2089c83a 	sub	r4,r4,r2
    b748:	d9000815 	stw	r4,32(sp)
    b74c:	d9800a17 	ldw	r6,40(sp)
    b750:	0181810e 	bge	zero,r6,bd58 <_dtoa_r+0x1018>
    b754:	d9c00b17 	ldw	r7,44(sp)
    b758:	3800b326 	beq	r7,zero,ba28 <_dtoa_r+0xce8>
    b75c:	a800b226 	beq	r21,zero,ba28 <_dtoa_r+0xce8>
    b760:	880b883a 	mov	r5,r17
    b764:	a80d883a 	mov	r6,r21
    b768:	e009883a 	mov	r4,fp
    b76c:	000e7ac0 	call	e7ac <__pow5mult>
    b770:	d9800917 	ldw	r6,36(sp)
    b774:	100b883a 	mov	r5,r2
    b778:	e009883a 	mov	r4,fp
    b77c:	1023883a 	mov	r17,r2
    b780:	000e5b40 	call	e5b4 <__multiply>
    b784:	1021883a 	mov	r16,r2
    b788:	d8800a17 	ldw	r2,40(sp)
    b78c:	d9400917 	ldw	r5,36(sp)
    b790:	e009883a 	mov	r4,fp
    b794:	1545c83a 	sub	r2,r2,r21
    b798:	d8800a15 	stw	r2,40(sp)
    b79c:	000e2140 	call	e214 <_Bfree>
    b7a0:	d8c00a17 	ldw	r3,40(sp)
    b7a4:	18009f1e 	bne	r3,zero,ba24 <_dtoa_r+0xce4>
    b7a8:	05c00044 	movi	r23,1
    b7ac:	e009883a 	mov	r4,fp
    b7b0:	b80b883a 	mov	r5,r23
    b7b4:	000e5780 	call	e578 <__i2b>
    b7b8:	d9000d17 	ldw	r4,52(sp)
    b7bc:	102b883a 	mov	r21,r2
    b7c0:	2000ce26 	beq	r4,zero,bafc <_dtoa_r+0xdbc>
    b7c4:	200d883a 	mov	r6,r4
    b7c8:	100b883a 	mov	r5,r2
    b7cc:	e009883a 	mov	r4,fp
    b7d0:	000e7ac0 	call	e7ac <__pow5mult>
    b7d4:	d9800317 	ldw	r6,12(sp)
    b7d8:	102b883a 	mov	r21,r2
    b7dc:	b981810e 	bge	r23,r6,bde4 <_dtoa_r+0x10a4>
    b7e0:	0027883a 	mov	r19,zero
    b7e4:	a8800417 	ldw	r2,16(r21)
    b7e8:	05c00804 	movi	r23,32
    b7ec:	10800104 	addi	r2,r2,4
    b7f0:	1085883a 	add	r2,r2,r2
    b7f4:	1085883a 	add	r2,r2,r2
    b7f8:	a885883a 	add	r2,r21,r2
    b7fc:	11000017 	ldw	r4,0(r2)
    b800:	000e4600 	call	e460 <__hi0bits>
    b804:	b885c83a 	sub	r2,r23,r2
    b808:	1585883a 	add	r2,r2,r22
    b80c:	108007cc 	andi	r2,r2,31
    b810:	1000b326 	beq	r2,zero,bae0 <_dtoa_r+0xda0>
    b814:	00c00804 	movi	r3,32
    b818:	1887c83a 	sub	r3,r3,r2
    b81c:	01000104 	movi	r4,4
    b820:	20c2cd0e 	bge	r4,r3,c358 <_dtoa_r+0x1618>
    b824:	00c00704 	movi	r3,28
    b828:	1885c83a 	sub	r2,r3,r2
    b82c:	d8c00817 	ldw	r3,32(sp)
    b830:	a0a9883a 	add	r20,r20,r2
    b834:	b0ad883a 	add	r22,r22,r2
    b838:	1887883a 	add	r3,r3,r2
    b83c:	d8c00815 	stw	r3,32(sp)
    b840:	d9800817 	ldw	r6,32(sp)
    b844:	0180040e 	bge	zero,r6,b858 <_dtoa_r+0xb18>
    b848:	800b883a 	mov	r5,r16
    b84c:	e009883a 	mov	r4,fp
    b850:	000e8ec0 	call	e8ec <__lshift>
    b854:	1021883a 	mov	r16,r2
    b858:	0580050e 	bge	zero,r22,b870 <_dtoa_r+0xb30>
    b85c:	a80b883a 	mov	r5,r21
    b860:	b00d883a 	mov	r6,r22
    b864:	e009883a 	mov	r4,fp
    b868:	000e8ec0 	call	e8ec <__lshift>
    b86c:	102b883a 	mov	r21,r2
    b870:	d9c00e17 	ldw	r7,56(sp)
    b874:	3801211e 	bne	r7,zero,bcfc <_dtoa_r+0xfbc>
    b878:	d9800617 	ldw	r6,24(sp)
    b87c:	0181380e 	bge	zero,r6,bd60 <_dtoa_r+0x1020>
    b880:	d8c00b17 	ldw	r3,44(sp)
    b884:	1800ab1e 	bne	r3,zero,bb34 <_dtoa_r+0xdf4>
    b888:	dc800717 	ldw	r18,28(sp)
    b88c:	dcc00617 	ldw	r19,24(sp)
    b890:	9029883a 	mov	r20,r18
    b894:	00000206 	br	b8a0 <_dtoa_r+0xb60>
    b898:	000e23c0 	call	e23c <__multadd>
    b89c:	1021883a 	mov	r16,r2
    b8a0:	a80b883a 	mov	r5,r21
    b8a4:	8009883a 	mov	r4,r16
    b8a8:	000ab400 	call	ab40 <quorem>
    b8ac:	10800c04 	addi	r2,r2,48
    b8b0:	90800005 	stb	r2,0(r18)
    b8b4:	94800044 	addi	r18,r18,1
    b8b8:	9507c83a 	sub	r3,r18,r20
    b8bc:	000f883a 	mov	r7,zero
    b8c0:	01800284 	movi	r6,10
    b8c4:	800b883a 	mov	r5,r16
    b8c8:	e009883a 	mov	r4,fp
    b8cc:	1cfff216 	blt	r3,r19,b898 <__alt_data_end+0xf000b898>
    b8d0:	1011883a 	mov	r8,r2
    b8d4:	d8800617 	ldw	r2,24(sp)
    b8d8:	0082370e 	bge	zero,r2,c1b8 <_dtoa_r+0x1478>
    b8dc:	d9000717 	ldw	r4,28(sp)
    b8e0:	0025883a 	mov	r18,zero
    b8e4:	20af883a 	add	r23,r4,r2
    b8e8:	01800044 	movi	r6,1
    b8ec:	800b883a 	mov	r5,r16
    b8f0:	e009883a 	mov	r4,fp
    b8f4:	da001715 	stw	r8,92(sp)
    b8f8:	000e8ec0 	call	e8ec <__lshift>
    b8fc:	a80b883a 	mov	r5,r21
    b900:	1009883a 	mov	r4,r2
    b904:	d8800915 	stw	r2,36(sp)
    b908:	000ea340 	call	ea34 <__mcmp>
    b90c:	da001717 	ldw	r8,92(sp)
    b910:	0081800e 	bge	zero,r2,bf14 <_dtoa_r+0x11d4>
    b914:	b93fffc3 	ldbu	r4,-1(r23)
    b918:	b8bfffc4 	addi	r2,r23,-1
    b91c:	1007883a 	mov	r3,r2
    b920:	01800e44 	movi	r6,57
    b924:	d9c00717 	ldw	r7,28(sp)
    b928:	00000506 	br	b940 <_dtoa_r+0xc00>
    b92c:	18ffffc4 	addi	r3,r3,-1
    b930:	11c12326 	beq	r2,r7,bdc0 <_dtoa_r+0x1080>
    b934:	19000003 	ldbu	r4,0(r3)
    b938:	102f883a 	mov	r23,r2
    b93c:	10bfffc4 	addi	r2,r2,-1
    b940:	21403fcc 	andi	r5,r4,255
    b944:	2940201c 	xori	r5,r5,128
    b948:	297fe004 	addi	r5,r5,-128
    b94c:	29bff726 	beq	r5,r6,b92c <__alt_data_end+0xf000b92c>
    b950:	21000044 	addi	r4,r4,1
    b954:	11000005 	stb	r4,0(r2)
    b958:	a80b883a 	mov	r5,r21
    b95c:	e009883a 	mov	r4,fp
    b960:	000e2140 	call	e214 <_Bfree>
    b964:	883ea026 	beq	r17,zero,b3e8 <__alt_data_end+0xf000b3e8>
    b968:	90000426 	beq	r18,zero,b97c <_dtoa_r+0xc3c>
    b96c:	94400326 	beq	r18,r17,b97c <_dtoa_r+0xc3c>
    b970:	900b883a 	mov	r5,r18
    b974:	e009883a 	mov	r4,fp
    b978:	000e2140 	call	e214 <_Bfree>
    b97c:	880b883a 	mov	r5,r17
    b980:	e009883a 	mov	r4,fp
    b984:	000e2140 	call	e214 <_Bfree>
    b988:	003e9706 	br	b3e8 <__alt_data_end+0xf000b3e8>
    b98c:	01800044 	movi	r6,1
    b990:	d9800e15 	stw	r6,56(sp)
    b994:	003d9606 	br	aff0 <__alt_data_end+0xf000aff0>
    b998:	d8800817 	ldw	r2,32(sp)
    b99c:	d8c00517 	ldw	r3,20(sp)
    b9a0:	d8000d15 	stw	zero,52(sp)
    b9a4:	10c5c83a 	sub	r2,r2,r3
    b9a8:	00c9c83a 	sub	r4,zero,r3
    b9ac:	d8800815 	stw	r2,32(sp)
    b9b0:	d9000a15 	stw	r4,40(sp)
    b9b4:	003d9706 	br	b014 <__alt_data_end+0xf000b014>
    b9b8:	05adc83a 	sub	r22,zero,r22
    b9bc:	dd800815 	stw	r22,32(sp)
    b9c0:	002d883a 	mov	r22,zero
    b9c4:	003d8e06 	br	b000 <__alt_data_end+0xf000b000>
    b9c8:	d9000517 	ldw	r4,20(sp)
    b9cc:	0007f640 	call	7f64 <__floatsidf>
    b9d0:	100d883a 	mov	r6,r2
    b9d4:	180f883a 	mov	r7,r3
    b9d8:	a009883a 	mov	r4,r20
    b9dc:	880b883a 	mov	r5,r17
    b9e0:	00123d80 	call	123d8 <__eqdf2>
    b9e4:	103d7126 	beq	r2,zero,afac <__alt_data_end+0xf000afac>
    b9e8:	d9c00517 	ldw	r7,20(sp)
    b9ec:	39ffffc4 	addi	r7,r7,-1
    b9f0:	d9c00515 	stw	r7,20(sp)
    b9f4:	003d6d06 	br	afac <__alt_data_end+0xf000afac>
    b9f8:	dd400a17 	ldw	r21,40(sp)
    b9fc:	dd000817 	ldw	r20,32(sp)
    ba00:	0023883a 	mov	r17,zero
    ba04:	003f4806 	br	b728 <__alt_data_end+0xf000b728>
    ba08:	10e3c83a 	sub	r17,r2,r3
    ba0c:	9448983a 	sll	r4,r18,r17
    ba10:	003d3206 	br	aedc <__alt_data_end+0xf000aedc>
    ba14:	d8000e15 	stw	zero,56(sp)
    ba18:	003d7506 	br	aff0 <__alt_data_end+0xf000aff0>
    ba1c:	b005883a 	mov	r2,r22
    ba20:	003f4506 	br	b738 <__alt_data_end+0xf000b738>
    ba24:	dc000915 	stw	r16,36(sp)
    ba28:	d9800a17 	ldw	r6,40(sp)
    ba2c:	d9400917 	ldw	r5,36(sp)
    ba30:	e009883a 	mov	r4,fp
    ba34:	000e7ac0 	call	e7ac <__pow5mult>
    ba38:	1021883a 	mov	r16,r2
    ba3c:	003f5a06 	br	b7a8 <__alt_data_end+0xf000b7a8>
    ba40:	01c00044 	movi	r7,1
    ba44:	d9c00b15 	stw	r7,44(sp)
    ba48:	d8802217 	ldw	r2,136(sp)
    ba4c:	0081280e 	bge	zero,r2,bef0 <_dtoa_r+0x11b0>
    ba50:	100d883a 	mov	r6,r2
    ba54:	1021883a 	mov	r16,r2
    ba58:	d8800c15 	stw	r2,48(sp)
    ba5c:	d8800615 	stw	r2,24(sp)
    ba60:	003d8806 	br	b084 <__alt_data_end+0xf000b084>
    ba64:	d8800617 	ldw	r2,24(sp)
    ba68:	00be9b16 	blt	zero,r2,b4d8 <__alt_data_end+0xf000b4d8>
    ba6c:	10010f1e 	bne	r2,zero,beac <_dtoa_r+0x116c>
    ba70:	880b883a 	mov	r5,r17
    ba74:	000d883a 	mov	r6,zero
    ba78:	01d00534 	movhi	r7,16404
    ba7c:	8009883a 	mov	r4,r16
    ba80:	0006ed00 	call	6ed0 <__muldf3>
    ba84:	900d883a 	mov	r6,r18
    ba88:	980f883a 	mov	r7,r19
    ba8c:	1009883a 	mov	r4,r2
    ba90:	180b883a 	mov	r5,r3
    ba94:	0006df40 	call	6df4 <__gedf2>
    ba98:	002b883a 	mov	r21,zero
    ba9c:	0023883a 	mov	r17,zero
    baa0:	1000bf16 	blt	r2,zero,bda0 <_dtoa_r+0x1060>
    baa4:	d9802217 	ldw	r6,136(sp)
    baa8:	ddc00717 	ldw	r23,28(sp)
    baac:	018c303a 	nor	r6,zero,r6
    bab0:	d9800515 	stw	r6,20(sp)
    bab4:	a80b883a 	mov	r5,r21
    bab8:	e009883a 	mov	r4,fp
    babc:	000e2140 	call	e214 <_Bfree>
    bac0:	883e4926 	beq	r17,zero,b3e8 <__alt_data_end+0xf000b3e8>
    bac4:	003fad06 	br	b97c <__alt_data_end+0xf000b97c>
    bac8:	d9c01117 	ldw	r7,68(sp)
    bacc:	3801bc26 	beq	r7,zero,c1c0 <_dtoa_r+0x1480>
    bad0:	10810cc4 	addi	r2,r2,1075
    bad4:	dd400a17 	ldw	r21,40(sp)
    bad8:	dd000817 	ldw	r20,32(sp)
    badc:	003f0a06 	br	b708 <__alt_data_end+0xf000b708>
    bae0:	00800704 	movi	r2,28
    bae4:	d9000817 	ldw	r4,32(sp)
    bae8:	a0a9883a 	add	r20,r20,r2
    baec:	b0ad883a 	add	r22,r22,r2
    baf0:	2089883a 	add	r4,r4,r2
    baf4:	d9000815 	stw	r4,32(sp)
    baf8:	003f5106 	br	b840 <__alt_data_end+0xf000b840>
    bafc:	d8c00317 	ldw	r3,12(sp)
    bb00:	b8c1fc0e 	bge	r23,r3,c2f4 <_dtoa_r+0x15b4>
    bb04:	0027883a 	mov	r19,zero
    bb08:	b805883a 	mov	r2,r23
    bb0c:	003f3e06 	br	b808 <__alt_data_end+0xf000b808>
    bb10:	880b883a 	mov	r5,r17
    bb14:	e009883a 	mov	r4,fp
    bb18:	000f883a 	mov	r7,zero
    bb1c:	01800284 	movi	r6,10
    bb20:	000e23c0 	call	e23c <__multadd>
    bb24:	d9000c17 	ldw	r4,48(sp)
    bb28:	1023883a 	mov	r17,r2
    bb2c:	0102040e 	bge	zero,r4,c340 <_dtoa_r+0x1600>
    bb30:	d9000615 	stw	r4,24(sp)
    bb34:	0500050e 	bge	zero,r20,bb4c <_dtoa_r+0xe0c>
    bb38:	880b883a 	mov	r5,r17
    bb3c:	a00d883a 	mov	r6,r20
    bb40:	e009883a 	mov	r4,fp
    bb44:	000e8ec0 	call	e8ec <__lshift>
    bb48:	1023883a 	mov	r17,r2
    bb4c:	9801241e 	bne	r19,zero,bfe0 <_dtoa_r+0x12a0>
    bb50:	8829883a 	mov	r20,r17
    bb54:	d9000617 	ldw	r4,24(sp)
    bb58:	dcc00717 	ldw	r19,28(sp)
    bb5c:	9480004c 	andi	r18,r18,1
    bb60:	20bfffc4 	addi	r2,r4,-1
    bb64:	9885883a 	add	r2,r19,r2
    bb68:	d8800415 	stw	r2,16(sp)
    bb6c:	dc800615 	stw	r18,24(sp)
    bb70:	a80b883a 	mov	r5,r21
    bb74:	8009883a 	mov	r4,r16
    bb78:	000ab400 	call	ab40 <quorem>
    bb7c:	880b883a 	mov	r5,r17
    bb80:	8009883a 	mov	r4,r16
    bb84:	102f883a 	mov	r23,r2
    bb88:	000ea340 	call	ea34 <__mcmp>
    bb8c:	a80b883a 	mov	r5,r21
    bb90:	a00d883a 	mov	r6,r20
    bb94:	e009883a 	mov	r4,fp
    bb98:	102d883a 	mov	r22,r2
    bb9c:	000ea940 	call	ea94 <__mdiff>
    bba0:	1007883a 	mov	r3,r2
    bba4:	10800317 	ldw	r2,12(r2)
    bba8:	bc800c04 	addi	r18,r23,48
    bbac:	180b883a 	mov	r5,r3
    bbb0:	10004e1e 	bne	r2,zero,bcec <_dtoa_r+0xfac>
    bbb4:	8009883a 	mov	r4,r16
    bbb8:	d8c01615 	stw	r3,88(sp)
    bbbc:	000ea340 	call	ea34 <__mcmp>
    bbc0:	d8c01617 	ldw	r3,88(sp)
    bbc4:	e009883a 	mov	r4,fp
    bbc8:	d8801615 	stw	r2,88(sp)
    bbcc:	180b883a 	mov	r5,r3
    bbd0:	000e2140 	call	e214 <_Bfree>
    bbd4:	d8801617 	ldw	r2,88(sp)
    bbd8:	1000041e 	bne	r2,zero,bbec <_dtoa_r+0xeac>
    bbdc:	d9800317 	ldw	r6,12(sp)
    bbe0:	3000021e 	bne	r6,zero,bbec <_dtoa_r+0xeac>
    bbe4:	d8c00617 	ldw	r3,24(sp)
    bbe8:	18003726 	beq	r3,zero,bcc8 <_dtoa_r+0xf88>
    bbec:	b0002016 	blt	r22,zero,bc70 <_dtoa_r+0xf30>
    bbf0:	b000041e 	bne	r22,zero,bc04 <_dtoa_r+0xec4>
    bbf4:	d9000317 	ldw	r4,12(sp)
    bbf8:	2000021e 	bne	r4,zero,bc04 <_dtoa_r+0xec4>
    bbfc:	d8c00617 	ldw	r3,24(sp)
    bc00:	18001b26 	beq	r3,zero,bc70 <_dtoa_r+0xf30>
    bc04:	00810716 	blt	zero,r2,c024 <_dtoa_r+0x12e4>
    bc08:	d8c00417 	ldw	r3,16(sp)
    bc0c:	9d800044 	addi	r22,r19,1
    bc10:	9c800005 	stb	r18,0(r19)
    bc14:	b02f883a 	mov	r23,r22
    bc18:	98c10626 	beq	r19,r3,c034 <_dtoa_r+0x12f4>
    bc1c:	800b883a 	mov	r5,r16
    bc20:	000f883a 	mov	r7,zero
    bc24:	01800284 	movi	r6,10
    bc28:	e009883a 	mov	r4,fp
    bc2c:	000e23c0 	call	e23c <__multadd>
    bc30:	1021883a 	mov	r16,r2
    bc34:	000f883a 	mov	r7,zero
    bc38:	01800284 	movi	r6,10
    bc3c:	880b883a 	mov	r5,r17
    bc40:	e009883a 	mov	r4,fp
    bc44:	8d002526 	beq	r17,r20,bcdc <_dtoa_r+0xf9c>
    bc48:	000e23c0 	call	e23c <__multadd>
    bc4c:	a00b883a 	mov	r5,r20
    bc50:	000f883a 	mov	r7,zero
    bc54:	01800284 	movi	r6,10
    bc58:	e009883a 	mov	r4,fp
    bc5c:	1023883a 	mov	r17,r2
    bc60:	000e23c0 	call	e23c <__multadd>
    bc64:	1029883a 	mov	r20,r2
    bc68:	b027883a 	mov	r19,r22
    bc6c:	003fc006 	br	bb70 <__alt_data_end+0xf000bb70>
    bc70:	9011883a 	mov	r8,r18
    bc74:	00800e0e 	bge	zero,r2,bcb0 <_dtoa_r+0xf70>
    bc78:	800b883a 	mov	r5,r16
    bc7c:	01800044 	movi	r6,1
    bc80:	e009883a 	mov	r4,fp
    bc84:	da001715 	stw	r8,92(sp)
    bc88:	000e8ec0 	call	e8ec <__lshift>
    bc8c:	a80b883a 	mov	r5,r21
    bc90:	1009883a 	mov	r4,r2
    bc94:	1021883a 	mov	r16,r2
    bc98:	000ea340 	call	ea34 <__mcmp>
    bc9c:	da001717 	ldw	r8,92(sp)
    bca0:	0081960e 	bge	zero,r2,c2fc <_dtoa_r+0x15bc>
    bca4:	00800e44 	movi	r2,57
    bca8:	40817026 	beq	r8,r2,c26c <_dtoa_r+0x152c>
    bcac:	ba000c44 	addi	r8,r23,49
    bcb0:	8825883a 	mov	r18,r17
    bcb4:	9dc00044 	addi	r23,r19,1
    bcb8:	9a000005 	stb	r8,0(r19)
    bcbc:	a023883a 	mov	r17,r20
    bcc0:	dc000915 	stw	r16,36(sp)
    bcc4:	003f2406 	br	b958 <__alt_data_end+0xf000b958>
    bcc8:	00800e44 	movi	r2,57
    bccc:	9011883a 	mov	r8,r18
    bcd0:	90816626 	beq	r18,r2,c26c <_dtoa_r+0x152c>
    bcd4:	05bff516 	blt	zero,r22,bcac <__alt_data_end+0xf000bcac>
    bcd8:	003ff506 	br	bcb0 <__alt_data_end+0xf000bcb0>
    bcdc:	000e23c0 	call	e23c <__multadd>
    bce0:	1023883a 	mov	r17,r2
    bce4:	1029883a 	mov	r20,r2
    bce8:	003fdf06 	br	bc68 <__alt_data_end+0xf000bc68>
    bcec:	e009883a 	mov	r4,fp
    bcf0:	000e2140 	call	e214 <_Bfree>
    bcf4:	00800044 	movi	r2,1
    bcf8:	003fbc06 	br	bbec <__alt_data_end+0xf000bbec>
    bcfc:	a80b883a 	mov	r5,r21
    bd00:	8009883a 	mov	r4,r16
    bd04:	000ea340 	call	ea34 <__mcmp>
    bd08:	103edb0e 	bge	r2,zero,b878 <__alt_data_end+0xf000b878>
    bd0c:	800b883a 	mov	r5,r16
    bd10:	000f883a 	mov	r7,zero
    bd14:	01800284 	movi	r6,10
    bd18:	e009883a 	mov	r4,fp
    bd1c:	000e23c0 	call	e23c <__multadd>
    bd20:	1021883a 	mov	r16,r2
    bd24:	d8800517 	ldw	r2,20(sp)
    bd28:	d8c00b17 	ldw	r3,44(sp)
    bd2c:	10bfffc4 	addi	r2,r2,-1
    bd30:	d8800515 	stw	r2,20(sp)
    bd34:	183f761e 	bne	r3,zero,bb10 <__alt_data_end+0xf000bb10>
    bd38:	d9000c17 	ldw	r4,48(sp)
    bd3c:	0101730e 	bge	zero,r4,c30c <_dtoa_r+0x15cc>
    bd40:	d9000615 	stw	r4,24(sp)
    bd44:	003ed006 	br	b888 <__alt_data_end+0xf000b888>
    bd48:	00800084 	movi	r2,2
    bd4c:	3081861e 	bne	r6,r2,c368 <_dtoa_r+0x1628>
    bd50:	d8000b15 	stw	zero,44(sp)
    bd54:	003f3c06 	br	ba48 <__alt_data_end+0xf000ba48>
    bd58:	dc000917 	ldw	r16,36(sp)
    bd5c:	003e9206 	br	b7a8 <__alt_data_end+0xf000b7a8>
    bd60:	d9c00317 	ldw	r7,12(sp)
    bd64:	00800084 	movi	r2,2
    bd68:	11fec50e 	bge	r2,r7,b880 <__alt_data_end+0xf000b880>
    bd6c:	d9000617 	ldw	r4,24(sp)
    bd70:	20013c1e 	bne	r4,zero,c264 <_dtoa_r+0x1524>
    bd74:	a80b883a 	mov	r5,r21
    bd78:	000f883a 	mov	r7,zero
    bd7c:	01800144 	movi	r6,5
    bd80:	e009883a 	mov	r4,fp
    bd84:	000e23c0 	call	e23c <__multadd>
    bd88:	100b883a 	mov	r5,r2
    bd8c:	8009883a 	mov	r4,r16
    bd90:	102b883a 	mov	r21,r2
    bd94:	000ea340 	call	ea34 <__mcmp>
    bd98:	dc000915 	stw	r16,36(sp)
    bd9c:	00bf410e 	bge	zero,r2,baa4 <__alt_data_end+0xf000baa4>
    bda0:	d9c00717 	ldw	r7,28(sp)
    bda4:	00800c44 	movi	r2,49
    bda8:	38800005 	stb	r2,0(r7)
    bdac:	d8800517 	ldw	r2,20(sp)
    bdb0:	3dc00044 	addi	r23,r7,1
    bdb4:	10800044 	addi	r2,r2,1
    bdb8:	d8800515 	stw	r2,20(sp)
    bdbc:	003f3d06 	br	bab4 <__alt_data_end+0xf000bab4>
    bdc0:	d9800517 	ldw	r6,20(sp)
    bdc4:	d9c00717 	ldw	r7,28(sp)
    bdc8:	00800c44 	movi	r2,49
    bdcc:	31800044 	addi	r6,r6,1
    bdd0:	d9800515 	stw	r6,20(sp)
    bdd4:	38800005 	stb	r2,0(r7)
    bdd8:	003edf06 	br	b958 <__alt_data_end+0xf000b958>
    bddc:	d8000b15 	stw	zero,44(sp)
    bde0:	003c9f06 	br	b060 <__alt_data_end+0xf000b060>
    bde4:	903e7e1e 	bne	r18,zero,b7e0 <__alt_data_end+0xf000b7e0>
    bde8:	00800434 	movhi	r2,16
    bdec:	10bfffc4 	addi	r2,r2,-1
    bdf0:	9884703a 	and	r2,r19,r2
    bdf4:	1000ea1e 	bne	r2,zero,c1a0 <_dtoa_r+0x1460>
    bdf8:	9cdffc2c 	andhi	r19,r19,32752
    bdfc:	9800e826 	beq	r19,zero,c1a0 <_dtoa_r+0x1460>
    be00:	d9c00817 	ldw	r7,32(sp)
    be04:	b5800044 	addi	r22,r22,1
    be08:	04c00044 	movi	r19,1
    be0c:	39c00044 	addi	r7,r7,1
    be10:	d9c00815 	stw	r7,32(sp)
    be14:	d8800d17 	ldw	r2,52(sp)
    be18:	103e721e 	bne	r2,zero,b7e4 <__alt_data_end+0xf000b7e4>
    be1c:	00800044 	movi	r2,1
    be20:	003e7906 	br	b808 <__alt_data_end+0xf000b808>
    be24:	8009883a 	mov	r4,r16
    be28:	0007f640 	call	7f64 <__floatsidf>
    be2c:	d9800f17 	ldw	r6,60(sp)
    be30:	d9c01017 	ldw	r7,64(sp)
    be34:	1009883a 	mov	r4,r2
    be38:	180b883a 	mov	r5,r3
    be3c:	0006ed00 	call	6ed0 <__muldf3>
    be40:	000d883a 	mov	r6,zero
    be44:	01d00734 	movhi	r7,16412
    be48:	1009883a 	mov	r4,r2
    be4c:	180b883a 	mov	r5,r3
    be50:	0005c600 	call	5c60 <__adddf3>
    be54:	047f3034 	movhi	r17,64704
    be58:	1021883a 	mov	r16,r2
    be5c:	1c63883a 	add	r17,r3,r17
    be60:	d9000f17 	ldw	r4,60(sp)
    be64:	d9401017 	ldw	r5,64(sp)
    be68:	000d883a 	mov	r6,zero
    be6c:	01d00534 	movhi	r7,16404
    be70:	00075e80 	call	75e8 <__subdf3>
    be74:	800d883a 	mov	r6,r16
    be78:	880f883a 	mov	r7,r17
    be7c:	1009883a 	mov	r4,r2
    be80:	180b883a 	mov	r5,r3
    be84:	102b883a 	mov	r21,r2
    be88:	1829883a 	mov	r20,r3
    be8c:	0006df40 	call	6df4 <__gedf2>
    be90:	00806c16 	blt	zero,r2,c044 <_dtoa_r+0x1304>
    be94:	89e0003c 	xorhi	r7,r17,32768
    be98:	800d883a 	mov	r6,r16
    be9c:	a809883a 	mov	r4,r21
    bea0:	a00b883a 	mov	r5,r20
    bea4:	00124600 	call	12460 <__ledf2>
    bea8:	103d7e0e 	bge	r2,zero,b4a4 <__alt_data_end+0xf000b4a4>
    beac:	002b883a 	mov	r21,zero
    beb0:	0023883a 	mov	r17,zero
    beb4:	003efb06 	br	baa4 <__alt_data_end+0xf000baa4>
    beb8:	d8800717 	ldw	r2,28(sp)
    bebc:	003bd006 	br	ae00 <__alt_data_end+0xf000ae00>
    bec0:	d9000a17 	ldw	r4,40(sp)
    bec4:	d9800d17 	ldw	r6,52(sp)
    bec8:	dd400a15 	stw	r21,40(sp)
    becc:	a905c83a 	sub	r2,r21,r4
    bed0:	308d883a 	add	r6,r6,r2
    bed4:	d9800d15 	stw	r6,52(sp)
    bed8:	002b883a 	mov	r21,zero
    bedc:	003e0606 	br	b6f8 <__alt_data_end+0xf000b6f8>
    bee0:	9023883a 	mov	r17,r18
    bee4:	9829883a 	mov	r20,r19
    bee8:	04000084 	movi	r16,2
    beec:	003c9206 	br	b138 <__alt_data_end+0xf000b138>
    bef0:	04000044 	movi	r16,1
    bef4:	dc000c15 	stw	r16,48(sp)
    bef8:	dc000615 	stw	r16,24(sp)
    befc:	dc002215 	stw	r16,136(sp)
    bf00:	e0001115 	stw	zero,68(fp)
    bf04:	000b883a 	mov	r5,zero
    bf08:	003c6906 	br	b0b0 <__alt_data_end+0xf000b0b0>
    bf0c:	3021883a 	mov	r16,r6
    bf10:	003ffb06 	br	bf00 <__alt_data_end+0xf000bf00>
    bf14:	1000021e 	bne	r2,zero,bf20 <_dtoa_r+0x11e0>
    bf18:	4200004c 	andi	r8,r8,1
    bf1c:	403e7d1e 	bne	r8,zero,b914 <__alt_data_end+0xf000b914>
    bf20:	01000c04 	movi	r4,48
    bf24:	00000106 	br	bf2c <_dtoa_r+0x11ec>
    bf28:	102f883a 	mov	r23,r2
    bf2c:	b8bfffc4 	addi	r2,r23,-1
    bf30:	10c00007 	ldb	r3,0(r2)
    bf34:	193ffc26 	beq	r3,r4,bf28 <__alt_data_end+0xf000bf28>
    bf38:	003e8706 	br	b958 <__alt_data_end+0xf000b958>
    bf3c:	d8800517 	ldw	r2,20(sp)
    bf40:	00a3c83a 	sub	r17,zero,r2
    bf44:	8800a426 	beq	r17,zero,c1d8 <_dtoa_r+0x1498>
    bf48:	888003cc 	andi	r2,r17,15
    bf4c:	100490fa 	slli	r2,r2,3
    bf50:	00c20034 	movhi	r3,2048
    bf54:	18c0c204 	addi	r3,r3,776
    bf58:	1885883a 	add	r2,r3,r2
    bf5c:	11800017 	ldw	r6,0(r2)
    bf60:	11c00117 	ldw	r7,4(r2)
    bf64:	9009883a 	mov	r4,r18
    bf68:	980b883a 	mov	r5,r19
    bf6c:	8823d13a 	srai	r17,r17,4
    bf70:	0006ed00 	call	6ed0 <__muldf3>
    bf74:	d8800f15 	stw	r2,60(sp)
    bf78:	d8c01015 	stw	r3,64(sp)
    bf7c:	8800e826 	beq	r17,zero,c320 <_dtoa_r+0x15e0>
    bf80:	05020034 	movhi	r20,2048
    bf84:	a500b804 	addi	r20,r20,736
    bf88:	04000084 	movi	r16,2
    bf8c:	8980004c 	andi	r6,r17,1
    bf90:	1009883a 	mov	r4,r2
    bf94:	8823d07a 	srai	r17,r17,1
    bf98:	180b883a 	mov	r5,r3
    bf9c:	30000426 	beq	r6,zero,bfb0 <_dtoa_r+0x1270>
    bfa0:	a1800017 	ldw	r6,0(r20)
    bfa4:	a1c00117 	ldw	r7,4(r20)
    bfa8:	84000044 	addi	r16,r16,1
    bfac:	0006ed00 	call	6ed0 <__muldf3>
    bfb0:	a5000204 	addi	r20,r20,8
    bfb4:	883ff51e 	bne	r17,zero,bf8c <__alt_data_end+0xf000bf8c>
    bfb8:	d8800f15 	stw	r2,60(sp)
    bfbc:	d8c01015 	stw	r3,64(sp)
    bfc0:	003c7606 	br	b19c <__alt_data_end+0xf000b19c>
    bfc4:	00c00c04 	movi	r3,48
    bfc8:	10c00005 	stb	r3,0(r2)
    bfcc:	d8c00517 	ldw	r3,20(sp)
    bfd0:	bd3fffc3 	ldbu	r20,-1(r23)
    bfd4:	18c00044 	addi	r3,r3,1
    bfd8:	d8c00515 	stw	r3,20(sp)
    bfdc:	003db906 	br	b6c4 <__alt_data_end+0xf000b6c4>
    bfe0:	89400117 	ldw	r5,4(r17)
    bfe4:	e009883a 	mov	r4,fp
    bfe8:	000e16c0 	call	e16c <_Balloc>
    bfec:	89800417 	ldw	r6,16(r17)
    bff0:	89400304 	addi	r5,r17,12
    bff4:	11000304 	addi	r4,r2,12
    bff8:	31800084 	addi	r6,r6,2
    bffc:	318d883a 	add	r6,r6,r6
    c000:	318d883a 	add	r6,r6,r6
    c004:	1027883a 	mov	r19,r2
    c008:	00082d40 	call	82d4 <memcpy>
    c00c:	01800044 	movi	r6,1
    c010:	980b883a 	mov	r5,r19
    c014:	e009883a 	mov	r4,fp
    c018:	000e8ec0 	call	e8ec <__lshift>
    c01c:	1029883a 	mov	r20,r2
    c020:	003ecc06 	br	bb54 <__alt_data_end+0xf000bb54>
    c024:	00800e44 	movi	r2,57
    c028:	90809026 	beq	r18,r2,c26c <_dtoa_r+0x152c>
    c02c:	92000044 	addi	r8,r18,1
    c030:	003f1f06 	br	bcb0 <__alt_data_end+0xf000bcb0>
    c034:	9011883a 	mov	r8,r18
    c038:	8825883a 	mov	r18,r17
    c03c:	a023883a 	mov	r17,r20
    c040:	003e2906 	br	b8e8 <__alt_data_end+0xf000b8e8>
    c044:	002b883a 	mov	r21,zero
    c048:	0023883a 	mov	r17,zero
    c04c:	003f5406 	br	bda0 <__alt_data_end+0xf000bda0>
    c050:	61bfffc4 	addi	r6,r12,-1
    c054:	300490fa 	slli	r2,r6,3
    c058:	00c20034 	movhi	r3,2048
    c05c:	18c0c204 	addi	r3,r3,776
    c060:	1885883a 	add	r2,r3,r2
    c064:	11000017 	ldw	r4,0(r2)
    c068:	11400117 	ldw	r5,4(r2)
    c06c:	d8800717 	ldw	r2,28(sp)
    c070:	880f883a 	mov	r7,r17
    c074:	d9801215 	stw	r6,72(sp)
    c078:	800d883a 	mov	r6,r16
    c07c:	db001615 	stw	r12,88(sp)
    c080:	15c00044 	addi	r23,r2,1
    c084:	0006ed00 	call	6ed0 <__muldf3>
    c088:	d9401017 	ldw	r5,64(sp)
    c08c:	d9000f17 	ldw	r4,60(sp)
    c090:	d8c01515 	stw	r3,84(sp)
    c094:	d8801415 	stw	r2,80(sp)
    c098:	0007ee40 	call	7ee4 <__fixdfsi>
    c09c:	1009883a 	mov	r4,r2
    c0a0:	1021883a 	mov	r16,r2
    c0a4:	0007f640 	call	7f64 <__floatsidf>
    c0a8:	d9000f17 	ldw	r4,60(sp)
    c0ac:	d9401017 	ldw	r5,64(sp)
    c0b0:	100d883a 	mov	r6,r2
    c0b4:	180f883a 	mov	r7,r3
    c0b8:	00075e80 	call	75e8 <__subdf3>
    c0bc:	1829883a 	mov	r20,r3
    c0c0:	d8c00717 	ldw	r3,28(sp)
    c0c4:	84000c04 	addi	r16,r16,48
    c0c8:	1023883a 	mov	r17,r2
    c0cc:	1c000005 	stb	r16,0(r3)
    c0d0:	db001617 	ldw	r12,88(sp)
    c0d4:	00800044 	movi	r2,1
    c0d8:	60802226 	beq	r12,r2,c164 <_dtoa_r+0x1424>
    c0dc:	d9c00717 	ldw	r7,28(sp)
    c0e0:	8805883a 	mov	r2,r17
    c0e4:	b82b883a 	mov	r21,r23
    c0e8:	3b19883a 	add	r12,r7,r12
    c0ec:	6023883a 	mov	r17,r12
    c0f0:	a007883a 	mov	r3,r20
    c0f4:	dc800f15 	stw	r18,60(sp)
    c0f8:	000d883a 	mov	r6,zero
    c0fc:	01d00934 	movhi	r7,16420
    c100:	1009883a 	mov	r4,r2
    c104:	180b883a 	mov	r5,r3
    c108:	0006ed00 	call	6ed0 <__muldf3>
    c10c:	180b883a 	mov	r5,r3
    c110:	1009883a 	mov	r4,r2
    c114:	1829883a 	mov	r20,r3
    c118:	1025883a 	mov	r18,r2
    c11c:	0007ee40 	call	7ee4 <__fixdfsi>
    c120:	1009883a 	mov	r4,r2
    c124:	1021883a 	mov	r16,r2
    c128:	0007f640 	call	7f64 <__floatsidf>
    c12c:	100d883a 	mov	r6,r2
    c130:	180f883a 	mov	r7,r3
    c134:	9009883a 	mov	r4,r18
    c138:	a00b883a 	mov	r5,r20
    c13c:	84000c04 	addi	r16,r16,48
    c140:	00075e80 	call	75e8 <__subdf3>
    c144:	ad400044 	addi	r21,r21,1
    c148:	ac3fffc5 	stb	r16,-1(r21)
    c14c:	ac7fea1e 	bne	r21,r17,c0f8 <__alt_data_end+0xf000c0f8>
    c150:	1023883a 	mov	r17,r2
    c154:	d8801217 	ldw	r2,72(sp)
    c158:	dc800f17 	ldw	r18,60(sp)
    c15c:	1829883a 	mov	r20,r3
    c160:	b8af883a 	add	r23,r23,r2
    c164:	d9001417 	ldw	r4,80(sp)
    c168:	d9401517 	ldw	r5,84(sp)
    c16c:	000d883a 	mov	r6,zero
    c170:	01cff834 	movhi	r7,16352
    c174:	0005c600 	call	5c60 <__adddf3>
    c178:	880d883a 	mov	r6,r17
    c17c:	a00f883a 	mov	r7,r20
    c180:	1009883a 	mov	r4,r2
    c184:	180b883a 	mov	r5,r3
    c188:	00124600 	call	12460 <__ledf2>
    c18c:	10003e0e 	bge	r2,zero,c288 <_dtoa_r+0x1548>
    c190:	d9001317 	ldw	r4,76(sp)
    c194:	bd3fffc3 	ldbu	r20,-1(r23)
    c198:	d9000515 	stw	r4,20(sp)
    c19c:	003d3b06 	br	b68c <__alt_data_end+0xf000b68c>
    c1a0:	0027883a 	mov	r19,zero
    c1a4:	003f1b06 	br	be14 <__alt_data_end+0xf000be14>
    c1a8:	d8800817 	ldw	r2,32(sp)
    c1ac:	11e9c83a 	sub	r20,r2,r7
    c1b0:	0005883a 	mov	r2,zero
    c1b4:	003d5406 	br	b708 <__alt_data_end+0xf000b708>
    c1b8:	00800044 	movi	r2,1
    c1bc:	003dc706 	br	b8dc <__alt_data_end+0xf000b8dc>
    c1c0:	d8c00217 	ldw	r3,8(sp)
    c1c4:	00800d84 	movi	r2,54
    c1c8:	dd400a17 	ldw	r21,40(sp)
    c1cc:	10c5c83a 	sub	r2,r2,r3
    c1d0:	dd000817 	ldw	r20,32(sp)
    c1d4:	003d4c06 	br	b708 <__alt_data_end+0xf000b708>
    c1d8:	dc800f15 	stw	r18,60(sp)
    c1dc:	dcc01015 	stw	r19,64(sp)
    c1e0:	04000084 	movi	r16,2
    c1e4:	003bed06 	br	b19c <__alt_data_end+0xf000b19c>
    c1e8:	d9000617 	ldw	r4,24(sp)
    c1ec:	203f0d26 	beq	r4,zero,be24 <__alt_data_end+0xf000be24>
    c1f0:	d9800c17 	ldw	r6,48(sp)
    c1f4:	01bcab0e 	bge	zero,r6,b4a4 <__alt_data_end+0xf000b4a4>
    c1f8:	d9401017 	ldw	r5,64(sp)
    c1fc:	d9000f17 	ldw	r4,60(sp)
    c200:	000d883a 	mov	r6,zero
    c204:	01d00934 	movhi	r7,16420
    c208:	0006ed00 	call	6ed0 <__muldf3>
    c20c:	81000044 	addi	r4,r16,1
    c210:	d8800f15 	stw	r2,60(sp)
    c214:	d8c01015 	stw	r3,64(sp)
    c218:	0007f640 	call	7f64 <__floatsidf>
    c21c:	d9800f17 	ldw	r6,60(sp)
    c220:	d9c01017 	ldw	r7,64(sp)
    c224:	1009883a 	mov	r4,r2
    c228:	180b883a 	mov	r5,r3
    c22c:	0006ed00 	call	6ed0 <__muldf3>
    c230:	01d00734 	movhi	r7,16412
    c234:	000d883a 	mov	r6,zero
    c238:	1009883a 	mov	r4,r2
    c23c:	180b883a 	mov	r5,r3
    c240:	0005c600 	call	5c60 <__adddf3>
    c244:	d9c00517 	ldw	r7,20(sp)
    c248:	047f3034 	movhi	r17,64704
    c24c:	1021883a 	mov	r16,r2
    c250:	39ffffc4 	addi	r7,r7,-1
    c254:	d9c01315 	stw	r7,76(sp)
    c258:	1c63883a 	add	r17,r3,r17
    c25c:	db000c17 	ldw	r12,48(sp)
    c260:	003bea06 	br	b20c <__alt_data_end+0xf000b20c>
    c264:	dc000915 	stw	r16,36(sp)
    c268:	003e0e06 	br	baa4 <__alt_data_end+0xf000baa4>
    c26c:	01000e44 	movi	r4,57
    c270:	8825883a 	mov	r18,r17
    c274:	9dc00044 	addi	r23,r19,1
    c278:	99000005 	stb	r4,0(r19)
    c27c:	a023883a 	mov	r17,r20
    c280:	dc000915 	stw	r16,36(sp)
    c284:	003da406 	br	b918 <__alt_data_end+0xf000b918>
    c288:	d9801417 	ldw	r6,80(sp)
    c28c:	d9c01517 	ldw	r7,84(sp)
    c290:	0009883a 	mov	r4,zero
    c294:	014ff834 	movhi	r5,16352
    c298:	00075e80 	call	75e8 <__subdf3>
    c29c:	880d883a 	mov	r6,r17
    c2a0:	a00f883a 	mov	r7,r20
    c2a4:	1009883a 	mov	r4,r2
    c2a8:	180b883a 	mov	r5,r3
    c2ac:	0006df40 	call	6df4 <__gedf2>
    c2b0:	00bc7c0e 	bge	zero,r2,b4a4 <__alt_data_end+0xf000b4a4>
    c2b4:	01000c04 	movi	r4,48
    c2b8:	00000106 	br	c2c0 <_dtoa_r+0x1580>
    c2bc:	102f883a 	mov	r23,r2
    c2c0:	b8bfffc4 	addi	r2,r23,-1
    c2c4:	10c00007 	ldb	r3,0(r2)
    c2c8:	193ffc26 	beq	r3,r4,c2bc <__alt_data_end+0xf000c2bc>
    c2cc:	d9801317 	ldw	r6,76(sp)
    c2d0:	d9800515 	stw	r6,20(sp)
    c2d4:	003c4406 	br	b3e8 <__alt_data_end+0xf000b3e8>
    c2d8:	d9801317 	ldw	r6,76(sp)
    c2dc:	d9800515 	stw	r6,20(sp)
    c2e0:	003cea06 	br	b68c <__alt_data_end+0xf000b68c>
    c2e4:	dd800f17 	ldw	r22,60(sp)
    c2e8:	dcc01017 	ldw	r19,64(sp)
    c2ec:	dc801217 	ldw	r18,72(sp)
    c2f0:	003c6c06 	br	b4a4 <__alt_data_end+0xf000b4a4>
    c2f4:	903e031e 	bne	r18,zero,bb04 <__alt_data_end+0xf000bb04>
    c2f8:	003ebb06 	br	bde8 <__alt_data_end+0xf000bde8>
    c2fc:	103e6c1e 	bne	r2,zero,bcb0 <__alt_data_end+0xf000bcb0>
    c300:	4080004c 	andi	r2,r8,1
    c304:	103e6a26 	beq	r2,zero,bcb0 <__alt_data_end+0xf000bcb0>
    c308:	003e6606 	br	bca4 <__alt_data_end+0xf000bca4>
    c30c:	d8c00317 	ldw	r3,12(sp)
    c310:	00800084 	movi	r2,2
    c314:	10c02916 	blt	r2,r3,c3bc <_dtoa_r+0x167c>
    c318:	d9000c17 	ldw	r4,48(sp)
    c31c:	003e8806 	br	bd40 <__alt_data_end+0xf000bd40>
    c320:	04000084 	movi	r16,2
    c324:	003b9d06 	br	b19c <__alt_data_end+0xf000b19c>
    c328:	d9001317 	ldw	r4,76(sp)
    c32c:	d9000515 	stw	r4,20(sp)
    c330:	003cd606 	br	b68c <__alt_data_end+0xf000b68c>
    c334:	d8801317 	ldw	r2,76(sp)
    c338:	d8800515 	stw	r2,20(sp)
    c33c:	003c2a06 	br	b3e8 <__alt_data_end+0xf000b3e8>
    c340:	d9800317 	ldw	r6,12(sp)
    c344:	00800084 	movi	r2,2
    c348:	11801516 	blt	r2,r6,c3a0 <_dtoa_r+0x1660>
    c34c:	d9c00c17 	ldw	r7,48(sp)
    c350:	d9c00615 	stw	r7,24(sp)
    c354:	003df706 	br	bb34 <__alt_data_end+0xf000bb34>
    c358:	193d3926 	beq	r3,r4,b840 <__alt_data_end+0xf000b840>
    c35c:	00c00f04 	movi	r3,60
    c360:	1885c83a 	sub	r2,r3,r2
    c364:	003ddf06 	br	bae4 <__alt_data_end+0xf000bae4>
    c368:	e009883a 	mov	r4,fp
    c36c:	e0001115 	stw	zero,68(fp)
    c370:	000b883a 	mov	r5,zero
    c374:	000e16c0 	call	e16c <_Balloc>
    c378:	d8800715 	stw	r2,28(sp)
    c37c:	d8c00717 	ldw	r3,28(sp)
    c380:	00bfffc4 	movi	r2,-1
    c384:	01000044 	movi	r4,1
    c388:	d8800c15 	stw	r2,48(sp)
    c38c:	e0c01015 	stw	r3,64(fp)
    c390:	d9000b15 	stw	r4,44(sp)
    c394:	d8800615 	stw	r2,24(sp)
    c398:	d8002215 	stw	zero,136(sp)
    c39c:	003c4106 	br	b4a4 <__alt_data_end+0xf000b4a4>
    c3a0:	d8c00c17 	ldw	r3,48(sp)
    c3a4:	d8c00615 	stw	r3,24(sp)
    c3a8:	003e7006 	br	bd6c <__alt_data_end+0xf000bd6c>
    c3ac:	04400044 	movi	r17,1
    c3b0:	003b2006 	br	b034 <__alt_data_end+0xf000b034>
    c3b4:	000b883a 	mov	r5,zero
    c3b8:	003b3d06 	br	b0b0 <__alt_data_end+0xf000b0b0>
    c3bc:	d8800c17 	ldw	r2,48(sp)
    c3c0:	d8800615 	stw	r2,24(sp)
    c3c4:	003e6906 	br	bd6c <__alt_data_end+0xf000bd6c>

0000c3c8 <__sflush_r>:
    c3c8:	2880030b 	ldhu	r2,12(r5)
    c3cc:	defffb04 	addi	sp,sp,-20
    c3d0:	dcc00315 	stw	r19,12(sp)
    c3d4:	dc400115 	stw	r17,4(sp)
    c3d8:	dfc00415 	stw	ra,16(sp)
    c3dc:	dc800215 	stw	r18,8(sp)
    c3e0:	dc000015 	stw	r16,0(sp)
    c3e4:	10c0020c 	andi	r3,r2,8
    c3e8:	2823883a 	mov	r17,r5
    c3ec:	2027883a 	mov	r19,r4
    c3f0:	1800311e 	bne	r3,zero,c4b8 <__sflush_r+0xf0>
    c3f4:	28c00117 	ldw	r3,4(r5)
    c3f8:	10820014 	ori	r2,r2,2048
    c3fc:	2880030d 	sth	r2,12(r5)
    c400:	00c04b0e 	bge	zero,r3,c530 <__sflush_r+0x168>
    c404:	8a000a17 	ldw	r8,40(r17)
    c408:	40002326 	beq	r8,zero,c498 <__sflush_r+0xd0>
    c40c:	9c000017 	ldw	r16,0(r19)
    c410:	10c4000c 	andi	r3,r2,4096
    c414:	98000015 	stw	zero,0(r19)
    c418:	18004826 	beq	r3,zero,c53c <__sflush_r+0x174>
    c41c:	89801417 	ldw	r6,80(r17)
    c420:	10c0010c 	andi	r3,r2,4
    c424:	18000626 	beq	r3,zero,c440 <__sflush_r+0x78>
    c428:	88c00117 	ldw	r3,4(r17)
    c42c:	88800c17 	ldw	r2,48(r17)
    c430:	30cdc83a 	sub	r6,r6,r3
    c434:	10000226 	beq	r2,zero,c440 <__sflush_r+0x78>
    c438:	88800f17 	ldw	r2,60(r17)
    c43c:	308dc83a 	sub	r6,r6,r2
    c440:	89400717 	ldw	r5,28(r17)
    c444:	000f883a 	mov	r7,zero
    c448:	9809883a 	mov	r4,r19
    c44c:	403ee83a 	callr	r8
    c450:	00ffffc4 	movi	r3,-1
    c454:	10c04426 	beq	r2,r3,c568 <__sflush_r+0x1a0>
    c458:	88c0030b 	ldhu	r3,12(r17)
    c45c:	89000417 	ldw	r4,16(r17)
    c460:	88000115 	stw	zero,4(r17)
    c464:	197dffcc 	andi	r5,r3,63487
    c468:	8940030d 	sth	r5,12(r17)
    c46c:	89000015 	stw	r4,0(r17)
    c470:	18c4000c 	andi	r3,r3,4096
    c474:	18002c1e 	bne	r3,zero,c528 <__sflush_r+0x160>
    c478:	89400c17 	ldw	r5,48(r17)
    c47c:	9c000015 	stw	r16,0(r19)
    c480:	28000526 	beq	r5,zero,c498 <__sflush_r+0xd0>
    c484:	88801004 	addi	r2,r17,64
    c488:	28800226 	beq	r5,r2,c494 <__sflush_r+0xcc>
    c48c:	9809883a 	mov	r4,r19
    c490:	000cb340 	call	cb34 <_free_r>
    c494:	88000c15 	stw	zero,48(r17)
    c498:	0005883a 	mov	r2,zero
    c49c:	dfc00417 	ldw	ra,16(sp)
    c4a0:	dcc00317 	ldw	r19,12(sp)
    c4a4:	dc800217 	ldw	r18,8(sp)
    c4a8:	dc400117 	ldw	r17,4(sp)
    c4ac:	dc000017 	ldw	r16,0(sp)
    c4b0:	dec00504 	addi	sp,sp,20
    c4b4:	f800283a 	ret
    c4b8:	2c800417 	ldw	r18,16(r5)
    c4bc:	903ff626 	beq	r18,zero,c498 <__alt_data_end+0xf000c498>
    c4c0:	2c000017 	ldw	r16,0(r5)
    c4c4:	108000cc 	andi	r2,r2,3
    c4c8:	2c800015 	stw	r18,0(r5)
    c4cc:	84a1c83a 	sub	r16,r16,r18
    c4d0:	1000131e 	bne	r2,zero,c520 <__sflush_r+0x158>
    c4d4:	28800517 	ldw	r2,20(r5)
    c4d8:	88800215 	stw	r2,8(r17)
    c4dc:	04000316 	blt	zero,r16,c4ec <__sflush_r+0x124>
    c4e0:	003fed06 	br	c498 <__alt_data_end+0xf000c498>
    c4e4:	90a5883a 	add	r18,r18,r2
    c4e8:	043feb0e 	bge	zero,r16,c498 <__alt_data_end+0xf000c498>
    c4ec:	88800917 	ldw	r2,36(r17)
    c4f0:	89400717 	ldw	r5,28(r17)
    c4f4:	800f883a 	mov	r7,r16
    c4f8:	900d883a 	mov	r6,r18
    c4fc:	9809883a 	mov	r4,r19
    c500:	103ee83a 	callr	r2
    c504:	80a1c83a 	sub	r16,r16,r2
    c508:	00bff616 	blt	zero,r2,c4e4 <__alt_data_end+0xf000c4e4>
    c50c:	88c0030b 	ldhu	r3,12(r17)
    c510:	00bfffc4 	movi	r2,-1
    c514:	18c01014 	ori	r3,r3,64
    c518:	88c0030d 	sth	r3,12(r17)
    c51c:	003fdf06 	br	c49c <__alt_data_end+0xf000c49c>
    c520:	0005883a 	mov	r2,zero
    c524:	003fec06 	br	c4d8 <__alt_data_end+0xf000c4d8>
    c528:	88801415 	stw	r2,80(r17)
    c52c:	003fd206 	br	c478 <__alt_data_end+0xf000c478>
    c530:	28c00f17 	ldw	r3,60(r5)
    c534:	00ffb316 	blt	zero,r3,c404 <__alt_data_end+0xf000c404>
    c538:	003fd706 	br	c498 <__alt_data_end+0xf000c498>
    c53c:	89400717 	ldw	r5,28(r17)
    c540:	000d883a 	mov	r6,zero
    c544:	01c00044 	movi	r7,1
    c548:	9809883a 	mov	r4,r19
    c54c:	403ee83a 	callr	r8
    c550:	100d883a 	mov	r6,r2
    c554:	00bfffc4 	movi	r2,-1
    c558:	30801426 	beq	r6,r2,c5ac <__sflush_r+0x1e4>
    c55c:	8880030b 	ldhu	r2,12(r17)
    c560:	8a000a17 	ldw	r8,40(r17)
    c564:	003fae06 	br	c420 <__alt_data_end+0xf000c420>
    c568:	98c00017 	ldw	r3,0(r19)
    c56c:	183fba26 	beq	r3,zero,c458 <__alt_data_end+0xf000c458>
    c570:	01000744 	movi	r4,29
    c574:	19000626 	beq	r3,r4,c590 <__sflush_r+0x1c8>
    c578:	01000584 	movi	r4,22
    c57c:	19000426 	beq	r3,r4,c590 <__sflush_r+0x1c8>
    c580:	88c0030b 	ldhu	r3,12(r17)
    c584:	18c01014 	ori	r3,r3,64
    c588:	88c0030d 	sth	r3,12(r17)
    c58c:	003fc306 	br	c49c <__alt_data_end+0xf000c49c>
    c590:	8880030b 	ldhu	r2,12(r17)
    c594:	88c00417 	ldw	r3,16(r17)
    c598:	88000115 	stw	zero,4(r17)
    c59c:	10bdffcc 	andi	r2,r2,63487
    c5a0:	8880030d 	sth	r2,12(r17)
    c5a4:	88c00015 	stw	r3,0(r17)
    c5a8:	003fb306 	br	c478 <__alt_data_end+0xf000c478>
    c5ac:	98800017 	ldw	r2,0(r19)
    c5b0:	103fea26 	beq	r2,zero,c55c <__alt_data_end+0xf000c55c>
    c5b4:	00c00744 	movi	r3,29
    c5b8:	10c00226 	beq	r2,r3,c5c4 <__sflush_r+0x1fc>
    c5bc:	00c00584 	movi	r3,22
    c5c0:	10c0031e 	bne	r2,r3,c5d0 <__sflush_r+0x208>
    c5c4:	9c000015 	stw	r16,0(r19)
    c5c8:	0005883a 	mov	r2,zero
    c5cc:	003fb306 	br	c49c <__alt_data_end+0xf000c49c>
    c5d0:	88c0030b 	ldhu	r3,12(r17)
    c5d4:	3005883a 	mov	r2,r6
    c5d8:	18c01014 	ori	r3,r3,64
    c5dc:	88c0030d 	sth	r3,12(r17)
    c5e0:	003fae06 	br	c49c <__alt_data_end+0xf000c49c>

0000c5e4 <_fflush_r>:
    c5e4:	defffd04 	addi	sp,sp,-12
    c5e8:	dc000115 	stw	r16,4(sp)
    c5ec:	dfc00215 	stw	ra,8(sp)
    c5f0:	2021883a 	mov	r16,r4
    c5f4:	20000226 	beq	r4,zero,c600 <_fflush_r+0x1c>
    c5f8:	20800e17 	ldw	r2,56(r4)
    c5fc:	10000c26 	beq	r2,zero,c630 <_fflush_r+0x4c>
    c600:	2880030f 	ldh	r2,12(r5)
    c604:	1000051e 	bne	r2,zero,c61c <_fflush_r+0x38>
    c608:	0005883a 	mov	r2,zero
    c60c:	dfc00217 	ldw	ra,8(sp)
    c610:	dc000117 	ldw	r16,4(sp)
    c614:	dec00304 	addi	sp,sp,12
    c618:	f800283a 	ret
    c61c:	8009883a 	mov	r4,r16
    c620:	dfc00217 	ldw	ra,8(sp)
    c624:	dc000117 	ldw	r16,4(sp)
    c628:	dec00304 	addi	sp,sp,12
    c62c:	000c3c81 	jmpi	c3c8 <__sflush_r>
    c630:	d9400015 	stw	r5,0(sp)
    c634:	000c9c00 	call	c9c0 <__sinit>
    c638:	d9400017 	ldw	r5,0(sp)
    c63c:	003ff006 	br	c600 <__alt_data_end+0xf000c600>

0000c640 <fflush>:
    c640:	20000526 	beq	r4,zero,c658 <fflush+0x18>
    c644:	00820034 	movhi	r2,2048
    c648:	10896b04 	addi	r2,r2,9644
    c64c:	200b883a 	mov	r5,r4
    c650:	11000017 	ldw	r4,0(r2)
    c654:	000c5e41 	jmpi	c5e4 <_fflush_r>
    c658:	00820034 	movhi	r2,2048
    c65c:	10896a04 	addi	r2,r2,9640
    c660:	11000017 	ldw	r4,0(r2)
    c664:	01400074 	movhi	r5,1
    c668:	29717904 	addi	r5,r5,-14876
    c66c:	000d3c41 	jmpi	d3c4 <_fwalk_reent>

0000c670 <__fp_unlock>:
    c670:	0005883a 	mov	r2,zero
    c674:	f800283a 	ret

0000c678 <_cleanup_r>:
    c678:	01400074 	movhi	r5,1
    c67c:	29445b04 	addi	r5,r5,4460
    c680:	000d3c41 	jmpi	d3c4 <_fwalk_reent>

0000c684 <__sinit.part.1>:
    c684:	defff704 	addi	sp,sp,-36
    c688:	00c00074 	movhi	r3,1
    c68c:	dfc00815 	stw	ra,32(sp)
    c690:	ddc00715 	stw	r23,28(sp)
    c694:	dd800615 	stw	r22,24(sp)
    c698:	dd400515 	stw	r21,20(sp)
    c69c:	dd000415 	stw	r20,16(sp)
    c6a0:	dcc00315 	stw	r19,12(sp)
    c6a4:	dc800215 	stw	r18,8(sp)
    c6a8:	dc400115 	stw	r17,4(sp)
    c6ac:	dc000015 	stw	r16,0(sp)
    c6b0:	18f19e04 	addi	r3,r3,-14728
    c6b4:	24000117 	ldw	r16,4(r4)
    c6b8:	20c00f15 	stw	r3,60(r4)
    c6bc:	2080bb04 	addi	r2,r4,748
    c6c0:	00c000c4 	movi	r3,3
    c6c4:	20c0b915 	stw	r3,740(r4)
    c6c8:	2080ba15 	stw	r2,744(r4)
    c6cc:	2000b815 	stw	zero,736(r4)
    c6d0:	05c00204 	movi	r23,8
    c6d4:	00800104 	movi	r2,4
    c6d8:	2025883a 	mov	r18,r4
    c6dc:	b80d883a 	mov	r6,r23
    c6e0:	81001704 	addi	r4,r16,92
    c6e4:	000b883a 	mov	r5,zero
    c6e8:	80000015 	stw	zero,0(r16)
    c6ec:	80000115 	stw	zero,4(r16)
    c6f0:	80000215 	stw	zero,8(r16)
    c6f4:	8080030d 	sth	r2,12(r16)
    c6f8:	80001915 	stw	zero,100(r16)
    c6fc:	8000038d 	sth	zero,14(r16)
    c700:	80000415 	stw	zero,16(r16)
    c704:	80000515 	stw	zero,20(r16)
    c708:	80000615 	stw	zero,24(r16)
    c70c:	000841c0 	call	841c <memset>
    c710:	05800074 	movhi	r22,1
    c714:	94400217 	ldw	r17,8(r18)
    c718:	05400074 	movhi	r21,1
    c71c:	05000074 	movhi	r20,1
    c720:	04c00074 	movhi	r19,1
    c724:	b5bde504 	addi	r22,r22,-2156
    c728:	ad7dfc04 	addi	r21,r21,-2064
    c72c:	a53e1b04 	addi	r20,r20,-1940
    c730:	9cfe3204 	addi	r19,r19,-1848
    c734:	85800815 	stw	r22,32(r16)
    c738:	85400915 	stw	r21,36(r16)
    c73c:	85000a15 	stw	r20,40(r16)
    c740:	84c00b15 	stw	r19,44(r16)
    c744:	84000715 	stw	r16,28(r16)
    c748:	00800284 	movi	r2,10
    c74c:	8880030d 	sth	r2,12(r17)
    c750:	00800044 	movi	r2,1
    c754:	b80d883a 	mov	r6,r23
    c758:	89001704 	addi	r4,r17,92
    c75c:	000b883a 	mov	r5,zero
    c760:	88000015 	stw	zero,0(r17)
    c764:	88000115 	stw	zero,4(r17)
    c768:	88000215 	stw	zero,8(r17)
    c76c:	88001915 	stw	zero,100(r17)
    c770:	8880038d 	sth	r2,14(r17)
    c774:	88000415 	stw	zero,16(r17)
    c778:	88000515 	stw	zero,20(r17)
    c77c:	88000615 	stw	zero,24(r17)
    c780:	000841c0 	call	841c <memset>
    c784:	94000317 	ldw	r16,12(r18)
    c788:	00800484 	movi	r2,18
    c78c:	8c400715 	stw	r17,28(r17)
    c790:	8d800815 	stw	r22,32(r17)
    c794:	8d400915 	stw	r21,36(r17)
    c798:	8d000a15 	stw	r20,40(r17)
    c79c:	8cc00b15 	stw	r19,44(r17)
    c7a0:	8080030d 	sth	r2,12(r16)
    c7a4:	00800084 	movi	r2,2
    c7a8:	80000015 	stw	zero,0(r16)
    c7ac:	80000115 	stw	zero,4(r16)
    c7b0:	80000215 	stw	zero,8(r16)
    c7b4:	80001915 	stw	zero,100(r16)
    c7b8:	8080038d 	sth	r2,14(r16)
    c7bc:	80000415 	stw	zero,16(r16)
    c7c0:	80000515 	stw	zero,20(r16)
    c7c4:	80000615 	stw	zero,24(r16)
    c7c8:	b80d883a 	mov	r6,r23
    c7cc:	000b883a 	mov	r5,zero
    c7d0:	81001704 	addi	r4,r16,92
    c7d4:	000841c0 	call	841c <memset>
    c7d8:	00800044 	movi	r2,1
    c7dc:	84000715 	stw	r16,28(r16)
    c7e0:	85800815 	stw	r22,32(r16)
    c7e4:	85400915 	stw	r21,36(r16)
    c7e8:	85000a15 	stw	r20,40(r16)
    c7ec:	84c00b15 	stw	r19,44(r16)
    c7f0:	90800e15 	stw	r2,56(r18)
    c7f4:	dfc00817 	ldw	ra,32(sp)
    c7f8:	ddc00717 	ldw	r23,28(sp)
    c7fc:	dd800617 	ldw	r22,24(sp)
    c800:	dd400517 	ldw	r21,20(sp)
    c804:	dd000417 	ldw	r20,16(sp)
    c808:	dcc00317 	ldw	r19,12(sp)
    c80c:	dc800217 	ldw	r18,8(sp)
    c810:	dc400117 	ldw	r17,4(sp)
    c814:	dc000017 	ldw	r16,0(sp)
    c818:	dec00904 	addi	sp,sp,36
    c81c:	f800283a 	ret

0000c820 <__fp_lock>:
    c820:	0005883a 	mov	r2,zero
    c824:	f800283a 	ret

0000c828 <__sfmoreglue>:
    c828:	defffc04 	addi	sp,sp,-16
    c82c:	dc400115 	stw	r17,4(sp)
    c830:	2c7fffc4 	addi	r17,r5,-1
    c834:	8c401a24 	muli	r17,r17,104
    c838:	dc800215 	stw	r18,8(sp)
    c83c:	2825883a 	mov	r18,r5
    c840:	89401d04 	addi	r5,r17,116
    c844:	dc000015 	stw	r16,0(sp)
    c848:	dfc00315 	stw	ra,12(sp)
    c84c:	000d7200 	call	d720 <_malloc_r>
    c850:	1021883a 	mov	r16,r2
    c854:	10000726 	beq	r2,zero,c874 <__sfmoreglue+0x4c>
    c858:	11000304 	addi	r4,r2,12
    c85c:	10000015 	stw	zero,0(r2)
    c860:	14800115 	stw	r18,4(r2)
    c864:	11000215 	stw	r4,8(r2)
    c868:	89801a04 	addi	r6,r17,104
    c86c:	000b883a 	mov	r5,zero
    c870:	000841c0 	call	841c <memset>
    c874:	8005883a 	mov	r2,r16
    c878:	dfc00317 	ldw	ra,12(sp)
    c87c:	dc800217 	ldw	r18,8(sp)
    c880:	dc400117 	ldw	r17,4(sp)
    c884:	dc000017 	ldw	r16,0(sp)
    c888:	dec00404 	addi	sp,sp,16
    c88c:	f800283a 	ret

0000c890 <__sfp>:
    c890:	defffb04 	addi	sp,sp,-20
    c894:	dc000015 	stw	r16,0(sp)
    c898:	04020034 	movhi	r16,2048
    c89c:	84096a04 	addi	r16,r16,9640
    c8a0:	dcc00315 	stw	r19,12(sp)
    c8a4:	2027883a 	mov	r19,r4
    c8a8:	81000017 	ldw	r4,0(r16)
    c8ac:	dfc00415 	stw	ra,16(sp)
    c8b0:	dc800215 	stw	r18,8(sp)
    c8b4:	20800e17 	ldw	r2,56(r4)
    c8b8:	dc400115 	stw	r17,4(sp)
    c8bc:	1000021e 	bne	r2,zero,c8c8 <__sfp+0x38>
    c8c0:	000c6840 	call	c684 <__sinit.part.1>
    c8c4:	81000017 	ldw	r4,0(r16)
    c8c8:	2480b804 	addi	r18,r4,736
    c8cc:	047fffc4 	movi	r17,-1
    c8d0:	91000117 	ldw	r4,4(r18)
    c8d4:	94000217 	ldw	r16,8(r18)
    c8d8:	213fffc4 	addi	r4,r4,-1
    c8dc:	20000a16 	blt	r4,zero,c908 <__sfp+0x78>
    c8e0:	8080030f 	ldh	r2,12(r16)
    c8e4:	10000c26 	beq	r2,zero,c918 <__sfp+0x88>
    c8e8:	80c01d04 	addi	r3,r16,116
    c8ec:	00000206 	br	c8f8 <__sfp+0x68>
    c8f0:	18bfe60f 	ldh	r2,-104(r3)
    c8f4:	10000826 	beq	r2,zero,c918 <__sfp+0x88>
    c8f8:	213fffc4 	addi	r4,r4,-1
    c8fc:	1c3ffd04 	addi	r16,r3,-12
    c900:	18c01a04 	addi	r3,r3,104
    c904:	247ffa1e 	bne	r4,r17,c8f0 <__alt_data_end+0xf000c8f0>
    c908:	90800017 	ldw	r2,0(r18)
    c90c:	10001d26 	beq	r2,zero,c984 <__sfp+0xf4>
    c910:	1025883a 	mov	r18,r2
    c914:	003fee06 	br	c8d0 <__alt_data_end+0xf000c8d0>
    c918:	00bfffc4 	movi	r2,-1
    c91c:	8080038d 	sth	r2,14(r16)
    c920:	00800044 	movi	r2,1
    c924:	8080030d 	sth	r2,12(r16)
    c928:	80001915 	stw	zero,100(r16)
    c92c:	80000015 	stw	zero,0(r16)
    c930:	80000215 	stw	zero,8(r16)
    c934:	80000115 	stw	zero,4(r16)
    c938:	80000415 	stw	zero,16(r16)
    c93c:	80000515 	stw	zero,20(r16)
    c940:	80000615 	stw	zero,24(r16)
    c944:	01800204 	movi	r6,8
    c948:	000b883a 	mov	r5,zero
    c94c:	81001704 	addi	r4,r16,92
    c950:	000841c0 	call	841c <memset>
    c954:	8005883a 	mov	r2,r16
    c958:	80000c15 	stw	zero,48(r16)
    c95c:	80000d15 	stw	zero,52(r16)
    c960:	80001115 	stw	zero,68(r16)
    c964:	80001215 	stw	zero,72(r16)
    c968:	dfc00417 	ldw	ra,16(sp)
    c96c:	dcc00317 	ldw	r19,12(sp)
    c970:	dc800217 	ldw	r18,8(sp)
    c974:	dc400117 	ldw	r17,4(sp)
    c978:	dc000017 	ldw	r16,0(sp)
    c97c:	dec00504 	addi	sp,sp,20
    c980:	f800283a 	ret
    c984:	01400104 	movi	r5,4
    c988:	9809883a 	mov	r4,r19
    c98c:	000c8280 	call	c828 <__sfmoreglue>
    c990:	90800015 	stw	r2,0(r18)
    c994:	103fde1e 	bne	r2,zero,c910 <__alt_data_end+0xf000c910>
    c998:	00800304 	movi	r2,12
    c99c:	98800015 	stw	r2,0(r19)
    c9a0:	0005883a 	mov	r2,zero
    c9a4:	003ff006 	br	c968 <__alt_data_end+0xf000c968>

0000c9a8 <_cleanup>:
    c9a8:	00820034 	movhi	r2,2048
    c9ac:	10896a04 	addi	r2,r2,9640
    c9b0:	11000017 	ldw	r4,0(r2)
    c9b4:	01400074 	movhi	r5,1
    c9b8:	29445b04 	addi	r5,r5,4460
    c9bc:	000d3c41 	jmpi	d3c4 <_fwalk_reent>

0000c9c0 <__sinit>:
    c9c0:	20800e17 	ldw	r2,56(r4)
    c9c4:	10000126 	beq	r2,zero,c9cc <__sinit+0xc>
    c9c8:	f800283a 	ret
    c9cc:	000c6841 	jmpi	c684 <__sinit.part.1>

0000c9d0 <__sfp_lock_acquire>:
    c9d0:	f800283a 	ret

0000c9d4 <__sfp_lock_release>:
    c9d4:	f800283a 	ret

0000c9d8 <__sinit_lock_acquire>:
    c9d8:	f800283a 	ret

0000c9dc <__sinit_lock_release>:
    c9dc:	f800283a 	ret

0000c9e0 <__fp_lock_all>:
    c9e0:	00820034 	movhi	r2,2048
    c9e4:	10896b04 	addi	r2,r2,9644
    c9e8:	11000017 	ldw	r4,0(r2)
    c9ec:	01400074 	movhi	r5,1
    c9f0:	29720804 	addi	r5,r5,-14304
    c9f4:	000d3001 	jmpi	d300 <_fwalk>

0000c9f8 <__fp_unlock_all>:
    c9f8:	00820034 	movhi	r2,2048
    c9fc:	10896b04 	addi	r2,r2,9644
    ca00:	11000017 	ldw	r4,0(r2)
    ca04:	01400074 	movhi	r5,1
    ca08:	29719c04 	addi	r5,r5,-14736
    ca0c:	000d3001 	jmpi	d300 <_fwalk>

0000ca10 <_malloc_trim_r>:
    ca10:	defffb04 	addi	sp,sp,-20
    ca14:	dcc00315 	stw	r19,12(sp)
    ca18:	04c20034 	movhi	r19,2048
    ca1c:	dc800215 	stw	r18,8(sp)
    ca20:	dc400115 	stw	r17,4(sp)
    ca24:	dc000015 	stw	r16,0(sp)
    ca28:	dfc00415 	stw	ra,16(sp)
    ca2c:	2821883a 	mov	r16,r5
    ca30:	9cc2fd04 	addi	r19,r19,3060
    ca34:	2025883a 	mov	r18,r4
    ca38:	0012a8c0 	call	12a8c <__malloc_lock>
    ca3c:	98800217 	ldw	r2,8(r19)
    ca40:	14400117 	ldw	r17,4(r2)
    ca44:	00bfff04 	movi	r2,-4
    ca48:	88a2703a 	and	r17,r17,r2
    ca4c:	8c21c83a 	sub	r16,r17,r16
    ca50:	8403fbc4 	addi	r16,r16,4079
    ca54:	8020d33a 	srli	r16,r16,12
    ca58:	0083ffc4 	movi	r2,4095
    ca5c:	843fffc4 	addi	r16,r16,-1
    ca60:	8020933a 	slli	r16,r16,12
    ca64:	1400060e 	bge	r2,r16,ca80 <_malloc_trim_r+0x70>
    ca68:	000b883a 	mov	r5,zero
    ca6c:	9009883a 	mov	r4,r18
    ca70:	000f7400 	call	f740 <_sbrk_r>
    ca74:	98c00217 	ldw	r3,8(r19)
    ca78:	1c47883a 	add	r3,r3,r17
    ca7c:	10c00a26 	beq	r2,r3,caa8 <_malloc_trim_r+0x98>
    ca80:	9009883a 	mov	r4,r18
    ca84:	0012ab00 	call	12ab0 <__malloc_unlock>
    ca88:	0005883a 	mov	r2,zero
    ca8c:	dfc00417 	ldw	ra,16(sp)
    ca90:	dcc00317 	ldw	r19,12(sp)
    ca94:	dc800217 	ldw	r18,8(sp)
    ca98:	dc400117 	ldw	r17,4(sp)
    ca9c:	dc000017 	ldw	r16,0(sp)
    caa0:	dec00504 	addi	sp,sp,20
    caa4:	f800283a 	ret
    caa8:	040bc83a 	sub	r5,zero,r16
    caac:	9009883a 	mov	r4,r18
    cab0:	000f7400 	call	f740 <_sbrk_r>
    cab4:	00ffffc4 	movi	r3,-1
    cab8:	10c00d26 	beq	r2,r3,caf0 <_malloc_trim_r+0xe0>
    cabc:	00c20234 	movhi	r3,2056
    cac0:	18fe1b04 	addi	r3,r3,-1940
    cac4:	18800017 	ldw	r2,0(r3)
    cac8:	99000217 	ldw	r4,8(r19)
    cacc:	8c23c83a 	sub	r17,r17,r16
    cad0:	8c400054 	ori	r17,r17,1
    cad4:	1421c83a 	sub	r16,r2,r16
    cad8:	24400115 	stw	r17,4(r4)
    cadc:	9009883a 	mov	r4,r18
    cae0:	1c000015 	stw	r16,0(r3)
    cae4:	0012ab00 	call	12ab0 <__malloc_unlock>
    cae8:	00800044 	movi	r2,1
    caec:	003fe706 	br	ca8c <__alt_data_end+0xf000ca8c>
    caf0:	000b883a 	mov	r5,zero
    caf4:	9009883a 	mov	r4,r18
    caf8:	000f7400 	call	f740 <_sbrk_r>
    cafc:	99000217 	ldw	r4,8(r19)
    cb00:	014003c4 	movi	r5,15
    cb04:	1107c83a 	sub	r3,r2,r4
    cb08:	28ffdd0e 	bge	r5,r3,ca80 <__alt_data_end+0xf000ca80>
    cb0c:	01420034 	movhi	r5,2048
    cb10:	29496d04 	addi	r5,r5,9652
    cb14:	29400017 	ldw	r5,0(r5)
    cb18:	18c00054 	ori	r3,r3,1
    cb1c:	20c00115 	stw	r3,4(r4)
    cb20:	00c20234 	movhi	r3,2056
    cb24:	1145c83a 	sub	r2,r2,r5
    cb28:	18fe1b04 	addi	r3,r3,-1940
    cb2c:	18800015 	stw	r2,0(r3)
    cb30:	003fd306 	br	ca80 <__alt_data_end+0xf000ca80>

0000cb34 <_free_r>:
    cb34:	28004126 	beq	r5,zero,cc3c <_free_r+0x108>
    cb38:	defffd04 	addi	sp,sp,-12
    cb3c:	dc400115 	stw	r17,4(sp)
    cb40:	dc000015 	stw	r16,0(sp)
    cb44:	2023883a 	mov	r17,r4
    cb48:	2821883a 	mov	r16,r5
    cb4c:	dfc00215 	stw	ra,8(sp)
    cb50:	0012a8c0 	call	12a8c <__malloc_lock>
    cb54:	81ffff17 	ldw	r7,-4(r16)
    cb58:	00bfff84 	movi	r2,-2
    cb5c:	01020034 	movhi	r4,2048
    cb60:	81bffe04 	addi	r6,r16,-8
    cb64:	3884703a 	and	r2,r7,r2
    cb68:	2102fd04 	addi	r4,r4,3060
    cb6c:	308b883a 	add	r5,r6,r2
    cb70:	2a400117 	ldw	r9,4(r5)
    cb74:	22000217 	ldw	r8,8(r4)
    cb78:	00ffff04 	movi	r3,-4
    cb7c:	48c6703a 	and	r3,r9,r3
    cb80:	2a005726 	beq	r5,r8,cce0 <_free_r+0x1ac>
    cb84:	28c00115 	stw	r3,4(r5)
    cb88:	39c0004c 	andi	r7,r7,1
    cb8c:	3800091e 	bne	r7,zero,cbb4 <_free_r+0x80>
    cb90:	823ffe17 	ldw	r8,-8(r16)
    cb94:	22400204 	addi	r9,r4,8
    cb98:	320dc83a 	sub	r6,r6,r8
    cb9c:	31c00217 	ldw	r7,8(r6)
    cba0:	1205883a 	add	r2,r2,r8
    cba4:	3a406526 	beq	r7,r9,cd3c <_free_r+0x208>
    cba8:	32000317 	ldw	r8,12(r6)
    cbac:	3a000315 	stw	r8,12(r7)
    cbb0:	41c00215 	stw	r7,8(r8)
    cbb4:	28cf883a 	add	r7,r5,r3
    cbb8:	39c00117 	ldw	r7,4(r7)
    cbbc:	39c0004c 	andi	r7,r7,1
    cbc0:	38003a26 	beq	r7,zero,ccac <_free_r+0x178>
    cbc4:	10c00054 	ori	r3,r2,1
    cbc8:	30c00115 	stw	r3,4(r6)
    cbcc:	3087883a 	add	r3,r6,r2
    cbd0:	18800015 	stw	r2,0(r3)
    cbd4:	00c07fc4 	movi	r3,511
    cbd8:	18801936 	bltu	r3,r2,cc40 <_free_r+0x10c>
    cbdc:	1004d0fa 	srli	r2,r2,3
    cbe0:	01c00044 	movi	r7,1
    cbe4:	21400117 	ldw	r5,4(r4)
    cbe8:	10c00044 	addi	r3,r2,1
    cbec:	18c7883a 	add	r3,r3,r3
    cbf0:	1005d0ba 	srai	r2,r2,2
    cbf4:	18c7883a 	add	r3,r3,r3
    cbf8:	18c7883a 	add	r3,r3,r3
    cbfc:	1907883a 	add	r3,r3,r4
    cc00:	3884983a 	sll	r2,r7,r2
    cc04:	19c00017 	ldw	r7,0(r3)
    cc08:	1a3ffe04 	addi	r8,r3,-8
    cc0c:	1144b03a 	or	r2,r2,r5
    cc10:	32000315 	stw	r8,12(r6)
    cc14:	31c00215 	stw	r7,8(r6)
    cc18:	20800115 	stw	r2,4(r4)
    cc1c:	19800015 	stw	r6,0(r3)
    cc20:	39800315 	stw	r6,12(r7)
    cc24:	8809883a 	mov	r4,r17
    cc28:	dfc00217 	ldw	ra,8(sp)
    cc2c:	dc400117 	ldw	r17,4(sp)
    cc30:	dc000017 	ldw	r16,0(sp)
    cc34:	dec00304 	addi	sp,sp,12
    cc38:	0012ab01 	jmpi	12ab0 <__malloc_unlock>
    cc3c:	f800283a 	ret
    cc40:	100ad27a 	srli	r5,r2,9
    cc44:	00c00104 	movi	r3,4
    cc48:	19404a36 	bltu	r3,r5,cd74 <_free_r+0x240>
    cc4c:	100ad1ba 	srli	r5,r2,6
    cc50:	28c00e44 	addi	r3,r5,57
    cc54:	18c7883a 	add	r3,r3,r3
    cc58:	29400e04 	addi	r5,r5,56
    cc5c:	18c7883a 	add	r3,r3,r3
    cc60:	18c7883a 	add	r3,r3,r3
    cc64:	1909883a 	add	r4,r3,r4
    cc68:	20c00017 	ldw	r3,0(r4)
    cc6c:	01c20034 	movhi	r7,2048
    cc70:	213ffe04 	addi	r4,r4,-8
    cc74:	39c2fd04 	addi	r7,r7,3060
    cc78:	20c04426 	beq	r4,r3,cd8c <_free_r+0x258>
    cc7c:	01ffff04 	movi	r7,-4
    cc80:	19400117 	ldw	r5,4(r3)
    cc84:	29ca703a 	and	r5,r5,r7
    cc88:	1140022e 	bgeu	r2,r5,cc94 <_free_r+0x160>
    cc8c:	18c00217 	ldw	r3,8(r3)
    cc90:	20fffb1e 	bne	r4,r3,cc80 <__alt_data_end+0xf000cc80>
    cc94:	19000317 	ldw	r4,12(r3)
    cc98:	31000315 	stw	r4,12(r6)
    cc9c:	30c00215 	stw	r3,8(r6)
    cca0:	21800215 	stw	r6,8(r4)
    cca4:	19800315 	stw	r6,12(r3)
    cca8:	003fde06 	br	cc24 <__alt_data_end+0xf000cc24>
    ccac:	29c00217 	ldw	r7,8(r5)
    ccb0:	10c5883a 	add	r2,r2,r3
    ccb4:	00c20034 	movhi	r3,2048
    ccb8:	18c2ff04 	addi	r3,r3,3068
    ccbc:	38c03b26 	beq	r7,r3,cdac <_free_r+0x278>
    ccc0:	2a000317 	ldw	r8,12(r5)
    ccc4:	11400054 	ori	r5,r2,1
    ccc8:	3087883a 	add	r3,r6,r2
    cccc:	3a000315 	stw	r8,12(r7)
    ccd0:	41c00215 	stw	r7,8(r8)
    ccd4:	31400115 	stw	r5,4(r6)
    ccd8:	18800015 	stw	r2,0(r3)
    ccdc:	003fbd06 	br	cbd4 <__alt_data_end+0xf000cbd4>
    cce0:	39c0004c 	andi	r7,r7,1
    cce4:	10c5883a 	add	r2,r2,r3
    cce8:	3800071e 	bne	r7,zero,cd08 <_free_r+0x1d4>
    ccec:	81fffe17 	ldw	r7,-8(r16)
    ccf0:	31cdc83a 	sub	r6,r6,r7
    ccf4:	30c00317 	ldw	r3,12(r6)
    ccf8:	31400217 	ldw	r5,8(r6)
    ccfc:	11c5883a 	add	r2,r2,r7
    cd00:	28c00315 	stw	r3,12(r5)
    cd04:	19400215 	stw	r5,8(r3)
    cd08:	10c00054 	ori	r3,r2,1
    cd0c:	30c00115 	stw	r3,4(r6)
    cd10:	00c20034 	movhi	r3,2048
    cd14:	18c96e04 	addi	r3,r3,9656
    cd18:	18c00017 	ldw	r3,0(r3)
    cd1c:	21800215 	stw	r6,8(r4)
    cd20:	10ffc036 	bltu	r2,r3,cc24 <__alt_data_end+0xf000cc24>
    cd24:	00820034 	movhi	r2,2048
    cd28:	1089a004 	addi	r2,r2,9856
    cd2c:	11400017 	ldw	r5,0(r2)
    cd30:	8809883a 	mov	r4,r17
    cd34:	000ca100 	call	ca10 <_malloc_trim_r>
    cd38:	003fba06 	br	cc24 <__alt_data_end+0xf000cc24>
    cd3c:	28c9883a 	add	r4,r5,r3
    cd40:	21000117 	ldw	r4,4(r4)
    cd44:	2100004c 	andi	r4,r4,1
    cd48:	2000391e 	bne	r4,zero,ce30 <_free_r+0x2fc>
    cd4c:	29c00217 	ldw	r7,8(r5)
    cd50:	29000317 	ldw	r4,12(r5)
    cd54:	1885883a 	add	r2,r3,r2
    cd58:	10c00054 	ori	r3,r2,1
    cd5c:	39000315 	stw	r4,12(r7)
    cd60:	21c00215 	stw	r7,8(r4)
    cd64:	30c00115 	stw	r3,4(r6)
    cd68:	308d883a 	add	r6,r6,r2
    cd6c:	30800015 	stw	r2,0(r6)
    cd70:	003fac06 	br	cc24 <__alt_data_end+0xf000cc24>
    cd74:	00c00504 	movi	r3,20
    cd78:	19401536 	bltu	r3,r5,cdd0 <_free_r+0x29c>
    cd7c:	28c01704 	addi	r3,r5,92
    cd80:	18c7883a 	add	r3,r3,r3
    cd84:	294016c4 	addi	r5,r5,91
    cd88:	003fb406 	br	cc5c <__alt_data_end+0xf000cc5c>
    cd8c:	280bd0ba 	srai	r5,r5,2
    cd90:	00c00044 	movi	r3,1
    cd94:	38800117 	ldw	r2,4(r7)
    cd98:	194a983a 	sll	r5,r3,r5
    cd9c:	2007883a 	mov	r3,r4
    cda0:	2884b03a 	or	r2,r5,r2
    cda4:	38800115 	stw	r2,4(r7)
    cda8:	003fbb06 	br	cc98 <__alt_data_end+0xf000cc98>
    cdac:	21800515 	stw	r6,20(r4)
    cdb0:	21800415 	stw	r6,16(r4)
    cdb4:	10c00054 	ori	r3,r2,1
    cdb8:	31c00315 	stw	r7,12(r6)
    cdbc:	31c00215 	stw	r7,8(r6)
    cdc0:	30c00115 	stw	r3,4(r6)
    cdc4:	308d883a 	add	r6,r6,r2
    cdc8:	30800015 	stw	r2,0(r6)
    cdcc:	003f9506 	br	cc24 <__alt_data_end+0xf000cc24>
    cdd0:	00c01504 	movi	r3,84
    cdd4:	19400536 	bltu	r3,r5,cdec <_free_r+0x2b8>
    cdd8:	100ad33a 	srli	r5,r2,12
    cddc:	28c01bc4 	addi	r3,r5,111
    cde0:	18c7883a 	add	r3,r3,r3
    cde4:	29401b84 	addi	r5,r5,110
    cde8:	003f9c06 	br	cc5c <__alt_data_end+0xf000cc5c>
    cdec:	00c05504 	movi	r3,340
    cdf0:	19400536 	bltu	r3,r5,ce08 <_free_r+0x2d4>
    cdf4:	100ad3fa 	srli	r5,r2,15
    cdf8:	28c01e04 	addi	r3,r5,120
    cdfc:	18c7883a 	add	r3,r3,r3
    ce00:	29401dc4 	addi	r5,r5,119
    ce04:	003f9506 	br	cc5c <__alt_data_end+0xf000cc5c>
    ce08:	00c15504 	movi	r3,1364
    ce0c:	19400536 	bltu	r3,r5,ce24 <_free_r+0x2f0>
    ce10:	100ad4ba 	srli	r5,r2,18
    ce14:	28c01f44 	addi	r3,r5,125
    ce18:	18c7883a 	add	r3,r3,r3
    ce1c:	29401f04 	addi	r5,r5,124
    ce20:	003f8e06 	br	cc5c <__alt_data_end+0xf000cc5c>
    ce24:	00c03f84 	movi	r3,254
    ce28:	01401f84 	movi	r5,126
    ce2c:	003f8b06 	br	cc5c <__alt_data_end+0xf000cc5c>
    ce30:	10c00054 	ori	r3,r2,1
    ce34:	30c00115 	stw	r3,4(r6)
    ce38:	308d883a 	add	r6,r6,r2
    ce3c:	30800015 	stw	r2,0(r6)
    ce40:	003f7806 	br	cc24 <__alt_data_end+0xf000cc24>

0000ce44 <__sfvwrite_r>:
    ce44:	30800217 	ldw	r2,8(r6)
    ce48:	10006726 	beq	r2,zero,cfe8 <__sfvwrite_r+0x1a4>
    ce4c:	28c0030b 	ldhu	r3,12(r5)
    ce50:	defff404 	addi	sp,sp,-48
    ce54:	dd400715 	stw	r21,28(sp)
    ce58:	dd000615 	stw	r20,24(sp)
    ce5c:	dc000215 	stw	r16,8(sp)
    ce60:	dfc00b15 	stw	ra,44(sp)
    ce64:	df000a15 	stw	fp,40(sp)
    ce68:	ddc00915 	stw	r23,36(sp)
    ce6c:	dd800815 	stw	r22,32(sp)
    ce70:	dcc00515 	stw	r19,20(sp)
    ce74:	dc800415 	stw	r18,16(sp)
    ce78:	dc400315 	stw	r17,12(sp)
    ce7c:	1880020c 	andi	r2,r3,8
    ce80:	2821883a 	mov	r16,r5
    ce84:	202b883a 	mov	r21,r4
    ce88:	3029883a 	mov	r20,r6
    ce8c:	10002726 	beq	r2,zero,cf2c <__sfvwrite_r+0xe8>
    ce90:	28800417 	ldw	r2,16(r5)
    ce94:	10002526 	beq	r2,zero,cf2c <__sfvwrite_r+0xe8>
    ce98:	1880008c 	andi	r2,r3,2
    ce9c:	a4400017 	ldw	r17,0(r20)
    cea0:	10002a26 	beq	r2,zero,cf4c <__sfvwrite_r+0x108>
    cea4:	05a00034 	movhi	r22,32768
    cea8:	0027883a 	mov	r19,zero
    ceac:	0025883a 	mov	r18,zero
    ceb0:	b5bf0004 	addi	r22,r22,-1024
    ceb4:	980d883a 	mov	r6,r19
    ceb8:	a809883a 	mov	r4,r21
    cebc:	90004626 	beq	r18,zero,cfd8 <__sfvwrite_r+0x194>
    cec0:	900f883a 	mov	r7,r18
    cec4:	b480022e 	bgeu	r22,r18,ced0 <__sfvwrite_r+0x8c>
    cec8:	01e00034 	movhi	r7,32768
    cecc:	39ff0004 	addi	r7,r7,-1024
    ced0:	80800917 	ldw	r2,36(r16)
    ced4:	81400717 	ldw	r5,28(r16)
    ced8:	103ee83a 	callr	r2
    cedc:	0080570e 	bge	zero,r2,d03c <__sfvwrite_r+0x1f8>
    cee0:	a0c00217 	ldw	r3,8(r20)
    cee4:	98a7883a 	add	r19,r19,r2
    cee8:	90a5c83a 	sub	r18,r18,r2
    ceec:	1885c83a 	sub	r2,r3,r2
    cef0:	a0800215 	stw	r2,8(r20)
    cef4:	103fef1e 	bne	r2,zero,ceb4 <__alt_data_end+0xf000ceb4>
    cef8:	0005883a 	mov	r2,zero
    cefc:	dfc00b17 	ldw	ra,44(sp)
    cf00:	df000a17 	ldw	fp,40(sp)
    cf04:	ddc00917 	ldw	r23,36(sp)
    cf08:	dd800817 	ldw	r22,32(sp)
    cf0c:	dd400717 	ldw	r21,28(sp)
    cf10:	dd000617 	ldw	r20,24(sp)
    cf14:	dcc00517 	ldw	r19,20(sp)
    cf18:	dc800417 	ldw	r18,16(sp)
    cf1c:	dc400317 	ldw	r17,12(sp)
    cf20:	dc000217 	ldw	r16,8(sp)
    cf24:	dec00c04 	addi	sp,sp,48
    cf28:	f800283a 	ret
    cf2c:	800b883a 	mov	r5,r16
    cf30:	a809883a 	mov	r4,r21
    cf34:	000a9ec0 	call	a9ec <__swsetup_r>
    cf38:	1000eb1e 	bne	r2,zero,d2e8 <__sfvwrite_r+0x4a4>
    cf3c:	80c0030b 	ldhu	r3,12(r16)
    cf40:	a4400017 	ldw	r17,0(r20)
    cf44:	1880008c 	andi	r2,r3,2
    cf48:	103fd61e 	bne	r2,zero,cea4 <__alt_data_end+0xf000cea4>
    cf4c:	1880004c 	andi	r2,r3,1
    cf50:	10003f1e 	bne	r2,zero,d050 <__sfvwrite_r+0x20c>
    cf54:	0039883a 	mov	fp,zero
    cf58:	0025883a 	mov	r18,zero
    cf5c:	90001a26 	beq	r18,zero,cfc8 <__sfvwrite_r+0x184>
    cf60:	1880800c 	andi	r2,r3,512
    cf64:	84c00217 	ldw	r19,8(r16)
    cf68:	10002126 	beq	r2,zero,cff0 <__sfvwrite_r+0x1ac>
    cf6c:	982f883a 	mov	r23,r19
    cf70:	94c09336 	bltu	r18,r19,d1c0 <__sfvwrite_r+0x37c>
    cf74:	1881200c 	andi	r2,r3,1152
    cf78:	10009e1e 	bne	r2,zero,d1f4 <__sfvwrite_r+0x3b0>
    cf7c:	81000017 	ldw	r4,0(r16)
    cf80:	b80d883a 	mov	r6,r23
    cf84:	e00b883a 	mov	r5,fp
    cf88:	000e0100 	call	e010 <memmove>
    cf8c:	80c00217 	ldw	r3,8(r16)
    cf90:	81000017 	ldw	r4,0(r16)
    cf94:	9005883a 	mov	r2,r18
    cf98:	1ce7c83a 	sub	r19,r3,r19
    cf9c:	25cf883a 	add	r7,r4,r23
    cfa0:	84c00215 	stw	r19,8(r16)
    cfa4:	81c00015 	stw	r7,0(r16)
    cfa8:	a0c00217 	ldw	r3,8(r20)
    cfac:	e0b9883a 	add	fp,fp,r2
    cfb0:	90a5c83a 	sub	r18,r18,r2
    cfb4:	18a7c83a 	sub	r19,r3,r2
    cfb8:	a4c00215 	stw	r19,8(r20)
    cfbc:	983fce26 	beq	r19,zero,cef8 <__alt_data_end+0xf000cef8>
    cfc0:	80c0030b 	ldhu	r3,12(r16)
    cfc4:	903fe61e 	bne	r18,zero,cf60 <__alt_data_end+0xf000cf60>
    cfc8:	8f000017 	ldw	fp,0(r17)
    cfcc:	8c800117 	ldw	r18,4(r17)
    cfd0:	8c400204 	addi	r17,r17,8
    cfd4:	003fe106 	br	cf5c <__alt_data_end+0xf000cf5c>
    cfd8:	8cc00017 	ldw	r19,0(r17)
    cfdc:	8c800117 	ldw	r18,4(r17)
    cfe0:	8c400204 	addi	r17,r17,8
    cfe4:	003fb306 	br	ceb4 <__alt_data_end+0xf000ceb4>
    cfe8:	0005883a 	mov	r2,zero
    cfec:	f800283a 	ret
    cff0:	81000017 	ldw	r4,0(r16)
    cff4:	80800417 	ldw	r2,16(r16)
    cff8:	11005736 	bltu	r2,r4,d158 <__sfvwrite_r+0x314>
    cffc:	85c00517 	ldw	r23,20(r16)
    d000:	95c05536 	bltu	r18,r23,d158 <__sfvwrite_r+0x314>
    d004:	00a00034 	movhi	r2,32768
    d008:	10bfffc4 	addi	r2,r2,-1
    d00c:	9009883a 	mov	r4,r18
    d010:	1480012e 	bgeu	r2,r18,d018 <__sfvwrite_r+0x1d4>
    d014:	1009883a 	mov	r4,r2
    d018:	b80b883a 	mov	r5,r23
    d01c:	00080a40 	call	80a4 <__divsi3>
    d020:	15cf383a 	mul	r7,r2,r23
    d024:	81400717 	ldw	r5,28(r16)
    d028:	80800917 	ldw	r2,36(r16)
    d02c:	e00d883a 	mov	r6,fp
    d030:	a809883a 	mov	r4,r21
    d034:	103ee83a 	callr	r2
    d038:	00bfdb16 	blt	zero,r2,cfa8 <__alt_data_end+0xf000cfa8>
    d03c:	8080030b 	ldhu	r2,12(r16)
    d040:	10801014 	ori	r2,r2,64
    d044:	8080030d 	sth	r2,12(r16)
    d048:	00bfffc4 	movi	r2,-1
    d04c:	003fab06 	br	cefc <__alt_data_end+0xf000cefc>
    d050:	0027883a 	mov	r19,zero
    d054:	0011883a 	mov	r8,zero
    d058:	0039883a 	mov	fp,zero
    d05c:	0025883a 	mov	r18,zero
    d060:	90001f26 	beq	r18,zero,d0e0 <__sfvwrite_r+0x29c>
    d064:	40005a26 	beq	r8,zero,d1d0 <__sfvwrite_r+0x38c>
    d068:	982d883a 	mov	r22,r19
    d06c:	94c0012e 	bgeu	r18,r19,d074 <__sfvwrite_r+0x230>
    d070:	902d883a 	mov	r22,r18
    d074:	81000017 	ldw	r4,0(r16)
    d078:	80800417 	ldw	r2,16(r16)
    d07c:	b02f883a 	mov	r23,r22
    d080:	81c00517 	ldw	r7,20(r16)
    d084:	1100032e 	bgeu	r2,r4,d094 <__sfvwrite_r+0x250>
    d088:	80c00217 	ldw	r3,8(r16)
    d08c:	38c7883a 	add	r3,r7,r3
    d090:	1d801816 	blt	r3,r22,d0f4 <__sfvwrite_r+0x2b0>
    d094:	b1c03e16 	blt	r22,r7,d190 <__sfvwrite_r+0x34c>
    d098:	80800917 	ldw	r2,36(r16)
    d09c:	81400717 	ldw	r5,28(r16)
    d0a0:	e00d883a 	mov	r6,fp
    d0a4:	da000115 	stw	r8,4(sp)
    d0a8:	a809883a 	mov	r4,r21
    d0ac:	103ee83a 	callr	r2
    d0b0:	102f883a 	mov	r23,r2
    d0b4:	da000117 	ldw	r8,4(sp)
    d0b8:	00bfe00e 	bge	zero,r2,d03c <__alt_data_end+0xf000d03c>
    d0bc:	9de7c83a 	sub	r19,r19,r23
    d0c0:	98001f26 	beq	r19,zero,d140 <__sfvwrite_r+0x2fc>
    d0c4:	a0800217 	ldw	r2,8(r20)
    d0c8:	e5f9883a 	add	fp,fp,r23
    d0cc:	95e5c83a 	sub	r18,r18,r23
    d0d0:	15efc83a 	sub	r23,r2,r23
    d0d4:	a5c00215 	stw	r23,8(r20)
    d0d8:	b83f8726 	beq	r23,zero,cef8 <__alt_data_end+0xf000cef8>
    d0dc:	903fe11e 	bne	r18,zero,d064 <__alt_data_end+0xf000d064>
    d0e0:	8f000017 	ldw	fp,0(r17)
    d0e4:	8c800117 	ldw	r18,4(r17)
    d0e8:	0011883a 	mov	r8,zero
    d0ec:	8c400204 	addi	r17,r17,8
    d0f0:	003fdb06 	br	d060 <__alt_data_end+0xf000d060>
    d0f4:	180d883a 	mov	r6,r3
    d0f8:	e00b883a 	mov	r5,fp
    d0fc:	da000115 	stw	r8,4(sp)
    d100:	d8c00015 	stw	r3,0(sp)
    d104:	000e0100 	call	e010 <memmove>
    d108:	d8c00017 	ldw	r3,0(sp)
    d10c:	80800017 	ldw	r2,0(r16)
    d110:	800b883a 	mov	r5,r16
    d114:	a809883a 	mov	r4,r21
    d118:	10c5883a 	add	r2,r2,r3
    d11c:	80800015 	stw	r2,0(r16)
    d120:	d8c00015 	stw	r3,0(sp)
    d124:	000c5e40 	call	c5e4 <_fflush_r>
    d128:	d8c00017 	ldw	r3,0(sp)
    d12c:	da000117 	ldw	r8,4(sp)
    d130:	103fc21e 	bne	r2,zero,d03c <__alt_data_end+0xf000d03c>
    d134:	182f883a 	mov	r23,r3
    d138:	9de7c83a 	sub	r19,r19,r23
    d13c:	983fe11e 	bne	r19,zero,d0c4 <__alt_data_end+0xf000d0c4>
    d140:	800b883a 	mov	r5,r16
    d144:	a809883a 	mov	r4,r21
    d148:	000c5e40 	call	c5e4 <_fflush_r>
    d14c:	103fbb1e 	bne	r2,zero,d03c <__alt_data_end+0xf000d03c>
    d150:	0011883a 	mov	r8,zero
    d154:	003fdb06 	br	d0c4 <__alt_data_end+0xf000d0c4>
    d158:	94c0012e 	bgeu	r18,r19,d160 <__sfvwrite_r+0x31c>
    d15c:	9027883a 	mov	r19,r18
    d160:	980d883a 	mov	r6,r19
    d164:	e00b883a 	mov	r5,fp
    d168:	000e0100 	call	e010 <memmove>
    d16c:	80800217 	ldw	r2,8(r16)
    d170:	80c00017 	ldw	r3,0(r16)
    d174:	14c5c83a 	sub	r2,r2,r19
    d178:	1cc7883a 	add	r3,r3,r19
    d17c:	80800215 	stw	r2,8(r16)
    d180:	80c00015 	stw	r3,0(r16)
    d184:	10004326 	beq	r2,zero,d294 <__sfvwrite_r+0x450>
    d188:	9805883a 	mov	r2,r19
    d18c:	003f8606 	br	cfa8 <__alt_data_end+0xf000cfa8>
    d190:	b00d883a 	mov	r6,r22
    d194:	e00b883a 	mov	r5,fp
    d198:	da000115 	stw	r8,4(sp)
    d19c:	000e0100 	call	e010 <memmove>
    d1a0:	80800217 	ldw	r2,8(r16)
    d1a4:	80c00017 	ldw	r3,0(r16)
    d1a8:	da000117 	ldw	r8,4(sp)
    d1ac:	1585c83a 	sub	r2,r2,r22
    d1b0:	1dad883a 	add	r22,r3,r22
    d1b4:	80800215 	stw	r2,8(r16)
    d1b8:	85800015 	stw	r22,0(r16)
    d1bc:	003fbf06 	br	d0bc <__alt_data_end+0xf000d0bc>
    d1c0:	81000017 	ldw	r4,0(r16)
    d1c4:	9027883a 	mov	r19,r18
    d1c8:	902f883a 	mov	r23,r18
    d1cc:	003f6c06 	br	cf80 <__alt_data_end+0xf000cf80>
    d1d0:	900d883a 	mov	r6,r18
    d1d4:	01400284 	movi	r5,10
    d1d8:	e009883a 	mov	r4,fp
    d1dc:	000df2c0 	call	df2c <memchr>
    d1e0:	10003e26 	beq	r2,zero,d2dc <__sfvwrite_r+0x498>
    d1e4:	10800044 	addi	r2,r2,1
    d1e8:	1727c83a 	sub	r19,r2,fp
    d1ec:	02000044 	movi	r8,1
    d1f0:	003f9d06 	br	d068 <__alt_data_end+0xf000d068>
    d1f4:	80800517 	ldw	r2,20(r16)
    d1f8:	81400417 	ldw	r5,16(r16)
    d1fc:	81c00017 	ldw	r7,0(r16)
    d200:	10a7883a 	add	r19,r2,r2
    d204:	9885883a 	add	r2,r19,r2
    d208:	1026d7fa 	srli	r19,r2,31
    d20c:	396dc83a 	sub	r22,r7,r5
    d210:	b1000044 	addi	r4,r22,1
    d214:	9885883a 	add	r2,r19,r2
    d218:	1027d07a 	srai	r19,r2,1
    d21c:	2485883a 	add	r2,r4,r18
    d220:	980d883a 	mov	r6,r19
    d224:	9880022e 	bgeu	r19,r2,d230 <__sfvwrite_r+0x3ec>
    d228:	1027883a 	mov	r19,r2
    d22c:	100d883a 	mov	r6,r2
    d230:	18c1000c 	andi	r3,r3,1024
    d234:	18001c26 	beq	r3,zero,d2a8 <__sfvwrite_r+0x464>
    d238:	300b883a 	mov	r5,r6
    d23c:	a809883a 	mov	r4,r21
    d240:	000d7200 	call	d720 <_malloc_r>
    d244:	102f883a 	mov	r23,r2
    d248:	10002926 	beq	r2,zero,d2f0 <__sfvwrite_r+0x4ac>
    d24c:	81400417 	ldw	r5,16(r16)
    d250:	b00d883a 	mov	r6,r22
    d254:	1009883a 	mov	r4,r2
    d258:	00082d40 	call	82d4 <memcpy>
    d25c:	8080030b 	ldhu	r2,12(r16)
    d260:	00fedfc4 	movi	r3,-1153
    d264:	10c4703a 	and	r2,r2,r3
    d268:	10802014 	ori	r2,r2,128
    d26c:	8080030d 	sth	r2,12(r16)
    d270:	bd89883a 	add	r4,r23,r22
    d274:	9d8fc83a 	sub	r7,r19,r22
    d278:	85c00415 	stw	r23,16(r16)
    d27c:	84c00515 	stw	r19,20(r16)
    d280:	81000015 	stw	r4,0(r16)
    d284:	9027883a 	mov	r19,r18
    d288:	81c00215 	stw	r7,8(r16)
    d28c:	902f883a 	mov	r23,r18
    d290:	003f3b06 	br	cf80 <__alt_data_end+0xf000cf80>
    d294:	800b883a 	mov	r5,r16
    d298:	a809883a 	mov	r4,r21
    d29c:	000c5e40 	call	c5e4 <_fflush_r>
    d2a0:	103fb926 	beq	r2,zero,d188 <__alt_data_end+0xf000d188>
    d2a4:	003f6506 	br	d03c <__alt_data_end+0xf000d03c>
    d2a8:	a809883a 	mov	r4,r21
    d2ac:	000f1680 	call	f168 <_realloc_r>
    d2b0:	102f883a 	mov	r23,r2
    d2b4:	103fee1e 	bne	r2,zero,d270 <__alt_data_end+0xf000d270>
    d2b8:	81400417 	ldw	r5,16(r16)
    d2bc:	a809883a 	mov	r4,r21
    d2c0:	000cb340 	call	cb34 <_free_r>
    d2c4:	8080030b 	ldhu	r2,12(r16)
    d2c8:	00ffdfc4 	movi	r3,-129
    d2cc:	1884703a 	and	r2,r3,r2
    d2d0:	00c00304 	movi	r3,12
    d2d4:	a8c00015 	stw	r3,0(r21)
    d2d8:	003f5906 	br	d040 <__alt_data_end+0xf000d040>
    d2dc:	94c00044 	addi	r19,r18,1
    d2e0:	02000044 	movi	r8,1
    d2e4:	003f6006 	br	d068 <__alt_data_end+0xf000d068>
    d2e8:	00bfffc4 	movi	r2,-1
    d2ec:	003f0306 	br	cefc <__alt_data_end+0xf000cefc>
    d2f0:	00800304 	movi	r2,12
    d2f4:	a8800015 	stw	r2,0(r21)
    d2f8:	8080030b 	ldhu	r2,12(r16)
    d2fc:	003f5006 	br	d040 <__alt_data_end+0xf000d040>

0000d300 <_fwalk>:
    d300:	defff704 	addi	sp,sp,-36
    d304:	dd000415 	stw	r20,16(sp)
    d308:	dfc00815 	stw	ra,32(sp)
    d30c:	ddc00715 	stw	r23,28(sp)
    d310:	dd800615 	stw	r22,24(sp)
    d314:	dd400515 	stw	r21,20(sp)
    d318:	dcc00315 	stw	r19,12(sp)
    d31c:	dc800215 	stw	r18,8(sp)
    d320:	dc400115 	stw	r17,4(sp)
    d324:	dc000015 	stw	r16,0(sp)
    d328:	2500b804 	addi	r20,r4,736
    d32c:	a0002326 	beq	r20,zero,d3bc <_fwalk+0xbc>
    d330:	282b883a 	mov	r21,r5
    d334:	002f883a 	mov	r23,zero
    d338:	05800044 	movi	r22,1
    d33c:	04ffffc4 	movi	r19,-1
    d340:	a4400117 	ldw	r17,4(r20)
    d344:	a4800217 	ldw	r18,8(r20)
    d348:	8c7fffc4 	addi	r17,r17,-1
    d34c:	88000d16 	blt	r17,zero,d384 <_fwalk+0x84>
    d350:	94000304 	addi	r16,r18,12
    d354:	94800384 	addi	r18,r18,14
    d358:	8080000b 	ldhu	r2,0(r16)
    d35c:	8c7fffc4 	addi	r17,r17,-1
    d360:	813ffd04 	addi	r4,r16,-12
    d364:	b080042e 	bgeu	r22,r2,d378 <_fwalk+0x78>
    d368:	9080000f 	ldh	r2,0(r18)
    d36c:	14c00226 	beq	r2,r19,d378 <_fwalk+0x78>
    d370:	a83ee83a 	callr	r21
    d374:	b8aeb03a 	or	r23,r23,r2
    d378:	84001a04 	addi	r16,r16,104
    d37c:	94801a04 	addi	r18,r18,104
    d380:	8cfff51e 	bne	r17,r19,d358 <__alt_data_end+0xf000d358>
    d384:	a5000017 	ldw	r20,0(r20)
    d388:	a03fed1e 	bne	r20,zero,d340 <__alt_data_end+0xf000d340>
    d38c:	b805883a 	mov	r2,r23
    d390:	dfc00817 	ldw	ra,32(sp)
    d394:	ddc00717 	ldw	r23,28(sp)
    d398:	dd800617 	ldw	r22,24(sp)
    d39c:	dd400517 	ldw	r21,20(sp)
    d3a0:	dd000417 	ldw	r20,16(sp)
    d3a4:	dcc00317 	ldw	r19,12(sp)
    d3a8:	dc800217 	ldw	r18,8(sp)
    d3ac:	dc400117 	ldw	r17,4(sp)
    d3b0:	dc000017 	ldw	r16,0(sp)
    d3b4:	dec00904 	addi	sp,sp,36
    d3b8:	f800283a 	ret
    d3bc:	002f883a 	mov	r23,zero
    d3c0:	003ff206 	br	d38c <__alt_data_end+0xf000d38c>

0000d3c4 <_fwalk_reent>:
    d3c4:	defff704 	addi	sp,sp,-36
    d3c8:	dd000415 	stw	r20,16(sp)
    d3cc:	dfc00815 	stw	ra,32(sp)
    d3d0:	ddc00715 	stw	r23,28(sp)
    d3d4:	dd800615 	stw	r22,24(sp)
    d3d8:	dd400515 	stw	r21,20(sp)
    d3dc:	dcc00315 	stw	r19,12(sp)
    d3e0:	dc800215 	stw	r18,8(sp)
    d3e4:	dc400115 	stw	r17,4(sp)
    d3e8:	dc000015 	stw	r16,0(sp)
    d3ec:	2500b804 	addi	r20,r4,736
    d3f0:	a0002326 	beq	r20,zero,d480 <_fwalk_reent+0xbc>
    d3f4:	282b883a 	mov	r21,r5
    d3f8:	2027883a 	mov	r19,r4
    d3fc:	002f883a 	mov	r23,zero
    d400:	05800044 	movi	r22,1
    d404:	04bfffc4 	movi	r18,-1
    d408:	a4400117 	ldw	r17,4(r20)
    d40c:	a4000217 	ldw	r16,8(r20)
    d410:	8c7fffc4 	addi	r17,r17,-1
    d414:	88000c16 	blt	r17,zero,d448 <_fwalk_reent+0x84>
    d418:	84000304 	addi	r16,r16,12
    d41c:	8080000b 	ldhu	r2,0(r16)
    d420:	8c7fffc4 	addi	r17,r17,-1
    d424:	817ffd04 	addi	r5,r16,-12
    d428:	b080052e 	bgeu	r22,r2,d440 <_fwalk_reent+0x7c>
    d42c:	8080008f 	ldh	r2,2(r16)
    d430:	9809883a 	mov	r4,r19
    d434:	14800226 	beq	r2,r18,d440 <_fwalk_reent+0x7c>
    d438:	a83ee83a 	callr	r21
    d43c:	b8aeb03a 	or	r23,r23,r2
    d440:	84001a04 	addi	r16,r16,104
    d444:	8cbff51e 	bne	r17,r18,d41c <__alt_data_end+0xf000d41c>
    d448:	a5000017 	ldw	r20,0(r20)
    d44c:	a03fee1e 	bne	r20,zero,d408 <__alt_data_end+0xf000d408>
    d450:	b805883a 	mov	r2,r23
    d454:	dfc00817 	ldw	ra,32(sp)
    d458:	ddc00717 	ldw	r23,28(sp)
    d45c:	dd800617 	ldw	r22,24(sp)
    d460:	dd400517 	ldw	r21,20(sp)
    d464:	dd000417 	ldw	r20,16(sp)
    d468:	dcc00317 	ldw	r19,12(sp)
    d46c:	dc800217 	ldw	r18,8(sp)
    d470:	dc400117 	ldw	r17,4(sp)
    d474:	dc000017 	ldw	r16,0(sp)
    d478:	dec00904 	addi	sp,sp,36
    d47c:	f800283a 	ret
    d480:	002f883a 	mov	r23,zero
    d484:	003ff206 	br	d450 <__alt_data_end+0xf000d450>

0000d488 <_setlocale_r>:
    d488:	30001b26 	beq	r6,zero,d4f8 <_setlocale_r+0x70>
    d48c:	01420034 	movhi	r5,2048
    d490:	defffe04 	addi	sp,sp,-8
    d494:	2940a804 	addi	r5,r5,672
    d498:	3009883a 	mov	r4,r6
    d49c:	dc000015 	stw	r16,0(sp)
    d4a0:	dfc00115 	stw	ra,4(sp)
    d4a4:	3021883a 	mov	r16,r6
    d4a8:	000f8d00 	call	f8d0 <strcmp>
    d4ac:	1000061e 	bne	r2,zero,d4c8 <_setlocale_r+0x40>
    d4b0:	00820034 	movhi	r2,2048
    d4b4:	1080a704 	addi	r2,r2,668
    d4b8:	dfc00117 	ldw	ra,4(sp)
    d4bc:	dc000017 	ldw	r16,0(sp)
    d4c0:	dec00204 	addi	sp,sp,8
    d4c4:	f800283a 	ret
    d4c8:	01420034 	movhi	r5,2048
    d4cc:	2940a704 	addi	r5,r5,668
    d4d0:	8009883a 	mov	r4,r16
    d4d4:	000f8d00 	call	f8d0 <strcmp>
    d4d8:	103ff526 	beq	r2,zero,d4b0 <__alt_data_end+0xf000d4b0>
    d4dc:	01420034 	movhi	r5,2048
    d4e0:	29409204 	addi	r5,r5,584
    d4e4:	8009883a 	mov	r4,r16
    d4e8:	000f8d00 	call	f8d0 <strcmp>
    d4ec:	103ff026 	beq	r2,zero,d4b0 <__alt_data_end+0xf000d4b0>
    d4f0:	0005883a 	mov	r2,zero
    d4f4:	003ff006 	br	d4b8 <__alt_data_end+0xf000d4b8>
    d4f8:	00820034 	movhi	r2,2048
    d4fc:	1080a704 	addi	r2,r2,668
    d500:	f800283a 	ret

0000d504 <__locale_charset>:
    d504:	00820034 	movhi	r2,2048
    d508:	1082e704 	addi	r2,r2,2972
    d50c:	f800283a 	ret

0000d510 <__locale_mb_cur_max>:
    d510:	00820034 	movhi	r2,2048
    d514:	10896c04 	addi	r2,r2,9648
    d518:	10800017 	ldw	r2,0(r2)
    d51c:	f800283a 	ret

0000d520 <__locale_msgcharset>:
    d520:	00820034 	movhi	r2,2048
    d524:	1082df04 	addi	r2,r2,2940
    d528:	f800283a 	ret

0000d52c <__locale_cjk_lang>:
    d52c:	0005883a 	mov	r2,zero
    d530:	f800283a 	ret

0000d534 <_localeconv_r>:
    d534:	00820034 	movhi	r2,2048
    d538:	1082ef04 	addi	r2,r2,3004
    d53c:	f800283a 	ret

0000d540 <setlocale>:
    d540:	00820034 	movhi	r2,2048
    d544:	10896b04 	addi	r2,r2,9644
    d548:	280d883a 	mov	r6,r5
    d54c:	200b883a 	mov	r5,r4
    d550:	11000017 	ldw	r4,0(r2)
    d554:	000d4881 	jmpi	d488 <_setlocale_r>

0000d558 <localeconv>:
    d558:	00820034 	movhi	r2,2048
    d55c:	1082ef04 	addi	r2,r2,3004
    d560:	f800283a 	ret

0000d564 <__smakebuf_r>:
    d564:	2880030b 	ldhu	r2,12(r5)
    d568:	10c0008c 	andi	r3,r2,2
    d56c:	1800411e 	bne	r3,zero,d674 <__smakebuf_r+0x110>
    d570:	deffec04 	addi	sp,sp,-80
    d574:	dc000f15 	stw	r16,60(sp)
    d578:	2821883a 	mov	r16,r5
    d57c:	2940038f 	ldh	r5,14(r5)
    d580:	dc401015 	stw	r17,64(sp)
    d584:	dfc01315 	stw	ra,76(sp)
    d588:	dcc01215 	stw	r19,72(sp)
    d58c:	dc801115 	stw	r18,68(sp)
    d590:	2023883a 	mov	r17,r4
    d594:	28001c16 	blt	r5,zero,d608 <__smakebuf_r+0xa4>
    d598:	d80d883a 	mov	r6,sp
    d59c:	00114780 	call	11478 <_fstat_r>
    d5a0:	10001816 	blt	r2,zero,d604 <__smakebuf_r+0xa0>
    d5a4:	d8800117 	ldw	r2,4(sp)
    d5a8:	00e00014 	movui	r3,32768
    d5ac:	10bc000c 	andi	r2,r2,61440
    d5b0:	14c80020 	cmpeqi	r19,r2,8192
    d5b4:	10c03726 	beq	r2,r3,d694 <__smakebuf_r+0x130>
    d5b8:	80c0030b 	ldhu	r3,12(r16)
    d5bc:	18c20014 	ori	r3,r3,2048
    d5c0:	80c0030d 	sth	r3,12(r16)
    d5c4:	00c80004 	movi	r3,8192
    d5c8:	10c0521e 	bne	r2,r3,d714 <__smakebuf_r+0x1b0>
    d5cc:	8140038f 	ldh	r5,14(r16)
    d5d0:	8809883a 	mov	r4,r17
    d5d4:	00114d40 	call	114d4 <_isatty_r>
    d5d8:	10004c26 	beq	r2,zero,d70c <__smakebuf_r+0x1a8>
    d5dc:	8080030b 	ldhu	r2,12(r16)
    d5e0:	80c010c4 	addi	r3,r16,67
    d5e4:	80c00015 	stw	r3,0(r16)
    d5e8:	10800054 	ori	r2,r2,1
    d5ec:	8080030d 	sth	r2,12(r16)
    d5f0:	00800044 	movi	r2,1
    d5f4:	80c00415 	stw	r3,16(r16)
    d5f8:	80800515 	stw	r2,20(r16)
    d5fc:	04810004 	movi	r18,1024
    d600:	00000706 	br	d620 <__smakebuf_r+0xbc>
    d604:	8080030b 	ldhu	r2,12(r16)
    d608:	10c0200c 	andi	r3,r2,128
    d60c:	18001f1e 	bne	r3,zero,d68c <__smakebuf_r+0x128>
    d610:	04810004 	movi	r18,1024
    d614:	10820014 	ori	r2,r2,2048
    d618:	8080030d 	sth	r2,12(r16)
    d61c:	0027883a 	mov	r19,zero
    d620:	900b883a 	mov	r5,r18
    d624:	8809883a 	mov	r4,r17
    d628:	000d7200 	call	d720 <_malloc_r>
    d62c:	10002c26 	beq	r2,zero,d6e0 <__smakebuf_r+0x17c>
    d630:	80c0030b 	ldhu	r3,12(r16)
    d634:	01000074 	movhi	r4,1
    d638:	21319e04 	addi	r4,r4,-14728
    d63c:	89000f15 	stw	r4,60(r17)
    d640:	18c02014 	ori	r3,r3,128
    d644:	80c0030d 	sth	r3,12(r16)
    d648:	80800015 	stw	r2,0(r16)
    d64c:	80800415 	stw	r2,16(r16)
    d650:	84800515 	stw	r18,20(r16)
    d654:	98001a1e 	bne	r19,zero,d6c0 <__smakebuf_r+0x15c>
    d658:	dfc01317 	ldw	ra,76(sp)
    d65c:	dcc01217 	ldw	r19,72(sp)
    d660:	dc801117 	ldw	r18,68(sp)
    d664:	dc401017 	ldw	r17,64(sp)
    d668:	dc000f17 	ldw	r16,60(sp)
    d66c:	dec01404 	addi	sp,sp,80
    d670:	f800283a 	ret
    d674:	288010c4 	addi	r2,r5,67
    d678:	28800015 	stw	r2,0(r5)
    d67c:	28800415 	stw	r2,16(r5)
    d680:	00800044 	movi	r2,1
    d684:	28800515 	stw	r2,20(r5)
    d688:	f800283a 	ret
    d68c:	04801004 	movi	r18,64
    d690:	003fe006 	br	d614 <__alt_data_end+0xf000d614>
    d694:	81000a17 	ldw	r4,40(r16)
    d698:	00c00074 	movhi	r3,1
    d69c:	18fe1b04 	addi	r3,r3,-1940
    d6a0:	20ffc51e 	bne	r4,r3,d5b8 <__alt_data_end+0xf000d5b8>
    d6a4:	8080030b 	ldhu	r2,12(r16)
    d6a8:	04810004 	movi	r18,1024
    d6ac:	84801315 	stw	r18,76(r16)
    d6b0:	1484b03a 	or	r2,r2,r18
    d6b4:	8080030d 	sth	r2,12(r16)
    d6b8:	0027883a 	mov	r19,zero
    d6bc:	003fd806 	br	d620 <__alt_data_end+0xf000d620>
    d6c0:	8140038f 	ldh	r5,14(r16)
    d6c4:	8809883a 	mov	r4,r17
    d6c8:	00114d40 	call	114d4 <_isatty_r>
    d6cc:	103fe226 	beq	r2,zero,d658 <__alt_data_end+0xf000d658>
    d6d0:	8080030b 	ldhu	r2,12(r16)
    d6d4:	10800054 	ori	r2,r2,1
    d6d8:	8080030d 	sth	r2,12(r16)
    d6dc:	003fde06 	br	d658 <__alt_data_end+0xf000d658>
    d6e0:	8080030b 	ldhu	r2,12(r16)
    d6e4:	10c0800c 	andi	r3,r2,512
    d6e8:	183fdb1e 	bne	r3,zero,d658 <__alt_data_end+0xf000d658>
    d6ec:	10800094 	ori	r2,r2,2
    d6f0:	80c010c4 	addi	r3,r16,67
    d6f4:	8080030d 	sth	r2,12(r16)
    d6f8:	00800044 	movi	r2,1
    d6fc:	80c00015 	stw	r3,0(r16)
    d700:	80c00415 	stw	r3,16(r16)
    d704:	80800515 	stw	r2,20(r16)
    d708:	003fd306 	br	d658 <__alt_data_end+0xf000d658>
    d70c:	04810004 	movi	r18,1024
    d710:	003fc306 	br	d620 <__alt_data_end+0xf000d620>
    d714:	0027883a 	mov	r19,zero
    d718:	04810004 	movi	r18,1024
    d71c:	003fc006 	br	d620 <__alt_data_end+0xf000d620>

0000d720 <_malloc_r>:
    d720:	defff504 	addi	sp,sp,-44
    d724:	dc800315 	stw	r18,12(sp)
    d728:	dfc00a15 	stw	ra,40(sp)
    d72c:	df000915 	stw	fp,36(sp)
    d730:	ddc00815 	stw	r23,32(sp)
    d734:	dd800715 	stw	r22,28(sp)
    d738:	dd400615 	stw	r21,24(sp)
    d73c:	dd000515 	stw	r20,20(sp)
    d740:	dcc00415 	stw	r19,16(sp)
    d744:	dc400215 	stw	r17,8(sp)
    d748:	dc000115 	stw	r16,4(sp)
    d74c:	288002c4 	addi	r2,r5,11
    d750:	00c00584 	movi	r3,22
    d754:	2025883a 	mov	r18,r4
    d758:	18807f2e 	bgeu	r3,r2,d958 <_malloc_r+0x238>
    d75c:	047ffe04 	movi	r17,-8
    d760:	1462703a 	and	r17,r2,r17
    d764:	8800a316 	blt	r17,zero,d9f4 <_malloc_r+0x2d4>
    d768:	8940a236 	bltu	r17,r5,d9f4 <_malloc_r+0x2d4>
    d76c:	0012a8c0 	call	12a8c <__malloc_lock>
    d770:	00807dc4 	movi	r2,503
    d774:	1441e92e 	bgeu	r2,r17,df1c <_malloc_r+0x7fc>
    d778:	8804d27a 	srli	r2,r17,9
    d77c:	1000a126 	beq	r2,zero,da04 <_malloc_r+0x2e4>
    d780:	00c00104 	movi	r3,4
    d784:	18811e36 	bltu	r3,r2,dc00 <_malloc_r+0x4e0>
    d788:	8804d1ba 	srli	r2,r17,6
    d78c:	12000e44 	addi	r8,r2,57
    d790:	11c00e04 	addi	r7,r2,56
    d794:	4209883a 	add	r4,r8,r8
    d798:	04c20034 	movhi	r19,2048
    d79c:	2109883a 	add	r4,r4,r4
    d7a0:	9cc2fd04 	addi	r19,r19,3060
    d7a4:	2109883a 	add	r4,r4,r4
    d7a8:	9909883a 	add	r4,r19,r4
    d7ac:	24000117 	ldw	r16,4(r4)
    d7b0:	213ffe04 	addi	r4,r4,-8
    d7b4:	24009726 	beq	r4,r16,da14 <_malloc_r+0x2f4>
    d7b8:	80800117 	ldw	r2,4(r16)
    d7bc:	01bfff04 	movi	r6,-4
    d7c0:	014003c4 	movi	r5,15
    d7c4:	1184703a 	and	r2,r2,r6
    d7c8:	1447c83a 	sub	r3,r2,r17
    d7cc:	28c00716 	blt	r5,r3,d7ec <_malloc_r+0xcc>
    d7d0:	1800920e 	bge	r3,zero,da1c <_malloc_r+0x2fc>
    d7d4:	84000317 	ldw	r16,12(r16)
    d7d8:	24008e26 	beq	r4,r16,da14 <_malloc_r+0x2f4>
    d7dc:	80800117 	ldw	r2,4(r16)
    d7e0:	1184703a 	and	r2,r2,r6
    d7e4:	1447c83a 	sub	r3,r2,r17
    d7e8:	28fff90e 	bge	r5,r3,d7d0 <__alt_data_end+0xf000d7d0>
    d7ec:	3809883a 	mov	r4,r7
    d7f0:	01820034 	movhi	r6,2048
    d7f4:	9c000417 	ldw	r16,16(r19)
    d7f8:	3182fd04 	addi	r6,r6,3060
    d7fc:	32000204 	addi	r8,r6,8
    d800:	82013426 	beq	r16,r8,dcd4 <_malloc_r+0x5b4>
    d804:	80c00117 	ldw	r3,4(r16)
    d808:	00bfff04 	movi	r2,-4
    d80c:	188e703a 	and	r7,r3,r2
    d810:	3c45c83a 	sub	r2,r7,r17
    d814:	00c003c4 	movi	r3,15
    d818:	18811f16 	blt	r3,r2,dc98 <_malloc_r+0x578>
    d81c:	32000515 	stw	r8,20(r6)
    d820:	32000415 	stw	r8,16(r6)
    d824:	10007f0e 	bge	r2,zero,da24 <_malloc_r+0x304>
    d828:	00807fc4 	movi	r2,511
    d82c:	11c0fd36 	bltu	r2,r7,dc24 <_malloc_r+0x504>
    d830:	3806d0fa 	srli	r3,r7,3
    d834:	01c00044 	movi	r7,1
    d838:	30800117 	ldw	r2,4(r6)
    d83c:	19400044 	addi	r5,r3,1
    d840:	294b883a 	add	r5,r5,r5
    d844:	1807d0ba 	srai	r3,r3,2
    d848:	294b883a 	add	r5,r5,r5
    d84c:	294b883a 	add	r5,r5,r5
    d850:	298b883a 	add	r5,r5,r6
    d854:	38c6983a 	sll	r3,r7,r3
    d858:	29c00017 	ldw	r7,0(r5)
    d85c:	2a7ffe04 	addi	r9,r5,-8
    d860:	1886b03a 	or	r3,r3,r2
    d864:	82400315 	stw	r9,12(r16)
    d868:	81c00215 	stw	r7,8(r16)
    d86c:	30c00115 	stw	r3,4(r6)
    d870:	2c000015 	stw	r16,0(r5)
    d874:	3c000315 	stw	r16,12(r7)
    d878:	2005d0ba 	srai	r2,r4,2
    d87c:	01400044 	movi	r5,1
    d880:	288a983a 	sll	r5,r5,r2
    d884:	19406f36 	bltu	r3,r5,da44 <_malloc_r+0x324>
    d888:	28c4703a 	and	r2,r5,r3
    d88c:	10000a1e 	bne	r2,zero,d8b8 <_malloc_r+0x198>
    d890:	00bfff04 	movi	r2,-4
    d894:	294b883a 	add	r5,r5,r5
    d898:	2088703a 	and	r4,r4,r2
    d89c:	28c4703a 	and	r2,r5,r3
    d8a0:	21000104 	addi	r4,r4,4
    d8a4:	1000041e 	bne	r2,zero,d8b8 <_malloc_r+0x198>
    d8a8:	294b883a 	add	r5,r5,r5
    d8ac:	28c4703a 	and	r2,r5,r3
    d8b0:	21000104 	addi	r4,r4,4
    d8b4:	103ffc26 	beq	r2,zero,d8a8 <__alt_data_end+0xf000d8a8>
    d8b8:	02bfff04 	movi	r10,-4
    d8bc:	024003c4 	movi	r9,15
    d8c0:	21800044 	addi	r6,r4,1
    d8c4:	318d883a 	add	r6,r6,r6
    d8c8:	318d883a 	add	r6,r6,r6
    d8cc:	318d883a 	add	r6,r6,r6
    d8d0:	998d883a 	add	r6,r19,r6
    d8d4:	333ffe04 	addi	r12,r6,-8
    d8d8:	2017883a 	mov	r11,r4
    d8dc:	31800104 	addi	r6,r6,4
    d8e0:	34000017 	ldw	r16,0(r6)
    d8e4:	31fffd04 	addi	r7,r6,-12
    d8e8:	81c0041e 	bne	r16,r7,d8fc <_malloc_r+0x1dc>
    d8ec:	0000fb06 	br	dcdc <_malloc_r+0x5bc>
    d8f0:	1801030e 	bge	r3,zero,dd00 <_malloc_r+0x5e0>
    d8f4:	84000317 	ldw	r16,12(r16)
    d8f8:	81c0f826 	beq	r16,r7,dcdc <_malloc_r+0x5bc>
    d8fc:	80800117 	ldw	r2,4(r16)
    d900:	1284703a 	and	r2,r2,r10
    d904:	1447c83a 	sub	r3,r2,r17
    d908:	48fff90e 	bge	r9,r3,d8f0 <__alt_data_end+0xf000d8f0>
    d90c:	80800317 	ldw	r2,12(r16)
    d910:	81000217 	ldw	r4,8(r16)
    d914:	89400054 	ori	r5,r17,1
    d918:	81400115 	stw	r5,4(r16)
    d91c:	20800315 	stw	r2,12(r4)
    d920:	11000215 	stw	r4,8(r2)
    d924:	8463883a 	add	r17,r16,r17
    d928:	9c400515 	stw	r17,20(r19)
    d92c:	9c400415 	stw	r17,16(r19)
    d930:	18800054 	ori	r2,r3,1
    d934:	88800115 	stw	r2,4(r17)
    d938:	8a000315 	stw	r8,12(r17)
    d93c:	8a000215 	stw	r8,8(r17)
    d940:	88e3883a 	add	r17,r17,r3
    d944:	88c00015 	stw	r3,0(r17)
    d948:	9009883a 	mov	r4,r18
    d94c:	0012ab00 	call	12ab0 <__malloc_unlock>
    d950:	80800204 	addi	r2,r16,8
    d954:	00001b06 	br	d9c4 <_malloc_r+0x2a4>
    d958:	04400404 	movi	r17,16
    d95c:	89402536 	bltu	r17,r5,d9f4 <_malloc_r+0x2d4>
    d960:	0012a8c0 	call	12a8c <__malloc_lock>
    d964:	00800184 	movi	r2,6
    d968:	01000084 	movi	r4,2
    d96c:	04c20034 	movhi	r19,2048
    d970:	1085883a 	add	r2,r2,r2
    d974:	9cc2fd04 	addi	r19,r19,3060
    d978:	1085883a 	add	r2,r2,r2
    d97c:	9885883a 	add	r2,r19,r2
    d980:	14000117 	ldw	r16,4(r2)
    d984:	10fffe04 	addi	r3,r2,-8
    d988:	80c0d926 	beq	r16,r3,dcf0 <_malloc_r+0x5d0>
    d98c:	80c00117 	ldw	r3,4(r16)
    d990:	81000317 	ldw	r4,12(r16)
    d994:	00bfff04 	movi	r2,-4
    d998:	1884703a 	and	r2,r3,r2
    d99c:	81400217 	ldw	r5,8(r16)
    d9a0:	8085883a 	add	r2,r16,r2
    d9a4:	10c00117 	ldw	r3,4(r2)
    d9a8:	29000315 	stw	r4,12(r5)
    d9ac:	21400215 	stw	r5,8(r4)
    d9b0:	18c00054 	ori	r3,r3,1
    d9b4:	10c00115 	stw	r3,4(r2)
    d9b8:	9009883a 	mov	r4,r18
    d9bc:	0012ab00 	call	12ab0 <__malloc_unlock>
    d9c0:	80800204 	addi	r2,r16,8
    d9c4:	dfc00a17 	ldw	ra,40(sp)
    d9c8:	df000917 	ldw	fp,36(sp)
    d9cc:	ddc00817 	ldw	r23,32(sp)
    d9d0:	dd800717 	ldw	r22,28(sp)
    d9d4:	dd400617 	ldw	r21,24(sp)
    d9d8:	dd000517 	ldw	r20,20(sp)
    d9dc:	dcc00417 	ldw	r19,16(sp)
    d9e0:	dc800317 	ldw	r18,12(sp)
    d9e4:	dc400217 	ldw	r17,8(sp)
    d9e8:	dc000117 	ldw	r16,4(sp)
    d9ec:	dec00b04 	addi	sp,sp,44
    d9f0:	f800283a 	ret
    d9f4:	00800304 	movi	r2,12
    d9f8:	90800015 	stw	r2,0(r18)
    d9fc:	0005883a 	mov	r2,zero
    da00:	003ff006 	br	d9c4 <__alt_data_end+0xf000d9c4>
    da04:	01002004 	movi	r4,128
    da08:	02001004 	movi	r8,64
    da0c:	01c00fc4 	movi	r7,63
    da10:	003f6106 	br	d798 <__alt_data_end+0xf000d798>
    da14:	4009883a 	mov	r4,r8
    da18:	003f7506 	br	d7f0 <__alt_data_end+0xf000d7f0>
    da1c:	81000317 	ldw	r4,12(r16)
    da20:	003fde06 	br	d99c <__alt_data_end+0xf000d99c>
    da24:	81c5883a 	add	r2,r16,r7
    da28:	11400117 	ldw	r5,4(r2)
    da2c:	9009883a 	mov	r4,r18
    da30:	29400054 	ori	r5,r5,1
    da34:	11400115 	stw	r5,4(r2)
    da38:	0012ab00 	call	12ab0 <__malloc_unlock>
    da3c:	80800204 	addi	r2,r16,8
    da40:	003fe006 	br	d9c4 <__alt_data_end+0xf000d9c4>
    da44:	9c000217 	ldw	r16,8(r19)
    da48:	00bfff04 	movi	r2,-4
    da4c:	85800117 	ldw	r22,4(r16)
    da50:	b0ac703a 	and	r22,r22,r2
    da54:	b4400336 	bltu	r22,r17,da64 <_malloc_r+0x344>
    da58:	b445c83a 	sub	r2,r22,r17
    da5c:	00c003c4 	movi	r3,15
    da60:	18805d16 	blt	r3,r2,dbd8 <_malloc_r+0x4b8>
    da64:	05c20034 	movhi	r23,2048
    da68:	00820034 	movhi	r2,2048
    da6c:	1089a004 	addi	r2,r2,9856
    da70:	bdc96d04 	addi	r23,r23,9652
    da74:	15400017 	ldw	r21,0(r2)
    da78:	b8c00017 	ldw	r3,0(r23)
    da7c:	00bfffc4 	movi	r2,-1
    da80:	858d883a 	add	r6,r16,r22
    da84:	8d6b883a 	add	r21,r17,r21
    da88:	1880ea26 	beq	r3,r2,de34 <_malloc_r+0x714>
    da8c:	ad4403c4 	addi	r21,r21,4111
    da90:	00bc0004 	movi	r2,-4096
    da94:	a8aa703a 	and	r21,r21,r2
    da98:	a80b883a 	mov	r5,r21
    da9c:	9009883a 	mov	r4,r18
    daa0:	d9800015 	stw	r6,0(sp)
    daa4:	000f7400 	call	f740 <_sbrk_r>
    daa8:	1029883a 	mov	r20,r2
    daac:	00bfffc4 	movi	r2,-1
    dab0:	d9800017 	ldw	r6,0(sp)
    dab4:	a080e826 	beq	r20,r2,de58 <_malloc_r+0x738>
    dab8:	a180a636 	bltu	r20,r6,dd54 <_malloc_r+0x634>
    dabc:	07020234 	movhi	fp,2056
    dac0:	e73e1b04 	addi	fp,fp,-1940
    dac4:	e0800017 	ldw	r2,0(fp)
    dac8:	a887883a 	add	r3,r21,r2
    dacc:	e0c00015 	stw	r3,0(fp)
    dad0:	3500e626 	beq	r6,r20,de6c <_malloc_r+0x74c>
    dad4:	b9000017 	ldw	r4,0(r23)
    dad8:	00bfffc4 	movi	r2,-1
    dadc:	2080ee26 	beq	r4,r2,de98 <_malloc_r+0x778>
    dae0:	a185c83a 	sub	r2,r20,r6
    dae4:	10c5883a 	add	r2,r2,r3
    dae8:	e0800015 	stw	r2,0(fp)
    daec:	a0c001cc 	andi	r3,r20,7
    daf0:	1800bc26 	beq	r3,zero,dde4 <_malloc_r+0x6c4>
    daf4:	a0e9c83a 	sub	r20,r20,r3
    daf8:	00840204 	movi	r2,4104
    dafc:	a5000204 	addi	r20,r20,8
    db00:	10c7c83a 	sub	r3,r2,r3
    db04:	a545883a 	add	r2,r20,r21
    db08:	1083ffcc 	andi	r2,r2,4095
    db0c:	18abc83a 	sub	r21,r3,r2
    db10:	a80b883a 	mov	r5,r21
    db14:	9009883a 	mov	r4,r18
    db18:	000f7400 	call	f740 <_sbrk_r>
    db1c:	00ffffc4 	movi	r3,-1
    db20:	10c0e126 	beq	r2,r3,dea8 <_malloc_r+0x788>
    db24:	1505c83a 	sub	r2,r2,r20
    db28:	1545883a 	add	r2,r2,r21
    db2c:	10800054 	ori	r2,r2,1
    db30:	e0c00017 	ldw	r3,0(fp)
    db34:	9d000215 	stw	r20,8(r19)
    db38:	a0800115 	stw	r2,4(r20)
    db3c:	a8c7883a 	add	r3,r21,r3
    db40:	e0c00015 	stw	r3,0(fp)
    db44:	84c00e26 	beq	r16,r19,db80 <_malloc_r+0x460>
    db48:	018003c4 	movi	r6,15
    db4c:	3580a72e 	bgeu	r6,r22,ddec <_malloc_r+0x6cc>
    db50:	81400117 	ldw	r5,4(r16)
    db54:	013ffe04 	movi	r4,-8
    db58:	b0bffd04 	addi	r2,r22,-12
    db5c:	1104703a 	and	r2,r2,r4
    db60:	2900004c 	andi	r4,r5,1
    db64:	2088b03a 	or	r4,r4,r2
    db68:	81000115 	stw	r4,4(r16)
    db6c:	01400144 	movi	r5,5
    db70:	8089883a 	add	r4,r16,r2
    db74:	21400115 	stw	r5,4(r4)
    db78:	21400215 	stw	r5,8(r4)
    db7c:	3080cd36 	bltu	r6,r2,deb4 <_malloc_r+0x794>
    db80:	00820034 	movhi	r2,2048
    db84:	10899f04 	addi	r2,r2,9852
    db88:	11000017 	ldw	r4,0(r2)
    db8c:	20c0012e 	bgeu	r4,r3,db94 <_malloc_r+0x474>
    db90:	10c00015 	stw	r3,0(r2)
    db94:	00820034 	movhi	r2,2048
    db98:	10899e04 	addi	r2,r2,9848
    db9c:	11000017 	ldw	r4,0(r2)
    dba0:	9c000217 	ldw	r16,8(r19)
    dba4:	20c0012e 	bgeu	r4,r3,dbac <_malloc_r+0x48c>
    dba8:	10c00015 	stw	r3,0(r2)
    dbac:	80c00117 	ldw	r3,4(r16)
    dbb0:	00bfff04 	movi	r2,-4
    dbb4:	1886703a 	and	r3,r3,r2
    dbb8:	1c45c83a 	sub	r2,r3,r17
    dbbc:	1c400236 	bltu	r3,r17,dbc8 <_malloc_r+0x4a8>
    dbc0:	00c003c4 	movi	r3,15
    dbc4:	18800416 	blt	r3,r2,dbd8 <_malloc_r+0x4b8>
    dbc8:	9009883a 	mov	r4,r18
    dbcc:	0012ab00 	call	12ab0 <__malloc_unlock>
    dbd0:	0005883a 	mov	r2,zero
    dbd4:	003f7b06 	br	d9c4 <__alt_data_end+0xf000d9c4>
    dbd8:	88c00054 	ori	r3,r17,1
    dbdc:	80c00115 	stw	r3,4(r16)
    dbe0:	8463883a 	add	r17,r16,r17
    dbe4:	10800054 	ori	r2,r2,1
    dbe8:	9c400215 	stw	r17,8(r19)
    dbec:	88800115 	stw	r2,4(r17)
    dbf0:	9009883a 	mov	r4,r18
    dbf4:	0012ab00 	call	12ab0 <__malloc_unlock>
    dbf8:	80800204 	addi	r2,r16,8
    dbfc:	003f7106 	br	d9c4 <__alt_data_end+0xf000d9c4>
    dc00:	00c00504 	movi	r3,20
    dc04:	18804a2e 	bgeu	r3,r2,dd30 <_malloc_r+0x610>
    dc08:	00c01504 	movi	r3,84
    dc0c:	18806e36 	bltu	r3,r2,ddc8 <_malloc_r+0x6a8>
    dc10:	8804d33a 	srli	r2,r17,12
    dc14:	12001bc4 	addi	r8,r2,111
    dc18:	11c01b84 	addi	r7,r2,110
    dc1c:	4209883a 	add	r4,r8,r8
    dc20:	003edd06 	br	d798 <__alt_data_end+0xf000d798>
    dc24:	3804d27a 	srli	r2,r7,9
    dc28:	00c00104 	movi	r3,4
    dc2c:	1880442e 	bgeu	r3,r2,dd40 <_malloc_r+0x620>
    dc30:	00c00504 	movi	r3,20
    dc34:	18808136 	bltu	r3,r2,de3c <_malloc_r+0x71c>
    dc38:	11401704 	addi	r5,r2,92
    dc3c:	10c016c4 	addi	r3,r2,91
    dc40:	294b883a 	add	r5,r5,r5
    dc44:	294b883a 	add	r5,r5,r5
    dc48:	294b883a 	add	r5,r5,r5
    dc4c:	994b883a 	add	r5,r19,r5
    dc50:	28800017 	ldw	r2,0(r5)
    dc54:	01820034 	movhi	r6,2048
    dc58:	297ffe04 	addi	r5,r5,-8
    dc5c:	3182fd04 	addi	r6,r6,3060
    dc60:	28806526 	beq	r5,r2,ddf8 <_malloc_r+0x6d8>
    dc64:	01bfff04 	movi	r6,-4
    dc68:	10c00117 	ldw	r3,4(r2)
    dc6c:	1986703a 	and	r3,r3,r6
    dc70:	38c0022e 	bgeu	r7,r3,dc7c <_malloc_r+0x55c>
    dc74:	10800217 	ldw	r2,8(r2)
    dc78:	28bffb1e 	bne	r5,r2,dc68 <__alt_data_end+0xf000dc68>
    dc7c:	11400317 	ldw	r5,12(r2)
    dc80:	98c00117 	ldw	r3,4(r19)
    dc84:	81400315 	stw	r5,12(r16)
    dc88:	80800215 	stw	r2,8(r16)
    dc8c:	2c000215 	stw	r16,8(r5)
    dc90:	14000315 	stw	r16,12(r2)
    dc94:	003ef806 	br	d878 <__alt_data_end+0xf000d878>
    dc98:	88c00054 	ori	r3,r17,1
    dc9c:	80c00115 	stw	r3,4(r16)
    dca0:	8463883a 	add	r17,r16,r17
    dca4:	34400515 	stw	r17,20(r6)
    dca8:	34400415 	stw	r17,16(r6)
    dcac:	10c00054 	ori	r3,r2,1
    dcb0:	8a000315 	stw	r8,12(r17)
    dcb4:	8a000215 	stw	r8,8(r17)
    dcb8:	88c00115 	stw	r3,4(r17)
    dcbc:	88a3883a 	add	r17,r17,r2
    dcc0:	88800015 	stw	r2,0(r17)
    dcc4:	9009883a 	mov	r4,r18
    dcc8:	0012ab00 	call	12ab0 <__malloc_unlock>
    dccc:	80800204 	addi	r2,r16,8
    dcd0:	003f3c06 	br	d9c4 <__alt_data_end+0xf000d9c4>
    dcd4:	30c00117 	ldw	r3,4(r6)
    dcd8:	003ee706 	br	d878 <__alt_data_end+0xf000d878>
    dcdc:	5ac00044 	addi	r11,r11,1
    dce0:	588000cc 	andi	r2,r11,3
    dce4:	31800204 	addi	r6,r6,8
    dce8:	103efd1e 	bne	r2,zero,d8e0 <__alt_data_end+0xf000d8e0>
    dcec:	00002406 	br	dd80 <_malloc_r+0x660>
    dcf0:	14000317 	ldw	r16,12(r2)
    dcf4:	143f251e 	bne	r2,r16,d98c <__alt_data_end+0xf000d98c>
    dcf8:	21000084 	addi	r4,r4,2
    dcfc:	003ebc06 	br	d7f0 <__alt_data_end+0xf000d7f0>
    dd00:	8085883a 	add	r2,r16,r2
    dd04:	10c00117 	ldw	r3,4(r2)
    dd08:	81000317 	ldw	r4,12(r16)
    dd0c:	81400217 	ldw	r5,8(r16)
    dd10:	18c00054 	ori	r3,r3,1
    dd14:	10c00115 	stw	r3,4(r2)
    dd18:	29000315 	stw	r4,12(r5)
    dd1c:	21400215 	stw	r5,8(r4)
    dd20:	9009883a 	mov	r4,r18
    dd24:	0012ab00 	call	12ab0 <__malloc_unlock>
    dd28:	80800204 	addi	r2,r16,8
    dd2c:	003f2506 	br	d9c4 <__alt_data_end+0xf000d9c4>
    dd30:	12001704 	addi	r8,r2,92
    dd34:	11c016c4 	addi	r7,r2,91
    dd38:	4209883a 	add	r4,r8,r8
    dd3c:	003e9606 	br	d798 <__alt_data_end+0xf000d798>
    dd40:	3804d1ba 	srli	r2,r7,6
    dd44:	11400e44 	addi	r5,r2,57
    dd48:	10c00e04 	addi	r3,r2,56
    dd4c:	294b883a 	add	r5,r5,r5
    dd50:	003fbc06 	br	dc44 <__alt_data_end+0xf000dc44>
    dd54:	84ff5926 	beq	r16,r19,dabc <__alt_data_end+0xf000dabc>
    dd58:	00820034 	movhi	r2,2048
    dd5c:	1082fd04 	addi	r2,r2,3060
    dd60:	14000217 	ldw	r16,8(r2)
    dd64:	00bfff04 	movi	r2,-4
    dd68:	80c00117 	ldw	r3,4(r16)
    dd6c:	1886703a 	and	r3,r3,r2
    dd70:	003f9106 	br	dbb8 <__alt_data_end+0xf000dbb8>
    dd74:	60800217 	ldw	r2,8(r12)
    dd78:	213fffc4 	addi	r4,r4,-1
    dd7c:	1300651e 	bne	r2,r12,df14 <_malloc_r+0x7f4>
    dd80:	208000cc 	andi	r2,r4,3
    dd84:	633ffe04 	addi	r12,r12,-8
    dd88:	103ffa1e 	bne	r2,zero,dd74 <__alt_data_end+0xf000dd74>
    dd8c:	98800117 	ldw	r2,4(r19)
    dd90:	0146303a 	nor	r3,zero,r5
    dd94:	1884703a 	and	r2,r3,r2
    dd98:	98800115 	stw	r2,4(r19)
    dd9c:	294b883a 	add	r5,r5,r5
    dda0:	117f2836 	bltu	r2,r5,da44 <__alt_data_end+0xf000da44>
    dda4:	283f2726 	beq	r5,zero,da44 <__alt_data_end+0xf000da44>
    dda8:	2886703a 	and	r3,r5,r2
    ddac:	5809883a 	mov	r4,r11
    ddb0:	183ec31e 	bne	r3,zero,d8c0 <__alt_data_end+0xf000d8c0>
    ddb4:	294b883a 	add	r5,r5,r5
    ddb8:	2886703a 	and	r3,r5,r2
    ddbc:	21000104 	addi	r4,r4,4
    ddc0:	183ffc26 	beq	r3,zero,ddb4 <__alt_data_end+0xf000ddb4>
    ddc4:	003ebe06 	br	d8c0 <__alt_data_end+0xf000d8c0>
    ddc8:	00c05504 	movi	r3,340
    ddcc:	18801236 	bltu	r3,r2,de18 <_malloc_r+0x6f8>
    ddd0:	8804d3fa 	srli	r2,r17,15
    ddd4:	12001e04 	addi	r8,r2,120
    ddd8:	11c01dc4 	addi	r7,r2,119
    dddc:	4209883a 	add	r4,r8,r8
    dde0:	003e6d06 	br	d798 <__alt_data_end+0xf000d798>
    dde4:	00c40004 	movi	r3,4096
    dde8:	003f4606 	br	db04 <__alt_data_end+0xf000db04>
    ddec:	00800044 	movi	r2,1
    ddf0:	a0800115 	stw	r2,4(r20)
    ddf4:	003f7406 	br	dbc8 <__alt_data_end+0xf000dbc8>
    ddf8:	1805d0ba 	srai	r2,r3,2
    ddfc:	01c00044 	movi	r7,1
    de00:	30c00117 	ldw	r3,4(r6)
    de04:	388e983a 	sll	r7,r7,r2
    de08:	2805883a 	mov	r2,r5
    de0c:	38c6b03a 	or	r3,r7,r3
    de10:	30c00115 	stw	r3,4(r6)
    de14:	003f9b06 	br	dc84 <__alt_data_end+0xf000dc84>
    de18:	00c15504 	movi	r3,1364
    de1c:	18801a36 	bltu	r3,r2,de88 <_malloc_r+0x768>
    de20:	8804d4ba 	srli	r2,r17,18
    de24:	12001f44 	addi	r8,r2,125
    de28:	11c01f04 	addi	r7,r2,124
    de2c:	4209883a 	add	r4,r8,r8
    de30:	003e5906 	br	d798 <__alt_data_end+0xf000d798>
    de34:	ad400404 	addi	r21,r21,16
    de38:	003f1706 	br	da98 <__alt_data_end+0xf000da98>
    de3c:	00c01504 	movi	r3,84
    de40:	18802336 	bltu	r3,r2,ded0 <_malloc_r+0x7b0>
    de44:	3804d33a 	srli	r2,r7,12
    de48:	11401bc4 	addi	r5,r2,111
    de4c:	10c01b84 	addi	r3,r2,110
    de50:	294b883a 	add	r5,r5,r5
    de54:	003f7b06 	br	dc44 <__alt_data_end+0xf000dc44>
    de58:	9c000217 	ldw	r16,8(r19)
    de5c:	00bfff04 	movi	r2,-4
    de60:	80c00117 	ldw	r3,4(r16)
    de64:	1886703a 	and	r3,r3,r2
    de68:	003f5306 	br	dbb8 <__alt_data_end+0xf000dbb8>
    de6c:	3083ffcc 	andi	r2,r6,4095
    de70:	103f181e 	bne	r2,zero,dad4 <__alt_data_end+0xf000dad4>
    de74:	99000217 	ldw	r4,8(r19)
    de78:	b545883a 	add	r2,r22,r21
    de7c:	10800054 	ori	r2,r2,1
    de80:	20800115 	stw	r2,4(r4)
    de84:	003f3e06 	br	db80 <__alt_data_end+0xf000db80>
    de88:	01003f84 	movi	r4,254
    de8c:	02001fc4 	movi	r8,127
    de90:	01c01f84 	movi	r7,126
    de94:	003e4006 	br	d798 <__alt_data_end+0xf000d798>
    de98:	00820034 	movhi	r2,2048
    de9c:	10896d04 	addi	r2,r2,9652
    dea0:	15000015 	stw	r20,0(r2)
    dea4:	003f1106 	br	daec <__alt_data_end+0xf000daec>
    dea8:	00800044 	movi	r2,1
    deac:	002b883a 	mov	r21,zero
    deb0:	003f1f06 	br	db30 <__alt_data_end+0xf000db30>
    deb4:	81400204 	addi	r5,r16,8
    deb8:	9009883a 	mov	r4,r18
    debc:	000cb340 	call	cb34 <_free_r>
    dec0:	00820234 	movhi	r2,2056
    dec4:	10be1b04 	addi	r2,r2,-1940
    dec8:	10c00017 	ldw	r3,0(r2)
    decc:	003f2c06 	br	db80 <__alt_data_end+0xf000db80>
    ded0:	00c05504 	movi	r3,340
    ded4:	18800536 	bltu	r3,r2,deec <_malloc_r+0x7cc>
    ded8:	3804d3fa 	srli	r2,r7,15
    dedc:	11401e04 	addi	r5,r2,120
    dee0:	10c01dc4 	addi	r3,r2,119
    dee4:	294b883a 	add	r5,r5,r5
    dee8:	003f5606 	br	dc44 <__alt_data_end+0xf000dc44>
    deec:	00c15504 	movi	r3,1364
    def0:	18800536 	bltu	r3,r2,df08 <_malloc_r+0x7e8>
    def4:	3804d4ba 	srli	r2,r7,18
    def8:	11401f44 	addi	r5,r2,125
    defc:	10c01f04 	addi	r3,r2,124
    df00:	294b883a 	add	r5,r5,r5
    df04:	003f4f06 	br	dc44 <__alt_data_end+0xf000dc44>
    df08:	01403f84 	movi	r5,254
    df0c:	00c01f84 	movi	r3,126
    df10:	003f4c06 	br	dc44 <__alt_data_end+0xf000dc44>
    df14:	98800117 	ldw	r2,4(r19)
    df18:	003fa006 	br	dd9c <__alt_data_end+0xf000dd9c>
    df1c:	8808d0fa 	srli	r4,r17,3
    df20:	20800044 	addi	r2,r4,1
    df24:	1085883a 	add	r2,r2,r2
    df28:	003e9006 	br	d96c <__alt_data_end+0xf000d96c>

0000df2c <memchr>:
    df2c:	208000cc 	andi	r2,r4,3
    df30:	280f883a 	mov	r7,r5
    df34:	10003426 	beq	r2,zero,e008 <memchr+0xdc>
    df38:	30bfffc4 	addi	r2,r6,-1
    df3c:	30001a26 	beq	r6,zero,dfa8 <memchr+0x7c>
    df40:	20c00003 	ldbu	r3,0(r4)
    df44:	29803fcc 	andi	r6,r5,255
    df48:	30c0051e 	bne	r6,r3,df60 <memchr+0x34>
    df4c:	00001806 	br	dfb0 <memchr+0x84>
    df50:	10001526 	beq	r2,zero,dfa8 <memchr+0x7c>
    df54:	20c00003 	ldbu	r3,0(r4)
    df58:	10bfffc4 	addi	r2,r2,-1
    df5c:	30c01426 	beq	r6,r3,dfb0 <memchr+0x84>
    df60:	21000044 	addi	r4,r4,1
    df64:	20c000cc 	andi	r3,r4,3
    df68:	183ff91e 	bne	r3,zero,df50 <__alt_data_end+0xf000df50>
    df6c:	020000c4 	movi	r8,3
    df70:	40801136 	bltu	r8,r2,dfb8 <memchr+0x8c>
    df74:	10000c26 	beq	r2,zero,dfa8 <memchr+0x7c>
    df78:	20c00003 	ldbu	r3,0(r4)
    df7c:	29403fcc 	andi	r5,r5,255
    df80:	28c00b26 	beq	r5,r3,dfb0 <memchr+0x84>
    df84:	20c00044 	addi	r3,r4,1
    df88:	39803fcc 	andi	r6,r7,255
    df8c:	2089883a 	add	r4,r4,r2
    df90:	00000306 	br	dfa0 <memchr+0x74>
    df94:	18c00044 	addi	r3,r3,1
    df98:	197fffc3 	ldbu	r5,-1(r3)
    df9c:	31400526 	beq	r6,r5,dfb4 <memchr+0x88>
    dfa0:	1805883a 	mov	r2,r3
    dfa4:	20fffb1e 	bne	r4,r3,df94 <__alt_data_end+0xf000df94>
    dfa8:	0005883a 	mov	r2,zero
    dfac:	f800283a 	ret
    dfb0:	2005883a 	mov	r2,r4
    dfb4:	f800283a 	ret
    dfb8:	28c03fcc 	andi	r3,r5,255
    dfbc:	1812923a 	slli	r9,r3,8
    dfc0:	02ffbff4 	movhi	r11,65279
    dfc4:	02a02074 	movhi	r10,32897
    dfc8:	48d2b03a 	or	r9,r9,r3
    dfcc:	4806943a 	slli	r3,r9,16
    dfd0:	5affbfc4 	addi	r11,r11,-257
    dfd4:	52a02004 	addi	r10,r10,-32640
    dfd8:	48d2b03a 	or	r9,r9,r3
    dfdc:	20c00017 	ldw	r3,0(r4)
    dfe0:	48c6f03a 	xor	r3,r9,r3
    dfe4:	1acd883a 	add	r6,r3,r11
    dfe8:	00c6303a 	nor	r3,zero,r3
    dfec:	30c6703a 	and	r3,r6,r3
    dff0:	1a86703a 	and	r3,r3,r10
    dff4:	183fe01e 	bne	r3,zero,df78 <__alt_data_end+0xf000df78>
    dff8:	10bfff04 	addi	r2,r2,-4
    dffc:	21000104 	addi	r4,r4,4
    e000:	40bff636 	bltu	r8,r2,dfdc <__alt_data_end+0xf000dfdc>
    e004:	003fdb06 	br	df74 <__alt_data_end+0xf000df74>
    e008:	3005883a 	mov	r2,r6
    e00c:	003fd706 	br	df6c <__alt_data_end+0xf000df6c>

0000e010 <memmove>:
    e010:	2005883a 	mov	r2,r4
    e014:	29000b2e 	bgeu	r5,r4,e044 <memmove+0x34>
    e018:	298f883a 	add	r7,r5,r6
    e01c:	21c0092e 	bgeu	r4,r7,e044 <memmove+0x34>
    e020:	2187883a 	add	r3,r4,r6
    e024:	198bc83a 	sub	r5,r3,r6
    e028:	30004826 	beq	r6,zero,e14c <memmove+0x13c>
    e02c:	39ffffc4 	addi	r7,r7,-1
    e030:	39000003 	ldbu	r4,0(r7)
    e034:	18ffffc4 	addi	r3,r3,-1
    e038:	19000005 	stb	r4,0(r3)
    e03c:	28fffb1e 	bne	r5,r3,e02c <__alt_data_end+0xf000e02c>
    e040:	f800283a 	ret
    e044:	00c003c4 	movi	r3,15
    e048:	1980412e 	bgeu	r3,r6,e150 <memmove+0x140>
    e04c:	2886b03a 	or	r3,r5,r2
    e050:	18c000cc 	andi	r3,r3,3
    e054:	1800401e 	bne	r3,zero,e158 <memmove+0x148>
    e058:	33fffc04 	addi	r15,r6,-16
    e05c:	781ed13a 	srli	r15,r15,4
    e060:	28c00104 	addi	r3,r5,4
    e064:	13400104 	addi	r13,r2,4
    e068:	781c913a 	slli	r14,r15,4
    e06c:	2b000204 	addi	r12,r5,8
    e070:	12c00204 	addi	r11,r2,8
    e074:	73800504 	addi	r14,r14,20
    e078:	2a800304 	addi	r10,r5,12
    e07c:	12400304 	addi	r9,r2,12
    e080:	2b9d883a 	add	r14,r5,r14
    e084:	2811883a 	mov	r8,r5
    e088:	100f883a 	mov	r7,r2
    e08c:	41000017 	ldw	r4,0(r8)
    e090:	39c00404 	addi	r7,r7,16
    e094:	18c00404 	addi	r3,r3,16
    e098:	393ffc15 	stw	r4,-16(r7)
    e09c:	193ffc17 	ldw	r4,-16(r3)
    e0a0:	6b400404 	addi	r13,r13,16
    e0a4:	5ac00404 	addi	r11,r11,16
    e0a8:	693ffc15 	stw	r4,-16(r13)
    e0ac:	61000017 	ldw	r4,0(r12)
    e0b0:	4a400404 	addi	r9,r9,16
    e0b4:	42000404 	addi	r8,r8,16
    e0b8:	593ffc15 	stw	r4,-16(r11)
    e0bc:	51000017 	ldw	r4,0(r10)
    e0c0:	63000404 	addi	r12,r12,16
    e0c4:	52800404 	addi	r10,r10,16
    e0c8:	493ffc15 	stw	r4,-16(r9)
    e0cc:	1bbfef1e 	bne	r3,r14,e08c <__alt_data_end+0xf000e08c>
    e0d0:	79000044 	addi	r4,r15,1
    e0d4:	2008913a 	slli	r4,r4,4
    e0d8:	328003cc 	andi	r10,r6,15
    e0dc:	02c000c4 	movi	r11,3
    e0e0:	1107883a 	add	r3,r2,r4
    e0e4:	290b883a 	add	r5,r5,r4
    e0e8:	5a801e2e 	bgeu	r11,r10,e164 <memmove+0x154>
    e0ec:	1813883a 	mov	r9,r3
    e0f0:	2811883a 	mov	r8,r5
    e0f4:	500f883a 	mov	r7,r10
    e0f8:	41000017 	ldw	r4,0(r8)
    e0fc:	4a400104 	addi	r9,r9,4
    e100:	39ffff04 	addi	r7,r7,-4
    e104:	493fff15 	stw	r4,-4(r9)
    e108:	42000104 	addi	r8,r8,4
    e10c:	59fffa36 	bltu	r11,r7,e0f8 <__alt_data_end+0xf000e0f8>
    e110:	513fff04 	addi	r4,r10,-4
    e114:	2008d0ba 	srli	r4,r4,2
    e118:	318000cc 	andi	r6,r6,3
    e11c:	21000044 	addi	r4,r4,1
    e120:	2109883a 	add	r4,r4,r4
    e124:	2109883a 	add	r4,r4,r4
    e128:	1907883a 	add	r3,r3,r4
    e12c:	290b883a 	add	r5,r5,r4
    e130:	30000b26 	beq	r6,zero,e160 <memmove+0x150>
    e134:	198d883a 	add	r6,r3,r6
    e138:	29c00003 	ldbu	r7,0(r5)
    e13c:	18c00044 	addi	r3,r3,1
    e140:	29400044 	addi	r5,r5,1
    e144:	19ffffc5 	stb	r7,-1(r3)
    e148:	19bffb1e 	bne	r3,r6,e138 <__alt_data_end+0xf000e138>
    e14c:	f800283a 	ret
    e150:	1007883a 	mov	r3,r2
    e154:	003ff606 	br	e130 <__alt_data_end+0xf000e130>
    e158:	1007883a 	mov	r3,r2
    e15c:	003ff506 	br	e134 <__alt_data_end+0xf000e134>
    e160:	f800283a 	ret
    e164:	500d883a 	mov	r6,r10
    e168:	003ff106 	br	e130 <__alt_data_end+0xf000e130>

0000e16c <_Balloc>:
    e16c:	20801317 	ldw	r2,76(r4)
    e170:	defffc04 	addi	sp,sp,-16
    e174:	dc400115 	stw	r17,4(sp)
    e178:	dc000015 	stw	r16,0(sp)
    e17c:	dfc00315 	stw	ra,12(sp)
    e180:	dc800215 	stw	r18,8(sp)
    e184:	2023883a 	mov	r17,r4
    e188:	2821883a 	mov	r16,r5
    e18c:	10000f26 	beq	r2,zero,e1cc <_Balloc+0x60>
    e190:	8407883a 	add	r3,r16,r16
    e194:	18c7883a 	add	r3,r3,r3
    e198:	10c7883a 	add	r3,r2,r3
    e19c:	18800017 	ldw	r2,0(r3)
    e1a0:	10001126 	beq	r2,zero,e1e8 <_Balloc+0x7c>
    e1a4:	11000017 	ldw	r4,0(r2)
    e1a8:	19000015 	stw	r4,0(r3)
    e1ac:	10000415 	stw	zero,16(r2)
    e1b0:	10000315 	stw	zero,12(r2)
    e1b4:	dfc00317 	ldw	ra,12(sp)
    e1b8:	dc800217 	ldw	r18,8(sp)
    e1bc:	dc400117 	ldw	r17,4(sp)
    e1c0:	dc000017 	ldw	r16,0(sp)
    e1c4:	dec00404 	addi	sp,sp,16
    e1c8:	f800283a 	ret
    e1cc:	01800844 	movi	r6,33
    e1d0:	01400104 	movi	r5,4
    e1d4:	00110a80 	call	110a8 <_calloc_r>
    e1d8:	88801315 	stw	r2,76(r17)
    e1dc:	103fec1e 	bne	r2,zero,e190 <__alt_data_end+0xf000e190>
    e1e0:	0005883a 	mov	r2,zero
    e1e4:	003ff306 	br	e1b4 <__alt_data_end+0xf000e1b4>
    e1e8:	01400044 	movi	r5,1
    e1ec:	2c24983a 	sll	r18,r5,r16
    e1f0:	8809883a 	mov	r4,r17
    e1f4:	91800144 	addi	r6,r18,5
    e1f8:	318d883a 	add	r6,r6,r6
    e1fc:	318d883a 	add	r6,r6,r6
    e200:	00110a80 	call	110a8 <_calloc_r>
    e204:	103ff626 	beq	r2,zero,e1e0 <__alt_data_end+0xf000e1e0>
    e208:	14000115 	stw	r16,4(r2)
    e20c:	14800215 	stw	r18,8(r2)
    e210:	003fe606 	br	e1ac <__alt_data_end+0xf000e1ac>

0000e214 <_Bfree>:
    e214:	28000826 	beq	r5,zero,e238 <_Bfree+0x24>
    e218:	28c00117 	ldw	r3,4(r5)
    e21c:	20801317 	ldw	r2,76(r4)
    e220:	18c7883a 	add	r3,r3,r3
    e224:	18c7883a 	add	r3,r3,r3
    e228:	10c5883a 	add	r2,r2,r3
    e22c:	10c00017 	ldw	r3,0(r2)
    e230:	28c00015 	stw	r3,0(r5)
    e234:	11400015 	stw	r5,0(r2)
    e238:	f800283a 	ret

0000e23c <__multadd>:
    e23c:	defffa04 	addi	sp,sp,-24
    e240:	dc800315 	stw	r18,12(sp)
    e244:	dc400215 	stw	r17,8(sp)
    e248:	dc000115 	stw	r16,4(sp)
    e24c:	2823883a 	mov	r17,r5
    e250:	2c000417 	ldw	r16,16(r5)
    e254:	dfc00515 	stw	ra,20(sp)
    e258:	dcc00415 	stw	r19,16(sp)
    e25c:	2025883a 	mov	r18,r4
    e260:	29400504 	addi	r5,r5,20
    e264:	0011883a 	mov	r8,zero
    e268:	28c00017 	ldw	r3,0(r5)
    e26c:	29400104 	addi	r5,r5,4
    e270:	42000044 	addi	r8,r8,1
    e274:	18bfffcc 	andi	r2,r3,65535
    e278:	1185383a 	mul	r2,r2,r6
    e27c:	1806d43a 	srli	r3,r3,16
    e280:	11cf883a 	add	r7,r2,r7
    e284:	3808d43a 	srli	r4,r7,16
    e288:	1987383a 	mul	r3,r3,r6
    e28c:	38bfffcc 	andi	r2,r7,65535
    e290:	1907883a 	add	r3,r3,r4
    e294:	1808943a 	slli	r4,r3,16
    e298:	180ed43a 	srli	r7,r3,16
    e29c:	2085883a 	add	r2,r4,r2
    e2a0:	28bfff15 	stw	r2,-4(r5)
    e2a4:	443ff016 	blt	r8,r16,e268 <__alt_data_end+0xf000e268>
    e2a8:	38000926 	beq	r7,zero,e2d0 <__multadd+0x94>
    e2ac:	88800217 	ldw	r2,8(r17)
    e2b0:	80800f0e 	bge	r16,r2,e2f0 <__multadd+0xb4>
    e2b4:	80800144 	addi	r2,r16,5
    e2b8:	1085883a 	add	r2,r2,r2
    e2bc:	1085883a 	add	r2,r2,r2
    e2c0:	8885883a 	add	r2,r17,r2
    e2c4:	11c00015 	stw	r7,0(r2)
    e2c8:	84000044 	addi	r16,r16,1
    e2cc:	8c000415 	stw	r16,16(r17)
    e2d0:	8805883a 	mov	r2,r17
    e2d4:	dfc00517 	ldw	ra,20(sp)
    e2d8:	dcc00417 	ldw	r19,16(sp)
    e2dc:	dc800317 	ldw	r18,12(sp)
    e2e0:	dc400217 	ldw	r17,8(sp)
    e2e4:	dc000117 	ldw	r16,4(sp)
    e2e8:	dec00604 	addi	sp,sp,24
    e2ec:	f800283a 	ret
    e2f0:	89400117 	ldw	r5,4(r17)
    e2f4:	9009883a 	mov	r4,r18
    e2f8:	d9c00015 	stw	r7,0(sp)
    e2fc:	29400044 	addi	r5,r5,1
    e300:	000e16c0 	call	e16c <_Balloc>
    e304:	89800417 	ldw	r6,16(r17)
    e308:	89400304 	addi	r5,r17,12
    e30c:	11000304 	addi	r4,r2,12
    e310:	31800084 	addi	r6,r6,2
    e314:	318d883a 	add	r6,r6,r6
    e318:	318d883a 	add	r6,r6,r6
    e31c:	1027883a 	mov	r19,r2
    e320:	00082d40 	call	82d4 <memcpy>
    e324:	d9c00017 	ldw	r7,0(sp)
    e328:	88000a26 	beq	r17,zero,e354 <__multadd+0x118>
    e32c:	88c00117 	ldw	r3,4(r17)
    e330:	90801317 	ldw	r2,76(r18)
    e334:	18c7883a 	add	r3,r3,r3
    e338:	18c7883a 	add	r3,r3,r3
    e33c:	10c5883a 	add	r2,r2,r3
    e340:	10c00017 	ldw	r3,0(r2)
    e344:	88c00015 	stw	r3,0(r17)
    e348:	14400015 	stw	r17,0(r2)
    e34c:	9823883a 	mov	r17,r19
    e350:	003fd806 	br	e2b4 <__alt_data_end+0xf000e2b4>
    e354:	9823883a 	mov	r17,r19
    e358:	003fd606 	br	e2b4 <__alt_data_end+0xf000e2b4>

0000e35c <__s2b>:
    e35c:	defff904 	addi	sp,sp,-28
    e360:	dc400115 	stw	r17,4(sp)
    e364:	dc000015 	stw	r16,0(sp)
    e368:	2023883a 	mov	r17,r4
    e36c:	2821883a 	mov	r16,r5
    e370:	39000204 	addi	r4,r7,8
    e374:	01400244 	movi	r5,9
    e378:	dcc00315 	stw	r19,12(sp)
    e37c:	dc800215 	stw	r18,8(sp)
    e380:	dfc00615 	stw	ra,24(sp)
    e384:	dd400515 	stw	r21,20(sp)
    e388:	dd000415 	stw	r20,16(sp)
    e38c:	3825883a 	mov	r18,r7
    e390:	3027883a 	mov	r19,r6
    e394:	00080a40 	call	80a4 <__divsi3>
    e398:	00c00044 	movi	r3,1
    e39c:	000b883a 	mov	r5,zero
    e3a0:	1880030e 	bge	r3,r2,e3b0 <__s2b+0x54>
    e3a4:	18c7883a 	add	r3,r3,r3
    e3a8:	29400044 	addi	r5,r5,1
    e3ac:	18bffd16 	blt	r3,r2,e3a4 <__alt_data_end+0xf000e3a4>
    e3b0:	8809883a 	mov	r4,r17
    e3b4:	000e16c0 	call	e16c <_Balloc>
    e3b8:	d8c00717 	ldw	r3,28(sp)
    e3bc:	10c00515 	stw	r3,20(r2)
    e3c0:	00c00044 	movi	r3,1
    e3c4:	10c00415 	stw	r3,16(r2)
    e3c8:	00c00244 	movi	r3,9
    e3cc:	1cc0210e 	bge	r3,r19,e454 <__s2b+0xf8>
    e3d0:	80eb883a 	add	r21,r16,r3
    e3d4:	a829883a 	mov	r20,r21
    e3d8:	84e1883a 	add	r16,r16,r19
    e3dc:	a1c00007 	ldb	r7,0(r20)
    e3e0:	01800284 	movi	r6,10
    e3e4:	a5000044 	addi	r20,r20,1
    e3e8:	100b883a 	mov	r5,r2
    e3ec:	39fff404 	addi	r7,r7,-48
    e3f0:	8809883a 	mov	r4,r17
    e3f4:	000e23c0 	call	e23c <__multadd>
    e3f8:	a43ff81e 	bne	r20,r16,e3dc <__alt_data_end+0xf000e3dc>
    e3fc:	ace1883a 	add	r16,r21,r19
    e400:	843ffe04 	addi	r16,r16,-8
    e404:	9c800a0e 	bge	r19,r18,e430 <__s2b+0xd4>
    e408:	94e5c83a 	sub	r18,r18,r19
    e40c:	84a5883a 	add	r18,r16,r18
    e410:	81c00007 	ldb	r7,0(r16)
    e414:	01800284 	movi	r6,10
    e418:	84000044 	addi	r16,r16,1
    e41c:	100b883a 	mov	r5,r2
    e420:	39fff404 	addi	r7,r7,-48
    e424:	8809883a 	mov	r4,r17
    e428:	000e23c0 	call	e23c <__multadd>
    e42c:	84bff81e 	bne	r16,r18,e410 <__alt_data_end+0xf000e410>
    e430:	dfc00617 	ldw	ra,24(sp)
    e434:	dd400517 	ldw	r21,20(sp)
    e438:	dd000417 	ldw	r20,16(sp)
    e43c:	dcc00317 	ldw	r19,12(sp)
    e440:	dc800217 	ldw	r18,8(sp)
    e444:	dc400117 	ldw	r17,4(sp)
    e448:	dc000017 	ldw	r16,0(sp)
    e44c:	dec00704 	addi	sp,sp,28
    e450:	f800283a 	ret
    e454:	84000284 	addi	r16,r16,10
    e458:	1827883a 	mov	r19,r3
    e45c:	003fe906 	br	e404 <__alt_data_end+0xf000e404>

0000e460 <__hi0bits>:
    e460:	20bfffec 	andhi	r2,r4,65535
    e464:	1000141e 	bne	r2,zero,e4b8 <__hi0bits+0x58>
    e468:	2008943a 	slli	r4,r4,16
    e46c:	00800404 	movi	r2,16
    e470:	20ffc02c 	andhi	r3,r4,65280
    e474:	1800021e 	bne	r3,zero,e480 <__hi0bits+0x20>
    e478:	2008923a 	slli	r4,r4,8
    e47c:	10800204 	addi	r2,r2,8
    e480:	20fc002c 	andhi	r3,r4,61440
    e484:	1800021e 	bne	r3,zero,e490 <__hi0bits+0x30>
    e488:	2008913a 	slli	r4,r4,4
    e48c:	10800104 	addi	r2,r2,4
    e490:	20f0002c 	andhi	r3,r4,49152
    e494:	1800031e 	bne	r3,zero,e4a4 <__hi0bits+0x44>
    e498:	2109883a 	add	r4,r4,r4
    e49c:	10800084 	addi	r2,r2,2
    e4a0:	2109883a 	add	r4,r4,r4
    e4a4:	20000316 	blt	r4,zero,e4b4 <__hi0bits+0x54>
    e4a8:	2110002c 	andhi	r4,r4,16384
    e4ac:	2000041e 	bne	r4,zero,e4c0 <__hi0bits+0x60>
    e4b0:	00800804 	movi	r2,32
    e4b4:	f800283a 	ret
    e4b8:	0005883a 	mov	r2,zero
    e4bc:	003fec06 	br	e470 <__alt_data_end+0xf000e470>
    e4c0:	10800044 	addi	r2,r2,1
    e4c4:	f800283a 	ret

0000e4c8 <__lo0bits>:
    e4c8:	20c00017 	ldw	r3,0(r4)
    e4cc:	188001cc 	andi	r2,r3,7
    e4d0:	10000826 	beq	r2,zero,e4f4 <__lo0bits+0x2c>
    e4d4:	1880004c 	andi	r2,r3,1
    e4d8:	1000211e 	bne	r2,zero,e560 <__lo0bits+0x98>
    e4dc:	1880008c 	andi	r2,r3,2
    e4e0:	1000211e 	bne	r2,zero,e568 <__lo0bits+0xa0>
    e4e4:	1806d0ba 	srli	r3,r3,2
    e4e8:	00800084 	movi	r2,2
    e4ec:	20c00015 	stw	r3,0(r4)
    e4f0:	f800283a 	ret
    e4f4:	18bfffcc 	andi	r2,r3,65535
    e4f8:	10001326 	beq	r2,zero,e548 <__lo0bits+0x80>
    e4fc:	0005883a 	mov	r2,zero
    e500:	19403fcc 	andi	r5,r3,255
    e504:	2800021e 	bne	r5,zero,e510 <__lo0bits+0x48>
    e508:	1806d23a 	srli	r3,r3,8
    e50c:	10800204 	addi	r2,r2,8
    e510:	194003cc 	andi	r5,r3,15
    e514:	2800021e 	bne	r5,zero,e520 <__lo0bits+0x58>
    e518:	1806d13a 	srli	r3,r3,4
    e51c:	10800104 	addi	r2,r2,4
    e520:	194000cc 	andi	r5,r3,3
    e524:	2800021e 	bne	r5,zero,e530 <__lo0bits+0x68>
    e528:	1806d0ba 	srli	r3,r3,2
    e52c:	10800084 	addi	r2,r2,2
    e530:	1940004c 	andi	r5,r3,1
    e534:	2800081e 	bne	r5,zero,e558 <__lo0bits+0x90>
    e538:	1806d07a 	srli	r3,r3,1
    e53c:	1800051e 	bne	r3,zero,e554 <__lo0bits+0x8c>
    e540:	00800804 	movi	r2,32
    e544:	f800283a 	ret
    e548:	1806d43a 	srli	r3,r3,16
    e54c:	00800404 	movi	r2,16
    e550:	003feb06 	br	e500 <__alt_data_end+0xf000e500>
    e554:	10800044 	addi	r2,r2,1
    e558:	20c00015 	stw	r3,0(r4)
    e55c:	f800283a 	ret
    e560:	0005883a 	mov	r2,zero
    e564:	f800283a 	ret
    e568:	1806d07a 	srli	r3,r3,1
    e56c:	00800044 	movi	r2,1
    e570:	20c00015 	stw	r3,0(r4)
    e574:	f800283a 	ret

0000e578 <__i2b>:
    e578:	defffd04 	addi	sp,sp,-12
    e57c:	dc000015 	stw	r16,0(sp)
    e580:	04000044 	movi	r16,1
    e584:	dc400115 	stw	r17,4(sp)
    e588:	2823883a 	mov	r17,r5
    e58c:	800b883a 	mov	r5,r16
    e590:	dfc00215 	stw	ra,8(sp)
    e594:	000e16c0 	call	e16c <_Balloc>
    e598:	14400515 	stw	r17,20(r2)
    e59c:	14000415 	stw	r16,16(r2)
    e5a0:	dfc00217 	ldw	ra,8(sp)
    e5a4:	dc400117 	ldw	r17,4(sp)
    e5a8:	dc000017 	ldw	r16,0(sp)
    e5ac:	dec00304 	addi	sp,sp,12
    e5b0:	f800283a 	ret

0000e5b4 <__multiply>:
    e5b4:	defffa04 	addi	sp,sp,-24
    e5b8:	dcc00315 	stw	r19,12(sp)
    e5bc:	dc800215 	stw	r18,8(sp)
    e5c0:	34c00417 	ldw	r19,16(r6)
    e5c4:	2c800417 	ldw	r18,16(r5)
    e5c8:	dd000415 	stw	r20,16(sp)
    e5cc:	dc400115 	stw	r17,4(sp)
    e5d0:	dfc00515 	stw	ra,20(sp)
    e5d4:	dc000015 	stw	r16,0(sp)
    e5d8:	2829883a 	mov	r20,r5
    e5dc:	3023883a 	mov	r17,r6
    e5e0:	94c0050e 	bge	r18,r19,e5f8 <__multiply+0x44>
    e5e4:	9007883a 	mov	r3,r18
    e5e8:	3029883a 	mov	r20,r6
    e5ec:	9825883a 	mov	r18,r19
    e5f0:	2823883a 	mov	r17,r5
    e5f4:	1827883a 	mov	r19,r3
    e5f8:	a0800217 	ldw	r2,8(r20)
    e5fc:	94e1883a 	add	r16,r18,r19
    e600:	a1400117 	ldw	r5,4(r20)
    e604:	1400010e 	bge	r2,r16,e60c <__multiply+0x58>
    e608:	29400044 	addi	r5,r5,1
    e60c:	000e16c0 	call	e16c <_Balloc>
    e610:	8415883a 	add	r10,r16,r16
    e614:	12c00504 	addi	r11,r2,20
    e618:	5295883a 	add	r10,r10,r10
    e61c:	5a95883a 	add	r10,r11,r10
    e620:	5807883a 	mov	r3,r11
    e624:	5a80032e 	bgeu	r11,r10,e634 <__multiply+0x80>
    e628:	18000015 	stw	zero,0(r3)
    e62c:	18c00104 	addi	r3,r3,4
    e630:	1abffd36 	bltu	r3,r10,e628 <__alt_data_end+0xf000e628>
    e634:	9ce7883a 	add	r19,r19,r19
    e638:	94a5883a 	add	r18,r18,r18
    e63c:	89800504 	addi	r6,r17,20
    e640:	9ce7883a 	add	r19,r19,r19
    e644:	a3400504 	addi	r13,r20,20
    e648:	94a5883a 	add	r18,r18,r18
    e64c:	34d9883a 	add	r12,r6,r19
    e650:	6c93883a 	add	r9,r13,r18
    e654:	3300422e 	bgeu	r6,r12,e760 <__multiply+0x1ac>
    e658:	37c00017 	ldw	ra,0(r6)
    e65c:	fbffffcc 	andi	r15,ra,65535
    e660:	78001b26 	beq	r15,zero,e6d0 <__multiply+0x11c>
    e664:	5811883a 	mov	r8,r11
    e668:	681d883a 	mov	r14,r13
    e66c:	000f883a 	mov	r7,zero
    e670:	71000017 	ldw	r4,0(r14)
    e674:	40c00017 	ldw	r3,0(r8)
    e678:	73800104 	addi	r14,r14,4
    e67c:	217fffcc 	andi	r5,r4,65535
    e680:	2bcb383a 	mul	r5,r5,r15
    e684:	2008d43a 	srli	r4,r4,16
    e688:	1c7fffcc 	andi	r17,r3,65535
    e68c:	2c4b883a 	add	r5,r5,r17
    e690:	29cb883a 	add	r5,r5,r7
    e694:	23c9383a 	mul	r4,r4,r15
    e698:	1806d43a 	srli	r3,r3,16
    e69c:	280ed43a 	srli	r7,r5,16
    e6a0:	297fffcc 	andi	r5,r5,65535
    e6a4:	20c7883a 	add	r3,r4,r3
    e6a8:	19c7883a 	add	r3,r3,r7
    e6ac:	1808943a 	slli	r4,r3,16
    e6b0:	4023883a 	mov	r17,r8
    e6b4:	180ed43a 	srli	r7,r3,16
    e6b8:	214ab03a 	or	r5,r4,r5
    e6bc:	41400015 	stw	r5,0(r8)
    e6c0:	42000104 	addi	r8,r8,4
    e6c4:	727fea36 	bltu	r14,r9,e670 <__alt_data_end+0xf000e670>
    e6c8:	89c00115 	stw	r7,4(r17)
    e6cc:	37c00017 	ldw	ra,0(r6)
    e6d0:	f83ed43a 	srli	ra,ra,16
    e6d4:	f8001f26 	beq	ra,zero,e754 <__multiply+0x1a0>
    e6d8:	58c00017 	ldw	r3,0(r11)
    e6dc:	681d883a 	mov	r14,r13
    e6e0:	581f883a 	mov	r15,r11
    e6e4:	1811883a 	mov	r8,r3
    e6e8:	5825883a 	mov	r18,r11
    e6ec:	000f883a 	mov	r7,zero
    e6f0:	00000106 	br	e6f8 <__multiply+0x144>
    e6f4:	8825883a 	mov	r18,r17
    e6f8:	7140000b 	ldhu	r5,0(r14)
    e6fc:	4010d43a 	srli	r8,r8,16
    e700:	193fffcc 	andi	r4,r3,65535
    e704:	2fcb383a 	mul	r5,r5,ra
    e708:	7bc00104 	addi	r15,r15,4
    e70c:	73800104 	addi	r14,r14,4
    e710:	2a0b883a 	add	r5,r5,r8
    e714:	29cb883a 	add	r5,r5,r7
    e718:	2806943a 	slli	r3,r5,16
    e71c:	94400104 	addi	r17,r18,4
    e720:	280ad43a 	srli	r5,r5,16
    e724:	1908b03a 	or	r4,r3,r4
    e728:	793fff15 	stw	r4,-4(r15)
    e72c:	70ffff17 	ldw	r3,-4(r14)
    e730:	8a000017 	ldw	r8,0(r17)
    e734:	1806d43a 	srli	r3,r3,16
    e738:	413fffcc 	andi	r4,r8,65535
    e73c:	1fc7383a 	mul	r3,r3,ra
    e740:	1907883a 	add	r3,r3,r4
    e744:	1947883a 	add	r3,r3,r5
    e748:	180ed43a 	srli	r7,r3,16
    e74c:	727fe936 	bltu	r14,r9,e6f4 <__alt_data_end+0xf000e6f4>
    e750:	90c00115 	stw	r3,4(r18)
    e754:	31800104 	addi	r6,r6,4
    e758:	5ac00104 	addi	r11,r11,4
    e75c:	333fbe36 	bltu	r6,r12,e658 <__alt_data_end+0xf000e658>
    e760:	0400090e 	bge	zero,r16,e788 <__multiply+0x1d4>
    e764:	50ffff17 	ldw	r3,-4(r10)
    e768:	52bfff04 	addi	r10,r10,-4
    e76c:	18000326 	beq	r3,zero,e77c <__multiply+0x1c8>
    e770:	00000506 	br	e788 <__multiply+0x1d4>
    e774:	50c00017 	ldw	r3,0(r10)
    e778:	1800031e 	bne	r3,zero,e788 <__multiply+0x1d4>
    e77c:	843fffc4 	addi	r16,r16,-1
    e780:	52bfff04 	addi	r10,r10,-4
    e784:	803ffb1e 	bne	r16,zero,e774 <__alt_data_end+0xf000e774>
    e788:	14000415 	stw	r16,16(r2)
    e78c:	dfc00517 	ldw	ra,20(sp)
    e790:	dd000417 	ldw	r20,16(sp)
    e794:	dcc00317 	ldw	r19,12(sp)
    e798:	dc800217 	ldw	r18,8(sp)
    e79c:	dc400117 	ldw	r17,4(sp)
    e7a0:	dc000017 	ldw	r16,0(sp)
    e7a4:	dec00604 	addi	sp,sp,24
    e7a8:	f800283a 	ret

0000e7ac <__pow5mult>:
    e7ac:	defffa04 	addi	sp,sp,-24
    e7b0:	dcc00315 	stw	r19,12(sp)
    e7b4:	dc000015 	stw	r16,0(sp)
    e7b8:	dfc00515 	stw	ra,20(sp)
    e7bc:	dd000415 	stw	r20,16(sp)
    e7c0:	dc800215 	stw	r18,8(sp)
    e7c4:	dc400115 	stw	r17,4(sp)
    e7c8:	308000cc 	andi	r2,r6,3
    e7cc:	3021883a 	mov	r16,r6
    e7d0:	2027883a 	mov	r19,r4
    e7d4:	10002f1e 	bne	r2,zero,e894 <__pow5mult+0xe8>
    e7d8:	2825883a 	mov	r18,r5
    e7dc:	8021d0ba 	srai	r16,r16,2
    e7e0:	80001a26 	beq	r16,zero,e84c <__pow5mult+0xa0>
    e7e4:	9c401217 	ldw	r17,72(r19)
    e7e8:	8800061e 	bne	r17,zero,e804 <__pow5mult+0x58>
    e7ec:	00003406 	br	e8c0 <__pow5mult+0x114>
    e7f0:	8021d07a 	srai	r16,r16,1
    e7f4:	80001526 	beq	r16,zero,e84c <__pow5mult+0xa0>
    e7f8:	88800017 	ldw	r2,0(r17)
    e7fc:	10001c26 	beq	r2,zero,e870 <__pow5mult+0xc4>
    e800:	1023883a 	mov	r17,r2
    e804:	8080004c 	andi	r2,r16,1
    e808:	103ff926 	beq	r2,zero,e7f0 <__alt_data_end+0xf000e7f0>
    e80c:	880d883a 	mov	r6,r17
    e810:	900b883a 	mov	r5,r18
    e814:	9809883a 	mov	r4,r19
    e818:	000e5b40 	call	e5b4 <__multiply>
    e81c:	90001b26 	beq	r18,zero,e88c <__pow5mult+0xe0>
    e820:	91000117 	ldw	r4,4(r18)
    e824:	98c01317 	ldw	r3,76(r19)
    e828:	8021d07a 	srai	r16,r16,1
    e82c:	2109883a 	add	r4,r4,r4
    e830:	2109883a 	add	r4,r4,r4
    e834:	1907883a 	add	r3,r3,r4
    e838:	19000017 	ldw	r4,0(r3)
    e83c:	91000015 	stw	r4,0(r18)
    e840:	1c800015 	stw	r18,0(r3)
    e844:	1025883a 	mov	r18,r2
    e848:	803feb1e 	bne	r16,zero,e7f8 <__alt_data_end+0xf000e7f8>
    e84c:	9005883a 	mov	r2,r18
    e850:	dfc00517 	ldw	ra,20(sp)
    e854:	dd000417 	ldw	r20,16(sp)
    e858:	dcc00317 	ldw	r19,12(sp)
    e85c:	dc800217 	ldw	r18,8(sp)
    e860:	dc400117 	ldw	r17,4(sp)
    e864:	dc000017 	ldw	r16,0(sp)
    e868:	dec00604 	addi	sp,sp,24
    e86c:	f800283a 	ret
    e870:	880d883a 	mov	r6,r17
    e874:	880b883a 	mov	r5,r17
    e878:	9809883a 	mov	r4,r19
    e87c:	000e5b40 	call	e5b4 <__multiply>
    e880:	88800015 	stw	r2,0(r17)
    e884:	10000015 	stw	zero,0(r2)
    e888:	003fdd06 	br	e800 <__alt_data_end+0xf000e800>
    e88c:	1025883a 	mov	r18,r2
    e890:	003fd706 	br	e7f0 <__alt_data_end+0xf000e7f0>
    e894:	10bfffc4 	addi	r2,r2,-1
    e898:	1085883a 	add	r2,r2,r2
    e89c:	00c20034 	movhi	r3,2048
    e8a0:	18c0ab04 	addi	r3,r3,684
    e8a4:	1085883a 	add	r2,r2,r2
    e8a8:	1885883a 	add	r2,r3,r2
    e8ac:	11800017 	ldw	r6,0(r2)
    e8b0:	000f883a 	mov	r7,zero
    e8b4:	000e23c0 	call	e23c <__multadd>
    e8b8:	1025883a 	mov	r18,r2
    e8bc:	003fc706 	br	e7dc <__alt_data_end+0xf000e7dc>
    e8c0:	05000044 	movi	r20,1
    e8c4:	a00b883a 	mov	r5,r20
    e8c8:	9809883a 	mov	r4,r19
    e8cc:	000e16c0 	call	e16c <_Balloc>
    e8d0:	1023883a 	mov	r17,r2
    e8d4:	00809c44 	movi	r2,625
    e8d8:	88800515 	stw	r2,20(r17)
    e8dc:	8d000415 	stw	r20,16(r17)
    e8e0:	9c401215 	stw	r17,72(r19)
    e8e4:	88000015 	stw	zero,0(r17)
    e8e8:	003fc606 	br	e804 <__alt_data_end+0xf000e804>

0000e8ec <__lshift>:
    e8ec:	defff904 	addi	sp,sp,-28
    e8f0:	dd400515 	stw	r21,20(sp)
    e8f4:	dcc00315 	stw	r19,12(sp)
    e8f8:	302bd17a 	srai	r21,r6,5
    e8fc:	2cc00417 	ldw	r19,16(r5)
    e900:	28800217 	ldw	r2,8(r5)
    e904:	dd000415 	stw	r20,16(sp)
    e908:	ace7883a 	add	r19,r21,r19
    e90c:	dc800215 	stw	r18,8(sp)
    e910:	dc400115 	stw	r17,4(sp)
    e914:	dc000015 	stw	r16,0(sp)
    e918:	dfc00615 	stw	ra,24(sp)
    e91c:	9c000044 	addi	r16,r19,1
    e920:	2823883a 	mov	r17,r5
    e924:	3029883a 	mov	r20,r6
    e928:	2025883a 	mov	r18,r4
    e92c:	29400117 	ldw	r5,4(r5)
    e930:	1400030e 	bge	r2,r16,e940 <__lshift+0x54>
    e934:	1085883a 	add	r2,r2,r2
    e938:	29400044 	addi	r5,r5,1
    e93c:	143ffd16 	blt	r2,r16,e934 <__alt_data_end+0xf000e934>
    e940:	9009883a 	mov	r4,r18
    e944:	000e16c0 	call	e16c <_Balloc>
    e948:	10c00504 	addi	r3,r2,20
    e94c:	0540070e 	bge	zero,r21,e96c <__lshift+0x80>
    e950:	ad6b883a 	add	r21,r21,r21
    e954:	ad6b883a 	add	r21,r21,r21
    e958:	1809883a 	mov	r4,r3
    e95c:	1d47883a 	add	r3,r3,r21
    e960:	20000015 	stw	zero,0(r4)
    e964:	21000104 	addi	r4,r4,4
    e968:	193ffd1e 	bne	r3,r4,e960 <__alt_data_end+0xf000e960>
    e96c:	8a000417 	ldw	r8,16(r17)
    e970:	89000504 	addi	r4,r17,20
    e974:	a18007cc 	andi	r6,r20,31
    e978:	4211883a 	add	r8,r8,r8
    e97c:	4211883a 	add	r8,r8,r8
    e980:	2211883a 	add	r8,r4,r8
    e984:	30002326 	beq	r6,zero,ea14 <__lshift+0x128>
    e988:	02400804 	movi	r9,32
    e98c:	4993c83a 	sub	r9,r9,r6
    e990:	000b883a 	mov	r5,zero
    e994:	21c00017 	ldw	r7,0(r4)
    e998:	1815883a 	mov	r10,r3
    e99c:	18c00104 	addi	r3,r3,4
    e9a0:	398e983a 	sll	r7,r7,r6
    e9a4:	21000104 	addi	r4,r4,4
    e9a8:	394ab03a 	or	r5,r7,r5
    e9ac:	197fff15 	stw	r5,-4(r3)
    e9b0:	217fff17 	ldw	r5,-4(r4)
    e9b4:	2a4ad83a 	srl	r5,r5,r9
    e9b8:	223ff636 	bltu	r4,r8,e994 <__alt_data_end+0xf000e994>
    e9bc:	51400115 	stw	r5,4(r10)
    e9c0:	28001a1e 	bne	r5,zero,ea2c <__lshift+0x140>
    e9c4:	843fffc4 	addi	r16,r16,-1
    e9c8:	14000415 	stw	r16,16(r2)
    e9cc:	88000826 	beq	r17,zero,e9f0 <__lshift+0x104>
    e9d0:	89000117 	ldw	r4,4(r17)
    e9d4:	90c01317 	ldw	r3,76(r18)
    e9d8:	2109883a 	add	r4,r4,r4
    e9dc:	2109883a 	add	r4,r4,r4
    e9e0:	1907883a 	add	r3,r3,r4
    e9e4:	19000017 	ldw	r4,0(r3)
    e9e8:	89000015 	stw	r4,0(r17)
    e9ec:	1c400015 	stw	r17,0(r3)
    e9f0:	dfc00617 	ldw	ra,24(sp)
    e9f4:	dd400517 	ldw	r21,20(sp)
    e9f8:	dd000417 	ldw	r20,16(sp)
    e9fc:	dcc00317 	ldw	r19,12(sp)
    ea00:	dc800217 	ldw	r18,8(sp)
    ea04:	dc400117 	ldw	r17,4(sp)
    ea08:	dc000017 	ldw	r16,0(sp)
    ea0c:	dec00704 	addi	sp,sp,28
    ea10:	f800283a 	ret
    ea14:	21400017 	ldw	r5,0(r4)
    ea18:	18c00104 	addi	r3,r3,4
    ea1c:	21000104 	addi	r4,r4,4
    ea20:	197fff15 	stw	r5,-4(r3)
    ea24:	223ffb36 	bltu	r4,r8,ea14 <__alt_data_end+0xf000ea14>
    ea28:	003fe606 	br	e9c4 <__alt_data_end+0xf000e9c4>
    ea2c:	9c000084 	addi	r16,r19,2
    ea30:	003fe406 	br	e9c4 <__alt_data_end+0xf000e9c4>

0000ea34 <__mcmp>:
    ea34:	20800417 	ldw	r2,16(r4)
    ea38:	28c00417 	ldw	r3,16(r5)
    ea3c:	10c5c83a 	sub	r2,r2,r3
    ea40:	1000111e 	bne	r2,zero,ea88 <__mcmp+0x54>
    ea44:	18c7883a 	add	r3,r3,r3
    ea48:	18c7883a 	add	r3,r3,r3
    ea4c:	21000504 	addi	r4,r4,20
    ea50:	29400504 	addi	r5,r5,20
    ea54:	20c5883a 	add	r2,r4,r3
    ea58:	28cb883a 	add	r5,r5,r3
    ea5c:	00000106 	br	ea64 <__mcmp+0x30>
    ea60:	20800a2e 	bgeu	r4,r2,ea8c <__mcmp+0x58>
    ea64:	10bfff04 	addi	r2,r2,-4
    ea68:	297fff04 	addi	r5,r5,-4
    ea6c:	11800017 	ldw	r6,0(r2)
    ea70:	28c00017 	ldw	r3,0(r5)
    ea74:	30fffa26 	beq	r6,r3,ea60 <__alt_data_end+0xf000ea60>
    ea78:	30c00236 	bltu	r6,r3,ea84 <__mcmp+0x50>
    ea7c:	00800044 	movi	r2,1
    ea80:	f800283a 	ret
    ea84:	00bfffc4 	movi	r2,-1
    ea88:	f800283a 	ret
    ea8c:	0005883a 	mov	r2,zero
    ea90:	f800283a 	ret

0000ea94 <__mdiff>:
    ea94:	28c00417 	ldw	r3,16(r5)
    ea98:	30800417 	ldw	r2,16(r6)
    ea9c:	defffa04 	addi	sp,sp,-24
    eaa0:	dcc00315 	stw	r19,12(sp)
    eaa4:	dc800215 	stw	r18,8(sp)
    eaa8:	dfc00515 	stw	ra,20(sp)
    eaac:	dd000415 	stw	r20,16(sp)
    eab0:	dc400115 	stw	r17,4(sp)
    eab4:	dc000015 	stw	r16,0(sp)
    eab8:	1887c83a 	sub	r3,r3,r2
    eabc:	2825883a 	mov	r18,r5
    eac0:	3027883a 	mov	r19,r6
    eac4:	1800141e 	bne	r3,zero,eb18 <__mdiff+0x84>
    eac8:	1085883a 	add	r2,r2,r2
    eacc:	1085883a 	add	r2,r2,r2
    ead0:	2a000504 	addi	r8,r5,20
    ead4:	34000504 	addi	r16,r6,20
    ead8:	4087883a 	add	r3,r8,r2
    eadc:	8085883a 	add	r2,r16,r2
    eae0:	00000106 	br	eae8 <__mdiff+0x54>
    eae4:	40c0592e 	bgeu	r8,r3,ec4c <__mdiff+0x1b8>
    eae8:	18ffff04 	addi	r3,r3,-4
    eaec:	10bfff04 	addi	r2,r2,-4
    eaf0:	19c00017 	ldw	r7,0(r3)
    eaf4:	11400017 	ldw	r5,0(r2)
    eaf8:	397ffa26 	beq	r7,r5,eae4 <__alt_data_end+0xf000eae4>
    eafc:	3940592e 	bgeu	r7,r5,ec64 <__mdiff+0x1d0>
    eb00:	9005883a 	mov	r2,r18
    eb04:	4023883a 	mov	r17,r8
    eb08:	9825883a 	mov	r18,r19
    eb0c:	05000044 	movi	r20,1
    eb10:	1027883a 	mov	r19,r2
    eb14:	00000406 	br	eb28 <__mdiff+0x94>
    eb18:	18005616 	blt	r3,zero,ec74 <__mdiff+0x1e0>
    eb1c:	34400504 	addi	r17,r6,20
    eb20:	2c000504 	addi	r16,r5,20
    eb24:	0029883a 	mov	r20,zero
    eb28:	91400117 	ldw	r5,4(r18)
    eb2c:	000e16c0 	call	e16c <_Balloc>
    eb30:	92400417 	ldw	r9,16(r18)
    eb34:	9b000417 	ldw	r12,16(r19)
    eb38:	12c00504 	addi	r11,r2,20
    eb3c:	4a51883a 	add	r8,r9,r9
    eb40:	6319883a 	add	r12,r12,r12
    eb44:	4211883a 	add	r8,r8,r8
    eb48:	6319883a 	add	r12,r12,r12
    eb4c:	15000315 	stw	r20,12(r2)
    eb50:	8211883a 	add	r8,r16,r8
    eb54:	8b19883a 	add	r12,r17,r12
    eb58:	0007883a 	mov	r3,zero
    eb5c:	81400017 	ldw	r5,0(r16)
    eb60:	89c00017 	ldw	r7,0(r17)
    eb64:	59800104 	addi	r6,r11,4
    eb68:	293fffcc 	andi	r4,r5,65535
    eb6c:	20c7883a 	add	r3,r4,r3
    eb70:	393fffcc 	andi	r4,r7,65535
    eb74:	1909c83a 	sub	r4,r3,r4
    eb78:	280ad43a 	srli	r5,r5,16
    eb7c:	380ed43a 	srli	r7,r7,16
    eb80:	2007d43a 	srai	r3,r4,16
    eb84:	213fffcc 	andi	r4,r4,65535
    eb88:	29cbc83a 	sub	r5,r5,r7
    eb8c:	28c7883a 	add	r3,r5,r3
    eb90:	180a943a 	slli	r5,r3,16
    eb94:	8c400104 	addi	r17,r17,4
    eb98:	84000104 	addi	r16,r16,4
    eb9c:	2908b03a 	or	r4,r5,r4
    eba0:	59000015 	stw	r4,0(r11)
    eba4:	1807d43a 	srai	r3,r3,16
    eba8:	3015883a 	mov	r10,r6
    ebac:	3017883a 	mov	r11,r6
    ebb0:	8b3fea36 	bltu	r17,r12,eb5c <__alt_data_end+0xf000eb5c>
    ebb4:	8200162e 	bgeu	r16,r8,ec10 <__mdiff+0x17c>
    ebb8:	8017883a 	mov	r11,r16
    ebbc:	59400017 	ldw	r5,0(r11)
    ebc0:	31800104 	addi	r6,r6,4
    ebc4:	5ac00104 	addi	r11,r11,4
    ebc8:	293fffcc 	andi	r4,r5,65535
    ebcc:	20c7883a 	add	r3,r4,r3
    ebd0:	280ed43a 	srli	r7,r5,16
    ebd4:	180bd43a 	srai	r5,r3,16
    ebd8:	193fffcc 	andi	r4,r3,65535
    ebdc:	3947883a 	add	r3,r7,r5
    ebe0:	180a943a 	slli	r5,r3,16
    ebe4:	1807d43a 	srai	r3,r3,16
    ebe8:	2908b03a 	or	r4,r5,r4
    ebec:	313fff15 	stw	r4,-4(r6)
    ebf0:	5a3ff236 	bltu	r11,r8,ebbc <__alt_data_end+0xf000ebbc>
    ebf4:	0406303a 	nor	r3,zero,r16
    ebf8:	1a07883a 	add	r3,r3,r8
    ebfc:	1806d0ba 	srli	r3,r3,2
    ec00:	18c00044 	addi	r3,r3,1
    ec04:	18c7883a 	add	r3,r3,r3
    ec08:	18c7883a 	add	r3,r3,r3
    ec0c:	50d5883a 	add	r10,r10,r3
    ec10:	50ffff04 	addi	r3,r10,-4
    ec14:	2000041e 	bne	r4,zero,ec28 <__mdiff+0x194>
    ec18:	18ffff04 	addi	r3,r3,-4
    ec1c:	19000017 	ldw	r4,0(r3)
    ec20:	4a7fffc4 	addi	r9,r9,-1
    ec24:	203ffc26 	beq	r4,zero,ec18 <__alt_data_end+0xf000ec18>
    ec28:	12400415 	stw	r9,16(r2)
    ec2c:	dfc00517 	ldw	ra,20(sp)
    ec30:	dd000417 	ldw	r20,16(sp)
    ec34:	dcc00317 	ldw	r19,12(sp)
    ec38:	dc800217 	ldw	r18,8(sp)
    ec3c:	dc400117 	ldw	r17,4(sp)
    ec40:	dc000017 	ldw	r16,0(sp)
    ec44:	dec00604 	addi	sp,sp,24
    ec48:	f800283a 	ret
    ec4c:	000b883a 	mov	r5,zero
    ec50:	000e16c0 	call	e16c <_Balloc>
    ec54:	00c00044 	movi	r3,1
    ec58:	10c00415 	stw	r3,16(r2)
    ec5c:	10000515 	stw	zero,20(r2)
    ec60:	003ff206 	br	ec2c <__alt_data_end+0xf000ec2c>
    ec64:	8023883a 	mov	r17,r16
    ec68:	0029883a 	mov	r20,zero
    ec6c:	4021883a 	mov	r16,r8
    ec70:	003fad06 	br	eb28 <__alt_data_end+0xf000eb28>
    ec74:	9005883a 	mov	r2,r18
    ec78:	94400504 	addi	r17,r18,20
    ec7c:	9c000504 	addi	r16,r19,20
    ec80:	9825883a 	mov	r18,r19
    ec84:	05000044 	movi	r20,1
    ec88:	1027883a 	mov	r19,r2
    ec8c:	003fa606 	br	eb28 <__alt_data_end+0xf000eb28>

0000ec90 <__ulp>:
    ec90:	295ffc2c 	andhi	r5,r5,32752
    ec94:	00bf3034 	movhi	r2,64704
    ec98:	2887883a 	add	r3,r5,r2
    ec9c:	00c0020e 	bge	zero,r3,eca8 <__ulp+0x18>
    eca0:	0005883a 	mov	r2,zero
    eca4:	f800283a 	ret
    eca8:	00c7c83a 	sub	r3,zero,r3
    ecac:	1807d53a 	srai	r3,r3,20
    ecb0:	008004c4 	movi	r2,19
    ecb4:	10c00b0e 	bge	r2,r3,ece4 <__ulp+0x54>
    ecb8:	18bffb04 	addi	r2,r3,-20
    ecbc:	01000784 	movi	r4,30
    ecc0:	0007883a 	mov	r3,zero
    ecc4:	20800516 	blt	r4,r2,ecdc <__ulp+0x4c>
    ecc8:	010007c4 	movi	r4,31
    eccc:	2089c83a 	sub	r4,r4,r2
    ecd0:	00800044 	movi	r2,1
    ecd4:	1104983a 	sll	r2,r2,r4
    ecd8:	f800283a 	ret
    ecdc:	00800044 	movi	r2,1
    ece0:	f800283a 	ret
    ece4:	01400234 	movhi	r5,8
    ece8:	28c7d83a 	sra	r3,r5,r3
    ecec:	0005883a 	mov	r2,zero
    ecf0:	f800283a 	ret

0000ecf4 <__b2d>:
    ecf4:	defffa04 	addi	sp,sp,-24
    ecf8:	dc000015 	stw	r16,0(sp)
    ecfc:	24000417 	ldw	r16,16(r4)
    ed00:	dc400115 	stw	r17,4(sp)
    ed04:	24400504 	addi	r17,r4,20
    ed08:	8421883a 	add	r16,r16,r16
    ed0c:	8421883a 	add	r16,r16,r16
    ed10:	8c21883a 	add	r16,r17,r16
    ed14:	dc800215 	stw	r18,8(sp)
    ed18:	84bfff17 	ldw	r18,-4(r16)
    ed1c:	dd000415 	stw	r20,16(sp)
    ed20:	dcc00315 	stw	r19,12(sp)
    ed24:	9009883a 	mov	r4,r18
    ed28:	2829883a 	mov	r20,r5
    ed2c:	dfc00515 	stw	ra,20(sp)
    ed30:	000e4600 	call	e460 <__hi0bits>
    ed34:	00c00804 	movi	r3,32
    ed38:	1889c83a 	sub	r4,r3,r2
    ed3c:	a1000015 	stw	r4,0(r20)
    ed40:	01000284 	movi	r4,10
    ed44:	84ffff04 	addi	r19,r16,-4
    ed48:	20801216 	blt	r4,r2,ed94 <__b2d+0xa0>
    ed4c:	018002c4 	movi	r6,11
    ed50:	308dc83a 	sub	r6,r6,r2
    ed54:	9186d83a 	srl	r3,r18,r6
    ed58:	18cffc34 	orhi	r3,r3,16368
    ed5c:	8cc0212e 	bgeu	r17,r19,ede4 <__b2d+0xf0>
    ed60:	813ffe17 	ldw	r4,-8(r16)
    ed64:	218cd83a 	srl	r6,r4,r6
    ed68:	10800544 	addi	r2,r2,21
    ed6c:	9084983a 	sll	r2,r18,r2
    ed70:	1184b03a 	or	r2,r2,r6
    ed74:	dfc00517 	ldw	ra,20(sp)
    ed78:	dd000417 	ldw	r20,16(sp)
    ed7c:	dcc00317 	ldw	r19,12(sp)
    ed80:	dc800217 	ldw	r18,8(sp)
    ed84:	dc400117 	ldw	r17,4(sp)
    ed88:	dc000017 	ldw	r16,0(sp)
    ed8c:	dec00604 	addi	sp,sp,24
    ed90:	f800283a 	ret
    ed94:	8cc00f2e 	bgeu	r17,r19,edd4 <__b2d+0xe0>
    ed98:	117ffd44 	addi	r5,r2,-11
    ed9c:	80bffe17 	ldw	r2,-8(r16)
    eda0:	28000e26 	beq	r5,zero,eddc <__b2d+0xe8>
    eda4:	1949c83a 	sub	r4,r3,r5
    eda8:	9164983a 	sll	r18,r18,r5
    edac:	1106d83a 	srl	r3,r2,r4
    edb0:	81bffe04 	addi	r6,r16,-8
    edb4:	948ffc34 	orhi	r18,r18,16368
    edb8:	90c6b03a 	or	r3,r18,r3
    edbc:	89800e2e 	bgeu	r17,r6,edf8 <__b2d+0x104>
    edc0:	81bffd17 	ldw	r6,-12(r16)
    edc4:	1144983a 	sll	r2,r2,r5
    edc8:	310ad83a 	srl	r5,r6,r4
    edcc:	2884b03a 	or	r2,r5,r2
    edd0:	003fe806 	br	ed74 <__alt_data_end+0xf000ed74>
    edd4:	10bffd44 	addi	r2,r2,-11
    edd8:	1000041e 	bne	r2,zero,edec <__b2d+0xf8>
    eddc:	90cffc34 	orhi	r3,r18,16368
    ede0:	003fe406 	br	ed74 <__alt_data_end+0xf000ed74>
    ede4:	000d883a 	mov	r6,zero
    ede8:	003fdf06 	br	ed68 <__alt_data_end+0xf000ed68>
    edec:	90a4983a 	sll	r18,r18,r2
    edf0:	0005883a 	mov	r2,zero
    edf4:	003ff906 	br	eddc <__alt_data_end+0xf000eddc>
    edf8:	1144983a 	sll	r2,r2,r5
    edfc:	003fdd06 	br	ed74 <__alt_data_end+0xf000ed74>

0000ee00 <__d2b>:
    ee00:	defff804 	addi	sp,sp,-32
    ee04:	dc000215 	stw	r16,8(sp)
    ee08:	3021883a 	mov	r16,r6
    ee0c:	dc400315 	stw	r17,12(sp)
    ee10:	8022907a 	slli	r17,r16,1
    ee14:	dd000615 	stw	r20,24(sp)
    ee18:	2829883a 	mov	r20,r5
    ee1c:	01400044 	movi	r5,1
    ee20:	dcc00515 	stw	r19,20(sp)
    ee24:	dc800415 	stw	r18,16(sp)
    ee28:	dfc00715 	stw	ra,28(sp)
    ee2c:	3825883a 	mov	r18,r7
    ee30:	8822d57a 	srli	r17,r17,21
    ee34:	000e16c0 	call	e16c <_Balloc>
    ee38:	1027883a 	mov	r19,r2
    ee3c:	00800434 	movhi	r2,16
    ee40:	10bfffc4 	addi	r2,r2,-1
    ee44:	808c703a 	and	r6,r16,r2
    ee48:	88000126 	beq	r17,zero,ee50 <__d2b+0x50>
    ee4c:	31800434 	orhi	r6,r6,16
    ee50:	d9800015 	stw	r6,0(sp)
    ee54:	a0002426 	beq	r20,zero,eee8 <__d2b+0xe8>
    ee58:	d9000104 	addi	r4,sp,4
    ee5c:	dd000115 	stw	r20,4(sp)
    ee60:	000e4c80 	call	e4c8 <__lo0bits>
    ee64:	d8c00017 	ldw	r3,0(sp)
    ee68:	10002f1e 	bne	r2,zero,ef28 <__d2b+0x128>
    ee6c:	d9000117 	ldw	r4,4(sp)
    ee70:	99000515 	stw	r4,20(r19)
    ee74:	1821003a 	cmpeq	r16,r3,zero
    ee78:	01000084 	movi	r4,2
    ee7c:	2421c83a 	sub	r16,r4,r16
    ee80:	98c00615 	stw	r3,24(r19)
    ee84:	9c000415 	stw	r16,16(r19)
    ee88:	88001f1e 	bne	r17,zero,ef08 <__d2b+0x108>
    ee8c:	10bef384 	addi	r2,r2,-1074
    ee90:	90800015 	stw	r2,0(r18)
    ee94:	00900034 	movhi	r2,16384
    ee98:	10bfffc4 	addi	r2,r2,-1
    ee9c:	8085883a 	add	r2,r16,r2
    eea0:	1085883a 	add	r2,r2,r2
    eea4:	1085883a 	add	r2,r2,r2
    eea8:	9885883a 	add	r2,r19,r2
    eeac:	11000517 	ldw	r4,20(r2)
    eeb0:	8020917a 	slli	r16,r16,5
    eeb4:	000e4600 	call	e460 <__hi0bits>
    eeb8:	d8c00817 	ldw	r3,32(sp)
    eebc:	8085c83a 	sub	r2,r16,r2
    eec0:	18800015 	stw	r2,0(r3)
    eec4:	9805883a 	mov	r2,r19
    eec8:	dfc00717 	ldw	ra,28(sp)
    eecc:	dd000617 	ldw	r20,24(sp)
    eed0:	dcc00517 	ldw	r19,20(sp)
    eed4:	dc800417 	ldw	r18,16(sp)
    eed8:	dc400317 	ldw	r17,12(sp)
    eedc:	dc000217 	ldw	r16,8(sp)
    eee0:	dec00804 	addi	sp,sp,32
    eee4:	f800283a 	ret
    eee8:	d809883a 	mov	r4,sp
    eeec:	000e4c80 	call	e4c8 <__lo0bits>
    eef0:	d8c00017 	ldw	r3,0(sp)
    eef4:	04000044 	movi	r16,1
    eef8:	9c000415 	stw	r16,16(r19)
    eefc:	98c00515 	stw	r3,20(r19)
    ef00:	10800804 	addi	r2,r2,32
    ef04:	883fe126 	beq	r17,zero,ee8c <__alt_data_end+0xf000ee8c>
    ef08:	00c00d44 	movi	r3,53
    ef0c:	8c7ef344 	addi	r17,r17,-1075
    ef10:	88a3883a 	add	r17,r17,r2
    ef14:	1885c83a 	sub	r2,r3,r2
    ef18:	d8c00817 	ldw	r3,32(sp)
    ef1c:	94400015 	stw	r17,0(r18)
    ef20:	18800015 	stw	r2,0(r3)
    ef24:	003fe706 	br	eec4 <__alt_data_end+0xf000eec4>
    ef28:	01000804 	movi	r4,32
    ef2c:	2089c83a 	sub	r4,r4,r2
    ef30:	1908983a 	sll	r4,r3,r4
    ef34:	d9400117 	ldw	r5,4(sp)
    ef38:	1886d83a 	srl	r3,r3,r2
    ef3c:	2148b03a 	or	r4,r4,r5
    ef40:	99000515 	stw	r4,20(r19)
    ef44:	d8c00015 	stw	r3,0(sp)
    ef48:	003fca06 	br	ee74 <__alt_data_end+0xf000ee74>

0000ef4c <__ratio>:
    ef4c:	defff904 	addi	sp,sp,-28
    ef50:	dc400315 	stw	r17,12(sp)
    ef54:	2823883a 	mov	r17,r5
    ef58:	d9400104 	addi	r5,sp,4
    ef5c:	dfc00615 	stw	ra,24(sp)
    ef60:	dcc00515 	stw	r19,20(sp)
    ef64:	dc800415 	stw	r18,16(sp)
    ef68:	2027883a 	mov	r19,r4
    ef6c:	dc000215 	stw	r16,8(sp)
    ef70:	000ecf40 	call	ecf4 <__b2d>
    ef74:	d80b883a 	mov	r5,sp
    ef78:	8809883a 	mov	r4,r17
    ef7c:	1025883a 	mov	r18,r2
    ef80:	1821883a 	mov	r16,r3
    ef84:	000ecf40 	call	ecf4 <__b2d>
    ef88:	8a000417 	ldw	r8,16(r17)
    ef8c:	99000417 	ldw	r4,16(r19)
    ef90:	d9400117 	ldw	r5,4(sp)
    ef94:	2209c83a 	sub	r4,r4,r8
    ef98:	2010917a 	slli	r8,r4,5
    ef9c:	d9000017 	ldw	r4,0(sp)
    efa0:	2909c83a 	sub	r4,r5,r4
    efa4:	4109883a 	add	r4,r8,r4
    efa8:	01000e0e 	bge	zero,r4,efe4 <__ratio+0x98>
    efac:	2008953a 	slli	r4,r4,20
    efb0:	2421883a 	add	r16,r4,r16
    efb4:	100d883a 	mov	r6,r2
    efb8:	180f883a 	mov	r7,r3
    efbc:	9009883a 	mov	r4,r18
    efc0:	800b883a 	mov	r5,r16
    efc4:	000650c0 	call	650c <__divdf3>
    efc8:	dfc00617 	ldw	ra,24(sp)
    efcc:	dcc00517 	ldw	r19,20(sp)
    efd0:	dc800417 	ldw	r18,16(sp)
    efd4:	dc400317 	ldw	r17,12(sp)
    efd8:	dc000217 	ldw	r16,8(sp)
    efdc:	dec00704 	addi	sp,sp,28
    efe0:	f800283a 	ret
    efe4:	2008953a 	slli	r4,r4,20
    efe8:	1907c83a 	sub	r3,r3,r4
    efec:	003ff106 	br	efb4 <__alt_data_end+0xf000efb4>

0000eff0 <_mprec_log10>:
    eff0:	defffe04 	addi	sp,sp,-8
    eff4:	dc000015 	stw	r16,0(sp)
    eff8:	dfc00115 	stw	ra,4(sp)
    effc:	008005c4 	movi	r2,23
    f000:	2021883a 	mov	r16,r4
    f004:	11000d0e 	bge	r2,r4,f03c <_mprec_log10+0x4c>
    f008:	0005883a 	mov	r2,zero
    f00c:	00cffc34 	movhi	r3,16368
    f010:	843fffc4 	addi	r16,r16,-1
    f014:	000d883a 	mov	r6,zero
    f018:	01d00934 	movhi	r7,16420
    f01c:	1009883a 	mov	r4,r2
    f020:	180b883a 	mov	r5,r3
    f024:	0006ed00 	call	6ed0 <__muldf3>
    f028:	803ff91e 	bne	r16,zero,f010 <__alt_data_end+0xf000f010>
    f02c:	dfc00117 	ldw	ra,4(sp)
    f030:	dc000017 	ldw	r16,0(sp)
    f034:	dec00204 	addi	sp,sp,8
    f038:	f800283a 	ret
    f03c:	202090fa 	slli	r16,r4,3
    f040:	00820034 	movhi	r2,2048
    f044:	1080c204 	addi	r2,r2,776
    f048:	1421883a 	add	r16,r2,r16
    f04c:	80800017 	ldw	r2,0(r16)
    f050:	80c00117 	ldw	r3,4(r16)
    f054:	dfc00117 	ldw	ra,4(sp)
    f058:	dc000017 	ldw	r16,0(sp)
    f05c:	dec00204 	addi	sp,sp,8
    f060:	f800283a 	ret

0000f064 <__copybits>:
    f064:	297fffc4 	addi	r5,r5,-1
    f068:	280fd17a 	srai	r7,r5,5
    f06c:	30c00417 	ldw	r3,16(r6)
    f070:	30800504 	addi	r2,r6,20
    f074:	39c00044 	addi	r7,r7,1
    f078:	18c7883a 	add	r3,r3,r3
    f07c:	39cf883a 	add	r7,r7,r7
    f080:	18c7883a 	add	r3,r3,r3
    f084:	39cf883a 	add	r7,r7,r7
    f088:	10c7883a 	add	r3,r2,r3
    f08c:	21cf883a 	add	r7,r4,r7
    f090:	10c00d2e 	bgeu	r2,r3,f0c8 <__copybits+0x64>
    f094:	200b883a 	mov	r5,r4
    f098:	12000017 	ldw	r8,0(r2)
    f09c:	29400104 	addi	r5,r5,4
    f0a0:	10800104 	addi	r2,r2,4
    f0a4:	2a3fff15 	stw	r8,-4(r5)
    f0a8:	10fffb36 	bltu	r2,r3,f098 <__alt_data_end+0xf000f098>
    f0ac:	1985c83a 	sub	r2,r3,r6
    f0b0:	10bffac4 	addi	r2,r2,-21
    f0b4:	1004d0ba 	srli	r2,r2,2
    f0b8:	10800044 	addi	r2,r2,1
    f0bc:	1085883a 	add	r2,r2,r2
    f0c0:	1085883a 	add	r2,r2,r2
    f0c4:	2089883a 	add	r4,r4,r2
    f0c8:	21c0032e 	bgeu	r4,r7,f0d8 <__copybits+0x74>
    f0cc:	20000015 	stw	zero,0(r4)
    f0d0:	21000104 	addi	r4,r4,4
    f0d4:	21fffd36 	bltu	r4,r7,f0cc <__alt_data_end+0xf000f0cc>
    f0d8:	f800283a 	ret

0000f0dc <__any_on>:
    f0dc:	20c00417 	ldw	r3,16(r4)
    f0e0:	2805d17a 	srai	r2,r5,5
    f0e4:	21000504 	addi	r4,r4,20
    f0e8:	18800d0e 	bge	r3,r2,f120 <__any_on+0x44>
    f0ec:	18c7883a 	add	r3,r3,r3
    f0f0:	18c7883a 	add	r3,r3,r3
    f0f4:	20c7883a 	add	r3,r4,r3
    f0f8:	20c0192e 	bgeu	r4,r3,f160 <__any_on+0x84>
    f0fc:	18bfff17 	ldw	r2,-4(r3)
    f100:	18ffff04 	addi	r3,r3,-4
    f104:	1000041e 	bne	r2,zero,f118 <__any_on+0x3c>
    f108:	20c0142e 	bgeu	r4,r3,f15c <__any_on+0x80>
    f10c:	18ffff04 	addi	r3,r3,-4
    f110:	19400017 	ldw	r5,0(r3)
    f114:	283ffc26 	beq	r5,zero,f108 <__alt_data_end+0xf000f108>
    f118:	00800044 	movi	r2,1
    f11c:	f800283a 	ret
    f120:	10c00a0e 	bge	r2,r3,f14c <__any_on+0x70>
    f124:	1085883a 	add	r2,r2,r2
    f128:	1085883a 	add	r2,r2,r2
    f12c:	294007cc 	andi	r5,r5,31
    f130:	2087883a 	add	r3,r4,r2
    f134:	283ff026 	beq	r5,zero,f0f8 <__alt_data_end+0xf000f0f8>
    f138:	19800017 	ldw	r6,0(r3)
    f13c:	3144d83a 	srl	r2,r6,r5
    f140:	114a983a 	sll	r5,r2,r5
    f144:	317ff41e 	bne	r6,r5,f118 <__alt_data_end+0xf000f118>
    f148:	003feb06 	br	f0f8 <__alt_data_end+0xf000f0f8>
    f14c:	1085883a 	add	r2,r2,r2
    f150:	1085883a 	add	r2,r2,r2
    f154:	2087883a 	add	r3,r4,r2
    f158:	003fe706 	br	f0f8 <__alt_data_end+0xf000f0f8>
    f15c:	f800283a 	ret
    f160:	0005883a 	mov	r2,zero
    f164:	f800283a 	ret

0000f168 <_realloc_r>:
    f168:	defff604 	addi	sp,sp,-40
    f16c:	dc800215 	stw	r18,8(sp)
    f170:	dfc00915 	stw	ra,36(sp)
    f174:	df000815 	stw	fp,32(sp)
    f178:	ddc00715 	stw	r23,28(sp)
    f17c:	dd800615 	stw	r22,24(sp)
    f180:	dd400515 	stw	r21,20(sp)
    f184:	dd000415 	stw	r20,16(sp)
    f188:	dcc00315 	stw	r19,12(sp)
    f18c:	dc400115 	stw	r17,4(sp)
    f190:	dc000015 	stw	r16,0(sp)
    f194:	3025883a 	mov	r18,r6
    f198:	2800b726 	beq	r5,zero,f478 <_realloc_r+0x310>
    f19c:	282b883a 	mov	r21,r5
    f1a0:	2029883a 	mov	r20,r4
    f1a4:	0012a8c0 	call	12a8c <__malloc_lock>
    f1a8:	a8bfff17 	ldw	r2,-4(r21)
    f1ac:	043fff04 	movi	r16,-4
    f1b0:	90c002c4 	addi	r3,r18,11
    f1b4:	01000584 	movi	r4,22
    f1b8:	acfffe04 	addi	r19,r21,-8
    f1bc:	1420703a 	and	r16,r2,r16
    f1c0:	20c0332e 	bgeu	r4,r3,f290 <_realloc_r+0x128>
    f1c4:	047ffe04 	movi	r17,-8
    f1c8:	1c62703a 	and	r17,r3,r17
    f1cc:	8807883a 	mov	r3,r17
    f1d0:	88005816 	blt	r17,zero,f334 <_realloc_r+0x1cc>
    f1d4:	8c805736 	bltu	r17,r18,f334 <_realloc_r+0x1cc>
    f1d8:	80c0300e 	bge	r16,r3,f29c <_realloc_r+0x134>
    f1dc:	07020034 	movhi	fp,2048
    f1e0:	e702fd04 	addi	fp,fp,3060
    f1e4:	e1c00217 	ldw	r7,8(fp)
    f1e8:	9c09883a 	add	r4,r19,r16
    f1ec:	22000117 	ldw	r8,4(r4)
    f1f0:	21c06326 	beq	r4,r7,f380 <_realloc_r+0x218>
    f1f4:	017fff84 	movi	r5,-2
    f1f8:	414a703a 	and	r5,r8,r5
    f1fc:	214b883a 	add	r5,r4,r5
    f200:	29800117 	ldw	r6,4(r5)
    f204:	3180004c 	andi	r6,r6,1
    f208:	30003f26 	beq	r6,zero,f308 <_realloc_r+0x1a0>
    f20c:	1080004c 	andi	r2,r2,1
    f210:	10008326 	beq	r2,zero,f420 <_realloc_r+0x2b8>
    f214:	900b883a 	mov	r5,r18
    f218:	a009883a 	mov	r4,r20
    f21c:	000d7200 	call	d720 <_malloc_r>
    f220:	1025883a 	mov	r18,r2
    f224:	10011e26 	beq	r2,zero,f6a0 <_realloc_r+0x538>
    f228:	a93fff17 	ldw	r4,-4(r21)
    f22c:	10fffe04 	addi	r3,r2,-8
    f230:	00bfff84 	movi	r2,-2
    f234:	2084703a 	and	r2,r4,r2
    f238:	9885883a 	add	r2,r19,r2
    f23c:	1880ee26 	beq	r3,r2,f5f8 <_realloc_r+0x490>
    f240:	81bfff04 	addi	r6,r16,-4
    f244:	00800904 	movi	r2,36
    f248:	1180b836 	bltu	r2,r6,f52c <_realloc_r+0x3c4>
    f24c:	00c004c4 	movi	r3,19
    f250:	19809636 	bltu	r3,r6,f4ac <_realloc_r+0x344>
    f254:	9005883a 	mov	r2,r18
    f258:	a807883a 	mov	r3,r21
    f25c:	19000017 	ldw	r4,0(r3)
    f260:	11000015 	stw	r4,0(r2)
    f264:	19000117 	ldw	r4,4(r3)
    f268:	11000115 	stw	r4,4(r2)
    f26c:	18c00217 	ldw	r3,8(r3)
    f270:	10c00215 	stw	r3,8(r2)
    f274:	a80b883a 	mov	r5,r21
    f278:	a009883a 	mov	r4,r20
    f27c:	000cb340 	call	cb34 <_free_r>
    f280:	a009883a 	mov	r4,r20
    f284:	0012ab00 	call	12ab0 <__malloc_unlock>
    f288:	9005883a 	mov	r2,r18
    f28c:	00001206 	br	f2d8 <_realloc_r+0x170>
    f290:	00c00404 	movi	r3,16
    f294:	1823883a 	mov	r17,r3
    f298:	003fce06 	br	f1d4 <__alt_data_end+0xf000f1d4>
    f29c:	a825883a 	mov	r18,r21
    f2a0:	8445c83a 	sub	r2,r16,r17
    f2a4:	00c003c4 	movi	r3,15
    f2a8:	18802636 	bltu	r3,r2,f344 <_realloc_r+0x1dc>
    f2ac:	99800117 	ldw	r6,4(r19)
    f2b0:	9c07883a 	add	r3,r19,r16
    f2b4:	3180004c 	andi	r6,r6,1
    f2b8:	3420b03a 	or	r16,r6,r16
    f2bc:	9c000115 	stw	r16,4(r19)
    f2c0:	18800117 	ldw	r2,4(r3)
    f2c4:	10800054 	ori	r2,r2,1
    f2c8:	18800115 	stw	r2,4(r3)
    f2cc:	a009883a 	mov	r4,r20
    f2d0:	0012ab00 	call	12ab0 <__malloc_unlock>
    f2d4:	9005883a 	mov	r2,r18
    f2d8:	dfc00917 	ldw	ra,36(sp)
    f2dc:	df000817 	ldw	fp,32(sp)
    f2e0:	ddc00717 	ldw	r23,28(sp)
    f2e4:	dd800617 	ldw	r22,24(sp)
    f2e8:	dd400517 	ldw	r21,20(sp)
    f2ec:	dd000417 	ldw	r20,16(sp)
    f2f0:	dcc00317 	ldw	r19,12(sp)
    f2f4:	dc800217 	ldw	r18,8(sp)
    f2f8:	dc400117 	ldw	r17,4(sp)
    f2fc:	dc000017 	ldw	r16,0(sp)
    f300:	dec00a04 	addi	sp,sp,40
    f304:	f800283a 	ret
    f308:	017fff04 	movi	r5,-4
    f30c:	414a703a 	and	r5,r8,r5
    f310:	814d883a 	add	r6,r16,r5
    f314:	30c01f16 	blt	r6,r3,f394 <_realloc_r+0x22c>
    f318:	20800317 	ldw	r2,12(r4)
    f31c:	20c00217 	ldw	r3,8(r4)
    f320:	a825883a 	mov	r18,r21
    f324:	3021883a 	mov	r16,r6
    f328:	18800315 	stw	r2,12(r3)
    f32c:	10c00215 	stw	r3,8(r2)
    f330:	003fdb06 	br	f2a0 <__alt_data_end+0xf000f2a0>
    f334:	00800304 	movi	r2,12
    f338:	a0800015 	stw	r2,0(r20)
    f33c:	0005883a 	mov	r2,zero
    f340:	003fe506 	br	f2d8 <__alt_data_end+0xf000f2d8>
    f344:	98c00117 	ldw	r3,4(r19)
    f348:	9c4b883a 	add	r5,r19,r17
    f34c:	11000054 	ori	r4,r2,1
    f350:	18c0004c 	andi	r3,r3,1
    f354:	1c62b03a 	or	r17,r3,r17
    f358:	9c400115 	stw	r17,4(r19)
    f35c:	29000115 	stw	r4,4(r5)
    f360:	2885883a 	add	r2,r5,r2
    f364:	10c00117 	ldw	r3,4(r2)
    f368:	29400204 	addi	r5,r5,8
    f36c:	a009883a 	mov	r4,r20
    f370:	18c00054 	ori	r3,r3,1
    f374:	10c00115 	stw	r3,4(r2)
    f378:	000cb340 	call	cb34 <_free_r>
    f37c:	003fd306 	br	f2cc <__alt_data_end+0xf000f2cc>
    f380:	017fff04 	movi	r5,-4
    f384:	414a703a 	and	r5,r8,r5
    f388:	89800404 	addi	r6,r17,16
    f38c:	8151883a 	add	r8,r16,r5
    f390:	4180590e 	bge	r8,r6,f4f8 <_realloc_r+0x390>
    f394:	1080004c 	andi	r2,r2,1
    f398:	103f9e1e 	bne	r2,zero,f214 <__alt_data_end+0xf000f214>
    f39c:	adbffe17 	ldw	r22,-8(r21)
    f3a0:	00bfff04 	movi	r2,-4
    f3a4:	9dadc83a 	sub	r22,r19,r22
    f3a8:	b1800117 	ldw	r6,4(r22)
    f3ac:	3084703a 	and	r2,r6,r2
    f3b0:	20002026 	beq	r4,zero,f434 <_realloc_r+0x2cc>
    f3b4:	80af883a 	add	r23,r16,r2
    f3b8:	b96f883a 	add	r23,r23,r5
    f3bc:	21c05f26 	beq	r4,r7,f53c <_realloc_r+0x3d4>
    f3c0:	b8c01c16 	blt	r23,r3,f434 <_realloc_r+0x2cc>
    f3c4:	20800317 	ldw	r2,12(r4)
    f3c8:	20c00217 	ldw	r3,8(r4)
    f3cc:	81bfff04 	addi	r6,r16,-4
    f3d0:	01000904 	movi	r4,36
    f3d4:	18800315 	stw	r2,12(r3)
    f3d8:	10c00215 	stw	r3,8(r2)
    f3dc:	b0c00217 	ldw	r3,8(r22)
    f3e0:	b0800317 	ldw	r2,12(r22)
    f3e4:	b4800204 	addi	r18,r22,8
    f3e8:	18800315 	stw	r2,12(r3)
    f3ec:	10c00215 	stw	r3,8(r2)
    f3f0:	21801b36 	bltu	r4,r6,f460 <_realloc_r+0x2f8>
    f3f4:	008004c4 	movi	r2,19
    f3f8:	1180352e 	bgeu	r2,r6,f4d0 <_realloc_r+0x368>
    f3fc:	a8800017 	ldw	r2,0(r21)
    f400:	b0800215 	stw	r2,8(r22)
    f404:	a8800117 	ldw	r2,4(r21)
    f408:	b0800315 	stw	r2,12(r22)
    f40c:	008006c4 	movi	r2,27
    f410:	11807f36 	bltu	r2,r6,f610 <_realloc_r+0x4a8>
    f414:	b0800404 	addi	r2,r22,16
    f418:	ad400204 	addi	r21,r21,8
    f41c:	00002d06 	br	f4d4 <_realloc_r+0x36c>
    f420:	adbffe17 	ldw	r22,-8(r21)
    f424:	00bfff04 	movi	r2,-4
    f428:	9dadc83a 	sub	r22,r19,r22
    f42c:	b1000117 	ldw	r4,4(r22)
    f430:	2084703a 	and	r2,r4,r2
    f434:	b03f7726 	beq	r22,zero,f214 <__alt_data_end+0xf000f214>
    f438:	80af883a 	add	r23,r16,r2
    f43c:	b8ff7516 	blt	r23,r3,f214 <__alt_data_end+0xf000f214>
    f440:	b0800317 	ldw	r2,12(r22)
    f444:	b0c00217 	ldw	r3,8(r22)
    f448:	81bfff04 	addi	r6,r16,-4
    f44c:	01000904 	movi	r4,36
    f450:	18800315 	stw	r2,12(r3)
    f454:	10c00215 	stw	r3,8(r2)
    f458:	b4800204 	addi	r18,r22,8
    f45c:	21bfe52e 	bgeu	r4,r6,f3f4 <__alt_data_end+0xf000f3f4>
    f460:	a80b883a 	mov	r5,r21
    f464:	9009883a 	mov	r4,r18
    f468:	000e0100 	call	e010 <memmove>
    f46c:	b821883a 	mov	r16,r23
    f470:	b027883a 	mov	r19,r22
    f474:	003f8a06 	br	f2a0 <__alt_data_end+0xf000f2a0>
    f478:	300b883a 	mov	r5,r6
    f47c:	dfc00917 	ldw	ra,36(sp)
    f480:	df000817 	ldw	fp,32(sp)
    f484:	ddc00717 	ldw	r23,28(sp)
    f488:	dd800617 	ldw	r22,24(sp)
    f48c:	dd400517 	ldw	r21,20(sp)
    f490:	dd000417 	ldw	r20,16(sp)
    f494:	dcc00317 	ldw	r19,12(sp)
    f498:	dc800217 	ldw	r18,8(sp)
    f49c:	dc400117 	ldw	r17,4(sp)
    f4a0:	dc000017 	ldw	r16,0(sp)
    f4a4:	dec00a04 	addi	sp,sp,40
    f4a8:	000d7201 	jmpi	d720 <_malloc_r>
    f4ac:	a8c00017 	ldw	r3,0(r21)
    f4b0:	90c00015 	stw	r3,0(r18)
    f4b4:	a8c00117 	ldw	r3,4(r21)
    f4b8:	90c00115 	stw	r3,4(r18)
    f4bc:	00c006c4 	movi	r3,27
    f4c0:	19804536 	bltu	r3,r6,f5d8 <_realloc_r+0x470>
    f4c4:	90800204 	addi	r2,r18,8
    f4c8:	a8c00204 	addi	r3,r21,8
    f4cc:	003f6306 	br	f25c <__alt_data_end+0xf000f25c>
    f4d0:	9005883a 	mov	r2,r18
    f4d4:	a8c00017 	ldw	r3,0(r21)
    f4d8:	b821883a 	mov	r16,r23
    f4dc:	b027883a 	mov	r19,r22
    f4e0:	10c00015 	stw	r3,0(r2)
    f4e4:	a8c00117 	ldw	r3,4(r21)
    f4e8:	10c00115 	stw	r3,4(r2)
    f4ec:	a8c00217 	ldw	r3,8(r21)
    f4f0:	10c00215 	stw	r3,8(r2)
    f4f4:	003f6a06 	br	f2a0 <__alt_data_end+0xf000f2a0>
    f4f8:	9c67883a 	add	r19,r19,r17
    f4fc:	4445c83a 	sub	r2,r8,r17
    f500:	e4c00215 	stw	r19,8(fp)
    f504:	10800054 	ori	r2,r2,1
    f508:	98800115 	stw	r2,4(r19)
    f50c:	a8bfff17 	ldw	r2,-4(r21)
    f510:	a009883a 	mov	r4,r20
    f514:	1080004c 	andi	r2,r2,1
    f518:	1462b03a 	or	r17,r2,r17
    f51c:	ac7fff15 	stw	r17,-4(r21)
    f520:	0012ab00 	call	12ab0 <__malloc_unlock>
    f524:	a805883a 	mov	r2,r21
    f528:	003f6b06 	br	f2d8 <__alt_data_end+0xf000f2d8>
    f52c:	a80b883a 	mov	r5,r21
    f530:	9009883a 	mov	r4,r18
    f534:	000e0100 	call	e010 <memmove>
    f538:	003f4e06 	br	f274 <__alt_data_end+0xf000f274>
    f53c:	89000404 	addi	r4,r17,16
    f540:	b93fbc16 	blt	r23,r4,f434 <__alt_data_end+0xf000f434>
    f544:	b0800317 	ldw	r2,12(r22)
    f548:	b0c00217 	ldw	r3,8(r22)
    f54c:	81bfff04 	addi	r6,r16,-4
    f550:	01000904 	movi	r4,36
    f554:	18800315 	stw	r2,12(r3)
    f558:	10c00215 	stw	r3,8(r2)
    f55c:	b4800204 	addi	r18,r22,8
    f560:	21804336 	bltu	r4,r6,f670 <_realloc_r+0x508>
    f564:	008004c4 	movi	r2,19
    f568:	11803f2e 	bgeu	r2,r6,f668 <_realloc_r+0x500>
    f56c:	a8800017 	ldw	r2,0(r21)
    f570:	b0800215 	stw	r2,8(r22)
    f574:	a8800117 	ldw	r2,4(r21)
    f578:	b0800315 	stw	r2,12(r22)
    f57c:	008006c4 	movi	r2,27
    f580:	11803f36 	bltu	r2,r6,f680 <_realloc_r+0x518>
    f584:	b0800404 	addi	r2,r22,16
    f588:	ad400204 	addi	r21,r21,8
    f58c:	a8c00017 	ldw	r3,0(r21)
    f590:	10c00015 	stw	r3,0(r2)
    f594:	a8c00117 	ldw	r3,4(r21)
    f598:	10c00115 	stw	r3,4(r2)
    f59c:	a8c00217 	ldw	r3,8(r21)
    f5a0:	10c00215 	stw	r3,8(r2)
    f5a4:	b447883a 	add	r3,r22,r17
    f5a8:	bc45c83a 	sub	r2,r23,r17
    f5ac:	e0c00215 	stw	r3,8(fp)
    f5b0:	10800054 	ori	r2,r2,1
    f5b4:	18800115 	stw	r2,4(r3)
    f5b8:	b0800117 	ldw	r2,4(r22)
    f5bc:	a009883a 	mov	r4,r20
    f5c0:	1080004c 	andi	r2,r2,1
    f5c4:	1462b03a 	or	r17,r2,r17
    f5c8:	b4400115 	stw	r17,4(r22)
    f5cc:	0012ab00 	call	12ab0 <__malloc_unlock>
    f5d0:	9005883a 	mov	r2,r18
    f5d4:	003f4006 	br	f2d8 <__alt_data_end+0xf000f2d8>
    f5d8:	a8c00217 	ldw	r3,8(r21)
    f5dc:	90c00215 	stw	r3,8(r18)
    f5e0:	a8c00317 	ldw	r3,12(r21)
    f5e4:	90c00315 	stw	r3,12(r18)
    f5e8:	30801126 	beq	r6,r2,f630 <_realloc_r+0x4c8>
    f5ec:	90800404 	addi	r2,r18,16
    f5f0:	a8c00404 	addi	r3,r21,16
    f5f4:	003f1906 	br	f25c <__alt_data_end+0xf000f25c>
    f5f8:	90ffff17 	ldw	r3,-4(r18)
    f5fc:	00bfff04 	movi	r2,-4
    f600:	a825883a 	mov	r18,r21
    f604:	1884703a 	and	r2,r3,r2
    f608:	80a1883a 	add	r16,r16,r2
    f60c:	003f2406 	br	f2a0 <__alt_data_end+0xf000f2a0>
    f610:	a8800217 	ldw	r2,8(r21)
    f614:	b0800415 	stw	r2,16(r22)
    f618:	a8800317 	ldw	r2,12(r21)
    f61c:	b0800515 	stw	r2,20(r22)
    f620:	31000a26 	beq	r6,r4,f64c <_realloc_r+0x4e4>
    f624:	b0800604 	addi	r2,r22,24
    f628:	ad400404 	addi	r21,r21,16
    f62c:	003fa906 	br	f4d4 <__alt_data_end+0xf000f4d4>
    f630:	a9000417 	ldw	r4,16(r21)
    f634:	90800604 	addi	r2,r18,24
    f638:	a8c00604 	addi	r3,r21,24
    f63c:	91000415 	stw	r4,16(r18)
    f640:	a9000517 	ldw	r4,20(r21)
    f644:	91000515 	stw	r4,20(r18)
    f648:	003f0406 	br	f25c <__alt_data_end+0xf000f25c>
    f64c:	a8c00417 	ldw	r3,16(r21)
    f650:	ad400604 	addi	r21,r21,24
    f654:	b0800804 	addi	r2,r22,32
    f658:	b0c00615 	stw	r3,24(r22)
    f65c:	a8ffff17 	ldw	r3,-4(r21)
    f660:	b0c00715 	stw	r3,28(r22)
    f664:	003f9b06 	br	f4d4 <__alt_data_end+0xf000f4d4>
    f668:	9005883a 	mov	r2,r18
    f66c:	003fc706 	br	f58c <__alt_data_end+0xf000f58c>
    f670:	a80b883a 	mov	r5,r21
    f674:	9009883a 	mov	r4,r18
    f678:	000e0100 	call	e010 <memmove>
    f67c:	003fc906 	br	f5a4 <__alt_data_end+0xf000f5a4>
    f680:	a8800217 	ldw	r2,8(r21)
    f684:	b0800415 	stw	r2,16(r22)
    f688:	a8800317 	ldw	r2,12(r21)
    f68c:	b0800515 	stw	r2,20(r22)
    f690:	31000726 	beq	r6,r4,f6b0 <_realloc_r+0x548>
    f694:	b0800604 	addi	r2,r22,24
    f698:	ad400404 	addi	r21,r21,16
    f69c:	003fbb06 	br	f58c <__alt_data_end+0xf000f58c>
    f6a0:	a009883a 	mov	r4,r20
    f6a4:	0012ab00 	call	12ab0 <__malloc_unlock>
    f6a8:	0005883a 	mov	r2,zero
    f6ac:	003f0a06 	br	f2d8 <__alt_data_end+0xf000f2d8>
    f6b0:	a8c00417 	ldw	r3,16(r21)
    f6b4:	ad400604 	addi	r21,r21,24
    f6b8:	b0800804 	addi	r2,r22,32
    f6bc:	b0c00615 	stw	r3,24(r22)
    f6c0:	a8ffff17 	ldw	r3,-4(r21)
    f6c4:	b0c00715 	stw	r3,28(r22)
    f6c8:	003fb006 	br	f58c <__alt_data_end+0xf000f58c>

0000f6cc <__fpclassifyd>:
    f6cc:	00a00034 	movhi	r2,32768
    f6d0:	10bfffc4 	addi	r2,r2,-1
    f6d4:	2884703a 	and	r2,r5,r2
    f6d8:	10000726 	beq	r2,zero,f6f8 <__fpclassifyd+0x2c>
    f6dc:	00fffc34 	movhi	r3,65520
    f6e0:	019ff834 	movhi	r6,32736
    f6e4:	28c7883a 	add	r3,r5,r3
    f6e8:	31bfffc4 	addi	r6,r6,-1
    f6ec:	30c00536 	bltu	r6,r3,f704 <__fpclassifyd+0x38>
    f6f0:	00800104 	movi	r2,4
    f6f4:	f800283a 	ret
    f6f8:	2000021e 	bne	r4,zero,f704 <__fpclassifyd+0x38>
    f6fc:	00800084 	movi	r2,2
    f700:	f800283a 	ret
    f704:	00dffc34 	movhi	r3,32752
    f708:	019ff834 	movhi	r6,32736
    f70c:	28cb883a 	add	r5,r5,r3
    f710:	31bfffc4 	addi	r6,r6,-1
    f714:	317ff62e 	bgeu	r6,r5,f6f0 <__alt_data_end+0xf000f6f0>
    f718:	01400434 	movhi	r5,16
    f71c:	297fffc4 	addi	r5,r5,-1
    f720:	28800236 	bltu	r5,r2,f72c <__fpclassifyd+0x60>
    f724:	008000c4 	movi	r2,3
    f728:	f800283a 	ret
    f72c:	10c00226 	beq	r2,r3,f738 <__fpclassifyd+0x6c>
    f730:	0005883a 	mov	r2,zero
    f734:	f800283a 	ret
    f738:	2005003a 	cmpeq	r2,r4,zero
    f73c:	f800283a 	ret

0000f740 <_sbrk_r>:
    f740:	defffd04 	addi	sp,sp,-12
    f744:	dc000015 	stw	r16,0(sp)
    f748:	04020034 	movhi	r16,2048
    f74c:	dc400115 	stw	r17,4(sp)
    f750:	8409a104 	addi	r16,r16,9860
    f754:	2023883a 	mov	r17,r4
    f758:	2809883a 	mov	r4,r5
    f75c:	dfc00215 	stw	ra,8(sp)
    f760:	80000015 	stw	zero,0(r16)
    f764:	0012c700 	call	12c70 <sbrk>
    f768:	00ffffc4 	movi	r3,-1
    f76c:	10c00526 	beq	r2,r3,f784 <_sbrk_r+0x44>
    f770:	dfc00217 	ldw	ra,8(sp)
    f774:	dc400117 	ldw	r17,4(sp)
    f778:	dc000017 	ldw	r16,0(sp)
    f77c:	dec00304 	addi	sp,sp,12
    f780:	f800283a 	ret
    f784:	80c00017 	ldw	r3,0(r16)
    f788:	183ff926 	beq	r3,zero,f770 <__alt_data_end+0xf000f770>
    f78c:	88c00015 	stw	r3,0(r17)
    f790:	003ff706 	br	f770 <__alt_data_end+0xf000f770>

0000f794 <__sread>:
    f794:	defffe04 	addi	sp,sp,-8
    f798:	dc000015 	stw	r16,0(sp)
    f79c:	2821883a 	mov	r16,r5
    f7a0:	2940038f 	ldh	r5,14(r5)
    f7a4:	dfc00115 	stw	ra,4(sp)
    f7a8:	00115880 	call	11588 <_read_r>
    f7ac:	10000716 	blt	r2,zero,f7cc <__sread+0x38>
    f7b0:	80c01417 	ldw	r3,80(r16)
    f7b4:	1887883a 	add	r3,r3,r2
    f7b8:	80c01415 	stw	r3,80(r16)
    f7bc:	dfc00117 	ldw	ra,4(sp)
    f7c0:	dc000017 	ldw	r16,0(sp)
    f7c4:	dec00204 	addi	sp,sp,8
    f7c8:	f800283a 	ret
    f7cc:	80c0030b 	ldhu	r3,12(r16)
    f7d0:	18fbffcc 	andi	r3,r3,61439
    f7d4:	80c0030d 	sth	r3,12(r16)
    f7d8:	dfc00117 	ldw	ra,4(sp)
    f7dc:	dc000017 	ldw	r16,0(sp)
    f7e0:	dec00204 	addi	sp,sp,8
    f7e4:	f800283a 	ret

0000f7e8 <__seofread>:
    f7e8:	0005883a 	mov	r2,zero
    f7ec:	f800283a 	ret

0000f7f0 <__swrite>:
    f7f0:	2880030b 	ldhu	r2,12(r5)
    f7f4:	defffb04 	addi	sp,sp,-20
    f7f8:	dcc00315 	stw	r19,12(sp)
    f7fc:	dc800215 	stw	r18,8(sp)
    f800:	dc400115 	stw	r17,4(sp)
    f804:	dc000015 	stw	r16,0(sp)
    f808:	dfc00415 	stw	ra,16(sp)
    f80c:	10c0400c 	andi	r3,r2,256
    f810:	2821883a 	mov	r16,r5
    f814:	2023883a 	mov	r17,r4
    f818:	3025883a 	mov	r18,r6
    f81c:	3827883a 	mov	r19,r7
    f820:	18000526 	beq	r3,zero,f838 <__swrite+0x48>
    f824:	2940038f 	ldh	r5,14(r5)
    f828:	01c00084 	movi	r7,2
    f82c:	000d883a 	mov	r6,zero
    f830:	00115280 	call	11528 <_lseek_r>
    f834:	8080030b 	ldhu	r2,12(r16)
    f838:	8140038f 	ldh	r5,14(r16)
    f83c:	10bbffcc 	andi	r2,r2,61439
    f840:	980f883a 	mov	r7,r19
    f844:	900d883a 	mov	r6,r18
    f848:	8809883a 	mov	r4,r17
    f84c:	8080030d 	sth	r2,12(r16)
    f850:	dfc00417 	ldw	ra,16(sp)
    f854:	dcc00317 	ldw	r19,12(sp)
    f858:	dc800217 	ldw	r18,8(sp)
    f85c:	dc400117 	ldw	r17,4(sp)
    f860:	dc000017 	ldw	r16,0(sp)
    f864:	dec00504 	addi	sp,sp,20
    f868:	0010ff41 	jmpi	10ff4 <_write_r>

0000f86c <__sseek>:
    f86c:	defffe04 	addi	sp,sp,-8
    f870:	dc000015 	stw	r16,0(sp)
    f874:	2821883a 	mov	r16,r5
    f878:	2940038f 	ldh	r5,14(r5)
    f87c:	dfc00115 	stw	ra,4(sp)
    f880:	00115280 	call	11528 <_lseek_r>
    f884:	00ffffc4 	movi	r3,-1
    f888:	10c00826 	beq	r2,r3,f8ac <__sseek+0x40>
    f88c:	80c0030b 	ldhu	r3,12(r16)
    f890:	80801415 	stw	r2,80(r16)
    f894:	18c40014 	ori	r3,r3,4096
    f898:	80c0030d 	sth	r3,12(r16)
    f89c:	dfc00117 	ldw	ra,4(sp)
    f8a0:	dc000017 	ldw	r16,0(sp)
    f8a4:	dec00204 	addi	sp,sp,8
    f8a8:	f800283a 	ret
    f8ac:	80c0030b 	ldhu	r3,12(r16)
    f8b0:	18fbffcc 	andi	r3,r3,61439
    f8b4:	80c0030d 	sth	r3,12(r16)
    f8b8:	dfc00117 	ldw	ra,4(sp)
    f8bc:	dc000017 	ldw	r16,0(sp)
    f8c0:	dec00204 	addi	sp,sp,8
    f8c4:	f800283a 	ret

0000f8c8 <__sclose>:
    f8c8:	2940038f 	ldh	r5,14(r5)
    f8cc:	00110541 	jmpi	11054 <_close_r>

0000f8d0 <strcmp>:
    f8d0:	2144b03a 	or	r2,r4,r5
    f8d4:	108000cc 	andi	r2,r2,3
    f8d8:	1000171e 	bne	r2,zero,f938 <strcmp+0x68>
    f8dc:	20800017 	ldw	r2,0(r4)
    f8e0:	28c00017 	ldw	r3,0(r5)
    f8e4:	10c0141e 	bne	r2,r3,f938 <strcmp+0x68>
    f8e8:	027fbff4 	movhi	r9,65279
    f8ec:	4a7fbfc4 	addi	r9,r9,-257
    f8f0:	0086303a 	nor	r3,zero,r2
    f8f4:	02202074 	movhi	r8,32897
    f8f8:	1245883a 	add	r2,r2,r9
    f8fc:	42202004 	addi	r8,r8,-32640
    f900:	10c4703a 	and	r2,r2,r3
    f904:	1204703a 	and	r2,r2,r8
    f908:	10000226 	beq	r2,zero,f914 <strcmp+0x44>
    f90c:	00002306 	br	f99c <strcmp+0xcc>
    f910:	1000221e 	bne	r2,zero,f99c <strcmp+0xcc>
    f914:	21000104 	addi	r4,r4,4
    f918:	20c00017 	ldw	r3,0(r4)
    f91c:	29400104 	addi	r5,r5,4
    f920:	29800017 	ldw	r6,0(r5)
    f924:	1a4f883a 	add	r7,r3,r9
    f928:	00c4303a 	nor	r2,zero,r3
    f92c:	3884703a 	and	r2,r7,r2
    f930:	1204703a 	and	r2,r2,r8
    f934:	19bff626 	beq	r3,r6,f910 <__alt_data_end+0xf000f910>
    f938:	20800003 	ldbu	r2,0(r4)
    f93c:	10c03fcc 	andi	r3,r2,255
    f940:	18c0201c 	xori	r3,r3,128
    f944:	18ffe004 	addi	r3,r3,-128
    f948:	18000c26 	beq	r3,zero,f97c <strcmp+0xac>
    f94c:	29800007 	ldb	r6,0(r5)
    f950:	19800326 	beq	r3,r6,f960 <strcmp+0x90>
    f954:	00001306 	br	f9a4 <strcmp+0xd4>
    f958:	29800007 	ldb	r6,0(r5)
    f95c:	11800b1e 	bne	r2,r6,f98c <strcmp+0xbc>
    f960:	21000044 	addi	r4,r4,1
    f964:	20c00003 	ldbu	r3,0(r4)
    f968:	29400044 	addi	r5,r5,1
    f96c:	18803fcc 	andi	r2,r3,255
    f970:	1080201c 	xori	r2,r2,128
    f974:	10bfe004 	addi	r2,r2,-128
    f978:	103ff71e 	bne	r2,zero,f958 <__alt_data_end+0xf000f958>
    f97c:	0007883a 	mov	r3,zero
    f980:	28800003 	ldbu	r2,0(r5)
    f984:	1885c83a 	sub	r2,r3,r2
    f988:	f800283a 	ret
    f98c:	28800003 	ldbu	r2,0(r5)
    f990:	18c03fcc 	andi	r3,r3,255
    f994:	1885c83a 	sub	r2,r3,r2
    f998:	f800283a 	ret
    f99c:	0005883a 	mov	r2,zero
    f9a0:	f800283a 	ret
    f9a4:	10c03fcc 	andi	r3,r2,255
    f9a8:	003ff506 	br	f980 <__alt_data_end+0xf000f980>

0000f9ac <__sprint_r.part.0>:
    f9ac:	28801917 	ldw	r2,100(r5)
    f9b0:	defff604 	addi	sp,sp,-40
    f9b4:	dd400515 	stw	r21,20(sp)
    f9b8:	dfc00915 	stw	ra,36(sp)
    f9bc:	df000815 	stw	fp,32(sp)
    f9c0:	ddc00715 	stw	r23,28(sp)
    f9c4:	dd800615 	stw	r22,24(sp)
    f9c8:	dd000415 	stw	r20,16(sp)
    f9cc:	dcc00315 	stw	r19,12(sp)
    f9d0:	dc800215 	stw	r18,8(sp)
    f9d4:	dc400115 	stw	r17,4(sp)
    f9d8:	dc000015 	stw	r16,0(sp)
    f9dc:	1088000c 	andi	r2,r2,8192
    f9e0:	302b883a 	mov	r21,r6
    f9e4:	10002e26 	beq	r2,zero,faa0 <__sprint_r.part.0+0xf4>
    f9e8:	30800217 	ldw	r2,8(r6)
    f9ec:	35800017 	ldw	r22,0(r6)
    f9f0:	10002926 	beq	r2,zero,fa98 <__sprint_r.part.0+0xec>
    f9f4:	2827883a 	mov	r19,r5
    f9f8:	2029883a 	mov	r20,r4
    f9fc:	b5c00104 	addi	r23,r22,4
    fa00:	04bfffc4 	movi	r18,-1
    fa04:	bc400017 	ldw	r17,0(r23)
    fa08:	b4000017 	ldw	r16,0(r22)
    fa0c:	0039883a 	mov	fp,zero
    fa10:	8822d0ba 	srli	r17,r17,2
    fa14:	8800031e 	bne	r17,zero,fa24 <__sprint_r.part.0+0x78>
    fa18:	00001806 	br	fa7c <__sprint_r.part.0+0xd0>
    fa1c:	84000104 	addi	r16,r16,4
    fa20:	8f001526 	beq	r17,fp,fa78 <__sprint_r.part.0+0xcc>
    fa24:	81400017 	ldw	r5,0(r16)
    fa28:	980d883a 	mov	r6,r19
    fa2c:	a009883a 	mov	r4,r20
    fa30:	00113d40 	call	113d4 <_fputwc_r>
    fa34:	e7000044 	addi	fp,fp,1
    fa38:	14bff81e 	bne	r2,r18,fa1c <__alt_data_end+0xf000fa1c>
    fa3c:	9005883a 	mov	r2,r18
    fa40:	a8000215 	stw	zero,8(r21)
    fa44:	a8000115 	stw	zero,4(r21)
    fa48:	dfc00917 	ldw	ra,36(sp)
    fa4c:	df000817 	ldw	fp,32(sp)
    fa50:	ddc00717 	ldw	r23,28(sp)
    fa54:	dd800617 	ldw	r22,24(sp)
    fa58:	dd400517 	ldw	r21,20(sp)
    fa5c:	dd000417 	ldw	r20,16(sp)
    fa60:	dcc00317 	ldw	r19,12(sp)
    fa64:	dc800217 	ldw	r18,8(sp)
    fa68:	dc400117 	ldw	r17,4(sp)
    fa6c:	dc000017 	ldw	r16,0(sp)
    fa70:	dec00a04 	addi	sp,sp,40
    fa74:	f800283a 	ret
    fa78:	a8800217 	ldw	r2,8(r21)
    fa7c:	8c63883a 	add	r17,r17,r17
    fa80:	8c63883a 	add	r17,r17,r17
    fa84:	1445c83a 	sub	r2,r2,r17
    fa88:	a8800215 	stw	r2,8(r21)
    fa8c:	b5800204 	addi	r22,r22,8
    fa90:	bdc00204 	addi	r23,r23,8
    fa94:	103fdb1e 	bne	r2,zero,fa04 <__alt_data_end+0xf000fa04>
    fa98:	0005883a 	mov	r2,zero
    fa9c:	003fe806 	br	fa40 <__alt_data_end+0xf000fa40>
    faa0:	000ce440 	call	ce44 <__sfvwrite_r>
    faa4:	003fe606 	br	fa40 <__alt_data_end+0xf000fa40>

0000faa8 <__sprint_r>:
    faa8:	30c00217 	ldw	r3,8(r6)
    faac:	18000126 	beq	r3,zero,fab4 <__sprint_r+0xc>
    fab0:	000f9ac1 	jmpi	f9ac <__sprint_r.part.0>
    fab4:	30000115 	stw	zero,4(r6)
    fab8:	0005883a 	mov	r2,zero
    fabc:	f800283a 	ret

0000fac0 <___vfiprintf_internal_r>:
    fac0:	deffc904 	addi	sp,sp,-220
    fac4:	df003515 	stw	fp,212(sp)
    fac8:	dd003115 	stw	r20,196(sp)
    facc:	dfc03615 	stw	ra,216(sp)
    fad0:	ddc03415 	stw	r23,208(sp)
    fad4:	dd803315 	stw	r22,204(sp)
    fad8:	dd403215 	stw	r21,200(sp)
    fadc:	dcc03015 	stw	r19,192(sp)
    fae0:	dc802f15 	stw	r18,188(sp)
    fae4:	dc402e15 	stw	r17,184(sp)
    fae8:	dc002d15 	stw	r16,180(sp)
    faec:	d9002015 	stw	r4,128(sp)
    faf0:	d9c02215 	stw	r7,136(sp)
    faf4:	2829883a 	mov	r20,r5
    faf8:	3039883a 	mov	fp,r6
    fafc:	20000226 	beq	r4,zero,fb08 <___vfiprintf_internal_r+0x48>
    fb00:	20800e17 	ldw	r2,56(r4)
    fb04:	1000cf26 	beq	r2,zero,fe44 <___vfiprintf_internal_r+0x384>
    fb08:	a080030b 	ldhu	r2,12(r20)
    fb0c:	10c8000c 	andi	r3,r2,8192
    fb10:	1800061e 	bne	r3,zero,fb2c <___vfiprintf_internal_r+0x6c>
    fb14:	a1001917 	ldw	r4,100(r20)
    fb18:	00f7ffc4 	movi	r3,-8193
    fb1c:	10880014 	ori	r2,r2,8192
    fb20:	20c6703a 	and	r3,r4,r3
    fb24:	a080030d 	sth	r2,12(r20)
    fb28:	a0c01915 	stw	r3,100(r20)
    fb2c:	10c0020c 	andi	r3,r2,8
    fb30:	1800a926 	beq	r3,zero,fdd8 <___vfiprintf_internal_r+0x318>
    fb34:	a0c00417 	ldw	r3,16(r20)
    fb38:	1800a726 	beq	r3,zero,fdd8 <___vfiprintf_internal_r+0x318>
    fb3c:	1080068c 	andi	r2,r2,26
    fb40:	00c00284 	movi	r3,10
    fb44:	10c0ac26 	beq	r2,r3,fdf8 <___vfiprintf_internal_r+0x338>
    fb48:	da801a04 	addi	r10,sp,104
    fb4c:	da801e15 	stw	r10,120(sp)
    fb50:	d8801e17 	ldw	r2,120(sp)
    fb54:	da8019c4 	addi	r10,sp,103
    fb58:	05820034 	movhi	r22,2048
    fb5c:	05c20034 	movhi	r23,2048
    fb60:	da801f15 	stw	r10,124(sp)
    fb64:	1295c83a 	sub	r10,r2,r10
    fb68:	b580f804 	addi	r22,r22,992
    fb6c:	bdc0f404 	addi	r23,r23,976
    fb70:	dec01a15 	stw	sp,104(sp)
    fb74:	d8001c15 	stw	zero,112(sp)
    fb78:	d8001b15 	stw	zero,108(sp)
    fb7c:	d8002615 	stw	zero,152(sp)
    fb80:	d8002315 	stw	zero,140(sp)
    fb84:	da802715 	stw	r10,156(sp)
    fb88:	d811883a 	mov	r8,sp
    fb8c:	dd002115 	stw	r20,132(sp)
    fb90:	e021883a 	mov	r16,fp
    fb94:	80800007 	ldb	r2,0(r16)
    fb98:	1003ea26 	beq	r2,zero,10b44 <___vfiprintf_internal_r+0x1084>
    fb9c:	00c00944 	movi	r3,37
    fba0:	8025883a 	mov	r18,r16
    fba4:	10c0021e 	bne	r2,r3,fbb0 <___vfiprintf_internal_r+0xf0>
    fba8:	00001606 	br	fc04 <___vfiprintf_internal_r+0x144>
    fbac:	10c00326 	beq	r2,r3,fbbc <___vfiprintf_internal_r+0xfc>
    fbb0:	94800044 	addi	r18,r18,1
    fbb4:	90800007 	ldb	r2,0(r18)
    fbb8:	103ffc1e 	bne	r2,zero,fbac <__alt_data_end+0xf000fbac>
    fbbc:	9423c83a 	sub	r17,r18,r16
    fbc0:	88001026 	beq	r17,zero,fc04 <___vfiprintf_internal_r+0x144>
    fbc4:	d8c01c17 	ldw	r3,112(sp)
    fbc8:	d8801b17 	ldw	r2,108(sp)
    fbcc:	44000015 	stw	r16,0(r8)
    fbd0:	88c7883a 	add	r3,r17,r3
    fbd4:	10800044 	addi	r2,r2,1
    fbd8:	44400115 	stw	r17,4(r8)
    fbdc:	d8c01c15 	stw	r3,112(sp)
    fbe0:	d8801b15 	stw	r2,108(sp)
    fbe4:	010001c4 	movi	r4,7
    fbe8:	2080760e 	bge	r4,r2,fdc4 <___vfiprintf_internal_r+0x304>
    fbec:	1803821e 	bne	r3,zero,109f8 <___vfiprintf_internal_r+0xf38>
    fbf0:	da802317 	ldw	r10,140(sp)
    fbf4:	d8001b15 	stw	zero,108(sp)
    fbf8:	d811883a 	mov	r8,sp
    fbfc:	5455883a 	add	r10,r10,r17
    fc00:	da802315 	stw	r10,140(sp)
    fc04:	90800007 	ldb	r2,0(r18)
    fc08:	10044626 	beq	r2,zero,10d24 <___vfiprintf_internal_r+0x1264>
    fc0c:	90c00047 	ldb	r3,1(r18)
    fc10:	94000044 	addi	r16,r18,1
    fc14:	d8001d85 	stb	zero,118(sp)
    fc18:	0009883a 	mov	r4,zero
    fc1c:	000f883a 	mov	r7,zero
    fc20:	027fffc4 	movi	r9,-1
    fc24:	0023883a 	mov	r17,zero
    fc28:	0029883a 	mov	r20,zero
    fc2c:	01401604 	movi	r5,88
    fc30:	01800244 	movi	r6,9
    fc34:	03400a84 	movi	r13,42
    fc38:	03001b04 	movi	r12,108
    fc3c:	84000044 	addi	r16,r16,1
    fc40:	18bff804 	addi	r2,r3,-32
    fc44:	28827336 	bltu	r5,r2,10614 <___vfiprintf_internal_r+0xb54>
    fc48:	100490ba 	slli	r2,r2,2
    fc4c:	02800074 	movhi	r10,1
    fc50:	52bf1804 	addi	r10,r10,-928
    fc54:	1285883a 	add	r2,r2,r10
    fc58:	10800017 	ldw	r2,0(r2)
    fc5c:	1000683a 	jmp	r2
    fc60:	00010348 	cmpgei	zero,zero,1037
    fc64:	00010614 	movui	zero,1048
    fc68:	00010614 	movui	zero,1048
    fc6c:	00010368 	cmpgeui	zero,zero,1037
    fc70:	00010614 	movui	zero,1048
    fc74:	00010614 	movui	zero,1048
    fc78:	00010614 	movui	zero,1048
    fc7c:	00010614 	movui	zero,1048
    fc80:	00010614 	movui	zero,1048
    fc84:	00010614 	movui	zero,1048
    fc88:	00010550 	cmplti	zero,zero,1045
    fc8c:	0001056c 	andhi	zero,zero,1045
    fc90:	00010614 	movui	zero,1048
    fc94:	0000fe54 	movui	zero,1017
    fc98:	0001057c 	xorhi	zero,zero,1045
    fc9c:	00010614 	movui	zero,1048
    fca0:	00010374 	movhi	zero,1037
    fca4:	00010380 	call	1038 <pvPortMalloc+0x68>
    fca8:	00010380 	call	1038 <pvPortMalloc+0x68>
    fcac:	00010380 	call	1038 <pvPortMalloc+0x68>
    fcb0:	00010380 	call	1038 <pvPortMalloc+0x68>
    fcb4:	00010380 	call	1038 <pvPortMalloc+0x68>
    fcb8:	00010380 	call	1038 <pvPortMalloc+0x68>
    fcbc:	00010380 	call	1038 <pvPortMalloc+0x68>
    fcc0:	00010380 	call	1038 <pvPortMalloc+0x68>
    fcc4:	00010380 	call	1038 <pvPortMalloc+0x68>
    fcc8:	00010614 	movui	zero,1048
    fccc:	00010614 	movui	zero,1048
    fcd0:	00010614 	movui	zero,1048
    fcd4:	00010614 	movui	zero,1048
    fcd8:	00010614 	movui	zero,1048
    fcdc:	00010614 	movui	zero,1048
    fce0:	00010614 	movui	zero,1048
    fce4:	00010614 	movui	zero,1048
    fce8:	00010614 	movui	zero,1048
    fcec:	00010614 	movui	zero,1048
    fcf0:	000103ac 	andhi	zero,zero,1038
    fcf4:	00010614 	movui	zero,1048
    fcf8:	00010614 	movui	zero,1048
    fcfc:	00010614 	movui	zero,1048
    fd00:	00010614 	movui	zero,1048
    fd04:	00010614 	movui	zero,1048
    fd08:	00010614 	movui	zero,1048
    fd0c:	00010614 	movui	zero,1048
    fd10:	00010614 	movui	zero,1048
    fd14:	00010614 	movui	zero,1048
    fd18:	00010614 	movui	zero,1048
    fd1c:	000103e4 	muli	zero,zero,1039
    fd20:	00010614 	movui	zero,1048
    fd24:	00010614 	movui	zero,1048
    fd28:	00010614 	movui	zero,1048
    fd2c:	00010614 	movui	zero,1048
    fd30:	00010614 	movui	zero,1048
    fd34:	0001043c 	xorhi	zero,zero,1040
    fd38:	00010614 	movui	zero,1048
    fd3c:	00010614 	movui	zero,1048
    fd40:	000104ac 	andhi	zero,zero,1042
    fd44:	00010614 	movui	zero,1048
    fd48:	00010614 	movui	zero,1048
    fd4c:	00010614 	movui	zero,1048
    fd50:	00010614 	movui	zero,1048
    fd54:	00010614 	movui	zero,1048
    fd58:	00010614 	movui	zero,1048
    fd5c:	00010614 	movui	zero,1048
    fd60:	00010614 	movui	zero,1048
    fd64:	00010614 	movui	zero,1048
    fd68:	00010614 	movui	zero,1048
    fd6c:	00010258 	cmpnei	zero,zero,1033
    fd70:	00010284 	movi	zero,1034
    fd74:	00010614 	movui	zero,1048
    fd78:	00010614 	movui	zero,1048
    fd7c:	00010614 	movui	zero,1048
    fd80:	000105bc 	xorhi	zero,zero,1046
    fd84:	00010284 	movi	zero,1034
    fd88:	00010614 	movui	zero,1048
    fd8c:	00010614 	movui	zero,1048
    fd90:	00010118 	cmpnei	zero,zero,1028
    fd94:	00010614 	movui	zero,1048
    fd98:	00010128 	cmpgeui	zero,zero,1028
    fd9c:	00010164 	muli	zero,zero,1029
    fda0:	0000fe60 	cmpeqi	zero,zero,1017
    fda4:	0001010c 	andi	zero,zero,1028
    fda8:	00010614 	movui	zero,1048
    fdac:	000104e8 	cmpgeui	zero,zero,1043
    fdb0:	00010614 	movui	zero,1048
    fdb4:	00010540 	call	1054 <pvPortMalloc+0x84>
    fdb8:	00010614 	movui	zero,1048
    fdbc:	00010614 	movui	zero,1048
    fdc0:	00010204 	movi	zero,1032
    fdc4:	42000204 	addi	r8,r8,8
    fdc8:	da802317 	ldw	r10,140(sp)
    fdcc:	5455883a 	add	r10,r10,r17
    fdd0:	da802315 	stw	r10,140(sp)
    fdd4:	003f8b06 	br	fc04 <__alt_data_end+0xf000fc04>
    fdd8:	d9002017 	ldw	r4,128(sp)
    fddc:	a00b883a 	mov	r5,r20
    fde0:	000a9ec0 	call	a9ec <__swsetup_r>
    fde4:	1003b11e 	bne	r2,zero,10cac <___vfiprintf_internal_r+0x11ec>
    fde8:	a080030b 	ldhu	r2,12(r20)
    fdec:	00c00284 	movi	r3,10
    fdf0:	1080068c 	andi	r2,r2,26
    fdf4:	10ff541e 	bne	r2,r3,fb48 <__alt_data_end+0xf000fb48>
    fdf8:	a080038f 	ldh	r2,14(r20)
    fdfc:	103f5216 	blt	r2,zero,fb48 <__alt_data_end+0xf000fb48>
    fe00:	d9c02217 	ldw	r7,136(sp)
    fe04:	d9002017 	ldw	r4,128(sp)
    fe08:	e00d883a 	mov	r6,fp
    fe0c:	a00b883a 	mov	r5,r20
    fe10:	0010f380 	call	10f38 <__sbprintf>
    fe14:	dfc03617 	ldw	ra,216(sp)
    fe18:	df003517 	ldw	fp,212(sp)
    fe1c:	ddc03417 	ldw	r23,208(sp)
    fe20:	dd803317 	ldw	r22,204(sp)
    fe24:	dd403217 	ldw	r21,200(sp)
    fe28:	dd003117 	ldw	r20,196(sp)
    fe2c:	dcc03017 	ldw	r19,192(sp)
    fe30:	dc802f17 	ldw	r18,188(sp)
    fe34:	dc402e17 	ldw	r17,184(sp)
    fe38:	dc002d17 	ldw	r16,180(sp)
    fe3c:	dec03704 	addi	sp,sp,220
    fe40:	f800283a 	ret
    fe44:	000c9c00 	call	c9c0 <__sinit>
    fe48:	003f2f06 	br	fb08 <__alt_data_end+0xf000fb08>
    fe4c:	0463c83a 	sub	r17,zero,r17
    fe50:	d8802215 	stw	r2,136(sp)
    fe54:	a5000114 	ori	r20,r20,4
    fe58:	80c00007 	ldb	r3,0(r16)
    fe5c:	003f7706 	br	fc3c <__alt_data_end+0xf000fc3c>
    fe60:	00800c04 	movi	r2,48
    fe64:	da802217 	ldw	r10,136(sp)
    fe68:	d8801d05 	stb	r2,116(sp)
    fe6c:	00801e04 	movi	r2,120
    fe70:	d8801d45 	stb	r2,117(sp)
    fe74:	d8001d85 	stb	zero,118(sp)
    fe78:	50c00104 	addi	r3,r10,4
    fe7c:	54800017 	ldw	r18,0(r10)
    fe80:	0027883a 	mov	r19,zero
    fe84:	a0800094 	ori	r2,r20,2
    fe88:	48030b16 	blt	r9,zero,10ab8 <___vfiprintf_internal_r+0xff8>
    fe8c:	00bfdfc4 	movi	r2,-129
    fe90:	a096703a 	and	r11,r20,r2
    fe94:	d8c02215 	stw	r3,136(sp)
    fe98:	5d000094 	ori	r20,r11,2
    fe9c:	90032b1e 	bne	r18,zero,10b4c <___vfiprintf_internal_r+0x108c>
    fea0:	00820034 	movhi	r2,2048
    fea4:	10809304 	addi	r2,r2,588
    fea8:	d8802615 	stw	r2,152(sp)
    feac:	0039883a 	mov	fp,zero
    feb0:	48017b1e 	bne	r9,zero,104a0 <___vfiprintf_internal_r+0x9e0>
    feb4:	0013883a 	mov	r9,zero
    feb8:	0027883a 	mov	r19,zero
    febc:	dd401a04 	addi	r21,sp,104
    fec0:	4825883a 	mov	r18,r9
    fec4:	4cc0010e 	bge	r9,r19,fecc <___vfiprintf_internal_r+0x40c>
    fec8:	9825883a 	mov	r18,r19
    fecc:	e7003fcc 	andi	fp,fp,255
    fed0:	e700201c 	xori	fp,fp,128
    fed4:	e73fe004 	addi	fp,fp,-128
    fed8:	e0000126 	beq	fp,zero,fee0 <___vfiprintf_internal_r+0x420>
    fedc:	94800044 	addi	r18,r18,1
    fee0:	a380008c 	andi	r14,r20,2
    fee4:	70000126 	beq	r14,zero,feec <___vfiprintf_internal_r+0x42c>
    fee8:	94800084 	addi	r18,r18,2
    feec:	a700210c 	andi	fp,r20,132
    fef0:	e001df1e 	bne	fp,zero,10670 <___vfiprintf_internal_r+0xbb0>
    fef4:	8c87c83a 	sub	r3,r17,r18
    fef8:	00c1dd0e 	bge	zero,r3,10670 <___vfiprintf_internal_r+0xbb0>
    fefc:	01c00404 	movi	r7,16
    ff00:	d8801c17 	ldw	r2,112(sp)
    ff04:	38c3ad0e 	bge	r7,r3,10dbc <___vfiprintf_internal_r+0x12fc>
    ff08:	02820034 	movhi	r10,2048
    ff0c:	5280f804 	addi	r10,r10,992
    ff10:	dc002915 	stw	r16,164(sp)
    ff14:	d9801b17 	ldw	r6,108(sp)
    ff18:	da802415 	stw	r10,144(sp)
    ff1c:	03c001c4 	movi	r15,7
    ff20:	da402515 	stw	r9,148(sp)
    ff24:	db802815 	stw	r14,160(sp)
    ff28:	1821883a 	mov	r16,r3
    ff2c:	00000506 	br	ff44 <___vfiprintf_internal_r+0x484>
    ff30:	31400084 	addi	r5,r6,2
    ff34:	42000204 	addi	r8,r8,8
    ff38:	200d883a 	mov	r6,r4
    ff3c:	843ffc04 	addi	r16,r16,-16
    ff40:	3c000d0e 	bge	r7,r16,ff78 <___vfiprintf_internal_r+0x4b8>
    ff44:	10800404 	addi	r2,r2,16
    ff48:	31000044 	addi	r4,r6,1
    ff4c:	45800015 	stw	r22,0(r8)
    ff50:	41c00115 	stw	r7,4(r8)
    ff54:	d8801c15 	stw	r2,112(sp)
    ff58:	d9001b15 	stw	r4,108(sp)
    ff5c:	793ff40e 	bge	r15,r4,ff30 <__alt_data_end+0xf000ff30>
    ff60:	1001b51e 	bne	r2,zero,10638 <___vfiprintf_internal_r+0xb78>
    ff64:	843ffc04 	addi	r16,r16,-16
    ff68:	000d883a 	mov	r6,zero
    ff6c:	01400044 	movi	r5,1
    ff70:	d811883a 	mov	r8,sp
    ff74:	3c3ff316 	blt	r7,r16,ff44 <__alt_data_end+0xf000ff44>
    ff78:	8007883a 	mov	r3,r16
    ff7c:	da402517 	ldw	r9,148(sp)
    ff80:	db802817 	ldw	r14,160(sp)
    ff84:	dc002917 	ldw	r16,164(sp)
    ff88:	da802417 	ldw	r10,144(sp)
    ff8c:	1885883a 	add	r2,r3,r2
    ff90:	40c00115 	stw	r3,4(r8)
    ff94:	42800015 	stw	r10,0(r8)
    ff98:	d8801c15 	stw	r2,112(sp)
    ff9c:	d9401b15 	stw	r5,108(sp)
    ffa0:	00c001c4 	movi	r3,7
    ffa4:	19426016 	blt	r3,r5,10928 <___vfiprintf_internal_r+0xe68>
    ffa8:	d8c01d87 	ldb	r3,118(sp)
    ffac:	42000204 	addi	r8,r8,8
    ffb0:	29000044 	addi	r4,r5,1
    ffb4:	1801b31e 	bne	r3,zero,10684 <___vfiprintf_internal_r+0xbc4>
    ffb8:	7001c026 	beq	r14,zero,106bc <___vfiprintf_internal_r+0xbfc>
    ffbc:	d8c01d04 	addi	r3,sp,116
    ffc0:	10800084 	addi	r2,r2,2
    ffc4:	40c00015 	stw	r3,0(r8)
    ffc8:	00c00084 	movi	r3,2
    ffcc:	40c00115 	stw	r3,4(r8)
    ffd0:	d8801c15 	stw	r2,112(sp)
    ffd4:	d9001b15 	stw	r4,108(sp)
    ffd8:	00c001c4 	movi	r3,7
    ffdc:	1902650e 	bge	r3,r4,10974 <___vfiprintf_internal_r+0xeb4>
    ffe0:	10029a1e 	bne	r2,zero,10a4c <___vfiprintf_internal_r+0xf8c>
    ffe4:	00c02004 	movi	r3,128
    ffe8:	01000044 	movi	r4,1
    ffec:	000b883a 	mov	r5,zero
    fff0:	d811883a 	mov	r8,sp
    fff4:	e0c1b31e 	bne	fp,r3,106c4 <___vfiprintf_internal_r+0xc04>
    fff8:	8cb9c83a 	sub	fp,r17,r18
    fffc:	0701b10e 	bge	zero,fp,106c4 <___vfiprintf_internal_r+0xc04>
   10000:	01c00404 	movi	r7,16
   10004:	3f03890e 	bge	r7,fp,10e2c <___vfiprintf_internal_r+0x136c>
   10008:	00c20034 	movhi	r3,2048
   1000c:	18c0f404 	addi	r3,r3,976
   10010:	d8c02415 	stw	r3,144(sp)
   10014:	8007883a 	mov	r3,r16
   10018:	034001c4 	movi	r13,7
   1001c:	e021883a 	mov	r16,fp
   10020:	da402515 	stw	r9,148(sp)
   10024:	1839883a 	mov	fp,r3
   10028:	00000506 	br	10040 <___vfiprintf_internal_r+0x580>
   1002c:	29800084 	addi	r6,r5,2
   10030:	42000204 	addi	r8,r8,8
   10034:	180b883a 	mov	r5,r3
   10038:	843ffc04 	addi	r16,r16,-16
   1003c:	3c000d0e 	bge	r7,r16,10074 <___vfiprintf_internal_r+0x5b4>
   10040:	10800404 	addi	r2,r2,16
   10044:	28c00044 	addi	r3,r5,1
   10048:	45c00015 	stw	r23,0(r8)
   1004c:	41c00115 	stw	r7,4(r8)
   10050:	d8801c15 	stw	r2,112(sp)
   10054:	d8c01b15 	stw	r3,108(sp)
   10058:	68fff40e 	bge	r13,r3,1002c <__alt_data_end+0xf001002c>
   1005c:	1002241e 	bne	r2,zero,108f0 <___vfiprintf_internal_r+0xe30>
   10060:	843ffc04 	addi	r16,r16,-16
   10064:	01800044 	movi	r6,1
   10068:	000b883a 	mov	r5,zero
   1006c:	d811883a 	mov	r8,sp
   10070:	3c3ff316 	blt	r7,r16,10040 <__alt_data_end+0xf0010040>
   10074:	da402517 	ldw	r9,148(sp)
   10078:	e007883a 	mov	r3,fp
   1007c:	8039883a 	mov	fp,r16
   10080:	1821883a 	mov	r16,r3
   10084:	d8c02417 	ldw	r3,144(sp)
   10088:	1705883a 	add	r2,r2,fp
   1008c:	47000115 	stw	fp,4(r8)
   10090:	40c00015 	stw	r3,0(r8)
   10094:	d8801c15 	stw	r2,112(sp)
   10098:	d9801b15 	stw	r6,108(sp)
   1009c:	00c001c4 	movi	r3,7
   100a0:	19827616 	blt	r3,r6,10a7c <___vfiprintf_internal_r+0xfbc>
   100a4:	4cf9c83a 	sub	fp,r9,r19
   100a8:	42000204 	addi	r8,r8,8
   100ac:	31000044 	addi	r4,r6,1
   100b0:	300b883a 	mov	r5,r6
   100b4:	07018516 	blt	zero,fp,106cc <___vfiprintf_internal_r+0xc0c>
   100b8:	9885883a 	add	r2,r19,r2
   100bc:	45400015 	stw	r21,0(r8)
   100c0:	44c00115 	stw	r19,4(r8)
   100c4:	d8801c15 	stw	r2,112(sp)
   100c8:	d9001b15 	stw	r4,108(sp)
   100cc:	00c001c4 	movi	r3,7
   100d0:	1901dd0e 	bge	r3,r4,10848 <___vfiprintf_internal_r+0xd88>
   100d4:	1002401e 	bne	r2,zero,109d8 <___vfiprintf_internal_r+0xf18>
   100d8:	d8001b15 	stw	zero,108(sp)
   100dc:	a2c0010c 	andi	r11,r20,4
   100e0:	58000226 	beq	r11,zero,100ec <___vfiprintf_internal_r+0x62c>
   100e4:	8ca7c83a 	sub	r19,r17,r18
   100e8:	04c2f216 	blt	zero,r19,10cb4 <___vfiprintf_internal_r+0x11f4>
   100ec:	8c80010e 	bge	r17,r18,100f4 <___vfiprintf_internal_r+0x634>
   100f0:	9023883a 	mov	r17,r18
   100f4:	da802317 	ldw	r10,140(sp)
   100f8:	5455883a 	add	r10,r10,r17
   100fc:	da802315 	stw	r10,140(sp)
   10100:	d8001b15 	stw	zero,108(sp)
   10104:	d811883a 	mov	r8,sp
   10108:	003ea206 	br	fb94 <__alt_data_end+0xf000fb94>
   1010c:	a5000814 	ori	r20,r20,32
   10110:	80c00007 	ldb	r3,0(r16)
   10114:	003ec906 	br	fc3c <__alt_data_end+0xf000fc3c>
   10118:	80c00007 	ldb	r3,0(r16)
   1011c:	1b030926 	beq	r3,r12,10d44 <___vfiprintf_internal_r+0x1284>
   10120:	a5000414 	ori	r20,r20,16
   10124:	003ec506 	br	fc3c <__alt_data_end+0xf000fc3c>
   10128:	21003fcc 	andi	r4,r4,255
   1012c:	20035e1e 	bne	r4,zero,10ea8 <___vfiprintf_internal_r+0x13e8>
   10130:	a080080c 	andi	r2,r20,32
   10134:	1002a526 	beq	r2,zero,10bcc <___vfiprintf_internal_r+0x110c>
   10138:	da802217 	ldw	r10,136(sp)
   1013c:	50800017 	ldw	r2,0(r10)
   10140:	da802317 	ldw	r10,140(sp)
   10144:	5007d7fa 	srai	r3,r10,31
   10148:	da802217 	ldw	r10,136(sp)
   1014c:	10c00115 	stw	r3,4(r2)
   10150:	52800104 	addi	r10,r10,4
   10154:	da802215 	stw	r10,136(sp)
   10158:	da802317 	ldw	r10,140(sp)
   1015c:	12800015 	stw	r10,0(r2)
   10160:	003e8c06 	br	fb94 <__alt_data_end+0xf000fb94>
   10164:	21003fcc 	andi	r4,r4,255
   10168:	2003511e 	bne	r4,zero,10eb0 <___vfiprintf_internal_r+0x13f0>
   1016c:	a080080c 	andi	r2,r20,32
   10170:	1000a126 	beq	r2,zero,103f8 <___vfiprintf_internal_r+0x938>
   10174:	da802217 	ldw	r10,136(sp)
   10178:	d8001d85 	stb	zero,118(sp)
   1017c:	50800204 	addi	r2,r10,8
   10180:	54800017 	ldw	r18,0(r10)
   10184:	54c00117 	ldw	r19,4(r10)
   10188:	4802b416 	blt	r9,zero,10c5c <___vfiprintf_internal_r+0x119c>
   1018c:	013fdfc4 	movi	r4,-129
   10190:	94c6b03a 	or	r3,r18,r19
   10194:	d8802215 	stw	r2,136(sp)
   10198:	a128703a 	and	r20,r20,r4
   1019c:	1800a226 	beq	r3,zero,10428 <___vfiprintf_internal_r+0x968>
   101a0:	0039883a 	mov	fp,zero
   101a4:	dd401a04 	addi	r21,sp,104
   101a8:	9006d0fa 	srli	r3,r18,3
   101ac:	9808977a 	slli	r4,r19,29
   101b0:	9826d0fa 	srli	r19,r19,3
   101b4:	948001cc 	andi	r18,r18,7
   101b8:	90800c04 	addi	r2,r18,48
   101bc:	ad7fffc4 	addi	r21,r21,-1
   101c0:	20e4b03a 	or	r18,r4,r3
   101c4:	a8800005 	stb	r2,0(r21)
   101c8:	94c6b03a 	or	r3,r18,r19
   101cc:	183ff61e 	bne	r3,zero,101a8 <__alt_data_end+0xf00101a8>
   101d0:	a0c0004c 	andi	r3,r20,1
   101d4:	18005926 	beq	r3,zero,1033c <___vfiprintf_internal_r+0x87c>
   101d8:	10803fcc 	andi	r2,r2,255
   101dc:	1080201c 	xori	r2,r2,128
   101e0:	10bfe004 	addi	r2,r2,-128
   101e4:	00c00c04 	movi	r3,48
   101e8:	10c05426 	beq	r2,r3,1033c <___vfiprintf_internal_r+0x87c>
   101ec:	da801e17 	ldw	r10,120(sp)
   101f0:	a8bfffc4 	addi	r2,r21,-1
   101f4:	a8ffffc5 	stb	r3,-1(r21)
   101f8:	50a7c83a 	sub	r19,r10,r2
   101fc:	102b883a 	mov	r21,r2
   10200:	003f2f06 	br	fec0 <__alt_data_end+0xf000fec0>
   10204:	21003fcc 	andi	r4,r4,255
   10208:	2003421e 	bne	r4,zero,10f14 <___vfiprintf_internal_r+0x1454>
   1020c:	00820034 	movhi	r2,2048
   10210:	10809304 	addi	r2,r2,588
   10214:	d8802615 	stw	r2,152(sp)
   10218:	a080080c 	andi	r2,r20,32
   1021c:	1000aa26 	beq	r2,zero,104c8 <___vfiprintf_internal_r+0xa08>
   10220:	da802217 	ldw	r10,136(sp)
   10224:	54800017 	ldw	r18,0(r10)
   10228:	54c00117 	ldw	r19,4(r10)
   1022c:	52800204 	addi	r10,r10,8
   10230:	da802215 	stw	r10,136(sp)
   10234:	a080004c 	andi	r2,r20,1
   10238:	1001d226 	beq	r2,zero,10984 <___vfiprintf_internal_r+0xec4>
   1023c:	94c4b03a 	or	r2,r18,r19
   10240:	1002351e 	bne	r2,zero,10b18 <___vfiprintf_internal_r+0x1058>
   10244:	d8001d85 	stb	zero,118(sp)
   10248:	48022216 	blt	r9,zero,10ad4 <___vfiprintf_internal_r+0x1014>
   1024c:	00bfdfc4 	movi	r2,-129
   10250:	a0a8703a 	and	r20,r20,r2
   10254:	003f1506 	br	feac <__alt_data_end+0xf000feac>
   10258:	da802217 	ldw	r10,136(sp)
   1025c:	04800044 	movi	r18,1
   10260:	d8001d85 	stb	zero,118(sp)
   10264:	50800017 	ldw	r2,0(r10)
   10268:	52800104 	addi	r10,r10,4
   1026c:	da802215 	stw	r10,136(sp)
   10270:	d8801005 	stb	r2,64(sp)
   10274:	9027883a 	mov	r19,r18
   10278:	dd401004 	addi	r21,sp,64
   1027c:	0013883a 	mov	r9,zero
   10280:	003f1706 	br	fee0 <__alt_data_end+0xf000fee0>
   10284:	21003fcc 	andi	r4,r4,255
   10288:	2003201e 	bne	r4,zero,10f0c <___vfiprintf_internal_r+0x144c>
   1028c:	a080080c 	andi	r2,r20,32
   10290:	10004b26 	beq	r2,zero,103c0 <___vfiprintf_internal_r+0x900>
   10294:	da802217 	ldw	r10,136(sp)
   10298:	50800117 	ldw	r2,4(r10)
   1029c:	54800017 	ldw	r18,0(r10)
   102a0:	52800204 	addi	r10,r10,8
   102a4:	da802215 	stw	r10,136(sp)
   102a8:	1027883a 	mov	r19,r2
   102ac:	10022c16 	blt	r2,zero,10b60 <___vfiprintf_internal_r+0x10a0>
   102b0:	df001d83 	ldbu	fp,118(sp)
   102b4:	48007216 	blt	r9,zero,10480 <___vfiprintf_internal_r+0x9c0>
   102b8:	00ffdfc4 	movi	r3,-129
   102bc:	94c4b03a 	or	r2,r18,r19
   102c0:	a0e8703a 	and	r20,r20,r3
   102c4:	1000cc26 	beq	r2,zero,105f8 <___vfiprintf_internal_r+0xb38>
   102c8:	98021026 	beq	r19,zero,10b0c <___vfiprintf_internal_r+0x104c>
   102cc:	dc402415 	stw	r17,144(sp)
   102d0:	dc002515 	stw	r16,148(sp)
   102d4:	9823883a 	mov	r17,r19
   102d8:	9021883a 	mov	r16,r18
   102dc:	dd401a04 	addi	r21,sp,104
   102e0:	4825883a 	mov	r18,r9
   102e4:	4027883a 	mov	r19,r8
   102e8:	8009883a 	mov	r4,r16
   102ec:	880b883a 	mov	r5,r17
   102f0:	01800284 	movi	r6,10
   102f4:	000f883a 	mov	r7,zero
   102f8:	0011ea00 	call	11ea0 <__umoddi3>
   102fc:	10800c04 	addi	r2,r2,48
   10300:	ad7fffc4 	addi	r21,r21,-1
   10304:	8009883a 	mov	r4,r16
   10308:	880b883a 	mov	r5,r17
   1030c:	a8800005 	stb	r2,0(r21)
   10310:	01800284 	movi	r6,10
   10314:	000f883a 	mov	r7,zero
   10318:	00119280 	call	11928 <__udivdi3>
   1031c:	1021883a 	mov	r16,r2
   10320:	10c4b03a 	or	r2,r2,r3
   10324:	1823883a 	mov	r17,r3
   10328:	103fef1e 	bne	r2,zero,102e8 <__alt_data_end+0xf00102e8>
   1032c:	dc402417 	ldw	r17,144(sp)
   10330:	dc002517 	ldw	r16,148(sp)
   10334:	9013883a 	mov	r9,r18
   10338:	9811883a 	mov	r8,r19
   1033c:	da801e17 	ldw	r10,120(sp)
   10340:	5567c83a 	sub	r19,r10,r21
   10344:	003ede06 	br	fec0 <__alt_data_end+0xf000fec0>
   10348:	38803fcc 	andi	r2,r7,255
   1034c:	1080201c 	xori	r2,r2,128
   10350:	10bfe004 	addi	r2,r2,-128
   10354:	1002371e 	bne	r2,zero,10c34 <___vfiprintf_internal_r+0x1174>
   10358:	01000044 	movi	r4,1
   1035c:	01c00804 	movi	r7,32
   10360:	80c00007 	ldb	r3,0(r16)
   10364:	003e3506 	br	fc3c <__alt_data_end+0xf000fc3c>
   10368:	a5000054 	ori	r20,r20,1
   1036c:	80c00007 	ldb	r3,0(r16)
   10370:	003e3206 	br	fc3c <__alt_data_end+0xf000fc3c>
   10374:	a5002014 	ori	r20,r20,128
   10378:	80c00007 	ldb	r3,0(r16)
   1037c:	003e2f06 	br	fc3c <__alt_data_end+0xf000fc3c>
   10380:	8015883a 	mov	r10,r16
   10384:	0023883a 	mov	r17,zero
   10388:	18bff404 	addi	r2,r3,-48
   1038c:	50c00007 	ldb	r3,0(r10)
   10390:	8c4002a4 	muli	r17,r17,10
   10394:	84000044 	addi	r16,r16,1
   10398:	8015883a 	mov	r10,r16
   1039c:	1463883a 	add	r17,r2,r17
   103a0:	18bff404 	addi	r2,r3,-48
   103a4:	30bff92e 	bgeu	r6,r2,1038c <__alt_data_end+0xf001038c>
   103a8:	003e2506 	br	fc40 <__alt_data_end+0xf000fc40>
   103ac:	21003fcc 	andi	r4,r4,255
   103b0:	2002d41e 	bne	r4,zero,10f04 <___vfiprintf_internal_r+0x1444>
   103b4:	a5000414 	ori	r20,r20,16
   103b8:	a080080c 	andi	r2,r20,32
   103bc:	103fb51e 	bne	r2,zero,10294 <__alt_data_end+0xf0010294>
   103c0:	a080040c 	andi	r2,r20,16
   103c4:	1001f826 	beq	r2,zero,10ba8 <___vfiprintf_internal_r+0x10e8>
   103c8:	da802217 	ldw	r10,136(sp)
   103cc:	54800017 	ldw	r18,0(r10)
   103d0:	52800104 	addi	r10,r10,4
   103d4:	da802215 	stw	r10,136(sp)
   103d8:	9027d7fa 	srai	r19,r18,31
   103dc:	9805883a 	mov	r2,r19
   103e0:	003fb206 	br	102ac <__alt_data_end+0xf00102ac>
   103e4:	21003fcc 	andi	r4,r4,255
   103e8:	2002c41e 	bne	r4,zero,10efc <___vfiprintf_internal_r+0x143c>
   103ec:	a5000414 	ori	r20,r20,16
   103f0:	a080080c 	andi	r2,r20,32
   103f4:	103f5f1e 	bne	r2,zero,10174 <__alt_data_end+0xf0010174>
   103f8:	a080040c 	andi	r2,r20,16
   103fc:	10020f26 	beq	r2,zero,10c3c <___vfiprintf_internal_r+0x117c>
   10400:	da802217 	ldw	r10,136(sp)
   10404:	d8001d85 	stb	zero,118(sp)
   10408:	0027883a 	mov	r19,zero
   1040c:	50800104 	addi	r2,r10,4
   10410:	54800017 	ldw	r18,0(r10)
   10414:	48021116 	blt	r9,zero,10c5c <___vfiprintf_internal_r+0x119c>
   10418:	00ffdfc4 	movi	r3,-129
   1041c:	d8802215 	stw	r2,136(sp)
   10420:	a0e8703a 	and	r20,r20,r3
   10424:	903f5e1e 	bne	r18,zero,101a0 <__alt_data_end+0xf00101a0>
   10428:	0039883a 	mov	fp,zero
   1042c:	4802a626 	beq	r9,zero,10ec8 <___vfiprintf_internal_r+0x1408>
   10430:	0025883a 	mov	r18,zero
   10434:	0027883a 	mov	r19,zero
   10438:	003f5a06 	br	101a4 <__alt_data_end+0xf00101a4>
   1043c:	21003fcc 	andi	r4,r4,255
   10440:	20029f1e 	bne	r4,zero,10ec0 <___vfiprintf_internal_r+0x1400>
   10444:	a5000414 	ori	r20,r20,16
   10448:	a080080c 	andi	r2,r20,32
   1044c:	10005e1e 	bne	r2,zero,105c8 <___vfiprintf_internal_r+0xb08>
   10450:	a080040c 	andi	r2,r20,16
   10454:	1001a21e 	bne	r2,zero,10ae0 <___vfiprintf_internal_r+0x1020>
   10458:	a080100c 	andi	r2,r20,64
   1045c:	d8001d85 	stb	zero,118(sp)
   10460:	da802217 	ldw	r10,136(sp)
   10464:	1002231e 	bne	r2,zero,10cf4 <___vfiprintf_internal_r+0x1234>
   10468:	50800104 	addi	r2,r10,4
   1046c:	54800017 	ldw	r18,0(r10)
   10470:	0027883a 	mov	r19,zero
   10474:	4801a00e 	bge	r9,zero,10af8 <___vfiprintf_internal_r+0x1038>
   10478:	d8802215 	stw	r2,136(sp)
   1047c:	0039883a 	mov	fp,zero
   10480:	94c4b03a 	or	r2,r18,r19
   10484:	103f901e 	bne	r2,zero,102c8 <__alt_data_end+0xf00102c8>
   10488:	00800044 	movi	r2,1
   1048c:	10803fcc 	andi	r2,r2,255
   10490:	00c00044 	movi	r3,1
   10494:	10c05926 	beq	r2,r3,105fc <___vfiprintf_internal_r+0xb3c>
   10498:	00c00084 	movi	r3,2
   1049c:	10ffe41e 	bne	r2,r3,10430 <__alt_data_end+0xf0010430>
   104a0:	0025883a 	mov	r18,zero
   104a4:	0027883a 	mov	r19,zero
   104a8:	00013d06 	br	109a0 <___vfiprintf_internal_r+0xee0>
   104ac:	21003fcc 	andi	r4,r4,255
   104b0:	2002811e 	bne	r4,zero,10eb8 <___vfiprintf_internal_r+0x13f8>
   104b4:	00820034 	movhi	r2,2048
   104b8:	10808e04 	addi	r2,r2,568
   104bc:	d8802615 	stw	r2,152(sp)
   104c0:	a080080c 	andi	r2,r20,32
   104c4:	103f561e 	bne	r2,zero,10220 <__alt_data_end+0xf0010220>
   104c8:	a080040c 	andi	r2,r20,16
   104cc:	1001d126 	beq	r2,zero,10c14 <___vfiprintf_internal_r+0x1154>
   104d0:	da802217 	ldw	r10,136(sp)
   104d4:	0027883a 	mov	r19,zero
   104d8:	54800017 	ldw	r18,0(r10)
   104dc:	52800104 	addi	r10,r10,4
   104e0:	da802215 	stw	r10,136(sp)
   104e4:	003f5306 	br	10234 <__alt_data_end+0xf0010234>
   104e8:	da802217 	ldw	r10,136(sp)
   104ec:	d8001d85 	stb	zero,118(sp)
   104f0:	55400017 	ldw	r21,0(r10)
   104f4:	50c00104 	addi	r3,r10,4
   104f8:	a8024226 	beq	r21,zero,10e04 <___vfiprintf_internal_r+0x1344>
   104fc:	48021816 	blt	r9,zero,10d60 <___vfiprintf_internal_r+0x12a0>
   10500:	480d883a 	mov	r6,r9
   10504:	000b883a 	mov	r5,zero
   10508:	a809883a 	mov	r4,r21
   1050c:	d8c02a15 	stw	r3,168(sp)
   10510:	da002b15 	stw	r8,172(sp)
   10514:	da402c15 	stw	r9,176(sp)
   10518:	000df2c0 	call	df2c <memchr>
   1051c:	d8c02a17 	ldw	r3,168(sp)
   10520:	da002b17 	ldw	r8,172(sp)
   10524:	da402c17 	ldw	r9,176(sp)
   10528:	10024826 	beq	r2,zero,10e4c <___vfiprintf_internal_r+0x138c>
   1052c:	1567c83a 	sub	r19,r2,r21
   10530:	df001d83 	ldbu	fp,118(sp)
   10534:	d8c02215 	stw	r3,136(sp)
   10538:	0013883a 	mov	r9,zero
   1053c:	003e6006 	br	fec0 <__alt_data_end+0xf000fec0>
   10540:	21003fcc 	andi	r4,r4,255
   10544:	203fc026 	beq	r4,zero,10448 <__alt_data_end+0xf0010448>
   10548:	d9c01d85 	stb	r7,118(sp)
   1054c:	003fbe06 	br	10448 <__alt_data_end+0xf0010448>
   10550:	da802217 	ldw	r10,136(sp)
   10554:	54400017 	ldw	r17,0(r10)
   10558:	50800104 	addi	r2,r10,4
   1055c:	883e3b16 	blt	r17,zero,fe4c <__alt_data_end+0xf000fe4c>
   10560:	d8802215 	stw	r2,136(sp)
   10564:	80c00007 	ldb	r3,0(r16)
   10568:	003db406 	br	fc3c <__alt_data_end+0xf000fc3c>
   1056c:	01000044 	movi	r4,1
   10570:	01c00ac4 	movi	r7,43
   10574:	80c00007 	ldb	r3,0(r16)
   10578:	003db006 	br	fc3c <__alt_data_end+0xf000fc3c>
   1057c:	80c00007 	ldb	r3,0(r16)
   10580:	82800044 	addi	r10,r16,1
   10584:	1b423c26 	beq	r3,r13,10e78 <___vfiprintf_internal_r+0x13b8>
   10588:	18bff404 	addi	r2,r3,-48
   1058c:	0013883a 	mov	r9,zero
   10590:	30822b36 	bltu	r6,r2,10e40 <___vfiprintf_internal_r+0x1380>
   10594:	50c00007 	ldb	r3,0(r10)
   10598:	4a4002a4 	muli	r9,r9,10
   1059c:	54000044 	addi	r16,r10,1
   105a0:	8015883a 	mov	r10,r16
   105a4:	4893883a 	add	r9,r9,r2
   105a8:	18bff404 	addi	r2,r3,-48
   105ac:	30bff92e 	bgeu	r6,r2,10594 <__alt_data_end+0xf0010594>
   105b0:	483da30e 	bge	r9,zero,fc40 <__alt_data_end+0xf000fc40>
   105b4:	027fffc4 	movi	r9,-1
   105b8:	003da106 	br	fc40 <__alt_data_end+0xf000fc40>
   105bc:	a5001014 	ori	r20,r20,64
   105c0:	80c00007 	ldb	r3,0(r16)
   105c4:	003d9d06 	br	fc3c <__alt_data_end+0xf000fc3c>
   105c8:	da802217 	ldw	r10,136(sp)
   105cc:	d8001d85 	stb	zero,118(sp)
   105d0:	50c00204 	addi	r3,r10,8
   105d4:	54800017 	ldw	r18,0(r10)
   105d8:	54c00117 	ldw	r19,4(r10)
   105dc:	4801ca16 	blt	r9,zero,10d08 <___vfiprintf_internal_r+0x1248>
   105e0:	013fdfc4 	movi	r4,-129
   105e4:	94c4b03a 	or	r2,r18,r19
   105e8:	d8c02215 	stw	r3,136(sp)
   105ec:	a128703a 	and	r20,r20,r4
   105f0:	0039883a 	mov	fp,zero
   105f4:	103f341e 	bne	r2,zero,102c8 <__alt_data_end+0xf00102c8>
   105f8:	483e2e26 	beq	r9,zero,feb4 <__alt_data_end+0xf000feb4>
   105fc:	0025883a 	mov	r18,zero
   10600:	94800c04 	addi	r18,r18,48
   10604:	dc8019c5 	stb	r18,103(sp)
   10608:	dcc02717 	ldw	r19,156(sp)
   1060c:	dd4019c4 	addi	r21,sp,103
   10610:	003e2b06 	br	fec0 <__alt_data_end+0xf000fec0>
   10614:	21003fcc 	andi	r4,r4,255
   10618:	2002361e 	bne	r4,zero,10ef4 <___vfiprintf_internal_r+0x1434>
   1061c:	1801c126 	beq	r3,zero,10d24 <___vfiprintf_internal_r+0x1264>
   10620:	04800044 	movi	r18,1
   10624:	d8c01005 	stb	r3,64(sp)
   10628:	d8001d85 	stb	zero,118(sp)
   1062c:	9027883a 	mov	r19,r18
   10630:	dd401004 	addi	r21,sp,64
   10634:	003f1106 	br	1027c <__alt_data_end+0xf001027c>
   10638:	d9402117 	ldw	r5,132(sp)
   1063c:	d9002017 	ldw	r4,128(sp)
   10640:	d9801a04 	addi	r6,sp,104
   10644:	d9c02b15 	stw	r7,172(sp)
   10648:	dbc02a15 	stw	r15,168(sp)
   1064c:	000f9ac0 	call	f9ac <__sprint_r.part.0>
   10650:	d9c02b17 	ldw	r7,172(sp)
   10654:	dbc02a17 	ldw	r15,168(sp)
   10658:	10006d1e 	bne	r2,zero,10810 <___vfiprintf_internal_r+0xd50>
   1065c:	d9801b17 	ldw	r6,108(sp)
   10660:	d8801c17 	ldw	r2,112(sp)
   10664:	d811883a 	mov	r8,sp
   10668:	31400044 	addi	r5,r6,1
   1066c:	003e3306 	br	ff3c <__alt_data_end+0xf000ff3c>
   10670:	d9401b17 	ldw	r5,108(sp)
   10674:	d8801c17 	ldw	r2,112(sp)
   10678:	29000044 	addi	r4,r5,1
   1067c:	d8c01d87 	ldb	r3,118(sp)
   10680:	183e4d26 	beq	r3,zero,ffb8 <__alt_data_end+0xf000ffb8>
   10684:	00c00044 	movi	r3,1
   10688:	d9401d84 	addi	r5,sp,118
   1068c:	10c5883a 	add	r2,r2,r3
   10690:	41400015 	stw	r5,0(r8)
   10694:	40c00115 	stw	r3,4(r8)
   10698:	d8801c15 	stw	r2,112(sp)
   1069c:	d9001b15 	stw	r4,108(sp)
   106a0:	014001c4 	movi	r5,7
   106a4:	2900a90e 	bge	r5,r4,1094c <___vfiprintf_internal_r+0xe8c>
   106a8:	1000da1e 	bne	r2,zero,10a14 <___vfiprintf_internal_r+0xf54>
   106ac:	7000ab1e 	bne	r14,zero,1095c <___vfiprintf_internal_r+0xe9c>
   106b0:	000b883a 	mov	r5,zero
   106b4:	1809883a 	mov	r4,r3
   106b8:	d811883a 	mov	r8,sp
   106bc:	00c02004 	movi	r3,128
   106c0:	e0fe4d26 	beq	fp,r3,fff8 <__alt_data_end+0xf000fff8>
   106c4:	4cf9c83a 	sub	fp,r9,r19
   106c8:	073e7b0e 	bge	zero,fp,100b8 <__alt_data_end+0xf00100b8>
   106cc:	01c00404 	movi	r7,16
   106d0:	3f01900e 	bge	r7,fp,10d14 <___vfiprintf_internal_r+0x1254>
   106d4:	00c20034 	movhi	r3,2048
   106d8:	18c0f404 	addi	r3,r3,976
   106dc:	d8c02415 	stw	r3,144(sp)
   106e0:	034001c4 	movi	r13,7
   106e4:	00000506 	br	106fc <___vfiprintf_internal_r+0xc3c>
   106e8:	29000084 	addi	r4,r5,2
   106ec:	42000204 	addi	r8,r8,8
   106f0:	180b883a 	mov	r5,r3
   106f4:	e73ffc04 	addi	fp,fp,-16
   106f8:	3f000d0e 	bge	r7,fp,10730 <___vfiprintf_internal_r+0xc70>
   106fc:	10800404 	addi	r2,r2,16
   10700:	28c00044 	addi	r3,r5,1
   10704:	45c00015 	stw	r23,0(r8)
   10708:	41c00115 	stw	r7,4(r8)
   1070c:	d8801c15 	stw	r2,112(sp)
   10710:	d8c01b15 	stw	r3,108(sp)
   10714:	68fff40e 	bge	r13,r3,106e8 <__alt_data_end+0xf00106e8>
   10718:	1000101e 	bne	r2,zero,1075c <___vfiprintf_internal_r+0xc9c>
   1071c:	e73ffc04 	addi	fp,fp,-16
   10720:	01000044 	movi	r4,1
   10724:	000b883a 	mov	r5,zero
   10728:	d811883a 	mov	r8,sp
   1072c:	3f3ff316 	blt	r7,fp,106fc <__alt_data_end+0xf00106fc>
   10730:	da802417 	ldw	r10,144(sp)
   10734:	1705883a 	add	r2,r2,fp
   10738:	47000115 	stw	fp,4(r8)
   1073c:	42800015 	stw	r10,0(r8)
   10740:	d8801c15 	stw	r2,112(sp)
   10744:	d9001b15 	stw	r4,108(sp)
   10748:	00c001c4 	movi	r3,7
   1074c:	19003616 	blt	r3,r4,10828 <___vfiprintf_internal_r+0xd68>
   10750:	42000204 	addi	r8,r8,8
   10754:	21000044 	addi	r4,r4,1
   10758:	003e5706 	br	100b8 <__alt_data_end+0xf00100b8>
   1075c:	d9402117 	ldw	r5,132(sp)
   10760:	d9002017 	ldw	r4,128(sp)
   10764:	d9801a04 	addi	r6,sp,104
   10768:	d9c02b15 	stw	r7,172(sp)
   1076c:	db402a15 	stw	r13,168(sp)
   10770:	000f9ac0 	call	f9ac <__sprint_r.part.0>
   10774:	d9c02b17 	ldw	r7,172(sp)
   10778:	db402a17 	ldw	r13,168(sp)
   1077c:	1000241e 	bne	r2,zero,10810 <___vfiprintf_internal_r+0xd50>
   10780:	d9401b17 	ldw	r5,108(sp)
   10784:	d8801c17 	ldw	r2,112(sp)
   10788:	d811883a 	mov	r8,sp
   1078c:	29000044 	addi	r4,r5,1
   10790:	003fd806 	br	106f4 <__alt_data_end+0xf00106f4>
   10794:	d9401b17 	ldw	r5,108(sp)
   10798:	00c20034 	movhi	r3,2048
   1079c:	18c0f804 	addi	r3,r3,992
   107a0:	d8c02415 	stw	r3,144(sp)
   107a4:	29400044 	addi	r5,r5,1
   107a8:	d8c02417 	ldw	r3,144(sp)
   107ac:	14c5883a 	add	r2,r2,r19
   107b0:	44c00115 	stw	r19,4(r8)
   107b4:	40c00015 	stw	r3,0(r8)
   107b8:	d8801c15 	stw	r2,112(sp)
   107bc:	d9401b15 	stw	r5,108(sp)
   107c0:	00c001c4 	movi	r3,7
   107c4:	1940070e 	bge	r3,r5,107e4 <___vfiprintf_internal_r+0xd24>
   107c8:	103e4826 	beq	r2,zero,100ec <__alt_data_end+0xf00100ec>
   107cc:	d9402117 	ldw	r5,132(sp)
   107d0:	d9002017 	ldw	r4,128(sp)
   107d4:	d9801a04 	addi	r6,sp,104
   107d8:	000f9ac0 	call	f9ac <__sprint_r.part.0>
   107dc:	10000c1e 	bne	r2,zero,10810 <___vfiprintf_internal_r+0xd50>
   107e0:	d8801c17 	ldw	r2,112(sp)
   107e4:	8c80010e 	bge	r17,r18,107ec <___vfiprintf_internal_r+0xd2c>
   107e8:	9023883a 	mov	r17,r18
   107ec:	da802317 	ldw	r10,140(sp)
   107f0:	5455883a 	add	r10,r10,r17
   107f4:	da802315 	stw	r10,140(sp)
   107f8:	103e4126 	beq	r2,zero,10100 <__alt_data_end+0xf0010100>
   107fc:	d9402117 	ldw	r5,132(sp)
   10800:	d9002017 	ldw	r4,128(sp)
   10804:	d9801a04 	addi	r6,sp,104
   10808:	000f9ac0 	call	f9ac <__sprint_r.part.0>
   1080c:	103e3c26 	beq	r2,zero,10100 <__alt_data_end+0xf0010100>
   10810:	dd002117 	ldw	r20,132(sp)
   10814:	a080030b 	ldhu	r2,12(r20)
   10818:	1080100c 	andi	r2,r2,64
   1081c:	1001231e 	bne	r2,zero,10cac <___vfiprintf_internal_r+0x11ec>
   10820:	d8802317 	ldw	r2,140(sp)
   10824:	003d7b06 	br	fe14 <__alt_data_end+0xf000fe14>
   10828:	1000991e 	bne	r2,zero,10a90 <___vfiprintf_internal_r+0xfd0>
   1082c:	00c00044 	movi	r3,1
   10830:	9805883a 	mov	r2,r19
   10834:	dd400015 	stw	r21,0(sp)
   10838:	dcc00115 	stw	r19,4(sp)
   1083c:	dcc01c15 	stw	r19,112(sp)
   10840:	d8c01b15 	stw	r3,108(sp)
   10844:	d811883a 	mov	r8,sp
   10848:	42000204 	addi	r8,r8,8
   1084c:	a2c0010c 	andi	r11,r20,4
   10850:	583fe426 	beq	r11,zero,107e4 <__alt_data_end+0xf00107e4>
   10854:	8ca7c83a 	sub	r19,r17,r18
   10858:	04ffe20e 	bge	zero,r19,107e4 <__alt_data_end+0xf00107e4>
   1085c:	01c00404 	movi	r7,16
   10860:	3cffcc0e 	bge	r7,r19,10794 <__alt_data_end+0xf0010794>
   10864:	02820034 	movhi	r10,2048
   10868:	5280f804 	addi	r10,r10,992
   1086c:	d9001b17 	ldw	r4,108(sp)
   10870:	da802415 	stw	r10,144(sp)
   10874:	382b883a 	mov	r21,r7
   10878:	050001c4 	movi	r20,7
   1087c:	df002017 	ldw	fp,128(sp)
   10880:	00000506 	br	10898 <___vfiprintf_internal_r+0xdd8>
   10884:	21400084 	addi	r5,r4,2
   10888:	42000204 	addi	r8,r8,8
   1088c:	1809883a 	mov	r4,r3
   10890:	9cfffc04 	addi	r19,r19,-16
   10894:	acffc40e 	bge	r21,r19,107a8 <__alt_data_end+0xf00107a8>
   10898:	10800404 	addi	r2,r2,16
   1089c:	20c00044 	addi	r3,r4,1
   108a0:	45800015 	stw	r22,0(r8)
   108a4:	45400115 	stw	r21,4(r8)
   108a8:	d8801c15 	stw	r2,112(sp)
   108ac:	d8c01b15 	stw	r3,108(sp)
   108b0:	a0fff40e 	bge	r20,r3,10884 <__alt_data_end+0xf0010884>
   108b4:	1000041e 	bne	r2,zero,108c8 <___vfiprintf_internal_r+0xe08>
   108b8:	01400044 	movi	r5,1
   108bc:	0009883a 	mov	r4,zero
   108c0:	d811883a 	mov	r8,sp
   108c4:	003ff206 	br	10890 <__alt_data_end+0xf0010890>
   108c8:	d9402117 	ldw	r5,132(sp)
   108cc:	d9801a04 	addi	r6,sp,104
   108d0:	e009883a 	mov	r4,fp
   108d4:	000f9ac0 	call	f9ac <__sprint_r.part.0>
   108d8:	103fcd1e 	bne	r2,zero,10810 <__alt_data_end+0xf0010810>
   108dc:	d9001b17 	ldw	r4,108(sp)
   108e0:	d8801c17 	ldw	r2,112(sp)
   108e4:	d811883a 	mov	r8,sp
   108e8:	21400044 	addi	r5,r4,1
   108ec:	003fe806 	br	10890 <__alt_data_end+0xf0010890>
   108f0:	d9402117 	ldw	r5,132(sp)
   108f4:	d9002017 	ldw	r4,128(sp)
   108f8:	d9801a04 	addi	r6,sp,104
   108fc:	d9c02b15 	stw	r7,172(sp)
   10900:	db402a15 	stw	r13,168(sp)
   10904:	000f9ac0 	call	f9ac <__sprint_r.part.0>
   10908:	d9c02b17 	ldw	r7,172(sp)
   1090c:	db402a17 	ldw	r13,168(sp)
   10910:	103fbf1e 	bne	r2,zero,10810 <__alt_data_end+0xf0010810>
   10914:	d9401b17 	ldw	r5,108(sp)
   10918:	d8801c17 	ldw	r2,112(sp)
   1091c:	d811883a 	mov	r8,sp
   10920:	29800044 	addi	r6,r5,1
   10924:	003dc406 	br	10038 <__alt_data_end+0xf0010038>
   10928:	1000d21e 	bne	r2,zero,10c74 <___vfiprintf_internal_r+0x11b4>
   1092c:	d8c01d87 	ldb	r3,118(sp)
   10930:	18009526 	beq	r3,zero,10b88 <___vfiprintf_internal_r+0x10c8>
   10934:	00800044 	movi	r2,1
   10938:	d8c01d84 	addi	r3,sp,118
   1093c:	1009883a 	mov	r4,r2
   10940:	d8c00015 	stw	r3,0(sp)
   10944:	d8800115 	stw	r2,4(sp)
   10948:	d811883a 	mov	r8,sp
   1094c:	200b883a 	mov	r5,r4
   10950:	42000204 	addi	r8,r8,8
   10954:	21000044 	addi	r4,r4,1
   10958:	003d9706 	br	ffb8 <__alt_data_end+0xf000ffb8>
   1095c:	d9001d04 	addi	r4,sp,116
   10960:	00800084 	movi	r2,2
   10964:	d9000015 	stw	r4,0(sp)
   10968:	d8800115 	stw	r2,4(sp)
   1096c:	1809883a 	mov	r4,r3
   10970:	d811883a 	mov	r8,sp
   10974:	200b883a 	mov	r5,r4
   10978:	42000204 	addi	r8,r8,8
   1097c:	21000044 	addi	r4,r4,1
   10980:	003f4e06 	br	106bc <__alt_data_end+0xf00106bc>
   10984:	d8001d85 	stb	zero,118(sp)
   10988:	48005016 	blt	r9,zero,10acc <___vfiprintf_internal_r+0x100c>
   1098c:	00ffdfc4 	movi	r3,-129
   10990:	94c4b03a 	or	r2,r18,r19
   10994:	a0e8703a 	and	r20,r20,r3
   10998:	103d4426 	beq	r2,zero,feac <__alt_data_end+0xf000feac>
   1099c:	0039883a 	mov	fp,zero
   109a0:	d9002617 	ldw	r4,152(sp)
   109a4:	dd401a04 	addi	r21,sp,104
   109a8:	908003cc 	andi	r2,r18,15
   109ac:	9806973a 	slli	r3,r19,28
   109b0:	2085883a 	add	r2,r4,r2
   109b4:	9024d13a 	srli	r18,r18,4
   109b8:	10800003 	ldbu	r2,0(r2)
   109bc:	9826d13a 	srli	r19,r19,4
   109c0:	ad7fffc4 	addi	r21,r21,-1
   109c4:	1ca4b03a 	or	r18,r3,r18
   109c8:	a8800005 	stb	r2,0(r21)
   109cc:	94c4b03a 	or	r2,r18,r19
   109d0:	103ff51e 	bne	r2,zero,109a8 <__alt_data_end+0xf00109a8>
   109d4:	003e5906 	br	1033c <__alt_data_end+0xf001033c>
   109d8:	d9402117 	ldw	r5,132(sp)
   109dc:	d9002017 	ldw	r4,128(sp)
   109e0:	d9801a04 	addi	r6,sp,104
   109e4:	000f9ac0 	call	f9ac <__sprint_r.part.0>
   109e8:	103f891e 	bne	r2,zero,10810 <__alt_data_end+0xf0010810>
   109ec:	d8801c17 	ldw	r2,112(sp)
   109f0:	d811883a 	mov	r8,sp
   109f4:	003f9506 	br	1084c <__alt_data_end+0xf001084c>
   109f8:	d9402117 	ldw	r5,132(sp)
   109fc:	d9002017 	ldw	r4,128(sp)
   10a00:	d9801a04 	addi	r6,sp,104
   10a04:	000f9ac0 	call	f9ac <__sprint_r.part.0>
   10a08:	103f811e 	bne	r2,zero,10810 <__alt_data_end+0xf0010810>
   10a0c:	d811883a 	mov	r8,sp
   10a10:	003ced06 	br	fdc8 <__alt_data_end+0xf000fdc8>
   10a14:	d9402117 	ldw	r5,132(sp)
   10a18:	d9002017 	ldw	r4,128(sp)
   10a1c:	d9801a04 	addi	r6,sp,104
   10a20:	da402c15 	stw	r9,176(sp)
   10a24:	db802a15 	stw	r14,168(sp)
   10a28:	000f9ac0 	call	f9ac <__sprint_r.part.0>
   10a2c:	da402c17 	ldw	r9,176(sp)
   10a30:	db802a17 	ldw	r14,168(sp)
   10a34:	103f761e 	bne	r2,zero,10810 <__alt_data_end+0xf0010810>
   10a38:	d9401b17 	ldw	r5,108(sp)
   10a3c:	d8801c17 	ldw	r2,112(sp)
   10a40:	d811883a 	mov	r8,sp
   10a44:	29000044 	addi	r4,r5,1
   10a48:	003d5b06 	br	ffb8 <__alt_data_end+0xf000ffb8>
   10a4c:	d9402117 	ldw	r5,132(sp)
   10a50:	d9002017 	ldw	r4,128(sp)
   10a54:	d9801a04 	addi	r6,sp,104
   10a58:	da402c15 	stw	r9,176(sp)
   10a5c:	000f9ac0 	call	f9ac <__sprint_r.part.0>
   10a60:	da402c17 	ldw	r9,176(sp)
   10a64:	103f6a1e 	bne	r2,zero,10810 <__alt_data_end+0xf0010810>
   10a68:	d9401b17 	ldw	r5,108(sp)
   10a6c:	d8801c17 	ldw	r2,112(sp)
   10a70:	d811883a 	mov	r8,sp
   10a74:	29000044 	addi	r4,r5,1
   10a78:	003f1006 	br	106bc <__alt_data_end+0xf00106bc>
   10a7c:	1000c31e 	bne	r2,zero,10d8c <___vfiprintf_internal_r+0x12cc>
   10a80:	01000044 	movi	r4,1
   10a84:	000b883a 	mov	r5,zero
   10a88:	d811883a 	mov	r8,sp
   10a8c:	003f0d06 	br	106c4 <__alt_data_end+0xf00106c4>
   10a90:	d9402117 	ldw	r5,132(sp)
   10a94:	d9002017 	ldw	r4,128(sp)
   10a98:	d9801a04 	addi	r6,sp,104
   10a9c:	000f9ac0 	call	f9ac <__sprint_r.part.0>
   10aa0:	103f5b1e 	bne	r2,zero,10810 <__alt_data_end+0xf0010810>
   10aa4:	d9001b17 	ldw	r4,108(sp)
   10aa8:	d8801c17 	ldw	r2,112(sp)
   10aac:	d811883a 	mov	r8,sp
   10ab0:	21000044 	addi	r4,r4,1
   10ab4:	003d8006 	br	100b8 <__alt_data_end+0xf00100b8>
   10ab8:	01020034 	movhi	r4,2048
   10abc:	21009304 	addi	r4,r4,588
   10ac0:	d9002615 	stw	r4,152(sp)
   10ac4:	d8c02215 	stw	r3,136(sp)
   10ac8:	1029883a 	mov	r20,r2
   10acc:	94c4b03a 	or	r2,r18,r19
   10ad0:	103fb21e 	bne	r2,zero,1099c <__alt_data_end+0xf001099c>
   10ad4:	0039883a 	mov	fp,zero
   10ad8:	00800084 	movi	r2,2
   10adc:	003e6b06 	br	1048c <__alt_data_end+0xf001048c>
   10ae0:	da802217 	ldw	r10,136(sp)
   10ae4:	d8001d85 	stb	zero,118(sp)
   10ae8:	0027883a 	mov	r19,zero
   10aec:	50800104 	addi	r2,r10,4
   10af0:	54800017 	ldw	r18,0(r10)
   10af4:	483e6016 	blt	r9,zero,10478 <__alt_data_end+0xf0010478>
   10af8:	00ffdfc4 	movi	r3,-129
   10afc:	d8802215 	stw	r2,136(sp)
   10b00:	a0e8703a 	and	r20,r20,r3
   10b04:	0039883a 	mov	fp,zero
   10b08:	903ebb26 	beq	r18,zero,105f8 <__alt_data_end+0xf00105f8>
   10b0c:	00800244 	movi	r2,9
   10b10:	14bdee36 	bltu	r2,r18,102cc <__alt_data_end+0xf00102cc>
   10b14:	003eba06 	br	10600 <__alt_data_end+0xf0010600>
   10b18:	00800c04 	movi	r2,48
   10b1c:	d8c01d45 	stb	r3,117(sp)
   10b20:	d8801d05 	stb	r2,116(sp)
   10b24:	d8001d85 	stb	zero,118(sp)
   10b28:	a0c00094 	ori	r3,r20,2
   10b2c:	4800a916 	blt	r9,zero,10dd4 <___vfiprintf_internal_r+0x1314>
   10b30:	00bfdfc4 	movi	r2,-129
   10b34:	a096703a 	and	r11,r20,r2
   10b38:	5d000094 	ori	r20,r11,2
   10b3c:	0039883a 	mov	fp,zero
   10b40:	003f9706 	br	109a0 <__alt_data_end+0xf00109a0>
   10b44:	8025883a 	mov	r18,r16
   10b48:	003c2e06 	br	fc04 <__alt_data_end+0xf000fc04>
   10b4c:	00820034 	movhi	r2,2048
   10b50:	10809304 	addi	r2,r2,588
   10b54:	0039883a 	mov	fp,zero
   10b58:	d8802615 	stw	r2,152(sp)
   10b5c:	003f9006 	br	109a0 <__alt_data_end+0xf00109a0>
   10b60:	04a5c83a 	sub	r18,zero,r18
   10b64:	07000b44 	movi	fp,45
   10b68:	9004c03a 	cmpne	r2,r18,zero
   10b6c:	04e7c83a 	sub	r19,zero,r19
   10b70:	df001d85 	stb	fp,118(sp)
   10b74:	98a7c83a 	sub	r19,r19,r2
   10b78:	48009f16 	blt	r9,zero,10df8 <___vfiprintf_internal_r+0x1338>
   10b7c:	00bfdfc4 	movi	r2,-129
   10b80:	a0a8703a 	and	r20,r20,r2
   10b84:	003dd006 	br	102c8 <__alt_data_end+0xf00102c8>
   10b88:	70004c26 	beq	r14,zero,10cbc <___vfiprintf_internal_r+0x11fc>
   10b8c:	00800084 	movi	r2,2
   10b90:	d8c01d04 	addi	r3,sp,116
   10b94:	d8c00015 	stw	r3,0(sp)
   10b98:	d8800115 	stw	r2,4(sp)
   10b9c:	01000044 	movi	r4,1
   10ba0:	d811883a 	mov	r8,sp
   10ba4:	003f7306 	br	10974 <__alt_data_end+0xf0010974>
   10ba8:	a080100c 	andi	r2,r20,64
   10bac:	da802217 	ldw	r10,136(sp)
   10bb0:	103e0626 	beq	r2,zero,103cc <__alt_data_end+0xf00103cc>
   10bb4:	5480000f 	ldh	r18,0(r10)
   10bb8:	52800104 	addi	r10,r10,4
   10bbc:	da802215 	stw	r10,136(sp)
   10bc0:	9027d7fa 	srai	r19,r18,31
   10bc4:	9805883a 	mov	r2,r19
   10bc8:	003db806 	br	102ac <__alt_data_end+0xf00102ac>
   10bcc:	a080040c 	andi	r2,r20,16
   10bd0:	1000091e 	bne	r2,zero,10bf8 <___vfiprintf_internal_r+0x1138>
   10bd4:	a2c0100c 	andi	r11,r20,64
   10bd8:	58000726 	beq	r11,zero,10bf8 <___vfiprintf_internal_r+0x1138>
   10bdc:	da802217 	ldw	r10,136(sp)
   10be0:	50800017 	ldw	r2,0(r10)
   10be4:	52800104 	addi	r10,r10,4
   10be8:	da802215 	stw	r10,136(sp)
   10bec:	da802317 	ldw	r10,140(sp)
   10bf0:	1280000d 	sth	r10,0(r2)
   10bf4:	003be706 	br	fb94 <__alt_data_end+0xf000fb94>
   10bf8:	da802217 	ldw	r10,136(sp)
   10bfc:	50800017 	ldw	r2,0(r10)
   10c00:	52800104 	addi	r10,r10,4
   10c04:	da802215 	stw	r10,136(sp)
   10c08:	da802317 	ldw	r10,140(sp)
   10c0c:	12800015 	stw	r10,0(r2)
   10c10:	003be006 	br	fb94 <__alt_data_end+0xf000fb94>
   10c14:	a080100c 	andi	r2,r20,64
   10c18:	da802217 	ldw	r10,136(sp)
   10c1c:	10003026 	beq	r2,zero,10ce0 <___vfiprintf_internal_r+0x1220>
   10c20:	5480000b 	ldhu	r18,0(r10)
   10c24:	52800104 	addi	r10,r10,4
   10c28:	0027883a 	mov	r19,zero
   10c2c:	da802215 	stw	r10,136(sp)
   10c30:	003d8006 	br	10234 <__alt_data_end+0xf0010234>
   10c34:	80c00007 	ldb	r3,0(r16)
   10c38:	003c0006 	br	fc3c <__alt_data_end+0xf000fc3c>
   10c3c:	a080100c 	andi	r2,r20,64
   10c40:	d8001d85 	stb	zero,118(sp)
   10c44:	da802217 	ldw	r10,136(sp)
   10c48:	1000201e 	bne	r2,zero,10ccc <___vfiprintf_internal_r+0x120c>
   10c4c:	50800104 	addi	r2,r10,4
   10c50:	54800017 	ldw	r18,0(r10)
   10c54:	0027883a 	mov	r19,zero
   10c58:	483def0e 	bge	r9,zero,10418 <__alt_data_end+0xf0010418>
   10c5c:	94c6b03a 	or	r3,r18,r19
   10c60:	d8802215 	stw	r2,136(sp)
   10c64:	183d4e1e 	bne	r3,zero,101a0 <__alt_data_end+0xf00101a0>
   10c68:	0039883a 	mov	fp,zero
   10c6c:	0005883a 	mov	r2,zero
   10c70:	003e0606 	br	1048c <__alt_data_end+0xf001048c>
   10c74:	d9402117 	ldw	r5,132(sp)
   10c78:	d9002017 	ldw	r4,128(sp)
   10c7c:	d9801a04 	addi	r6,sp,104
   10c80:	da402c15 	stw	r9,176(sp)
   10c84:	db802a15 	stw	r14,168(sp)
   10c88:	000f9ac0 	call	f9ac <__sprint_r.part.0>
   10c8c:	da402c17 	ldw	r9,176(sp)
   10c90:	db802a17 	ldw	r14,168(sp)
   10c94:	103ede1e 	bne	r2,zero,10810 <__alt_data_end+0xf0010810>
   10c98:	d9401b17 	ldw	r5,108(sp)
   10c9c:	d8801c17 	ldw	r2,112(sp)
   10ca0:	d811883a 	mov	r8,sp
   10ca4:	29000044 	addi	r4,r5,1
   10ca8:	003e7406 	br	1067c <__alt_data_end+0xf001067c>
   10cac:	00bfffc4 	movi	r2,-1
   10cb0:	003c5806 	br	fe14 <__alt_data_end+0xf000fe14>
   10cb4:	d811883a 	mov	r8,sp
   10cb8:	003ee806 	br	1085c <__alt_data_end+0xf001085c>
   10cbc:	000b883a 	mov	r5,zero
   10cc0:	01000044 	movi	r4,1
   10cc4:	d811883a 	mov	r8,sp
   10cc8:	003e7c06 	br	106bc <__alt_data_end+0xf00106bc>
   10ccc:	50800104 	addi	r2,r10,4
   10cd0:	5480000b 	ldhu	r18,0(r10)
   10cd4:	0027883a 	mov	r19,zero
   10cd8:	483dcf0e 	bge	r9,zero,10418 <__alt_data_end+0xf0010418>
   10cdc:	003fdf06 	br	10c5c <__alt_data_end+0xf0010c5c>
   10ce0:	54800017 	ldw	r18,0(r10)
   10ce4:	52800104 	addi	r10,r10,4
   10ce8:	0027883a 	mov	r19,zero
   10cec:	da802215 	stw	r10,136(sp)
   10cf0:	003d5006 	br	10234 <__alt_data_end+0xf0010234>
   10cf4:	50800104 	addi	r2,r10,4
   10cf8:	5480000b 	ldhu	r18,0(r10)
   10cfc:	0027883a 	mov	r19,zero
   10d00:	483f7d0e 	bge	r9,zero,10af8 <__alt_data_end+0xf0010af8>
   10d04:	003ddc06 	br	10478 <__alt_data_end+0xf0010478>
   10d08:	d8c02215 	stw	r3,136(sp)
   10d0c:	0039883a 	mov	fp,zero
   10d10:	003ddb06 	br	10480 <__alt_data_end+0xf0010480>
   10d14:	02820034 	movhi	r10,2048
   10d18:	5280f404 	addi	r10,r10,976
   10d1c:	da802415 	stw	r10,144(sp)
   10d20:	003e8306 	br	10730 <__alt_data_end+0xf0010730>
   10d24:	d8801c17 	ldw	r2,112(sp)
   10d28:	dd002117 	ldw	r20,132(sp)
   10d2c:	103eb926 	beq	r2,zero,10814 <__alt_data_end+0xf0010814>
   10d30:	d9002017 	ldw	r4,128(sp)
   10d34:	d9801a04 	addi	r6,sp,104
   10d38:	a00b883a 	mov	r5,r20
   10d3c:	000f9ac0 	call	f9ac <__sprint_r.part.0>
   10d40:	003eb406 	br	10814 <__alt_data_end+0xf0010814>
   10d44:	80c00043 	ldbu	r3,1(r16)
   10d48:	a5000814 	ori	r20,r20,32
   10d4c:	84000044 	addi	r16,r16,1
   10d50:	18c03fcc 	andi	r3,r3,255
   10d54:	18c0201c 	xori	r3,r3,128
   10d58:	18ffe004 	addi	r3,r3,-128
   10d5c:	003bb706 	br	fc3c <__alt_data_end+0xf000fc3c>
   10d60:	a809883a 	mov	r4,r21
   10d64:	d8c02a15 	stw	r3,168(sp)
   10d68:	da002b15 	stw	r8,172(sp)
   10d6c:	00086840 	call	8684 <strlen>
   10d70:	d8c02a17 	ldw	r3,168(sp)
   10d74:	1027883a 	mov	r19,r2
   10d78:	df001d83 	ldbu	fp,118(sp)
   10d7c:	d8c02215 	stw	r3,136(sp)
   10d80:	0013883a 	mov	r9,zero
   10d84:	da002b17 	ldw	r8,172(sp)
   10d88:	003c4d06 	br	fec0 <__alt_data_end+0xf000fec0>
   10d8c:	d9402117 	ldw	r5,132(sp)
   10d90:	d9002017 	ldw	r4,128(sp)
   10d94:	d9801a04 	addi	r6,sp,104
   10d98:	da402c15 	stw	r9,176(sp)
   10d9c:	000f9ac0 	call	f9ac <__sprint_r.part.0>
   10da0:	da402c17 	ldw	r9,176(sp)
   10da4:	103e9a1e 	bne	r2,zero,10810 <__alt_data_end+0xf0010810>
   10da8:	d9401b17 	ldw	r5,108(sp)
   10dac:	d8801c17 	ldw	r2,112(sp)
   10db0:	d811883a 	mov	r8,sp
   10db4:	29000044 	addi	r4,r5,1
   10db8:	003e4206 	br	106c4 <__alt_data_end+0xf00106c4>
   10dbc:	d9401b17 	ldw	r5,108(sp)
   10dc0:	01020034 	movhi	r4,2048
   10dc4:	2100f804 	addi	r4,r4,992
   10dc8:	d9002415 	stw	r4,144(sp)
   10dcc:	29400044 	addi	r5,r5,1
   10dd0:	003c6d06 	br	ff88 <__alt_data_end+0xf000ff88>
   10dd4:	0039883a 	mov	fp,zero
   10dd8:	00800084 	movi	r2,2
   10ddc:	10803fcc 	andi	r2,r2,255
   10de0:	01000044 	movi	r4,1
   10de4:	11001e26 	beq	r2,r4,10e60 <___vfiprintf_internal_r+0x13a0>
   10de8:	01000084 	movi	r4,2
   10dec:	11001e1e 	bne	r2,r4,10e68 <___vfiprintf_internal_r+0x13a8>
   10df0:	1829883a 	mov	r20,r3
   10df4:	003eea06 	br	109a0 <__alt_data_end+0xf00109a0>
   10df8:	a007883a 	mov	r3,r20
   10dfc:	00800044 	movi	r2,1
   10e00:	003ff606 	br	10ddc <__alt_data_end+0xf0010ddc>
   10e04:	00800184 	movi	r2,6
   10e08:	1240012e 	bgeu	r2,r9,10e10 <___vfiprintf_internal_r+0x1350>
   10e0c:	1013883a 	mov	r9,r2
   10e10:	4827883a 	mov	r19,r9
   10e14:	4825883a 	mov	r18,r9
   10e18:	48001516 	blt	r9,zero,10e70 <___vfiprintf_internal_r+0x13b0>
   10e1c:	05420034 	movhi	r21,2048
   10e20:	d8c02215 	stw	r3,136(sp)
   10e24:	ad409804 	addi	r21,r21,608
   10e28:	003d1406 	br	1027c <__alt_data_end+0xf001027c>
   10e2c:	02820034 	movhi	r10,2048
   10e30:	5280f404 	addi	r10,r10,976
   10e34:	da802415 	stw	r10,144(sp)
   10e38:	200d883a 	mov	r6,r4
   10e3c:	003c9106 	br	10084 <__alt_data_end+0xf0010084>
   10e40:	5021883a 	mov	r16,r10
   10e44:	0013883a 	mov	r9,zero
   10e48:	003b7d06 	br	fc40 <__alt_data_end+0xf000fc40>
   10e4c:	4827883a 	mov	r19,r9
   10e50:	df001d83 	ldbu	fp,118(sp)
   10e54:	d8c02215 	stw	r3,136(sp)
   10e58:	0013883a 	mov	r9,zero
   10e5c:	003c1806 	br	fec0 <__alt_data_end+0xf000fec0>
   10e60:	1829883a 	mov	r20,r3
   10e64:	003d1806 	br	102c8 <__alt_data_end+0xf00102c8>
   10e68:	1829883a 	mov	r20,r3
   10e6c:	003ccd06 	br	101a4 <__alt_data_end+0xf00101a4>
   10e70:	0025883a 	mov	r18,zero
   10e74:	003fe906 	br	10e1c <__alt_data_end+0xf0010e1c>
   10e78:	d8802217 	ldw	r2,136(sp)
   10e7c:	80c00043 	ldbu	r3,1(r16)
   10e80:	5021883a 	mov	r16,r10
   10e84:	12400017 	ldw	r9,0(r2)
   10e88:	10800104 	addi	r2,r2,4
   10e8c:	d8802215 	stw	r2,136(sp)
   10e90:	483faf0e 	bge	r9,zero,10d50 <__alt_data_end+0xf0010d50>
   10e94:	18c03fcc 	andi	r3,r3,255
   10e98:	18c0201c 	xori	r3,r3,128
   10e9c:	027fffc4 	movi	r9,-1
   10ea0:	18ffe004 	addi	r3,r3,-128
   10ea4:	003b6506 	br	fc3c <__alt_data_end+0xf000fc3c>
   10ea8:	d9c01d85 	stb	r7,118(sp)
   10eac:	003ca006 	br	10130 <__alt_data_end+0xf0010130>
   10eb0:	d9c01d85 	stb	r7,118(sp)
   10eb4:	003cad06 	br	1016c <__alt_data_end+0xf001016c>
   10eb8:	d9c01d85 	stb	r7,118(sp)
   10ebc:	003d7d06 	br	104b4 <__alt_data_end+0xf00104b4>
   10ec0:	d9c01d85 	stb	r7,118(sp)
   10ec4:	003d5f06 	br	10444 <__alt_data_end+0xf0010444>
   10ec8:	a080004c 	andi	r2,r20,1
   10ecc:	0039883a 	mov	fp,zero
   10ed0:	10000526 	beq	r2,zero,10ee8 <___vfiprintf_internal_r+0x1428>
   10ed4:	00800c04 	movi	r2,48
   10ed8:	d88019c5 	stb	r2,103(sp)
   10edc:	dcc02717 	ldw	r19,156(sp)
   10ee0:	dd4019c4 	addi	r21,sp,103
   10ee4:	003bf606 	br	fec0 <__alt_data_end+0xf000fec0>
   10ee8:	0027883a 	mov	r19,zero
   10eec:	dd401a04 	addi	r21,sp,104
   10ef0:	003bf306 	br	fec0 <__alt_data_end+0xf000fec0>
   10ef4:	d9c01d85 	stb	r7,118(sp)
   10ef8:	003dc806 	br	1061c <__alt_data_end+0xf001061c>
   10efc:	d9c01d85 	stb	r7,118(sp)
   10f00:	003d3a06 	br	103ec <__alt_data_end+0xf00103ec>
   10f04:	d9c01d85 	stb	r7,118(sp)
   10f08:	003d2a06 	br	103b4 <__alt_data_end+0xf00103b4>
   10f0c:	d9c01d85 	stb	r7,118(sp)
   10f10:	003cde06 	br	1028c <__alt_data_end+0xf001028c>
   10f14:	d9c01d85 	stb	r7,118(sp)
   10f18:	003cbc06 	br	1020c <__alt_data_end+0xf001020c>

00010f1c <__vfiprintf_internal>:
   10f1c:	00820034 	movhi	r2,2048
   10f20:	10896b04 	addi	r2,r2,9644
   10f24:	300f883a 	mov	r7,r6
   10f28:	280d883a 	mov	r6,r5
   10f2c:	200b883a 	mov	r5,r4
   10f30:	11000017 	ldw	r4,0(r2)
   10f34:	000fac01 	jmpi	fac0 <___vfiprintf_internal_r>

00010f38 <__sbprintf>:
   10f38:	2880030b 	ldhu	r2,12(r5)
   10f3c:	2ac01917 	ldw	r11,100(r5)
   10f40:	2a80038b 	ldhu	r10,14(r5)
   10f44:	2a400717 	ldw	r9,28(r5)
   10f48:	2a000917 	ldw	r8,36(r5)
   10f4c:	defee204 	addi	sp,sp,-1144
   10f50:	00c10004 	movi	r3,1024
   10f54:	dc011a15 	stw	r16,1128(sp)
   10f58:	10bfff4c 	andi	r2,r2,65533
   10f5c:	2821883a 	mov	r16,r5
   10f60:	d8cb883a 	add	r5,sp,r3
   10f64:	dc811c15 	stw	r18,1136(sp)
   10f68:	dc411b15 	stw	r17,1132(sp)
   10f6c:	dfc11d15 	stw	ra,1140(sp)
   10f70:	2025883a 	mov	r18,r4
   10f74:	d881030d 	sth	r2,1036(sp)
   10f78:	dac11915 	stw	r11,1124(sp)
   10f7c:	da81038d 	sth	r10,1038(sp)
   10f80:	da410715 	stw	r9,1052(sp)
   10f84:	da010915 	stw	r8,1060(sp)
   10f88:	dec10015 	stw	sp,1024(sp)
   10f8c:	dec10415 	stw	sp,1040(sp)
   10f90:	d8c10215 	stw	r3,1032(sp)
   10f94:	d8c10515 	stw	r3,1044(sp)
   10f98:	d8010615 	stw	zero,1048(sp)
   10f9c:	000fac00 	call	fac0 <___vfiprintf_internal_r>
   10fa0:	1023883a 	mov	r17,r2
   10fa4:	10000416 	blt	r2,zero,10fb8 <__sbprintf+0x80>
   10fa8:	d9410004 	addi	r5,sp,1024
   10fac:	9009883a 	mov	r4,r18
   10fb0:	000c5e40 	call	c5e4 <_fflush_r>
   10fb4:	10000d1e 	bne	r2,zero,10fec <__sbprintf+0xb4>
   10fb8:	d881030b 	ldhu	r2,1036(sp)
   10fbc:	1080100c 	andi	r2,r2,64
   10fc0:	10000326 	beq	r2,zero,10fd0 <__sbprintf+0x98>
   10fc4:	8080030b 	ldhu	r2,12(r16)
   10fc8:	10801014 	ori	r2,r2,64
   10fcc:	8080030d 	sth	r2,12(r16)
   10fd0:	8805883a 	mov	r2,r17
   10fd4:	dfc11d17 	ldw	ra,1140(sp)
   10fd8:	dc811c17 	ldw	r18,1136(sp)
   10fdc:	dc411b17 	ldw	r17,1132(sp)
   10fe0:	dc011a17 	ldw	r16,1128(sp)
   10fe4:	dec11e04 	addi	sp,sp,1144
   10fe8:	f800283a 	ret
   10fec:	047fffc4 	movi	r17,-1
   10ff0:	003ff106 	br	10fb8 <__alt_data_end+0xf0010fb8>

00010ff4 <_write_r>:
   10ff4:	defffd04 	addi	sp,sp,-12
   10ff8:	2805883a 	mov	r2,r5
   10ffc:	dc000015 	stw	r16,0(sp)
   11000:	04020034 	movhi	r16,2048
   11004:	dc400115 	stw	r17,4(sp)
   11008:	300b883a 	mov	r5,r6
   1100c:	8409a104 	addi	r16,r16,9860
   11010:	2023883a 	mov	r17,r4
   11014:	380d883a 	mov	r6,r7
   11018:	1009883a 	mov	r4,r2
   1101c:	dfc00215 	stw	ra,8(sp)
   11020:	80000015 	stw	zero,0(r16)
   11024:	0012d5c0 	call	12d5c <write>
   11028:	00ffffc4 	movi	r3,-1
   1102c:	10c00526 	beq	r2,r3,11044 <_write_r+0x50>
   11030:	dfc00217 	ldw	ra,8(sp)
   11034:	dc400117 	ldw	r17,4(sp)
   11038:	dc000017 	ldw	r16,0(sp)
   1103c:	dec00304 	addi	sp,sp,12
   11040:	f800283a 	ret
   11044:	80c00017 	ldw	r3,0(r16)
   11048:	183ff926 	beq	r3,zero,11030 <__alt_data_end+0xf0011030>
   1104c:	88c00015 	stw	r3,0(r17)
   11050:	003ff706 	br	11030 <__alt_data_end+0xf0011030>

00011054 <_close_r>:
   11054:	defffd04 	addi	sp,sp,-12
   11058:	dc000015 	stw	r16,0(sp)
   1105c:	04020034 	movhi	r16,2048
   11060:	dc400115 	stw	r17,4(sp)
   11064:	8409a104 	addi	r16,r16,9860
   11068:	2023883a 	mov	r17,r4
   1106c:	2809883a 	mov	r4,r5
   11070:	dfc00215 	stw	ra,8(sp)
   11074:	80000015 	stw	zero,0(r16)
   11078:	00126380 	call	12638 <close>
   1107c:	00ffffc4 	movi	r3,-1
   11080:	10c00526 	beq	r2,r3,11098 <_close_r+0x44>
   11084:	dfc00217 	ldw	ra,8(sp)
   11088:	dc400117 	ldw	r17,4(sp)
   1108c:	dc000017 	ldw	r16,0(sp)
   11090:	dec00304 	addi	sp,sp,12
   11094:	f800283a 	ret
   11098:	80c00017 	ldw	r3,0(r16)
   1109c:	183ff926 	beq	r3,zero,11084 <__alt_data_end+0xf0011084>
   110a0:	88c00015 	stw	r3,0(r17)
   110a4:	003ff706 	br	11084 <__alt_data_end+0xf0011084>

000110a8 <_calloc_r>:
   110a8:	298b383a 	mul	r5,r5,r6
   110ac:	defffe04 	addi	sp,sp,-8
   110b0:	dfc00115 	stw	ra,4(sp)
   110b4:	dc000015 	stw	r16,0(sp)
   110b8:	000d7200 	call	d720 <_malloc_r>
   110bc:	10002926 	beq	r2,zero,11164 <_calloc_r+0xbc>
   110c0:	11bfff17 	ldw	r6,-4(r2)
   110c4:	1021883a 	mov	r16,r2
   110c8:	00bfff04 	movi	r2,-4
   110cc:	308c703a 	and	r6,r6,r2
   110d0:	00c00904 	movi	r3,36
   110d4:	308d883a 	add	r6,r6,r2
   110d8:	19801636 	bltu	r3,r6,11134 <_calloc_r+0x8c>
   110dc:	008004c4 	movi	r2,19
   110e0:	11800b2e 	bgeu	r2,r6,11110 <_calloc_r+0x68>
   110e4:	80000015 	stw	zero,0(r16)
   110e8:	80000115 	stw	zero,4(r16)
   110ec:	008006c4 	movi	r2,27
   110f0:	11801a2e 	bgeu	r2,r6,1115c <_calloc_r+0xb4>
   110f4:	80000215 	stw	zero,8(r16)
   110f8:	80000315 	stw	zero,12(r16)
   110fc:	30c0151e 	bne	r6,r3,11154 <_calloc_r+0xac>
   11100:	80000415 	stw	zero,16(r16)
   11104:	80800604 	addi	r2,r16,24
   11108:	80000515 	stw	zero,20(r16)
   1110c:	00000106 	br	11114 <_calloc_r+0x6c>
   11110:	8005883a 	mov	r2,r16
   11114:	10000015 	stw	zero,0(r2)
   11118:	10000115 	stw	zero,4(r2)
   1111c:	10000215 	stw	zero,8(r2)
   11120:	8005883a 	mov	r2,r16
   11124:	dfc00117 	ldw	ra,4(sp)
   11128:	dc000017 	ldw	r16,0(sp)
   1112c:	dec00204 	addi	sp,sp,8
   11130:	f800283a 	ret
   11134:	000b883a 	mov	r5,zero
   11138:	8009883a 	mov	r4,r16
   1113c:	000841c0 	call	841c <memset>
   11140:	8005883a 	mov	r2,r16
   11144:	dfc00117 	ldw	ra,4(sp)
   11148:	dc000017 	ldw	r16,0(sp)
   1114c:	dec00204 	addi	sp,sp,8
   11150:	f800283a 	ret
   11154:	80800404 	addi	r2,r16,16
   11158:	003fee06 	br	11114 <__alt_data_end+0xf0011114>
   1115c:	80800204 	addi	r2,r16,8
   11160:	003fec06 	br	11114 <__alt_data_end+0xf0011114>
   11164:	0005883a 	mov	r2,zero
   11168:	003fee06 	br	11124 <__alt_data_end+0xf0011124>

0001116c <_fclose_r>:
   1116c:	28003926 	beq	r5,zero,11254 <_fclose_r+0xe8>
   11170:	defffc04 	addi	sp,sp,-16
   11174:	dc400115 	stw	r17,4(sp)
   11178:	dc000015 	stw	r16,0(sp)
   1117c:	dfc00315 	stw	ra,12(sp)
   11180:	dc800215 	stw	r18,8(sp)
   11184:	2023883a 	mov	r17,r4
   11188:	2821883a 	mov	r16,r5
   1118c:	20000226 	beq	r4,zero,11198 <_fclose_r+0x2c>
   11190:	20800e17 	ldw	r2,56(r4)
   11194:	10002726 	beq	r2,zero,11234 <_fclose_r+0xc8>
   11198:	8080030f 	ldh	r2,12(r16)
   1119c:	1000071e 	bne	r2,zero,111bc <_fclose_r+0x50>
   111a0:	0005883a 	mov	r2,zero
   111a4:	dfc00317 	ldw	ra,12(sp)
   111a8:	dc800217 	ldw	r18,8(sp)
   111ac:	dc400117 	ldw	r17,4(sp)
   111b0:	dc000017 	ldw	r16,0(sp)
   111b4:	dec00404 	addi	sp,sp,16
   111b8:	f800283a 	ret
   111bc:	800b883a 	mov	r5,r16
   111c0:	8809883a 	mov	r4,r17
   111c4:	000c3c80 	call	c3c8 <__sflush_r>
   111c8:	1025883a 	mov	r18,r2
   111cc:	80800b17 	ldw	r2,44(r16)
   111d0:	10000426 	beq	r2,zero,111e4 <_fclose_r+0x78>
   111d4:	81400717 	ldw	r5,28(r16)
   111d8:	8809883a 	mov	r4,r17
   111dc:	103ee83a 	callr	r2
   111e0:	10001616 	blt	r2,zero,1123c <_fclose_r+0xd0>
   111e4:	8080030b 	ldhu	r2,12(r16)
   111e8:	1080200c 	andi	r2,r2,128
   111ec:	1000151e 	bne	r2,zero,11244 <_fclose_r+0xd8>
   111f0:	81400c17 	ldw	r5,48(r16)
   111f4:	28000526 	beq	r5,zero,1120c <_fclose_r+0xa0>
   111f8:	80801004 	addi	r2,r16,64
   111fc:	28800226 	beq	r5,r2,11208 <_fclose_r+0x9c>
   11200:	8809883a 	mov	r4,r17
   11204:	000cb340 	call	cb34 <_free_r>
   11208:	80000c15 	stw	zero,48(r16)
   1120c:	81401117 	ldw	r5,68(r16)
   11210:	28000326 	beq	r5,zero,11220 <_fclose_r+0xb4>
   11214:	8809883a 	mov	r4,r17
   11218:	000cb340 	call	cb34 <_free_r>
   1121c:	80001115 	stw	zero,68(r16)
   11220:	000c9d00 	call	c9d0 <__sfp_lock_acquire>
   11224:	8000030d 	sth	zero,12(r16)
   11228:	000c9d40 	call	c9d4 <__sfp_lock_release>
   1122c:	9005883a 	mov	r2,r18
   11230:	003fdc06 	br	111a4 <__alt_data_end+0xf00111a4>
   11234:	000c9c00 	call	c9c0 <__sinit>
   11238:	003fd706 	br	11198 <__alt_data_end+0xf0011198>
   1123c:	04bfffc4 	movi	r18,-1
   11240:	003fe806 	br	111e4 <__alt_data_end+0xf00111e4>
   11244:	81400417 	ldw	r5,16(r16)
   11248:	8809883a 	mov	r4,r17
   1124c:	000cb340 	call	cb34 <_free_r>
   11250:	003fe706 	br	111f0 <__alt_data_end+0xf00111f0>
   11254:	0005883a 	mov	r2,zero
   11258:	f800283a 	ret

0001125c <fclose>:
   1125c:	00820034 	movhi	r2,2048
   11260:	10896b04 	addi	r2,r2,9644
   11264:	200b883a 	mov	r5,r4
   11268:	11000017 	ldw	r4,0(r2)
   1126c:	001116c1 	jmpi	1116c <_fclose_r>

00011270 <__fputwc>:
   11270:	defff804 	addi	sp,sp,-32
   11274:	dcc00415 	stw	r19,16(sp)
   11278:	dc800315 	stw	r18,12(sp)
   1127c:	dc000115 	stw	r16,4(sp)
   11280:	dfc00715 	stw	ra,28(sp)
   11284:	dd400615 	stw	r21,24(sp)
   11288:	dd000515 	stw	r20,20(sp)
   1128c:	dc400215 	stw	r17,8(sp)
   11290:	2027883a 	mov	r19,r4
   11294:	2825883a 	mov	r18,r5
   11298:	3021883a 	mov	r16,r6
   1129c:	000d5100 	call	d510 <__locale_mb_cur_max>
   112a0:	00c00044 	movi	r3,1
   112a4:	10c03e26 	beq	r2,r3,113a0 <__fputwc+0x130>
   112a8:	81c01704 	addi	r7,r16,92
   112ac:	900d883a 	mov	r6,r18
   112b0:	d80b883a 	mov	r5,sp
   112b4:	9809883a 	mov	r4,r19
   112b8:	00117400 	call	11740 <_wcrtomb_r>
   112bc:	1029883a 	mov	r20,r2
   112c0:	00bfffc4 	movi	r2,-1
   112c4:	a0802026 	beq	r20,r2,11348 <__fputwc+0xd8>
   112c8:	d9400003 	ldbu	r5,0(sp)
   112cc:	a0001c26 	beq	r20,zero,11340 <__fputwc+0xd0>
   112d0:	0023883a 	mov	r17,zero
   112d4:	05400284 	movi	r21,10
   112d8:	00000906 	br	11300 <__fputwc+0x90>
   112dc:	80800017 	ldw	r2,0(r16)
   112e0:	11400005 	stb	r5,0(r2)
   112e4:	80c00017 	ldw	r3,0(r16)
   112e8:	18c00044 	addi	r3,r3,1
   112ec:	80c00015 	stw	r3,0(r16)
   112f0:	8c400044 	addi	r17,r17,1
   112f4:	dc45883a 	add	r2,sp,r17
   112f8:	8d00112e 	bgeu	r17,r20,11340 <__fputwc+0xd0>
   112fc:	11400003 	ldbu	r5,0(r2)
   11300:	80c00217 	ldw	r3,8(r16)
   11304:	18ffffc4 	addi	r3,r3,-1
   11308:	80c00215 	stw	r3,8(r16)
   1130c:	183ff30e 	bge	r3,zero,112dc <__alt_data_end+0xf00112dc>
   11310:	80800617 	ldw	r2,24(r16)
   11314:	18801916 	blt	r3,r2,1137c <__fputwc+0x10c>
   11318:	80800017 	ldw	r2,0(r16)
   1131c:	11400005 	stb	r5,0(r2)
   11320:	80800017 	ldw	r2,0(r16)
   11324:	10c00003 	ldbu	r3,0(r2)
   11328:	10800044 	addi	r2,r2,1
   1132c:	1d402326 	beq	r3,r21,113bc <__fputwc+0x14c>
   11330:	80800015 	stw	r2,0(r16)
   11334:	8c400044 	addi	r17,r17,1
   11338:	dc45883a 	add	r2,sp,r17
   1133c:	8d3fef36 	bltu	r17,r20,112fc <__alt_data_end+0xf00112fc>
   11340:	9005883a 	mov	r2,r18
   11344:	00000406 	br	11358 <__fputwc+0xe8>
   11348:	80c0030b 	ldhu	r3,12(r16)
   1134c:	a005883a 	mov	r2,r20
   11350:	18c01014 	ori	r3,r3,64
   11354:	80c0030d 	sth	r3,12(r16)
   11358:	dfc00717 	ldw	ra,28(sp)
   1135c:	dd400617 	ldw	r21,24(sp)
   11360:	dd000517 	ldw	r20,20(sp)
   11364:	dcc00417 	ldw	r19,16(sp)
   11368:	dc800317 	ldw	r18,12(sp)
   1136c:	dc400217 	ldw	r17,8(sp)
   11370:	dc000117 	ldw	r16,4(sp)
   11374:	dec00804 	addi	sp,sp,32
   11378:	f800283a 	ret
   1137c:	800d883a 	mov	r6,r16
   11380:	29403fcc 	andi	r5,r5,255
   11384:	9809883a 	mov	r4,r19
   11388:	00115e80 	call	115e8 <__swbuf_r>
   1138c:	10bfffe0 	cmpeqi	r2,r2,-1
   11390:	10803fcc 	andi	r2,r2,255
   11394:	103fd626 	beq	r2,zero,112f0 <__alt_data_end+0xf00112f0>
   11398:	00bfffc4 	movi	r2,-1
   1139c:	003fee06 	br	11358 <__alt_data_end+0xf0011358>
   113a0:	90ffffc4 	addi	r3,r18,-1
   113a4:	01003f84 	movi	r4,254
   113a8:	20ffbf36 	bltu	r4,r3,112a8 <__alt_data_end+0xf00112a8>
   113ac:	900b883a 	mov	r5,r18
   113b0:	dc800005 	stb	r18,0(sp)
   113b4:	1029883a 	mov	r20,r2
   113b8:	003fc506 	br	112d0 <__alt_data_end+0xf00112d0>
   113bc:	800d883a 	mov	r6,r16
   113c0:	a80b883a 	mov	r5,r21
   113c4:	9809883a 	mov	r4,r19
   113c8:	00115e80 	call	115e8 <__swbuf_r>
   113cc:	10bfffe0 	cmpeqi	r2,r2,-1
   113d0:	003fef06 	br	11390 <__alt_data_end+0xf0011390>

000113d4 <_fputwc_r>:
   113d4:	3080030b 	ldhu	r2,12(r6)
   113d8:	10c8000c 	andi	r3,r2,8192
   113dc:	1800051e 	bne	r3,zero,113f4 <_fputwc_r+0x20>
   113e0:	30c01917 	ldw	r3,100(r6)
   113e4:	10880014 	ori	r2,r2,8192
   113e8:	3080030d 	sth	r2,12(r6)
   113ec:	18880014 	ori	r2,r3,8192
   113f0:	30801915 	stw	r2,100(r6)
   113f4:	00112701 	jmpi	11270 <__fputwc>

000113f8 <fputwc>:
   113f8:	00820034 	movhi	r2,2048
   113fc:	defffc04 	addi	sp,sp,-16
   11400:	10896b04 	addi	r2,r2,9644
   11404:	dc000115 	stw	r16,4(sp)
   11408:	14000017 	ldw	r16,0(r2)
   1140c:	dc400215 	stw	r17,8(sp)
   11410:	dfc00315 	stw	ra,12(sp)
   11414:	2023883a 	mov	r17,r4
   11418:	80000226 	beq	r16,zero,11424 <fputwc+0x2c>
   1141c:	80800e17 	ldw	r2,56(r16)
   11420:	10001026 	beq	r2,zero,11464 <fputwc+0x6c>
   11424:	2880030b 	ldhu	r2,12(r5)
   11428:	10c8000c 	andi	r3,r2,8192
   1142c:	1800051e 	bne	r3,zero,11444 <fputwc+0x4c>
   11430:	28c01917 	ldw	r3,100(r5)
   11434:	10880014 	ori	r2,r2,8192
   11438:	2880030d 	sth	r2,12(r5)
   1143c:	18880014 	ori	r2,r3,8192
   11440:	28801915 	stw	r2,100(r5)
   11444:	280d883a 	mov	r6,r5
   11448:	8009883a 	mov	r4,r16
   1144c:	880b883a 	mov	r5,r17
   11450:	dfc00317 	ldw	ra,12(sp)
   11454:	dc400217 	ldw	r17,8(sp)
   11458:	dc000117 	ldw	r16,4(sp)
   1145c:	dec00404 	addi	sp,sp,16
   11460:	00112701 	jmpi	11270 <__fputwc>
   11464:	8009883a 	mov	r4,r16
   11468:	d9400015 	stw	r5,0(sp)
   1146c:	000c9c00 	call	c9c0 <__sinit>
   11470:	d9400017 	ldw	r5,0(sp)
   11474:	003feb06 	br	11424 <__alt_data_end+0xf0011424>

00011478 <_fstat_r>:
   11478:	defffd04 	addi	sp,sp,-12
   1147c:	2805883a 	mov	r2,r5
   11480:	dc000015 	stw	r16,0(sp)
   11484:	04020034 	movhi	r16,2048
   11488:	dc400115 	stw	r17,4(sp)
   1148c:	8409a104 	addi	r16,r16,9860
   11490:	2023883a 	mov	r17,r4
   11494:	300b883a 	mov	r5,r6
   11498:	1009883a 	mov	r4,r2
   1149c:	dfc00215 	stw	ra,8(sp)
   114a0:	80000015 	stw	zero,0(r16)
   114a4:	00127700 	call	12770 <fstat>
   114a8:	00ffffc4 	movi	r3,-1
   114ac:	10c00526 	beq	r2,r3,114c4 <_fstat_r+0x4c>
   114b0:	dfc00217 	ldw	ra,8(sp)
   114b4:	dc400117 	ldw	r17,4(sp)
   114b8:	dc000017 	ldw	r16,0(sp)
   114bc:	dec00304 	addi	sp,sp,12
   114c0:	f800283a 	ret
   114c4:	80c00017 	ldw	r3,0(r16)
   114c8:	183ff926 	beq	r3,zero,114b0 <__alt_data_end+0xf00114b0>
   114cc:	88c00015 	stw	r3,0(r17)
   114d0:	003ff706 	br	114b0 <__alt_data_end+0xf00114b0>

000114d4 <_isatty_r>:
   114d4:	defffd04 	addi	sp,sp,-12
   114d8:	dc000015 	stw	r16,0(sp)
   114dc:	04020034 	movhi	r16,2048
   114e0:	dc400115 	stw	r17,4(sp)
   114e4:	8409a104 	addi	r16,r16,9860
   114e8:	2023883a 	mov	r17,r4
   114ec:	2809883a 	mov	r4,r5
   114f0:	dfc00215 	stw	ra,8(sp)
   114f4:	80000015 	stw	zero,0(r16)
   114f8:	001285c0 	call	1285c <isatty>
   114fc:	00ffffc4 	movi	r3,-1
   11500:	10c00526 	beq	r2,r3,11518 <_isatty_r+0x44>
   11504:	dfc00217 	ldw	ra,8(sp)
   11508:	dc400117 	ldw	r17,4(sp)
   1150c:	dc000017 	ldw	r16,0(sp)
   11510:	dec00304 	addi	sp,sp,12
   11514:	f800283a 	ret
   11518:	80c00017 	ldw	r3,0(r16)
   1151c:	183ff926 	beq	r3,zero,11504 <__alt_data_end+0xf0011504>
   11520:	88c00015 	stw	r3,0(r17)
   11524:	003ff706 	br	11504 <__alt_data_end+0xf0011504>

00011528 <_lseek_r>:
   11528:	defffd04 	addi	sp,sp,-12
   1152c:	2805883a 	mov	r2,r5
   11530:	dc000015 	stw	r16,0(sp)
   11534:	04020034 	movhi	r16,2048
   11538:	dc400115 	stw	r17,4(sp)
   1153c:	300b883a 	mov	r5,r6
   11540:	8409a104 	addi	r16,r16,9860
   11544:	2023883a 	mov	r17,r4
   11548:	380d883a 	mov	r6,r7
   1154c:	1009883a 	mov	r4,r2
   11550:	dfc00215 	stw	ra,8(sp)
   11554:	80000015 	stw	zero,0(r16)
   11558:	001293c0 	call	1293c <lseek>
   1155c:	00ffffc4 	movi	r3,-1
   11560:	10c00526 	beq	r2,r3,11578 <_lseek_r+0x50>
   11564:	dfc00217 	ldw	ra,8(sp)
   11568:	dc400117 	ldw	r17,4(sp)
   1156c:	dc000017 	ldw	r16,0(sp)
   11570:	dec00304 	addi	sp,sp,12
   11574:	f800283a 	ret
   11578:	80c00017 	ldw	r3,0(r16)
   1157c:	183ff926 	beq	r3,zero,11564 <__alt_data_end+0xf0011564>
   11580:	88c00015 	stw	r3,0(r17)
   11584:	003ff706 	br	11564 <__alt_data_end+0xf0011564>

00011588 <_read_r>:
   11588:	defffd04 	addi	sp,sp,-12
   1158c:	2805883a 	mov	r2,r5
   11590:	dc000015 	stw	r16,0(sp)
   11594:	04020034 	movhi	r16,2048
   11598:	dc400115 	stw	r17,4(sp)
   1159c:	300b883a 	mov	r5,r6
   115a0:	8409a104 	addi	r16,r16,9860
   115a4:	2023883a 	mov	r17,r4
   115a8:	380d883a 	mov	r6,r7
   115ac:	1009883a 	mov	r4,r2
   115b0:	dfc00215 	stw	ra,8(sp)
   115b4:	80000015 	stw	zero,0(r16)
   115b8:	0012b100 	call	12b10 <read>
   115bc:	00ffffc4 	movi	r3,-1
   115c0:	10c00526 	beq	r2,r3,115d8 <_read_r+0x50>
   115c4:	dfc00217 	ldw	ra,8(sp)
   115c8:	dc400117 	ldw	r17,4(sp)
   115cc:	dc000017 	ldw	r16,0(sp)
   115d0:	dec00304 	addi	sp,sp,12
   115d4:	f800283a 	ret
   115d8:	80c00017 	ldw	r3,0(r16)
   115dc:	183ff926 	beq	r3,zero,115c4 <__alt_data_end+0xf00115c4>
   115e0:	88c00015 	stw	r3,0(r17)
   115e4:	003ff706 	br	115c4 <__alt_data_end+0xf00115c4>

000115e8 <__swbuf_r>:
   115e8:	defffb04 	addi	sp,sp,-20
   115ec:	dcc00315 	stw	r19,12(sp)
   115f0:	dc800215 	stw	r18,8(sp)
   115f4:	dc000015 	stw	r16,0(sp)
   115f8:	dfc00415 	stw	ra,16(sp)
   115fc:	dc400115 	stw	r17,4(sp)
   11600:	2025883a 	mov	r18,r4
   11604:	2827883a 	mov	r19,r5
   11608:	3021883a 	mov	r16,r6
   1160c:	20000226 	beq	r4,zero,11618 <__swbuf_r+0x30>
   11610:	20800e17 	ldw	r2,56(r4)
   11614:	10004226 	beq	r2,zero,11720 <__swbuf_r+0x138>
   11618:	80800617 	ldw	r2,24(r16)
   1161c:	8100030b 	ldhu	r4,12(r16)
   11620:	80800215 	stw	r2,8(r16)
   11624:	2080020c 	andi	r2,r4,8
   11628:	10003626 	beq	r2,zero,11704 <__swbuf_r+0x11c>
   1162c:	80c00417 	ldw	r3,16(r16)
   11630:	18003426 	beq	r3,zero,11704 <__swbuf_r+0x11c>
   11634:	2088000c 	andi	r2,r4,8192
   11638:	9c403fcc 	andi	r17,r19,255
   1163c:	10001a26 	beq	r2,zero,116a8 <__swbuf_r+0xc0>
   11640:	80800017 	ldw	r2,0(r16)
   11644:	81000517 	ldw	r4,20(r16)
   11648:	10c7c83a 	sub	r3,r2,r3
   1164c:	1900200e 	bge	r3,r4,116d0 <__swbuf_r+0xe8>
   11650:	18c00044 	addi	r3,r3,1
   11654:	81000217 	ldw	r4,8(r16)
   11658:	11400044 	addi	r5,r2,1
   1165c:	81400015 	stw	r5,0(r16)
   11660:	213fffc4 	addi	r4,r4,-1
   11664:	81000215 	stw	r4,8(r16)
   11668:	14c00005 	stb	r19,0(r2)
   1166c:	80800517 	ldw	r2,20(r16)
   11670:	10c01e26 	beq	r2,r3,116ec <__swbuf_r+0x104>
   11674:	8080030b 	ldhu	r2,12(r16)
   11678:	1080004c 	andi	r2,r2,1
   1167c:	10000226 	beq	r2,zero,11688 <__swbuf_r+0xa0>
   11680:	00800284 	movi	r2,10
   11684:	88801926 	beq	r17,r2,116ec <__swbuf_r+0x104>
   11688:	8805883a 	mov	r2,r17
   1168c:	dfc00417 	ldw	ra,16(sp)
   11690:	dcc00317 	ldw	r19,12(sp)
   11694:	dc800217 	ldw	r18,8(sp)
   11698:	dc400117 	ldw	r17,4(sp)
   1169c:	dc000017 	ldw	r16,0(sp)
   116a0:	dec00504 	addi	sp,sp,20
   116a4:	f800283a 	ret
   116a8:	81401917 	ldw	r5,100(r16)
   116ac:	00b7ffc4 	movi	r2,-8193
   116b0:	21080014 	ori	r4,r4,8192
   116b4:	2884703a 	and	r2,r5,r2
   116b8:	80801915 	stw	r2,100(r16)
   116bc:	80800017 	ldw	r2,0(r16)
   116c0:	8100030d 	sth	r4,12(r16)
   116c4:	81000517 	ldw	r4,20(r16)
   116c8:	10c7c83a 	sub	r3,r2,r3
   116cc:	193fe016 	blt	r3,r4,11650 <__alt_data_end+0xf0011650>
   116d0:	800b883a 	mov	r5,r16
   116d4:	9009883a 	mov	r4,r18
   116d8:	000c5e40 	call	c5e4 <_fflush_r>
   116dc:	1000071e 	bne	r2,zero,116fc <__swbuf_r+0x114>
   116e0:	80800017 	ldw	r2,0(r16)
   116e4:	00c00044 	movi	r3,1
   116e8:	003fda06 	br	11654 <__alt_data_end+0xf0011654>
   116ec:	800b883a 	mov	r5,r16
   116f0:	9009883a 	mov	r4,r18
   116f4:	000c5e40 	call	c5e4 <_fflush_r>
   116f8:	103fe326 	beq	r2,zero,11688 <__alt_data_end+0xf0011688>
   116fc:	00bfffc4 	movi	r2,-1
   11700:	003fe206 	br	1168c <__alt_data_end+0xf001168c>
   11704:	800b883a 	mov	r5,r16
   11708:	9009883a 	mov	r4,r18
   1170c:	000a9ec0 	call	a9ec <__swsetup_r>
   11710:	103ffa1e 	bne	r2,zero,116fc <__alt_data_end+0xf00116fc>
   11714:	8100030b 	ldhu	r4,12(r16)
   11718:	80c00417 	ldw	r3,16(r16)
   1171c:	003fc506 	br	11634 <__alt_data_end+0xf0011634>
   11720:	000c9c00 	call	c9c0 <__sinit>
   11724:	003fbc06 	br	11618 <__alt_data_end+0xf0011618>

00011728 <__swbuf>:
   11728:	00820034 	movhi	r2,2048
   1172c:	10896b04 	addi	r2,r2,9644
   11730:	280d883a 	mov	r6,r5
   11734:	200b883a 	mov	r5,r4
   11738:	11000017 	ldw	r4,0(r2)
   1173c:	00115e81 	jmpi	115e8 <__swbuf_r>

00011740 <_wcrtomb_r>:
   11740:	defff604 	addi	sp,sp,-40
   11744:	00820034 	movhi	r2,2048
   11748:	dc800815 	stw	r18,32(sp)
   1174c:	dc400715 	stw	r17,28(sp)
   11750:	dc000615 	stw	r16,24(sp)
   11754:	10896f04 	addi	r2,r2,9660
   11758:	dfc00915 	stw	ra,36(sp)
   1175c:	2021883a 	mov	r16,r4
   11760:	3823883a 	mov	r17,r7
   11764:	14800017 	ldw	r18,0(r2)
   11768:	28001426 	beq	r5,zero,117bc <_wcrtomb_r+0x7c>
   1176c:	d9400415 	stw	r5,16(sp)
   11770:	d9800515 	stw	r6,20(sp)
   11774:	000d5040 	call	d504 <__locale_charset>
   11778:	d9800517 	ldw	r6,20(sp)
   1177c:	d9400417 	ldw	r5,16(sp)
   11780:	100f883a 	mov	r7,r2
   11784:	dc400015 	stw	r17,0(sp)
   11788:	8009883a 	mov	r4,r16
   1178c:	903ee83a 	callr	r18
   11790:	00ffffc4 	movi	r3,-1
   11794:	10c0031e 	bne	r2,r3,117a4 <_wcrtomb_r+0x64>
   11798:	88000015 	stw	zero,0(r17)
   1179c:	00c02284 	movi	r3,138
   117a0:	80c00015 	stw	r3,0(r16)
   117a4:	dfc00917 	ldw	ra,36(sp)
   117a8:	dc800817 	ldw	r18,32(sp)
   117ac:	dc400717 	ldw	r17,28(sp)
   117b0:	dc000617 	ldw	r16,24(sp)
   117b4:	dec00a04 	addi	sp,sp,40
   117b8:	f800283a 	ret
   117bc:	000d5040 	call	d504 <__locale_charset>
   117c0:	100f883a 	mov	r7,r2
   117c4:	dc400015 	stw	r17,0(sp)
   117c8:	000d883a 	mov	r6,zero
   117cc:	d9400104 	addi	r5,sp,4
   117d0:	8009883a 	mov	r4,r16
   117d4:	903ee83a 	callr	r18
   117d8:	003fed06 	br	11790 <__alt_data_end+0xf0011790>

000117dc <wcrtomb>:
   117dc:	defff604 	addi	sp,sp,-40
   117e0:	00820034 	movhi	r2,2048
   117e4:	dc800615 	stw	r18,24(sp)
   117e8:	dc400515 	stw	r17,20(sp)
   117ec:	10896b04 	addi	r2,r2,9644
   117f0:	dfc00915 	stw	ra,36(sp)
   117f4:	dd000815 	stw	r20,32(sp)
   117f8:	dcc00715 	stw	r19,28(sp)
   117fc:	dc000415 	stw	r16,16(sp)
   11800:	3025883a 	mov	r18,r6
   11804:	14400017 	ldw	r17,0(r2)
   11808:	20001926 	beq	r4,zero,11870 <wcrtomb+0x94>
   1180c:	00820034 	movhi	r2,2048
   11810:	10896f04 	addi	r2,r2,9660
   11814:	15000017 	ldw	r20,0(r2)
   11818:	2021883a 	mov	r16,r4
   1181c:	2827883a 	mov	r19,r5
   11820:	000d5040 	call	d504 <__locale_charset>
   11824:	100f883a 	mov	r7,r2
   11828:	dc800015 	stw	r18,0(sp)
   1182c:	980d883a 	mov	r6,r19
   11830:	800b883a 	mov	r5,r16
   11834:	8809883a 	mov	r4,r17
   11838:	a03ee83a 	callr	r20
   1183c:	00ffffc4 	movi	r3,-1
   11840:	10c0031e 	bne	r2,r3,11850 <wcrtomb+0x74>
   11844:	90000015 	stw	zero,0(r18)
   11848:	00c02284 	movi	r3,138
   1184c:	88c00015 	stw	r3,0(r17)
   11850:	dfc00917 	ldw	ra,36(sp)
   11854:	dd000817 	ldw	r20,32(sp)
   11858:	dcc00717 	ldw	r19,28(sp)
   1185c:	dc800617 	ldw	r18,24(sp)
   11860:	dc400517 	ldw	r17,20(sp)
   11864:	dc000417 	ldw	r16,16(sp)
   11868:	dec00a04 	addi	sp,sp,40
   1186c:	f800283a 	ret
   11870:	00820034 	movhi	r2,2048
   11874:	10896f04 	addi	r2,r2,9660
   11878:	14000017 	ldw	r16,0(r2)
   1187c:	000d5040 	call	d504 <__locale_charset>
   11880:	100f883a 	mov	r7,r2
   11884:	dc800015 	stw	r18,0(sp)
   11888:	000d883a 	mov	r6,zero
   1188c:	d9400104 	addi	r5,sp,4
   11890:	8809883a 	mov	r4,r17
   11894:	803ee83a 	callr	r16
   11898:	003fe806 	br	1183c <__alt_data_end+0xf001183c>

0001189c <__ascii_wctomb>:
   1189c:	28000526 	beq	r5,zero,118b4 <__ascii_wctomb+0x18>
   118a0:	00803fc4 	movi	r2,255
   118a4:	11800536 	bltu	r2,r6,118bc <__ascii_wctomb+0x20>
   118a8:	29800005 	stb	r6,0(r5)
   118ac:	00800044 	movi	r2,1
   118b0:	f800283a 	ret
   118b4:	0005883a 	mov	r2,zero
   118b8:	f800283a 	ret
   118bc:	00802284 	movi	r2,138
   118c0:	20800015 	stw	r2,0(r4)
   118c4:	00bfffc4 	movi	r2,-1
   118c8:	f800283a 	ret

000118cc <_wctomb_r>:
   118cc:	00820034 	movhi	r2,2048
   118d0:	defff904 	addi	sp,sp,-28
   118d4:	10896f04 	addi	r2,r2,9660
   118d8:	dfc00615 	stw	ra,24(sp)
   118dc:	dc400515 	stw	r17,20(sp)
   118e0:	dc000415 	stw	r16,16(sp)
   118e4:	3823883a 	mov	r17,r7
   118e8:	14000017 	ldw	r16,0(r2)
   118ec:	d9000115 	stw	r4,4(sp)
   118f0:	d9400215 	stw	r5,8(sp)
   118f4:	d9800315 	stw	r6,12(sp)
   118f8:	000d5040 	call	d504 <__locale_charset>
   118fc:	d9800317 	ldw	r6,12(sp)
   11900:	d9400217 	ldw	r5,8(sp)
   11904:	d9000117 	ldw	r4,4(sp)
   11908:	100f883a 	mov	r7,r2
   1190c:	dc400015 	stw	r17,0(sp)
   11910:	803ee83a 	callr	r16
   11914:	dfc00617 	ldw	ra,24(sp)
   11918:	dc400517 	ldw	r17,20(sp)
   1191c:	dc000417 	ldw	r16,16(sp)
   11920:	dec00704 	addi	sp,sp,28
   11924:	f800283a 	ret

00011928 <__udivdi3>:
   11928:	defff504 	addi	sp,sp,-44
   1192c:	dcc00415 	stw	r19,16(sp)
   11930:	dc000115 	stw	r16,4(sp)
   11934:	dfc00a15 	stw	ra,40(sp)
   11938:	df000915 	stw	fp,36(sp)
   1193c:	ddc00815 	stw	r23,32(sp)
   11940:	dd800715 	stw	r22,28(sp)
   11944:	dd400615 	stw	r21,24(sp)
   11948:	dd000515 	stw	r20,20(sp)
   1194c:	dc800315 	stw	r18,12(sp)
   11950:	dc400215 	stw	r17,8(sp)
   11954:	2027883a 	mov	r19,r4
   11958:	2821883a 	mov	r16,r5
   1195c:	3800411e 	bne	r7,zero,11a64 <__udivdi3+0x13c>
   11960:	3023883a 	mov	r17,r6
   11964:	2025883a 	mov	r18,r4
   11968:	2980522e 	bgeu	r5,r6,11ab4 <__udivdi3+0x18c>
   1196c:	00bfffd4 	movui	r2,65535
   11970:	282d883a 	mov	r22,r5
   11974:	1180a836 	bltu	r2,r6,11c18 <__udivdi3+0x2f0>
   11978:	00803fc4 	movi	r2,255
   1197c:	1185803a 	cmpltu	r2,r2,r6
   11980:	100490fa 	slli	r2,r2,3
   11984:	3086d83a 	srl	r3,r6,r2
   11988:	01020034 	movhi	r4,2048
   1198c:	21004904 	addi	r4,r4,292
   11990:	20c7883a 	add	r3,r4,r3
   11994:	18c00003 	ldbu	r3,0(r3)
   11998:	1885883a 	add	r2,r3,r2
   1199c:	00c00804 	movi	r3,32
   119a0:	1887c83a 	sub	r3,r3,r2
   119a4:	18000526 	beq	r3,zero,119bc <__udivdi3+0x94>
   119a8:	80e0983a 	sll	r16,r16,r3
   119ac:	9884d83a 	srl	r2,r19,r2
   119b0:	30e2983a 	sll	r17,r6,r3
   119b4:	98e4983a 	sll	r18,r19,r3
   119b8:	142cb03a 	or	r22,r2,r16
   119bc:	882ad43a 	srli	r21,r17,16
   119c0:	b009883a 	mov	r4,r22
   119c4:	8d3fffcc 	andi	r20,r17,65535
   119c8:	a80b883a 	mov	r5,r21
   119cc:	00082000 	call	8200 <__umodsi3>
   119d0:	b009883a 	mov	r4,r22
   119d4:	a80b883a 	mov	r5,r21
   119d8:	1027883a 	mov	r19,r2
   119dc:	000819c0 	call	819c <__udivsi3>
   119e0:	102d883a 	mov	r22,r2
   119e4:	9826943a 	slli	r19,r19,16
   119e8:	9004d43a 	srli	r2,r18,16
   119ec:	a5a1383a 	mul	r16,r20,r22
   119f0:	14c4b03a 	or	r2,r2,r19
   119f4:	1400052e 	bgeu	r2,r16,11a0c <__udivdi3+0xe4>
   119f8:	1445883a 	add	r2,r2,r17
   119fc:	b0ffffc4 	addi	r3,r22,-1
   11a00:	14400136 	bltu	r2,r17,11a08 <__udivdi3+0xe0>
   11a04:	14012336 	bltu	r2,r16,11e94 <__udivdi3+0x56c>
   11a08:	182d883a 	mov	r22,r3
   11a0c:	1421c83a 	sub	r16,r2,r16
   11a10:	a80b883a 	mov	r5,r21
   11a14:	8009883a 	mov	r4,r16
   11a18:	00082000 	call	8200 <__umodsi3>
   11a1c:	1027883a 	mov	r19,r2
   11a20:	a80b883a 	mov	r5,r21
   11a24:	8009883a 	mov	r4,r16
   11a28:	000819c0 	call	819c <__udivsi3>
   11a2c:	9826943a 	slli	r19,r19,16
   11a30:	a0a9383a 	mul	r20,r20,r2
   11a34:	94bfffcc 	andi	r18,r18,65535
   11a38:	94e4b03a 	or	r18,r18,r19
   11a3c:	9500052e 	bgeu	r18,r20,11a54 <__udivdi3+0x12c>
   11a40:	8ca5883a 	add	r18,r17,r18
   11a44:	10ffffc4 	addi	r3,r2,-1
   11a48:	9440f136 	bltu	r18,r17,11e10 <__udivdi3+0x4e8>
   11a4c:	9500f02e 	bgeu	r18,r20,11e10 <__udivdi3+0x4e8>
   11a50:	10bfff84 	addi	r2,r2,-2
   11a54:	b00c943a 	slli	r6,r22,16
   11a58:	0007883a 	mov	r3,zero
   11a5c:	3084b03a 	or	r2,r6,r2
   11a60:	00005906 	br	11bc8 <__udivdi3+0x2a0>
   11a64:	29c05636 	bltu	r5,r7,11bc0 <__udivdi3+0x298>
   11a68:	00bfffd4 	movui	r2,65535
   11a6c:	11c0622e 	bgeu	r2,r7,11bf8 <__udivdi3+0x2d0>
   11a70:	00804034 	movhi	r2,256
   11a74:	10bfffc4 	addi	r2,r2,-1
   11a78:	11c0ee36 	bltu	r2,r7,11e34 <__udivdi3+0x50c>
   11a7c:	00800404 	movi	r2,16
   11a80:	3886d83a 	srl	r3,r7,r2
   11a84:	01020034 	movhi	r4,2048
   11a88:	21004904 	addi	r4,r4,292
   11a8c:	20c7883a 	add	r3,r4,r3
   11a90:	18c00003 	ldbu	r3,0(r3)
   11a94:	05400804 	movi	r21,32
   11a98:	1885883a 	add	r2,r3,r2
   11a9c:	a8abc83a 	sub	r21,r21,r2
   11aa0:	a800621e 	bne	r21,zero,11c2c <__udivdi3+0x304>
   11aa4:	3c00e936 	bltu	r7,r16,11e4c <__udivdi3+0x524>
   11aa8:	9985403a 	cmpgeu	r2,r19,r6
   11aac:	0007883a 	mov	r3,zero
   11ab0:	00004506 	br	11bc8 <__udivdi3+0x2a0>
   11ab4:	3000041e 	bne	r6,zero,11ac8 <__udivdi3+0x1a0>
   11ab8:	000b883a 	mov	r5,zero
   11abc:	01000044 	movi	r4,1
   11ac0:	000819c0 	call	819c <__udivsi3>
   11ac4:	1023883a 	mov	r17,r2
   11ac8:	00bfffd4 	movui	r2,65535
   11acc:	14404e2e 	bgeu	r2,r17,11c08 <__udivdi3+0x2e0>
   11ad0:	00804034 	movhi	r2,256
   11ad4:	10bfffc4 	addi	r2,r2,-1
   11ad8:	1440d836 	bltu	r2,r17,11e3c <__udivdi3+0x514>
   11adc:	00800404 	movi	r2,16
   11ae0:	8886d83a 	srl	r3,r17,r2
   11ae4:	01020034 	movhi	r4,2048
   11ae8:	21004904 	addi	r4,r4,292
   11aec:	20c7883a 	add	r3,r4,r3
   11af0:	18c00003 	ldbu	r3,0(r3)
   11af4:	1885883a 	add	r2,r3,r2
   11af8:	00c00804 	movi	r3,32
   11afc:	1887c83a 	sub	r3,r3,r2
   11b00:	18008f1e 	bne	r3,zero,11d40 <__udivdi3+0x418>
   11b04:	882ad43a 	srli	r21,r17,16
   11b08:	8461c83a 	sub	r16,r16,r17
   11b0c:	8d3fffcc 	andi	r20,r17,65535
   11b10:	00c00044 	movi	r3,1
   11b14:	8009883a 	mov	r4,r16
   11b18:	a80b883a 	mov	r5,r21
   11b1c:	d8c00015 	stw	r3,0(sp)
   11b20:	00082000 	call	8200 <__umodsi3>
   11b24:	8009883a 	mov	r4,r16
   11b28:	a80b883a 	mov	r5,r21
   11b2c:	1027883a 	mov	r19,r2
   11b30:	000819c0 	call	819c <__udivsi3>
   11b34:	9826943a 	slli	r19,r19,16
   11b38:	9008d43a 	srli	r4,r18,16
   11b3c:	1521383a 	mul	r16,r2,r20
   11b40:	102d883a 	mov	r22,r2
   11b44:	24c8b03a 	or	r4,r4,r19
   11b48:	d8c00017 	ldw	r3,0(sp)
   11b4c:	2400052e 	bgeu	r4,r16,11b64 <__udivdi3+0x23c>
   11b50:	2449883a 	add	r4,r4,r17
   11b54:	b0bfffc4 	addi	r2,r22,-1
   11b58:	24400136 	bltu	r4,r17,11b60 <__udivdi3+0x238>
   11b5c:	2400ca36 	bltu	r4,r16,11e88 <__udivdi3+0x560>
   11b60:	102d883a 	mov	r22,r2
   11b64:	2421c83a 	sub	r16,r4,r16
   11b68:	a80b883a 	mov	r5,r21
   11b6c:	8009883a 	mov	r4,r16
   11b70:	d8c00015 	stw	r3,0(sp)
   11b74:	00082000 	call	8200 <__umodsi3>
   11b78:	1027883a 	mov	r19,r2
   11b7c:	a80b883a 	mov	r5,r21
   11b80:	8009883a 	mov	r4,r16
   11b84:	000819c0 	call	819c <__udivsi3>
   11b88:	9826943a 	slli	r19,r19,16
   11b8c:	1529383a 	mul	r20,r2,r20
   11b90:	94bfffcc 	andi	r18,r18,65535
   11b94:	94e4b03a 	or	r18,r18,r19
   11b98:	d8c00017 	ldw	r3,0(sp)
   11b9c:	9500052e 	bgeu	r18,r20,11bb4 <__udivdi3+0x28c>
   11ba0:	8ca5883a 	add	r18,r17,r18
   11ba4:	113fffc4 	addi	r4,r2,-1
   11ba8:	94409736 	bltu	r18,r17,11e08 <__udivdi3+0x4e0>
   11bac:	9500962e 	bgeu	r18,r20,11e08 <__udivdi3+0x4e0>
   11bb0:	10bfff84 	addi	r2,r2,-2
   11bb4:	b00c943a 	slli	r6,r22,16
   11bb8:	3084b03a 	or	r2,r6,r2
   11bbc:	00000206 	br	11bc8 <__udivdi3+0x2a0>
   11bc0:	0007883a 	mov	r3,zero
   11bc4:	0005883a 	mov	r2,zero
   11bc8:	dfc00a17 	ldw	ra,40(sp)
   11bcc:	df000917 	ldw	fp,36(sp)
   11bd0:	ddc00817 	ldw	r23,32(sp)
   11bd4:	dd800717 	ldw	r22,28(sp)
   11bd8:	dd400617 	ldw	r21,24(sp)
   11bdc:	dd000517 	ldw	r20,20(sp)
   11be0:	dcc00417 	ldw	r19,16(sp)
   11be4:	dc800317 	ldw	r18,12(sp)
   11be8:	dc400217 	ldw	r17,8(sp)
   11bec:	dc000117 	ldw	r16,4(sp)
   11bf0:	dec00b04 	addi	sp,sp,44
   11bf4:	f800283a 	ret
   11bf8:	00803fc4 	movi	r2,255
   11bfc:	11c5803a 	cmpltu	r2,r2,r7
   11c00:	100490fa 	slli	r2,r2,3
   11c04:	003f9e06 	br	11a80 <__alt_data_end+0xf0011a80>
   11c08:	00803fc4 	movi	r2,255
   11c0c:	1445803a 	cmpltu	r2,r2,r17
   11c10:	100490fa 	slli	r2,r2,3
   11c14:	003fb206 	br	11ae0 <__alt_data_end+0xf0011ae0>
   11c18:	00804034 	movhi	r2,256
   11c1c:	10bfffc4 	addi	r2,r2,-1
   11c20:	11808836 	bltu	r2,r6,11e44 <__udivdi3+0x51c>
   11c24:	00800404 	movi	r2,16
   11c28:	003f5606 	br	11984 <__alt_data_end+0xf0011984>
   11c2c:	30aed83a 	srl	r23,r6,r2
   11c30:	3d4e983a 	sll	r7,r7,r21
   11c34:	80acd83a 	srl	r22,r16,r2
   11c38:	9884d83a 	srl	r2,r19,r2
   11c3c:	3deeb03a 	or	r23,r7,r23
   11c40:	b824d43a 	srli	r18,r23,16
   11c44:	8560983a 	sll	r16,r16,r21
   11c48:	b009883a 	mov	r4,r22
   11c4c:	900b883a 	mov	r5,r18
   11c50:	3568983a 	sll	r20,r6,r21
   11c54:	1420b03a 	or	r16,r2,r16
   11c58:	00082000 	call	8200 <__umodsi3>
   11c5c:	b009883a 	mov	r4,r22
   11c60:	900b883a 	mov	r5,r18
   11c64:	1023883a 	mov	r17,r2
   11c68:	000819c0 	call	819c <__udivsi3>
   11c6c:	8808943a 	slli	r4,r17,16
   11c70:	bf3fffcc 	andi	fp,r23,65535
   11c74:	8006d43a 	srli	r3,r16,16
   11c78:	e0a3383a 	mul	r17,fp,r2
   11c7c:	100d883a 	mov	r6,r2
   11c80:	1906b03a 	or	r3,r3,r4
   11c84:	1c40042e 	bgeu	r3,r17,11c98 <__udivdi3+0x370>
   11c88:	1dc7883a 	add	r3,r3,r23
   11c8c:	10bfffc4 	addi	r2,r2,-1
   11c90:	1dc0752e 	bgeu	r3,r23,11e68 <__udivdi3+0x540>
   11c94:	100d883a 	mov	r6,r2
   11c98:	1c63c83a 	sub	r17,r3,r17
   11c9c:	900b883a 	mov	r5,r18
   11ca0:	8809883a 	mov	r4,r17
   11ca4:	d9800015 	stw	r6,0(sp)
   11ca8:	00082000 	call	8200 <__umodsi3>
   11cac:	102d883a 	mov	r22,r2
   11cb0:	8809883a 	mov	r4,r17
   11cb4:	900b883a 	mov	r5,r18
   11cb8:	000819c0 	call	819c <__udivsi3>
   11cbc:	b02c943a 	slli	r22,r22,16
   11cc0:	e089383a 	mul	r4,fp,r2
   11cc4:	843fffcc 	andi	r16,r16,65535
   11cc8:	85a0b03a 	or	r16,r16,r22
   11ccc:	d9800017 	ldw	r6,0(sp)
   11cd0:	8100042e 	bgeu	r16,r4,11ce4 <__udivdi3+0x3bc>
   11cd4:	85e1883a 	add	r16,r16,r23
   11cd8:	10ffffc4 	addi	r3,r2,-1
   11cdc:	85c05e2e 	bgeu	r16,r23,11e58 <__udivdi3+0x530>
   11ce0:	1805883a 	mov	r2,r3
   11ce4:	300c943a 	slli	r6,r6,16
   11ce8:	a17fffcc 	andi	r5,r20,65535
   11cec:	a028d43a 	srli	r20,r20,16
   11cf0:	3084b03a 	or	r2,r6,r2
   11cf4:	10ffffcc 	andi	r3,r2,65535
   11cf8:	100cd43a 	srli	r6,r2,16
   11cfc:	194f383a 	mul	r7,r3,r5
   11d00:	1d07383a 	mul	r3,r3,r20
   11d04:	314b383a 	mul	r5,r6,r5
   11d08:	3810d43a 	srli	r8,r7,16
   11d0c:	8121c83a 	sub	r16,r16,r4
   11d10:	1947883a 	add	r3,r3,r5
   11d14:	40c7883a 	add	r3,r8,r3
   11d18:	350d383a 	mul	r6,r6,r20
   11d1c:	1940022e 	bgeu	r3,r5,11d28 <__udivdi3+0x400>
   11d20:	01000074 	movhi	r4,1
   11d24:	310d883a 	add	r6,r6,r4
   11d28:	1828d43a 	srli	r20,r3,16
   11d2c:	a18d883a 	add	r6,r20,r6
   11d30:	81803e36 	bltu	r16,r6,11e2c <__udivdi3+0x504>
   11d34:	81803826 	beq	r16,r6,11e18 <__udivdi3+0x4f0>
   11d38:	0007883a 	mov	r3,zero
   11d3c:	003fa206 	br	11bc8 <__alt_data_end+0xf0011bc8>
   11d40:	88e2983a 	sll	r17,r17,r3
   11d44:	80a8d83a 	srl	r20,r16,r2
   11d48:	80e0983a 	sll	r16,r16,r3
   11d4c:	882ad43a 	srli	r21,r17,16
   11d50:	9884d83a 	srl	r2,r19,r2
   11d54:	a009883a 	mov	r4,r20
   11d58:	a80b883a 	mov	r5,r21
   11d5c:	142eb03a 	or	r23,r2,r16
   11d60:	98e4983a 	sll	r18,r19,r3
   11d64:	00082000 	call	8200 <__umodsi3>
   11d68:	a009883a 	mov	r4,r20
   11d6c:	a80b883a 	mov	r5,r21
   11d70:	1021883a 	mov	r16,r2
   11d74:	000819c0 	call	819c <__udivsi3>
   11d78:	1039883a 	mov	fp,r2
   11d7c:	8d3fffcc 	andi	r20,r17,65535
   11d80:	8020943a 	slli	r16,r16,16
   11d84:	b804d43a 	srli	r2,r23,16
   11d88:	a72d383a 	mul	r22,r20,fp
   11d8c:	1404b03a 	or	r2,r2,r16
   11d90:	1580062e 	bgeu	r2,r22,11dac <__udivdi3+0x484>
   11d94:	1445883a 	add	r2,r2,r17
   11d98:	e0ffffc4 	addi	r3,fp,-1
   11d9c:	14403836 	bltu	r2,r17,11e80 <__udivdi3+0x558>
   11da0:	1580372e 	bgeu	r2,r22,11e80 <__udivdi3+0x558>
   11da4:	e73fff84 	addi	fp,fp,-2
   11da8:	1445883a 	add	r2,r2,r17
   11dac:	15adc83a 	sub	r22,r2,r22
   11db0:	a80b883a 	mov	r5,r21
   11db4:	b009883a 	mov	r4,r22
   11db8:	00082000 	call	8200 <__umodsi3>
   11dbc:	1027883a 	mov	r19,r2
   11dc0:	b009883a 	mov	r4,r22
   11dc4:	a80b883a 	mov	r5,r21
   11dc8:	000819c0 	call	819c <__udivsi3>
   11dcc:	9826943a 	slli	r19,r19,16
   11dd0:	a0a1383a 	mul	r16,r20,r2
   11dd4:	b93fffcc 	andi	r4,r23,65535
   11dd8:	24c8b03a 	or	r4,r4,r19
   11ddc:	2400062e 	bgeu	r4,r16,11df8 <__udivdi3+0x4d0>
   11de0:	2449883a 	add	r4,r4,r17
   11de4:	10ffffc4 	addi	r3,r2,-1
   11de8:	24402336 	bltu	r4,r17,11e78 <__udivdi3+0x550>
   11dec:	2400222e 	bgeu	r4,r16,11e78 <__udivdi3+0x550>
   11df0:	10bfff84 	addi	r2,r2,-2
   11df4:	2449883a 	add	r4,r4,r17
   11df8:	e038943a 	slli	fp,fp,16
   11dfc:	2421c83a 	sub	r16,r4,r16
   11e00:	e086b03a 	or	r3,fp,r2
   11e04:	003f4306 	br	11b14 <__alt_data_end+0xf0011b14>
   11e08:	2005883a 	mov	r2,r4
   11e0c:	003f6906 	br	11bb4 <__alt_data_end+0xf0011bb4>
   11e10:	1805883a 	mov	r2,r3
   11e14:	003f0f06 	br	11a54 <__alt_data_end+0xf0011a54>
   11e18:	1806943a 	slli	r3,r3,16
   11e1c:	9d66983a 	sll	r19,r19,r21
   11e20:	39ffffcc 	andi	r7,r7,65535
   11e24:	19c7883a 	add	r3,r3,r7
   11e28:	98ffc32e 	bgeu	r19,r3,11d38 <__alt_data_end+0xf0011d38>
   11e2c:	10bfffc4 	addi	r2,r2,-1
   11e30:	003fc106 	br	11d38 <__alt_data_end+0xf0011d38>
   11e34:	00800604 	movi	r2,24
   11e38:	003f1106 	br	11a80 <__alt_data_end+0xf0011a80>
   11e3c:	00800604 	movi	r2,24
   11e40:	003f2706 	br	11ae0 <__alt_data_end+0xf0011ae0>
   11e44:	00800604 	movi	r2,24
   11e48:	003ece06 	br	11984 <__alt_data_end+0xf0011984>
   11e4c:	0007883a 	mov	r3,zero
   11e50:	00800044 	movi	r2,1
   11e54:	003f5c06 	br	11bc8 <__alt_data_end+0xf0011bc8>
   11e58:	813fa12e 	bgeu	r16,r4,11ce0 <__alt_data_end+0xf0011ce0>
   11e5c:	10bfff84 	addi	r2,r2,-2
   11e60:	85e1883a 	add	r16,r16,r23
   11e64:	003f9f06 	br	11ce4 <__alt_data_end+0xf0011ce4>
   11e68:	1c7f8a2e 	bgeu	r3,r17,11c94 <__alt_data_end+0xf0011c94>
   11e6c:	31bfff84 	addi	r6,r6,-2
   11e70:	1dc7883a 	add	r3,r3,r23
   11e74:	003f8806 	br	11c98 <__alt_data_end+0xf0011c98>
   11e78:	1805883a 	mov	r2,r3
   11e7c:	003fde06 	br	11df8 <__alt_data_end+0xf0011df8>
   11e80:	1839883a 	mov	fp,r3
   11e84:	003fc906 	br	11dac <__alt_data_end+0xf0011dac>
   11e88:	b5bfff84 	addi	r22,r22,-2
   11e8c:	2449883a 	add	r4,r4,r17
   11e90:	003f3406 	br	11b64 <__alt_data_end+0xf0011b64>
   11e94:	b5bfff84 	addi	r22,r22,-2
   11e98:	1445883a 	add	r2,r2,r17
   11e9c:	003edb06 	br	11a0c <__alt_data_end+0xf0011a0c>

00011ea0 <__umoddi3>:
   11ea0:	defff404 	addi	sp,sp,-48
   11ea4:	df000a15 	stw	fp,40(sp)
   11ea8:	dc400315 	stw	r17,12(sp)
   11eac:	dc000215 	stw	r16,8(sp)
   11eb0:	dfc00b15 	stw	ra,44(sp)
   11eb4:	ddc00915 	stw	r23,36(sp)
   11eb8:	dd800815 	stw	r22,32(sp)
   11ebc:	dd400715 	stw	r21,28(sp)
   11ec0:	dd000615 	stw	r20,24(sp)
   11ec4:	dcc00515 	stw	r19,20(sp)
   11ec8:	dc800415 	stw	r18,16(sp)
   11ecc:	2021883a 	mov	r16,r4
   11ed0:	2823883a 	mov	r17,r5
   11ed4:	2839883a 	mov	fp,r5
   11ed8:	38003c1e 	bne	r7,zero,11fcc <__umoddi3+0x12c>
   11edc:	3027883a 	mov	r19,r6
   11ee0:	2029883a 	mov	r20,r4
   11ee4:	2980512e 	bgeu	r5,r6,1202c <__umoddi3+0x18c>
   11ee8:	00bfffd4 	movui	r2,65535
   11eec:	11809a36 	bltu	r2,r6,12158 <__umoddi3+0x2b8>
   11ef0:	01003fc4 	movi	r4,255
   11ef4:	2189803a 	cmpltu	r4,r4,r6
   11ef8:	200890fa 	slli	r4,r4,3
   11efc:	3104d83a 	srl	r2,r6,r4
   11f00:	00c20034 	movhi	r3,2048
   11f04:	18c04904 	addi	r3,r3,292
   11f08:	1885883a 	add	r2,r3,r2
   11f0c:	10c00003 	ldbu	r3,0(r2)
   11f10:	00800804 	movi	r2,32
   11f14:	1909883a 	add	r4,r3,r4
   11f18:	1125c83a 	sub	r18,r2,r4
   11f1c:	90000526 	beq	r18,zero,11f34 <__umoddi3+0x94>
   11f20:	8ca2983a 	sll	r17,r17,r18
   11f24:	8108d83a 	srl	r4,r16,r4
   11f28:	34a6983a 	sll	r19,r6,r18
   11f2c:	84a8983a 	sll	r20,r16,r18
   11f30:	2478b03a 	or	fp,r4,r17
   11f34:	982ed43a 	srli	r23,r19,16
   11f38:	e009883a 	mov	r4,fp
   11f3c:	9dbfffcc 	andi	r22,r19,65535
   11f40:	b80b883a 	mov	r5,r23
   11f44:	00082000 	call	8200 <__umodsi3>
   11f48:	e009883a 	mov	r4,fp
   11f4c:	b80b883a 	mov	r5,r23
   11f50:	102b883a 	mov	r21,r2
   11f54:	000819c0 	call	819c <__udivsi3>
   11f58:	a806943a 	slli	r3,r21,16
   11f5c:	a008d43a 	srli	r4,r20,16
   11f60:	b085383a 	mul	r2,r22,r2
   11f64:	20c8b03a 	or	r4,r4,r3
   11f68:	2080032e 	bgeu	r4,r2,11f78 <__umoddi3+0xd8>
   11f6c:	24c9883a 	add	r4,r4,r19
   11f70:	24c00136 	bltu	r4,r19,11f78 <__umoddi3+0xd8>
   11f74:	20811036 	bltu	r4,r2,123b8 <__umoddi3+0x518>
   11f78:	20abc83a 	sub	r21,r4,r2
   11f7c:	b80b883a 	mov	r5,r23
   11f80:	a809883a 	mov	r4,r21
   11f84:	00082000 	call	8200 <__umodsi3>
   11f88:	1023883a 	mov	r17,r2
   11f8c:	b80b883a 	mov	r5,r23
   11f90:	a809883a 	mov	r4,r21
   11f94:	000819c0 	call	819c <__udivsi3>
   11f98:	8822943a 	slli	r17,r17,16
   11f9c:	b085383a 	mul	r2,r22,r2
   11fa0:	a0ffffcc 	andi	r3,r20,65535
   11fa4:	1c46b03a 	or	r3,r3,r17
   11fa8:	1880042e 	bgeu	r3,r2,11fbc <__umoddi3+0x11c>
   11fac:	1cc7883a 	add	r3,r3,r19
   11fb0:	1cc00236 	bltu	r3,r19,11fbc <__umoddi3+0x11c>
   11fb4:	1880012e 	bgeu	r3,r2,11fbc <__umoddi3+0x11c>
   11fb8:	1cc7883a 	add	r3,r3,r19
   11fbc:	1885c83a 	sub	r2,r3,r2
   11fc0:	1484d83a 	srl	r2,r2,r18
   11fc4:	0007883a 	mov	r3,zero
   11fc8:	00004f06 	br	12108 <__umoddi3+0x268>
   11fcc:	29c04c36 	bltu	r5,r7,12100 <__umoddi3+0x260>
   11fd0:	00bfffd4 	movui	r2,65535
   11fd4:	11c0582e 	bgeu	r2,r7,12138 <__umoddi3+0x298>
   11fd8:	00804034 	movhi	r2,256
   11fdc:	10bfffc4 	addi	r2,r2,-1
   11fe0:	11c0e736 	bltu	r2,r7,12380 <__umoddi3+0x4e0>
   11fe4:	01000404 	movi	r4,16
   11fe8:	3904d83a 	srl	r2,r7,r4
   11fec:	00c20034 	movhi	r3,2048
   11ff0:	18c04904 	addi	r3,r3,292
   11ff4:	1885883a 	add	r2,r3,r2
   11ff8:	14c00003 	ldbu	r19,0(r2)
   11ffc:	00c00804 	movi	r3,32
   12000:	9927883a 	add	r19,r19,r4
   12004:	1ce9c83a 	sub	r20,r3,r19
   12008:	a000581e 	bne	r20,zero,1216c <__umoddi3+0x2cc>
   1200c:	3c400136 	bltu	r7,r17,12014 <__umoddi3+0x174>
   12010:	8180eb36 	bltu	r16,r6,123c0 <__umoddi3+0x520>
   12014:	8185c83a 	sub	r2,r16,r6
   12018:	89e3c83a 	sub	r17,r17,r7
   1201c:	8089803a 	cmpltu	r4,r16,r2
   12020:	8939c83a 	sub	fp,r17,r4
   12024:	e007883a 	mov	r3,fp
   12028:	00003706 	br	12108 <__umoddi3+0x268>
   1202c:	3000041e 	bne	r6,zero,12040 <__umoddi3+0x1a0>
   12030:	000b883a 	mov	r5,zero
   12034:	01000044 	movi	r4,1
   12038:	000819c0 	call	819c <__udivsi3>
   1203c:	1027883a 	mov	r19,r2
   12040:	00bfffd4 	movui	r2,65535
   12044:	14c0402e 	bgeu	r2,r19,12148 <__umoddi3+0x2a8>
   12048:	00804034 	movhi	r2,256
   1204c:	10bfffc4 	addi	r2,r2,-1
   12050:	14c0cd36 	bltu	r2,r19,12388 <__umoddi3+0x4e8>
   12054:	00800404 	movi	r2,16
   12058:	9886d83a 	srl	r3,r19,r2
   1205c:	01020034 	movhi	r4,2048
   12060:	21004904 	addi	r4,r4,292
   12064:	20c7883a 	add	r3,r4,r3
   12068:	18c00003 	ldbu	r3,0(r3)
   1206c:	1887883a 	add	r3,r3,r2
   12070:	00800804 	movi	r2,32
   12074:	10e5c83a 	sub	r18,r2,r3
   12078:	9000901e 	bne	r18,zero,122bc <__umoddi3+0x41c>
   1207c:	982cd43a 	srli	r22,r19,16
   12080:	8ce3c83a 	sub	r17,r17,r19
   12084:	9d7fffcc 	andi	r21,r19,65535
   12088:	b00b883a 	mov	r5,r22
   1208c:	8809883a 	mov	r4,r17
   12090:	00082000 	call	8200 <__umodsi3>
   12094:	8809883a 	mov	r4,r17
   12098:	b00b883a 	mov	r5,r22
   1209c:	1021883a 	mov	r16,r2
   120a0:	000819c0 	call	819c <__udivsi3>
   120a4:	8006943a 	slli	r3,r16,16
   120a8:	a008d43a 	srli	r4,r20,16
   120ac:	1545383a 	mul	r2,r2,r21
   120b0:	20c8b03a 	or	r4,r4,r3
   120b4:	2080042e 	bgeu	r4,r2,120c8 <__umoddi3+0x228>
   120b8:	24c9883a 	add	r4,r4,r19
   120bc:	24c00236 	bltu	r4,r19,120c8 <__umoddi3+0x228>
   120c0:	2080012e 	bgeu	r4,r2,120c8 <__umoddi3+0x228>
   120c4:	24c9883a 	add	r4,r4,r19
   120c8:	20a1c83a 	sub	r16,r4,r2
   120cc:	b00b883a 	mov	r5,r22
   120d0:	8009883a 	mov	r4,r16
   120d4:	00082000 	call	8200 <__umodsi3>
   120d8:	1023883a 	mov	r17,r2
   120dc:	b00b883a 	mov	r5,r22
   120e0:	8009883a 	mov	r4,r16
   120e4:	000819c0 	call	819c <__udivsi3>
   120e8:	8822943a 	slli	r17,r17,16
   120ec:	1545383a 	mul	r2,r2,r21
   120f0:	a53fffcc 	andi	r20,r20,65535
   120f4:	a446b03a 	or	r3,r20,r17
   120f8:	18bfb02e 	bgeu	r3,r2,11fbc <__alt_data_end+0xf0011fbc>
   120fc:	003fab06 	br	11fac <__alt_data_end+0xf0011fac>
   12100:	2005883a 	mov	r2,r4
   12104:	2807883a 	mov	r3,r5
   12108:	dfc00b17 	ldw	ra,44(sp)
   1210c:	df000a17 	ldw	fp,40(sp)
   12110:	ddc00917 	ldw	r23,36(sp)
   12114:	dd800817 	ldw	r22,32(sp)
   12118:	dd400717 	ldw	r21,28(sp)
   1211c:	dd000617 	ldw	r20,24(sp)
   12120:	dcc00517 	ldw	r19,20(sp)
   12124:	dc800417 	ldw	r18,16(sp)
   12128:	dc400317 	ldw	r17,12(sp)
   1212c:	dc000217 	ldw	r16,8(sp)
   12130:	dec00c04 	addi	sp,sp,48
   12134:	f800283a 	ret
   12138:	04c03fc4 	movi	r19,255
   1213c:	99c9803a 	cmpltu	r4,r19,r7
   12140:	200890fa 	slli	r4,r4,3
   12144:	003fa806 	br	11fe8 <__alt_data_end+0xf0011fe8>
   12148:	00803fc4 	movi	r2,255
   1214c:	14c5803a 	cmpltu	r2,r2,r19
   12150:	100490fa 	slli	r2,r2,3
   12154:	003fc006 	br	12058 <__alt_data_end+0xf0012058>
   12158:	00804034 	movhi	r2,256
   1215c:	10bfffc4 	addi	r2,r2,-1
   12160:	11808b36 	bltu	r2,r6,12390 <__umoddi3+0x4f0>
   12164:	01000404 	movi	r4,16
   12168:	003f6406 	br	11efc <__alt_data_end+0xf0011efc>
   1216c:	34c4d83a 	srl	r2,r6,r19
   12170:	3d0e983a 	sll	r7,r7,r20
   12174:	8cf8d83a 	srl	fp,r17,r19
   12178:	8d10983a 	sll	r8,r17,r20
   1217c:	38aab03a 	or	r21,r7,r2
   12180:	a82cd43a 	srli	r22,r21,16
   12184:	84e2d83a 	srl	r17,r16,r19
   12188:	e009883a 	mov	r4,fp
   1218c:	b00b883a 	mov	r5,r22
   12190:	8a22b03a 	or	r17,r17,r8
   12194:	3524983a 	sll	r18,r6,r20
   12198:	00082000 	call	8200 <__umodsi3>
   1219c:	e009883a 	mov	r4,fp
   121a0:	b00b883a 	mov	r5,r22
   121a4:	102f883a 	mov	r23,r2
   121a8:	000819c0 	call	819c <__udivsi3>
   121ac:	100d883a 	mov	r6,r2
   121b0:	b808943a 	slli	r4,r23,16
   121b4:	aa3fffcc 	andi	r8,r21,65535
   121b8:	8804d43a 	srli	r2,r17,16
   121bc:	41af383a 	mul	r23,r8,r6
   121c0:	8520983a 	sll	r16,r16,r20
   121c4:	1104b03a 	or	r2,r2,r4
   121c8:	15c0042e 	bgeu	r2,r23,121dc <__umoddi3+0x33c>
   121cc:	1545883a 	add	r2,r2,r21
   121d0:	30ffffc4 	addi	r3,r6,-1
   121d4:	1540742e 	bgeu	r2,r21,123a8 <__umoddi3+0x508>
   121d8:	180d883a 	mov	r6,r3
   121dc:	15efc83a 	sub	r23,r2,r23
   121e0:	b00b883a 	mov	r5,r22
   121e4:	b809883a 	mov	r4,r23
   121e8:	d9800115 	stw	r6,4(sp)
   121ec:	da000015 	stw	r8,0(sp)
   121f0:	00082000 	call	8200 <__umodsi3>
   121f4:	b00b883a 	mov	r5,r22
   121f8:	b809883a 	mov	r4,r23
   121fc:	1039883a 	mov	fp,r2
   12200:	000819c0 	call	819c <__udivsi3>
   12204:	da000017 	ldw	r8,0(sp)
   12208:	e038943a 	slli	fp,fp,16
   1220c:	100b883a 	mov	r5,r2
   12210:	4089383a 	mul	r4,r8,r2
   12214:	8a3fffcc 	andi	r8,r17,65535
   12218:	4710b03a 	or	r8,r8,fp
   1221c:	d9800117 	ldw	r6,4(sp)
   12220:	4100042e 	bgeu	r8,r4,12234 <__umoddi3+0x394>
   12224:	4551883a 	add	r8,r8,r21
   12228:	10bfffc4 	addi	r2,r2,-1
   1222c:	45405a2e 	bgeu	r8,r21,12398 <__umoddi3+0x4f8>
   12230:	100b883a 	mov	r5,r2
   12234:	300c943a 	slli	r6,r6,16
   12238:	91ffffcc 	andi	r7,r18,65535
   1223c:	9004d43a 	srli	r2,r18,16
   12240:	314cb03a 	or	r6,r6,r5
   12244:	317fffcc 	andi	r5,r6,65535
   12248:	300cd43a 	srli	r6,r6,16
   1224c:	29d3383a 	mul	r9,r5,r7
   12250:	288b383a 	mul	r5,r5,r2
   12254:	31cf383a 	mul	r7,r6,r7
   12258:	4806d43a 	srli	r3,r9,16
   1225c:	4111c83a 	sub	r8,r8,r4
   12260:	29cb883a 	add	r5,r5,r7
   12264:	194b883a 	add	r5,r3,r5
   12268:	3085383a 	mul	r2,r6,r2
   1226c:	29c0022e 	bgeu	r5,r7,12278 <__umoddi3+0x3d8>
   12270:	00c00074 	movhi	r3,1
   12274:	10c5883a 	add	r2,r2,r3
   12278:	2808d43a 	srli	r4,r5,16
   1227c:	280a943a 	slli	r5,r5,16
   12280:	4a7fffcc 	andi	r9,r9,65535
   12284:	2085883a 	add	r2,r4,r2
   12288:	2a4b883a 	add	r5,r5,r9
   1228c:	40803636 	bltu	r8,r2,12368 <__umoddi3+0x4c8>
   12290:	40804d26 	beq	r8,r2,123c8 <__umoddi3+0x528>
   12294:	4089c83a 	sub	r4,r8,r2
   12298:	280f883a 	mov	r7,r5
   1229c:	81cfc83a 	sub	r7,r16,r7
   122a0:	81c7803a 	cmpltu	r3,r16,r7
   122a4:	20c7c83a 	sub	r3,r4,r3
   122a8:	1cc4983a 	sll	r2,r3,r19
   122ac:	3d0ed83a 	srl	r7,r7,r20
   122b0:	1d06d83a 	srl	r3,r3,r20
   122b4:	11c4b03a 	or	r2,r2,r7
   122b8:	003f9306 	br	12108 <__alt_data_end+0xf0012108>
   122bc:	9ca6983a 	sll	r19,r19,r18
   122c0:	88e8d83a 	srl	r20,r17,r3
   122c4:	80c4d83a 	srl	r2,r16,r3
   122c8:	982cd43a 	srli	r22,r19,16
   122cc:	8ca2983a 	sll	r17,r17,r18
   122d0:	a009883a 	mov	r4,r20
   122d4:	b00b883a 	mov	r5,r22
   122d8:	1478b03a 	or	fp,r2,r17
   122dc:	00082000 	call	8200 <__umodsi3>
   122e0:	a009883a 	mov	r4,r20
   122e4:	b00b883a 	mov	r5,r22
   122e8:	1023883a 	mov	r17,r2
   122ec:	000819c0 	call	819c <__udivsi3>
   122f0:	9d7fffcc 	andi	r21,r19,65535
   122f4:	880a943a 	slli	r5,r17,16
   122f8:	e008d43a 	srli	r4,fp,16
   122fc:	a885383a 	mul	r2,r21,r2
   12300:	84a8983a 	sll	r20,r16,r18
   12304:	2148b03a 	or	r4,r4,r5
   12308:	2080042e 	bgeu	r4,r2,1231c <__umoddi3+0x47c>
   1230c:	24c9883a 	add	r4,r4,r19
   12310:	24c00236 	bltu	r4,r19,1231c <__umoddi3+0x47c>
   12314:	2080012e 	bgeu	r4,r2,1231c <__umoddi3+0x47c>
   12318:	24c9883a 	add	r4,r4,r19
   1231c:	20a3c83a 	sub	r17,r4,r2
   12320:	b00b883a 	mov	r5,r22
   12324:	8809883a 	mov	r4,r17
   12328:	00082000 	call	8200 <__umodsi3>
   1232c:	102f883a 	mov	r23,r2
   12330:	8809883a 	mov	r4,r17
   12334:	b00b883a 	mov	r5,r22
   12338:	000819c0 	call	819c <__udivsi3>
   1233c:	b82e943a 	slli	r23,r23,16
   12340:	a885383a 	mul	r2,r21,r2
   12344:	e13fffcc 	andi	r4,fp,65535
   12348:	25c8b03a 	or	r4,r4,r23
   1234c:	2080042e 	bgeu	r4,r2,12360 <__umoddi3+0x4c0>
   12350:	24c9883a 	add	r4,r4,r19
   12354:	24c00236 	bltu	r4,r19,12360 <__umoddi3+0x4c0>
   12358:	2080012e 	bgeu	r4,r2,12360 <__umoddi3+0x4c0>
   1235c:	24c9883a 	add	r4,r4,r19
   12360:	20a3c83a 	sub	r17,r4,r2
   12364:	003f4806 	br	12088 <__alt_data_end+0xf0012088>
   12368:	2c8fc83a 	sub	r7,r5,r18
   1236c:	1545c83a 	sub	r2,r2,r21
   12370:	29cb803a 	cmpltu	r5,r5,r7
   12374:	1145c83a 	sub	r2,r2,r5
   12378:	4089c83a 	sub	r4,r8,r2
   1237c:	003fc706 	br	1229c <__alt_data_end+0xf001229c>
   12380:	01000604 	movi	r4,24
   12384:	003f1806 	br	11fe8 <__alt_data_end+0xf0011fe8>
   12388:	00800604 	movi	r2,24
   1238c:	003f3206 	br	12058 <__alt_data_end+0xf0012058>
   12390:	01000604 	movi	r4,24
   12394:	003ed906 	br	11efc <__alt_data_end+0xf0011efc>
   12398:	413fa52e 	bgeu	r8,r4,12230 <__alt_data_end+0xf0012230>
   1239c:	297fff84 	addi	r5,r5,-2
   123a0:	4551883a 	add	r8,r8,r21
   123a4:	003fa306 	br	12234 <__alt_data_end+0xf0012234>
   123a8:	15ff8b2e 	bgeu	r2,r23,121d8 <__alt_data_end+0xf00121d8>
   123ac:	31bfff84 	addi	r6,r6,-2
   123b0:	1545883a 	add	r2,r2,r21
   123b4:	003f8906 	br	121dc <__alt_data_end+0xf00121dc>
   123b8:	24c9883a 	add	r4,r4,r19
   123bc:	003eee06 	br	11f78 <__alt_data_end+0xf0011f78>
   123c0:	8005883a 	mov	r2,r16
   123c4:	003f1706 	br	12024 <__alt_data_end+0xf0012024>
   123c8:	817fe736 	bltu	r16,r5,12368 <__alt_data_end+0xf0012368>
   123cc:	280f883a 	mov	r7,r5
   123d0:	0009883a 	mov	r4,zero
   123d4:	003fb106 	br	1229c <__alt_data_end+0xf001229c>

000123d8 <__eqdf2>:
   123d8:	2804d53a 	srli	r2,r5,20
   123dc:	3806d53a 	srli	r3,r7,20
   123e0:	02000434 	movhi	r8,16
   123e4:	423fffc4 	addi	r8,r8,-1
   123e8:	1081ffcc 	andi	r2,r2,2047
   123ec:	0281ffc4 	movi	r10,2047
   123f0:	2a12703a 	and	r9,r5,r8
   123f4:	18c1ffcc 	andi	r3,r3,2047
   123f8:	3a10703a 	and	r8,r7,r8
   123fc:	280ad7fa 	srli	r5,r5,31
   12400:	380ed7fa 	srli	r7,r7,31
   12404:	12801026 	beq	r2,r10,12448 <__eqdf2+0x70>
   12408:	0281ffc4 	movi	r10,2047
   1240c:	1a800a26 	beq	r3,r10,12438 <__eqdf2+0x60>
   12410:	10c00226 	beq	r2,r3,1241c <__eqdf2+0x44>
   12414:	00800044 	movi	r2,1
   12418:	f800283a 	ret
   1241c:	4a3ffd1e 	bne	r9,r8,12414 <__alt_data_end+0xf0012414>
   12420:	21bffc1e 	bne	r4,r6,12414 <__alt_data_end+0xf0012414>
   12424:	29c00c26 	beq	r5,r7,12458 <__eqdf2+0x80>
   12428:	103ffa1e 	bne	r2,zero,12414 <__alt_data_end+0xf0012414>
   1242c:	2244b03a 	or	r2,r4,r9
   12430:	1004c03a 	cmpne	r2,r2,zero
   12434:	f800283a 	ret
   12438:	3214b03a 	or	r10,r6,r8
   1243c:	503ff426 	beq	r10,zero,12410 <__alt_data_end+0xf0012410>
   12440:	00800044 	movi	r2,1
   12444:	f800283a 	ret
   12448:	2254b03a 	or	r10,r4,r9
   1244c:	503fee26 	beq	r10,zero,12408 <__alt_data_end+0xf0012408>
   12450:	00800044 	movi	r2,1
   12454:	f800283a 	ret
   12458:	0005883a 	mov	r2,zero
   1245c:	f800283a 	ret

00012460 <__ledf2>:
   12460:	2804d53a 	srli	r2,r5,20
   12464:	3810d53a 	srli	r8,r7,20
   12468:	00c00434 	movhi	r3,16
   1246c:	18ffffc4 	addi	r3,r3,-1
   12470:	1081ffcc 	andi	r2,r2,2047
   12474:	0241ffc4 	movi	r9,2047
   12478:	28d4703a 	and	r10,r5,r3
   1247c:	4201ffcc 	andi	r8,r8,2047
   12480:	38c6703a 	and	r3,r7,r3
   12484:	280ad7fa 	srli	r5,r5,31
   12488:	380ed7fa 	srli	r7,r7,31
   1248c:	12401f26 	beq	r2,r9,1250c <__ledf2+0xac>
   12490:	0241ffc4 	movi	r9,2047
   12494:	42401426 	beq	r8,r9,124e8 <__ledf2+0x88>
   12498:	1000091e 	bne	r2,zero,124c0 <__ledf2+0x60>
   1249c:	2296b03a 	or	r11,r4,r10
   124a0:	5813003a 	cmpeq	r9,r11,zero
   124a4:	29403fcc 	andi	r5,r5,255
   124a8:	40000a1e 	bne	r8,zero,124d4 <__ledf2+0x74>
   124ac:	30d8b03a 	or	r12,r6,r3
   124b0:	6000081e 	bne	r12,zero,124d4 <__ledf2+0x74>
   124b4:	0005883a 	mov	r2,zero
   124b8:	5800111e 	bne	r11,zero,12500 <__ledf2+0xa0>
   124bc:	f800283a 	ret
   124c0:	29403fcc 	andi	r5,r5,255
   124c4:	40000c1e 	bne	r8,zero,124f8 <__ledf2+0x98>
   124c8:	30d2b03a 	or	r9,r6,r3
   124cc:	48000c26 	beq	r9,zero,12500 <__ledf2+0xa0>
   124d0:	0013883a 	mov	r9,zero
   124d4:	39c03fcc 	andi	r7,r7,255
   124d8:	48000826 	beq	r9,zero,124fc <__ledf2+0x9c>
   124dc:	38001126 	beq	r7,zero,12524 <__ledf2+0xc4>
   124e0:	00800044 	movi	r2,1
   124e4:	f800283a 	ret
   124e8:	30d2b03a 	or	r9,r6,r3
   124ec:	483fea26 	beq	r9,zero,12498 <__alt_data_end+0xf0012498>
   124f0:	00800084 	movi	r2,2
   124f4:	f800283a 	ret
   124f8:	39c03fcc 	andi	r7,r7,255
   124fc:	39400726 	beq	r7,r5,1251c <__ledf2+0xbc>
   12500:	2800081e 	bne	r5,zero,12524 <__ledf2+0xc4>
   12504:	00800044 	movi	r2,1
   12508:	f800283a 	ret
   1250c:	2292b03a 	or	r9,r4,r10
   12510:	483fdf26 	beq	r9,zero,12490 <__alt_data_end+0xf0012490>
   12514:	00800084 	movi	r2,2
   12518:	f800283a 	ret
   1251c:	4080030e 	bge	r8,r2,1252c <__ledf2+0xcc>
   12520:	383fef26 	beq	r7,zero,124e0 <__alt_data_end+0xf00124e0>
   12524:	00bfffc4 	movi	r2,-1
   12528:	f800283a 	ret
   1252c:	123feb16 	blt	r2,r8,124dc <__alt_data_end+0xf00124dc>
   12530:	1abff336 	bltu	r3,r10,12500 <__alt_data_end+0xf0012500>
   12534:	50c00326 	beq	r10,r3,12544 <__ledf2+0xe4>
   12538:	50c0042e 	bgeu	r10,r3,1254c <__ledf2+0xec>
   1253c:	283fe81e 	bne	r5,zero,124e0 <__alt_data_end+0xf00124e0>
   12540:	003ff806 	br	12524 <__alt_data_end+0xf0012524>
   12544:	313fee36 	bltu	r6,r4,12500 <__alt_data_end+0xf0012500>
   12548:	21bffc36 	bltu	r4,r6,1253c <__alt_data_end+0xf001253c>
   1254c:	0005883a 	mov	r2,zero
   12550:	f800283a 	ret

00012554 <__floatunsidf>:
   12554:	defffe04 	addi	sp,sp,-8
   12558:	dc000015 	stw	r16,0(sp)
   1255c:	dfc00115 	stw	ra,4(sp)
   12560:	2021883a 	mov	r16,r4
   12564:	20002226 	beq	r4,zero,125f0 <__floatunsidf+0x9c>
   12568:	00080400 	call	8040 <__clzsi2>
   1256c:	01010784 	movi	r4,1054
   12570:	2089c83a 	sub	r4,r4,r2
   12574:	01810cc4 	movi	r6,1075
   12578:	310dc83a 	sub	r6,r6,r4
   1257c:	00c007c4 	movi	r3,31
   12580:	1980120e 	bge	r3,r6,125cc <__floatunsidf+0x78>
   12584:	00c104c4 	movi	r3,1043
   12588:	1907c83a 	sub	r3,r3,r4
   1258c:	80ca983a 	sll	r5,r16,r3
   12590:	00800434 	movhi	r2,16
   12594:	10bfffc4 	addi	r2,r2,-1
   12598:	2101ffcc 	andi	r4,r4,2047
   1259c:	0021883a 	mov	r16,zero
   125a0:	288a703a 	and	r5,r5,r2
   125a4:	2008953a 	slli	r4,r4,20
   125a8:	00c00434 	movhi	r3,16
   125ac:	18ffffc4 	addi	r3,r3,-1
   125b0:	28c6703a 	and	r3,r5,r3
   125b4:	8005883a 	mov	r2,r16
   125b8:	1906b03a 	or	r3,r3,r4
   125bc:	dfc00117 	ldw	ra,4(sp)
   125c0:	dc000017 	ldw	r16,0(sp)
   125c4:	dec00204 	addi	sp,sp,8
   125c8:	f800283a 	ret
   125cc:	00c002c4 	movi	r3,11
   125d0:	188bc83a 	sub	r5,r3,r2
   125d4:	814ad83a 	srl	r5,r16,r5
   125d8:	00c00434 	movhi	r3,16
   125dc:	18ffffc4 	addi	r3,r3,-1
   125e0:	81a0983a 	sll	r16,r16,r6
   125e4:	2101ffcc 	andi	r4,r4,2047
   125e8:	28ca703a 	and	r5,r5,r3
   125ec:	003fed06 	br	125a4 <__alt_data_end+0xf00125a4>
   125f0:	0009883a 	mov	r4,zero
   125f4:	000b883a 	mov	r5,zero
   125f8:	003fea06 	br	125a4 <__alt_data_end+0xf00125a4>

000125fc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   125fc:	defffe04 	addi	sp,sp,-8
   12600:	dfc00115 	stw	ra,4(sp)
   12604:	df000015 	stw	fp,0(sp)
   12608:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   1260c:	d0a00f17 	ldw	r2,-32708(gp)
   12610:	10000326 	beq	r2,zero,12620 <alt_get_errno+0x24>
   12614:	d0a00f17 	ldw	r2,-32708(gp)
   12618:	103ee83a 	callr	r2
   1261c:	00000106 	br	12624 <alt_get_errno+0x28>
   12620:	d0a03b04 	addi	r2,gp,-32532
}
   12624:	e037883a 	mov	sp,fp
   12628:	dfc00117 	ldw	ra,4(sp)
   1262c:	df000017 	ldw	fp,0(sp)
   12630:	dec00204 	addi	sp,sp,8
   12634:	f800283a 	ret

00012638 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   12638:	defffb04 	addi	sp,sp,-20
   1263c:	dfc00415 	stw	ra,16(sp)
   12640:	df000315 	stw	fp,12(sp)
   12644:	df000304 	addi	fp,sp,12
   12648:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   1264c:	e0bfff17 	ldw	r2,-4(fp)
   12650:	10000616 	blt	r2,zero,1266c <close+0x34>
   12654:	e0bfff17 	ldw	r2,-4(fp)
   12658:	10c00324 	muli	r3,r2,12
   1265c:	00820034 	movhi	r2,2048
   12660:	10840904 	addi	r2,r2,4132
   12664:	1885883a 	add	r2,r3,r2
   12668:	00000106 	br	12670 <close+0x38>
   1266c:	0005883a 	mov	r2,zero
   12670:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
   12674:	e0bffd17 	ldw	r2,-12(fp)
   12678:	10001926 	beq	r2,zero,126e0 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   1267c:	e0bffd17 	ldw	r2,-12(fp)
   12680:	10800017 	ldw	r2,0(r2)
   12684:	10800417 	ldw	r2,16(r2)
   12688:	10000626 	beq	r2,zero,126a4 <close+0x6c>
   1268c:	e0bffd17 	ldw	r2,-12(fp)
   12690:	10800017 	ldw	r2,0(r2)
   12694:	10800417 	ldw	r2,16(r2)
   12698:	e13ffd17 	ldw	r4,-12(fp)
   1269c:	103ee83a 	callr	r2
   126a0:	00000106 	br	126a8 <close+0x70>
   126a4:	0005883a 	mov	r2,zero
   126a8:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   126ac:	e13fff17 	ldw	r4,-4(fp)
   126b0:	0012c0c0 	call	12c0c <alt_release_fd>
    if (rval < 0)
   126b4:	e0bffe17 	ldw	r2,-8(fp)
   126b8:	1000070e 	bge	r2,zero,126d8 <close+0xa0>
    {
      ALT_ERRNO = -rval;
   126bc:	00125fc0 	call	125fc <alt_get_errno>
   126c0:	1007883a 	mov	r3,r2
   126c4:	e0bffe17 	ldw	r2,-8(fp)
   126c8:	0085c83a 	sub	r2,zero,r2
   126cc:	18800015 	stw	r2,0(r3)
      return -1;
   126d0:	00bfffc4 	movi	r2,-1
   126d4:	00000706 	br	126f4 <close+0xbc>
    }
    return 0;
   126d8:	0005883a 	mov	r2,zero
   126dc:	00000506 	br	126f4 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   126e0:	00125fc0 	call	125fc <alt_get_errno>
   126e4:	1007883a 	mov	r3,r2
   126e8:	00801444 	movi	r2,81
   126ec:	18800015 	stw	r2,0(r3)
    return -1;
   126f0:	00bfffc4 	movi	r2,-1
  }
}
   126f4:	e037883a 	mov	sp,fp
   126f8:	dfc00117 	ldw	ra,4(sp)
   126fc:	df000017 	ldw	fp,0(sp)
   12700:	dec00204 	addi	sp,sp,8
   12704:	f800283a 	ret

00012708 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   12708:	defffc04 	addi	sp,sp,-16
   1270c:	df000315 	stw	fp,12(sp)
   12710:	df000304 	addi	fp,sp,12
   12714:	e13ffd15 	stw	r4,-12(fp)
   12718:	e17ffe15 	stw	r5,-8(fp)
   1271c:	e1bfff15 	stw	r6,-4(fp)
  return len;
   12720:	e0bfff17 	ldw	r2,-4(fp)
}
   12724:	e037883a 	mov	sp,fp
   12728:	df000017 	ldw	fp,0(sp)
   1272c:	dec00104 	addi	sp,sp,4
   12730:	f800283a 	ret

00012734 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   12734:	defffe04 	addi	sp,sp,-8
   12738:	dfc00115 	stw	ra,4(sp)
   1273c:	df000015 	stw	fp,0(sp)
   12740:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   12744:	d0a00f17 	ldw	r2,-32708(gp)
   12748:	10000326 	beq	r2,zero,12758 <alt_get_errno+0x24>
   1274c:	d0a00f17 	ldw	r2,-32708(gp)
   12750:	103ee83a 	callr	r2
   12754:	00000106 	br	1275c <alt_get_errno+0x28>
   12758:	d0a03b04 	addi	r2,gp,-32532
}
   1275c:	e037883a 	mov	sp,fp
   12760:	dfc00117 	ldw	ra,4(sp)
   12764:	df000017 	ldw	fp,0(sp)
   12768:	dec00204 	addi	sp,sp,8
   1276c:	f800283a 	ret

00012770 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
   12770:	defffb04 	addi	sp,sp,-20
   12774:	dfc00415 	stw	ra,16(sp)
   12778:	df000315 	stw	fp,12(sp)
   1277c:	df000304 	addi	fp,sp,12
   12780:	e13ffe15 	stw	r4,-8(fp)
   12784:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   12788:	e0bffe17 	ldw	r2,-8(fp)
   1278c:	10000616 	blt	r2,zero,127a8 <fstat+0x38>
   12790:	e0bffe17 	ldw	r2,-8(fp)
   12794:	10c00324 	muli	r3,r2,12
   12798:	00820034 	movhi	r2,2048
   1279c:	10840904 	addi	r2,r2,4132
   127a0:	1885883a 	add	r2,r3,r2
   127a4:	00000106 	br	127ac <fstat+0x3c>
   127a8:	0005883a 	mov	r2,zero
   127ac:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
   127b0:	e0bffd17 	ldw	r2,-12(fp)
   127b4:	10001026 	beq	r2,zero,127f8 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
   127b8:	e0bffd17 	ldw	r2,-12(fp)
   127bc:	10800017 	ldw	r2,0(r2)
   127c0:	10800817 	ldw	r2,32(r2)
   127c4:	10000726 	beq	r2,zero,127e4 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
   127c8:	e0bffd17 	ldw	r2,-12(fp)
   127cc:	10800017 	ldw	r2,0(r2)
   127d0:	10800817 	ldw	r2,32(r2)
   127d4:	e17fff17 	ldw	r5,-4(fp)
   127d8:	e13ffd17 	ldw	r4,-12(fp)
   127dc:	103ee83a 	callr	r2
   127e0:	00000a06 	br	1280c <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
   127e4:	e0bfff17 	ldw	r2,-4(fp)
   127e8:	00c80004 	movi	r3,8192
   127ec:	10c00115 	stw	r3,4(r2)
      return 0;
   127f0:	0005883a 	mov	r2,zero
   127f4:	00000506 	br	1280c <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   127f8:	00127340 	call	12734 <alt_get_errno>
   127fc:	1007883a 	mov	r3,r2
   12800:	00801444 	movi	r2,81
   12804:	18800015 	stw	r2,0(r3)
    return -1;
   12808:	00bfffc4 	movi	r2,-1
  }
}
   1280c:	e037883a 	mov	sp,fp
   12810:	dfc00117 	ldw	ra,4(sp)
   12814:	df000017 	ldw	fp,0(sp)
   12818:	dec00204 	addi	sp,sp,8
   1281c:	f800283a 	ret

00012820 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   12820:	defffe04 	addi	sp,sp,-8
   12824:	dfc00115 	stw	ra,4(sp)
   12828:	df000015 	stw	fp,0(sp)
   1282c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   12830:	d0a00f17 	ldw	r2,-32708(gp)
   12834:	10000326 	beq	r2,zero,12844 <alt_get_errno+0x24>
   12838:	d0a00f17 	ldw	r2,-32708(gp)
   1283c:	103ee83a 	callr	r2
   12840:	00000106 	br	12848 <alt_get_errno+0x28>
   12844:	d0a03b04 	addi	r2,gp,-32532
}
   12848:	e037883a 	mov	sp,fp
   1284c:	dfc00117 	ldw	ra,4(sp)
   12850:	df000017 	ldw	fp,0(sp)
   12854:	dec00204 	addi	sp,sp,8
   12858:	f800283a 	ret

0001285c <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
   1285c:	deffed04 	addi	sp,sp,-76
   12860:	dfc01215 	stw	ra,72(sp)
   12864:	df001115 	stw	fp,68(sp)
   12868:	df001104 	addi	fp,sp,68
   1286c:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   12870:	e0bfff17 	ldw	r2,-4(fp)
   12874:	10000616 	blt	r2,zero,12890 <isatty+0x34>
   12878:	e0bfff17 	ldw	r2,-4(fp)
   1287c:	10c00324 	muli	r3,r2,12
   12880:	00820034 	movhi	r2,2048
   12884:	10840904 	addi	r2,r2,4132
   12888:	1885883a 	add	r2,r3,r2
   1288c:	00000106 	br	12894 <isatty+0x38>
   12890:	0005883a 	mov	r2,zero
   12894:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
   12898:	e0bfef17 	ldw	r2,-68(fp)
   1289c:	10000e26 	beq	r2,zero,128d8 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
   128a0:	e0bfef17 	ldw	r2,-68(fp)
   128a4:	10800017 	ldw	r2,0(r2)
   128a8:	10800817 	ldw	r2,32(r2)
   128ac:	1000021e 	bne	r2,zero,128b8 <isatty+0x5c>
    {
      return 1;
   128b0:	00800044 	movi	r2,1
   128b4:	00000d06 	br	128ec <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
   128b8:	e0bff004 	addi	r2,fp,-64
   128bc:	100b883a 	mov	r5,r2
   128c0:	e13fff17 	ldw	r4,-4(fp)
   128c4:	00127700 	call	12770 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
   128c8:	e0bff117 	ldw	r2,-60(fp)
   128cc:	10880020 	cmpeqi	r2,r2,8192
   128d0:	10803fcc 	andi	r2,r2,255
   128d4:	00000506 	br	128ec <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   128d8:	00128200 	call	12820 <alt_get_errno>
   128dc:	1007883a 	mov	r3,r2
   128e0:	00801444 	movi	r2,81
   128e4:	18800015 	stw	r2,0(r3)
    return 0;
   128e8:	0005883a 	mov	r2,zero
  }
}
   128ec:	e037883a 	mov	sp,fp
   128f0:	dfc00117 	ldw	ra,4(sp)
   128f4:	df000017 	ldw	fp,0(sp)
   128f8:	dec00204 	addi	sp,sp,8
   128fc:	f800283a 	ret

00012900 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   12900:	defffe04 	addi	sp,sp,-8
   12904:	dfc00115 	stw	ra,4(sp)
   12908:	df000015 	stw	fp,0(sp)
   1290c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   12910:	d0a00f17 	ldw	r2,-32708(gp)
   12914:	10000326 	beq	r2,zero,12924 <alt_get_errno+0x24>
   12918:	d0a00f17 	ldw	r2,-32708(gp)
   1291c:	103ee83a 	callr	r2
   12920:	00000106 	br	12928 <alt_get_errno+0x28>
   12924:	d0a03b04 	addi	r2,gp,-32532
}
   12928:	e037883a 	mov	sp,fp
   1292c:	dfc00117 	ldw	ra,4(sp)
   12930:	df000017 	ldw	fp,0(sp)
   12934:	dec00204 	addi	sp,sp,8
   12938:	f800283a 	ret

0001293c <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
   1293c:	defff904 	addi	sp,sp,-28
   12940:	dfc00615 	stw	ra,24(sp)
   12944:	df000515 	stw	fp,20(sp)
   12948:	df000504 	addi	fp,sp,20
   1294c:	e13ffd15 	stw	r4,-12(fp)
   12950:	e17ffe15 	stw	r5,-8(fp)
   12954:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
   12958:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   1295c:	e0bffd17 	ldw	r2,-12(fp)
   12960:	10000616 	blt	r2,zero,1297c <lseek+0x40>
   12964:	e0bffd17 	ldw	r2,-12(fp)
   12968:	10c00324 	muli	r3,r2,12
   1296c:	00820034 	movhi	r2,2048
   12970:	10840904 	addi	r2,r2,4132
   12974:	1885883a 	add	r2,r3,r2
   12978:	00000106 	br	12980 <lseek+0x44>
   1297c:	0005883a 	mov	r2,zero
   12980:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
   12984:	e0bffc17 	ldw	r2,-16(fp)
   12988:	10001026 	beq	r2,zero,129cc <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
   1298c:	e0bffc17 	ldw	r2,-16(fp)
   12990:	10800017 	ldw	r2,0(r2)
   12994:	10800717 	ldw	r2,28(r2)
   12998:	10000926 	beq	r2,zero,129c0 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
   1299c:	e0bffc17 	ldw	r2,-16(fp)
   129a0:	10800017 	ldw	r2,0(r2)
   129a4:	10800717 	ldw	r2,28(r2)
   129a8:	e1bfff17 	ldw	r6,-4(fp)
   129ac:	e17ffe17 	ldw	r5,-8(fp)
   129b0:	e13ffc17 	ldw	r4,-16(fp)
   129b4:	103ee83a 	callr	r2
   129b8:	e0bffb15 	stw	r2,-20(fp)
   129bc:	00000506 	br	129d4 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
   129c0:	00bfde84 	movi	r2,-134
   129c4:	e0bffb15 	stw	r2,-20(fp)
   129c8:	00000206 	br	129d4 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
   129cc:	00bfebc4 	movi	r2,-81
   129d0:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
   129d4:	e0bffb17 	ldw	r2,-20(fp)
   129d8:	1000070e 	bge	r2,zero,129f8 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
   129dc:	00129000 	call	12900 <alt_get_errno>
   129e0:	1007883a 	mov	r3,r2
   129e4:	e0bffb17 	ldw	r2,-20(fp)
   129e8:	0085c83a 	sub	r2,zero,r2
   129ec:	18800015 	stw	r2,0(r3)
    rc = -1;
   129f0:	00bfffc4 	movi	r2,-1
   129f4:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
   129f8:	e0bffb17 	ldw	r2,-20(fp)
}
   129fc:	e037883a 	mov	sp,fp
   12a00:	dfc00117 	ldw	ra,4(sp)
   12a04:	df000017 	ldw	fp,0(sp)
   12a08:	dec00204 	addi	sp,sp,8
   12a0c:	f800283a 	ret

00012a10 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   12a10:	defffd04 	addi	sp,sp,-12
   12a14:	dfc00215 	stw	ra,8(sp)
   12a18:	df000115 	stw	fp,4(sp)
   12a1c:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   12a20:	0009883a 	mov	r4,zero
   12a24:	0012e880 	call	12e88 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
   12a28:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   12a2c:	0012ec00 	call	12ec0 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   12a30:	01820034 	movhi	r6,2048
   12a34:	3180ff04 	addi	r6,r6,1020
   12a38:	01420034 	movhi	r5,2048
   12a3c:	2940ff04 	addi	r5,r5,1020
   12a40:	01020034 	movhi	r4,2048
   12a44:	2100ff04 	addi	r4,r4,1020
   12a48:	0018f880 	call	18f88 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
   12a4c:	0018cb80 	call	18cb8 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
   12a50:	010000b4 	movhi	r4,2
   12a54:	21234604 	addi	r4,r4,-29416
   12a58:	0019fe00 	call	19fe0 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   12a5c:	d0a03d17 	ldw	r2,-32524(gp)
   12a60:	d0e03e17 	ldw	r3,-32520(gp)
   12a64:	d1203f17 	ldw	r4,-32516(gp)
   12a68:	200d883a 	mov	r6,r4
   12a6c:	180b883a 	mov	r5,r3
   12a70:	1009883a 	mov	r4,r2
   12a74:	0005bd80 	call	5bd8 <main>
   12a78:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   12a7c:	01000044 	movi	r4,1
   12a80:	00126380 	call	12638 <close>
  exit (result);
   12a84:	e13fff17 	ldw	r4,-4(fp)
   12a88:	0019ff40 	call	19ff4 <exit>

00012a8c <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
   12a8c:	defffe04 	addi	sp,sp,-8
   12a90:	df000115 	stw	fp,4(sp)
   12a94:	df000104 	addi	fp,sp,4
   12a98:	e13fff15 	stw	r4,-4(fp)
}
   12a9c:	0001883a 	nop
   12aa0:	e037883a 	mov	sp,fp
   12aa4:	df000017 	ldw	fp,0(sp)
   12aa8:	dec00104 	addi	sp,sp,4
   12aac:	f800283a 	ret

00012ab0 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
   12ab0:	defffe04 	addi	sp,sp,-8
   12ab4:	df000115 	stw	fp,4(sp)
   12ab8:	df000104 	addi	fp,sp,4
   12abc:	e13fff15 	stw	r4,-4(fp)
}
   12ac0:	0001883a 	nop
   12ac4:	e037883a 	mov	sp,fp
   12ac8:	df000017 	ldw	fp,0(sp)
   12acc:	dec00104 	addi	sp,sp,4
   12ad0:	f800283a 	ret

00012ad4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   12ad4:	defffe04 	addi	sp,sp,-8
   12ad8:	dfc00115 	stw	ra,4(sp)
   12adc:	df000015 	stw	fp,0(sp)
   12ae0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   12ae4:	d0a00f17 	ldw	r2,-32708(gp)
   12ae8:	10000326 	beq	r2,zero,12af8 <alt_get_errno+0x24>
   12aec:	d0a00f17 	ldw	r2,-32708(gp)
   12af0:	103ee83a 	callr	r2
   12af4:	00000106 	br	12afc <alt_get_errno+0x28>
   12af8:	d0a03b04 	addi	r2,gp,-32532
}
   12afc:	e037883a 	mov	sp,fp
   12b00:	dfc00117 	ldw	ra,4(sp)
   12b04:	df000017 	ldw	fp,0(sp)
   12b08:	dec00204 	addi	sp,sp,8
   12b0c:	f800283a 	ret

00012b10 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
   12b10:	defff904 	addi	sp,sp,-28
   12b14:	dfc00615 	stw	ra,24(sp)
   12b18:	df000515 	stw	fp,20(sp)
   12b1c:	df000504 	addi	fp,sp,20
   12b20:	e13ffd15 	stw	r4,-12(fp)
   12b24:	e17ffe15 	stw	r5,-8(fp)
   12b28:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   12b2c:	e0bffd17 	ldw	r2,-12(fp)
   12b30:	10000616 	blt	r2,zero,12b4c <read+0x3c>
   12b34:	e0bffd17 	ldw	r2,-12(fp)
   12b38:	10c00324 	muli	r3,r2,12
   12b3c:	00820034 	movhi	r2,2048
   12b40:	10840904 	addi	r2,r2,4132
   12b44:	1885883a 	add	r2,r3,r2
   12b48:	00000106 	br	12b50 <read+0x40>
   12b4c:	0005883a 	mov	r2,zero
   12b50:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   12b54:	e0bffb17 	ldw	r2,-20(fp)
   12b58:	10002226 	beq	r2,zero,12be4 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   12b5c:	e0bffb17 	ldw	r2,-20(fp)
   12b60:	10800217 	ldw	r2,8(r2)
   12b64:	108000cc 	andi	r2,r2,3
   12b68:	10800060 	cmpeqi	r2,r2,1
   12b6c:	1000181e 	bne	r2,zero,12bd0 <read+0xc0>
        (fd->dev->read))
   12b70:	e0bffb17 	ldw	r2,-20(fp)
   12b74:	10800017 	ldw	r2,0(r2)
   12b78:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   12b7c:	10001426 	beq	r2,zero,12bd0 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
   12b80:	e0bffb17 	ldw	r2,-20(fp)
   12b84:	10800017 	ldw	r2,0(r2)
   12b88:	10800517 	ldw	r2,20(r2)
   12b8c:	e0ffff17 	ldw	r3,-4(fp)
   12b90:	180d883a 	mov	r6,r3
   12b94:	e17ffe17 	ldw	r5,-8(fp)
   12b98:	e13ffb17 	ldw	r4,-20(fp)
   12b9c:	103ee83a 	callr	r2
   12ba0:	e0bffc15 	stw	r2,-16(fp)
   12ba4:	e0bffc17 	ldw	r2,-16(fp)
   12ba8:	1000070e 	bge	r2,zero,12bc8 <read+0xb8>
        {
          ALT_ERRNO = -rval;
   12bac:	0012ad40 	call	12ad4 <alt_get_errno>
   12bb0:	1007883a 	mov	r3,r2
   12bb4:	e0bffc17 	ldw	r2,-16(fp)
   12bb8:	0085c83a 	sub	r2,zero,r2
   12bbc:	18800015 	stw	r2,0(r3)
          return -1;
   12bc0:	00bfffc4 	movi	r2,-1
   12bc4:	00000c06 	br	12bf8 <read+0xe8>
        }
        return rval;
   12bc8:	e0bffc17 	ldw	r2,-16(fp)
   12bcc:	00000a06 	br	12bf8 <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
   12bd0:	0012ad40 	call	12ad4 <alt_get_errno>
   12bd4:	1007883a 	mov	r3,r2
   12bd8:	00800344 	movi	r2,13
   12bdc:	18800015 	stw	r2,0(r3)
   12be0:	00000406 	br	12bf4 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
   12be4:	0012ad40 	call	12ad4 <alt_get_errno>
   12be8:	1007883a 	mov	r3,r2
   12bec:	00801444 	movi	r2,81
   12bf0:	18800015 	stw	r2,0(r3)
  }
  return -1;
   12bf4:	00bfffc4 	movi	r2,-1
}
   12bf8:	e037883a 	mov	sp,fp
   12bfc:	dfc00117 	ldw	ra,4(sp)
   12c00:	df000017 	ldw	fp,0(sp)
   12c04:	dec00204 	addi	sp,sp,8
   12c08:	f800283a 	ret

00012c0c <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   12c0c:	defffe04 	addi	sp,sp,-8
   12c10:	df000115 	stw	fp,4(sp)
   12c14:	df000104 	addi	fp,sp,4
   12c18:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
   12c1c:	e0bfff17 	ldw	r2,-4(fp)
   12c20:	108000d0 	cmplti	r2,r2,3
   12c24:	10000d1e 	bne	r2,zero,12c5c <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
   12c28:	00820034 	movhi	r2,2048
   12c2c:	10840904 	addi	r2,r2,4132
   12c30:	e0ffff17 	ldw	r3,-4(fp)
   12c34:	18c00324 	muli	r3,r3,12
   12c38:	10c5883a 	add	r2,r2,r3
   12c3c:	10800204 	addi	r2,r2,8
   12c40:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
   12c44:	00820034 	movhi	r2,2048
   12c48:	10840904 	addi	r2,r2,4132
   12c4c:	e0ffff17 	ldw	r3,-4(fp)
   12c50:	18c00324 	muli	r3,r3,12
   12c54:	10c5883a 	add	r2,r2,r3
   12c58:	10000015 	stw	zero,0(r2)
  }
}
   12c5c:	0001883a 	nop
   12c60:	e037883a 	mov	sp,fp
   12c64:	df000017 	ldw	fp,0(sp)
   12c68:	dec00104 	addi	sp,sp,4
   12c6c:	f800283a 	ret

00012c70 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
   12c70:	defff904 	addi	sp,sp,-28
   12c74:	df000615 	stw	fp,24(sp)
   12c78:	df000604 	addi	fp,sp,24
   12c7c:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   12c80:	0005303a 	rdctl	r2,status
   12c84:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   12c88:	e0fffe17 	ldw	r3,-8(fp)
   12c8c:	00bfff84 	movi	r2,-2
   12c90:	1884703a 	and	r2,r3,r2
   12c94:	1001703a 	wrctl	status,r2
  
  return context;
   12c98:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
   12c9c:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
   12ca0:	d0a01117 	ldw	r2,-32700(gp)
   12ca4:	10c000c4 	addi	r3,r2,3
   12ca8:	00bfff04 	movi	r2,-4
   12cac:	1884703a 	and	r2,r3,r2
   12cb0:	d0a01115 	stw	r2,-32700(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
   12cb4:	d0e01117 	ldw	r3,-32700(gp)
   12cb8:	e0bfff17 	ldw	r2,-4(fp)
   12cbc:	1887883a 	add	r3,r3,r2
   12cc0:	00840034 	movhi	r2,4096
   12cc4:	10800004 	addi	r2,r2,0
   12cc8:	10c0062e 	bgeu	r2,r3,12ce4 <sbrk+0x74>
   12ccc:	e0bffb17 	ldw	r2,-20(fp)
   12cd0:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   12cd4:	e0bffa17 	ldw	r2,-24(fp)
   12cd8:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
   12cdc:	00bfffc4 	movi	r2,-1
   12ce0:	00000b06 	br	12d10 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
   12ce4:	d0a01117 	ldw	r2,-32700(gp)
   12ce8:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
   12cec:	d0e01117 	ldw	r3,-32700(gp)
   12cf0:	e0bfff17 	ldw	r2,-4(fp)
   12cf4:	1885883a 	add	r2,r3,r2
   12cf8:	d0a01115 	stw	r2,-32700(gp)
   12cfc:	e0bffb17 	ldw	r2,-20(fp)
   12d00:	e0bffc15 	stw	r2,-16(fp)
   12d04:	e0bffc17 	ldw	r2,-16(fp)
   12d08:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
   12d0c:	e0bffd17 	ldw	r2,-12(fp)
} 
   12d10:	e037883a 	mov	sp,fp
   12d14:	df000017 	ldw	fp,0(sp)
   12d18:	dec00104 	addi	sp,sp,4
   12d1c:	f800283a 	ret

00012d20 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   12d20:	defffe04 	addi	sp,sp,-8
   12d24:	dfc00115 	stw	ra,4(sp)
   12d28:	df000015 	stw	fp,0(sp)
   12d2c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   12d30:	d0a00f17 	ldw	r2,-32708(gp)
   12d34:	10000326 	beq	r2,zero,12d44 <alt_get_errno+0x24>
   12d38:	d0a00f17 	ldw	r2,-32708(gp)
   12d3c:	103ee83a 	callr	r2
   12d40:	00000106 	br	12d48 <alt_get_errno+0x28>
   12d44:	d0a03b04 	addi	r2,gp,-32532
}
   12d48:	e037883a 	mov	sp,fp
   12d4c:	dfc00117 	ldw	ra,4(sp)
   12d50:	df000017 	ldw	fp,0(sp)
   12d54:	dec00204 	addi	sp,sp,8
   12d58:	f800283a 	ret

00012d5c <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
   12d5c:	defff904 	addi	sp,sp,-28
   12d60:	dfc00615 	stw	ra,24(sp)
   12d64:	df000515 	stw	fp,20(sp)
   12d68:	df000504 	addi	fp,sp,20
   12d6c:	e13ffd15 	stw	r4,-12(fp)
   12d70:	e17ffe15 	stw	r5,-8(fp)
   12d74:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   12d78:	e0bffd17 	ldw	r2,-12(fp)
   12d7c:	10000616 	blt	r2,zero,12d98 <write+0x3c>
   12d80:	e0bffd17 	ldw	r2,-12(fp)
   12d84:	10c00324 	muli	r3,r2,12
   12d88:	00820034 	movhi	r2,2048
   12d8c:	10840904 	addi	r2,r2,4132
   12d90:	1885883a 	add	r2,r3,r2
   12d94:	00000106 	br	12d9c <write+0x40>
   12d98:	0005883a 	mov	r2,zero
   12d9c:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   12da0:	e0bffb17 	ldw	r2,-20(fp)
   12da4:	10002126 	beq	r2,zero,12e2c <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
   12da8:	e0bffb17 	ldw	r2,-20(fp)
   12dac:	10800217 	ldw	r2,8(r2)
   12db0:	108000cc 	andi	r2,r2,3
   12db4:	10001826 	beq	r2,zero,12e18 <write+0xbc>
   12db8:	e0bffb17 	ldw	r2,-20(fp)
   12dbc:	10800017 	ldw	r2,0(r2)
   12dc0:	10800617 	ldw	r2,24(r2)
   12dc4:	10001426 	beq	r2,zero,12e18 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
   12dc8:	e0bffb17 	ldw	r2,-20(fp)
   12dcc:	10800017 	ldw	r2,0(r2)
   12dd0:	10800617 	ldw	r2,24(r2)
   12dd4:	e0ffff17 	ldw	r3,-4(fp)
   12dd8:	180d883a 	mov	r6,r3
   12ddc:	e17ffe17 	ldw	r5,-8(fp)
   12de0:	e13ffb17 	ldw	r4,-20(fp)
   12de4:	103ee83a 	callr	r2
   12de8:	e0bffc15 	stw	r2,-16(fp)
   12dec:	e0bffc17 	ldw	r2,-16(fp)
   12df0:	1000070e 	bge	r2,zero,12e10 <write+0xb4>
      {
        ALT_ERRNO = -rval;
   12df4:	0012d200 	call	12d20 <alt_get_errno>
   12df8:	1007883a 	mov	r3,r2
   12dfc:	e0bffc17 	ldw	r2,-16(fp)
   12e00:	0085c83a 	sub	r2,zero,r2
   12e04:	18800015 	stw	r2,0(r3)
        return -1;
   12e08:	00bfffc4 	movi	r2,-1
   12e0c:	00000c06 	br	12e40 <write+0xe4>
      }
      return rval;
   12e10:	e0bffc17 	ldw	r2,-16(fp)
   12e14:	00000a06 	br	12e40 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
   12e18:	0012d200 	call	12d20 <alt_get_errno>
   12e1c:	1007883a 	mov	r3,r2
   12e20:	00800344 	movi	r2,13
   12e24:	18800015 	stw	r2,0(r3)
   12e28:	00000406 	br	12e3c <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
   12e2c:	0012d200 	call	12d20 <alt_get_errno>
   12e30:	1007883a 	mov	r3,r2
   12e34:	00801444 	movi	r2,81
   12e38:	18800015 	stw	r2,0(r3)
  }
  return -1;
   12e3c:	00bfffc4 	movi	r2,-1
}
   12e40:	e037883a 	mov	sp,fp
   12e44:	dfc00117 	ldw	ra,4(sp)
   12e48:	df000017 	ldw	fp,0(sp)
   12e4c:	dec00204 	addi	sp,sp,8
   12e50:	f800283a 	ret

00012e54 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
   12e54:	defffd04 	addi	sp,sp,-12
   12e58:	dfc00215 	stw	ra,8(sp)
   12e5c:	df000115 	stw	fp,4(sp)
   12e60:	df000104 	addi	fp,sp,4
   12e64:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   12e68:	d1600c04 	addi	r5,gp,-32720
   12e6c:	e13fff17 	ldw	r4,-4(fp)
   12e70:	0018c140 	call	18c14 <alt_dev_llist_insert>
}
   12e74:	e037883a 	mov	sp,fp
   12e78:	dfc00117 	ldw	ra,4(sp)
   12e7c:	df000017 	ldw	fp,0(sp)
   12e80:	dec00204 	addi	sp,sp,8
   12e84:	f800283a 	ret

00012e88 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   12e88:	defffd04 	addi	sp,sp,-12
   12e8c:	dfc00215 	stw	ra,8(sp)
   12e90:	df000115 	stw	fp,4(sp)
   12e94:	df000104 	addi	fp,sp,4
   12e98:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2, nios2);
   12e9c:	001942c0 	call	1942c <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   12ea0:	00800044 	movi	r2,1
   12ea4:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   12ea8:	0001883a 	nop
   12eac:	e037883a 	mov	sp,fp
   12eb0:	dfc00117 	ldw	ra,4(sp)
   12eb4:	df000017 	ldw	fp,0(sp)
   12eb8:	dec00204 	addi	sp,sp,8
   12ebc:	f800283a 	ret

00012ec0 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   12ec0:	defffd04 	addi	sp,sp,-12
   12ec4:	dfc00215 	stw	ra,8(sp)
   12ec8:	df000115 	stw	fp,4(sp)
   12ecc:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( TIMER1MS, timer1ms);
   12ed0:	01c0fa04 	movi	r7,1000
   12ed4:	000d883a 	mov	r6,zero
   12ed8:	000b883a 	mov	r5,zero
   12edc:	01000134 	movhi	r4,4
   12ee0:	210c1004 	addi	r4,r4,12352
   12ee4:	00168a80 	call	168a8 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER1US, timer1us);
    ALTERA_AVALON_CFI_FLASH_INIT ( FLASH_CONTROLLER, flash_controller);
   12ee8:	01020034 	movhi	r4,2048
   12eec:	21046904 	addi	r4,r4,4516
   12ef0:	00132480 	call	13248 <alt_flash_cfi_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
   12ef4:	01800144 	movi	r6,5
   12ef8:	000b883a 	mov	r5,zero
   12efc:	01020034 	movhi	r4,2048
   12f00:	2104aa04 	addi	r4,r4,4776
   12f04:	00150580 	call	15058 <altera_avalon_jtag_uart_init>
   12f08:	01020034 	movhi	r4,2048
   12f0c:	2104a004 	addi	r4,r4,4736
   12f10:	0012e540 	call	12e54 <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( CHARACTER_LCD, character_lcd);
   12f14:	01020034 	movhi	r4,2048
   12f18:	2108c204 	addi	r4,r4,8968
   12f1c:	001669c0 	call	1669c <altera_avalon_lcd_16207_init>
   12f20:	01020034 	movhi	r4,2048
   12f24:	2108b804 	addi	r4,r4,8928
   12f28:	0012e540 	call	12e54 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSTEM_ID, system_id);
   12f2c:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART, uart);
   12f30:	018000c4 	movi	r6,3
   12f34:	000b883a 	mov	r5,zero
   12f38:	01020034 	movhi	r4,2048
   12f3c:	21090a04 	addi	r4,r4,9256
   12f40:	0016a2c0 	call	16a2c <altera_avalon_uart_init>
   12f44:	01020034 	movhi	r4,2048
   12f48:	21090004 	addi	r4,r4,9216
   12f4c:	0012e540 	call	12e54 <alt_dev_reg>
    ALTERA_UP_AVALON_PS2_INIT ( PS2, ps2);
   12f50:	01020034 	movhi	r4,2048
   12f54:	21093104 	addi	r4,r4,9412
   12f58:	00173180 	call	17318 <alt_up_ps2_init>
   12f5c:	01020034 	movhi	r4,2048
   12f60:	21093104 	addi	r4,r4,9412
   12f64:	0012e540 	call	12e54 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_CHARACTER_BUFFER_WITH_DMA_INIT ( VIDEO_CHARACTER_BUFFER_WITH_DMA, video_character_buffer_with_dma);
   12f68:	00820034 	movhi	r2,2048
   12f6c:	10893f04 	addi	r2,r2,9468
   12f70:	10800a17 	ldw	r2,40(r2)
   12f74:	10800104 	addi	r2,r2,4
   12f78:	10800017 	ldw	r2,0(r2)
   12f7c:	10ffffcc 	andi	r3,r2,65535
   12f80:	00820034 	movhi	r2,2048
   12f84:	10893f04 	addi	r2,r2,9468
   12f88:	10c00c15 	stw	r3,48(r2)
   12f8c:	00820034 	movhi	r2,2048
   12f90:	10893f04 	addi	r2,r2,9468
   12f94:	10800a17 	ldw	r2,40(r2)
   12f98:	10800104 	addi	r2,r2,4
   12f9c:	10800017 	ldw	r2,0(r2)
   12fa0:	1006d43a 	srli	r3,r2,16
   12fa4:	00820034 	movhi	r2,2048
   12fa8:	10893f04 	addi	r2,r2,9468
   12fac:	10c00d15 	stw	r3,52(r2)
   12fb0:	00820034 	movhi	r2,2048
   12fb4:	10893f04 	addi	r2,r2,9468
   12fb8:	10800c17 	ldw	r2,48(r2)
   12fbc:	10801068 	cmpgeui	r2,r2,65
   12fc0:	1000081e 	bne	r2,zero,12fe4 <alt_sys_init+0x124>
   12fc4:	00820034 	movhi	r2,2048
   12fc8:	10893f04 	addi	r2,r2,9468
   12fcc:	00c00fc4 	movi	r3,63
   12fd0:	10c00f15 	stw	r3,60(r2)
   12fd4:	00820034 	movhi	r2,2048
   12fd8:	10893f04 	addi	r2,r2,9468
   12fdc:	00c00184 	movi	r3,6
   12fe0:	10c01015 	stw	r3,64(r2)
   12fe4:	00820034 	movhi	r2,2048
   12fe8:	10893f04 	addi	r2,r2,9468
   12fec:	10800d17 	ldw	r2,52(r2)
   12ff0:	10800868 	cmpgeui	r2,r2,33
   12ff4:	1000041e 	bne	r2,zero,13008 <alt_sys_init+0x148>
   12ff8:	00820034 	movhi	r2,2048
   12ffc:	10893f04 	addi	r2,r2,9468
   13000:	00c007c4 	movi	r3,31
   13004:	10c01115 	stw	r3,68(r2)
   13008:	01020034 	movhi	r4,2048
   1300c:	21093f04 	addi	r4,r4,9468
   13010:	00178a00 	call	178a0 <alt_up_char_buffer_init>
   13014:	01020034 	movhi	r4,2048
   13018:	21093f04 	addi	r4,r4,9468
   1301c:	0012e540 	call	12e54 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( VIDEO_PIXEL_BUFFER_DMA, video_pixel_buffer_dma);
   13020:	00820034 	movhi	r2,2048
   13024:	10895104 	addi	r2,r2,9540
   13028:	10800a17 	ldw	r2,40(r2)
   1302c:	10800017 	ldw	r2,0(r2)
   13030:	1007883a 	mov	r3,r2
   13034:	00820034 	movhi	r2,2048
   13038:	10895104 	addi	r2,r2,9540
   1303c:	10c00b15 	stw	r3,44(r2)
   13040:	00820034 	movhi	r2,2048
   13044:	10895104 	addi	r2,r2,9540
   13048:	10800a17 	ldw	r2,40(r2)
   1304c:	10800104 	addi	r2,r2,4
   13050:	10800017 	ldw	r2,0(r2)
   13054:	1007883a 	mov	r3,r2
   13058:	00820034 	movhi	r2,2048
   1305c:	10895104 	addi	r2,r2,9540
   13060:	10c00c15 	stw	r3,48(r2)
   13064:	00820034 	movhi	r2,2048
   13068:	10895104 	addi	r2,r2,9540
   1306c:	10800a17 	ldw	r2,40(r2)
   13070:	10800204 	addi	r2,r2,8
   13074:	10800017 	ldw	r2,0(r2)
   13078:	10ffffcc 	andi	r3,r2,65535
   1307c:	00820034 	movhi	r2,2048
   13080:	10895104 	addi	r2,r2,9540
   13084:	10c00f15 	stw	r3,60(r2)
   13088:	00820034 	movhi	r2,2048
   1308c:	10895104 	addi	r2,r2,9540
   13090:	10800a17 	ldw	r2,40(r2)
   13094:	10800204 	addi	r2,r2,8
   13098:	10800017 	ldw	r2,0(r2)
   1309c:	1006d43a 	srli	r3,r2,16
   130a0:	00820034 	movhi	r2,2048
   130a4:	10895104 	addi	r2,r2,9540
   130a8:	10c01015 	stw	r3,64(r2)
   130ac:	00820034 	movhi	r2,2048
   130b0:	10895104 	addi	r2,r2,9540
   130b4:	10800a17 	ldw	r2,40(r2)
   130b8:	10800304 	addi	r2,r2,12
   130bc:	10800017 	ldw	r2,0(r2)
   130c0:	1005d07a 	srai	r2,r2,1
   130c4:	10c0004c 	andi	r3,r2,1
   130c8:	00820034 	movhi	r2,2048
   130cc:	10895104 	addi	r2,r2,9540
   130d0:	10c00d15 	stw	r3,52(r2)
   130d4:	00820034 	movhi	r2,2048
   130d8:	10895104 	addi	r2,r2,9540
   130dc:	10800a17 	ldw	r2,40(r2)
   130e0:	10800304 	addi	r2,r2,12
   130e4:	10800017 	ldw	r2,0(r2)
   130e8:	1005d13a 	srai	r2,r2,4
   130ec:	10c003cc 	andi	r3,r2,15
   130f0:	00820034 	movhi	r2,2048
   130f4:	10895104 	addi	r2,r2,9540
   130f8:	10c00e15 	stw	r3,56(r2)
   130fc:	00820034 	movhi	r2,2048
   13100:	10895104 	addi	r2,r2,9540
   13104:	10800a17 	ldw	r2,40(r2)
   13108:	10800304 	addi	r2,r2,12
   1310c:	10800017 	ldw	r2,0(r2)
   13110:	1005d43a 	srai	r2,r2,16
   13114:	e0bfff05 	stb	r2,-4(fp)
   13118:	00820034 	movhi	r2,2048
   1311c:	10895104 	addi	r2,r2,9540
   13120:	10800a17 	ldw	r2,40(r2)
   13124:	10800304 	addi	r2,r2,12
   13128:	10800017 	ldw	r2,0(r2)
   1312c:	1004d63a 	srli	r2,r2,24
   13130:	e0bfff45 	stb	r2,-3(fp)
   13134:	00820034 	movhi	r2,2048
   13138:	10895104 	addi	r2,r2,9540
   1313c:	10800e17 	ldw	r2,56(r2)
   13140:	10800058 	cmpnei	r2,r2,1
   13144:	1000041e 	bne	r2,zero,13158 <alt_sys_init+0x298>
   13148:	00820034 	movhi	r2,2048
   1314c:	10895104 	addi	r2,r2,9540
   13150:	10001115 	stw	zero,68(r2)
   13154:	00000e06 	br	13190 <alt_sys_init+0x2d0>
   13158:	00820034 	movhi	r2,2048
   1315c:	10895104 	addi	r2,r2,9540
   13160:	10800e17 	ldw	r2,56(r2)
   13164:	10800098 	cmpnei	r2,r2,2
   13168:	1000051e 	bne	r2,zero,13180 <alt_sys_init+0x2c0>
   1316c:	00820034 	movhi	r2,2048
   13170:	10895104 	addi	r2,r2,9540
   13174:	00c00044 	movi	r3,1
   13178:	10c01115 	stw	r3,68(r2)
   1317c:	00000406 	br	13190 <alt_sys_init+0x2d0>
   13180:	00820034 	movhi	r2,2048
   13184:	10895104 	addi	r2,r2,9540
   13188:	00c00084 	movi	r3,2
   1318c:	10c01115 	stw	r3,68(r2)
   13190:	e0bfff03 	ldbu	r2,-4(fp)
   13194:	00c00804 	movi	r3,32
   13198:	1885c83a 	sub	r2,r3,r2
   1319c:	00ffffc4 	movi	r3,-1
   131a0:	1886d83a 	srl	r3,r3,r2
   131a4:	00820034 	movhi	r2,2048
   131a8:	10895104 	addi	r2,r2,9540
   131ac:	10c01215 	stw	r3,72(r2)
   131b0:	e0ffff03 	ldbu	r3,-4(fp)
   131b4:	00820034 	movhi	r2,2048
   131b8:	10895104 	addi	r2,r2,9540
   131bc:	10801117 	ldw	r2,68(r2)
   131c0:	1887883a 	add	r3,r3,r2
   131c4:	00820034 	movhi	r2,2048
   131c8:	10895104 	addi	r2,r2,9540
   131cc:	10c01315 	stw	r3,76(r2)
   131d0:	e0bfff43 	ldbu	r2,-3(fp)
   131d4:	00c00804 	movi	r3,32
   131d8:	1885c83a 	sub	r2,r3,r2
   131dc:	00ffffc4 	movi	r3,-1
   131e0:	1886d83a 	srl	r3,r3,r2
   131e4:	00820034 	movhi	r2,2048
   131e8:	10895104 	addi	r2,r2,9540
   131ec:	10c01415 	stw	r3,80(r2)
   131f0:	01020034 	movhi	r4,2048
   131f4:	21095104 	addi	r4,r4,9540
   131f8:	0012e540 	call	12e54 <alt_dev_reg>
}
   131fc:	0001883a 	nop
   13200:	e037883a 	mov	sp,fp
   13204:	dfc00117 	ldw	ra,4(sp)
   13208:	df000017 	ldw	fp,0(sp)
   1320c:	dec00204 	addi	sp,sp,8
   13210:	f800283a 	ret

00013214 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
   13214:	defffd04 	addi	sp,sp,-12
   13218:	dfc00215 	stw	ra,8(sp)
   1321c:	df000115 	stw	fp,4(sp)
   13220:	df000104 	addi	fp,sp,4
   13224:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
   13228:	d1601304 	addi	r5,gp,-32692
   1322c:	e13fff17 	ldw	r4,-4(fp)
   13230:	0018c140 	call	18c14 <alt_dev_llist_insert>
}
   13234:	e037883a 	mov	sp,fp
   13238:	dfc00117 	ldw	ra,4(sp)
   1323c:	df000017 	ldw	fp,0(sp)
   13240:	dec00204 	addi	sp,sp,8
   13244:	f800283a 	ret

00013248 <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
   13248:	defffc04 	addi	sp,sp,-16
   1324c:	dfc00315 	stw	ra,12(sp)
   13250:	df000215 	stw	fp,8(sp)
   13254:	df000204 	addi	fp,sp,8
   13258:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   1325c:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
   13260:	e13fff17 	ldw	r4,-4(fp)
   13264:	00146ac0 	call	146ac <alt_read_cfi_width>
   13268:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   1326c:	e0bffe17 	ldw	r2,-8(fp)
   13270:	1000031e 	bne	r2,zero,13280 <alt_flash_cfi_init+0x38>
    ret_code = alt_set_flash_width_func( flash );
   13274:	e13fff17 	ldw	r4,-4(fp)
   13278:	0013e040 	call	13e04 <alt_set_flash_width_func>
   1327c:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   13280:	e0bffe17 	ldw	r2,-8(fp)
   13284:	1000031e 	bne	r2,zero,13294 <alt_flash_cfi_init+0x4c>
    ret_code = alt_read_cfi_table( flash );
   13288:	e13fff17 	ldw	r4,-4(fp)
   1328c:	00140e40 	call	140e4 <alt_read_cfi_table>
   13290:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
   13294:	e0bffe17 	ldw	r2,-8(fp)
   13298:	1000031e 	bne	r2,zero,132a8 <alt_flash_cfi_init+0x60>
    ret_code = alt_set_flash_algorithm_func( flash);
   1329c:	e13fff17 	ldw	r4,-4(fp)
   132a0:	0013fc80 	call	13fc8 <alt_set_flash_algorithm_func>
   132a4:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
   132a8:	e0bffe17 	ldw	r2,-8(fp)
   132ac:	1000041e 	bne	r2,zero,132c0 <alt_flash_cfi_init+0x78>
    ret_code = alt_flash_device_register(&(flash->dev));
   132b0:	e0bfff17 	ldw	r2,-4(fp)
   132b4:	1009883a 	mov	r4,r2
   132b8:	00132140 	call	13214 <alt_flash_device_register>
   132bc:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
   132c0:	e0bffe17 	ldw	r2,-8(fp)
}
   132c4:	e037883a 	mov	sp,fp
   132c8:	dfc00117 	ldw	ra,4(sp)
   132cc:	df000017 	ldw	fp,0(sp)
   132d0:	dec00204 	addi	sp,sp,8
   132d4:	f800283a 	ret

000132d8 <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
   132d8:	defff104 	addi	sp,sp,-60
   132dc:	dfc00e15 	stw	ra,56(sp)
   132e0:	df000d15 	stw	fp,52(sp)
   132e4:	df000d04 	addi	fp,sp,52
   132e8:	e13ffc15 	stw	r4,-16(fp)
   132ec:	e17ffd15 	stw	r5,-12(fp)
   132f0:	e1bffe15 	stw	r6,-8(fp)
   132f4:	e1ffff15 	stw	r7,-4(fp)
  int         ret_code = 0;
   132f8:	e03ff415 	stw	zero,-48(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
   132fc:	e0bfff17 	ldw	r2,-4(fp)
   13300:	e0bff815 	stw	r2,-32(fp)
  int         current_offset;
  int         start_offset = offset;
   13304:	e0bffd17 	ldw	r2,-12(fp)
   13308:	e0bff915 	stw	r2,-28(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1330c:	e0bffc17 	ldw	r2,-16(fp)
   13310:	e0bffa15 	stw	r2,-24(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   13314:	e03ff515 	stw	zero,-44(fp)
   13318:	00008706 	br	13538 <alt_flash_cfi_write+0x260>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   1331c:	e0fffa17 	ldw	r3,-24(fp)
   13320:	e0bff517 	ldw	r2,-44(fp)
   13324:	1004913a 	slli	r2,r2,4
   13328:	1885883a 	add	r2,r3,r2
   1332c:	10800d04 	addi	r2,r2,52
   13330:	10800017 	ldw	r2,0(r2)
   13334:	e0fffd17 	ldw	r3,-12(fp)
   13338:	18807c16 	blt	r3,r2,1352c <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
   1333c:	e0fffa17 	ldw	r3,-24(fp)
   13340:	e0bff517 	ldw	r2,-44(fp)
   13344:	1004913a 	slli	r2,r2,4
   13348:	1885883a 	add	r2,r3,r2
   1334c:	10800d04 	addi	r2,r2,52
   13350:	10c00017 	ldw	r3,0(r2)
      flash->dev.region_info[i].region_size)))
   13354:	e13ffa17 	ldw	r4,-24(fp)
   13358:	e0bff517 	ldw	r2,-44(fp)
   1335c:	1004913a 	slli	r2,r2,4
   13360:	2085883a 	add	r2,r4,r2
   13364:	10800e04 	addi	r2,r2,56
   13368:	10800017 	ldw	r2,0(r2)
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
      (offset < (flash->dev.region_info[i].offset + 
   1336c:	1885883a 	add	r2,r3,r2
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   13370:	e0fffd17 	ldw	r3,-12(fp)
   13374:	18806d0e 	bge	r3,r2,1352c <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
   13378:	e0fffa17 	ldw	r3,-24(fp)
   1337c:	e0bff517 	ldw	r2,-44(fp)
   13380:	1004913a 	slli	r2,r2,4
   13384:	1885883a 	add	r2,r3,r2
   13388:	10800d04 	addi	r2,r2,52
   1338c:	10800017 	ldw	r2,0(r2)
   13390:	e0bff715 	stw	r2,-36(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   13394:	e03ff615 	stw	zero,-40(fp)
   13398:	00005c06 	br	1350c <alt_flash_cfi_write+0x234>
      {
        if ((offset >= current_offset ) && 
   1339c:	e0fffd17 	ldw	r3,-12(fp)
   133a0:	e0bff717 	ldw	r2,-36(fp)
   133a4:	18804d16 	blt	r3,r2,134dc <alt_flash_cfi_write+0x204>
            (offset < (current_offset + 
            flash->dev.region_info[i].block_size)))
   133a8:	e0fffa17 	ldw	r3,-24(fp)
   133ac:	e0bff517 	ldw	r2,-44(fp)
   133b0:	10800104 	addi	r2,r2,4
   133b4:	1004913a 	slli	r2,r2,4
   133b8:	1885883a 	add	r2,r3,r2
   133bc:	10c00017 	ldw	r3,0(r2)
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
            (offset < (current_offset + 
   133c0:	e0bff717 	ldw	r2,-36(fp)
   133c4:	1885883a 	add	r2,r3,r2
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
   133c8:	e0fffd17 	ldw	r3,-12(fp)
   133cc:	1880430e 	bge	r3,r2,134dc <alt_flash_cfi_write+0x204>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
   133d0:	e0fffa17 	ldw	r3,-24(fp)
   133d4:	e0bff517 	ldw	r2,-44(fp)
   133d8:	10800104 	addi	r2,r2,4
   133dc:	1004913a 	slli	r2,r2,4
   133e0:	1885883a 	add	r2,r3,r2
   133e4:	10c00017 	ldw	r3,0(r2)
   133e8:	e0bff717 	ldw	r2,-36(fp)
   133ec:	1887883a 	add	r3,r3,r2
   133f0:	e0bffd17 	ldw	r2,-12(fp)
   133f4:	1885c83a 	sub	r2,r3,r2
   133f8:	e0bffb15 	stw	r2,-20(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
   133fc:	e0fffb17 	ldw	r3,-20(fp)
   13400:	e0bfff17 	ldw	r2,-4(fp)
   13404:	1880010e 	bge	r3,r2,1340c <alt_flash_cfi_write+0x134>
   13408:	1805883a 	mov	r2,r3
   1340c:	e0bffb15 	stw	r2,-20(fp)
          if(memcmp(src_addr, 
                    (alt_u8*)flash->dev.base_addr+offset,
   13410:	e0bffa17 	ldw	r2,-24(fp)
   13414:	10c00a17 	ldw	r3,40(r2)
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
                            - offset); 
          data_to_write = MIN(data_to_write, length);
          if(memcmp(src_addr, 
   13418:	e0bffd17 	ldw	r2,-12(fp)
   1341c:	1885883a 	add	r2,r3,r2
   13420:	e0fffb17 	ldw	r3,-20(fp)
   13424:	180d883a 	mov	r6,r3
   13428:	100b883a 	mov	r5,r2
   1342c:	e13ffe17 	ldw	r4,-8(fp)
   13430:	00082580 	call	8258 <memcmp>
   13434:	10001326 	beq	r2,zero,13484 <alt_flash_cfi_write+0x1ac>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
   13438:	e0bffa17 	ldw	r2,-24(fp)
   1343c:	10800817 	ldw	r2,32(r2)
   13440:	e0fffa17 	ldw	r3,-24(fp)
   13444:	e17ff717 	ldw	r5,-36(fp)
   13448:	1809883a 	mov	r4,r3
   1344c:	103ee83a 	callr	r2
   13450:	e0bff415 	stw	r2,-48(fp)

            if (!ret_code)
   13454:	e0bff417 	ldw	r2,-48(fp)
   13458:	10000a1e 	bne	r2,zero,13484 <alt_flash_cfi_write+0x1ac>
            {
              ret_code = (*flash->dev.write_block)( 
   1345c:	e0bffa17 	ldw	r2,-24(fp)
   13460:	10800917 	ldw	r2,36(r2)
   13464:	e13ffa17 	ldw	r4,-24(fp)
   13468:	e0fffb17 	ldw	r3,-20(fp)
   1346c:	d8c00015 	stw	r3,0(sp)
   13470:	e1fffe17 	ldw	r7,-8(fp)
   13474:	e1bffd17 	ldw	r6,-12(fp)
   13478:	e17ff717 	ldw	r5,-36(fp)
   1347c:	103ee83a 	callr	r2
   13480:	e0bff415 	stw	r2,-48(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
   13484:	e0ffff17 	ldw	r3,-4(fp)
   13488:	e0bffb17 	ldw	r2,-20(fp)
   1348c:	18802e26 	beq	r3,r2,13548 <alt_flash_cfi_write+0x270>
   13490:	e0bff417 	ldw	r2,-48(fp)
   13494:	10002c1e 	bne	r2,zero,13548 <alt_flash_cfi_write+0x270>
          {
            goto finished;
          }
          
          length -= data_to_write;
   13498:	e0ffff17 	ldw	r3,-4(fp)
   1349c:	e0bffb17 	ldw	r2,-20(fp)
   134a0:	1885c83a 	sub	r2,r3,r2
   134a4:	e0bfff15 	stw	r2,-4(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
   134a8:	e0fffa17 	ldw	r3,-24(fp)
   134ac:	e0bff517 	ldw	r2,-44(fp)
   134b0:	10800104 	addi	r2,r2,4
   134b4:	1004913a 	slli	r2,r2,4
   134b8:	1885883a 	add	r2,r3,r2
   134bc:	10c00017 	ldw	r3,0(r2)
   134c0:	e0bff717 	ldw	r2,-36(fp)
   134c4:	1885883a 	add	r2,r3,r2
   134c8:	e0bffd15 	stw	r2,-12(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
   134cc:	e0bffb17 	ldw	r2,-20(fp)
   134d0:	e0fffe17 	ldw	r3,-8(fp)
   134d4:	1885883a 	add	r2,r3,r2
   134d8:	e0bffe15 	stw	r2,-8(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
   134dc:	e0fffa17 	ldw	r3,-24(fp)
   134e0:	e0bff517 	ldw	r2,-44(fp)
   134e4:	10800104 	addi	r2,r2,4
   134e8:	1004913a 	slli	r2,r2,4
   134ec:	1885883a 	add	r2,r3,r2
   134f0:	10800017 	ldw	r2,0(r2)
   134f4:	e0fff717 	ldw	r3,-36(fp)
   134f8:	1885883a 	add	r2,r3,r2
   134fc:	e0bff715 	stw	r2,-36(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   13500:	e0bff617 	ldw	r2,-40(fp)
   13504:	10800044 	addi	r2,r2,1
   13508:	e0bff615 	stw	r2,-40(fp)
   1350c:	e0fffa17 	ldw	r3,-24(fp)
   13510:	e0bff517 	ldw	r2,-44(fp)
   13514:	1004913a 	slli	r2,r2,4
   13518:	1885883a 	add	r2,r3,r2
   1351c:	10800f04 	addi	r2,r2,60
   13520:	10800017 	ldw	r2,0(r2)
   13524:	e0fff617 	ldw	r3,-40(fp)
   13528:	18bf9c16 	blt	r3,r2,1339c <__alt_data_end+0xf001339c>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   1352c:	e0bff517 	ldw	r2,-44(fp)
   13530:	10800044 	addi	r2,r2,1
   13534:	e0bff515 	stw	r2,-44(fp)
   13538:	e0bffa17 	ldw	r2,-24(fp)
   1353c:	10800c17 	ldw	r2,48(r2)
   13540:	e0fff517 	ldw	r3,-44(fp)
   13544:	18bf7516 	blt	r3,r2,1331c <__alt_data_end+0xf001331c>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
   13548:	e0bffa17 	ldw	r2,-24(fp)
   1354c:	10c00a17 	ldw	r3,40(r2)
   13550:	e0bff917 	ldw	r2,-28(fp)
   13554:	1885883a 	add	r2,r3,r2
   13558:	e0fff817 	ldw	r3,-32(fp)
   1355c:	180b883a 	mov	r5,r3
   13560:	1009883a 	mov	r4,r2
   13564:	0018b600 	call	18b60 <alt_dcache_flush>
  return ret_code;
   13568:	e0bff417 	ldw	r2,-48(fp)
}
   1356c:	e037883a 	mov	sp,fp
   13570:	dfc00117 	ldw	ra,4(sp)
   13574:	df000017 	ldw	fp,0(sp)
   13578:	dec00204 	addi	sp,sp,8
   1357c:	f800283a 	ret

00013580 <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
   13580:	defffa04 	addi	sp,sp,-24
   13584:	df000515 	stw	fp,20(sp)
   13588:	df000504 	addi	fp,sp,20
   1358c:	e13ffd15 	stw	r4,-12(fp)
   13590:	e17ffe15 	stw	r5,-8(fp)
   13594:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   13598:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
   1359c:	e0bffd17 	ldw	r2,-12(fp)
   135a0:	e0bffc15 	stw	r2,-16(fp)

  *number_of_regions = flash->number_of_regions;
   135a4:	e0bffc17 	ldw	r2,-16(fp)
   135a8:	10c00c17 	ldw	r3,48(r2)
   135ac:	e0bfff17 	ldw	r2,-4(fp)
   135b0:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
   135b4:	e0bffc17 	ldw	r2,-16(fp)
   135b8:	10800c17 	ldw	r2,48(r2)
   135bc:	1000031e 	bne	r2,zero,135cc <alt_flash_cfi_get_info+0x4c>
  {
    ret_code = -EIO;
   135c0:	00bffec4 	movi	r2,-5
   135c4:	e0bffb15 	stw	r2,-20(fp)
   135c8:	00000b06 	br	135f8 <alt_flash_cfi_get_info+0x78>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   135cc:	e0bffc17 	ldw	r2,-16(fp)
   135d0:	10800c17 	ldw	r2,48(r2)
   135d4:	10800250 	cmplti	r2,r2,9
   135d8:	1000031e 	bne	r2,zero,135e8 <alt_flash_cfi_get_info+0x68>
  {
    ret_code = -ENOMEM;
   135dc:	00bffd04 	movi	r2,-12
   135e0:	e0bffb15 	stw	r2,-20(fp)
   135e4:	00000406 	br	135f8 <alt_flash_cfi_get_info+0x78>
  }
  else
  {
    *info = &flash->region_info[0];
   135e8:	e0bffc17 	ldw	r2,-16(fp)
   135ec:	10c00d04 	addi	r3,r2,52
   135f0:	e0bffe17 	ldw	r2,-8(fp)
   135f4:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
   135f8:	e0bffb17 	ldw	r2,-20(fp)
}
   135fc:	e037883a 	mov	sp,fp
   13600:	df000017 	ldw	fp,0(sp)
   13604:	dec00104 	addi	sp,sp,4
   13608:	f800283a 	ret

0001360c <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
   1360c:	defff904 	addi	sp,sp,-28
   13610:	dfc00615 	stw	ra,24(sp)
   13614:	df000515 	stw	fp,20(sp)
   13618:	df000504 	addi	fp,sp,20
   1361c:	e13ffc15 	stw	r4,-16(fp)
   13620:	e17ffd15 	stw	r5,-12(fp)
   13624:	e1bffe15 	stw	r6,-8(fp)
   13628:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1362c:	e0bffc17 	ldw	r2,-16(fp)
   13630:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
   13634:	e0bffb17 	ldw	r2,-20(fp)
   13638:	10c00a17 	ldw	r3,40(r2)
   1363c:	e0bffd17 	ldw	r2,-12(fp)
   13640:	1885883a 	add	r2,r3,r2
   13644:	e0ffff17 	ldw	r3,-4(fp)
   13648:	180d883a 	mov	r6,r3
   1364c:	100b883a 	mov	r5,r2
   13650:	e13ffe17 	ldw	r4,-8(fp)
   13654:	00082d40 	call	82d4 <memcpy>
  return 0;
   13658:	0005883a 	mov	r2,zero
}
   1365c:	e037883a 	mov	sp,fp
   13660:	dfc00117 	ldw	ra,4(sp)
   13664:	df000017 	ldw	fp,0(sp)
   13668:	dec00204 	addi	sp,sp,8
   1366c:	f800283a 	ret

00013670 <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
   13670:	defffa04 	addi	sp,sp,-24
   13674:	df000515 	stw	fp,20(sp)
   13678:	df000504 	addi	fp,sp,20
   1367c:	e13ffd15 	stw	r4,-12(fp)
   13680:	e17ffe15 	stw	r5,-8(fp)
   13684:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
   13688:	e0bffd17 	ldw	r2,-12(fp)
   1368c:	10802f17 	ldw	r2,188(r2)
   13690:	10800058 	cmpnei	r2,r2,1
   13694:	1000091e 	bne	r2,zero,136bc <alt_write_value_to_flash+0x4c>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
   13698:	e0bffd17 	ldw	r2,-12(fp)
   1369c:	10c00a17 	ldw	r3,40(r2)
   136a0:	e0bffe17 	ldw	r2,-8(fp)
   136a4:	1885883a 	add	r2,r3,r2
   136a8:	e0ffff17 	ldw	r3,-4(fp)
   136ac:	18c00003 	ldbu	r3,0(r3)
   136b0:	18c03fcc 	andi	r3,r3,255
   136b4:	10c00025 	stbio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   136b8:	00003f06 	br	137b8 <alt_write_value_to_flash+0x148>

  if (flash->mode_width == 1)
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
  }
  else if (flash->mode_width == 2)
   136bc:	e0bffd17 	ldw	r2,-12(fp)
   136c0:	10802f17 	ldw	r2,188(r2)
   136c4:	10800098 	cmpnei	r2,r2,2
   136c8:	1000141e 	bne	r2,zero,1371c <alt_write_value_to_flash+0xac>
  {
    half_word_value = (alt_u16)(*src_addr);
   136cc:	e0bfff17 	ldw	r2,-4(fp)
   136d0:	10800003 	ldbu	r2,0(r2)
   136d4:	10803fcc 	andi	r2,r2,255
   136d8:	e0bffb0d 	sth	r2,-20(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
   136dc:	e0bfff17 	ldw	r2,-4(fp)
   136e0:	10800044 	addi	r2,r2,1
   136e4:	10800003 	ldbu	r2,0(r2)
   136e8:	10803fcc 	andi	r2,r2,255
   136ec:	1004923a 	slli	r2,r2,8
   136f0:	1007883a 	mov	r3,r2
   136f4:	e0bffb0b 	ldhu	r2,-20(fp)
   136f8:	1884b03a 	or	r2,r3,r2
   136fc:	e0bffb0d 	sth	r2,-20(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
   13700:	e0bffd17 	ldw	r2,-12(fp)
   13704:	10c00a17 	ldw	r3,40(r2)
   13708:	e0bffe17 	ldw	r2,-8(fp)
   1370c:	1885883a 	add	r2,r3,r2
   13710:	e0fffb0b 	ldhu	r3,-20(fp)
   13714:	10c0002d 	sthio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   13718:	00002706 	br	137b8 <alt_write_value_to_flash+0x148>
  {
    half_word_value = (alt_u16)(*src_addr);
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
  }
  else if (flash->mode_width == 4)
   1371c:	e0bffd17 	ldw	r2,-12(fp)
   13720:	10802f17 	ldw	r2,188(r2)
   13724:	10800118 	cmpnei	r2,r2,4
   13728:	1000231e 	bne	r2,zero,137b8 <alt_write_value_to_flash+0x148>
  {
    word_value = (alt_u32)(*src_addr);
   1372c:	e0bfff17 	ldw	r2,-4(fp)
   13730:	10800003 	ldbu	r2,0(r2)
   13734:	10803fcc 	andi	r2,r2,255
   13738:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
   1373c:	e0bfff17 	ldw	r2,-4(fp)
   13740:	10800044 	addi	r2,r2,1
   13744:	10800003 	ldbu	r2,0(r2)
   13748:	10803fcc 	andi	r2,r2,255
   1374c:	1004923a 	slli	r2,r2,8
   13750:	e0fffc17 	ldw	r3,-16(fp)
   13754:	1884b03a 	or	r2,r3,r2
   13758:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
   1375c:	e0bfff17 	ldw	r2,-4(fp)
   13760:	10800084 	addi	r2,r2,2
   13764:	10800003 	ldbu	r2,0(r2)
   13768:	10803fcc 	andi	r2,r2,255
   1376c:	1004943a 	slli	r2,r2,16
   13770:	e0fffc17 	ldw	r3,-16(fp)
   13774:	1884b03a 	or	r2,r3,r2
   13778:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
   1377c:	e0bfff17 	ldw	r2,-4(fp)
   13780:	108000c4 	addi	r2,r2,3
   13784:	10800003 	ldbu	r2,0(r2)
   13788:	10803fcc 	andi	r2,r2,255
   1378c:	1004963a 	slli	r2,r2,24
   13790:	e0fffc17 	ldw	r3,-16(fp)
   13794:	1884b03a 	or	r2,r3,r2
   13798:	e0bffc15 	stw	r2,-16(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
   1379c:	e0bffd17 	ldw	r2,-12(fp)
   137a0:	10c00a17 	ldw	r3,40(r2)
   137a4:	e0bffe17 	ldw	r2,-8(fp)
   137a8:	1885883a 	add	r2,r3,r2
   137ac:	e0fffc17 	ldw	r3,-16(fp)
   137b0:	10c00035 	stwio	r3,0(r2)
  }

  return;
   137b4:	0001883a 	nop
   137b8:	0001883a 	nop
}
   137bc:	e037883a 	mov	sp,fp
   137c0:	df000017 	ldw	fp,0(sp)
   137c4:	dec00104 	addi	sp,sp,4
   137c8:	f800283a 	ret

000137cc <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
   137cc:	defff304 	addi	sp,sp,-52
   137d0:	dfc00c15 	stw	ra,48(sp)
   137d4:	df000b15 	stw	fp,44(sp)
   137d8:	df000b04 	addi	fp,sp,44
   137dc:	e13ffc15 	stw	r4,-16(fp)
   137e0:	e17ffd15 	stw	r5,-12(fp)
   137e4:	e1bffe15 	stw	r6,-8(fp)
   137e8:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
   137ec:	e03ff515 	stw	zero,-44(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   137f0:	e0bffc17 	ldw	r2,-16(fp)
   137f4:	10c00a17 	ldw	r3,40(r2)
   137f8:	e0bffd17 	ldw	r2,-12(fp)
   137fc:	1885883a 	add	r2,r3,r2
   13800:	1007883a 	mov	r3,r2
                      flash->mode_width);
   13804:	e0bffc17 	ldw	r2,-16(fp)
   13808:	10802f17 	ldw	r2,188(r2)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   1380c:	1889283a 	div	r4,r3,r2
   13810:	2085383a 	mul	r2,r4,r2
   13814:	1885c83a 	sub	r2,r3,r2
   13818:	e0bff815 	stw	r2,-32(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
   1381c:	e0bff817 	ldw	r2,-32(fp)
   13820:	10003b26 	beq	r2,zero,13910 <alt_flash_program_block+0x144>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
   13824:	e0bffc17 	ldw	r2,-16(fp)
   13828:	10c02f17 	ldw	r3,188(r2)
   1382c:	e0bff817 	ldw	r2,-32(fp)
   13830:	1885c83a 	sub	r2,r3,r2
   13834:	e0bff915 	stw	r2,-28(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   13838:	e03ff615 	stw	zero,-40(fp)
   1383c:	00001206 	br	13888 <alt_flash_program_block+0xbc>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
   13840:	e0bffc17 	ldw	r2,-16(fp)
   13844:	10800a17 	ldw	r2,40(r2)
   13848:	e13ffd17 	ldw	r4,-12(fp)
   1384c:	e0fff817 	ldw	r3,-32(fp)
   13850:	20c9c83a 	sub	r4,r4,r3
   13854:	e0fff617 	ldw	r3,-40(fp)
   13858:	20c7883a 	add	r3,r4,r3
   1385c:	10c5883a 	add	r2,r2,r3
   13860:	10800023 	ldbuio	r2,0(r2)
   13864:	10803fcc 	andi	r2,r2,255
   13868:	1009883a 	mov	r4,r2
   1386c:	e0fffb04 	addi	r3,fp,-20
   13870:	e0bff617 	ldw	r2,-40(fp)
   13874:	1885883a 	add	r2,r3,r2
   13878:	11000005 	stb	r4,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   1387c:	e0bff617 	ldw	r2,-40(fp)
   13880:	10800044 	addi	r2,r2,1
   13884:	e0bff615 	stw	r2,-40(fp)
   13888:	e0fff617 	ldw	r3,-40(fp)
   1388c:	e0bff817 	ldw	r2,-32(fp)
   13890:	18bfeb16 	blt	r3,r2,13840 <__alt_data_end+0xf0013840>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   13894:	e03ff615 	stw	zero,-40(fp)
   13898:	00000d06 	br	138d0 <alt_flash_program_block+0x104>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
   1389c:	e0fff817 	ldw	r3,-32(fp)
   138a0:	e0bff617 	ldw	r2,-40(fp)
   138a4:	1885883a 	add	r2,r3,r2
   138a8:	e0fff617 	ldw	r3,-40(fp)
   138ac:	e13ffe17 	ldw	r4,-8(fp)
   138b0:	20c7883a 	add	r3,r4,r3
   138b4:	18c00003 	ldbu	r3,0(r3)
   138b8:	e13ffb04 	addi	r4,fp,-20
   138bc:	2085883a 	add	r2,r4,r2
   138c0:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   138c4:	e0bff617 	ldw	r2,-40(fp)
   138c8:	10800044 	addi	r2,r2,1
   138cc:	e0bff615 	stw	r2,-40(fp)
   138d0:	e0fff617 	ldw	r3,-40(fp)
   138d4:	e0bff917 	ldw	r2,-28(fp)
   138d8:	18bff016 	blt	r3,r2,1389c <__alt_data_end+0xf001389c>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
   138dc:	e0fffd17 	ldw	r3,-12(fp)
   138e0:	e0bff817 	ldw	r2,-32(fp)
   138e4:	1887c83a 	sub	r3,r3,r2
   138e8:	e13ffb04 	addi	r4,fp,-20
   138ec:	e0800217 	ldw	r2,8(fp)
   138f0:	200d883a 	mov	r6,r4
   138f4:	180b883a 	mov	r5,r3
   138f8:	e13ffc17 	ldw	r4,-16(fp)
   138fc:	103ee83a 	callr	r2
   13900:	e0bff515 	stw	r2,-44(fp)
    i = unaligned_bytes;
   13904:	e0bff917 	ldw	r2,-28(fp)
   13908:	e0bff615 	stw	r2,-40(fp)
   1390c:	00000106 	br	13914 <alt_flash_program_block+0x148>
  }
  else
  {
    i = 0;
   13910:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
   13914:	e0fffd17 	ldw	r3,-12(fp)
   13918:	e0bfff17 	ldw	r2,-4(fp)
   1391c:	1885883a 	add	r2,r3,r2
   13920:	e0fffc17 	ldw	r3,-16(fp)
   13924:	18c02f17 	ldw	r3,188(r3)
   13928:	10c9283a 	div	r4,r2,r3
   1392c:	20c7383a 	mul	r3,r4,r3
   13930:	10c5c83a 	sub	r2,r2,r3
   13934:	e0bffa15 	stw	r2,-24(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   13938:	00001106 	br	13980 <alt_flash_program_block+0x1b4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
   1393c:	e0fffd17 	ldw	r3,-12(fp)
   13940:	e0bff617 	ldw	r2,-40(fp)
   13944:	1889883a 	add	r4,r3,r2
   13948:	e0bff617 	ldw	r2,-40(fp)
   1394c:	e0fffe17 	ldw	r3,-8(fp)
   13950:	1887883a 	add	r3,r3,r2
   13954:	e0800217 	ldw	r2,8(fp)
   13958:	180d883a 	mov	r6,r3
   1395c:	200b883a 	mov	r5,r4
   13960:	e13ffc17 	ldw	r4,-16(fp)
   13964:	103ee83a 	callr	r2
   13968:	e0bff515 	stw	r2,-44(fp)
    i += flash->mode_width;     
   1396c:	e0bffc17 	ldw	r2,-16(fp)
   13970:	10802f17 	ldw	r2,188(r2)
   13974:	e0fff617 	ldw	r3,-40(fp)
   13978:	1885883a 	add	r2,r3,r2
   1397c:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   13980:	e0bff517 	ldw	r2,-44(fp)
   13984:	1000051e 	bne	r2,zero,1399c <alt_flash_program_block+0x1d0>
   13988:	e0ffff17 	ldw	r3,-4(fp)
   1398c:	e0bffa17 	ldw	r2,-24(fp)
   13990:	1885c83a 	sub	r2,r3,r2
   13994:	e0fff617 	ldw	r3,-40(fp)
   13998:	18bfe816 	blt	r3,r2,1393c <__alt_data_end+0xf001393c>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
   1399c:	e0bffa17 	ldw	r2,-24(fp)
   139a0:	10003c26 	beq	r2,zero,13a94 <alt_flash_program_block+0x2c8>
   139a4:	e0bff517 	ldw	r2,-44(fp)
   139a8:	10003a1e 	bne	r2,zero,13a94 <alt_flash_program_block+0x2c8>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
   139ac:	e0bffc17 	ldw	r2,-16(fp)
   139b0:	10c02f17 	ldw	r3,188(r2)
   139b4:	e0bffa17 	ldw	r2,-24(fp)
   139b8:	1885c83a 	sub	r2,r3,r2
   139bc:	e0bff815 	stw	r2,-32(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
   139c0:	e03ff715 	stw	zero,-36(fp)
   139c4:	00000d06 	br	139fc <alt_flash_program_block+0x230>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
   139c8:	e0fff617 	ldw	r3,-40(fp)
   139cc:	e0bff717 	ldw	r2,-36(fp)
   139d0:	1885883a 	add	r2,r3,r2
   139d4:	e0fffe17 	ldw	r3,-8(fp)
   139d8:	1885883a 	add	r2,r3,r2
   139dc:	10c00003 	ldbu	r3,0(r2)
   139e0:	e13ffb04 	addi	r4,fp,-20
   139e4:	e0bff717 	ldw	r2,-36(fp)
   139e8:	2085883a 	add	r2,r4,r2
   139ec:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
   139f0:	e0bff717 	ldw	r2,-36(fp)
   139f4:	10800044 	addi	r2,r2,1
   139f8:	e0bff715 	stw	r2,-36(fp)
   139fc:	e0fff717 	ldw	r3,-36(fp)
   13a00:	e0bffa17 	ldw	r2,-24(fp)
   13a04:	18bff016 	blt	r3,r2,139c8 <__alt_data_end+0xf00139c8>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   13a08:	e03ff715 	stw	zero,-36(fp)
   13a0c:	00001406 	br	13a60 <alt_flash_program_block+0x294>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
   13a10:	e0fffa17 	ldw	r3,-24(fp)
   13a14:	e0bff717 	ldw	r2,-36(fp)
   13a18:	1885883a 	add	r2,r3,r2
   13a1c:	e0fffc17 	ldw	r3,-16(fp)
   13a20:	18c00a17 	ldw	r3,40(r3)
   13a24:	e17ffd17 	ldw	r5,-12(fp)
   13a28:	e13fff17 	ldw	r4,-4(fp)
   13a2c:	290b883a 	add	r5,r5,r4
   13a30:	e13ff717 	ldw	r4,-36(fp)
   13a34:	2909883a 	add	r4,r5,r4
   13a38:	1907883a 	add	r3,r3,r4
   13a3c:	18c00023 	ldbuio	r3,0(r3)
   13a40:	18c03fcc 	andi	r3,r3,255
   13a44:	1809883a 	mov	r4,r3
   13a48:	e0fffb04 	addi	r3,fp,-20
   13a4c:	1885883a 	add	r2,r3,r2
   13a50:	11000005 	stb	r4,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   13a54:	e0bff717 	ldw	r2,-36(fp)
   13a58:	10800044 	addi	r2,r2,1
   13a5c:	e0bff715 	stw	r2,-36(fp)
   13a60:	e0fff717 	ldw	r3,-36(fp)
   13a64:	e0bff817 	ldw	r2,-32(fp)
   13a68:	18bfe916 	blt	r3,r2,13a10 <__alt_data_end+0xf0013a10>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
   13a6c:	e0fffd17 	ldw	r3,-12(fp)
   13a70:	e0bff617 	ldw	r2,-40(fp)
   13a74:	1887883a 	add	r3,r3,r2
   13a78:	e13ffb04 	addi	r4,fp,-20
   13a7c:	e0800217 	ldw	r2,8(fp)
   13a80:	200d883a 	mov	r6,r4
   13a84:	180b883a 	mov	r5,r3
   13a88:	e13ffc17 	ldw	r4,-16(fp)
   13a8c:	103ee83a 	callr	r2
   13a90:	e0bff515 	stw	r2,-44(fp)
  }

  return ret_code;
   13a94:	e0bff517 	ldw	r2,-44(fp)
}
   13a98:	e037883a 	mov	sp,fp
   13a9c:	dfc00117 	ldw	ra,4(sp)
   13aa0:	df000017 	ldw	fp,0(sp)
   13aa4:	dec00204 	addi	sp,sp,8
   13aa8:	f800283a 	ret

00013aac <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
   13aac:	defffd04 	addi	sp,sp,-12
   13ab0:	df000215 	stw	fp,8(sp)
   13ab4:	df000204 	addi	fp,sp,8
   13ab8:	e13ffe15 	stw	r4,-8(fp)
   13abc:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
   13ac0:	e0bffe17 	ldw	r2,-8(fp)
   13ac4:	10c00a17 	ldw	r3,40(r2)
   13ac8:	e0bfff17 	ldw	r2,-4(fp)
   13acc:	1885883a 	add	r2,r3,r2
   13ad0:	10800023 	ldbuio	r2,0(r2)
   13ad4:	10803fcc 	andi	r2,r2,255
}
   13ad8:	e037883a 	mov	sp,fp
   13adc:	df000017 	ldw	fp,0(sp)
   13ae0:	dec00104 	addi	sp,sp,4
   13ae4:	f800283a 	ret

00013ae8 <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
   13ae8:	defffd04 	addi	sp,sp,-12
   13aec:	df000215 	stw	fp,8(sp)
   13af0:	df000204 	addi	fp,sp,8
   13af4:	e13ffe15 	stw	r4,-8(fp)
   13af8:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
   13afc:	e0bffe17 	ldw	r2,-8(fp)
   13b00:	10c00a17 	ldw	r3,40(r2)
   13b04:	e0bfff17 	ldw	r2,-4(fp)
   13b08:	1085883a 	add	r2,r2,r2
   13b0c:	1885883a 	add	r2,r3,r2
   13b10:	1080002b 	ldhuio	r2,0(r2)
   13b14:	10bfffcc 	andi	r2,r2,65535
}
   13b18:	e037883a 	mov	sp,fp
   13b1c:	df000017 	ldw	fp,0(sp)
   13b20:	dec00104 	addi	sp,sp,4
   13b24:	f800283a 	ret

00013b28 <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
   13b28:	defffd04 	addi	sp,sp,-12
   13b2c:	df000215 	stw	fp,8(sp)
   13b30:	df000204 	addi	fp,sp,8
   13b34:	e13ffe15 	stw	r4,-8(fp)
   13b38:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
   13b3c:	e0bffe17 	ldw	r2,-8(fp)
   13b40:	10c00a17 	ldw	r3,40(r2)
   13b44:	e0bfff17 	ldw	r2,-4(fp)
   13b48:	1085883a 	add	r2,r2,r2
   13b4c:	1085883a 	add	r2,r2,r2
   13b50:	1885883a 	add	r2,r3,r2
   13b54:	10800037 	ldwio	r2,0(r2)
}
   13b58:	e037883a 	mov	sp,fp
   13b5c:	df000017 	ldw	fp,0(sp)
   13b60:	dec00104 	addi	sp,sp,4
   13b64:	f800283a 	ret

00013b68 <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   13b68:	defffc04 	addi	sp,sp,-16
   13b6c:	df000315 	stw	fp,12(sp)
   13b70:	df000304 	addi	fp,sp,12
   13b74:	e13ffd15 	stw	r4,-12(fp)
   13b78:	e17ffe15 	stw	r5,-8(fp)
   13b7c:	3005883a 	mov	r2,r6
   13b80:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
   13b84:	e0bffe17 	ldw	r2,-8(fp)
   13b88:	e0fffd17 	ldw	r3,-12(fp)
   13b8c:	1885883a 	add	r2,r3,r2
   13b90:	e0ffff03 	ldbu	r3,-4(fp)
   13b94:	10c00025 	stbio	r3,0(r2)
  return;
   13b98:	0001883a 	nop
}
   13b9c:	e037883a 	mov	sp,fp
   13ba0:	df000017 	ldw	fp,0(sp)
   13ba4:	dec00104 	addi	sp,sp,4
   13ba8:	f800283a 	ret

00013bac <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   13bac:	defffc04 	addi	sp,sp,-16
   13bb0:	df000315 	stw	fp,12(sp)
   13bb4:	df000304 	addi	fp,sp,12
   13bb8:	e13ffd15 	stw	r4,-12(fp)
   13bbc:	e17ffe15 	stw	r5,-8(fp)
   13bc0:	3005883a 	mov	r2,r6
   13bc4:	e0bfff05 	stb	r2,-4(fp)
  if (offset % 2)
   13bc8:	e0bffe17 	ldw	r2,-8(fp)
   13bcc:	1080004c 	andi	r2,r2,1
   13bd0:	10000826 	beq	r2,zero,13bf4 <alt_write_flash_command_16bit_device_8bit_mode+0x48>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
   13bd4:	e0bffe17 	ldw	r2,-8(fp)
   13bd8:	1085883a 	add	r2,r2,r2
   13bdc:	1007883a 	mov	r3,r2
   13be0:	e0bffd17 	ldw	r2,-12(fp)
   13be4:	10c5883a 	add	r2,r2,r3
   13be8:	e0ffff03 	ldbu	r3,-4(fp)
   13bec:	10c00025 	stbio	r3,0(r2)
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
  }
  return;
   13bf0:	00000806 	br	13c14 <alt_write_flash_command_16bit_device_8bit_mode+0x68>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
   13bf4:	e0bffe17 	ldw	r2,-8(fp)
   13bf8:	1085883a 	add	r2,r2,r2
   13bfc:	10800044 	addi	r2,r2,1
   13c00:	e0fffd17 	ldw	r3,-12(fp)
   13c04:	1885883a 	add	r2,r3,r2
   13c08:	e0ffff03 	ldbu	r3,-4(fp)
   13c0c:	10c00025 	stbio	r3,0(r2)
  }
  return;
   13c10:	0001883a 	nop
}
   13c14:	e037883a 	mov	sp,fp
   13c18:	df000017 	ldw	fp,0(sp)
   13c1c:	dec00104 	addi	sp,sp,4
   13c20:	f800283a 	ret

00013c24 <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   13c24:	defffc04 	addi	sp,sp,-16
   13c28:	df000315 	stw	fp,12(sp)
   13c2c:	df000304 	addi	fp,sp,12
   13c30:	e13ffd15 	stw	r4,-12(fp)
   13c34:	e17ffe15 	stw	r5,-8(fp)
   13c38:	3005883a 	mov	r2,r6
   13c3c:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
   13c40:	e0bffe17 	ldw	r2,-8(fp)
   13c44:	1085883a 	add	r2,r2,r2
   13c48:	1085883a 	add	r2,r2,r2
   13c4c:	1007883a 	mov	r3,r2
   13c50:	e0bffd17 	ldw	r2,-12(fp)
   13c54:	10c5883a 	add	r2,r2,r3
   13c58:	e0ffff03 	ldbu	r3,-4(fp)
   13c5c:	10c00025 	stbio	r3,0(r2)
  return;
   13c60:	0001883a 	nop
}
   13c64:	e037883a 	mov	sp,fp
   13c68:	df000017 	ldw	fp,0(sp)
   13c6c:	dec00104 	addi	sp,sp,4
   13c70:	f800283a 	ret

00013c74 <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   13c74:	defffc04 	addi	sp,sp,-16
   13c78:	df000315 	stw	fp,12(sp)
   13c7c:	df000304 	addi	fp,sp,12
   13c80:	e13ffd15 	stw	r4,-12(fp)
   13c84:	e17ffe15 	stw	r5,-8(fp)
   13c88:	3005883a 	mov	r2,r6
   13c8c:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
   13c90:	e0bffe17 	ldw	r2,-8(fp)
   13c94:	1085883a 	add	r2,r2,r2
   13c98:	1007883a 	mov	r3,r2
   13c9c:	e0bffd17 	ldw	r2,-12(fp)
   13ca0:	10c5883a 	add	r2,r2,r3
   13ca4:	e0ffff03 	ldbu	r3,-4(fp)
   13ca8:	10c0002d 	sthio	r3,0(r2)
  return;
   13cac:	0001883a 	nop
}
   13cb0:	e037883a 	mov	sp,fp
   13cb4:	df000017 	ldw	fp,0(sp)
   13cb8:	dec00104 	addi	sp,sp,4
   13cbc:	f800283a 	ret

00013cc0 <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   13cc0:	defffc04 	addi	sp,sp,-16
   13cc4:	df000315 	stw	fp,12(sp)
   13cc8:	df000304 	addi	fp,sp,12
   13ccc:	e13ffd15 	stw	r4,-12(fp)
   13cd0:	e17ffe15 	stw	r5,-8(fp)
   13cd4:	3005883a 	mov	r2,r6
   13cd8:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
   13cdc:	e0bffe17 	ldw	r2,-8(fp)
   13ce0:	1085883a 	add	r2,r2,r2
   13ce4:	1085883a 	add	r2,r2,r2
   13ce8:	1007883a 	mov	r3,r2
   13cec:	e0bffd17 	ldw	r2,-12(fp)
   13cf0:	10c5883a 	add	r2,r2,r3
   13cf4:	e0ffff03 	ldbu	r3,-4(fp)
   13cf8:	10c0002d 	sthio	r3,0(r2)
  return;
   13cfc:	0001883a 	nop
}
   13d00:	e037883a 	mov	sp,fp
   13d04:	df000017 	ldw	fp,0(sp)
   13d08:	dec00104 	addi	sp,sp,4
   13d0c:	f800283a 	ret

00013d10 <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
   13d10:	defffc04 	addi	sp,sp,-16
   13d14:	df000315 	stw	fp,12(sp)
   13d18:	df000304 	addi	fp,sp,12
   13d1c:	e13ffd15 	stw	r4,-12(fp)
   13d20:	e17ffe15 	stw	r5,-8(fp)
   13d24:	3005883a 	mov	r2,r6
   13d28:	e0bfff05 	stb	r2,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
   13d2c:	e0bffe17 	ldw	r2,-8(fp)
   13d30:	1085883a 	add	r2,r2,r2
   13d34:	1085883a 	add	r2,r2,r2
   13d38:	1007883a 	mov	r3,r2
   13d3c:	e0bffd17 	ldw	r2,-12(fp)
   13d40:	10c5883a 	add	r2,r2,r3
   13d44:	e0ffff03 	ldbu	r3,-4(fp)
   13d48:	10c00035 	stwio	r3,0(r2)
  return;
   13d4c:	0001883a 	nop
}
   13d50:	e037883a 	mov	sp,fp
   13d54:	df000017 	ldw	fp,0(sp)
   13d58:	dec00104 	addi	sp,sp,4
   13d5c:	f800283a 	ret

00013d60 <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
   13d60:	defffd04 	addi	sp,sp,-12
   13d64:	df000215 	stw	fp,8(sp)
   13d68:	df000204 	addi	fp,sp,8
   13d6c:	e13ffe15 	stw	r4,-8(fp)
   13d70:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
   13d74:	e0bfff17 	ldw	r2,-4(fp)
   13d78:	10c03fcc 	andi	r3,r2,255
   13d7c:	e0bffe17 	ldw	r2,-8(fp)
   13d80:	10c00025 	stbio	r3,0(r2)
  return;
   13d84:	0001883a 	nop
}
   13d88:	e037883a 	mov	sp,fp
   13d8c:	df000017 	ldw	fp,0(sp)
   13d90:	dec00104 	addi	sp,sp,4
   13d94:	f800283a 	ret

00013d98 <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
   13d98:	defffd04 	addi	sp,sp,-12
   13d9c:	df000215 	stw	fp,8(sp)
   13da0:	df000204 	addi	fp,sp,8
   13da4:	e13ffe15 	stw	r4,-8(fp)
   13da8:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
   13dac:	e0bfff17 	ldw	r2,-4(fp)
   13db0:	10ffffcc 	andi	r3,r2,65535
   13db4:	e0bffe17 	ldw	r2,-8(fp)
   13db8:	10c0002d 	sthio	r3,0(r2)
  return;
   13dbc:	0001883a 	nop
}
   13dc0:	e037883a 	mov	sp,fp
   13dc4:	df000017 	ldw	fp,0(sp)
   13dc8:	dec00104 	addi	sp,sp,4
   13dcc:	f800283a 	ret

00013dd0 <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
   13dd0:	defffd04 	addi	sp,sp,-12
   13dd4:	df000215 	stw	fp,8(sp)
   13dd8:	df000204 	addi	fp,sp,8
   13ddc:	e13ffe15 	stw	r4,-8(fp)
   13de0:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
   13de4:	e0ffff17 	ldw	r3,-4(fp)
   13de8:	e0bffe17 	ldw	r2,-8(fp)
   13dec:	10c00035 	stwio	r3,0(r2)
  return;
   13df0:	0001883a 	nop
}
   13df4:	e037883a 	mov	sp,fp
   13df8:	df000017 	ldw	fp,0(sp)
   13dfc:	dec00104 	addi	sp,sp,4
   13e00:	f800283a 	ret

00013e04 <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
   13e04:	defffd04 	addi	sp,sp,-12
   13e08:	df000215 	stw	fp,8(sp)
   13e0c:	df000204 	addi	fp,sp,8
   13e10:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   13e14:	e03ffe15 	stw	zero,-8(fp)
  
  switch(flash->mode_width)
   13e18:	e0bfff17 	ldw	r2,-4(fp)
   13e1c:	10802f17 	ldw	r2,188(r2)
   13e20:	10c000a0 	cmpeqi	r3,r2,2
   13e24:	1800231e 	bne	r3,zero,13eb4 <alt_set_flash_width_func+0xb0>
   13e28:	10c00120 	cmpeqi	r3,r2,4
   13e2c:	1800371e 	bne	r3,zero,13f0c <alt_set_flash_width_func+0x108>
   13e30:	10800060 	cmpeqi	r2,r2,1
   13e34:	10003e26 	beq	r2,zero,13f30 <alt_set_flash_width_func+0x12c>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
   13e38:	e0ffff17 	ldw	r3,-4(fp)
   13e3c:	00800074 	movhi	r2,1
   13e40:	108f5804 	addi	r2,r2,15712
   13e44:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 1)
   13e48:	e0bfff17 	ldw	r2,-4(fp)
   13e4c:	10803017 	ldw	r2,192(r2)
   13e50:	10800058 	cmpnei	r2,r2,1
   13e54:	1000051e 	bne	r2,zero,13e6c <alt_set_flash_width_func+0x68>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
   13e58:	e0ffff17 	ldw	r3,-4(fp)
   13e5c:	00800074 	movhi	r2,1
   13e60:	108eda04 	addi	r2,r2,15208
   13e64:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   13e68:	00003406 	br	13f3c <alt_set_flash_width_func+0x138>

      if (flash->device_width == 1)
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
      }
      else if (flash->device_width == 2)
   13e6c:	e0bfff17 	ldw	r2,-4(fp)
   13e70:	10803017 	ldw	r2,192(r2)
   13e74:	10800098 	cmpnei	r2,r2,2
   13e78:	1000051e 	bne	r2,zero,13e90 <alt_set_flash_width_func+0x8c>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
   13e7c:	e0ffff17 	ldw	r3,-4(fp)
   13e80:	00800074 	movhi	r2,1
   13e84:	108eeb04 	addi	r2,r2,15276
   13e88:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   13e8c:	00002b06 	br	13f3c <alt_set_flash_width_func+0x138>
      }
      else if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
      }
      else if (flash->device_width == 4)
   13e90:	e0bfff17 	ldw	r2,-4(fp)
   13e94:	10803017 	ldw	r2,192(r2)
   13e98:	10800118 	cmpnei	r2,r2,4
   13e9c:	1000271e 	bne	r2,zero,13f3c <alt_set_flash_width_func+0x138>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
   13ea0:	e0ffff17 	ldw	r3,-4(fp)
   13ea4:	00800074 	movhi	r2,1
   13ea8:	108f0904 	addi	r2,r2,15396
   13eac:	18803415 	stw	r2,208(r3)
      }
      break;
   13eb0:	00002206 	br	13f3c <alt_set_flash_width_func+0x138>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
   13eb4:	e0ffff17 	ldw	r3,-4(fp)
   13eb8:	00800074 	movhi	r2,1
   13ebc:	108f6604 	addi	r2,r2,15768
   13ec0:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 2)
   13ec4:	e0bfff17 	ldw	r2,-4(fp)
   13ec8:	10803017 	ldw	r2,192(r2)
   13ecc:	10800098 	cmpnei	r2,r2,2
   13ed0:	1000051e 	bne	r2,zero,13ee8 <alt_set_flash_width_func+0xe4>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
   13ed4:	e0ffff17 	ldw	r3,-4(fp)
   13ed8:	00800074 	movhi	r2,1
   13edc:	108f1d04 	addi	r2,r2,15476
   13ee0:	18803415 	stw	r2,208(r3)
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   13ee4:	00001706 	br	13f44 <alt_set_flash_width_func+0x140>

      if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
      }
      else if (flash->device_width == 4)
   13ee8:	e0bfff17 	ldw	r2,-4(fp)
   13eec:	10803017 	ldw	r2,192(r2)
   13ef0:	10800118 	cmpnei	r2,r2,4
   13ef4:	1000131e 	bne	r2,zero,13f44 <alt_set_flash_width_func+0x140>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
   13ef8:	e0ffff17 	ldw	r3,-4(fp)
   13efc:	00800074 	movhi	r2,1
   13f00:	108f3004 	addi	r2,r2,15552
   13f04:	18803415 	stw	r2,208(r3)
      }

      break;
   13f08:	00000e06 	br	13f44 <alt_set_flash_width_func+0x140>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
   13f0c:	e0ffff17 	ldw	r3,-4(fp)
   13f10:	00800074 	movhi	r2,1
   13f14:	108f7404 	addi	r2,r2,15824
   13f18:	18803615 	stw	r2,216(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
   13f1c:	e0ffff17 	ldw	r3,-4(fp)
   13f20:	00800074 	movhi	r2,1
   13f24:	108f4404 	addi	r2,r2,15632
   13f28:	18803415 	stw	r2,208(r3)
      break;
   13f2c:	00000606 	br	13f48 <alt_set_flash_width_func+0x144>
    }
    default:
    {
      ret_code = -EACCES;
   13f30:	00bffcc4 	movi	r2,-13
   13f34:	e0bffe15 	stw	r2,-8(fp)
   13f38:	00000306 	br	13f48 <alt_set_flash_width_func+0x144>
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   13f3c:	0001883a 	nop
   13f40:	00000106 	br	13f48 <alt_set_flash_width_func+0x144>
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   13f44:	0001883a 	nop
    {
      ret_code = -EACCES;
    }
  }

  if (!ret_code)
   13f48:	e0bffe17 	ldw	r2,-8(fp)
   13f4c:	1000191e 	bne	r2,zero,13fb4 <alt_set_flash_width_func+0x1b0>
  {
    switch(flash->device_width)
   13f50:	e0bfff17 	ldw	r2,-4(fp)
   13f54:	10803017 	ldw	r2,192(r2)
   13f58:	10c000a0 	cmpeqi	r3,r2,2
   13f5c:	1800091e 	bne	r3,zero,13f84 <alt_set_flash_width_func+0x180>
   13f60:	10c00120 	cmpeqi	r3,r2,4
   13f64:	18000c1e 	bne	r3,zero,13f98 <alt_set_flash_width_func+0x194>
   13f68:	10800060 	cmpeqi	r2,r2,1
   13f6c:	10000f26 	beq	r2,zero,13fac <alt_set_flash_width_func+0x1a8>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
   13f70:	e0ffff17 	ldw	r3,-4(fp)
   13f74:	00800074 	movhi	r2,1
   13f78:	108eab04 	addi	r2,r2,15020
   13f7c:	18803515 	stw	r2,212(r3)
        break;
   13f80:	00000c06 	br	13fb4 <alt_set_flash_width_func+0x1b0>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
   13f84:	e0ffff17 	ldw	r3,-4(fp)
   13f88:	00800074 	movhi	r2,1
   13f8c:	108eba04 	addi	r2,r2,15080
   13f90:	18803515 	stw	r2,212(r3)
        break;
   13f94:	00000706 	br	13fb4 <alt_set_flash_width_func+0x1b0>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
   13f98:	e0ffff17 	ldw	r3,-4(fp)
   13f9c:	00800074 	movhi	r2,1
   13fa0:	108eca04 	addi	r2,r2,15144
   13fa4:	18803515 	stw	r2,212(r3)
        break;
   13fa8:	00000206 	br	13fb4 <alt_set_flash_width_func+0x1b0>
      }
      default:
      {
        ret_code = -EACCES;
   13fac:	00bffcc4 	movi	r2,-13
   13fb0:	e0bffe15 	stw	r2,-8(fp)
      }
    }
  }

  return ret_code;
   13fb4:	e0bffe17 	ldw	r2,-8(fp)
}
   13fb8:	e037883a 	mov	sp,fp
   13fbc:	df000017 	ldw	fp,0(sp)
   13fc0:	dec00104 	addi	sp,sp,4
   13fc4:	f800283a 	ret

00013fc8 <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
   13fc8:	defffd04 	addi	sp,sp,-12
   13fcc:	df000215 	stw	fp,8(sp)
   13fd0:	df000204 	addi	fp,sp,8
   13fd4:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   13fd8:	e03ffe15 	stw	zero,-8(fp)
 
  switch(flash->algorithm)
   13fdc:	e0bfff17 	ldw	r2,-4(fp)
   13fe0:	10802e17 	ldw	r2,184(r2)
   13fe4:	10c000a0 	cmpeqi	r3,r2,2
   13fe8:	1800051e 	bne	r3,zero,14000 <alt_set_flash_algorithm_func+0x38>
   13fec:	10c000e0 	cmpeqi	r3,r2,3
   13ff0:	18000c1e 	bne	r3,zero,14024 <alt_set_flash_algorithm_func+0x5c>
   13ff4:	10800060 	cmpeqi	r2,r2,1
   13ff8:	10000a1e 	bne	r2,zero,14024 <alt_set_flash_algorithm_func+0x5c>
   13ffc:	00001206 	br	14048 <alt_set_flash_algorithm_func+0x80>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
   14000:	e0ffff17 	ldw	r3,-4(fp)
   14004:	008000b4 	movhi	r2,2
   14008:	10a52e04 	addi	r2,r2,-27464
   1400c:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
   14010:	e0ffff17 	ldw	r3,-4(fp)
   14014:	008000b4 	movhi	r2,2
   14018:	10a51404 	addi	r2,r2,-27568
   1401c:	18800915 	stw	r2,36(r3)
      break;
   14020:	00000b06 	br	14050 <alt_set_flash_algorithm_func+0x88>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
   14024:	e0ffff17 	ldw	r3,-4(fp)
   14028:	008000b4 	movhi	r2,2
   1402c:	10a64c04 	addi	r2,r2,-26320
   14030:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
   14034:	e0ffff17 	ldw	r3,-4(fp)
   14038:	008000b4 	movhi	r2,2
   1403c:	10a62c04 	addi	r2,r2,-26448
   14040:	18800915 	stw	r2,36(r3)
      break;
   14044:	00000206 	br	14050 <alt_set_flash_algorithm_func+0x88>
    }
    default:
    {
      ret_code = -EIO;
   14048:	00bffec4 	movi	r2,-5
   1404c:	e0bffe15 	stw	r2,-8(fp)
    }
  } 
  return ret_code;  
   14050:	e0bffe17 	ldw	r2,-8(fp)
}
   14054:	e037883a 	mov	sp,fp
   14058:	df000017 	ldw	fp,0(sp)
   1405c:	dec00104 	addi	sp,sp,4
   14060:	f800283a 	ret

00014064 <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
   14064:	defffb04 	addi	sp,sp,-20
   14068:	dfc00415 	stw	ra,16(sp)
   1406c:	df000315 	stw	fp,12(sp)
   14070:	df000304 	addi	fp,sp,12
   14074:	e13ffe15 	stw	r4,-8(fp)
   14078:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
   1407c:	e0bffe17 	ldw	r2,-8(fp)
   14080:	10803517 	ldw	r2,212(r2)
   14084:	e17fff17 	ldw	r5,-4(fp)
   14088:	e13ffe17 	ldw	r4,-8(fp)
   1408c:	103ee83a 	callr	r2
   14090:	10803fcc 	andi	r2,r2,255
   14094:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
   14098:	e0bffe17 	ldw	r2,-8(fp)
   1409c:	10803517 	ldw	r2,212(r2)
   140a0:	e0ffff17 	ldw	r3,-4(fp)
   140a4:	18c00044 	addi	r3,r3,1
   140a8:	180b883a 	mov	r5,r3
   140ac:	e13ffe17 	ldw	r4,-8(fp)
   140b0:	103ee83a 	callr	r2
   140b4:	10803fcc 	andi	r2,r2,255
   140b8:	1004923a 	slli	r2,r2,8
   140bc:	1007883a 	mov	r3,r2
   140c0:	e0bffd0b 	ldhu	r2,-12(fp)
   140c4:	1884b03a 	or	r2,r3,r2
   140c8:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
   140cc:	e0bffd0b 	ldhu	r2,-12(fp)
}
   140d0:	e037883a 	mov	sp,fp
   140d4:	dfc00117 	ldw	ra,4(sp)
   140d8:	df000017 	ldw	fp,0(sp)
   140dc:	dec00204 	addi	sp,sp,8
   140e0:	f800283a 	ret

000140e4 <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
   140e4:	defff304 	addi	sp,sp,-52
   140e8:	dfc00c15 	stw	ra,48(sp)
   140ec:	df000b15 	stw	fp,44(sp)
   140f0:	df000b04 	addi	fp,sp,44
   140f4:	e13fff15 	stw	r4,-4(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
   140f8:	e03ff715 	stw	zero,-36(fp)
  int   size = 0;
   140fc:	e03ff815 	stw	zero,-32(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
   14100:	e03ff915 	stw	zero,-28(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
   14104:	e13fff17 	ldw	r4,-4(fp)
   14108:	0014e1c0 	call	14e1c <alt_check_primary_table>
   1410c:	e0bff715 	stw	r2,-36(fp)

  if (!ret_code)
   14110:	e0bff717 	ldw	r2,-36(fp)
   14114:	10015f1e 	bne	r2,zero,14694 <alt_read_cfi_table+0x5b0>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
   14118:	e0bfff17 	ldw	r2,-4(fp)
   1411c:	10803517 	ldw	r2,212(r2)
   14120:	014004c4 	movi	r5,19
   14124:	e13fff17 	ldw	r4,-4(fp)
   14128:	103ee83a 	callr	r2
   1412c:	10c03fcc 	andi	r3,r2,255
   14130:	e0bfff17 	ldw	r2,-4(fp)
   14134:	10c02e15 	stw	r3,184(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
   14138:	e0bfff17 	ldw	r2,-4(fp)
   1413c:	10803517 	ldw	r2,212(r2)
   14140:	014007c4 	movi	r5,31
   14144:	e13fff17 	ldw	r4,-4(fp)
   14148:	103ee83a 	callr	r2
   1414c:	10803fcc 	andi	r2,r2,255
   14150:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
   14154:	e0bfff17 	ldw	r2,-4(fp)
   14158:	10803517 	ldw	r2,212(r2)
   1415c:	014008c4 	movi	r5,35
   14160:	e13fff17 	ldw	r4,-4(fp)
   14164:	103ee83a 	callr	r2
   14168:	10803fcc 	andi	r2,r2,255
   1416c:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   14170:	e0bffa17 	ldw	r2,-24(fp)
   14174:	10000226 	beq	r2,zero,14180 <alt_read_cfi_table+0x9c>
   14178:	e0bffb17 	ldw	r2,-20(fp)
   1417c:	1000041e 	bne	r2,zero,14190 <alt_read_cfi_table+0xac>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
   14180:	e0bfff17 	ldw	r2,-4(fp)
   14184:	00c0fa04 	movi	r3,1000
   14188:	10c03115 	stw	r3,196(r2)
   1418c:	00000706 	br	141ac <alt_read_cfi_table+0xc8>
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
   14190:	00c00044 	movi	r3,1
   14194:	e0bffa17 	ldw	r2,-24(fp)
   14198:	1886983a 	sll	r3,r3,r2
   1419c:	e0bffb17 	ldw	r2,-20(fp)
   141a0:	1886983a 	sll	r3,r3,r2
   141a4:	e0bfff17 	ldw	r2,-4(fp)
   141a8:	10c03115 	stw	r3,196(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
   141ac:	e0bfff17 	ldw	r2,-4(fp)
   141b0:	10803517 	ldw	r2,212(r2)
   141b4:	01400844 	movi	r5,33
   141b8:	e13fff17 	ldw	r4,-4(fp)
   141bc:	103ee83a 	callr	r2
   141c0:	10803fcc 	andi	r2,r2,255
   141c4:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
   141c8:	e0bfff17 	ldw	r2,-4(fp)
   141cc:	10803517 	ldw	r2,212(r2)
   141d0:	01400944 	movi	r5,37
   141d4:	e13fff17 	ldw	r4,-4(fp)
   141d8:	103ee83a 	callr	r2
   141dc:	10803fcc 	andi	r2,r2,255
   141e0:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   141e4:	e0bffa17 	ldw	r2,-24(fp)
   141e8:	10000226 	beq	r2,zero,141f4 <alt_read_cfi_table+0x110>
   141ec:	e0bffb17 	ldw	r2,-20(fp)
   141f0:	1000051e 	bne	r2,zero,14208 <alt_read_cfi_table+0x124>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
   141f4:	e0ffff17 	ldw	r3,-4(fp)
   141f8:	00804c74 	movhi	r2,305
   141fc:	108b4004 	addi	r2,r2,11520
   14200:	18803215 	stw	r2,200(r3)
   14204:	00000806 	br	14228 <alt_read_cfi_table+0x144>
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
   14208:	00c00044 	movi	r3,1
   1420c:	e0bffa17 	ldw	r2,-24(fp)
   14210:	1886983a 	sll	r3,r3,r2
   14214:	e0bffb17 	ldw	r2,-20(fp)
   14218:	1884983a 	sll	r2,r3,r2
   1421c:	10c0fa24 	muli	r3,r2,1000
   14220:	e0bfff17 	ldw	r2,-4(fp)
   14224:	10c03215 	stw	r3,200(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
   14228:	e0bfff17 	ldw	r2,-4(fp)
   1422c:	10803517 	ldw	r2,212(r2)
   14230:	014009c4 	movi	r5,39
   14234:	e13fff17 	ldw	r4,-4(fp)
   14238:	103ee83a 	callr	r2
   1423c:	10803fcc 	andi	r2,r2,255
   14240:	00c00044 	movi	r3,1
   14244:	1884983a 	sll	r2,r3,r2
   14248:	e0bffc15 	stw	r2,-16(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
   1424c:	e0bfff17 	ldw	r2,-4(fp)
   14250:	10803517 	ldw	r2,212(r2)
   14254:	01400b04 	movi	r5,44
   14258:	e13fff17 	ldw	r4,-4(fp)
   1425c:	103ee83a 	callr	r2
   14260:	10c03fcc 	andi	r3,r2,255
   14264:	e0bfff17 	ldw	r2,-4(fp)
   14268:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   1426c:	e0bfff17 	ldw	r2,-4(fp)
   14270:	10800c17 	ldw	r2,48(r2)
   14274:	10800250 	cmplti	r2,r2,9
   14278:	1000031e 	bne	r2,zero,14288 <alt_read_cfi_table+0x1a4>
    {
      ret_code = -ENOMEM;
   1427c:	00bffd04 	movi	r2,-12
   14280:	e0bff715 	stw	r2,-36(fp)
   14284:	00006006 	br	14408 <alt_read_cfi_table+0x324>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   14288:	e03ff515 	stw	zero,-44(fp)
   1428c:	00005506 	br	143e4 <alt_read_cfi_table+0x300>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
   14290:	e0bff517 	ldw	r2,-44(fp)
   14294:	1085883a 	add	r2,r2,r2
   14298:	1085883a 	add	r2,r2,r2
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
   1429c:	10800b44 	addi	r2,r2,45
   142a0:	100b883a 	mov	r5,r2
   142a4:	e13fff17 	ldw	r4,-4(fp)
   142a8:	00140640 	call	14064 <alt_read_16bit_query_entry>
   142ac:	10ffffcc 	andi	r3,r2,65535
   142b0:	e13fff17 	ldw	r4,-4(fp)
   142b4:	e0bff517 	ldw	r2,-44(fp)
   142b8:	1004913a 	slli	r2,r2,4
   142bc:	2085883a 	add	r2,r4,r2
   142c0:	10800f04 	addi	r2,r2,60
   142c4:	10c00015 	stw	r3,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
   142c8:	e0ffff17 	ldw	r3,-4(fp)
   142cc:	e0bff517 	ldw	r2,-44(fp)
   142d0:	1004913a 	slli	r2,r2,4
   142d4:	1885883a 	add	r2,r3,r2
   142d8:	10800f04 	addi	r2,r2,60
   142dc:	10800017 	ldw	r2,0(r2)
   142e0:	10c00044 	addi	r3,r2,1
   142e4:	e13fff17 	ldw	r4,-4(fp)
   142e8:	e0bff517 	ldw	r2,-44(fp)
   142ec:	1004913a 	slli	r2,r2,4
   142f0:	2085883a 	add	r2,r4,r2
   142f4:	10800f04 	addi	r2,r2,60
   142f8:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
   142fc:	e0bff517 	ldw	r2,-44(fp)
   14300:	1085883a 	add	r2,r2,r2
   14304:	1085883a 	add	r2,r2,r2
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
   14308:	10800bc4 	addi	r2,r2,47
   1430c:	100b883a 	mov	r5,r2
   14310:	e13fff17 	ldw	r4,-4(fp)
   14314:	00140640 	call	14064 <alt_read_16bit_query_entry>
   14318:	10ffffcc 	andi	r3,r2,65535
   1431c:	e13fff17 	ldw	r4,-4(fp)
   14320:	e0bff517 	ldw	r2,-44(fp)
   14324:	10800104 	addi	r2,r2,4
   14328:	1004913a 	slli	r2,r2,4
   1432c:	2085883a 	add	r2,r4,r2
   14330:	10c00015 	stw	r3,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
   14334:	e0ffff17 	ldw	r3,-4(fp)
   14338:	e0bff517 	ldw	r2,-44(fp)
   1433c:	10800104 	addi	r2,r2,4
   14340:	1004913a 	slli	r2,r2,4
   14344:	1885883a 	add	r2,r3,r2
   14348:	10800017 	ldw	r2,0(r2)
   1434c:	1006923a 	slli	r3,r2,8
   14350:	e13fff17 	ldw	r4,-4(fp)
   14354:	e0bff517 	ldw	r2,-44(fp)
   14358:	10800104 	addi	r2,r2,4
   1435c:	1004913a 	slli	r2,r2,4
   14360:	2085883a 	add	r2,r4,r2
   14364:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].region_size = 
                                    flash->dev.region_info[i].number_of_blocks 
   14368:	e0ffff17 	ldw	r3,-4(fp)
   1436c:	e0bff517 	ldw	r2,-44(fp)
   14370:	1004913a 	slli	r2,r2,4
   14374:	1885883a 	add	r2,r3,r2
   14378:	10800f04 	addi	r2,r2,60
   1437c:	10c00017 	ldw	r3,0(r2)
                                    * flash->dev.region_info[i].block_size;
   14380:	e13fff17 	ldw	r4,-4(fp)
   14384:	e0bff517 	ldw	r2,-44(fp)
   14388:	10800104 	addi	r2,r2,4
   1438c:	1004913a 	slli	r2,r2,4
   14390:	2085883a 	add	r2,r4,r2
   14394:	10800017 	ldw	r2,0(r2)
   14398:	1887383a 	mul	r3,r3,r2
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
        flash->dev.region_info[i].region_size = 
   1439c:	e13fff17 	ldw	r4,-4(fp)
   143a0:	e0bff517 	ldw	r2,-44(fp)
   143a4:	1004913a 	slli	r2,r2,4
   143a8:	2085883a 	add	r2,r4,r2
   143ac:	10800e04 	addi	r2,r2,56
   143b0:	10c00015 	stw	r3,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
   143b4:	e0ffff17 	ldw	r3,-4(fp)
   143b8:	e0bff517 	ldw	r2,-44(fp)
   143bc:	1004913a 	slli	r2,r2,4
   143c0:	1885883a 	add	r2,r3,r2
   143c4:	10800e04 	addi	r2,r2,56
   143c8:	10800017 	ldw	r2,0(r2)
   143cc:	e0fff817 	ldw	r3,-32(fp)
   143d0:	1885883a 	add	r2,r3,r2
   143d4:	e0bff815 	stw	r2,-32(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   143d8:	e0bff517 	ldw	r2,-44(fp)
   143dc:	10800044 	addi	r2,r2,1
   143e0:	e0bff515 	stw	r2,-44(fp)
   143e4:	e0bfff17 	ldw	r2,-4(fp)
   143e8:	10800c17 	ldw	r2,48(r2)
   143ec:	e0fff517 	ldw	r3,-44(fp)
   143f0:	18bfa716 	blt	r3,r2,14290 <__alt_data_end+0xf0014290>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
   143f4:	e0fff817 	ldw	r3,-32(fp)
   143f8:	e0bffc17 	ldw	r2,-16(fp)
   143fc:	18800226 	beq	r3,r2,14408 <alt_read_cfi_table+0x324>
      {
        ret_code = -ENODEV;
   14400:	00bffb44 	movi	r2,-19
   14404:	e0bff715 	stw	r2,-36(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
   14408:	e0bfff17 	ldw	r2,-4(fp)
   1440c:	10803517 	ldw	r2,212(r2)
   14410:	e0ffff17 	ldw	r3,-4(fp)
   14414:	18c03317 	ldw	r3,204(r3)
   14418:	18c003c4 	addi	r3,r3,15
   1441c:	180b883a 	mov	r5,r3
   14420:	e13fff17 	ldw	r4,-4(fp)
   14424:	103ee83a 	callr	r2
   14428:	e0bffd05 	stb	r2,-12(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
   1442c:	e0bfff17 	ldw	r2,-4(fp)
   14430:	10802e17 	ldw	r2,184(r2)
   14434:	10800098 	cmpnei	r2,r2,2
   14438:	1000601e 	bne	r2,zero,145bc <alt_read_cfi_table+0x4d8>
   1443c:	e0bffd03 	ldbu	r2,-12(fp)
   14440:	108000d8 	cmpnei	r2,r2,3
   14444:	10005d1e 	bne	r2,zero,145bc <alt_read_cfi_table+0x4d8>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   14448:	e0bfff17 	ldw	r2,-4(fp)
   1444c:	10800c17 	ldw	r2,48(r2)
   14450:	10bfffc4 	addi	r2,r2,-1
   14454:	e0bff515 	stw	r2,-44(fp)
   14458:	e03ff615 	stw	zero,-40(fp)
   1445c:	00005406 	br	145b0 <alt_read_cfi_table+0x4cc>
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
   14460:	e0ffff17 	ldw	r3,-4(fp)
   14464:	e0bff517 	ldw	r2,-44(fp)
   14468:	1004913a 	slli	r2,r2,4
   1446c:	1885883a 	add	r2,r3,r2
   14470:	10800e04 	addi	r2,r2,56
   14474:	10800017 	ldw	r2,0(r2)
   14478:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
   1447c:	e0ffff17 	ldw	r3,-4(fp)
   14480:	e0bff617 	ldw	r2,-40(fp)
   14484:	1004913a 	slli	r2,r2,4
   14488:	1885883a 	add	r2,r3,r2
   1448c:	10800e04 	addi	r2,r2,56
   14490:	10c00017 	ldw	r3,0(r2)
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
        flash->dev.region_info[i].region_size =  
   14494:	e13fff17 	ldw	r4,-4(fp)
   14498:	e0bff517 	ldw	r2,-44(fp)
   1449c:	1004913a 	slli	r2,r2,4
   144a0:	2085883a 	add	r2,r4,r2
   144a4:	10800e04 	addi	r2,r2,56
   144a8:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
   144ac:	e0ffff17 	ldw	r3,-4(fp)
   144b0:	e0bff617 	ldw	r2,-40(fp)
   144b4:	1004913a 	slli	r2,r2,4
   144b8:	1885883a 	add	r2,r3,r2
   144bc:	10800e04 	addi	r2,r2,56
   144c0:	e0fffe17 	ldw	r3,-8(fp)
   144c4:	10c00015 	stw	r3,0(r2)

        swap = flash->dev.region_info[i].block_size;
   144c8:	e0ffff17 	ldw	r3,-4(fp)
   144cc:	e0bff517 	ldw	r2,-44(fp)
   144d0:	10800104 	addi	r2,r2,4
   144d4:	1004913a 	slli	r2,r2,4
   144d8:	1885883a 	add	r2,r3,r2
   144dc:	10800017 	ldw	r2,0(r2)
   144e0:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
   144e4:	e0ffff17 	ldw	r3,-4(fp)
   144e8:	e0bff617 	ldw	r2,-40(fp)
   144ec:	10800104 	addi	r2,r2,4
   144f0:	1004913a 	slli	r2,r2,4
   144f4:	1885883a 	add	r2,r3,r2
   144f8:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;

        swap = flash->dev.region_info[i].block_size;
        flash->dev.region_info[i].block_size =  
   144fc:	e13fff17 	ldw	r4,-4(fp)
   14500:	e0bff517 	ldw	r2,-44(fp)
   14504:	10800104 	addi	r2,r2,4
   14508:	1004913a 	slli	r2,r2,4
   1450c:	2085883a 	add	r2,r4,r2
   14510:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
   14514:	e0ffff17 	ldw	r3,-4(fp)
   14518:	e0bff617 	ldw	r2,-40(fp)
   1451c:	10800104 	addi	r2,r2,4
   14520:	1004913a 	slli	r2,r2,4
   14524:	1885883a 	add	r2,r3,r2
   14528:	e0fffe17 	ldw	r3,-8(fp)
   1452c:	10c00015 	stw	r3,0(r2)
 
        swap = flash->dev.region_info[i].number_of_blocks;
   14530:	e0ffff17 	ldw	r3,-4(fp)
   14534:	e0bff517 	ldw	r2,-44(fp)
   14538:	1004913a 	slli	r2,r2,4
   1453c:	1885883a 	add	r2,r3,r2
   14540:	10800f04 	addi	r2,r2,60
   14544:	10800017 	ldw	r2,0(r2)
   14548:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].number_of_blocks =  
                                flash->dev.region_info[j].number_of_blocks;
   1454c:	e0ffff17 	ldw	r3,-4(fp)
   14550:	e0bff617 	ldw	r2,-40(fp)
   14554:	1004913a 	slli	r2,r2,4
   14558:	1885883a 	add	r2,r3,r2
   1455c:	10800f04 	addi	r2,r2,60
   14560:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
 
        swap = flash->dev.region_info[i].number_of_blocks;
        flash->dev.region_info[i].number_of_blocks =  
   14564:	e13fff17 	ldw	r4,-4(fp)
   14568:	e0bff517 	ldw	r2,-44(fp)
   1456c:	1004913a 	slli	r2,r2,4
   14570:	2085883a 	add	r2,r4,r2
   14574:	10800f04 	addi	r2,r2,60
   14578:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
   1457c:	e0ffff17 	ldw	r3,-4(fp)
   14580:	e0bff617 	ldw	r2,-40(fp)
   14584:	1004913a 	slli	r2,r2,4
   14588:	1885883a 	add	r2,r3,r2
   1458c:	10800f04 	addi	r2,r2,60
   14590:	e0fffe17 	ldw	r3,-8(fp)
   14594:	10c00015 	stw	r3,0(r2)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
   14598:	e0bff517 	ldw	r2,-44(fp)
   1459c:	10bfffc4 	addi	r2,r2,-1
   145a0:	e0bff515 	stw	r2,-44(fp)
   145a4:	e0bff617 	ldw	r2,-40(fp)
   145a8:	10800044 	addi	r2,r2,1
   145ac:	e0bff615 	stw	r2,-40(fp)
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   145b0:	e0bff617 	ldw	r2,-40(fp)
   145b4:	e0fff517 	ldw	r3,-44(fp)
   145b8:	18bfa90e 	bge	r3,r2,14460 <__alt_data_end+0xf0014460>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   145bc:	e03ff515 	stw	zero,-44(fp)
   145c0:	00001306 	br	14610 <alt_read_cfi_table+0x52c>
    {
      flash->dev.region_info[i].offset = offset;
   145c4:	e0ffff17 	ldw	r3,-4(fp)
   145c8:	e0bff517 	ldw	r2,-44(fp)
   145cc:	1004913a 	slli	r2,r2,4
   145d0:	1885883a 	add	r2,r3,r2
   145d4:	10800d04 	addi	r2,r2,52
   145d8:	e0fff917 	ldw	r3,-28(fp)
   145dc:	10c00015 	stw	r3,0(r2)
      offset += flash->dev.region_info[i].region_size;
   145e0:	e0ffff17 	ldw	r3,-4(fp)
   145e4:	e0bff517 	ldw	r2,-44(fp)
   145e8:	1004913a 	slli	r2,r2,4
   145ec:	1885883a 	add	r2,r3,r2
   145f0:	10800e04 	addi	r2,r2,56
   145f4:	10800017 	ldw	r2,0(r2)
   145f8:	e0fff917 	ldw	r3,-28(fp)
   145fc:	1885883a 	add	r2,r3,r2
   14600:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   14604:	e0bff517 	ldw	r2,-44(fp)
   14608:	10800044 	addi	r2,r2,1
   1460c:	e0bff515 	stw	r2,-44(fp)
   14610:	e0bfff17 	ldw	r2,-4(fp)
   14614:	10800c17 	ldw	r2,48(r2)
   14618:	e0fff517 	ldw	r3,-44(fp)
   1461c:	18bfe916 	blt	r3,r2,145c4 <__alt_data_end+0xf00145c4>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }

    switch(flash->algorithm)
   14620:	e0bfff17 	ldw	r2,-4(fp)
   14624:	10802e17 	ldw	r2,184(r2)
   14628:	10c000a0 	cmpeqi	r3,r2,2
   1462c:	1800051e 	bne	r3,zero,14644 <alt_read_cfi_table+0x560>
   14630:	10c000e0 	cmpeqi	r3,r2,3
   14634:	18000c1e 	bne	r3,zero,14668 <alt_read_cfi_table+0x584>
   14638:	10800060 	cmpeqi	r2,r2,1
   1463c:	10000a1e 	bne	r2,zero,14668 <alt_read_cfi_table+0x584>
   14640:	00001206 	br	1468c <alt_read_cfi_table+0x5a8>
    {
      case CFI_ALG_AMD:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   14644:	e0bfff17 	ldw	r2,-4(fp)
   14648:	10803417 	ldw	r2,208(r2)
   1464c:	e0ffff17 	ldw	r3,-4(fp)
   14650:	18c00a17 	ldw	r3,40(r3)
   14654:	01803c04 	movi	r6,240
   14658:	01401544 	movi	r5,85
   1465c:	1809883a 	mov	r4,r3
   14660:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_AMD_MODE);
        break;
   14664:	00000b06 	br	14694 <alt_read_cfi_table+0x5b0>
      }
      case CFI_ALG_INTEL:
      case CFI_ALG_INTEL_STRATA:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   14668:	e0bfff17 	ldw	r2,-4(fp)
   1466c:	10803417 	ldw	r2,208(r2)
   14670:	e0ffff17 	ldw	r3,-4(fp)
   14674:	18c00a17 	ldw	r3,40(r3)
   14678:	01803fc4 	movi	r6,255
   1467c:	01401544 	movi	r5,85
   14680:	1809883a 	mov	r4,r3
   14684:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_INTEL_MODE);
        break;
   14688:	00000206 	br	14694 <alt_read_cfi_table+0x5b0>
      }
      default:
      {
        ret_code = -EIO;
   1468c:	00bffec4 	movi	r2,-5
   14690:	e0bff715 	stw	r2,-36(fp)
      }
    } 
  }  

  return ret_code;
   14694:	e0bff717 	ldw	r2,-36(fp)
}
   14698:	e037883a 	mov	sp,fp
   1469c:	dfc00117 	ldw	ra,4(sp)
   146a0:	df000017 	ldw	fp,0(sp)
   146a4:	dec00204 	addi	sp,sp,8
   146a8:	f800283a 	ret

000146ac <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
   146ac:	defff704 	addi	sp,sp,-36
   146b0:	dfc00815 	stw	ra,32(sp)
   146b4:	df000715 	stw	fp,28(sp)
   146b8:	df000704 	addi	fp,sp,28
   146bc:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
   146c0:	e03ffa15 	stw	zero,-24(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   146c4:	e0bfff17 	ldw	r2,-4(fp)
   146c8:	10800a17 	ldw	r2,40(r2)
   146cc:	01802604 	movi	r6,152
   146d0:	01401544 	movi	r5,85
   146d4:	1009883a 	mov	r4,r2
   146d8:	0013b680 	call	13b68 <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
   146dc:	e03ff915 	stw	zero,-28(fp)
   146e0:	00000f06 	br	14720 <alt_read_cfi_width+0x74>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
   146e4:	e0bfff17 	ldw	r2,-4(fp)
   146e8:	10800a17 	ldw	r2,40(r2)
   146ec:	e0fff917 	ldw	r3,-28(fp)
   146f0:	18c00404 	addi	r3,r3,16
   146f4:	10c5883a 	add	r2,r2,r3
   146f8:	10800023 	ldbuio	r2,0(r2)
   146fc:	10803fcc 	andi	r2,r2,255
   14700:	1009883a 	mov	r4,r2
   14704:	e0fffb84 	addi	r3,fp,-18
   14708:	e0bff917 	ldw	r2,-28(fp)
   1470c:	1885883a 	add	r2,r3,r2
   14710:	11000005 	stb	r4,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
   14714:	e0bff917 	ldw	r2,-28(fp)
   14718:	10800044 	addi	r2,r2,1
   1471c:	e0bff915 	stw	r2,-28(fp)
   14720:	e0bff917 	ldw	r2,-28(fp)
   14724:	108000d0 	cmplti	r2,r2,3
   14728:	103fee1e 	bne	r2,zero,146e4 <__alt_data_end+0xf00146e4>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   1472c:	e0bffb83 	ldbu	r2,-18(fp)
   14730:	10803fcc 	andi	r2,r2,255
   14734:	10801458 	cmpnei	r2,r2,81
   14738:	10001d1e 	bne	r2,zero,147b0 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
   1473c:	e0bffbc3 	ldbu	r2,-17(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   14740:	10803fcc 	andi	r2,r2,255
   14744:	10801498 	cmpnei	r2,r2,82
   14748:	1000191e 	bne	r2,zero,147b0 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
   1474c:	e0bffc03 	ldbu	r2,-16(fp)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
      (byte_id[1] == 'R') &&
   14750:	10803fcc 	andi	r2,r2,255
   14754:	10801658 	cmpnei	r2,r2,89
   14758:	1000151e 	bne	r2,zero,147b0 <alt_read_cfi_width+0x104>
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
   1475c:	e0bfff17 	ldw	r2,-4(fp)
   14760:	00c00044 	movi	r3,1
   14764:	10c02f15 	stw	r3,188(r2)
    flash->device_width = 1; 
   14768:	e0bfff17 	ldw	r2,-4(fp)
   1476c:	00c00044 	movi	r3,1
   14770:	10c03015 	stw	r3,192(r2)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
   14774:	e0bfff17 	ldw	r2,-4(fp)
   14778:	10800a17 	ldw	r2,40(r2)
   1477c:	10800a04 	addi	r2,r2,40
   14780:	1080002b 	ldhuio	r2,0(r2)
   14784:	10bfffcc 	andi	r2,r2,65535
   14788:	e0bffb0d 	sth	r2,-20(fp)
    iface += 1;
   1478c:	e0bffb0b 	ldhu	r2,-20(fp)
   14790:	10800044 	addi	r2,r2,1
   14794:	e0bffb0d 	sth	r2,-20(fp)
    if (!(iface & 0x1))
   14798:	e0bffb0b 	ldhu	r2,-20(fp)
   1479c:	1080004c 	andi	r2,r2,1
   147a0:	1001981e 	bne	r2,zero,14e04 <alt_read_cfi_width+0x758>
    {
      ret_code = -ENODEV;
   147a4:	00bffb44 	movi	r2,-19
   147a8:	e0bffa15 	stw	r2,-24(fp)
  {
    flash->mode_width = 1;
    flash->device_width = 1; 
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
    iface += 1;
    if (!(iface & 0x1))
   147ac:	00019506 	br	14e04 <alt_read_cfi_width+0x758>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   147b0:	e0bfff17 	ldw	r2,-4(fp)
   147b4:	10800a17 	ldw	r2,40(r2)
   147b8:	01802604 	movi	r6,152
   147bc:	01401544 	movi	r5,85
   147c0:	1009883a 	mov	r4,r2
   147c4:	0013bac0 	call	13bac <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
   147c8:	e03ff915 	stw	zero,-28(fp)
   147cc:	00000f06 	br	1480c <alt_read_cfi_width+0x160>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   147d0:	e0bfff17 	ldw	r2,-4(fp)
   147d4:	10800a17 	ldw	r2,40(r2)
   147d8:	e0fff917 	ldw	r3,-28(fp)
   147dc:	18c00804 	addi	r3,r3,32
   147e0:	10c5883a 	add	r2,r2,r3
   147e4:	10800023 	ldbuio	r2,0(r2)
   147e8:	10803fcc 	andi	r2,r2,255
   147ec:	1009883a 	mov	r4,r2
   147f0:	e0fffb84 	addi	r3,fp,-18
   147f4:	e0bff917 	ldw	r2,-28(fp)
   147f8:	1885883a 	add	r2,r3,r2
   147fc:	11000005 	stb	r4,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
   14800:	e0bff917 	ldw	r2,-28(fp)
   14804:	10800044 	addi	r2,r2,1
   14808:	e0bff915 	stw	r2,-28(fp)
   1480c:	e0bff917 	ldw	r2,-28(fp)
   14810:	10800190 	cmplti	r2,r2,6
   14814:	103fee1e 	bne	r2,zero,147d0 <__alt_data_end+0xf00147d0>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   14818:	e0bffb83 	ldbu	r2,-18(fp)
   1481c:	10803fcc 	andi	r2,r2,255
   14820:	10801458 	cmpnei	r2,r2,81
   14824:	1000291e 	bne	r2,zero,148cc <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
   14828:	e0bffbc3 	ldbu	r2,-17(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   1482c:	10803fcc 	andi	r2,r2,255
   14830:	10801458 	cmpnei	r2,r2,81
   14834:	1000251e 	bne	r2,zero,148cc <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   14838:	e0bffc03 	ldbu	r2,-16(fp)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
   1483c:	10803fcc 	andi	r2,r2,255
   14840:	10801498 	cmpnei	r2,r2,82
   14844:	1000211e 	bne	r2,zero,148cc <alt_read_cfi_width+0x220>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   14848:	e0bffc43 	ldbu	r2,-15(fp)
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   1484c:	10803fcc 	andi	r2,r2,255
   14850:	10801498 	cmpnei	r2,r2,82
   14854:	10001d1e 	bne	r2,zero,148cc <alt_read_cfi_width+0x220>
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   14858:	e0bffc83 	ldbu	r2,-14(fp)
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   1485c:	10803fcc 	andi	r2,r2,255
   14860:	10801658 	cmpnei	r2,r2,89
   14864:	1000191e 	bne	r2,zero,148cc <alt_read_cfi_width+0x220>
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
   14868:	e0bffcc3 	ldbu	r2,-13(fp)

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   1486c:	10803fcc 	andi	r2,r2,255
   14870:	10801658 	cmpnei	r2,r2,89
   14874:	1000151e 	bne	r2,zero,148cc <alt_read_cfi_width+0x220>
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
   14878:	e0bfff17 	ldw	r2,-4(fp)
   1487c:	00c00044 	movi	r3,1
   14880:	10c02f15 	stw	r3,188(r2)
      flash->device_width = 2; 
   14884:	e0bfff17 	ldw	r2,-4(fp)
   14888:	00c00084 	movi	r3,2
   1488c:	10c03015 	stw	r3,192(r2)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   14890:	e0bfff17 	ldw	r2,-4(fp)
   14894:	10800a17 	ldw	r2,40(r2)
   14898:	10801404 	addi	r2,r2,80
   1489c:	1080002b 	ldhuio	r2,0(r2)
   148a0:	10bfffcc 	andi	r2,r2,65535
   148a4:	e0bffb0d 	sth	r2,-20(fp)
      iface += 1;
   148a8:	e0bffb0b 	ldhu	r2,-20(fp)
   148ac:	10800044 	addi	r2,r2,1
   148b0:	e0bffb0d 	sth	r2,-20(fp)
      if (!(iface & 0x1))
   148b4:	e0bffb0b 	ldhu	r2,-20(fp)
   148b8:	1080004c 	andi	r2,r2,1
   148bc:	1001511e 	bne	r2,zero,14e04 <alt_read_cfi_width+0x758>
      {
        ret_code = -ENODEV;
   148c0:	00bffb44 	movi	r2,-19
   148c4:	e0bffa15 	stw	r2,-24(fp)
    {
      flash->mode_width = 1;
      flash->device_width = 2; 
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
      iface += 1;
      if (!(iface & 0x1))
   148c8:	00014e06 	br	14e04 <alt_read_cfi_width+0x758>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   148cc:	e0bfff17 	ldw	r2,-4(fp)
   148d0:	10800a17 	ldw	r2,40(r2)
   148d4:	01802604 	movi	r6,152
   148d8:	01401544 	movi	r5,85
   148dc:	1009883a 	mov	r4,r2
   148e0:	0013c740 	call	13c74 <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
   148e4:	e03ff915 	stw	zero,-28(fp)
   148e8:	00000f06 	br	14928 <alt_read_cfi_width+0x27c>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   148ec:	e0bfff17 	ldw	r2,-4(fp)
   148f0:	10800a17 	ldw	r2,40(r2)
   148f4:	e0fff917 	ldw	r3,-28(fp)
   148f8:	18c00804 	addi	r3,r3,32
   148fc:	10c5883a 	add	r2,r2,r3
   14900:	10800023 	ldbuio	r2,0(r2)
   14904:	10803fcc 	andi	r2,r2,255
   14908:	1009883a 	mov	r4,r2
   1490c:	e0fffb84 	addi	r3,fp,-18
   14910:	e0bff917 	ldw	r2,-28(fp)
   14914:	1885883a 	add	r2,r3,r2
   14918:	11000005 	stb	r4,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
   1491c:	e0bff917 	ldw	r2,-28(fp)
   14920:	10800044 	addi	r2,r2,1
   14924:	e0bff915 	stw	r2,-28(fp)
   14928:	e0bff917 	ldw	r2,-28(fp)
   1492c:	10800190 	cmplti	r2,r2,6
   14930:	103fee1e 	bne	r2,zero,148ec <__alt_data_end+0xf00148ec>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   14934:	e0bffb83 	ldbu	r2,-18(fp)
   14938:	10803fcc 	andi	r2,r2,255
   1493c:	10801458 	cmpnei	r2,r2,81
   14940:	1000261e 	bne	r2,zero,149dc <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
   14944:	e0bffbc3 	ldbu	r2,-17(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   14948:	10803fcc 	andi	r2,r2,255
   1494c:	1000231e 	bne	r2,zero,149dc <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   14950:	e0bffc03 	ldbu	r2,-16(fp)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
   14954:	10803fcc 	andi	r2,r2,255
   14958:	10801498 	cmpnei	r2,r2,82
   1495c:	10001f1e 	bne	r2,zero,149dc <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   14960:	e0bffc43 	ldbu	r2,-15(fp)
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   14964:	10803fcc 	andi	r2,r2,255
   14968:	10001c1e 	bne	r2,zero,149dc <alt_read_cfi_width+0x330>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   1496c:	e0bffc83 	ldbu	r2,-14(fp)
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   14970:	10803fcc 	andi	r2,r2,255
   14974:	10801658 	cmpnei	r2,r2,89
   14978:	1000181e 	bne	r2,zero,149dc <alt_read_cfi_width+0x330>
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
   1497c:	e0bffcc3 	ldbu	r2,-13(fp)

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   14980:	10803fcc 	andi	r2,r2,255
   14984:	1000151e 	bne	r2,zero,149dc <alt_read_cfi_width+0x330>
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
   14988:	e0bfff17 	ldw	r2,-4(fp)
   1498c:	00c00084 	movi	r3,2
   14990:	10c02f15 	stw	r3,188(r2)
        flash->device_width = 2; 
   14994:	e0bfff17 	ldw	r2,-4(fp)
   14998:	00c00084 	movi	r3,2
   1499c:	10c03015 	stw	r3,192(r2)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   149a0:	e0bfff17 	ldw	r2,-4(fp)
   149a4:	10800a17 	ldw	r2,40(r2)
   149a8:	10801404 	addi	r2,r2,80
   149ac:	1080002b 	ldhuio	r2,0(r2)
   149b0:	10bfffcc 	andi	r2,r2,65535
   149b4:	e0bffb0d 	sth	r2,-20(fp)
        iface += 1;
   149b8:	e0bffb0b 	ldhu	r2,-20(fp)
   149bc:	10800044 	addi	r2,r2,1
   149c0:	e0bffb0d 	sth	r2,-20(fp)
        if (!(iface & 0x2))
   149c4:	e0bffb0b 	ldhu	r2,-20(fp)
   149c8:	1080008c 	andi	r2,r2,2
   149cc:	10010d1e 	bne	r2,zero,14e04 <alt_read_cfi_width+0x758>
        {
          ret_code = -ENODEV;
   149d0:	00bffb44 	movi	r2,-19
   149d4:	e0bffa15 	stw	r2,-24(fp)
      {
        flash->mode_width = 2;
        flash->device_width = 2; 
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
        iface += 1;
        if (!(iface & 0x2))
   149d8:	00010a06 	br	14e04 <alt_read_cfi_width+0x758>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   149dc:	e0bfff17 	ldw	r2,-4(fp)
   149e0:	10800a17 	ldw	r2,40(r2)
   149e4:	01802604 	movi	r6,152
   149e8:	01401544 	movi	r5,85
   149ec:	1009883a 	mov	r4,r2
   149f0:	0013d100 	call	13d10 <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
   149f4:	e03ff915 	stw	zero,-28(fp)
   149f8:	00000f06 	br	14a38 <alt_read_cfi_width+0x38c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   149fc:	e0bfff17 	ldw	r2,-4(fp)
   14a00:	10800a17 	ldw	r2,40(r2)
   14a04:	e0fff917 	ldw	r3,-28(fp)
   14a08:	18c01004 	addi	r3,r3,64
   14a0c:	10c5883a 	add	r2,r2,r3
   14a10:	10800023 	ldbuio	r2,0(r2)
   14a14:	10803fcc 	andi	r2,r2,255
   14a18:	1009883a 	mov	r4,r2
   14a1c:	e0fffb84 	addi	r3,fp,-18
   14a20:	e0bff917 	ldw	r2,-28(fp)
   14a24:	1885883a 	add	r2,r3,r2
   14a28:	11000005 	stb	r4,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
   14a2c:	e0bff917 	ldw	r2,-28(fp)
   14a30:	10800044 	addi	r2,r2,1
   14a34:	e0bff915 	stw	r2,-28(fp)
   14a38:	e0bff917 	ldw	r2,-28(fp)
   14a3c:	10800310 	cmplti	r2,r2,12
   14a40:	103fee1e 	bne	r2,zero,149fc <__alt_data_end+0xf00149fc>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   14a44:	e0bffb83 	ldbu	r2,-18(fp)
   14a48:	10803fcc 	andi	r2,r2,255
   14a4c:	10801458 	cmpnei	r2,r2,81
   14a50:	1000371e 	bne	r2,zero,14b30 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
   14a54:	e0bffbc3 	ldbu	r2,-17(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   14a58:	10803fcc 	andi	r2,r2,255
   14a5c:	1000341e 	bne	r2,zero,14b30 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   14a60:	e0bffc03 	ldbu	r2,-16(fp)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
   14a64:	10803fcc 	andi	r2,r2,255
   14a68:	1000311e 	bne	r2,zero,14b30 <alt_read_cfi_width+0x484>
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   14a6c:	e0bffc43 	ldbu	r2,-15(fp)
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   14a70:	10803fcc 	andi	r2,r2,255
   14a74:	10002e1e 	bne	r2,zero,14b30 <alt_read_cfi_width+0x484>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   14a78:	e0bffc83 	ldbu	r2,-14(fp)
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   14a7c:	10803fcc 	andi	r2,r2,255
   14a80:	10801498 	cmpnei	r2,r2,82
   14a84:	10002a1e 	bne	r2,zero,14b30 <alt_read_cfi_width+0x484>
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   14a88:	e0bffcc3 	ldbu	r2,-13(fp)

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   14a8c:	10803fcc 	andi	r2,r2,255
   14a90:	1000271e 	bne	r2,zero,14b30 <alt_read_cfi_width+0x484>
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   14a94:	e0bffd03 	ldbu	r2,-12(fp)
        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   14a98:	10803fcc 	andi	r2,r2,255
   14a9c:	1000241e 	bne	r2,zero,14b30 <alt_read_cfi_width+0x484>
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   14aa0:	e0bffd43 	ldbu	r2,-11(fp)
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   14aa4:	10803fcc 	andi	r2,r2,255
   14aa8:	1000211e 	bne	r2,zero,14b30 <alt_read_cfi_width+0x484>
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   14aac:	e0bffd83 	ldbu	r2,-10(fp)
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   14ab0:	10803fcc 	andi	r2,r2,255
   14ab4:	10801658 	cmpnei	r2,r2,89
   14ab8:	10001d1e 	bne	r2,zero,14b30 <alt_read_cfi_width+0x484>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   14abc:	e0bffdc3 	ldbu	r2,-9(fp)
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   14ac0:	10803fcc 	andi	r2,r2,255
   14ac4:	10001a1e 	bne	r2,zero,14b30 <alt_read_cfi_width+0x484>
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   14ac8:	e0bffe03 	ldbu	r2,-8(fp)
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   14acc:	10803fcc 	andi	r2,r2,255
   14ad0:	1000171e 	bne	r2,zero,14b30 <alt_read_cfi_width+0x484>
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
   14ad4:	e0bffe43 	ldbu	r2,-7(fp)
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   14ad8:	10803fcc 	andi	r2,r2,255
   14adc:	1000141e 	bne	r2,zero,14b30 <alt_read_cfi_width+0x484>
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
   14ae0:	e0bfff17 	ldw	r2,-4(fp)
   14ae4:	00c00104 	movi	r3,4
   14ae8:	10c02f15 	stw	r3,188(r2)
          flash->device_width = 4; 
   14aec:	e0bfff17 	ldw	r2,-4(fp)
   14af0:	00c00104 	movi	r3,4
   14af4:	10c03015 	stw	r3,192(r2)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   14af8:	e0bfff17 	ldw	r2,-4(fp)
   14afc:	10800a17 	ldw	r2,40(r2)
   14b00:	10802804 	addi	r2,r2,160
   14b04:	10800037 	ldwio	r2,0(r2)
   14b08:	e0bffb0d 	sth	r2,-20(fp)
          iface += 1;
   14b0c:	e0bffb0b 	ldhu	r2,-20(fp)
   14b10:	10800044 	addi	r2,r2,1
   14b14:	e0bffb0d 	sth	r2,-20(fp)
          if (!(iface & 0x4))
   14b18:	e0bffb0b 	ldhu	r2,-20(fp)
   14b1c:	1080010c 	andi	r2,r2,4
   14b20:	1000b81e 	bne	r2,zero,14e04 <alt_read_cfi_width+0x758>
          {
            ret_code = -ENODEV;
   14b24:	00bffb44 	movi	r2,-19
   14b28:	e0bffa15 	stw	r2,-24(fp)
        {
          flash->mode_width = 4;
          flash->device_width = 4; 
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
          iface += 1;
          if (!(iface & 0x4))
   14b2c:	0000b506 	br	14e04 <alt_read_cfi_width+0x758>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   14b30:	e0bfff17 	ldw	r2,-4(fp)
   14b34:	10800a17 	ldw	r2,40(r2)
   14b38:	01802604 	movi	r6,152
   14b3c:	01401544 	movi	r5,85
   14b40:	1009883a 	mov	r4,r2
   14b44:	0013cc00 	call	13cc0 <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
   14b48:	e03ff915 	stw	zero,-28(fp)
   14b4c:	00000f06 	br	14b8c <alt_read_cfi_width+0x4e0>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   14b50:	e0bfff17 	ldw	r2,-4(fp)
   14b54:	10800a17 	ldw	r2,40(r2)
   14b58:	e0fff917 	ldw	r3,-28(fp)
   14b5c:	18c01004 	addi	r3,r3,64
   14b60:	10c5883a 	add	r2,r2,r3
   14b64:	10800023 	ldbuio	r2,0(r2)
   14b68:	10803fcc 	andi	r2,r2,255
   14b6c:	1009883a 	mov	r4,r2
   14b70:	e0fffb84 	addi	r3,fp,-18
   14b74:	e0bff917 	ldw	r2,-28(fp)
   14b78:	1885883a 	add	r2,r3,r2
   14b7c:	11000005 	stb	r4,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
   14b80:	e0bff917 	ldw	r2,-28(fp)
   14b84:	10800044 	addi	r2,r2,1
   14b88:	e0bff915 	stw	r2,-28(fp)
   14b8c:	e0bff917 	ldw	r2,-28(fp)
   14b90:	10800310 	cmplti	r2,r2,12
   14b94:	103fee1e 	bne	r2,zero,14b50 <__alt_data_end+0xf0014b50>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   14b98:	e0bffb83 	ldbu	r2,-18(fp)
   14b9c:	10803fcc 	andi	r2,r2,255
   14ba0:	10801458 	cmpnei	r2,r2,81
   14ba4:	10003a1e 	bne	r2,zero,14c90 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
   14ba8:	e0bffbc3 	ldbu	r2,-17(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   14bac:	10803fcc 	andi	r2,r2,255
   14bb0:	1000371e 	bne	r2,zero,14c90 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   14bb4:	e0bffc03 	ldbu	r2,-16(fp)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
   14bb8:	10803fcc 	andi	r2,r2,255
   14bbc:	10801458 	cmpnei	r2,r2,81
   14bc0:	1000331e 	bne	r2,zero,14c90 <alt_read_cfi_width+0x5e4>
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   14bc4:	e0bffc43 	ldbu	r2,-15(fp)
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   14bc8:	10803fcc 	andi	r2,r2,255
   14bcc:	1000301e 	bne	r2,zero,14c90 <alt_read_cfi_width+0x5e4>
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   14bd0:	e0bffc83 	ldbu	r2,-14(fp)
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   14bd4:	10803fcc 	andi	r2,r2,255
   14bd8:	10801498 	cmpnei	r2,r2,82
   14bdc:	10002c1e 	bne	r2,zero,14c90 <alt_read_cfi_width+0x5e4>
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   14be0:	e0bffcc3 	ldbu	r2,-13(fp)

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   14be4:	10803fcc 	andi	r2,r2,255
   14be8:	1000291e 	bne	r2,zero,14c90 <alt_read_cfi_width+0x5e4>
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   14bec:	e0bffd03 	ldbu	r2,-12(fp)
          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   14bf0:	10803fcc 	andi	r2,r2,255
   14bf4:	10801498 	cmpnei	r2,r2,82
   14bf8:	1000251e 	bne	r2,zero,14c90 <alt_read_cfi_width+0x5e4>
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   14bfc:	e0bffd43 	ldbu	r2,-11(fp)
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   14c00:	10803fcc 	andi	r2,r2,255
   14c04:	1000221e 	bne	r2,zero,14c90 <alt_read_cfi_width+0x5e4>
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   14c08:	e0bffd83 	ldbu	r2,-10(fp)
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   14c0c:	10803fcc 	andi	r2,r2,255
   14c10:	10801658 	cmpnei	r2,r2,89
   14c14:	10001e1e 	bne	r2,zero,14c90 <alt_read_cfi_width+0x5e4>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   14c18:	e0bffdc3 	ldbu	r2,-9(fp)
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   14c1c:	10803fcc 	andi	r2,r2,255
   14c20:	10001b1e 	bne	r2,zero,14c90 <alt_read_cfi_width+0x5e4>
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   14c24:	e0bffe03 	ldbu	r2,-8(fp)
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   14c28:	10803fcc 	andi	r2,r2,255
   14c2c:	10801658 	cmpnei	r2,r2,89
   14c30:	1000171e 	bne	r2,zero,14c90 <alt_read_cfi_width+0x5e4>
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
   14c34:	e0bffe43 	ldbu	r2,-7(fp)
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   14c38:	10803fcc 	andi	r2,r2,255
   14c3c:	1000141e 	bne	r2,zero,14c90 <alt_read_cfi_width+0x5e4>
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
   14c40:	e0bfff17 	ldw	r2,-4(fp)
   14c44:	00c00084 	movi	r3,2
   14c48:	10c02f15 	stw	r3,188(r2)
            flash->device_width = 4; 
   14c4c:	e0bfff17 	ldw	r2,-4(fp)
   14c50:	00c00104 	movi	r3,4
   14c54:	10c03015 	stw	r3,192(r2)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   14c58:	e0bfff17 	ldw	r2,-4(fp)
   14c5c:	10800a17 	ldw	r2,40(r2)
   14c60:	10802804 	addi	r2,r2,160
   14c64:	10800037 	ldwio	r2,0(r2)
   14c68:	e0bffb0d 	sth	r2,-20(fp)
            iface += 1;
   14c6c:	e0bffb0b 	ldhu	r2,-20(fp)
   14c70:	10800044 	addi	r2,r2,1
   14c74:	e0bffb0d 	sth	r2,-20(fp)
            if (!(iface & 0x4))
   14c78:	e0bffb0b 	ldhu	r2,-20(fp)
   14c7c:	1080010c 	andi	r2,r2,4
   14c80:	1000601e 	bne	r2,zero,14e04 <alt_read_cfi_width+0x758>
            {
              ret_code = -ENODEV;
   14c84:	00bffb44 	movi	r2,-19
   14c88:	e0bffa15 	stw	r2,-24(fp)
          {
            flash->mode_width = 2;
            flash->device_width = 4; 
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
            iface += 1;
            if (!(iface & 0x4))
   14c8c:	00005d06 	br	14e04 <alt_read_cfi_width+0x758>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   14c90:	e0bfff17 	ldw	r2,-4(fp)
   14c94:	10800a17 	ldw	r2,40(r2)
   14c98:	01802604 	movi	r6,152
   14c9c:	01401544 	movi	r5,85
   14ca0:	1009883a 	mov	r4,r2
   14ca4:	0013c240 	call	13c24 <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
   14ca8:	e03ff915 	stw	zero,-28(fp)
   14cac:	00000f06 	br	14cec <alt_read_cfi_width+0x640>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   14cb0:	e0bfff17 	ldw	r2,-4(fp)
   14cb4:	10800a17 	ldw	r2,40(r2)
   14cb8:	e0fff917 	ldw	r3,-28(fp)
   14cbc:	18c01004 	addi	r3,r3,64
   14cc0:	10c5883a 	add	r2,r2,r3
   14cc4:	10800023 	ldbuio	r2,0(r2)
   14cc8:	10803fcc 	andi	r2,r2,255
   14ccc:	1009883a 	mov	r4,r2
   14cd0:	e0fffb84 	addi	r3,fp,-18
   14cd4:	e0bff917 	ldw	r2,-28(fp)
   14cd8:	1885883a 	add	r2,r3,r2
   14cdc:	11000005 	stb	r4,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
   14ce0:	e0bff917 	ldw	r2,-28(fp)
   14ce4:	10800044 	addi	r2,r2,1
   14ce8:	e0bff915 	stw	r2,-28(fp)
   14cec:	e0bff917 	ldw	r2,-28(fp)
   14cf0:	10800310 	cmplti	r2,r2,12
   14cf4:	103fee1e 	bne	r2,zero,14cb0 <__alt_data_end+0xf0014cb0>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   14cf8:	e0bffb83 	ldbu	r2,-18(fp)
   14cfc:	10803fcc 	andi	r2,r2,255
   14d00:	10801458 	cmpnei	r2,r2,81
   14d04:	10003f1e 	bne	r2,zero,14e04 <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
   14d08:	e0bffbc3 	ldbu	r2,-17(fp)
            for(i=0;i<12;i++)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   14d0c:	10803fcc 	andi	r2,r2,255
   14d10:	10801458 	cmpnei	r2,r2,81
   14d14:	10003b1e 	bne	r2,zero,14e04 <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   14d18:	e0bffc03 	ldbu	r2,-16(fp)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
   14d1c:	10803fcc 	andi	r2,r2,255
   14d20:	10801458 	cmpnei	r2,r2,81
   14d24:	1000371e 	bne	r2,zero,14e04 <alt_read_cfi_width+0x758>
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   14d28:	e0bffc43 	ldbu	r2,-15(fp)
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   14d2c:	10803fcc 	andi	r2,r2,255
   14d30:	10801458 	cmpnei	r2,r2,81
   14d34:	1000331e 	bne	r2,zero,14e04 <alt_read_cfi_width+0x758>
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   14d38:	e0bffc83 	ldbu	r2,-14(fp)
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   14d3c:	10803fcc 	andi	r2,r2,255
   14d40:	10801498 	cmpnei	r2,r2,82
   14d44:	10002f1e 	bne	r2,zero,14e04 <alt_read_cfi_width+0x758>
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   14d48:	e0bffcc3 	ldbu	r2,-13(fp)

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   14d4c:	10803fcc 	andi	r2,r2,255
   14d50:	10801498 	cmpnei	r2,r2,82
   14d54:	10002b1e 	bne	r2,zero,14e04 <alt_read_cfi_width+0x758>
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   14d58:	e0bffd03 	ldbu	r2,-12(fp)
            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   14d5c:	10803fcc 	andi	r2,r2,255
   14d60:	10801498 	cmpnei	r2,r2,82
   14d64:	1000271e 	bne	r2,zero,14e04 <alt_read_cfi_width+0x758>
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   14d68:	e0bffd43 	ldbu	r2,-11(fp)
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   14d6c:	10803fcc 	andi	r2,r2,255
   14d70:	10801498 	cmpnei	r2,r2,82
   14d74:	1000231e 	bne	r2,zero,14e04 <alt_read_cfi_width+0x758>
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   14d78:	e0bffd83 	ldbu	r2,-10(fp)
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   14d7c:	10803fcc 	andi	r2,r2,255
   14d80:	10801658 	cmpnei	r2,r2,89
   14d84:	10001f1e 	bne	r2,zero,14e04 <alt_read_cfi_width+0x758>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   14d88:	e0bffdc3 	ldbu	r2,-9(fp)
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   14d8c:	10803fcc 	andi	r2,r2,255
   14d90:	10801658 	cmpnei	r2,r2,89
   14d94:	10001b1e 	bne	r2,zero,14e04 <alt_read_cfi_width+0x758>
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   14d98:	e0bffe03 	ldbu	r2,-8(fp)
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   14d9c:	10803fcc 	andi	r2,r2,255
   14da0:	10801658 	cmpnei	r2,r2,89
   14da4:	1000171e 	bne	r2,zero,14e04 <alt_read_cfi_width+0x758>
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
   14da8:	e0bffe43 	ldbu	r2,-7(fp)
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   14dac:	10803fcc 	andi	r2,r2,255
   14db0:	10801658 	cmpnei	r2,r2,89
   14db4:	1000131e 	bne	r2,zero,14e04 <alt_read_cfi_width+0x758>
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
   14db8:	e0bfff17 	ldw	r2,-4(fp)
   14dbc:	00c00044 	movi	r3,1
   14dc0:	10c02f15 	stw	r3,188(r2)
              flash->device_width = 4; 
   14dc4:	e0bfff17 	ldw	r2,-4(fp)
   14dc8:	00c00104 	movi	r3,4
   14dcc:	10c03015 	stw	r3,192(r2)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   14dd0:	e0bfff17 	ldw	r2,-4(fp)
   14dd4:	10800a17 	ldw	r2,40(r2)
   14dd8:	10802804 	addi	r2,r2,160
   14ddc:	10800037 	ldwio	r2,0(r2)
   14de0:	e0bffb0d 	sth	r2,-20(fp)
              iface += 1;
   14de4:	e0bffb0b 	ldhu	r2,-20(fp)
   14de8:	10800044 	addi	r2,r2,1
   14dec:	e0bffb0d 	sth	r2,-20(fp)
              if (!(iface & 0x4))
   14df0:	e0bffb0b 	ldhu	r2,-20(fp)
   14df4:	1080010c 	andi	r2,r2,4
   14df8:	1000021e 	bne	r2,zero,14e04 <alt_read_cfi_width+0x758>
              {
                ret_code = -ENODEV;
   14dfc:	00bffb44 	movi	r2,-19
   14e00:	e0bffa15 	stw	r2,-24(fp)
        }
      }
    }
  }
  
  return ret_code;
   14e04:	e0bffa17 	ldw	r2,-24(fp)
}
   14e08:	e037883a 	mov	sp,fp
   14e0c:	dfc00117 	ldw	ra,4(sp)
   14e10:	df000017 	ldw	fp,0(sp)
   14e14:	dec00204 	addi	sp,sp,8
   14e18:	f800283a 	ret

00014e1c <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
   14e1c:	defffa04 	addi	sp,sp,-24
   14e20:	dfc00515 	stw	ra,20(sp)
   14e24:	df000415 	stw	fp,16(sp)
   14e28:	df000404 	addi	fp,sp,16
   14e2c:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
   14e30:	e03ffd15 	stw	zero,-12(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
   14e34:	01400544 	movi	r5,21
   14e38:	e13fff17 	ldw	r4,-4(fp)
   14e3c:	00140640 	call	14064 <alt_read_16bit_query_entry>
   14e40:	10ffffcc 	andi	r3,r2,65535
   14e44:	e0bfff17 	ldw	r2,-4(fp)
   14e48:	10c03315 	stw	r3,204(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   14e4c:	e03ffc15 	stw	zero,-16(fp)
   14e50:	00001106 	br	14e98 <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
   14e54:	e0bfff17 	ldw	r2,-4(fp)
   14e58:	10803517 	ldw	r2,212(r2)
   14e5c:	e0ffff17 	ldw	r3,-4(fp)
   14e60:	19003317 	ldw	r4,204(r3)
   14e64:	e0fffc17 	ldw	r3,-16(fp)
   14e68:	20c7883a 	add	r3,r4,r3
   14e6c:	180b883a 	mov	r5,r3
   14e70:	e13fff17 	ldw	r4,-4(fp)
   14e74:	103ee83a 	callr	r2
   14e78:	1009883a 	mov	r4,r2
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
  {
    primary_query_string[i] = 
   14e7c:	e0fffe04 	addi	r3,fp,-8
   14e80:	e0bffc17 	ldw	r2,-16(fp)
   14e84:	1885883a 	add	r2,r3,r2
   14e88:	11000005 	stb	r4,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   14e8c:	e0bffc17 	ldw	r2,-16(fp)
   14e90:	10800044 	addi	r2,r2,1
   14e94:	e0bffc15 	stw	r2,-16(fp)
   14e98:	e0bffc17 	ldw	r2,-16(fp)
   14e9c:	108000d0 	cmplti	r2,r2,3
   14ea0:	103fec1e 	bne	r2,zero,14e54 <__alt_data_end+0xf0014e54>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   14ea4:	e0bffe03 	ldbu	r2,-8(fp)
   14ea8:	10803fcc 	andi	r2,r2,255
   14eac:	10801418 	cmpnei	r2,r2,80
   14eb0:	1000081e 	bne	r2,zero,14ed4 <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
   14eb4:	e0bffe43 	ldbu	r2,-7(fp)
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   14eb8:	10803fcc 	andi	r2,r2,255
   14ebc:	10801498 	cmpnei	r2,r2,82
   14ec0:	1000041e 	bne	r2,zero,14ed4 <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
   14ec4:	e0bffe83 	ldbu	r2,-6(fp)
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
      (primary_query_string[1] != 'R') ||
   14ec8:	10803fcc 	andi	r2,r2,255
   14ecc:	10801260 	cmpeqi	r2,r2,73
   14ed0:	1000021e 	bne	r2,zero,14edc <alt_check_primary_table+0xc0>
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
   14ed4:	00bffb44 	movi	r2,-19
   14ed8:	e0bffd15 	stw	r2,-12(fp)
  }
  
  return ret_code;
   14edc:	e0bffd17 	ldw	r2,-12(fp)
}
   14ee0:	e037883a 	mov	sp,fp
   14ee4:	dfc00117 	ldw	ra,4(sp)
   14ee8:	df000017 	ldw	fp,0(sp)
   14eec:	dec00204 	addi	sp,sp,8
   14ef0:	f800283a 	ret

00014ef4 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   14ef4:	defffa04 	addi	sp,sp,-24
   14ef8:	dfc00515 	stw	ra,20(sp)
   14efc:	df000415 	stw	fp,16(sp)
   14f00:	df000404 	addi	fp,sp,16
   14f04:	e13ffd15 	stw	r4,-12(fp)
   14f08:	e17ffe15 	stw	r5,-8(fp)
   14f0c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   14f10:	e0bffd17 	ldw	r2,-12(fp)
   14f14:	10800017 	ldw	r2,0(r2)
   14f18:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   14f1c:	e0bffc17 	ldw	r2,-16(fp)
   14f20:	10c00a04 	addi	r3,r2,40
   14f24:	e0bffd17 	ldw	r2,-12(fp)
   14f28:	10800217 	ldw	r2,8(r2)
   14f2c:	100f883a 	mov	r7,r2
   14f30:	e1bfff17 	ldw	r6,-4(fp)
   14f34:	e17ffe17 	ldw	r5,-8(fp)
   14f38:	1809883a 	mov	r4,r3
   14f3c:	00155140 	call	15514 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   14f40:	e037883a 	mov	sp,fp
   14f44:	dfc00117 	ldw	ra,4(sp)
   14f48:	df000017 	ldw	fp,0(sp)
   14f4c:	dec00204 	addi	sp,sp,8
   14f50:	f800283a 	ret

00014f54 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   14f54:	defffa04 	addi	sp,sp,-24
   14f58:	dfc00515 	stw	ra,20(sp)
   14f5c:	df000415 	stw	fp,16(sp)
   14f60:	df000404 	addi	fp,sp,16
   14f64:	e13ffd15 	stw	r4,-12(fp)
   14f68:	e17ffe15 	stw	r5,-8(fp)
   14f6c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   14f70:	e0bffd17 	ldw	r2,-12(fp)
   14f74:	10800017 	ldw	r2,0(r2)
   14f78:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   14f7c:	e0bffc17 	ldw	r2,-16(fp)
   14f80:	10c00a04 	addi	r3,r2,40
   14f84:	e0bffd17 	ldw	r2,-12(fp)
   14f88:	10800217 	ldw	r2,8(r2)
   14f8c:	100f883a 	mov	r7,r2
   14f90:	e1bfff17 	ldw	r6,-4(fp)
   14f94:	e17ffe17 	ldw	r5,-8(fp)
   14f98:	1809883a 	mov	r4,r3
   14f9c:	00157300 	call	15730 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   14fa0:	e037883a 	mov	sp,fp
   14fa4:	dfc00117 	ldw	ra,4(sp)
   14fa8:	df000017 	ldw	fp,0(sp)
   14fac:	dec00204 	addi	sp,sp,8
   14fb0:	f800283a 	ret

00014fb4 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
   14fb4:	defffc04 	addi	sp,sp,-16
   14fb8:	dfc00315 	stw	ra,12(sp)
   14fbc:	df000215 	stw	fp,8(sp)
   14fc0:	df000204 	addi	fp,sp,8
   14fc4:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   14fc8:	e0bfff17 	ldw	r2,-4(fp)
   14fcc:	10800017 	ldw	r2,0(r2)
   14fd0:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
   14fd4:	e0bffe17 	ldw	r2,-8(fp)
   14fd8:	10c00a04 	addi	r3,r2,40
   14fdc:	e0bfff17 	ldw	r2,-4(fp)
   14fe0:	10800217 	ldw	r2,8(r2)
   14fe4:	100b883a 	mov	r5,r2
   14fe8:	1809883a 	mov	r4,r3
   14fec:	00153bc0 	call	153bc <altera_avalon_jtag_uart_close>
}
   14ff0:	e037883a 	mov	sp,fp
   14ff4:	dfc00117 	ldw	ra,4(sp)
   14ff8:	df000017 	ldw	fp,0(sp)
   14ffc:	dec00204 	addi	sp,sp,8
   15000:	f800283a 	ret

00015004 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
   15004:	defffa04 	addi	sp,sp,-24
   15008:	dfc00515 	stw	ra,20(sp)
   1500c:	df000415 	stw	fp,16(sp)
   15010:	df000404 	addi	fp,sp,16
   15014:	e13ffd15 	stw	r4,-12(fp)
   15018:	e17ffe15 	stw	r5,-8(fp)
   1501c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
   15020:	e0bffd17 	ldw	r2,-12(fp)
   15024:	10800017 	ldw	r2,0(r2)
   15028:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
   1502c:	e0bffc17 	ldw	r2,-16(fp)
   15030:	10800a04 	addi	r2,r2,40
   15034:	e1bfff17 	ldw	r6,-4(fp)
   15038:	e17ffe17 	ldw	r5,-8(fp)
   1503c:	1009883a 	mov	r4,r2
   15040:	00154240 	call	15424 <altera_avalon_jtag_uart_ioctl>
}
   15044:	e037883a 	mov	sp,fp
   15048:	dfc00117 	ldw	ra,4(sp)
   1504c:	df000017 	ldw	fp,0(sp)
   15050:	dec00204 	addi	sp,sp,8
   15054:	f800283a 	ret

00015058 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   15058:	defffb04 	addi	sp,sp,-20
   1505c:	dfc00415 	stw	ra,16(sp)
   15060:	df000315 	stw	fp,12(sp)
   15064:	df000304 	addi	fp,sp,12
   15068:	e13ffd15 	stw	r4,-12(fp)
   1506c:	e17ffe15 	stw	r5,-8(fp)
   15070:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   15074:	e0bffd17 	ldw	r2,-12(fp)
   15078:	00c00044 	movi	r3,1
   1507c:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
   15080:	e0bffd17 	ldw	r2,-12(fp)
   15084:	10800017 	ldw	r2,0(r2)
   15088:	10800104 	addi	r2,r2,4
   1508c:	1007883a 	mov	r3,r2
   15090:	e0bffd17 	ldw	r2,-12(fp)
   15094:	10800817 	ldw	r2,32(r2)
   15098:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
   1509c:	e0bfff17 	ldw	r2,-4(fp)
   150a0:	01800074 	movhi	r6,1
   150a4:	31944304 	addi	r6,r6,20748
   150a8:	e17ffd17 	ldw	r5,-12(fp)
   150ac:	1009883a 	mov	r4,r2
   150b0:	00019200 	call	1920 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
   150b4:	e0bffd17 	ldw	r2,-12(fp)
   150b8:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
   150bc:	e0bffd17 	ldw	r2,-12(fp)
   150c0:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   150c4:	d0e04017 	ldw	r3,-32512(gp)
   150c8:	e1fffd17 	ldw	r7,-12(fp)
   150cc:	01800074 	movhi	r6,1
   150d0:	3194c704 	addi	r6,r6,21276
   150d4:	180b883a 	mov	r5,r3
   150d8:	1009883a 	mov	r4,r2
   150dc:	0018a340 	call	18a34 <alt_alarm_start>
   150e0:	1000040e 	bge	r2,zero,150f4 <altera_avalon_jtag_uart_init+0x9c>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
   150e4:	e0fffd17 	ldw	r3,-12(fp)
   150e8:	00a00034 	movhi	r2,32768
   150ec:	10bfffc4 	addi	r2,r2,-1
   150f0:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
   150f4:	0001883a 	nop
   150f8:	e037883a 	mov	sp,fp
   150fc:	dfc00117 	ldw	ra,4(sp)
   15100:	df000017 	ldw	fp,0(sp)
   15104:	dec00204 	addi	sp,sp,8
   15108:	f800283a 	ret

0001510c <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
   1510c:	defff704 	addi	sp,sp,-36
   15110:	df000815 	stw	fp,32(sp)
   15114:	df000804 	addi	fp,sp,32
   15118:	e13ffe15 	stw	r4,-8(fp)
   1511c:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
   15120:	e0bffe17 	ldw	r2,-8(fp)
   15124:	e0bffa15 	stw	r2,-24(fp)
  unsigned int base = sp->base;
   15128:	e0bffa17 	ldw	r2,-24(fp)
   1512c:	10800017 	ldw	r2,0(r2)
   15130:	e0bffb15 	stw	r2,-20(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   15134:	e0bffb17 	ldw	r2,-20(fp)
   15138:	10800104 	addi	r2,r2,4
   1513c:	10800037 	ldwio	r2,0(r2)
   15140:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
   15144:	e0bffc17 	ldw	r2,-16(fp)
   15148:	1080c00c 	andi	r2,r2,768
   1514c:	10006d26 	beq	r2,zero,15304 <altera_avalon_jtag_uart_irq+0x1f8>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
   15150:	e0bffc17 	ldw	r2,-16(fp)
   15154:	1080400c 	andi	r2,r2,256
   15158:	10003526 	beq	r2,zero,15230 <altera_avalon_jtag_uart_irq+0x124>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
   1515c:	00800074 	movhi	r2,1
   15160:	e0bff815 	stw	r2,-32(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   15164:	e0bffa17 	ldw	r2,-24(fp)
   15168:	10800a17 	ldw	r2,40(r2)
   1516c:	10800044 	addi	r2,r2,1
   15170:	1081ffcc 	andi	r2,r2,2047
   15174:	e0bffd15 	stw	r2,-12(fp)
        if (next == sp->rx_out)
   15178:	e0bffa17 	ldw	r2,-24(fp)
   1517c:	10c00b17 	ldw	r3,44(r2)
   15180:	e0bffd17 	ldw	r2,-12(fp)
   15184:	18801526 	beq	r3,r2,151dc <altera_avalon_jtag_uart_irq+0xd0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   15188:	e0bffb17 	ldw	r2,-20(fp)
   1518c:	10800037 	ldwio	r2,0(r2)
   15190:	e0bff815 	stw	r2,-32(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
   15194:	e0bff817 	ldw	r2,-32(fp)
   15198:	10a0000c 	andi	r2,r2,32768
   1519c:	10001126 	beq	r2,zero,151e4 <altera_avalon_jtag_uart_irq+0xd8>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   151a0:	e0bffa17 	ldw	r2,-24(fp)
   151a4:	10800a17 	ldw	r2,40(r2)
   151a8:	e0fff817 	ldw	r3,-32(fp)
   151ac:	1809883a 	mov	r4,r3
   151b0:	e0fffa17 	ldw	r3,-24(fp)
   151b4:	1885883a 	add	r2,r3,r2
   151b8:	10800e04 	addi	r2,r2,56
   151bc:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   151c0:	e0bffa17 	ldw	r2,-24(fp)
   151c4:	10800a17 	ldw	r2,40(r2)
   151c8:	10800044 	addi	r2,r2,1
   151cc:	10c1ffcc 	andi	r3,r2,2047
   151d0:	e0bffa17 	ldw	r2,-24(fp)
   151d4:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
   151d8:	003fe206 	br	15164 <__alt_data_end+0xf0015164>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
   151dc:	0001883a 	nop
   151e0:	00000106 	br	151e8 <altera_avalon_jtag_uart_irq+0xdc>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
   151e4:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
   151e8:	e0bff817 	ldw	r2,-32(fp)
   151ec:	10bfffec 	andhi	r2,r2,65535
   151f0:	10000f26 	beq	r2,zero,15230 <altera_avalon_jtag_uart_irq+0x124>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   151f4:	e0bffa17 	ldw	r2,-24(fp)
   151f8:	10c00817 	ldw	r3,32(r2)
   151fc:	00bfff84 	movi	r2,-2
   15200:	1886703a 	and	r3,r3,r2
   15204:	e0bffa17 	ldw	r2,-24(fp)
   15208:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
   1520c:	e0bffb17 	ldw	r2,-20(fp)
   15210:	10800104 	addi	r2,r2,4
   15214:	1007883a 	mov	r3,r2
   15218:	e0bffa17 	ldw	r2,-24(fp)
   1521c:	10800817 	ldw	r2,32(r2)
   15220:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   15224:	e0bffb17 	ldw	r2,-20(fp)
   15228:	10800104 	addi	r2,r2,4
   1522c:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
   15230:	e0bffc17 	ldw	r2,-16(fp)
   15234:	1080800c 	andi	r2,r2,512
   15238:	103fbe26 	beq	r2,zero,15134 <__alt_data_end+0xf0015134>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
   1523c:	e0bffc17 	ldw	r2,-16(fp)
   15240:	1004d43a 	srli	r2,r2,16
   15244:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
   15248:	00001406 	br	1529c <altera_avalon_jtag_uart_irq+0x190>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
   1524c:	e0bffb17 	ldw	r2,-20(fp)
   15250:	e0fffa17 	ldw	r3,-24(fp)
   15254:	18c00d17 	ldw	r3,52(r3)
   15258:	e13ffa17 	ldw	r4,-24(fp)
   1525c:	20c7883a 	add	r3,r4,r3
   15260:	18c20e04 	addi	r3,r3,2104
   15264:	18c00003 	ldbu	r3,0(r3)
   15268:	18c03fcc 	andi	r3,r3,255
   1526c:	18c0201c 	xori	r3,r3,128
   15270:	18ffe004 	addi	r3,r3,-128
   15274:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   15278:	e0bffa17 	ldw	r2,-24(fp)
   1527c:	10800d17 	ldw	r2,52(r2)
   15280:	10800044 	addi	r2,r2,1
   15284:	10c1ffcc 	andi	r3,r2,2047
   15288:	e0bffa17 	ldw	r2,-24(fp)
   1528c:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
   15290:	e0bff917 	ldw	r2,-28(fp)
   15294:	10bfffc4 	addi	r2,r2,-1
   15298:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
   1529c:	e0bff917 	ldw	r2,-28(fp)
   152a0:	10000526 	beq	r2,zero,152b8 <altera_avalon_jtag_uart_irq+0x1ac>
   152a4:	e0bffa17 	ldw	r2,-24(fp)
   152a8:	10c00d17 	ldw	r3,52(r2)
   152ac:	e0bffa17 	ldw	r2,-24(fp)
   152b0:	10800c17 	ldw	r2,48(r2)
   152b4:	18bfe51e 	bne	r3,r2,1524c <__alt_data_end+0xf001524c>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
   152b8:	e0bff917 	ldw	r2,-28(fp)
   152bc:	103f9d26 	beq	r2,zero,15134 <__alt_data_end+0xf0015134>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   152c0:	e0bffa17 	ldw	r2,-24(fp)
   152c4:	10c00817 	ldw	r3,32(r2)
   152c8:	00bfff44 	movi	r2,-3
   152cc:	1886703a 	and	r3,r3,r2
   152d0:	e0bffa17 	ldw	r2,-24(fp)
   152d4:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   152d8:	e0bffa17 	ldw	r2,-24(fp)
   152dc:	10800017 	ldw	r2,0(r2)
   152e0:	10800104 	addi	r2,r2,4
   152e4:	1007883a 	mov	r3,r2
   152e8:	e0bffa17 	ldw	r2,-24(fp)
   152ec:	10800817 	ldw	r2,32(r2)
   152f0:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   152f4:	e0bffb17 	ldw	r2,-20(fp)
   152f8:	10800104 	addi	r2,r2,4
   152fc:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
   15300:	003f8c06 	br	15134 <__alt_data_end+0xf0015134>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
   15304:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
   15308:	0001883a 	nop
   1530c:	e037883a 	mov	sp,fp
   15310:	df000017 	ldw	fp,0(sp)
   15314:	dec00104 	addi	sp,sp,4
   15318:	f800283a 	ret

0001531c <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
   1531c:	defff804 	addi	sp,sp,-32
   15320:	df000715 	stw	fp,28(sp)
   15324:	df000704 	addi	fp,sp,28
   15328:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
   1532c:	e0bffb17 	ldw	r2,-20(fp)
   15330:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
   15334:	e0bff917 	ldw	r2,-28(fp)
   15338:	10800017 	ldw	r2,0(r2)
   1533c:	10800104 	addi	r2,r2,4
   15340:	10800037 	ldwio	r2,0(r2)
   15344:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
   15348:	e0bffa17 	ldw	r2,-24(fp)
   1534c:	1081000c 	andi	r2,r2,1024
   15350:	10000b26 	beq	r2,zero,15380 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
   15354:	e0bff917 	ldw	r2,-28(fp)
   15358:	10800017 	ldw	r2,0(r2)
   1535c:	10800104 	addi	r2,r2,4
   15360:	1007883a 	mov	r3,r2
   15364:	e0bff917 	ldw	r2,-28(fp)
   15368:	10800817 	ldw	r2,32(r2)
   1536c:	10810014 	ori	r2,r2,1024
   15370:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
   15374:	e0bff917 	ldw	r2,-28(fp)
   15378:	10000915 	stw	zero,36(r2)
   1537c:	00000a06 	br	153a8 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
   15380:	e0bff917 	ldw	r2,-28(fp)
   15384:	10c00917 	ldw	r3,36(r2)
   15388:	00a00034 	movhi	r2,32768
   1538c:	10bfff04 	addi	r2,r2,-4
   15390:	10c00536 	bltu	r2,r3,153a8 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
   15394:	e0bff917 	ldw	r2,-28(fp)
   15398:	10800917 	ldw	r2,36(r2)
   1539c:	10c00044 	addi	r3,r2,1
   153a0:	e0bff917 	ldw	r2,-28(fp)
   153a4:	10c00915 	stw	r3,36(r2)
   153a8:	d0a04017 	ldw	r2,-32512(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
   153ac:	e037883a 	mov	sp,fp
   153b0:	df000017 	ldw	fp,0(sp)
   153b4:	dec00104 	addi	sp,sp,4
   153b8:	f800283a 	ret

000153bc <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
   153bc:	defffd04 	addi	sp,sp,-12
   153c0:	df000215 	stw	fp,8(sp)
   153c4:	df000204 	addi	fp,sp,8
   153c8:	e13ffe15 	stw	r4,-8(fp)
   153cc:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   153d0:	00000506 	br	153e8 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   153d4:	e0bfff17 	ldw	r2,-4(fp)
   153d8:	1090000c 	andi	r2,r2,16384
   153dc:	10000226 	beq	r2,zero,153e8 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
   153e0:	00bffd44 	movi	r2,-11
   153e4:	00000b06 	br	15414 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   153e8:	e0bffe17 	ldw	r2,-8(fp)
   153ec:	10c00d17 	ldw	r3,52(r2)
   153f0:	e0bffe17 	ldw	r2,-8(fp)
   153f4:	10800c17 	ldw	r2,48(r2)
   153f8:	18800526 	beq	r3,r2,15410 <altera_avalon_jtag_uart_close+0x54>
   153fc:	e0bffe17 	ldw	r2,-8(fp)
   15400:	10c00917 	ldw	r3,36(r2)
   15404:	e0bffe17 	ldw	r2,-8(fp)
   15408:	10800117 	ldw	r2,4(r2)
   1540c:	18bff136 	bltu	r3,r2,153d4 <__alt_data_end+0xf00153d4>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   15410:	0005883a 	mov	r2,zero
}
   15414:	e037883a 	mov	sp,fp
   15418:	df000017 	ldw	fp,0(sp)
   1541c:	dec00104 	addi	sp,sp,4
   15420:	f800283a 	ret

00015424 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
   15424:	defffa04 	addi	sp,sp,-24
   15428:	df000515 	stw	fp,20(sp)
   1542c:	df000504 	addi	fp,sp,20
   15430:	e13ffd15 	stw	r4,-12(fp)
   15434:	e17ffe15 	stw	r5,-8(fp)
   15438:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
   1543c:	00bff9c4 	movi	r2,-25
   15440:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
   15444:	e0bffe17 	ldw	r2,-8(fp)
   15448:	10da8060 	cmpeqi	r3,r2,27137
   1544c:	1800031e 	bne	r3,zero,1545c <altera_avalon_jtag_uart_ioctl+0x38>
   15450:	109a80a0 	cmpeqi	r2,r2,27138
   15454:	1000181e 	bne	r2,zero,154b8 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
   15458:	00002906 	br	15500 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
   1545c:	e0bffd17 	ldw	r2,-12(fp)
   15460:	10c00117 	ldw	r3,4(r2)
   15464:	00a00034 	movhi	r2,32768
   15468:	10bfffc4 	addi	r2,r2,-1
   1546c:	18802126 	beq	r3,r2,154f4 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
   15470:	e0bfff17 	ldw	r2,-4(fp)
   15474:	10800017 	ldw	r2,0(r2)
   15478:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
   1547c:	e0bffc17 	ldw	r2,-16(fp)
   15480:	10800090 	cmplti	r2,r2,2
   15484:	1000061e 	bne	r2,zero,154a0 <altera_avalon_jtag_uart_ioctl+0x7c>
   15488:	e0fffc17 	ldw	r3,-16(fp)
   1548c:	00a00034 	movhi	r2,32768
   15490:	10bfffc4 	addi	r2,r2,-1
   15494:	18800226 	beq	r3,r2,154a0 <altera_avalon_jtag_uart_ioctl+0x7c>
   15498:	e0bffc17 	ldw	r2,-16(fp)
   1549c:	00000206 	br	154a8 <altera_avalon_jtag_uart_ioctl+0x84>
   154a0:	00a00034 	movhi	r2,32768
   154a4:	10bfff84 	addi	r2,r2,-2
   154a8:	e0fffd17 	ldw	r3,-12(fp)
   154ac:	18800115 	stw	r2,4(r3)
      rc = 0;
   154b0:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   154b4:	00000f06 	br	154f4 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
   154b8:	e0bffd17 	ldw	r2,-12(fp)
   154bc:	10c00117 	ldw	r3,4(r2)
   154c0:	00a00034 	movhi	r2,32768
   154c4:	10bfffc4 	addi	r2,r2,-1
   154c8:	18800c26 	beq	r3,r2,154fc <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
   154cc:	e0bffd17 	ldw	r2,-12(fp)
   154d0:	10c00917 	ldw	r3,36(r2)
   154d4:	e0bffd17 	ldw	r2,-12(fp)
   154d8:	10800117 	ldw	r2,4(r2)
   154dc:	1885803a 	cmpltu	r2,r3,r2
   154e0:	10c03fcc 	andi	r3,r2,255
   154e4:	e0bfff17 	ldw	r2,-4(fp)
   154e8:	10c00015 	stw	r3,0(r2)
      rc = 0;
   154ec:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   154f0:	00000206 	br	154fc <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
   154f4:	0001883a 	nop
   154f8:	00000106 	br	15500 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
   154fc:	0001883a 	nop

  default:
    break;
  }

  return rc;
   15500:	e0bffb17 	ldw	r2,-20(fp)
}
   15504:	e037883a 	mov	sp,fp
   15508:	df000017 	ldw	fp,0(sp)
   1550c:	dec00104 	addi	sp,sp,4
   15510:	f800283a 	ret

00015514 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
   15514:	defff304 	addi	sp,sp,-52
   15518:	dfc00c15 	stw	ra,48(sp)
   1551c:	df000b15 	stw	fp,44(sp)
   15520:	df000b04 	addi	fp,sp,44
   15524:	e13ffc15 	stw	r4,-16(fp)
   15528:	e17ffd15 	stw	r5,-12(fp)
   1552c:	e1bffe15 	stw	r6,-8(fp)
   15530:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
   15534:	e0bffd17 	ldw	r2,-12(fp)
   15538:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   1553c:	00004706 	br	1565c <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
   15540:	e0bffc17 	ldw	r2,-16(fp)
   15544:	10800a17 	ldw	r2,40(r2)
   15548:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
   1554c:	e0bffc17 	ldw	r2,-16(fp)
   15550:	10800b17 	ldw	r2,44(r2)
   15554:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
   15558:	e0fff717 	ldw	r3,-36(fp)
   1555c:	e0bff817 	ldw	r2,-32(fp)
   15560:	18800536 	bltu	r3,r2,15578 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
   15564:	e0fff717 	ldw	r3,-36(fp)
   15568:	e0bff817 	ldw	r2,-32(fp)
   1556c:	1885c83a 	sub	r2,r3,r2
   15570:	e0bff615 	stw	r2,-40(fp)
   15574:	00000406 	br	15588 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
   15578:	00c20004 	movi	r3,2048
   1557c:	e0bff817 	ldw	r2,-32(fp)
   15580:	1885c83a 	sub	r2,r3,r2
   15584:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   15588:	e0bff617 	ldw	r2,-40(fp)
   1558c:	10001e26 	beq	r2,zero,15608 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
   15590:	e0fffe17 	ldw	r3,-8(fp)
   15594:	e0bff617 	ldw	r2,-40(fp)
   15598:	1880022e 	bgeu	r3,r2,155a4 <altera_avalon_jtag_uart_read+0x90>
        n = space;
   1559c:	e0bffe17 	ldw	r2,-8(fp)
   155a0:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
   155a4:	e0bffc17 	ldw	r2,-16(fp)
   155a8:	10c00e04 	addi	r3,r2,56
   155ac:	e0bff817 	ldw	r2,-32(fp)
   155b0:	1885883a 	add	r2,r3,r2
   155b4:	e1bff617 	ldw	r6,-40(fp)
   155b8:	100b883a 	mov	r5,r2
   155bc:	e13ff517 	ldw	r4,-44(fp)
   155c0:	00082d40 	call	82d4 <memcpy>
      ptr   += n;
   155c4:	e0fff517 	ldw	r3,-44(fp)
   155c8:	e0bff617 	ldw	r2,-40(fp)
   155cc:	1885883a 	add	r2,r3,r2
   155d0:	e0bff515 	stw	r2,-44(fp)
      space -= n;
   155d4:	e0fffe17 	ldw	r3,-8(fp)
   155d8:	e0bff617 	ldw	r2,-40(fp)
   155dc:	1885c83a 	sub	r2,r3,r2
   155e0:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   155e4:	e0fff817 	ldw	r3,-32(fp)
   155e8:	e0bff617 	ldw	r2,-40(fp)
   155ec:	1885883a 	add	r2,r3,r2
   155f0:	10c1ffcc 	andi	r3,r2,2047
   155f4:	e0bffc17 	ldw	r2,-16(fp)
   155f8:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
   155fc:	e0bffe17 	ldw	r2,-8(fp)
   15600:	00bfcf16 	blt	zero,r2,15540 <__alt_data_end+0xf0015540>
   15604:	00000106 	br	1560c <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
   15608:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
   1560c:	e0fff517 	ldw	r3,-44(fp)
   15610:	e0bffd17 	ldw	r2,-12(fp)
   15614:	1880141e 	bne	r3,r2,15668 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
   15618:	e0bfff17 	ldw	r2,-4(fp)
   1561c:	1090000c 	andi	r2,r2,16384
   15620:	1000131e 	bne	r2,zero,15670 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
   15624:	0001883a 	nop
   15628:	e0bffc17 	ldw	r2,-16(fp)
   1562c:	10c00a17 	ldw	r3,40(r2)
   15630:	e0bff717 	ldw	r2,-36(fp)
   15634:	1880051e 	bne	r3,r2,1564c <altera_avalon_jtag_uart_read+0x138>
   15638:	e0bffc17 	ldw	r2,-16(fp)
   1563c:	10c00917 	ldw	r3,36(r2)
   15640:	e0bffc17 	ldw	r2,-16(fp)
   15644:	10800117 	ldw	r2,4(r2)
   15648:	18bff736 	bltu	r3,r2,15628 <__alt_data_end+0xf0015628>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
   1564c:	e0bffc17 	ldw	r2,-16(fp)
   15650:	10c00a17 	ldw	r3,40(r2)
   15654:	e0bff717 	ldw	r2,-36(fp)
   15658:	18800726 	beq	r3,r2,15678 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   1565c:	e0bffe17 	ldw	r2,-8(fp)
   15660:	00bfb716 	blt	zero,r2,15540 <__alt_data_end+0xf0015540>
   15664:	00000506 	br	1567c <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
   15668:	0001883a 	nop
   1566c:	00000306 	br	1567c <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
   15670:	0001883a 	nop
   15674:	00000106 	br	1567c <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
   15678:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
   1567c:	e0fff517 	ldw	r3,-44(fp)
   15680:	e0bffd17 	ldw	r2,-12(fp)
   15684:	18801826 	beq	r3,r2,156e8 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   15688:	0005303a 	rdctl	r2,status
   1568c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   15690:	e0fffb17 	ldw	r3,-20(fp)
   15694:	00bfff84 	movi	r2,-2
   15698:	1884703a 	and	r2,r3,r2
   1569c:	1001703a 	wrctl	status,r2
  
  return context;
   156a0:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
   156a4:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   156a8:	e0bffc17 	ldw	r2,-16(fp)
   156ac:	10800817 	ldw	r2,32(r2)
   156b0:	10c00054 	ori	r3,r2,1
   156b4:	e0bffc17 	ldw	r2,-16(fp)
   156b8:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   156bc:	e0bffc17 	ldw	r2,-16(fp)
   156c0:	10800017 	ldw	r2,0(r2)
   156c4:	10800104 	addi	r2,r2,4
   156c8:	1007883a 	mov	r3,r2
   156cc:	e0bffc17 	ldw	r2,-16(fp)
   156d0:	10800817 	ldw	r2,32(r2)
   156d4:	18800035 	stwio	r2,0(r3)
   156d8:	e0bffa17 	ldw	r2,-24(fp)
   156dc:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   156e0:	e0bff917 	ldw	r2,-28(fp)
   156e4:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
   156e8:	e0fff517 	ldw	r3,-44(fp)
   156ec:	e0bffd17 	ldw	r2,-12(fp)
   156f0:	18800426 	beq	r3,r2,15704 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
   156f4:	e0fff517 	ldw	r3,-44(fp)
   156f8:	e0bffd17 	ldw	r2,-12(fp)
   156fc:	1885c83a 	sub	r2,r3,r2
   15700:	00000606 	br	1571c <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
   15704:	e0bfff17 	ldw	r2,-4(fp)
   15708:	1090000c 	andi	r2,r2,16384
   1570c:	10000226 	beq	r2,zero,15718 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
   15710:	00bffd44 	movi	r2,-11
   15714:	00000106 	br	1571c <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
   15718:	00bffec4 	movi	r2,-5
}
   1571c:	e037883a 	mov	sp,fp
   15720:	dfc00117 	ldw	ra,4(sp)
   15724:	df000017 	ldw	fp,0(sp)
   15728:	dec00204 	addi	sp,sp,8
   1572c:	f800283a 	ret

00015730 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   15730:	defff304 	addi	sp,sp,-52
   15734:	dfc00c15 	stw	ra,48(sp)
   15738:	df000b15 	stw	fp,44(sp)
   1573c:	df000b04 	addi	fp,sp,44
   15740:	e13ffc15 	stw	r4,-16(fp)
   15744:	e17ffd15 	stw	r5,-12(fp)
   15748:	e1bffe15 	stw	r6,-8(fp)
   1574c:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
   15750:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
   15754:	e0bffd17 	ldw	r2,-12(fp)
   15758:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   1575c:	00003706 	br	1583c <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
   15760:	e0bffc17 	ldw	r2,-16(fp)
   15764:	10800c17 	ldw	r2,48(r2)
   15768:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
   1576c:	e0bffc17 	ldw	r2,-16(fp)
   15770:	10800d17 	ldw	r2,52(r2)
   15774:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
   15778:	e0fff917 	ldw	r3,-28(fp)
   1577c:	e0bff517 	ldw	r2,-44(fp)
   15780:	1880062e 	bgeu	r3,r2,1579c <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
   15784:	e0fff517 	ldw	r3,-44(fp)
   15788:	e0bff917 	ldw	r2,-28(fp)
   1578c:	1885c83a 	sub	r2,r3,r2
   15790:	10bfffc4 	addi	r2,r2,-1
   15794:	e0bff615 	stw	r2,-40(fp)
   15798:	00000b06 	br	157c8 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
   1579c:	e0bff517 	ldw	r2,-44(fp)
   157a0:	10000526 	beq	r2,zero,157b8 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
   157a4:	00c20004 	movi	r3,2048
   157a8:	e0bff917 	ldw	r2,-28(fp)
   157ac:	1885c83a 	sub	r2,r3,r2
   157b0:	e0bff615 	stw	r2,-40(fp)
   157b4:	00000406 	br	157c8 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
   157b8:	00c1ffc4 	movi	r3,2047
   157bc:	e0bff917 	ldw	r2,-28(fp)
   157c0:	1885c83a 	sub	r2,r3,r2
   157c4:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   157c8:	e0bff617 	ldw	r2,-40(fp)
   157cc:	10001e26 	beq	r2,zero,15848 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
   157d0:	e0fffe17 	ldw	r3,-8(fp)
   157d4:	e0bff617 	ldw	r2,-40(fp)
   157d8:	1880022e 	bgeu	r3,r2,157e4 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
   157dc:	e0bffe17 	ldw	r2,-8(fp)
   157e0:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
   157e4:	e0bffc17 	ldw	r2,-16(fp)
   157e8:	10c20e04 	addi	r3,r2,2104
   157ec:	e0bff917 	ldw	r2,-28(fp)
   157f0:	1885883a 	add	r2,r3,r2
   157f4:	e1bff617 	ldw	r6,-40(fp)
   157f8:	e17ffd17 	ldw	r5,-12(fp)
   157fc:	1009883a 	mov	r4,r2
   15800:	00082d40 	call	82d4 <memcpy>
      ptr   += n;
   15804:	e0fffd17 	ldw	r3,-12(fp)
   15808:	e0bff617 	ldw	r2,-40(fp)
   1580c:	1885883a 	add	r2,r3,r2
   15810:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
   15814:	e0fffe17 	ldw	r3,-8(fp)
   15818:	e0bff617 	ldw	r2,-40(fp)
   1581c:	1885c83a 	sub	r2,r3,r2
   15820:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   15824:	e0fff917 	ldw	r3,-28(fp)
   15828:	e0bff617 	ldw	r2,-40(fp)
   1582c:	1885883a 	add	r2,r3,r2
   15830:	10c1ffcc 	andi	r3,r2,2047
   15834:	e0bffc17 	ldw	r2,-16(fp)
   15838:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   1583c:	e0bffe17 	ldw	r2,-8(fp)
   15840:	00bfc716 	blt	zero,r2,15760 <__alt_data_end+0xf0015760>
   15844:	00000106 	br	1584c <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
   15848:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1584c:	0005303a 	rdctl	r2,status
   15850:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   15854:	e0fffb17 	ldw	r3,-20(fp)
   15858:	00bfff84 	movi	r2,-2
   1585c:	1884703a 	and	r2,r3,r2
   15860:	1001703a 	wrctl	status,r2
  
  return context;
   15864:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
   15868:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   1586c:	e0bffc17 	ldw	r2,-16(fp)
   15870:	10800817 	ldw	r2,32(r2)
   15874:	10c00094 	ori	r3,r2,2
   15878:	e0bffc17 	ldw	r2,-16(fp)
   1587c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   15880:	e0bffc17 	ldw	r2,-16(fp)
   15884:	10800017 	ldw	r2,0(r2)
   15888:	10800104 	addi	r2,r2,4
   1588c:	1007883a 	mov	r3,r2
   15890:	e0bffc17 	ldw	r2,-16(fp)
   15894:	10800817 	ldw	r2,32(r2)
   15898:	18800035 	stwio	r2,0(r3)
   1589c:	e0bffa17 	ldw	r2,-24(fp)
   158a0:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   158a4:	e0bff817 	ldw	r2,-32(fp)
   158a8:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
   158ac:	e0bffe17 	ldw	r2,-8(fp)
   158b0:	0080100e 	bge	zero,r2,158f4 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
   158b4:	e0bfff17 	ldw	r2,-4(fp)
   158b8:	1090000c 	andi	r2,r2,16384
   158bc:	1000101e 	bne	r2,zero,15900 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
   158c0:	0001883a 	nop
   158c4:	e0bffc17 	ldw	r2,-16(fp)
   158c8:	10c00d17 	ldw	r3,52(r2)
   158cc:	e0bff517 	ldw	r2,-44(fp)
   158d0:	1880051e 	bne	r3,r2,158e8 <altera_avalon_jtag_uart_write+0x1b8>
   158d4:	e0bffc17 	ldw	r2,-16(fp)
   158d8:	10c00917 	ldw	r3,36(r2)
   158dc:	e0bffc17 	ldw	r2,-16(fp)
   158e0:	10800117 	ldw	r2,4(r2)
   158e4:	18bff736 	bltu	r3,r2,158c4 <__alt_data_end+0xf00158c4>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
   158e8:	e0bffc17 	ldw	r2,-16(fp)
   158ec:	10800917 	ldw	r2,36(r2)
   158f0:	1000051e 	bne	r2,zero,15908 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
   158f4:	e0bffe17 	ldw	r2,-8(fp)
   158f8:	00bfd016 	blt	zero,r2,1583c <__alt_data_end+0xf001583c>
   158fc:	00000306 	br	1590c <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
   15900:	0001883a 	nop
   15904:	00000106 	br	1590c <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
   15908:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   1590c:	e0fffd17 	ldw	r3,-12(fp)
   15910:	e0bff717 	ldw	r2,-36(fp)
   15914:	18800426 	beq	r3,r2,15928 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
   15918:	e0fffd17 	ldw	r3,-12(fp)
   1591c:	e0bff717 	ldw	r2,-36(fp)
   15920:	1885c83a 	sub	r2,r3,r2
   15924:	00000606 	br	15940 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
   15928:	e0bfff17 	ldw	r2,-4(fp)
   1592c:	1090000c 	andi	r2,r2,16384
   15930:	10000226 	beq	r2,zero,1593c <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
   15934:	00bffd44 	movi	r2,-11
   15938:	00000106 	br	15940 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
   1593c:	00bffec4 	movi	r2,-5
}
   15940:	e037883a 	mov	sp,fp
   15944:	dfc00117 	ldw	ra,4(sp)
   15948:	df000017 	ldw	fp,0(sp)
   1594c:	dec00204 	addi	sp,sp,8
   15950:	f800283a 	ret

00015954 <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
   15954:	defffa04 	addi	sp,sp,-24
   15958:	dfc00515 	stw	ra,20(sp)
   1595c:	df000415 	stw	fp,16(sp)
   15960:	df000404 	addi	fp,sp,16
   15964:	e13ffe15 	stw	r4,-8(fp)
   15968:	2805883a 	mov	r2,r5
   1596c:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   15970:	e0bffe17 	ldw	r2,-8(fp)
   15974:	10800017 	ldw	r2,0(r2)
   15978:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   1597c:	008003f4 	movhi	r2,15
   15980:	10909004 	addi	r2,r2,16960
   15984:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   15988:	e0bffe17 	ldw	r2,-8(fp)
   1598c:	10800803 	ldbu	r2,32(r2)
   15990:	10803fcc 	andi	r2,r2,255
   15994:	1080201c 	xori	r2,r2,128
   15998:	10bfe004 	addi	r2,r2,-128
   1599c:	1000151e 	bne	r2,zero,159f4 <lcd_write_command+0xa0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   159a0:	00000906 	br	159c8 <lcd_write_command+0x74>
    if (--i == 0)
   159a4:	e0bffc17 	ldw	r2,-16(fp)
   159a8:	10bfffc4 	addi	r2,r2,-1
   159ac:	e0bffc15 	stw	r2,-16(fp)
   159b0:	e0bffc17 	ldw	r2,-16(fp)
   159b4:	1000041e 	bne	r2,zero,159c8 <lcd_write_command+0x74>
    {
      sp->broken = 1;
   159b8:	e0bffe17 	ldw	r2,-8(fp)
   159bc:	00c00044 	movi	r3,1
   159c0:	10c00805 	stb	r3,32(r2)
      return;
   159c4:	00000c06 	br	159f8 <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   159c8:	e0bffd17 	ldw	r2,-12(fp)
   159cc:	10800104 	addi	r2,r2,4
   159d0:	10800037 	ldwio	r2,0(r2)
   159d4:	1080200c 	andi	r2,r2,128
   159d8:	103ff21e 	bne	r2,zero,159a4 <__alt_data_end+0xf00159a4>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   159dc:	01001904 	movi	r4,100
   159e0:	00193fc0 	call	193fc <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
   159e4:	e0bffd17 	ldw	r2,-12(fp)
   159e8:	e0ffff03 	ldbu	r3,-4(fp)
   159ec:	10c00035 	stwio	r3,0(r2)
   159f0:	00000106 	br	159f8 <lcd_write_command+0xa4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   159f4:	0001883a 	nop
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
}
   159f8:	e037883a 	mov	sp,fp
   159fc:	dfc00117 	ldw	ra,4(sp)
   15a00:	df000017 	ldw	fp,0(sp)
   15a04:	dec00204 	addi	sp,sp,8
   15a08:	f800283a 	ret

00015a0c <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
   15a0c:	defffa04 	addi	sp,sp,-24
   15a10:	dfc00515 	stw	ra,20(sp)
   15a14:	df000415 	stw	fp,16(sp)
   15a18:	df000404 	addi	fp,sp,16
   15a1c:	e13ffe15 	stw	r4,-8(fp)
   15a20:	2805883a 	mov	r2,r5
   15a24:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   15a28:	e0bffe17 	ldw	r2,-8(fp)
   15a2c:	10800017 	ldw	r2,0(r2)
   15a30:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   15a34:	008003f4 	movhi	r2,15
   15a38:	10909004 	addi	r2,r2,16960
   15a3c:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   15a40:	e0bffe17 	ldw	r2,-8(fp)
   15a44:	10800803 	ldbu	r2,32(r2)
   15a48:	10803fcc 	andi	r2,r2,255
   15a4c:	1080201c 	xori	r2,r2,128
   15a50:	10bfe004 	addi	r2,r2,-128
   15a54:	10001d1e 	bne	r2,zero,15acc <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   15a58:	00000906 	br	15a80 <lcd_write_data+0x74>
    if (--i == 0)
   15a5c:	e0bffc17 	ldw	r2,-16(fp)
   15a60:	10bfffc4 	addi	r2,r2,-1
   15a64:	e0bffc15 	stw	r2,-16(fp)
   15a68:	e0bffc17 	ldw	r2,-16(fp)
   15a6c:	1000041e 	bne	r2,zero,15a80 <lcd_write_data+0x74>
    {
      sp->broken = 1;
   15a70:	e0bffe17 	ldw	r2,-8(fp)
   15a74:	00c00044 	movi	r3,1
   15a78:	10c00805 	stb	r3,32(r2)
      return;
   15a7c:	00001406 	br	15ad0 <lcd_write_data+0xc4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   15a80:	e0bffd17 	ldw	r2,-12(fp)
   15a84:	10800104 	addi	r2,r2,4
   15a88:	10800037 	ldwio	r2,0(r2)
   15a8c:	1080200c 	andi	r2,r2,128
   15a90:	103ff21e 	bne	r2,zero,15a5c <__alt_data_end+0xf0015a5c>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   15a94:	01001904 	movi	r4,100
   15a98:	00193fc0 	call	193fc <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
   15a9c:	e0bffd17 	ldw	r2,-12(fp)
   15aa0:	10800204 	addi	r2,r2,8
   15aa4:	1007883a 	mov	r3,r2
   15aa8:	e0bfff03 	ldbu	r2,-4(fp)
   15aac:	18800035 	stwio	r2,0(r3)

  sp->address++;
   15ab0:	e0bffe17 	ldw	r2,-8(fp)
   15ab4:	108008c3 	ldbu	r2,35(r2)
   15ab8:	10800044 	addi	r2,r2,1
   15abc:	1007883a 	mov	r3,r2
   15ac0:	e0bffe17 	ldw	r2,-8(fp)
   15ac4:	10c008c5 	stb	r3,35(r2)
   15ac8:	00000106 	br	15ad0 <lcd_write_data+0xc4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   15acc:	0001883a 	nop
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);

  sp->address++;
}
   15ad0:	e037883a 	mov	sp,fp
   15ad4:	dfc00117 	ldw	ra,4(sp)
   15ad8:	df000017 	ldw	fp,0(sp)
   15adc:	dec00204 	addi	sp,sp,8
   15ae0:	f800283a 	ret

00015ae4 <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
   15ae4:	defffc04 	addi	sp,sp,-16
   15ae8:	dfc00315 	stw	ra,12(sp)
   15aec:	df000215 	stw	fp,8(sp)
   15af0:	df000204 	addi	fp,sp,8
   15af4:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
   15af8:	01400044 	movi	r5,1
   15afc:	e13fff17 	ldw	r4,-4(fp)
   15b00:	00159540 	call	15954 <lcd_write_command>

  sp->x = 0;
   15b04:	e0bfff17 	ldw	r2,-4(fp)
   15b08:	10000845 	stb	zero,33(r2)
  sp->y = 0;
   15b0c:	e0bfff17 	ldw	r2,-4(fp)
   15b10:	10000885 	stb	zero,34(r2)
  sp->address = 0;
   15b14:	e0bfff17 	ldw	r2,-4(fp)
   15b18:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   15b1c:	e03ffe15 	stw	zero,-8(fp)
   15b20:	00001b06 	br	15b90 <lcd_clear_screen+0xac>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
   15b24:	e0bffe17 	ldw	r2,-8(fp)
   15b28:	108018e4 	muli	r2,r2,99
   15b2c:	10801004 	addi	r2,r2,64
   15b30:	e0ffff17 	ldw	r3,-4(fp)
   15b34:	1885883a 	add	r2,r3,r2
   15b38:	01801444 	movi	r6,81
   15b3c:	01400804 	movi	r5,32
   15b40:	1009883a 	mov	r4,r2
   15b44:	000841c0 	call	841c <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
   15b48:	e0bffe17 	ldw	r2,-8(fp)
   15b4c:	108018e4 	muli	r2,r2,99
   15b50:	10800c04 	addi	r2,r2,48
   15b54:	e0ffff17 	ldw	r3,-4(fp)
   15b58:	1885883a 	add	r2,r3,r2
   15b5c:	01800404 	movi	r6,16
   15b60:	01400804 	movi	r5,32
   15b64:	1009883a 	mov	r4,r2
   15b68:	000841c0 	call	841c <memset>
    sp->line[y].width = 0;
   15b6c:	e0ffff17 	ldw	r3,-4(fp)
   15b70:	e0bffe17 	ldw	r2,-8(fp)
   15b74:	108018e4 	muli	r2,r2,99
   15b78:	1885883a 	add	r2,r3,r2
   15b7c:	10802444 	addi	r2,r2,145
   15b80:	10000005 	stb	zero,0(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   15b84:	e0bffe17 	ldw	r2,-8(fp)
   15b88:	10800044 	addi	r2,r2,1
   15b8c:	e0bffe15 	stw	r2,-8(fp)
   15b90:	e0bffe17 	ldw	r2,-8(fp)
   15b94:	10800090 	cmplti	r2,r2,2
   15b98:	103fe21e 	bne	r2,zero,15b24 <__alt_data_end+0xf0015b24>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
   15b9c:	0001883a 	nop
   15ba0:	e037883a 	mov	sp,fp
   15ba4:	dfc00117 	ldw	ra,4(sp)
   15ba8:	df000017 	ldw	fp,0(sp)
   15bac:	dec00204 	addi	sp,sp,8
   15bb0:	f800283a 	ret

00015bb4 <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
   15bb4:	defff704 	addi	sp,sp,-36
   15bb8:	dfc00815 	stw	ra,32(sp)
   15bbc:	df000715 	stw	fp,28(sp)
   15bc0:	df000704 	addi	fp,sp,28
   15bc4:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
   15bc8:	e0bfff17 	ldw	r2,-4(fp)
   15bcc:	10800943 	ldbu	r2,37(r2)
   15bd0:	10803fcc 	andi	r2,r2,255
   15bd4:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   15bd8:	e03ff915 	stw	zero,-28(fp)
   15bdc:	00006806 	br	15d80 <lcd_repaint_screen+0x1cc>
  {
    int width  = sp->line[y].width;
   15be0:	e0ffff17 	ldw	r3,-4(fp)
   15be4:	e0bff917 	ldw	r2,-28(fp)
   15be8:	108018e4 	muli	r2,r2,99
   15bec:	1885883a 	add	r2,r3,r2
   15bf0:	10802444 	addi	r2,r2,145
   15bf4:	10800003 	ldbu	r2,0(r2)
   15bf8:	10803fcc 	andi	r2,r2,255
   15bfc:	1080201c 	xori	r2,r2,128
   15c00:	10bfe004 	addi	r2,r2,-128
   15c04:	e0bffd15 	stw	r2,-12(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
   15c08:	e0ffff17 	ldw	r3,-4(fp)
   15c0c:	e0bff917 	ldw	r2,-28(fp)
   15c10:	108018e4 	muli	r2,r2,99
   15c14:	1885883a 	add	r2,r3,r2
   15c18:	10802484 	addi	r2,r2,146
   15c1c:	10800003 	ldbu	r2,0(r2)
   15c20:	10c03fcc 	andi	r3,r2,255
   15c24:	e0bffc17 	ldw	r2,-16(fp)
   15c28:	1885383a 	mul	r2,r3,r2
   15c2c:	1005d23a 	srai	r2,r2,8
   15c30:	e0bffb15 	stw	r2,-20(fp)
    if (offset >= width)
   15c34:	e0fffb17 	ldw	r3,-20(fp)
   15c38:	e0bffd17 	ldw	r2,-12(fp)
   15c3c:	18800116 	blt	r3,r2,15c44 <lcd_repaint_screen+0x90>
      offset = 0;
   15c40:	e03ffb15 	stw	zero,-20(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   15c44:	e03ffa15 	stw	zero,-24(fp)
   15c48:	00004706 	br	15d68 <lcd_repaint_screen+0x1b4>
    {
      char c = sp->line[y].data[(x + offset) % width];
   15c4c:	e0fffa17 	ldw	r3,-24(fp)
   15c50:	e0bffb17 	ldw	r2,-20(fp)
   15c54:	1885883a 	add	r2,r3,r2
   15c58:	e0fffd17 	ldw	r3,-12(fp)
   15c5c:	10c9283a 	div	r4,r2,r3
   15c60:	e0fffd17 	ldw	r3,-12(fp)
   15c64:	20c7383a 	mul	r3,r4,r3
   15c68:	10c5c83a 	sub	r2,r2,r3
   15c6c:	e13fff17 	ldw	r4,-4(fp)
   15c70:	e0fff917 	ldw	r3,-28(fp)
   15c74:	18c018e4 	muli	r3,r3,99
   15c78:	20c7883a 	add	r3,r4,r3
   15c7c:	1885883a 	add	r2,r3,r2
   15c80:	10801004 	addi	r2,r2,64
   15c84:	10800003 	ldbu	r2,0(r2)
   15c88:	e0bffe05 	stb	r2,-8(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
   15c8c:	e0ffff17 	ldw	r3,-4(fp)
   15c90:	e0bff917 	ldw	r2,-28(fp)
   15c94:	108018e4 	muli	r2,r2,99
   15c98:	1887883a 	add	r3,r3,r2
   15c9c:	e0bffa17 	ldw	r2,-24(fp)
   15ca0:	1885883a 	add	r2,r3,r2
   15ca4:	10800c04 	addi	r2,r2,48
   15ca8:	10800003 	ldbu	r2,0(r2)
   15cac:	10c03fcc 	andi	r3,r2,255
   15cb0:	18c0201c 	xori	r3,r3,128
   15cb4:	18ffe004 	addi	r3,r3,-128
   15cb8:	e0bffe07 	ldb	r2,-8(fp)
   15cbc:	18802726 	beq	r3,r2,15d5c <lcd_repaint_screen+0x1a8>
      {
        unsigned char address = x + colstart[y];
   15cc0:	e0fff917 	ldw	r3,-28(fp)
   15cc4:	d0a01204 	addi	r2,gp,-32696
   15cc8:	1885883a 	add	r2,r3,r2
   15ccc:	10800003 	ldbu	r2,0(r2)
   15cd0:	1007883a 	mov	r3,r2
   15cd4:	e0bffa17 	ldw	r2,-24(fp)
   15cd8:	1885883a 	add	r2,r3,r2
   15cdc:	e0bffe45 	stb	r2,-7(fp)

        if (address != sp->address)
   15ce0:	e0fffe43 	ldbu	r3,-7(fp)
   15ce4:	e0bfff17 	ldw	r2,-4(fp)
   15ce8:	108008c3 	ldbu	r2,35(r2)
   15cec:	10803fcc 	andi	r2,r2,255
   15cf0:	1080201c 	xori	r2,r2,128
   15cf4:	10bfe004 	addi	r2,r2,-128
   15cf8:	18800a26 	beq	r3,r2,15d24 <lcd_repaint_screen+0x170>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
   15cfc:	e0fffe43 	ldbu	r3,-7(fp)
   15d00:	00bfe004 	movi	r2,-128
   15d04:	1884b03a 	or	r2,r3,r2
   15d08:	10803fcc 	andi	r2,r2,255
   15d0c:	100b883a 	mov	r5,r2
   15d10:	e13fff17 	ldw	r4,-4(fp)
   15d14:	00159540 	call	15954 <lcd_write_command>
          sp->address = address;
   15d18:	e0fffe43 	ldbu	r3,-7(fp)
   15d1c:	e0bfff17 	ldw	r2,-4(fp)
   15d20:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
   15d24:	e0bffe03 	ldbu	r2,-8(fp)
   15d28:	10803fcc 	andi	r2,r2,255
   15d2c:	100b883a 	mov	r5,r2
   15d30:	e13fff17 	ldw	r4,-4(fp)
   15d34:	0015a0c0 	call	15a0c <lcd_write_data>
        sp->line[y].visible[x] = c;
   15d38:	e0ffff17 	ldw	r3,-4(fp)
   15d3c:	e0bff917 	ldw	r2,-28(fp)
   15d40:	108018e4 	muli	r2,r2,99
   15d44:	1887883a 	add	r3,r3,r2
   15d48:	e0bffa17 	ldw	r2,-24(fp)
   15d4c:	1885883a 	add	r2,r3,r2
   15d50:	10800c04 	addi	r2,r2,48
   15d54:	e0fffe03 	ldbu	r3,-8(fp)
   15d58:	10c00005 	stb	r3,0(r2)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   15d5c:	e0bffa17 	ldw	r2,-24(fp)
   15d60:	10800044 	addi	r2,r2,1
   15d64:	e0bffa15 	stw	r2,-24(fp)
   15d68:	e0bffa17 	ldw	r2,-24(fp)
   15d6c:	10800410 	cmplti	r2,r2,16
   15d70:	103fb61e 	bne	r2,zero,15c4c <__alt_data_end+0xf0015c4c>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   15d74:	e0bff917 	ldw	r2,-28(fp)
   15d78:	10800044 	addi	r2,r2,1
   15d7c:	e0bff915 	stw	r2,-28(fp)
   15d80:	e0bff917 	ldw	r2,-28(fp)
   15d84:	10800090 	cmplti	r2,r2,2
   15d88:	103f951e 	bne	r2,zero,15be0 <__alt_data_end+0xf0015be0>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
   15d8c:	0001883a 	nop
   15d90:	e037883a 	mov	sp,fp
   15d94:	dfc00117 	ldw	ra,4(sp)
   15d98:	df000017 	ldw	fp,0(sp)
   15d9c:	dec00204 	addi	sp,sp,8
   15da0:	f800283a 	ret

00015da4 <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
   15da4:	defffc04 	addi	sp,sp,-16
   15da8:	dfc00315 	stw	ra,12(sp)
   15dac:	df000215 	stw	fp,8(sp)
   15db0:	df000204 	addi	fp,sp,8
   15db4:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   15db8:	e03ffe15 	stw	zero,-8(fp)
   15dbc:	00001d06 	br	15e34 <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
   15dc0:	e0bffe17 	ldw	r2,-8(fp)
   15dc4:	00800f16 	blt	zero,r2,15e04 <lcd_scroll_up+0x60>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
   15dc8:	e0bffe17 	ldw	r2,-8(fp)
   15dcc:	108018e4 	muli	r2,r2,99
   15dd0:	10801004 	addi	r2,r2,64
   15dd4:	e0ffff17 	ldw	r3,-4(fp)
   15dd8:	1889883a 	add	r4,r3,r2
   15ddc:	e0bffe17 	ldw	r2,-8(fp)
   15de0:	10800044 	addi	r2,r2,1
   15de4:	108018e4 	muli	r2,r2,99
   15de8:	10801004 	addi	r2,r2,64
   15dec:	e0ffff17 	ldw	r3,-4(fp)
   15df0:	1885883a 	add	r2,r3,r2
   15df4:	01801404 	movi	r6,80
   15df8:	100b883a 	mov	r5,r2
   15dfc:	00082d40 	call	82d4 <memcpy>
   15e00:	00000906 	br	15e28 <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
   15e04:	e0bffe17 	ldw	r2,-8(fp)
   15e08:	108018e4 	muli	r2,r2,99
   15e0c:	10801004 	addi	r2,r2,64
   15e10:	e0ffff17 	ldw	r3,-4(fp)
   15e14:	1885883a 	add	r2,r3,r2
   15e18:	01801404 	movi	r6,80
   15e1c:	01400804 	movi	r5,32
   15e20:	1009883a 	mov	r4,r2
   15e24:	000841c0 	call	841c <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   15e28:	e0bffe17 	ldw	r2,-8(fp)
   15e2c:	10800044 	addi	r2,r2,1
   15e30:	e0bffe15 	stw	r2,-8(fp)
   15e34:	e0bffe17 	ldw	r2,-8(fp)
   15e38:	10800090 	cmplti	r2,r2,2
   15e3c:	103fe01e 	bne	r2,zero,15dc0 <__alt_data_end+0xf0015dc0>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
   15e40:	e0bfff17 	ldw	r2,-4(fp)
   15e44:	10800883 	ldbu	r2,34(r2)
   15e48:	10bfffc4 	addi	r2,r2,-1
   15e4c:	1007883a 	mov	r3,r2
   15e50:	e0bfff17 	ldw	r2,-4(fp)
   15e54:	10c00885 	stb	r3,34(r2)
}
   15e58:	0001883a 	nop
   15e5c:	e037883a 	mov	sp,fp
   15e60:	dfc00117 	ldw	ra,4(sp)
   15e64:	df000017 	ldw	fp,0(sp)
   15e68:	dec00204 	addi	sp,sp,8
   15e6c:	f800283a 	ret

00015e70 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
   15e70:	defff904 	addi	sp,sp,-28
   15e74:	dfc00615 	stw	ra,24(sp)
   15e78:	df000515 	stw	fp,20(sp)
   15e7c:	df000504 	addi	fp,sp,20
   15e80:	e13ffe15 	stw	r4,-8(fp)
   15e84:	2805883a 	mov	r2,r5
   15e88:	e0bfff05 	stb	r2,-4(fp)
  int parm1 = 0, parm2 = 0;
   15e8c:	e03ffb15 	stw	zero,-20(fp)
   15e90:	e03ffc15 	stw	zero,-16(fp)

  if (sp->escape[0] == '[')
   15e94:	e0bffe17 	ldw	r2,-8(fp)
   15e98:	10800a03 	ldbu	r2,40(r2)
   15e9c:	10803fcc 	andi	r2,r2,255
   15ea0:	1080201c 	xori	r2,r2,128
   15ea4:	10bfe004 	addi	r2,r2,-128
   15ea8:	108016d8 	cmpnei	r2,r2,91
   15eac:	1000411e 	bne	r2,zero,15fb4 <lcd_handle_escape+0x144>
  {
    char * ptr = sp->escape+1;
   15eb0:	e0bffe17 	ldw	r2,-8(fp)
   15eb4:	10800a04 	addi	r2,r2,40
   15eb8:	10800044 	addi	r2,r2,1
   15ebc:	e0bffd15 	stw	r2,-12(fp)
    while (isdigit(*ptr))
   15ec0:	00000c06 	br	15ef4 <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
   15ec4:	e0bffb17 	ldw	r2,-20(fp)
   15ec8:	10c002a4 	muli	r3,r2,10
   15ecc:	e0bffd17 	ldw	r2,-12(fp)
   15ed0:	11000044 	addi	r4,r2,1
   15ed4:	e13ffd15 	stw	r4,-12(fp)
   15ed8:	10800003 	ldbu	r2,0(r2)
   15edc:	10803fcc 	andi	r2,r2,255
   15ee0:	1080201c 	xori	r2,r2,128
   15ee4:	10bfe004 	addi	r2,r2,-128
   15ee8:	10bff404 	addi	r2,r2,-48
   15eec:	1885883a 	add	r2,r3,r2
   15ef0:	e0bffb15 	stw	r2,-20(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
   15ef4:	d0e01717 	ldw	r3,-32676(gp)
   15ef8:	e0bffd17 	ldw	r2,-12(fp)
   15efc:	10800003 	ldbu	r2,0(r2)
   15f00:	10803fcc 	andi	r2,r2,255
   15f04:	1080201c 	xori	r2,r2,128
   15f08:	10bfe004 	addi	r2,r2,-128
   15f0c:	10800044 	addi	r2,r2,1
   15f10:	1885883a 	add	r2,r3,r2
   15f14:	10800003 	ldbu	r2,0(r2)
   15f18:	10803fcc 	andi	r2,r2,255
   15f1c:	1080010c 	andi	r2,r2,4
   15f20:	103fe81e 	bne	r2,zero,15ec4 <__alt_data_end+0xf0015ec4>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
   15f24:	e0bffd17 	ldw	r2,-12(fp)
   15f28:	10800003 	ldbu	r2,0(r2)
   15f2c:	10803fcc 	andi	r2,r2,255
   15f30:	1080201c 	xori	r2,r2,128
   15f34:	10bfe004 	addi	r2,r2,-128
   15f38:	10800ed8 	cmpnei	r2,r2,59
   15f3c:	10001f1e 	bne	r2,zero,15fbc <lcd_handle_escape+0x14c>
    {
      ptr++;
   15f40:	e0bffd17 	ldw	r2,-12(fp)
   15f44:	10800044 	addi	r2,r2,1
   15f48:	e0bffd15 	stw	r2,-12(fp)
      while (isdigit(*ptr))
   15f4c:	00000c06 	br	15f80 <lcd_handle_escape+0x110>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
   15f50:	e0bffc17 	ldw	r2,-16(fp)
   15f54:	10c002a4 	muli	r3,r2,10
   15f58:	e0bffd17 	ldw	r2,-12(fp)
   15f5c:	11000044 	addi	r4,r2,1
   15f60:	e13ffd15 	stw	r4,-12(fp)
   15f64:	10800003 	ldbu	r2,0(r2)
   15f68:	10803fcc 	andi	r2,r2,255
   15f6c:	1080201c 	xori	r2,r2,128
   15f70:	10bfe004 	addi	r2,r2,-128
   15f74:	10bff404 	addi	r2,r2,-48
   15f78:	1885883a 	add	r2,r3,r2
   15f7c:	e0bffc15 	stw	r2,-16(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
   15f80:	d0e01717 	ldw	r3,-32676(gp)
   15f84:	e0bffd17 	ldw	r2,-12(fp)
   15f88:	10800003 	ldbu	r2,0(r2)
   15f8c:	10803fcc 	andi	r2,r2,255
   15f90:	1080201c 	xori	r2,r2,128
   15f94:	10bfe004 	addi	r2,r2,-128
   15f98:	10800044 	addi	r2,r2,1
   15f9c:	1885883a 	add	r2,r3,r2
   15fa0:	10800003 	ldbu	r2,0(r2)
   15fa4:	10803fcc 	andi	r2,r2,255
   15fa8:	1080010c 	andi	r2,r2,4
   15fac:	103fe81e 	bne	r2,zero,15f50 <__alt_data_end+0xf0015f50>
   15fb0:	00000206 	br	15fbc <lcd_handle_escape+0x14c>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
   15fb4:	00bfffc4 	movi	r2,-1
   15fb8:	e0bffb15 	stw	r2,-20(fp)

  switch (c)
   15fbc:	e0bfff07 	ldb	r2,-4(fp)
   15fc0:	10c012a0 	cmpeqi	r3,r2,74
   15fc4:	1800291e 	bne	r3,zero,1606c <lcd_handle_escape+0x1fc>
   15fc8:	10c012c8 	cmpgei	r3,r2,75
   15fcc:	1800031e 	bne	r3,zero,15fdc <lcd_handle_escape+0x16c>
   15fd0:	10801220 	cmpeqi	r2,r2,72
   15fd4:	1000061e 	bne	r2,zero,15ff0 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   15fd8:	00004a06 	br	16104 <lcd_handle_escape+0x294>
    }
  }
  else
    parm1 = -1;

  switch (c)
   15fdc:	10c012e0 	cmpeqi	r3,r2,75
   15fe0:	1800281e 	bne	r3,zero,16084 <lcd_handle_escape+0x214>
   15fe4:	108019a0 	cmpeqi	r2,r2,102
   15fe8:	1000011e 	bne	r2,zero,15ff0 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   15fec:	00004506 	br	16104 <lcd_handle_escape+0x294>

  switch (c)
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
   15ff0:	e0bffc17 	ldw	r2,-16(fp)
   15ff4:	0080050e 	bge	zero,r2,1600c <lcd_handle_escape+0x19c>
      sp->x = parm2 - 1;
   15ff8:	e0bffc17 	ldw	r2,-16(fp)
   15ffc:	10bfffc4 	addi	r2,r2,-1
   16000:	1007883a 	mov	r3,r2
   16004:	e0bffe17 	ldw	r2,-8(fp)
   16008:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
   1600c:	e0bffb17 	ldw	r2,-20(fp)
   16010:	0080370e 	bge	zero,r2,160f0 <lcd_handle_escape+0x280>
    {
      sp->y = parm1 - 1;
   16014:	e0bffb17 	ldw	r2,-20(fp)
   16018:	10bfffc4 	addi	r2,r2,-1
   1601c:	1007883a 	mov	r3,r2
   16020:	e0bffe17 	ldw	r2,-8(fp)
   16024:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
   16028:	e0bffe17 	ldw	r2,-8(fp)
   1602c:	10800883 	ldbu	r2,34(r2)
   16030:	10803fcc 	andi	r2,r2,255
   16034:	10800170 	cmpltui	r2,r2,5
   16038:	1000061e 	bne	r2,zero,16054 <lcd_handle_escape+0x1e4>
        sp->y = ALT_LCD_HEIGHT * 2;
   1603c:	e0bffe17 	ldw	r2,-8(fp)
   16040:	00c00104 	movi	r3,4
   16044:	10c00885 	stb	r3,34(r2)
      while (sp->y > ALT_LCD_HEIGHT)
   16048:	00000206 	br	16054 <lcd_handle_escape+0x1e4>
        lcd_scroll_up(sp);
   1604c:	e13ffe17 	ldw	r4,-8(fp)
   16050:	0015da40 	call	15da4 <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
   16054:	e0bffe17 	ldw	r2,-8(fp)
   16058:	10800883 	ldbu	r2,34(r2)
   1605c:	10803fcc 	andi	r2,r2,255
   16060:	108000e8 	cmpgeui	r2,r2,3
   16064:	103ff91e 	bne	r2,zero,1604c <__alt_data_end+0xf001604c>
        lcd_scroll_up(sp);
    }
    break;
   16068:	00002106 	br	160f0 <lcd_handle_escape+0x280>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
   1606c:	e0bffb17 	ldw	r2,-20(fp)
   16070:	10800098 	cmpnei	r2,r2,2
   16074:	1000201e 	bne	r2,zero,160f8 <lcd_handle_escape+0x288>
      lcd_clear_screen(sp);
   16078:	e13ffe17 	ldw	r4,-8(fp)
   1607c:	0015ae40 	call	15ae4 <lcd_clear_screen>
    break;
   16080:	00001d06 	br	160f8 <lcd_handle_escape+0x288>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
   16084:	e0bffb17 	ldw	r2,-20(fp)
   16088:	00801d16 	blt	zero,r2,16100 <lcd_handle_escape+0x290>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   1608c:	e0bffe17 	ldw	r2,-8(fp)
   16090:	10800843 	ldbu	r2,33(r2)
   16094:	10803fcc 	andi	r2,r2,255
   16098:	10801428 	cmpgeui	r2,r2,80
   1609c:	1000181e 	bne	r2,zero,16100 <lcd_handle_escape+0x290>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
   160a0:	e0bffe17 	ldw	r2,-8(fp)
   160a4:	10800883 	ldbu	r2,34(r2)
   160a8:	10803fcc 	andi	r2,r2,255
   160ac:	108018e4 	muli	r2,r2,99
   160b0:	10801004 	addi	r2,r2,64
   160b4:	e0fffe17 	ldw	r3,-8(fp)
   160b8:	1887883a 	add	r3,r3,r2
   160bc:	e0bffe17 	ldw	r2,-8(fp)
   160c0:	10800843 	ldbu	r2,33(r2)
   160c4:	10803fcc 	andi	r2,r2,255
   160c8:	1889883a 	add	r4,r3,r2
   160cc:	e0bffe17 	ldw	r2,-8(fp)
   160d0:	10800843 	ldbu	r2,33(r2)
   160d4:	10803fcc 	andi	r2,r2,255
   160d8:	00c01404 	movi	r3,80
   160dc:	1885c83a 	sub	r2,r3,r2
   160e0:	100d883a 	mov	r6,r2
   160e4:	01400804 	movi	r5,32
   160e8:	000841c0 	call	841c <memset>
    }
    break;
   160ec:	00000406 	br	16100 <lcd_handle_escape+0x290>
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
        lcd_scroll_up(sp);
    }
    break;
   160f0:	0001883a 	nop
   160f4:	00000306 	br	16104 <lcd_handle_escape+0x294>
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
      lcd_clear_screen(sp);
    break;
   160f8:	0001883a 	nop
   160fc:	00000106 	br	16104 <lcd_handle_escape+0x294>
    if (parm1 < 1)
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
   16100:	0001883a 	nop
  }
}
   16104:	0001883a 	nop
   16108:	e037883a 	mov	sp,fp
   1610c:	dfc00117 	ldw	ra,4(sp)
   16110:	df000017 	ldw	fp,0(sp)
   16114:	dec00204 	addi	sp,sp,8
   16118:	f800283a 	ret

0001611c <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
   1611c:	defff304 	addi	sp,sp,-52
   16120:	dfc00c15 	stw	ra,48(sp)
   16124:	df000b15 	stw	fp,44(sp)
   16128:	df000b04 	addi	fp,sp,44
   1612c:	e13ffc15 	stw	r4,-16(fp)
   16130:	e17ffd15 	stw	r5,-12(fp)
   16134:	e1bffe15 	stw	r6,-8(fp)
   16138:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
   1613c:	e0bffe17 	ldw	r2,-8(fp)
   16140:	e0fffd17 	ldw	r3,-12(fp)
   16144:	1885883a 	add	r2,r3,r2
   16148:	e0bff815 	stw	r2,-32(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
   1614c:	e0bffc17 	ldw	r2,-16(fp)
   16150:	00c00044 	movi	r3,1
   16154:	10c009c5 	stb	r3,39(r2)

  for ( ; ptr < end ; ptr++)
   16158:	00009906 	br	163c0 <altera_avalon_lcd_16207_write+0x2a4>
  {
    char c = *ptr;
   1615c:	e0bffd17 	ldw	r2,-12(fp)
   16160:	10800003 	ldbu	r2,0(r2)
   16164:	e0bff905 	stb	r2,-28(fp)

    if (sp->esccount >= 0)
   16168:	e0bffc17 	ldw	r2,-16(fp)
   1616c:	10800903 	ldbu	r2,36(r2)
   16170:	10803fcc 	andi	r2,r2,255
   16174:	1080201c 	xori	r2,r2,128
   16178:	10bfe004 	addi	r2,r2,-128
   1617c:	10003716 	blt	r2,zero,1625c <altera_avalon_lcd_16207_write+0x140>
    {
      unsigned int esccount = sp->esccount;
   16180:	e0bffc17 	ldw	r2,-16(fp)
   16184:	10800903 	ldbu	r2,36(r2)
   16188:	10803fcc 	andi	r2,r2,255
   1618c:	1080201c 	xori	r2,r2,128
   16190:	10bfe004 	addi	r2,r2,-128
   16194:	e0bffa15 	stw	r2,-24(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   16198:	e0bffa17 	ldw	r2,-24(fp)
   1619c:	1000031e 	bne	r2,zero,161ac <altera_avalon_lcd_16207_write+0x90>
   161a0:	e0bff907 	ldb	r2,-28(fp)
   161a4:	108016d8 	cmpnei	r2,r2,91
   161a8:	10000d1e 	bne	r2,zero,161e0 <altera_avalon_lcd_16207_write+0xc4>
   161ac:	e0bffa17 	ldw	r2,-24(fp)
   161b0:	10001826 	beq	r2,zero,16214 <altera_avalon_lcd_16207_write+0xf8>
          (esccount > 0 && !isdigit(c) && c != ';'))
   161b4:	d0e01717 	ldw	r3,-32676(gp)
   161b8:	e0bff907 	ldb	r2,-28(fp)
   161bc:	10800044 	addi	r2,r2,1
   161c0:	1885883a 	add	r2,r3,r2
   161c4:	10800003 	ldbu	r2,0(r2)
   161c8:	10803fcc 	andi	r2,r2,255
   161cc:	1080010c 	andi	r2,r2,4
   161d0:	1000101e 	bne	r2,zero,16214 <altera_avalon_lcd_16207_write+0xf8>
   161d4:	e0bff907 	ldb	r2,-28(fp)
   161d8:	10800ee0 	cmpeqi	r2,r2,59
   161dc:	10000d1e 	bne	r2,zero,16214 <altera_avalon_lcd_16207_write+0xf8>
      {
        sp->escape[esccount] = 0;
   161e0:	e0fffc17 	ldw	r3,-16(fp)
   161e4:	e0bffa17 	ldw	r2,-24(fp)
   161e8:	1885883a 	add	r2,r3,r2
   161ec:	10800a04 	addi	r2,r2,40
   161f0:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
   161f4:	e0bff907 	ldb	r2,-28(fp)
   161f8:	100b883a 	mov	r5,r2
   161fc:	e13ffc17 	ldw	r4,-16(fp)
   16200:	0015e700 	call	15e70 <lcd_handle_escape>

        sp->esccount = -1;
   16204:	e0bffc17 	ldw	r2,-16(fp)
   16208:	00ffffc4 	movi	r3,-1
   1620c:	10c00905 	stb	r3,36(r2)
   16210:	00006806 	br	163b4 <altera_avalon_lcd_16207_write+0x298>
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
   16214:	e0bffc17 	ldw	r2,-16(fp)
   16218:	10800903 	ldbu	r2,36(r2)
   1621c:	10803fcc 	andi	r2,r2,255
   16220:	108001e8 	cmpgeui	r2,r2,7
   16224:	1000631e 	bne	r2,zero,163b4 <altera_avalon_lcd_16207_write+0x298>
      {
        sp->escape[esccount] = c;
   16228:	e0fffc17 	ldw	r3,-16(fp)
   1622c:	e0bffa17 	ldw	r2,-24(fp)
   16230:	1885883a 	add	r2,r3,r2
   16234:	10800a04 	addi	r2,r2,40
   16238:	e0fff903 	ldbu	r3,-28(fp)
   1623c:	10c00005 	stb	r3,0(r2)
        sp->esccount++;
   16240:	e0bffc17 	ldw	r2,-16(fp)
   16244:	10800903 	ldbu	r2,36(r2)
   16248:	10800044 	addi	r2,r2,1
   1624c:	1007883a 	mov	r3,r2
   16250:	e0bffc17 	ldw	r2,-16(fp)
   16254:	10c00905 	stb	r3,36(r2)
   16258:	00005606 	br	163b4 <altera_avalon_lcd_16207_write+0x298>
      }
    }
    else if (c == 27) /* ESC */
   1625c:	e0bff907 	ldb	r2,-28(fp)
   16260:	108006d8 	cmpnei	r2,r2,27
   16264:	1000031e 	bne	r2,zero,16274 <altera_avalon_lcd_16207_write+0x158>
    {
      sp->esccount = 0;
   16268:	e0bffc17 	ldw	r2,-16(fp)
   1626c:	10000905 	stb	zero,36(r2)
   16270:	00005006 	br	163b4 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\r')
   16274:	e0bff907 	ldb	r2,-28(fp)
   16278:	10800358 	cmpnei	r2,r2,13
   1627c:	1000031e 	bne	r2,zero,1628c <altera_avalon_lcd_16207_write+0x170>
    {
      sp->x = 0;
   16280:	e0bffc17 	ldw	r2,-16(fp)
   16284:	10000845 	stb	zero,33(r2)
   16288:	00004a06 	br	163b4 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\n')
   1628c:	e0bff907 	ldb	r2,-28(fp)
   16290:	10800298 	cmpnei	r2,r2,10
   16294:	1000101e 	bne	r2,zero,162d8 <altera_avalon_lcd_16207_write+0x1bc>
    {
      sp->x = 0;
   16298:	e0bffc17 	ldw	r2,-16(fp)
   1629c:	10000845 	stb	zero,33(r2)
      sp->y++;
   162a0:	e0bffc17 	ldw	r2,-16(fp)
   162a4:	10800883 	ldbu	r2,34(r2)
   162a8:	10800044 	addi	r2,r2,1
   162ac:	1007883a 	mov	r3,r2
   162b0:	e0bffc17 	ldw	r2,-16(fp)
   162b4:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
   162b8:	e0bffc17 	ldw	r2,-16(fp)
   162bc:	10800883 	ldbu	r2,34(r2)
   162c0:	10803fcc 	andi	r2,r2,255
   162c4:	108000f0 	cmpltui	r2,r2,3
   162c8:	10003a1e 	bne	r2,zero,163b4 <altera_avalon_lcd_16207_write+0x298>
        lcd_scroll_up(sp);
   162cc:	e13ffc17 	ldw	r4,-16(fp)
   162d0:	0015da40 	call	15da4 <lcd_scroll_up>
   162d4:	00003706 	br	163b4 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\b')
   162d8:	e0bff907 	ldb	r2,-28(fp)
   162dc:	10800218 	cmpnei	r2,r2,8
   162e0:	10000b1e 	bne	r2,zero,16310 <altera_avalon_lcd_16207_write+0x1f4>
    {
      if (sp->x > 0)
   162e4:	e0bffc17 	ldw	r2,-16(fp)
   162e8:	10800843 	ldbu	r2,33(r2)
   162ec:	10803fcc 	andi	r2,r2,255
   162f0:	10003026 	beq	r2,zero,163b4 <altera_avalon_lcd_16207_write+0x298>
        sp->x--;
   162f4:	e0bffc17 	ldw	r2,-16(fp)
   162f8:	10800843 	ldbu	r2,33(r2)
   162fc:	10bfffc4 	addi	r2,r2,-1
   16300:	1007883a 	mov	r3,r2
   16304:	e0bffc17 	ldw	r2,-16(fp)
   16308:	10c00845 	stb	r3,33(r2)
   1630c:	00002906 	br	163b4 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (isprint(c))
   16310:	d0e01717 	ldw	r3,-32676(gp)
   16314:	e0bff907 	ldb	r2,-28(fp)
   16318:	10800044 	addi	r2,r2,1
   1631c:	1885883a 	add	r2,r3,r2
   16320:	10800003 	ldbu	r2,0(r2)
   16324:	10803fcc 	andi	r2,r2,255
   16328:	1080201c 	xori	r2,r2,128
   1632c:	10bfe004 	addi	r2,r2,-128
   16330:	108025cc 	andi	r2,r2,151
   16334:	10001f26 	beq	r2,zero,163b4 <altera_avalon_lcd_16207_write+0x298>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
   16338:	e0bffc17 	ldw	r2,-16(fp)
   1633c:	10800883 	ldbu	r2,34(r2)
   16340:	10803fcc 	andi	r2,r2,255
   16344:	108000b0 	cmpltui	r2,r2,2
   16348:	1000021e 	bne	r2,zero,16354 <altera_avalon_lcd_16207_write+0x238>
        lcd_scroll_up(sp);
   1634c:	e13ffc17 	ldw	r4,-16(fp)
   16350:	0015da40 	call	15da4 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   16354:	e0bffc17 	ldw	r2,-16(fp)
   16358:	10800843 	ldbu	r2,33(r2)
   1635c:	10803fcc 	andi	r2,r2,255
   16360:	10801428 	cmpgeui	r2,r2,80
   16364:	10000d1e 	bne	r2,zero,1639c <altera_avalon_lcd_16207_write+0x280>
        sp->line[sp->y].data[sp->x] = c;
   16368:	e0bffc17 	ldw	r2,-16(fp)
   1636c:	10800883 	ldbu	r2,34(r2)
   16370:	10c03fcc 	andi	r3,r2,255
   16374:	e0bffc17 	ldw	r2,-16(fp)
   16378:	10800843 	ldbu	r2,33(r2)
   1637c:	10803fcc 	andi	r2,r2,255
   16380:	e13ffc17 	ldw	r4,-16(fp)
   16384:	18c018e4 	muli	r3,r3,99
   16388:	20c7883a 	add	r3,r4,r3
   1638c:	1885883a 	add	r2,r3,r2
   16390:	10801004 	addi	r2,r2,64
   16394:	e0fff903 	ldbu	r3,-28(fp)
   16398:	10c00005 	stb	r3,0(r2)

      sp->x++;
   1639c:	e0bffc17 	ldw	r2,-16(fp)
   163a0:	10800843 	ldbu	r2,33(r2)
   163a4:	10800044 	addi	r2,r2,1
   163a8:	1007883a 	mov	r3,r2
   163ac:	e0bffc17 	ldw	r2,-16(fp)
   163b0:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
   163b4:	e0bffd17 	ldw	r2,-12(fp)
   163b8:	10800044 	addi	r2,r2,1
   163bc:	e0bffd15 	stw	r2,-12(fp)
   163c0:	e0fffd17 	ldw	r3,-12(fp)
   163c4:	e0bff817 	ldw	r2,-32(fp)
   163c8:	18bf6436 	bltu	r3,r2,1615c <__alt_data_end+0xf001615c>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
   163cc:	00800404 	movi	r2,16
   163d0:	e0bff615 	stw	r2,-40(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   163d4:	e03ff515 	stw	zero,-44(fp)
   163d8:	00003706 	br	164b8 <altera_avalon_lcd_16207_write+0x39c>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   163dc:	00801404 	movi	r2,80
   163e0:	e0bff715 	stw	r2,-36(fp)
   163e4:	00001106 	br	1642c <altera_avalon_lcd_16207_write+0x310>
      if (sp->line[y].data[width-1] != ' ')
   163e8:	e0bff717 	ldw	r2,-36(fp)
   163ec:	10bfffc4 	addi	r2,r2,-1
   163f0:	e13ffc17 	ldw	r4,-16(fp)
   163f4:	e0fff517 	ldw	r3,-44(fp)
   163f8:	18c018e4 	muli	r3,r3,99
   163fc:	20c7883a 	add	r3,r4,r3
   16400:	1885883a 	add	r2,r3,r2
   16404:	10801004 	addi	r2,r2,64
   16408:	10800003 	ldbu	r2,0(r2)
   1640c:	10803fcc 	andi	r2,r2,255
   16410:	1080201c 	xori	r2,r2,128
   16414:	10bfe004 	addi	r2,r2,-128
   16418:	10800820 	cmpeqi	r2,r2,32
   1641c:	10000626 	beq	r2,zero,16438 <altera_avalon_lcd_16207_write+0x31c>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   16420:	e0bff717 	ldw	r2,-36(fp)
   16424:	10bfffc4 	addi	r2,r2,-1
   16428:	e0bff715 	stw	r2,-36(fp)
   1642c:	e0bff717 	ldw	r2,-36(fp)
   16430:	00bfed16 	blt	zero,r2,163e8 <__alt_data_end+0xf00163e8>
   16434:	00000106 	br	1643c <altera_avalon_lcd_16207_write+0x320>
      if (sp->line[y].data[width-1] != ' ')
        break;
   16438:	0001883a 	nop

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
   1643c:	e0bff717 	ldw	r2,-36(fp)
   16440:	10800448 	cmpgei	r2,r2,17
   16444:	1000031e 	bne	r2,zero,16454 <altera_avalon_lcd_16207_write+0x338>
      width = ALT_LCD_WIDTH;
   16448:	00800404 	movi	r2,16
   1644c:	e0bff715 	stw	r2,-36(fp)
   16450:	00000306 	br	16460 <altera_avalon_lcd_16207_write+0x344>
    else
      width++;
   16454:	e0bff717 	ldw	r2,-36(fp)
   16458:	10800044 	addi	r2,r2,1
   1645c:	e0bff715 	stw	r2,-36(fp)

    sp->line[y].width = width;
   16460:	e0bff717 	ldw	r2,-36(fp)
   16464:	1009883a 	mov	r4,r2
   16468:	e0fffc17 	ldw	r3,-16(fp)
   1646c:	e0bff517 	ldw	r2,-44(fp)
   16470:	108018e4 	muli	r2,r2,99
   16474:	1885883a 	add	r2,r3,r2
   16478:	10802444 	addi	r2,r2,145
   1647c:	11000005 	stb	r4,0(r2)
    if (widthmax < width)
   16480:	e0fff617 	ldw	r3,-40(fp)
   16484:	e0bff717 	ldw	r2,-36(fp)
   16488:	1880020e 	bge	r3,r2,16494 <altera_avalon_lcd_16207_write+0x378>
      widthmax = width;
   1648c:	e0bff717 	ldw	r2,-36(fp)
   16490:	e0bff615 	stw	r2,-40(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
   16494:	e0fffc17 	ldw	r3,-16(fp)
   16498:	e0bff517 	ldw	r2,-44(fp)
   1649c:	108018e4 	muli	r2,r2,99
   164a0:	1885883a 	add	r2,r3,r2
   164a4:	10802484 	addi	r2,r2,146
   164a8:	10000005 	stb	zero,0(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   164ac:	e0bff517 	ldw	r2,-44(fp)
   164b0:	10800044 	addi	r2,r2,1
   164b4:	e0bff515 	stw	r2,-44(fp)
   164b8:	e0bff517 	ldw	r2,-44(fp)
   164bc:	10800090 	cmplti	r2,r2,2
   164c0:	103fc61e 	bne	r2,zero,163dc <__alt_data_end+0xf00163dc>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
   164c4:	e0bff617 	ldw	r2,-40(fp)
   164c8:	10800448 	cmpgei	r2,r2,17
   164cc:	1000031e 	bne	r2,zero,164dc <altera_avalon_lcd_16207_write+0x3c0>
    sp->scrollmax = 0;
   164d0:	e0bffc17 	ldw	r2,-16(fp)
   164d4:	10000985 	stb	zero,38(r2)
   164d8:	00002d06 	br	16590 <altera_avalon_lcd_16207_write+0x474>
  else
  {
    widthmax *= 2;
   164dc:	e0bff617 	ldw	r2,-40(fp)
   164e0:	1085883a 	add	r2,r2,r2
   164e4:	e0bff615 	stw	r2,-40(fp)
    sp->scrollmax = widthmax;
   164e8:	e0bff617 	ldw	r2,-40(fp)
   164ec:	1007883a 	mov	r3,r2
   164f0:	e0bffc17 	ldw	r2,-16(fp)
   164f4:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   164f8:	e03ff515 	stw	zero,-44(fp)
   164fc:	00002106 	br	16584 <altera_avalon_lcd_16207_write+0x468>
      if (sp->line[y].width > ALT_LCD_WIDTH)
   16500:	e0fffc17 	ldw	r3,-16(fp)
   16504:	e0bff517 	ldw	r2,-44(fp)
   16508:	108018e4 	muli	r2,r2,99
   1650c:	1885883a 	add	r2,r3,r2
   16510:	10802444 	addi	r2,r2,145
   16514:	10800003 	ldbu	r2,0(r2)
   16518:	10803fcc 	andi	r2,r2,255
   1651c:	1080201c 	xori	r2,r2,128
   16520:	10bfe004 	addi	r2,r2,-128
   16524:	10800450 	cmplti	r2,r2,17
   16528:	1000131e 	bne	r2,zero,16578 <altera_avalon_lcd_16207_write+0x45c>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
   1652c:	e0fffc17 	ldw	r3,-16(fp)
   16530:	e0bff517 	ldw	r2,-44(fp)
   16534:	108018e4 	muli	r2,r2,99
   16538:	1885883a 	add	r2,r3,r2
   1653c:	10802444 	addi	r2,r2,145
   16540:	10800003 	ldbu	r2,0(r2)
   16544:	10803fcc 	andi	r2,r2,255
   16548:	1080201c 	xori	r2,r2,128
   1654c:	10bfe004 	addi	r2,r2,-128
   16550:	1006923a 	slli	r3,r2,8
   16554:	e0bff617 	ldw	r2,-40(fp)
   16558:	1885283a 	div	r2,r3,r2
   1655c:	1009883a 	mov	r4,r2
   16560:	e0fffc17 	ldw	r3,-16(fp)
   16564:	e0bff517 	ldw	r2,-44(fp)
   16568:	108018e4 	muli	r2,r2,99
   1656c:	1885883a 	add	r2,r3,r2
   16570:	10802484 	addi	r2,r2,146
   16574:	11000005 	stb	r4,0(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16578:	e0bff517 	ldw	r2,-44(fp)
   1657c:	10800044 	addi	r2,r2,1
   16580:	e0bff515 	stw	r2,-44(fp)
   16584:	e0bff517 	ldw	r2,-44(fp)
   16588:	10800090 	cmplti	r2,r2,2
   1658c:	103fdc1e 	bne	r2,zero,16500 <__alt_data_end+0xf0016500>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
   16590:	e0bffc17 	ldw	r2,-16(fp)
   16594:	10800943 	ldbu	r2,37(r2)
   16598:	10803fcc 	andi	r2,r2,255
   1659c:	e0bffb15 	stw	r2,-20(fp)

    lcd_repaint_screen(sp);
   165a0:	e13ffc17 	ldw	r4,-16(fp)
   165a4:	0015bb40 	call	15bb4 <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
   165a8:	e0bffc17 	ldw	r2,-16(fp)
   165ac:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
   165b0:	e0bffc17 	ldw	r2,-16(fp)
   165b4:	10800943 	ldbu	r2,37(r2)
   165b8:	10c03fcc 	andi	r3,r2,255
   165bc:	e0bffb17 	ldw	r2,-20(fp)
   165c0:	18800426 	beq	r3,r2,165d4 <altera_avalon_lcd_16207_write+0x4b8>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
   165c4:	e0bffc17 	ldw	r2,-16(fp)
   165c8:	00c00044 	movi	r3,1
   165cc:	10c009c5 	stb	r3,39(r2)
  }
   165d0:	003fef06 	br	16590 <__alt_data_end+0xf0016590>
    sp->active = 0;

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
      break;
   165d4:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
   165d8:	e0bffe17 	ldw	r2,-8(fp)
}
   165dc:	e037883a 	mov	sp,fp
   165e0:	dfc00117 	ldw	ra,4(sp)
   165e4:	df000017 	ldw	fp,0(sp)
   165e8:	dec00204 	addi	sp,sp,8
   165ec:	f800283a 	ret

000165f0 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
   165f0:	defffc04 	addi	sp,sp,-16
   165f4:	dfc00315 	stw	ra,12(sp)
   165f8:	df000215 	stw	fp,8(sp)
   165fc:	df000204 	addi	fp,sp,8
   16600:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
   16604:	e0bfff17 	ldw	r2,-4(fp)
   16608:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
   1660c:	e0bffe17 	ldw	r2,-8(fp)
   16610:	10800943 	ldbu	r2,37(r2)
   16614:	10803fcc 	andi	r2,r2,255
   16618:	10c00044 	addi	r3,r2,1
   1661c:	e0bffe17 	ldw	r2,-8(fp)
   16620:	10800983 	ldbu	r2,38(r2)
   16624:	10803fcc 	andi	r2,r2,255
   16628:	18800316 	blt	r3,r2,16638 <alt_lcd_16207_timeout+0x48>
    sp->scrollpos = 0;
   1662c:	e0bffe17 	ldw	r2,-8(fp)
   16630:	10000945 	stb	zero,37(r2)
   16634:	00000606 	br	16650 <alt_lcd_16207_timeout+0x60>
  else
    sp->scrollpos = sp->scrollpos + 1;
   16638:	e0bffe17 	ldw	r2,-8(fp)
   1663c:	10800943 	ldbu	r2,37(r2)
   16640:	10800044 	addi	r2,r2,1
   16644:	1007883a 	mov	r3,r2
   16648:	e0bffe17 	ldw	r2,-8(fp)
   1664c:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
   16650:	e0bffe17 	ldw	r2,-8(fp)
   16654:	10800983 	ldbu	r2,38(r2)
   16658:	10803fcc 	andi	r2,r2,255
   1665c:	10000826 	beq	r2,zero,16680 <alt_lcd_16207_timeout+0x90>
   16660:	e0bffe17 	ldw	r2,-8(fp)
   16664:	108009c3 	ldbu	r2,39(r2)
   16668:	10803fcc 	andi	r2,r2,255
   1666c:	1080201c 	xori	r2,r2,128
   16670:	10bfe004 	addi	r2,r2,-128
   16674:	1000021e 	bne	r2,zero,16680 <alt_lcd_16207_timeout+0x90>
    lcd_repaint_screen(sp);
   16678:	e13ffe17 	ldw	r4,-8(fp)
   1667c:	0015bb40 	call	15bb4 <lcd_repaint_screen>

  return sp->period;
   16680:	e0bffe17 	ldw	r2,-8(fp)
   16684:	10800717 	ldw	r2,28(r2)
}
   16688:	e037883a 	mov	sp,fp
   1668c:	dfc00117 	ldw	ra,4(sp)
   16690:	df000017 	ldw	fp,0(sp)
   16694:	dec00204 	addi	sp,sp,8
   16698:	f800283a 	ret

0001669c <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
   1669c:	defffc04 	addi	sp,sp,-16
   166a0:	dfc00315 	stw	ra,12(sp)
   166a4:	df000215 	stw	fp,8(sp)
   166a8:	df000204 	addi	fp,sp,8
   166ac:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
   166b0:	e0bfff17 	ldw	r2,-4(fp)
   166b4:	10800017 	ldw	r2,0(r2)
   166b8:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
   166bc:	e0bfff17 	ldw	r2,-4(fp)
   166c0:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
   166c4:	010ea604 	movi	r4,15000
   166c8:	00193fc0 	call	193fc <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   166cc:	e0bffe17 	ldw	r2,-8(fp)
   166d0:	00c00c04 	movi	r3,48
   166d4:	10c00035 	stwio	r3,0(r2)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
   166d8:	01040104 	movi	r4,4100
   166dc:	00193fc0 	call	193fc <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   166e0:	e0bffe17 	ldw	r2,-8(fp)
   166e4:	00c00c04 	movi	r3,48
   166e8:	10c00035 	stwio	r3,0(r2)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
   166ec:	0100fa04 	movi	r4,1000
   166f0:	00193fc0 	call	193fc <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   166f4:	e0bffe17 	ldw	r2,-8(fp)
   166f8:	00c00c04 	movi	r3,48
   166fc:	10c00035 	stwio	r3,0(r2)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
   16700:	01400e04 	movi	r5,56
   16704:	e13fff17 	ldw	r4,-4(fp)
   16708:	00159540 	call	15954 <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
   1670c:	01400204 	movi	r5,8
   16710:	e13fff17 	ldw	r4,-4(fp)
   16714:	00159540 	call	15954 <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
   16718:	e13fff17 	ldw	r4,-4(fp)
   1671c:	0015ae40 	call	15ae4 <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
   16720:	01400184 	movi	r5,6
   16724:	e13fff17 	ldw	r4,-4(fp)
   16728:	00159540 	call	15954 <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
   1672c:	01400304 	movi	r5,12
   16730:	e13fff17 	ldw	r4,-4(fp)
   16734:	00159540 	call	15954 <lcd_write_command>

  sp->esccount = -1;
   16738:	e0bfff17 	ldw	r2,-4(fp)
   1673c:	00ffffc4 	movi	r3,-1
   16740:	10c00905 	stb	r3,36(r2)
  memset(sp->escape, 0, sizeof(sp->escape));
   16744:	e0bfff17 	ldw	r2,-4(fp)
   16748:	10800a04 	addi	r2,r2,40
   1674c:	01800204 	movi	r6,8
   16750:	000b883a 	mov	r5,zero
   16754:	1009883a 	mov	r4,r2
   16758:	000841c0 	call	841c <memset>

  sp->scrollpos = 0;
   1675c:	e0bfff17 	ldw	r2,-4(fp)
   16760:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
   16764:	e0bfff17 	ldw	r2,-4(fp)
   16768:	10000985 	stb	zero,38(r2)
  sp->active = 0;
   1676c:	e0bfff17 	ldw	r2,-4(fp)
   16770:	100009c5 	stb	zero,39(r2)
   16774:	d0e04017 	ldw	r3,-32512(gp)

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
   16778:	00800284 	movi	r2,10
   1677c:	1885203a 	divu	r2,r3,r2
   16780:	1007883a 	mov	r3,r2
   16784:	e0bfff17 	ldw	r2,-4(fp)
   16788:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
   1678c:	e0bfff17 	ldw	r2,-4(fp)
   16790:	10c00104 	addi	r3,r2,4
   16794:	e0bfff17 	ldw	r2,-4(fp)
   16798:	10800717 	ldw	r2,28(r2)
   1679c:	e1ffff17 	ldw	r7,-4(fp)
   167a0:	01800074 	movhi	r6,1
   167a4:	31997c04 	addi	r6,r6,26096
   167a8:	100b883a 	mov	r5,r2
   167ac:	1809883a 	mov	r4,r3
   167b0:	0018a340 	call	18a34 <alt_alarm_start>
}
   167b4:	0001883a 	nop
   167b8:	e037883a 	mov	sp,fp
   167bc:	dfc00117 	ldw	ra,4(sp)
   167c0:	df000017 	ldw	fp,0(sp)
   167c4:	dec00204 	addi	sp,sp,8
   167c8:	f800283a 	ret

000167cc <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
   167cc:	defffa04 	addi	sp,sp,-24
   167d0:	dfc00515 	stw	ra,20(sp)
   167d4:	df000415 	stw	fp,16(sp)
   167d8:	df000404 	addi	fp,sp,16
   167dc:	e13ffd15 	stw	r4,-12(fp)
   167e0:	e17ffe15 	stw	r5,-8(fp)
   167e4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
   167e8:	e0bffd17 	ldw	r2,-12(fp)
   167ec:	10800017 	ldw	r2,0(r2)
   167f0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
   167f4:	e0bffc17 	ldw	r2,-16(fp)
   167f8:	10c00a04 	addi	r3,r2,40
   167fc:	e0bffd17 	ldw	r2,-12(fp)
   16800:	10800217 	ldw	r2,8(r2)
   16804:	100f883a 	mov	r7,r2
   16808:	e1bfff17 	ldw	r6,-4(fp)
   1680c:	e17ffe17 	ldw	r5,-8(fp)
   16810:	1809883a 	mov	r4,r3
   16814:	001611c0 	call	1611c <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
   16818:	e037883a 	mov	sp,fp
   1681c:	dfc00117 	ldw	ra,4(sp)
   16820:	df000017 	ldw	fp,0(sp)
   16824:	dec00204 	addi	sp,sp,8
   16828:	f800283a 	ret

0001682c <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   1682c:	defff904 	addi	sp,sp,-28
   16830:	dfc00615 	stw	ra,24(sp)
   16834:	df000515 	stw	fp,20(sp)
   16838:	df000504 	addi	fp,sp,20
   1683c:	e13ffe15 	stw	r4,-8(fp)
   16840:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   16844:	0007883a 	mov	r3,zero
   16848:	e0bffe17 	ldw	r2,-8(fp)
   1684c:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   16850:	e0bffe17 	ldw	r2,-8(fp)
   16854:	10800104 	addi	r2,r2,4
   16858:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1685c:	0005303a 	rdctl	r2,status
   16860:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   16864:	e0fffc17 	ldw	r3,-16(fp)
   16868:	00bfff84 	movi	r2,-2
   1686c:	1884703a 	and	r2,r3,r2
   16870:	1001703a 	wrctl	status,r2
  
  return context;
   16874:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   16878:	e0bffb15 	stw	r2,-20(fp)
  alt_tick ();
   1687c:	00192f40 	call	192f4 <alt_tick>
   16880:	e0bffb17 	ldw	r2,-20(fp)
   16884:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   16888:	e0bffd17 	ldw	r2,-12(fp)
   1688c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   16890:	0001883a 	nop
   16894:	e037883a 	mov	sp,fp
   16898:	dfc00117 	ldw	ra,4(sp)
   1689c:	df000017 	ldw	fp,0(sp)
   168a0:	dec00204 	addi	sp,sp,8
   168a4:	f800283a 	ret

000168a8 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   168a8:	defff904 	addi	sp,sp,-28
   168ac:	dfc00615 	stw	ra,24(sp)
   168b0:	df000515 	stw	fp,20(sp)
   168b4:	df000504 	addi	fp,sp,20
   168b8:	e13ffc15 	stw	r4,-16(fp)
   168bc:	e17ffd15 	stw	r5,-12(fp)
   168c0:	e1bffe15 	stw	r6,-8(fp)
   168c4:	e1ffff15 	stw	r7,-4(fp)
   168c8:	e0bfff17 	ldw	r2,-4(fp)
   168cc:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   168d0:	d0a04017 	ldw	r2,-32512(gp)
   168d4:	1000021e 	bne	r2,zero,168e0 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
   168d8:	e0bffb17 	ldw	r2,-20(fp)
   168dc:	d0a04015 	stw	r2,-32512(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   168e0:	e0bffc17 	ldw	r2,-16(fp)
   168e4:	10800104 	addi	r2,r2,4
   168e8:	00c001c4 	movi	r3,7
   168ec:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
   168f0:	01800074 	movhi	r6,1
   168f4:	319a0b04 	addi	r6,r6,26668
   168f8:	e17ffc17 	ldw	r5,-16(fp)
   168fc:	e13ffe17 	ldw	r4,-8(fp)
   16900:	00019200 	call	1920 <alt_irq_register>
#endif  
}
   16904:	0001883a 	nop
   16908:	e037883a 	mov	sp,fp
   1690c:	dfc00117 	ldw	ra,4(sp)
   16910:	df000017 	ldw	fp,0(sp)
   16914:	dec00204 	addi	sp,sp,8
   16918:	f800283a 	ret

0001691c <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   1691c:	defffa04 	addi	sp,sp,-24
   16920:	dfc00515 	stw	ra,20(sp)
   16924:	df000415 	stw	fp,16(sp)
   16928:	df000404 	addi	fp,sp,16
   1692c:	e13ffd15 	stw	r4,-12(fp)
   16930:	e17ffe15 	stw	r5,-8(fp)
   16934:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   16938:	e0bffd17 	ldw	r2,-12(fp)
   1693c:	10800017 	ldw	r2,0(r2)
   16940:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
   16944:	e0bffc17 	ldw	r2,-16(fp)
   16948:	10c00a04 	addi	r3,r2,40
   1694c:	e0bffd17 	ldw	r2,-12(fp)
   16950:	10800217 	ldw	r2,8(r2)
   16954:	100f883a 	mov	r7,r2
   16958:	e1bfff17 	ldw	r6,-4(fp)
   1695c:	e17ffe17 	ldw	r5,-8(fp)
   16960:	1809883a 	mov	r4,r3
   16964:	0016e2c0 	call	16e2c <altera_avalon_uart_read>
      fd->fd_flags);
}
   16968:	e037883a 	mov	sp,fp
   1696c:	dfc00117 	ldw	ra,4(sp)
   16970:	df000017 	ldw	fp,0(sp)
   16974:	dec00204 	addi	sp,sp,8
   16978:	f800283a 	ret

0001697c <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   1697c:	defffa04 	addi	sp,sp,-24
   16980:	dfc00515 	stw	ra,20(sp)
   16984:	df000415 	stw	fp,16(sp)
   16988:	df000404 	addi	fp,sp,16
   1698c:	e13ffd15 	stw	r4,-12(fp)
   16990:	e17ffe15 	stw	r5,-8(fp)
   16994:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   16998:	e0bffd17 	ldw	r2,-12(fp)
   1699c:	10800017 	ldw	r2,0(r2)
   169a0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
   169a4:	e0bffc17 	ldw	r2,-16(fp)
   169a8:	10c00a04 	addi	r3,r2,40
   169ac:	e0bffd17 	ldw	r2,-12(fp)
   169b0:	10800217 	ldw	r2,8(r2)
   169b4:	100f883a 	mov	r7,r2
   169b8:	e1bfff17 	ldw	r6,-4(fp)
   169bc:	e17ffe17 	ldw	r5,-8(fp)
   169c0:	1809883a 	mov	r4,r3
   169c4:	00170440 	call	17044 <altera_avalon_uart_write>
      fd->fd_flags);
}
   169c8:	e037883a 	mov	sp,fp
   169cc:	dfc00117 	ldw	ra,4(sp)
   169d0:	df000017 	ldw	fp,0(sp)
   169d4:	dec00204 	addi	sp,sp,8
   169d8:	f800283a 	ret

000169dc <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
   169dc:	defffc04 	addi	sp,sp,-16
   169e0:	dfc00315 	stw	ra,12(sp)
   169e4:	df000215 	stw	fp,8(sp)
   169e8:	df000204 	addi	fp,sp,8
   169ec:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   169f0:	e0bfff17 	ldw	r2,-4(fp)
   169f4:	10800017 	ldw	r2,0(r2)
   169f8:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
   169fc:	e0bffe17 	ldw	r2,-8(fp)
   16a00:	10c00a04 	addi	r3,r2,40
   16a04:	e0bfff17 	ldw	r2,-4(fp)
   16a08:	10800217 	ldw	r2,8(r2)
   16a0c:	100b883a 	mov	r5,r2
   16a10:	1809883a 	mov	r4,r3
   16a14:	0016d9c0 	call	16d9c <altera_avalon_uart_close>
}
   16a18:	e037883a 	mov	sp,fp
   16a1c:	dfc00117 	ldw	ra,4(sp)
   16a20:	df000017 	ldw	fp,0(sp)
   16a24:	dec00204 	addi	sp,sp,8
   16a28:	f800283a 	ret

00016a2c <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
   16a2c:	defff904 	addi	sp,sp,-28
   16a30:	dfc00615 	stw	ra,24(sp)
   16a34:	df000515 	stw	fp,20(sp)
   16a38:	df000504 	addi	fp,sp,20
   16a3c:	e13ffd15 	stw	r4,-12(fp)
   16a40:	e17ffe15 	stw	r5,-8(fp)
   16a44:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
   16a48:	e0bffd17 	ldw	r2,-12(fp)
   16a4c:	10800017 	ldw	r2,0(r2)
   16a50:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
   16a54:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   16a58:	1000041e 	bne	r2,zero,16a6c <altera_avalon_uart_init+0x40>
   16a5c:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   16a60:	1000021e 	bne	r2,zero,16a6c <altera_avalon_uart_init+0x40>
   16a64:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   16a68:	10000226 	beq	r2,zero,16a74 <altera_avalon_uart_init+0x48>
   16a6c:	00800044 	movi	r2,1
   16a70:	00000106 	br	16a78 <altera_avalon_uart_init+0x4c>
   16a74:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   16a78:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
   16a7c:	e0bffc17 	ldw	r2,-16(fp)
   16a80:	10000d1e 	bne	r2,zero,16ab8 <altera_avalon_uart_init+0x8c>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
   16a84:	e0bffd17 	ldw	r2,-12(fp)
   16a88:	00c32004 	movi	r3,3200
   16a8c:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
   16a90:	e0bffb17 	ldw	r2,-20(fp)
   16a94:	10800304 	addi	r2,r2,12
   16a98:	e0fffd17 	ldw	r3,-12(fp)
   16a9c:	18c00117 	ldw	r3,4(r3)
   16aa0:	10c00035 	stwio	r3,0(r2)
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
   16aa4:	01800074 	movhi	r6,1
   16aa8:	319ab404 	addi	r6,r6,27344
   16aac:	e17ffd17 	ldw	r5,-12(fp)
   16ab0:	e13fff17 	ldw	r4,-4(fp)
   16ab4:	00019200 	call	1920 <alt_irq_register>
#endif  
  }
}
   16ab8:	0001883a 	nop
   16abc:	e037883a 	mov	sp,fp
   16ac0:	dfc00117 	ldw	ra,4(sp)
   16ac4:	df000017 	ldw	fp,0(sp)
   16ac8:	dec00204 	addi	sp,sp,8
   16acc:	f800283a 	ret

00016ad0 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
   16ad0:	defff904 	addi	sp,sp,-28
   16ad4:	dfc00615 	stw	ra,24(sp)
   16ad8:	df000515 	stw	fp,20(sp)
   16adc:	df000504 	addi	fp,sp,20
   16ae0:	e13ffe15 	stw	r4,-8(fp)
   16ae4:	e17fff15 	stw	r5,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
   16ae8:	e0bffe17 	ldw	r2,-8(fp)
   16aec:	e0bffb15 	stw	r2,-20(fp)
  void* base               = sp->base;
   16af0:	e0bffb17 	ldw	r2,-20(fp)
   16af4:	10800017 	ldw	r2,0(r2)
   16af8:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
   16afc:	e0bffc17 	ldw	r2,-16(fp)
   16b00:	10800204 	addi	r2,r2,8
   16b04:	10800037 	ldwio	r2,0(r2)
   16b08:	e0bffd15 	stw	r2,-12(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
   16b0c:	e0bffc17 	ldw	r2,-16(fp)
   16b10:	10800204 	addi	r2,r2,8
   16b14:	0007883a 	mov	r3,zero
   16b18:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
   16b1c:	e0bffc17 	ldw	r2,-16(fp)
   16b20:	10800204 	addi	r2,r2,8
   16b24:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
   16b28:	e0bffd17 	ldw	r2,-12(fp)
   16b2c:	1080200c 	andi	r2,r2,128
   16b30:	10000326 	beq	r2,zero,16b40 <altera_avalon_uart_irq+0x70>
  {
    altera_avalon_uart_rxirq(sp, status);
   16b34:	e17ffd17 	ldw	r5,-12(fp)
   16b38:	e13ffb17 	ldw	r4,-20(fp)
   16b3c:	0016b700 	call	16b70 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
   16b40:	e0bffd17 	ldw	r2,-12(fp)
   16b44:	1081100c 	andi	r2,r2,1088
   16b48:	10000326 	beq	r2,zero,16b58 <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
   16b4c:	e17ffd17 	ldw	r5,-12(fp)
   16b50:	e13ffb17 	ldw	r4,-20(fp)
   16b54:	0016c540 	call	16c54 <altera_avalon_uart_txirq>
  }
  

}
   16b58:	0001883a 	nop
   16b5c:	e037883a 	mov	sp,fp
   16b60:	dfc00117 	ldw	ra,4(sp)
   16b64:	df000017 	ldw	fp,0(sp)
   16b68:	dec00204 	addi	sp,sp,8
   16b6c:	f800283a 	ret

00016b70 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   16b70:	defffc04 	addi	sp,sp,-16
   16b74:	df000315 	stw	fp,12(sp)
   16b78:	df000304 	addi	fp,sp,12
   16b7c:	e13ffe15 	stw	r4,-8(fp)
   16b80:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
   16b84:	e0bfff17 	ldw	r2,-4(fp)
   16b88:	108000cc 	andi	r2,r2,3
   16b8c:	10002c1e 	bne	r2,zero,16c40 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
   16b90:	e0bffe17 	ldw	r2,-8(fp)
   16b94:	10800317 	ldw	r2,12(r2)
   16b98:	e0bffe17 	ldw	r2,-8(fp)
   16b9c:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   16ba0:	e0bffe17 	ldw	r2,-8(fp)
   16ba4:	10800317 	ldw	r2,12(r2)
   16ba8:	10800044 	addi	r2,r2,1
   16bac:	10800fcc 	andi	r2,r2,63
   16bb0:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
   16bb4:	e0bffe17 	ldw	r2,-8(fp)
   16bb8:	10800317 	ldw	r2,12(r2)
   16bbc:	e0fffe17 	ldw	r3,-8(fp)
   16bc0:	18c00017 	ldw	r3,0(r3)
   16bc4:	18c00037 	ldwio	r3,0(r3)
   16bc8:	1809883a 	mov	r4,r3
   16bcc:	e0fffe17 	ldw	r3,-8(fp)
   16bd0:	1885883a 	add	r2,r3,r2
   16bd4:	10800704 	addi	r2,r2,28
   16bd8:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
   16bdc:	e0bffe17 	ldw	r2,-8(fp)
   16be0:	e0fffd17 	ldw	r3,-12(fp)
   16be4:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   16be8:	e0bffe17 	ldw	r2,-8(fp)
   16bec:	10800317 	ldw	r2,12(r2)
   16bf0:	10800044 	addi	r2,r2,1
   16bf4:	10800fcc 	andi	r2,r2,63
   16bf8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
   16bfc:	e0bffe17 	ldw	r2,-8(fp)
   16c00:	10c00217 	ldw	r3,8(r2)
   16c04:	e0bffd17 	ldw	r2,-12(fp)
   16c08:	18800e1e 	bne	r3,r2,16c44 <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   16c0c:	e0bffe17 	ldw	r2,-8(fp)
   16c10:	10c00117 	ldw	r3,4(r2)
   16c14:	00bfdfc4 	movi	r2,-129
   16c18:	1886703a 	and	r3,r3,r2
   16c1c:	e0bffe17 	ldw	r2,-8(fp)
   16c20:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
   16c24:	e0bffe17 	ldw	r2,-8(fp)
   16c28:	10800017 	ldw	r2,0(r2)
   16c2c:	10800304 	addi	r2,r2,12
   16c30:	e0fffe17 	ldw	r3,-8(fp)
   16c34:	18c00117 	ldw	r3,4(r3)
   16c38:	10c00035 	stwio	r3,0(r2)
   16c3c:	00000106 	br	16c44 <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
   16c40:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
   16c44:	e037883a 	mov	sp,fp
   16c48:	df000017 	ldw	fp,0(sp)
   16c4c:	dec00104 	addi	sp,sp,4
   16c50:	f800283a 	ret

00016c54 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   16c54:	defffb04 	addi	sp,sp,-20
   16c58:	df000415 	stw	fp,16(sp)
   16c5c:	df000404 	addi	fp,sp,16
   16c60:	e13ffc15 	stw	r4,-16(fp)
   16c64:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
   16c68:	e0bffc17 	ldw	r2,-16(fp)
   16c6c:	10c00417 	ldw	r3,16(r2)
   16c70:	e0bffc17 	ldw	r2,-16(fp)
   16c74:	10800517 	ldw	r2,20(r2)
   16c78:	18803226 	beq	r3,r2,16d44 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   16c7c:	e0bffc17 	ldw	r2,-16(fp)
   16c80:	10800617 	ldw	r2,24(r2)
   16c84:	1080008c 	andi	r2,r2,2
   16c88:	10000326 	beq	r2,zero,16c98 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   16c8c:	e0bffd17 	ldw	r2,-12(fp)
   16c90:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   16c94:	10001d26 	beq	r2,zero,16d0c <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
   16c98:	e0bffc17 	ldw	r2,-16(fp)
   16c9c:	10800417 	ldw	r2,16(r2)
   16ca0:	e0bffc17 	ldw	r2,-16(fp)
   16ca4:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
   16ca8:	e0bffc17 	ldw	r2,-16(fp)
   16cac:	10800017 	ldw	r2,0(r2)
   16cb0:	10800104 	addi	r2,r2,4
   16cb4:	e0fffc17 	ldw	r3,-16(fp)
   16cb8:	18c00417 	ldw	r3,16(r3)
   16cbc:	e13ffc17 	ldw	r4,-16(fp)
   16cc0:	20c7883a 	add	r3,r4,r3
   16cc4:	18c01704 	addi	r3,r3,92
   16cc8:	18c00003 	ldbu	r3,0(r3)
   16ccc:	18c03fcc 	andi	r3,r3,255
   16cd0:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
   16cd4:	e0bffc17 	ldw	r2,-16(fp)
   16cd8:	10800417 	ldw	r2,16(r2)
   16cdc:	10800044 	addi	r2,r2,1
   16ce0:	e0fffc17 	ldw	r3,-16(fp)
   16ce4:	18800415 	stw	r2,16(r3)
   16ce8:	10c00fcc 	andi	r3,r2,63
   16cec:	e0bffc17 	ldw	r2,-16(fp)
   16cf0:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   16cf4:	e0bffc17 	ldw	r2,-16(fp)
   16cf8:	10800117 	ldw	r2,4(r2)
   16cfc:	10c01014 	ori	r3,r2,64
   16d00:	e0bffc17 	ldw	r2,-16(fp)
   16d04:	10c00115 	stw	r3,4(r2)
   16d08:	00000e06 	br	16d44 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
   16d0c:	e0bffc17 	ldw	r2,-16(fp)
   16d10:	10800017 	ldw	r2,0(r2)
   16d14:	10800204 	addi	r2,r2,8
   16d18:	10800037 	ldwio	r2,0(r2)
   16d1c:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   16d20:	e0bffd17 	ldw	r2,-12(fp)
   16d24:	1082000c 	andi	r2,r2,2048
   16d28:	1000061e 	bne	r2,zero,16d44 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   16d2c:	e0bffc17 	ldw	r2,-16(fp)
   16d30:	10c00117 	ldw	r3,4(r2)
   16d34:	00bfefc4 	movi	r2,-65
   16d38:	1886703a 	and	r3,r3,r2
   16d3c:	e0bffc17 	ldw	r2,-16(fp)
   16d40:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
   16d44:	e0bffc17 	ldw	r2,-16(fp)
   16d48:	10c00417 	ldw	r3,16(r2)
   16d4c:	e0bffc17 	ldw	r2,-16(fp)
   16d50:	10800517 	ldw	r2,20(r2)
   16d54:	1880061e 	bne	r3,r2,16d70 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   16d58:	e0bffc17 	ldw	r2,-16(fp)
   16d5c:	10c00117 	ldw	r3,4(r2)
   16d60:	00beefc4 	movi	r2,-1089
   16d64:	1886703a 	and	r3,r3,r2
   16d68:	e0bffc17 	ldw	r2,-16(fp)
   16d6c:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   16d70:	e0bffc17 	ldw	r2,-16(fp)
   16d74:	10800017 	ldw	r2,0(r2)
   16d78:	10800304 	addi	r2,r2,12
   16d7c:	e0fffc17 	ldw	r3,-16(fp)
   16d80:	18c00117 	ldw	r3,4(r3)
   16d84:	10c00035 	stwio	r3,0(r2)
}
   16d88:	0001883a 	nop
   16d8c:	e037883a 	mov	sp,fp
   16d90:	df000017 	ldw	fp,0(sp)
   16d94:	dec00104 	addi	sp,sp,4
   16d98:	f800283a 	ret

00016d9c <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
   16d9c:	defffd04 	addi	sp,sp,-12
   16da0:	df000215 	stw	fp,8(sp)
   16da4:	df000204 	addi	fp,sp,8
   16da8:	e13ffe15 	stw	r4,-8(fp)
   16dac:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   16db0:	00000506 	br	16dc8 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   16db4:	e0bfff17 	ldw	r2,-4(fp)
   16db8:	1090000c 	andi	r2,r2,16384
   16dbc:	10000226 	beq	r2,zero,16dc8 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
   16dc0:	00bffd44 	movi	r2,-11
   16dc4:	00000606 	br	16de0 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   16dc8:	e0bffe17 	ldw	r2,-8(fp)
   16dcc:	10c00417 	ldw	r3,16(r2)
   16dd0:	e0bffe17 	ldw	r2,-8(fp)
   16dd4:	10800517 	ldw	r2,20(r2)
   16dd8:	18bff61e 	bne	r3,r2,16db4 <__alt_data_end+0xf0016db4>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   16ddc:	0005883a 	mov	r2,zero
}
   16de0:	e037883a 	mov	sp,fp
   16de4:	df000017 	ldw	fp,0(sp)
   16de8:	dec00104 	addi	sp,sp,4
   16dec:	f800283a 	ret

00016df0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   16df0:	defffe04 	addi	sp,sp,-8
   16df4:	dfc00115 	stw	ra,4(sp)
   16df8:	df000015 	stw	fp,0(sp)
   16dfc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   16e00:	d0a00f17 	ldw	r2,-32708(gp)
   16e04:	10000326 	beq	r2,zero,16e14 <alt_get_errno+0x24>
   16e08:	d0a00f17 	ldw	r2,-32708(gp)
   16e0c:	103ee83a 	callr	r2
   16e10:	00000106 	br	16e18 <alt_get_errno+0x28>
   16e14:	d0a03b04 	addi	r2,gp,-32532
}
   16e18:	e037883a 	mov	sp,fp
   16e1c:	dfc00117 	ldw	ra,4(sp)
   16e20:	df000017 	ldw	fp,0(sp)
   16e24:	dec00204 	addi	sp,sp,8
   16e28:	f800283a 	ret

00016e2c <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
   16e2c:	defff204 	addi	sp,sp,-56
   16e30:	dfc00d15 	stw	ra,52(sp)
   16e34:	df000c15 	stw	fp,48(sp)
   16e38:	df000c04 	addi	fp,sp,48
   16e3c:	e13ffc15 	stw	r4,-16(fp)
   16e40:	e17ffd15 	stw	r5,-12(fp)
   16e44:	e1bffe15 	stw	r6,-8(fp)
   16e48:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
   16e4c:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
   16e50:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
   16e54:	e0bfff17 	ldw	r2,-4(fp)
   16e58:	1090000c 	andi	r2,r2,16384
   16e5c:	1005003a 	cmpeq	r2,r2,zero
   16e60:	10803fcc 	andi	r2,r2,255
   16e64:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   16e68:	00001306 	br	16eb8 <altera_avalon_uart_read+0x8c>
    {
      count++;
   16e6c:	e0bff517 	ldw	r2,-44(fp)
   16e70:	10800044 	addi	r2,r2,1
   16e74:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
   16e78:	e0bffd17 	ldw	r2,-12(fp)
   16e7c:	10c00044 	addi	r3,r2,1
   16e80:	e0fffd15 	stw	r3,-12(fp)
   16e84:	e0fffc17 	ldw	r3,-16(fp)
   16e88:	18c00217 	ldw	r3,8(r3)
   16e8c:	e13ffc17 	ldw	r4,-16(fp)
   16e90:	20c7883a 	add	r3,r4,r3
   16e94:	18c00704 	addi	r3,r3,28
   16e98:	18c00003 	ldbu	r3,0(r3)
   16e9c:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
   16ea0:	e0bffc17 	ldw	r2,-16(fp)
   16ea4:	10800217 	ldw	r2,8(r2)
   16ea8:	10800044 	addi	r2,r2,1
   16eac:	10c00fcc 	andi	r3,r2,63
   16eb0:	e0bffc17 	ldw	r2,-16(fp)
   16eb4:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   16eb8:	e0fff517 	ldw	r3,-44(fp)
   16ebc:	e0bffe17 	ldw	r2,-8(fp)
   16ec0:	1880050e 	bge	r3,r2,16ed8 <altera_avalon_uart_read+0xac>
   16ec4:	e0bffc17 	ldw	r2,-16(fp)
   16ec8:	10c00217 	ldw	r3,8(r2)
   16ecc:	e0bffc17 	ldw	r2,-16(fp)
   16ed0:	10800317 	ldw	r2,12(r2)
   16ed4:	18bfe51e 	bne	r3,r2,16e6c <__alt_data_end+0xf0016e6c>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
   16ed8:	e0bff517 	ldw	r2,-44(fp)
   16edc:	1000251e 	bne	r2,zero,16f74 <altera_avalon_uart_read+0x148>
   16ee0:	e0bffc17 	ldw	r2,-16(fp)
   16ee4:	10c00217 	ldw	r3,8(r2)
   16ee8:	e0bffc17 	ldw	r2,-16(fp)
   16eec:	10800317 	ldw	r2,12(r2)
   16ef0:	1880201e 	bne	r3,r2,16f74 <altera_avalon_uart_read+0x148>
    {
      if (!block)
   16ef4:	e0bff617 	ldw	r2,-40(fp)
   16ef8:	1000071e 	bne	r2,zero,16f18 <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
   16efc:	0016df00 	call	16df0 <alt_get_errno>
   16f00:	1007883a 	mov	r3,r2
   16f04:	008002c4 	movi	r2,11
   16f08:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
   16f0c:	00800044 	movi	r2,1
   16f10:	e0bff405 	stb	r2,-48(fp)
        break;
   16f14:	00001b06 	br	16f84 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   16f18:	0005303a 	rdctl	r2,status
   16f1c:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   16f20:	e0fff917 	ldw	r3,-28(fp)
   16f24:	00bfff84 	movi	r2,-2
   16f28:	1884703a 	and	r2,r3,r2
   16f2c:	1001703a 	wrctl	status,r2
  
  return context;
   16f30:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
   16f34:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   16f38:	e0bffc17 	ldw	r2,-16(fp)
   16f3c:	10800117 	ldw	r2,4(r2)
   16f40:	10c02014 	ori	r3,r2,128
   16f44:	e0bffc17 	ldw	r2,-16(fp)
   16f48:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   16f4c:	e0bffc17 	ldw	r2,-16(fp)
   16f50:	10800017 	ldw	r2,0(r2)
   16f54:	10800304 	addi	r2,r2,12
   16f58:	e0fffc17 	ldw	r3,-16(fp)
   16f5c:	18c00117 	ldw	r3,4(r3)
   16f60:	10c00035 	stwio	r3,0(r2)
   16f64:	e0bff817 	ldw	r2,-32(fp)
   16f68:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   16f6c:	e0bffa17 	ldw	r2,-24(fp)
   16f70:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
   16f74:	e0bff517 	ldw	r2,-44(fp)
   16f78:	1000021e 	bne	r2,zero,16f84 <altera_avalon_uart_read+0x158>
   16f7c:	e0bffe17 	ldw	r2,-8(fp)
   16f80:	103fcd1e 	bne	r2,zero,16eb8 <__alt_data_end+0xf0016eb8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   16f84:	0005303a 	rdctl	r2,status
   16f88:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   16f8c:	e0fffb17 	ldw	r3,-20(fp)
   16f90:	00bfff84 	movi	r2,-2
   16f94:	1884703a 	and	r2,r3,r2
   16f98:	1001703a 	wrctl	status,r2
  
  return context;
   16f9c:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
   16fa0:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   16fa4:	e0bffc17 	ldw	r2,-16(fp)
   16fa8:	10800117 	ldw	r2,4(r2)
   16fac:	10c02014 	ori	r3,r2,128
   16fb0:	e0bffc17 	ldw	r2,-16(fp)
   16fb4:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   16fb8:	e0bffc17 	ldw	r2,-16(fp)
   16fbc:	10800017 	ldw	r2,0(r2)
   16fc0:	10800304 	addi	r2,r2,12
   16fc4:	e0fffc17 	ldw	r3,-16(fp)
   16fc8:	18c00117 	ldw	r3,4(r3)
   16fcc:	10c00035 	stwio	r3,0(r2)
   16fd0:	e0bff817 	ldw	r2,-32(fp)
   16fd4:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   16fd8:	e0bff717 	ldw	r2,-36(fp)
   16fdc:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
   16fe0:	e0bff403 	ldbu	r2,-48(fp)
   16fe4:	10000226 	beq	r2,zero,16ff0 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
   16fe8:	00bffd44 	movi	r2,-11
   16fec:	00000106 	br	16ff4 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
   16ff0:	e0bff517 	ldw	r2,-44(fp)
  }
}
   16ff4:	e037883a 	mov	sp,fp
   16ff8:	dfc00117 	ldw	ra,4(sp)
   16ffc:	df000017 	ldw	fp,0(sp)
   17000:	dec00204 	addi	sp,sp,8
   17004:	f800283a 	ret

00017008 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   17008:	defffe04 	addi	sp,sp,-8
   1700c:	dfc00115 	stw	ra,4(sp)
   17010:	df000015 	stw	fp,0(sp)
   17014:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   17018:	d0a00f17 	ldw	r2,-32708(gp)
   1701c:	10000326 	beq	r2,zero,1702c <alt_get_errno+0x24>
   17020:	d0a00f17 	ldw	r2,-32708(gp)
   17024:	103ee83a 	callr	r2
   17028:	00000106 	br	17030 <alt_get_errno+0x28>
   1702c:	d0a03b04 	addi	r2,gp,-32532
}
   17030:	e037883a 	mov	sp,fp
   17034:	dfc00117 	ldw	ra,4(sp)
   17038:	df000017 	ldw	fp,0(sp)
   1703c:	dec00204 	addi	sp,sp,8
   17040:	f800283a 	ret

00017044 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
   17044:	defff204 	addi	sp,sp,-56
   17048:	dfc00d15 	stw	ra,52(sp)
   1704c:	df000c15 	stw	fp,48(sp)
   17050:	df000c04 	addi	fp,sp,48
   17054:	e13ffc15 	stw	r4,-16(fp)
   17058:	e17ffd15 	stw	r5,-12(fp)
   1705c:	e1bffe15 	stw	r6,-8(fp)
   17060:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
   17064:	e0bffe17 	ldw	r2,-8(fp)
   17068:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
   1706c:	e0bfff17 	ldw	r2,-4(fp)
   17070:	1090000c 	andi	r2,r2,16384
   17074:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   17078:	00003c06 	br	1716c <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   1707c:	e0bffc17 	ldw	r2,-16(fp)
   17080:	10800517 	ldw	r2,20(r2)
   17084:	10800044 	addi	r2,r2,1
   17088:	10800fcc 	andi	r2,r2,63
   1708c:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
   17090:	e0bffc17 	ldw	r2,-16(fp)
   17094:	10c00417 	ldw	r3,16(r2)
   17098:	e0bff717 	ldw	r2,-36(fp)
   1709c:	1880221e 	bne	r3,r2,17128 <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
   170a0:	e0bff517 	ldw	r2,-44(fp)
   170a4:	10000526 	beq	r2,zero,170bc <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
   170a8:	00170080 	call	17008 <alt_get_errno>
   170ac:	1007883a 	mov	r3,r2
   170b0:	008002c4 	movi	r2,11
   170b4:	18800015 	stw	r2,0(r3)
        break;
   170b8:	00002e06 	br	17174 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   170bc:	0005303a 	rdctl	r2,status
   170c0:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   170c4:	e0fff917 	ldw	r3,-28(fp)
   170c8:	00bfff84 	movi	r2,-2
   170cc:	1884703a 	and	r2,r3,r2
   170d0:	1001703a 	wrctl	status,r2
  
  return context;
   170d4:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
   170d8:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   170dc:	e0bffc17 	ldw	r2,-16(fp)
   170e0:	10800117 	ldw	r2,4(r2)
   170e4:	10c11014 	ori	r3,r2,1088
   170e8:	e0bffc17 	ldw	r2,-16(fp)
   170ec:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   170f0:	e0bffc17 	ldw	r2,-16(fp)
   170f4:	10800017 	ldw	r2,0(r2)
   170f8:	10800304 	addi	r2,r2,12
   170fc:	e0fffc17 	ldw	r3,-16(fp)
   17100:	18c00117 	ldw	r3,4(r3)
   17104:	10c00035 	stwio	r3,0(r2)
   17108:	e0bff817 	ldw	r2,-32(fp)
   1710c:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   17110:	e0bff617 	ldw	r2,-40(fp)
   17114:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
   17118:	e0bffc17 	ldw	r2,-16(fp)
   1711c:	10c00417 	ldw	r3,16(r2)
   17120:	e0bff717 	ldw	r2,-36(fp)
   17124:	18bffc26 	beq	r3,r2,17118 <__alt_data_end+0xf0017118>
      }
    }

    count--;
   17128:	e0bff417 	ldw	r2,-48(fp)
   1712c:	10bfffc4 	addi	r2,r2,-1
   17130:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
   17134:	e0bffc17 	ldw	r2,-16(fp)
   17138:	10c00517 	ldw	r3,20(r2)
   1713c:	e0bffd17 	ldw	r2,-12(fp)
   17140:	11000044 	addi	r4,r2,1
   17144:	e13ffd15 	stw	r4,-12(fp)
   17148:	10800003 	ldbu	r2,0(r2)
   1714c:	1009883a 	mov	r4,r2
   17150:	e0bffc17 	ldw	r2,-16(fp)
   17154:	10c5883a 	add	r2,r2,r3
   17158:	10801704 	addi	r2,r2,92
   1715c:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
   17160:	e0bffc17 	ldw	r2,-16(fp)
   17164:	e0fff717 	ldw	r3,-36(fp)
   17168:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   1716c:	e0bff417 	ldw	r2,-48(fp)
   17170:	103fc21e 	bne	r2,zero,1707c <__alt_data_end+0xf001707c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   17174:	0005303a 	rdctl	r2,status
   17178:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1717c:	e0fffb17 	ldw	r3,-20(fp)
   17180:	00bfff84 	movi	r2,-2
   17184:	1884703a 	and	r2,r3,r2
   17188:	1001703a 	wrctl	status,r2
  
  return context;
   1718c:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
   17190:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   17194:	e0bffc17 	ldw	r2,-16(fp)
   17198:	10800117 	ldw	r2,4(r2)
   1719c:	10c11014 	ori	r3,r2,1088
   171a0:	e0bffc17 	ldw	r2,-16(fp)
   171a4:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   171a8:	e0bffc17 	ldw	r2,-16(fp)
   171ac:	10800017 	ldw	r2,0(r2)
   171b0:	10800304 	addi	r2,r2,12
   171b4:	e0fffc17 	ldw	r3,-16(fp)
   171b8:	18c00117 	ldw	r3,4(r3)
   171bc:	10c00035 	stwio	r3,0(r2)
   171c0:	e0bff817 	ldw	r2,-32(fp)
   171c4:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   171c8:	e0bffa17 	ldw	r2,-24(fp)
   171cc:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
   171d0:	e0fffe17 	ldw	r3,-8(fp)
   171d4:	e0bff417 	ldw	r2,-48(fp)
   171d8:	1885c83a 	sub	r2,r3,r2
}
   171dc:	e037883a 	mov	sp,fp
   171e0:	dfc00117 	ldw	ra,4(sp)
   171e4:	df000017 	ldw	fp,0(sp)
   171e8:	dec00204 	addi	sp,sp,8
   171ec:	f800283a 	ret

000171f0 <read_RI_bit>:


//////////////////////////////////////////////////////////////////////////////////////////////
// Internal Functions
alt_u8 read_RI_bit(alt_u32 ctrl_reg)
{
   171f0:	defffd04 	addi	sp,sp,-12
   171f4:	df000215 	stw	fp,8(sp)
   171f8:	df000204 	addi	fp,sp,8
   171fc:	e13fff15 	stw	r4,-4(fp)
	alt_u8 ri = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RI_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RI_OFST);
   17200:	e0bfff17 	ldw	r2,-4(fp)
   17204:	1080400c 	andi	r2,r2,256
   17208:	1004d23a 	srli	r2,r2,8
   1720c:	e0bffe05 	stb	r2,-8(fp)
	return ri;
   17210:	e0bffe03 	ldbu	r2,-8(fp)
}
   17214:	e037883a 	mov	sp,fp
   17218:	df000017 	ldw	fp,0(sp)
   1721c:	dec00104 	addi	sp,sp,4
   17220:	f800283a 	ret

00017224 <read_RE_bit>:

alt_u8 read_RE_bit(alt_u32 ctrl_reg)
{
   17224:	defffd04 	addi	sp,sp,-12
   17228:	df000215 	stw	fp,8(sp)
   1722c:	df000204 	addi	fp,sp,8
   17230:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RE_OFST);
   17234:	e0bfff17 	ldw	r2,-4(fp)
   17238:	1080004c 	andi	r2,r2,1
   1723c:	e0bffe05 	stb	r2,-8(fp)
	return re;
   17240:	e0bffe03 	ldbu	r2,-8(fp)
}
   17244:	e037883a 	mov	sp,fp
   17248:	df000017 	ldw	fp,0(sp)
   1724c:	dec00104 	addi	sp,sp,4
   17250:	f800283a 	ret

00017254 <read_CE_bit>:

alt_u8 read_CE_bit(alt_u32 ctrl_reg)
{
   17254:	defffd04 	addi	sp,sp,-12
   17258:	df000215 	stw	fp,8(sp)
   1725c:	df000204 	addi	fp,sp,8
   17260:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_CE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_CE_OFST);
   17264:	e0bfff17 	ldw	r2,-4(fp)
   17268:	1081000c 	andi	r2,r2,1024
   1726c:	1004d2ba 	srli	r2,r2,10
   17270:	e0bffe05 	stb	r2,-8(fp)
	return re;
   17274:	e0bffe03 	ldbu	r2,-8(fp)
}
   17278:	e037883a 	mov	sp,fp
   1727c:	df000017 	ldw	fp,0(sp)
   17280:	dec00104 	addi	sp,sp,4
   17284:	f800283a 	ret

00017288 <read_num_bytes_available>:

alt_u16 read_num_bytes_available(alt_u32 data_reg)
{
   17288:	defffd04 	addi	sp,sp,-12
   1728c:	df000215 	stw	fp,8(sp)
   17290:	df000204 	addi	fp,sp,8
   17294:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = (alt_u16)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RAVAIL_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RAVAIL_OFST);
   17298:	e0bfff17 	ldw	r2,-4(fp)
   1729c:	1004d43a 	srli	r2,r2,16
   172a0:	e0bffe0d 	sth	r2,-8(fp)
	return ravail;
   172a4:	e0bffe0b 	ldhu	r2,-8(fp)
}
   172a8:	e037883a 	mov	sp,fp
   172ac:	df000017 	ldw	fp,0(sp)
   172b0:	dec00104 	addi	sp,sp,4
   172b4:	f800283a 	ret

000172b8 <read_data_valid>:

alt_u8 read_data_valid(alt_u32 data_reg)
{
   172b8:	defffd04 	addi	sp,sp,-12
   172bc:	df000215 	stw	fp,8(sp)
   172c0:	df000204 	addi	fp,sp,8
   172c4:	e13fff15 	stw	r4,-4(fp)
	alt_u8 rvalid = (alt_u8)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RVALID_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RVALID_OFST);
   172c8:	e0bfff17 	ldw	r2,-4(fp)
   172cc:	10a0000c 	andi	r2,r2,32768
   172d0:	1004d3fa 	srli	r2,r2,15
   172d4:	e0bffe05 	stb	r2,-8(fp)
	return rvalid;
   172d8:	e0bffe03 	ldbu	r2,-8(fp)
}
   172dc:	e037883a 	mov	sp,fp
   172e0:	df000017 	ldw	fp,0(sp)
   172e4:	dec00104 	addi	sp,sp,4
   172e8:	f800283a 	ret

000172ec <read_data_byte>:

alt_u8 read_data_byte(alt_u32 data_reg)
{
   172ec:	defffd04 	addi	sp,sp,-12
   172f0:	df000215 	stw	fp,8(sp)
   172f4:	df000204 	addi	fp,sp,8
   172f8:	e13fff15 	stw	r4,-4(fp)
	alt_u8 data = (alt_u8) ( (data_reg & ALT_UP_PS2_PORT_DATA_REG_DATA_MSK) >> ALT_UP_PS2_PORT_DATA_REG_DATA_OFST) ;
   172fc:	e0bfff17 	ldw	r2,-4(fp)
   17300:	e0bffe05 	stb	r2,-8(fp)
	return data;
   17304:	e0bffe03 	ldbu	r2,-8(fp)
}
   17308:	e037883a 	mov	sp,fp
   1730c:	df000017 	ldw	fp,0(sp)
   17310:	dec00104 	addi	sp,sp,4
   17314:	f800283a 	ret

00017318 <alt_up_ps2_init>:

//////////////////////////////////////////////////////////////////////////////////////////////
// HAL Functions
void alt_up_ps2_init(alt_up_ps2_dev *ps2)
{
   17318:	defffb04 	addi	sp,sp,-20
   1731c:	dfc00415 	stw	ra,16(sp)
   17320:	df000315 	stw	fp,12(sp)
   17324:	df000304 	addi	fp,sp,12
   17328:	e13fff15 	stw	r4,-4(fp)
	// initialize the device
	unsigned char byte;
	//send the reset request, wait for ACK
	int status = alt_up_ps2_write_data_byte_with_ack(ps2, 0xff);
   1732c:	01403fc4 	movi	r5,255
   17330:	e13fff17 	ldw	r4,-4(fp)
   17334:	00175780 	call	17578 <alt_up_ps2_write_data_byte_with_ack>
   17338:	e0bffd15 	stw	r2,-12(fp)
	if (status == 0)
   1733c:	e0bffd17 	ldw	r2,-12(fp)
   17340:	1000211e 	bne	r2,zero,173c8 <alt_up_ps2_init+0xb0>
	{
		// reset succeed, now try to get the BAT result, AA means passed
		status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   17344:	e0bffe04 	addi	r2,fp,-8
   17348:	100b883a 	mov	r5,r2
   1734c:	e13fff17 	ldw	r4,-4(fp)
   17350:	00175dc0 	call	175dc <alt_up_ps2_read_data_byte_timeout>
   17354:	e0bffd15 	stw	r2,-12(fp)
		if (status == 0 && byte == 0xAA)
   17358:	e0bffd17 	ldw	r2,-12(fp)
   1735c:	10001a1e 	bne	r2,zero,173c8 <alt_up_ps2_init+0xb0>
   17360:	e0bffe03 	ldbu	r2,-8(fp)
   17364:	10803fcc 	andi	r2,r2,255
   17368:	10802a98 	cmpnei	r2,r2,170
   1736c:	1000161e 	bne	r2,zero,173c8 <alt_up_ps2_init+0xb0>
		{
			//get the 2nd byte
			status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   17370:	e0bffe04 	addi	r2,fp,-8
   17374:	100b883a 	mov	r5,r2
   17378:	e13fff17 	ldw	r4,-4(fp)
   1737c:	00175dc0 	call	175dc <alt_up_ps2_read_data_byte_timeout>
   17380:	e0bffd15 	stw	r2,-12(fp)
			if (status == -ETIMEDOUT)
   17384:	e0bffd17 	ldw	r2,-12(fp)
   17388:	10bfe318 	cmpnei	r2,r2,-116
   1738c:	1000041e 	bne	r2,zero,173a0 <alt_up_ps2_init+0x88>
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
   17390:	e0bfff17 	ldw	r2,-4(fp)
   17394:	00c00044 	movi	r3,1
   17398:	10c00d15 	stw	r3,52(r2)
				ps2->device_type = PS2_MOUSE;
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
			}
		}
	}
}
   1739c:	00000a06 	br	173c8 <alt_up_ps2_init+0xb0>
			if (status == -ETIMEDOUT)
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
			}
			else if (status == 0 && byte == 0x00)
   173a0:	e0bffd17 	ldw	r2,-12(fp)
   173a4:	1000081e 	bne	r2,zero,173c8 <alt_up_ps2_init+0xb0>
   173a8:	e0bffe03 	ldbu	r2,-8(fp)
   173ac:	10803fcc 	andi	r2,r2,255
   173b0:	1000051e 	bne	r2,zero,173c8 <alt_up_ps2_init+0xb0>
			{
				//for mouse, it will sent out 0x00 after sending out ACK and PASS/FAIL.
				ps2->device_type = PS2_MOUSE;
   173b4:	e0bfff17 	ldw	r2,-4(fp)
   173b8:	10000d15 	stw	zero,52(r2)
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
   173bc:	01403d04 	movi	r5,244
   173c0:	e13fff17 	ldw	r4,-4(fp)
   173c4:	001749c0 	call	1749c <alt_up_ps2_write_data_byte>
			}
		}
	}
}
   173c8:	0001883a 	nop
   173cc:	e037883a 	mov	sp,fp
   173d0:	dfc00117 	ldw	ra,4(sp)
   173d4:	df000017 	ldw	fp,0(sp)
   173d8:	dec00204 	addi	sp,sp,8
   173dc:	f800283a 	ret

000173e0 <alt_up_ps2_enable_read_interrupt>:

void alt_up_ps2_enable_read_interrupt(alt_up_ps2_dev *ps2)
{
   173e0:	defffd04 	addi	sp,sp,-12
   173e4:	df000215 	stw	fp,8(sp)
   173e8:	df000204 	addi	fp,sp,8
   173ec:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   173f0:	e0bfff17 	ldw	r2,-4(fp)
   173f4:	10800a17 	ldw	r2,40(r2)
   173f8:	10800104 	addi	r2,r2,4
   173fc:	10800037 	ldwio	r2,0(r2)
   17400:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   17404:	e0bffe17 	ldw	r2,-8(fp)
   17408:	10800054 	ori	r2,r2,1
   1740c:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   17410:	e0bfff17 	ldw	r2,-4(fp)
   17414:	10800a17 	ldw	r2,40(r2)
   17418:	10800104 	addi	r2,r2,4
   1741c:	1007883a 	mov	r3,r2
   17420:	e0bffe17 	ldw	r2,-8(fp)
   17424:	18800035 	stwio	r2,0(r3)
}
   17428:	0001883a 	nop
   1742c:	e037883a 	mov	sp,fp
   17430:	df000017 	ldw	fp,0(sp)
   17434:	dec00104 	addi	sp,sp,4
   17438:	f800283a 	ret

0001743c <alt_up_ps2_disable_read_interrupt>:

void alt_up_ps2_disable_read_interrupt(alt_up_ps2_dev *ps2)
{
   1743c:	defffd04 	addi	sp,sp,-12
   17440:	df000215 	stw	fp,8(sp)
   17444:	df000204 	addi	fp,sp,8
   17448:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   1744c:	e0bfff17 	ldw	r2,-4(fp)
   17450:	10800a17 	ldw	r2,40(r2)
   17454:	10800104 	addi	r2,r2,4
   17458:	10800037 	ldwio	r2,0(r2)
   1745c:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   17460:	e0fffe17 	ldw	r3,-8(fp)
   17464:	00bfff84 	movi	r2,-2
   17468:	1884703a 	and	r2,r3,r2
   1746c:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   17470:	e0bfff17 	ldw	r2,-4(fp)
   17474:	10800a17 	ldw	r2,40(r2)
   17478:	10800104 	addi	r2,r2,4
   1747c:	1007883a 	mov	r3,r2
   17480:	e0bffe17 	ldw	r2,-8(fp)
   17484:	18800035 	stwio	r2,0(r3)
}
   17488:	0001883a 	nop
   1748c:	e037883a 	mov	sp,fp
   17490:	df000017 	ldw	fp,0(sp)
   17494:	dec00104 	addi	sp,sp,4
   17498:	f800283a 	ret

0001749c <alt_up_ps2_write_data_byte>:

int alt_up_ps2_write_data_byte(alt_up_ps2_dev *ps2, unsigned char byte)
{
   1749c:	defffb04 	addi	sp,sp,-20
   174a0:	dfc00415 	stw	ra,16(sp)
   174a4:	df000315 	stw	fp,12(sp)
   174a8:	df000304 	addi	fp,sp,12
   174ac:	e13ffe15 	stw	r4,-8(fp)
   174b0:	2805883a 	mov	r2,r5
   174b4:	e0bfff05 	stb	r2,-4(fp)
	//note: data are only located at the lower 8 bits
	//note: the software send command to the PS2 peripheral through the data
	//		register rather than the control register
	IOWR_ALT_UP_PS2_PORT_DATA(ps2->base, byte);
   174b8:	e0bffe17 	ldw	r2,-8(fp)
   174bc:	10800a17 	ldw	r2,40(r2)
   174c0:	1007883a 	mov	r3,r2
   174c4:	e0bfff03 	ldbu	r2,-4(fp)
   174c8:	18800025 	stbio	r2,0(r3)
	alt_u32 ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base);
   174cc:	e0bffe17 	ldw	r2,-8(fp)
   174d0:	10800a17 	ldw	r2,40(r2)
   174d4:	10800104 	addi	r2,r2,4
   174d8:	10800037 	ldwio	r2,0(r2)
   174dc:	e0bffd15 	stw	r2,-12(fp)
	if (read_CE_bit(ctrl_reg))
   174e0:	e13ffd17 	ldw	r4,-12(fp)
   174e4:	00172540 	call	17254 <read_CE_bit>
   174e8:	10803fcc 	andi	r2,r2,255
   174ec:	10000226 	beq	r2,zero,174f8 <alt_up_ps2_write_data_byte+0x5c>
	{
		//CE bit is set --> error occurs on sending commands
		return -EIO;
   174f0:	00bffec4 	movi	r2,-5
   174f4:	00000106 	br	174fc <alt_up_ps2_write_data_byte+0x60>
	}
	return 0;
   174f8:	0005883a 	mov	r2,zero
}
   174fc:	e037883a 	mov	sp,fp
   17500:	dfc00117 	ldw	ra,4(sp)
   17504:	df000017 	ldw	fp,0(sp)
   17508:	dec00204 	addi	sp,sp,8
   1750c:	f800283a 	ret

00017510 <alt_up_ps2_wait_for_ack>:

int alt_up_ps2_wait_for_ack(alt_up_ps2_dev *ps2)
{
   17510:	defffc04 	addi	sp,sp,-16
   17514:	dfc00315 	stw	ra,12(sp)
   17518:	df000215 	stw	fp,8(sp)
   1751c:	df000204 	addi	fp,sp,8
   17520:	e13fff15 	stw	r4,-4(fp)
	unsigned char data = 0;
   17524:	e03ffe45 	stb	zero,-7(fp)
	unsigned char status = 0;
   17528:	e03ffe05 	stb	zero,-8(fp)
	do
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, &data); 
   1752c:	e0bffe44 	addi	r2,fp,-7
   17530:	100b883a 	mov	r5,r2
   17534:	e13fff17 	ldw	r4,-4(fp)
   17538:	00175dc0 	call	175dc <alt_up_ps2_read_data_byte_timeout>
   1753c:	e0bffe05 	stb	r2,-8(fp)
		if ( status == 0)
   17540:	e0bffe03 	ldbu	r2,-8(fp)
   17544:	1000061e 	bne	r2,zero,17560 <alt_up_ps2_wait_for_ack+0x50>
		{
			if (data == PS2_ACK)
   17548:	e0bffe43 	ldbu	r2,-7(fp)
   1754c:	10803fcc 	andi	r2,r2,255
   17550:	10803e98 	cmpnei	r2,r2,250
   17554:	103ff51e 	bne	r2,zero,1752c <__alt_data_end+0xf001752c>
				return 0;
   17558:	0005883a 	mov	r2,zero
   1755c:	00000106 	br	17564 <alt_up_ps2_wait_for_ack+0x54>
		}
		else 
		{
			return status;
   17560:	e0bffe03 	ldbu	r2,-8(fp)
		}
	} while(1);
	return -ETIMEDOUT;
}
   17564:	e037883a 	mov	sp,fp
   17568:	dfc00117 	ldw	ra,4(sp)
   1756c:	df000017 	ldw	fp,0(sp)
   17570:	dec00204 	addi	sp,sp,8
   17574:	f800283a 	ret

00017578 <alt_up_ps2_write_data_byte_with_ack>:

int alt_up_ps2_write_data_byte_with_ack(alt_up_ps2_dev *ps2, unsigned char byte)
{
   17578:	defffa04 	addi	sp,sp,-24
   1757c:	dfc00515 	stw	ra,20(sp)
   17580:	df000415 	stw	fp,16(sp)
   17584:	df000404 	addi	fp,sp,16
   17588:	e13ffe15 	stw	r4,-8(fp)
   1758c:	2805883a 	mov	r2,r5
   17590:	e0bfff05 	stb	r2,-4(fp)
	int send_status = alt_up_ps2_write_data_byte(ps2, byte);
   17594:	e0bfff03 	ldbu	r2,-4(fp)
   17598:	100b883a 	mov	r5,r2
   1759c:	e13ffe17 	ldw	r4,-8(fp)
   175a0:	001749c0 	call	1749c <alt_up_ps2_write_data_byte>
   175a4:	e0bffc15 	stw	r2,-16(fp)
	if ( send_status != 0)
   175a8:	e0bffc17 	ldw	r2,-16(fp)
   175ac:	10000226 	beq	r2,zero,175b8 <alt_up_ps2_write_data_byte_with_ack+0x40>
		// return on sending error
		return send_status;
   175b0:	e0bffc17 	ldw	r2,-16(fp)
   175b4:	00000406 	br	175c8 <alt_up_ps2_write_data_byte_with_ack+0x50>

	int ack_status = alt_up_ps2_wait_for_ack(ps2);
   175b8:	e13ffe17 	ldw	r4,-8(fp)
   175bc:	00175100 	call	17510 <alt_up_ps2_wait_for_ack>
   175c0:	e0bffd15 	stw	r2,-12(fp)
	return ack_status;
   175c4:	e0bffd17 	ldw	r2,-12(fp)
}
   175c8:	e037883a 	mov	sp,fp
   175cc:	dfc00117 	ldw	ra,4(sp)
   175d0:	df000017 	ldw	fp,0(sp)
   175d4:	dec00204 	addi	sp,sp,8
   175d8:	f800283a 	ret

000175dc <alt_up_ps2_read_data_byte_timeout>:

int alt_up_ps2_read_data_byte_timeout(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   175dc:	defffa04 	addi	sp,sp,-24
   175e0:	dfc00515 	stw	ra,20(sp)
   175e4:	df000415 	stw	fp,16(sp)
   175e8:	df000404 	addi	fp,sp,16
   175ec:	e13ffe15 	stw	r4,-8(fp)
   175f0:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   175f4:	e03ffd15 	stw	zero,-12(fp)
	unsigned int count = 0;
   175f8:	e03ffc15 	stw	zero,-16(fp)
	do {
		count++;
   175fc:	e0bffc17 	ldw	r2,-16(fp)
   17600:	10800044 	addi	r2,r2,1
   17604:	e0bffc15 	stw	r2,-16(fp)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   17608:	e0bffe17 	ldw	r2,-8(fp)
   1760c:	10800a17 	ldw	r2,40(r2)
   17610:	10800037 	ldwio	r2,0(r2)
   17614:	e0bffd15 	stw	r2,-12(fp)
		if (read_data_valid(data_reg))
   17618:	e13ffd17 	ldw	r4,-12(fp)
   1761c:	00172b80 	call	172b8 <read_data_valid>
   17620:	10803fcc 	andi	r2,r2,255
   17624:	10000726 	beq	r2,zero,17644 <alt_up_ps2_read_data_byte_timeout+0x68>
		{
			*byte = read_data_byte(data_reg);
   17628:	e13ffd17 	ldw	r4,-12(fp)
   1762c:	00172ec0 	call	172ec <read_data_byte>
   17630:	1007883a 	mov	r3,r2
   17634:	e0bfff17 	ldw	r2,-4(fp)
   17638:	10c00005 	stb	r3,0(r2)
			return 0;
   1763c:	0005883a 	mov	r2,zero
   17640:	00000806 	br	17664 <alt_up_ps2_read_data_byte_timeout+0x88>
		}
		//timeout = 0 means to disable the timeout
		if ( ps2->timeout != 0 && count > ps2->timeout)
   17644:	e0bffe17 	ldw	r2,-8(fp)
   17648:	10800c17 	ldw	r2,48(r2)
   1764c:	103feb26 	beq	r2,zero,175fc <__alt_data_end+0xf00175fc>
   17650:	e0bffe17 	ldw	r2,-8(fp)
   17654:	10c00c17 	ldw	r3,48(r2)
   17658:	e0bffc17 	ldw	r2,-16(fp)
   1765c:	18bfe72e 	bgeu	r3,r2,175fc <__alt_data_end+0xf00175fc>
		{
			return -ETIMEDOUT;
   17660:	00bfe304 	movi	r2,-116
		}
	} while (1);
}
   17664:	e037883a 	mov	sp,fp
   17668:	dfc00117 	ldw	ra,4(sp)
   1766c:	df000017 	ldw	fp,0(sp)
   17670:	dec00204 	addi	sp,sp,8
   17674:	f800283a 	ret

00017678 <alt_up_ps2_read_data_byte>:

int alt_up_ps2_read_data_byte(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   17678:	defffb04 	addi	sp,sp,-20
   1767c:	dfc00415 	stw	ra,16(sp)
   17680:	df000315 	stw	fp,12(sp)
   17684:	df000304 	addi	fp,sp,12
   17688:	e13ffe15 	stw	r4,-8(fp)
   1768c:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   17690:	e03ffd15 	stw	zero,-12(fp)
	data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   17694:	e0bffe17 	ldw	r2,-8(fp)
   17698:	10800a17 	ldw	r2,40(r2)
   1769c:	10800037 	ldwio	r2,0(r2)
   176a0:	e0bffd15 	stw	r2,-12(fp)
	if (read_data_valid(data_reg))
   176a4:	e13ffd17 	ldw	r4,-12(fp)
   176a8:	00172b80 	call	172b8 <read_data_valid>
   176ac:	10803fcc 	andi	r2,r2,255
   176b0:	10000726 	beq	r2,zero,176d0 <alt_up_ps2_read_data_byte+0x58>
	{
		*byte = read_data_byte(data_reg);
   176b4:	e13ffd17 	ldw	r4,-12(fp)
   176b8:	00172ec0 	call	172ec <read_data_byte>
   176bc:	1007883a 	mov	r3,r2
   176c0:	e0bfff17 	ldw	r2,-4(fp)
   176c4:	10c00005 	stb	r3,0(r2)
		return 0;
   176c8:	0005883a 	mov	r2,zero
   176cc:	00000106 	br	176d4 <alt_up_ps2_read_data_byte+0x5c>
	}
	return -1;
   176d0:	00bfffc4 	movi	r2,-1
}
   176d4:	e037883a 	mov	sp,fp
   176d8:	dfc00117 	ldw	ra,4(sp)
   176dc:	df000017 	ldw	fp,0(sp)
   176e0:	dec00204 	addi	sp,sp,8
   176e4:	f800283a 	ret

000176e8 <alt_up_ps2_clear_fifo>:

void alt_up_ps2_clear_fifo(alt_up_ps2_dev *ps2)
{
   176e8:	defffb04 	addi	sp,sp,-20
   176ec:	dfc00415 	stw	ra,16(sp)
   176f0:	df000315 	stw	fp,12(sp)
   176f4:	df000304 	addi	fp,sp,12
   176f8:	e13fff15 	stw	r4,-4(fp)
	// The DATA byte of the data register will be automatically cleared after a read
	// So we simply keep reading it until there are no available bytes
	alt_u16 num = 0;
   176fc:	e03ffd0d 	sth	zero,-12(fp)
	unsigned int data_reg = 0;
   17700:	e03ffe15 	stw	zero,-8(fp)
	do
	{
		// read the data register (the DATA byte is cleared)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   17704:	e0bfff17 	ldw	r2,-4(fp)
   17708:	10800a17 	ldw	r2,40(r2)
   1770c:	10800037 	ldwio	r2,0(r2)
   17710:	e0bffe15 	stw	r2,-8(fp)
		// get the number of available bytes from the RAVAIL part of data register
		num = read_num_bytes_available(data_reg);
   17714:	e13ffe17 	ldw	r4,-8(fp)
   17718:	00172880 	call	17288 <read_num_bytes_available>
   1771c:	e0bffd0d 	sth	r2,-12(fp)
	} while (num > 0);
   17720:	e0bffd0b 	ldhu	r2,-12(fp)
   17724:	103ff71e 	bne	r2,zero,17704 <__alt_data_end+0xf0017704>
}
   17728:	0001883a 	nop
   1772c:	e037883a 	mov	sp,fp
   17730:	dfc00117 	ldw	ra,4(sp)
   17734:	df000017 	ldw	fp,0(sp)
   17738:	dec00204 	addi	sp,sp,8
   1773c:	f800283a 	ret

00017740 <alt_up_ps2_read_fd>:

//////////////////////////////////////////////////////////////
// FD Functions
int alt_up_ps2_read_fd (alt_fd* fd, char* ptr, int len)
{
   17740:	defff804 	addi	sp,sp,-32
   17744:	dfc00715 	stw	ra,28(sp)
   17748:	df000615 	stw	fp,24(sp)
   1774c:	df000604 	addi	fp,sp,24
   17750:	e13ffd15 	stw	r4,-12(fp)
   17754:	e17ffe15 	stw	r5,-8(fp)
   17758:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   1775c:	e0bffd17 	ldw	r2,-12(fp)
   17760:	10800017 	ldw	r2,0(r2)
   17764:	e0bffa15 	stw	r2,-24(fp)
	int status = 0;
   17768:	e03ffb15 	stw	zero,-20(fp)
	int count = 0;
   1776c:	e03ffc15 	stw	zero,-16(fp)
	while (count < len);
   17770:	e0fffc17 	ldw	r3,-16(fp)
   17774:	e0bfff17 	ldw	r2,-4(fp)
   17778:	18bffd16 	blt	r3,r2,17770 <__alt_data_end+0xf0017770>
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, (unsigned char *)ptr++);
   1777c:	e0bffe17 	ldw	r2,-8(fp)
   17780:	10c00044 	addi	r3,r2,1
   17784:	e0fffe15 	stw	r3,-8(fp)
   17788:	100b883a 	mov	r5,r2
   1778c:	e13ffa17 	ldw	r4,-24(fp)
   17790:	00175dc0 	call	175dc <alt_up_ps2_read_data_byte_timeout>
   17794:	e0bffb15 	stw	r2,-20(fp)
		if (status!=0)
   17798:	e0bffb17 	ldw	r2,-20(fp)
   1779c:	10000226 	beq	r2,zero,177a8 <alt_up_ps2_read_fd+0x68>
			return count;
   177a0:	e0bffc17 	ldw	r2,-16(fp)
   177a4:	00000406 	br	177b8 <alt_up_ps2_read_fd+0x78>
		count++;
   177a8:	e0bffc17 	ldw	r2,-16(fp)
   177ac:	10800044 	addi	r2,r2,1
   177b0:	e0bffc15 	stw	r2,-16(fp)
	} 
	return count;
   177b4:	e0bffc17 	ldw	r2,-16(fp)
}
   177b8:	e037883a 	mov	sp,fp
   177bc:	dfc00117 	ldw	ra,4(sp)
   177c0:	df000017 	ldw	fp,0(sp)
   177c4:	dec00204 	addi	sp,sp,8
   177c8:	f800283a 	ret

000177cc <alt_up_ps2_write_fd>:

int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
   177cc:	defff804 	addi	sp,sp,-32
   177d0:	dfc00715 	stw	ra,28(sp)
   177d4:	df000615 	stw	fp,24(sp)
   177d8:	df000604 	addi	fp,sp,24
   177dc:	e13ffd15 	stw	r4,-12(fp)
   177e0:	e17ffe15 	stw	r5,-8(fp)
   177e4:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   177e8:	e0bffd17 	ldw	r2,-12(fp)
   177ec:	10800017 	ldw	r2,0(r2)
   177f0:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
   177f4:	e03ffc15 	stw	zero,-16(fp)
	int count = 0;
   177f8:	e03ffa15 	stw	zero,-24(fp)
	while (count < len)
   177fc:	00001006 	br	17840 <alt_up_ps2_write_fd+0x74>
	{
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
   17800:	e0bffe17 	ldw	r2,-8(fp)
   17804:	10c00044 	addi	r3,r2,1
   17808:	e0fffe15 	stw	r3,-8(fp)
   1780c:	10800003 	ldbu	r2,0(r2)
   17810:	10803fcc 	andi	r2,r2,255
   17814:	100b883a 	mov	r5,r2
   17818:	e13ffb17 	ldw	r4,-20(fp)
   1781c:	001749c0 	call	1749c <alt_up_ps2_write_data_byte>
   17820:	e0bffc15 	stw	r2,-16(fp)
		if (status!=0)
   17824:	e0bffc17 	ldw	r2,-16(fp)
   17828:	10000226 	beq	r2,zero,17834 <alt_up_ps2_write_fd+0x68>
			return count;
   1782c:	e0bffa17 	ldw	r2,-24(fp)
   17830:	00000706 	br	17850 <alt_up_ps2_write_fd+0x84>
		count++;
   17834:	e0bffa17 	ldw	r2,-24(fp)
   17838:	10800044 	addi	r2,r2,1
   1783c:	e0bffa15 	stw	r2,-24(fp)
int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
	int status = 0;
	int count = 0;
	while (count < len)
   17840:	e0fffa17 	ldw	r3,-24(fp)
   17844:	e0bfff17 	ldw	r2,-4(fp)
   17848:	18bfed16 	blt	r3,r2,17800 <__alt_data_end+0xf0017800>
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
		if (status!=0)
			return count;
		count++;
	}
	return count;
   1784c:	e0bffa17 	ldw	r2,-24(fp)
}
   17850:	e037883a 	mov	sp,fp
   17854:	dfc00117 	ldw	ra,4(sp)
   17858:	df000017 	ldw	fp,0(sp)
   1785c:	dec00204 	addi	sp,sp,8
   17860:	f800283a 	ret

00017864 <alt_up_ps2_open_dev>:

alt_up_ps2_dev* alt_up_ps2_open_dev(const char* name)
{
   17864:	defffc04 	addi	sp,sp,-16
   17868:	dfc00315 	stw	ra,12(sp)
   1786c:	df000215 	stw	fp,8(sp)
   17870:	df000204 	addi	fp,sp,8
   17874:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_ps2_dev *dev = (alt_up_ps2_dev*)alt_find_dev(name, &alt_dev_list);
   17878:	d1600c04 	addi	r5,gp,-32720
   1787c:	e13fff17 	ldw	r4,-4(fp)
   17880:	0018d780 	call	18d78 <alt_find_dev>
   17884:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   17888:	e0bffe17 	ldw	r2,-8(fp)
}
   1788c:	e037883a 	mov	sp,fp
   17890:	dfc00117 	ldw	ra,4(sp)
   17894:	df000017 	ldw	fp,0(sp)
   17898:	dec00204 	addi	sp,sp,8
   1789c:	f800283a 	ret

000178a0 <alt_up_char_buffer_init>:
#include <priv/alt_file.h>

#include "altera_up_avalon_video_character_buffer_with_dma.h"
#include "altera_up_avalon_video_character_buffer_with_dma_regs.h"

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
   178a0:	defffc04 	addi	sp,sp,-16
   178a4:	dfc00315 	stw	ra,12(sp)
   178a8:	df000215 	stw	fp,8(sp)
   178ac:	df000204 	addi	fp,sp,8
   178b0:	e13fff15 	stw	r4,-4(fp)
	char * name;
	name = (char *) char_buffer->dev.name;
   178b4:	e0bfff17 	ldw	r2,-4(fp)
   178b8:	10800217 	ldw	r2,8(r2)
   178bc:	e0bffe15 	stw	r2,-8(fp)

	for ( ; (*name) != '\0'; name++) {
   178c0:	00000b06 	br	178f0 <alt_up_char_buffer_init+0x50>
		if (strcmp(name, "_avalon_char_buffer_slave") == 0) {
   178c4:	01420034 	movhi	r5,2048
   178c8:	29412f04 	addi	r5,r5,1212
   178cc:	e13ffe17 	ldw	r4,-8(fp)
   178d0:	000f8d00 	call	f8d0 <strcmp>
   178d4:	1000031e 	bne	r2,zero,178e4 <alt_up_char_buffer_init+0x44>
			(*name) = '\0';
   178d8:	e0bffe17 	ldw	r2,-8(fp)
   178dc:	10000005 	stb	zero,0(r2)
			break;
   178e0:	00000906 	br	17908 <alt_up_char_buffer_init+0x68>

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
	char * name;
	name = (char *) char_buffer->dev.name;

	for ( ; (*name) != '\0'; name++) {
   178e4:	e0bffe17 	ldw	r2,-8(fp)
   178e8:	10800044 	addi	r2,r2,1
   178ec:	e0bffe15 	stw	r2,-8(fp)
   178f0:	e0bffe17 	ldw	r2,-8(fp)
   178f4:	10800003 	ldbu	r2,0(r2)
   178f8:	10803fcc 	andi	r2,r2,255
   178fc:	1080201c 	xori	r2,r2,128
   17900:	10bfe004 	addi	r2,r2,-128
   17904:	103fef1e 	bne	r2,zero,178c4 <__alt_data_end+0xf00178c4>
			(*name) = '\0';
			break;
		}
	}
	
	return;
   17908:	0001883a 	nop
}
   1790c:	e037883a 	mov	sp,fp
   17910:	dfc00117 	ldw	ra,4(sp)
   17914:	df000017 	ldw	fp,0(sp)
   17918:	dec00204 	addi	sp,sp,8
   1791c:	f800283a 	ret

00017920 <alt_up_char_buffer_open_dev>:

alt_up_char_buffer_dev* alt_up_char_buffer_open_dev(const char* name) {
   17920:	defffc04 	addi	sp,sp,-16
   17924:	dfc00315 	stw	ra,12(sp)
   17928:	df000215 	stw	fp,8(sp)
   1792c:	df000204 	addi	fp,sp,8
   17930:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_char_buffer_dev *dev = (alt_up_char_buffer_dev *)alt_find_dev(name, &alt_dev_list);
   17934:	d1600c04 	addi	r5,gp,-32720
   17938:	e13fff17 	ldw	r4,-4(fp)
   1793c:	0018d780 	call	18d78 <alt_find_dev>
   17940:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   17944:	e0bffe17 	ldw	r2,-8(fp)
}
   17948:	e037883a 	mov	sp,fp
   1794c:	dfc00117 	ldw	ra,4(sp)
   17950:	df000017 	ldw	fp,0(sp)
   17954:	dec00204 	addi	sp,sp,8
   17958:	f800283a 	ret

0001795c <alt_up_char_buffer_draw>:

int alt_up_char_buffer_draw(alt_up_char_buffer_dev *char_buffer, unsigned char ch, 
	unsigned int x, unsigned int y) {
   1795c:	defffa04 	addi	sp,sp,-24
   17960:	df000515 	stw	fp,20(sp)
   17964:	df000504 	addi	fp,sp,20
   17968:	e13ffc15 	stw	r4,-16(fp)
   1796c:	2805883a 	mov	r2,r5
   17970:	e1bffe15 	stw	r6,-8(fp)
   17974:	e1ffff15 	stw	r7,-4(fp)
   17978:	e0bffd05 	stb	r2,-12(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   1797c:	e0bffc17 	ldw	r2,-16(fp)
   17980:	10800c17 	ldw	r2,48(r2)
   17984:	e0fffe17 	ldw	r3,-8(fp)
   17988:	1880042e 	bgeu	r3,r2,1799c <alt_up_char_buffer_draw+0x40>
   1798c:	e0bffc17 	ldw	r2,-16(fp)
   17990:	10800d17 	ldw	r2,52(r2)
   17994:	e0ffff17 	ldw	r3,-4(fp)
   17998:	18800236 	bltu	r3,r2,179a4 <alt_up_char_buffer_draw+0x48>
		return -1;
   1799c:	00bfffc4 	movi	r2,-1
   179a0:	00001d06 	br	17a18 <alt_up_char_buffer_draw+0xbc>
	
	unsigned int addr = 0;
   179a4:	e03ffb15 	stw	zero,-20(fp)
	addr |= ((x & char_buffer->x_coord_mask) << char_buffer->x_coord_offset);
   179a8:	e0bffc17 	ldw	r2,-16(fp)
   179ac:	10c00f17 	ldw	r3,60(r2)
   179b0:	e0bffe17 	ldw	r2,-8(fp)
   179b4:	1886703a 	and	r3,r3,r2
   179b8:	e0bffc17 	ldw	r2,-16(fp)
   179bc:	10800e17 	ldw	r2,56(r2)
   179c0:	1884983a 	sll	r2,r3,r2
   179c4:	e0fffb17 	ldw	r3,-20(fp)
   179c8:	1884b03a 	or	r2,r3,r2
   179cc:	e0bffb15 	stw	r2,-20(fp)
	addr |= ((y & char_buffer->y_coord_mask) << char_buffer->y_coord_offset);
   179d0:	e0bffc17 	ldw	r2,-16(fp)
   179d4:	10c01117 	ldw	r3,68(r2)
   179d8:	e0bfff17 	ldw	r2,-4(fp)
   179dc:	1886703a 	and	r3,r3,r2
   179e0:	e0bffc17 	ldw	r2,-16(fp)
   179e4:	10801017 	ldw	r2,64(r2)
   179e8:	1884983a 	sll	r2,r3,r2
   179ec:	e0fffb17 	ldw	r3,-20(fp)
   179f0:	1884b03a 	or	r2,r3,r2
   179f4:	e0bffb15 	stw	r2,-20(fp)
	IOWR_8DIRECT(char_buffer->buffer_base, addr, ch);
   179f8:	e0bffc17 	ldw	r2,-16(fp)
   179fc:	10c00b17 	ldw	r3,44(r2)
   17a00:	e0bffb17 	ldw	r2,-20(fp)
   17a04:	1885883a 	add	r2,r3,r2
   17a08:	1007883a 	mov	r3,r2
   17a0c:	e0bffd03 	ldbu	r2,-12(fp)
   17a10:	18800025 	stbio	r2,0(r3)

	return 0;
   17a14:	0005883a 	mov	r2,zero
}
   17a18:	e037883a 	mov	sp,fp
   17a1c:	df000017 	ldw	fp,0(sp)
   17a20:	dec00104 	addi	sp,sp,4
   17a24:	f800283a 	ret

00017a28 <alt_up_char_buffer_string>:

int alt_up_char_buffer_string(alt_up_char_buffer_dev *char_buffer, const char *ptr, 
	unsigned int x, unsigned int y) {
   17a28:	defffa04 	addi	sp,sp,-24
   17a2c:	df000515 	stw	fp,20(sp)
   17a30:	df000504 	addi	fp,sp,20
   17a34:	e13ffc15 	stw	r4,-16(fp)
   17a38:	e17ffd15 	stw	r5,-12(fp)
   17a3c:	e1bffe15 	stw	r6,-8(fp)
   17a40:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   17a44:	e0bffc17 	ldw	r2,-16(fp)
   17a48:	10800c17 	ldw	r2,48(r2)
   17a4c:	e0fffe17 	ldw	r3,-8(fp)
   17a50:	1880042e 	bgeu	r3,r2,17a64 <alt_up_char_buffer_string+0x3c>
   17a54:	e0bffc17 	ldw	r2,-16(fp)
   17a58:	10800d17 	ldw	r2,52(r2)
   17a5c:	e0ffff17 	ldw	r3,-4(fp)
   17a60:	18800236 	bltu	r3,r2,17a6c <alt_up_char_buffer_string+0x44>
		return -1;
   17a64:	00bfffc4 	movi	r2,-1
   17a68:	00002a06 	br	17b14 <alt_up_char_buffer_string+0xec>
	
	unsigned int offset = 0;
   17a6c:	e03ffb15 	stw	zero,-20(fp)
	offset = (y << char_buffer->y_coord_offset) + x;
   17a70:	e0bffc17 	ldw	r2,-16(fp)
   17a74:	10801017 	ldw	r2,64(r2)
   17a78:	e0ffff17 	ldw	r3,-4(fp)
   17a7c:	1886983a 	sll	r3,r3,r2
   17a80:	e0bffe17 	ldw	r2,-8(fp)
   17a84:	1885883a 	add	r2,r3,r2
   17a88:	e0bffb15 	stw	r2,-20(fp)

	while ( *ptr )
   17a8c:	00001a06 	br	17af8 <alt_up_char_buffer_string+0xd0>
	{
		IOWR_8DIRECT(char_buffer->buffer_base, offset, *ptr);
   17a90:	e0bffc17 	ldw	r2,-16(fp)
   17a94:	10c00b17 	ldw	r3,44(r2)
   17a98:	e0bffb17 	ldw	r2,-20(fp)
   17a9c:	1885883a 	add	r2,r3,r2
   17aa0:	1007883a 	mov	r3,r2
   17aa4:	e0bffd17 	ldw	r2,-12(fp)
   17aa8:	10800003 	ldbu	r2,0(r2)
   17aac:	10803fcc 	andi	r2,r2,255
   17ab0:	1080201c 	xori	r2,r2,128
   17ab4:	10bfe004 	addi	r2,r2,-128
   17ab8:	18800025 	stbio	r2,0(r3)
		++ptr;
   17abc:	e0bffd17 	ldw	r2,-12(fp)
   17ac0:	10800044 	addi	r2,r2,1
   17ac4:	e0bffd15 	stw	r2,-12(fp)
		if (++x >= char_buffer->x_resolution)
   17ac8:	e0bffe17 	ldw	r2,-8(fp)
   17acc:	10800044 	addi	r2,r2,1
   17ad0:	e0bffe15 	stw	r2,-8(fp)
   17ad4:	e0bffc17 	ldw	r2,-16(fp)
   17ad8:	10800c17 	ldw	r2,48(r2)
   17adc:	e0fffe17 	ldw	r3,-8(fp)
   17ae0:	18800236 	bltu	r3,r2,17aec <alt_up_char_buffer_string+0xc4>
			return -1;
   17ae4:	00bfffc4 	movi	r2,-1
   17ae8:	00000a06 	br	17b14 <alt_up_char_buffer_string+0xec>
		++offset;
   17aec:	e0bffb17 	ldw	r2,-20(fp)
   17af0:	10800044 	addi	r2,r2,1
   17af4:	e0bffb15 	stw	r2,-20(fp)
		return -1;
	
	unsigned int offset = 0;
	offset = (y << char_buffer->y_coord_offset) + x;

	while ( *ptr )
   17af8:	e0bffd17 	ldw	r2,-12(fp)
   17afc:	10800003 	ldbu	r2,0(r2)
   17b00:	10803fcc 	andi	r2,r2,255
   17b04:	1080201c 	xori	r2,r2,128
   17b08:	10bfe004 	addi	r2,r2,-128
   17b0c:	103fe01e 	bne	r2,zero,17a90 <__alt_data_end+0xf0017a90>
		++ptr;
		if (++x >= char_buffer->x_resolution)
			return -1;
		++offset;
	}
	return 0;
   17b10:	0005883a 	mov	r2,zero
}
   17b14:	e037883a 	mov	sp,fp
   17b18:	df000017 	ldw	fp,0(sp)
   17b1c:	dec00104 	addi	sp,sp,4
   17b20:	f800283a 	ret

00017b24 <alt_up_char_buffer_clear>:

int alt_up_char_buffer_clear(alt_up_char_buffer_dev *char_buffer) {
   17b24:	defffe04 	addi	sp,sp,-8
   17b28:	df000115 	stw	fp,4(sp)
   17b2c:	df000104 	addi	fp,sp,4
   17b30:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base, 1);
   17b34:	e0bfff17 	ldw	r2,-4(fp)
   17b38:	10800a17 	ldw	r2,40(r2)
   17b3c:	10800084 	addi	r2,r2,2
   17b40:	1007883a 	mov	r3,r2
   17b44:	00800044 	movi	r2,1
   17b48:	18800025 	stbio	r2,0(r3)
	while ((IORD_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base) & ALT_UP_CHAR_BUFFER_CLR_SCRN_MSK) >> ALT_UP_CHAR_BUFFER_CLR_SCRN_OFST);
   17b4c:	0001883a 	nop
   17b50:	e0bfff17 	ldw	r2,-4(fp)
   17b54:	10800a17 	ldw	r2,40(r2)
   17b58:	10800084 	addi	r2,r2,2
   17b5c:	10800023 	ldbuio	r2,0(r2)
   17b60:	10803fcc 	andi	r2,r2,255
   17b64:	1080004c 	andi	r2,r2,1
   17b68:	103ff91e 	bne	r2,zero,17b50 <__alt_data_end+0xf0017b50>
	return 0;
   17b6c:	0005883a 	mov	r2,zero
}
   17b70:	e037883a 	mov	sp,fp
   17b74:	df000017 	ldw	fp,0(sp)
   17b78:	dec00104 	addi	sp,sp,4
   17b7c:	f800283a 	ret

00017b80 <alt_up_pixel_buffer_dma_open_dev>:

#include "altera_up_avalon_video_pixel_buffer_dma.h"

#define ABS(x)	((x >= 0) ? (x) : (-(x)))

alt_up_pixel_buffer_dma_dev* alt_up_pixel_buffer_dma_open_dev(const char* name) {
   17b80:	defffc04 	addi	sp,sp,-16
   17b84:	dfc00315 	stw	ra,12(sp)
   17b88:	df000215 	stw	fp,8(sp)
   17b8c:	df000204 	addi	fp,sp,8
   17b90:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_pixel_buffer_dma_dev *dev = (alt_up_pixel_buffer_dma_dev*)alt_find_dev(name, &alt_dev_list);
   17b94:	d1600c04 	addi	r5,gp,-32720
   17b98:	e13fff17 	ldw	r4,-4(fp)
   17b9c:	0018d780 	call	18d78 <alt_find_dev>
   17ba0:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   17ba4:	e0bffe17 	ldw	r2,-8(fp)
}
   17ba8:	e037883a 	mov	sp,fp
   17bac:	dfc00117 	ldw	ra,4(sp)
   17bb0:	df000017 	ldw	fp,0(sp)
   17bb4:	dec00204 	addi	sp,sp,8
   17bb8:	f800283a 	ret

00017bbc <alt_up_pixel_buffer_dma_draw>:

int alt_up_pixel_buffer_dma_draw(alt_up_pixel_buffer_dma_dev *pixel_buffer, unsigned int color, unsigned int x, unsigned int y)
/* This function draws a pixel to the back buffer.
 */
{
   17bbc:	defffa04 	addi	sp,sp,-24
   17bc0:	df000515 	stw	fp,20(sp)
   17bc4:	df000504 	addi	fp,sp,20
   17bc8:	e13ffc15 	stw	r4,-16(fp)
   17bcc:	e17ffd15 	stw	r5,-12(fp)
   17bd0:	e1bffe15 	stw	r6,-8(fp)
   17bd4:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= pixel_buffer->x_resolution || y >= pixel_buffer->y_resolution )
   17bd8:	e0bffc17 	ldw	r2,-16(fp)
   17bdc:	10800f17 	ldw	r2,60(r2)
   17be0:	e0fffe17 	ldw	r3,-8(fp)
   17be4:	1880042e 	bgeu	r3,r2,17bf8 <alt_up_pixel_buffer_dma_draw+0x3c>
   17be8:	e0bffc17 	ldw	r2,-16(fp)
   17bec:	10801017 	ldw	r2,64(r2)
   17bf0:	e0ffff17 	ldw	r3,-4(fp)
   17bf4:	18800236 	bltu	r3,r2,17c00 <alt_up_pixel_buffer_dma_draw+0x44>
		return -1;
   17bf8:	00bfffc4 	movi	r2,-1
   17bfc:	00005006 	br	17d40 <alt_up_pixel_buffer_dma_draw+0x184>

	unsigned int addr = 0;
   17c00:	e03ffb15 	stw	zero,-20(fp)
	/* Check the mode VGA Pixel Buffer is using. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   17c04:	e0bffc17 	ldw	r2,-16(fp)
   17c08:	10800d17 	ldw	r2,52(r2)
   17c0c:	1000151e 	bne	r2,zero,17c64 <alt_up_pixel_buffer_dma_draw+0xa8>
		/* For X-Y addressing mode, the address format is | unused | Y | X |. So shift bits for coordinates X and Y into their respective locations. */
		addr += ((x & pixel_buffer->x_coord_mask) << pixel_buffer->x_coord_offset);
   17c10:	e0bffc17 	ldw	r2,-16(fp)
   17c14:	10c01217 	ldw	r3,72(r2)
   17c18:	e0bffe17 	ldw	r2,-8(fp)
   17c1c:	1886703a 	and	r3,r3,r2
   17c20:	e0bffc17 	ldw	r2,-16(fp)
   17c24:	10801117 	ldw	r2,68(r2)
   17c28:	1884983a 	sll	r2,r3,r2
   17c2c:	e0fffb17 	ldw	r3,-20(fp)
   17c30:	1885883a 	add	r2,r3,r2
   17c34:	e0bffb15 	stw	r2,-20(fp)
		addr += ((y & pixel_buffer->y_coord_mask) << pixel_buffer->y_coord_offset);
   17c38:	e0bffc17 	ldw	r2,-16(fp)
   17c3c:	10c01417 	ldw	r3,80(r2)
   17c40:	e0bfff17 	ldw	r2,-4(fp)
   17c44:	1886703a 	and	r3,r3,r2
   17c48:	e0bffc17 	ldw	r2,-16(fp)
   17c4c:	10801317 	ldw	r2,76(r2)
   17c50:	1884983a 	sll	r2,r3,r2
   17c54:	e0fffb17 	ldw	r3,-20(fp)
   17c58:	1885883a 	add	r2,r3,r2
   17c5c:	e0bffb15 	stw	r2,-20(fp)
   17c60:	00001706 	br	17cc0 <alt_up_pixel_buffer_dma_draw+0x104>
	} else {
		/* In a consecutive addressing mode, the pixels are stored in consecutive memory locations. So the address of a pixel at (x,y) can be computed as
		 * (y*x_resolution + x).*/
		addr += ((x & pixel_buffer->x_coord_mask) << pixel_buffer->x_coord_offset);
   17c64:	e0bffc17 	ldw	r2,-16(fp)
   17c68:	10c01217 	ldw	r3,72(r2)
   17c6c:	e0bffe17 	ldw	r2,-8(fp)
   17c70:	1886703a 	and	r3,r3,r2
   17c74:	e0bffc17 	ldw	r2,-16(fp)
   17c78:	10801117 	ldw	r2,68(r2)
   17c7c:	1884983a 	sll	r2,r3,r2
   17c80:	e0fffb17 	ldw	r3,-20(fp)
   17c84:	1885883a 	add	r2,r3,r2
   17c88:	e0bffb15 	stw	r2,-20(fp)
		addr += (((y & pixel_buffer->y_coord_mask) * pixel_buffer->x_resolution) << pixel_buffer->x_coord_offset);
   17c8c:	e0bffc17 	ldw	r2,-16(fp)
   17c90:	10c01417 	ldw	r3,80(r2)
   17c94:	e0bfff17 	ldw	r2,-4(fp)
   17c98:	1886703a 	and	r3,r3,r2
   17c9c:	e0bffc17 	ldw	r2,-16(fp)
   17ca0:	10800f17 	ldw	r2,60(r2)
   17ca4:	1887383a 	mul	r3,r3,r2
   17ca8:	e0bffc17 	ldw	r2,-16(fp)
   17cac:	10801117 	ldw	r2,68(r2)
   17cb0:	1884983a 	sll	r2,r3,r2
   17cb4:	e0fffb17 	ldw	r3,-20(fp)
   17cb8:	1885883a 	add	r2,r3,r2
   17cbc:	e0bffb15 	stw	r2,-20(fp)
	}
	/* Now, depending on the color depth, write the pixel color to the specified memory location. */
	if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   17cc0:	e0bffc17 	ldw	r2,-16(fp)
   17cc4:	10800e17 	ldw	r2,56(r2)
   17cc8:	10800058 	cmpnei	r2,r2,1
   17ccc:	1000081e 	bne	r2,zero,17cf0 <alt_up_pixel_buffer_dma_draw+0x134>
		IOWR_8DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   17cd0:	e0bffc17 	ldw	r2,-16(fp)
   17cd4:	10c00c17 	ldw	r3,48(r2)
   17cd8:	e0bffb17 	ldw	r2,-20(fp)
   17cdc:	1885883a 	add	r2,r3,r2
   17ce0:	1007883a 	mov	r3,r2
   17ce4:	e0bffd17 	ldw	r2,-12(fp)
   17ce8:	18800025 	stbio	r2,0(r3)
   17cec:	00001306 	br	17d3c <alt_up_pixel_buffer_dma_draw+0x180>
	} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   17cf0:	e0bffc17 	ldw	r2,-16(fp)
   17cf4:	10800e17 	ldw	r2,56(r2)
   17cf8:	10800098 	cmpnei	r2,r2,2
   17cfc:	1000081e 	bne	r2,zero,17d20 <alt_up_pixel_buffer_dma_draw+0x164>
		IOWR_16DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   17d00:	e0bffc17 	ldw	r2,-16(fp)
   17d04:	10c00c17 	ldw	r3,48(r2)
   17d08:	e0bffb17 	ldw	r2,-20(fp)
   17d0c:	1885883a 	add	r2,r3,r2
   17d10:	1007883a 	mov	r3,r2
   17d14:	e0bffd17 	ldw	r2,-12(fp)
   17d18:	1880002d 	sthio	r2,0(r3)
   17d1c:	00000706 	br	17d3c <alt_up_pixel_buffer_dma_draw+0x180>
	} else {
		IOWR_32DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   17d20:	e0bffc17 	ldw	r2,-16(fp)
   17d24:	10c00c17 	ldw	r3,48(r2)
   17d28:	e0bffb17 	ldw	r2,-20(fp)
   17d2c:	1885883a 	add	r2,r3,r2
   17d30:	1007883a 	mov	r3,r2
   17d34:	e0bffd17 	ldw	r2,-12(fp)
   17d38:	18800035 	stwio	r2,0(r3)
	}

	return 0;
   17d3c:	0005883a 	mov	r2,zero
}
   17d40:	e037883a 	mov	sp,fp
   17d44:	df000017 	ldw	fp,0(sp)
   17d48:	dec00104 	addi	sp,sp,4
   17d4c:	f800283a 	ret

00017d50 <alt_up_pixel_buffer_dma_change_back_buffer_address>:

int alt_up_pixel_buffer_dma_change_back_buffer_address(alt_up_pixel_buffer_dma_dev *pixel_buffer, unsigned int new_address)
/* This function changes the memory address for the back buffer. */
{
   17d50:	defffd04 	addi	sp,sp,-12
   17d54:	df000215 	stw	fp,8(sp)
   17d58:	df000204 	addi	fp,sp,8
   17d5c:	e13ffe15 	stw	r4,-8(fp)
   17d60:	e17fff15 	stw	r5,-4(fp)
	IOWR_32DIRECT(pixel_buffer->base, 4, new_address);
   17d64:	e0bffe17 	ldw	r2,-8(fp)
   17d68:	10800a17 	ldw	r2,40(r2)
   17d6c:	10800104 	addi	r2,r2,4
   17d70:	1007883a 	mov	r3,r2
   17d74:	e0bfff17 	ldw	r2,-4(fp)
   17d78:	18800035 	stwio	r2,0(r3)
	pixel_buffer->back_buffer_start_address = IORD_32DIRECT(pixel_buffer->base, 4);
   17d7c:	e0bffe17 	ldw	r2,-8(fp)
   17d80:	10800a17 	ldw	r2,40(r2)
   17d84:	10800104 	addi	r2,r2,4
   17d88:	10800037 	ldwio	r2,0(r2)
   17d8c:	1007883a 	mov	r3,r2
   17d90:	e0bffe17 	ldw	r2,-8(fp)
   17d94:	10c00c15 	stw	r3,48(r2)
	return 0;
   17d98:	0005883a 	mov	r2,zero
}
   17d9c:	e037883a 	mov	sp,fp
   17da0:	df000017 	ldw	fp,0(sp)
   17da4:	dec00104 	addi	sp,sp,4
   17da8:	f800283a 	ret

00017dac <alt_up_pixel_buffer_dma_swap_buffers>:

int alt_up_pixel_buffer_dma_swap_buffers(alt_up_pixel_buffer_dma_dev *pixel_buffer)
/* This function swaps the front and back buffers. At the next refresh cycle the back buffer will be drawn on the screen
 * and will become the front buffer. */
{
   17dac:	defffd04 	addi	sp,sp,-12
   17db0:	df000215 	stw	fp,8(sp)
   17db4:	dc000115 	stw	r16,4(sp)
   17db8:	df000204 	addi	fp,sp,8
   17dbc:	e13ffe15 	stw	r4,-8(fp)
	register unsigned int temp = pixel_buffer->back_buffer_start_address;
   17dc0:	e0bffe17 	ldw	r2,-8(fp)
   17dc4:	14000c17 	ldw	r16,48(r2)
	IOWR_32DIRECT(pixel_buffer->base, 0, 1);
   17dc8:	e0bffe17 	ldw	r2,-8(fp)
   17dcc:	10800a17 	ldw	r2,40(r2)
   17dd0:	1007883a 	mov	r3,r2
   17dd4:	00800044 	movi	r2,1
   17dd8:	18800035 	stwio	r2,0(r3)
	pixel_buffer->back_buffer_start_address = pixel_buffer->buffer_start_address;
   17ddc:	e0bffe17 	ldw	r2,-8(fp)
   17de0:	10c00b17 	ldw	r3,44(r2)
   17de4:	e0bffe17 	ldw	r2,-8(fp)
   17de8:	10c00c15 	stw	r3,48(r2)
	pixel_buffer->buffer_start_address = temp;
   17dec:	e0bffe17 	ldw	r2,-8(fp)
   17df0:	14000b15 	stw	r16,44(r2)
	return 0;
   17df4:	0005883a 	mov	r2,zero
}
   17df8:	e6ffff04 	addi	sp,fp,-4
   17dfc:	df000117 	ldw	fp,4(sp)
   17e00:	dc000017 	ldw	r16,0(sp)
   17e04:	dec00204 	addi	sp,sp,8
   17e08:	f800283a 	ret

00017e0c <alt_up_pixel_buffer_dma_check_swap_buffers_status>:
int alt_up_pixel_buffer_dma_check_swap_buffers_status(alt_up_pixel_buffer_dma_dev *pixel_buffer)
/* This function checks if the buffer swap has occured. Since the buffer swap only happens after an entire screen is drawn,
 * it is important to wait for this function to return 0 before proceeding to draw on either buffer. When both front and the back buffers
 * have the same address calling the alt_up_pixel_buffer_dma_swap_buffers(...) function and then waiting for this function to return 0, causes your program to
 * wait for the screen to refresh. */
{
   17e0c:	defffe04 	addi	sp,sp,-8
   17e10:	df000115 	stw	fp,4(sp)
   17e14:	df000104 	addi	fp,sp,4
   17e18:	e13fff15 	stw	r4,-4(fp)
	return (IORD_32DIRECT(pixel_buffer->base, 12) & 0x1);
   17e1c:	e0bfff17 	ldw	r2,-4(fp)
   17e20:	10800a17 	ldw	r2,40(r2)
   17e24:	10800304 	addi	r2,r2,12
   17e28:	10800037 	ldwio	r2,0(r2)
   17e2c:	1080004c 	andi	r2,r2,1
}
   17e30:	e037883a 	mov	sp,fp
   17e34:	df000017 	ldw	fp,0(sp)
   17e38:	dec00104 	addi	sp,sp,4
   17e3c:	f800283a 	ret

00017e40 <alt_up_pixel_buffer_dma_clear_screen>:

void alt_up_pixel_buffer_dma_clear_screen(alt_up_pixel_buffer_dma_dev *pixel_buffer, int backbuffer)
/* This function clears the screen by setting each pixel to a black color. */
{
   17e40:	defff704 	addi	sp,sp,-36
   17e44:	df000815 	stw	fp,32(sp)
   17e48:	dd400715 	stw	r21,28(sp)
   17e4c:	dd000615 	stw	r20,24(sp)
   17e50:	dcc00515 	stw	r19,20(sp)
   17e54:	dc800415 	stw	r18,16(sp)
   17e58:	dc400315 	stw	r17,12(sp)
   17e5c:	dc000215 	stw	r16,8(sp)
   17e60:	df000804 	addi	fp,sp,32
   17e64:	e13ff815 	stw	r4,-32(fp)
   17e68:	e17ff915 	stw	r5,-28(fp)
	register unsigned int addr;
	register unsigned int limit_x, limit_y;
	
	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   17e6c:	e0bff917 	ldw	r2,-28(fp)
   17e70:	10800058 	cmpnei	r2,r2,1
   17e74:	1000031e 	bne	r2,zero,17e84 <alt_up_pixel_buffer_dma_clear_screen+0x44>
		addr = pixel_buffer->back_buffer_start_address;
   17e78:	e0bff817 	ldw	r2,-32(fp)
   17e7c:	14400c17 	ldw	r17,48(r2)
   17e80:	00000206 	br	17e8c <alt_up_pixel_buffer_dma_clear_screen+0x4c>
	else
		addr = pixel_buffer->buffer_start_address;
   17e84:	e0bff817 	ldw	r2,-32(fp)
   17e88:	14400b17 	ldw	r17,44(r2)
	limit_x = pixel_buffer->x_resolution;
   17e8c:	e0bff817 	ldw	r2,-32(fp)
   17e90:	14000f17 	ldw	r16,60(r2)
	/* In 16 and 32-bit color modes we use twice or four times more memory for the display buffer.*/
	if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   17e94:	e0bff817 	ldw	r2,-32(fp)
   17e98:	10800e17 	ldw	r2,56(r2)
   17e9c:	10800098 	cmpnei	r2,r2,2
   17ea0:	1000031e 	bne	r2,zero,17eb0 <alt_up_pixel_buffer_dma_clear_screen+0x70>
		limit_x = limit_x << 1;
   17ea4:	8405883a 	add	r2,r16,r16
   17ea8:	1021883a 	mov	r16,r2
   17eac:	00000306 	br	17ebc <alt_up_pixel_buffer_dma_clear_screen+0x7c>
	} else {
		limit_x = limit_x << 2;
   17eb0:	8405883a 	add	r2,r16,r16
   17eb4:	1085883a 	add	r2,r2,r2
   17eb8:	1021883a 	mov	r16,r2
	}	
	limit_y = pixel_buffer->y_resolution;
   17ebc:	e0bff817 	ldw	r2,-32(fp)
   17ec0:	14801017 	ldw	r18,64(r2)

	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   17ec4:	e0bff817 	ldw	r2,-32(fp)
   17ec8:	10800d17 	ldw	r2,52(r2)
   17ecc:	1000111e 	bne	r2,zero,17f14 <alt_up_pixel_buffer_dma_clear_screen+0xd4>
		/* Clear the screen when the VGA is set up in an XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   17ed0:	e0bff817 	ldw	r2,-32(fp)
   17ed4:	15401317 	ldw	r21,76(r2)

		for (y = 0; y < limit_y; y++)
   17ed8:	0029883a 	mov	r20,zero
   17edc:	00000b06 	br	17f0c <alt_up_pixel_buffer_dma_clear_screen+0xcc>
		{
			for (x = 0; x < limit_x; x = x + 4)
   17ee0:	0027883a 	mov	r19,zero
   17ee4:	00000406 	br	17ef8 <alt_up_pixel_buffer_dma_clear_screen+0xb8>
			{
				IOWR_32DIRECT(addr, x, 0);
   17ee8:	9c45883a 	add	r2,r19,r17
   17eec:	0007883a 	mov	r3,zero
   17ef0:	10c00035 	stwio	r3,0(r2)
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;

		for (y = 0; y < limit_y; y++)
		{
			for (x = 0; x < limit_x; x = x + 4)
   17ef4:	9cc00104 	addi	r19,r19,4
   17ef8:	9c3ffb36 	bltu	r19,r16,17ee8 <__alt_data_end+0xf0017ee8>
			{
				IOWR_32DIRECT(addr, x, 0);
			}
			addr = addr + (1 << offset_y);
   17efc:	00800044 	movi	r2,1
   17f00:	1544983a 	sll	r2,r2,r21
   17f04:	88a3883a 	add	r17,r17,r2
		/* Clear the screen when the VGA is set up in an XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;

		for (y = 0; y < limit_y; y++)
   17f08:	a5000044 	addi	r20,r20,1
   17f0c:	a4bff436 	bltu	r20,r18,17ee0 <__alt_data_end+0xf0017ee0>
		for (x = 0; x < limit_y; x = x + 4)
		{
			IOWR_32DIRECT(addr, x, 0);
		}
	}
}
   17f10:	00000a06 	br	17f3c <alt_up_pixel_buffer_dma_clear_screen+0xfc>
			addr = addr + (1 << offset_y);
		}
	} else {
		/* Clear the screen when the VGA is set up in a linear addressing mode. */
		register int x;
		limit_y = limit_x*limit_y;	
   17f14:	9425383a 	mul	r18,r18,r16

		for (x = 0; x < limit_y; x = x + 4)
   17f18:	0021883a 	mov	r16,zero
   17f1c:	00000506 	br	17f34 <alt_up_pixel_buffer_dma_clear_screen+0xf4>
		{
			IOWR_32DIRECT(addr, x, 0);
   17f20:	8005883a 	mov	r2,r16
   17f24:	1445883a 	add	r2,r2,r17
   17f28:	0007883a 	mov	r3,zero
   17f2c:	10c00035 	stwio	r3,0(r2)
	} else {
		/* Clear the screen when the VGA is set up in a linear addressing mode. */
		register int x;
		limit_y = limit_x*limit_y;	

		for (x = 0; x < limit_y; x = x + 4)
   17f30:	84000104 	addi	r16,r16,4
   17f34:	8005883a 	mov	r2,r16
   17f38:	14bff936 	bltu	r2,r18,17f20 <__alt_data_end+0xf0017f20>
		{
			IOWR_32DIRECT(addr, x, 0);
		}
	}
}
   17f3c:	0001883a 	nop
   17f40:	e6fffa04 	addi	sp,fp,-24
   17f44:	df000617 	ldw	fp,24(sp)
   17f48:	dd400517 	ldw	r21,20(sp)
   17f4c:	dd000417 	ldw	r20,16(sp)
   17f50:	dcc00317 	ldw	r19,12(sp)
   17f54:	dc800217 	ldw	r18,8(sp)
   17f58:	dc400117 	ldw	r17,4(sp)
   17f5c:	dc000017 	ldw	r16,0(sp)
   17f60:	dec00704 	addi	sp,sp,28
   17f64:	f800283a 	ret

00017f68 <alt_up_pixel_buffer_dma_draw_box>:

void alt_up_pixel_buffer_dma_draw_box(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
/* This function draws a filled box. */
{
   17f68:	defff304 	addi	sp,sp,-52
   17f6c:	df000c15 	stw	fp,48(sp)
   17f70:	ddc00b15 	stw	r23,44(sp)
   17f74:	dd800a15 	stw	r22,40(sp)
   17f78:	dd400915 	stw	r21,36(sp)
   17f7c:	dd000815 	stw	r20,32(sp)
   17f80:	dcc00715 	stw	r19,28(sp)
   17f84:	dc800615 	stw	r18,24(sp)
   17f88:	dc400515 	stw	r17,20(sp)
   17f8c:	dc000415 	stw	r16,16(sp)
   17f90:	df000c04 	addi	fp,sp,48
   17f94:	e13ff415 	stw	r4,-48(fp)
   17f98:	e17ff515 	stw	r5,-44(fp)
   17f9c:	e1bff615 	stw	r6,-40(fp)
   17fa0:	e1fff715 	stw	r7,-36(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   17fa4:	e0bff417 	ldw	r2,-48(fp)
   17fa8:	14800f17 	ldw	r18,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   17fac:	e0bff417 	ldw	r2,-48(fp)
   17fb0:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int l_x = x0;
   17fb4:	e5bff517 	ldw	r22,-44(fp)
	register unsigned int r_x = x1;
   17fb8:	e53ff717 	ldw	r20,-36(fp)
	register unsigned int t_y = y0;
   17fbc:	e47ff617 	ldw	r17,-40(fp)
	register unsigned int b_y = y1;
   17fc0:	e4c00117 	ldw	r19,4(fp)
	register unsigned int local_color = color;
   17fc4:	e5c00217 	ldw	r23,8(fp)
	
	/* Check coordinates */
	if (l_x > r_x)
   17fc8:	a580032e 	bgeu	r20,r22,17fd8 <alt_up_pixel_buffer_dma_draw_box+0x70>
	{
		temp = l_x;
   17fcc:	b02b883a 	mov	r21,r22
		l_x = r_x;
   17fd0:	a02d883a 	mov	r22,r20
		r_x = temp;
   17fd4:	a829883a 	mov	r20,r21
	}
	if (t_y > b_y)
   17fd8:	9c40032e 	bgeu	r19,r17,17fe8 <alt_up_pixel_buffer_dma_draw_box+0x80>
	{
		temp = t_y;
   17fdc:	882b883a 	mov	r21,r17
		t_y = b_y;
   17fe0:	9823883a 	mov	r17,r19
		b_y = temp;
   17fe4:	a827883a 	mov	r19,r21
	}
	if ((l_x >= limit_x) || (t_y >= limit_y) || (r_x < 0) || (b_y < 0))
   17fe8:	b480892e 	bgeu	r22,r18,18210 <alt_up_pixel_buffer_dma_draw_box+0x2a8>
   17fec:	8c00882e 	bgeu	r17,r16,18210 <alt_up_pixel_buffer_dma_draw_box+0x2a8>
	/* Clip the box and draw only within the confines of the screen. */
	if (l_x < 0)
	{
		l_x = 0;
	}
	if (r_x >= limit_x)
   17ff0:	a4800136 	bltu	r20,r18,17ff8 <alt_up_pixel_buffer_dma_draw_box+0x90>
	{
		r_x = limit_x - 1;
   17ff4:	953fffc4 	addi	r20,r18,-1
	}
	if (t_y < 0)
	{
		t_y = 0;
	}
	if (b_y >= limit_y)
   17ff8:	9c000136 	bltu	r19,r16,18000 <alt_up_pixel_buffer_dma_draw_box+0x98>
	{
		b_y = limit_y - 1;
   17ffc:	84ffffc4 	addi	r19,r16,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   18000:	e0800317 	ldw	r2,12(fp)
   18004:	10800058 	cmpnei	r2,r2,1
   18008:	1000031e 	bne	r2,zero,18018 <alt_up_pixel_buffer_dma_draw_box+0xb0>
		addr = pixel_buffer->back_buffer_start_address;
   1800c:	e0bff417 	ldw	r2,-48(fp)
   18010:	14000c17 	ldw	r16,48(r2)
   18014:	00000206 	br	18020 <alt_up_pixel_buffer_dma_draw_box+0xb8>
	else
		addr = pixel_buffer->buffer_start_address;
   18018:	e0bff417 	ldw	r2,-48(fp)
   1801c:	14000b17 	ldw	r16,44(r2)

	/* Draw the box using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   18020:	e0bff417 	ldw	r2,-48(fp)
   18024:	10800d17 	ldw	r2,52(r2)
   18028:	10003c1e 	bne	r2,zero,1811c <alt_up_pixel_buffer_dma_draw_box+0x1b4>
		/* Draw a box of a given color on the screen using the XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   1802c:	e0bff417 	ldw	r2,-48(fp)
   18030:	15401317 	ldw	r21,76(r2)
		addr = addr + (t_y << offset_y);
   18034:	8d44983a 	sll	r2,r17,r21
   18038:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   1803c:	e0bff417 	ldw	r2,-48(fp)
   18040:	10800e17 	ldw	r2,56(r2)
   18044:	10800058 	cmpnei	r2,r2,1
   18048:	10000f1e 	bne	r2,zero,18088 <alt_up_pixel_buffer_dma_draw_box+0x120>
			for (y = t_y; y <= b_y; y++)
   1804c:	8825883a 	mov	r18,r17
   18050:	00000b06 	br	18080 <alt_up_pixel_buffer_dma_draw_box+0x118>
			{
				for (x = l_x; x <= r_x; x++)
   18054:	b023883a 	mov	r17,r22
   18058:	00000406 	br	1806c <alt_up_pixel_buffer_dma_draw_box+0x104>
				{
					IOWR_8DIRECT(addr, x, local_color);
   1805c:	8c05883a 	add	r2,r17,r16
   18060:	b807883a 	mov	r3,r23
   18064:	10c00025 	stbio	r3,0(r2)
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   18068:	8c400044 	addi	r17,r17,1
   1806c:	a47ffb2e 	bgeu	r20,r17,1805c <__alt_data_end+0xf001805c>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
   18070:	00800044 	movi	r2,1
   18074:	1544983a 	sll	r2,r2,r21
   18078:	80a1883a 	add	r16,r16,r2
		addr = addr + (t_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   1807c:	94800044 	addi	r18,r18,1
   18080:	9cbff42e 	bgeu	r19,r18,18054 <__alt_data_end+0xf0018054>
   18084:	00006306 	br	18214 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   18088:	e0bff417 	ldw	r2,-48(fp)
   1808c:	10800e17 	ldw	r2,56(r2)
   18090:	10800098 	cmpnei	r2,r2,2
   18094:	1000101e 	bne	r2,zero,180d8 <alt_up_pixel_buffer_dma_draw_box+0x170>
			for (y = t_y; y <= b_y; y++)
   18098:	8825883a 	mov	r18,r17
   1809c:	00000c06 	br	180d0 <alt_up_pixel_buffer_dma_draw_box+0x168>
			{
				for (x = l_x; x <= r_x; x++)
   180a0:	b023883a 	mov	r17,r22
   180a4:	00000506 	br	180bc <alt_up_pixel_buffer_dma_draw_box+0x154>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
   180a8:	8c45883a 	add	r2,r17,r17
   180ac:	1405883a 	add	r2,r2,r16
   180b0:	b807883a 	mov	r3,r23
   180b4:	10c0002d 	sthio	r3,0(r2)
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   180b8:	8c400044 	addi	r17,r17,1
   180bc:	a47ffa2e 	bgeu	r20,r17,180a8 <__alt_data_end+0xf00180a8>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
				}
				addr = addr + (1 << offset_y);
   180c0:	00800044 	movi	r2,1
   180c4:	1544983a 	sll	r2,r2,r21
   180c8:	80a1883a 	add	r16,r16,r2
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   180cc:	94800044 	addi	r18,r18,1
   180d0:	9cbff32e 	bgeu	r19,r18,180a0 <__alt_data_end+0xf00180a0>
   180d4:	00004f06 	br	18214 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   180d8:	8825883a 	mov	r18,r17
   180dc:	00000d06 	br	18114 <alt_up_pixel_buffer_dma_draw_box+0x1ac>
			{
				for (x = l_x; x <= r_x; x++)
   180e0:	b023883a 	mov	r17,r22
   180e4:	00000606 	br	18100 <alt_up_pixel_buffer_dma_draw_box+0x198>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
   180e8:	8c45883a 	add	r2,r17,r17
   180ec:	1085883a 	add	r2,r2,r2
   180f0:	1405883a 	add	r2,r2,r16
   180f4:	b807883a 	mov	r3,r23
   180f8:	10c00035 	stwio	r3,0(r2)
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   180fc:	8c400044 	addi	r17,r17,1
   18100:	a47ff92e 	bgeu	r20,r17,180e8 <__alt_data_end+0xf00180e8>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
				}
				addr = addr + (1 << offset_y);
   18104:	00800044 	movi	r2,1
   18108:	1544983a 	sll	r2,r2,r21
   1810c:	80a1883a 	add	r16,r16,r2
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   18110:	94800044 	addi	r18,r18,1
   18114:	9cbff22e 	bgeu	r19,r18,180e0 <__alt_data_end+0xf00180e0>
   18118:	00003e06 	br	18214 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
	} else {
		/* Draw a box of a given color on the screen using the linear addressing mode. */
		register unsigned int x,y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   1811c:	e0bff417 	ldw	r2,-48(fp)
   18120:	10800e17 	ldw	r2,56(r2)
   18124:	10800058 	cmpnei	r2,r2,1
   18128:	10000f1e 	bne	r2,zero,18168 <alt_up_pixel_buffer_dma_draw_box+0x200>
			addr = addr + t_y * limit_x;
   1812c:	8c85383a 	mul	r2,r17,r18
   18130:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   18134:	882b883a 	mov	r21,r17
   18138:	00000906 	br	18160 <alt_up_pixel_buffer_dma_draw_box+0x1f8>
			{
				for (x = l_x; x <= r_x; x++)
   1813c:	b023883a 	mov	r17,r22
   18140:	00000406 	br	18154 <alt_up_pixel_buffer_dma_draw_box+0x1ec>
				{
					IOWR_8DIRECT(addr, x, local_color);
   18144:	8c05883a 	add	r2,r17,r16
   18148:	b807883a 	mov	r3,r23
   1814c:	10c00025 	stbio	r3,0(r2)
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   18150:	8c400044 	addi	r17,r17,1
   18154:	a47ffb2e 	bgeu	r20,r17,18144 <__alt_data_end+0xf0018144>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + limit_x;
   18158:	84a1883a 	add	r16,r16,r18
		register unsigned int x,y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   1815c:	ad400044 	addi	r21,r21,1
   18160:	9d7ff62e 	bgeu	r19,r21,1813c <__alt_data_end+0xf001813c>
   18164:	00002b06 	br	18214 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   18168:	e0bff417 	ldw	r2,-48(fp)
   1816c:	10800e17 	ldw	r2,56(r2)
   18170:	10800098 	cmpnei	r2,r2,2
   18174:	1000121e 	bne	r2,zero,181c0 <alt_up_pixel_buffer_dma_draw_box+0x258>
			limit_x = limit_x << 1;
   18178:	9485883a 	add	r2,r18,r18
   1817c:	1025883a 	mov	r18,r2
			addr = addr + t_y * limit_x;
   18180:	8c85383a 	mul	r2,r17,r18
   18184:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   18188:	882b883a 	mov	r21,r17
   1818c:	00000a06 	br	181b8 <alt_up_pixel_buffer_dma_draw_box+0x250>
			{
				for (x = l_x; x <= r_x; x++)
   18190:	b023883a 	mov	r17,r22
   18194:	00000506 	br	181ac <alt_up_pixel_buffer_dma_draw_box+0x244>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
   18198:	8c45883a 	add	r2,r17,r17
   1819c:	1405883a 	add	r2,r2,r16
   181a0:	b807883a 	mov	r3,r23
   181a4:	10c0002d 	sthio	r3,0(r2)
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   181a8:	8c400044 	addi	r17,r17,1
   181ac:	a47ffa2e 	bgeu	r20,r17,18198 <__alt_data_end+0xf0018198>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
				}
				addr = addr + limit_x;
   181b0:	84a1883a 	add	r16,r16,r18
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   181b4:	ad400044 	addi	r21,r21,1
   181b8:	9d7ff52e 	bgeu	r19,r21,18190 <__alt_data_end+0xf0018190>
   181bc:	00001506 	br	18214 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				addr = addr + limit_x;
			}
		}
		else
		{
			limit_x = limit_x << 2;
   181c0:	9485883a 	add	r2,r18,r18
   181c4:	1085883a 	add	r2,r2,r2
   181c8:	1025883a 	mov	r18,r2
			addr = addr + t_y * limit_x;
   181cc:	8c85383a 	mul	r2,r17,r18
   181d0:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   181d4:	882b883a 	mov	r21,r17
   181d8:	00000b06 	br	18208 <alt_up_pixel_buffer_dma_draw_box+0x2a0>
			{
				for (x = l_x; x <= r_x; x++)
   181dc:	b023883a 	mov	r17,r22
   181e0:	00000606 	br	181fc <alt_up_pixel_buffer_dma_draw_box+0x294>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
   181e4:	8c45883a 	add	r2,r17,r17
   181e8:	1085883a 	add	r2,r2,r2
   181ec:	1405883a 	add	r2,r2,r16
   181f0:	b807883a 	mov	r3,r23
   181f4:	10c00035 	stwio	r3,0(r2)
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   181f8:	8c400044 	addi	r17,r17,1
   181fc:	a47ff92e 	bgeu	r20,r17,181e4 <__alt_data_end+0xf00181e4>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
				}
				addr = addr + limit_x;
   18200:	84a1883a 	add	r16,r16,r18
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   18204:	ad400044 	addi	r21,r21,1
   18208:	9d7ff42e 	bgeu	r19,r21,181dc <__alt_data_end+0xf00181dc>
   1820c:	00000106 	br	18214 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
		b_y = temp;
	}
	if ((l_x >= limit_x) || (t_y >= limit_y) || (r_x < 0) || (b_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   18210:	0001883a 	nop
				}
				addr = addr + limit_x;
			}
		}
	}
}
   18214:	e6fff804 	addi	sp,fp,-32
   18218:	df000817 	ldw	fp,32(sp)
   1821c:	ddc00717 	ldw	r23,28(sp)
   18220:	dd800617 	ldw	r22,24(sp)
   18224:	dd400517 	ldw	r21,20(sp)
   18228:	dd000417 	ldw	r20,16(sp)
   1822c:	dcc00317 	ldw	r19,12(sp)
   18230:	dc800217 	ldw	r18,8(sp)
   18234:	dc400117 	ldw	r17,4(sp)
   18238:	dc000017 	ldw	r16,0(sp)
   1823c:	dec00904 	addi	sp,sp,36
   18240:	f800283a 	ret

00018244 <alt_up_pixel_buffer_dma_draw_hline>:

void alt_up_pixel_buffer_dma_draw_hline(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int x1, int y, int color, int backbuffer)
/* This method draws a horizontal line. This method is faster than using the line method because we know the direction of the line. */
{
   18244:	defff404 	addi	sp,sp,-48
   18248:	df000b15 	stw	fp,44(sp)
   1824c:	dd800a15 	stw	r22,40(sp)
   18250:	dd400915 	stw	r21,36(sp)
   18254:	dd000815 	stw	r20,32(sp)
   18258:	dcc00715 	stw	r19,28(sp)
   1825c:	dc800615 	stw	r18,24(sp)
   18260:	dc400515 	stw	r17,20(sp)
   18264:	dc000415 	stw	r16,16(sp)
   18268:	df000b04 	addi	fp,sp,44
   1826c:	e13ff515 	stw	r4,-44(fp)
   18270:	e17ff615 	stw	r5,-40(fp)
   18274:	e1bff715 	stw	r6,-36(fp)
   18278:	e1fff815 	stw	r7,-32(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   1827c:	e0bff517 	ldw	r2,-44(fp)
   18280:	14800f17 	ldw	r18,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   18284:	e0bff517 	ldw	r2,-44(fp)
   18288:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int l_x = x0;
   1828c:	e47ff617 	ldw	r17,-40(fp)
	register unsigned int r_x = x1;
   18290:	e4fff717 	ldw	r19,-36(fp)
	register unsigned int line_y = y;
   18294:	e53ff817 	ldw	r20,-32(fp)
	register unsigned int local_color = color;
   18298:	e5400117 	ldw	r21,4(fp)
	
	/* Check coordinates */
	if (l_x > r_x)
   1829c:	9c40032e 	bgeu	r19,r17,182ac <alt_up_pixel_buffer_dma_draw_hline+0x68>
	{
		temp = l_x;
   182a0:	882d883a 	mov	r22,r17
		l_x = r_x;
   182a4:	9823883a 	mov	r17,r19
		r_x = temp;
   182a8:	b027883a 	mov	r19,r22
	}
	if ((l_x >= limit_x) || (line_y >= limit_y) || (r_x < 0) || (line_y < 0))
   182ac:	8c805d2e 	bgeu	r17,r18,18424 <alt_up_pixel_buffer_dma_draw_hline+0x1e0>
   182b0:	a4005c2e 	bgeu	r20,r16,18424 <alt_up_pixel_buffer_dma_draw_hline+0x1e0>
	/* Clip the box and draw only within the confines of the screen. */
	if (l_x < 0)
	{
		l_x = 0;
	}
	if (r_x >= limit_x)
   182b4:	9c800136 	bltu	r19,r18,182bc <alt_up_pixel_buffer_dma_draw_hline+0x78>
	{
		r_x = limit_x - 1;
   182b8:	94ffffc4 	addi	r19,r18,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   182bc:	e0800217 	ldw	r2,8(fp)
   182c0:	10800058 	cmpnei	r2,r2,1
   182c4:	1000031e 	bne	r2,zero,182d4 <alt_up_pixel_buffer_dma_draw_hline+0x90>
		addr = pixel_buffer->back_buffer_start_address;
   182c8:	e0bff517 	ldw	r2,-44(fp)
   182cc:	14000c17 	ldw	r16,48(r2)
   182d0:	00000206 	br	182dc <alt_up_pixel_buffer_dma_draw_hline+0x98>
	else
		addr = pixel_buffer->buffer_start_address;
   182d4:	e0bff517 	ldw	r2,-44(fp)
   182d8:	14000b17 	ldw	r16,44(r2)

	/* Draw a horizontal line using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   182dc:	e0bff517 	ldw	r2,-44(fp)
   182e0:	10800d17 	ldw	r2,52(r2)
   182e4:	1000231e 	bne	r2,zero,18374 <alt_up_pixel_buffer_dma_draw_hline+0x130>
		/* Draw a horizontal line of a given color on the screen using the XY addressing mode. */
		register unsigned int x;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   182e8:	e0bff517 	ldw	r2,-44(fp)
   182ec:	14801317 	ldw	r18,76(r2)
		addr = addr + (line_y << offset_y);
   182f0:	a484983a 	sll	r2,r20,r18
   182f4:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a horizontal line. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   182f8:	e0bff517 	ldw	r2,-44(fp)
   182fc:	10800e17 	ldw	r2,56(r2)
   18300:	10800058 	cmpnei	r2,r2,1
   18304:	1000071e 	bne	r2,zero,18324 <alt_up_pixel_buffer_dma_draw_hline+0xe0>
			for (x = l_x; x <= r_x; x++)
   18308:	00000406 	br	1831c <alt_up_pixel_buffer_dma_draw_hline+0xd8>
			{
				IOWR_8DIRECT(addr, x, local_color);
   1830c:	8c05883a 	add	r2,r17,r16
   18310:	a807883a 	mov	r3,r21
   18314:	10c00025 	stbio	r3,0(r2)
		addr = addr + (line_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a horizontal line. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (x = l_x; x <= r_x; x++)
   18318:	8c400044 	addi	r17,r17,1
   1831c:	9c7ffb2e 	bgeu	r19,r17,1830c <__alt_data_end+0xf001830c>
   18320:	00004106 	br	18428 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   18324:	e0bff517 	ldw	r2,-44(fp)
   18328:	10800e17 	ldw	r2,56(r2)
   1832c:	10800098 	cmpnei	r2,r2,2
   18330:	10000e1e 	bne	r2,zero,1836c <alt_up_pixel_buffer_dma_draw_hline+0x128>
			for (x = l_x; x <= r_x; x++)
   18334:	00000506 	br	1834c <alt_up_pixel_buffer_dma_draw_hline+0x108>
			{
				IOWR_16DIRECT(addr, x << 1, local_color);
   18338:	8c45883a 	add	r2,r17,r17
   1833c:	1405883a 	add	r2,r2,r16
   18340:	a807883a 	mov	r3,r21
   18344:	10c0002d 	sthio	r3,0(r2)
			for (x = l_x; x <= r_x; x++)
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (x = l_x; x <= r_x; x++)
   18348:	8c400044 	addi	r17,r17,1
   1834c:	9c7ffa2e 	bgeu	r19,r17,18338 <__alt_data_end+0xf0018338>
   18350:	00003506 	br	18428 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
		}
		else
		{
			for (x = l_x; x <= r_x; x++)
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
   18354:	8c45883a 	add	r2,r17,r17
   18358:	1085883a 	add	r2,r2,r2
   1835c:	1405883a 	add	r2,r2,r16
   18360:	a807883a 	mov	r3,r21
   18364:	10c00035 	stwio	r3,0(r2)
				IOWR_16DIRECT(addr, x << 1, local_color);
			}
		}
		else
		{
			for (x = l_x; x <= r_x; x++)
   18368:	8c400044 	addi	r17,r17,1
   1836c:	9c7ff92e 	bgeu	r19,r17,18354 <__alt_data_end+0xf0018354>
   18370:	00002d06 	br	18428 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
	} else {
		/* Draw a horizontal line of a given color on the screen using the linear addressing mode. */
		register unsigned int x;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   18374:	e0bff517 	ldw	r2,-44(fp)
   18378:	10800e17 	ldw	r2,56(r2)
   1837c:	10800058 	cmpnei	r2,r2,1
   18380:	1000091e 	bne	r2,zero,183a8 <alt_up_pixel_buffer_dma_draw_hline+0x164>
			addr = addr + line_y * limit_x;
   18384:	a485383a 	mul	r2,r20,r18
   18388:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   1838c:	00000406 	br	183a0 <alt_up_pixel_buffer_dma_draw_hline+0x15c>
			{
				IOWR_8DIRECT(addr, x, local_color);
   18390:	8c05883a 	add	r2,r17,r16
   18394:	a807883a 	mov	r3,r21
   18398:	10c00025 	stbio	r3,0(r2)
		register unsigned int x;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   1839c:	8c400044 	addi	r17,r17,1
   183a0:	9c7ffb2e 	bgeu	r19,r17,18390 <__alt_data_end+0xf0018390>
   183a4:	00002006 	br	18428 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   183a8:	e0bff517 	ldw	r2,-44(fp)
   183ac:	10800e17 	ldw	r2,56(r2)
   183b0:	10800098 	cmpnei	r2,r2,2
   183b4:	10000c1e 	bne	r2,zero,183e8 <alt_up_pixel_buffer_dma_draw_hline+0x1a4>
			limit_x = limit_x << 1;
   183b8:	9485883a 	add	r2,r18,r18
   183bc:	1025883a 	mov	r18,r2
			addr = addr + line_y * limit_x;
   183c0:	a485383a 	mul	r2,r20,r18
   183c4:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   183c8:	00000506 	br	183e0 <alt_up_pixel_buffer_dma_draw_hline+0x19c>
			{
				IOWR_16DIRECT(addr, x << 1, local_color);
   183cc:	8c45883a 	add	r2,r17,r17
   183d0:	1405883a 	add	r2,r2,r16
   183d4:	a807883a 	mov	r3,r21
   183d8:	10c0002d 	sthio	r3,0(r2)
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   183dc:	8c400044 	addi	r17,r17,1
   183e0:	9c7ffa2e 	bgeu	r19,r17,183cc <__alt_data_end+0xf00183cc>
   183e4:	00001006 	br	18428 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
				IOWR_16DIRECT(addr, x << 1, local_color);
			}
		}
		else
		{
			limit_x = limit_x << 2;
   183e8:	9485883a 	add	r2,r18,r18
   183ec:	1085883a 	add	r2,r2,r2
   183f0:	1025883a 	mov	r18,r2
			addr = addr + line_y * limit_x;
   183f4:	a485383a 	mul	r2,r20,r18
   183f8:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   183fc:	00000606 	br	18418 <alt_up_pixel_buffer_dma_draw_hline+0x1d4>
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
   18400:	8c45883a 	add	r2,r17,r17
   18404:	1085883a 	add	r2,r2,r2
   18408:	1405883a 	add	r2,r2,r16
   1840c:	a807883a 	mov	r3,r21
   18410:	10c00035 	stwio	r3,0(r2)
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   18414:	8c400044 	addi	r17,r17,1
   18418:	9c7ff92e 	bgeu	r19,r17,18400 <__alt_data_end+0xf0018400>
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
			}
			addr = addr + limit_x;
   1841c:	84a1883a 	add	r16,r16,r18
   18420:	00000106 	br	18428 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
		r_x = temp;
	}
	if ((l_x >= limit_x) || (line_y >= limit_y) || (r_x < 0) || (line_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   18424:	0001883a 	nop
				IOWR_32DIRECT(addr, x << 2, local_color);
			}
			addr = addr + limit_x;
		}
	}
}
   18428:	e6fff904 	addi	sp,fp,-28
   1842c:	df000717 	ldw	fp,28(sp)
   18430:	dd800617 	ldw	r22,24(sp)
   18434:	dd400517 	ldw	r21,20(sp)
   18438:	dd000417 	ldw	r20,16(sp)
   1843c:	dcc00317 	ldw	r19,12(sp)
   18440:	dc800217 	ldw	r18,8(sp)
   18444:	dc400117 	ldw	r17,4(sp)
   18448:	dc000017 	ldw	r16,0(sp)
   1844c:	dec00804 	addi	sp,sp,32
   18450:	f800283a 	ret

00018454 <alt_up_pixel_buffer_dma_draw_vline>:


void alt_up_pixel_buffer_dma_draw_vline(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x, int y0, int y1, int color, int backbuffer)
/* This method draws a vertical line. This method is faster than using the line method because we know the direction of the line. */

{
   18454:	defff404 	addi	sp,sp,-48
   18458:	df000b15 	stw	fp,44(sp)
   1845c:	dd800a15 	stw	r22,40(sp)
   18460:	dd400915 	stw	r21,36(sp)
   18464:	dd000815 	stw	r20,32(sp)
   18468:	dcc00715 	stw	r19,28(sp)
   1846c:	dc800615 	stw	r18,24(sp)
   18470:	dc400515 	stw	r17,20(sp)
   18474:	dc000415 	stw	r16,16(sp)
   18478:	df000b04 	addi	fp,sp,44
   1847c:	e13ff515 	stw	r4,-44(fp)
   18480:	e17ff615 	stw	r5,-40(fp)
   18484:	e1bff715 	stw	r6,-36(fp)
   18488:	e1fff815 	stw	r7,-32(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   1848c:	e0bff517 	ldw	r2,-44(fp)
   18490:	14400f17 	ldw	r17,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   18494:	e0bff517 	ldw	r2,-44(fp)
   18498:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int line_x = x;
   1849c:	e4bff617 	ldw	r18,-40(fp)
	register unsigned int t_y = y0;
   184a0:	e53ff717 	ldw	r20,-36(fp)
	register unsigned int b_y = y1;
   184a4:	e4fff817 	ldw	r19,-32(fp)
	register unsigned int local_color = color;
   184a8:	e5800117 	ldw	r22,4(fp)
	
	/* Check coordinates */
	if (t_y > b_y)
   184ac:	9d00032e 	bgeu	r19,r20,184bc <alt_up_pixel_buffer_dma_draw_vline+0x68>
	{
		temp = t_y;
   184b0:	a02b883a 	mov	r21,r20
		t_y = b_y;
   184b4:	9829883a 	mov	r20,r19
		b_y = temp;
   184b8:	a827883a 	mov	r19,r21
	}
	if ((line_x >= limit_x) || (t_y >= limit_y) || (line_x < 0) || (b_y < 0))
   184bc:	94406c2e 	bgeu	r18,r17,18670 <alt_up_pixel_buffer_dma_draw_vline+0x21c>
   184c0:	a4006b2e 	bgeu	r20,r16,18670 <alt_up_pixel_buffer_dma_draw_vline+0x21c>
	/* Clip the box and draw only within the confines of the screen. */
	if (t_y < 0)
	{
		t_y = 0;
	}
	if (b_y >= limit_y)
   184c4:	9c000136 	bltu	r19,r16,184cc <alt_up_pixel_buffer_dma_draw_vline+0x78>
	{
		b_y = limit_y - 1;
   184c8:	84ffffc4 	addi	r19,r16,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   184cc:	e0800217 	ldw	r2,8(fp)
   184d0:	10800058 	cmpnei	r2,r2,1
   184d4:	1000031e 	bne	r2,zero,184e4 <alt_up_pixel_buffer_dma_draw_vline+0x90>
		addr = pixel_buffer->back_buffer_start_address;
   184d8:	e0bff517 	ldw	r2,-44(fp)
   184dc:	14000c17 	ldw	r16,48(r2)
   184e0:	00000206 	br	184ec <alt_up_pixel_buffer_dma_draw_vline+0x98>
	else
		addr = pixel_buffer->buffer_start_address;
   184e4:	e0bff517 	ldw	r2,-44(fp)
   184e8:	14000b17 	ldw	r16,44(r2)

	/* Draw the vertical line using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   184ec:	e0bff517 	ldw	r2,-44(fp)
   184f0:	10800d17 	ldw	r2,52(r2)
   184f4:	1000301e 	bne	r2,zero,185b8 <alt_up_pixel_buffer_dma_draw_vline+0x164>
		/* Draw a vertical line of a given color on the screen using the XY addressing mode. */
		register unsigned int y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   184f8:	e0bff517 	ldw	r2,-44(fp)
   184fc:	15401317 	ldw	r21,76(r2)
		addr = addr + (t_y << offset_y);
   18500:	a544983a 	sll	r2,r20,r21
   18504:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   18508:	e0bff517 	ldw	r2,-44(fp)
   1850c:	10800e17 	ldw	r2,56(r2)
   18510:	10800058 	cmpnei	r2,r2,1
   18514:	10000b1e 	bne	r2,zero,18544 <alt_up_pixel_buffer_dma_draw_vline+0xf0>
			for (y = t_y; y <= b_y; y++)
   18518:	a023883a 	mov	r17,r20
   1851c:	00000706 	br	1853c <alt_up_pixel_buffer_dma_draw_vline+0xe8>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
   18520:	9405883a 	add	r2,r18,r16
   18524:	b007883a 	mov	r3,r22
   18528:	10c00025 	stbio	r3,0(r2)
				addr = addr + (1 << offset_y);
   1852c:	00800044 	movi	r2,1
   18530:	1544983a 	sll	r2,r2,r21
   18534:	80a1883a 	add	r16,r16,r2
		addr = addr + (t_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   18538:	8c400044 	addi	r17,r17,1
   1853c:	9c7ff82e 	bgeu	r19,r17,18520 <__alt_data_end+0xf0018520>
   18540:	00004c06 	br	18674 <alt_up_pixel_buffer_dma_draw_vline+0x220>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   18544:	e0bff517 	ldw	r2,-44(fp)
   18548:	10800e17 	ldw	r2,56(r2)
   1854c:	10800098 	cmpnei	r2,r2,2
   18550:	10000c1e 	bne	r2,zero,18584 <alt_up_pixel_buffer_dma_draw_vline+0x130>
			for (y = t_y; y <= b_y; y++)
   18554:	a023883a 	mov	r17,r20
   18558:	00000806 	br	1857c <alt_up_pixel_buffer_dma_draw_vline+0x128>
			{
				IOWR_16DIRECT(addr, line_x << 1, local_color);
   1855c:	9485883a 	add	r2,r18,r18
   18560:	1405883a 	add	r2,r2,r16
   18564:	b007883a 	mov	r3,r22
   18568:	10c0002d 	sthio	r3,0(r2)
				addr = addr + (1 << offset_y);
   1856c:	00800044 	movi	r2,1
   18570:	1544983a 	sll	r2,r2,r21
   18574:	80a1883a 	add	r16,r16,r2
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   18578:	8c400044 	addi	r17,r17,1
   1857c:	9c7ff72e 	bgeu	r19,r17,1855c <__alt_data_end+0xf001855c>
   18580:	00003c06 	br	18674 <alt_up_pixel_buffer_dma_draw_vline+0x220>
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   18584:	a023883a 	mov	r17,r20
   18588:	00000906 	br	185b0 <alt_up_pixel_buffer_dma_draw_vline+0x15c>
			{
				IOWR_32DIRECT(addr, line_x << 2, local_color);
   1858c:	9485883a 	add	r2,r18,r18
   18590:	1085883a 	add	r2,r2,r2
   18594:	1405883a 	add	r2,r2,r16
   18598:	b007883a 	mov	r3,r22
   1859c:	10c00035 	stwio	r3,0(r2)
				addr = addr + (1 << offset_y);
   185a0:	00800044 	movi	r2,1
   185a4:	1544983a 	sll	r2,r2,r21
   185a8:	80a1883a 	add	r16,r16,r2
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   185ac:	8c400044 	addi	r17,r17,1
   185b0:	9c7ff62e 	bgeu	r19,r17,1858c <__alt_data_end+0xf001858c>
   185b4:	00002f06 	br	18674 <alt_up_pixel_buffer_dma_draw_vline+0x220>
	} else {
		/* Draw a vertical line of a given color on the screen using the linear addressing mode. */
		register unsigned int y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   185b8:	e0bff517 	ldw	r2,-44(fp)
   185bc:	10800e17 	ldw	r2,56(r2)
   185c0:	10800058 	cmpnei	r2,r2,1
   185c4:	10000a1e 	bne	r2,zero,185f0 <alt_up_pixel_buffer_dma_draw_vline+0x19c>
			addr = addr + t_y * limit_x;
   185c8:	a445383a 	mul	r2,r20,r17
   185cc:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   185d0:	00000506 	br	185e8 <alt_up_pixel_buffer_dma_draw_vline+0x194>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
   185d4:	9405883a 	add	r2,r18,r16
   185d8:	b007883a 	mov	r3,r22
   185dc:	10c00025 	stbio	r3,0(r2)
				addr = addr + limit_x;
   185e0:	8461883a 	add	r16,r16,r17
		register unsigned int y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   185e4:	a5000044 	addi	r20,r20,1
   185e8:	9d3ffa2e 	bgeu	r19,r20,185d4 <__alt_data_end+0xf00185d4>
   185ec:	00002106 	br	18674 <alt_up_pixel_buffer_dma_draw_vline+0x220>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   185f0:	e0bff517 	ldw	r2,-44(fp)
   185f4:	10800e17 	ldw	r2,56(r2)
   185f8:	10800098 	cmpnei	r2,r2,2
   185fc:	10000d1e 	bne	r2,zero,18634 <alt_up_pixel_buffer_dma_draw_vline+0x1e0>
			limit_x = limit_x << 1;
   18600:	8c45883a 	add	r2,r17,r17
   18604:	1023883a 	mov	r17,r2
			addr = addr + t_y * limit_x;
   18608:	a445383a 	mul	r2,r20,r17
   1860c:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   18610:	00000606 	br	1862c <alt_up_pixel_buffer_dma_draw_vline+0x1d8>
			{
				IOWR_16DIRECT(addr, line_x << 1, local_color);
   18614:	9485883a 	add	r2,r18,r18
   18618:	1405883a 	add	r2,r2,r16
   1861c:	b007883a 	mov	r3,r22
   18620:	10c0002d 	sthio	r3,0(r2)
				addr = addr + limit_x;
   18624:	8461883a 	add	r16,r16,r17
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   18628:	a5000044 	addi	r20,r20,1
   1862c:	9d3ff92e 	bgeu	r19,r20,18614 <__alt_data_end+0xf0018614>
   18630:	00001006 	br	18674 <alt_up_pixel_buffer_dma_draw_vline+0x220>
				addr = addr + limit_x;
			}
		}
		else
		{
			limit_x = limit_x << 2;
   18634:	8c45883a 	add	r2,r17,r17
   18638:	1085883a 	add	r2,r2,r2
   1863c:	1023883a 	mov	r17,r2
			addr = addr + t_y * limit_x;
   18640:	a445383a 	mul	r2,r20,r17
   18644:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   18648:	00000706 	br	18668 <alt_up_pixel_buffer_dma_draw_vline+0x214>
			{
				IOWR_32DIRECT(addr, line_x << 2, local_color);
   1864c:	9485883a 	add	r2,r18,r18
   18650:	1085883a 	add	r2,r2,r2
   18654:	1405883a 	add	r2,r2,r16
   18658:	b007883a 	mov	r3,r22
   1865c:	10c00035 	stwio	r3,0(r2)
				addr = addr + limit_x;
   18660:	8461883a 	add	r16,r16,r17
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   18664:	a5000044 	addi	r20,r20,1
   18668:	9d3ff82e 	bgeu	r19,r20,1864c <__alt_data_end+0xf001864c>
   1866c:	00000106 	br	18674 <alt_up_pixel_buffer_dma_draw_vline+0x220>
		b_y = temp;
	}
	if ((line_x >= limit_x) || (t_y >= limit_y) || (line_x < 0) || (b_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   18670:	0001883a 	nop
				IOWR_32DIRECT(addr, line_x << 2, local_color);
				addr = addr + limit_x;
			}
		}
	}
}
   18674:	e6fff904 	addi	sp,fp,-28
   18678:	df000717 	ldw	fp,28(sp)
   1867c:	dd800617 	ldw	r22,24(sp)
   18680:	dd400517 	ldw	r21,20(sp)
   18684:	dd000417 	ldw	r20,16(sp)
   18688:	dcc00317 	ldw	r19,12(sp)
   1868c:	dc800217 	ldw	r18,8(sp)
   18690:	dc400117 	ldw	r17,4(sp)
   18694:	dc000017 	ldw	r16,0(sp)
   18698:	dec00804 	addi	sp,sp,32
   1869c:	f800283a 	ret

000186a0 <alt_up_pixel_buffer_dma_draw_rectangle>:

void alt_up_pixel_buffer_dma_draw_rectangle(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
{
   186a0:	defff804 	addi	sp,sp,-32
   186a4:	dfc00715 	stw	ra,28(sp)
   186a8:	df000615 	stw	fp,24(sp)
   186ac:	df000604 	addi	fp,sp,24
   186b0:	e13ffc15 	stw	r4,-16(fp)
   186b4:	e17ffd15 	stw	r5,-12(fp)
   186b8:	e1bffe15 	stw	r6,-8(fp)
   186bc:	e1ffff15 	stw	r7,-4(fp)
	alt_up_pixel_buffer_dma_draw_hline(pixel_buffer, x0, x1, y0, color, backbuffer);
   186c0:	e0800417 	ldw	r2,16(fp)
   186c4:	d8800115 	stw	r2,4(sp)
   186c8:	e0800317 	ldw	r2,12(fp)
   186cc:	d8800015 	stw	r2,0(sp)
   186d0:	e1fffe17 	ldw	r7,-8(fp)
   186d4:	e1bfff17 	ldw	r6,-4(fp)
   186d8:	e17ffd17 	ldw	r5,-12(fp)
   186dc:	e13ffc17 	ldw	r4,-16(fp)
   186e0:	00182440 	call	18244 <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_hline(pixel_buffer, x0, x1, y1, color, backbuffer);
   186e4:	e0800417 	ldw	r2,16(fp)
   186e8:	d8800115 	stw	r2,4(sp)
   186ec:	e0800317 	ldw	r2,12(fp)
   186f0:	d8800015 	stw	r2,0(sp)
   186f4:	e1c00217 	ldw	r7,8(fp)
   186f8:	e1bfff17 	ldw	r6,-4(fp)
   186fc:	e17ffd17 	ldw	r5,-12(fp)
   18700:	e13ffc17 	ldw	r4,-16(fp)
   18704:	00182440 	call	18244 <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buffer, x0, y0, y1, color, backbuffer);
   18708:	e0800417 	ldw	r2,16(fp)
   1870c:	d8800115 	stw	r2,4(sp)
   18710:	e0800317 	ldw	r2,12(fp)
   18714:	d8800015 	stw	r2,0(sp)
   18718:	e1c00217 	ldw	r7,8(fp)
   1871c:	e1bffe17 	ldw	r6,-8(fp)
   18720:	e17ffd17 	ldw	r5,-12(fp)
   18724:	e13ffc17 	ldw	r4,-16(fp)
   18728:	00184540 	call	18454 <alt_up_pixel_buffer_dma_draw_vline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buffer, x1, y0, y1, color, backbuffer);
   1872c:	e0800417 	ldw	r2,16(fp)
   18730:	d8800115 	stw	r2,4(sp)
   18734:	e0800317 	ldw	r2,12(fp)
   18738:	d8800015 	stw	r2,0(sp)
   1873c:	e1c00217 	ldw	r7,8(fp)
   18740:	e1bffe17 	ldw	r6,-8(fp)
   18744:	e17fff17 	ldw	r5,-4(fp)
   18748:	e13ffc17 	ldw	r4,-16(fp)
   1874c:	00184540 	call	18454 <alt_up_pixel_buffer_dma_draw_vline>
}
   18750:	0001883a 	nop
   18754:	e037883a 	mov	sp,fp
   18758:	dfc00117 	ldw	ra,4(sp)
   1875c:	df000017 	ldw	fp,0(sp)
   18760:	dec00204 	addi	sp,sp,8
   18764:	f800283a 	ret

00018768 <helper_plot_pixel>:

void helper_plot_pixel(register unsigned int buffer_start, register int line_size, register int x, register int y, register int color, register int mode)
/* This is a helper function that draws a pixel at a given location. Note that no boundary checks are made,
 * so drawing off-screen may cause unpredictable side effects. */
{
   18768:	deffff04 	addi	sp,sp,-4
   1876c:	df000015 	stw	fp,0(sp)
   18770:	d839883a 	mov	fp,sp
   18774:	2005883a 	mov	r2,r4
   18778:	3007883a 	mov	r3,r6
   1877c:	3809883a 	mov	r4,r7
   18780:	e1800117 	ldw	r6,4(fp)
   18784:	e1c00217 	ldw	r7,8(fp)
	if (mode == 0)
   18788:	3800051e 	bne	r7,zero,187a0 <helper_plot_pixel+0x38>
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
   1878c:	2909383a 	mul	r4,r5,r4
   18790:	20c7883a 	add	r3,r4,r3
   18794:	1885883a 	add	r2,r3,r2
   18798:	11800025 	stbio	r6,0(r2)
	else if (mode == 1)
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
}
   1879c:	00000e06 	br	187d8 <helper_plot_pixel+0x70>
/* This is a helper function that draws a pixel at a given location. Note that no boundary checks are made,
 * so drawing off-screen may cause unpredictable side effects. */
{
	if (mode == 0)
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
	else if (mode == 1)
   187a0:	39c00058 	cmpnei	r7,r7,1
   187a4:	3800061e 	bne	r7,zero,187c0 <helper_plot_pixel+0x58>
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
   187a8:	2909383a 	mul	r4,r5,r4
   187ac:	20c7883a 	add	r3,r4,r3
   187b0:	18c7883a 	add	r3,r3,r3
   187b4:	1885883a 	add	r2,r3,r2
   187b8:	1180002d 	sthio	r6,0(r2)
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
}
   187bc:	00000606 	br	187d8 <helper_plot_pixel+0x70>
	if (mode == 0)
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
	else if (mode == 1)
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
   187c0:	2909383a 	mul	r4,r5,r4
   187c4:	20c7883a 	add	r3,r4,r3
   187c8:	18c7883a 	add	r3,r3,r3
   187cc:	18c7883a 	add	r3,r3,r3
   187d0:	1885883a 	add	r2,r3,r2
   187d4:	11800035 	stwio	r6,0(r2)
}
   187d8:	0001883a 	nop
   187dc:	e037883a 	mov	sp,fp
   187e0:	df000017 	ldw	fp,0(sp)
   187e4:	dec00104 	addi	sp,sp,4
   187e8:	f800283a 	ret

000187ec <alt_up_pixel_buffer_dma_draw_line>:

void alt_up_pixel_buffer_dma_draw_line(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
/* This function draws a line between points (x0, y0) and (x1, y1). The function does not check if it draws a pixel within screen boundaries.
 * users should ensure that the line is drawn within the screen boundaries. */
{
   187ec:	deffeb04 	addi	sp,sp,-84
   187f0:	dfc01415 	stw	ra,80(sp)
   187f4:	df001315 	stw	fp,76(sp)
   187f8:	ddc01215 	stw	r23,72(sp)
   187fc:	dd801115 	stw	r22,68(sp)
   18800:	dd401015 	stw	r21,64(sp)
   18804:	dd000f15 	stw	r20,60(sp)
   18808:	dcc00e15 	stw	r19,56(sp)
   1880c:	dc800d15 	stw	r18,52(sp)
   18810:	dc400c15 	stw	r17,48(sp)
   18814:	dc000b15 	stw	r16,44(sp)
   18818:	df001304 	addi	fp,sp,76
   1881c:	e13fef15 	stw	r4,-68(fp)
   18820:	e17ff015 	stw	r5,-64(fp)
   18824:	e1bff115 	stw	r6,-60(fp)
   18828:	e1fff215 	stw	r7,-56(fp)
	register int x_0 = x0;
   1882c:	e47ff017 	ldw	r17,-64(fp)
	register int y_0 = y0;
   18830:	e4fff117 	ldw	r19,-60(fp)
	register int x_1 = x1;
   18834:	e4bff217 	ldw	r18,-56(fp)
	register int y_1 = y1;
   18838:	e5000217 	ldw	r20,8(fp)
	register char steep = (ABS(y_1 - y_0) > ABS(x_1 - x_0)) ? 1 : 0;
   1883c:	a4c5c83a 	sub	r2,r20,r19
   18840:	1000010e 	bge	r2,zero,18848 <alt_up_pixel_buffer_dma_draw_line+0x5c>
   18844:	0085c83a 	sub	r2,zero,r2
   18848:	1007883a 	mov	r3,r2
   1884c:	9445c83a 	sub	r2,r18,r17
   18850:	1000010e 	bge	r2,zero,18858 <alt_up_pixel_buffer_dma_draw_line+0x6c>
   18854:	0085c83a 	sub	r2,zero,r2
   18858:	10c4803a 	cmplt	r2,r2,r3
   1885c:	e0bff305 	stb	r2,-52(fp)
	register int deltax, deltay, error, ystep, x, y;
	register int color_mode =	(pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) ? 0 :
   18860:	e0bfef17 	ldw	r2,-68(fp)
   18864:	10800e17 	ldw	r2,56(r2)
   18868:	10800060 	cmpeqi	r2,r2,1
   1886c:	1000081e 	bne	r2,zero,18890 <alt_up_pixel_buffer_dma_draw_line+0xa4>
								(pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) ? 1 : 2;
   18870:	e0bfef17 	ldw	r2,-68(fp)
   18874:	10800e17 	ldw	r2,56(r2)
   18878:	10800098 	cmpnei	r2,r2,2
   1887c:	1000021e 	bne	r2,zero,18888 <alt_up_pixel_buffer_dma_draw_line+0x9c>
   18880:	00800044 	movi	r2,1
   18884:	00000306 	br	18894 <alt_up_pixel_buffer_dma_draw_line+0xa8>
   18888:	00800084 	movi	r2,2
   1888c:	00000106 	br	18894 <alt_up_pixel_buffer_dma_draw_line+0xa8>
	register int y_0 = y0;
	register int x_1 = x1;
	register int y_1 = y1;
	register char steep = (ABS(y_1 - y_0) > ABS(x_1 - x_0)) ? 1 : 0;
	register int deltax, deltay, error, ystep, x, y;
	register int color_mode =	(pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) ? 0 :
   18890:	0005883a 	mov	r2,zero
   18894:	e0bff415 	stw	r2,-48(fp)
								(pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) ? 1 : 2;
	register int line_color = color;
   18898:	e0800317 	ldw	r2,12(fp)
   1889c:	e0bff515 	stw	r2,-44(fp)
	register unsigned int buffer_start;
	register int line_size = (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) ? (1 << (pixel_buffer->y_coord_offset-color_mode)) : pixel_buffer->x_resolution;
   188a0:	e0bfef17 	ldw	r2,-68(fp)
   188a4:	10800d17 	ldw	r2,52(r2)
   188a8:	1000071e 	bne	r2,zero,188c8 <alt_up_pixel_buffer_dma_draw_line+0xdc>
   188ac:	e0bfef17 	ldw	r2,-68(fp)
   188b0:	10801317 	ldw	r2,76(r2)
   188b4:	e0fff417 	ldw	r3,-48(fp)
   188b8:	10c5c83a 	sub	r2,r2,r3
   188bc:	00c00044 	movi	r3,1
   188c0:	1884983a 	sll	r2,r3,r2
   188c4:	00000206 	br	188d0 <alt_up_pixel_buffer_dma_draw_line+0xe4>
   188c8:	e0bfef17 	ldw	r2,-68(fp)
   188cc:	10800f17 	ldw	r2,60(r2)
   188d0:	e0bff615 	stw	r2,-40(fp)

	if (backbuffer == 1)
   188d4:	e0800417 	ldw	r2,16(fp)
   188d8:	10800058 	cmpnei	r2,r2,1
   188dc:	1000031e 	bne	r2,zero,188ec <alt_up_pixel_buffer_dma_draw_line+0x100>
		buffer_start = pixel_buffer->back_buffer_start_address;
   188e0:	e0bfef17 	ldw	r2,-68(fp)
   188e4:	15c00c17 	ldw	r23,48(r2)
   188e8:	00000206 	br	188f4 <alt_up_pixel_buffer_dma_draw_line+0x108>
	else
		buffer_start = pixel_buffer->buffer_start_address;
   188ec:	e0bfef17 	ldw	r2,-68(fp)
   188f0:	15c00b17 	ldw	r23,44(r2)

	/* Preprocessing inputs */
	if (steep > 0) {
   188f4:	e0bff307 	ldb	r2,-52(fp)
   188f8:	0080060e 	bge	zero,r2,18914 <alt_up_pixel_buffer_dma_draw_line+0x128>
		// Swap x_0 and y_0
		error = x_0;
   188fc:	8821883a 	mov	r16,r17
		x_0 = y_0;
   18900:	9823883a 	mov	r17,r19
		y_0 = error;
   18904:	8027883a 	mov	r19,r16
		// Swap x_1 and y_1
		error = x_1;
   18908:	9021883a 	mov	r16,r18
		x_1 = y_1;
   1890c:	a025883a 	mov	r18,r20
		y_1 = error;
   18910:	8029883a 	mov	r20,r16
	}
	if (x_0 > x_1) {
   18914:	9440060e 	bge	r18,r17,18930 <alt_up_pixel_buffer_dma_draw_line+0x144>
		// Swap x_0 and x_1
		error = x_0;
   18918:	8821883a 	mov	r16,r17
		x_0 = x_1;
   1891c:	9023883a 	mov	r17,r18
		x_1 = error;
   18920:	8025883a 	mov	r18,r16
		// Swap y_0 and y_1
		error = y_0;
   18924:	9821883a 	mov	r16,r19
		y_0 = y_1;
   18928:	a027883a 	mov	r19,r20
		y_1 = error;
   1892c:	8029883a 	mov	r20,r16
	}

	/* Setup local variables */
	deltax = x_1 - x_0;
   18930:	946bc83a 	sub	r21,r18,r17
	deltay = ABS(y_1 - y_0);
   18934:	a4c5c83a 	sub	r2,r20,r19
   18938:	1000010e 	bge	r2,zero,18940 <alt_up_pixel_buffer_dma_draw_line+0x154>
   1893c:	0085c83a 	sub	r2,zero,r2
   18940:	e0bff715 	stw	r2,-36(fp)
	error = -(deltax / 2); 
   18944:	a804d7fa 	srli	r2,r21,31
   18948:	1545883a 	add	r2,r2,r21
   1894c:	1005d07a 	srai	r2,r2,1
   18950:	00a1c83a 	sub	r16,zero,r2
	y = y_0;
   18954:	982d883a 	mov	r22,r19
	if (y_0 < y_1)
   18958:	9d00020e 	bge	r19,r20,18964 <alt_up_pixel_buffer_dma_draw_line+0x178>
		ystep = 1;
   1895c:	04c00044 	movi	r19,1
   18960:	00000106 	br	18968 <alt_up_pixel_buffer_dma_draw_line+0x17c>
	else
		ystep = -1;
   18964:	04ffffc4 	movi	r19,-1

	/* Draw a line - either go along the x axis (steep = 0) or along the y axis (steep = 1). The code is replicated to
	 * compile well on low optimization levels. */
	if (steep == 1)
   18968:	e0bff307 	ldb	r2,-52(fp)
   1896c:	10800058 	cmpnei	r2,r2,1
   18970:	1000211e 	bne	r2,zero,189f8 <alt_up_pixel_buffer_dma_draw_line+0x20c>
	{
		for (x=x_0; x <= x_1; x++) {
   18974:	00000f06 	br	189b4 <alt_up_pixel_buffer_dma_draw_line+0x1c8>
			helper_plot_pixel(buffer_start, line_size, y, x, line_color, color_mode);
   18978:	e0bff417 	ldw	r2,-48(fp)
   1897c:	d8800115 	stw	r2,4(sp)
   18980:	e0bff517 	ldw	r2,-44(fp)
   18984:	d8800015 	stw	r2,0(sp)
   18988:	880f883a 	mov	r7,r17
   1898c:	b00d883a 	mov	r6,r22
   18990:	e17ff617 	ldw	r5,-40(fp)
   18994:	b809883a 	mov	r4,r23
   18998:	00187680 	call	18768 <helper_plot_pixel>
			error = error + deltay;
   1899c:	e0bff717 	ldw	r2,-36(fp)
   189a0:	80a1883a 	add	r16,r16,r2
			if (error > 0) {
   189a4:	0400020e 	bge	zero,r16,189b0 <alt_up_pixel_buffer_dma_draw_line+0x1c4>
				y = y + ystep;
   189a8:	b4ed883a 	add	r22,r22,r19
				error = error - deltax;
   189ac:	8561c83a 	sub	r16,r16,r21

	/* Draw a line - either go along the x axis (steep = 0) or along the y axis (steep = 1). The code is replicated to
	 * compile well on low optimization levels. */
	if (steep == 1)
	{
		for (x=x_0; x <= x_1; x++) {
   189b0:	8c400044 	addi	r17,r17,1
   189b4:	947ff00e 	bge	r18,r17,18978 <__alt_data_end+0xf0018978>
				y = y + ystep;
				error = error - deltax;
			}
		}
	}
}
   189b8:	00001006 	br	189fc <alt_up_pixel_buffer_dma_draw_line+0x210>
		}
	}
	else
	{
		for (x=x_0; x <= x_1; x++) {
			helper_plot_pixel(buffer_start, line_size, x, y, line_color, color_mode);
   189bc:	e0bff417 	ldw	r2,-48(fp)
   189c0:	d8800115 	stw	r2,4(sp)
   189c4:	e0bff517 	ldw	r2,-44(fp)
   189c8:	d8800015 	stw	r2,0(sp)
   189cc:	b00f883a 	mov	r7,r22
   189d0:	880d883a 	mov	r6,r17
   189d4:	e17ff617 	ldw	r5,-40(fp)
   189d8:	b809883a 	mov	r4,r23
   189dc:	00187680 	call	18768 <helper_plot_pixel>
			error = error + deltay;
   189e0:	e0bff717 	ldw	r2,-36(fp)
   189e4:	80a1883a 	add	r16,r16,r2
			if (error > 0) {
   189e8:	0400020e 	bge	zero,r16,189f4 <alt_up_pixel_buffer_dma_draw_line+0x208>
				y = y + ystep;
   189ec:	b4ed883a 	add	r22,r22,r19
				error = error - deltax;
   189f0:	8561c83a 	sub	r16,r16,r21
			}
		}
	}
	else
	{
		for (x=x_0; x <= x_1; x++) {
   189f4:	8c400044 	addi	r17,r17,1
   189f8:	947ff00e 	bge	r18,r17,189bc <__alt_data_end+0xf00189bc>
				y = y + ystep;
				error = error - deltax;
			}
		}
	}
}
   189fc:	0001883a 	nop
   18a00:	e6fff804 	addi	sp,fp,-32
   18a04:	dfc00917 	ldw	ra,36(sp)
   18a08:	df000817 	ldw	fp,32(sp)
   18a0c:	ddc00717 	ldw	r23,28(sp)
   18a10:	dd800617 	ldw	r22,24(sp)
   18a14:	dd400517 	ldw	r21,20(sp)
   18a18:	dd000417 	ldw	r20,16(sp)
   18a1c:	dcc00317 	ldw	r19,12(sp)
   18a20:	dc800217 	ldw	r18,8(sp)
   18a24:	dc400117 	ldw	r17,4(sp)
   18a28:	dc000017 	ldw	r16,0(sp)
   18a2c:	dec00a04 	addi	sp,sp,40
   18a30:	f800283a 	ret

00018a34 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
   18a34:	defff504 	addi	sp,sp,-44
   18a38:	df000a15 	stw	fp,40(sp)
   18a3c:	df000a04 	addi	fp,sp,40
   18a40:	e13ffc15 	stw	r4,-16(fp)
   18a44:	e17ffd15 	stw	r5,-12(fp)
   18a48:	e1bffe15 	stw	r6,-8(fp)
   18a4c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
   18a50:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   18a54:	d0a04017 	ldw	r2,-32512(gp)
  
  if (alt_ticks_per_second ())
   18a58:	10003c26 	beq	r2,zero,18b4c <alt_alarm_start+0x118>
  {
    if (alarm)
   18a5c:	e0bffc17 	ldw	r2,-16(fp)
   18a60:	10003826 	beq	r2,zero,18b44 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
   18a64:	e0bffc17 	ldw	r2,-16(fp)
   18a68:	e0fffe17 	ldw	r3,-8(fp)
   18a6c:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
   18a70:	e0bffc17 	ldw	r2,-16(fp)
   18a74:	e0ffff17 	ldw	r3,-4(fp)
   18a78:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   18a7c:	0005303a 	rdctl	r2,status
   18a80:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   18a84:	e0fff917 	ldw	r3,-28(fp)
   18a88:	00bfff84 	movi	r2,-2
   18a8c:	1884703a 	and	r2,r3,r2
   18a90:	1001703a 	wrctl	status,r2
  
  return context;
   18a94:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
   18a98:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   18a9c:	d0a04117 	ldw	r2,-32508(gp)
      
      current_nticks = alt_nticks();
   18aa0:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
   18aa4:	e0fffd17 	ldw	r3,-12(fp)
   18aa8:	e0bff617 	ldw	r2,-40(fp)
   18aac:	1885883a 	add	r2,r3,r2
   18ab0:	10c00044 	addi	r3,r2,1
   18ab4:	e0bffc17 	ldw	r2,-16(fp)
   18ab8:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
   18abc:	e0bffc17 	ldw	r2,-16(fp)
   18ac0:	10c00217 	ldw	r3,8(r2)
   18ac4:	e0bff617 	ldw	r2,-40(fp)
   18ac8:	1880042e 	bgeu	r3,r2,18adc <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
   18acc:	e0bffc17 	ldw	r2,-16(fp)
   18ad0:	00c00044 	movi	r3,1
   18ad4:	10c00405 	stb	r3,16(r2)
   18ad8:	00000206 	br	18ae4 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
   18adc:	e0bffc17 	ldw	r2,-16(fp)
   18ae0:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
   18ae4:	e0bffc17 	ldw	r2,-16(fp)
   18ae8:	d0e01504 	addi	r3,gp,-32684
   18aec:	e0fffa15 	stw	r3,-24(fp)
   18af0:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   18af4:	e0bffb17 	ldw	r2,-20(fp)
   18af8:	e0fffa17 	ldw	r3,-24(fp)
   18afc:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   18b00:	e0bffa17 	ldw	r2,-24(fp)
   18b04:	10c00017 	ldw	r3,0(r2)
   18b08:	e0bffb17 	ldw	r2,-20(fp)
   18b0c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   18b10:	e0bffa17 	ldw	r2,-24(fp)
   18b14:	10800017 	ldw	r2,0(r2)
   18b18:	e0fffb17 	ldw	r3,-20(fp)
   18b1c:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   18b20:	e0bffa17 	ldw	r2,-24(fp)
   18b24:	e0fffb17 	ldw	r3,-20(fp)
   18b28:	10c00015 	stw	r3,0(r2)
   18b2c:	e0bff817 	ldw	r2,-32(fp)
   18b30:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   18b34:	e0bff717 	ldw	r2,-36(fp)
   18b38:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
   18b3c:	0005883a 	mov	r2,zero
   18b40:	00000306 	br	18b50 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
   18b44:	00bffa84 	movi	r2,-22
   18b48:	00000106 	br	18b50 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
   18b4c:	00bfde84 	movi	r2,-134
  }
}
   18b50:	e037883a 	mov	sp,fp
   18b54:	df000017 	ldw	fp,0(sp)
   18b58:	dec00104 	addi	sp,sp,4
   18b5c:	f800283a 	ret

00018b60 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
   18b60:	defffb04 	addi	sp,sp,-20
   18b64:	df000415 	stw	fp,16(sp)
   18b68:	df000404 	addi	fp,sp,16
   18b6c:	e13ffe15 	stw	r4,-8(fp)
   18b70:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
   18b74:	e0fffe17 	ldw	r3,-8(fp)
   18b78:	e0bfff17 	ldw	r2,-4(fp)
   18b7c:	1885883a 	add	r2,r3,r2
   18b80:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   18b84:	e0bffe17 	ldw	r2,-8(fp)
   18b88:	e0bffc15 	stw	r2,-16(fp)
   18b8c:	00000506 	br	18ba4 <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
   18b90:	e0bffc17 	ldw	r2,-16(fp)
   18b94:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   18b98:	e0bffc17 	ldw	r2,-16(fp)
   18b9c:	10800804 	addi	r2,r2,32
   18ba0:	e0bffc15 	stw	r2,-16(fp)
   18ba4:	e0fffc17 	ldw	r3,-16(fp)
   18ba8:	e0bffd17 	ldw	r2,-12(fp)
   18bac:	18bff836 	bltu	r3,r2,18b90 <__alt_data_end+0xf0018b90>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
   18bb0:	e0bffe17 	ldw	r2,-8(fp)
   18bb4:	108007cc 	andi	r2,r2,31
   18bb8:	10000226 	beq	r2,zero,18bc4 <alt_dcache_flush+0x64>
  {
    ALT_FLUSH_DATA(i);
   18bbc:	e0bffc17 	ldw	r2,-16(fp)
   18bc0:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   18bc4:	0001883a 	nop
   18bc8:	e037883a 	mov	sp,fp
   18bcc:	df000017 	ldw	fp,0(sp)
   18bd0:	dec00104 	addi	sp,sp,4
   18bd4:	f800283a 	ret

00018bd8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   18bd8:	defffe04 	addi	sp,sp,-8
   18bdc:	dfc00115 	stw	ra,4(sp)
   18be0:	df000015 	stw	fp,0(sp)
   18be4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   18be8:	d0a00f17 	ldw	r2,-32708(gp)
   18bec:	10000326 	beq	r2,zero,18bfc <alt_get_errno+0x24>
   18bf0:	d0a00f17 	ldw	r2,-32708(gp)
   18bf4:	103ee83a 	callr	r2
   18bf8:	00000106 	br	18c00 <alt_get_errno+0x28>
   18bfc:	d0a03b04 	addi	r2,gp,-32532
}
   18c00:	e037883a 	mov	sp,fp
   18c04:	dfc00117 	ldw	ra,4(sp)
   18c08:	df000017 	ldw	fp,0(sp)
   18c0c:	dec00204 	addi	sp,sp,8
   18c10:	f800283a 	ret

00018c14 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   18c14:	defffa04 	addi	sp,sp,-24
   18c18:	dfc00515 	stw	ra,20(sp)
   18c1c:	df000415 	stw	fp,16(sp)
   18c20:	df000404 	addi	fp,sp,16
   18c24:	e13ffe15 	stw	r4,-8(fp)
   18c28:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   18c2c:	e0bffe17 	ldw	r2,-8(fp)
   18c30:	10000326 	beq	r2,zero,18c40 <alt_dev_llist_insert+0x2c>
   18c34:	e0bffe17 	ldw	r2,-8(fp)
   18c38:	10800217 	ldw	r2,8(r2)
   18c3c:	1000061e 	bne	r2,zero,18c58 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
   18c40:	0018bd80 	call	18bd8 <alt_get_errno>
   18c44:	1007883a 	mov	r3,r2
   18c48:	00800584 	movi	r2,22
   18c4c:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   18c50:	00bffa84 	movi	r2,-22
   18c54:	00001306 	br	18ca4 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   18c58:	e0bffe17 	ldw	r2,-8(fp)
   18c5c:	e0ffff17 	ldw	r3,-4(fp)
   18c60:	e0fffc15 	stw	r3,-16(fp)
   18c64:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   18c68:	e0bffd17 	ldw	r2,-12(fp)
   18c6c:	e0fffc17 	ldw	r3,-16(fp)
   18c70:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   18c74:	e0bffc17 	ldw	r2,-16(fp)
   18c78:	10c00017 	ldw	r3,0(r2)
   18c7c:	e0bffd17 	ldw	r2,-12(fp)
   18c80:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   18c84:	e0bffc17 	ldw	r2,-16(fp)
   18c88:	10800017 	ldw	r2,0(r2)
   18c8c:	e0fffd17 	ldw	r3,-12(fp)
   18c90:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   18c94:	e0bffc17 	ldw	r2,-16(fp)
   18c98:	e0fffd17 	ldw	r3,-12(fp)
   18c9c:	10c00015 	stw	r3,0(r2)

  return 0;  
   18ca0:	0005883a 	mov	r2,zero
}
   18ca4:	e037883a 	mov	sp,fp
   18ca8:	dfc00117 	ldw	ra,4(sp)
   18cac:	df000017 	ldw	fp,0(sp)
   18cb0:	dec00204 	addi	sp,sp,8
   18cb4:	f800283a 	ret

00018cb8 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   18cb8:	defffd04 	addi	sp,sp,-12
   18cbc:	dfc00215 	stw	ra,8(sp)
   18cc0:	df000115 	stw	fp,4(sp)
   18cc4:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   18cc8:	008000b4 	movhi	r2,2
   18ccc:	10a8bd04 	addi	r2,r2,-23820
   18cd0:	e0bfff15 	stw	r2,-4(fp)
   18cd4:	00000606 	br	18cf0 <_do_ctors+0x38>
        (*ctor) (); 
   18cd8:	e0bfff17 	ldw	r2,-4(fp)
   18cdc:	10800017 	ldw	r2,0(r2)
   18ce0:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   18ce4:	e0bfff17 	ldw	r2,-4(fp)
   18ce8:	10bfff04 	addi	r2,r2,-4
   18cec:	e0bfff15 	stw	r2,-4(fp)
   18cf0:	e0ffff17 	ldw	r3,-4(fp)
   18cf4:	008000b4 	movhi	r2,2
   18cf8:	10a8be04 	addi	r2,r2,-23816
   18cfc:	18bff62e 	bgeu	r3,r2,18cd8 <__alt_data_end+0xf0018cd8>
        (*ctor) (); 
}
   18d00:	0001883a 	nop
   18d04:	e037883a 	mov	sp,fp
   18d08:	dfc00117 	ldw	ra,4(sp)
   18d0c:	df000017 	ldw	fp,0(sp)
   18d10:	dec00204 	addi	sp,sp,8
   18d14:	f800283a 	ret

00018d18 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   18d18:	defffd04 	addi	sp,sp,-12
   18d1c:	dfc00215 	stw	ra,8(sp)
   18d20:	df000115 	stw	fp,4(sp)
   18d24:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   18d28:	008000b4 	movhi	r2,2
   18d2c:	10a8bd04 	addi	r2,r2,-23820
   18d30:	e0bfff15 	stw	r2,-4(fp)
   18d34:	00000606 	br	18d50 <_do_dtors+0x38>
        (*dtor) (); 
   18d38:	e0bfff17 	ldw	r2,-4(fp)
   18d3c:	10800017 	ldw	r2,0(r2)
   18d40:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   18d44:	e0bfff17 	ldw	r2,-4(fp)
   18d48:	10bfff04 	addi	r2,r2,-4
   18d4c:	e0bfff15 	stw	r2,-4(fp)
   18d50:	e0ffff17 	ldw	r3,-4(fp)
   18d54:	008000b4 	movhi	r2,2
   18d58:	10a8be04 	addi	r2,r2,-23816
   18d5c:	18bff62e 	bgeu	r3,r2,18d38 <__alt_data_end+0xf0018d38>
        (*dtor) (); 
}
   18d60:	0001883a 	nop
   18d64:	e037883a 	mov	sp,fp
   18d68:	dfc00117 	ldw	ra,4(sp)
   18d6c:	df000017 	ldw	fp,0(sp)
   18d70:	dec00204 	addi	sp,sp,8
   18d74:	f800283a 	ret

00018d78 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   18d78:	defffa04 	addi	sp,sp,-24
   18d7c:	dfc00515 	stw	ra,20(sp)
   18d80:	df000415 	stw	fp,16(sp)
   18d84:	df000404 	addi	fp,sp,16
   18d88:	e13ffe15 	stw	r4,-8(fp)
   18d8c:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
   18d90:	e0bfff17 	ldw	r2,-4(fp)
   18d94:	10800017 	ldw	r2,0(r2)
   18d98:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   18d9c:	e13ffe17 	ldw	r4,-8(fp)
   18da0:	00086840 	call	8684 <strlen>
   18da4:	10800044 	addi	r2,r2,1
   18da8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   18dac:	00000d06 	br	18de4 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   18db0:	e0bffc17 	ldw	r2,-16(fp)
   18db4:	10800217 	ldw	r2,8(r2)
   18db8:	e0fffd17 	ldw	r3,-12(fp)
   18dbc:	180d883a 	mov	r6,r3
   18dc0:	e17ffe17 	ldw	r5,-8(fp)
   18dc4:	1009883a 	mov	r4,r2
   18dc8:	00082580 	call	8258 <memcmp>
   18dcc:	1000021e 	bne	r2,zero,18dd8 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   18dd0:	e0bffc17 	ldw	r2,-16(fp)
   18dd4:	00000706 	br	18df4 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   18dd8:	e0bffc17 	ldw	r2,-16(fp)
   18ddc:	10800017 	ldw	r2,0(r2)
   18de0:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   18de4:	e0fffc17 	ldw	r3,-16(fp)
   18de8:	e0bfff17 	ldw	r2,-4(fp)
   18dec:	18bff01e 	bne	r3,r2,18db0 <__alt_data_end+0xf0018db0>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   18df0:	0005883a 	mov	r2,zero
}
   18df4:	e037883a 	mov	sp,fp
   18df8:	dfc00117 	ldw	ra,4(sp)
   18dfc:	df000017 	ldw	fp,0(sp)
   18e00:	dec00204 	addi	sp,sp,8
   18e04:	f800283a 	ret

00018e08 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
   18e08:	defffc04 	addi	sp,sp,-16
   18e0c:	dfc00315 	stw	ra,12(sp)
   18e10:	df000215 	stw	fp,8(sp)
   18e14:	df000204 	addi	fp,sp,8
   18e18:	e13fff15 	stw	r4,-4(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
   18e1c:	d1601304 	addi	r5,gp,-32692
   18e20:	e13fff17 	ldw	r4,-4(fp)
   18e24:	0018d780 	call	18d78 <alt_find_dev>
   18e28:	e0bffe15 	stw	r2,-8(fp)

  if ((dev) && dev->open)
   18e2c:	e0bffe17 	ldw	r2,-8(fp)
   18e30:	10000926 	beq	r2,zero,18e58 <alt_flash_open_dev+0x50>
   18e34:	e0bffe17 	ldw	r2,-8(fp)
   18e38:	10800317 	ldw	r2,12(r2)
   18e3c:	10000626 	beq	r2,zero,18e58 <alt_flash_open_dev+0x50>
  {
    return dev->open(dev, name);
   18e40:	e0bffe17 	ldw	r2,-8(fp)
   18e44:	10800317 	ldw	r2,12(r2)
   18e48:	e17fff17 	ldw	r5,-4(fp)
   18e4c:	e13ffe17 	ldw	r4,-8(fp)
   18e50:	103ee83a 	callr	r2
   18e54:	00000106 	br	18e5c <alt_flash_open_dev+0x54>
  }

  return dev;
   18e58:	e0bffe17 	ldw	r2,-8(fp)
}
   18e5c:	e037883a 	mov	sp,fp
   18e60:	dfc00117 	ldw	ra,4(sp)
   18e64:	df000017 	ldw	fp,0(sp)
   18e68:	dec00204 	addi	sp,sp,8
   18e6c:	f800283a 	ret

00018e70 <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
   18e70:	defffd04 	addi	sp,sp,-12
   18e74:	dfc00215 	stw	ra,8(sp)
   18e78:	df000115 	stw	fp,4(sp)
   18e7c:	df000104 	addi	fp,sp,4
   18e80:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
   18e84:	e0bfff17 	ldw	r2,-4(fp)
   18e88:	10000826 	beq	r2,zero,18eac <alt_flash_close_dev+0x3c>
   18e8c:	e0bfff17 	ldw	r2,-4(fp)
   18e90:	10800417 	ldw	r2,16(r2)
   18e94:	10000526 	beq	r2,zero,18eac <alt_flash_close_dev+0x3c>
  {
    fd->close(fd);
   18e98:	e0bfff17 	ldw	r2,-4(fp)
   18e9c:	10800417 	ldw	r2,16(r2)
   18ea0:	e13fff17 	ldw	r4,-4(fp)
   18ea4:	103ee83a 	callr	r2
  }
  return;
   18ea8:	0001883a 	nop
   18eac:	0001883a 	nop
}
   18eb0:	e037883a 	mov	sp,fp
   18eb4:	dfc00117 	ldw	ra,4(sp)
   18eb8:	df000017 	ldw	fp,0(sp)
   18ebc:	dec00204 	addi	sp,sp,8
   18ec0:	f800283a 	ret

00018ec4 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   18ec4:	defff904 	addi	sp,sp,-28
   18ec8:	dfc00615 	stw	ra,24(sp)
   18ecc:	df000515 	stw	fp,20(sp)
   18ed0:	df000504 	addi	fp,sp,20
   18ed4:	e13ffc15 	stw	r4,-16(fp)
   18ed8:	e17ffd15 	stw	r5,-12(fp)
   18edc:	e1bffe15 	stw	r6,-8(fp)
   18ee0:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   18ee4:	e1bfff17 	ldw	r6,-4(fp)
   18ee8:	e17ffe17 	ldw	r5,-8(fp)
   18eec:	e13ffd17 	ldw	r4,-12(fp)
   18ef0:	00191040 	call	19104 <open>
   18ef4:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   18ef8:	e0bffb17 	ldw	r2,-20(fp)
   18efc:	10001c16 	blt	r2,zero,18f70 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
   18f00:	00820034 	movhi	r2,2048
   18f04:	10840904 	addi	r2,r2,4132
   18f08:	e0fffb17 	ldw	r3,-20(fp)
   18f0c:	18c00324 	muli	r3,r3,12
   18f10:	10c5883a 	add	r2,r2,r3
   18f14:	10c00017 	ldw	r3,0(r2)
   18f18:	e0bffc17 	ldw	r2,-16(fp)
   18f1c:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   18f20:	00820034 	movhi	r2,2048
   18f24:	10840904 	addi	r2,r2,4132
   18f28:	e0fffb17 	ldw	r3,-20(fp)
   18f2c:	18c00324 	muli	r3,r3,12
   18f30:	10c5883a 	add	r2,r2,r3
   18f34:	10800104 	addi	r2,r2,4
   18f38:	10c00017 	ldw	r3,0(r2)
   18f3c:	e0bffc17 	ldw	r2,-16(fp)
   18f40:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   18f44:	00820034 	movhi	r2,2048
   18f48:	10840904 	addi	r2,r2,4132
   18f4c:	e0fffb17 	ldw	r3,-20(fp)
   18f50:	18c00324 	muli	r3,r3,12
   18f54:	10c5883a 	add	r2,r2,r3
   18f58:	10800204 	addi	r2,r2,8
   18f5c:	10c00017 	ldw	r3,0(r2)
   18f60:	e0bffc17 	ldw	r2,-16(fp)
   18f64:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   18f68:	e13ffb17 	ldw	r4,-20(fp)
   18f6c:	0012c0c0 	call	12c0c <alt_release_fd>
  }
} 
   18f70:	0001883a 	nop
   18f74:	e037883a 	mov	sp,fp
   18f78:	dfc00117 	ldw	ra,4(sp)
   18f7c:	df000017 	ldw	fp,0(sp)
   18f80:	dec00204 	addi	sp,sp,8
   18f84:	f800283a 	ret

00018f88 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   18f88:	defffb04 	addi	sp,sp,-20
   18f8c:	dfc00415 	stw	ra,16(sp)
   18f90:	df000315 	stw	fp,12(sp)
   18f94:	df000304 	addi	fp,sp,12
   18f98:	e13ffd15 	stw	r4,-12(fp)
   18f9c:	e17ffe15 	stw	r5,-8(fp)
   18fa0:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   18fa4:	01c07fc4 	movi	r7,511
   18fa8:	01800044 	movi	r6,1
   18fac:	e17ffd17 	ldw	r5,-12(fp)
   18fb0:	01020034 	movhi	r4,2048
   18fb4:	21040c04 	addi	r4,r4,4144
   18fb8:	0018ec40 	call	18ec4 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   18fbc:	01c07fc4 	movi	r7,511
   18fc0:	000d883a 	mov	r6,zero
   18fc4:	e17ffe17 	ldw	r5,-8(fp)
   18fc8:	01020034 	movhi	r4,2048
   18fcc:	21040904 	addi	r4,r4,4132
   18fd0:	0018ec40 	call	18ec4 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   18fd4:	01c07fc4 	movi	r7,511
   18fd8:	01800044 	movi	r6,1
   18fdc:	e17fff17 	ldw	r5,-4(fp)
   18fe0:	01020034 	movhi	r4,2048
   18fe4:	21040f04 	addi	r4,r4,4156
   18fe8:	0018ec40 	call	18ec4 <alt_open_fd>
}  
   18fec:	0001883a 	nop
   18ff0:	e037883a 	mov	sp,fp
   18ff4:	dfc00117 	ldw	ra,4(sp)
   18ff8:	df000017 	ldw	fp,0(sp)
   18ffc:	dec00204 	addi	sp,sp,8
   19000:	f800283a 	ret

00019004 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   19004:	defffe04 	addi	sp,sp,-8
   19008:	dfc00115 	stw	ra,4(sp)
   1900c:	df000015 	stw	fp,0(sp)
   19010:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   19014:	d0a00f17 	ldw	r2,-32708(gp)
   19018:	10000326 	beq	r2,zero,19028 <alt_get_errno+0x24>
   1901c:	d0a00f17 	ldw	r2,-32708(gp)
   19020:	103ee83a 	callr	r2
   19024:	00000106 	br	1902c <alt_get_errno+0x28>
   19028:	d0a03b04 	addi	r2,gp,-32532
}
   1902c:	e037883a 	mov	sp,fp
   19030:	dfc00117 	ldw	ra,4(sp)
   19034:	df000017 	ldw	fp,0(sp)
   19038:	dec00204 	addi	sp,sp,8
   1903c:	f800283a 	ret

00019040 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   19040:	defffd04 	addi	sp,sp,-12
   19044:	df000215 	stw	fp,8(sp)
   19048:	df000204 	addi	fp,sp,8
   1904c:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   19050:	e0bfff17 	ldw	r2,-4(fp)
   19054:	10800217 	ldw	r2,8(r2)
   19058:	10d00034 	orhi	r3,r2,16384
   1905c:	e0bfff17 	ldw	r2,-4(fp)
   19060:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   19064:	e03ffe15 	stw	zero,-8(fp)
   19068:	00001d06 	br	190e0 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   1906c:	00820034 	movhi	r2,2048
   19070:	10840904 	addi	r2,r2,4132
   19074:	e0fffe17 	ldw	r3,-8(fp)
   19078:	18c00324 	muli	r3,r3,12
   1907c:	10c5883a 	add	r2,r2,r3
   19080:	10c00017 	ldw	r3,0(r2)
   19084:	e0bfff17 	ldw	r2,-4(fp)
   19088:	10800017 	ldw	r2,0(r2)
   1908c:	1880111e 	bne	r3,r2,190d4 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   19090:	00820034 	movhi	r2,2048
   19094:	10840904 	addi	r2,r2,4132
   19098:	e0fffe17 	ldw	r3,-8(fp)
   1909c:	18c00324 	muli	r3,r3,12
   190a0:	10c5883a 	add	r2,r2,r3
   190a4:	10800204 	addi	r2,r2,8
   190a8:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   190ac:	1000090e 	bge	r2,zero,190d4 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
   190b0:	e0bffe17 	ldw	r2,-8(fp)
   190b4:	10c00324 	muli	r3,r2,12
   190b8:	00820034 	movhi	r2,2048
   190bc:	10840904 	addi	r2,r2,4132
   190c0:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   190c4:	e0bfff17 	ldw	r2,-4(fp)
   190c8:	18800226 	beq	r3,r2,190d4 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   190cc:	00bffcc4 	movi	r2,-13
   190d0:	00000806 	br	190f4 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   190d4:	e0bffe17 	ldw	r2,-8(fp)
   190d8:	10800044 	addi	r2,r2,1
   190dc:	e0bffe15 	stw	r2,-8(fp)
   190e0:	d0a00e17 	ldw	r2,-32712(gp)
   190e4:	1007883a 	mov	r3,r2
   190e8:	e0bffe17 	ldw	r2,-8(fp)
   190ec:	18bfdf2e 	bgeu	r3,r2,1906c <__alt_data_end+0xf001906c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   190f0:	0005883a 	mov	r2,zero
}
   190f4:	e037883a 	mov	sp,fp
   190f8:	df000017 	ldw	fp,0(sp)
   190fc:	dec00104 	addi	sp,sp,4
   19100:	f800283a 	ret

00019104 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   19104:	defff604 	addi	sp,sp,-40
   19108:	dfc00915 	stw	ra,36(sp)
   1910c:	df000815 	stw	fp,32(sp)
   19110:	df000804 	addi	fp,sp,32
   19114:	e13ffd15 	stw	r4,-12(fp)
   19118:	e17ffe15 	stw	r5,-8(fp)
   1911c:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   19120:	00bfffc4 	movi	r2,-1
   19124:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
   19128:	00bffb44 	movi	r2,-19
   1912c:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
   19130:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   19134:	d1600c04 	addi	r5,gp,-32720
   19138:	e13ffd17 	ldw	r4,-12(fp)
   1913c:	0018d780 	call	18d78 <alt_find_dev>
   19140:	e0bff815 	stw	r2,-32(fp)
   19144:	e0bff817 	ldw	r2,-32(fp)
   19148:	1000051e 	bne	r2,zero,19160 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   1914c:	e13ffd17 	ldw	r4,-12(fp)
   19150:	0019e340 	call	19e34 <alt_find_file>
   19154:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
   19158:	00800044 	movi	r2,1
   1915c:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   19160:	e0bff817 	ldw	r2,-32(fp)
   19164:	10002926 	beq	r2,zero,1920c <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
   19168:	e13ff817 	ldw	r4,-32(fp)
   1916c:	0019f3c0 	call	19f3c <alt_get_fd>
   19170:	e0bff915 	stw	r2,-28(fp)
   19174:	e0bff917 	ldw	r2,-28(fp)
   19178:	1000030e 	bge	r2,zero,19188 <open+0x84>
    {
      status = index;
   1917c:	e0bff917 	ldw	r2,-28(fp)
   19180:	e0bffa15 	stw	r2,-24(fp)
   19184:	00002306 	br	19214 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
   19188:	e0bff917 	ldw	r2,-28(fp)
   1918c:	10c00324 	muli	r3,r2,12
   19190:	00820034 	movhi	r2,2048
   19194:	10840904 	addi	r2,r2,4132
   19198:	1885883a 	add	r2,r3,r2
   1919c:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   191a0:	e0fffe17 	ldw	r3,-8(fp)
   191a4:	00900034 	movhi	r2,16384
   191a8:	10bfffc4 	addi	r2,r2,-1
   191ac:	1886703a 	and	r3,r3,r2
   191b0:	e0bffc17 	ldw	r2,-16(fp)
   191b4:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   191b8:	e0bffb17 	ldw	r2,-20(fp)
   191bc:	1000051e 	bne	r2,zero,191d4 <open+0xd0>
   191c0:	e13ffc17 	ldw	r4,-16(fp)
   191c4:	00190400 	call	19040 <alt_file_locked>
   191c8:	e0bffa15 	stw	r2,-24(fp)
   191cc:	e0bffa17 	ldw	r2,-24(fp)
   191d0:	10001016 	blt	r2,zero,19214 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   191d4:	e0bff817 	ldw	r2,-32(fp)
   191d8:	10800317 	ldw	r2,12(r2)
   191dc:	10000826 	beq	r2,zero,19200 <open+0xfc>
   191e0:	e0bff817 	ldw	r2,-32(fp)
   191e4:	10800317 	ldw	r2,12(r2)
   191e8:	e1ffff17 	ldw	r7,-4(fp)
   191ec:	e1bffe17 	ldw	r6,-8(fp)
   191f0:	e17ffd17 	ldw	r5,-12(fp)
   191f4:	e13ffc17 	ldw	r4,-16(fp)
   191f8:	103ee83a 	callr	r2
   191fc:	00000106 	br	19204 <open+0x100>
   19200:	0005883a 	mov	r2,zero
   19204:	e0bffa15 	stw	r2,-24(fp)
   19208:	00000206 	br	19214 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
   1920c:	00bffb44 	movi	r2,-19
   19210:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   19214:	e0bffa17 	ldw	r2,-24(fp)
   19218:	1000090e 	bge	r2,zero,19240 <open+0x13c>
  {
    alt_release_fd (index);  
   1921c:	e13ff917 	ldw	r4,-28(fp)
   19220:	0012c0c0 	call	12c0c <alt_release_fd>
    ALT_ERRNO = -status;
   19224:	00190040 	call	19004 <alt_get_errno>
   19228:	1007883a 	mov	r3,r2
   1922c:	e0bffa17 	ldw	r2,-24(fp)
   19230:	0085c83a 	sub	r2,zero,r2
   19234:	18800015 	stw	r2,0(r3)
    return -1;
   19238:	00bfffc4 	movi	r2,-1
   1923c:	00000106 	br	19244 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
   19240:	e0bff917 	ldw	r2,-28(fp)
}
   19244:	e037883a 	mov	sp,fp
   19248:	dfc00117 	ldw	ra,4(sp)
   1924c:	df000017 	ldw	fp,0(sp)
   19250:	dec00204 	addi	sp,sp,8
   19254:	f800283a 	ret

00019258 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   19258:	defffa04 	addi	sp,sp,-24
   1925c:	df000515 	stw	fp,20(sp)
   19260:	df000504 	addi	fp,sp,20
   19264:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   19268:	0005303a 	rdctl	r2,status
   1926c:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   19270:	e0fffc17 	ldw	r3,-16(fp)
   19274:	00bfff84 	movi	r2,-2
   19278:	1884703a 	and	r2,r3,r2
   1927c:	1001703a 	wrctl	status,r2
  
  return context;
   19280:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   19284:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
   19288:	e0bfff17 	ldw	r2,-4(fp)
   1928c:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   19290:	e0bffd17 	ldw	r2,-12(fp)
   19294:	10800017 	ldw	r2,0(r2)
   19298:	e0fffd17 	ldw	r3,-12(fp)
   1929c:	18c00117 	ldw	r3,4(r3)
   192a0:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
   192a4:	e0bffd17 	ldw	r2,-12(fp)
   192a8:	10800117 	ldw	r2,4(r2)
   192ac:	e0fffd17 	ldw	r3,-12(fp)
   192b0:	18c00017 	ldw	r3,0(r3)
   192b4:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   192b8:	e0bffd17 	ldw	r2,-12(fp)
   192bc:	e0fffd17 	ldw	r3,-12(fp)
   192c0:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
   192c4:	e0bffd17 	ldw	r2,-12(fp)
   192c8:	e0fffd17 	ldw	r3,-12(fp)
   192cc:	10c00015 	stw	r3,0(r2)
   192d0:	e0bffb17 	ldw	r2,-20(fp)
   192d4:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   192d8:	e0bffe17 	ldw	r2,-8(fp)
   192dc:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   192e0:	0001883a 	nop
   192e4:	e037883a 	mov	sp,fp
   192e8:	df000017 	ldw	fp,0(sp)
   192ec:	dec00104 	addi	sp,sp,4
   192f0:	f800283a 	ret

000192f4 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   192f4:	defffb04 	addi	sp,sp,-20
   192f8:	dfc00415 	stw	ra,16(sp)
   192fc:	df000315 	stw	fp,12(sp)
   19300:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   19304:	d0a01517 	ldw	r2,-32684(gp)
   19308:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   1930c:	d0a04117 	ldw	r2,-32508(gp)
   19310:	10800044 	addi	r2,r2,1
   19314:	d0a04115 	stw	r2,-32508(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   19318:	00002e06 	br	193d4 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
   1931c:	e0bffd17 	ldw	r2,-12(fp)
   19320:	10800017 	ldw	r2,0(r2)
   19324:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   19328:	e0bffd17 	ldw	r2,-12(fp)
   1932c:	10800403 	ldbu	r2,16(r2)
   19330:	10803fcc 	andi	r2,r2,255
   19334:	10000426 	beq	r2,zero,19348 <alt_tick+0x54>
   19338:	d0a04117 	ldw	r2,-32508(gp)
   1933c:	1000021e 	bne	r2,zero,19348 <alt_tick+0x54>
    {
      alarm->rollover = 0;
   19340:	e0bffd17 	ldw	r2,-12(fp)
   19344:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   19348:	e0bffd17 	ldw	r2,-12(fp)
   1934c:	10800217 	ldw	r2,8(r2)
   19350:	d0e04117 	ldw	r3,-32508(gp)
   19354:	18801d36 	bltu	r3,r2,193cc <alt_tick+0xd8>
   19358:	e0bffd17 	ldw	r2,-12(fp)
   1935c:	10800403 	ldbu	r2,16(r2)
   19360:	10803fcc 	andi	r2,r2,255
   19364:	1000191e 	bne	r2,zero,193cc <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
   19368:	e0bffd17 	ldw	r2,-12(fp)
   1936c:	10800317 	ldw	r2,12(r2)
   19370:	e0fffd17 	ldw	r3,-12(fp)
   19374:	18c00517 	ldw	r3,20(r3)
   19378:	1809883a 	mov	r4,r3
   1937c:	103ee83a 	callr	r2
   19380:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   19384:	e0bfff17 	ldw	r2,-4(fp)
   19388:	1000031e 	bne	r2,zero,19398 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
   1938c:	e13ffd17 	ldw	r4,-12(fp)
   19390:	00192580 	call	19258 <alt_alarm_stop>
   19394:	00000d06 	br	193cc <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
   19398:	e0bffd17 	ldw	r2,-12(fp)
   1939c:	10c00217 	ldw	r3,8(r2)
   193a0:	e0bfff17 	ldw	r2,-4(fp)
   193a4:	1887883a 	add	r3,r3,r2
   193a8:	e0bffd17 	ldw	r2,-12(fp)
   193ac:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   193b0:	e0bffd17 	ldw	r2,-12(fp)
   193b4:	10c00217 	ldw	r3,8(r2)
   193b8:	d0a04117 	ldw	r2,-32508(gp)
   193bc:	1880032e 	bgeu	r3,r2,193cc <alt_tick+0xd8>
        {
          alarm->rollover = 1;
   193c0:	e0bffd17 	ldw	r2,-12(fp)
   193c4:	00c00044 	movi	r3,1
   193c8:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
   193cc:	e0bffe17 	ldw	r2,-8(fp)
   193d0:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   193d4:	e0fffd17 	ldw	r3,-12(fp)
   193d8:	d0a01504 	addi	r2,gp,-32684
   193dc:	18bfcf1e 	bne	r3,r2,1931c <__alt_data_end+0xf001931c>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
   193e0:	0001883a 	nop
}
   193e4:	0001883a 	nop
   193e8:	e037883a 	mov	sp,fp
   193ec:	dfc00117 	ldw	ra,4(sp)
   193f0:	df000017 	ldw	fp,0(sp)
   193f4:	dec00204 	addi	sp,sp,8
   193f8:	f800283a 	ret

000193fc <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
   193fc:	defffd04 	addi	sp,sp,-12
   19400:	dfc00215 	stw	ra,8(sp)
   19404:	df000115 	stw	fp,4(sp)
   19408:	df000104 	addi	fp,sp,4
   1940c:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
   19410:	e13fff17 	ldw	r4,-4(fp)
   19414:	0019d0c0 	call	19d0c <alt_busy_sleep>
}
   19418:	e037883a 	mov	sp,fp
   1941c:	dfc00117 	ldw	ra,4(sp)
   19420:	df000017 	ldw	fp,0(sp)
   19424:	dec00204 	addi	sp,sp,8
   19428:	f800283a 	ret

0001942c <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
   1942c:	deffff04 	addi	sp,sp,-4
   19430:	df000015 	stw	fp,0(sp)
   19434:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   19438:	000170fa 	wrctl	ienable,zero
}
   1943c:	0001883a 	nop
   19440:	e037883a 	mov	sp,fp
   19444:	df000017 	ldw	fp,0(sp)
   19448:	dec00104 	addi	sp,sp,4
   1944c:	f800283a 	ret

00019450 <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   19450:	defff704 	addi	sp,sp,-36
   19454:	dfc00815 	stw	ra,32(sp)
   19458:	df000715 	stw	fp,28(sp)
   1945c:	df000704 	addi	fp,sp,28
   19460:	e13ffc15 	stw	r4,-16(fp)
   19464:	e17ffd15 	stw	r5,-12(fp)
   19468:	e1bffe15 	stw	r6,-8(fp)
   1946c:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   19470:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   19474:	e0bffc17 	ldw	r2,-16(fp)
   19478:	e0bffb15 	stw	r2,-20(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   1947c:	008000b4 	movhi	r2,2
   19480:	10a5f904 	addi	r2,r2,-26652
   19484:	d8800015 	stw	r2,0(sp)
   19488:	e1c00217 	ldw	r7,8(fp)
   1948c:	e1bfff17 	ldw	r6,-4(fp)
   19490:	e17ffe17 	ldw	r5,-8(fp)
   19494:	e13ffb17 	ldw	r4,-20(fp)
   19498:	00137cc0 	call	137cc <alt_flash_program_block>
   1949c:	e0bffa15 	stw	r2,-24(fp)
                                    alt_write_word_amd);
  return ret_code;
   194a0:	e0bffa17 	ldw	r2,-24(fp)
}
   194a4:	e037883a 	mov	sp,fp
   194a8:	dfc00117 	ldw	ra,4(sp)
   194ac:	df000017 	ldw	fp,0(sp)
   194b0:	dec00204 	addi	sp,sp,8
   194b4:	f800283a 	ret

000194b8 <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
   194b8:	defff804 	addi	sp,sp,-32
   194bc:	dfc00715 	stw	ra,28(sp)
   194c0:	df000615 	stw	fp,24(sp)
   194c4:	df000604 	addi	fp,sp,24
   194c8:	e13ffe15 	stw	r4,-8(fp)
   194cc:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   194d0:	e03ffa15 	stw	zero,-24(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   194d4:	e0bffe17 	ldw	r2,-8(fp)
   194d8:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   194dc:	e0bffc17 	ldw	r2,-16(fp)
   194e0:	10803417 	ldw	r2,208(r2)
   194e4:	e0fffc17 	ldw	r3,-16(fp)
   194e8:	18c00a17 	ldw	r3,40(r3)
   194ec:	01802a84 	movi	r6,170
   194f0:	01415544 	movi	r5,1365
   194f4:	1809883a 	mov	r4,r3
   194f8:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   194fc:	e0bffc17 	ldw	r2,-16(fp)
   19500:	10803417 	ldw	r2,208(r2)
   19504:	e0fffc17 	ldw	r3,-16(fp)
   19508:	18c00a17 	ldw	r3,40(r3)
   1950c:	01801544 	movi	r6,85
   19510:	0140aa84 	movi	r5,682
   19514:	1809883a 	mov	r4,r3
   19518:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
   1951c:	e0bffc17 	ldw	r2,-16(fp)
   19520:	10803417 	ldw	r2,208(r2)
   19524:	e0fffc17 	ldw	r3,-16(fp)
   19528:	18c00a17 	ldw	r3,40(r3)
   1952c:	01802004 	movi	r6,128
   19530:	01415544 	movi	r5,1365
   19534:	1809883a 	mov	r4,r3
   19538:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   1953c:	e0bffc17 	ldw	r2,-16(fp)
   19540:	10803417 	ldw	r2,208(r2)
   19544:	e0fffc17 	ldw	r3,-16(fp)
   19548:	18c00a17 	ldw	r3,40(r3)
   1954c:	01802a84 	movi	r6,170
   19550:	01415544 	movi	r5,1365
   19554:	1809883a 	mov	r4,r3
   19558:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   1955c:	e0bffc17 	ldw	r2,-16(fp)
   19560:	10803417 	ldw	r2,208(r2)
   19564:	e0fffc17 	ldw	r3,-16(fp)
   19568:	18c00a17 	ldw	r3,40(r3)
   1956c:	01801544 	movi	r6,85
   19570:	0140aa84 	movi	r5,682
   19574:	1809883a 	mov	r4,r3
   19578:	103ee83a 	callr	r2

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
   1957c:	e0bffc17 	ldw	r2,-16(fp)
   19580:	10803617 	ldw	r2,216(r2)
   19584:	e0fffc17 	ldw	r3,-16(fp)
   19588:	19000a17 	ldw	r4,40(r3)
   1958c:	e0ffff17 	ldw	r3,-4(fp)
   19590:	20c7883a 	add	r3,r4,r3
   19594:	01400c04 	movi	r5,48
   19598:	1809883a 	mov	r4,r3
   1959c:	103ee83a 	callr	r2

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
   195a0:	0109c404 	movi	r4,10000
   195a4:	00193fc0 	call	193fc <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
   195a8:	00800c84 	movi	r2,50
   195ac:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   195b0:	e0bffc17 	ldw	r2,-16(fp)
   195b4:	10c00a17 	ldw	r3,40(r2)
   195b8:	e0bfff17 	ldw	r2,-4(fp)
   195bc:	1885883a 	add	r2,r3,r2
   195c0:	10800023 	ldbuio	r2,0(r2)
   195c4:	10803fcc 	andi	r2,r2,255
   195c8:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
   195cc:	0100fa04 	movi	r4,1000
   195d0:	00193fc0 	call	193fc <usleep>
    timeout--;
   195d4:	e0bffb17 	ldw	r2,-20(fp)
   195d8:	10bfffc4 	addi	r2,r2,-1
   195dc:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
   195e0:	e0bffd03 	ldbu	r2,-12(fp)
   195e4:	10803fcc 	andi	r2,r2,255
   195e8:	1080020c 	andi	r2,r2,8
   195ec:	1000021e 	bne	r2,zero,195f8 <alt_erase_block_amd+0x140>
   195f0:	e0bffb17 	ldw	r2,-20(fp)
   195f4:	00bfee16 	blt	zero,r2,195b0 <__alt_data_end+0xf00195b0>


  timeout = flash->erase_timeout;
   195f8:	e0bffc17 	ldw	r2,-16(fp)
   195fc:	10803217 	ldw	r2,200(r2)
   19600:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   19604:	00001506 	br	1965c <alt_erase_block_amd+0x1a4>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   19608:	e0bffc17 	ldw	r2,-16(fp)
   1960c:	10c00a17 	ldw	r3,40(r2)
   19610:	e0bfff17 	ldw	r2,-4(fp)
   19614:	1885883a 	add	r2,r3,r2
   19618:	10800023 	ldbuio	r2,0(r2)
   1961c:	10803fcc 	andi	r2,r2,255
   19620:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
   19624:	e0bffd03 	ldbu	r2,-12(fp)
   19628:	10803fcc 	andi	r2,r2,255
   1962c:	1080201c 	xori	r2,r2,128
   19630:	10bfe004 	addi	r2,r2,-128
   19634:	10000b16 	blt	r2,zero,19664 <alt_erase_block_amd+0x1ac>
   19638:	e0bffd03 	ldbu	r2,-12(fp)
   1963c:	10803fcc 	andi	r2,r2,255
   19640:	1080080c 	andi	r2,r2,32
   19644:	1000071e 	bne	r2,zero,19664 <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
   19648:	0100fa04 	movi	r4,1000
   1964c:	00193fc0 	call	193fc <usleep>
    timeout -= 1000;
   19650:	e0bffb17 	ldw	r2,-20(fp)
   19654:	10bf0604 	addi	r2,r2,-1000
   19658:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   1965c:	e0bffb17 	ldw	r2,-20(fp)
   19660:	00bfe916 	blt	zero,r2,19608 <__alt_data_end+0xf0019608>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
   19664:	e0bffb17 	ldw	r2,-20(fp)
   19668:	00800316 	blt	zero,r2,19678 <alt_erase_block_amd+0x1c0>
  {
    ret_code = -ETIMEDOUT;
   1966c:	00bfe304 	movi	r2,-116
   19670:	e0bffa15 	stw	r2,-24(fp)
   19674:	00000e06 	br	196b0 <alt_erase_block_amd+0x1f8>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   19678:	e0bffc17 	ldw	r2,-16(fp)
   1967c:	10c00a17 	ldw	r3,40(r2)
   19680:	e0bfff17 	ldw	r2,-4(fp)
   19684:	1885883a 	add	r2,r3,r2
   19688:	10800023 	ldbuio	r2,0(r2)
   1968c:	10803fcc 	andi	r2,r2,255
   19690:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
   19694:	e0bffd03 	ldbu	r2,-12(fp)
   19698:	10803fcc 	andi	r2,r2,255
   1969c:	1080201c 	xori	r2,r2,128
   196a0:	10bfe004 	addi	r2,r2,-128
   196a4:	10000216 	blt	r2,zero,196b0 <alt_erase_block_amd+0x1f8>
    {
      ret_code = -EIO;
   196a8:	00bffec4 	movi	r2,-5
   196ac:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  
  return ret_code;
   196b0:	e0bffa17 	ldw	r2,-24(fp)
}
   196b4:	e037883a 	mov	sp,fp
   196b8:	dfc00117 	ldw	ra,4(sp)
   196bc:	df000017 	ldw	fp,0(sp)
   196c0:	dec00204 	addi	sp,sp,8
   196c4:	f800283a 	ret

000196c8 <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
   196c8:	defff804 	addi	sp,sp,-32
   196cc:	dfc00715 	stw	ra,28(sp)
   196d0:	df000615 	stw	fp,24(sp)
   196d4:	df000604 	addi	fp,sp,24
   196d8:	e13ffd15 	stw	r4,-12(fp)
   196dc:	e17ffe15 	stw	r5,-8(fp)
   196e0:	3005883a 	mov	r2,r6
   196e4:	e0bfff05 	stb	r2,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
   196e8:	e0bffd17 	ldw	r2,-12(fp)
   196ec:	10803117 	ldw	r2,196(r2)
   196f0:	10801924 	muli	r2,r2,100
   196f4:	e0bffa15 	stw	r2,-24(fp)
  int ret_code = 0;
   196f8:	e03ffb15 	stw	zero,-20(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
   196fc:	e0bffd17 	ldw	r2,-12(fp)
   19700:	10c00a17 	ldw	r3,40(r2)
   19704:	e0bffe17 	ldw	r2,-8(fp)
   19708:	1885883a 	add	r2,r3,r2
   1970c:	10800023 	ldbuio	r2,0(r2)
   19710:	10803fcc 	andi	r2,r2,255
   19714:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
   19718:	00001606 	br	19774 <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   1971c:	e0bffc03 	ldbu	r2,-16(fp)
   19720:	10c03fcc 	andi	r3,r2,255
   19724:	e0bfff03 	ldbu	r2,-4(fp)
   19728:	1884f03a 	xor	r2,r3,r2
   1972c:	1080200c 	andi	r2,r2,128
   19730:	10001226 	beq	r2,zero,1977c <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
   19734:	e0bffc03 	ldbu	r2,-16(fp)
   19738:	10803fcc 	andi	r2,r2,255
   1973c:	1080080c 	andi	r2,r2,32
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   19740:	10000e1e 	bne	r2,zero,1977c <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
   19744:	01000044 	movi	r4,1
   19748:	00193fc0 	call	193fc <usleep>
    timeout--;
   1974c:	e0bffa17 	ldw	r2,-24(fp)
   19750:	10bfffc4 	addi	r2,r2,-1
   19754:	e0bffa15 	stw	r2,-24(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   19758:	e0bffd17 	ldw	r2,-12(fp)
   1975c:	10c00a17 	ldw	r3,40(r2)
   19760:	e0bffe17 	ldw	r2,-8(fp)
   19764:	1885883a 	add	r2,r3,r2
   19768:	10800023 	ldbuio	r2,0(r2)
   1976c:	10803fcc 	andi	r2,r2,255
   19770:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
   19774:	e0bffa17 	ldw	r2,-24(fp)
   19778:	00bfe816 	blt	zero,r2,1971c <__alt_data_end+0xf001971c>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
   1977c:	e0bffa17 	ldw	r2,-24(fp)
   19780:	1000031e 	bne	r2,zero,19790 <alt_wait_for_command_to_complete_amd+0xc8>
  {
    ret_code = -ETIMEDOUT;
   19784:	00bfe304 	movi	r2,-116
   19788:	e0bffb15 	stw	r2,-20(fp)
   1978c:	00000f06 	br	197cc <alt_wait_for_command_to_complete_amd+0x104>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   19790:	e0bffd17 	ldw	r2,-12(fp)
   19794:	10c00a17 	ldw	r3,40(r2)
   19798:	e0bffe17 	ldw	r2,-8(fp)
   1979c:	1885883a 	add	r2,r3,r2
   197a0:	10800023 	ldbuio	r2,0(r2)
   197a4:	10803fcc 	andi	r2,r2,255
   197a8:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
   197ac:	e0bffc03 	ldbu	r2,-16(fp)
   197b0:	10c03fcc 	andi	r3,r2,255
   197b4:	e0bfff03 	ldbu	r2,-4(fp)
   197b8:	1884f03a 	xor	r2,r3,r2
   197bc:	1080200c 	andi	r2,r2,128
   197c0:	10000226 	beq	r2,zero,197cc <alt_wait_for_command_to_complete_amd+0x104>
    {
      ret_code = -EIO;
   197c4:	00bffec4 	movi	r2,-5
   197c8:	e0bffb15 	stw	r2,-20(fp)
    }
  }    
  return ret_code;
   197cc:	e0bffb17 	ldw	r2,-20(fp)
}
   197d0:	e037883a 	mov	sp,fp
   197d4:	dfc00117 	ldw	ra,4(sp)
   197d8:	df000017 	ldw	fp,0(sp)
   197dc:	dec00204 	addi	sp,sp,8
   197e0:	f800283a 	ret

000197e4 <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
   197e4:	defff904 	addi	sp,sp,-28
   197e8:	dfc00615 	stw	ra,24(sp)
   197ec:	df000515 	stw	fp,20(sp)
   197f0:	df000504 	addi	fp,sp,20
   197f4:	e13ffd15 	stw	r4,-12(fp)
   197f8:	e17ffe15 	stw	r5,-8(fp)
   197fc:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   19800:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   19804:	e0bffd17 	ldw	r2,-12(fp)
   19808:	10803417 	ldw	r2,208(r2)
   1980c:	e0fffd17 	ldw	r3,-12(fp)
   19810:	18c00a17 	ldw	r3,40(r3)
   19814:	01802a84 	movi	r6,170
   19818:	01415544 	movi	r5,1365
   1981c:	1809883a 	mov	r4,r3
   19820:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   19824:	e0bffd17 	ldw	r2,-12(fp)
   19828:	10803417 	ldw	r2,208(r2)
   1982c:	e0fffd17 	ldw	r3,-12(fp)
   19830:	18c00a17 	ldw	r3,40(r3)
   19834:	01801544 	movi	r6,85
   19838:	0140aa84 	movi	r5,682
   1983c:	1809883a 	mov	r4,r3
   19840:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
   19844:	e0bffd17 	ldw	r2,-12(fp)
   19848:	10803417 	ldw	r2,208(r2)
   1984c:	e0fffd17 	ldw	r3,-12(fp)
   19850:	18c00a17 	ldw	r3,40(r3)
   19854:	01802804 	movi	r6,160
   19858:	01415544 	movi	r5,1365
   1985c:	1809883a 	mov	r4,r3
   19860:	103ee83a 	callr	r2
  
  value = *src_addr;
   19864:	e0bfff17 	ldw	r2,-4(fp)
   19868:	10800003 	ldbu	r2,0(r2)
   1986c:	e0bffc05 	stb	r2,-16(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
   19870:	e1bfff17 	ldw	r6,-4(fp)
   19874:	e17ffe17 	ldw	r5,-8(fp)
   19878:	e13ffd17 	ldw	r4,-12(fp)
   1987c:	00136700 	call	13670 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
   19880:	e0bffc03 	ldbu	r2,-16(fp)
   19884:	100d883a 	mov	r6,r2
   19888:	e17ffe17 	ldw	r5,-8(fp)
   1988c:	e13ffd17 	ldw	r4,-12(fp)
   19890:	00196c80 	call	196c8 <alt_wait_for_command_to_complete_amd>
   19894:	e0bffb15 	stw	r2,-20(fp)
                                                  offset,
                                                  value);
  return ret_code;
   19898:	e0bffb17 	ldw	r2,-20(fp)
  
}
   1989c:	e037883a 	mov	sp,fp
   198a0:	dfc00117 	ldw	ra,4(sp)
   198a4:	df000017 	ldw	fp,0(sp)
   198a8:	dec00204 	addi	sp,sp,8
   198ac:	f800283a 	ret

000198b0 <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   198b0:	defff704 	addi	sp,sp,-36
   198b4:	dfc00815 	stw	ra,32(sp)
   198b8:	df000715 	stw	fp,28(sp)
   198bc:	df000704 	addi	fp,sp,28
   198c0:	e13ffc15 	stw	r4,-16(fp)
   198c4:	e17ffd15 	stw	r5,-12(fp)
   198c8:	e1bffe15 	stw	r6,-8(fp)
   198cc:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   198d0:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   198d4:	e0bffc17 	ldw	r2,-16(fp)
   198d8:	e0bffb15 	stw	r2,-20(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   198dc:	e17ffd17 	ldw	r5,-12(fp)
   198e0:	e13ffb17 	ldw	r4,-20(fp)
   198e4:	0019abc0 	call	19abc <alt_unlock_block_intel>
   198e8:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   198ec:	e0bffa17 	ldw	r2,-24(fp)
   198f0:	1000091e 	bne	r2,zero,19918 <alt_program_intel+0x68>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   198f4:	008000b4 	movhi	r2,2
   198f8:	10a70e04 	addi	r2,r2,-25544
   198fc:	d8800015 	stw	r2,0(sp)
   19900:	e1c00217 	ldw	r7,8(fp)
   19904:	e1bfff17 	ldw	r6,-4(fp)
   19908:	e17ffe17 	ldw	r5,-8(fp)
   1990c:	e13ffb17 	ldw	r4,-20(fp)
   19910:	00137cc0 	call	137cc <alt_flash_program_block>
   19914:	e0bffa15 	stw	r2,-24(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
   19918:	e0bffa17 	ldw	r2,-24(fp)
}
   1991c:	e037883a 	mov	sp,fp
   19920:	dfc00117 	ldw	ra,4(sp)
   19924:	df000017 	ldw	fp,0(sp)
   19928:	dec00204 	addi	sp,sp,8
   1992c:	f800283a 	ret

00019930 <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
   19930:	defff804 	addi	sp,sp,-32
   19934:	dfc00715 	stw	ra,28(sp)
   19938:	df000615 	stw	fp,24(sp)
   1993c:	df000604 	addi	fp,sp,24
   19940:	e13ffe15 	stw	r4,-8(fp)
   19944:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   19948:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1994c:	e0bffe17 	ldw	r2,-8(fp)
   19950:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
   19954:	e0bffc17 	ldw	r2,-16(fp)
   19958:	10803217 	ldw	r2,200(r2)
   1995c:	e0bffb15 	stw	r2,-20(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   19960:	e17fff17 	ldw	r5,-4(fp)
   19964:	e13ffc17 	ldw	r4,-16(fp)
   19968:	0019abc0 	call	19abc <alt_unlock_block_intel>
   1996c:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   19970:	e0bffa17 	ldw	r2,-24(fp)
   19974:	10004b1e 	bne	r2,zero,19aa4 <alt_erase_block_intel+0x174>
  {

    /* Clear status priort to erase operation */   
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x50);
   19978:	e0bffc17 	ldw	r2,-16(fp)
   1997c:	10803617 	ldw	r2,216(r2)
   19980:	e0fffc17 	ldw	r3,-16(fp)
   19984:	19000a17 	ldw	r4,40(r3)
   19988:	e0ffff17 	ldw	r3,-4(fp)
   1998c:	20c7883a 	add	r3,r4,r3
   19990:	01401404 	movi	r5,80
   19994:	1809883a 	mov	r4,r3
   19998:	103ee83a 	callr	r2
    
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
   1999c:	e0bffc17 	ldw	r2,-16(fp)
   199a0:	10803617 	ldw	r2,216(r2)
   199a4:	e0fffc17 	ldw	r3,-16(fp)
   199a8:	19000a17 	ldw	r4,40(r3)
   199ac:	e0ffff17 	ldw	r3,-4(fp)
   199b0:	20c7883a 	add	r3,r4,r3
   199b4:	01400804 	movi	r5,32
   199b8:	1809883a 	mov	r4,r3
   199bc:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   199c0:	e0bffc17 	ldw	r2,-16(fp)
   199c4:	10803617 	ldw	r2,216(r2)
   199c8:	e0fffc17 	ldw	r3,-16(fp)
   199cc:	19000a17 	ldw	r4,40(r3)
   199d0:	e0ffff17 	ldw	r3,-4(fp)
   199d4:	20c7883a 	add	r3,r4,r3
   199d8:	01403404 	movi	r5,208
   199dc:	1809883a 	mov	r4,r3
   199e0:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   199e4:	e0bffc17 	ldw	r2,-16(fp)
   199e8:	10c00a17 	ldw	r3,40(r2)
   199ec:	e0bfff17 	ldw	r2,-4(fp)
   199f0:	1885883a 	add	r2,r3,r2
   199f4:	10800023 	ldbuio	r2,0(r2)
   199f8:	10803fcc 	andi	r2,r2,255
   199fc:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   19a00:	e0bffd03 	ldbu	r2,-12(fp)
   19a04:	10803fcc 	andi	r2,r2,255
   19a08:	1080201c 	xori	r2,r2,128
   19a0c:	10bfe004 	addi	r2,r2,-128
   19a10:	10000816 	blt	r2,zero,19a34 <alt_erase_block_intel+0x104>
      {
        break;
      }
      usleep(1000);
   19a14:	0100fa04 	movi	r4,1000
   19a18:	00193fc0 	call	193fc <usleep>
      timeout -= 1000;
   19a1c:	e0bffb17 	ldw	r2,-20(fp)
   19a20:	10bf0604 	addi	r2,r2,-1000
   19a24:	e0bffb15 	stw	r2,-20(fp)
    }while(timeout > 0);
   19a28:	e0bffb17 	ldw	r2,-20(fp)
   19a2c:	00bfed16 	blt	zero,r2,199e4 <__alt_data_end+0xf00199e4>
   19a30:	00000106 	br	19a38 <alt_erase_block_intel+0x108>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   19a34:	0001883a 	nop
      }
      usleep(1000);
      timeout -= 1000;
    }while(timeout > 0);
    
    if (timeout <= 0)
   19a38:	e0bffb17 	ldw	r2,-20(fp)
   19a3c:	00800316 	blt	zero,r2,19a4c <alt_erase_block_intel+0x11c>
    {
      ret_code = -ETIMEDOUT;
   19a40:	00bfe304 	movi	r2,-116
   19a44:	e0bffa15 	stw	r2,-24(fp)
   19a48:	00000d06 	br	19a80 <alt_erase_block_intel+0x150>
    }
    else if (status & 0x7f)
   19a4c:	e0bffd03 	ldbu	r2,-12(fp)
   19a50:	10803fcc 	andi	r2,r2,255
   19a54:	10801fcc 	andi	r2,r2,127
   19a58:	10000926 	beq	r2,zero,19a80 <alt_erase_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   19a5c:	00bffec4 	movi	r2,-5
   19a60:	e0bffa15 	stw	r2,-24(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   19a64:	e0bffc17 	ldw	r2,-16(fp)
   19a68:	10c00a17 	ldw	r3,40(r2)
   19a6c:	e0bfff17 	ldw	r2,-4(fp)
   19a70:	1885883a 	add	r2,r3,r2
   19a74:	10800023 	ldbuio	r2,0(r2)
   19a78:	10803fcc 	andi	r2,r2,255
   19a7c:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   19a80:	e0bffc17 	ldw	r2,-16(fp)
   19a84:	10803617 	ldw	r2,216(r2)
   19a88:	e0fffc17 	ldw	r3,-16(fp)
   19a8c:	19000a17 	ldw	r4,40(r3)
   19a90:	e0ffff17 	ldw	r3,-4(fp)
   19a94:	20c7883a 	add	r3,r4,r3
   19a98:	01403fc4 	movi	r5,255
   19a9c:	1809883a 	mov	r4,r3
   19aa0:	103ee83a 	callr	r2
  }
  
  return ret_code;
   19aa4:	e0bffa17 	ldw	r2,-24(fp)
}
   19aa8:	e037883a 	mov	sp,fp
   19aac:	dfc00117 	ldw	ra,4(sp)
   19ab0:	df000017 	ldw	fp,0(sp)
   19ab4:	dec00204 	addi	sp,sp,8
   19ab8:	f800283a 	ret

00019abc <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
   19abc:	defff904 	addi	sp,sp,-28
   19ac0:	dfc00615 	stw	ra,24(sp)
   19ac4:	df000515 	stw	fp,20(sp)
   19ac8:	df000504 	addi	fp,sp,20
   19acc:	e13ffe15 	stw	r4,-8(fp)
   19ad0:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
   19ad4:	e03ffb15 	stw	zero,-20(fp)
  int timeout = flash->write_timeout * 100;
   19ad8:	e0bffe17 	ldw	r2,-8(fp)
   19adc:	10803117 	ldw	r2,196(r2)
   19ae0:	10801924 	muli	r2,r2,100
   19ae4:	e0bffc15 	stw	r2,-16(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
   19ae8:	e0bffe17 	ldw	r2,-8(fp)
   19aec:	10803617 	ldw	r2,216(r2)
   19af0:	e0fffe17 	ldw	r3,-8(fp)
   19af4:	19000a17 	ldw	r4,40(r3)
   19af8:	e0ffff17 	ldw	r3,-4(fp)
   19afc:	20c7883a 	add	r3,r4,r3
   19b00:	01402404 	movi	r5,144
   19b04:	1809883a 	mov	r4,r3
   19b08:	103ee83a 	callr	r2
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
   19b0c:	e0bffe17 	ldw	r2,-8(fp)
   19b10:	10c00a17 	ldw	r3,40(r2)
   19b14:	e0bfff17 	ldw	r2,-4(fp)
   19b18:	10800104 	addi	r2,r2,4
   19b1c:	1885883a 	add	r2,r3,r2
   19b20:	10800023 	ldbuio	r2,0(r2)
   19b24:	10803fcc 	andi	r2,r2,255
   19b28:	e0bffd05 	stb	r2,-12(fp)
  if (locked & 0x1)
   19b2c:	e0bffd03 	ldbu	r2,-12(fp)
   19b30:	1080004c 	andi	r2,r2,1
   19b34:	10003126 	beq	r2,zero,19bfc <alt_unlock_block_intel+0x140>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
   19b38:	e0bffe17 	ldw	r2,-8(fp)
   19b3c:	10803617 	ldw	r2,216(r2)
   19b40:	e0fffe17 	ldw	r3,-8(fp)
   19b44:	19000a17 	ldw	r4,40(r3)
   19b48:	e0ffff17 	ldw	r3,-4(fp)
   19b4c:	20c7883a 	add	r3,r4,r3
   19b50:	01401804 	movi	r5,96
   19b54:	1809883a 	mov	r4,r3
   19b58:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   19b5c:	e0bffe17 	ldw	r2,-8(fp)
   19b60:	10803617 	ldw	r2,216(r2)
   19b64:	e0fffe17 	ldw	r3,-8(fp)
   19b68:	19000a17 	ldw	r4,40(r3)
   19b6c:	e0ffff17 	ldw	r3,-4(fp)
   19b70:	20c7883a 	add	r3,r4,r3
   19b74:	01403404 	movi	r5,208
   19b78:	1809883a 	mov	r4,r3
   19b7c:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   19b80:	e0bffe17 	ldw	r2,-8(fp)
   19b84:	10c00a17 	ldw	r3,40(r2)
   19b88:	e0bfff17 	ldw	r2,-4(fp)
   19b8c:	1885883a 	add	r2,r3,r2
   19b90:	10800023 	ldbuio	r2,0(r2)
   19b94:	10803fcc 	andi	r2,r2,255
   19b98:	e0bffd45 	stb	r2,-11(fp)
      if (status & 0x80)
   19b9c:	e0bffd43 	ldbu	r2,-11(fp)
   19ba0:	10803fcc 	andi	r2,r2,255
   19ba4:	1080201c 	xori	r2,r2,128
   19ba8:	10bfe004 	addi	r2,r2,-128
   19bac:	10000816 	blt	r2,zero,19bd0 <alt_unlock_block_intel+0x114>
      {
        break;
      }
      timeout--;
   19bb0:	e0bffc17 	ldw	r2,-16(fp)
   19bb4:	10bfffc4 	addi	r2,r2,-1
   19bb8:	e0bffc15 	stw	r2,-16(fp)
      usleep(1);
   19bbc:	01000044 	movi	r4,1
   19bc0:	00193fc0 	call	193fc <usleep>
    }while(timeout > 0);
   19bc4:	e0bffc17 	ldw	r2,-16(fp)
   19bc8:	00bfed16 	blt	zero,r2,19b80 <__alt_data_end+0xf0019b80>
   19bcc:	00000106 	br	19bd4 <alt_unlock_block_intel+0x118>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   19bd0:	0001883a 	nop
      }
      timeout--;
      usleep(1);
    }while(timeout > 0);

    if (timeout == 0)
   19bd4:	e0bffc17 	ldw	r2,-16(fp)
   19bd8:	1000031e 	bne	r2,zero,19be8 <alt_unlock_block_intel+0x12c>
    {
      ret_code = -ETIMEDOUT;
   19bdc:	00bfe304 	movi	r2,-116
   19be0:	e0bffb15 	stw	r2,-20(fp)
   19be4:	00000506 	br	19bfc <alt_unlock_block_intel+0x140>
    }
    else if (status & 0x7f)
   19be8:	e0bffd43 	ldbu	r2,-11(fp)
   19bec:	10801fcc 	andi	r2,r2,127
   19bf0:	10000226 	beq	r2,zero,19bfc <alt_unlock_block_intel+0x140>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   19bf4:	00bffec4 	movi	r2,-5
   19bf8:	e0bffb15 	stw	r2,-20(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   19bfc:	e0bffe17 	ldw	r2,-8(fp)
   19c00:	10803617 	ldw	r2,216(r2)
   19c04:	e0fffe17 	ldw	r3,-8(fp)
   19c08:	19000a17 	ldw	r4,40(r3)
   19c0c:	e0ffff17 	ldw	r3,-4(fp)
   19c10:	20c7883a 	add	r3,r4,r3
   19c14:	01403fc4 	movi	r5,255
   19c18:	1809883a 	mov	r4,r3
   19c1c:	103ee83a 	callr	r2

  return ret_code;
   19c20:	e0bffb17 	ldw	r2,-20(fp)
}
   19c24:	e037883a 	mov	sp,fp
   19c28:	dfc00117 	ldw	ra,4(sp)
   19c2c:	df000017 	ldw	fp,0(sp)
   19c30:	dec00204 	addi	sp,sp,8
   19c34:	f800283a 	ret

00019c38 <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
   19c38:	defff904 	addi	sp,sp,-28
   19c3c:	dfc00615 	stw	ra,24(sp)
   19c40:	df000515 	stw	fp,20(sp)
   19c44:	df000504 	addi	fp,sp,20
   19c48:	e13ffd15 	stw	r4,-12(fp)
   19c4c:	e17ffe15 	stw	r5,-8(fp)
   19c50:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   19c54:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
   19c58:	e0bffd17 	ldw	r2,-12(fp)
   19c5c:	10803617 	ldw	r2,216(r2)
   19c60:	e0fffd17 	ldw	r3,-12(fp)
   19c64:	19000a17 	ldw	r4,40(r3)
   19c68:	e0fffe17 	ldw	r3,-8(fp)
   19c6c:	20c7883a 	add	r3,r4,r3
   19c70:	01401004 	movi	r5,64
   19c74:	1809883a 	mov	r4,r3
   19c78:	103ee83a 	callr	r2
  alt_write_value_to_flash(flash, offset, src_addr);
   19c7c:	e1bfff17 	ldw	r6,-4(fp)
   19c80:	e17ffe17 	ldw	r5,-8(fp)
   19c84:	e13ffd17 	ldw	r4,-12(fp)
   19c88:	00136700 	call	13670 <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
   19c8c:	e0bffd17 	ldw	r2,-12(fp)
   19c90:	10c00a17 	ldw	r3,40(r2)
   19c94:	e0bffe17 	ldw	r2,-8(fp)
   19c98:	1885883a 	add	r2,r3,r2
   19c9c:	10800023 	ldbuio	r2,0(r2)
   19ca0:	10803fcc 	andi	r2,r2,255
   19ca4:	e0bffc05 	stb	r2,-16(fp)
  }while(!(status & 0x80));
   19ca8:	e0bffc03 	ldbu	r2,-16(fp)
   19cac:	10803fcc 	andi	r2,r2,255
   19cb0:	1080201c 	xori	r2,r2,128
   19cb4:	10bfe004 	addi	r2,r2,-128
   19cb8:	103ff40e 	bge	r2,zero,19c8c <__alt_data_end+0xf0019c8c>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
   19cbc:	e0bffc03 	ldbu	r2,-16(fp)
   19cc0:	10801fcc 	andi	r2,r2,127
   19cc4:	10000226 	beq	r2,zero,19cd0 <alt_write_word_intel+0x98>
  {
    ret_code = -EIO;
   19cc8:	00bffec4 	movi	r2,-5
   19ccc:	e0bffb15 	stw	r2,-20(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
   19cd0:	e0bffd17 	ldw	r2,-12(fp)
   19cd4:	10803617 	ldw	r2,216(r2)
   19cd8:	e0fffd17 	ldw	r3,-12(fp)
   19cdc:	19000a17 	ldw	r4,40(r3)
   19ce0:	e0fffe17 	ldw	r3,-8(fp)
   19ce4:	20c7883a 	add	r3,r4,r3
   19ce8:	01403fc4 	movi	r5,255
   19cec:	1809883a 	mov	r4,r3
   19cf0:	103ee83a 	callr	r2
  
  return ret_code;
   19cf4:	e0bffb17 	ldw	r2,-20(fp)
}
   19cf8:	e037883a 	mov	sp,fp
   19cfc:	dfc00117 	ldw	ra,4(sp)
   19d00:	df000017 	ldw	fp,0(sp)
   19d04:	dec00204 	addi	sp,sp,8
   19d08:	f800283a 	ret

00019d0c <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
   19d0c:	defffb04 	addi	sp,sp,-20
   19d10:	df000415 	stw	fp,16(sp)
   19d14:	df000404 	addi	fp,sp,16
   19d18:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
   19d1c:	008000c4 	movi	r2,3
   19d20:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
   19d24:	e0fffd17 	ldw	r3,-12(fp)
   19d28:	008003f4 	movhi	r2,15
   19d2c:	10909004 	addi	r2,r2,16960
   19d30:	1887383a 	mul	r3,r3,r2
   19d34:	00817db4 	movhi	r2,1526
   19d38:	10b84004 	addi	r2,r2,-7936
   19d3c:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
   19d40:	00a00034 	movhi	r2,32768
   19d44:	10bfffc4 	addi	r2,r2,-1
   19d48:	10c5203a 	divu	r2,r2,r3
   19d4c:	e0ffff17 	ldw	r3,-4(fp)
   19d50:	1885203a 	divu	r2,r3,r2
   19d54:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
   19d58:	e0bffe17 	ldw	r2,-8(fp)
   19d5c:	10002526 	beq	r2,zero,19df4 <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
   19d60:	e03ffc15 	stw	zero,-16(fp)
   19d64:	00001406 	br	19db8 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
   19d68:	00a00034 	movhi	r2,32768
   19d6c:	10bfffc4 	addi	r2,r2,-1
   19d70:	10bfffc4 	addi	r2,r2,-1
   19d74:	103ffe1e 	bne	r2,zero,19d70 <__alt_data_end+0xf0019d70>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
   19d78:	e0fffd17 	ldw	r3,-12(fp)
   19d7c:	008003f4 	movhi	r2,15
   19d80:	10909004 	addi	r2,r2,16960
   19d84:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
   19d88:	00817db4 	movhi	r2,1526
   19d8c:	10b84004 	addi	r2,r2,-7936
   19d90:	10c7203a 	divu	r3,r2,r3
   19d94:	00a00034 	movhi	r2,32768
   19d98:	10bfffc4 	addi	r2,r2,-1
   19d9c:	10c5203a 	divu	r2,r2,r3
   19da0:	e0ffff17 	ldw	r3,-4(fp)
   19da4:	1885c83a 	sub	r2,r3,r2
   19da8:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
   19dac:	e0bffc17 	ldw	r2,-16(fp)
   19db0:	10800044 	addi	r2,r2,1
   19db4:	e0bffc15 	stw	r2,-16(fp)
   19db8:	e0fffc17 	ldw	r3,-16(fp)
   19dbc:	e0bffe17 	ldw	r2,-8(fp)
   19dc0:	18bfe916 	blt	r3,r2,19d68 <__alt_data_end+0xf0019d68>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   19dc4:	e0fffd17 	ldw	r3,-12(fp)
   19dc8:	008003f4 	movhi	r2,15
   19dcc:	10909004 	addi	r2,r2,16960
   19dd0:	1887383a 	mul	r3,r3,r2
   19dd4:	00817db4 	movhi	r2,1526
   19dd8:	10b84004 	addi	r2,r2,-7936
   19ddc:	10c7203a 	divu	r3,r2,r3
   19de0:	e0bfff17 	ldw	r2,-4(fp)
   19de4:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   19de8:	10bfffc4 	addi	r2,r2,-1
   19dec:	103ffe1e 	bne	r2,zero,19de8 <__alt_data_end+0xf0019de8>
   19df0:	00000b06 	br	19e20 <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   19df4:	e0fffd17 	ldw	r3,-12(fp)
   19df8:	008003f4 	movhi	r2,15
   19dfc:	10909004 	addi	r2,r2,16960
   19e00:	1887383a 	mul	r3,r3,r2
   19e04:	00817db4 	movhi	r2,1526
   19e08:	10b84004 	addi	r2,r2,-7936
   19e0c:	10c7203a 	divu	r3,r2,r3
   19e10:	e0bfff17 	ldw	r2,-4(fp)
   19e14:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   19e18:	10bfffc4 	addi	r2,r2,-1
   19e1c:	00bffe16 	blt	zero,r2,19e18 <__alt_data_end+0xf0019e18>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
   19e20:	0005883a 	mov	r2,zero
}
   19e24:	e037883a 	mov	sp,fp
   19e28:	df000017 	ldw	fp,0(sp)
   19e2c:	dec00104 	addi	sp,sp,4
   19e30:	f800283a 	ret

00019e34 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   19e34:	defffb04 	addi	sp,sp,-20
   19e38:	dfc00415 	stw	ra,16(sp)
   19e3c:	df000315 	stw	fp,12(sp)
   19e40:	df000304 	addi	fp,sp,12
   19e44:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   19e48:	d0a00a17 	ldw	r2,-32728(gp)
   19e4c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   19e50:	00003106 	br	19f18 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
   19e54:	e0bffd17 	ldw	r2,-12(fp)
   19e58:	10800217 	ldw	r2,8(r2)
   19e5c:	1009883a 	mov	r4,r2
   19e60:	00086840 	call	8684 <strlen>
   19e64:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
   19e68:	e0bffd17 	ldw	r2,-12(fp)
   19e6c:	10c00217 	ldw	r3,8(r2)
   19e70:	e0bffe17 	ldw	r2,-8(fp)
   19e74:	10bfffc4 	addi	r2,r2,-1
   19e78:	1885883a 	add	r2,r3,r2
   19e7c:	10800003 	ldbu	r2,0(r2)
   19e80:	10803fcc 	andi	r2,r2,255
   19e84:	1080201c 	xori	r2,r2,128
   19e88:	10bfe004 	addi	r2,r2,-128
   19e8c:	10800bd8 	cmpnei	r2,r2,47
   19e90:	1000031e 	bne	r2,zero,19ea0 <alt_find_file+0x6c>
    {
      len -= 1;
   19e94:	e0bffe17 	ldw	r2,-8(fp)
   19e98:	10bfffc4 	addi	r2,r2,-1
   19e9c:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   19ea0:	e0bffe17 	ldw	r2,-8(fp)
   19ea4:	e0ffff17 	ldw	r3,-4(fp)
   19ea8:	1885883a 	add	r2,r3,r2
   19eac:	10800003 	ldbu	r2,0(r2)
   19eb0:	10803fcc 	andi	r2,r2,255
   19eb4:	1080201c 	xori	r2,r2,128
   19eb8:	10bfe004 	addi	r2,r2,-128
   19ebc:	10800be0 	cmpeqi	r2,r2,47
   19ec0:	1000081e 	bne	r2,zero,19ee4 <alt_find_file+0xb0>
   19ec4:	e0bffe17 	ldw	r2,-8(fp)
   19ec8:	e0ffff17 	ldw	r3,-4(fp)
   19ecc:	1885883a 	add	r2,r3,r2
   19ed0:	10800003 	ldbu	r2,0(r2)
   19ed4:	10803fcc 	andi	r2,r2,255
   19ed8:	1080201c 	xori	r2,r2,128
   19edc:	10bfe004 	addi	r2,r2,-128
   19ee0:	10000a1e 	bne	r2,zero,19f0c <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
   19ee4:	e0bffd17 	ldw	r2,-12(fp)
   19ee8:	10800217 	ldw	r2,8(r2)
   19eec:	e0fffe17 	ldw	r3,-8(fp)
   19ef0:	180d883a 	mov	r6,r3
   19ef4:	e17fff17 	ldw	r5,-4(fp)
   19ef8:	1009883a 	mov	r4,r2
   19efc:	00082580 	call	8258 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   19f00:	1000021e 	bne	r2,zero,19f0c <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   19f04:	e0bffd17 	ldw	r2,-12(fp)
   19f08:	00000706 	br	19f28 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
   19f0c:	e0bffd17 	ldw	r2,-12(fp)
   19f10:	10800017 	ldw	r2,0(r2)
   19f14:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   19f18:	e0fffd17 	ldw	r3,-12(fp)
   19f1c:	d0a00a04 	addi	r2,gp,-32728
   19f20:	18bfcc1e 	bne	r3,r2,19e54 <__alt_data_end+0xf0019e54>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   19f24:	0005883a 	mov	r2,zero
}
   19f28:	e037883a 	mov	sp,fp
   19f2c:	dfc00117 	ldw	ra,4(sp)
   19f30:	df000017 	ldw	fp,0(sp)
   19f34:	dec00204 	addi	sp,sp,8
   19f38:	f800283a 	ret

00019f3c <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   19f3c:	defffc04 	addi	sp,sp,-16
   19f40:	df000315 	stw	fp,12(sp)
   19f44:	df000304 	addi	fp,sp,12
   19f48:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   19f4c:	00bffa04 	movi	r2,-24
   19f50:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   19f54:	e03ffd15 	stw	zero,-12(fp)
   19f58:	00001906 	br	19fc0 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
   19f5c:	00820034 	movhi	r2,2048
   19f60:	10840904 	addi	r2,r2,4132
   19f64:	e0fffd17 	ldw	r3,-12(fp)
   19f68:	18c00324 	muli	r3,r3,12
   19f6c:	10c5883a 	add	r2,r2,r3
   19f70:	10800017 	ldw	r2,0(r2)
   19f74:	10000f1e 	bne	r2,zero,19fb4 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
   19f78:	00820034 	movhi	r2,2048
   19f7c:	10840904 	addi	r2,r2,4132
   19f80:	e0fffd17 	ldw	r3,-12(fp)
   19f84:	18c00324 	muli	r3,r3,12
   19f88:	10c5883a 	add	r2,r2,r3
   19f8c:	e0ffff17 	ldw	r3,-4(fp)
   19f90:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
   19f94:	d0e00e17 	ldw	r3,-32712(gp)
   19f98:	e0bffd17 	ldw	r2,-12(fp)
   19f9c:	1880020e 	bge	r3,r2,19fa8 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
   19fa0:	e0bffd17 	ldw	r2,-12(fp)
   19fa4:	d0a00e15 	stw	r2,-32712(gp)
      }
      rc = i;
   19fa8:	e0bffd17 	ldw	r2,-12(fp)
   19fac:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
   19fb0:	00000606 	br	19fcc <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   19fb4:	e0bffd17 	ldw	r2,-12(fp)
   19fb8:	10800044 	addi	r2,r2,1
   19fbc:	e0bffd15 	stw	r2,-12(fp)
   19fc0:	e0bffd17 	ldw	r2,-12(fp)
   19fc4:	10800810 	cmplti	r2,r2,32
   19fc8:	103fe41e 	bne	r2,zero,19f5c <__alt_data_end+0xf0019f5c>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   19fcc:	e0bffe17 	ldw	r2,-8(fp)
}
   19fd0:	e037883a 	mov	sp,fp
   19fd4:	df000017 	ldw	fp,0(sp)
   19fd8:	dec00104 	addi	sp,sp,4
   19fdc:	f800283a 	ret

00019fe0 <atexit>:
   19fe0:	200b883a 	mov	r5,r4
   19fe4:	000f883a 	mov	r7,zero
   19fe8:	000d883a 	mov	r6,zero
   19fec:	0009883a 	mov	r4,zero
   19ff0:	001a02c1 	jmpi	1a02c <__register_exitproc>

00019ff4 <exit>:
   19ff4:	defffe04 	addi	sp,sp,-8
   19ff8:	000b883a 	mov	r5,zero
   19ffc:	dc000015 	stw	r16,0(sp)
   1a000:	dfc00115 	stw	ra,4(sp)
   1a004:	2021883a 	mov	r16,r4
   1a008:	001a1440 	call	1a144 <__call_exitprocs>
   1a00c:	00820034 	movhi	r2,2048
   1a010:	10896a04 	addi	r2,r2,9640
   1a014:	11000017 	ldw	r4,0(r2)
   1a018:	20800f17 	ldw	r2,60(r4)
   1a01c:	10000126 	beq	r2,zero,1a024 <exit+0x30>
   1a020:	103ee83a 	callr	r2
   1a024:	8009883a 	mov	r4,r16
   1a028:	001a2c40 	call	1a2c4 <_exit>

0001a02c <__register_exitproc>:
   1a02c:	defffa04 	addi	sp,sp,-24
   1a030:	dc000315 	stw	r16,12(sp)
   1a034:	04020034 	movhi	r16,2048
   1a038:	84096a04 	addi	r16,r16,9640
   1a03c:	80c00017 	ldw	r3,0(r16)
   1a040:	dc400415 	stw	r17,16(sp)
   1a044:	dfc00515 	stw	ra,20(sp)
   1a048:	18805217 	ldw	r2,328(r3)
   1a04c:	2023883a 	mov	r17,r4
   1a050:	10003726 	beq	r2,zero,1a130 <__register_exitproc+0x104>
   1a054:	10c00117 	ldw	r3,4(r2)
   1a058:	010007c4 	movi	r4,31
   1a05c:	20c00e16 	blt	r4,r3,1a098 <__register_exitproc+0x6c>
   1a060:	1a000044 	addi	r8,r3,1
   1a064:	8800221e 	bne	r17,zero,1a0f0 <__register_exitproc+0xc4>
   1a068:	18c00084 	addi	r3,r3,2
   1a06c:	18c7883a 	add	r3,r3,r3
   1a070:	18c7883a 	add	r3,r3,r3
   1a074:	12000115 	stw	r8,4(r2)
   1a078:	10c7883a 	add	r3,r2,r3
   1a07c:	19400015 	stw	r5,0(r3)
   1a080:	0005883a 	mov	r2,zero
   1a084:	dfc00517 	ldw	ra,20(sp)
   1a088:	dc400417 	ldw	r17,16(sp)
   1a08c:	dc000317 	ldw	r16,12(sp)
   1a090:	dec00604 	addi	sp,sp,24
   1a094:	f800283a 	ret
   1a098:	00800034 	movhi	r2,0
   1a09c:	10800004 	addi	r2,r2,0
   1a0a0:	10002626 	beq	r2,zero,1a13c <__register_exitproc+0x110>
   1a0a4:	01006404 	movi	r4,400
   1a0a8:	d9400015 	stw	r5,0(sp)
   1a0ac:	d9800115 	stw	r6,4(sp)
   1a0b0:	d9c00215 	stw	r7,8(sp)
   1a0b4:	00000000 	call	0 <__alt_mem_onchip_memory>
   1a0b8:	d9400017 	ldw	r5,0(sp)
   1a0bc:	d9800117 	ldw	r6,4(sp)
   1a0c0:	d9c00217 	ldw	r7,8(sp)
   1a0c4:	10001d26 	beq	r2,zero,1a13c <__register_exitproc+0x110>
   1a0c8:	81000017 	ldw	r4,0(r16)
   1a0cc:	10000115 	stw	zero,4(r2)
   1a0d0:	02000044 	movi	r8,1
   1a0d4:	22405217 	ldw	r9,328(r4)
   1a0d8:	0007883a 	mov	r3,zero
   1a0dc:	12400015 	stw	r9,0(r2)
   1a0e0:	20805215 	stw	r2,328(r4)
   1a0e4:	10006215 	stw	zero,392(r2)
   1a0e8:	10006315 	stw	zero,396(r2)
   1a0ec:	883fde26 	beq	r17,zero,1a068 <__alt_data_end+0xf001a068>
   1a0f0:	18c9883a 	add	r4,r3,r3
   1a0f4:	2109883a 	add	r4,r4,r4
   1a0f8:	1109883a 	add	r4,r2,r4
   1a0fc:	21802215 	stw	r6,136(r4)
   1a100:	01800044 	movi	r6,1
   1a104:	12406217 	ldw	r9,392(r2)
   1a108:	30cc983a 	sll	r6,r6,r3
   1a10c:	4992b03a 	or	r9,r9,r6
   1a110:	12406215 	stw	r9,392(r2)
   1a114:	21c04215 	stw	r7,264(r4)
   1a118:	01000084 	movi	r4,2
   1a11c:	893fd21e 	bne	r17,r4,1a068 <__alt_data_end+0xf001a068>
   1a120:	11006317 	ldw	r4,396(r2)
   1a124:	218cb03a 	or	r6,r4,r6
   1a128:	11806315 	stw	r6,396(r2)
   1a12c:	003fce06 	br	1a068 <__alt_data_end+0xf001a068>
   1a130:	18805304 	addi	r2,r3,332
   1a134:	18805215 	stw	r2,328(r3)
   1a138:	003fc606 	br	1a054 <__alt_data_end+0xf001a054>
   1a13c:	00bfffc4 	movi	r2,-1
   1a140:	003fd006 	br	1a084 <__alt_data_end+0xf001a084>

0001a144 <__call_exitprocs>:
   1a144:	defff504 	addi	sp,sp,-44
   1a148:	df000915 	stw	fp,36(sp)
   1a14c:	dd400615 	stw	r21,24(sp)
   1a150:	dc800315 	stw	r18,12(sp)
   1a154:	dfc00a15 	stw	ra,40(sp)
   1a158:	ddc00815 	stw	r23,32(sp)
   1a15c:	dd800715 	stw	r22,28(sp)
   1a160:	dd000515 	stw	r20,20(sp)
   1a164:	dcc00415 	stw	r19,16(sp)
   1a168:	dc400215 	stw	r17,8(sp)
   1a16c:	dc000115 	stw	r16,4(sp)
   1a170:	d9000015 	stw	r4,0(sp)
   1a174:	2839883a 	mov	fp,r5
   1a178:	04800044 	movi	r18,1
   1a17c:	057fffc4 	movi	r21,-1
   1a180:	00820034 	movhi	r2,2048
   1a184:	10896a04 	addi	r2,r2,9640
   1a188:	12000017 	ldw	r8,0(r2)
   1a18c:	45005217 	ldw	r20,328(r8)
   1a190:	44c05204 	addi	r19,r8,328
   1a194:	a0001c26 	beq	r20,zero,1a208 <__call_exitprocs+0xc4>
   1a198:	a0800117 	ldw	r2,4(r20)
   1a19c:	15ffffc4 	addi	r23,r2,-1
   1a1a0:	b8000d16 	blt	r23,zero,1a1d8 <__call_exitprocs+0x94>
   1a1a4:	14000044 	addi	r16,r2,1
   1a1a8:	8421883a 	add	r16,r16,r16
   1a1ac:	8421883a 	add	r16,r16,r16
   1a1b0:	84402004 	addi	r17,r16,128
   1a1b4:	a463883a 	add	r17,r20,r17
   1a1b8:	a421883a 	add	r16,r20,r16
   1a1bc:	e0001e26 	beq	fp,zero,1a238 <__call_exitprocs+0xf4>
   1a1c0:	80804017 	ldw	r2,256(r16)
   1a1c4:	e0801c26 	beq	fp,r2,1a238 <__call_exitprocs+0xf4>
   1a1c8:	bdffffc4 	addi	r23,r23,-1
   1a1cc:	843fff04 	addi	r16,r16,-4
   1a1d0:	8c7fff04 	addi	r17,r17,-4
   1a1d4:	bd7ff91e 	bne	r23,r21,1a1bc <__alt_data_end+0xf001a1bc>
   1a1d8:	00800034 	movhi	r2,0
   1a1dc:	10800004 	addi	r2,r2,0
   1a1e0:	10000926 	beq	r2,zero,1a208 <__call_exitprocs+0xc4>
   1a1e4:	a0800117 	ldw	r2,4(r20)
   1a1e8:	1000301e 	bne	r2,zero,1a2ac <__call_exitprocs+0x168>
   1a1ec:	a0800017 	ldw	r2,0(r20)
   1a1f0:	10003226 	beq	r2,zero,1a2bc <__call_exitprocs+0x178>
   1a1f4:	a009883a 	mov	r4,r20
   1a1f8:	98800015 	stw	r2,0(r19)
   1a1fc:	00000000 	call	0 <__alt_mem_onchip_memory>
   1a200:	9d000017 	ldw	r20,0(r19)
   1a204:	a03fe41e 	bne	r20,zero,1a198 <__alt_data_end+0xf001a198>
   1a208:	dfc00a17 	ldw	ra,40(sp)
   1a20c:	df000917 	ldw	fp,36(sp)
   1a210:	ddc00817 	ldw	r23,32(sp)
   1a214:	dd800717 	ldw	r22,28(sp)
   1a218:	dd400617 	ldw	r21,24(sp)
   1a21c:	dd000517 	ldw	r20,20(sp)
   1a220:	dcc00417 	ldw	r19,16(sp)
   1a224:	dc800317 	ldw	r18,12(sp)
   1a228:	dc400217 	ldw	r17,8(sp)
   1a22c:	dc000117 	ldw	r16,4(sp)
   1a230:	dec00b04 	addi	sp,sp,44
   1a234:	f800283a 	ret
   1a238:	a0800117 	ldw	r2,4(r20)
   1a23c:	80c00017 	ldw	r3,0(r16)
   1a240:	10bfffc4 	addi	r2,r2,-1
   1a244:	15c01426 	beq	r2,r23,1a298 <__call_exitprocs+0x154>
   1a248:	80000015 	stw	zero,0(r16)
   1a24c:	183fde26 	beq	r3,zero,1a1c8 <__alt_data_end+0xf001a1c8>
   1a250:	95c8983a 	sll	r4,r18,r23
   1a254:	a0806217 	ldw	r2,392(r20)
   1a258:	a5800117 	ldw	r22,4(r20)
   1a25c:	2084703a 	and	r2,r4,r2
   1a260:	10000b26 	beq	r2,zero,1a290 <__call_exitprocs+0x14c>
   1a264:	a0806317 	ldw	r2,396(r20)
   1a268:	2088703a 	and	r4,r4,r2
   1a26c:	20000c1e 	bne	r4,zero,1a2a0 <__call_exitprocs+0x15c>
   1a270:	89400017 	ldw	r5,0(r17)
   1a274:	d9000017 	ldw	r4,0(sp)
   1a278:	183ee83a 	callr	r3
   1a27c:	a0800117 	ldw	r2,4(r20)
   1a280:	15bfbf1e 	bne	r2,r22,1a180 <__alt_data_end+0xf001a180>
   1a284:	98800017 	ldw	r2,0(r19)
   1a288:	153fcf26 	beq	r2,r20,1a1c8 <__alt_data_end+0xf001a1c8>
   1a28c:	003fbc06 	br	1a180 <__alt_data_end+0xf001a180>
   1a290:	183ee83a 	callr	r3
   1a294:	003ff906 	br	1a27c <__alt_data_end+0xf001a27c>
   1a298:	a5c00115 	stw	r23,4(r20)
   1a29c:	003feb06 	br	1a24c <__alt_data_end+0xf001a24c>
   1a2a0:	89000017 	ldw	r4,0(r17)
   1a2a4:	183ee83a 	callr	r3
   1a2a8:	003ff406 	br	1a27c <__alt_data_end+0xf001a27c>
   1a2ac:	a0800017 	ldw	r2,0(r20)
   1a2b0:	a027883a 	mov	r19,r20
   1a2b4:	1029883a 	mov	r20,r2
   1a2b8:	003fb606 	br	1a194 <__alt_data_end+0xf001a194>
   1a2bc:	0005883a 	mov	r2,zero
   1a2c0:	003ffb06 	br	1a2b0 <__alt_data_end+0xf001a2b0>

0001a2c4 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   1a2c4:	defffd04 	addi	sp,sp,-12
   1a2c8:	df000215 	stw	fp,8(sp)
   1a2cc:	df000204 	addi	fp,sp,8
   1a2d0:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
   1a2d4:	0001883a 	nop
   1a2d8:	e0bfff17 	ldw	r2,-4(fp)
   1a2dc:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
   1a2e0:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   1a2e4:	10000226 	beq	r2,zero,1a2f0 <_exit+0x2c>
    ALT_SIM_FAIL();
   1a2e8:	002af070 	cmpltui	zero,zero,43969
   1a2ec:	00000106 	br	1a2f4 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
   1a2f0:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   1a2f4:	003fff06 	br	1a2f4 <__alt_data_end+0xf001a2f4>
