INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:05:05 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             7.893ns  (required time - arrival time)
  Source:                 buffer24/dataReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Destination:            load1/addr_tehb/dataReg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.700ns  (clk rise@14.700ns - clk rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 1.406ns (21.457%)  route 5.147ns (78.543%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 15.183 - 14.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=593, unset)          0.508     0.508    buffer24/clk
    SLICE_X20Y149        FDRE                                         r  buffer24/dataReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y149        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer24/dataReg_reg[1]/Q
                         net (fo=7, routed)           0.540     1.302    buffer24/control/outs_reg[7][1]
    SLICE_X20Y147        LUT3 (Prop_lut3_I0_O)        0.043     1.345 r  buffer24/control/B_loadAddr[1]_INST_0_i_1/O
                         net (fo=6, routed)           0.437     1.781    buffer24/control/dataReg_reg[1]
    SLICE_X21Y148        LUT6 (Prop_lut6_I3_O)        0.043     1.824 r  buffer24/control/outs[4]_i_2/O
                         net (fo=5, routed)           0.201     2.025    buffer24/control/outs[4]_i_2_n_0
    SLICE_X22Y149        LUT6 (Prop_lut6_I2_O)        0.043     2.068 r  buffer24/control/outs[6]_i_2/O
                         net (fo=5, routed)           0.314     2.382    buffer24/control/outs[6]_i_2_n_0
    SLICE_X21Y149        LUT6 (Prop_lut6_I5_O)        0.043     2.425 r  buffer24/control/result0_carry_i_1__0/O
                         net (fo=1, routed)           0.173     2.598    cmpi1/DI[2]
    SLICE_X20Y148        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     2.785 r  cmpi1/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.785    cmpi1/result0_carry_n_0
    SLICE_X20Y149        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     2.907 r  cmpi1/result0_carry__0/CO[0]
                         net (fo=38, routed)          0.444     3.351    fork26/control/generateBlocks[1].regblock/CO[0]
    SLICE_X15Y151        LUT6 (Prop_lut6_I1_O)        0.127     3.478 r  fork26/control/generateBlocks[1].regblock/transmitValue_i_5__2/O
                         net (fo=2, routed)           0.296     3.774    control_merge0/tehb/control/transmitValue_reg_3
    SLICE_X13Y151        LUT6 (Prop_lut6_I3_O)        0.043     3.817 r  control_merge0/tehb/control/fullReg_i_2__6/O
                         net (fo=16, routed)          0.601     4.418    control_merge1/tehb/control/outputValid_reg_3
    SLICE_X11Y148        LUT5 (Prop_lut5_I1_O)        0.051     4.469 r  control_merge1/tehb/control/B_storeAddr[5]_INST_0_i_5/O
                         net (fo=27, routed)          0.477     4.946    control_merge1/fork_valid/generateBlocks[1].regblock/outputValid_reg_2
    SLICE_X9Y145         LUT6 (Prop_lut6_I4_O)        0.129     5.075 r  control_merge1/fork_valid/generateBlocks[1].regblock/A_loadEn_INST_0_i_5/O
                         net (fo=20, routed)          0.716     5.791    fork2/generateBlocks[2].regblock/fullReg_reg_0
    SLICE_X11Y141        LUT5 (Prop_lut5_I2_O)        0.053     5.844 r  fork2/generateBlocks[2].regblock/A_loadEn_INST_0_i_6/O
                         net (fo=5, routed)           0.304     6.148    load1/addr_tehb/control/fullReg_reg_6
    SLICE_X11Y141        LUT4 (Prop_lut4_I0_O)        0.139     6.287 f  load1/addr_tehb/control/A_loadAddr[5]_INST_0_i_3/O
                         net (fo=10, routed)          0.228     6.515    load1/addr_tehb/control/fullReg_reg_2
    SLICE_X10Y141        LUT3 (Prop_lut3_I2_O)        0.129     6.644 r  load1/addr_tehb/control/dataReg[6]_i_1__1/O
                         net (fo=7, routed)           0.416     7.061    load1/addr_tehb/regEnable
    SLICE_X5Y142         FDRE                                         r  load1/addr_tehb/dataReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.700    14.700 r  
                                                      0.000    14.700 r  clk (IN)
                         net (fo=593, unset)          0.483    15.183    load1/addr_tehb/clk
    SLICE_X5Y142         FDRE                                         r  load1/addr_tehb/dataReg_reg[2]/C
                         clock pessimism              0.000    15.183    
                         clock uncertainty           -0.035    15.147    
    SLICE_X5Y142         FDRE (Setup_fdre_C_CE)      -0.194    14.953    load1/addr_tehb/dataReg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  7.893    




