-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                jb914@EEWS104A-029                                  
-- Generated date:              Mon May 11 14:45:13 +0100 2015                      

Solution Settings: edge_detect.v2
  Current state: schedule
  Project: EdgeDetect
  
  Design Input Files Specified
    $PROJECT_HOME/edge.h
      $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/edge_detection.c
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/edge.h
      $PROJECT_HOME/shift_class.h
    $PROJECT_HOME/shift_class.h
  
  Processes/Blocks in Design
    Process           Real Operation(s) count Latency Throughput Reset Length II Comments 
    ----------------- ----------------------- ------- ---------- ------------ -- --------
    /edge_detect/core                     418      13         12            0  1          
    Design Total:                         418      13         12            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /edge_detect/core        
    
  I/O Data Ranges
    Port       Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ---------- ---- -------- --------- --------- ------- -------- --------
    vin:rsc.z  IN   Unsigned        90                                     
    clk        IN   Unsigned         1                                     
    en         IN   Unsigned         1                                     
    arst_n     IN   Unsigned         1                                     
    vout:rsc.z OUT  Unsigned        10                                     
    
  Memory Resources
    Resource Name: /edge_detect/vin:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 90
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable         Indices Phys Memory Address     
      ---------------- ------- -----------------------
      /edge_detect/vin    0:89 00000000-00000000 (0-0) 
      
    Resource Name: /edge_detect/vout:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 10
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /edge_detect/vout     0:9 00000000-00000000 (0-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process           Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    ----------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /edge_detect/core core:rlp           Infinite       0           14  280.00 ns                       
    /edge_detect/core   main             Infinite       3           14  280.00 ns            1          
    
  Loop Execution Profile
    Process           Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ----------------- ---------------- ------------ -------------------------- ----------------- --------
    /edge_detect/core core:rlp                   0                        0.00               12           
    /edge_detect/core   main                    14                      100.00               12           
    
  End of Report
