# AD9752 Setup

Year: 2022  
Course: VHDL  
HDL: VHDL  
Protocol: Parallel   
Device: DAC  
****
Expected Tasks:

1. Simulate the data transfer protocol of the device in accordance with the device datasheet.
 
2. Write a complete report about your knowledge of the digital parts of the datasheet.

3. Your HDL codes should contain crystal-clear comments.

4.generate a sine or cosine signal by Matlab and use it as an initialization value for DAC.
## Support

For support, email mhesfahani97@gmail.com
