{"files":[{"patch":"@@ -452,2 +452,2 @@\n-const int AVX10_MINMAX_MAX_COMPARE_SIGN = 0x5;\n-const int AVX10_MINMAX_MIN_COMPARE_SIGN = 0x4;\n+const int AVX10_2_MINMAX_MAX_COMPARE_SIGN = 0x5;\n+const int AVX10_2_MINMAX_MIN_COMPARE_SIGN = 0x4;\n","filename":"src\/hotspot\/cpu\/x86\/assembler_x86.hpp","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"},{"patch":"@@ -1036,2 +1036,2 @@\n-  int imm8 = (opc == Op_MinV || opc == Op_MinReductionV) ? AVX10_MINMAX_MIN_COMPARE_SIGN\n-                                                         : AVX10_MINMAX_MAX_COMPARE_SIGN;\n+  int imm8 = (opc == Op_MinV || opc == Op_MinReductionV) ? AVX10_2_MINMAX_MIN_COMPARE_SIGN\n+                                                         : AVX10_2_MINMAX_MAX_COMPARE_SIGN;\n@@ -5166,1 +5166,1 @@\n-void C2_MacroAssembler::vector_castF2X_avx10(BasicType to_elem_bt, XMMRegister dst, XMMRegister src, int vec_enc) {\n+void C2_MacroAssembler::vector_castF2X_avx10_2(BasicType to_elem_bt, XMMRegister dst, XMMRegister src, int vec_enc) {\n@@ -5186,1 +5186,1 @@\n-void C2_MacroAssembler::vector_castF2X_avx10(BasicType to_elem_bt, XMMRegister dst, Address src, int vec_enc) {\n+void C2_MacroAssembler::vector_castF2X_avx10_2(BasicType to_elem_bt, XMMRegister dst, Address src, int vec_enc) {\n@@ -5206,1 +5206,1 @@\n-void C2_MacroAssembler::vector_castD2X_avx10(BasicType to_elem_bt, XMMRegister dst, XMMRegister src, int vec_enc) {\n+void C2_MacroAssembler::vector_castD2X_avx10_2(BasicType to_elem_bt, XMMRegister dst, XMMRegister src, int vec_enc) {\n@@ -5226,1 +5226,1 @@\n-void C2_MacroAssembler::vector_castD2X_avx10(BasicType to_elem_bt, XMMRegister dst, Address src, int vec_enc) {\n+void C2_MacroAssembler::vector_castD2X_avx10_2(BasicType to_elem_bt, XMMRegister dst, Address src, int vec_enc) {\n","filename":"src\/hotspot\/cpu\/x86\/c2_MacroAssembler_x86.cpp","additions":6,"deletions":6,"binary":false,"changes":12,"status":"modified"},{"patch":"@@ -350,1 +350,1 @@\n-  void vector_castF2X_avx10(BasicType to_elem_bt, XMMRegister dst, XMMRegister src, int vec_enc);\n+  void vector_castF2X_avx10_2(BasicType to_elem_bt, XMMRegister dst, XMMRegister src, int vec_enc);\n@@ -352,1 +352,1 @@\n-  void vector_castF2X_avx10(BasicType to_elem_bt, XMMRegister dst, Address src, int vec_enc);\n+  void vector_castF2X_avx10_2(BasicType to_elem_bt, XMMRegister dst, Address src, int vec_enc);\n@@ -354,1 +354,1 @@\n-  void vector_castD2X_avx10(BasicType to_elem_bt, XMMRegister dst, XMMRegister src, int vec_enc);\n+  void vector_castD2X_avx10_2(BasicType to_elem_bt, XMMRegister dst, XMMRegister src, int vec_enc);\n@@ -356,1 +356,1 @@\n-  void vector_castD2X_avx10(BasicType to_elem_bt, XMMRegister dst, Address src, int vec_enc);\n+  void vector_castD2X_avx10_2(BasicType to_elem_bt, XMMRegister dst, Address src, int vec_enc);\n","filename":"src\/hotspot\/cpu\/x86\/c2_MacroAssembler_x86.hpp","additions":4,"deletions":4,"binary":false,"changes":8,"status":"modified"},{"patch":"@@ -8902,1 +8902,1 @@\n-      evminmaxps(dst, mask, nds, src, merge, AVX10_MINMAX_MIN_COMPARE_SIGN, vector_len); break;\n+      evminmaxps(dst, mask, nds, src, merge, AVX10_2_MINMAX_MIN_COMPARE_SIGN, vector_len); break;\n@@ -8904,1 +8904,1 @@\n-      evminmaxpd(dst, mask, nds, src, merge, AVX10_MINMAX_MIN_COMPARE_SIGN, vector_len); break;\n+      evminmaxpd(dst, mask, nds, src, merge, AVX10_2_MINMAX_MIN_COMPARE_SIGN, vector_len); break;\n@@ -8921,1 +8921,1 @@\n-      evminmaxps(dst, mask, nds, src, merge, AVX10_MINMAX_MAX_COMPARE_SIGN, vector_len); break;\n+      evminmaxps(dst, mask, nds, src, merge, AVX10_2_MINMAX_MAX_COMPARE_SIGN, vector_len); break;\n@@ -8923,1 +8923,1 @@\n-      evminmaxpd(dst, mask, nds, src, merge, AVX10_MINMAX_MAX_COMPARE_SIGN, vector_len); break;\n+      evminmaxpd(dst, mask, nds, src, merge, AVX10_2_MINMAX_MAX_COMPARE_SIGN, vector_len); break;\n@@ -8940,1 +8940,1 @@\n-      evminmaxps(dst, mask, nds, src, merge, AVX10_MINMAX_MIN_COMPARE_SIGN, vector_len); break;\n+      evminmaxps(dst, mask, nds, src, merge, AVX10_2_MINMAX_MIN_COMPARE_SIGN, vector_len); break;\n@@ -8942,1 +8942,1 @@\n-      evminmaxpd(dst, mask, nds, src, merge, AVX10_MINMAX_MIN_COMPARE_SIGN, vector_len); break;\n+      evminmaxpd(dst, mask, nds, src, merge, AVX10_2_MINMAX_MIN_COMPARE_SIGN, vector_len); break;\n@@ -8959,1 +8959,1 @@\n-      evminmaxps(dst, mask, nds, src, merge, AVX10_MINMAX_MAX_COMPARE_SIGN, vector_len); break;\n+      evminmaxps(dst, mask, nds, src, merge, AVX10_2_MINMAX_MAX_COMPARE_SIGN, vector_len); break;\n@@ -8961,1 +8961,1 @@\n-      evminmaxps(dst, mask, nds, src, merge, AVX10_MINMAX_MAX_COMPARE_SIGN, vector_len); break;\n+      evminmaxps(dst, mask, nds, src, merge, AVX10_2_MINMAX_MAX_COMPARE_SIGN, vector_len); break;\n","filename":"src\/hotspot\/cpu\/x86\/macroAssembler_x86.cpp","additions":8,"deletions":8,"binary":false,"changes":16,"status":"modified"},{"patch":"@@ -7250,1 +7250,1 @@\n-instruct maxF_avx10_reg(regF dst, regF a, regF b) %{\n+instruct maxF_reg_avx10_2(regF dst, regF a, regF b) %{\n@@ -7255,1 +7255,1 @@\n-    __ eminmaxss($dst$$XMMRegister, $a$$XMMRegister, $b$$XMMRegister, AVX10_MINMAX_MAX_COMPARE_SIGN);\n+    __ eminmaxss($dst$$XMMRegister, $a$$XMMRegister, $b$$XMMRegister, AVX10_2_MINMAX_MAX_COMPARE_SIGN);\n@@ -7286,1 +7286,1 @@\n-instruct maxD_avx10_reg(regD dst, regD a, regD b) %{\n+instruct maxD_reg_avx10_2(regD dst, regD a, regD b) %{\n@@ -7291,1 +7291,1 @@\n-    __ eminmaxsd($dst$$XMMRegister, $a$$XMMRegister, $b$$XMMRegister, AVX10_MINMAX_MAX_COMPARE_SIGN);\n+    __ eminmaxsd($dst$$XMMRegister, $a$$XMMRegister, $b$$XMMRegister, AVX10_2_MINMAX_MAX_COMPARE_SIGN);\n@@ -7322,1 +7322,1 @@\n-instruct minF_avx10_reg(regF dst, regF a, regF b) %{\n+instruct minF_reg_avx10_2(regF dst, regF a, regF b) %{\n@@ -7327,1 +7327,1 @@\n-    __ eminmaxss($dst$$XMMRegister, $a$$XMMRegister, $b$$XMMRegister, AVX10_MINMAX_MIN_COMPARE_SIGN);\n+    __ eminmaxss($dst$$XMMRegister, $a$$XMMRegister, $b$$XMMRegister, AVX10_2_MINMAX_MIN_COMPARE_SIGN);\n@@ -7358,1 +7358,1 @@\n-instruct minD_avx10_reg(regD dst, regD a, regD b) %{\n+instruct minD_reg_avx10_2(regD dst, regD a, regD b) %{\n@@ -7363,1 +7363,1 @@\n-    __ eminmaxsd($dst$$XMMRegister, $a$$XMMRegister, $b$$XMMRegister, AVX10_MINMAX_MIN_COMPARE_SIGN);\n+    __ eminmaxsd($dst$$XMMRegister, $a$$XMMRegister, $b$$XMMRegister, AVX10_2_MINMAX_MIN_COMPARE_SIGN);\n@@ -14524,1 +14524,1 @@\n-instruct convF2I_reg_reg_avx10(rRegI dst, regF src)\n+instruct convF2I_reg_reg_avx10_2(rRegI dst, regF src)\n@@ -14535,1 +14535,1 @@\n-instruct convF2I_reg_mem_avx10(rRegI dst, memory src)\n+instruct convF2I_reg_mem_avx10_2(rRegI dst, memory src)\n@@ -14558,1 +14558,1 @@\n-instruct convF2L_reg_reg_avx10(rRegL dst, regF src)\n+instruct convF2L_reg_reg_avx10_2(rRegL dst, regF src)\n@@ -14569,1 +14569,1 @@\n-instruct convF2L_reg_mem_avx10(rRegL dst, memory src)\n+instruct convF2L_reg_mem_avx10_2(rRegL dst, memory src)\n@@ -14592,1 +14592,1 @@\n-instruct convD2I_reg_reg_avx10(rRegI dst, regD src)\n+instruct convD2I_reg_reg_avx10_2(rRegI dst, regD src)\n@@ -14603,1 +14603,1 @@\n-instruct convD2I_reg_mem_avx10(rRegI dst, memory src)\n+instruct convD2I_reg_mem_avx10_2(rRegI dst, memory src)\n@@ -14626,1 +14626,1 @@\n-instruct convD2L_reg_reg_avx10(rRegL dst, regD src)\n+instruct convD2L_reg_reg_avx10_2(rRegL dst, regD src)\n@@ -14637,1 +14637,1 @@\n-instruct convD2L_reg_mem_avx10(rRegL dst, memory src)\n+instruct convD2L_reg_mem_avx10_2(rRegL dst, memory src)\n@@ -19596,1 +19596,1 @@\n-instruct minmax_reduction2F_avx10(regF dst, immF src1, vec src2, vec xtmp1) %{\n+instruct minmax_reduction2F_avx10_2(regF dst, immF src1, vec src2, vec xtmp1) %{\n@@ -19614,1 +19614,1 @@\n-instruct minmax_reductionF_avx10(regF dst, immF src1, vec src2, vec xtmp1, vec xtmp2) %{\n+instruct minmax_reductionF_avx10_2(regF dst, immF src1, vec src2, vec xtmp1, vec xtmp2) %{\n@@ -19632,1 +19632,1 @@\n-instruct minmax_reduction2F_avx10_av(regF dst, vec src, vec xtmp1) %{\n+instruct minmax_reduction2F_av_avx10_2(regF dst, vec src, vec xtmp1) %{\n@@ -19648,1 +19648,1 @@\n-instruct minmax_reductionF_avx10_av(regF dst, vec src, vec xtmp1, vec xtmp2) %{\n+instruct minmax_reductionF_av_avx10_2(regF dst, vec src, vec xtmp1, vec xtmp2) %{\n@@ -19746,1 +19746,1 @@\n-instruct minmax_reduction2D_avx10(regD dst, immD src1, vec src2, vec xtmp1) %{\n+instruct minmax_reduction2D_avx10_2(regD dst, immD src1, vec src2, vec xtmp1) %{\n@@ -19764,1 +19764,1 @@\n-instruct minmax_reductionD_avx10(regD dst, immD src1, vec src2, vec xtmp1, vec xtmp2) %{\n+instruct minmax_reductionD_avx10_2(regD dst, immD src1, vec src2, vec xtmp1, vec xtmp2) %{\n@@ -19783,1 +19783,1 @@\n-instruct minmax_reduction2D_av_avx10(regD dst, vec src, vec xtmp1) %{\n+instruct minmax_reduction2D_av_avx10_2(regD dst, vec src, vec xtmp1) %{\n@@ -19799,1 +19799,1 @@\n-instruct minmax_reductionD_av_avx10(regD dst, vec src, vec xtmp1, vec xtmp2) %{\n+instruct minmax_reductionD_av_avx10_2(regD dst, vec src, vec xtmp1, vec xtmp2) %{\n@@ -20702,1 +20702,1 @@\n-instruct minmaxFP_avx10_reg(vec dst, vec a, vec b) %{\n+instruct minmaxFP_reg_avx10_2(vec dst, vec a, vec b) %{\n@@ -22049,1 +22049,1 @@\n-instruct castFtoX_reg_avx10(vec dst, vec src) %{\n+instruct castFtoX_reg_avx10_2(vec dst, vec src) %{\n@@ -22053,1 +22053,1 @@\n-  format %{ \"vector_cast_f2x_avx10 $dst, $src\\t!\" %}\n+  format %{ \"vector_cast_f2x_avx10_2 $dst, $src\\t!\" %}\n@@ -22057,1 +22057,1 @@\n-    __ vector_castF2X_avx10(to_elem_bt, $dst$$XMMRegister, $src$$XMMRegister, vlen_enc);\n+    __ vector_castF2X_avx10_2(to_elem_bt, $dst$$XMMRegister, $src$$XMMRegister, vlen_enc);\n@@ -22062,1 +22062,1 @@\n-instruct castFtoX_mem_avx10(vec dst, memory src) %{\n+instruct castFtoX_mem_avx10_2(vec dst, memory src) %{\n@@ -22066,1 +22066,1 @@\n-  format %{ \"vector_cast_f2x_avx10 $dst, $src\\t!\" %}\n+  format %{ \"vector_cast_f2x_avx10_2 $dst, $src\\t!\" %}\n@@ -22071,1 +22071,1 @@\n-    __ vector_castF2X_avx10(to_elem_bt, $dst$$XMMRegister, $src$$Address, vlen_enc);\n+    __ vector_castF2X_avx10_2(to_elem_bt, $dst$$XMMRegister, $src$$Address, vlen_enc);\n@@ -22123,1 +22123,1 @@\n-instruct castDtoX_reg_avx10(vec dst, vec src) %{\n+instruct castDtoX_reg_avx10_2(vec dst, vec src) %{\n@@ -22127,1 +22127,1 @@\n-  format %{ \"vector_cast_d2x_avx10 $dst, $src\\t!\" %}\n+  format %{ \"vector_cast_d2x_avx10_2 $dst, $src\\t!\" %}\n@@ -22131,1 +22131,1 @@\n-    __ vector_castD2X_avx10(to_elem_bt, $dst$$XMMRegister, $src$$XMMRegister, vlen_enc);\n+    __ vector_castD2X_avx10_2(to_elem_bt, $dst$$XMMRegister, $src$$XMMRegister, vlen_enc);\n@@ -22136,1 +22136,1 @@\n-instruct castDtoX_mem_avx10(vec dst, memory src) %{\n+instruct castDtoX_mem_avx10_2(vec dst, memory src) %{\n@@ -22140,1 +22140,1 @@\n-  format %{ \"vector_cast_d2x_avx10 $dst, $src\\t!\" %}\n+  format %{ \"vector_cast_d2x_avx10_2 $dst, $src\\t!\" %}\n@@ -22145,1 +22145,1 @@\n-    __ vector_castD2X_avx10(to_elem_bt, $dst$$XMMRegister, $src$$Address, vlen_enc);\n+    __ vector_castD2X_avx10_2(to_elem_bt, $dst$$XMMRegister, $src$$Address, vlen_enc);\n@@ -25117,1 +25117,1 @@\n-instruct scalar_minmax_HF_avx10_reg(regF dst, regF src1, regF src2)\n+instruct scalar_minmax_HF_reg_avx10_2(regF dst, regF src1, regF src2)\n@@ -25124,1 +25124,1 @@\n-    int function = this->ideal_Opcode() == Op_MinHF ? AVX10_MINMAX_MIN_COMPARE_SIGN : AVX10_MINMAX_MAX_COMPARE_SIGN;\n+    int function = this->ideal_Opcode() == Op_MinHF ? AVX10_2_MINMAX_MIN_COMPARE_SIGN : AVX10_2_MINMAX_MAX_COMPARE_SIGN;\n@@ -25232,1 +25232,1 @@\n-instruct vector_minmax_HF_avx10_mem(vec dst, vec src1, memory src2)\n+instruct vector_minmax_HF_mem_avx10_2(vec dst, vec src1, memory src2)\n@@ -25240,1 +25240,1 @@\n-    int function =  this->ideal_Opcode() == Op_MinVHF ? AVX10_MINMAX_MIN_COMPARE_SIGN : AVX10_MINMAX_MAX_COMPARE_SIGN;\n+    int function =  this->ideal_Opcode() == Op_MinVHF ? AVX10_2_MINMAX_MIN_COMPARE_SIGN : AVX10_2_MINMAX_MAX_COMPARE_SIGN;\n@@ -25246,1 +25246,1 @@\n-instruct vector_minmax_HF_avx10_reg(vec dst, vec src1, vec src2)\n+instruct vector_minmax_HF_reg_avx10_2(vec dst, vec src1, vec src2)\n@@ -25254,1 +25254,1 @@\n-    int function =  this->ideal_Opcode() == Op_MinVHF ? AVX10_MINMAX_MIN_COMPARE_SIGN : AVX10_MINMAX_MAX_COMPARE_SIGN;\n+    int function =  this->ideal_Opcode() == Op_MinVHF ? AVX10_2_MINMAX_MIN_COMPARE_SIGN : AVX10_2_MINMAX_MAX_COMPARE_SIGN;\n","filename":"src\/hotspot\/cpu\/x86\/x86.ad","additions":43,"deletions":43,"binary":false,"changes":86,"status":"modified"},{"patch":"@@ -93,1 +93,1 @@\n-    @IR(counts = {IRNode.X86_SCONV_F2I_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_SCONV_F2I_AVX10_2, \"> 0\"},\n@@ -109,1 +109,1 @@\n-    @IR(counts = {IRNode.X86_SCONV_F2L_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_SCONV_F2L_AVX10_2, \"> 0\"},\n@@ -125,1 +125,1 @@\n-    @IR(counts = {IRNode.X86_SCONV_F2I_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_SCONV_F2I_AVX10_2, \"> 0\"},\n@@ -141,1 +141,1 @@\n-    @IR(counts = {IRNode.X86_SCONV_F2I_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_SCONV_F2I_AVX10_2, \"> 0\"},\n@@ -157,1 +157,1 @@\n-    @IR(counts = {IRNode.X86_SCONV_D2I_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_SCONV_D2I_AVX10_2, \"> 0\"},\n@@ -173,1 +173,1 @@\n-    @IR(counts = {IRNode.X86_SCONV_D2L_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_SCONV_D2L_AVX10_2, \"> 0\"},\n@@ -189,1 +189,1 @@\n-    @IR(counts = {IRNode.X86_SCONV_D2I_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_SCONV_D2I_AVX10_2, \"> 0\"},\n@@ -205,1 +205,1 @@\n-    @IR(counts = {IRNode.X86_SCONV_D2I_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_SCONV_D2I_AVX10_2, \"> 0\"},\n","filename":"test\/hotspot\/jtreg\/compiler\/floatingpoint\/ScalarFPtoIntCastTest.java","additions":8,"deletions":8,"binary":false,"changes":16,"status":"modified"},{"patch":"@@ -2738,1 +2738,1 @@\n-    public static final String X86_SCONV_D2I_AVX10 = PREFIX + \"X86_SCONV2_D2I_AVX10\" + POSTFIX;\n+    public static final String X86_SCONV_D2I_AVX10_2 = PREFIX + \"X86_SCONV_D2I_AVX10_2\" + POSTFIX;\n@@ -2740,1 +2740,1 @@\n-        machOnlyNameRegex(X86_SCONV_D2I_AVX10, \"convD2I_(reg_reg|reg_mem)_avx10\");\n+        machOnlyNameRegex(X86_SCONV_D2I_AVX10_2, \"convD2I_(reg_reg|reg_mem)_avx10_2\");\n@@ -2743,1 +2743,1 @@\n-    public static final String X86_SCONV_D2L_AVX10 = PREFIX + \"X86_SCONV_D2L_AVX10\" + POSTFIX;\n+    public static final String X86_SCONV_D2L_AVX10_2 = PREFIX + \"X86_SCONV_D2L_AVX10_2\" + POSTFIX;\n@@ -2745,1 +2745,1 @@\n-        machOnlyNameRegex(X86_SCONV_D2L_AVX10, \"convD2L_(reg_reg|reg_mem)_avx10\");\n+        machOnlyNameRegex(X86_SCONV_D2L_AVX10_2, \"convD2L_(reg_reg|reg_mem)_avx10_2\");\n@@ -2748,1 +2748,1 @@\n-    public static final String X86_SCONV_F2I_AVX10 = PREFIX + \"X86_SCONV_F2I_AVX10\" + POSTFIX;\n+    public static final String X86_SCONV_F2I_AVX10_2 = PREFIX + \"X86_SCONV_F2I_AVX10_2\" + POSTFIX;\n@@ -2750,1 +2750,1 @@\n-        machOnlyNameRegex(X86_SCONV_F2I_AVX10, \"convF2I_(reg_reg|reg_mem)_avx10\");\n+        machOnlyNameRegex(X86_SCONV_F2I_AVX10_2, \"convF2I_(reg_reg|reg_mem)_avx10_2\");\n@@ -2753,1 +2753,1 @@\n-    public static final String X86_SCONV_F2L_AVX10 = PREFIX + \"X86_SCONV_F2L_AVX10\" + POSTFIX;\n+    public static final String X86_SCONV_F2L_AVX10_2 = PREFIX + \"X86_SCONV_F2L_AVX10_2\" + POSTFIX;\n@@ -2755,1 +2755,1 @@\n-        machOnlyNameRegex(X86_SCONV_F2L_AVX10, \"convF2L_(reg_reg|reg_mem)_avx10\");\n+        machOnlyNameRegex(X86_SCONV_F2L_AVX10_2, \"convF2L_(reg_reg|reg_mem)_avx10_2\");\n@@ -2768,1 +2768,1 @@\n-    public static final String X86_VCAST_F2X_AVX10 = PREFIX + \"X86_VCAST_F2X_AVX10\" + POSTFIX;\n+    public static final String X86_VCAST_F2X_AVX10_2 = PREFIX + \"X86_VCAST_F2X_AVX10_2\" + POSTFIX;\n@@ -2770,1 +2770,1 @@\n-        machOnlyNameRegex(X86_VCAST_F2X_AVX10, \"castFtoX_(reg|mem)_avx10\");\n+        machOnlyNameRegex(X86_VCAST_F2X_AVX10_2, \"castFtoX_(reg|mem)_avx10_2\");\n@@ -2773,1 +2773,1 @@\n-    public static final String X86_VCAST_D2X_AVX10 = PREFIX + \"X86_VCAST_D2X_AVX10\" + POSTFIX;\n+    public static final String X86_VCAST_D2X_AVX10_2 = PREFIX + \"X86_VCAST_D2X_AVX10_2\" + POSTFIX;\n@@ -2775,1 +2775,1 @@\n-        machOnlyNameRegex(X86_VCAST_D2X_AVX10, \"castDtoX_(reg|mem)_avx10\");\n+        machOnlyNameRegex(X86_VCAST_D2X_AVX10_2, \"castDtoX_(reg|mem)_avx10_2\");\n","filename":"test\/hotspot\/jtreg\/compiler\/lib\/ir_framework\/IRNode.java","additions":12,"deletions":12,"binary":false,"changes":24,"status":"modified"},{"patch":"@@ -93,1 +93,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10_2, \"> 0\"},\n@@ -115,1 +115,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10_2, \"> 0\"},\n@@ -137,1 +137,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10_2, \"> 0\"},\n@@ -159,1 +159,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10_2, \"> 0\"},\n@@ -181,1 +181,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10_2, \"> 0\"},\n@@ -203,1 +203,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10_2, \"> 0\"},\n@@ -225,1 +225,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10_2, \"> 0\"},\n@@ -247,1 +247,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10_2, \"> 0\"},\n","filename":"test\/hotspot\/jtreg\/compiler\/vectorapi\/VectorFPtoIntCastTest.java","additions":8,"deletions":8,"binary":false,"changes":16,"status":"modified"},{"patch":"@@ -301,1 +301,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10_2, \"> 0\"},\n@@ -316,1 +316,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10_2, \"> 0\"},\n@@ -331,1 +331,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10_2, \"> 0\"},\n@@ -346,1 +346,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10_2, \"> 0\"},\n@@ -364,1 +364,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10_2, \"> 0\"},\n@@ -389,1 +389,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_F2X_AVX10_2, \"> 0\"},\n@@ -417,1 +417,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10_2, \"> 0\"},\n@@ -438,1 +438,1 @@\n-    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10, \"> 0\"},\n+    @IR(counts = {IRNode.X86_VCAST_D2X_AVX10_2, \"> 0\"},\n","filename":"test\/hotspot\/jtreg\/compiler\/vectorization\/runner\/ArrayTypeConvertTest.java","additions":8,"deletions":8,"binary":false,"changes":16,"status":"modified"}]}