synthesis:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Tue Jun 03 20:45:41 2025


Command Line:  synthesis -f caracol_robotico_impl1_lattice.synproj -gui -msgset D:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex1/promote.xml 

Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-25F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-25F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = mealy_zero_detector.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex1 (searchpath added)
-p C:/lscc/diamond/3.14/ispfpga/sa5p00/data (searchpath added)
-p D:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex1/impl1 (searchpath added)
-p D:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex1 (searchpath added)
Verilog design file = D:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex1/caracol_robotico.v
NGD file = caracol_robotico_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file d:/rtl_fpga/sd2/verilog/aula10-fsm_mealy/ex1/caracol_robotico.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Top module name (Verilog): mealy_zero_detector
INFO - synthesis: d:/rtl_fpga/sd2/verilog/aula10-fsm_mealy/ex1/caracol_robotico.v(1): compiling module mealy_zero_detector. VERI-1018
WARNING - synthesis: d:/rtl_fpga/sd2/verilog/aula10-fsm_mealy/ex1/caracol_robotico.v(17): expression size 3 truncated to fit in target size 2. VERI-1209
WARNING - synthesis: d:/rtl_fpga/sd2/verilog/aula10-fsm_mealy/ex1/caracol_robotico.v(18): case condition never applies. VERI-1166
WARNING - synthesis: d:/rtl_fpga/sd2/verilog/aula10-fsm_mealy/ex1/caracol_robotico.v(20): case condition never applies. VERI-1166
WARNING - synthesis: d:/rtl_fpga/sd2/verilog/aula10-fsm_mealy/ex1/caracol_robotico.v(29): case condition never applies. VERI-1166
WARNING - synthesis: d:/rtl_fpga/sd2/verilog/aula10-fsm_mealy/ex1/caracol_robotico.v(31): case condition never applies. VERI-1166
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = mealy_zero_detector.



GSR instance connected to net reset_c.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: Mapping latch next_state_1__I_0_i1 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch y_out_I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch next_state_1__I_0_i2 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in mealy_zero_detector_drc.log.
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'GND_net' has no load.
WARNING - synthesis: DRC complete with 1 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file caracol_robotico_impl1.ngd.

################### Begin Area Report (mealy_zero_detector)######################
Number of register bits => 2 of 24879 (0 % )
FD1S3AX => 2
GSR => 1
IB => 3
LUT4 => 3
OB => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 2
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : state_1, loads : 3
  Net : state_0, loads : 3
  Net : next_state_1__N_3_c_1, loads : 3
  Net : y_out_c, loads : 2
  Net : next_state_1, loads : 2
  Net : next_state_0, loads : 2
  Net : reset_c, loads : 1
  Net : y_out, loads : 0
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|  350.508 MHz|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 74.895  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.781  secs
--------------------------------------------------------------
