Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Sep 22 11:49:30 2018
| Host         : DESKTOP-IPMNJQE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RX_TX_read_write_control_timing_summary_routed.rpt -pb RX_TX_read_write_control_timing_summary_routed.pb -rpx RX_TX_read_write_control_timing_summary_routed.rpx -warn_on_violation
| Design       : RX_TX_read_write_control
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.797        0.000                      0                  509        0.121        0.000                      0                  509        3.500        0.000                       0                   194  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.797        0.000                      0                  509        0.121        0.000                      0                  509        3.500        0.000                       0                   194  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.797ns  (required time - arrival time)
  Source:                 data_read_in/Baud_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_read_in/Baud_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.526ns (32.989%)  route 3.100ns (67.011%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.664     5.332    data_read_in/clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  data_read_in/Baud_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  data_read_in/Baud_counter_reg[9]/Q
                         net (fo=6, routed)           0.945     6.795    data_read_in/Baud_counter_reg[9]
    SLICE_X33Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.919 r  data_read_in/next_state1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.919    data_read_in/next_state1_carry__0_i_7_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.451 r  data_read_in/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    data_read_in/next_state1_carry__0_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  data_read_in/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.565    data_read_in/next_state1_carry__1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  data_read_in/next_state1_carry__2/CO[3]
                         net (fo=4, routed)           0.772     8.451    data_read_in/next_state12_in
    SLICE_X32Y28         LUT3 (Prop_lut3_I2_O)        0.124     8.575 r  data_read_in/Baud_counter[0]_i_1/O
                         net (fo=32, routed)          1.383     9.958    data_read_in/Baud_counter[0]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  data_read_in/Baud_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.497    12.889    data_read_in/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  data_read_in/Baud_counter_reg[28]/C
                         clock pessimism              0.425    13.314    
                         clock uncertainty           -0.035    13.279    
    SLICE_X34Y34         FDRE (Setup_fdre_C_R)       -0.524    12.755    data_read_in/Baud_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  2.797    

Slack (MET) :             2.797ns  (required time - arrival time)
  Source:                 data_read_in/Baud_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_read_in/Baud_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.526ns (32.989%)  route 3.100ns (67.011%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.664     5.332    data_read_in/clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  data_read_in/Baud_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  data_read_in/Baud_counter_reg[9]/Q
                         net (fo=6, routed)           0.945     6.795    data_read_in/Baud_counter_reg[9]
    SLICE_X33Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.919 r  data_read_in/next_state1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.919    data_read_in/next_state1_carry__0_i_7_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.451 r  data_read_in/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    data_read_in/next_state1_carry__0_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  data_read_in/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.565    data_read_in/next_state1_carry__1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  data_read_in/next_state1_carry__2/CO[3]
                         net (fo=4, routed)           0.772     8.451    data_read_in/next_state12_in
    SLICE_X32Y28         LUT3 (Prop_lut3_I2_O)        0.124     8.575 r  data_read_in/Baud_counter[0]_i_1/O
                         net (fo=32, routed)          1.383     9.958    data_read_in/Baud_counter[0]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  data_read_in/Baud_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.497    12.889    data_read_in/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  data_read_in/Baud_counter_reg[29]/C
                         clock pessimism              0.425    13.314    
                         clock uncertainty           -0.035    13.279    
    SLICE_X34Y34         FDRE (Setup_fdre_C_R)       -0.524    12.755    data_read_in/Baud_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  2.797    

Slack (MET) :             2.797ns  (required time - arrival time)
  Source:                 data_read_in/Baud_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_read_in/Baud_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.526ns (32.989%)  route 3.100ns (67.011%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.664     5.332    data_read_in/clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  data_read_in/Baud_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  data_read_in/Baud_counter_reg[9]/Q
                         net (fo=6, routed)           0.945     6.795    data_read_in/Baud_counter_reg[9]
    SLICE_X33Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.919 r  data_read_in/next_state1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.919    data_read_in/next_state1_carry__0_i_7_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.451 r  data_read_in/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    data_read_in/next_state1_carry__0_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  data_read_in/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.565    data_read_in/next_state1_carry__1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  data_read_in/next_state1_carry__2/CO[3]
                         net (fo=4, routed)           0.772     8.451    data_read_in/next_state12_in
    SLICE_X32Y28         LUT3 (Prop_lut3_I2_O)        0.124     8.575 r  data_read_in/Baud_counter[0]_i_1/O
                         net (fo=32, routed)          1.383     9.958    data_read_in/Baud_counter[0]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  data_read_in/Baud_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.497    12.889    data_read_in/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  data_read_in/Baud_counter_reg[30]/C
                         clock pessimism              0.425    13.314    
                         clock uncertainty           -0.035    13.279    
    SLICE_X34Y34         FDRE (Setup_fdre_C_R)       -0.524    12.755    data_read_in/Baud_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  2.797    

Slack (MET) :             2.797ns  (required time - arrival time)
  Source:                 data_read_in/Baud_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_read_in/Baud_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.526ns (32.989%)  route 3.100ns (67.011%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.664     5.332    data_read_in/clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  data_read_in/Baud_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  data_read_in/Baud_counter_reg[9]/Q
                         net (fo=6, routed)           0.945     6.795    data_read_in/Baud_counter_reg[9]
    SLICE_X33Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.919 r  data_read_in/next_state1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.919    data_read_in/next_state1_carry__0_i_7_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.451 r  data_read_in/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    data_read_in/next_state1_carry__0_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  data_read_in/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.565    data_read_in/next_state1_carry__1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  data_read_in/next_state1_carry__2/CO[3]
                         net (fo=4, routed)           0.772     8.451    data_read_in/next_state12_in
    SLICE_X32Y28         LUT3 (Prop_lut3_I2_O)        0.124     8.575 r  data_read_in/Baud_counter[0]_i_1/O
                         net (fo=32, routed)          1.383     9.958    data_read_in/Baud_counter[0]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  data_read_in/Baud_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.497    12.889    data_read_in/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  data_read_in/Baud_counter_reg[31]/C
                         clock pessimism              0.425    13.314    
                         clock uncertainty           -0.035    13.279    
    SLICE_X34Y34         FDRE (Setup_fdre_C_R)       -0.524    12.755    data_read_in/Baud_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  2.797    

Slack (MET) :             2.934ns  (required time - arrival time)
  Source:                 data_read_in/Baud_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_read_in/Baud_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.526ns (34.007%)  route 2.961ns (65.993%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.664     5.332    data_read_in/clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  data_read_in/Baud_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  data_read_in/Baud_counter_reg[9]/Q
                         net (fo=6, routed)           0.945     6.795    data_read_in/Baud_counter_reg[9]
    SLICE_X33Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.919 r  data_read_in/next_state1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.919    data_read_in/next_state1_carry__0_i_7_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.451 r  data_read_in/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    data_read_in/next_state1_carry__0_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  data_read_in/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.565    data_read_in/next_state1_carry__1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  data_read_in/next_state1_carry__2/CO[3]
                         net (fo=4, routed)           0.772     8.451    data_read_in/next_state12_in
    SLICE_X32Y28         LUT3 (Prop_lut3_I2_O)        0.124     8.575 r  data_read_in/Baud_counter[0]_i_1/O
                         net (fo=32, routed)          1.244     9.820    data_read_in/Baud_counter[0]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  data_read_in/Baud_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.496    12.888    data_read_in/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  data_read_in/Baud_counter_reg[24]/C
                         clock pessimism              0.425    13.313    
                         clock uncertainty           -0.035    13.278    
    SLICE_X34Y33         FDRE (Setup_fdre_C_R)       -0.524    12.754    data_read_in/Baud_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  2.934    

Slack (MET) :             2.934ns  (required time - arrival time)
  Source:                 data_read_in/Baud_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_read_in/Baud_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.526ns (34.007%)  route 2.961ns (65.993%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.664     5.332    data_read_in/clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  data_read_in/Baud_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  data_read_in/Baud_counter_reg[9]/Q
                         net (fo=6, routed)           0.945     6.795    data_read_in/Baud_counter_reg[9]
    SLICE_X33Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.919 r  data_read_in/next_state1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.919    data_read_in/next_state1_carry__0_i_7_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.451 r  data_read_in/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    data_read_in/next_state1_carry__0_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  data_read_in/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.565    data_read_in/next_state1_carry__1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  data_read_in/next_state1_carry__2/CO[3]
                         net (fo=4, routed)           0.772     8.451    data_read_in/next_state12_in
    SLICE_X32Y28         LUT3 (Prop_lut3_I2_O)        0.124     8.575 r  data_read_in/Baud_counter[0]_i_1/O
                         net (fo=32, routed)          1.244     9.820    data_read_in/Baud_counter[0]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  data_read_in/Baud_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.496    12.888    data_read_in/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  data_read_in/Baud_counter_reg[25]/C
                         clock pessimism              0.425    13.313    
                         clock uncertainty           -0.035    13.278    
    SLICE_X34Y33         FDRE (Setup_fdre_C_R)       -0.524    12.754    data_read_in/Baud_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  2.934    

Slack (MET) :             2.934ns  (required time - arrival time)
  Source:                 data_read_in/Baud_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_read_in/Baud_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.526ns (34.007%)  route 2.961ns (65.993%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.664     5.332    data_read_in/clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  data_read_in/Baud_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  data_read_in/Baud_counter_reg[9]/Q
                         net (fo=6, routed)           0.945     6.795    data_read_in/Baud_counter_reg[9]
    SLICE_X33Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.919 r  data_read_in/next_state1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.919    data_read_in/next_state1_carry__0_i_7_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.451 r  data_read_in/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    data_read_in/next_state1_carry__0_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  data_read_in/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.565    data_read_in/next_state1_carry__1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  data_read_in/next_state1_carry__2/CO[3]
                         net (fo=4, routed)           0.772     8.451    data_read_in/next_state12_in
    SLICE_X32Y28         LUT3 (Prop_lut3_I2_O)        0.124     8.575 r  data_read_in/Baud_counter[0]_i_1/O
                         net (fo=32, routed)          1.244     9.820    data_read_in/Baud_counter[0]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  data_read_in/Baud_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.496    12.888    data_read_in/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  data_read_in/Baud_counter_reg[26]/C
                         clock pessimism              0.425    13.313    
                         clock uncertainty           -0.035    13.278    
    SLICE_X34Y33         FDRE (Setup_fdre_C_R)       -0.524    12.754    data_read_in/Baud_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  2.934    

Slack (MET) :             2.934ns  (required time - arrival time)
  Source:                 data_read_in/Baud_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_read_in/Baud_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.526ns (34.007%)  route 2.961ns (65.993%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.664     5.332    data_read_in/clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  data_read_in/Baud_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  data_read_in/Baud_counter_reg[9]/Q
                         net (fo=6, routed)           0.945     6.795    data_read_in/Baud_counter_reg[9]
    SLICE_X33Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.919 r  data_read_in/next_state1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.919    data_read_in/next_state1_carry__0_i_7_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.451 r  data_read_in/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    data_read_in/next_state1_carry__0_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  data_read_in/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.565    data_read_in/next_state1_carry__1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  data_read_in/next_state1_carry__2/CO[3]
                         net (fo=4, routed)           0.772     8.451    data_read_in/next_state12_in
    SLICE_X32Y28         LUT3 (Prop_lut3_I2_O)        0.124     8.575 r  data_read_in/Baud_counter[0]_i_1/O
                         net (fo=32, routed)          1.244     9.820    data_read_in/Baud_counter[0]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  data_read_in/Baud_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.496    12.888    data_read_in/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  data_read_in/Baud_counter_reg[27]/C
                         clock pessimism              0.425    13.313    
                         clock uncertainty           -0.035    13.278    
    SLICE_X34Y33         FDRE (Setup_fdre_C_R)       -0.524    12.754    data_read_in/Baud_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  2.934    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 data_read_in/Baud_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_read_in/Baud_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 1.526ns (34.042%)  route 2.957ns (65.958%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 12.887 - 8.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.664     5.332    data_read_in/clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  data_read_in/Baud_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  data_read_in/Baud_counter_reg[9]/Q
                         net (fo=6, routed)           0.945     6.795    data_read_in/Baud_counter_reg[9]
    SLICE_X33Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.919 r  data_read_in/next_state1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.919    data_read_in/next_state1_carry__0_i_7_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.451 r  data_read_in/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    data_read_in/next_state1_carry__0_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  data_read_in/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.565    data_read_in/next_state1_carry__1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  data_read_in/next_state1_carry__2/CO[3]
                         net (fo=4, routed)           0.772     8.451    data_read_in/next_state12_in
    SLICE_X32Y28         LUT3 (Prop_lut3_I2_O)        0.124     8.575 r  data_read_in/Baud_counter[0]_i_1/O
                         net (fo=32, routed)          1.240     9.815    data_read_in/Baud_counter[0]_i_1_n_0
    SLICE_X34Y32         FDRE                                         r  data_read_in/Baud_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.495    12.887    data_read_in/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  data_read_in/Baud_counter_reg[20]/C
                         clock pessimism              0.425    13.312    
                         clock uncertainty           -0.035    13.277    
    SLICE_X34Y32         FDRE (Setup_fdre_C_R)       -0.524    12.753    data_read_in/Baud_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 data_read_in/Baud_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_read_in/Baud_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 1.526ns (34.042%)  route 2.957ns (65.958%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 12.887 - 8.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.664     5.332    data_read_in/clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  data_read_in/Baud_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  data_read_in/Baud_counter_reg[9]/Q
                         net (fo=6, routed)           0.945     6.795    data_read_in/Baud_counter_reg[9]
    SLICE_X33Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.919 r  data_read_in/next_state1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.919    data_read_in/next_state1_carry__0_i_7_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.451 r  data_read_in/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    data_read_in/next_state1_carry__0_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  data_read_in/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.565    data_read_in/next_state1_carry__1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  data_read_in/next_state1_carry__2/CO[3]
                         net (fo=4, routed)           0.772     8.451    data_read_in/next_state12_in
    SLICE_X32Y28         LUT3 (Prop_lut3_I2_O)        0.124     8.575 r  data_read_in/Baud_counter[0]_i_1/O
                         net (fo=32, routed)          1.240     9.815    data_read_in/Baud_counter[0]_i_1_n_0
    SLICE_X34Y32         FDRE                                         r  data_read_in/Baud_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.495    12.887    data_read_in/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  data_read_in/Baud_counter_reg[21]/C
                         clock pessimism              0.425    13.312    
                         clock uncertainty           -0.035    13.277    
    SLICE_X34Y32         FDRE (Setup_fdre_C_R)       -0.524    12.753    data_read_in/Baud_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                  2.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 memory_controling/current_address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_controling/Data_handling/Ram_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.825%)  route 0.194ns (54.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.555     1.467    memory_controling/clk_IBUF_BUFG
    SLICE_X34Y21         FDRE                                         r  memory_controling/current_address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  memory_controling/current_address_reg[9]/Q
                         net (fo=5, routed)           0.194     1.825    memory_controling/Data_handling/out[9]
    RAMB36_X2Y4          RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.861     2.020    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/CLKARDCLK
                         clock pessimism             -0.500     1.520    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.703    memory_controling/Data_handling/Ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 data_send_out/Current_address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_controling/Data_handling/Ram_reg_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.913%)  route 0.241ns (63.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.556     1.468    data_send_out/clk_IBUF_BUFG
    SLICE_X33Y20         FDRE                                         r  data_send_out/Current_address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  data_send_out/Current_address_reg[11]/Q
                         net (fo=5, routed)           0.241     1.850    memory_controling/Data_handling/Address_to_read[11]
    RAMB36_X2Y4          RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.864     2.023    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.480     1.543    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.726    memory_controling/Data_handling/Ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 data_send_out/Current_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_controling/Data_handling/Ram_reg_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.485%)  route 0.256ns (64.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.557     1.469    data_send_out/clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  data_send_out/Current_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  data_send_out/Current_address_reg[6]/Q
                         net (fo=5, routed)           0.256     1.866    memory_controling/Data_handling/Address_to_read[6]
    RAMB36_X2Y4          RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.864     2.023    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.480     1.543    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.726    memory_controling/Data_handling/Ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 data_send_out/Current_address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_controling/Data_handling/Ram_reg_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.348%)  route 0.270ns (65.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.556     1.468    data_send_out/clk_IBUF_BUFG
    SLICE_X33Y20         FDRE                                         r  data_send_out/Current_address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  data_send_out/Current_address_reg[10]/Q
                         net (fo=5, routed)           0.270     1.878    memory_controling/Data_handling/Address_to_read[10]
    RAMB36_X2Y4          RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.864     2.023    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.480     1.543    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.726    memory_controling/Data_handling/Ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 data_send_out/Current_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_controling/Data_handling/Ram_reg_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.250%)  route 0.271ns (65.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.558     1.470    data_send_out/clk_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  data_send_out/Current_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  data_send_out/Current_address_reg[3]/Q
                         net (fo=5, routed)           0.271     1.881    memory_controling/Data_handling/Address_to_read[3]
    RAMB36_X2Y4          RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.864     2.023    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.480     1.543    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.726    memory_controling/Data_handling/Ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 memory_controling/current_address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_controling/Data_handling/Ram_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.414%)  route 0.232ns (58.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.555     1.467    memory_controling/clk_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  memory_controling/current_address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  memory_controling/current_address_reg[12]/Q
                         net (fo=4, routed)           0.232     1.863    memory_controling/Data_handling/out[12]
    RAMB36_X2Y4          RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.861     2.020    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/CLKARDCLK
                         clock pessimism             -0.500     1.520    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.703    memory_controling/Data_handling/Ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 memory_controling/current_address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_controling/Data_handling/Ram_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.325%)  route 0.233ns (58.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.555     1.467    memory_controling/clk_IBUF_BUFG
    SLICE_X34Y21         FDRE                                         r  memory_controling/current_address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  memory_controling/current_address_reg[11]/Q
                         net (fo=5, routed)           0.233     1.864    memory_controling/Data_handling/out[11]
    RAMB36_X2Y4          RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.861     2.020    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/CLKARDCLK
                         clock pessimism             -0.500     1.520    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.703    memory_controling/Data_handling/Ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 data_send_out/Current_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_controling/Data_handling/Ram_reg_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.357%)  route 0.282ns (66.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.558     1.470    data_send_out/clk_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  data_send_out/Current_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  data_send_out/Current_address_reg[2]/Q
                         net (fo=5, routed)           0.282     1.892    memory_controling/Data_handling/Address_to_read[2]
    RAMB36_X2Y4          RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.864     2.023    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.480     1.543    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.726    memory_controling/Data_handling/Ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 memory_controling/current_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_controling/Data_handling/Ram_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.743%)  route 0.239ns (59.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.556     1.468    memory_controling/clk_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  memory_controling/current_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  memory_controling/current_address_reg[4]/Q
                         net (fo=5, routed)           0.239     1.870    memory_controling/Data_handling/out[4]
    RAMB36_X2Y4          RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.861     2.020    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/CLKARDCLK
                         clock pessimism             -0.500     1.520    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.703    memory_controling/Data_handling/Ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 data_send_out/Current_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_controling/Data_handling/Ram_reg_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.095%)  route 0.285ns (66.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.558     1.470    data_send_out/clk_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  data_send_out/Current_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  data_send_out/Current_address_reg[1]/Q
                         net (fo=5, routed)           0.285     1.896    memory_controling/Data_handling/Address_to_read[1]
    RAMB36_X2Y4          RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.864     2.023    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.480     1.543    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.726    memory_controling/Data_handling/Ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y4     memory_controling/Data_handling/Ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y4     memory_controling/Data_handling/Ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y4     memory_controling/Data_handling/Ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y4     memory_controling/Data_handling/Ram_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X34Y27    data_read_in/Baud_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X34Y29    data_read_in/Baud_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X34Y29    data_read_in/Baud_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X34Y30    data_read_in/Baud_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X34Y30    data_read_in/Baud_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y29    data_read_in/Baud_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y29    data_read_in/Baud_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y30    data_read_in/Baud_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y30    data_read_in/Baud_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y30    data_read_in/Baud_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y30    data_read_in/Baud_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y28    data_read_in/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y28    data_read_in/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y30    data_read_in/LF_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y35    data_read_in/bit_counter_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y29    data_read_in/Baud_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y29    data_read_in/Baud_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y31    data_read_in/Baud_counter_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y30    data_read_in/LF_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y24    data_read_in/Read_cmd_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y24    data_read_in/Read_cmd_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y35    data_read_in/bit_counter_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y35    data_read_in/bit_counter_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y35    data_read_in/bit_counter_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y30    data_read_in/bit_counter_reg[8]/C



