

================================================================
== Vivado HLS Report for 'black_scholes_black_scholes_iterate'
================================================================
* Date:           Sat Nov 22 14:31:27 2014

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        hls.prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.62|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+-------+-------+-------+-------+---------+
        |                                        |                             |    Latency    |    Interval   | Pipeline|
        |                Instance                |            Module           |  min  |  max  |  min  |  max  |   Type  |
        +----------------------------------------+-----------------------------+-------+-------+-------+-------+---------+
        |grp_black_scholes_init_by_array_fu_233  |black_scholes_init_by_array  |  18704|  19951|  18704|  19951|   none  |
        |grp_black_scholes_genrand_int32_fu_241  |black_scholes_genrand_int32  |      3|   7483|      3|   7483|   none  |
        +----------------------------------------+-----------------------------+-------+-------+-------+-------+---------+

        * Loop: 
        +-------------+-----+-----+------------+-----------+-----------+--------+----------+
        |             |  Latency  |  Iteration |  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min | max |   Latency  |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+-----+------------+-----------+-----------+--------+----------+
        |- Loop 1     |    ?|    ?|           ?|          -|          -|  100000|    no    |
        | + Loop 1.1  |    ?|    ?| 66 ~ 29986 |          -|          -|       ?|    no    |
        +-------------+-----+-----+------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|   1944|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|    135|   12403|  19082|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|   3554|
|Register         |        -|      -|    2583|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|    135|   14986|  24580|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|     61|      14|     46|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+------------------------------------------------+---------+-------+------+------+
    |                      Instance                     |                     Module                     | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------------------------+------------------------------------------------+---------+-------+------+------+
    |black_scholes_dadd_64ns_64ns_64_5_full_dsp_U10     |black_scholes_dadd_64ns_64ns_64_5_full_dsp      |        0|      3|   445|  1149|
    |black_scholes_dadddsub_64ns_64ns_64_5_full_dsp_U9  |black_scholes_dadddsub_64ns_64ns_64_5_full_dsp  |        0|      3|   445|  1149|
    |black_scholes_dcmp_64ns_64ns_1_3_U14               |black_scholes_dcmp_64ns_64ns_1_3                |        0|      0|   130|   469|
    |black_scholes_dcmp_64ns_64ns_1_3_U15               |black_scholes_dcmp_64ns_64ns_1_3                |        0|      0|   130|   469|
    |black_scholes_ddiv_64ns_64ns_64_31_U13             |black_scholes_ddiv_64ns_64ns_64_31              |        0|      0|  3211|  3658|
    |black_scholes_dexp_64ns_64ns_64_18_full_dsp_U21    |black_scholes_dexp_64ns_64ns_64_18_full_dsp     |        0|     26|  1549|  2599|
    |black_scholes_dlog_64ns_64ns_64_31_full_dsp_U20    |black_scholes_dlog_64ns_64ns_64_31_full_dsp     |        0|     61|  1909|  1510|
    |black_scholes_dmul_64ns_64ns_64_6_max_dsp_U11      |black_scholes_dmul_64ns_64ns_64_6_max_dsp       |        0|     11|   317|   578|
    |black_scholes_dmul_64ns_64ns_64_6_max_dsp_U12      |black_scholes_dmul_64ns_64ns_64_6_max_dsp       |        0|     11|   317|   578|
    |black_scholes_dsqrt_64ns_64ns_64_31_U19            |black_scholes_dsqrt_64ns_64ns_64_31             |        0|      0|  1832|  2180|
    |grp_black_scholes_genrand_int32_fu_241             |black_scholes_genrand_int32                     |        0|      4|   324|  1531|
    |grp_black_scholes_init_by_array_fu_233             |black_scholes_init_by_array                     |        0|     16|   558|  1277|
    |black_scholes_sitodp_32ns_64_6_U17                 |black_scholes_sitodp_32ns_64_6                  |        0|      0|   412|   645|
    |black_scholes_sitodp_32ns_64_6_U18                 |black_scholes_sitodp_32ns_64_6                  |        0|      0|   412|   645|
    |black_scholes_uitodp_64ns_64_6_U16                 |black_scholes_uitodp_64ns_64_6                  |        0|      0|   412|   645|
    +---------------------------------------------------+------------------------------------------------+---------+-------+------+------+
    |Total                                              |                                                |        0|    135| 12403| 19082|
    +---------------------------------------------------+------------------------------------------------+---------+-------+------+------+

    * Memory: 
    +-------+----------------------------------------+---------+---+----+------+-----+------+-------------+
    | Memory|                 Module                 | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------------------------+---------+---+----+------+-----+------+-------------+
    |mt_U   |black_scholes_black_scholes_iterate_mt  |        4|  0|   0|   624|   64|     1|        39936|
    +-------+----------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                                        |        4|  0|   0|   624|   64|     1|        39936|
    +-------+----------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |k_4_fu_825_p2                    |     +    |      0|  0|   17|          17|           1|
    |sh_assign_2_fu_622_p2            |     +    |      0|  0|   12|          12|          11|
    |sh_assign_fu_502_p2              |     +    |      0|  0|   12|          12|          11|
    |tmp_75_fu_814_p2                 |     +    |      0|  0|   17|          17|           2|
    |gaussrand_state_phase_fu_794_p2  |     -    |      0|  0|   32|           1|          32|
    |p_Val2_7_i_i1_fu_711_p2          |     -    |      0|  0|   32|           1|          32|
    |p_Val2_7_i_i_fu_700_p2           |     -    |      0|  0|   32|           1|          32|
    |tmp_i_i1_fu_636_p2               |     -    |      0|  0|   11|          10|          11|
    |tmp_i_i_102_fu_516_p2            |     -    |      0|  0|   11|          10|          11|
    |p_Val2_12_fu_705_p3              |  Select  |      0|  0|   32|           1|          32|
    |p_Val2_13_fu_716_p3              |  Select  |      0|  0|   32|           1|          32|
    |p_Val2_3_fu_562_p3               |  Select  |      0|  0|  136|           1|         136|
    |p_Val2_8_fu_682_p3               |  Select  |      0|  0|  136|           1|         136|
    |sh_assign_1_fu_526_p3            |  Select  |      0|  0|   12|           1|          12|
    |sh_assign_3_fu_646_p3            |  Select  |      0|  0|   12|           1|          12|
    |tmp_70_fu_800_p3                 |  Select  |      0|  0|   64|           1|           1|
    |exitcond_fu_739_p2               |   icmp   |      0|  0|   21|          17|          16|
    |tmp_71_fu_808_p2                 |   icmp   |      0|  0|   21|          17|           1|
    |tmp_i_fu_745_p2                  |   icmp   |      0|  0|   40|          32|           1|
    |tmp_106_i_i1_fu_666_p2           |   lshr   |      0|  0|  157|          53|          53|
    |tmp_106_i_i_fu_546_p2            |   lshr   |      0|  0|  157|          53|          53|
    |or_cond_i_fu_779_p2              |    or    |      0|  0|    1|           1|           1|
    |tmp_108_i_i1_fu_676_p2           |    shl   |      0|  0|  429|         136|         136|
    |tmp_108_i_i_fu_556_p2            |    shl   |      0|  0|  429|         136|         136|
    |tmp_92_neg_fu_725_p2             |    xor   |      0|  0|   89|          64|          65|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |Total                            |          |      0|  0| 1944|         597|         966|
    +---------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------+------+-----------+-----+-----------+
    |              Name              |  LUT | Input Size| Bits| Total Bits|
    +--------------------------------+------+-----------+-----+-----------+
    |M1_1_reg_208                    |    64|          2|   64|        128|
    |M1_reg_150                      |    64|          2|   64|        128|
    |Q1_1_reg_219                    |    64|          2|   64|        128|
    |Q1_reg_162                      |    64|          2|   64|        128|
    |S_2_fu_100                      |    64|          2|   64|        128|
    |V2_1_fu_104                     |    64|          2|   64|        128|
    |ap_NS_fsm                       |  1440|        493|    9|       4437|
    |ap_return_0                     |    64|          2|   64|        128|
    |ap_return_1                     |    64|          2|   64|        128|
    |gaussian_random_number_reg_198  |    64|          2|   64|        128|
    |grp_fu_249_opcode               |     2|          3|    2|          6|
    |grp_fu_249_p0                   |   128|          8|   64|        512|
    |grp_fu_249_p1                   |   128|         10|   64|        640|
    |grp_fu_264_p0                   |   192|         13|   64|        832|
    |grp_fu_264_p1                   |   192|         15|   64|        960|
    |grp_fu_272_p0                   |    64|          5|   64|        320|
    |grp_fu_272_p1                   |    64|          5|   64|        320|
    |grp_fu_284_p0                   |    64|          7|   64|        448|
    |grp_fu_284_p1                   |    64|          6|   64|        384|
    |grp_fu_292_opcode               |     5|          3|    5|         15|
    |grp_fu_292_p0                   |    64|          3|   64|        192|
    |grp_fu_292_p1                   |    64|          3|   64|        192|
    |grp_fu_303_p0                   |    64|          5|   64|        320|
    |grp_fu_306_p0                   |    32|          4|   32|        128|
    |grp_fu_312_p1                   |    64|          3|   64|        192|
    |grp_fu_317_p1                   |    64|          3|   64|        192|
    |grp_fu_322_p1                   |    64|          3|   64|        192|
    |k_reg_174                       |    17|          2|   17|         34|
    |mt_address0                     |    10|          3|   10|         30|
    |mt_d0                           |    64|          3|   64|        192|
    |mti                             |    32|          2|   32|         64|
    |phase_reg_138                   |    32|          2|   32|         64|
    |sum_reg_186                     |    64|          2|   64|        128|
    +--------------------------------+------+-----------+-----+-----------+
    |Total                           |  3554|        624| 1739|      11946|
    +--------------------------------+------+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |M1_1_reg_208                                                  |  64|   0|   64|          0|
    |M1_reg_150                                                    |  64|   0|   64|          0|
    |M2_reg_1015                                                   |  64|   0|   64|          0|
    |Q1_1_reg_219                                                  |  64|   0|   64|          0|
    |Q1_reg_162                                                    |  64|   0|   64|          0|
    |Q2_reg_1020                                                   |  64|   0|   64|          0|
    |S_2_fu_100                                                    |  64|   0|   64|          0|
    |V2_1_fu_104                                                   |  64|   0|   64|          0|
    |V2_reg_976                                                    |  64|   0|   64|          0|
    |ap_CS_fsm                                                     |   9|   0|    9|          0|
    |ap_return_0_preg                                              |  64|   0|   64|          0|
    |ap_return_1_preg                                              |  64|   0|   64|          0|
    |gaussian_random_number_reg_198                                |  64|   0|   64|          0|
    |gaussrand_state_phase_reg_986                                 |  32|   0|   32|          0|
    |grp_black_scholes_genrand_int32_fu_241_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |grp_black_scholes_init_by_array_fu_233_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |k_4_reg_1025                                                  |  17|   0|   17|          0|
    |k_cast1_reg_933                                               |  17|   0|   32|         15|
    |k_reg_174                                                     |  17|   0|   17|          0|
    |mti                                                           |  32|   0|   32|          0|
    |p_Result_2_reg_880                                            |   1|   0|    1|          0|
    |p_Result_s_reg_869                                            |   1|   0|    1|          0|
    |p_Val2_12_reg_891                                             |  32|   0|   32|          0|
    |p_Val2_13_reg_896                                             |  32|   0|   32|          0|
    |p_Val2_4_reg_874                                              |  32|   0|   32|          0|
    |p_Val2_9_reg_885                                              |  32|   0|   32|          0|
    |phase_reg_138                                                 |  32|   0|   32|          0|
    |reg_347                                                       |  64|   0|   64|          0|
    |reg_354                                                       |  64|   0|   64|          0|
    |reg_363                                                       |  64|   0|   64|          0|
    |reg_368                                                       |  64|   0|   64|          0|
    |reg_374                                                       |  64|   0|   64|          0|
    |reg_380                                                       |  64|   0|   64|          0|
    |reg_386                                                       |  59|   0|   59|          0|
    |reg_390                                                       |  58|   0|   58|          0|
    |reg_394                                                       |  64|   0|   64|          0|
    |reg_400                                                       |  64|   0|   64|          0|
    |reg_406                                                       |  64|   0|   64|          0|
    |reg_414                                                       |  64|   0|   64|          0|
    |reg_422                                                       |  64|   0|   64|          0|
    |reg_431                                                       |  64|   0|   64|          0|
    |reg_438                                                       |  64|   0|   64|          0|
    |reg_444                                                       |  64|   0|   64|          0|
    |sum_reg_186                                                   |  64|   0|   64|          0|
    |tmp_60_reg_923                                                |  64|   0|   64|          0|
    |tmp_61_reg_928                                                |  64|   0|   64|          0|
    |tmp_70_reg_991                                                |  64|   0|   64|          0|
    |tmp_71_reg_996                                                |   1|   0|    1|          0|
    |tmp_73_reg_1000                                               |  64|   0|   64|          0|
    |tmp_76_reg_1010                                               |  64|   0|   64|          0|
    |tmp_92_neg_reg_901                                            |  64|   0|   64|          0|
    |tmp_i_reg_941                                                 |   1|   0|    1|          0|
    |tmp_reg_918                                                   |  64|   0|   64|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         |2583|   0| 2598|         15|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | black_scholes_black_scholes_iterate | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | black_scholes_black_scholes_iterate | return value |
|ap_start             |  in |    1| ap_ctrl_hs | black_scholes_black_scholes_iterate | return value |
|ap_done              | out |    1| ap_ctrl_hs | black_scholes_black_scholes_iterate | return value |
|ap_idle              | out |    1| ap_ctrl_hs | black_scholes_black_scholes_iterate | return value |
|ap_ready             | out |    1| ap_ctrl_hs | black_scholes_black_scholes_iterate | return value |
|ap_return_0          | out |   64| ap_ctrl_hs | black_scholes_black_scholes_iterate | return value |
|ap_return_1          | out |   64| ap_ctrl_hs | black_scholes_black_scholes_iterate | return value |
|the_args_S_read      |  in |   64|   ap_none  |           the_args_S_read           |    scalar    |
|the_args_E_read      |  in |   64|   ap_none  |           the_args_E_read           |    scalar    |
|the_args_r_read      |  in |   64|   ap_none  |           the_args_r_read           |    scalar    |
|the_args_sigma_read  |  in |   64|   ap_none  |         the_args_sigma_read         |    scalar    |
|the_args_T_read      |  in |   64|   ap_none  |           the_args_T_read           |    scalar    |
+---------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 492
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	432  / (exitcond)
	25  / (!exitcond & !tmp_i)
	130  / (!exitcond & tmp_i)
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	288  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	130  / (or_cond_i)
	184  / (!or_cond_i)
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	244  / true
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	247  / true
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	258  / true
258 --> 
	259  / true
259 --> 
	260  / true
260 --> 
	261  / true
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
	264  / true
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
	267  / true
267 --> 
	268  / true
268 --> 
	269  / true
269 --> 
	270  / true
270 --> 
	271  / true
271 --> 
	272  / true
272 --> 
	273  / true
273 --> 
	274  / true
274 --> 
	275  / true
275 --> 
	276  / true
276 --> 
	277  / true
277 --> 
	278  / true
278 --> 
	279  / true
279 --> 
	280  / true
280 --> 
	281  / true
281 --> 
	282  / true
282 --> 
	283  / true
283 --> 
	284  / true
284 --> 
	285  / true
285 --> 
	286  / true
286 --> 
	287  / true
287 --> 
	288  / true
288 --> 
	289  / true
289 --> 
	290  / true
290 --> 
	291  / true
291 --> 
	292  / true
292 --> 
	293  / true
293 --> 
	294  / true
294 --> 
	295  / true
295 --> 
	296  / true
296 --> 
	297  / true
297 --> 
	298  / true
298 --> 
	299  / true
299 --> 
	300  / true
300 --> 
	301  / true
301 --> 
	302  / true
302 --> 
	303  / true
303 --> 
	304  / true
304 --> 
	305  / true
305 --> 
	306  / true
306 --> 
	307  / true
307 --> 
	308  / true
308 --> 
	309  / true
309 --> 
	310  / true
310 --> 
	311  / true
311 --> 
	312  / true
312 --> 
	313  / true
313 --> 
	314  / true
314 --> 
	315  / true
315 --> 
	316  / true
316 --> 
	317  / true
317 --> 
	318  / true
318 --> 
	319  / true
319 --> 
	320  / true
320 --> 
	321  / true
321 --> 
	322  / true
322 --> 
	323  / true
323 --> 
	324  / true
324 --> 
	325  / true
325 --> 
	326  / true
326 --> 
	327  / true
327 --> 
	328  / true
328 --> 
	329  / true
329 --> 
	330  / true
330 --> 
	331  / true
331 --> 
	332  / true
332 --> 
	333  / true
333 --> 
	334  / true
334 --> 
	335  / true
335 --> 
	336  / true
336 --> 
	337  / true
337 --> 
	338  / true
338 --> 
	339  / true
339 --> 
	340  / true
340 --> 
	341  / true
341 --> 
	342  / true
342 --> 
	343  / true
343 --> 
	344  / true
344 --> 
	345  / true
345 --> 
	346  / true
346 --> 
	347  / true
347 --> 
	348  / true
348 --> 
	349  / true
349 --> 
	350  / true
350 --> 
	351  / true
351 --> 
	352  / true
352 --> 
	353  / true
353 --> 
	354  / true
354 --> 
	355  / true
355 --> 
	356  / true
356 --> 
	357  / true
357 --> 
	358  / true
358 --> 
	359  / true
359 --> 
	360  / true
360 --> 
	361  / true
361 --> 
	362  / true
362 --> 
	363  / true
363 --> 
	364  / true
364 --> 
	365  / true
365 --> 
	366  / true
366 --> 
	367  / true
367 --> 
	368  / true
368 --> 
	369  / true
369 --> 
	370  / true
370 --> 
	371  / true
371 --> 
	372  / true
372 --> 
	373  / true
373 --> 
	374  / true
374 --> 
	375  / (!tmp_71)
	427  / (tmp_71)
375 --> 
	376  / true
376 --> 
	377  / true
377 --> 
	378  / true
378 --> 
	379  / true
379 --> 
	380  / true
380 --> 
	381  / true
381 --> 
	382  / true
382 --> 
	383  / true
383 --> 
	384  / true
384 --> 
	385  / true
385 --> 
	386  / true
386 --> 
	387  / true
387 --> 
	388  / true
388 --> 
	389  / true
389 --> 
	390  / true
390 --> 
	391  / true
391 --> 
	392  / true
392 --> 
	393  / true
393 --> 
	394  / true
394 --> 
	395  / true
395 --> 
	396  / true
396 --> 
	397  / true
397 --> 
	398  / true
398 --> 
	399  / true
399 --> 
	400  / true
400 --> 
	401  / true
401 --> 
	402  / true
402 --> 
	403  / true
403 --> 
	404  / true
404 --> 
	405  / true
405 --> 
	406  / true
406 --> 
	407  / true
407 --> 
	408  / true
408 --> 
	409  / true
409 --> 
	410  / true
410 --> 
	411  / true
411 --> 
	412  / true
412 --> 
	413  / true
413 --> 
	414  / true
414 --> 
	415  / true
415 --> 
	416  / true
416 --> 
	417  / true
417 --> 
	418  / true
418 --> 
	419  / true
419 --> 
	420  / true
420 --> 
	421  / true
421 --> 
	422  / true
422 --> 
	423  / true
423 --> 
	424  / true
424 --> 
	425  / true
425 --> 
	426  / true
426 --> 
	427  / true
427 --> 
	428  / true
428 --> 
	429  / true
429 --> 
	430  / true
430 --> 
	431  / true
431 --> 
	24  / true
432 --> 
	433  / true
433 --> 
	434  / true
434 --> 
	435  / true
435 --> 
	436  / true
436 --> 
	437  / true
437 --> 
	438  / true
438 --> 
	439  / true
439 --> 
	440  / true
440 --> 
	441  / true
441 --> 
	442  / true
442 --> 
	443  / true
443 --> 
	444  / true
444 --> 
	445  / true
445 --> 
	446  / true
446 --> 
	447  / true
447 --> 
	448  / true
448 --> 
	449  / true
449 --> 
	450  / true
450 --> 
	451  / true
451 --> 
	452  / true
452 --> 
	453  / true
453 --> 
	454  / true
454 --> 
	455  / true
455 --> 
	456  / true
456 --> 
	457  / true
457 --> 
	458  / true
458 --> 
	459  / true
459 --> 
	460  / true
460 --> 
	461  / true
461 --> 
	462  / true
462 --> 
	463  / true
463 --> 
	464  / true
464 --> 
	465  / true
465 --> 
	466  / true
466 --> 
	467  / true
467 --> 
	468  / true
468 --> 
	469  / true
469 --> 
	470  / true
470 --> 
	471  / true
471 --> 
	472  / true
472 --> 
	473  / true
473 --> 
	474  / true
474 --> 
	475  / true
475 --> 
	476  / true
476 --> 
	477  / true
477 --> 
	478  / true
478 --> 
	479  / true
479 --> 
	480  / true
480 --> 
	481  / true
481 --> 
	482  / true
482 --> 
	483  / true
483 --> 
	484  / true
484 --> 
	485  / true
485 --> 
	486  / true
486 --> 
	487  / true
487 --> 
	488  / true
488 --> 
	489  / true
489 --> 
	490  / true
490 --> 
	491  / true
491 --> 
	492  / true
492 --> 
* FSM state operations: 

 <State 1>: 7.79ns
ST_1: S_2 [1/1] 0.00ns
_ifconv:0  %S_2 = alloca double, align 8

ST_1: V2_1 [1/1] 0.00ns
_ifconv:1  %V2_1 = alloca double, align 8

ST_1: the_args_sigma_read_1 [1/1] 0.00ns
_ifconv:3  %the_args_sigma_read_1 = call double @_ssdm_op_Read.ap_auto.double(double %the_args_sigma_read)

ST_1: tmp_s [6/6] 7.79ns
_ifconv:53  %tmp_s = fmul double %the_args_sigma_read_1, %the_args_sigma_read_1

ST_1: stg_497 [1/1] 1.57ns
_ifconv:62  store double 0.000000e+00, double* %V2_1, align 8

ST_1: stg_498 [1/1] 1.57ns
_ifconv:63  store double 0.000000e+00, double* %S_2, align 8


 <State 2>: 7.79ns
ST_2: tmp_s [5/6] 7.79ns
_ifconv:53  %tmp_s = fmul double %the_args_sigma_read_1, %the_args_sigma_read_1


 <State 3>: 7.79ns
ST_3: tmp_s [4/6] 7.79ns
_ifconv:53  %tmp_s = fmul double %the_args_sigma_read_1, %the_args_sigma_read_1


 <State 4>: 7.79ns
ST_4: tmp_s [3/6] 7.79ns
_ifconv:53  %tmp_s = fmul double %the_args_sigma_read_1, %the_args_sigma_read_1


 <State 5>: 7.79ns
ST_5: tmp_s [2/6] 7.79ns
_ifconv:53  %tmp_s = fmul double %the_args_sigma_read_1, %the_args_sigma_read_1


 <State 6>: 7.79ns
ST_6: tmp_s [1/6] 7.79ns
_ifconv:53  %tmp_s = fmul double %the_args_sigma_read_1, %the_args_sigma_read_1


 <State 7>: 7.79ns
ST_7: tmp_56 [6/6] 7.79ns
_ifconv:54  %tmp_56 = fmul double %tmp_s, 5.000000e-01


 <State 8>: 7.79ns
ST_8: tmp_56 [5/6] 7.79ns
_ifconv:54  %tmp_56 = fmul double %tmp_s, 5.000000e-01


 <State 9>: 7.79ns
ST_9: tmp_56 [4/6] 7.79ns
_ifconv:54  %tmp_56 = fmul double %tmp_s, 5.000000e-01


 <State 10>: 7.79ns
ST_10: tmp_56 [3/6] 7.79ns
_ifconv:54  %tmp_56 = fmul double %tmp_s, 5.000000e-01


 <State 11>: 7.79ns
ST_11: tmp_56 [2/6] 7.79ns
_ifconv:54  %tmp_56 = fmul double %tmp_s, 5.000000e-01


 <State 12>: 7.79ns
ST_12: tmp_56 [1/6] 7.79ns
_ifconv:54  %tmp_56 = fmul double %tmp_s, 5.000000e-01


 <State 13>: 8.23ns
ST_13: the_args_r_read_1 [1/1] 0.00ns
_ifconv:4  %the_args_r_read_1 = call double @_ssdm_op_Read.ap_auto.double(double %the_args_r_read)

ST_13: tmp_57 [5/5] 8.23ns
_ifconv:55  %tmp_57 = fsub double %the_args_r_read_1, %tmp_56


 <State 14>: 8.23ns
ST_14: tmp_57 [4/5] 8.23ns
_ifconv:55  %tmp_57 = fsub double %the_args_r_read_1, %tmp_56


 <State 15>: 8.23ns
ST_15: tmp_57 [3/5] 8.23ns
_ifconv:55  %tmp_57 = fsub double %the_args_r_read_1, %tmp_56


 <State 16>: 8.23ns
ST_16: the_args_E_read_1 [1/1] 0.00ns
_ifconv:5  %the_args_E_read_1 = call double @_ssdm_op_Read.ap_auto.double(double %the_args_E_read)

ST_16: the_args_S_read_1 [1/1] 0.00ns
_ifconv:6  %the_args_S_read_1 = call double @_ssdm_op_Read.ap_auto.double(double %the_args_S_read)

ST_16: p_Val2_1 [1/1] 0.00ns
_ifconv:7  %p_Val2_1 = bitcast double %the_args_S_read_1 to i64

ST_16: p_Result_s [1/1] 0.00ns
_ifconv:8  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_1, i32 63)

ST_16: loc_V [1/1] 0.00ns
_ifconv:9  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_1, i32 52, i32 62) nounwind

ST_16: loc_V_1 [1/1] 0.00ns
_ifconv:10  %loc_V_1 = trunc i64 %p_Val2_1 to i52

ST_16: p_Result_1 [1/1] 0.00ns
_ifconv:11  %p_Result_1 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_1) nounwind

ST_16: tmp_i_i [1/1] 0.00ns
_ifconv:12  %tmp_i_i = zext i53 %p_Result_1 to i136

ST_16: tmp_i_i_i_cast3 [1/1] 0.00ns
_ifconv:13  %tmp_i_i_i_cast3 = zext i11 %loc_V to i12

ST_16: sh_assign [1/1] 1.84ns
_ifconv:14  %sh_assign = add i12 %tmp_i_i_i_cast3, -1023

ST_16: isNeg [1/1] 0.00ns
_ifconv:15  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)

ST_16: tmp_i_i_102 [1/1] 1.84ns
_ifconv:16  %tmp_i_i_102 = sub i11 1023, %loc_V

ST_16: tmp_i_i_cast [1/1] 0.00ns
_ifconv:17  %tmp_i_i_cast = sext i11 %tmp_i_i_102 to i12

ST_16: sh_assign_1 [1/1] 1.37ns
_ifconv:18  %sh_assign_1 = select i1 %isNeg, i12 %tmp_i_i_cast, i12 %sh_assign

ST_16: sh_assign_1_cast [1/1] 0.00ns
_ifconv:19  %sh_assign_1_cast = sext i12 %sh_assign_1 to i32

ST_16: tmp_105_i_i [1/1] 0.00ns
_ifconv:20  %tmp_105_i_i = zext i32 %sh_assign_1_cast to i136

ST_16: tmp_105_i_i_cast [1/1] 0.00ns
_ifconv:21  %tmp_105_i_i_cast = zext i32 %sh_assign_1_cast to i53

ST_16: tmp_106_i_i [1/1] 3.56ns
_ifconv:22  %tmp_106_i_i = lshr i53 %p_Result_1, %tmp_105_i_i_cast

ST_16: tmp_106_i_i_cast [1/1] 0.00ns
_ifconv:23  %tmp_106_i_i_cast = zext i53 %tmp_106_i_i to i136

ST_16: tmp_108_i_i [1/1] 3.56ns
_ifconv:24  %tmp_108_i_i = shl i136 %tmp_i_i, %tmp_105_i_i

ST_16: p_Val2_3 [1/1] 1.37ns
_ifconv:25  %p_Val2_3 = select i1 %isNeg, i136 %tmp_106_i_i_cast, i136 %tmp_108_i_i

ST_16: p_Val2_4 [1/1] 0.00ns
_ifconv:26  %p_Val2_4 = call i32 @_ssdm_op_PartSelect.i32.i136.i32.i32(i136 %p_Val2_3, i32 52, i32 83)

ST_16: p_Val2_s [1/1] 0.00ns
_ifconv:29  %p_Val2_s = bitcast double %the_args_E_read_1 to i64

ST_16: p_Result_2 [1/1] 0.00ns
_ifconv:30  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

ST_16: loc_V_2 [1/1] 0.00ns
_ifconv:31  %loc_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

ST_16: loc_V_3 [1/1] 0.00ns
_ifconv:32  %loc_V_3 = trunc i64 %p_Val2_s to i52

ST_16: p_Result_3 [1/1] 0.00ns
_ifconv:33  %p_Result_3 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_3) nounwind

ST_16: tmp_i_i8 [1/1] 0.00ns
_ifconv:34  %tmp_i_i8 = zext i53 %p_Result_3 to i136

ST_16: tmp_i_i_i9_cast2 [1/1] 0.00ns
_ifconv:35  %tmp_i_i_i9_cast2 = zext i11 %loc_V_2 to i12

ST_16: sh_assign_2 [1/1] 1.84ns
_ifconv:36  %sh_assign_2 = add i12 %tmp_i_i_i9_cast2, -1023

ST_16: isNeg_1 [1/1] 0.00ns
_ifconv:37  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_2, i32 11)

ST_16: tmp_i_i1 [1/1] 1.84ns
_ifconv:38  %tmp_i_i1 = sub i11 1023, %loc_V_2

ST_16: tmp_i_i1_cast [1/1] 0.00ns
_ifconv:39  %tmp_i_i1_cast = sext i11 %tmp_i_i1 to i12

ST_16: sh_assign_3 [1/1] 1.37ns
_ifconv:40  %sh_assign_3 = select i1 %isNeg_1, i12 %tmp_i_i1_cast, i12 %sh_assign_2

ST_16: sh_assign_3_cast [1/1] 0.00ns
_ifconv:41  %sh_assign_3_cast = sext i12 %sh_assign_3 to i32

ST_16: tmp_105_i_i1 [1/1] 0.00ns
_ifconv:42  %tmp_105_i_i1 = zext i32 %sh_assign_3_cast to i136

ST_16: tmp_105_i_i1_cast [1/1] 0.00ns
_ifconv:43  %tmp_105_i_i1_cast = zext i32 %sh_assign_3_cast to i53

ST_16: tmp_106_i_i1 [1/1] 3.56ns
_ifconv:44  %tmp_106_i_i1 = lshr i53 %p_Result_3, %tmp_105_i_i1_cast

ST_16: tmp_106_i_i1_cast [1/1] 0.00ns
_ifconv:45  %tmp_106_i_i1_cast = zext i53 %tmp_106_i_i1 to i136

ST_16: tmp_108_i_i1 [1/1] 3.56ns
_ifconv:46  %tmp_108_i_i1 = shl i136 %tmp_i_i8, %tmp_105_i_i1

ST_16: p_Val2_8 [1/1] 1.37ns
_ifconv:47  %p_Val2_8 = select i1 %isNeg_1, i136 %tmp_106_i_i1_cast, i136 %tmp_108_i_i1

ST_16: p_Val2_9 [1/1] 0.00ns
_ifconv:48  %p_Val2_9 = call i32 @_ssdm_op_PartSelect.i32.i136.i32.i32(i136 %p_Val2_8, i32 52, i32 83)

ST_16: tmp_57 [2/5] 8.23ns
_ifconv:55  %tmp_57 = fsub double %the_args_r_read_1, %tmp_56


 <State 17>: 8.23ns
ST_17: p_Val2_7_i_i [1/1] 2.44ns
_ifconv:27  %p_Val2_7_i_i = sub i32 0, %p_Val2_4

ST_17: p_Val2_12 [1/1] 1.37ns
_ifconv:28  %p_Val2_12 = select i1 %p_Result_s, i32 %p_Val2_7_i_i, i32 %p_Val2_4

ST_17: p_Val2_7_i_i1 [1/1] 2.44ns
_ifconv:49  %p_Val2_7_i_i1 = sub i32 0, %p_Val2_9

ST_17: p_Val2_13 [1/1] 1.37ns
_ifconv:50  %p_Val2_13 = select i1 %p_Result_2, i32 %p_Val2_7_i_i1, i32 %p_Val2_9

ST_17: tmp_57 [1/5] 8.23ns
_ifconv:55  %tmp_57 = fsub double %the_args_r_read_1, %tmp_56

ST_17: tmp_92_to_int [1/1] 0.00ns
_ifconv:57  %tmp_92_to_int = bitcast double %the_args_r_read_1 to i64

ST_17: tmp_92_neg [1/1] 1.37ns
_ifconv:58  %tmp_92_neg = xor i64 %tmp_92_to_int, -9223372036854775808


 <State 18>: 7.79ns
ST_18: the_args_T_read_1 [1/1] 0.00ns
_ifconv:2  %the_args_T_read_1 = call double @_ssdm_op_Read.ap_auto.double(double %the_args_T_read)

ST_18: tmp [6/6] 6.28ns
_ifconv:52  %tmp = sitofp i32 %p_Val2_12 to double

ST_18: tmp_58 [6/6] 7.79ns
_ifconv:56  %tmp_58 = fmul double %tmp_57, %the_args_T_read_1

ST_18: tmp_59 [1/1] 0.00ns
_ifconv:59  %tmp_59 = bitcast i64 %tmp_92_neg to double

ST_18: tmp_60 [6/6] 7.79ns
_ifconv:60  %tmp_60 = fmul double %tmp_59, %the_args_T_read_1

ST_18: tmp_61 [6/6] 6.28ns
_ifconv:61  %tmp_61 = sitofp i32 %p_Val2_13 to double


 <State 19>: 7.79ns
ST_19: tmp [5/6] 6.28ns
_ifconv:52  %tmp = sitofp i32 %p_Val2_12 to double

ST_19: tmp_58 [5/6] 7.79ns
_ifconv:56  %tmp_58 = fmul double %tmp_57, %the_args_T_read_1

ST_19: tmp_60 [5/6] 7.79ns
_ifconv:60  %tmp_60 = fmul double %tmp_59, %the_args_T_read_1

ST_19: tmp_61 [5/6] 6.28ns
_ifconv:61  %tmp_61 = sitofp i32 %p_Val2_13 to double


 <State 20>: 7.79ns
ST_20: tmp [4/6] 6.28ns
_ifconv:52  %tmp = sitofp i32 %p_Val2_12 to double

ST_20: tmp_58 [4/6] 7.79ns
_ifconv:56  %tmp_58 = fmul double %tmp_57, %the_args_T_read_1

ST_20: tmp_60 [4/6] 7.79ns
_ifconv:60  %tmp_60 = fmul double %tmp_59, %the_args_T_read_1

ST_20: tmp_61 [4/6] 6.28ns
_ifconv:61  %tmp_61 = sitofp i32 %p_Val2_13 to double


 <State 21>: 7.79ns
ST_21: tmp [3/6] 6.28ns
_ifconv:52  %tmp = sitofp i32 %p_Val2_12 to double

ST_21: tmp_58 [3/6] 7.79ns
_ifconv:56  %tmp_58 = fmul double %tmp_57, %the_args_T_read_1

ST_21: tmp_60 [3/6] 7.79ns
_ifconv:60  %tmp_60 = fmul double %tmp_59, %the_args_T_read_1

ST_21: tmp_61 [3/6] 6.28ns
_ifconv:61  %tmp_61 = sitofp i32 %p_Val2_13 to double


 <State 22>: 7.79ns
ST_22: stg_582 [2/2] 0.00ns
_ifconv:51  call fastcc void @black_scholes_init_by_array() nounwind

ST_22: tmp [2/6] 6.28ns
_ifconv:52  %tmp = sitofp i32 %p_Val2_12 to double

ST_22: tmp_58 [2/6] 7.79ns
_ifconv:56  %tmp_58 = fmul double %tmp_57, %the_args_T_read_1

ST_22: tmp_60 [2/6] 7.79ns
_ifconv:60  %tmp_60 = fmul double %tmp_59, %the_args_T_read_1

ST_22: tmp_61 [2/6] 6.28ns
_ifconv:61  %tmp_61 = sitofp i32 %p_Val2_13 to double


 <State 23>: 7.79ns
ST_23: stg_587 [1/2] 0.00ns
_ifconv:51  call fastcc void @black_scholes_init_by_array() nounwind

ST_23: tmp [1/6] 6.28ns
_ifconv:52  %tmp = sitofp i32 %p_Val2_12 to double

ST_23: tmp_58 [1/6] 7.79ns
_ifconv:56  %tmp_58 = fmul double %tmp_57, %the_args_T_read_1

ST_23: tmp_60 [1/6] 7.79ns
_ifconv:60  %tmp_60 = fmul double %tmp_59, %the_args_T_read_1

ST_23: tmp_61 [1/6] 6.28ns
_ifconv:61  %tmp_61 = sitofp i32 %p_Val2_13 to double

ST_23: stg_592 [1/1] 1.57ns
_ifconv:64  br label %0


 <State 24>: 8.62ns
ST_24: phase [1/1] 0.00ns
:0  %phase = phi i32 [ 0, %_ifconv ], [ %gaussrand_state_phase, %._crit_edge1 ]

ST_24: M1 [1/1] 0.00ns
:1  %M1 = phi double [ 0.000000e+00, %_ifconv ], [ %M1_1, %._crit_edge1 ]

ST_24: Q1 [1/1] 0.00ns
:2  %Q1 = phi double [ 0.000000e+00, %_ifconv ], [ %Q1_1, %._crit_edge1 ]

ST_24: k [1/1] 0.00ns
:3  %k = phi i17 [ 1, %_ifconv ], [ %k_4, %._crit_edge1 ]

ST_24: sum [1/1] 0.00ns
:4  %sum = phi double [ 0.000000e+00, %_ifconv ], [ %sum_1, %._crit_edge1 ]

ST_24: k_cast1 [1/1] 0.00ns
:5  %k_cast1 = zext i17 %k to i32

ST_24: exitcond [1/1] 2.30ns
:6  %exitcond = icmp eq i17 %k, -31071

ST_24: empty [1/1] 0.00ns
:7  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100000, i64 100000, i64 100000)

ST_24: stg_601 [1/1] 0.00ns
:8  br i1 %exitcond, label %4, label %._crit_edge

ST_24: tmp_i [1/1] 2.52ns
._crit_edge:0  %tmp_i = icmp eq i32 %phase, 0

ST_24: stg_603 [1/1] 0.00ns
._crit_edge:1  br i1 %tmp_i, label %.critedge.i, label %2

ST_24: S_2_load [1/1] 0.00ns
:0  %S_2_load = load double* %S_2, align 8

ST_24: tmp_i_104 [31/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)

ST_24: variance [31/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 25>: 7.39ns
ST_25: tmp_i_104 [30/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 26>: 7.39ns
ST_26: tmp_i_104 [29/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 27>: 7.39ns
ST_27: tmp_i_104 [28/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 28>: 7.39ns
ST_28: tmp_i_104 [27/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 29>: 7.39ns
ST_29: tmp_i_104 [26/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 30>: 7.39ns
ST_30: tmp_i_104 [25/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 31>: 7.39ns
ST_31: tmp_i_104 [24/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 32>: 7.39ns
ST_32: tmp_i_104 [23/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 33>: 7.39ns
ST_33: tmp_i_104 [22/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 34>: 7.39ns
ST_34: tmp_i_104 [21/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 35>: 7.39ns
ST_35: tmp_i_104 [20/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 36>: 7.39ns
ST_36: tmp_i_104 [19/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 37>: 7.39ns
ST_37: tmp_i_104 [18/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 38>: 7.39ns
ST_38: tmp_i_104 [17/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 39>: 7.39ns
ST_39: tmp_i_104 [16/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 40>: 7.39ns
ST_40: tmp_i_104 [15/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 41>: 7.39ns
ST_41: tmp_i_104 [14/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 42>: 7.39ns
ST_42: tmp_i_104 [13/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 43>: 7.39ns
ST_43: tmp_i_104 [12/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 44>: 7.39ns
ST_44: tmp_i_104 [11/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 45>: 7.39ns
ST_45: tmp_i_104 [10/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 46>: 7.39ns
ST_46: tmp_i_104 [9/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 47>: 7.39ns
ST_47: tmp_i_104 [8/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 48>: 7.39ns
ST_48: tmp_i_104 [7/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 49>: 7.39ns
ST_49: tmp_i_104 [6/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 50>: 7.39ns
ST_50: tmp_i_104 [5/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 51>: 7.39ns
ST_51: tmp_i_104 [4/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 52>: 7.39ns
ST_52: tmp_i_104 [3/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 53>: 7.39ns
ST_53: tmp_i_104 [2/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 54>: 7.39ns
ST_54: tmp_i_104 [1/31] 7.39ns
:2  %tmp_i_104 = call double @llvm.log.f64(double %S_2_load)


 <State 55>: 7.79ns
ST_55: tmp_70_i [6/6] 7.79ns
:3  %tmp_70_i = fmul double %tmp_i_104, -2.000000e+00


 <State 56>: 7.79ns
ST_56: tmp_70_i [5/6] 7.79ns
:3  %tmp_70_i = fmul double %tmp_i_104, -2.000000e+00


 <State 57>: 7.79ns
ST_57: tmp_70_i [4/6] 7.79ns
:3  %tmp_70_i = fmul double %tmp_i_104, -2.000000e+00


 <State 58>: 7.79ns
ST_58: tmp_70_i [3/6] 7.79ns
:3  %tmp_70_i = fmul double %tmp_i_104, -2.000000e+00


 <State 59>: 7.79ns
ST_59: tmp_70_i [2/6] 7.79ns
:3  %tmp_70_i = fmul double %tmp_i_104, -2.000000e+00


 <State 60>: 7.79ns
ST_60: tmp_70_i [1/6] 7.79ns
:3  %tmp_70_i = fmul double %tmp_i_104, -2.000000e+00


 <State 61>: 8.62ns
ST_61: tmp_71_i [31/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 62>: 8.62ns
ST_62: tmp_71_i [30/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 63>: 8.62ns
ST_63: tmp_71_i [29/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 64>: 8.62ns
ST_64: tmp_71_i [28/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 65>: 8.62ns
ST_65: tmp_71_i [27/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 66>: 8.62ns
ST_66: tmp_71_i [26/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 67>: 8.62ns
ST_67: tmp_71_i [25/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 68>: 8.62ns
ST_68: tmp_71_i [24/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 69>: 8.62ns
ST_69: tmp_71_i [23/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 70>: 8.62ns
ST_70: tmp_71_i [22/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 71>: 8.62ns
ST_71: tmp_71_i [21/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 72>: 8.62ns
ST_72: tmp_71_i [20/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 73>: 8.62ns
ST_73: tmp_71_i [19/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 74>: 8.62ns
ST_74: tmp_71_i [18/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 75>: 8.62ns
ST_75: tmp_71_i [17/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 76>: 8.62ns
ST_76: tmp_71_i [16/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 77>: 8.62ns
ST_77: tmp_71_i [15/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 78>: 8.62ns
ST_78: tmp_71_i [14/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 79>: 8.62ns
ST_79: tmp_71_i [13/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 80>: 8.62ns
ST_80: tmp_71_i [12/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 81>: 8.62ns
ST_81: tmp_71_i [11/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 82>: 8.62ns
ST_82: tmp_71_i [10/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 83>: 8.62ns
ST_83: tmp_71_i [9/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 84>: 8.62ns
ST_84: tmp_71_i [8/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 85>: 8.62ns
ST_85: tmp_71_i [7/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 86>: 8.62ns
ST_86: tmp_71_i [6/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 87>: 8.62ns
ST_87: tmp_71_i [5/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 88>: 8.62ns
ST_88: tmp_71_i [4/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 89>: 8.62ns
ST_89: tmp_71_i [3/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 90>: 8.62ns
ST_90: tmp_71_i [2/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 91>: 8.62ns
ST_91: tmp_71_i [1/31] 8.62ns
:4  %tmp_71_i = fdiv double %tmp_70_i, %S_2_load


 <State 92>: 8.62ns
ST_92: tmp_72_i [31/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 93>: 8.62ns
ST_93: tmp_72_i [30/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 94>: 8.62ns
ST_94: tmp_72_i [29/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 95>: 8.62ns
ST_95: tmp_72_i [28/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 96>: 8.62ns
ST_96: tmp_72_i [27/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 97>: 8.62ns
ST_97: tmp_72_i [26/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 98>: 8.62ns
ST_98: tmp_72_i [25/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 99>: 8.62ns
ST_99: tmp_72_i [24/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 100>: 8.62ns
ST_100: tmp_72_i [23/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 101>: 8.62ns
ST_101: tmp_72_i [22/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 102>: 8.62ns
ST_102: tmp_72_i [21/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 103>: 8.62ns
ST_103: tmp_72_i [20/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 104>: 8.62ns
ST_104: tmp_72_i [19/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 105>: 8.62ns
ST_105: tmp_72_i [18/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 106>: 8.62ns
ST_106: tmp_72_i [17/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 107>: 8.62ns
ST_107: tmp_72_i [16/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 108>: 8.62ns
ST_108: tmp_72_i [15/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 109>: 8.62ns
ST_109: tmp_72_i [14/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 110>: 8.62ns
ST_110: tmp_72_i [13/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 111>: 8.62ns
ST_111: tmp_72_i [12/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 112>: 8.62ns
ST_112: tmp_72_i [11/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 113>: 8.62ns
ST_113: tmp_72_i [10/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 114>: 8.62ns
ST_114: tmp_72_i [9/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 115>: 8.62ns
ST_115: tmp_72_i [8/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 116>: 8.62ns
ST_116: tmp_72_i [7/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 117>: 8.62ns
ST_117: tmp_72_i [6/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 118>: 8.62ns
ST_118: tmp_72_i [5/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 119>: 8.62ns
ST_119: tmp_72_i [4/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 120>: 8.62ns
ST_120: tmp_72_i [3/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 121>: 8.62ns
ST_121: tmp_72_i [2/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 122>: 8.62ns
ST_122: tmp_72_i [1/31] 8.62ns
:5  %tmp_72_i = call double @llvm.sqrt.f64(double %tmp_71_i)


 <State 123>: 7.79ns
ST_123: V2_1_load [1/1] 0.00ns
:1  %V2_1_load = load double* %V2_1, align 8

ST_123: X [6/6] 7.79ns
:6  %X = fmul double %tmp_72_i, %V2_1_load


 <State 124>: 7.79ns
ST_124: X [5/6] 7.79ns
:6  %X = fmul double %tmp_72_i, %V2_1_load


 <State 125>: 7.79ns
ST_125: X [4/6] 7.79ns
:6  %X = fmul double %tmp_72_i, %V2_1_load


 <State 126>: 7.79ns
ST_126: X [3/6] 7.79ns
:6  %X = fmul double %tmp_72_i, %V2_1_load


 <State 127>: 7.79ns
ST_127: X [2/6] 7.79ns
:6  %X = fmul double %tmp_72_i, %V2_1_load


 <State 128>: 7.79ns
ST_128: X [1/6] 7.79ns
:6  %X = fmul double %tmp_72_i, %V2_1_load


 <State 129>: 1.57ns
ST_129: stg_712 [1/1] 1.57ns
:7  br label %gaussrand2.exit


 <State 130>: 0.00ns
ST_130: tmp_i_i1_103 [2/2] 0.00ns
.critedge.i:0  %tmp_i_i1_103 = call fastcc i64 @black_scholes_genrand_int32() nounwind


 <State 131>: 7.87ns
ST_131: tmp_i_i1_103 [1/2] 7.87ns
.critedge.i:0  %tmp_i_i1_103 = call fastcc i64 @black_scholes_genrand_int32() nounwind

ST_131: a [1/1] 0.00ns
.critedge.i:1  %a = call i59 @_ssdm_op_PartSelect.i59.i64.i32.i32(i64 %tmp_i_i1_103, i32 5, i32 63)


 <State 132>: 6.28ns
ST_132: tmp_i_i2 [2/2] 0.00ns
.critedge.i:2  %tmp_i_i2 = call fastcc i64 @black_scholes_genrand_int32() nounwind

ST_132: tmp_59_i_i1 [1/1] 0.00ns
.critedge.i:4  %tmp_59_i_i1 = zext i59 %a to i64

ST_132: tmp_59_i_i [6/6] 6.28ns
.critedge.i:5  %tmp_59_i_i = uitofp i64 %tmp_59_i_i1 to double


 <State 133>: 7.87ns
ST_133: tmp_i_i2 [1/2] 7.87ns
.critedge.i:2  %tmp_i_i2 = call fastcc i64 @black_scholes_genrand_int32() nounwind

ST_133: b [1/1] 0.00ns
.critedge.i:3  %b = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %tmp_i_i2, i32 6, i32 63)

ST_133: tmp_59_i_i [5/6] 6.28ns
.critedge.i:5  %tmp_59_i_i = uitofp i64 %tmp_59_i_i1 to double


 <State 134>: 6.28ns
ST_134: tmp_59_i_i [4/6] 6.28ns
.critedge.i:5  %tmp_59_i_i = uitofp i64 %tmp_59_i_i1 to double

ST_134: tmp_i4_i [2/2] 0.00ns
.critedge.i:11  %tmp_i4_i = call fastcc i64 @black_scholes_genrand_int32() nounwind


 <State 135>: 7.87ns
ST_135: tmp_59_i_i [3/6] 6.28ns
.critedge.i:5  %tmp_59_i_i = uitofp i64 %tmp_59_i_i1 to double

ST_135: tmp_i4_i [1/2] 7.87ns
.critedge.i:11  %tmp_i4_i = call fastcc i64 @black_scholes_genrand_int32() nounwind

ST_135: a_1 [1/1] 0.00ns
.critedge.i:12  %a_1 = call i59 @_ssdm_op_PartSelect.i59.i64.i32.i32(i64 %tmp_i4_i, i32 5, i32 63)


 <State 136>: 6.28ns
ST_136: tmp_59_i_i [2/6] 6.28ns
.critedge.i:5  %tmp_59_i_i = uitofp i64 %tmp_59_i_i1 to double

ST_136: tmp_59_i8_i1 [1/1] 0.00ns
.critedge.i:15  %tmp_59_i8_i1 = zext i59 %a_1 to i64

ST_136: tmp_59_i8_i [6/6] 6.28ns
.critedge.i:16  %tmp_59_i8_i = uitofp i64 %tmp_59_i8_i1 to double


 <State 137>: 6.28ns
ST_137: tmp_59_i_i [1/6] 6.28ns
.critedge.i:5  %tmp_59_i_i = uitofp i64 %tmp_59_i_i1 to double

ST_137: tmp_59_i8_i [5/6] 6.28ns
.critedge.i:16  %tmp_59_i8_i = uitofp i64 %tmp_59_i8_i1 to double


 <State 138>: 7.79ns
ST_138: tmp_60_i_i [6/6] 7.79ns
.critedge.i:6  %tmp_60_i_i = fmul double %tmp_59_i_i, 0x4190000000000000

ST_138: tmp_61_i_i1 [1/1] 0.00ns
.critedge.i:7  %tmp_61_i_i1 = zext i58 %b to i64

ST_138: tmp_61_i_i [6/6] 6.28ns
.critedge.i:8  %tmp_61_i_i = uitofp i64 %tmp_61_i_i1 to double

ST_138: tmp_59_i8_i [4/6] 6.28ns
.critedge.i:16  %tmp_59_i8_i = uitofp i64 %tmp_59_i8_i1 to double


 <State 139>: 7.79ns
ST_139: tmp_60_i_i [5/6] 7.79ns
.critedge.i:6  %tmp_60_i_i = fmul double %tmp_59_i_i, 0x4190000000000000

ST_139: tmp_61_i_i [5/6] 6.28ns
.critedge.i:8  %tmp_61_i_i = uitofp i64 %tmp_61_i_i1 to double

ST_139: tmp_59_i8_i [3/6] 6.28ns
.critedge.i:16  %tmp_59_i8_i = uitofp i64 %tmp_59_i8_i1 to double


 <State 140>: 7.79ns
ST_140: tmp_60_i_i [4/6] 7.79ns
.critedge.i:6  %tmp_60_i_i = fmul double %tmp_59_i_i, 0x4190000000000000

ST_140: tmp_61_i_i [4/6] 6.28ns
.critedge.i:8  %tmp_61_i_i = uitofp i64 %tmp_61_i_i1 to double

ST_140: tmp_i6_i [2/2] 0.00ns
.critedge.i:13  %tmp_i6_i = call fastcc i64 @black_scholes_genrand_int32() nounwind

ST_140: tmp_59_i8_i [2/6] 6.28ns
.critedge.i:16  %tmp_59_i8_i = uitofp i64 %tmp_59_i8_i1 to double


 <State 141>: 7.87ns
ST_141: tmp_60_i_i [3/6] 7.79ns
.critedge.i:6  %tmp_60_i_i = fmul double %tmp_59_i_i, 0x4190000000000000

ST_141: tmp_61_i_i [3/6] 6.28ns
.critedge.i:8  %tmp_61_i_i = uitofp i64 %tmp_61_i_i1 to double

ST_141: tmp_i6_i [1/2] 7.87ns
.critedge.i:13  %tmp_i6_i = call fastcc i64 @black_scholes_genrand_int32() nounwind

ST_141: b_1 [1/1] 0.00ns
.critedge.i:14  %b_1 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %tmp_i6_i, i32 6, i32 63)

ST_141: tmp_59_i8_i [1/6] 6.28ns
.critedge.i:16  %tmp_59_i8_i = uitofp i64 %tmp_59_i8_i1 to double


 <State 142>: 7.79ns
ST_142: tmp_60_i_i [2/6] 7.79ns
.critedge.i:6  %tmp_60_i_i = fmul double %tmp_59_i_i, 0x4190000000000000

ST_142: tmp_61_i_i [2/6] 6.28ns
.critedge.i:8  %tmp_61_i_i = uitofp i64 %tmp_61_i_i1 to double

ST_142: tmp_60_i9_i [6/6] 7.79ns
.critedge.i:17  %tmp_60_i9_i = fmul double %tmp_59_i8_i, 0x4190000000000000

ST_142: tmp_61_i10_i1 [1/1] 0.00ns
.critedge.i:18  %tmp_61_i10_i1 = zext i58 %b_1 to i64

ST_142: tmp_61_i10_i [6/6] 6.28ns
.critedge.i:19  %tmp_61_i10_i = uitofp i64 %tmp_61_i10_i1 to double


 <State 143>: 7.79ns
ST_143: tmp_60_i_i [1/6] 7.79ns
.critedge.i:6  %tmp_60_i_i = fmul double %tmp_59_i_i, 0x4190000000000000

ST_143: tmp_61_i_i [1/6] 6.28ns
.critedge.i:8  %tmp_61_i_i = uitofp i64 %tmp_61_i_i1 to double

ST_143: tmp_60_i9_i [5/6] 7.79ns
.critedge.i:17  %tmp_60_i9_i = fmul double %tmp_59_i8_i, 0x4190000000000000

ST_143: tmp_61_i10_i [5/6] 6.28ns
.critedge.i:19  %tmp_61_i10_i = uitofp i64 %tmp_61_i10_i1 to double


 <State 144>: 8.23ns
ST_144: tmp_62_i_i [5/5] 8.23ns
.critedge.i:9  %tmp_62_i_i = fadd double %tmp_60_i_i, %tmp_61_i_i

ST_144: tmp_60_i9_i [4/6] 7.79ns
.critedge.i:17  %tmp_60_i9_i = fmul double %tmp_59_i8_i, 0x4190000000000000

ST_144: tmp_61_i10_i [4/6] 6.28ns
.critedge.i:19  %tmp_61_i10_i = uitofp i64 %tmp_61_i10_i1 to double


 <State 145>: 8.23ns
ST_145: tmp_62_i_i [4/5] 8.23ns
.critedge.i:9  %tmp_62_i_i = fadd double %tmp_60_i_i, %tmp_61_i_i

ST_145: tmp_60_i9_i [3/6] 7.79ns
.critedge.i:17  %tmp_60_i9_i = fmul double %tmp_59_i8_i, 0x4190000000000000

ST_145: tmp_61_i10_i [3/6] 6.28ns
.critedge.i:19  %tmp_61_i10_i = uitofp i64 %tmp_61_i10_i1 to double


 <State 146>: 8.23ns
ST_146: tmp_62_i_i [3/5] 8.23ns
.critedge.i:9  %tmp_62_i_i = fadd double %tmp_60_i_i, %tmp_61_i_i

ST_146: tmp_60_i9_i [2/6] 7.79ns
.critedge.i:17  %tmp_60_i9_i = fmul double %tmp_59_i8_i, 0x4190000000000000

ST_146: tmp_61_i10_i [2/6] 6.28ns
.critedge.i:19  %tmp_61_i10_i = uitofp i64 %tmp_61_i10_i1 to double


 <State 147>: 8.23ns
ST_147: tmp_62_i_i [2/5] 8.23ns
.critedge.i:9  %tmp_62_i_i = fadd double %tmp_60_i_i, %tmp_61_i_i

ST_147: tmp_60_i9_i [1/6] 7.79ns
.critedge.i:17  %tmp_60_i9_i = fmul double %tmp_59_i8_i, 0x4190000000000000

ST_147: tmp_61_i10_i [1/6] 6.28ns
.critedge.i:19  %tmp_61_i10_i = uitofp i64 %tmp_61_i10_i1 to double


 <State 148>: 8.23ns
ST_148: tmp_62_i_i [1/5] 8.23ns
.critedge.i:9  %tmp_62_i_i = fadd double %tmp_60_i_i, %tmp_61_i_i

ST_148: tmp_62_i11_i [5/5] 8.23ns
.critedge.i:20  %tmp_62_i11_i = fadd double %tmp_60_i9_i, %tmp_61_i10_i


 <State 149>: 8.23ns
ST_149: tmp_62_i11_i [4/5] 8.23ns
.critedge.i:20  %tmp_62_i11_i = fadd double %tmp_60_i9_i, %tmp_61_i10_i


 <State 150>: 8.23ns
ST_150: tmp_62_i11_i [3/5] 8.23ns
.critedge.i:20  %tmp_62_i11_i = fadd double %tmp_60_i9_i, %tmp_61_i10_i


 <State 151>: 8.23ns
ST_151: tmp_62_i11_i [2/5] 8.23ns
.critedge.i:20  %tmp_62_i11_i = fadd double %tmp_60_i9_i, %tmp_61_i10_i


 <State 152>: 8.23ns
ST_152: tmp_62_i11_i [1/5] 8.23ns
.critedge.i:20  %tmp_62_i11_i = fadd double %tmp_60_i9_i, %tmp_61_i10_i


 <State 153>: 7.79ns
ST_153: U1 [6/6] 7.79ns
.critedge.i:10  %U1 = fmul double %tmp_62_i_i, 0x3CA0000000000000

ST_153: U2 [6/6] 7.79ns
.critedge.i:21  %U2 = fmul double %tmp_62_i11_i, 0x3CA0000000000000


 <State 154>: 7.79ns
ST_154: U1 [5/6] 7.79ns
.critedge.i:10  %U1 = fmul double %tmp_62_i_i, 0x3CA0000000000000

ST_154: U2 [5/6] 7.79ns
.critedge.i:21  %U2 = fmul double %tmp_62_i11_i, 0x3CA0000000000000


 <State 155>: 7.79ns
ST_155: U1 [4/6] 7.79ns
.critedge.i:10  %U1 = fmul double %tmp_62_i_i, 0x3CA0000000000000

ST_155: U2 [4/6] 7.79ns
.critedge.i:21  %U2 = fmul double %tmp_62_i11_i, 0x3CA0000000000000


 <State 156>: 7.79ns
ST_156: U1 [3/6] 7.79ns
.critedge.i:10  %U1 = fmul double %tmp_62_i_i, 0x3CA0000000000000

ST_156: U2 [3/6] 7.79ns
.critedge.i:21  %U2 = fmul double %tmp_62_i11_i, 0x3CA0000000000000


 <State 157>: 7.79ns
ST_157: U1 [2/6] 7.79ns
.critedge.i:10  %U1 = fmul double %tmp_62_i_i, 0x3CA0000000000000

ST_157: U2 [2/6] 7.79ns
.critedge.i:21  %U2 = fmul double %tmp_62_i11_i, 0x3CA0000000000000


 <State 158>: 7.79ns
ST_158: U1 [1/6] 7.79ns
.critedge.i:10  %U1 = fmul double %tmp_62_i_i, 0x3CA0000000000000

ST_158: U2 [1/6] 7.79ns
.critedge.i:21  %U2 = fmul double %tmp_62_i11_i, 0x3CA0000000000000


 <State 159>: 7.79ns
ST_159: tmp_64_i [6/6] 7.79ns
.critedge.i:22  %tmp_64_i = fmul double %U1, 2.000000e+00

ST_159: tmp_65_i [6/6] 7.79ns
.critedge.i:24  %tmp_65_i = fmul double %U2, 2.000000e+00


 <State 160>: 7.79ns
ST_160: tmp_64_i [5/6] 7.79ns
.critedge.i:22  %tmp_64_i = fmul double %U1, 2.000000e+00

ST_160: tmp_65_i [5/6] 7.79ns
.critedge.i:24  %tmp_65_i = fmul double %U2, 2.000000e+00


 <State 161>: 7.79ns
ST_161: tmp_64_i [4/6] 7.79ns
.critedge.i:22  %tmp_64_i = fmul double %U1, 2.000000e+00

ST_161: tmp_65_i [4/6] 7.79ns
.critedge.i:24  %tmp_65_i = fmul double %U2, 2.000000e+00


 <State 162>: 7.79ns
ST_162: tmp_64_i [3/6] 7.79ns
.critedge.i:22  %tmp_64_i = fmul double %U1, 2.000000e+00

ST_162: tmp_65_i [3/6] 7.79ns
.critedge.i:24  %tmp_65_i = fmul double %U2, 2.000000e+00


 <State 163>: 7.79ns
ST_163: tmp_64_i [2/6] 7.79ns
.critedge.i:22  %tmp_64_i = fmul double %U1, 2.000000e+00

ST_163: tmp_65_i [2/6] 7.79ns
.critedge.i:24  %tmp_65_i = fmul double %U2, 2.000000e+00


 <State 164>: 7.79ns
ST_164: tmp_64_i [1/6] 7.79ns
.critedge.i:22  %tmp_64_i = fmul double %U1, 2.000000e+00

ST_164: tmp_65_i [1/6] 7.79ns
.critedge.i:24  %tmp_65_i = fmul double %U2, 2.000000e+00


 <State 165>: 8.23ns
ST_165: V1 [5/5] 8.23ns
.critedge.i:23  %V1 = fadd double %tmp_64_i, -1.000000e+00

ST_165: V2 [5/5] 8.23ns
.critedge.i:25  %V2 = fadd double %tmp_65_i, -1.000000e+00


 <State 166>: 8.23ns
ST_166: V1 [4/5] 8.23ns
.critedge.i:23  %V1 = fadd double %tmp_64_i, -1.000000e+00

ST_166: V2 [4/5] 8.23ns
.critedge.i:25  %V2 = fadd double %tmp_65_i, -1.000000e+00


 <State 167>: 8.23ns
ST_167: V1 [3/5] 8.23ns
.critedge.i:23  %V1 = fadd double %tmp_64_i, -1.000000e+00

ST_167: V2 [3/5] 8.23ns
.critedge.i:25  %V2 = fadd double %tmp_65_i, -1.000000e+00


 <State 168>: 8.23ns
ST_168: V1 [2/5] 8.23ns
.critedge.i:23  %V1 = fadd double %tmp_64_i, -1.000000e+00

ST_168: V2 [2/5] 8.23ns
.critedge.i:25  %V2 = fadd double %tmp_65_i, -1.000000e+00


 <State 169>: 8.23ns
ST_169: V1 [1/5] 8.23ns
.critedge.i:23  %V1 = fadd double %tmp_64_i, -1.000000e+00

ST_169: V2 [1/5] 8.23ns
.critedge.i:25  %V2 = fadd double %tmp_65_i, -1.000000e+00


 <State 170>: 7.79ns
ST_170: tmp_66_i [6/6] 7.79ns
.critedge.i:26  %tmp_66_i = fmul double %V1, %V1

ST_170: tmp_67_i [6/6] 7.79ns
.critedge.i:27  %tmp_67_i = fmul double %V2, %V2


 <State 171>: 7.79ns
ST_171: tmp_66_i [5/6] 7.79ns
.critedge.i:26  %tmp_66_i = fmul double %V1, %V1

ST_171: tmp_67_i [5/6] 7.79ns
.critedge.i:27  %tmp_67_i = fmul double %V2, %V2


 <State 172>: 7.79ns
ST_172: tmp_66_i [4/6] 7.79ns
.critedge.i:26  %tmp_66_i = fmul double %V1, %V1

ST_172: tmp_67_i [4/6] 7.79ns
.critedge.i:27  %tmp_67_i = fmul double %V2, %V2


 <State 173>: 7.79ns
ST_173: tmp_66_i [3/6] 7.79ns
.critedge.i:26  %tmp_66_i = fmul double %V1, %V1

ST_173: tmp_67_i [3/6] 7.79ns
.critedge.i:27  %tmp_67_i = fmul double %V2, %V2


 <State 174>: 7.79ns
ST_174: tmp_66_i [2/6] 7.79ns
.critedge.i:26  %tmp_66_i = fmul double %V1, %V1

ST_174: tmp_67_i [2/6] 7.79ns
.critedge.i:27  %tmp_67_i = fmul double %V2, %V2


 <State 175>: 7.79ns
ST_175: tmp_66_i [1/6] 7.79ns
.critedge.i:26  %tmp_66_i = fmul double %V1, %V1

ST_175: tmp_67_i [1/6] 7.79ns
.critedge.i:27  %tmp_67_i = fmul double %V2, %V2


 <State 176>: 8.23ns
ST_176: S_1 [5/5] 8.23ns
.critedge.i:28  %S_1 = fadd double %tmp_66_i, %tmp_67_i


 <State 177>: 8.23ns
ST_177: S_1 [4/5] 8.23ns
.critedge.i:28  %S_1 = fadd double %tmp_66_i, %tmp_67_i


 <State 178>: 8.23ns
ST_178: S_1 [3/5] 8.23ns
.critedge.i:28  %S_1 = fadd double %tmp_66_i, %tmp_67_i


 <State 179>: 8.23ns
ST_179: S_1 [2/5] 8.23ns
.critedge.i:28  %S_1 = fadd double %tmp_66_i, %tmp_67_i


 <State 180>: 8.23ns
ST_180: S_1 [1/5] 8.23ns
.critedge.i:28  %S_1 = fadd double %tmp_66_i, %tmp_67_i


 <State 181>: 4.55ns
ST_181: tmp_68_i [3/3] 4.55ns
.critedge.i:29  %tmp_68_i = fcmp oge double %S_1, 1.000000e+00

ST_181: tmp_69_i [3/3] 4.55ns
.critedge.i:30  %tmp_69_i = fcmp oeq double %S_1, 0.000000e+00


 <State 182>: 4.55ns
ST_182: tmp_68_i [2/3] 4.55ns
.critedge.i:29  %tmp_68_i = fcmp oge double %S_1, 1.000000e+00

ST_182: tmp_69_i [2/3] 4.55ns
.critedge.i:30  %tmp_69_i = fcmp oeq double %S_1, 0.000000e+00


 <State 183>: 7.39ns
ST_183: tmp_68_i [1/3] 4.55ns
.critedge.i:29  %tmp_68_i = fcmp oge double %S_1, 1.000000e+00

ST_183: tmp_69_i [1/3] 4.55ns
.critedge.i:30  %tmp_69_i = fcmp oeq double %S_1, 0.000000e+00

ST_183: or_cond_i [1/1] 1.37ns
.critedge.i:31  %or_cond_i = or i1 %tmp_68_i, %tmp_69_i

ST_183: stg_833 [1/1] 0.00ns
.critedge.i:32  br i1 %or_cond_i, label %.critedge.i, label %1

ST_183: tmp_73_i [31/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)

ST_183: stg_835 [1/1] 1.57ns
:5  store double %V2, double* %V2_1, align 8

ST_183: stg_836 [1/1] 1.57ns
:6  store double %S_1, double* %S_2, align 8


 <State 184>: 7.39ns
ST_184: tmp_73_i [30/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 185>: 7.39ns
ST_185: tmp_73_i [29/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 186>: 7.39ns
ST_186: tmp_73_i [28/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 187>: 7.39ns
ST_187: tmp_73_i [27/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 188>: 7.39ns
ST_188: tmp_73_i [26/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 189>: 7.39ns
ST_189: tmp_73_i [25/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 190>: 7.39ns
ST_190: tmp_73_i [24/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 191>: 7.39ns
ST_191: tmp_73_i [23/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 192>: 7.39ns
ST_192: tmp_73_i [22/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 193>: 7.39ns
ST_193: tmp_73_i [21/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 194>: 7.39ns
ST_194: tmp_73_i [20/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 195>: 7.39ns
ST_195: tmp_73_i [19/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 196>: 7.39ns
ST_196: tmp_73_i [18/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 197>: 7.39ns
ST_197: tmp_73_i [17/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 198>: 7.39ns
ST_198: tmp_73_i [16/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 199>: 7.39ns
ST_199: tmp_73_i [15/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 200>: 7.39ns
ST_200: tmp_73_i [14/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 201>: 7.39ns
ST_201: tmp_73_i [13/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 202>: 7.39ns
ST_202: tmp_73_i [12/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 203>: 7.39ns
ST_203: tmp_73_i [11/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 204>: 7.39ns
ST_204: tmp_73_i [10/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 205>: 7.39ns
ST_205: tmp_73_i [9/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 206>: 7.39ns
ST_206: tmp_73_i [8/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 207>: 7.39ns
ST_207: tmp_73_i [7/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 208>: 7.39ns
ST_208: tmp_73_i [6/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 209>: 7.39ns
ST_209: tmp_73_i [5/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 210>: 7.39ns
ST_210: tmp_73_i [4/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 211>: 7.39ns
ST_211: tmp_73_i [3/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 212>: 7.39ns
ST_212: tmp_73_i [2/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 213>: 7.39ns
ST_213: tmp_73_i [1/31] 7.39ns
:0  %tmp_73_i = call double @llvm.log.f64(double %S_1)


 <State 214>: 7.79ns
ST_214: tmp_74_i [6/6] 7.79ns
:1  %tmp_74_i = fmul double %tmp_73_i, -2.000000e+00


 <State 215>: 7.79ns
ST_215: tmp_74_i [5/6] 7.79ns
:1  %tmp_74_i = fmul double %tmp_73_i, -2.000000e+00


 <State 216>: 7.79ns
ST_216: tmp_74_i [4/6] 7.79ns
:1  %tmp_74_i = fmul double %tmp_73_i, -2.000000e+00


 <State 217>: 7.79ns
ST_217: tmp_74_i [3/6] 7.79ns
:1  %tmp_74_i = fmul double %tmp_73_i, -2.000000e+00


 <State 218>: 7.79ns
ST_218: tmp_74_i [2/6] 7.79ns
:1  %tmp_74_i = fmul double %tmp_73_i, -2.000000e+00


 <State 219>: 7.79ns
ST_219: tmp_74_i [1/6] 7.79ns
:1  %tmp_74_i = fmul double %tmp_73_i, -2.000000e+00


 <State 220>: 8.62ns
ST_220: tmp_75_i [31/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 221>: 8.62ns
ST_221: tmp_75_i [30/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 222>: 8.62ns
ST_222: tmp_75_i [29/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 223>: 8.62ns
ST_223: tmp_75_i [28/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 224>: 8.62ns
ST_224: tmp_75_i [27/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 225>: 8.62ns
ST_225: tmp_75_i [26/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 226>: 8.62ns
ST_226: tmp_75_i [25/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 227>: 8.62ns
ST_227: tmp_75_i [24/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 228>: 8.62ns
ST_228: tmp_75_i [23/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 229>: 8.62ns
ST_229: tmp_75_i [22/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 230>: 8.62ns
ST_230: tmp_75_i [21/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 231>: 8.62ns
ST_231: tmp_75_i [20/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 232>: 8.62ns
ST_232: tmp_75_i [19/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 233>: 8.62ns
ST_233: tmp_75_i [18/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 234>: 8.62ns
ST_234: tmp_75_i [17/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 235>: 8.62ns
ST_235: tmp_75_i [16/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 236>: 8.62ns
ST_236: tmp_75_i [15/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 237>: 8.62ns
ST_237: tmp_75_i [14/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 238>: 8.62ns
ST_238: tmp_75_i [13/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 239>: 8.62ns
ST_239: tmp_75_i [12/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 240>: 8.62ns
ST_240: tmp_75_i [11/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 241>: 8.62ns
ST_241: tmp_75_i [10/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 242>: 8.62ns
ST_242: tmp_75_i [9/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 243>: 8.62ns
ST_243: tmp_75_i [8/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 244>: 8.62ns
ST_244: tmp_75_i [7/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 245>: 8.62ns
ST_245: tmp_75_i [6/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 246>: 8.62ns
ST_246: tmp_75_i [5/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 247>: 8.62ns
ST_247: tmp_75_i [4/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 248>: 8.62ns
ST_248: tmp_75_i [3/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 249>: 8.62ns
ST_249: tmp_75_i [2/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 250>: 8.62ns
ST_250: tmp_75_i [1/31] 8.62ns
:2  %tmp_75_i = fdiv double %tmp_74_i, %S_1


 <State 251>: 8.62ns
ST_251: tmp_76_i [31/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 252>: 8.62ns
ST_252: tmp_76_i [30/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 253>: 8.62ns
ST_253: tmp_76_i [29/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 254>: 8.62ns
ST_254: tmp_76_i [28/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 255>: 8.62ns
ST_255: tmp_76_i [27/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 256>: 8.62ns
ST_256: tmp_76_i [26/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 257>: 8.62ns
ST_257: tmp_76_i [25/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 258>: 8.62ns
ST_258: tmp_76_i [24/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 259>: 8.62ns
ST_259: tmp_76_i [23/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 260>: 8.62ns
ST_260: tmp_76_i [22/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 261>: 8.62ns
ST_261: tmp_76_i [21/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 262>: 8.62ns
ST_262: tmp_76_i [20/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 263>: 8.62ns
ST_263: tmp_76_i [19/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 264>: 8.62ns
ST_264: tmp_76_i [18/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 265>: 8.62ns
ST_265: tmp_76_i [17/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 266>: 8.62ns
ST_266: tmp_76_i [16/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 267>: 8.62ns
ST_267: tmp_76_i [15/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 268>: 8.62ns
ST_268: tmp_76_i [14/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 269>: 8.62ns
ST_269: tmp_76_i [13/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 270>: 8.62ns
ST_270: tmp_76_i [12/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 271>: 8.62ns
ST_271: tmp_76_i [11/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 272>: 8.62ns
ST_272: tmp_76_i [10/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 273>: 8.62ns
ST_273: tmp_76_i [9/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 274>: 8.62ns
ST_274: tmp_76_i [8/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 275>: 8.62ns
ST_275: tmp_76_i [7/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 276>: 8.62ns
ST_276: tmp_76_i [6/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 277>: 8.62ns
ST_277: tmp_76_i [5/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 278>: 8.62ns
ST_278: tmp_76_i [4/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 279>: 8.62ns
ST_279: tmp_76_i [3/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 280>: 8.62ns
ST_280: tmp_76_i [2/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 281>: 8.62ns
ST_281: tmp_76_i [1/31] 8.62ns
:3  %tmp_76_i = call double @llvm.sqrt.f64(double %tmp_75_i)


 <State 282>: 7.79ns
ST_282: X_1 [6/6] 7.79ns
:4  %X_1 = fmul double %V1, %tmp_76_i


 <State 283>: 7.79ns
ST_283: X_1 [5/6] 7.79ns
:4  %X_1 = fmul double %V1, %tmp_76_i


 <State 284>: 7.79ns
ST_284: X_1 [4/6] 7.79ns
:4  %X_1 = fmul double %V1, %tmp_76_i


 <State 285>: 7.79ns
ST_285: X_1 [3/6] 7.79ns
:4  %X_1 = fmul double %V1, %tmp_76_i


 <State 286>: 7.79ns
ST_286: X_1 [2/6] 7.79ns
:4  %X_1 = fmul double %V1, %tmp_76_i


 <State 287>: 7.79ns
ST_287: X_1 [1/6] 7.79ns
:4  %X_1 = fmul double %V1, %tmp_76_i


 <State 288>: 8.62ns
ST_288: stg_941 [1/1] 1.57ns
:7  br label %gaussrand2.exit

ST_288: gaussrand_state_phase [1/1] 2.44ns
gaussrand2.exit:1  %gaussrand_state_phase = sub nsw i32 1, %phase

ST_288: tmp_62 [31/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 289>: 8.62ns
ST_289: gaussian_random_number [1/1] 0.00ns
gaussrand2.exit:0  %gaussian_random_number = phi double [ %X_1, %1 ], [ %X, %2 ]

ST_289: tmp_62 [30/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 290>: 8.62ns
ST_290: tmp_62 [29/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 291>: 8.62ns
ST_291: tmp_62 [28/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 292>: 8.62ns
ST_292: tmp_62 [27/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 293>: 8.62ns
ST_293: tmp_62 [26/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 294>: 8.62ns
ST_294: tmp_62 [25/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 295>: 8.62ns
ST_295: tmp_62 [24/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 296>: 8.62ns
ST_296: tmp_62 [23/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 297>: 8.62ns
ST_297: tmp_62 [22/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 298>: 8.62ns
ST_298: tmp_62 [21/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 299>: 8.62ns
ST_299: tmp_62 [20/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 300>: 8.62ns
ST_300: tmp_62 [19/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 301>: 8.62ns
ST_301: tmp_62 [18/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 302>: 8.62ns
ST_302: tmp_62 [17/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 303>: 8.62ns
ST_303: tmp_62 [16/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 304>: 8.62ns
ST_304: tmp_62 [15/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 305>: 8.62ns
ST_305: tmp_62 [14/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 306>: 8.62ns
ST_306: tmp_62 [13/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 307>: 8.62ns
ST_307: tmp_62 [12/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 308>: 8.62ns
ST_308: tmp_62 [11/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 309>: 8.62ns
ST_309: tmp_62 [10/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 310>: 8.62ns
ST_310: tmp_62 [9/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 311>: 8.62ns
ST_311: tmp_62 [8/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 312>: 8.62ns
ST_312: tmp_62 [7/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 313>: 8.62ns
ST_313: tmp_62 [6/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 314>: 8.62ns
ST_314: tmp_62 [5/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 315>: 8.62ns
ST_315: tmp_62 [4/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 316>: 8.62ns
ST_316: tmp_62 [3/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 317>: 8.62ns
ST_317: tmp_62 [2/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 318>: 8.62ns
ST_318: tmp_62 [1/31] 8.62ns
gaussrand2.exit:2  %tmp_62 = call double @llvm.sqrt.f64(double %the_args_T_read_1)


 <State 319>: 7.79ns
ST_319: tmp_63 [6/6] 7.79ns
gaussrand2.exit:3  %tmp_63 = fmul double %tmp_62, %the_args_sigma_read_1


 <State 320>: 7.79ns
ST_320: tmp_63 [5/6] 7.79ns
gaussrand2.exit:3  %tmp_63 = fmul double %tmp_62, %the_args_sigma_read_1


 <State 321>: 7.79ns
ST_321: tmp_63 [4/6] 7.79ns
gaussrand2.exit:3  %tmp_63 = fmul double %tmp_62, %the_args_sigma_read_1


 <State 322>: 7.79ns
ST_322: tmp_63 [3/6] 7.79ns
gaussrand2.exit:3  %tmp_63 = fmul double %tmp_62, %the_args_sigma_read_1


 <State 323>: 7.79ns
ST_323: tmp_63 [2/6] 7.79ns
gaussrand2.exit:3  %tmp_63 = fmul double %tmp_62, %the_args_sigma_read_1


 <State 324>: 7.79ns
ST_324: tmp_63 [1/6] 7.79ns
gaussrand2.exit:3  %tmp_63 = fmul double %tmp_62, %the_args_sigma_read_1


 <State 325>: 7.79ns
ST_325: tmp_64 [6/6] 7.79ns
gaussrand2.exit:4  %tmp_64 = fmul double %tmp_63, %gaussian_random_number


 <State 326>: 7.79ns
ST_326: tmp_64 [5/6] 7.79ns
gaussrand2.exit:4  %tmp_64 = fmul double %tmp_63, %gaussian_random_number


 <State 327>: 7.79ns
ST_327: tmp_64 [4/6] 7.79ns
gaussrand2.exit:4  %tmp_64 = fmul double %tmp_63, %gaussian_random_number


 <State 328>: 7.79ns
ST_328: tmp_64 [3/6] 7.79ns
gaussrand2.exit:4  %tmp_64 = fmul double %tmp_63, %gaussian_random_number


 <State 329>: 7.79ns
ST_329: tmp_64 [2/6] 7.79ns
gaussrand2.exit:4  %tmp_64 = fmul double %tmp_63, %gaussian_random_number


 <State 330>: 7.79ns
ST_330: tmp_64 [1/6] 7.79ns
gaussrand2.exit:4  %tmp_64 = fmul double %tmp_63, %gaussian_random_number


 <State 331>: 8.23ns
ST_331: tmp_65 [5/5] 8.23ns
gaussrand2.exit:5  %tmp_65 = fadd double %tmp_58, %tmp_64


 <State 332>: 8.23ns
ST_332: tmp_65 [4/5] 8.23ns
gaussrand2.exit:5  %tmp_65 = fadd double %tmp_58, %tmp_64


 <State 333>: 8.23ns
ST_333: tmp_65 [3/5] 8.23ns
gaussrand2.exit:5  %tmp_65 = fadd double %tmp_58, %tmp_64


 <State 334>: 8.23ns
ST_334: tmp_65 [2/5] 8.23ns
gaussrand2.exit:5  %tmp_65 = fadd double %tmp_58, %tmp_64


 <State 335>: 8.23ns
ST_335: tmp_65 [1/5] 8.23ns
gaussrand2.exit:5  %tmp_65 = fadd double %tmp_58, %tmp_64


 <State 336>: 7.32ns
ST_336: tmp_66 [18/18] 7.32ns
gaussrand2.exit:6  %tmp_66 = call double @llvm.exp.f64(double %tmp_65)


 <State 337>: 7.32ns
ST_337: tmp_66 [17/18] 7.32ns
gaussrand2.exit:6  %tmp_66 = call double @llvm.exp.f64(double %tmp_65)


 <State 338>: 7.32ns
ST_338: tmp_66 [16/18] 7.32ns
gaussrand2.exit:6  %tmp_66 = call double @llvm.exp.f64(double %tmp_65)


 <State 339>: 7.32ns
ST_339: tmp_66 [15/18] 7.32ns
gaussrand2.exit:6  %tmp_66 = call double @llvm.exp.f64(double %tmp_65)


 <State 340>: 7.32ns
ST_340: tmp_66 [14/18] 7.32ns
gaussrand2.exit:6  %tmp_66 = call double @llvm.exp.f64(double %tmp_65)


 <State 341>: 7.32ns
ST_341: tmp_66 [13/18] 7.32ns
gaussrand2.exit:6  %tmp_66 = call double @llvm.exp.f64(double %tmp_65)


 <State 342>: 7.32ns
ST_342: tmp_66 [12/18] 7.32ns
gaussrand2.exit:6  %tmp_66 = call double @llvm.exp.f64(double %tmp_65)


 <State 343>: 7.32ns
ST_343: tmp_66 [11/18] 7.32ns
gaussrand2.exit:6  %tmp_66 = call double @llvm.exp.f64(double %tmp_65)


 <State 344>: 7.32ns
ST_344: tmp_66 [10/18] 7.32ns
gaussrand2.exit:6  %tmp_66 = call double @llvm.exp.f64(double %tmp_65)


 <State 345>: 7.32ns
ST_345: tmp_66 [9/18] 7.32ns
gaussrand2.exit:6  %tmp_66 = call double @llvm.exp.f64(double %tmp_65)


 <State 346>: 7.32ns
ST_346: tmp_66 [8/18] 7.32ns
gaussrand2.exit:6  %tmp_66 = call double @llvm.exp.f64(double %tmp_65)


 <State 347>: 7.32ns
ST_347: tmp_66 [7/18] 7.32ns
gaussrand2.exit:6  %tmp_66 = call double @llvm.exp.f64(double %tmp_65)


 <State 348>: 7.32ns
ST_348: tmp_66 [6/18] 7.32ns
gaussrand2.exit:6  %tmp_66 = call double @llvm.exp.f64(double %tmp_65)


 <State 349>: 7.32ns
ST_349: tmp_66 [5/18] 7.32ns
gaussrand2.exit:6  %tmp_66 = call double @llvm.exp.f64(double %tmp_65)


 <State 350>: 7.32ns
ST_350: tmp_66 [4/18] 7.32ns
gaussrand2.exit:6  %tmp_66 = call double @llvm.exp.f64(double %tmp_65)

ST_350: tmp_67 [18/18] 7.32ns
gaussrand2.exit:8  %tmp_67 = call double @llvm.exp.f64(double %tmp_60)


 <State 351>: 7.32ns
ST_351: tmp_66 [3/18] 7.32ns
gaussrand2.exit:6  %tmp_66 = call double @llvm.exp.f64(double %tmp_65)

ST_351: tmp_67 [17/18] 7.32ns
gaussrand2.exit:8  %tmp_67 = call double @llvm.exp.f64(double %tmp_60)


 <State 352>: 7.32ns
ST_352: tmp_66 [2/18] 7.32ns
gaussrand2.exit:6  %tmp_66 = call double @llvm.exp.f64(double %tmp_65)

ST_352: tmp_67 [16/18] 7.32ns
gaussrand2.exit:8  %tmp_67 = call double @llvm.exp.f64(double %tmp_60)


 <State 353>: 7.32ns
ST_353: tmp_66 [1/18] 7.32ns
gaussrand2.exit:6  %tmp_66 = call double @llvm.exp.f64(double %tmp_65)

ST_353: tmp_67 [15/18] 7.32ns
gaussrand2.exit:8  %tmp_67 = call double @llvm.exp.f64(double %tmp_60)


 <State 354>: 7.79ns
ST_354: current_value [6/6] 7.79ns
gaussrand2.exit:7  %current_value = fmul double %tmp, %tmp_66

ST_354: tmp_67 [14/18] 7.32ns
gaussrand2.exit:8  %tmp_67 = call double @llvm.exp.f64(double %tmp_60)


 <State 355>: 7.79ns
ST_355: current_value [5/6] 7.79ns
gaussrand2.exit:7  %current_value = fmul double %tmp, %tmp_66

ST_355: tmp_67 [13/18] 7.32ns
gaussrand2.exit:8  %tmp_67 = call double @llvm.exp.f64(double %tmp_60)


 <State 356>: 7.79ns
ST_356: current_value [4/6] 7.79ns
gaussrand2.exit:7  %current_value = fmul double %tmp, %tmp_66

ST_356: tmp_67 [12/18] 7.32ns
gaussrand2.exit:8  %tmp_67 = call double @llvm.exp.f64(double %tmp_60)


 <State 357>: 7.79ns
ST_357: current_value [3/6] 7.79ns
gaussrand2.exit:7  %current_value = fmul double %tmp, %tmp_66

ST_357: tmp_67 [11/18] 7.32ns
gaussrand2.exit:8  %tmp_67 = call double @llvm.exp.f64(double %tmp_60)


 <State 358>: 7.79ns
ST_358: current_value [2/6] 7.79ns
gaussrand2.exit:7  %current_value = fmul double %tmp, %tmp_66

ST_358: tmp_67 [10/18] 7.32ns
gaussrand2.exit:8  %tmp_67 = call double @llvm.exp.f64(double %tmp_60)


 <State 359>: 7.79ns
ST_359: current_value [1/6] 7.79ns
gaussrand2.exit:7  %current_value = fmul double %tmp, %tmp_66

ST_359: tmp_67 [9/18] 7.32ns
gaussrand2.exit:8  %tmp_67 = call double @llvm.exp.f64(double %tmp_60)


 <State 360>: 8.23ns
ST_360: tmp_67 [8/18] 7.32ns
gaussrand2.exit:8  %tmp_67 = call double @llvm.exp.f64(double %tmp_60)

ST_360: tmp_68 [5/5] 8.23ns
gaussrand2.exit:9  %tmp_68 = fsub double %current_value, %tmp_61


 <State 361>: 8.23ns
ST_361: tmp_67 [7/18] 7.32ns
gaussrand2.exit:8  %tmp_67 = call double @llvm.exp.f64(double %tmp_60)

ST_361: tmp_68 [4/5] 8.23ns
gaussrand2.exit:9  %tmp_68 = fsub double %current_value, %tmp_61


 <State 362>: 8.23ns
ST_362: tmp_67 [6/18] 7.32ns
gaussrand2.exit:8  %tmp_67 = call double @llvm.exp.f64(double %tmp_60)

ST_362: tmp_68 [3/5] 8.23ns
gaussrand2.exit:9  %tmp_68 = fsub double %current_value, %tmp_61


 <State 363>: 8.23ns
ST_363: tmp_67 [5/18] 7.32ns
gaussrand2.exit:8  %tmp_67 = call double @llvm.exp.f64(double %tmp_60)

ST_363: tmp_68 [2/5] 8.23ns
gaussrand2.exit:9  %tmp_68 = fsub double %current_value, %tmp_61


 <State 364>: 8.23ns
ST_364: tmp_67 [4/18] 7.32ns
gaussrand2.exit:8  %tmp_67 = call double @llvm.exp.f64(double %tmp_60)

ST_364: tmp_68 [1/5] 8.23ns
gaussrand2.exit:9  %tmp_68 = fsub double %current_value, %tmp_61


 <State 365>: 7.32ns
ST_365: tmp_67 [3/18] 7.32ns
gaussrand2.exit:8  %tmp_67 = call double @llvm.exp.f64(double %tmp_60)

ST_365: tmp_69 [3/3] 4.55ns
gaussrand2.exit:10  %tmp_69 = fcmp olt double %tmp_68, 0.000000e+00


 <State 366>: 7.32ns
ST_366: tmp_67 [2/18] 7.32ns
gaussrand2.exit:8  %tmp_67 = call double @llvm.exp.f64(double %tmp_60)

ST_366: tmp_69 [2/3] 4.55ns
gaussrand2.exit:10  %tmp_69 = fcmp olt double %tmp_68, 0.000000e+00


 <State 367>: 7.32ns
ST_367: tmp_67 [1/18] 7.32ns
gaussrand2.exit:8  %tmp_67 = call double @llvm.exp.f64(double %tmp_60)

ST_367: tmp_69 [1/3] 4.55ns
gaussrand2.exit:10  %tmp_69 = fcmp olt double %tmp_68, 0.000000e+00

ST_367: tmp_70 [1/1] 1.37ns
gaussrand2.exit:11  %tmp_70 = select i1 %tmp_69, double 0.000000e+00, double %tmp_68


 <State 368>: 7.79ns
ST_368: M1_4 [6/6] 7.79ns
gaussrand2.exit:12  %M1_4 = fmul double %tmp_67, %tmp_70


 <State 369>: 7.79ns
ST_369: M1_4 [5/6] 7.79ns
gaussrand2.exit:12  %M1_4 = fmul double %tmp_67, %tmp_70


 <State 370>: 7.79ns
ST_370: M1_4 [4/6] 7.79ns
gaussrand2.exit:12  %M1_4 = fmul double %tmp_67, %tmp_70


 <State 371>: 7.79ns
ST_371: M1_4 [3/6] 7.79ns
gaussrand2.exit:12  %M1_4 = fmul double %tmp_67, %tmp_70


 <State 372>: 7.79ns
ST_372: M1_4 [2/6] 7.79ns
gaussrand2.exit:12  %M1_4 = fmul double %tmp_67, %tmp_70


 <State 373>: 7.79ns
ST_373: M1_4 [1/6] 7.79ns
gaussrand2.exit:12  %M1_4 = fmul double %tmp_67, %tmp_70


 <State 374>: 8.23ns
ST_374: tmp_71 [1/1] 2.30ns
gaussrand2.exit:13  %tmp_71 = icmp eq i17 %k, 1

ST_374: stg_1050 [1/1] 1.57ns
gaussrand2.exit:14  br i1 %tmp_71, label %._crit_edge1, label %3

ST_374: tmp_72 [5/5] 8.23ns
:0  %tmp_72 = fsub double %M1_4, %M1

ST_374: tmp_73 [6/6] 6.28ns
:1  %tmp_73 = sitofp i32 %k_cast1 to double


 <State 375>: 8.23ns
ST_375: tmp_72 [4/5] 8.23ns
:0  %tmp_72 = fsub double %M1_4, %M1

ST_375: tmp_73 [5/6] 6.28ns
:1  %tmp_73 = sitofp i32 %k_cast1 to double


 <State 376>: 8.23ns
ST_376: tmp_72 [3/5] 8.23ns
:0  %tmp_72 = fsub double %M1_4, %M1

ST_376: tmp_73 [4/6] 6.28ns
:1  %tmp_73 = sitofp i32 %k_cast1 to double


 <State 377>: 8.23ns
ST_377: tmp_72 [2/5] 8.23ns
:0  %tmp_72 = fsub double %M1_4, %M1

ST_377: tmp_73 [3/6] 6.28ns
:1  %tmp_73 = sitofp i32 %k_cast1 to double


 <State 378>: 8.23ns
ST_378: tmp_72 [1/5] 8.23ns
:0  %tmp_72 = fsub double %M1_4, %M1

ST_378: tmp_73 [2/6] 6.28ns
:1  %tmp_73 = sitofp i32 %k_cast1 to double


 <State 379>: 8.36ns
ST_379: tmp_73 [1/6] 6.28ns
:1  %tmp_73 = sitofp i32 %k_cast1 to double

ST_379: tmp_75 [1/1] 2.08ns
:4  %tmp_75 = add i17 %k, -1

ST_379: tmp_76_cast [1/1] 0.00ns
:5  %tmp_76_cast = zext i17 %tmp_75 to i32

ST_379: tmp_76 [6/6] 6.28ns
:6  %tmp_76 = sitofp i32 %tmp_76_cast to double

ST_379: tmp_77 [6/6] 7.79ns
:7  %tmp_77 = fmul double %tmp_72, %tmp_72


 <State 380>: 8.62ns
ST_380: tmp_74 [31/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_380: tmp_76 [5/6] 6.28ns
:6  %tmp_76 = sitofp i32 %tmp_76_cast to double

ST_380: tmp_77 [5/6] 7.79ns
:7  %tmp_77 = fmul double %tmp_72, %tmp_72


 <State 381>: 8.62ns
ST_381: tmp_74 [30/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_381: tmp_76 [4/6] 6.28ns
:6  %tmp_76 = sitofp i32 %tmp_76_cast to double

ST_381: tmp_77 [4/6] 7.79ns
:7  %tmp_77 = fmul double %tmp_72, %tmp_72


 <State 382>: 8.62ns
ST_382: tmp_74 [29/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_382: tmp_76 [3/6] 6.28ns
:6  %tmp_76 = sitofp i32 %tmp_76_cast to double

ST_382: tmp_77 [3/6] 7.79ns
:7  %tmp_77 = fmul double %tmp_72, %tmp_72


 <State 383>: 8.62ns
ST_383: tmp_74 [28/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_383: tmp_76 [2/6] 6.28ns
:6  %tmp_76 = sitofp i32 %tmp_76_cast to double

ST_383: tmp_77 [2/6] 7.79ns
:7  %tmp_77 = fmul double %tmp_72, %tmp_72


 <State 384>: 8.62ns
ST_384: tmp_74 [27/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_384: tmp_76 [1/6] 6.28ns
:6  %tmp_76 = sitofp i32 %tmp_76_cast to double

ST_384: tmp_77 [1/6] 7.79ns
:7  %tmp_77 = fmul double %tmp_72, %tmp_72


 <State 385>: 8.62ns
ST_385: tmp_74 [26/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_385: tmp_78 [6/6] 7.79ns
:8  %tmp_78 = fmul double %tmp_76, %tmp_77


 <State 386>: 8.62ns
ST_386: tmp_74 [25/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_386: tmp_78 [5/6] 7.79ns
:8  %tmp_78 = fmul double %tmp_76, %tmp_77


 <State 387>: 8.62ns
ST_387: tmp_74 [24/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_387: tmp_78 [4/6] 7.79ns
:8  %tmp_78 = fmul double %tmp_76, %tmp_77


 <State 388>: 8.62ns
ST_388: tmp_74 [23/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_388: tmp_78 [3/6] 7.79ns
:8  %tmp_78 = fmul double %tmp_76, %tmp_77


 <State 389>: 8.62ns
ST_389: tmp_74 [22/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_389: tmp_78 [2/6] 7.79ns
:8  %tmp_78 = fmul double %tmp_76, %tmp_77


 <State 390>: 8.62ns
ST_390: tmp_74 [21/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_390: tmp_78 [1/6] 7.79ns
:8  %tmp_78 = fmul double %tmp_76, %tmp_77


 <State 391>: 8.62ns
ST_391: tmp_74 [20/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_391: tmp_79 [31/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 392>: 8.62ns
ST_392: tmp_74 [19/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_392: tmp_79 [30/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 393>: 8.62ns
ST_393: tmp_74 [18/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_393: tmp_79 [29/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 394>: 8.62ns
ST_394: tmp_74 [17/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_394: tmp_79 [28/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 395>: 8.62ns
ST_395: tmp_74 [16/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_395: tmp_79 [27/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 396>: 8.62ns
ST_396: tmp_74 [15/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_396: tmp_79 [26/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 397>: 8.62ns
ST_397: tmp_74 [14/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_397: tmp_79 [25/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 398>: 8.62ns
ST_398: tmp_74 [13/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_398: tmp_79 [24/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 399>: 8.62ns
ST_399: tmp_74 [12/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_399: tmp_79 [23/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 400>: 8.62ns
ST_400: tmp_74 [11/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_400: tmp_79 [22/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 401>: 8.62ns
ST_401: tmp_74 [10/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_401: tmp_79 [21/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 402>: 8.62ns
ST_402: tmp_74 [9/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_402: tmp_79 [20/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 403>: 8.62ns
ST_403: tmp_74 [8/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_403: tmp_79 [19/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 404>: 8.62ns
ST_404: tmp_74 [7/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_404: tmp_79 [18/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 405>: 8.62ns
ST_405: tmp_74 [6/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_405: tmp_79 [17/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 406>: 8.62ns
ST_406: tmp_74 [5/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_406: tmp_79 [16/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 407>: 8.62ns
ST_407: tmp_74 [4/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_407: tmp_79 [15/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 408>: 8.62ns
ST_408: tmp_74 [3/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_408: tmp_79 [14/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 409>: 8.62ns
ST_409: tmp_74 [2/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_409: tmp_79 [13/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 410>: 8.62ns
ST_410: tmp_74 [1/31] 8.62ns
:2  %tmp_74 = fdiv double %tmp_72, %tmp_73

ST_410: tmp_79 [12/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 411>: 8.62ns
ST_411: M2 [5/5] 8.23ns
:3  %M2 = fadd double %M1, %tmp_74

ST_411: tmp_79 [11/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 412>: 8.62ns
ST_412: M2 [4/5] 8.23ns
:3  %M2 = fadd double %M1, %tmp_74

ST_412: tmp_79 [10/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 413>: 8.62ns
ST_413: M2 [3/5] 8.23ns
:3  %M2 = fadd double %M1, %tmp_74

ST_413: tmp_79 [9/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 414>: 8.62ns
ST_414: M2 [2/5] 8.23ns
:3  %M2 = fadd double %M1, %tmp_74

ST_414: tmp_79 [8/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 415>: 8.62ns
ST_415: M2 [1/5] 8.23ns
:3  %M2 = fadd double %M1, %tmp_74

ST_415: tmp_79 [7/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 416>: 8.62ns
ST_416: tmp_79 [6/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 417>: 8.62ns
ST_417: tmp_79 [5/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 418>: 8.62ns
ST_418: tmp_79 [4/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 419>: 8.62ns
ST_419: tmp_79 [3/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 420>: 8.62ns
ST_420: tmp_79 [2/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 421>: 8.62ns
ST_421: tmp_79 [1/31] 8.62ns
:9  %tmp_79 = fdiv double %tmp_78, %tmp_73


 <State 422>: 8.23ns
ST_422: Q2 [5/5] 8.23ns
:10  %Q2 = fadd double %Q1, %tmp_79


 <State 423>: 8.23ns
ST_423: Q2 [4/5] 8.23ns
:10  %Q2 = fadd double %Q1, %tmp_79


 <State 424>: 8.23ns
ST_424: Q2 [3/5] 8.23ns
:10  %Q2 = fadd double %Q1, %tmp_79


 <State 425>: 8.23ns
ST_425: Q2 [2/5] 8.23ns
:10  %Q2 = fadd double %Q1, %tmp_79


 <State 426>: 8.23ns
ST_426: Q2 [1/5] 8.23ns
:10  %Q2 = fadd double %Q1, %tmp_79


 <State 427>: 8.23ns
ST_427: stg_1154 [1/1] 1.57ns
:11  br label %._crit_edge1

ST_427: sum_1 [5/5] 8.23ns
._crit_edge1:2  %sum_1 = fadd double %sum, %M1_4

ST_427: k_4 [1/1] 2.08ns
._crit_edge1:3  %k_4 = add i17 %k, 1


 <State 428>: 8.23ns
ST_428: M1_1 [1/1] 0.00ns
._crit_edge1:0  %M1_1 = phi double [ %M2, %3 ], [ %M1_4, %gaussrand2.exit ]

ST_428: Q1_1 [1/1] 0.00ns
._crit_edge1:1  %Q1_1 = phi double [ %Q2, %3 ], [ 0.000000e+00, %gaussrand2.exit ]

ST_428: sum_1 [4/5] 8.23ns
._crit_edge1:2  %sum_1 = fadd double %sum, %M1_4


 <State 429>: 8.23ns
ST_429: sum_1 [3/5] 8.23ns
._crit_edge1:2  %sum_1 = fadd double %sum, %M1_4


 <State 430>: 8.23ns
ST_430: sum_1 [2/5] 8.23ns
._crit_edge1:2  %sum_1 = fadd double %sum, %M1_4


 <State 431>: 8.23ns
ST_431: sum_1 [1/5] 8.23ns
._crit_edge1:2  %sum_1 = fadd double %sum, %M1_4

ST_431: stg_1163 [1/1] 0.00ns
._crit_edge1:4  br label %0


 <State 432>: 8.62ns
ST_432: variance [30/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 433>: 8.62ns
ST_433: variance [29/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 434>: 8.62ns
ST_434: variance [28/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 435>: 8.62ns
ST_435: variance [27/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 436>: 8.62ns
ST_436: variance [26/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 437>: 8.62ns
ST_437: variance [25/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 438>: 8.62ns
ST_438: variance [24/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 439>: 8.62ns
ST_439: variance [23/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 440>: 8.62ns
ST_440: variance [22/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 441>: 8.62ns
ST_441: variance [21/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 442>: 8.62ns
ST_442: variance [20/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 443>: 8.62ns
ST_443: variance [19/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 444>: 8.62ns
ST_444: variance [18/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 445>: 8.62ns
ST_445: variance [17/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 446>: 8.62ns
ST_446: variance [16/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 447>: 8.62ns
ST_447: variance [15/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 448>: 8.62ns
ST_448: variance [14/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 449>: 8.62ns
ST_449: variance [13/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 450>: 8.62ns
ST_450: variance [12/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 451>: 8.62ns
ST_451: variance [11/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 452>: 8.62ns
ST_452: variance [10/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 453>: 8.62ns
ST_453: variance [9/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 454>: 8.62ns
ST_454: variance [8/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 455>: 8.62ns
ST_455: variance [7/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 456>: 8.62ns
ST_456: variance [6/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 457>: 8.62ns
ST_457: variance [5/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 458>: 8.62ns
ST_458: variance [4/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 459>: 8.62ns
ST_459: variance [3/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 460>: 8.62ns
ST_460: variance [2/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 461>: 8.62ns
ST_461: variance [1/31] 8.62ns
:0  %variance = fdiv double %Q1, 9.999900e+04


 <State 462>: 8.62ns
ST_462: args_mean_write_assign [31/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_462: args_stdv_write_assign [31/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 463>: 8.62ns
ST_463: args_mean_write_assign [30/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_463: args_stdv_write_assign [30/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 464>: 8.62ns
ST_464: args_mean_write_assign [29/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_464: args_stdv_write_assign [29/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 465>: 8.62ns
ST_465: args_mean_write_assign [28/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_465: args_stdv_write_assign [28/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 466>: 8.62ns
ST_466: args_mean_write_assign [27/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_466: args_stdv_write_assign [27/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 467>: 8.62ns
ST_467: args_mean_write_assign [26/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_467: args_stdv_write_assign [26/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 468>: 8.62ns
ST_468: args_mean_write_assign [25/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_468: args_stdv_write_assign [25/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 469>: 8.62ns
ST_469: args_mean_write_assign [24/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_469: args_stdv_write_assign [24/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 470>: 8.62ns
ST_470: args_mean_write_assign [23/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_470: args_stdv_write_assign [23/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 471>: 8.62ns
ST_471: args_mean_write_assign [22/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_471: args_stdv_write_assign [22/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 472>: 8.62ns
ST_472: args_mean_write_assign [21/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_472: args_stdv_write_assign [21/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 473>: 8.62ns
ST_473: args_mean_write_assign [20/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_473: args_stdv_write_assign [20/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 474>: 8.62ns
ST_474: args_mean_write_assign [19/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_474: args_stdv_write_assign [19/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 475>: 8.62ns
ST_475: args_mean_write_assign [18/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_475: args_stdv_write_assign [18/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 476>: 8.62ns
ST_476: args_mean_write_assign [17/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_476: args_stdv_write_assign [17/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 477>: 8.62ns
ST_477: args_mean_write_assign [16/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_477: args_stdv_write_assign [16/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 478>: 8.62ns
ST_478: args_mean_write_assign [15/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_478: args_stdv_write_assign [15/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 479>: 8.62ns
ST_479: args_mean_write_assign [14/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_479: args_stdv_write_assign [14/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 480>: 8.62ns
ST_480: args_mean_write_assign [13/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_480: args_stdv_write_assign [13/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 481>: 8.62ns
ST_481: args_mean_write_assign [12/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_481: args_stdv_write_assign [12/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 482>: 8.62ns
ST_482: args_mean_write_assign [11/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_482: args_stdv_write_assign [11/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 483>: 8.62ns
ST_483: args_mean_write_assign [10/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_483: args_stdv_write_assign [10/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 484>: 8.62ns
ST_484: args_mean_write_assign [9/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_484: args_stdv_write_assign [9/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 485>: 8.62ns
ST_485: args_mean_write_assign [8/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_485: args_stdv_write_assign [8/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 486>: 8.62ns
ST_486: args_mean_write_assign [7/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_486: args_stdv_write_assign [7/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 487>: 8.62ns
ST_487: args_mean_write_assign [6/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_487: args_stdv_write_assign [6/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 488>: 8.62ns
ST_488: args_mean_write_assign [5/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_488: args_stdv_write_assign [5/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 489>: 8.62ns
ST_489: args_mean_write_assign [4/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_489: args_stdv_write_assign [4/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 490>: 8.62ns
ST_490: args_mean_write_assign [3/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_490: args_stdv_write_assign [3/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 491>: 8.62ns
ST_491: args_mean_write_assign [2/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_491: args_stdv_write_assign [2/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)


 <State 492>: 8.62ns
ST_492: args_mean_write_assign [1/31] 8.62ns
:1  %args_mean_write_assign = fdiv double %sum, 1.000000e+05

ST_492: args_stdv_write_assign [1/31] 8.62ns
:2  %args_stdv_write_assign = call double @llvm.sqrt.f64(double %variance)

ST_492: newret [1/1] 0.00ns
:3  %newret = insertvalue { double, double } undef, double %args_mean_write_assign, 0

ST_492: newret2 [1/1] 0.00ns
:4  %newret2 = insertvalue { double, double } %newret, double %args_stdv_write_assign, 1

ST_492: stg_1258 [1/1] 0.00ns
:5  ret { double, double } %newret2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ the_args_S_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2b8d272a2640; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ the_args_E_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2b8d272a2c10; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ the_args_r_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2b8d272a31e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ the_args_sigma_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2b8d272a37b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ the_args_T_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2b8d272a4060; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mti]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x2b8d272a4630; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mt]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x2b8d272a4c00; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
S_2                    (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
V2_1                   (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
the_args_sigma_read_1  (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
stg_497                (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_498                (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                  (dmul             ) [ 0000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_56                 (dmul             ) [ 0000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
the_args_r_read_1      (read             ) [ 0000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
the_args_E_read_1      (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
the_args_S_read_1      (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_1               (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s             (bitselect        ) [ 0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V                  (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_1                (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_1             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i_cast3        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                  (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_102            (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_cast           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_1            (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_1_cast       (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_105_i_i            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_105_i_i_cast       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_106_i_i            (lshr             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_106_i_i_cast       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_108_i_i            (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_3               (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_4               (partselect       ) [ 0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_s               (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_2             (bitselect        ) [ 0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_2                (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_3                (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_3             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i8               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i9_cast2       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_2            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_1                (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i1               (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i1_cast          (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_3            (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_3_cast       (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_105_i_i1           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_105_i_i1_cast      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_106_i_i1           (lshr             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_106_i_i1_cast      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_108_i_i1           (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_8               (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_9               (partselect       ) [ 0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_7_i_i           (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_12              (select           ) [ 0000000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_7_i_i1          (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_13              (select           ) [ 0000000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_57                 (dsub             ) [ 0000000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_92_to_int          (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_92_neg             (xor              ) [ 0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
the_args_T_read_1      (read             ) [ 0000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
tmp_59                 (bitcast          ) [ 0000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_587                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                    (sitodp           ) [ 0000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
tmp_58                 (dmul             ) [ 0000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
tmp_60                 (dmul             ) [ 0000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
tmp_61                 (sitodp           ) [ 0000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
stg_592                (br               ) [ 0000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
phase                  (phi              ) [ 0000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
M1                     (phi              ) [ 0000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000]
Q1                     (phi              ) [ 0000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000001111111111111111111111111111110000000000000000000000000000000]
k                      (phi              ) [ 0000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000]
sum                    (phi              ) [ 0000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
k_cast1                (zext             ) [ 0000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond               (icmp             ) [ 0000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
empty                  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_601                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i                  (icmp             ) [ 0000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
stg_603                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
S_2_load               (load             ) [ 0000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_104              (dlog             ) [ 0000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_70_i               (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_71_i               (ddiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_72_i               (dsqrt            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V2_1_load              (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
X                      (dmul             ) [ 0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
stg_712                (br               ) [ 0000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
tmp_i_i1_103           (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a                      (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_59_i_i1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i2               (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b                      (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i4_i               (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_1                    (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_59_i8_i1           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_59_i_i             (uitodp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_61_i_i1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i6_i               (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_1                    (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_59_i8_i            (uitodp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_61_i10_i1          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_60_i_i             (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_61_i_i             (uitodp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_60_i9_i            (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_61_i10_i           (uitodp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_62_i_i             (dadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_62_i11_i           (dadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U1                     (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U2                     (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_64_i               (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_65_i               (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V1                     (dadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V2                     (dadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_66_i               (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_67_i               (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
S_1                    (dadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_68_i               (dcmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_69_i               (dcmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_cond_i              (or               ) [ 0000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
stg_833                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_835                (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_836                (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_73_i               (dlog             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_74_i               (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_75_i               (ddiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_76_i               (dsqrt            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
X_1                    (dmul             ) [ 0000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
stg_941                (br               ) [ 0000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
gaussrand_state_phase  (sub              ) [ 0000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
gaussian_random_number (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_62                 (dsqrt            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_63                 (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_64                 (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_65                 (dadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_66                 (dexp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_value          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_68                 (dsub             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_67                 (dexp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_69                 (dcmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_70                 (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
M1_4                   (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
tmp_71                 (icmp             ) [ 0000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
stg_1050               (br               ) [ 0000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
tmp_72                 (dsub             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_73                 (sitodp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_75                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_76_cast            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_76                 (sitodp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_77                 (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_78                 (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_74                 (ddiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000]
M2                     (dadd             ) [ 0000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000011111111111111110000000000000000000000000000000000000000000000000000000000000]
tmp_79                 (ddiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000]
Q2                     (dadd             ) [ 0000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000]
stg_1154               (br               ) [ 0000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
k_4                    (add              ) [ 0000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000]
M1_1                   (phi              ) [ 0000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000]
Q1_1                   (phi              ) [ 0000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000]
sum_1                  (dadd             ) [ 0000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
stg_1163               (br               ) [ 0000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
variance               (ddiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111]
args_mean_write_assign (ddiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
args_stdv_write_assign (dsqrt            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
newret                 (insertvalue      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
newret2                (insertvalue      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_1258               (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="the_args_S_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="the_args_S_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="the_args_E_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="the_args_E_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="the_args_r_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="the_args_r_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="the_args_sigma_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="the_args_sigma_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="the_args_T_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="the_args_T_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mti">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mti"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mt">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mt"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i136.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="black_scholes_init_by_array"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.log.f64"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="black_scholes_genrand_int32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f64"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="S_2_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="S_2/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="V2_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V2_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="the_args_sigma_read_1_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="the_args_sigma_read_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="the_args_r_read_1_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="the_args_r_read_1/13 "/>
</bind>
</comp>

<comp id="120" class="1004" name="the_args_E_read_1_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="the_args_E_read_1/16 "/>
</bind>
</comp>

<comp id="126" class="1004" name="the_args_S_read_1_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="the_args_S_read_1/16 "/>
</bind>
</comp>

<comp id="132" class="1004" name="the_args_T_read_1_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="the_args_T_read_1/18 "/>
</bind>
</comp>

<comp id="138" class="1005" name="phase_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phase (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="phase_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="32" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phase/24 "/>
</bind>
</comp>

<comp id="150" class="1005" name="M1_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="1"/>
<pin id="152" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="M1 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="M1_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="64" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="64" slack="245"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="M1/24 "/>
</bind>
</comp>

<comp id="162" class="1005" name="Q1_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="1"/>
<pin id="164" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="Q1 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="Q1_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="64" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Q1/24 "/>
</bind>
</comp>

<comp id="174" class="1005" name="k_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="17" slack="1"/>
<pin id="176" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="k_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="17" slack="1"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/24 "/>
</bind>
</comp>

<comp id="186" class="1005" name="sum_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="1"/>
<pin id="188" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="sum_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="64" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="64" slack="31"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/24 "/>
</bind>
</comp>

<comp id="198" class="1005" name="gaussian_random_number_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="36"/>
<pin id="200" dir="1" index="1" bw="64" slack="36"/>
</pin_list>
<bind>
<opset="gaussian_random_number (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="gaussian_random_number_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="2"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="64" slack="56"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="64" slack="36"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="gaussian_random_number/289 "/>
</bind>
</comp>

<comp id="208" class="1005" name="M1_1_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="1"/>
<pin id="210" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="M1_1 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="M1_1_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="13"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="64" slack="55"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="M1_1/428 "/>
</bind>
</comp>

<comp id="219" class="1005" name="Q1_1_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="1"/>
<pin id="221" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="Q1_1 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="Q1_1_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="2"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="64" slack="54"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Q1_1/428 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_black_scholes_init_by_array_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="0" index="2" bw="64" slack="0"/>
<pin id="237" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_582/22 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_black_scholes_genrand_int32_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="0" index="2" bw="64" slack="0"/>
<pin id="245" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i_i1_103/130 tmp_i_i2/132 tmp_i4_i/134 tmp_i6_i/140 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="0" index="1" bw="64" slack="0"/>
<pin id="252" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="tmp_57/13 tmp_62_i_i/144 tmp_62_i11_i/148 V1/165 S_1/176 tmp_65/331 tmp_68/360 tmp_72/374 M2/411 Q2/422 sum_1/427 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="1"/>
<pin id="257" dir="0" index="1" bw="64" slack="0"/>
<pin id="258" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="V2/165 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="0"/>
<pin id="267" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_s/1 tmp_56/7 tmp_58/18 tmp_70_i/55 X/123 tmp_60_i_i/138 tmp_60_i9_i/142 U1/153 tmp_64_i/159 tmp_66_i/170 tmp_74_i/214 X_1/282 tmp_63/319 tmp_64/325 current_value/354 M1_4/368 tmp_77/379 tmp_78/385 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="0"/>
<pin id="275" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_60/18 U2/153 tmp_65_i/159 tmp_67_i/170 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="0"/>
<pin id="287" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="variance/24 tmp_71_i/61 tmp_75_i/220 tmp_74/380 tmp_79/391 args_mean_write_assign/462 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="1"/>
<pin id="294" dir="0" index="1" bw="64" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_68_i/181 tmp_69/365 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="1"/>
<pin id="299" dir="0" index="1" bw="64" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_69_i/181 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="59" slack="0"/>
<pin id="305" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="uitodp(516) " fcode="uitodp"/>
<opset="tmp_59_i_i/132 tmp_59_i8_i/136 tmp_61_i_i/138 tmp_61_i10_i/142 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp/18 tmp_73/374 tmp_76/379 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="64" slack="232"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_61/18 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="0" index="1" bw="64" slack="1"/>
<pin id="315" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="tmp_72_i/92 tmp_76_i/251 tmp_62/288 args_stdv_write_assign/462 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="0"/>
<pin id="319" dir="0" index="1" bw="64" slack="0"/>
<pin id="320" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dlog(521) " fcode="dlog"/>
<opset="tmp_i_104/24 tmp_73_i/183 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="0" index="1" bw="64" slack="1"/>
<pin id="325" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="tmp_66/336 tmp_67/350 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="59" slack="0"/>
<pin id="329" dir="0" index="1" bw="64" slack="0"/>
<pin id="330" dir="0" index="2" bw="4" slack="0"/>
<pin id="331" dir="0" index="3" bw="7" slack="0"/>
<pin id="332" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a/131 a_1/135 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="58" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="0"/>
<pin id="340" dir="0" index="2" bw="4" slack="0"/>
<pin id="341" dir="0" index="3" bw="7" slack="0"/>
<pin id="342" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b/133 b_1/141 "/>
</bind>
</comp>

<comp id="347" class="1005" name="reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="1"/>
<pin id="349" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_56 tmp_58 "/>
</bind>
</comp>

<comp id="354" class="1005" name="reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="1"/>
<pin id="356" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_57 tmp_62_i_i V1 tmp_65 tmp_68 tmp_72 "/>
</bind>
</comp>

<comp id="363" class="1005" name="reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="1"/>
<pin id="365" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_104 tmp_73_i "/>
</bind>
</comp>

<comp id="368" class="1005" name="reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="1"/>
<pin id="370" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_70_i X "/>
</bind>
</comp>

<comp id="374" class="1005" name="reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="1"/>
<pin id="376" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71_i tmp_75_i tmp_74 tmp_79 variance "/>
</bind>
</comp>

<comp id="380" class="1005" name="reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="1"/>
<pin id="382" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_72_i tmp_76_i tmp_62 "/>
</bind>
</comp>

<comp id="386" class="1005" name="reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="59" slack="1"/>
<pin id="388" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="a a_1 "/>
</bind>
</comp>

<comp id="390" class="1005" name="reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="58" slack="1"/>
<pin id="392" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="b b_1 "/>
</bind>
</comp>

<comp id="394" class="1005" name="reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="1"/>
<pin id="396" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59_i_i tmp_61_i_i "/>
</bind>
</comp>

<comp id="400" class="1005" name="reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="1"/>
<pin id="402" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59_i8_i tmp_61_i10_i "/>
</bind>
</comp>

<comp id="406" class="1005" name="reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="1"/>
<pin id="408" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60_i_i U1 tmp_64_i tmp_66_i tmp_74_i X_1 "/>
</bind>
</comp>

<comp id="414" class="1005" name="reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="1"/>
<pin id="416" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60_i9_i tmp_63 tmp_64 current_value M1_4 "/>
</bind>
</comp>

<comp id="422" class="1005" name="reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="1"/>
<pin id="424" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62_i11_i S_1 "/>
</bind>
</comp>

<comp id="431" class="1005" name="reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="64" slack="1"/>
<pin id="433" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="U2 tmp_65_i tmp_67_i "/>
</bind>
</comp>

<comp id="438" class="1005" name="reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="1"/>
<pin id="440" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66 tmp_67 "/>
</bind>
</comp>

<comp id="444" class="1005" name="reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="64" slack="1"/>
<pin id="446" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_77 tmp_78 "/>
</bind>
</comp>

<comp id="450" class="1004" name="stg_497_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="64" slack="0"/>
<pin id="452" dir="0" index="1" bw="64" slack="0"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_497/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="stg_498_store_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="0"/>
<pin id="457" dir="0" index="1" bw="64" slack="0"/>
<pin id="458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_498/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="p_Val2_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="64" slack="0"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_1/16 "/>
</bind>
</comp>

<comp id="464" class="1004" name="p_Result_s_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="64" slack="0"/>
<pin id="467" dir="0" index="2" bw="7" slack="0"/>
<pin id="468" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/16 "/>
</bind>
</comp>

<comp id="472" class="1004" name="loc_V_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="11" slack="0"/>
<pin id="474" dir="0" index="1" bw="64" slack="0"/>
<pin id="475" dir="0" index="2" bw="7" slack="0"/>
<pin id="476" dir="0" index="3" bw="7" slack="0"/>
<pin id="477" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/16 "/>
</bind>
</comp>

<comp id="482" class="1004" name="loc_V_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="0"/>
<pin id="484" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/16 "/>
</bind>
</comp>

<comp id="486" class="1004" name="p_Result_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="53" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="0" index="2" bw="52" slack="0"/>
<pin id="490" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/16 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_i_i_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="53" slack="0"/>
<pin id="496" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i/16 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_i_i_i_cast3_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="11" slack="0"/>
<pin id="500" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_cast3/16 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sh_assign_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="11" slack="0"/>
<pin id="504" dir="0" index="1" bw="11" slack="0"/>
<pin id="505" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/16 "/>
</bind>
</comp>

<comp id="508" class="1004" name="isNeg_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="12" slack="0"/>
<pin id="511" dir="0" index="2" bw="5" slack="0"/>
<pin id="512" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/16 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_i_i_102_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="11" slack="0"/>
<pin id="518" dir="0" index="1" bw="11" slack="0"/>
<pin id="519" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i_i_102/16 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_i_i_cast_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="11" slack="0"/>
<pin id="524" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_i_cast/16 "/>
</bind>
</comp>

<comp id="526" class="1004" name="sh_assign_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="12" slack="0"/>
<pin id="529" dir="0" index="2" bw="12" slack="0"/>
<pin id="530" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/16 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sh_assign_1_cast_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="12" slack="0"/>
<pin id="536" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast/16 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_105_i_i_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="12" slack="0"/>
<pin id="540" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_105_i_i/16 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_105_i_i_cast_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="12" slack="0"/>
<pin id="544" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_105_i_i_cast/16 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_106_i_i_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="53" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="0"/>
<pin id="549" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_106_i_i/16 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_106_i_i_cast_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="53" slack="0"/>
<pin id="554" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_106_i_i_cast/16 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_108_i_i_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="53" slack="0"/>
<pin id="558" dir="0" index="1" bw="32" slack="0"/>
<pin id="559" dir="1" index="2" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_108_i_i/16 "/>
</bind>
</comp>

<comp id="562" class="1004" name="p_Val2_3_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="136" slack="0"/>
<pin id="565" dir="0" index="2" bw="136" slack="0"/>
<pin id="566" dir="1" index="3" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/16 "/>
</bind>
</comp>

<comp id="570" class="1004" name="p_Val2_4_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="0" index="1" bw="136" slack="0"/>
<pin id="573" dir="0" index="2" bw="7" slack="0"/>
<pin id="574" dir="0" index="3" bw="8" slack="0"/>
<pin id="575" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_4/16 "/>
</bind>
</comp>

<comp id="580" class="1004" name="p_Val2_s_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="64" slack="0"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/16 "/>
</bind>
</comp>

<comp id="584" class="1004" name="p_Result_2_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="64" slack="0"/>
<pin id="587" dir="0" index="2" bw="7" slack="0"/>
<pin id="588" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/16 "/>
</bind>
</comp>

<comp id="592" class="1004" name="loc_V_2_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="11" slack="0"/>
<pin id="594" dir="0" index="1" bw="64" slack="0"/>
<pin id="595" dir="0" index="2" bw="7" slack="0"/>
<pin id="596" dir="0" index="3" bw="7" slack="0"/>
<pin id="597" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_2/16 "/>
</bind>
</comp>

<comp id="602" class="1004" name="loc_V_3_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="64" slack="0"/>
<pin id="604" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_3/16 "/>
</bind>
</comp>

<comp id="606" class="1004" name="p_Result_3_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="53" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="0" index="2" bw="52" slack="0"/>
<pin id="610" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3/16 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_i_i8_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="53" slack="0"/>
<pin id="616" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i8/16 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_i_i_i9_cast2_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="11" slack="0"/>
<pin id="620" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i9_cast2/16 "/>
</bind>
</comp>

<comp id="622" class="1004" name="sh_assign_2_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="11" slack="0"/>
<pin id="624" dir="0" index="1" bw="11" slack="0"/>
<pin id="625" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign_2/16 "/>
</bind>
</comp>

<comp id="628" class="1004" name="isNeg_1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="12" slack="0"/>
<pin id="631" dir="0" index="2" bw="5" slack="0"/>
<pin id="632" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/16 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_i_i1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="11" slack="0"/>
<pin id="638" dir="0" index="1" bw="11" slack="0"/>
<pin id="639" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i_i1/16 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_i_i1_cast_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="11" slack="0"/>
<pin id="644" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_i1_cast/16 "/>
</bind>
</comp>

<comp id="646" class="1004" name="sh_assign_3_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="12" slack="0"/>
<pin id="649" dir="0" index="2" bw="12" slack="0"/>
<pin id="650" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_3/16 "/>
</bind>
</comp>

<comp id="654" class="1004" name="sh_assign_3_cast_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="12" slack="0"/>
<pin id="656" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_3_cast/16 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_105_i_i1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="12" slack="0"/>
<pin id="660" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_105_i_i1/16 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_105_i_i1_cast_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="12" slack="0"/>
<pin id="664" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_105_i_i1_cast/16 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_106_i_i1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="53" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="0"/>
<pin id="669" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_106_i_i1/16 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_106_i_i1_cast_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="53" slack="0"/>
<pin id="674" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_106_i_i1_cast/16 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_108_i_i1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="53" slack="0"/>
<pin id="678" dir="0" index="1" bw="32" slack="0"/>
<pin id="679" dir="1" index="2" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_108_i_i1/16 "/>
</bind>
</comp>

<comp id="682" class="1004" name="p_Val2_8_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="136" slack="0"/>
<pin id="685" dir="0" index="2" bw="136" slack="0"/>
<pin id="686" dir="1" index="3" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_8/16 "/>
</bind>
</comp>

<comp id="690" class="1004" name="p_Val2_9_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="0" index="1" bw="136" slack="0"/>
<pin id="693" dir="0" index="2" bw="7" slack="0"/>
<pin id="694" dir="0" index="3" bw="8" slack="0"/>
<pin id="695" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_9/16 "/>
</bind>
</comp>

<comp id="700" class="1004" name="p_Val2_7_i_i_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="32" slack="1"/>
<pin id="703" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_7_i_i/17 "/>
</bind>
</comp>

<comp id="705" class="1004" name="p_Val2_12_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="1"/>
<pin id="707" dir="0" index="1" bw="32" slack="0"/>
<pin id="708" dir="0" index="2" bw="32" slack="1"/>
<pin id="709" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_12/17 "/>
</bind>
</comp>

<comp id="711" class="1004" name="p_Val2_7_i_i1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="32" slack="1"/>
<pin id="714" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_7_i_i1/17 "/>
</bind>
</comp>

<comp id="716" class="1004" name="p_Val2_13_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="1"/>
<pin id="718" dir="0" index="1" bw="32" slack="0"/>
<pin id="719" dir="0" index="2" bw="32" slack="1"/>
<pin id="720" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_13/17 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_92_to_int_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="64" slack="4"/>
<pin id="724" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_92_to_int/17 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_92_neg_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="64" slack="0"/>
<pin id="727" dir="0" index="1" bw="64" slack="0"/>
<pin id="728" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_92_neg/17 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_59_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="64" slack="1"/>
<pin id="733" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_59/18 "/>
</bind>
</comp>

<comp id="735" class="1004" name="k_cast1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="17" slack="0"/>
<pin id="737" dir="1" index="1" bw="32" slack="245"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast1/24 "/>
</bind>
</comp>

<comp id="739" class="1004" name="exitcond_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="17" slack="0"/>
<pin id="741" dir="0" index="1" bw="17" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/24 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_i_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="0"/>
<pin id="747" dir="0" index="1" bw="32" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="159"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/24 "/>
</bind>
</comp>

<comp id="751" class="1004" name="S_2_load_load_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="64" slack="23"/>
<pin id="753" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="S_2_load/24 "/>
</bind>
</comp>

<comp id="755" class="1004" name="V2_1_load_load_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="64" slack="122"/>
<pin id="757" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V2_1_load/123 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_59_i_i1_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="59" slack="1"/>
<pin id="761" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_59_i_i1/132 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_59_i8_i1_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="59" slack="1"/>
<pin id="766" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_59_i8_i1/136 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_61_i_i1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="58" slack="5"/>
<pin id="771" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_61_i_i1/138 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_61_i10_i1_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="58" slack="1"/>
<pin id="776" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_61_i10_i1/142 "/>
</bind>
</comp>

<comp id="779" class="1004" name="or_cond_i_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond_i/183 "/>
</bind>
</comp>

<comp id="785" class="1004" name="stg_835_store_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="64" slack="14"/>
<pin id="787" dir="0" index="1" bw="64" slack="77"/>
<pin id="788" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_835/183 "/>
</bind>
</comp>

<comp id="789" class="1004" name="stg_836_store_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="64" slack="3"/>
<pin id="791" dir="0" index="1" bw="64" slack="77"/>
<pin id="792" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_836/183 "/>
</bind>
</comp>

<comp id="794" class="1004" name="gaussrand_state_phase_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="32" slack="159"/>
<pin id="797" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="gaussrand_state_phase/288 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_70_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="64" slack="0"/>
<pin id="803" dir="0" index="2" bw="64" slack="3"/>
<pin id="804" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_70/367 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_71_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="17" slack="245"/>
<pin id="810" dir="0" index="1" bw="17" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="53"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_71/374 "/>
</bind>
</comp>

<comp id="814" class="1004" name="tmp_75_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="17" slack="250"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_75/379 "/>
</bind>
</comp>

<comp id="820" class="1004" name="tmp_76_cast_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="17" slack="0"/>
<pin id="822" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_76_cast/379 "/>
</bind>
</comp>

<comp id="825" class="1004" name="k_4_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="17" slack="298"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_4/427 "/>
</bind>
</comp>

<comp id="831" class="1004" name="newret_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="128" slack="0"/>
<pin id="833" dir="0" index="1" bw="64" slack="0"/>
<pin id="834" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/492 "/>
</bind>
</comp>

<comp id="837" class="1004" name="newret2_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="128" slack="0"/>
<pin id="839" dir="0" index="1" bw="64" slack="0"/>
<pin id="840" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/492 "/>
</bind>
</comp>

<comp id="843" class="1005" name="S_2_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="64" slack="0"/>
<pin id="845" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="S_2 "/>
</bind>
</comp>

<comp id="850" class="1005" name="V2_1_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="64" slack="0"/>
<pin id="852" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="V2_1 "/>
</bind>
</comp>

<comp id="857" class="1005" name="the_args_sigma_read_1_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="64" slack="1"/>
<pin id="859" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="the_args_sigma_read_1 "/>
</bind>
</comp>

<comp id="863" class="1005" name="the_args_r_read_1_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="64" slack="1"/>
<pin id="865" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="the_args_r_read_1 "/>
</bind>
</comp>

<comp id="869" class="1005" name="p_Result_s_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="1"/>
<pin id="871" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="874" class="1005" name="p_Val2_4_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="1"/>
<pin id="876" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="880" class="1005" name="p_Result_2_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="1"/>
<pin id="882" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="885" class="1005" name="p_Val2_9_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="1"/>
<pin id="887" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="891" class="1005" name="p_Val2_12_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="1"/>
<pin id="893" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_12 "/>
</bind>
</comp>

<comp id="896" class="1005" name="p_Val2_13_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="1"/>
<pin id="898" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_13 "/>
</bind>
</comp>

<comp id="901" class="1005" name="tmp_92_neg_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="64" slack="1"/>
<pin id="903" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_92_neg "/>
</bind>
</comp>

<comp id="906" class="1005" name="the_args_T_read_1_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="64" slack="1"/>
<pin id="908" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="the_args_T_read_1 "/>
</bind>
</comp>

<comp id="913" class="1005" name="tmp_59_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="64" slack="1"/>
<pin id="915" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59 "/>
</bind>
</comp>

<comp id="918" class="1005" name="tmp_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="64" slack="226"/>
<pin id="920" dir="1" index="1" bw="64" slack="226"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="923" class="1005" name="tmp_60_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="64" slack="222"/>
<pin id="925" dir="1" index="1" bw="64" slack="222"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

<comp id="928" class="1005" name="tmp_61_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="64" slack="232"/>
<pin id="930" dir="1" index="1" bw="64" slack="232"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="933" class="1005" name="k_cast1_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="245"/>
<pin id="935" dir="1" index="1" bw="32" slack="245"/>
</pin_list>
<bind>
<opset="k_cast1 "/>
</bind>
</comp>

<comp id="941" class="1005" name="tmp_i_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="159"/>
<pin id="943" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="945" class="1005" name="S_2_load_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="64" slack="1"/>
<pin id="947" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="S_2_load "/>
</bind>
</comp>

<comp id="951" class="1005" name="V2_1_load_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="64" slack="1"/>
<pin id="953" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="V2_1_load "/>
</bind>
</comp>

<comp id="956" class="1005" name="tmp_59_i_i1_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="64" slack="1"/>
<pin id="958" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59_i_i1 "/>
</bind>
</comp>

<comp id="961" class="1005" name="tmp_59_i8_i1_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="64" slack="1"/>
<pin id="963" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59_i8_i1 "/>
</bind>
</comp>

<comp id="966" class="1005" name="tmp_61_i_i1_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="64" slack="1"/>
<pin id="968" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61_i_i1 "/>
</bind>
</comp>

<comp id="971" class="1005" name="tmp_61_i10_i1_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="64" slack="1"/>
<pin id="973" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61_i10_i1 "/>
</bind>
</comp>

<comp id="976" class="1005" name="V2_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="64" slack="1"/>
<pin id="978" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="V2 "/>
</bind>
</comp>

<comp id="986" class="1005" name="gaussrand_state_phase_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="1"/>
<pin id="988" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gaussrand_state_phase "/>
</bind>
</comp>

<comp id="991" class="1005" name="tmp_70_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="64" slack="1"/>
<pin id="993" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

<comp id="996" class="1005" name="tmp_71_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="53"/>
<pin id="998" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="tmp_73_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="64" slack="1"/>
<pin id="1002" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_73 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="tmp_76_cast_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="1"/>
<pin id="1007" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_76_cast "/>
</bind>
</comp>

<comp id="1010" class="1005" name="tmp_76_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="64" slack="1"/>
<pin id="1012" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="M2_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="64" slack="13"/>
<pin id="1017" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="M2 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="Q2_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="64" slack="2"/>
<pin id="1022" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="Q2 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="k_4_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="17" slack="1"/>
<pin id="1027" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="k_4 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="sum_1_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="64" slack="1"/>
<pin id="1032" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="48" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="142" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="154" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="166" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="177"><net_src comp="54" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="178" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="190" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="207"><net_src comp="201" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="211"><net_src comp="208" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="218"><net_src comp="212" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="222"><net_src comp="18" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="230"><net_src comp="219" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="231"><net_src comp="224" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="238"><net_src comp="52" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="12" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="246"><net_src comp="70" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="10" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="12" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="253"><net_src comp="114" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="86" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="86" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="260"><net_src comp="150" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="150" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="262"><net_src comp="162" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="263"><net_src comp="186" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="268"><net_src comp="108" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="108" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="270"><net_src comp="20" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="132" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="132" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="277"><net_src comp="66" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="278"><net_src comp="80" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="279"><net_src comp="82" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="280"><net_src comp="82" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="84" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="282"><net_src comp="84" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="198" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="288"><net_src comp="166" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="64" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="186" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="96" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="88" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="18" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="302"><net_src comp="18" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="316"><net_src comp="68" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="62" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="92" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="333"><net_src comp="72" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="241" pin="3"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="74" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="24" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="343"><net_src comp="76" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="241" pin="3"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="78" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="346"><net_src comp="24" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="350"><net_src comp="264" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="357"><net_src comp="249" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="360"><net_src comp="354" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="361"><net_src comp="354" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="362"><net_src comp="354" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="366"><net_src comp="317" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="371"><net_src comp="264" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="377"><net_src comp="284" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="383"><net_src comp="312" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="389"><net_src comp="327" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="337" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="303" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="403"><net_src comp="303" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="409"><net_src comp="264" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="412"><net_src comp="406" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="413"><net_src comp="406" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="417"><net_src comp="264" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="420"><net_src comp="414" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="421"><net_src comp="414" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="425"><net_src comp="249" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="428"><net_src comp="422" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="429"><net_src comp="422" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="430"><net_src comp="422" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="434"><net_src comp="272" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="437"><net_src comp="431" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="441"><net_src comp="322" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="447"><net_src comp="264" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="454"><net_src comp="18" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="18" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="126" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="22" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="460" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="24" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="478"><net_src comp="26" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="460" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="480"><net_src comp="28" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="481"><net_src comp="30" pin="0"/><net_sink comp="472" pin=3"/></net>

<net id="485"><net_src comp="460" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="32" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="34" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="482" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="497"><net_src comp="486" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="472" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="498" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="36" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="513"><net_src comp="38" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="40" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="520"><net_src comp="42" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="472" pin="4"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="531"><net_src comp="508" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="522" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="502" pin="2"/><net_sink comp="526" pin=2"/></net>

<net id="537"><net_src comp="526" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="534" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="534" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="486" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="542" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="494" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="538" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="567"><net_src comp="508" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="552" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="556" pin="2"/><net_sink comp="562" pin=2"/></net>

<net id="576"><net_src comp="44" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="562" pin="3"/><net_sink comp="570" pin=1"/></net>

<net id="578"><net_src comp="28" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="579"><net_src comp="46" pin="0"/><net_sink comp="570" pin=3"/></net>

<net id="583"><net_src comp="120" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="589"><net_src comp="22" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="580" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="24" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="598"><net_src comp="26" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="580" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="28" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="601"><net_src comp="30" pin="0"/><net_sink comp="592" pin=3"/></net>

<net id="605"><net_src comp="580" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="611"><net_src comp="32" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="34" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="602" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="617"><net_src comp="606" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="592" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="626"><net_src comp="618" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="36" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="633"><net_src comp="38" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="622" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="40" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="640"><net_src comp="42" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="592" pin="4"/><net_sink comp="636" pin=1"/></net>

<net id="645"><net_src comp="636" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="651"><net_src comp="628" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="642" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="622" pin="2"/><net_sink comp="646" pin=2"/></net>

<net id="657"><net_src comp="646" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="654" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="654" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="606" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="662" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="675"><net_src comp="666" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="614" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="658" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="687"><net_src comp="628" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="672" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="676" pin="2"/><net_sink comp="682" pin=2"/></net>

<net id="696"><net_src comp="44" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="682" pin="3"/><net_sink comp="690" pin=1"/></net>

<net id="698"><net_src comp="28" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="699"><net_src comp="46" pin="0"/><net_sink comp="690" pin=3"/></net>

<net id="704"><net_src comp="48" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="710"><net_src comp="700" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="48" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="721"><net_src comp="711" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="729"><net_src comp="722" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="50" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="734"><net_src comp="731" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="738"><net_src comp="178" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="743"><net_src comp="178" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="56" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="749"><net_src comp="142" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="48" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="754"><net_src comp="751" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="758"><net_src comp="755" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="762"><net_src comp="386" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="767"><net_src comp="386" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="772"><net_src comp="390" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="777"><net_src comp="390" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="783"><net_src comp="292" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="297" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="793"><net_src comp="422" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="798"><net_src comp="90" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="138" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="805"><net_src comp="292" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="18" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="807"><net_src comp="354" pin="1"/><net_sink comp="800" pin=2"/></net>

<net id="812"><net_src comp="174" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="54" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="174" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="94" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="823"><net_src comp="814" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="829"><net_src comp="174" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="54" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="98" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="284" pin="2"/><net_sink comp="831" pin=1"/></net>

<net id="841"><net_src comp="831" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="312" pin="2"/><net_sink comp="837" pin=1"/></net>

<net id="846"><net_src comp="100" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="849"><net_src comp="843" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="853"><net_src comp="104" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="856"><net_src comp="850" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="860"><net_src comp="108" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="866"><net_src comp="114" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="872"><net_src comp="464" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="877"><net_src comp="570" pin="4"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="705" pin=2"/></net>

<net id="883"><net_src comp="584" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="888"><net_src comp="690" pin="4"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="716" pin=2"/></net>

<net id="894"><net_src comp="705" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="899"><net_src comp="716" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="904"><net_src comp="725" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="909"><net_src comp="132" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="912"><net_src comp="906" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="916"><net_src comp="731" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="921"><net_src comp="306" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="926"><net_src comp="272" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="931"><net_src comp="309" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="936"><net_src comp="735" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="944"><net_src comp="745" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="948"><net_src comp="751" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="954"><net_src comp="755" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="959"><net_src comp="759" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="964"><net_src comp="764" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="969"><net_src comp="769" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="974"><net_src comp="774" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="979"><net_src comp="255" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="981"><net_src comp="976" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="982"><net_src comp="976" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="989"><net_src comp="794" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="994"><net_src comp="800" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="999"><net_src comp="808" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1003"><net_src comp="306" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="1008"><net_src comp="820" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1013"><net_src comp="306" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1018"><net_src comp="249" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="1023"><net_src comp="249" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1028"><net_src comp="825" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="1033"><net_src comp="249" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="190" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mti | {}
	Port: mt | {}
  - Chain level:
	State 1
		stg_497 : 1
		stg_498 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		p_Result_s : 1
		loc_V : 1
		loc_V_1 : 1
		p_Result_1 : 2
		tmp_i_i : 3
		tmp_i_i_i_cast3 : 2
		sh_assign : 3
		isNeg : 4
		tmp_i_i_102 : 2
		tmp_i_i_cast : 3
		sh_assign_1 : 5
		sh_assign_1_cast : 6
		tmp_105_i_i : 7
		tmp_105_i_i_cast : 7
		tmp_106_i_i : 8
		tmp_106_i_i_cast : 9
		tmp_108_i_i : 8
		p_Val2_3 : 10
		p_Val2_4 : 11
		p_Result_2 : 1
		loc_V_2 : 1
		loc_V_3 : 1
		p_Result_3 : 2
		tmp_i_i8 : 3
		tmp_i_i_i9_cast2 : 2
		sh_assign_2 : 3
		isNeg_1 : 4
		tmp_i_i1 : 2
		tmp_i_i1_cast : 3
		sh_assign_3 : 5
		sh_assign_3_cast : 6
		tmp_105_i_i1 : 7
		tmp_105_i_i1_cast : 7
		tmp_106_i_i1 : 8
		tmp_106_i_i1_cast : 9
		tmp_108_i_i1 : 8
		p_Val2_8 : 10
		p_Val2_9 : 11
	State 17
		p_Val2_12 : 1
		p_Val2_13 : 1
		tmp_92_neg : 1
	State 18
		tmp_60 : 1
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		k_cast1 : 1
		exitcond : 1
		stg_601 : 2
		tmp_i : 1
		stg_603 : 2
		tmp_i_104 : 1
		variance : 1
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
		X : 1
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
		a : 1
	State 132
		tmp_59_i_i : 1
	State 133
		b : 1
	State 134
	State 135
		a_1 : 1
	State 136
		tmp_59_i8_i : 1
	State 137
	State 138
		tmp_61_i_i : 1
	State 139
	State 140
	State 141
		b_1 : 1
	State 142
		tmp_61_i10_i : 1
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
		or_cond_i : 1
		stg_833 : 1
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
		tmp_70 : 1
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
		stg_1050 : 1
	State 375
	State 376
	State 377
	State 378
	State 379
		tmp_76_cast : 1
		tmp_76 : 2
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
		newret : 1
		newret2 : 2
		stg_1258 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit            |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   ddiv   |               grp_fu_284               |    0    |    0    |   3211  |   3658  |
|----------|----------------------------------------|---------|---------|---------|---------|
|   dexp   |               grp_fu_322               |    26   |    0    |   1549  |   2599  |
|----------|----------------------------------------|---------|---------|---------|---------|
|   dsqrt  |               grp_fu_312               |    0    |    0    |   1832  |   2180  |
|----------|----------------------------------------|---------|---------|---------|---------|
|   call   | grp_black_scholes_init_by_array_fu_233 |    16   | 13.1498 |   688   |   1293  |
|          | grp_black_scholes_genrand_int32_fu_241 |    4    | 7.33566 |   383   |   1569  |
|----------|----------------------------------------|---------|---------|---------|---------|
|   dlog   |               grp_fu_317               |    61   |    0    |   1909  |   1510  |
|----------|----------------------------------------|---------|---------|---------|---------|
|   dadd   |               grp_fu_249               |    3    |    0    |   445   |   1149  |
|          |               grp_fu_255               |    3    |    0    |   445   |   1149  |
|----------|----------------------------------------|---------|---------|---------|---------|
|  sitodp  |               grp_fu_306               |    0    |    0    |   412   |   645   |
|          |               grp_fu_309               |    0    |    0    |   412   |   645   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   dmul   |               grp_fu_264               |    11   |    0    |   317   |   578   |
|          |               grp_fu_272               |    11   |    0    |   317   |   578   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   dcmp   |               grp_fu_292               |    0    |    0    |   130   |   469   |
|          |               grp_fu_297               |    0    |    0    |   130   |   469   |
|----------|----------------------------------------|---------|---------|---------|---------|
|  uitodp  |               grp_fu_303               |    0    |    0    |   412   |   645   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |           sh_assign_1_fu_526           |    0    |    0    |    0    |    12   |
|          |             p_Val2_3_fu_562            |    0    |    0    |    0    |   136   |
|          |           sh_assign_3_fu_646           |    0    |    0    |    0    |    12   |
|  select  |             p_Val2_8_fu_682            |    0    |    0    |    0    |   136   |
|          |            p_Val2_12_fu_705            |    0    |    0    |    0    |    32   |
|          |            p_Val2_13_fu_716            |    0    |    0    |    0    |    32   |
|          |              tmp_70_fu_800             |    0    |    0    |    0    |    64   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   lshr   |           tmp_106_i_i_fu_546           |    0    |    0    |    0    |   157   |
|          |           tmp_106_i_i1_fu_666          |    0    |    0    |    0    |   157   |
|----------|----------------------------------------|---------|---------|---------|---------|
|    shl   |           tmp_108_i_i_fu_556           |    0    |    0    |    0    |   157   |
|          |           tmp_108_i_i1_fu_676          |    0    |    0    |    0    |   157   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |           tmp_i_i_102_fu_516           |    0    |    0    |    0    |    11   |
|          |             tmp_i_i1_fu_636            |    0    |    0    |    0    |    11   |
|    sub   |           p_Val2_7_i_i_fu_700          |    0    |    0    |    0    |    32   |
|          |          p_Val2_7_i_i1_fu_711          |    0    |    0    |    0    |    32   |
|          |      gaussrand_state_phase_fu_794      |    0    |    0    |    0    |    32   |
|----------|----------------------------------------|---------|---------|---------|---------|
|    xor   |            tmp_92_neg_fu_725           |    0    |    0    |    0    |    87   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |             exitcond_fu_739            |    0    |    0    |    0    |    21   |
|   icmp   |              tmp_i_fu_745              |    0    |    0    |    0    |    40   |
|          |              tmp_71_fu_808             |    0    |    0    |    0    |    21   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |            sh_assign_fu_502            |    0    |    0    |    0    |    11   |
|    add   |           sh_assign_2_fu_622           |    0    |    0    |    0    |    11   |
|          |              tmp_75_fu_814             |    0    |    0    |    0    |    17   |
|          |               k_4_fu_825               |    0    |    0    |    0    |    17   |
|----------|----------------------------------------|---------|---------|---------|---------|
|    or    |            or_cond_i_fu_779            |    0    |    0    |    0    |    1    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |    the_args_sigma_read_1_read_fu_108   |    0    |    0    |    0    |    0    |
|          |      the_args_r_read_1_read_fu_114     |    0    |    0    |    0    |    0    |
|   read   |      the_args_E_read_1_read_fu_120     |    0    |    0    |    0    |    0    |
|          |      the_args_S_read_1_read_fu_126     |    0    |    0    |    0    |    0    |
|          |      the_args_T_read_1_read_fu_132     |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |               grp_fu_327               |    0    |    0    |    0    |    0    |
|          |               grp_fu_337               |    0    |    0    |    0    |    0    |
|partselect|              loc_V_fu_472              |    0    |    0    |    0    |    0    |
|          |             p_Val2_4_fu_570            |    0    |    0    |    0    |    0    |
|          |             loc_V_2_fu_592             |    0    |    0    |    0    |    0    |
|          |             p_Val2_9_fu_690            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |            p_Result_s_fu_464           |    0    |    0    |    0    |    0    |
| bitselect|              isNeg_fu_508              |    0    |    0    |    0    |    0    |
|          |            p_Result_2_fu_584           |    0    |    0    |    0    |    0    |
|          |             isNeg_1_fu_628             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   trunc  |             loc_V_1_fu_482             |    0    |    0    |    0    |    0    |
|          |             loc_V_3_fu_602             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|bitconcatenate|            p_Result_1_fu_486           |    0    |    0    |    0    |    0    |
|          |            p_Result_3_fu_606           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |             tmp_i_i_fu_494             |    0    |    0    |    0    |    0    |
|          |         tmp_i_i_i_cast3_fu_498         |    0    |    0    |    0    |    0    |
|          |           tmp_105_i_i_fu_538           |    0    |    0    |    0    |    0    |
|          |         tmp_105_i_i_cast_fu_542        |    0    |    0    |    0    |    0    |
|          |         tmp_106_i_i_cast_fu_552        |    0    |    0    |    0    |    0    |
|          |             tmp_i_i8_fu_614            |    0    |    0    |    0    |    0    |
|          |         tmp_i_i_i9_cast2_fu_618        |    0    |    0    |    0    |    0    |
|   zext   |           tmp_105_i_i1_fu_658          |    0    |    0    |    0    |    0    |
|          |        tmp_105_i_i1_cast_fu_662        |    0    |    0    |    0    |    0    |
|          |        tmp_106_i_i1_cast_fu_672        |    0    |    0    |    0    |    0    |
|          |             k_cast1_fu_735             |    0    |    0    |    0    |    0    |
|          |           tmp_59_i_i1_fu_759           |    0    |    0    |    0    |    0    |
|          |           tmp_59_i8_i1_fu_764          |    0    |    0    |    0    |    0    |
|          |           tmp_61_i_i1_fu_769           |    0    |    0    |    0    |    0    |
|          |          tmp_61_i10_i1_fu_774          |    0    |    0    |    0    |    0    |
|          |           tmp_76_cast_fu_820           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |           tmp_i_i_cast_fu_522          |    0    |    0    |    0    |    0    |
|   sext   |         sh_assign_1_cast_fu_534        |    0    |    0    |    0    |    0    |
|          |          tmp_i_i1_cast_fu_642          |    0    |    0    |    0    |    0    |
|          |         sh_assign_3_cast_fu_654        |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|insertvalue|              newret_fu_831             |    0    |    0    |    0    |    0    |
|          |             newret2_fu_837             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   Total  |                                        |   135   | 20.4854 |  12592  |  20532  |
|----------|----------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|         M1_1_reg_208         |   64   |
|          M1_reg_150          |   64   |
|          M2_reg_1015         |   64   |
|         Q1_1_reg_219         |   64   |
|          Q1_reg_162          |   64   |
|          Q2_reg_1020         |   64   |
|       S_2_load_reg_945       |   64   |
|          S_2_reg_843         |   64   |
|       V2_1_load_reg_951      |   64   |
|         V2_1_reg_850         |   64   |
|          V2_reg_976          |   64   |
|gaussian_random_number_reg_198|   64   |
| gaussrand_state_phase_reg_986|   32   |
|         k_4_reg_1025         |   17   |
|        k_cast1_reg_933       |   32   |
|           k_reg_174          |   17   |
|      p_Result_2_reg_880      |    1   |
|      p_Result_s_reg_869      |    1   |
|       p_Val2_12_reg_891      |   32   |
|       p_Val2_13_reg_896      |   32   |
|       p_Val2_4_reg_874       |   32   |
|       p_Val2_9_reg_885       |   32   |
|         phase_reg_138        |   32   |
|            reg_347           |   64   |
|            reg_354           |   64   |
|            reg_363           |   64   |
|            reg_368           |   64   |
|            reg_374           |   64   |
|            reg_380           |   64   |
|            reg_386           |   59   |
|            reg_390           |   58   |
|            reg_394           |   64   |
|            reg_400           |   64   |
|            reg_406           |   64   |
|            reg_414           |   64   |
|            reg_422           |   64   |
|            reg_431           |   64   |
|            reg_438           |   64   |
|            reg_444           |   64   |
|        sum_1_reg_1030        |   64   |
|          sum_reg_186         |   64   |
|   the_args_T_read_1_reg_906  |   64   |
|   the_args_r_read_1_reg_863  |   64   |
| the_args_sigma_read_1_reg_857|   64   |
|     tmp_59_i8_i1_reg_961     |   64   |
|      tmp_59_i_i1_reg_956     |   64   |
|        tmp_59_reg_913        |   64   |
|        tmp_60_reg_923        |   64   |
|     tmp_61_i10_i1_reg_971    |   64   |
|      tmp_61_i_i1_reg_966     |   64   |
|        tmp_61_reg_928        |   64   |
|        tmp_70_reg_991        |   64   |
|        tmp_71_reg_996        |    1   |
|        tmp_73_reg_1000       |   64   |
|     tmp_76_cast_reg_1005     |   32   |
|        tmp_76_reg_1010       |   64   |
|      tmp_92_neg_reg_901      |   64   |
|         tmp_i_reg_941        |    1   |
|          tmp_reg_918         |   64   |
+------------------------------+--------+
|             Total            |  3163  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------|------|------|------|--------||---------||---------|
|      Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------|------|------|------|--------||---------||---------|
| phase_reg_138 |  p0  |   2  |  32  |   64   ||    32   |
|   M1_reg_150  |  p0  |   2  |  64  |   128  ||    64   |
|   Q1_reg_162  |  p0  |   2  |  64  |   128  ||    64   |
|   k_reg_174   |  p0  |   2  |  17  |   34   ||    17   |
|  sum_reg_186  |  p0  |   2  |  64  |   128  ||    64   |
|  Q1_1_reg_219 |  p0  |   2  |  64  |   128  ||    64   |
|   grp_fu_249  |  p0  |   8  |  64  |   512  ||   128   |
|   grp_fu_249  |  p1  |   9  |  64  |   576  ||   128   |
|   grp_fu_264  |  p0  |  13  |  64  |   832  ||   192   |
|   grp_fu_264  |  p1  |  17  |  64  |  1088  ||   192   |
|   grp_fu_272  |  p0  |   5  |  64  |   320  ||    64   |
|   grp_fu_272  |  p1  |   5  |  64  |   320  ||    64   |
|   grp_fu_284  |  p0  |   6  |  64  |   384  ||    64   |
|   grp_fu_284  |  p1  |   5  |  64  |   320  ||    64   |
|   grp_fu_292  |  p0  |   2  |  64  |   128  ||    64   |
|   grp_fu_292  |  p1  |   2  |  64  |   128  |
|   grp_fu_303  |  p0  |   8  |  59  |   472  ||   118   |
|   grp_fu_306  |  p0  |   4  |  32  |   128  ||    32   |
|   grp_fu_312  |  p1  |   2  |  64  |   128  ||    64   |
|   grp_fu_317  |  p1  |   3  |  64  |   192  ||    64   |
|   grp_fu_322  |  p1  |   2  |  64  |   128  ||    64   |
|---------------|------|------|------|--------||---------||---------|
|     Total     |      |      |      |  6266  || 37.6254 ||   1607  |
|---------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   135  |   20   |  12592 |  20532 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   37   |    -   |  1607  |
|  Register |    -   |    -   |  3163  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   135  |   58   |  15755 |  22139 |
+-----------+--------+--------+--------+--------+
