$date
	Thu May 16 08:20:10 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder_tb $end
$var wire 4 ! o_s [3:0] $end
$var wire 1 " o_c $end
$var reg 4 # i_a [3:0] $end
$var reg 4 $ i_b [3:0] $end
$var reg 1 % i_c $end
$var reg 256 & vcd_file [255:0] $end
$var integer 32 ' i [31:0] $end
$scope module u_adder $end
$var wire 4 ( i_a [3:0] $end
$var wire 4 ) i_b [3:0] $end
$var wire 1 % i_c $end
$var wire 4 * o_s [3:0] $end
$var wire 1 " o_c $end
$upscope $end
$scope task init $end
$upscope $end
$scope task singleCycle $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110 *
b1 )
b100 (
b0 '
b1011100010111101110110011000110110010000101111011000010110010001100100011001010111001000101110011101100110001101100100 &
1%
b1 $
b100 #
0"
b110 !
$end
#10000
1"
b1 !
b1 *
b1101 $
b1101 )
b11 #
b11 (
b1 '
#20000
0"
b1000 !
b1000 *
b10 $
b10 )
b101 #
b101 (
b10 '
#30000
b100 !
b100 *
1"
b110 $
b110 )
b1101 #
b1101 (
b11 '
#40000
b1010 !
b1010 *
b1100 $
b1100 )
b100 '
#50000
0"
b1011 !
b1011 *
0%
b101 $
b101 )
b110 #
b110 (
b101 '
#60000
b1100 !
b1100 *
b111 $
b111 )
b101 #
b101 (
b110 '
#70000
b1 !
b1 *
1"
b10 $
b10 )
b1111 #
b1111 (
b111 '
#80000
b1101 !
b1101 *
0"
b101 $
b101 )
b1000 #
b1000 (
b1000 '
#90000
b1011 !
b1011 *
1"
1%
b1101 $
b1101 )
b1101 #
b1101 (
b1001 '
#100000
b1010 '
