;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-128
	MOV -1, <-20
	MOV -67, <-20
	DJN -1, @-20
	JMP 748, -420
	ADD 84, @61
	SUB @0, @2
	SUB 0, 805
	SUB -7, <-129
	SUB -7, <-129
	MOV @127, 106
	DAT <72, #292
	SUB 0, 15
	ADD 276, 60
	SUB 0, 10
	MOV 100, 80
	JMP @0
	MOV 100, 80
	MOV 1, 0
	ADD @6, @2
	SUB 1, 0
	ADD @127, 106
	SLT -67, <-20
	MOV 100, 80
	JMN @84, <61
	SUB -7, <-129
	SUB @6, @2
	SUB #0, 0
	SLT -67, <-20
	SLT -67, <-20
	SLT -67, <-20
	SLT -67, <-20
	SLT -67, <-20
	ADD 30, 9
	SLT #72, <292
	SPL 0, <330
	SPL 0, <330
	DAT #-827, #110
	MOV -67, <-20
	SUB 1, 0
	ADD @6, @2
	SUB @10, 0
	CMP @127, 106
	MOV @127, 106
	SPL 300, 90
	ADD @108, @16
	SUB @0, @2
	ADD 276, 60
	MOV -67, <-20
	MOV -67, <-20
	MOV -67, <-20
