
*** Running vivado
    with args -log design_1_syncPulseCounter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_syncPulseCounter_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_syncPulseCounter_0_0.tcl -notrace
Command: synth_design -top design_1_syncPulseCounter_0_0 -part xc7a35ticsg324-1L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22492 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 486.668 ; gain = 104.781
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_syncPulseCounter_0_0' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_syncPulseCounter_0_0/synth/design_1_syncPulseCounter_0_0.vhd:84]
	Parameter COUNTER_BIT_DEPTH bound to: 48 - type: integer 
	Parameter EVENT_COUNTER_BIT_DEPTH bound to: 48 - type: integer 
	Parameter PIN_STAMP_BIT_DEPTH bound to: 16 - type: integer 
	Parameter DATA_PACKAGE_BIT_DEPTH bound to: 8 - type: integer 
	Parameter MEMORY_ADDRESS_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'syncPulseCounter' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:40' bound to instance 'U0' of component 'syncPulseCounter' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_syncPulseCounter_0_0/synth/design_1_syncPulseCounter_0_0.vhd:130]
INFO: [Synth 8-638] synthesizing module 'syncPulseCounter' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:80]
	Parameter COUNTER_BIT_DEPTH bound to: 48 - type: integer 
	Parameter EVENT_COUNTER_BIT_DEPTH bound to: 48 - type: integer 
	Parameter PIN_STAMP_BIT_DEPTH bound to: 16 - type: integer 
	Parameter DATA_PACKAGE_BIT_DEPTH bound to: 8 - type: integer 
	Parameter MEMORY_ADDRESS_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'synchronizer' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer.vhd:35' bound to instance 'SYNC_PIN0_MAP_0' of component 'synchronizer' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:246]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (1#1) [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer.vhd:42]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer.vhd:35' bound to instance 'SYNC_PIN1_MAP_0' of component 'synchronizer' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:247]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer.vhd:35' bound to instance 'SYNC_PIN2_MAP_0' of component 'synchronizer' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:248]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer.vhd:35' bound to instance 'SYNC_PIN3_MAP_0' of component 'synchronizer' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:249]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer.vhd:35' bound to instance 'SYNC_PIN0_MAP_1' of component 'synchronizer' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:251]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer.vhd:35' bound to instance 'SYNC_PIN1_MAP_1' of component 'synchronizer' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:252]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer.vhd:35' bound to instance 'SYNC_PIN2_MAP_1' of component 'synchronizer' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:253]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer.vhd:35' bound to instance 'SYNC_PIN3_MAP_1' of component 'synchronizer' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:254]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer.vhd:35' bound to instance 'SYNC_PIN0_MAP_2' of component 'synchronizer' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:256]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer.vhd:35' bound to instance 'SYNC_PIN1_MAP_2' of component 'synchronizer' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:257]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer.vhd:35' bound to instance 'SYNC_PIN2_MAP_2' of component 'synchronizer' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:258]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer.vhd:35' bound to instance 'SYNC_PIN3_MAP_2' of component 'synchronizer' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:259]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer.vhd:35' bound to instance 'SYNC_PIN0_MAP_3' of component 'synchronizer' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:261]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer.vhd:35' bound to instance 'SYNC_PIN1_MAP_3' of component 'synchronizer' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:262]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer.vhd:35' bound to instance 'SYNC_PIN2_MAP_3' of component 'synchronizer' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:263]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer.vhd:35' bound to instance 'SYNC_PIN3_MAP_3' of component 'synchronizer' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:264]
INFO: [Synth 8-3491] module 'synchronizer_FallingEdge' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer_FallingEdge.vhd:35' bound to instance 'SYNC_PIN0_MAP_4' of component 'synchronizer_FallingEdge' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:266]
INFO: [Synth 8-638] synthesizing module 'synchronizer_FallingEdge' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer_FallingEdge.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_FallingEdge' (2#1) [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer_FallingEdge.vhd:42]
INFO: [Synth 8-3491] module 'synchronizer_FallingEdge' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer_FallingEdge.vhd:35' bound to instance 'SYNC_PIN1_MAP_4' of component 'synchronizer_FallingEdge' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:267]
INFO: [Synth 8-3491] module 'synchronizer_FallingEdge' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer_FallingEdge.vhd:35' bound to instance 'SYNC_PIN2_MAP_4' of component 'synchronizer_FallingEdge' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:268]
INFO: [Synth 8-3491] module 'synchronizer_FallingEdge' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer_FallingEdge.vhd:35' bound to instance 'SYNC_PIN3_MAP_4' of component 'synchronizer_FallingEdge' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:269]
INFO: [Synth 8-3491] module 'synchronizer_FallingEdge' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer_FallingEdge.vhd:35' bound to instance 'SYNC_PIN0_MAP_5' of component 'synchronizer_FallingEdge' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:271]
INFO: [Synth 8-3491] module 'synchronizer_FallingEdge' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer_FallingEdge.vhd:35' bound to instance 'SYNC_PIN1_MAP_5' of component 'synchronizer_FallingEdge' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:272]
INFO: [Synth 8-3491] module 'synchronizer_FallingEdge' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer_FallingEdge.vhd:35' bound to instance 'SYNC_PIN2_MAP_5' of component 'synchronizer_FallingEdge' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:273]
INFO: [Synth 8-3491] module 'synchronizer_FallingEdge' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer_FallingEdge.vhd:35' bound to instance 'SYNC_PIN3_MAP_5' of component 'synchronizer_FallingEdge' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:274]
INFO: [Synth 8-3491] module 'synchronizer_FallingEdge' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer_FallingEdge.vhd:35' bound to instance 'SYNC_PIN0_MAP_6' of component 'synchronizer_FallingEdge' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:276]
INFO: [Synth 8-3491] module 'synchronizer_FallingEdge' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer_FallingEdge.vhd:35' bound to instance 'SYNC_PIN1_MAP_6' of component 'synchronizer_FallingEdge' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:277]
INFO: [Synth 8-3491] module 'synchronizer_FallingEdge' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer_FallingEdge.vhd:35' bound to instance 'SYNC_PIN2_MAP_6' of component 'synchronizer_FallingEdge' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:278]
INFO: [Synth 8-3491] module 'synchronizer_FallingEdge' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer_FallingEdge.vhd:35' bound to instance 'SYNC_PIN3_MAP_6' of component 'synchronizer_FallingEdge' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:279]
INFO: [Synth 8-3491] module 'synchronizer_FallingEdge' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer_FallingEdge.vhd:35' bound to instance 'SYNC_PIN0_MAP_7' of component 'synchronizer_FallingEdge' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:281]
INFO: [Synth 8-3491] module 'synchronizer_FallingEdge' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer_FallingEdge.vhd:35' bound to instance 'SYNC_PIN1_MAP_7' of component 'synchronizer_FallingEdge' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:282]
INFO: [Synth 8-3491] module 'synchronizer_FallingEdge' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer_FallingEdge.vhd:35' bound to instance 'SYNC_PIN2_MAP_7' of component 'synchronizer_FallingEdge' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:283]
INFO: [Synth 8-3491] module 'synchronizer_FallingEdge' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer_FallingEdge.vhd:35' bound to instance 'SYNC_PIN3_MAP_7' of component 'synchronizer_FallingEdge' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:284]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer.vhd:35' bound to instance 'SYNC_GATE_MAP_0' of component 'synchronizer' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:288]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer.vhd:35' bound to instance 'SYNC_GATE_MAP_1' of component 'synchronizer' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:289]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer.vhd:35' bound to instance 'SYNC_GATE_MAP_2' of component 'synchronizer' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:290]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer.vhd:35' bound to instance 'SYNC_GATE_MAP_3' of component 'synchronizer' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:291]
INFO: [Synth 8-3491] module 'synchronizer_FallingEdge' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer_FallingEdge.vhd:35' bound to instance 'SYNC_GATE_MAP_4' of component 'synchronizer_FallingEdge' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:292]
INFO: [Synth 8-3491] module 'synchronizer_FallingEdge' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer_FallingEdge.vhd:35' bound to instance 'SYNC_GATE_MAP_5' of component 'synchronizer_FallingEdge' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:293]
INFO: [Synth 8-3491] module 'synchronizer_FallingEdge' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer_FallingEdge.vhd:35' bound to instance 'SYNC_GATE_MAP_6' of component 'synchronizer_FallingEdge' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:294]
INFO: [Synth 8-3491] module 'synchronizer_FallingEdge' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/synchronizer_FallingEdge.vhd:35' bound to instance 'SYNC_GATE_MAP_7' of component 'synchronizer_FallingEdge' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'syncPulseCounter' (3#1) [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/imports/new/syncPulseCounter.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'design_1_syncPulseCounter_0_0' (4#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_syncPulseCounter_0_0/synth/design_1_syncPulseCounter_0_0.vhd:84]
WARNING: [Synth 8-3331] design syncPulseCounter has unconnected port data_uC2FPGA[7]
WARNING: [Synth 8-3331] design syncPulseCounter has unconnected port data_uC2FPGA[6]
WARNING: [Synth 8-3331] design syncPulseCounter has unconnected port data_uC2FPGA[5]
WARNING: [Synth 8-3331] design syncPulseCounter has unconnected port data_uC2FPGA[4]
WARNING: [Synth 8-3331] design syncPulseCounter has unconnected port data_uC2FPGA[3]
WARNING: [Synth 8-3331] design syncPulseCounter has unconnected port data_uC2FPGA[2]
WARNING: [Synth 8-3331] design syncPulseCounter has unconnected port data_uC2FPGA[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 542.535 ; gain = 160.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 542.535 ; gain = 160.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 542.535 ; gain = 160.648
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 857.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 857.309 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.270 . Memory (MB): peak = 860.191 ; gain = 2.883
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 860.191 ; gain = 478.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 860.191 ; gain = 478.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 860.191 ; gain = 478.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 860.191 ; gain = 478.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 8     
	   8 Input     48 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               48 Bit    Registers := 36    
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 114   
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_FallingEdge 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module syncPulseCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 8     
	   8 Input     48 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               48 Bit    Registers := 36    
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design syncPulseCounter has unconnected port data_uC2FPGA[7]
WARNING: [Synth 8-3331] design syncPulseCounter has unconnected port data_uC2FPGA[6]
WARNING: [Synth 8-3331] design syncPulseCounter has unconnected port data_uC2FPGA[5]
WARNING: [Synth 8-3331] design syncPulseCounter has unconnected port data_uC2FPGA[4]
WARNING: [Synth 8-3331] design syncPulseCounter has unconnected port data_uC2FPGA[3]
WARNING: [Synth 8-3331] design syncPulseCounter has unconnected port data_uC2FPGA[2]
WARNING: [Synth 8-3331] design syncPulseCounter has unconnected port data_uC2FPGA[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 860.191 ; gain = 478.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 866.711 ; gain = 484.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 870.535 ; gain = 488.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 891.629 ; gain = 509.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 891.629 ; gain = 509.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 891.629 ; gain = 509.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 891.629 ; gain = 509.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 891.629 ; gain = 509.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 891.629 ; gain = 509.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 891.629 ; gain = 509.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   384|
|2     |LUT1   |    24|
|3     |LUT2   |     8|
|4     |LUT3   |   604|
|5     |LUT4   |   394|
|6     |LUT5   |   184|
|7     |LUT6   |   200|
|8     |FDRE   |  2452|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+----------------------------+------+
|      |Instance            |Module                      |Cells |
+------+--------------------+----------------------------+------+
|1     |top                 |                            |  4250|
|2     |  U0                |syncPulseCounter            |  4250|
|3     |    SYNC_GATE_MAP_0 |synchronizer                |    12|
|4     |    SYNC_GATE_MAP_1 |synchronizer_0              |     6|
|5     |    SYNC_GATE_MAP_2 |synchronizer_1              |     6|
|6     |    SYNC_GATE_MAP_3 |synchronizer_2              |     6|
|7     |    SYNC_GATE_MAP_4 |synchronizer_FallingEdge    |     6|
|8     |    SYNC_GATE_MAP_5 |synchronizer_FallingEdge_3  |     6|
|9     |    SYNC_GATE_MAP_6 |synchronizer_FallingEdge_4  |     6|
|10    |    SYNC_GATE_MAP_7 |synchronizer_FallingEdge_5  |     6|
|11    |    SYNC_PIN0_MAP_0 |synchronizer_6              |     3|
|12    |    SYNC_PIN0_MAP_1 |synchronizer_7              |     2|
|13    |    SYNC_PIN0_MAP_2 |synchronizer_8              |     2|
|14    |    SYNC_PIN0_MAP_3 |synchronizer_9              |     2|
|15    |    SYNC_PIN0_MAP_4 |synchronizer_FallingEdge_10 |     2|
|16    |    SYNC_PIN0_MAP_5 |synchronizer_FallingEdge_11 |     2|
|17    |    SYNC_PIN0_MAP_6 |synchronizer_FallingEdge_12 |     2|
|18    |    SYNC_PIN0_MAP_7 |synchronizer_FallingEdge_13 |     2|
|19    |    SYNC_PIN1_MAP_0 |synchronizer_14             |     3|
|20    |    SYNC_PIN1_MAP_1 |synchronizer_15             |     2|
|21    |    SYNC_PIN1_MAP_2 |synchronizer_16             |     2|
|22    |    SYNC_PIN1_MAP_3 |synchronizer_17             |     2|
|23    |    SYNC_PIN1_MAP_4 |synchronizer_FallingEdge_18 |     2|
|24    |    SYNC_PIN1_MAP_5 |synchronizer_FallingEdge_19 |     2|
|25    |    SYNC_PIN1_MAP_6 |synchronizer_FallingEdge_20 |     2|
|26    |    SYNC_PIN1_MAP_7 |synchronizer_FallingEdge_21 |     2|
|27    |    SYNC_PIN2_MAP_0 |synchronizer_22             |     3|
|28    |    SYNC_PIN2_MAP_1 |synchronizer_23             |     2|
|29    |    SYNC_PIN2_MAP_2 |synchronizer_24             |     2|
|30    |    SYNC_PIN2_MAP_3 |synchronizer_25             |     2|
|31    |    SYNC_PIN2_MAP_4 |synchronizer_FallingEdge_26 |     2|
|32    |    SYNC_PIN2_MAP_5 |synchronizer_FallingEdge_27 |     2|
|33    |    SYNC_PIN2_MAP_6 |synchronizer_FallingEdge_28 |     2|
|34    |    SYNC_PIN2_MAP_7 |synchronizer_FallingEdge_29 |     2|
|35    |    SYNC_PIN3_MAP_0 |synchronizer_30             |     3|
|36    |    SYNC_PIN3_MAP_1 |synchronizer_31             |     2|
|37    |    SYNC_PIN3_MAP_2 |synchronizer_32             |     2|
|38    |    SYNC_PIN3_MAP_3 |synchronizer_33             |     2|
|39    |    SYNC_PIN3_MAP_4 |synchronizer_FallingEdge_34 |     2|
|40    |    SYNC_PIN3_MAP_5 |synchronizer_FallingEdge_35 |     2|
|41    |    SYNC_PIN3_MAP_6 |synchronizer_FallingEdge_36 |     2|
|42    |    SYNC_PIN3_MAP_7 |synchronizer_FallingEdge_37 |     2|
+------+--------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 891.629 ; gain = 509.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 891.629 ; gain = 192.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 891.629 ; gain = 509.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 384 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_syncPulseCounter_0_0' is not ideal for floorplanning, since the cellview 'syncPulseCounter' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 891.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 891.629 ; gain = 522.746
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 891.629 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/TOF_4Ports190308/TOF_4Ports.runs/design_1_syncPulseCounter_0_0_synth_1/design_1_syncPulseCounter_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 41 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 891.629 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/TOF_4Ports190308/TOF_4Ports.runs/design_1_syncPulseCounter_0_0_synth_1/design_1_syncPulseCounter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_syncPulseCounter_0_0_utilization_synth.rpt -pb design_1_syncPulseCounter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 12:36:26 2019...
