# Reading C:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
# do final_project_run_msim_rtl_systemverilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\14.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\14.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+C:/Users/Quangxdu/Documents/GitHub/ece385/final385 {C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Mapper.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Mapper
# 
# Top level modules:
# 	Mapper
# vlib usb_system
# ** Warning: (vlib-34) Library already exists at "usb_system".
# 
# vmap usb_system usb_system
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Quangxdu/Documents/GitHub/ece385/final385 {C:/Users/Quangxdu/Documents/GitHub/ece385/final385/testbench.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L usb_system -voptargs="+acc"  testbench
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L usb_system -voptargs=\"+acc\" -t 1ps testbench 
# Loading sv_std.std
# Loading work.testbench
# ** Error: (vsim-3033) C:/Users/Quangxdu/Documents/GitHub/ece385/final385/testbench.sv(28): Instantiation of 'mapper' failed. The design unit was not found.
# 
#         Region: /testbench
#         Searched libraries:
#             C:/altera/14.0/modelsim_ase/altera/verilog/altera
#             C:/altera/14.0/modelsim_ase/altera/verilog/220model
#             C:/altera/14.0/modelsim_ase/altera/verilog/sgate
#             C:/altera/14.0/modelsim_ase/altera/verilog/altera_mf
#             C:/altera/14.0/modelsim_ase/altera/verilog/altera_lnsim
#             C:/altera/14.0/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/Quangxdu/Documents/GitHub/ece385/final385/simulation/modelsim/rtl_work
#             C:/Users/Quangxdu/Documents/GitHub/ece385/final385/simulation/modelsim/rtl_work
#             C:/Users/Quangxdu/Documents/GitHub/ece385/final385/simulation/modelsim/usb_system
#             C:/Users/Quangxdu/Documents/GitHub/ece385/final385/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./final_project_run_msim_rtl_systemverilog.do PAUSED at line 14
