<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\GIT\TangNano_Stuff\TEst\impl\gwsynthesis\TEst.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\GIT\TangNano_Stuff\TEst\src\TEst.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Aug 16 15:37:26 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>328</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>328</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>8</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>2</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>15</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>CLK_ibuf/I </td>
</tr>
<tr>
<td>TestOE/n109_14</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>TestOE/n109_s4/F </td>
</tr>
<tr>
<td>TestOE/ClkInCounters[0]</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>TestOE/InputDemux/ClkInCounters_0_s/F </td>
</tr>
<tr>
<td>TestOE/ClkInCounters[1]</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F </td>
</tr>
<tr>
<td>TestOE/ClkInCounters[2]</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>TestOE/InputDemux/ClkInCounters_2_s/F </td>
</tr>
<tr>
<td>TestOE/ClkInCounters[3]</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>TestOE/InputDemux/ClkInCounters_3_s/F </td>
</tr>
<tr>
<td>TestOE/ClkInCounters[4]</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>TestOE/InputDemux/ClkInCounters_4_s/F </td>
</tr>
<tr>
<td>TestOE/SRSet</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>TestOE/SignalCounter/cout_reg_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>100.000(MHz)</td>
<td>311.176(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>TestOE/n109_14</td>
<td>100.000(MHz)</td>
<td>797.598(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>TestOE/ClkInCounters[0]</td>
<td>100.000(MHz)</td>
<td>308.957(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>TestOE/ClkInCounters[1]</td>
<td>100.000(MHz)</td>
<td>242.339(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>TestOE/ClkInCounters[2]</td>
<td>100.000(MHz)</td>
<td>283.674(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>TestOE/ClkInCounters[3]</td>
<td>100.000(MHz)</td>
<td>275.454(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>TestOE/ClkInCounters[4]</td>
<td>100.000(MHz)</td>
<td>265.267(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of TestOE/SRSet!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TestOE/n109_14</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TestOE/n109_14</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TestOE/ClkInCounters[0]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TestOE/ClkInCounters[0]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TestOE/ClkInCounters[1]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TestOE/ClkInCounters[1]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TestOE/ClkInCounters[2]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TestOE/ClkInCounters[2]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TestOE/ClkInCounters[3]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TestOE/ClkInCounters[3]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TestOE/ClkInCounters[4]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TestOE/ClkInCounters[4]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TestOE/SRSet</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TestOE/SRSet</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.340</td>
<td>TestOE/SRSafetyDelay/cout_reg_s3/Q</td>
<td>TestOE/BufferSR/qReg_s6/CE</td>
<td>CLK:[R]</td>
<td>TestOE/SRSet:[F]</td>
<td>5.000</td>
<td>5.312</td>
<td>0.958</td>
</tr>
<tr>
<td>2</td>
<td>5.874</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0/Q</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0/CE</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.091</td>
</tr>
<tr>
<td>3</td>
<td>6.230</td>
<td>TestOE/CounterGen[4].Xcounter/count_14_s0/Q</td>
<td>TestOE/CounterGen[4].Xcounter/cout_reg_s0/CE</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.735</td>
</tr>
<tr>
<td>4</td>
<td>6.322</td>
<td>TestOE/CounterGen[4].Xcounter/count_14_s0/Q</td>
<td>TestOE/CounterGen[4].Xcounter/cout_reg_s0/D</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.643</td>
</tr>
<tr>
<td>5</td>
<td>6.370</td>
<td>TestOE/CounterGen[3].Xcounter/count_4_s0/Q</td>
<td>TestOE/CounterGen[3].Xcounter/cout_reg_s0/CE</td>
<td>TestOE/ClkInCounters[3]:[R]</td>
<td>TestOE/ClkInCounters[3]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.595</td>
</tr>
<tr>
<td>6</td>
<td>6.438</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0/Q</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0/D</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.527</td>
</tr>
<tr>
<td>7</td>
<td>6.475</td>
<td>TestOE/CounterGen[2].Xcounter/count_12_s0/Q</td>
<td>TestOE/CounterGen[2].Xcounter/cout_reg_s0/CE</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.490</td>
</tr>
<tr>
<td>8</td>
<td>6.682</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0/Q</td>
<td>TestOE/CounterGen[1].Xcounter/count_12_s0/CE</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.283</td>
</tr>
<tr>
<td>9</td>
<td>6.682</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0/Q</td>
<td>TestOE/CounterGen[1].Xcounter/count_13_s0/CE</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.283</td>
</tr>
<tr>
<td>10</td>
<td>6.682</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0/Q</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0/CE</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.283</td>
</tr>
<tr>
<td>11</td>
<td>6.682</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0/Q</td>
<td>TestOE/CounterGen[1].Xcounter/count_15_s0/CE</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.283</td>
</tr>
<tr>
<td>12</td>
<td>6.694</td>
<td>TestOE/CounterGen[4].Xcounter/count_14_s0/Q</td>
<td>TestOE/CounterGen[4].Xcounter/rstFlag_s0/CE</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.271</td>
</tr>
<tr>
<td>13</td>
<td>6.697</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0/Q</td>
<td>TestOE/CounterGen[1].Xcounter/count_0_s0/CE</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.268</td>
</tr>
<tr>
<td>14</td>
<td>6.763</td>
<td>TestOE/CounterGen[0].Xcounter/count_7_s0/Q</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0/CE</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.202</td>
</tr>
<tr>
<td>15</td>
<td>6.786</td>
<td>TestOE/SignalCounter/count_2_s0/Q</td>
<td>TestOE/SignalCounter/count_1_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.179</td>
</tr>
<tr>
<td>16</td>
<td>6.786</td>
<td>TestOE/SignalCounter/count_2_s0/Q</td>
<td>TestOE/SignalCounter/count_2_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.179</td>
</tr>
<tr>
<td>17</td>
<td>6.786</td>
<td>TestOE/SignalCounter/count_2_s0/Q</td>
<td>TestOE/SignalCounter/count_3_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.179</td>
</tr>
<tr>
<td>18</td>
<td>6.786</td>
<td>TestOE/SignalCounter/count_2_s0/Q</td>
<td>TestOE/SignalCounter/count_4_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.179</td>
</tr>
<tr>
<td>19</td>
<td>6.786</td>
<td>TestOE/SignalCounter/count_2_s0/Q</td>
<td>TestOE/SignalCounter/count_5_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.179</td>
</tr>
<tr>
<td>20</td>
<td>6.786</td>
<td>TestOE/SignalCounter/count_2_s0/Q</td>
<td>TestOE/SignalCounter/count_6_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.179</td>
</tr>
<tr>
<td>21</td>
<td>6.790</td>
<td>TestOE/SignalCounter/count_2_s0/Q</td>
<td>TestOE/SignalCounter/count_7_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.175</td>
</tr>
<tr>
<td>22</td>
<td>6.790</td>
<td>TestOE/SignalCounter/count_2_s0/Q</td>
<td>TestOE/SignalCounter/count_8_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.175</td>
</tr>
<tr>
<td>23</td>
<td>6.790</td>
<td>TestOE/SignalCounter/count_2_s0/Q</td>
<td>TestOE/SignalCounter/count_9_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.175</td>
</tr>
<tr>
<td>24</td>
<td>6.790</td>
<td>TestOE/SignalCounter/count_2_s0/Q</td>
<td>TestOE/SignalCounter/count_10_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.175</td>
</tr>
<tr>
<td>25</td>
<td>6.802</td>
<td>TestOE/CounterGen[4].Xcounter/count_14_s0/Q</td>
<td>TestOE/CounterGen[4].Xcounter/count_6_s0/CE</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.163</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.425</td>
<td>TestOE/SignalCounter/count_0_s1/Q</td>
<td>TestOE/SignalCounter/count_0_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>TestOE/SignalCounter/count_3_s0/Q</td>
<td>TestOE/SignalCounter/count_3_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>TestOE/CounterGen[3].Xcounter/count_6_s0/Q</td>
<td>TestOE/CounterGen[3].Xcounter/count_6_s0/D</td>
<td>TestOE/ClkInCounters[3]:[R]</td>
<td>TestOE/ClkInCounters[3]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>TestOE/CounterGen[3].Xcounter/count_8_s0/Q</td>
<td>TestOE/CounterGen[3].Xcounter/count_8_s0/D</td>
<td>TestOE/ClkInCounters[3]:[R]</td>
<td>TestOE/ClkInCounters[3]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>TestOE/CounterGen[3].Xcounter/count_12_s0/Q</td>
<td>TestOE/CounterGen[3].Xcounter/count_12_s0/D</td>
<td>TestOE/ClkInCounters[3]:[R]</td>
<td>TestOE/ClkInCounters[3]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>TestOE/CounterGen[4].Xcounter/count_0_s0/Q</td>
<td>TestOE/CounterGen[4].Xcounter/count_0_s0/D</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>TestOE/CounterGen[4].Xcounter/count_6_s0/Q</td>
<td>TestOE/CounterGen[4].Xcounter/count_6_s0/D</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>TestOE/CounterGen[4].Xcounter/count_8_s0/Q</td>
<td>TestOE/CounterGen[4].Xcounter/count_8_s0/D</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>TestOE/CounterGen[2].Xcounter/count_6_s0/Q</td>
<td>TestOE/CounterGen[2].Xcounter/count_6_s0/D</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>TestOE/CounterGen[2].Xcounter/count_12_s0/Q</td>
<td>TestOE/CounterGen[2].Xcounter/count_12_s0/D</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>TestOE/CounterGen[1].Xcounter/count_2_s0/Q</td>
<td>TestOE/CounterGen[1].Xcounter/count_2_s0/D</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>TestOE/CounterGen[1].Xcounter/count_6_s0/Q</td>
<td>TestOE/CounterGen[1].Xcounter/count_6_s0/D</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>TestOE/CounterGen[1].Xcounter/count_8_s0/Q</td>
<td>TestOE/CounterGen[1].Xcounter/count_8_s0/D</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0/Q</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0/D</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>TestOE/CounterGen[0].Xcounter/count_2_s0/Q</td>
<td>TestOE/CounterGen[0].Xcounter/count_2_s0/D</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>TestOE/CounterGen[0].Xcounter/count_6_s0/Q</td>
<td>TestOE/CounterGen[0].Xcounter/count_6_s0/D</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>TestOE/CounterGen[0].Xcounter/count_8_s0/Q</td>
<td>TestOE/CounterGen[0].Xcounter/count_8_s0/D</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>TestOE/CounterGen[0].Xcounter/count_12_s0/Q</td>
<td>TestOE/CounterGen[0].Xcounter/count_12_s0/D</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>TestOE/CounterGen[0].Xcounter/count_14_s0/Q</td>
<td>TestOE/CounterGen[0].Xcounter/count_14_s0/D</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.427</td>
<td>TestOE/CounterGen[3].Xcounter/count_2_s0/Q</td>
<td>TestOE/CounterGen[3].Xcounter/count_2_s0/D</td>
<td>TestOE/ClkInCounters[3]:[R]</td>
<td>TestOE/ClkInCounters[3]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>21</td>
<td>0.427</td>
<td>TestOE/CounterGen[4].Xcounter/count_2_s0/Q</td>
<td>TestOE/CounterGen[4].Xcounter/count_2_s0/D</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>22</td>
<td>0.427</td>
<td>TestOE/CounterGen[4].Xcounter/count_12_s0/Q</td>
<td>TestOE/CounterGen[4].Xcounter/count_12_s0/D</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>23</td>
<td>0.427</td>
<td>TestOE/CounterGen[4].Xcounter/count_14_s0/Q</td>
<td>TestOE/CounterGen[4].Xcounter/count_14_s0/D</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>24</td>
<td>0.427</td>
<td>TestOE/CounterGen[2].Xcounter/count_0_s0/Q</td>
<td>TestOE/CounterGen[2].Xcounter/count_0_s0/D</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>25</td>
<td>0.427</td>
<td>TestOE/CounterGen[2].Xcounter/count_2_s0/Q</td>
<td>TestOE/CounterGen[2].Xcounter/count_2_s0/D</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.188</td>
<td>TestOE/SRSafetyDelay/cout_reg_s3/Q</td>
<td>TestOE/BufferSR/qReg_s6/CLEAR</td>
<td>CLK:[R]</td>
<td>TestOE/SRSet:[F]</td>
<td>5.000</td>
<td>5.312</td>
<td>1.806</td>
</tr>
<tr>
<td>2</td>
<td>8.085</td>
<td>TestOE/SignalCounter/count_0_s1/CLEAR</td>
<td>TestOE/SignalCounter/count_0_s1/CLEAR</td>
<td>TestOE/n109_14:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-6.501</td>
<td>3.346</td>
</tr>
<tr>
<td>3</td>
<td>8.085</td>
<td>TestOE/SignalCounter/rstFlag_s0/CLEAR</td>
<td>TestOE/SignalCounter/rstFlag_s0/CLEAR</td>
<td>TestOE/n109_14:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-6.501</td>
<td>3.346</td>
</tr>
<tr>
<td>4</td>
<td>8.085</td>
<td>TestOE/SignalCounter/cout_reg_s0/CLEAR</td>
<td>TestOE/SignalCounter/cout_reg_s0/CLEAR</td>
<td>TestOE/n109_14:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-6.501</td>
<td>3.346</td>
</tr>
<tr>
<td>5</td>
<td>8.091</td>
<td>TestOE/SignalCounter/count_1_s0/CLEAR</td>
<td>TestOE/SignalCounter/count_1_s0/CLEAR</td>
<td>TestOE/n109_14:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-6.501</td>
<td>3.340</td>
</tr>
<tr>
<td>6</td>
<td>8.091</td>
<td>TestOE/SignalCounter/count_2_s0/CLEAR</td>
<td>TestOE/SignalCounter/count_2_s0/CLEAR</td>
<td>TestOE/n109_14:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-6.501</td>
<td>3.340</td>
</tr>
<tr>
<td>7</td>
<td>8.091</td>
<td>TestOE/SignalCounter/count_3_s0/CLEAR</td>
<td>TestOE/SignalCounter/count_3_s0/CLEAR</td>
<td>TestOE/n109_14:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-6.501</td>
<td>3.340</td>
</tr>
<tr>
<td>8</td>
<td>8.091</td>
<td>TestOE/SignalCounter/count_4_s0/CLEAR</td>
<td>TestOE/SignalCounter/count_4_s0/CLEAR</td>
<td>TestOE/n109_14:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-6.501</td>
<td>3.340</td>
</tr>
<tr>
<td>9</td>
<td>8.091</td>
<td>TestOE/SignalCounter/count_7_s0/CLEAR</td>
<td>TestOE/SignalCounter/count_7_s0/CLEAR</td>
<td>TestOE/n109_14:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-6.501</td>
<td>3.340</td>
</tr>
<tr>
<td>10</td>
<td>8.091</td>
<td>TestOE/SignalCounter/count_8_s0/CLEAR</td>
<td>TestOE/SignalCounter/count_8_s0/CLEAR</td>
<td>TestOE/n109_14:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-6.501</td>
<td>3.340</td>
</tr>
<tr>
<td>11</td>
<td>8.091</td>
<td>TestOE/SignalCounter/count_9_s0/CLEAR</td>
<td>TestOE/SignalCounter/count_9_s0/CLEAR</td>
<td>TestOE/n109_14:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-6.501</td>
<td>3.340</td>
</tr>
<tr>
<td>12</td>
<td>8.091</td>
<td>TestOE/SignalCounter/count_10_s0/CLEAR</td>
<td>TestOE/SignalCounter/count_10_s0/CLEAR</td>
<td>TestOE/n109_14:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-6.501</td>
<td>3.340</td>
</tr>
<tr>
<td>13</td>
<td>8.097</td>
<td>TestOE/SignalCounter/count_5_s0/CLEAR</td>
<td>TestOE/SignalCounter/count_5_s0/CLEAR</td>
<td>TestOE/n109_14:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-6.501</td>
<td>3.335</td>
</tr>
<tr>
<td>14</td>
<td>8.097</td>
<td>TestOE/SignalCounter/count_6_s0/CLEAR</td>
<td>TestOE/SignalCounter/count_6_s0/CLEAR</td>
<td>TestOE/n109_14:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-6.501</td>
<td>3.335</td>
</tr>
<tr>
<td>15</td>
<td>8.314</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0/Q</td>
<td>TestOE/CounterGen[2].Xcounter/rstFlag_s0/CLEAR</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
<td>10.000</td>
<td>0.383</td>
<td>1.233</td>
</tr>
<tr>
<td>16</td>
<td>8.314</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0/Q</td>
<td>TestOE/CounterGen[2].Xcounter/cout_reg_s0/CLEAR</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
<td>10.000</td>
<td>0.383</td>
<td>1.233</td>
</tr>
<tr>
<td>17</td>
<td>8.314</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0/Q</td>
<td>TestOE/CounterGen[2].Xcounter/count_0_s0/CLEAR</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
<td>10.000</td>
<td>0.383</td>
<td>1.233</td>
</tr>
<tr>
<td>18</td>
<td>8.314</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0/Q</td>
<td>TestOE/CounterGen[2].Xcounter/count_1_s0/CLEAR</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
<td>10.000</td>
<td>0.383</td>
<td>1.233</td>
</tr>
<tr>
<td>19</td>
<td>8.314</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0/Q</td>
<td>TestOE/CounterGen[2].Xcounter/count_2_s0/CLEAR</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
<td>10.000</td>
<td>0.383</td>
<td>1.233</td>
</tr>
<tr>
<td>20</td>
<td>8.314</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0/Q</td>
<td>TestOE/CounterGen[2].Xcounter/count_3_s0/CLEAR</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
<td>10.000</td>
<td>0.383</td>
<td>1.233</td>
</tr>
<tr>
<td>21</td>
<td>8.314</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0/Q</td>
<td>TestOE/CounterGen[2].Xcounter/count_4_s0/CLEAR</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
<td>10.000</td>
<td>0.383</td>
<td>1.233</td>
</tr>
<tr>
<td>22</td>
<td>8.314</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0/Q</td>
<td>TestOE/CounterGen[2].Xcounter/count_5_s0/CLEAR</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
<td>10.000</td>
<td>0.383</td>
<td>1.233</td>
</tr>
<tr>
<td>23</td>
<td>8.314</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0/Q</td>
<td>TestOE/CounterGen[2].Xcounter/count_6_s0/CLEAR</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
<td>10.000</td>
<td>0.383</td>
<td>1.233</td>
</tr>
<tr>
<td>24</td>
<td>8.314</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0/Q</td>
<td>TestOE/CounterGen[2].Xcounter/count_7_s0/CLEAR</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
<td>10.000</td>
<td>0.383</td>
<td>1.233</td>
</tr>
<tr>
<td>25</td>
<td>8.314</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0/Q</td>
<td>TestOE/CounterGen[2].Xcounter/count_8_s0/CLEAR</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
<td>10.000</td>
<td>0.383</td>
<td>1.233</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.532</td>
<td>TestOE/SignalCounter/count_5_s0/CLEAR</td>
<td>TestOE/SignalCounter/count_5_s0/CLEAR</td>
<td>TestOE/n109_14:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>-4.638</td>
<td>2.152</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.532</td>
<td>TestOE/SignalCounter/count_6_s0/CLEAR</td>
<td>TestOE/SignalCounter/count_6_s0/CLEAR</td>
<td>TestOE/n109_14:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>-4.638</td>
<td>2.152</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.529</td>
<td>TestOE/SignalCounter/count_1_s0/CLEAR</td>
<td>TestOE/SignalCounter/count_1_s0/CLEAR</td>
<td>TestOE/n109_14:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>-4.638</td>
<td>2.155</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.529</td>
<td>TestOE/SignalCounter/count_2_s0/CLEAR</td>
<td>TestOE/SignalCounter/count_2_s0/CLEAR</td>
<td>TestOE/n109_14:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>-4.638</td>
<td>2.155</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.529</td>
<td>TestOE/SignalCounter/count_3_s0/CLEAR</td>
<td>TestOE/SignalCounter/count_3_s0/CLEAR</td>
<td>TestOE/n109_14:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>-4.638</td>
<td>2.155</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.529</td>
<td>TestOE/SignalCounter/count_4_s0/CLEAR</td>
<td>TestOE/SignalCounter/count_4_s0/CLEAR</td>
<td>TestOE/n109_14:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>-4.638</td>
<td>2.155</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.529</td>
<td>TestOE/SignalCounter/count_7_s0/CLEAR</td>
<td>TestOE/SignalCounter/count_7_s0/CLEAR</td>
<td>TestOE/n109_14:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>-4.638</td>
<td>2.155</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.529</td>
<td>TestOE/SignalCounter/count_8_s0/CLEAR</td>
<td>TestOE/SignalCounter/count_8_s0/CLEAR</td>
<td>TestOE/n109_14:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>-4.638</td>
<td>2.155</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.529</td>
<td>TestOE/SignalCounter/count_9_s0/CLEAR</td>
<td>TestOE/SignalCounter/count_9_s0/CLEAR</td>
<td>TestOE/n109_14:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>-4.638</td>
<td>2.155</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.529</td>
<td>TestOE/SignalCounter/count_10_s0/CLEAR</td>
<td>TestOE/SignalCounter/count_10_s0/CLEAR</td>
<td>TestOE/n109_14:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>-4.638</td>
<td>2.155</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.526</td>
<td>TestOE/SignalCounter/count_0_s1/CLEAR</td>
<td>TestOE/SignalCounter/count_0_s1/CLEAR</td>
<td>TestOE/n109_14:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>-4.638</td>
<td>2.158</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.526</td>
<td>TestOE/SignalCounter/rstFlag_s0/CLEAR</td>
<td>TestOE/SignalCounter/rstFlag_s0/CLEAR</td>
<td>TestOE/n109_14:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>-4.638</td>
<td>2.158</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.526</td>
<td>TestOE/SignalCounter/cout_reg_s0/CLEAR</td>
<td>TestOE/SignalCounter/cout_reg_s0/CLEAR</td>
<td>TestOE/n109_14:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>-4.638</td>
<td>2.158</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.777</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0/Q</td>
<td>TestOE/SRSafetyDelay/rstFlag_s0/CLEAR</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>-2.718</td>
<td>0.987</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.773</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0/Q</td>
<td>TestOE/SRSafetyDelay/cout_reg_s3/CLEAR</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>-2.718</td>
<td>0.991</td>
</tr>
<tr>
<td>16</td>
<td>0.135</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0/Q</td>
<td>TestOE/CounterGen[1].Xcounter/count_6_s0/CLEAR</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>0.000</td>
<td>-0.408</td>
<td>0.589</td>
</tr>
<tr>
<td>17</td>
<td>0.135</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0/Q</td>
<td>TestOE/CounterGen[1].Xcounter/count_7_s0/CLEAR</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>0.000</td>
<td>-0.408</td>
<td>0.589</td>
</tr>
<tr>
<td>18</td>
<td>0.135</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0/Q</td>
<td>TestOE/CounterGen[1].Xcounter/count_8_s0/CLEAR</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>0.000</td>
<td>-0.408</td>
<td>0.589</td>
</tr>
<tr>
<td>19</td>
<td>0.135</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0/Q</td>
<td>TestOE/CounterGen[1].Xcounter/count_9_s0/CLEAR</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>0.000</td>
<td>-0.408</td>
<td>0.589</td>
</tr>
<tr>
<td>20</td>
<td>0.135</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0/Q</td>
<td>TestOE/CounterGen[1].Xcounter/count_10_s0/CLEAR</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>0.000</td>
<td>-0.408</td>
<td>0.589</td>
</tr>
<tr>
<td>21</td>
<td>0.135</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0/Q</td>
<td>TestOE/CounterGen[1].Xcounter/count_11_s0/CLEAR</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>0.000</td>
<td>-0.408</td>
<td>0.589</td>
</tr>
<tr>
<td>22</td>
<td>0.140</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0/Q</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0/CLEAR</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>0.000</td>
<td>-0.408</td>
<td>0.594</td>
</tr>
<tr>
<td>23</td>
<td>0.152</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0/Q</td>
<td>TestOE/CounterGen[1].Xcounter/rstFlag_s0/CLEAR</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>0.000</td>
<td>-0.408</td>
<td>0.607</td>
</tr>
<tr>
<td>24</td>
<td>0.152</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0/Q</td>
<td>TestOE/CounterGen[1].Xcounter/count_0_s0/CLEAR</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>0.000</td>
<td>-0.408</td>
<td>0.607</td>
</tr>
<tr>
<td>25</td>
<td>0.162</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0/Q</td>
<td>TestOE/CounterGen[1].Xcounter/count_1_s0/CLEAR</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
<td>0.000</td>
<td>-0.408</td>
<td>0.616</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>TestOE/SRSafetyDelay/rstFlag_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>TestOE/SRSafetyDelay/cout_reg_s3</td>
</tr>
<tr>
<td>3</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>TestOE/SignalCounter/count_9_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>TestOE/SignalCounter/count_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>TestOE/SignalCounter/count_0_s1</td>
</tr>
<tr>
<td>6</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>TestOE/SignalCounter/count_6_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>TestOE/SignalCounter/rstFlag_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>TestOE/SignalCounter/cout_reg_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>TestOE/SignalCounter/count_10_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>TestOE/SignalCounter/count_7_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SRSafetyDelay/cout_reg_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/BufferSR/qReg_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/SRSet:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>TestOE/SRSafetyDelay/cout_reg_s3/CLK</td>
</tr>
<tr>
<td>6.732</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">TestOE/SRSafetyDelay/cout_reg_s3/Q</td>
</tr>
<tr>
<td>7.459</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td style=" font-weight:bold;">TestOE/BufferSR/qReg_s6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SRSet</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R24C28[2][A]</td>
<td>TestOE/SignalCounter/cout_reg_s0/Q</td>
</tr>
<tr>
<td>6.190</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>TestOE/BufferSR/qReg_s6/G</td>
</tr>
<tr>
<td>6.155</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/BufferSR/qReg_s6</td>
</tr>
<tr>
<td>6.120</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>TestOE/BufferSR/qReg_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.312</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.727, 75.889%; tC2Q: 0.231, 24.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.190, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>3.412</td>
<td>3.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/count_14_s0/Q</td>
</tr>
<tr>
<td>3.801</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[3][A]</td>
<td>TestOE/CounterGen[1].Xcounter/n23_s57/I1</td>
</tr>
<tr>
<td>4.356</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C33[3][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[1].Xcounter/n23_s57/F</td>
</tr>
<tr>
<td>4.757</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>TestOE/CounterGen[1].Xcounter/n116_s2/I3</td>
</tr>
<tr>
<td>5.274</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[1].Xcounter/n116_s2/F</td>
</tr>
<tr>
<td>5.676</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>TestOE/CounterGen[1].Xcounter/n23_s55/I1</td>
</tr>
<tr>
<td>6.129</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[1].Xcounter/n23_s55/F</td>
</tr>
<tr>
<td>6.811</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s4/I2</td>
</tr>
<tr>
<td>7.360</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[1].Xcounter/cout_reg_s4/F</td>
</tr>
<tr>
<td>7.504</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/cout_reg_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>13.412</td>
<td>3.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>13.377</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.412, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.074, 50.691%; route: 1.785, 43.639%; tC2Q: 0.232, 5.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.412, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[4].Xcounter/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[4].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C33[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_4_s/F</td>
</tr>
<tr>
<td>3.026</td>
<td>3.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>TestOE/CounterGen[4].Xcounter/count_14_s0/CLK</td>
</tr>
<tr>
<td>3.258</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[4].Xcounter/count_14_s0/Q</td>
</tr>
<tr>
<td>3.660</td>
<td>0.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][B]</td>
<td>TestOE/CounterGen[4].Xcounter/n119_s7/I2</td>
</tr>
<tr>
<td>4.209</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[3][B]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[4].Xcounter/n119_s7/F</td>
</tr>
<tr>
<td>4.381</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>TestOE/CounterGen[4].Xcounter/n119_s4/I3</td>
</tr>
<tr>
<td>4.936</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[4].Xcounter/n119_s4/F</td>
</tr>
<tr>
<td>5.601</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][A]</td>
<td>TestOE/CounterGen[4].Xcounter/n119_s1/I3</td>
</tr>
<tr>
<td>6.150</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C29[2][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[4].Xcounter/n119_s1/F</td>
</tr>
<tr>
<td>6.154</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>TestOE/CounterGen[4].Xcounter/cout_reg_s4/I0</td>
</tr>
<tr>
<td>6.616</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[4].Xcounter/cout_reg_s4/F</td>
</tr>
<tr>
<td>6.760</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[4].Xcounter/cout_reg_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[4]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C33[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_4_s/F</td>
</tr>
<tr>
<td>13.026</td>
<td>3.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td>TestOE/CounterGen[4].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>12.991</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C29[1][A]</td>
<td>TestOE/CounterGen[4].Xcounter/cout_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.026, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.115, 56.630%; route: 1.388, 37.158%; tC2Q: 0.232, 6.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.026, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.668</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[4].Xcounter/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[4].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C33[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_4_s/F</td>
</tr>
<tr>
<td>3.026</td>
<td>3.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>TestOE/CounterGen[4].Xcounter/count_14_s0/CLK</td>
</tr>
<tr>
<td>3.258</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[4].Xcounter/count_14_s0/Q</td>
</tr>
<tr>
<td>3.660</td>
<td>0.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][B]</td>
<td>TestOE/CounterGen[4].Xcounter/n119_s7/I2</td>
</tr>
<tr>
<td>4.209</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[3][B]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[4].Xcounter/n119_s7/F</td>
</tr>
<tr>
<td>4.381</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>TestOE/CounterGen[4].Xcounter/n119_s4/I3</td>
</tr>
<tr>
<td>4.936</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[4].Xcounter/n119_s4/F</td>
</tr>
<tr>
<td>5.601</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][A]</td>
<td>TestOE/CounterGen[4].Xcounter/n119_s1/I3</td>
</tr>
<tr>
<td>6.118</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C29[2][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[4].Xcounter/n119_s1/F</td>
</tr>
<tr>
<td>6.668</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[4].Xcounter/cout_reg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[4]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C33[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_4_s/F</td>
</tr>
<tr>
<td>13.026</td>
<td>3.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td>TestOE/CounterGen[4].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>12.991</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C29[1][A]</td>
<td>TestOE/CounterGen[4].Xcounter/cout_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.026, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.621, 44.499%; route: 1.790, 49.132%; tC2Q: 0.232, 6.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.026, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[3].Xcounter/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[3].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[2][B]</td>
<td>TestOE/InputDemux/ClkInCounters_3_s/F</td>
</tr>
<tr>
<td>2.810</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>TestOE/CounterGen[3].Xcounter/count_4_s0/CLK</td>
</tr>
<tr>
<td>3.042</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[3].Xcounter/count_4_s0/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>0.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td>TestOE/CounterGen[3].Xcounter/n118_s6/I1</td>
</tr>
<tr>
<td>3.781</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[3].Xcounter/n118_s6/F</td>
</tr>
<tr>
<td>3.953</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[2][B]</td>
<td>TestOE/CounterGen[3].Xcounter/n118_s3/I0</td>
</tr>
<tr>
<td>4.502</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C26[2][B]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[3].Xcounter/n118_s3/F</td>
</tr>
<tr>
<td>4.505</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[3][A]</td>
<td>TestOE/CounterGen[3].Xcounter/n23_s58/I0</td>
</tr>
<tr>
<td>5.054</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C26[3][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[3].Xcounter/n23_s58/F</td>
</tr>
<tr>
<td>5.055</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][B]</td>
<td>TestOE/CounterGen[3].Xcounter/n23_s57/I1</td>
</tr>
<tr>
<td>5.517</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R26C26[0][B]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[3].Xcounter/n23_s57/F</td>
</tr>
<tr>
<td>5.691</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][B]</td>
<td>TestOE/CounterGen[3].Xcounter/cout_reg_s4/I2</td>
</tr>
<tr>
<td>6.261</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][B]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[3].Xcounter/cout_reg_s4/F</td>
</tr>
<tr>
<td>6.405</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[3].Xcounter/cout_reg_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[2][B]</td>
<td>TestOE/InputDemux/ClkInCounters_3_s/F</td>
</tr>
<tr>
<td>12.810</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>TestOE/CounterGen[3].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>12.775</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>TestOE/CounterGen[3].Xcounter/cout_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.810, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.700, 75.097%; route: 0.663, 18.451%; tC2Q: 0.232, 6.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.810, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>3.412</td>
<td>3.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/count_14_s0/Q</td>
</tr>
<tr>
<td>3.801</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[3][A]</td>
<td>TestOE/CounterGen[1].Xcounter/n23_s57/I1</td>
</tr>
<tr>
<td>4.356</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C33[3][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[1].Xcounter/n23_s57/F</td>
</tr>
<tr>
<td>4.757</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>TestOE/CounterGen[1].Xcounter/n116_s2/I3</td>
</tr>
<tr>
<td>5.274</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[1].Xcounter/n116_s2/F</td>
</tr>
<tr>
<td>5.692</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td>TestOE/CounterGen[1].Xcounter/n116_s1/I1</td>
</tr>
<tr>
<td>6.145</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[1].Xcounter/n116_s1/F</td>
</tr>
<tr>
<td>6.939</td>
<td>0.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/cout_reg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>13.412</td>
<td>3.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>13.377</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.412, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.525, 43.243%; route: 1.770, 50.178%; tC2Q: 0.232, 6.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.412, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[2].Xcounter/count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[2].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_2_s/F</td>
</tr>
<tr>
<td>3.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>TestOE/CounterGen[2].Xcounter/count_12_s0/CLK</td>
</tr>
<tr>
<td>3.261</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[2].Xcounter/count_12_s0/Q</td>
</tr>
<tr>
<td>3.418</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>TestOE/CounterGen[2].Xcounter/n117_s6/I1</td>
</tr>
<tr>
<td>3.973</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[2].Xcounter/n117_s6/F</td>
</tr>
<tr>
<td>4.392</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>TestOE/CounterGen[2].Xcounter/n23_s57/I0</td>
</tr>
<tr>
<td>4.941</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[2].Xcounter/n23_s57/F</td>
</tr>
<tr>
<td>5.085</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>TestOE/CounterGen[2].Xcounter/n23_s56/I3</td>
</tr>
<tr>
<td>5.456</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R26C25[1][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[2].Xcounter/n23_s56/F</td>
</tr>
<tr>
<td>5.469</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>TestOE/CounterGen[2].Xcounter/cout_reg_s4/I2</td>
</tr>
<tr>
<td>5.796</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[2].Xcounter/cout_reg_s4/F</td>
</tr>
<tr>
<td>6.520</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[2].Xcounter/cout_reg_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_2_s/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>TestOE/CounterGen[2].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>TestOE/CounterGen[2].Xcounter/cout_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.802, 51.631%; route: 1.456, 41.722%; tC2Q: 0.232, 6.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[1].Xcounter/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>3.412</td>
<td>3.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/count_14_s0/Q</td>
</tr>
<tr>
<td>3.801</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[3][A]</td>
<td>TestOE/CounterGen[1].Xcounter/n23_s57/I1</td>
</tr>
<tr>
<td>4.356</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C33[3][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[1].Xcounter/n23_s57/F</td>
</tr>
<tr>
<td>4.757</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>TestOE/CounterGen[1].Xcounter/n116_s2/I3</td>
</tr>
<tr>
<td>5.274</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[1].Xcounter/n116_s2/F</td>
</tr>
<tr>
<td>5.676</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>TestOE/CounterGen[1].Xcounter/n23_s55/I1</td>
</tr>
<tr>
<td>6.138</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[1].Xcounter/n23_s55/F</td>
</tr>
<tr>
<td>6.695</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/count_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>13.412</td>
<td>3.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_12_s0/CLK</td>
</tr>
<tr>
<td>13.377</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C33[0][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.412, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.534, 46.729%; route: 1.517, 46.204%; tC2Q: 0.232, 7.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.412, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[1].Xcounter/count_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>3.412</td>
<td>3.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/count_14_s0/Q</td>
</tr>
<tr>
<td>3.801</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[3][A]</td>
<td>TestOE/CounterGen[1].Xcounter/n23_s57/I1</td>
</tr>
<tr>
<td>4.356</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C33[3][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[1].Xcounter/n23_s57/F</td>
</tr>
<tr>
<td>4.757</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>TestOE/CounterGen[1].Xcounter/n116_s2/I3</td>
</tr>
<tr>
<td>5.274</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[1].Xcounter/n116_s2/F</td>
</tr>
<tr>
<td>5.676</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>TestOE/CounterGen[1].Xcounter/n23_s55/I1</td>
</tr>
<tr>
<td>6.138</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[1].Xcounter/n23_s55/F</td>
</tr>
<tr>
<td>6.695</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/count_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>13.412</td>
<td>3.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td>TestOE/CounterGen[1].Xcounter/count_13_s0/CLK</td>
</tr>
<tr>
<td>13.377</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C33[0][B]</td>
<td>TestOE/CounterGen[1].Xcounter/count_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.412, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.534, 46.729%; route: 1.517, 46.204%; tC2Q: 0.232, 7.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.412, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>3.412</td>
<td>3.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/count_14_s0/Q</td>
</tr>
<tr>
<td>3.801</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[3][A]</td>
<td>TestOE/CounterGen[1].Xcounter/n23_s57/I1</td>
</tr>
<tr>
<td>4.356</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C33[3][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[1].Xcounter/n23_s57/F</td>
</tr>
<tr>
<td>4.757</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>TestOE/CounterGen[1].Xcounter/n116_s2/I3</td>
</tr>
<tr>
<td>5.274</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[1].Xcounter/n116_s2/F</td>
</tr>
<tr>
<td>5.676</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>TestOE/CounterGen[1].Xcounter/n23_s55/I1</td>
</tr>
<tr>
<td>6.138</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[1].Xcounter/n23_s55/F</td>
</tr>
<tr>
<td>6.695</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/count_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>13.412</td>
<td>3.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0/CLK</td>
</tr>
<tr>
<td>13.377</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.412, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.534, 46.729%; route: 1.517, 46.204%; tC2Q: 0.232, 7.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.412, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[1].Xcounter/count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>3.412</td>
<td>3.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/count_14_s0/Q</td>
</tr>
<tr>
<td>3.801</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[3][A]</td>
<td>TestOE/CounterGen[1].Xcounter/n23_s57/I1</td>
</tr>
<tr>
<td>4.356</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C33[3][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[1].Xcounter/n23_s57/F</td>
</tr>
<tr>
<td>4.757</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>TestOE/CounterGen[1].Xcounter/n116_s2/I3</td>
</tr>
<tr>
<td>5.274</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[1].Xcounter/n116_s2/F</td>
</tr>
<tr>
<td>5.676</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>TestOE/CounterGen[1].Xcounter/n23_s55/I1</td>
</tr>
<tr>
<td>6.138</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[1].Xcounter/n23_s55/F</td>
</tr>
<tr>
<td>6.695</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/count_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>13.412</td>
<td>3.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td>TestOE/CounterGen[1].Xcounter/count_15_s0/CLK</td>
</tr>
<tr>
<td>13.377</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C33[1][B]</td>
<td>TestOE/CounterGen[1].Xcounter/count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.412, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.534, 46.729%; route: 1.517, 46.204%; tC2Q: 0.232, 7.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.412, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[4].Xcounter/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[4].Xcounter/rstFlag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C33[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_4_s/F</td>
</tr>
<tr>
<td>3.026</td>
<td>3.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>TestOE/CounterGen[4].Xcounter/count_14_s0/CLK</td>
</tr>
<tr>
<td>3.258</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[4].Xcounter/count_14_s0/Q</td>
</tr>
<tr>
<td>3.660</td>
<td>0.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][B]</td>
<td>TestOE/CounterGen[4].Xcounter/n119_s7/I2</td>
</tr>
<tr>
<td>4.209</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[3][B]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[4].Xcounter/n119_s7/F</td>
</tr>
<tr>
<td>4.381</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>TestOE/CounterGen[4].Xcounter/n119_s4/I3</td>
</tr>
<tr>
<td>4.936</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[4].Xcounter/n119_s4/F</td>
</tr>
<tr>
<td>5.601</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][A]</td>
<td>TestOE/CounterGen[4].Xcounter/n119_s1/I3</td>
</tr>
<tr>
<td>6.150</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C29[2][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[4].Xcounter/n119_s1/F</td>
</tr>
<tr>
<td>6.297</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[4].Xcounter/rstFlag_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[4]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C33[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_4_s/F</td>
</tr>
<tr>
<td>13.026</td>
<td>3.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][A]</td>
<td>TestOE/CounterGen[4].Xcounter/rstFlag_s0/CLK</td>
</tr>
<tr>
<td>12.991</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C29[0][A]</td>
<td>TestOE/CounterGen[4].Xcounter/rstFlag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.026, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.653, 50.528%; route: 1.386, 42.380%; tC2Q: 0.232, 7.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.026, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.697</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[1].Xcounter/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>3.412</td>
<td>3.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/count_14_s0/Q</td>
</tr>
<tr>
<td>3.801</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[3][A]</td>
<td>TestOE/CounterGen[1].Xcounter/n23_s57/I1</td>
</tr>
<tr>
<td>4.356</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C33[3][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[1].Xcounter/n23_s57/F</td>
</tr>
<tr>
<td>4.757</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>TestOE/CounterGen[1].Xcounter/n116_s2/I3</td>
</tr>
<tr>
<td>5.274</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[1].Xcounter/n116_s2/F</td>
</tr>
<tr>
<td>5.676</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>TestOE/CounterGen[1].Xcounter/n23_s55/I1</td>
</tr>
<tr>
<td>6.138</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[1].Xcounter/n23_s55/F</td>
</tr>
<tr>
<td>6.681</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/count_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>13.412</td>
<td>3.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>TestOE/CounterGen[1].Xcounter/count_0_s0/CLK</td>
</tr>
<tr>
<td>13.377</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>TestOE/CounterGen[1].Xcounter/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.412, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.534, 46.938%; route: 1.502, 45.963%; tC2Q: 0.232, 7.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.412, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.807</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[0].Xcounter/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[3][B]</td>
<td>TestOE/InputDemux/ClkInCounters_0_s/F</td>
</tr>
<tr>
<td>2.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>TestOE/CounterGen[0].Xcounter/count_7_s0/CLK</td>
</tr>
<tr>
<td>3.074</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C33[0][B]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[0].Xcounter/count_7_s0/Q</td>
</tr>
<tr>
<td>3.481</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td>TestOE/CounterGen[0].Xcounter/n115_s5/I1</td>
</tr>
<tr>
<td>4.030</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C33[0][B]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[0].Xcounter/n115_s5/F</td>
</tr>
<tr>
<td>4.033</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>TestOE/CounterGen[0].Xcounter/n23_s55/I2</td>
</tr>
<tr>
<td>4.603</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[0].Xcounter/n23_s55/F</td>
</tr>
<tr>
<td>4.775</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>TestOE/CounterGen[0].Xcounter/n23_s54/I0</td>
</tr>
<tr>
<td>5.324</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R25C32[0][B]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[0].Xcounter/n23_s54/F</td>
</tr>
<tr>
<td>5.329</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s4/I2</td>
</tr>
<tr>
<td>5.899</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[0].Xcounter/cout_reg_s4/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[0].Xcounter/cout_reg_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[3][B]</td>
<td>TestOE/InputDemux/ClkInCounters_0_s/F</td>
</tr>
<tr>
<td>12.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>12.807</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.238, 69.901%; route: 0.732, 22.853%; tC2Q: 0.232, 7.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>TestOE/SignalCounter/count_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C26[0][B]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_2_s0/Q</td>
</tr>
<tr>
<td>6.982</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>TestOE/SignalCounter/n91_s3/I2</td>
</tr>
<tr>
<td>7.531</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/n91_s3/F</td>
</tr>
<tr>
<td>7.707</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>TestOE/SignalCounter/cout_reg_s6/I1</td>
</tr>
<tr>
<td>8.277</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/cout_reg_s6/F</td>
</tr>
<tr>
<td>8.278</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][B]</td>
<td>TestOE/SignalCounter/cout_reg_s5/I1</td>
</tr>
<tr>
<td>8.740</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C27[2][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/cout_reg_s5/F</td>
</tr>
<tr>
<td>8.917</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>TestOE/SignalCounter/n18_s41/I0</td>
</tr>
<tr>
<td>9.487</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R24C28[0][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/n18_s41/F</td>
</tr>
<tr>
<td>9.680</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>TestOE/SignalCounter/count_1_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>TestOE/SignalCounter/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.151, 67.671%; route: 0.796, 25.030%; tC2Q: 0.232, 7.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>TestOE/SignalCounter/count_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C26[0][B]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_2_s0/Q</td>
</tr>
<tr>
<td>6.982</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>TestOE/SignalCounter/n91_s3/I2</td>
</tr>
<tr>
<td>7.531</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/n91_s3/F</td>
</tr>
<tr>
<td>7.707</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>TestOE/SignalCounter/cout_reg_s6/I1</td>
</tr>
<tr>
<td>8.277</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/cout_reg_s6/F</td>
</tr>
<tr>
<td>8.278</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][B]</td>
<td>TestOE/SignalCounter/cout_reg_s5/I1</td>
</tr>
<tr>
<td>8.740</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C27[2][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/cout_reg_s5/F</td>
</tr>
<tr>
<td>8.917</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>TestOE/SignalCounter/n18_s41/I0</td>
</tr>
<tr>
<td>9.487</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R24C28[0][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/n18_s41/F</td>
</tr>
<tr>
<td>9.680</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>TestOE/SignalCounter/count_2_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>TestOE/SignalCounter/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.151, 67.671%; route: 0.796, 25.030%; tC2Q: 0.232, 7.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>TestOE/SignalCounter/count_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C26[0][B]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_2_s0/Q</td>
</tr>
<tr>
<td>6.982</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>TestOE/SignalCounter/n91_s3/I2</td>
</tr>
<tr>
<td>7.531</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/n91_s3/F</td>
</tr>
<tr>
<td>7.707</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>TestOE/SignalCounter/cout_reg_s6/I1</td>
</tr>
<tr>
<td>8.277</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/cout_reg_s6/F</td>
</tr>
<tr>
<td>8.278</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][B]</td>
<td>TestOE/SignalCounter/cout_reg_s5/I1</td>
</tr>
<tr>
<td>8.740</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C27[2][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/cout_reg_s5/F</td>
</tr>
<tr>
<td>8.917</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>TestOE/SignalCounter/n18_s41/I0</td>
</tr>
<tr>
<td>9.487</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R24C28[0][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/n18_s41/F</td>
</tr>
<tr>
<td>9.680</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>TestOE/SignalCounter/count_3_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>TestOE/SignalCounter/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.151, 67.671%; route: 0.796, 25.030%; tC2Q: 0.232, 7.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>TestOE/SignalCounter/count_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C26[0][B]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_2_s0/Q</td>
</tr>
<tr>
<td>6.982</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>TestOE/SignalCounter/n91_s3/I2</td>
</tr>
<tr>
<td>7.531</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/n91_s3/F</td>
</tr>
<tr>
<td>7.707</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>TestOE/SignalCounter/cout_reg_s6/I1</td>
</tr>
<tr>
<td>8.277</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/cout_reg_s6/F</td>
</tr>
<tr>
<td>8.278</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][B]</td>
<td>TestOE/SignalCounter/cout_reg_s5/I1</td>
</tr>
<tr>
<td>8.740</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C27[2][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/cout_reg_s5/F</td>
</tr>
<tr>
<td>8.917</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>TestOE/SignalCounter/n18_s41/I0</td>
</tr>
<tr>
<td>9.487</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R24C28[0][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/n18_s41/F</td>
</tr>
<tr>
<td>9.680</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][B]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][B]</td>
<td>TestOE/SignalCounter/count_4_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26[1][B]</td>
<td>TestOE/SignalCounter/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.151, 67.671%; route: 0.796, 25.030%; tC2Q: 0.232, 7.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>TestOE/SignalCounter/count_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C26[0][B]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_2_s0/Q</td>
</tr>
<tr>
<td>6.982</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>TestOE/SignalCounter/n91_s3/I2</td>
</tr>
<tr>
<td>7.531</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/n91_s3/F</td>
</tr>
<tr>
<td>7.707</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>TestOE/SignalCounter/cout_reg_s6/I1</td>
</tr>
<tr>
<td>8.277</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/cout_reg_s6/F</td>
</tr>
<tr>
<td>8.278</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][B]</td>
<td>TestOE/SignalCounter/cout_reg_s5/I1</td>
</tr>
<tr>
<td>8.740</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C27[2][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/cout_reg_s5/F</td>
</tr>
<tr>
<td>8.917</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>TestOE/SignalCounter/n18_s41/I0</td>
</tr>
<tr>
<td>9.487</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R24C28[0][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/n18_s41/F</td>
</tr>
<tr>
<td>9.680</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td>TestOE/SignalCounter/count_5_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26[2][A]</td>
<td>TestOE/SignalCounter/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.151, 67.671%; route: 0.796, 25.030%; tC2Q: 0.232, 7.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>TestOE/SignalCounter/count_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C26[0][B]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_2_s0/Q</td>
</tr>
<tr>
<td>6.982</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>TestOE/SignalCounter/n91_s3/I2</td>
</tr>
<tr>
<td>7.531</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/n91_s3/F</td>
</tr>
<tr>
<td>7.707</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>TestOE/SignalCounter/cout_reg_s6/I1</td>
</tr>
<tr>
<td>8.277</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/cout_reg_s6/F</td>
</tr>
<tr>
<td>8.278</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][B]</td>
<td>TestOE/SignalCounter/cout_reg_s5/I1</td>
</tr>
<tr>
<td>8.740</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C27[2][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/cout_reg_s5/F</td>
</tr>
<tr>
<td>8.917</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>TestOE/SignalCounter/n18_s41/I0</td>
</tr>
<tr>
<td>9.487</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R24C28[0][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/n18_s41/F</td>
</tr>
<tr>
<td>9.680</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td>TestOE/SignalCounter/count_6_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26[2][B]</td>
<td>TestOE/SignalCounter/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.151, 67.671%; route: 0.796, 25.030%; tC2Q: 0.232, 7.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>TestOE/SignalCounter/count_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C26[0][B]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_2_s0/Q</td>
</tr>
<tr>
<td>6.982</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>TestOE/SignalCounter/n91_s3/I2</td>
</tr>
<tr>
<td>7.531</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/n91_s3/F</td>
</tr>
<tr>
<td>7.707</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>TestOE/SignalCounter/cout_reg_s6/I1</td>
</tr>
<tr>
<td>8.277</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/cout_reg_s6/F</td>
</tr>
<tr>
<td>8.278</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][B]</td>
<td>TestOE/SignalCounter/cout_reg_s5/I1</td>
</tr>
<tr>
<td>8.740</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C27[2][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/cout_reg_s5/F</td>
</tr>
<tr>
<td>8.917</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>TestOE/SignalCounter/n18_s41/I0</td>
</tr>
<tr>
<td>9.487</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R24C28[0][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/n18_s41/F</td>
</tr>
<tr>
<td>9.676</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[0][A]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[0][A]</td>
<td>TestOE/SignalCounter/count_7_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C27[0][A]</td>
<td>TestOE/SignalCounter/count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.151, 67.749%; route: 0.792, 24.944%; tC2Q: 0.232, 7.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>TestOE/SignalCounter/count_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C26[0][B]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_2_s0/Q</td>
</tr>
<tr>
<td>6.982</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>TestOE/SignalCounter/n91_s3/I2</td>
</tr>
<tr>
<td>7.531</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/n91_s3/F</td>
</tr>
<tr>
<td>7.707</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>TestOE/SignalCounter/cout_reg_s6/I1</td>
</tr>
<tr>
<td>8.277</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/cout_reg_s6/F</td>
</tr>
<tr>
<td>8.278</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][B]</td>
<td>TestOE/SignalCounter/cout_reg_s5/I1</td>
</tr>
<tr>
<td>8.740</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C27[2][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/cout_reg_s5/F</td>
</tr>
<tr>
<td>8.917</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>TestOE/SignalCounter/n18_s41/I0</td>
</tr>
<tr>
<td>9.487</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R24C28[0][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/n18_s41/F</td>
</tr>
<tr>
<td>9.676</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[0][B]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[0][B]</td>
<td>TestOE/SignalCounter/count_8_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C27[0][B]</td>
<td>TestOE/SignalCounter/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.151, 67.749%; route: 0.792, 24.944%; tC2Q: 0.232, 7.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>TestOE/SignalCounter/count_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C26[0][B]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_2_s0/Q</td>
</tr>
<tr>
<td>6.982</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>TestOE/SignalCounter/n91_s3/I2</td>
</tr>
<tr>
<td>7.531</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/n91_s3/F</td>
</tr>
<tr>
<td>7.707</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>TestOE/SignalCounter/cout_reg_s6/I1</td>
</tr>
<tr>
<td>8.277</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/cout_reg_s6/F</td>
</tr>
<tr>
<td>8.278</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][B]</td>
<td>TestOE/SignalCounter/cout_reg_s5/I1</td>
</tr>
<tr>
<td>8.740</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C27[2][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/cout_reg_s5/F</td>
</tr>
<tr>
<td>8.917</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>TestOE/SignalCounter/n18_s41/I0</td>
</tr>
<tr>
<td>9.487</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R24C28[0][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/n18_s41/F</td>
</tr>
<tr>
<td>9.676</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>TestOE/SignalCounter/count_9_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>TestOE/SignalCounter/count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.151, 67.749%; route: 0.792, 24.944%; tC2Q: 0.232, 7.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>TestOE/SignalCounter/count_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C26[0][B]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_2_s0/Q</td>
</tr>
<tr>
<td>6.982</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>TestOE/SignalCounter/n91_s3/I2</td>
</tr>
<tr>
<td>7.531</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/n91_s3/F</td>
</tr>
<tr>
<td>7.707</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>TestOE/SignalCounter/cout_reg_s6/I1</td>
</tr>
<tr>
<td>8.277</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/cout_reg_s6/F</td>
</tr>
<tr>
<td>8.278</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][B]</td>
<td>TestOE/SignalCounter/cout_reg_s5/I1</td>
</tr>
<tr>
<td>8.740</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C27[2][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/cout_reg_s5/F</td>
</tr>
<tr>
<td>8.917</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>TestOE/SignalCounter/n18_s41/I0</td>
</tr>
<tr>
<td>9.487</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R24C28[0][B]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/n18_s41/F</td>
</tr>
<tr>
<td>9.676</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td>TestOE/SignalCounter/count_10_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C27[1][B]</td>
<td>TestOE/SignalCounter/count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.151, 67.749%; route: 0.792, 24.944%; tC2Q: 0.232, 7.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[4].Xcounter/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[4].Xcounter/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C33[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_4_s/F</td>
</tr>
<tr>
<td>3.026</td>
<td>3.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>TestOE/CounterGen[4].Xcounter/count_14_s0/CLK</td>
</tr>
<tr>
<td>3.258</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[4].Xcounter/count_14_s0/Q</td>
</tr>
<tr>
<td>3.660</td>
<td>0.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][B]</td>
<td>TestOE/CounterGen[4].Xcounter/n119_s7/I2</td>
</tr>
<tr>
<td>4.209</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[3][B]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[4].Xcounter/n119_s7/F</td>
</tr>
<tr>
<td>4.381</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>TestOE/CounterGen[4].Xcounter/n119_s4/I3</td>
</tr>
<tr>
<td>4.936</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[4].Xcounter/n119_s4/F</td>
</tr>
<tr>
<td>5.358</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>TestOE/CounterGen[4].Xcounter/n23_s58/I0</td>
</tr>
<tr>
<td>5.820</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[4].Xcounter/n23_s58/F</td>
</tr>
<tr>
<td>6.188</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[4].Xcounter/count_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[4]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C33[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_4_s/F</td>
</tr>
<tr>
<td>13.026</td>
<td>3.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>TestOE/CounterGen[4].Xcounter/count_6_s0/CLK</td>
</tr>
<tr>
<td>12.991</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>TestOE/CounterGen[4].Xcounter/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.026, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.566, 49.512%; route: 1.365, 43.153%; tC2Q: 0.232, 7.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.026, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>TestOE/SignalCounter/count_0_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C28[0][A]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_0_s1/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>TestOE/SignalCounter/n30_s3/I0</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/n30_s3/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>TestOE/SignalCounter/count_0_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>TestOE/SignalCounter/count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>TestOE/SignalCounter/count_3_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C26[1][A]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_3_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C26[1][A]</td>
<td>TestOE/SignalCounter/n27_s/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">TestOE/SignalCounter/n27_s/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>TestOE/SignalCounter/count_3_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>TestOE/SignalCounter/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[3].Xcounter/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[3].Xcounter/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[2][B]</td>
<td>TestOE/InputDemux/ClkInCounters_3_s/F</td>
</tr>
<tr>
<td>1.892</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>TestOE/CounterGen[3].Xcounter/count_6_s0/CLK</td>
</tr>
<tr>
<td>2.094</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[3].Xcounter/count_6_s0/Q</td>
</tr>
<tr>
<td>2.097</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C28[0][A]</td>
<td>TestOE/CounterGen[3].Xcounter/n34_s/I1</td>
</tr>
<tr>
<td>2.329</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[3].Xcounter/n34_s/SUM</td>
</tr>
<tr>
<td>2.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[3].Xcounter/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[2][B]</td>
<td>TestOE/InputDemux/ClkInCounters_3_s/F</td>
</tr>
<tr>
<td>1.892</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>TestOE/CounterGen[3].Xcounter/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>TestOE/CounterGen[3].Xcounter/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.892, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.892, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[3].Xcounter/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[3].Xcounter/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[2][B]</td>
<td>TestOE/InputDemux/ClkInCounters_3_s/F</td>
</tr>
<tr>
<td>1.892</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>TestOE/CounterGen[3].Xcounter/count_8_s0/CLK</td>
</tr>
<tr>
<td>2.094</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C28[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[3].Xcounter/count_8_s0/Q</td>
</tr>
<tr>
<td>2.097</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C28[1][A]</td>
<td>TestOE/CounterGen[3].Xcounter/n32_s/I1</td>
</tr>
<tr>
<td>2.329</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[3].Xcounter/n32_s/SUM</td>
</tr>
<tr>
<td>2.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[3].Xcounter/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[2][B]</td>
<td>TestOE/InputDemux/ClkInCounters_3_s/F</td>
</tr>
<tr>
<td>1.892</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>TestOE/CounterGen[3].Xcounter/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>TestOE/CounterGen[3].Xcounter/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.892, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.892, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[3].Xcounter/count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[3].Xcounter/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[2][B]</td>
<td>TestOE/InputDemux/ClkInCounters_3_s/F</td>
</tr>
<tr>
<td>1.892</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>TestOE/CounterGen[3].Xcounter/count_12_s0/CLK</td>
</tr>
<tr>
<td>2.094</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[3].Xcounter/count_12_s0/Q</td>
</tr>
<tr>
<td>2.097</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C29[0][A]</td>
<td>TestOE/CounterGen[3].Xcounter/n28_s/I1</td>
</tr>
<tr>
<td>2.329</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[3].Xcounter/n28_s/SUM</td>
</tr>
<tr>
<td>2.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[3].Xcounter/count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[2][B]</td>
<td>TestOE/InputDemux/ClkInCounters_3_s/F</td>
</tr>
<tr>
<td>1.892</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>TestOE/CounterGen[3].Xcounter/count_12_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>TestOE/CounterGen[3].Xcounter/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.892, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.892, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[4].Xcounter/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[4].Xcounter/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C33[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_4_s/F</td>
</tr>
<tr>
<td>2.042</td>
<td>2.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>TestOE/CounterGen[4].Xcounter/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.244</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R29C29[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[4].Xcounter/count_0_s0/Q</td>
</tr>
<tr>
<td>2.246</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>TestOE/CounterGen[4].Xcounter/n40_s2/I0</td>
</tr>
<tr>
<td>2.478</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[4].Xcounter/n40_s2/F</td>
</tr>
<tr>
<td>2.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[4].Xcounter/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C33[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_4_s/F</td>
</tr>
<tr>
<td>2.042</td>
<td>2.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>TestOE/CounterGen[4].Xcounter/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>TestOE/CounterGen[4].Xcounter/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.042, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.042, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[4].Xcounter/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[4].Xcounter/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C33[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_4_s/F</td>
</tr>
<tr>
<td>2.042</td>
<td>2.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>TestOE/CounterGen[4].Xcounter/count_6_s0/CLK</td>
</tr>
<tr>
<td>2.244</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[4].Xcounter/count_6_s0/Q</td>
</tr>
<tr>
<td>2.246</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[0][A]</td>
<td>TestOE/CounterGen[4].Xcounter/n34_s/I1</td>
</tr>
<tr>
<td>2.478</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[4].Xcounter/n34_s/SUM</td>
</tr>
<tr>
<td>2.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[4].Xcounter/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C33[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_4_s/F</td>
</tr>
<tr>
<td>2.042</td>
<td>2.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>TestOE/CounterGen[4].Xcounter/count_6_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>TestOE/CounterGen[4].Xcounter/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.042, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.042, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[4].Xcounter/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[4].Xcounter/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C33[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_4_s/F</td>
</tr>
<tr>
<td>2.042</td>
<td>2.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>TestOE/CounterGen[4].Xcounter/count_8_s0/CLK</td>
</tr>
<tr>
<td>2.244</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[4].Xcounter/count_8_s0/Q</td>
</tr>
<tr>
<td>2.246</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td>TestOE/CounterGen[4].Xcounter/n32_s/I1</td>
</tr>
<tr>
<td>2.478</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[4].Xcounter/n32_s/SUM</td>
</tr>
<tr>
<td>2.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[4].Xcounter/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C33[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_4_s/F</td>
</tr>
<tr>
<td>2.042</td>
<td>2.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>TestOE/CounterGen[4].Xcounter/count_8_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>TestOE/CounterGen[4].Xcounter/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.042, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.042, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[2].Xcounter/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[2].Xcounter/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_2_s/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>TestOE/CounterGen[2].Xcounter/count_6_s0/CLK</td>
</tr>
<tr>
<td>2.260</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C26[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[2].Xcounter/count_6_s0/Q</td>
</tr>
<tr>
<td>2.262</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C26[0][A]</td>
<td>TestOE/CounterGen[2].Xcounter/n34_s/I1</td>
</tr>
<tr>
<td>2.494</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[2].Xcounter/n34_s/SUM</td>
</tr>
<tr>
<td>2.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[2].Xcounter/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_2_s/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>TestOE/CounterGen[2].Xcounter/count_6_s0/CLK</td>
</tr>
<tr>
<td>2.069</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>TestOE/CounterGen[2].Xcounter/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[2].Xcounter/count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[2].Xcounter/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_2_s/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>TestOE/CounterGen[2].Xcounter/count_12_s0/CLK</td>
</tr>
<tr>
<td>2.260</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[2].Xcounter/count_12_s0/Q</td>
</tr>
<tr>
<td>2.262</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C27[0][A]</td>
<td>TestOE/CounterGen[2].Xcounter/n28_s/I1</td>
</tr>
<tr>
<td>2.494</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[2].Xcounter/n28_s/SUM</td>
</tr>
<tr>
<td>2.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[2].Xcounter/count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_2_s/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>TestOE/CounterGen[2].Xcounter/count_12_s0/CLK</td>
</tr>
<tr>
<td>2.069</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>TestOE/CounterGen[2].Xcounter/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[1].Xcounter/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[1].Xcounter/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[1][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_2_s0/CLK</td>
</tr>
<tr>
<td>2.530</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C31[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/count_2_s0/Q</td>
</tr>
<tr>
<td>2.533</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>TestOE/CounterGen[1].Xcounter/n38_s/I1</td>
</tr>
<tr>
<td>2.765</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[1].Xcounter/n38_s/SUM</td>
</tr>
<tr>
<td>2.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[1][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_2_s0/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C31[1][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.328, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.328, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[1].Xcounter/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[1].Xcounter/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_6_s0/CLK</td>
</tr>
<tr>
<td>2.530</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C32[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/count_6_s0/Q</td>
</tr>
<tr>
<td>2.533</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C32[0][A]</td>
<td>TestOE/CounterGen[1].Xcounter/n34_s/I1</td>
</tr>
<tr>
<td>2.765</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[1].Xcounter/n34_s/SUM</td>
</tr>
<tr>
<td>2.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_6_s0/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.328, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.328, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[1].Xcounter/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[1].Xcounter/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_8_s0/CLK</td>
</tr>
<tr>
<td>2.530</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C32[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/count_8_s0/Q</td>
</tr>
<tr>
<td>2.533</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C32[1][A]</td>
<td>TestOE/CounterGen[1].Xcounter/n32_s/I1</td>
</tr>
<tr>
<td>2.765</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[1].Xcounter/n32_s/SUM</td>
</tr>
<tr>
<td>2.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_8_s0/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.328, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.328, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0/CLK</td>
</tr>
<tr>
<td>2.530</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/count_14_s0/Q</td>
</tr>
<tr>
<td>2.533</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td>TestOE/CounterGen[1].Xcounter/n26_s/I1</td>
</tr>
<tr>
<td>2.765</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[1].Xcounter/n26_s/SUM</td>
</tr>
<tr>
<td>2.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.328, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.328, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.931</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[0].Xcounter/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[0].Xcounter/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[3][B]</td>
<td>TestOE/InputDemux/ClkInCounters_0_s/F</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>TestOE/CounterGen[0].Xcounter/count_2_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[0].Xcounter/count_2_s0/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][A]</td>
<td>TestOE/CounterGen[0].Xcounter/n38_s/I1</td>
</tr>
<tr>
<td>2.356</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[0].Xcounter/n38_s/SUM</td>
</tr>
<tr>
<td>2.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[0].Xcounter/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[3][B]</td>
<td>TestOE/InputDemux/ClkInCounters_0_s/F</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>TestOE/CounterGen[0].Xcounter/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.931</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>TestOE/CounterGen[0].Xcounter/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.931</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[0].Xcounter/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[0].Xcounter/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[3][B]</td>
<td>TestOE/InputDemux/ClkInCounters_0_s/F</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>TestOE/CounterGen[0].Xcounter/count_6_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[0].Xcounter/count_6_s0/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][A]</td>
<td>TestOE/CounterGen[0].Xcounter/n34_s/I1</td>
</tr>
<tr>
<td>2.356</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[0].Xcounter/n34_s/SUM</td>
</tr>
<tr>
<td>2.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[0].Xcounter/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[3][B]</td>
<td>TestOE/InputDemux/ClkInCounters_0_s/F</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>TestOE/CounterGen[0].Xcounter/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.931</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>TestOE/CounterGen[0].Xcounter/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.931</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[0].Xcounter/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[0].Xcounter/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[3][B]</td>
<td>TestOE/InputDemux/ClkInCounters_0_s/F</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td>TestOE/CounterGen[0].Xcounter/count_8_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C33[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[0].Xcounter/count_8_s0/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C33[1][A]</td>
<td>TestOE/CounterGen[0].Xcounter/n32_s/I1</td>
</tr>
<tr>
<td>2.356</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[0].Xcounter/n32_s/SUM</td>
</tr>
<tr>
<td>2.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[0].Xcounter/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[3][B]</td>
<td>TestOE/InputDemux/ClkInCounters_0_s/F</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td>TestOE/CounterGen[0].Xcounter/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.931</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[1][A]</td>
<td>TestOE/CounterGen[0].Xcounter/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.931</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[0].Xcounter/count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[0].Xcounter/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[3][B]</td>
<td>TestOE/InputDemux/ClkInCounters_0_s/F</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>TestOE/CounterGen[0].Xcounter/count_12_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[0].Xcounter/count_12_s0/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C34[0][A]</td>
<td>TestOE/CounterGen[0].Xcounter/n28_s/I1</td>
</tr>
<tr>
<td>2.356</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[0].Xcounter/n28_s/SUM</td>
</tr>
<tr>
<td>2.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[0].Xcounter/count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[3][B]</td>
<td>TestOE/InputDemux/ClkInCounters_0_s/F</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>TestOE/CounterGen[0].Xcounter/count_12_s0/CLK</td>
</tr>
<tr>
<td>1.931</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>TestOE/CounterGen[0].Xcounter/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.931</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[0].Xcounter/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[0].Xcounter/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[3][B]</td>
<td>TestOE/InputDemux/ClkInCounters_0_s/F</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>TestOE/CounterGen[0].Xcounter/count_14_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C34[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[0].Xcounter/count_14_s0/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C34[1][A]</td>
<td>TestOE/CounterGen[0].Xcounter/n26_s/I1</td>
</tr>
<tr>
<td>2.356</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[0].Xcounter/n26_s/SUM</td>
</tr>
<tr>
<td>2.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[0].Xcounter/count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[3][B]</td>
<td>TestOE/InputDemux/ClkInCounters_0_s/F</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>TestOE/CounterGen[0].Xcounter/count_14_s0/CLK</td>
</tr>
<tr>
<td>1.931</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>TestOE/CounterGen[0].Xcounter/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[3].Xcounter/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[3].Xcounter/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[2][B]</td>
<td>TestOE/InputDemux/ClkInCounters_3_s/F</td>
</tr>
<tr>
<td>1.892</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>TestOE/CounterGen[3].Xcounter/count_2_s0/CLK</td>
</tr>
<tr>
<td>2.094</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C27[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[3].Xcounter/count_2_s0/Q</td>
</tr>
<tr>
<td>2.098</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C27[1][A]</td>
<td>TestOE/CounterGen[3].Xcounter/n38_s/I1</td>
</tr>
<tr>
<td>2.330</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[3].Xcounter/n38_s/SUM</td>
</tr>
<tr>
<td>2.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[3].Xcounter/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[2][B]</td>
<td>TestOE/InputDemux/ClkInCounters_3_s/F</td>
</tr>
<tr>
<td>1.892</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>TestOE/CounterGen[3].Xcounter/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>TestOE/CounterGen[3].Xcounter/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.892, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.892, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[4].Xcounter/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[4].Xcounter/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C33[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_4_s/F</td>
</tr>
<tr>
<td>2.042</td>
<td>2.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>TestOE/CounterGen[4].Xcounter/count_2_s0/CLK</td>
</tr>
<tr>
<td>2.244</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[4].Xcounter/count_2_s0/Q</td>
</tr>
<tr>
<td>2.247</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C29[1][A]</td>
<td>TestOE/CounterGen[4].Xcounter/n38_s/I1</td>
</tr>
<tr>
<td>2.479</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[4].Xcounter/n38_s/SUM</td>
</tr>
<tr>
<td>2.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[4].Xcounter/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C33[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_4_s/F</td>
</tr>
<tr>
<td>2.042</td>
<td>2.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>TestOE/CounterGen[4].Xcounter/count_2_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>TestOE/CounterGen[4].Xcounter/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.042, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.042, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[4].Xcounter/count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[4].Xcounter/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C33[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_4_s/F</td>
</tr>
<tr>
<td>2.042</td>
<td>2.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>TestOE/CounterGen[4].Xcounter/count_12_s0/CLK</td>
</tr>
<tr>
<td>2.244</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[4].Xcounter/count_12_s0/Q</td>
</tr>
<tr>
<td>2.247</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C31[0][A]</td>
<td>TestOE/CounterGen[4].Xcounter/n28_s/I1</td>
</tr>
<tr>
<td>2.479</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[4].Xcounter/n28_s/SUM</td>
</tr>
<tr>
<td>2.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[4].Xcounter/count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C33[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_4_s/F</td>
</tr>
<tr>
<td>2.042</td>
<td>2.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>TestOE/CounterGen[4].Xcounter/count_12_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>TestOE/CounterGen[4].Xcounter/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.042, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.042, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[4].Xcounter/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[4].Xcounter/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[4]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C33[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_4_s/F</td>
</tr>
<tr>
<td>2.042</td>
<td>2.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>TestOE/CounterGen[4].Xcounter/count_14_s0/CLK</td>
</tr>
<tr>
<td>2.244</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C31[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[4].Xcounter/count_14_s0/Q</td>
</tr>
<tr>
<td>2.247</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C31[1][A]</td>
<td>TestOE/CounterGen[4].Xcounter/n26_s/I1</td>
</tr>
<tr>
<td>2.479</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[4].Xcounter/n26_s/SUM</td>
</tr>
<tr>
<td>2.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[4].Xcounter/count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C33[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_4_s/F</td>
</tr>
<tr>
<td>2.042</td>
<td>2.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>TestOE/CounterGen[4].Xcounter/count_14_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>TestOE/CounterGen[4].Xcounter/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.042, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.042, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[2].Xcounter/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[2].Xcounter/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_2_s/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>TestOE/CounterGen[2].Xcounter/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.260</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[2].Xcounter/count_0_s0/Q</td>
</tr>
<tr>
<td>2.263</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>TestOE/CounterGen[2].Xcounter/n40_s2/I0</td>
</tr>
<tr>
<td>2.495</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[2].Xcounter/n40_s2/F</td>
</tr>
<tr>
<td>2.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[2].Xcounter/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_2_s/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>TestOE/CounterGen[2].Xcounter/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.069</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>TestOE/CounterGen[2].Xcounter/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[2].Xcounter/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[2].Xcounter/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_2_s/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>TestOE/CounterGen[2].Xcounter/count_2_s0/CLK</td>
</tr>
<tr>
<td>2.260</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C25[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[2].Xcounter/count_2_s0/Q</td>
</tr>
<tr>
<td>2.263</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C25[1][A]</td>
<td>TestOE/CounterGen[2].Xcounter/n38_s/I1</td>
</tr>
<tr>
<td>2.495</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td style=" background: #97FFFF;">TestOE/CounterGen[2].Xcounter/n38_s/SUM</td>
</tr>
<tr>
<td>2.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[2].Xcounter/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_2_s/F</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>TestOE/CounterGen[2].Xcounter/count_2_s0/CLK</td>
</tr>
<tr>
<td>2.069</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>TestOE/CounterGen[2].Xcounter/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SRSafetyDelay/cout_reg_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/BufferSR/qReg_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/SRSet:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>TestOE/SRSafetyDelay/cout_reg_s3/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">TestOE/SRSafetyDelay/cout_reg_s3/Q</td>
</tr>
<tr>
<td>7.636</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>TestOE/BufferSR/qReg_s8/I1</td>
</tr>
<tr>
<td>8.153</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td style=" background: #97FFFF;">TestOE/BufferSR/qReg_s8/F</td>
</tr>
<tr>
<td>8.308</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td style=" font-weight:bold;">TestOE/BufferSR/qReg_s6/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SRSet</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R24C28[2][A]</td>
<td>TestOE/SignalCounter/cout_reg_s0/Q</td>
</tr>
<tr>
<td>6.190</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>TestOE/BufferSR/qReg_s6/G</td>
</tr>
<tr>
<td>6.155</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/BufferSR/qReg_s6</td>
</tr>
<tr>
<td>6.120</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>TestOE/BufferSR/qReg_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.312</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 28.619%; route: 1.057, 58.538%; tC2Q: 0.232, 12.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.190, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/n109_14:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/n109_14</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R27C33[2][B]</td>
<td>TestOE/n109_s4/F</td>
</tr>
<tr>
<td>8.346</td>
<td>3.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>TestOE/SignalCounter/count_0_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SignalCounter/count_0_s1</td>
</tr>
<tr>
<td>16.431</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>TestOE/SignalCounter/count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.346, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/rstFlag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/rstFlag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/n109_14:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/n109_14</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R27C33[2][B]</td>
<td>TestOE/n109_s4/F</td>
</tr>
<tr>
<td>8.346</td>
<td>3.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[1][A]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/rstFlag_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[1][A]</td>
<td>TestOE/SignalCounter/rstFlag_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SignalCounter/rstFlag_s0</td>
</tr>
<tr>
<td>16.431</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C28[1][A]</td>
<td>TestOE/SignalCounter/rstFlag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.346, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/n109_14:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/n109_14</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R27C33[2][B]</td>
<td>TestOE/n109_s4/F</td>
</tr>
<tr>
<td>8.346</td>
<td>3.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[2][A]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/cout_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[2][A]</td>
<td>TestOE/SignalCounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SignalCounter/cout_reg_s0</td>
</tr>
<tr>
<td>16.431</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C28[2][A]</td>
<td>TestOE/SignalCounter/cout_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.346, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/n109_14:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/n109_14</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R27C33[2][B]</td>
<td>TestOE/n109_s4/F</td>
</tr>
<tr>
<td>8.340</td>
<td>3.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>TestOE/SignalCounter/count_1_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SignalCounter/count_1_s0</td>
</tr>
<tr>
<td>16.431</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>TestOE/SignalCounter/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/n109_14:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/n109_14</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R27C33[2][B]</td>
<td>TestOE/n109_s4/F</td>
</tr>
<tr>
<td>8.340</td>
<td>3.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>TestOE/SignalCounter/count_2_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SignalCounter/count_2_s0</td>
</tr>
<tr>
<td>16.431</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>TestOE/SignalCounter/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/n109_14:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/n109_14</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R27C33[2][B]</td>
<td>TestOE/n109_s4/F</td>
</tr>
<tr>
<td>8.340</td>
<td>3.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>TestOE/SignalCounter/count_3_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SignalCounter/count_3_s0</td>
</tr>
<tr>
<td>16.431</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>TestOE/SignalCounter/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/n109_14:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/n109_14</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R27C33[2][B]</td>
<td>TestOE/n109_s4/F</td>
</tr>
<tr>
<td>8.340</td>
<td>3.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][B]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][B]</td>
<td>TestOE/SignalCounter/count_4_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SignalCounter/count_4_s0</td>
</tr>
<tr>
<td>16.431</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26[1][B]</td>
<td>TestOE/SignalCounter/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/n109_14:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/n109_14</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R27C33[2][B]</td>
<td>TestOE/n109_s4/F</td>
</tr>
<tr>
<td>8.340</td>
<td>3.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[0][A]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[0][A]</td>
<td>TestOE/SignalCounter/count_7_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SignalCounter/count_7_s0</td>
</tr>
<tr>
<td>16.431</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C27[0][A]</td>
<td>TestOE/SignalCounter/count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/n109_14:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/n109_14</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R27C33[2][B]</td>
<td>TestOE/n109_s4/F</td>
</tr>
<tr>
<td>8.340</td>
<td>3.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[0][B]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[0][B]</td>
<td>TestOE/SignalCounter/count_8_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SignalCounter/count_8_s0</td>
</tr>
<tr>
<td>16.431</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C27[0][B]</td>
<td>TestOE/SignalCounter/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/n109_14:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/n109_14</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R27C33[2][B]</td>
<td>TestOE/n109_s4/F</td>
</tr>
<tr>
<td>8.340</td>
<td>3.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>TestOE/SignalCounter/count_9_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SignalCounter/count_9_s0</td>
</tr>
<tr>
<td>16.431</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>TestOE/SignalCounter/count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/n109_14:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/n109_14</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R27C33[2][B]</td>
<td>TestOE/n109_s4/F</td>
</tr>
<tr>
<td>8.340</td>
<td>3.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td>TestOE/SignalCounter/count_10_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SignalCounter/count_10_s0</td>
</tr>
<tr>
<td>16.431</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C27[1][B]</td>
<td>TestOE/SignalCounter/count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/n109_14:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/n109_14</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R27C33[2][B]</td>
<td>TestOE/n109_s4/F</td>
</tr>
<tr>
<td>8.335</td>
<td>3.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td>TestOE/SignalCounter/count_5_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SignalCounter/count_5_s0</td>
</tr>
<tr>
<td>16.431</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26[2][A]</td>
<td>TestOE/SignalCounter/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.335, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/n109_14:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/n109_14</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R27C33[2][B]</td>
<td>TestOE/n109_s4/F</td>
</tr>
<tr>
<td>8.335</td>
<td>3.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td>TestOE/SignalCounter/count_6_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SignalCounter/count_6_s0</td>
</tr>
<tr>
<td>16.431</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26[2][B]</td>
<td>TestOE/SignalCounter/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.335, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[2].Xcounter/rstFlag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>3.412</td>
<td>3.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C31[2][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/cout_reg_s0/Q</td>
</tr>
<tr>
<td>4.646</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][B]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[2].Xcounter/rstFlag_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_2_s/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][B]</td>
<td>TestOE/CounterGen[2].Xcounter/rstFlag_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/CounterGen[2].Xcounter/rstFlag_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[2][B]</td>
<td>TestOE/CounterGen[2].Xcounter/rstFlag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.383</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.412, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.001, 81.186%; tC2Q: 0.232, 18.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[2].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>3.412</td>
<td>3.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C31[2][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/cout_reg_s0/Q</td>
</tr>
<tr>
<td>4.646</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[2].Xcounter/cout_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_2_s/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>TestOE/CounterGen[2].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/CounterGen[2].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>TestOE/CounterGen[2].Xcounter/cout_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.383</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.412, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.001, 81.186%; tC2Q: 0.232, 18.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[2].Xcounter/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>3.412</td>
<td>3.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C31[2][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/cout_reg_s0/Q</td>
</tr>
<tr>
<td>4.646</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[2].Xcounter/count_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_2_s/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>TestOE/CounterGen[2].Xcounter/count_0_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/CounterGen[2].Xcounter/count_0_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>TestOE/CounterGen[2].Xcounter/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.383</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.412, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.001, 81.186%; tC2Q: 0.232, 18.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[2].Xcounter/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>3.412</td>
<td>3.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C31[2][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/cout_reg_s0/Q</td>
</tr>
<tr>
<td>4.646</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[2].Xcounter/count_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_2_s/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>TestOE/CounterGen[2].Xcounter/count_1_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/CounterGen[2].Xcounter/count_1_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>TestOE/CounterGen[2].Xcounter/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.383</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.412, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.001, 81.186%; tC2Q: 0.232, 18.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[2].Xcounter/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>3.412</td>
<td>3.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C31[2][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/cout_reg_s0/Q</td>
</tr>
<tr>
<td>4.646</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[2].Xcounter/count_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_2_s/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>TestOE/CounterGen[2].Xcounter/count_2_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/CounterGen[2].Xcounter/count_2_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>TestOE/CounterGen[2].Xcounter/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.383</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.412, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.001, 81.186%; tC2Q: 0.232, 18.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[2].Xcounter/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>3.412</td>
<td>3.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C31[2][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/cout_reg_s0/Q</td>
</tr>
<tr>
<td>4.646</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[1][B]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[2].Xcounter/count_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_2_s/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][B]</td>
<td>TestOE/CounterGen[2].Xcounter/count_3_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/CounterGen[2].Xcounter/count_3_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C25[1][B]</td>
<td>TestOE/CounterGen[2].Xcounter/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.383</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.412, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.001, 81.186%; tC2Q: 0.232, 18.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[2].Xcounter/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>3.412</td>
<td>3.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C31[2][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/cout_reg_s0/Q</td>
</tr>
<tr>
<td>4.646</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[2][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[2].Xcounter/count_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_2_s/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[2][A]</td>
<td>TestOE/CounterGen[2].Xcounter/count_4_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/CounterGen[2].Xcounter/count_4_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C25[2][A]</td>
<td>TestOE/CounterGen[2].Xcounter/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.383</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.412, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.001, 81.186%; tC2Q: 0.232, 18.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[2].Xcounter/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>3.412</td>
<td>3.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C31[2][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/cout_reg_s0/Q</td>
</tr>
<tr>
<td>4.646</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[2][B]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[2].Xcounter/count_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_2_s/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[2][B]</td>
<td>TestOE/CounterGen[2].Xcounter/count_5_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/CounterGen[2].Xcounter/count_5_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C25[2][B]</td>
<td>TestOE/CounterGen[2].Xcounter/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.383</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.412, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.001, 81.186%; tC2Q: 0.232, 18.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[2].Xcounter/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>3.412</td>
<td>3.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C31[2][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/cout_reg_s0/Q</td>
</tr>
<tr>
<td>4.646</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[2].Xcounter/count_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_2_s/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>TestOE/CounterGen[2].Xcounter/count_6_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/CounterGen[2].Xcounter/count_6_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>TestOE/CounterGen[2].Xcounter/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.383</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.412, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.001, 81.186%; tC2Q: 0.232, 18.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[2].Xcounter/count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>3.412</td>
<td>3.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C31[2][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/cout_reg_s0/Q</td>
</tr>
<tr>
<td>4.646</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[2].Xcounter/count_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_2_s/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>TestOE/CounterGen[2].Xcounter/count_7_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/CounterGen[2].Xcounter/count_7_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>TestOE/CounterGen[2].Xcounter/count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.383</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.412, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.001, 81.186%; tC2Q: 0.232, 18.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[2].Xcounter/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>3.412</td>
<td>3.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C31[2][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/cout_reg_s0/Q</td>
</tr>
<tr>
<td>4.646</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[2].Xcounter/count_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][B]</td>
<td>TestOE/InputDemux/ClkInCounters_2_s/F</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>TestOE/CounterGen[2].Xcounter/count_8_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/CounterGen[2].Xcounter/count_8_s0</td>
</tr>
<tr>
<td>12.959</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>TestOE/CounterGen[2].Xcounter/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.383</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.412, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.001, 81.186%; tC2Q: 0.232, 18.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/n109_14:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/n109_14</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R27C33[2][B]</td>
<td>TestOE/n109_s4/F</td>
</tr>
<tr>
<td>2.152</td>
<td>2.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td>TestOE/SignalCounter/count_5_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SignalCounter/count_5_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26[2][A]</td>
<td>TestOE/SignalCounter/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.152, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/n109_14:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/n109_14</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R27C33[2][B]</td>
<td>TestOE/n109_s4/F</td>
</tr>
<tr>
<td>2.152</td>
<td>2.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td>TestOE/SignalCounter/count_6_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SignalCounter/count_6_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26[2][B]</td>
<td>TestOE/SignalCounter/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.152, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/n109_14:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/n109_14</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R27C33[2][B]</td>
<td>TestOE/n109_s4/F</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>TestOE/SignalCounter/count_1_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SignalCounter/count_1_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>TestOE/SignalCounter/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/n109_14:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/n109_14</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R27C33[2][B]</td>
<td>TestOE/n109_s4/F</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>TestOE/SignalCounter/count_2_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SignalCounter/count_2_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>TestOE/SignalCounter/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/n109_14:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/n109_14</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R27C33[2][B]</td>
<td>TestOE/n109_s4/F</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>TestOE/SignalCounter/count_3_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SignalCounter/count_3_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>TestOE/SignalCounter/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/n109_14:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/n109_14</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R27C33[2][B]</td>
<td>TestOE/n109_s4/F</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][B]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][B]</td>
<td>TestOE/SignalCounter/count_4_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SignalCounter/count_4_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26[1][B]</td>
<td>TestOE/SignalCounter/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/n109_14:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/n109_14</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R27C33[2][B]</td>
<td>TestOE/n109_s4/F</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[0][A]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[0][A]</td>
<td>TestOE/SignalCounter/count_7_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SignalCounter/count_7_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C27[0][A]</td>
<td>TestOE/SignalCounter/count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/n109_14:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/n109_14</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R27C33[2][B]</td>
<td>TestOE/n109_s4/F</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[0][B]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[0][B]</td>
<td>TestOE/SignalCounter/count_8_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SignalCounter/count_8_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C27[0][B]</td>
<td>TestOE/SignalCounter/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/n109_14:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/n109_14</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R27C33[2][B]</td>
<td>TestOE/n109_s4/F</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>TestOE/SignalCounter/count_9_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SignalCounter/count_9_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>TestOE/SignalCounter/count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/n109_14:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/n109_14</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R27C33[2][B]</td>
<td>TestOE/n109_s4/F</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td>TestOE/SignalCounter/count_10_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SignalCounter/count_10_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C27[1][B]</td>
<td>TestOE/SignalCounter/count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/n109_14:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/n109_14</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R27C33[2][B]</td>
<td>TestOE/n109_s4/F</td>
</tr>
<tr>
<td>2.158</td>
<td>2.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/count_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>TestOE/SignalCounter/count_0_s1/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SignalCounter/count_0_s1</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>TestOE/SignalCounter/count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.158, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/rstFlag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/rstFlag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/n109_14:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/n109_14</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R27C33[2][B]</td>
<td>TestOE/n109_s4/F</td>
</tr>
<tr>
<td>2.158</td>
<td>2.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[1][A]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/rstFlag_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[1][A]</td>
<td>TestOE/SignalCounter/rstFlag_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SignalCounter/rstFlag_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C28[1][A]</td>
<td>TestOE/SignalCounter/rstFlag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.158, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/SignalCounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SignalCounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/n109_14:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/n109_14</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R27C33[2][B]</td>
<td>TestOE/n109_s4/F</td>
</tr>
<tr>
<td>2.158</td>
<td>2.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[2][A]</td>
<td style=" font-weight:bold;">TestOE/SignalCounter/cout_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[2][A]</td>
<td>TestOE/SignalCounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SignalCounter/cout_reg_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C28[2][A]</td>
<td>TestOE/SignalCounter/cout_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.158, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SRSafetyDelay/rstFlag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[3][B]</td>
<td>TestOE/InputDemux/ClkInCounters_0_s/F</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R25C32[1][B]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[0].Xcounter/cout_reg_s0/Q</td>
</tr>
<tr>
<td>2.391</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[3][B]</td>
<td>TestOE/n109_s2/I1</td>
</tr>
<tr>
<td>2.782</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C33[3][B]</td>
<td style=" background: #97FFFF;">TestOE/n109_s2/F</td>
</tr>
<tr>
<td>2.907</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" font-weight:bold;">TestOE/SRSafetyDelay/rstFlag_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td>TestOE/SRSafetyDelay/rstFlag_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SRSafetyDelay/rstFlag_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C33[2][A]</td>
<td>TestOE/SRSafetyDelay/rstFlag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.718</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 39.613%; route: 0.394, 39.921%; tC2Q: 0.202, 20.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/SRSafetyDelay/cout_reg_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[3][B]</td>
<td>TestOE/InputDemux/ClkInCounters_0_s/F</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R25C32[1][B]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[0].Xcounter/cout_reg_s0/Q</td>
</tr>
<tr>
<td>2.391</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[3][B]</td>
<td>TestOE/n109_s2/I1</td>
</tr>
<tr>
<td>2.782</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C33[3][B]</td>
<td style=" background: #97FFFF;">TestOE/n109_s2/F</td>
</tr>
<tr>
<td>2.911</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">TestOE/SRSafetyDelay/cout_reg_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOL29[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>TestOE/SRSafetyDelay/cout_reg_s3/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/SRSafetyDelay/cout_reg_s3</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>TestOE/SRSafetyDelay/cout_reg_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.718</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 39.455%; route: 0.398, 40.162%; tC2Q: 0.202, 20.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[1].Xcounter/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[3][B]</td>
<td>TestOE/InputDemux/ClkInCounters_0_s/F</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R25C32[1][B]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[0].Xcounter/cout_reg_s0/Q</td>
</tr>
<tr>
<td>2.509</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/count_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_6_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/CounterGen[1].Xcounter/count_6_s0</td>
</tr>
<tr>
<td>2.374</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.408</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.387, 65.719%; tC2Q: 0.202, 34.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.328, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[1].Xcounter/count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[3][B]</td>
<td>TestOE/InputDemux/ClkInCounters_0_s/F</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R25C32[1][B]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[0].Xcounter/cout_reg_s0/Q</td>
</tr>
<tr>
<td>2.509</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/count_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>TestOE/CounterGen[1].Xcounter/count_7_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/CounterGen[1].Xcounter/count_7_s0</td>
</tr>
<tr>
<td>2.374</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>TestOE/CounterGen[1].Xcounter/count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.408</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.387, 65.719%; tC2Q: 0.202, 34.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.328, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[1].Xcounter/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[3][B]</td>
<td>TestOE/InputDemux/ClkInCounters_0_s/F</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R25C32[1][B]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[0].Xcounter/cout_reg_s0/Q</td>
</tr>
<tr>
<td>2.509</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/count_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_8_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/CounterGen[1].Xcounter/count_8_s0</td>
</tr>
<tr>
<td>2.374</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.408</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.387, 65.719%; tC2Q: 0.202, 34.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.328, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[1].Xcounter/count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[3][B]</td>
<td>TestOE/InputDemux/ClkInCounters_0_s/F</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R25C32[1][B]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[0].Xcounter/cout_reg_s0/Q</td>
</tr>
<tr>
<td>2.509</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/count_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>TestOE/CounterGen[1].Xcounter/count_9_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/CounterGen[1].Xcounter/count_9_s0</td>
</tr>
<tr>
<td>2.374</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>TestOE/CounterGen[1].Xcounter/count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.408</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.387, 65.719%; tC2Q: 0.202, 34.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.328, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[1].Xcounter/count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[3][B]</td>
<td>TestOE/InputDemux/ClkInCounters_0_s/F</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R25C32[1][B]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[0].Xcounter/cout_reg_s0/Q</td>
</tr>
<tr>
<td>2.509</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/count_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_10_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/CounterGen[1].Xcounter/count_10_s0</td>
</tr>
<tr>
<td>2.374</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>TestOE/CounterGen[1].Xcounter/count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.408</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.387, 65.719%; tC2Q: 0.202, 34.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.328, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[1].Xcounter/count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[3][B]</td>
<td>TestOE/InputDemux/ClkInCounters_0_s/F</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R25C32[1][B]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[0].Xcounter/cout_reg_s0/Q</td>
</tr>
<tr>
<td>2.509</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/count_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td>TestOE/CounterGen[1].Xcounter/count_11_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/CounterGen[1].Xcounter/count_11_s0</td>
</tr>
<tr>
<td>2.374</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C32[2][B]</td>
<td>TestOE/CounterGen[1].Xcounter/count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.408</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.387, 65.719%; tC2Q: 0.202, 34.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.328, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[3][B]</td>
<td>TestOE/InputDemux/ClkInCounters_0_s/F</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R25C32[1][B]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[0].Xcounter/cout_reg_s0/Q</td>
</tr>
<tr>
<td>2.514</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/cout_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td>2.374</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>TestOE/CounterGen[1].Xcounter/cout_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.408</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.392, 66.020%; tC2Q: 0.202, 33.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.328, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[1].Xcounter/rstFlag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[3][B]</td>
<td>TestOE/InputDemux/ClkInCounters_0_s/F</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R25C32[1][B]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[0].Xcounter/cout_reg_s0/Q</td>
</tr>
<tr>
<td>2.526</td>
<td>0.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/rstFlag_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>TestOE/CounterGen[1].Xcounter/rstFlag_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/CounterGen[1].Xcounter/rstFlag_s0</td>
</tr>
<tr>
<td>2.374</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>TestOE/CounterGen[1].Xcounter/rstFlag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.408</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.405, 66.697%; tC2Q: 0.202, 33.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.328, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[1].Xcounter/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[3][B]</td>
<td>TestOE/InputDemux/ClkInCounters_0_s/F</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R25C32[1][B]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[0].Xcounter/cout_reg_s0/Q</td>
</tr>
<tr>
<td>2.526</td>
<td>0.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/count_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>TestOE/CounterGen[1].Xcounter/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/CounterGen[1].Xcounter/count_0_s0</td>
</tr>
<tr>
<td>2.374</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>TestOE/CounterGen[1].Xcounter/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.408</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.405, 66.697%; tC2Q: 0.202, 33.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.328, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.536</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TestOE/CounterGen[1].Xcounter/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TestOE/ClkInCounters[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TestOE/ClkInCounters[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[3][B]</td>
<td>TestOE/InputDemux/ClkInCounters_0_s/F</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>TestOE/CounterGen[0].Xcounter/cout_reg_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R25C32[1][B]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[0].Xcounter/cout_reg_s0/Q</td>
</tr>
<tr>
<td>2.536</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" font-weight:bold;">TestOE/CounterGen[1].Xcounter/count_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TestOE/ClkInCounters[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R27C32[1][A]</td>
<td>TestOE/InputDemux/ClkInCounters_1_s/F</td>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td>TestOE/CounterGen[1].Xcounter/count_1_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TestOE/CounterGen[1].Xcounter/count_1_s0</td>
</tr>
<tr>
<td>2.374</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C31[0][B]</td>
<td>TestOE/CounterGen[1].Xcounter/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.408</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.414, 67.234%; tC2Q: 0.202, 32.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.328, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TestOE/SRSafetyDelay/rstFlag_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>TestOE/SRSafetyDelay/rstFlag_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>TestOE/SRSafetyDelay/rstFlag_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TestOE/SRSafetyDelay/cout_reg_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>TestOE/SRSafetyDelay/cout_reg_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>TestOE/SRSafetyDelay/cout_reg_s3/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TestOE/SignalCounter/count_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>TestOE/SignalCounter/count_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>TestOE/SignalCounter/count_9_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TestOE/SignalCounter/count_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>TestOE/SignalCounter/count_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>TestOE/SignalCounter/count_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TestOE/SignalCounter/count_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>TestOE/SignalCounter/count_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>TestOE/SignalCounter/count_0_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TestOE/SignalCounter/count_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>TestOE/SignalCounter/count_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>TestOE/SignalCounter/count_6_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TestOE/SignalCounter/rstFlag_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>TestOE/SignalCounter/rstFlag_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>TestOE/SignalCounter/rstFlag_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TestOE/SignalCounter/cout_reg_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>TestOE/SignalCounter/cout_reg_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>TestOE/SignalCounter/cout_reg_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TestOE/SignalCounter/count_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>TestOE/SignalCounter/count_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>TestOE/SignalCounter/count_10_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TestOE/SignalCounter/count_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>TestOE/SignalCounter/count_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>TestOE/SignalCounter/count_7_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>20</td>
<td>COutCounters_3[0]</td>
<td>8.813</td>
<td>0.702</td>
</tr>
<tr>
<td>20</td>
<td>COutCounters[1]</td>
<td>9.564</td>
<td>0.705</td>
</tr>
<tr>
<td>20</td>
<td>COutCounters_0[2]</td>
<td>8.314</td>
<td>1.001</td>
</tr>
<tr>
<td>19</td>
<td>COutCounters_1[3]</td>
<td>8.965</td>
<td>0.530</td>
</tr>
<tr>
<td>19</td>
<td>COutCounters_2[4]</td>
<td>9.209</td>
<td>0.704</td>
</tr>
<tr>
<td>18</td>
<td>ClkInCounters[0]</td>
<td>6.763</td>
<td>2.954</td>
</tr>
<tr>
<td>18</td>
<td>ClkInCounters[1]</td>
<td>5.874</td>
<td>3.634</td>
</tr>
<tr>
<td>18</td>
<td>ClkInCounters[2]</td>
<td>6.475</td>
<td>3.209</td>
</tr>
<tr>
<td>18</td>
<td>ClkInCounters[3]</td>
<td>6.370</td>
<td>2.926</td>
</tr>
<tr>
<td>18</td>
<td>ClkInCounters[4]</td>
<td>6.230</td>
<td>3.197</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R27C30</td>
<td>84.72%</td>
</tr>
<tr>
<td>R29C32</td>
<td>84.72%</td>
</tr>
<tr>
<td>R26C33</td>
<td>83.33%</td>
</tr>
<tr>
<td>R26C28</td>
<td>80.56%</td>
</tr>
<tr>
<td>R27C26</td>
<td>80.56%</td>
</tr>
<tr>
<td>R24C26</td>
<td>77.78%</td>
</tr>
<tr>
<td>R26C27</td>
<td>70.83%</td>
</tr>
<tr>
<td>R27C31</td>
<td>69.44%</td>
</tr>
<tr>
<td>R27C25</td>
<td>69.44%</td>
</tr>
<tr>
<td>R29C33</td>
<td>68.06%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
