$date
	Sun Oct 23 09:03:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#757180
b10 !
1"
#757182
b10 &
b10 %
1$
#757183
0"
#757186
b1 &
b1 %
1#
#757190
b0 &
0#
b0 %
0$
#1793169
b11101 !
1"
#1793170
b11101 &
b11101 %
1$
#1793171
0"
#1793174
b1011000 &
b1011000 %
#1793178
b101100 &
b101100 %
#1793182
b10110 &
b10110 %
#1793186
b1011 &
b1011 %
#1793190
b100010 &
b100010 %
#1793194
b10001 &
b10001 %
#1793198
b110100 &
b110100 %
#1793202
b11010 &
b11010 %
#1793206
b1101 &
b1101 %
#1793210
b101000 &
b101000 %
#1793214
b10100 &
b10100 %
#1793218
b1010 &
b1010 %
#1793222
b101 &
b101 %
#1793226
b10000 &
b10000 %
#1793230
b1000 &
b1000 %
#1793234
b100 &
b100 %
#1793238
b10 &
b10 %
#1793242
b1 &
b1 %
1#
#1793246
b0 &
0#
b0 %
0$
#2762190
b1 &
b1 %
1$
b1 !
1"
#2762191
0"
#2762194
1#
#2762198
b0 &
0#
b0 %
0$
#4500012
