
mk11-bms-mcu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d368  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000478  0800d548  0800d548  0000e548  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.exidx    00000008  0800d9c0  0800d9c0  0000e9c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .data         000001d4  20000000  0800d9c8  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000590  200001d4  0800db9c  0000f1d4  2**2
                  ALLOC
  6 ._user_heap_stack 00000604  20000764  0800db9c  0000f764  2**0
                  ALLOC
  7 .ARM.attributes 00000030  00000000  00000000  0000f1d4  2**0
                  CONTENTS, READONLY
  8 .debug_info   00022495  00000000  00000000  0000f204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_abbrev 000043c3  00000000  00000000  00031699  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_aranges 00001ae0  00000000  00000000  00035a60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_rnglists 000014bc  00000000  00000000  00037540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_macro  00005a47  00000000  00000000  000389fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line   00021494  00000000  00000000  0003e443  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_str    0011d8db  00000000  00000000  0005f8d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .comment      00000043  00000000  00000000  0017d1b2  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000873c  00000000  00000000  0017d1f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line_str 0000006d  00000000  00000000  00185934  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <parseChargerBroadcast>:
	HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1,
			&FDCAN_CHARGER.TxHeader_1806E5F4,
			FDCAN_CHARGER.chgmsg_1806E5F4_DF.array);
}

void parseChargerBroadcast() {
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
	FDCAN_CHARGER.chgmsg_18FF50E5_DF.data.charger_output_voltage = ((BMS_RxData[0] << 8) | BMS_RxData[1]);
 8001034:	4b11      	ldr	r3, [pc, #68]	@ (800107c <parseChargerBroadcast+0x4c>)
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	b21b      	sxth	r3, r3
 800103a:	021b      	lsls	r3, r3, #8
 800103c:	b21a      	sxth	r2, r3
 800103e:	4b0f      	ldr	r3, [pc, #60]	@ (800107c <parseChargerBroadcast+0x4c>)
 8001040:	785b      	ldrb	r3, [r3, #1]
 8001042:	b21b      	sxth	r3, r3
 8001044:	4313      	orrs	r3, r2
 8001046:	b21b      	sxth	r3, r3
 8001048:	b29a      	uxth	r2, r3
 800104a:	4b0d      	ldr	r3, [pc, #52]	@ (8001080 <parseChargerBroadcast+0x50>)
 800104c:	859a      	strh	r2, [r3, #44]	@ 0x2c
	FDCAN_CHARGER.chgmsg_18FF50E5_DF.data.charger_output_current = ((BMS_RxData[2] << 8) | BMS_RxData[3]);
 800104e:	4b0b      	ldr	r3, [pc, #44]	@ (800107c <parseChargerBroadcast+0x4c>)
 8001050:	789b      	ldrb	r3, [r3, #2]
 8001052:	b21b      	sxth	r3, r3
 8001054:	021b      	lsls	r3, r3, #8
 8001056:	b21a      	sxth	r2, r3
 8001058:	4b08      	ldr	r3, [pc, #32]	@ (800107c <parseChargerBroadcast+0x4c>)
 800105a:	78db      	ldrb	r3, [r3, #3]
 800105c:	b21b      	sxth	r3, r3
 800105e:	4313      	orrs	r3, r2
 8001060:	b21b      	sxth	r3, r3
 8001062:	b29a      	uxth	r2, r3
 8001064:	4b06      	ldr	r3, [pc, #24]	@ (8001080 <parseChargerBroadcast+0x50>)
 8001066:	85da      	strh	r2, [r3, #46]	@ 0x2e
	FDCAN_CHARGER.chgmsg_18FF50E5_DF.data.status_flags.raw = BMS_RxData[4];
 8001068:	4b04      	ldr	r3, [pc, #16]	@ (800107c <parseChargerBroadcast+0x4c>)
 800106a:	791a      	ldrb	r2, [r3, #4]
 800106c:	4b04      	ldr	r3, [pc, #16]	@ (8001080 <parseChargerBroadcast+0x50>)
 800106e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
}
 8001072:	bf00      	nop
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	200003d8 	.word	0x200003d8
 8001080:	200001d4 	.word	0x200001d4

08001084 <HAL_TIM_IC_CaptureCallback>:
	}
}

float duty = 0;
float frequency = 0;
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001084:	b580      	push	{r7, lr}
 8001086:	b084      	sub	sp, #16
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
    if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	7f1b      	ldrb	r3, [r3, #28]
 8001090:	2b01      	cmp	r3, #1
 8001092:	d12b      	bne.n	80010ec <HAL_TIM_IC_CaptureCallback+0x68>
    	uint32_t period = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001094:	2100      	movs	r1, #0
 8001096:	6878      	ldr	r0, [r7, #4]
 8001098:	f006 fa82 	bl	80075a0 <HAL_TIM_ReadCapturedValue>
 800109c:	60f8      	str	r0, [r7, #12]
    	uint32_t pulse  = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 800109e:	2104      	movs	r1, #4
 80010a0:	6878      	ldr	r0, [r7, #4]
 80010a2:	f006 fa7d 	bl	80075a0 <HAL_TIM_ReadCapturedValue>
 80010a6:	60b8      	str	r0, [r7, #8]
    	if (period != 0) {
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d01e      	beq.n	80010ec <HAL_TIM_IC_CaptureCallback+0x68>
            duty = ((float)pulse * 100.0f) / period;
 80010ae:	68bb      	ldr	r3, [r7, #8]
 80010b0:	ee07 3a90 	vmov	s15, r3
 80010b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010b8:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80010f4 <HAL_TIM_IC_CaptureCallback+0x70>
 80010bc:	ee67 6a87 	vmul.f32	s13, s15, s14
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	ee07 3a90 	vmov	s15, r3
 80010c6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010ce:	4b0a      	ldr	r3, [pc, #40]	@ (80010f8 <HAL_TIM_IC_CaptureCallback+0x74>)
 80010d0:	edc3 7a00 	vstr	s15, [r3]
            frequency = (float)TIMER_CLOCK / period;
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	ee07 3a90 	vmov	s15, r3
 80010da:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010de:	eddf 6a07 	vldr	s13, [pc, #28]	@ 80010fc <HAL_TIM_IC_CaptureCallback+0x78>
 80010e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010e6:	4b06      	ldr	r3, [pc, #24]	@ (8001100 <HAL_TIM_IC_CaptureCallback+0x7c>)
 80010e8:	edc3 7a00 	vstr	s15, [r3]
    	}
    }
}
 80010ec:	bf00      	nop
 80010ee:	3710      	adds	r7, #16
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	42c80000 	.word	0x42c80000
 80010f8:	20000208 	.word	0x20000208
 80010fc:	49742400 	.word	0x49742400
 8001100:	2000020c 	.word	0x2000020c

08001104 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b09a      	sub	sp, #104	@ 0x68
 8001108:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800110a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800110e:	2200      	movs	r2, #0
 8001110:	601a      	str	r2, [r3, #0]
 8001112:	605a      	str	r2, [r3, #4]
 8001114:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001116:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800111a:	2220      	movs	r2, #32
 800111c:	2100      	movs	r1, #0
 800111e:	4618      	mov	r0, r3
 8001120:	f009 fd32 	bl	800ab88 <memset>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001124:	463b      	mov	r3, r7
 8001126:	223c      	movs	r2, #60	@ 0x3c
 8001128:	2100      	movs	r1, #0
 800112a:	4618      	mov	r0, r3
 800112c:	f009 fd2c 	bl	800ab88 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001130:	4b48      	ldr	r3, [pc, #288]	@ (8001254 <MX_ADC1_Init+0x150>)
 8001132:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001136:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV32;
 8001138:	4b46      	ldr	r3, [pc, #280]	@ (8001254 <MX_ADC1_Init+0x150>)
 800113a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800113e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001140:	4b44      	ldr	r3, [pc, #272]	@ (8001254 <MX_ADC1_Init+0x150>)
 8001142:	2200      	movs	r2, #0
 8001144:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001146:	4b43      	ldr	r3, [pc, #268]	@ (8001254 <MX_ADC1_Init+0x150>)
 8001148:	2200      	movs	r2, #0
 800114a:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800114c:	4b41      	ldr	r3, [pc, #260]	@ (8001254 <MX_ADC1_Init+0x150>)
 800114e:	2200      	movs	r2, #0
 8001150:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001152:	4b40      	ldr	r3, [pc, #256]	@ (8001254 <MX_ADC1_Init+0x150>)
 8001154:	2200      	movs	r2, #0
 8001156:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001158:	4b3e      	ldr	r3, [pc, #248]	@ (8001254 <MX_ADC1_Init+0x150>)
 800115a:	2204      	movs	r2, #4
 800115c:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800115e:	4b3d      	ldr	r3, [pc, #244]	@ (8001254 <MX_ADC1_Init+0x150>)
 8001160:	2200      	movs	r2, #0
 8001162:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001164:	4b3b      	ldr	r3, [pc, #236]	@ (8001254 <MX_ADC1_Init+0x150>)
 8001166:	2201      	movs	r2, #1
 8001168:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800116a:	4b3a      	ldr	r3, [pc, #232]	@ (8001254 <MX_ADC1_Init+0x150>)
 800116c:	2201      	movs	r2, #1
 800116e:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001170:	4b38      	ldr	r3, [pc, #224]	@ (8001254 <MX_ADC1_Init+0x150>)
 8001172:	2200      	movs	r2, #0
 8001174:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001178:	4b36      	ldr	r3, [pc, #216]	@ (8001254 <MX_ADC1_Init+0x150>)
 800117a:	2200      	movs	r2, #0
 800117c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800117e:	4b35      	ldr	r3, [pc, #212]	@ (8001254 <MX_ADC1_Init+0x150>)
 8001180:	2200      	movs	r2, #0
 8001182:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001184:	4b33      	ldr	r3, [pc, #204]	@ (8001254 <MX_ADC1_Init+0x150>)
 8001186:	2201      	movs	r2, #1
 8001188:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800118c:	4b31      	ldr	r3, [pc, #196]	@ (8001254 <MX_ADC1_Init+0x150>)
 800118e:	2200      	movs	r2, #0
 8001190:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001192:	4b30      	ldr	r3, [pc, #192]	@ (8001254 <MX_ADC1_Init+0x150>)
 8001194:	2200      	movs	r2, #0
 8001196:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800119a:	482e      	ldr	r0, [pc, #184]	@ (8001254 <MX_ADC1_Init+0x150>)
 800119c:	f001 fc12 	bl	80029c4 <HAL_ADC_Init>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80011a6:	f000 fcb5 	bl	8001b14 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_DUALMODE_REGSIMULT;
 80011aa:	2306      	movs	r3, #6
 80011ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_12_10_BITS;
 80011ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80011b2:	663b      	str	r3, [r7, #96]	@ 0x60
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_1CYCLE;
 80011b4:	2300      	movs	r3, #0
 80011b6:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80011b8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80011bc:	4619      	mov	r1, r3
 80011be:	4825      	ldr	r0, [pc, #148]	@ (8001254 <MX_ADC1_Init+0x150>)
 80011c0:	f003 f872 	bl	80042a8 <HAL_ADCEx_MultiModeConfigChannel>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d001      	beq.n	80011ce <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 80011ca:	f000 fca3 	bl	8001b14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80011ce:	4b22      	ldr	r3, [pc, #136]	@ (8001258 <MX_ADC1_Init+0x154>)
 80011d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011d2:	2306      	movs	r3, #6
 80011d4:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 80011d6:	2304      	movs	r3, #4
 80011d8:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80011da:	237f      	movs	r3, #127	@ 0x7f
 80011dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80011de:	2304      	movs	r3, #4
 80011e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfig.Offset = 0;
 80011e2:	2300      	movs	r3, #0
 80011e4:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011e6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80011ea:	4619      	mov	r1, r3
 80011ec:	4819      	ldr	r0, [pc, #100]	@ (8001254 <MX_ADC1_Init+0x150>)
 80011ee:	f001 fda5 	bl	8002d3c <HAL_ADC_ConfigChannel>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 80011f8:	f000 fc8c 	bl	8001b14 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 80011fc:	4b17      	ldr	r3, [pc, #92]	@ (800125c <MX_ADC1_Init+0x158>)
 80011fe:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001200:	2309      	movs	r3, #9
 8001202:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8001204:	2304      	movs	r3, #4
 8001206:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8001208:	237f      	movs	r3, #127	@ 0x7f
 800120a:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 800120c:	2304      	movs	r3, #4
 800120e:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 8001210:	2300      	movs	r3, #0
 8001212:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 1;
 8001214:	2301      	movs	r3, #1
 8001216:	623b      	str	r3, [r7, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001218:	2300      	movs	r3, #0
 800121a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 800121e:	2300      	movs	r3, #0
 8001220:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 8001224:	2300      	movs	r3, #0
 8001226:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 800122a:	2300      	movs	r3, #0
 800122c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_NONE;
 800122e:	2300      	movs	r3, #0
 8001230:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8001232:	2300      	movs	r3, #0
 8001234:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001238:	463b      	mov	r3, r7
 800123a:	4619      	mov	r1, r3
 800123c:	4805      	ldr	r0, [pc, #20]	@ (8001254 <MX_ADC1_Init+0x150>)
 800123e:	f002 fb07 	bl	8003850 <HAL_ADCEx_InjectedConfigChannel>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <MX_ADC1_Init+0x148>
  {
    Error_Handler();
 8001248:	f000 fc64 	bl	8001b14 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800124c:	bf00      	nop
 800124e:	3768      	adds	r7, #104	@ 0x68
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	20000210 	.word	0x20000210
 8001258:	32601000 	.word	0x32601000
 800125c:	08600004 	.word	0x08600004

08001260 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b088      	sub	sp, #32
 8001264:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001266:	463b      	mov	r3, r7
 8001268:	2220      	movs	r2, #32
 800126a:	2100      	movs	r1, #0
 800126c:	4618      	mov	r0, r3
 800126e:	f009 fc8b 	bl	800ab88 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001272:	4b28      	ldr	r3, [pc, #160]	@ (8001314 <MX_ADC2_Init+0xb4>)
 8001274:	4a28      	ldr	r2, [pc, #160]	@ (8001318 <MX_ADC2_Init+0xb8>)
 8001276:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV32;
 8001278:	4b26      	ldr	r3, [pc, #152]	@ (8001314 <MX_ADC2_Init+0xb4>)
 800127a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800127e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001280:	4b24      	ldr	r3, [pc, #144]	@ (8001314 <MX_ADC2_Init+0xb4>)
 8001282:	2200      	movs	r2, #0
 8001284:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001286:	4b23      	ldr	r3, [pc, #140]	@ (8001314 <MX_ADC2_Init+0xb4>)
 8001288:	2200      	movs	r2, #0
 800128a:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 800128c:	4b21      	ldr	r3, [pc, #132]	@ (8001314 <MX_ADC2_Init+0xb4>)
 800128e:	2200      	movs	r2, #0
 8001290:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001292:	4b20      	ldr	r3, [pc, #128]	@ (8001314 <MX_ADC2_Init+0xb4>)
 8001294:	2200      	movs	r2, #0
 8001296:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001298:	4b1e      	ldr	r3, [pc, #120]	@ (8001314 <MX_ADC2_Init+0xb4>)
 800129a:	2204      	movs	r2, #4
 800129c:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800129e:	4b1d      	ldr	r3, [pc, #116]	@ (8001314 <MX_ADC2_Init+0xb4>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80012a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001314 <MX_ADC2_Init+0xb4>)
 80012a6:	2201      	movs	r2, #1
 80012a8:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 80012aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001314 <MX_ADC2_Init+0xb4>)
 80012ac:	2201      	movs	r2, #1
 80012ae:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80012b0:	4b18      	ldr	r3, [pc, #96]	@ (8001314 <MX_ADC2_Init+0xb4>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80012b8:	4b16      	ldr	r3, [pc, #88]	@ (8001314 <MX_ADC2_Init+0xb4>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80012c0:	4b14      	ldr	r3, [pc, #80]	@ (8001314 <MX_ADC2_Init+0xb4>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80012c6:	4b13      	ldr	r3, [pc, #76]	@ (8001314 <MX_ADC2_Init+0xb4>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80012ce:	4811      	ldr	r0, [pc, #68]	@ (8001314 <MX_ADC2_Init+0xb4>)
 80012d0:	f001 fb78 	bl	80029c4 <HAL_ADC_Init>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d001      	beq.n	80012de <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 80012da:	f000 fc1b 	bl	8001b14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80012de:	4b0f      	ldr	r3, [pc, #60]	@ (800131c <MX_ADC2_Init+0xbc>)
 80012e0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012e2:	2306      	movs	r3, #6
 80012e4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 80012e6:	2304      	movs	r3, #4
 80012e8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80012ea:	237f      	movs	r3, #127	@ 0x7f
 80012ec:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80012ee:	2304      	movs	r3, #4
 80012f0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80012f2:	2300      	movs	r3, #0
 80012f4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80012f6:	463b      	mov	r3, r7
 80012f8:	4619      	mov	r1, r3
 80012fa:	4806      	ldr	r0, [pc, #24]	@ (8001314 <MX_ADC2_Init+0xb4>)
 80012fc:	f001 fd1e 	bl	8002d3c <HAL_ADC_ConfigChannel>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d001      	beq.n	800130a <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 8001306:	f000 fc05 	bl	8001b14 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800130a:	bf00      	nop
 800130c:	3720      	adds	r7, #32
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	2000027c 	.word	0x2000027c
 8001318:	50000100 	.word	0x50000100
 800131c:	32601000 	.word	0x32601000

08001320 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b0a2      	sub	sp, #136	@ 0x88
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001328:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800132c:	2200      	movs	r2, #0
 800132e:	601a      	str	r2, [r3, #0]
 8001330:	605a      	str	r2, [r3, #4]
 8001332:	609a      	str	r2, [r3, #8]
 8001334:	60da      	str	r2, [r3, #12]
 8001336:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001338:	f107 0320 	add.w	r3, r7, #32
 800133c:	2254      	movs	r2, #84	@ 0x54
 800133e:	2100      	movs	r1, #0
 8001340:	4618      	mov	r0, r3
 8001342:	f009 fc21 	bl	800ab88 <memset>
  if(adcHandle->Instance==ADC1)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800134e:	f040 8082 	bne.w	8001456 <HAL_ADC_MspInit+0x136>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001352:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001356:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001358:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800135c:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800135e:	f107 0320 	add.w	r3, r7, #32
 8001362:	4618      	mov	r0, r3
 8001364:	f005 f980 	bl	8006668 <HAL_RCCEx_PeriphCLKConfig>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 800136e:	f000 fbd1 	bl	8001b14 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001372:	4b5c      	ldr	r3, [pc, #368]	@ (80014e4 <HAL_ADC_MspInit+0x1c4>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	3301      	adds	r3, #1
 8001378:	4a5a      	ldr	r2, [pc, #360]	@ (80014e4 <HAL_ADC_MspInit+0x1c4>)
 800137a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800137c:	4b59      	ldr	r3, [pc, #356]	@ (80014e4 <HAL_ADC_MspInit+0x1c4>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	2b01      	cmp	r3, #1
 8001382:	d10b      	bne.n	800139c <HAL_ADC_MspInit+0x7c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001384:	4b58      	ldr	r3, [pc, #352]	@ (80014e8 <HAL_ADC_MspInit+0x1c8>)
 8001386:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001388:	4a57      	ldr	r2, [pc, #348]	@ (80014e8 <HAL_ADC_MspInit+0x1c8>)
 800138a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800138e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001390:	4b55      	ldr	r3, [pc, #340]	@ (80014e8 <HAL_ADC_MspInit+0x1c8>)
 8001392:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001394:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001398:	61fb      	str	r3, [r7, #28]
 800139a:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800139c:	4b52      	ldr	r3, [pc, #328]	@ (80014e8 <HAL_ADC_MspInit+0x1c8>)
 800139e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013a0:	4a51      	ldr	r2, [pc, #324]	@ (80014e8 <HAL_ADC_MspInit+0x1c8>)
 80013a2:	f043 0301 	orr.w	r3, r3, #1
 80013a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013a8:	4b4f      	ldr	r3, [pc, #316]	@ (80014e8 <HAL_ADC_MspInit+0x1c8>)
 80013aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ac:	f003 0301 	and.w	r3, r3, #1
 80013b0:	61bb      	str	r3, [r7, #24]
 80013b2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013b4:	4b4c      	ldr	r3, [pc, #304]	@ (80014e8 <HAL_ADC_MspInit+0x1c8>)
 80013b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013b8:	4a4b      	ldr	r2, [pc, #300]	@ (80014e8 <HAL_ADC_MspInit+0x1c8>)
 80013ba:	f043 0302 	orr.w	r3, r3, #2
 80013be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013c0:	4b49      	ldr	r3, [pc, #292]	@ (80014e8 <HAL_ADC_MspInit+0x1c8>)
 80013c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013c4:	f003 0302 	and.w	r3, r3, #2
 80013c8:	617b      	str	r3, [r7, #20]
 80013ca:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN2
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = J1772_PP_Pin;
 80013cc:	2302      	movs	r3, #2
 80013ce:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013d0:	2303      	movs	r3, #3
 80013d2:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d4:	2300      	movs	r3, #0
 80013d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(J1772_PP_GPIO_Port, &GPIO_InitStruct);
 80013d8:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80013dc:	4619      	mov	r1, r3
 80013de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013e2:	f004 f9c5 	bl	8005770 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CURRENT_SENSOR_LOW_Pin;
 80013e6:	2302      	movs	r3, #2
 80013e8:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013ea:	2303      	movs	r3, #3
 80013ec:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ee:	2300      	movs	r3, #0
 80013f0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(CURRENT_SENSOR_LOW_GPIO_Port, &GPIO_InitStruct);
 80013f2:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80013f6:	4619      	mov	r1, r3
 80013f8:	483c      	ldr	r0, [pc, #240]	@ (80014ec <HAL_ADC_MspInit+0x1cc>)
 80013fa:	f004 f9b9 	bl	8005770 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80013fe:	4b3c      	ldr	r3, [pc, #240]	@ (80014f0 <HAL_ADC_MspInit+0x1d0>)
 8001400:	4a3c      	ldr	r2, [pc, #240]	@ (80014f4 <HAL_ADC_MspInit+0x1d4>)
 8001402:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001404:	4b3a      	ldr	r3, [pc, #232]	@ (80014f0 <HAL_ADC_MspInit+0x1d0>)
 8001406:	2205      	movs	r2, #5
 8001408:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800140a:	4b39      	ldr	r3, [pc, #228]	@ (80014f0 <HAL_ADC_MspInit+0x1d0>)
 800140c:	2200      	movs	r2, #0
 800140e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001410:	4b37      	ldr	r3, [pc, #220]	@ (80014f0 <HAL_ADC_MspInit+0x1d0>)
 8001412:	2200      	movs	r2, #0
 8001414:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001416:	4b36      	ldr	r3, [pc, #216]	@ (80014f0 <HAL_ADC_MspInit+0x1d0>)
 8001418:	2280      	movs	r2, #128	@ 0x80
 800141a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800141c:	4b34      	ldr	r3, [pc, #208]	@ (80014f0 <HAL_ADC_MspInit+0x1d0>)
 800141e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001422:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001424:	4b32      	ldr	r3, [pc, #200]	@ (80014f0 <HAL_ADC_MspInit+0x1d0>)
 8001426:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800142a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800142c:	4b30      	ldr	r3, [pc, #192]	@ (80014f0 <HAL_ADC_MspInit+0x1d0>)
 800142e:	2220      	movs	r2, #32
 8001430:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001432:	4b2f      	ldr	r3, [pc, #188]	@ (80014f0 <HAL_ADC_MspInit+0x1d0>)
 8001434:	2200      	movs	r2, #0
 8001436:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001438:	482d      	ldr	r0, [pc, #180]	@ (80014f0 <HAL_ADC_MspInit+0x1d0>)
 800143a:	f003 f94d 	bl	80046d8 <HAL_DMA_Init>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <HAL_ADC_MspInit+0x128>
    {
      Error_Handler();
 8001444:	f000 fb66 	bl	8001b14 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	4a29      	ldr	r2, [pc, #164]	@ (80014f0 <HAL_ADC_MspInit+0x1d0>)
 800144c:	655a      	str	r2, [r3, #84]	@ 0x54
 800144e:	4a28      	ldr	r2, [pc, #160]	@ (80014f0 <HAL_ADC_MspInit+0x1d0>)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001454:	e041      	b.n	80014da <HAL_ADC_MspInit+0x1ba>
  else if(adcHandle->Instance==ADC2)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a27      	ldr	r2, [pc, #156]	@ (80014f8 <HAL_ADC_MspInit+0x1d8>)
 800145c:	4293      	cmp	r3, r2
 800145e:	d13c      	bne.n	80014da <HAL_ADC_MspInit+0x1ba>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001460:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001464:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001466:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800146a:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800146c:	f107 0320 	add.w	r3, r7, #32
 8001470:	4618      	mov	r0, r3
 8001472:	f005 f8f9 	bl	8006668 <HAL_RCCEx_PeriphCLKConfig>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <HAL_ADC_MspInit+0x160>
      Error_Handler();
 800147c:	f000 fb4a 	bl	8001b14 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001480:	4b18      	ldr	r3, [pc, #96]	@ (80014e4 <HAL_ADC_MspInit+0x1c4>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	3301      	adds	r3, #1
 8001486:	4a17      	ldr	r2, [pc, #92]	@ (80014e4 <HAL_ADC_MspInit+0x1c4>)
 8001488:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800148a:	4b16      	ldr	r3, [pc, #88]	@ (80014e4 <HAL_ADC_MspInit+0x1c4>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	2b01      	cmp	r3, #1
 8001490:	d10b      	bne.n	80014aa <HAL_ADC_MspInit+0x18a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001492:	4b15      	ldr	r3, [pc, #84]	@ (80014e8 <HAL_ADC_MspInit+0x1c8>)
 8001494:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001496:	4a14      	ldr	r2, [pc, #80]	@ (80014e8 <HAL_ADC_MspInit+0x1c8>)
 8001498:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800149c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800149e:	4b12      	ldr	r3, [pc, #72]	@ (80014e8 <HAL_ADC_MspInit+0x1c8>)
 80014a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80014a6:	613b      	str	r3, [r7, #16]
 80014a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014aa:	4b0f      	ldr	r3, [pc, #60]	@ (80014e8 <HAL_ADC_MspInit+0x1c8>)
 80014ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ae:	4a0e      	ldr	r2, [pc, #56]	@ (80014e8 <HAL_ADC_MspInit+0x1c8>)
 80014b0:	f043 0302 	orr.w	r3, r3, #2
 80014b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014b6:	4b0c      	ldr	r3, [pc, #48]	@ (80014e8 <HAL_ADC_MspInit+0x1c8>)
 80014b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ba:	f003 0302 	and.w	r3, r3, #2
 80014be:	60fb      	str	r3, [r7, #12]
 80014c0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CURRENT_SENSOR_HIGH_Pin;
 80014c2:	2304      	movs	r3, #4
 80014c4:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014c6:	2303      	movs	r3, #3
 80014c8:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ca:	2300      	movs	r3, #0
 80014cc:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(CURRENT_SENSOR_HIGH_GPIO_Port, &GPIO_InitStruct);
 80014ce:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80014d2:	4619      	mov	r1, r3
 80014d4:	4805      	ldr	r0, [pc, #20]	@ (80014ec <HAL_ADC_MspInit+0x1cc>)
 80014d6:	f004 f94b 	bl	8005770 <HAL_GPIO_Init>
}
 80014da:	bf00      	nop
 80014dc:	3788      	adds	r7, #136	@ 0x88
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	20000348 	.word	0x20000348
 80014e8:	40021000 	.word	0x40021000
 80014ec:	48000400 	.word	0x48000400
 80014f0:	200002e8 	.word	0x200002e8
 80014f4:	40020008 	.word	0x40020008
 80014f8:	50000100 	.word	0x50000100

080014fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001502:	4b12      	ldr	r3, [pc, #72]	@ (800154c <MX_DMA_Init+0x50>)
 8001504:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001506:	4a11      	ldr	r2, [pc, #68]	@ (800154c <MX_DMA_Init+0x50>)
 8001508:	f043 0304 	orr.w	r3, r3, #4
 800150c:	6493      	str	r3, [r2, #72]	@ 0x48
 800150e:	4b0f      	ldr	r3, [pc, #60]	@ (800154c <MX_DMA_Init+0x50>)
 8001510:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001512:	f003 0304 	and.w	r3, r3, #4
 8001516:	607b      	str	r3, [r7, #4]
 8001518:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800151a:	4b0c      	ldr	r3, [pc, #48]	@ (800154c <MX_DMA_Init+0x50>)
 800151c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800151e:	4a0b      	ldr	r2, [pc, #44]	@ (800154c <MX_DMA_Init+0x50>)
 8001520:	f043 0301 	orr.w	r3, r3, #1
 8001524:	6493      	str	r3, [r2, #72]	@ 0x48
 8001526:	4b09      	ldr	r3, [pc, #36]	@ (800154c <MX_DMA_Init+0x50>)
 8001528:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800152a:	f003 0301 	and.w	r3, r3, #1
 800152e:	603b      	str	r3, [r7, #0]
 8001530:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 8001532:	2200      	movs	r2, #0
 8001534:	2103      	movs	r1, #3
 8001536:	200b      	movs	r0, #11
 8001538:	f003 f899 	bl	800466e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800153c:	200b      	movs	r0, #11
 800153e:	f003 f8b0 	bl	80046a2 <HAL_NVIC_EnableIRQ>

}
 8001542:	bf00      	nop
 8001544:	3708      	adds	r7, #8
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	40021000 	.word	0x40021000

08001550 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001554:	4b1f      	ldr	r3, [pc, #124]	@ (80015d4 <MX_FDCAN1_Init+0x84>)
 8001556:	4a20      	ldr	r2, [pc, #128]	@ (80015d8 <MX_FDCAN1_Init+0x88>)
 8001558:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800155a:	4b1e      	ldr	r3, [pc, #120]	@ (80015d4 <MX_FDCAN1_Init+0x84>)
 800155c:	2200      	movs	r2, #0
 800155e:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001560:	4b1c      	ldr	r3, [pc, #112]	@ (80015d4 <MX_FDCAN1_Init+0x84>)
 8001562:	2200      	movs	r2, #0
 8001564:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001566:	4b1b      	ldr	r3, [pc, #108]	@ (80015d4 <MX_FDCAN1_Init+0x84>)
 8001568:	2200      	movs	r2, #0
 800156a:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 800156c:	4b19      	ldr	r3, [pc, #100]	@ (80015d4 <MX_FDCAN1_Init+0x84>)
 800156e:	2201      	movs	r2, #1
 8001570:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8001572:	4b18      	ldr	r3, [pc, #96]	@ (80015d4 <MX_FDCAN1_Init+0x84>)
 8001574:	2200      	movs	r2, #0
 8001576:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001578:	4b16      	ldr	r3, [pc, #88]	@ (80015d4 <MX_FDCAN1_Init+0x84>)
 800157a:	2200      	movs	r2, #0
 800157c:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 20;
 800157e:	4b15      	ldr	r3, [pc, #84]	@ (80015d4 <MX_FDCAN1_Init+0x84>)
 8001580:	2214      	movs	r2, #20
 8001582:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 3;
 8001584:	4b13      	ldr	r3, [pc, #76]	@ (80015d4 <MX_FDCAN1_Init+0x84>)
 8001586:	2203      	movs	r2, #3
 8001588:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 800158a:	4b12      	ldr	r3, [pc, #72]	@ (80015d4 <MX_FDCAN1_Init+0x84>)
 800158c:	220d      	movs	r2, #13
 800158e:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 3;
 8001590:	4b10      	ldr	r3, [pc, #64]	@ (80015d4 <MX_FDCAN1_Init+0x84>)
 8001592:	2203      	movs	r2, #3
 8001594:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 20;
 8001596:	4b0f      	ldr	r3, [pc, #60]	@ (80015d4 <MX_FDCAN1_Init+0x84>)
 8001598:	2214      	movs	r2, #20
 800159a:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 3;
 800159c:	4b0d      	ldr	r3, [pc, #52]	@ (80015d4 <MX_FDCAN1_Init+0x84>)
 800159e:	2203      	movs	r2, #3
 80015a0:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 80015a2:	4b0c      	ldr	r3, [pc, #48]	@ (80015d4 <MX_FDCAN1_Init+0x84>)
 80015a4:	220d      	movs	r2, #13
 80015a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 3;
 80015a8:	4b0a      	ldr	r3, [pc, #40]	@ (80015d4 <MX_FDCAN1_Init+0x84>)
 80015aa:	2203      	movs	r2, #3
 80015ac:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 80015ae:	4b09      	ldr	r3, [pc, #36]	@ (80015d4 <MX_FDCAN1_Init+0x84>)
 80015b0:	2201      	movs	r2, #1
 80015b2:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 1;
 80015b4:	4b07      	ldr	r3, [pc, #28]	@ (80015d4 <MX_FDCAN1_Init+0x84>)
 80015b6:	2201      	movs	r2, #1
 80015b8:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80015ba:	4b06      	ldr	r3, [pc, #24]	@ (80015d4 <MX_FDCAN1_Init+0x84>)
 80015bc:	2200      	movs	r2, #0
 80015be:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80015c0:	4804      	ldr	r0, [pc, #16]	@ (80015d4 <MX_FDCAN1_Init+0x84>)
 80015c2:	f003 fa43 	bl	8004a4c <HAL_FDCAN_Init>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 80015cc:	f000 faa2 	bl	8001b14 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80015d0:	bf00      	nop
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	2000034c 	.word	0x2000034c
 80015d8:	40006400 	.word	0x40006400

080015dc <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b09e      	sub	sp, #120	@ 0x78
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	605a      	str	r2, [r3, #4]
 80015ee:	609a      	str	r2, [r3, #8]
 80015f0:	60da      	str	r2, [r3, #12]
 80015f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015f4:	f107 0310 	add.w	r3, r7, #16
 80015f8:	2254      	movs	r2, #84	@ 0x54
 80015fa:	2100      	movs	r1, #0
 80015fc:	4618      	mov	r0, r3
 80015fe:	f009 fac3 	bl	800ab88 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a24      	ldr	r2, [pc, #144]	@ (8001698 <HAL_FDCAN_MspInit+0xbc>)
 8001608:	4293      	cmp	r3, r2
 800160a:	d141      	bne.n	8001690 <HAL_FDCAN_MspInit+0xb4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800160c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001610:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001612:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001616:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001618:	f107 0310 	add.w	r3, r7, #16
 800161c:	4618      	mov	r0, r3
 800161e:	f005 f823 	bl	8006668 <HAL_RCCEx_PeriphCLKConfig>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001628:	f000 fa74 	bl	8001b14 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800162c:	4b1b      	ldr	r3, [pc, #108]	@ (800169c <HAL_FDCAN_MspInit+0xc0>)
 800162e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001630:	4a1a      	ldr	r2, [pc, #104]	@ (800169c <HAL_FDCAN_MspInit+0xc0>)
 8001632:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001636:	6593      	str	r3, [r2, #88]	@ 0x58
 8001638:	4b18      	ldr	r3, [pc, #96]	@ (800169c <HAL_FDCAN_MspInit+0xc0>)
 800163a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800163c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001640:	60fb      	str	r3, [r7, #12]
 8001642:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001644:	4b15      	ldr	r3, [pc, #84]	@ (800169c <HAL_FDCAN_MspInit+0xc0>)
 8001646:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001648:	4a14      	ldr	r2, [pc, #80]	@ (800169c <HAL_FDCAN_MspInit+0xc0>)
 800164a:	f043 0301 	orr.w	r3, r3, #1
 800164e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001650:	4b12      	ldr	r3, [pc, #72]	@ (800169c <HAL_FDCAN_MspInit+0xc0>)
 8001652:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001654:	f003 0301 	and.w	r3, r3, #1
 8001658:	60bb      	str	r3, [r7, #8]
 800165a:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800165c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001660:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001662:	2302      	movs	r3, #2
 8001664:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001666:	2300      	movs	r3, #0
 8001668:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800166a:	2300      	movs	r3, #0
 800166c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800166e:	2309      	movs	r3, #9
 8001670:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001672:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001676:	4619      	mov	r1, r3
 8001678:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800167c:	f004 f878 	bl	8005770 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8001680:	2200      	movs	r2, #0
 8001682:	2100      	movs	r1, #0
 8001684:	2015      	movs	r0, #21
 8001686:	f002 fff2 	bl	800466e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 800168a:	2015      	movs	r0, #21
 800168c:	f003 f809 	bl	80046a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8001690:	bf00      	nop
 8001692:	3778      	adds	r7, #120	@ 0x78
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	40006400 	.word	0x40006400
 800169c:	40021000 	.word	0x40021000

080016a0 <configureFDCAN_TxMessage_STD>:
}

/* USER CODE BEGIN 1 */
FDCAN_BMS_CONTEXT FDCAN_BMS;

void configureFDCAN_TxMessage_STD(FDCAN_TxHeaderTypeDef* tx_msg, uint32_t std_id) {
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	6039      	str	r1, [r7, #0]
	tx_msg->Identifier = std_id;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	683a      	ldr	r2, [r7, #0]
 80016ae:	601a      	str	r2, [r3, #0]
	tx_msg->IdType = FDCAN_STANDARD_ID;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2200      	movs	r2, #0
 80016b4:	605a      	str	r2, [r3, #4]
	tx_msg->TxFrameType = FDCAN_DATA_FRAME;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2200      	movs	r2, #0
 80016ba:	609a      	str	r2, [r3, #8]
	tx_msg->DataLength = FDCAN_DLC_BYTES_8;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2208      	movs	r2, #8
 80016c0:	60da      	str	r2, [r3, #12]
	tx_msg->ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2200      	movs	r2, #0
 80016c6:	611a      	str	r2, [r3, #16]
	tx_msg->BitRateSwitch = FDCAN_BRS_OFF;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2200      	movs	r2, #0
 80016cc:	615a      	str	r2, [r3, #20]
	tx_msg->FDFormat = FDCAN_CLASSIC_CAN;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2200      	movs	r2, #0
 80016d2:	619a      	str	r2, [r3, #24]
	tx_msg->TxEventFifoControl = FDCAN_STORE_TX_EVENTS;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80016da:	61da      	str	r2, [r3, #28]
	tx_msg->MessageMarker = 0;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2200      	movs	r2, #0
 80016e0:	621a      	str	r2, [r3, #32]
}
 80016e2:	bf00      	nop
 80016e4:	370c      	adds	r7, #12
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr
	...

080016f0 <HAL_FDCAN_RxFifo0Callback>:
FDCAN_RxHeaderTypeDef BMS_RxHeader;
uint8_t BMS_RxData[8];
uint32_t fdcan_rx_count;

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
 80016f8:	6039      	str	r1, [r7, #0]
	if (RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE)
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	f003 0301 	and.w	r3, r3, #1
 8001700:	2b00      	cmp	r3, #0
 8001702:	d011      	beq.n	8001728 <HAL_FDCAN_RxFifo0Callback+0x38>
	{
		fdcan_rx_count++;
 8001704:	4b0a      	ldr	r3, [pc, #40]	@ (8001730 <HAL_FDCAN_RxFifo0Callback+0x40>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	3301      	adds	r3, #1
 800170a:	4a09      	ldr	r2, [pc, #36]	@ (8001730 <HAL_FDCAN_RxFifo0Callback+0x40>)
 800170c:	6013      	str	r3, [r2, #0]
		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &BMS_RxHeader, BMS_RxData) != HAL_OK) {
 800170e:	4b09      	ldr	r3, [pc, #36]	@ (8001734 <HAL_FDCAN_RxFifo0Callback+0x44>)
 8001710:	4a09      	ldr	r2, [pc, #36]	@ (8001738 <HAL_FDCAN_RxFifo0Callback+0x48>)
 8001712:	2140      	movs	r1, #64	@ 0x40
 8001714:	6878      	ldr	r0, [r7, #4]
 8001716:	f003 fbb9 	bl	8004e8c <HAL_FDCAN_GetRxMessage>
			// TODO
		}

		fdcan_rx_count++;
 800171a:	4b05      	ldr	r3, [pc, #20]	@ (8001730 <HAL_FDCAN_RxFifo0Callback+0x40>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	3301      	adds	r3, #1
 8001720:	4a03      	ldr	r2, [pc, #12]	@ (8001730 <HAL_FDCAN_RxFifo0Callback+0x40>)
 8001722:	6013      	str	r3, [r2, #0]
		BMS_CAN_RxHandler();
 8001724:	f000 f80c 	bl	8001740 <BMS_CAN_RxHandler>
	}
}
 8001728:	bf00      	nop
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	200003e0 	.word	0x200003e0
 8001734:	200003d8 	.word	0x200003d8
 8001738:	200003b0 	.word	0x200003b0
 800173c:	00000000 	.word	0x00000000

08001740 <BMS_CAN_RxHandler>:

void BMS_CAN_RxHandler() {
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
	uint32_t msg_id = BMS_RxHeader.Identifier;
 8001746:	4b20      	ldr	r3, [pc, #128]	@ (80017c8 <BMS_CAN_RxHandler+0x88>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	607b      	str	r3, [r7, #4]
	switch (msg_id) {
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	4a1f      	ldr	r2, [pc, #124]	@ (80017cc <BMS_CAN_RxHandler+0x8c>)
 8001750:	4293      	cmp	r3, r2
 8001752:	d00c      	beq.n	800176e <BMS_CAN_RxHandler+0x2e>
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	4a1d      	ldr	r2, [pc, #116]	@ (80017cc <BMS_CAN_RxHandler+0x8c>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d82c      	bhi.n	80017b6 <BMS_CAN_RxHandler+0x76>
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2ba7      	cmp	r3, #167	@ 0xa7
 8001760:	d00b      	beq.n	800177a <BMS_CAN_RxHandler+0x3a>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	f240 62b3 	movw	r2, #1715	@ 0x6b3
 8001768:	4293      	cmp	r3, r2
 800176a:	d003      	beq.n	8001774 <BMS_CAN_RxHandler+0x34>
	case INVERTER_VOLTAGE_RX_ID:
		int16_t inverter_dc_volts_raw = (int16_t) ((BMS_RxData[1] << 8) | BMS_RxData[0]);
		inverter_dc_volts = inverter_dc_volts_raw*0.1;
		break;
	}
}
 800176c:	e023      	b.n	80017b6 <BMS_CAN_RxHandler+0x76>
		parseChargerBroadcast();
 800176e:	f7ff fc5f 	bl	8001030 <parseChargerBroadcast>
		break;
 8001772:	e020      	b.n	80017b6 <BMS_CAN_RxHandler+0x76>
		prechargeSequence();
 8001774:	f000 fa2a 	bl	8001bcc <prechargeSequence>
		break;
 8001778:	e01d      	b.n	80017b6 <BMS_CAN_RxHandler+0x76>
		int16_t inverter_dc_volts_raw = (int16_t) ((BMS_RxData[1] << 8) | BMS_RxData[0]);
 800177a:	4b15      	ldr	r3, [pc, #84]	@ (80017d0 <BMS_CAN_RxHandler+0x90>)
 800177c:	785b      	ldrb	r3, [r3, #1]
 800177e:	b21b      	sxth	r3, r3
 8001780:	021b      	lsls	r3, r3, #8
 8001782:	b21a      	sxth	r2, r3
 8001784:	4b12      	ldr	r3, [pc, #72]	@ (80017d0 <BMS_CAN_RxHandler+0x90>)
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	b21b      	sxth	r3, r3
 800178a:	4313      	orrs	r3, r2
 800178c:	807b      	strh	r3, [r7, #2]
		inverter_dc_volts = inverter_dc_volts_raw*0.1;
 800178e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001792:	4618      	mov	r0, r3
 8001794:	f7fe fece 	bl	8000534 <__aeabi_i2d>
 8001798:	a309      	add	r3, pc, #36	@ (adr r3, 80017c0 <BMS_CAN_RxHandler+0x80>)
 800179a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800179e:	f7fe ff33 	bl	8000608 <__aeabi_dmul>
 80017a2:	4602      	mov	r2, r0
 80017a4:	460b      	mov	r3, r1
 80017a6:	4610      	mov	r0, r2
 80017a8:	4619      	mov	r1, r3
 80017aa:	f7ff fa25 	bl	8000bf8 <__aeabi_d2f>
 80017ae:	4603      	mov	r3, r0
 80017b0:	4a08      	ldr	r2, [pc, #32]	@ (80017d4 <BMS_CAN_RxHandler+0x94>)
 80017b2:	6013      	str	r3, [r2, #0]
		break;
 80017b4:	bf00      	nop
}
 80017b6:	bf00      	nop
 80017b8:	3708      	adds	r7, #8
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	9999999a 	.word	0x9999999a
 80017c4:	3fb99999 	.word	0x3fb99999
 80017c8:	200003b0 	.word	0x200003b0
 80017cc:	18ff50e5 	.word	0x18ff50e5
 80017d0:	200003d8 	.word	0x200003d8
 80017d4:	200003e4 	.word	0x200003e4

080017d8 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PB1   ------> SharedAnalog_PB1
*/
void MX_GPIO_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b08a      	sub	sp, #40	@ 0x28
 80017dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017de:	f107 0314 	add.w	r3, r7, #20
 80017e2:	2200      	movs	r2, #0
 80017e4:	601a      	str	r2, [r3, #0]
 80017e6:	605a      	str	r2, [r3, #4]
 80017e8:	609a      	str	r2, [r3, #8]
 80017ea:	60da      	str	r2, [r3, #12]
 80017ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017ee:	4b4e      	ldr	r3, [pc, #312]	@ (8001928 <MX_GPIO_Init+0x150>)
 80017f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017f2:	4a4d      	ldr	r2, [pc, #308]	@ (8001928 <MX_GPIO_Init+0x150>)
 80017f4:	f043 0304 	orr.w	r3, r3, #4
 80017f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017fa:	4b4b      	ldr	r3, [pc, #300]	@ (8001928 <MX_GPIO_Init+0x150>)
 80017fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017fe:	f003 0304 	and.w	r3, r3, #4
 8001802:	613b      	str	r3, [r7, #16]
 8001804:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001806:	4b48      	ldr	r3, [pc, #288]	@ (8001928 <MX_GPIO_Init+0x150>)
 8001808:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800180a:	4a47      	ldr	r2, [pc, #284]	@ (8001928 <MX_GPIO_Init+0x150>)
 800180c:	f043 0320 	orr.w	r3, r3, #32
 8001810:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001812:	4b45      	ldr	r3, [pc, #276]	@ (8001928 <MX_GPIO_Init+0x150>)
 8001814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001816:	f003 0320 	and.w	r3, r3, #32
 800181a:	60fb      	str	r3, [r7, #12]
 800181c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800181e:	4b42      	ldr	r3, [pc, #264]	@ (8001928 <MX_GPIO_Init+0x150>)
 8001820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001822:	4a41      	ldr	r2, [pc, #260]	@ (8001928 <MX_GPIO_Init+0x150>)
 8001824:	f043 0301 	orr.w	r3, r3, #1
 8001828:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800182a:	4b3f      	ldr	r3, [pc, #252]	@ (8001928 <MX_GPIO_Init+0x150>)
 800182c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800182e:	f003 0301 	and.w	r3, r3, #1
 8001832:	60bb      	str	r3, [r7, #8]
 8001834:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001836:	4b3c      	ldr	r3, [pc, #240]	@ (8001928 <MX_GPIO_Init+0x150>)
 8001838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800183a:	4a3b      	ldr	r2, [pc, #236]	@ (8001928 <MX_GPIO_Init+0x150>)
 800183c:	f043 0302 	orr.w	r3, r3, #2
 8001840:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001842:	4b39      	ldr	r3, [pc, #228]	@ (8001928 <MX_GPIO_Init+0x150>)
 8001844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001846:	f003 0302 	and.w	r3, r3, #2
 800184a:	607b      	str	r3, [r7, #4]
 800184c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NEG_AIR_GND_Pin|POS_AIR_GND_Pin|PRECHARGE_Pin, GPIO_PIN_RESET);
 800184e:	2200      	movs	r2, #0
 8001850:	210b      	movs	r1, #11
 8001852:	4836      	ldr	r0, [pc, #216]	@ (800192c <MX_GPIO_Init+0x154>)
 8001854:	f004 f90e 	bl	8005a74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI3_CS_Pin|BMS_FAULT_Pin, GPIO_PIN_SET);
 8001858:	2201      	movs	r2, #1
 800185a:	2150      	movs	r1, #80	@ 0x50
 800185c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001860:	f004 f908 	bl	8005a74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(J1772_PILOT_SWITCH_GPIO_Port, J1772_PILOT_SWITCH_Pin, GPIO_PIN_RESET);
 8001864:	2200      	movs	r2, #0
 8001866:	2101      	movs	r1, #1
 8001868:	4831      	ldr	r0, [pc, #196]	@ (8001930 <MX_GPIO_Init+0x158>)
 800186a:	f004 f903 	bl	8005a74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin|SPI3_CSB6_Pin, GPIO_PIN_SET);
 800186e:	2201      	movs	r2, #1
 8001870:	f44f 5182 	mov.w	r1, #4160	@ 0x1040
 8001874:	482e      	ldr	r0, [pc, #184]	@ (8001930 <MX_GPIO_Init+0x158>)
 8001876:	f004 f8fd 	bl	8005a74 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NEG_AIR_GND_Pin POS_AIR_GND_Pin PRECHARGE_Pin */
  GPIO_InitStruct.Pin = NEG_AIR_GND_Pin|POS_AIR_GND_Pin|PRECHARGE_Pin;
 800187a:	230b      	movs	r3, #11
 800187c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800187e:	2301      	movs	r3, #1
 8001880:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001882:	2300      	movs	r3, #0
 8001884:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001886:	2300      	movs	r3, #0
 8001888:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800188a:	f107 0314 	add.w	r3, r7, #20
 800188e:	4619      	mov	r1, r3
 8001890:	4826      	ldr	r0, [pc, #152]	@ (800192c <MX_GPIO_Init+0x154>)
 8001892:	f003 ff6d 	bl	8005770 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI3_CS_Pin BMS_FAULT_Pin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin|BMS_FAULT_Pin;
 8001896:	2350      	movs	r3, #80	@ 0x50
 8001898:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800189a:	2301      	movs	r3, #1
 800189c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189e:	2300      	movs	r3, #0
 80018a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a2:	2300      	movs	r3, #0
 80018a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018a6:	f107 0314 	add.w	r3, r7, #20
 80018aa:	4619      	mov	r1, r3
 80018ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018b0:	f003 ff5e 	bl	8005770 <HAL_GPIO_Init>

  /*Configure GPIO pins : J1772_PILOT_SWITCH_Pin SPI2_CS_Pin SPI3_CSB6_Pin */
  GPIO_InitStruct.Pin = J1772_PILOT_SWITCH_Pin|SPI2_CS_Pin|SPI3_CSB6_Pin;
 80018b4:	f241 0341 	movw	r3, #4161	@ 0x1041
 80018b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ba:	2301      	movs	r3, #1
 80018bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018be:	2300      	movs	r3, #0
 80018c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c2:	2300      	movs	r3, #0
 80018c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c6:	f107 0314 	add.w	r3, r7, #20
 80018ca:	4619      	mov	r1, r3
 80018cc:	4818      	ldr	r0, [pc, #96]	@ (8001930 <MX_GPIO_Init+0x158>)
 80018ce:	f003 ff4f 	bl	8005770 <HAL_GPIO_Init>

  /*Configure GPIO pin : CURRENT_SENSOR_LOW_Pin */
  GPIO_InitStruct.Pin = CURRENT_SENSOR_LOW_Pin;
 80018d2:	2302      	movs	r3, #2
 80018d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018d6:	2303      	movs	r3, #3
 80018d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018da:	2300      	movs	r3, #0
 80018dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CURRENT_SENSOR_LOW_GPIO_Port, &GPIO_InitStruct);
 80018de:	f107 0314 	add.w	r3, r7, #20
 80018e2:	4619      	mov	r1, r3
 80018e4:	4812      	ldr	r0, [pc, #72]	@ (8001930 <MX_GPIO_Init+0x158>)
 80018e6:	f003 ff43 	bl	8005770 <HAL_GPIO_Init>

  /*Configure GPIO pins : SHUTDOWN_POWER_Pin READY_SIGNAL_Pin */
  GPIO_InitStruct.Pin = SHUTDOWN_POWER_Pin|READY_SIGNAL_Pin;
 80018ea:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80018ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018f0:	2300      	movs	r3, #0
 80018f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f4:	2300      	movs	r3, #0
 80018f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018f8:	f107 0314 	add.w	r3, r7, #20
 80018fc:	4619      	mov	r1, r3
 80018fe:	480c      	ldr	r0, [pc, #48]	@ (8001930 <MX_GPIO_Init+0x158>)
 8001900:	f003 ff36 	bl	8005770 <HAL_GPIO_Init>

  /*Configure GPIO pin : CHARGE_SIGNAL_Pin */
  GPIO_InitStruct.Pin = CHARGE_SIGNAL_Pin;
 8001904:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001908:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800190a:	2300      	movs	r3, #0
 800190c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190e:	2300      	movs	r3, #0
 8001910:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CHARGE_SIGNAL_GPIO_Port, &GPIO_InitStruct);
 8001912:	f107 0314 	add.w	r3, r7, #20
 8001916:	4619      	mov	r1, r3
 8001918:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800191c:	f003 ff28 	bl	8005770 <HAL_GPIO_Init>

}
 8001920:	bf00      	nop
 8001922:	3728      	adds	r7, #40	@ 0x28
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	40021000 	.word	0x40021000
 800192c:	48000800 	.word	0x48000800
 8001930:	48000400 	.word	0x48000400

08001934 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b08c      	sub	sp, #48	@ 0x30
 8001938:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800193a:	f000 fdda 	bl	80024f2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800193e:	f000 f86d 	bl	8001a1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001942:	f7ff ff49 	bl	80017d8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001946:	f7ff fdd9 	bl	80014fc <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 800194a:	f000 fd07 	bl	800235c <MX_LPUART1_UART_Init>
  MX_SPI2_Init();
 800194e:	f000 f967 	bl	8001c20 <MX_SPI2_Init>
  MX_SPI3_Init();
 8001952:	f000 f9a3 	bl	8001c9c <MX_SPI3_Init>
  MX_FDCAN1_Init();
 8001956:	f7ff fdfb 	bl	8001550 <MX_FDCAN1_Init>
  MX_ADC2_Init();
 800195a:	f7ff fc81 	bl	8001260 <MX_ADC2_Init>
  MX_ADC1_Init();
 800195e:	f7ff fbd1 	bl	8001104 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001962:	f000 fba5 	bl	80020b0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001966:	f000 fbf7 	bl	8002158 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  FDCAN_FilterTypeDef sStdFilter= {0};
 800196a:	f107 0318 	add.w	r3, r7, #24
 800196e:	2200      	movs	r2, #0
 8001970:	601a      	str	r2, [r3, #0]
 8001972:	605a      	str	r2, [r3, #4]
 8001974:	609a      	str	r2, [r3, #8]
 8001976:	60da      	str	r2, [r3, #12]
 8001978:	611a      	str	r2, [r3, #16]
 800197a:	615a      	str	r2, [r3, #20]
  sStdFilter.IdType = FDCAN_STANDARD_ID;
 800197c:	2300      	movs	r3, #0
 800197e:	61bb      	str	r3, [r7, #24]
  sStdFilter.FilterIndex = 0;
 8001980:	2300      	movs	r3, #0
 8001982:	61fb      	str	r3, [r7, #28]
  sStdFilter.FilterType = FDCAN_FILTER_RANGE;
 8001984:	2300      	movs	r3, #0
 8001986:	623b      	str	r3, [r7, #32]
  sStdFilter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001988:	2301      	movs	r3, #1
 800198a:	627b      	str	r3, [r7, #36]	@ 0x24
  sStdFilter.FilterID1 = 0x000;
 800198c:	2300      	movs	r3, #0
 800198e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sStdFilter.FilterID2 = 0x7FF;
 8001990:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001994:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sStdFilter) != HAL_OK) {
 8001996:	f107 0318 	add.w	r3, r7, #24
 800199a:	4619      	mov	r1, r3
 800199c:	481e      	ldr	r0, [pc, #120]	@ (8001a18 <main+0xe4>)
 800199e:	f003 f9af 	bl	8004d00 <HAL_FDCAN_ConfigFilter>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <main+0x78>
	  Error_Handler();
 80019a8:	f000 f8b4 	bl	8001b14 <Error_Handler>
  }

  FDCAN_FilterTypeDef sExtFilter = {0};
 80019ac:	463b      	mov	r3, r7
 80019ae:	2200      	movs	r2, #0
 80019b0:	601a      	str	r2, [r3, #0]
 80019b2:	605a      	str	r2, [r3, #4]
 80019b4:	609a      	str	r2, [r3, #8]
 80019b6:	60da      	str	r2, [r3, #12]
 80019b8:	611a      	str	r2, [r3, #16]
 80019ba:	615a      	str	r2, [r3, #20]
  sExtFilter.IdType = FDCAN_EXTENDED_ID;
 80019bc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80019c0:	603b      	str	r3, [r7, #0]
  sExtFilter.FilterIndex = 0;
 80019c2:	2300      	movs	r3, #0
 80019c4:	607b      	str	r3, [r7, #4]
  sExtFilter.FilterType = FDCAN_FILTER_RANGE;
 80019c6:	2300      	movs	r3, #0
 80019c8:	60bb      	str	r3, [r7, #8]
  sExtFilter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80019ca:	2301      	movs	r3, #1
 80019cc:	60fb      	str	r3, [r7, #12]
  sExtFilter.FilterID1 = 0x00000000;
 80019ce:	2300      	movs	r3, #0
 80019d0:	613b      	str	r3, [r7, #16]
  sExtFilter.FilterID2 = 0x1FFFFFFF;
 80019d2:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 80019d6:	617b      	str	r3, [r7, #20]
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sExtFilter) != HAL_OK) {
 80019d8:	463b      	mov	r3, r7
 80019da:	4619      	mov	r1, r3
 80019dc:	480e      	ldr	r0, [pc, #56]	@ (8001a18 <main+0xe4>)
 80019de:	f003 f98f 	bl	8004d00 <HAL_FDCAN_ConfigFilter>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d001      	beq.n	80019ec <main+0xb8>
	  Error_Handler();
 80019e8:	f000 f894 	bl	8001b14 <Error_Handler>
  }

  if (HAL_FDCAN_Start(&hfdcan1)!= HAL_OK) {
 80019ec:	480a      	ldr	r0, [pc, #40]	@ (8001a18 <main+0xe4>)
 80019ee:	f003 f9e1 	bl	8004db4 <HAL_FDCAN_Start>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d001      	beq.n	80019fc <main+0xc8>
	  Error_Handler();
 80019f8:	f000 f88c 	bl	8001b14 <Error_Handler>
  }

  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 80019fc:	2200      	movs	r2, #0
 80019fe:	2101      	movs	r1, #1
 8001a00:	4805      	ldr	r0, [pc, #20]	@ (8001a18 <main+0xe4>)
 8001a02:	f003 fb4b 	bl	800509c <HAL_FDCAN_ActivateNotification>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d002      	beq.n	8001a12 <main+0xde>
	  Error_Handler();
 8001a0c:	f000 f882 	bl	8001b14 <Error_Handler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8001a10:	bf00      	nop
 8001a12:	bf00      	nop
 8001a14:	e7fd      	b.n	8001a12 <main+0xde>
 8001a16:	bf00      	nop
 8001a18:	2000034c 	.word	0x2000034c

08001a1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b094      	sub	sp, #80	@ 0x50
 8001a20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a22:	f107 0318 	add.w	r3, r7, #24
 8001a26:	2238      	movs	r2, #56	@ 0x38
 8001a28:	2100      	movs	r1, #0
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f009 f8ac 	bl	800ab88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a30:	1d3b      	adds	r3, r7, #4
 8001a32:	2200      	movs	r2, #0
 8001a34:	601a      	str	r2, [r3, #0]
 8001a36:	605a      	str	r2, [r3, #4]
 8001a38:	609a      	str	r2, [r3, #8]
 8001a3a:	60da      	str	r2, [r3, #12]
 8001a3c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001a3e:	2000      	movs	r0, #0
 8001a40:	f004 f830 	bl	8005aa4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a44:	2302      	movs	r3, #2
 8001a46:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a48:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a4c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a4e:	2340      	movs	r3, #64	@ 0x40
 8001a50:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a52:	2302      	movs	r3, #2
 8001a54:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a56:	2302      	movs	r3, #2
 8001a58:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001a5a:	2304      	movs	r3, #4
 8001a5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001a5e:	2355      	movs	r3, #85	@ 0x55
 8001a60:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a62:	2302      	movs	r3, #2
 8001a64:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001a66:	2302      	movs	r3, #2
 8001a68:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001a6a:	2302      	movs	r3, #2
 8001a6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a6e:	f107 0318 	add.w	r3, r7, #24
 8001a72:	4618      	mov	r0, r3
 8001a74:	f004 f8ca 	bl	8005c0c <HAL_RCC_OscConfig>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d001      	beq.n	8001a82 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001a7e:	f000 f849 	bl	8001b14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a82:	230f      	movs	r3, #15
 8001a84:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a86:	2303      	movs	r3, #3
 8001a88:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a92:	2300      	movs	r3, #0
 8001a94:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001a96:	1d3b      	adds	r3, r7, #4
 8001a98:	2104      	movs	r1, #4
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f004 fbc8 	bl	8006230 <HAL_RCC_ClockConfig>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d001      	beq.n	8001aaa <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001aa6:	f000 f835 	bl	8001b14 <Error_Handler>
  }
}
 8001aaa:	bf00      	nop
 8001aac:	3750      	adds	r7, #80	@ 0x50
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
	...

08001ab4 <__io_putchar>:

/**
 * @brief  Retargets the C library printf function to the USART.
 */
PUTCHAR_PROTOTYPE
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the LPUART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 8001abc:	1d39      	adds	r1, r7, #4
 8001abe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	4803      	ldr	r0, [pc, #12]	@ (8001ad4 <__io_putchar+0x20>)
 8001ac6:	f006 fa53 	bl	8007f70 <HAL_UART_Transmit>

  return ch;
 8001aca:	687b      	ldr	r3, [r7, #4]
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3708      	adds	r7, #8
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	20000580 	.word	0x20000580

08001ad8 <__io_getchar>:

GETCHAR_PROTOTYPE
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
  uint8_t ch = 0;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	71fb      	strb	r3, [r7, #7]

  /* Clear the Overrun flag just before receiving the first character */
  __HAL_UART_CLEAR_OREFLAG(&hlpuart1);
 8001ae2:	4b0b      	ldr	r3, [pc, #44]	@ (8001b10 <__io_getchar+0x38>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	2208      	movs	r2, #8
 8001ae8:	621a      	str	r2, [r3, #32]

  /* Wait for reception of a character on the USART RX line and echo this
   * character on console */
  HAL_UART_Receive(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001aea:	1df9      	adds	r1, r7, #7
 8001aec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001af0:	2201      	movs	r2, #1
 8001af2:	4807      	ldr	r0, [pc, #28]	@ (8001b10 <__io_getchar+0x38>)
 8001af4:	f006 faca 	bl	800808c <HAL_UART_Receive>
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001af8:	1df9      	adds	r1, r7, #7
 8001afa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001afe:	2201      	movs	r2, #1
 8001b00:	4803      	ldr	r0, [pc, #12]	@ (8001b10 <__io_getchar+0x38>)
 8001b02:	f006 fa35 	bl	8007f70 <HAL_UART_Transmit>
  return ch;
 8001b06:	79fb      	ldrb	r3, [r7, #7]
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	3708      	adds	r7, #8
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	20000580 	.word	0x20000580

08001b14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b18:	b672      	cpsid	i
}
 8001b1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001b1c:	bf00      	nop
 8001b1e:	e7fd      	b.n	8001b1c <Error_Handler+0x8>

08001b20 <HAL_TIM_PeriodElapsedCallback>:
bool inverter_precharged;

FDCAN_TxHeaderTypeDef Precharge_Complete_TxHeader;
PRECHARGE_COMPLETE_DF Precharge_Complete_DF;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1) {
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a20      	ldr	r2, [pc, #128]	@ (8001bb0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d139      	bne.n	8001ba6 <HAL_TIM_PeriodElapsedCallback+0x86>
		configureFDCAN_TxMessage_STD(&Precharge_Complete_TxHeader, PRECHARGE_COMPLETE_TX_ID);
 8001b32:	f240 61b4 	movw	r1, #1716	@ 0x6b4
 8001b36:	481f      	ldr	r0, [pc, #124]	@ (8001bb4 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001b38:	f7ff fdb2 	bl	80016a0 <configureFDCAN_TxMessage_STD>

		if (inverter_precharged == true) {
 8001b3c:	4b1e      	ldr	r3, [pc, #120]	@ (8001bb8 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d010      	beq.n	8001b66 <HAL_TIM_PeriodElapsedCallback+0x46>
			Precharge_Complete_DF.data.inverter_precharged = 1;
 8001b44:	4b1d      	ldr	r3, [pc, #116]	@ (8001bbc <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001b46:	2201      	movs	r2, #1
 8001b48:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(POS_AIR_GND_GPIO_Port, POS_AIR_GND_Pin, GPIO_PIN_SET);
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	2102      	movs	r1, #2
 8001b4e:	481c      	ldr	r0, [pc, #112]	@ (8001bc0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001b50:	f003 ff90 	bl	8005a74 <HAL_GPIO_WritePin>
			HAL_Delay(5);
 8001b54:	2005      	movs	r0, #5
 8001b56:	f000 fd3d 	bl	80025d4 <HAL_Delay>
			HAL_GPIO_WritePin(PRECHARGE_GPIO_Port, PRECHARGE_Pin, GPIO_PIN_RESET);
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	2108      	movs	r1, #8
 8001b5e:	4818      	ldr	r0, [pc, #96]	@ (8001bc0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001b60:	f003 ff88 	bl	8005a74 <HAL_GPIO_WritePin>
 8001b64:	e017      	b.n	8001b96 <HAL_TIM_PeriodElapsedCallback+0x76>
		} else {
			Precharge_Complete_DF.data.inverter_precharged = 0;
 8001b66:	4b15      	ldr	r3, [pc, #84]	@ (8001bbc <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(POS_AIR_GND_GPIO_Port, POS_AIR_GND_Pin, GPIO_PIN_RESET);
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	2102      	movs	r1, #2
 8001b70:	4813      	ldr	r0, [pc, #76]	@ (8001bc0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001b72:	f003 ff7f 	bl	8005a74 <HAL_GPIO_WritePin>
			HAL_Delay(5);
 8001b76:	2005      	movs	r0, #5
 8001b78:	f000 fd2c 	bl	80025d4 <HAL_Delay>
			HAL_GPIO_WritePin(NEG_AIR_GND_GPIO_Port, NEG_AIR_GND_Pin, GPIO_PIN_RESET);
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	2101      	movs	r1, #1
 8001b80:	480f      	ldr	r0, [pc, #60]	@ (8001bc0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001b82:	f003 ff77 	bl	8005a74 <HAL_GPIO_WritePin>
			HAL_Delay(5);
 8001b86:	2005      	movs	r0, #5
 8001b88:	f000 fd24 	bl	80025d4 <HAL_Delay>
			HAL_GPIO_WritePin(PRECHARGE_GPIO_Port, PRECHARGE_Pin, GPIO_PIN_RESET);
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	2108      	movs	r1, #8
 8001b90:	480b      	ldr	r0, [pc, #44]	@ (8001bc0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001b92:	f003 ff6f 	bl	8005a74 <HAL_GPIO_WritePin>
		}

	    HAL_TIM_Base_Stop_IT(&htim1);
 8001b96:	480b      	ldr	r0, [pc, #44]	@ (8001bc4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001b98:	f005 f92e 	bl	8006df8 <HAL_TIM_Base_Stop_IT>

		if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1,
 8001b9c:	4a07      	ldr	r2, [pc, #28]	@ (8001bbc <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001b9e:	4905      	ldr	r1, [pc, #20]	@ (8001bb4 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001ba0:	4809      	ldr	r0, [pc, #36]	@ (8001bc8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001ba2:	f003 f92f 	bl	8004e04 <HAL_FDCAN_AddMessageToTxFifoQ>
				&Precharge_Complete_TxHeader,
				Precharge_Complete_DF.array) != HAL_OK) {
			// TODO: Handle Failure
		}
	}
}
 8001ba6:	bf00      	nop
 8001ba8:	3708      	adds	r7, #8
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	40012c00 	.word	0x40012c00
 8001bb4:	200003ec 	.word	0x200003ec
 8001bb8:	200003e8 	.word	0x200003e8
 8001bbc:	20000410 	.word	0x20000410
 8001bc0:	48000800 	.word	0x48000800
 8001bc4:	200004e8 	.word	0x200004e8
 8001bc8:	2000034c 	.word	0x2000034c

08001bcc <prechargeSequence>:
	for (size_t i = 0; i < 16; ++i) {
		bms_pack_voltage+=(fabs(getVoltage(IC->cell.c_codes[i])));
	}
}

void prechargeSequence() {
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
//	calculatePackVoltage();

	HAL_GPIO_WritePin(NEG_AIR_GND_GPIO_Port, NEG_AIR_GND_Pin, GPIO_PIN_SET);
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	2101      	movs	r1, #1
 8001bd4:	480f      	ldr	r0, [pc, #60]	@ (8001c14 <prechargeSequence+0x48>)
 8001bd6:	f003 ff4d 	bl	8005a74 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8001bda:	2005      	movs	r0, #5
 8001bdc:	f000 fcfa 	bl	80025d4 <HAL_Delay>
	HAL_GPIO_WritePin(PRECHARGE_GPIO_Port, PRECHARGE_Pin, GPIO_PIN_SET);
 8001be0:	2201      	movs	r2, #1
 8001be2:	2108      	movs	r1, #8
 8001be4:	480b      	ldr	r0, [pc, #44]	@ (8001c14 <prechargeSequence+0x48>)
 8001be6:	f003 ff45 	bl	8005a74 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8001bea:	2005      	movs	r0, #5
 8001bec:	f000 fcf2 	bl	80025d4 <HAL_Delay>
	HAL_GPIO_WritePin(POS_AIR_GND_GPIO_Port, POS_AIR_GND_Pin, GPIO_PIN_RESET);
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	2102      	movs	r1, #2
 8001bf4:	4807      	ldr	r0, [pc, #28]	@ (8001c14 <prechargeSequence+0x48>)
 8001bf6:	f003 ff3d 	bl	8005a74 <HAL_GPIO_WritePin>

    __HAL_TIM_SET_COUNTER(&htim1, 0);
 8001bfa:	4b07      	ldr	r3, [pc, #28]	@ (8001c18 <prechargeSequence+0x4c>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	2200      	movs	r2, #0
 8001c00:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Base_Start_IT(&htim1);
 8001c02:	4805      	ldr	r0, [pc, #20]	@ (8001c18 <prechargeSequence+0x4c>)
 8001c04:	f005 f880 	bl	8006d08 <HAL_TIM_Base_Start_IT>
//	while (fabsf(bms_pack_voltage - inverter_dc_volts) > PRECHARGE_VOLTAGE_DELTA) {
//		inverter_precharged = false;
//	}

    // OVERRIDE
	inverter_precharged = true;
 8001c08:	4b04      	ldr	r3, [pc, #16]	@ (8001c1c <prechargeSequence+0x50>)
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	701a      	strb	r2, [r3, #0]
}
 8001c0e:	bf00      	nop
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	48000800 	.word	0x48000800
 8001c18:	200004e8 	.word	0x200004e8
 8001c1c:	200003e8 	.word	0x200003e8

08001c20 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001c24:	4b1b      	ldr	r3, [pc, #108]	@ (8001c94 <MX_SPI2_Init+0x74>)
 8001c26:	4a1c      	ldr	r2, [pc, #112]	@ (8001c98 <MX_SPI2_Init+0x78>)
 8001c28:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001c2a:	4b1a      	ldr	r3, [pc, #104]	@ (8001c94 <MX_SPI2_Init+0x74>)
 8001c2c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001c30:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001c32:	4b18      	ldr	r3, [pc, #96]	@ (8001c94 <MX_SPI2_Init+0x74>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c38:	4b16      	ldr	r3, [pc, #88]	@ (8001c94 <MX_SPI2_Init+0x74>)
 8001c3a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001c3e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c40:	4b14      	ldr	r3, [pc, #80]	@ (8001c94 <MX_SPI2_Init+0x74>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c46:	4b13      	ldr	r3, [pc, #76]	@ (8001c94 <MX_SPI2_Init+0x74>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001c4c:	4b11      	ldr	r3, [pc, #68]	@ (8001c94 <MX_SPI2_Init+0x74>)
 8001c4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c52:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001c54:	4b0f      	ldr	r3, [pc, #60]	@ (8001c94 <MX_SPI2_Init+0x74>)
 8001c56:	2230      	movs	r2, #48	@ 0x30
 8001c58:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c5a:	4b0e      	ldr	r3, [pc, #56]	@ (8001c94 <MX_SPI2_Init+0x74>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c60:	4b0c      	ldr	r3, [pc, #48]	@ (8001c94 <MX_SPI2_Init+0x74>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c66:	4b0b      	ldr	r3, [pc, #44]	@ (8001c94 <MX_SPI2_Init+0x74>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001c6c:	4b09      	ldr	r3, [pc, #36]	@ (8001c94 <MX_SPI2_Init+0x74>)
 8001c6e:	2207      	movs	r2, #7
 8001c70:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001c72:	4b08      	ldr	r3, [pc, #32]	@ (8001c94 <MX_SPI2_Init+0x74>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001c78:	4b06      	ldr	r3, [pc, #24]	@ (8001c94 <MX_SPI2_Init+0x74>)
 8001c7a:	2208      	movs	r2, #8
 8001c7c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001c7e:	4805      	ldr	r0, [pc, #20]	@ (8001c94 <MX_SPI2_Init+0x74>)
 8001c80:	f004 ff40 	bl	8006b04 <HAL_SPI_Init>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001c8a:	f7ff ff43 	bl	8001b14 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001c8e:	bf00      	nop
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	2000041c 	.word	0x2000041c
 8001c98:	40003800 	.word	0x40003800

08001c9c <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001ca0:	4b1b      	ldr	r3, [pc, #108]	@ (8001d10 <MX_SPI3_Init+0x74>)
 8001ca2:	4a1c      	ldr	r2, [pc, #112]	@ (8001d14 <MX_SPI3_Init+0x78>)
 8001ca4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001ca6:	4b1a      	ldr	r3, [pc, #104]	@ (8001d10 <MX_SPI3_Init+0x74>)
 8001ca8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001cac:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001cae:	4b18      	ldr	r3, [pc, #96]	@ (8001d10 <MX_SPI3_Init+0x74>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001cb4:	4b16      	ldr	r3, [pc, #88]	@ (8001d10 <MX_SPI3_Init+0x74>)
 8001cb6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001cba:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001cbc:	4b14      	ldr	r3, [pc, #80]	@ (8001d10 <MX_SPI3_Init+0x74>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001cc2:	4b13      	ldr	r3, [pc, #76]	@ (8001d10 <MX_SPI3_Init+0x74>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001cc8:	4b11      	ldr	r3, [pc, #68]	@ (8001d10 <MX_SPI3_Init+0x74>)
 8001cca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001cce:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001cd0:	4b0f      	ldr	r3, [pc, #60]	@ (8001d10 <MX_SPI3_Init+0x74>)
 8001cd2:	2230      	movs	r2, #48	@ 0x30
 8001cd4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001cd6:	4b0e      	ldr	r3, [pc, #56]	@ (8001d10 <MX_SPI3_Init+0x74>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cdc:	4b0c      	ldr	r3, [pc, #48]	@ (8001d10 <MX_SPI3_Init+0x74>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ce2:	4b0b      	ldr	r3, [pc, #44]	@ (8001d10 <MX_SPI3_Init+0x74>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001ce8:	4b09      	ldr	r3, [pc, #36]	@ (8001d10 <MX_SPI3_Init+0x74>)
 8001cea:	2207      	movs	r2, #7
 8001cec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001cee:	4b08      	ldr	r3, [pc, #32]	@ (8001d10 <MX_SPI3_Init+0x74>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001cf4:	4b06      	ldr	r3, [pc, #24]	@ (8001d10 <MX_SPI3_Init+0x74>)
 8001cf6:	2208      	movs	r2, #8
 8001cf8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001cfa:	4805      	ldr	r0, [pc, #20]	@ (8001d10 <MX_SPI3_Init+0x74>)
 8001cfc:	f004 ff02 	bl	8006b04 <HAL_SPI_Init>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001d06:	f7ff ff05 	bl	8001b14 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001d0a:	bf00      	nop
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	20000480 	.word	0x20000480
 8001d14:	40003c00 	.word	0x40003c00

08001d18 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b08c      	sub	sp, #48	@ 0x30
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d20:	f107 031c 	add.w	r3, r7, #28
 8001d24:	2200      	movs	r2, #0
 8001d26:	601a      	str	r2, [r3, #0]
 8001d28:	605a      	str	r2, [r3, #4]
 8001d2a:	609a      	str	r2, [r3, #8]
 8001d2c:	60da      	str	r2, [r3, #12]
 8001d2e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a2f      	ldr	r2, [pc, #188]	@ (8001df4 <HAL_SPI_MspInit+0xdc>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d129      	bne.n	8001d8e <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001d3a:	4b2f      	ldr	r3, [pc, #188]	@ (8001df8 <HAL_SPI_MspInit+0xe0>)
 8001d3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d3e:	4a2e      	ldr	r2, [pc, #184]	@ (8001df8 <HAL_SPI_MspInit+0xe0>)
 8001d40:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d44:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d46:	4b2c      	ldr	r3, [pc, #176]	@ (8001df8 <HAL_SPI_MspInit+0xe0>)
 8001d48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d4e:	61bb      	str	r3, [r7, #24]
 8001d50:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d52:	4b29      	ldr	r3, [pc, #164]	@ (8001df8 <HAL_SPI_MspInit+0xe0>)
 8001d54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d56:	4a28      	ldr	r2, [pc, #160]	@ (8001df8 <HAL_SPI_MspInit+0xe0>)
 8001d58:	f043 0302 	orr.w	r3, r3, #2
 8001d5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d5e:	4b26      	ldr	r3, [pc, #152]	@ (8001df8 <HAL_SPI_MspInit+0xe0>)
 8001d60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d62:	f003 0302 	and.w	r3, r3, #2
 8001d66:	617b      	str	r3, [r7, #20]
 8001d68:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001d6a:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001d6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d70:	2302      	movs	r3, #2
 8001d72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d74:	2300      	movs	r3, #0
 8001d76:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d78:	2303      	movs	r3, #3
 8001d7a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d7c:	2305      	movs	r3, #5
 8001d7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d80:	f107 031c 	add.w	r3, r7, #28
 8001d84:	4619      	mov	r1, r3
 8001d86:	481d      	ldr	r0, [pc, #116]	@ (8001dfc <HAL_SPI_MspInit+0xe4>)
 8001d88:	f003 fcf2 	bl	8005770 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001d8c:	e02d      	b.n	8001dea <HAL_SPI_MspInit+0xd2>
  else if(spiHandle->Instance==SPI3)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a1b      	ldr	r2, [pc, #108]	@ (8001e00 <HAL_SPI_MspInit+0xe8>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d128      	bne.n	8001dea <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001d98:	4b17      	ldr	r3, [pc, #92]	@ (8001df8 <HAL_SPI_MspInit+0xe0>)
 8001d9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d9c:	4a16      	ldr	r2, [pc, #88]	@ (8001df8 <HAL_SPI_MspInit+0xe0>)
 8001d9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001da2:	6593      	str	r3, [r2, #88]	@ 0x58
 8001da4:	4b14      	ldr	r3, [pc, #80]	@ (8001df8 <HAL_SPI_MspInit+0xe0>)
 8001da6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001da8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001dac:	613b      	str	r3, [r7, #16]
 8001dae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001db0:	4b11      	ldr	r3, [pc, #68]	@ (8001df8 <HAL_SPI_MspInit+0xe0>)
 8001db2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001db4:	4a10      	ldr	r2, [pc, #64]	@ (8001df8 <HAL_SPI_MspInit+0xe0>)
 8001db6:	f043 0304 	orr.w	r3, r3, #4
 8001dba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dbc:	4b0e      	ldr	r3, [pc, #56]	@ (8001df8 <HAL_SPI_MspInit+0xe0>)
 8001dbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dc0:	f003 0304 	and.w	r3, r3, #4
 8001dc4:	60fb      	str	r3, [r7, #12]
 8001dc6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001dc8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001dcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dce:	2302      	movs	r3, #2
 8001dd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dd6:	2303      	movs	r3, #3
 8001dd8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001dda:	2306      	movs	r3, #6
 8001ddc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dde:	f107 031c 	add.w	r3, r7, #28
 8001de2:	4619      	mov	r1, r3
 8001de4:	4807      	ldr	r0, [pc, #28]	@ (8001e04 <HAL_SPI_MspInit+0xec>)
 8001de6:	f003 fcc3 	bl	8005770 <HAL_GPIO_Init>
}
 8001dea:	bf00      	nop
 8001dec:	3730      	adds	r7, #48	@ 0x30
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	40003800 	.word	0x40003800
 8001df8:	40021000 	.word	0x40021000
 8001dfc:	48000400 	.word	0x48000400
 8001e00:	40003c00 	.word	0x40003c00
 8001e04:	48000800 	.word	0x48000800

08001e08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e0e:	4b0f      	ldr	r3, [pc, #60]	@ (8001e4c <HAL_MspInit+0x44>)
 8001e10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e12:	4a0e      	ldr	r2, [pc, #56]	@ (8001e4c <HAL_MspInit+0x44>)
 8001e14:	f043 0301 	orr.w	r3, r3, #1
 8001e18:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e1a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e4c <HAL_MspInit+0x44>)
 8001e1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e1e:	f003 0301 	and.w	r3, r3, #1
 8001e22:	607b      	str	r3, [r7, #4]
 8001e24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e26:	4b09      	ldr	r3, [pc, #36]	@ (8001e4c <HAL_MspInit+0x44>)
 8001e28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e2a:	4a08      	ldr	r2, [pc, #32]	@ (8001e4c <HAL_MspInit+0x44>)
 8001e2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e30:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e32:	4b06      	ldr	r3, [pc, #24]	@ (8001e4c <HAL_MspInit+0x44>)
 8001e34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e3a:	603b      	str	r3, [r7, #0]
 8001e3c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001e3e:	f003 fed5 	bl	8005bec <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e42:	bf00      	nop
 8001e44:	3708      	adds	r7, #8
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	40021000 	.word	0x40021000

08001e50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e54:	bf00      	nop
 8001e56:	e7fd      	b.n	8001e54 <NMI_Handler+0x4>

08001e58 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e5c:	bf00      	nop
 8001e5e:	e7fd      	b.n	8001e5c <HardFault_Handler+0x4>

08001e60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e64:	bf00      	nop
 8001e66:	e7fd      	b.n	8001e64 <MemManage_Handler+0x4>

08001e68 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e6c:	bf00      	nop
 8001e6e:	e7fd      	b.n	8001e6c <BusFault_Handler+0x4>

08001e70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e74:	bf00      	nop
 8001e76:	e7fd      	b.n	8001e74 <UsageFault_Handler+0x4>

08001e78 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e7c:	bf00      	nop
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr

08001e86 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e86:	b480      	push	{r7}
 8001e88:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e8a:	bf00      	nop
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e92:	4770      	bx	lr

08001e94 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e98:	bf00      	nop
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr

08001ea2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ea2:	b580      	push	{r7, lr}
 8001ea4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ea6:	f000 fb77 	bl	8002598 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001eaa:	bf00      	nop
 8001eac:	bd80      	pop	{r7, pc}
	...

08001eb0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001eb4:	4802      	ldr	r0, [pc, #8]	@ (8001ec0 <DMA1_Channel1_IRQHandler+0x10>)
 8001eb6:	f002 fcb7 	bl	8004828 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001eba:	bf00      	nop
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	200002e8 	.word	0x200002e8

08001ec4 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001ec8:	4802      	ldr	r0, [pc, #8]	@ (8001ed4 <FDCAN1_IT0_IRQHandler+0x10>)
 8001eca:	f003 f9cd 	bl	8005268 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8001ece:	bf00      	nop
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	2000034c 	.word	0x2000034c

08001ed8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001edc:	4802      	ldr	r0, [pc, #8]	@ (8001ee8 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001ede:	f005 f81b 	bl	8006f18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001ee2:	bf00      	nop
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	200004e8 	.word	0x200004e8

08001eec <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001ef0:	4802      	ldr	r0, [pc, #8]	@ (8001efc <TIM2_IRQHandler+0x10>)
 8001ef2:	f005 f811 	bl	8006f18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001ef6:	bf00      	nop
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	20000534 	.word	0x20000534

08001f00 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  return 1;
 8001f04:	2301      	movs	r3, #1
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr

08001f10 <_kill>:

int _kill(int pid, int sig)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
 8001f18:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f1a:	f008 fe5f 	bl	800abdc <__errno>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	2216      	movs	r2, #22
 8001f22:	601a      	str	r2, [r3, #0]
  return -1;
 8001f24:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3708      	adds	r7, #8
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <_exit>:

void _exit (int status)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f38:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001f3c:	6878      	ldr	r0, [r7, #4]
 8001f3e:	f7ff ffe7 	bl	8001f10 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f42:	bf00      	nop
 8001f44:	e7fd      	b.n	8001f42 <_exit+0x12>

08001f46 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f46:	b580      	push	{r7, lr}
 8001f48:	b086      	sub	sp, #24
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	60f8      	str	r0, [r7, #12]
 8001f4e:	60b9      	str	r1, [r7, #8]
 8001f50:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f52:	2300      	movs	r3, #0
 8001f54:	617b      	str	r3, [r7, #20]
 8001f56:	e00a      	b.n	8001f6e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f58:	f7ff fdbe 	bl	8001ad8 <__io_getchar>
 8001f5c:	4601      	mov	r1, r0
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	1c5a      	adds	r2, r3, #1
 8001f62:	60ba      	str	r2, [r7, #8]
 8001f64:	b2ca      	uxtb	r2, r1
 8001f66:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	3301      	adds	r3, #1
 8001f6c:	617b      	str	r3, [r7, #20]
 8001f6e:	697a      	ldr	r2, [r7, #20]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	429a      	cmp	r2, r3
 8001f74:	dbf0      	blt.n	8001f58 <_read+0x12>
  }

  return len;
 8001f76:	687b      	ldr	r3, [r7, #4]
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3718      	adds	r7, #24
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}

08001f80 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b086      	sub	sp, #24
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	60f8      	str	r0, [r7, #12]
 8001f88:	60b9      	str	r1, [r7, #8]
 8001f8a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	617b      	str	r3, [r7, #20]
 8001f90:	e009      	b.n	8001fa6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	1c5a      	adds	r2, r3, #1
 8001f96:	60ba      	str	r2, [r7, #8]
 8001f98:	781b      	ldrb	r3, [r3, #0]
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7ff fd8a 	bl	8001ab4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	3301      	adds	r3, #1
 8001fa4:	617b      	str	r3, [r7, #20]
 8001fa6:	697a      	ldr	r2, [r7, #20]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	429a      	cmp	r2, r3
 8001fac:	dbf1      	blt.n	8001f92 <_write+0x12>
  }
  return len;
 8001fae:	687b      	ldr	r3, [r7, #4]
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	3718      	adds	r7, #24
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}

08001fb8 <_close>:

int _close(int file)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001fc0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	370c      	adds	r7, #12
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr

08001fd0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
 8001fd8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001fe0:	605a      	str	r2, [r3, #4]
  return 0;
 8001fe2:	2300      	movs	r3, #0
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <_isatty>:

int _isatty(int file)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ff8:	2301      	movs	r3, #1
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	370c      	adds	r7, #12
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr

08002006 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002006:	b480      	push	{r7}
 8002008:	b085      	sub	sp, #20
 800200a:	af00      	add	r7, sp, #0
 800200c:	60f8      	str	r0, [r7, #12]
 800200e:	60b9      	str	r1, [r7, #8]
 8002010:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002012:	2300      	movs	r3, #0
}
 8002014:	4618      	mov	r0, r3
 8002016:	3714      	adds	r7, #20
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b086      	sub	sp, #24
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002028:	4a14      	ldr	r2, [pc, #80]	@ (800207c <_sbrk+0x5c>)
 800202a:	4b15      	ldr	r3, [pc, #84]	@ (8002080 <_sbrk+0x60>)
 800202c:	1ad3      	subs	r3, r2, r3
 800202e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002034:	4b13      	ldr	r3, [pc, #76]	@ (8002084 <_sbrk+0x64>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d102      	bne.n	8002042 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800203c:	4b11      	ldr	r3, [pc, #68]	@ (8002084 <_sbrk+0x64>)
 800203e:	4a12      	ldr	r2, [pc, #72]	@ (8002088 <_sbrk+0x68>)
 8002040:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002042:	4b10      	ldr	r3, [pc, #64]	@ (8002084 <_sbrk+0x64>)
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4413      	add	r3, r2
 800204a:	693a      	ldr	r2, [r7, #16]
 800204c:	429a      	cmp	r2, r3
 800204e:	d207      	bcs.n	8002060 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002050:	f008 fdc4 	bl	800abdc <__errno>
 8002054:	4603      	mov	r3, r0
 8002056:	220c      	movs	r2, #12
 8002058:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800205a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800205e:	e009      	b.n	8002074 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002060:	4b08      	ldr	r3, [pc, #32]	@ (8002084 <_sbrk+0x64>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002066:	4b07      	ldr	r3, [pc, #28]	@ (8002084 <_sbrk+0x64>)
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	4413      	add	r3, r2
 800206e:	4a05      	ldr	r2, [pc, #20]	@ (8002084 <_sbrk+0x64>)
 8002070:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002072:	68fb      	ldr	r3, [r7, #12]
}
 8002074:	4618      	mov	r0, r3
 8002076:	3718      	adds	r7, #24
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}
 800207c:	20020000 	.word	0x20020000
 8002080:	00000400 	.word	0x00000400
 8002084:	200004e4 	.word	0x200004e4
 8002088:	20000768 	.word	0x20000768

0800208c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002090:	4b06      	ldr	r3, [pc, #24]	@ (80020ac <SystemInit+0x20>)
 8002092:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002096:	4a05      	ldr	r2, [pc, #20]	@ (80020ac <SystemInit+0x20>)
 8002098:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800209c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020a0:	bf00      	nop
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	e000ed00 	.word	0xe000ed00

080020b0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b088      	sub	sp, #32
 80020b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020b6:	f107 0310 	add.w	r3, r7, #16
 80020ba:	2200      	movs	r2, #0
 80020bc:	601a      	str	r2, [r3, #0]
 80020be:	605a      	str	r2, [r3, #4]
 80020c0:	609a      	str	r2, [r3, #8]
 80020c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020c4:	1d3b      	adds	r3, r7, #4
 80020c6:	2200      	movs	r2, #0
 80020c8:	601a      	str	r2, [r3, #0]
 80020ca:	605a      	str	r2, [r3, #4]
 80020cc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80020ce:	4b20      	ldr	r3, [pc, #128]	@ (8002150 <MX_TIM1_Init+0xa0>)
 80020d0:	4a20      	ldr	r2, [pc, #128]	@ (8002154 <MX_TIM1_Init+0xa4>)
 80020d2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 13089;
 80020d4:	4b1e      	ldr	r3, [pc, #120]	@ (8002150 <MX_TIM1_Init+0xa0>)
 80020d6:	f243 3221 	movw	r2, #13089	@ 0x3321
 80020da:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020dc:	4b1c      	ldr	r3, [pc, #112]	@ (8002150 <MX_TIM1_Init+0xa0>)
 80020de:	2200      	movs	r2, #0
 80020e0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 64934;
 80020e2:	4b1b      	ldr	r3, [pc, #108]	@ (8002150 <MX_TIM1_Init+0xa0>)
 80020e4:	f64f 52a6 	movw	r2, #64934	@ 0xfda6
 80020e8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020ea:	4b19      	ldr	r3, [pc, #100]	@ (8002150 <MX_TIM1_Init+0xa0>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80020f0:	4b17      	ldr	r3, [pc, #92]	@ (8002150 <MX_TIM1_Init+0xa0>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020f6:	4b16      	ldr	r3, [pc, #88]	@ (8002150 <MX_TIM1_Init+0xa0>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80020fc:	4814      	ldr	r0, [pc, #80]	@ (8002150 <MX_TIM1_Init+0xa0>)
 80020fe:	f004 fdac 	bl	8006c5a <HAL_TIM_Base_Init>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d001      	beq.n	800210c <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8002108:	f7ff fd04 	bl	8001b14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800210c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002110:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002112:	f107 0310 	add.w	r3, r7, #16
 8002116:	4619      	mov	r1, r3
 8002118:	480d      	ldr	r0, [pc, #52]	@ (8002150 <MX_TIM1_Init+0xa0>)
 800211a:	f005 f8e9 	bl	80072f0 <HAL_TIM_ConfigClockSource>
 800211e:	4603      	mov	r3, r0
 8002120:	2b00      	cmp	r3, #0
 8002122:	d001      	beq.n	8002128 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8002124:	f7ff fcf6 	bl	8001b14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002128:	2300      	movs	r3, #0
 800212a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800212c:	2300      	movs	r3, #0
 800212e:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002130:	2300      	movs	r3, #0
 8002132:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002134:	1d3b      	adds	r3, r7, #4
 8002136:	4619      	mov	r1, r3
 8002138:	4805      	ldr	r0, [pc, #20]	@ (8002150 <MX_TIM1_Init+0xa0>)
 800213a:	f005 fded 	bl	8007d18 <HAL_TIMEx_MasterConfigSynchronization>
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d001      	beq.n	8002148 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002144:	f7ff fce6 	bl	8001b14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002148:	bf00      	nop
 800214a:	3720      	adds	r7, #32
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}
 8002150:	200004e8 	.word	0x200004e8
 8002154:	40012c00 	.word	0x40012c00

08002158 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b090      	sub	sp, #64	@ 0x40
 800215c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800215e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002162:	2200      	movs	r2, #0
 8002164:	601a      	str	r2, [r3, #0]
 8002166:	605a      	str	r2, [r3, #4]
 8002168:	609a      	str	r2, [r3, #8]
 800216a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800216c:	f107 031c 	add.w	r3, r7, #28
 8002170:	2200      	movs	r2, #0
 8002172:	601a      	str	r2, [r3, #0]
 8002174:	605a      	str	r2, [r3, #4]
 8002176:	609a      	str	r2, [r3, #8]
 8002178:	60da      	str	r2, [r3, #12]
 800217a:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800217c:	f107 030c 	add.w	r3, r7, #12
 8002180:	2200      	movs	r2, #0
 8002182:	601a      	str	r2, [r3, #0]
 8002184:	605a      	str	r2, [r3, #4]
 8002186:	609a      	str	r2, [r3, #8]
 8002188:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800218a:	463b      	mov	r3, r7
 800218c:	2200      	movs	r2, #0
 800218e:	601a      	str	r2, [r3, #0]
 8002190:	605a      	str	r2, [r3, #4]
 8002192:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002194:	4b3e      	ldr	r3, [pc, #248]	@ (8002290 <MX_TIM2_Init+0x138>)
 8002196:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800219a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 800219c:	4b3c      	ldr	r3, [pc, #240]	@ (8002290 <MX_TIM2_Init+0x138>)
 800219e:	22a9      	movs	r2, #169	@ 0xa9
 80021a0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021a2:	4b3b      	ldr	r3, [pc, #236]	@ (8002290 <MX_TIM2_Init+0x138>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80021a8:	4b39      	ldr	r3, [pc, #228]	@ (8002290 <MX_TIM2_Init+0x138>)
 80021aa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80021ae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021b0:	4b37      	ldr	r3, [pc, #220]	@ (8002290 <MX_TIM2_Init+0x138>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021b6:	4b36      	ldr	r3, [pc, #216]	@ (8002290 <MX_TIM2_Init+0x138>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80021bc:	4834      	ldr	r0, [pc, #208]	@ (8002290 <MX_TIM2_Init+0x138>)
 80021be:	f004 fd4c 	bl	8006c5a <HAL_TIM_Base_Init>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d001      	beq.n	80021cc <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80021c8:	f7ff fca4 	bl	8001b14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021d0:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80021d2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80021d6:	4619      	mov	r1, r3
 80021d8:	482d      	ldr	r0, [pc, #180]	@ (8002290 <MX_TIM2_Init+0x138>)
 80021da:	f005 f889 	bl	80072f0 <HAL_TIM_ConfigClockSource>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d001      	beq.n	80021e8 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80021e4:	f7ff fc96 	bl	8001b14 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80021e8:	4829      	ldr	r0, [pc, #164]	@ (8002290 <MX_TIM2_Init+0x138>)
 80021ea:	f004 fe34 	bl	8006e56 <HAL_TIM_IC_Init>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d001      	beq.n	80021f8 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 80021f4:	f7ff fc8e 	bl	8001b14 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80021f8:	2304      	movs	r3, #4
 80021fa:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80021fc:	2350      	movs	r3, #80	@ 0x50
 80021fe:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002200:	2300      	movs	r3, #0
 8002202:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8002204:	2300      	movs	r3, #0
 8002206:	62bb      	str	r3, [r7, #40]	@ 0x28
  sSlaveConfig.TriggerFilter = 0;
 8002208:	2300      	movs	r3, #0
 800220a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 800220c:	f107 031c 	add.w	r3, r7, #28
 8002210:	4619      	mov	r1, r3
 8002212:	481f      	ldr	r0, [pc, #124]	@ (8002290 <MX_TIM2_Init+0x138>)
 8002214:	f005 f982 	bl	800751c <HAL_TIM_SlaveConfigSynchro>
 8002218:	4603      	mov	r3, r0
 800221a:	2b00      	cmp	r3, #0
 800221c:	d001      	beq.n	8002222 <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 800221e:	f7ff fc79 	bl	8001b14 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002222:	2300      	movs	r3, #0
 8002224:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002226:	2301      	movs	r3, #1
 8002228:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800222a:	2300      	movs	r3, #0
 800222c:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 800222e:	2300      	movs	r3, #0
 8002230:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002232:	f107 030c 	add.w	r3, r7, #12
 8002236:	2200      	movs	r2, #0
 8002238:	4619      	mov	r1, r3
 800223a:	4815      	ldr	r0, [pc, #84]	@ (8002290 <MX_TIM2_Init+0x138>)
 800223c:	f004 ffbb 	bl	80071b6 <HAL_TIM_IC_ConfigChannel>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <MX_TIM2_Init+0xf2>
  {
    Error_Handler();
 8002246:	f7ff fc65 	bl	8001b14 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800224a:	2302      	movs	r3, #2
 800224c:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800224e:	2302      	movs	r3, #2
 8002250:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002252:	f107 030c 	add.w	r3, r7, #12
 8002256:	2204      	movs	r2, #4
 8002258:	4619      	mov	r1, r3
 800225a:	480d      	ldr	r0, [pc, #52]	@ (8002290 <MX_TIM2_Init+0x138>)
 800225c:	f004 ffab 	bl	80071b6 <HAL_TIM_IC_ConfigChannel>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d001      	beq.n	800226a <MX_TIM2_Init+0x112>
  {
    Error_Handler();
 8002266:	f7ff fc55 	bl	8001b14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800226a:	2300      	movs	r3, #0
 800226c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800226e:	2300      	movs	r3, #0
 8002270:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002272:	463b      	mov	r3, r7
 8002274:	4619      	mov	r1, r3
 8002276:	4806      	ldr	r0, [pc, #24]	@ (8002290 <MX_TIM2_Init+0x138>)
 8002278:	f005 fd4e 	bl	8007d18 <HAL_TIMEx_MasterConfigSynchronization>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d001      	beq.n	8002286 <MX_TIM2_Init+0x12e>
  {
    Error_Handler();
 8002282:	f7ff fc47 	bl	8001b14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002286:	bf00      	nop
 8002288:	3740      	adds	r7, #64	@ 0x40
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	20000534 	.word	0x20000534

08002294 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b08a      	sub	sp, #40	@ 0x28
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800229c:	f107 0314 	add.w	r3, r7, #20
 80022a0:	2200      	movs	r2, #0
 80022a2:	601a      	str	r2, [r3, #0]
 80022a4:	605a      	str	r2, [r3, #4]
 80022a6:	609a      	str	r2, [r3, #8]
 80022a8:	60da      	str	r2, [r3, #12]
 80022aa:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a28      	ldr	r2, [pc, #160]	@ (8002354 <HAL_TIM_Base_MspInit+0xc0>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d114      	bne.n	80022e0 <HAL_TIM_Base_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80022b6:	4b28      	ldr	r3, [pc, #160]	@ (8002358 <HAL_TIM_Base_MspInit+0xc4>)
 80022b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022ba:	4a27      	ldr	r2, [pc, #156]	@ (8002358 <HAL_TIM_Base_MspInit+0xc4>)
 80022bc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80022c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80022c2:	4b25      	ldr	r3, [pc, #148]	@ (8002358 <HAL_TIM_Base_MspInit+0xc4>)
 80022c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80022ca:	613b      	str	r3, [r7, #16]
 80022cc:	693b      	ldr	r3, [r7, #16]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 80022ce:	2200      	movs	r2, #0
 80022d0:	2101      	movs	r1, #1
 80022d2:	2019      	movs	r0, #25
 80022d4:	f002 f9cb 	bl	800466e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80022d8:	2019      	movs	r0, #25
 80022da:	f002 f9e2 	bl	80046a2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80022de:	e035      	b.n	800234c <HAL_TIM_Base_MspInit+0xb8>
  else if(tim_baseHandle->Instance==TIM2)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022e8:	d130      	bne.n	800234c <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022ea:	4b1b      	ldr	r3, [pc, #108]	@ (8002358 <HAL_TIM_Base_MspInit+0xc4>)
 80022ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022ee:	4a1a      	ldr	r2, [pc, #104]	@ (8002358 <HAL_TIM_Base_MspInit+0xc4>)
 80022f0:	f043 0301 	orr.w	r3, r3, #1
 80022f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80022f6:	4b18      	ldr	r3, [pc, #96]	@ (8002358 <HAL_TIM_Base_MspInit+0xc4>)
 80022f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022fa:	f003 0301 	and.w	r3, r3, #1
 80022fe:	60fb      	str	r3, [r7, #12]
 8002300:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002302:	4b15      	ldr	r3, [pc, #84]	@ (8002358 <HAL_TIM_Base_MspInit+0xc4>)
 8002304:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002306:	4a14      	ldr	r2, [pc, #80]	@ (8002358 <HAL_TIM_Base_MspInit+0xc4>)
 8002308:	f043 0301 	orr.w	r3, r3, #1
 800230c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800230e:	4b12      	ldr	r3, [pc, #72]	@ (8002358 <HAL_TIM_Base_MspInit+0xc4>)
 8002310:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002312:	f003 0301 	and.w	r3, r3, #1
 8002316:	60bb      	str	r3, [r7, #8]
 8002318:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = J1772_CP_Pin;
 800231a:	2301      	movs	r3, #1
 800231c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800231e:	2302      	movs	r3, #2
 8002320:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002322:	2300      	movs	r3, #0
 8002324:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002326:	2300      	movs	r3, #0
 8002328:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800232a:	2301      	movs	r3, #1
 800232c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(J1772_CP_GPIO_Port, &GPIO_InitStruct);
 800232e:	f107 0314 	add.w	r3, r7, #20
 8002332:	4619      	mov	r1, r3
 8002334:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002338:	f003 fa1a 	bl	8005770 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 800233c:	2200      	movs	r2, #0
 800233e:	2102      	movs	r1, #2
 8002340:	201c      	movs	r0, #28
 8002342:	f002 f994 	bl	800466e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002346:	201c      	movs	r0, #28
 8002348:	f002 f9ab 	bl	80046a2 <HAL_NVIC_EnableIRQ>
}
 800234c:	bf00      	nop
 800234e:	3728      	adds	r7, #40	@ 0x28
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}
 8002354:	40012c00 	.word	0x40012c00
 8002358:	40021000 	.word	0x40021000

0800235c <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002360:	4b21      	ldr	r3, [pc, #132]	@ (80023e8 <MX_LPUART1_UART_Init+0x8c>)
 8002362:	4a22      	ldr	r2, [pc, #136]	@ (80023ec <MX_LPUART1_UART_Init+0x90>)
 8002364:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002366:	4b20      	ldr	r3, [pc, #128]	@ (80023e8 <MX_LPUART1_UART_Init+0x8c>)
 8002368:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800236c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800236e:	4b1e      	ldr	r3, [pc, #120]	@ (80023e8 <MX_LPUART1_UART_Init+0x8c>)
 8002370:	2200      	movs	r2, #0
 8002372:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002374:	4b1c      	ldr	r3, [pc, #112]	@ (80023e8 <MX_LPUART1_UART_Init+0x8c>)
 8002376:	2200      	movs	r2, #0
 8002378:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800237a:	4b1b      	ldr	r3, [pc, #108]	@ (80023e8 <MX_LPUART1_UART_Init+0x8c>)
 800237c:	2200      	movs	r2, #0
 800237e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002380:	4b19      	ldr	r3, [pc, #100]	@ (80023e8 <MX_LPUART1_UART_Init+0x8c>)
 8002382:	220c      	movs	r2, #12
 8002384:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002386:	4b18      	ldr	r3, [pc, #96]	@ (80023e8 <MX_LPUART1_UART_Init+0x8c>)
 8002388:	2200      	movs	r2, #0
 800238a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800238c:	4b16      	ldr	r3, [pc, #88]	@ (80023e8 <MX_LPUART1_UART_Init+0x8c>)
 800238e:	2200      	movs	r2, #0
 8002390:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002392:	4b15      	ldr	r3, [pc, #84]	@ (80023e8 <MX_LPUART1_UART_Init+0x8c>)
 8002394:	2200      	movs	r2, #0
 8002396:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002398:	4b13      	ldr	r3, [pc, #76]	@ (80023e8 <MX_LPUART1_UART_Init+0x8c>)
 800239a:	2200      	movs	r2, #0
 800239c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800239e:	4812      	ldr	r0, [pc, #72]	@ (80023e8 <MX_LPUART1_UART_Init+0x8c>)
 80023a0:	f005 fd96 	bl	8007ed0 <HAL_UART_Init>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80023aa:	f7ff fbb3 	bl	8001b14 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80023ae:	2100      	movs	r1, #0
 80023b0:	480d      	ldr	r0, [pc, #52]	@ (80023e8 <MX_LPUART1_UART_Init+0x8c>)
 80023b2:	f006 fc87 	bl	8008cc4 <HAL_UARTEx_SetTxFifoThreshold>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d001      	beq.n	80023c0 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 80023bc:	f7ff fbaa 	bl	8001b14 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80023c0:	2100      	movs	r1, #0
 80023c2:	4809      	ldr	r0, [pc, #36]	@ (80023e8 <MX_LPUART1_UART_Init+0x8c>)
 80023c4:	f006 fcbc 	bl	8008d40 <HAL_UARTEx_SetRxFifoThreshold>
 80023c8:	4603      	mov	r3, r0
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d001      	beq.n	80023d2 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 80023ce:	f7ff fba1 	bl	8001b14 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80023d2:	4805      	ldr	r0, [pc, #20]	@ (80023e8 <MX_LPUART1_UART_Init+0x8c>)
 80023d4:	f006 fc3d 	bl	8008c52 <HAL_UARTEx_DisableFifoMode>
 80023d8:	4603      	mov	r3, r0
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d001      	beq.n	80023e2 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 80023de:	f7ff fb99 	bl	8001b14 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80023e2:	bf00      	nop
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	20000580 	.word	0x20000580
 80023ec:	40008000 	.word	0x40008000

080023f0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b09e      	sub	sp, #120	@ 0x78
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80023fc:	2200      	movs	r2, #0
 80023fe:	601a      	str	r2, [r3, #0]
 8002400:	605a      	str	r2, [r3, #4]
 8002402:	609a      	str	r2, [r3, #8]
 8002404:	60da      	str	r2, [r3, #12]
 8002406:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002408:	f107 0310 	add.w	r3, r7, #16
 800240c:	2254      	movs	r2, #84	@ 0x54
 800240e:	2100      	movs	r1, #0
 8002410:	4618      	mov	r0, r3
 8002412:	f008 fbb9 	bl	800ab88 <memset>
  if(uartHandle->Instance==LPUART1)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a1f      	ldr	r2, [pc, #124]	@ (8002498 <HAL_UART_MspInit+0xa8>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d136      	bne.n	800248e <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002420:	2320      	movs	r3, #32
 8002422:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002424:	2300      	movs	r3, #0
 8002426:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002428:	f107 0310 	add.w	r3, r7, #16
 800242c:	4618      	mov	r0, r3
 800242e:	f004 f91b 	bl	8006668 <HAL_RCCEx_PeriphCLKConfig>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d001      	beq.n	800243c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002438:	f7ff fb6c 	bl	8001b14 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800243c:	4b17      	ldr	r3, [pc, #92]	@ (800249c <HAL_UART_MspInit+0xac>)
 800243e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002440:	4a16      	ldr	r2, [pc, #88]	@ (800249c <HAL_UART_MspInit+0xac>)
 8002442:	f043 0301 	orr.w	r3, r3, #1
 8002446:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8002448:	4b14      	ldr	r3, [pc, #80]	@ (800249c <HAL_UART_MspInit+0xac>)
 800244a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800244c:	f003 0301 	and.w	r3, r3, #1
 8002450:	60fb      	str	r3, [r7, #12]
 8002452:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002454:	4b11      	ldr	r3, [pc, #68]	@ (800249c <HAL_UART_MspInit+0xac>)
 8002456:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002458:	4a10      	ldr	r2, [pc, #64]	@ (800249c <HAL_UART_MspInit+0xac>)
 800245a:	f043 0301 	orr.w	r3, r3, #1
 800245e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002460:	4b0e      	ldr	r3, [pc, #56]	@ (800249c <HAL_UART_MspInit+0xac>)
 8002462:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002464:	f003 0301 	and.w	r3, r3, #1
 8002468:	60bb      	str	r3, [r7, #8]
 800246a:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 800246c:	230c      	movs	r3, #12
 800246e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002470:	2302      	movs	r3, #2
 8002472:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002474:	2300      	movs	r3, #0
 8002476:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002478:	2300      	movs	r3, #0
 800247a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 800247c:	230c      	movs	r3, #12
 800247e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002480:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002484:	4619      	mov	r1, r3
 8002486:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800248a:	f003 f971 	bl	8005770 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 800248e:	bf00      	nop
 8002490:	3778      	adds	r7, #120	@ 0x78
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	40008000 	.word	0x40008000
 800249c:	40021000 	.word	0x40021000

080024a0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80024a0:	480d      	ldr	r0, [pc, #52]	@ (80024d8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80024a2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80024a4:	f7ff fdf2 	bl	800208c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80024a8:	480c      	ldr	r0, [pc, #48]	@ (80024dc <LoopForever+0x6>)
  ldr r1, =_edata
 80024aa:	490d      	ldr	r1, [pc, #52]	@ (80024e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80024ac:	4a0d      	ldr	r2, [pc, #52]	@ (80024e4 <LoopForever+0xe>)
  movs r3, #0
 80024ae:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80024b0:	e002      	b.n	80024b8 <LoopCopyDataInit>

080024b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024b6:	3304      	adds	r3, #4

080024b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024bc:	d3f9      	bcc.n	80024b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024be:	4a0a      	ldr	r2, [pc, #40]	@ (80024e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80024c0:	4c0a      	ldr	r4, [pc, #40]	@ (80024ec <LoopForever+0x16>)
  movs r3, #0
 80024c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024c4:	e001      	b.n	80024ca <LoopFillZerobss>

080024c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024c8:	3204      	adds	r2, #4

080024ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024cc:	d3fb      	bcc.n	80024c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024ce:	f008 fb8b 	bl	800abe8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024d2:	f7ff fa2f 	bl	8001934 <main>

080024d6 <LoopForever>:

LoopForever:
    b LoopForever
 80024d6:	e7fe      	b.n	80024d6 <LoopForever>
  ldr   r0, =_estack
 80024d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80024dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024e0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80024e4:	0800d9c8 	.word	0x0800d9c8
  ldr r2, =_sbss
 80024e8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80024ec:	20000764 	.word	0x20000764

080024f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80024f0:	e7fe      	b.n	80024f0 <ADC1_2_IRQHandler>

080024f2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024f2:	b580      	push	{r7, lr}
 80024f4:	b082      	sub	sp, #8
 80024f6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80024f8:	2300      	movs	r3, #0
 80024fa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024fc:	2003      	movs	r0, #3
 80024fe:	f002 f8ab 	bl	8004658 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002502:	200f      	movs	r0, #15
 8002504:	f000 f80e 	bl	8002524 <HAL_InitTick>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	d002      	beq.n	8002514 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	71fb      	strb	r3, [r7, #7]
 8002512:	e001      	b.n	8002518 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002514:	f7ff fc78 	bl	8001e08 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002518:	79fb      	ldrb	r3, [r7, #7]

}
 800251a:	4618      	mov	r0, r3
 800251c:	3708      	adds	r7, #8
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
	...

08002524 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800252c:	2300      	movs	r3, #0
 800252e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002530:	4b16      	ldr	r3, [pc, #88]	@ (800258c <HAL_InitTick+0x68>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d022      	beq.n	800257e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002538:	4b15      	ldr	r3, [pc, #84]	@ (8002590 <HAL_InitTick+0x6c>)
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	4b13      	ldr	r3, [pc, #76]	@ (800258c <HAL_InitTick+0x68>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002544:	fbb1 f3f3 	udiv	r3, r1, r3
 8002548:	fbb2 f3f3 	udiv	r3, r2, r3
 800254c:	4618      	mov	r0, r3
 800254e:	f002 f8b6 	bl	80046be <HAL_SYSTICK_Config>
 8002552:	4603      	mov	r3, r0
 8002554:	2b00      	cmp	r3, #0
 8002556:	d10f      	bne.n	8002578 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2b0f      	cmp	r3, #15
 800255c:	d809      	bhi.n	8002572 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800255e:	2200      	movs	r2, #0
 8002560:	6879      	ldr	r1, [r7, #4]
 8002562:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002566:	f002 f882 	bl	800466e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800256a:	4a0a      	ldr	r2, [pc, #40]	@ (8002594 <HAL_InitTick+0x70>)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6013      	str	r3, [r2, #0]
 8002570:	e007      	b.n	8002582 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	73fb      	strb	r3, [r7, #15]
 8002576:	e004      	b.n	8002582 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	73fb      	strb	r3, [r7, #15]
 800257c:	e001      	b.n	8002582 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002582:	7bfb      	ldrb	r3, [r7, #15]
}
 8002584:	4618      	mov	r0, r3
 8002586:	3710      	adds	r7, #16
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}
 800258c:	20000008 	.word	0x20000008
 8002590:	20000000 	.word	0x20000000
 8002594:	20000004 	.word	0x20000004

08002598 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800259c:	4b05      	ldr	r3, [pc, #20]	@ (80025b4 <HAL_IncTick+0x1c>)
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	4b05      	ldr	r3, [pc, #20]	@ (80025b8 <HAL_IncTick+0x20>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4413      	add	r3, r2
 80025a6:	4a03      	ldr	r2, [pc, #12]	@ (80025b4 <HAL_IncTick+0x1c>)
 80025a8:	6013      	str	r3, [r2, #0]
}
 80025aa:	bf00      	nop
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr
 80025b4:	20000614 	.word	0x20000614
 80025b8:	20000008 	.word	0x20000008

080025bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
  return uwTick;
 80025c0:	4b03      	ldr	r3, [pc, #12]	@ (80025d0 <HAL_GetTick+0x14>)
 80025c2:	681b      	ldr	r3, [r3, #0]
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr
 80025ce:	bf00      	nop
 80025d0:	20000614 	.word	0x20000614

080025d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025dc:	f7ff ffee 	bl	80025bc <HAL_GetTick>
 80025e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80025ec:	d004      	beq.n	80025f8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80025ee:	4b09      	ldr	r3, [pc, #36]	@ (8002614 <HAL_Delay+0x40>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	68fa      	ldr	r2, [r7, #12]
 80025f4:	4413      	add	r3, r2
 80025f6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025f8:	bf00      	nop
 80025fa:	f7ff ffdf 	bl	80025bc <HAL_GetTick>
 80025fe:	4602      	mov	r2, r0
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	1ad3      	subs	r3, r2, r3
 8002604:	68fa      	ldr	r2, [r7, #12]
 8002606:	429a      	cmp	r2, r3
 8002608:	d8f7      	bhi.n	80025fa <HAL_Delay+0x26>
  {
  }
}
 800260a:	bf00      	nop
 800260c:	bf00      	nop
 800260e:	3710      	adds	r7, #16
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}
 8002614:	20000008 	.word	0x20000008

08002618 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002618:	b480      	push	{r7}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	431a      	orrs	r2, r3
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	609a      	str	r2, [r3, #8]
}
 8002632:	bf00      	nop
 8002634:	370c      	adds	r7, #12
 8002636:	46bd      	mov	sp, r7
 8002638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263c:	4770      	bx	lr

0800263e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800263e:	b480      	push	{r7}
 8002640:	b083      	sub	sp, #12
 8002642:	af00      	add	r7, sp, #0
 8002644:	6078      	str	r0, [r7, #4]
 8002646:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	431a      	orrs	r2, r3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	609a      	str	r2, [r3, #8]
}
 8002658:	bf00      	nop
 800265a:	370c      	adds	r7, #12
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr

08002664 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002664:	b480      	push	{r7}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002674:	4618      	mov	r0, r3
 8002676:	370c      	adds	r7, #12
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002680:	b480      	push	{r7}
 8002682:	b087      	sub	sp, #28
 8002684:	af00      	add	r7, sp, #0
 8002686:	60f8      	str	r0, [r7, #12]
 8002688:	60b9      	str	r1, [r7, #8]
 800268a:	607a      	str	r2, [r7, #4]
 800268c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	3360      	adds	r3, #96	@ 0x60
 8002692:	461a      	mov	r2, r3
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	4413      	add	r3, r2
 800269a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	4b08      	ldr	r3, [pc, #32]	@ (80026c4 <LL_ADC_SetOffset+0x44>)
 80026a2:	4013      	ands	r3, r2
 80026a4:	687a      	ldr	r2, [r7, #4]
 80026a6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80026aa:	683a      	ldr	r2, [r7, #0]
 80026ac:	430a      	orrs	r2, r1
 80026ae:	4313      	orrs	r3, r2
 80026b0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80026b4:	697b      	ldr	r3, [r7, #20]
 80026b6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80026b8:	bf00      	nop
 80026ba:	371c      	adds	r7, #28
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr
 80026c4:	03fff000 	.word	0x03fff000

080026c8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b085      	sub	sp, #20
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	3360      	adds	r3, #96	@ 0x60
 80026d6:	461a      	mov	r2, r3
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	4413      	add	r3, r2
 80026de:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	3714      	adds	r7, #20
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr

080026f4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b087      	sub	sp, #28
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	60f8      	str	r0, [r7, #12]
 80026fc:	60b9      	str	r1, [r7, #8]
 80026fe:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	3360      	adds	r3, #96	@ 0x60
 8002704:	461a      	mov	r2, r3
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	009b      	lsls	r3, r3, #2
 800270a:	4413      	add	r3, r2
 800270c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	431a      	orrs	r2, r3
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800271e:	bf00      	nop
 8002720:	371c      	adds	r7, #28
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr

0800272a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800272a:	b480      	push	{r7}
 800272c:	b087      	sub	sp, #28
 800272e:	af00      	add	r7, sp, #0
 8002730:	60f8      	str	r0, [r7, #12]
 8002732:	60b9      	str	r1, [r7, #8]
 8002734:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	3360      	adds	r3, #96	@ 0x60
 800273a:	461a      	mov	r2, r3
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	4413      	add	r3, r2
 8002742:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	431a      	orrs	r2, r3
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002754:	bf00      	nop
 8002756:	371c      	adds	r7, #28
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr

08002760 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002760:	b480      	push	{r7}
 8002762:	b087      	sub	sp, #28
 8002764:	af00      	add	r7, sp, #0
 8002766:	60f8      	str	r0, [r7, #12]
 8002768:	60b9      	str	r1, [r7, #8]
 800276a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	3360      	adds	r3, #96	@ 0x60
 8002770:	461a      	mov	r2, r3
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	4413      	add	r3, r2
 8002778:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	431a      	orrs	r2, r3
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800278a:	bf00      	nop
 800278c:	371c      	adds	r7, #28
 800278e:	46bd      	mov	sp, r7
 8002790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002794:	4770      	bx	lr

08002796 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002796:	b480      	push	{r7}
 8002798:	b083      	sub	sp, #12
 800279a:	af00      	add	r7, sp, #0
 800279c:	6078      	str	r0, [r7, #4]
 800279e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	695b      	ldr	r3, [r3, #20]
 80027a4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	431a      	orrs	r2, r3
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	615a      	str	r2, [r3, #20]
}
 80027b0:	bf00      	nop
 80027b2:	370c      	adds	r7, #12
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr

080027bc <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80027bc:	b480      	push	{r7}
 80027be:	b087      	sub	sp, #28
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	60f8      	str	r0, [r7, #12]
 80027c4:	60b9      	str	r1, [r7, #8]
 80027c6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	3330      	adds	r3, #48	@ 0x30
 80027cc:	461a      	mov	r2, r3
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	0a1b      	lsrs	r3, r3, #8
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	f003 030c 	and.w	r3, r3, #12
 80027d8:	4413      	add	r3, r2
 80027da:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	f003 031f 	and.w	r3, r3, #31
 80027e6:	211f      	movs	r1, #31
 80027e8:	fa01 f303 	lsl.w	r3, r1, r3
 80027ec:	43db      	mvns	r3, r3
 80027ee:	401a      	ands	r2, r3
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	0e9b      	lsrs	r3, r3, #26
 80027f4:	f003 011f 	and.w	r1, r3, #31
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	f003 031f 	and.w	r3, r3, #31
 80027fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002802:	431a      	orrs	r2, r3
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002808:	bf00      	nop
 800280a:	371c      	adds	r7, #28
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr

08002814 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002814:	b480      	push	{r7}
 8002816:	b087      	sub	sp, #28
 8002818:	af00      	add	r7, sp, #0
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	60b9      	str	r1, [r7, #8]
 800281e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	3314      	adds	r3, #20
 8002824:	461a      	mov	r2, r3
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	0e5b      	lsrs	r3, r3, #25
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	f003 0304 	and.w	r3, r3, #4
 8002830:	4413      	add	r3, r2
 8002832:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	0d1b      	lsrs	r3, r3, #20
 800283c:	f003 031f 	and.w	r3, r3, #31
 8002840:	2107      	movs	r1, #7
 8002842:	fa01 f303 	lsl.w	r3, r1, r3
 8002846:	43db      	mvns	r3, r3
 8002848:	401a      	ands	r2, r3
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	0d1b      	lsrs	r3, r3, #20
 800284e:	f003 031f 	and.w	r3, r3, #31
 8002852:	6879      	ldr	r1, [r7, #4]
 8002854:	fa01 f303 	lsl.w	r3, r1, r3
 8002858:	431a      	orrs	r2, r3
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800285e:	bf00      	nop
 8002860:	371c      	adds	r7, #28
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr
	...

0800286c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800286c:	b480      	push	{r7}
 800286e:	b085      	sub	sp, #20
 8002870:	af00      	add	r7, sp, #0
 8002872:	60f8      	str	r0, [r7, #12]
 8002874:	60b9      	str	r1, [r7, #8]
 8002876:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002884:	43db      	mvns	r3, r3
 8002886:	401a      	ands	r2, r3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	f003 0318 	and.w	r3, r3, #24
 800288e:	4908      	ldr	r1, [pc, #32]	@ (80028b0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002890:	40d9      	lsrs	r1, r3
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	400b      	ands	r3, r1
 8002896:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800289a:	431a      	orrs	r2, r3
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80028a2:	bf00      	nop
 80028a4:	3714      	adds	r7, #20
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr
 80028ae:	bf00      	nop
 80028b0:	0007ffff 	.word	0x0007ffff

080028b4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	689b      	ldr	r3, [r3, #8]
 80028c0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80028c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80028c8:	687a      	ldr	r2, [r7, #4]
 80028ca:	6093      	str	r3, [r2, #8]
}
 80028cc:	bf00      	nop
 80028ce:	370c      	adds	r7, #12
 80028d0:	46bd      	mov	sp, r7
 80028d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d6:	4770      	bx	lr

080028d8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80028d8:	b480      	push	{r7}
 80028da:	b083      	sub	sp, #12
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80028e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80028ec:	d101      	bne.n	80028f2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80028ee:	2301      	movs	r3, #1
 80028f0:	e000      	b.n	80028f4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80028f2:	2300      	movs	r3, #0
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	370c      	adds	r7, #12
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr

08002900 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002900:	b480      	push	{r7}
 8002902:	b083      	sub	sp, #12
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	689b      	ldr	r3, [r3, #8]
 800290c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002910:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002914:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800291c:	bf00      	nop
 800291e:	370c      	adds	r7, #12
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr

08002928 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002928:	b480      	push	{r7}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002938:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800293c:	d101      	bne.n	8002942 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800293e:	2301      	movs	r3, #1
 8002940:	e000      	b.n	8002944 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002942:	2300      	movs	r3, #0
}
 8002944:	4618      	mov	r0, r3
 8002946:	370c      	adds	r7, #12
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr

08002950 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	f003 0301 	and.w	r3, r3, #1
 8002960:	2b01      	cmp	r3, #1
 8002962:	d101      	bne.n	8002968 <LL_ADC_IsEnabled+0x18>
 8002964:	2301      	movs	r3, #1
 8002966:	e000      	b.n	800296a <LL_ADC_IsEnabled+0x1a>
 8002968:	2300      	movs	r3, #0
}
 800296a:	4618      	mov	r0, r3
 800296c:	370c      	adds	r7, #12
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr

08002976 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002976:	b480      	push	{r7}
 8002978:	b083      	sub	sp, #12
 800297a:	af00      	add	r7, sp, #0
 800297c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	f003 0304 	and.w	r3, r3, #4
 8002986:	2b04      	cmp	r3, #4
 8002988:	d101      	bne.n	800298e <LL_ADC_REG_IsConversionOngoing+0x18>
 800298a:	2301      	movs	r3, #1
 800298c:	e000      	b.n	8002990 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800298e:	2300      	movs	r3, #0
}
 8002990:	4618      	mov	r0, r3
 8002992:	370c      	adds	r7, #12
 8002994:	46bd      	mov	sp, r7
 8002996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299a:	4770      	bx	lr

0800299c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800299c:	b480      	push	{r7}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	f003 0308 	and.w	r3, r3, #8
 80029ac:	2b08      	cmp	r3, #8
 80029ae:	d101      	bne.n	80029b4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80029b0:	2301      	movs	r3, #1
 80029b2:	e000      	b.n	80029b6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80029b4:	2300      	movs	r3, #0
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	370c      	adds	r7, #12
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr
	...

080029c4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80029c4:	b590      	push	{r4, r7, lr}
 80029c6:	b089      	sub	sp, #36	@ 0x24
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029cc:	2300      	movs	r3, #0
 80029ce:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80029d0:	2300      	movs	r3, #0
 80029d2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d101      	bne.n	80029de <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e1a9      	b.n	8002d32 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	695b      	ldr	r3, [r3, #20]
 80029e2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d109      	bne.n	8002a00 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f7fe fc97 	bl	8001320 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2200      	movs	r2, #0
 80029f6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2200      	movs	r2, #0
 80029fc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4618      	mov	r0, r3
 8002a06:	f7ff ff67 	bl	80028d8 <LL_ADC_IsDeepPowerDownEnabled>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d004      	beq.n	8002a1a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4618      	mov	r0, r3
 8002a16:	f7ff ff4d 	bl	80028b4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f7ff ff82 	bl	8002928 <LL_ADC_IsInternalRegulatorEnabled>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d115      	bne.n	8002a56 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f7ff ff66 	bl	8002900 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a34:	4b9c      	ldr	r3, [pc, #624]	@ (8002ca8 <HAL_ADC_Init+0x2e4>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	099b      	lsrs	r3, r3, #6
 8002a3a:	4a9c      	ldr	r2, [pc, #624]	@ (8002cac <HAL_ADC_Init+0x2e8>)
 8002a3c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a40:	099b      	lsrs	r3, r3, #6
 8002a42:	3301      	adds	r3, #1
 8002a44:	005b      	lsls	r3, r3, #1
 8002a46:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002a48:	e002      	b.n	8002a50 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	3b01      	subs	r3, #1
 8002a4e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d1f9      	bne.n	8002a4a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f7ff ff64 	bl	8002928 <LL_ADC_IsInternalRegulatorEnabled>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d10d      	bne.n	8002a82 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a6a:	f043 0210 	orr.w	r2, r3, #16
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a76:	f043 0201 	orr.w	r2, r3, #1
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4618      	mov	r0, r3
 8002a88:	f7ff ff75 	bl	8002976 <LL_ADC_REG_IsConversionOngoing>
 8002a8c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a92:	f003 0310 	and.w	r3, r3, #16
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	f040 8142 	bne.w	8002d20 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	f040 813e 	bne.w	8002d20 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aa8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002aac:	f043 0202 	orr.w	r2, r3, #2
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f7ff ff49 	bl	8002950 <LL_ADC_IsEnabled>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d141      	bne.n	8002b48 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002acc:	d004      	beq.n	8002ad8 <HAL_ADC_Init+0x114>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a77      	ldr	r2, [pc, #476]	@ (8002cb0 <HAL_ADC_Init+0x2ec>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d10f      	bne.n	8002af8 <HAL_ADC_Init+0x134>
 8002ad8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002adc:	f7ff ff38 	bl	8002950 <LL_ADC_IsEnabled>
 8002ae0:	4604      	mov	r4, r0
 8002ae2:	4873      	ldr	r0, [pc, #460]	@ (8002cb0 <HAL_ADC_Init+0x2ec>)
 8002ae4:	f7ff ff34 	bl	8002950 <LL_ADC_IsEnabled>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	4323      	orrs	r3, r4
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	bf0c      	ite	eq
 8002af0:	2301      	moveq	r3, #1
 8002af2:	2300      	movne	r3, #0
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	e012      	b.n	8002b1e <HAL_ADC_Init+0x15a>
 8002af8:	486e      	ldr	r0, [pc, #440]	@ (8002cb4 <HAL_ADC_Init+0x2f0>)
 8002afa:	f7ff ff29 	bl	8002950 <LL_ADC_IsEnabled>
 8002afe:	4604      	mov	r4, r0
 8002b00:	486d      	ldr	r0, [pc, #436]	@ (8002cb8 <HAL_ADC_Init+0x2f4>)
 8002b02:	f7ff ff25 	bl	8002950 <LL_ADC_IsEnabled>
 8002b06:	4603      	mov	r3, r0
 8002b08:	431c      	orrs	r4, r3
 8002b0a:	486c      	ldr	r0, [pc, #432]	@ (8002cbc <HAL_ADC_Init+0x2f8>)
 8002b0c:	f7ff ff20 	bl	8002950 <LL_ADC_IsEnabled>
 8002b10:	4603      	mov	r3, r0
 8002b12:	4323      	orrs	r3, r4
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	bf0c      	ite	eq
 8002b18:	2301      	moveq	r3, #1
 8002b1a:	2300      	movne	r3, #0
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d012      	beq.n	8002b48 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b2a:	d004      	beq.n	8002b36 <HAL_ADC_Init+0x172>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a5f      	ldr	r2, [pc, #380]	@ (8002cb0 <HAL_ADC_Init+0x2ec>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d101      	bne.n	8002b3a <HAL_ADC_Init+0x176>
 8002b36:	4a62      	ldr	r2, [pc, #392]	@ (8002cc0 <HAL_ADC_Init+0x2fc>)
 8002b38:	e000      	b.n	8002b3c <HAL_ADC_Init+0x178>
 8002b3a:	4a62      	ldr	r2, [pc, #392]	@ (8002cc4 <HAL_ADC_Init+0x300>)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	4619      	mov	r1, r3
 8002b42:	4610      	mov	r0, r2
 8002b44:	f7ff fd68 	bl	8002618 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	7f5b      	ldrb	r3, [r3, #29]
 8002b4c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b52:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002b58:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002b5e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b66:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d106      	bne.n	8002b84 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b7a:	3b01      	subs	r3, #1
 8002b7c:	045b      	lsls	r3, r3, #17
 8002b7e:	69ba      	ldr	r2, [r7, #24]
 8002b80:	4313      	orrs	r3, r2
 8002b82:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d009      	beq.n	8002ba0 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b90:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b98:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002b9a:	69ba      	ldr	r2, [r7, #24]
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	68da      	ldr	r2, [r3, #12]
 8002ba6:	4b48      	ldr	r3, [pc, #288]	@ (8002cc8 <HAL_ADC_Init+0x304>)
 8002ba8:	4013      	ands	r3, r2
 8002baa:	687a      	ldr	r2, [r7, #4]
 8002bac:	6812      	ldr	r2, [r2, #0]
 8002bae:	69b9      	ldr	r1, [r7, #24]
 8002bb0:	430b      	orrs	r3, r1
 8002bb2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	691b      	ldr	r3, [r3, #16]
 8002bba:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	430a      	orrs	r2, r1
 8002bc8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f7ff fee4 	bl	800299c <LL_ADC_INJ_IsConversionOngoing>
 8002bd4:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d17f      	bne.n	8002cdc <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d17c      	bne.n	8002cdc <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002be6:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002bee:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	68db      	ldr	r3, [r3, #12]
 8002bfa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002bfe:	f023 0302 	bic.w	r3, r3, #2
 8002c02:	687a      	ldr	r2, [r7, #4]
 8002c04:	6812      	ldr	r2, [r2, #0]
 8002c06:	69b9      	ldr	r1, [r7, #24]
 8002c08:	430b      	orrs	r3, r1
 8002c0a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	691b      	ldr	r3, [r3, #16]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d017      	beq.n	8002c44 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	691a      	ldr	r2, [r3, #16]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002c22:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002c2c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002c30:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c34:	687a      	ldr	r2, [r7, #4]
 8002c36:	6911      	ldr	r1, [r2, #16]
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	6812      	ldr	r2, [r2, #0]
 8002c3c:	430b      	orrs	r3, r1
 8002c3e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002c42:	e013      	b.n	8002c6c <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	691a      	ldr	r2, [r3, #16]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002c52:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002c5c:	687a      	ldr	r2, [r7, #4]
 8002c5e:	6812      	ldr	r2, [r2, #0]
 8002c60:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002c64:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c68:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d12a      	bne.n	8002ccc <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	691b      	ldr	r3, [r3, #16]
 8002c7c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002c80:	f023 0304 	bic.w	r3, r3, #4
 8002c84:	687a      	ldr	r2, [r7, #4]
 8002c86:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002c88:	687a      	ldr	r2, [r7, #4]
 8002c8a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002c8c:	4311      	orrs	r1, r2
 8002c8e:	687a      	ldr	r2, [r7, #4]
 8002c90:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002c92:	4311      	orrs	r1, r2
 8002c94:	687a      	ldr	r2, [r7, #4]
 8002c96:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002c98:	430a      	orrs	r2, r1
 8002c9a:	431a      	orrs	r2, r3
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f042 0201 	orr.w	r2, r2, #1
 8002ca4:	611a      	str	r2, [r3, #16]
 8002ca6:	e019      	b.n	8002cdc <HAL_ADC_Init+0x318>
 8002ca8:	20000000 	.word	0x20000000
 8002cac:	053e2d63 	.word	0x053e2d63
 8002cb0:	50000100 	.word	0x50000100
 8002cb4:	50000400 	.word	0x50000400
 8002cb8:	50000500 	.word	0x50000500
 8002cbc:	50000600 	.word	0x50000600
 8002cc0:	50000300 	.word	0x50000300
 8002cc4:	50000700 	.word	0x50000700
 8002cc8:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	691a      	ldr	r2, [r3, #16]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f022 0201 	bic.w	r2, r2, #1
 8002cda:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	695b      	ldr	r3, [r3, #20]
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d10c      	bne.n	8002cfe <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cea:	f023 010f 	bic.w	r1, r3, #15
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6a1b      	ldr	r3, [r3, #32]
 8002cf2:	1e5a      	subs	r2, r3, #1
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	430a      	orrs	r2, r1
 8002cfa:	631a      	str	r2, [r3, #48]	@ 0x30
 8002cfc:	e007      	b.n	8002d0e <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f022 020f 	bic.w	r2, r2, #15
 8002d0c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d12:	f023 0303 	bic.w	r3, r3, #3
 8002d16:	f043 0201 	orr.w	r2, r3, #1
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002d1e:	e007      	b.n	8002d30 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d24:	f043 0210 	orr.w	r2, r3, #16
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002d30:	7ffb      	ldrb	r3, [r7, #31]
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	3724      	adds	r7, #36	@ 0x24
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd90      	pop	{r4, r7, pc}
 8002d3a:	bf00      	nop

08002d3c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b0b6      	sub	sp, #216	@ 0xd8
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
 8002d44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d46:	2300      	movs	r3, #0
 8002d48:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002d56:	2b01      	cmp	r3, #1
 8002d58:	d102      	bne.n	8002d60 <HAL_ADC_ConfigChannel+0x24>
 8002d5a:	2302      	movs	r3, #2
 8002d5c:	f000 bc13 	b.w	8003586 <HAL_ADC_ConfigChannel+0x84a>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2201      	movs	r2, #1
 8002d64:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f7ff fe02 	bl	8002976 <LL_ADC_REG_IsConversionOngoing>
 8002d72:	4603      	mov	r3, r0
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	f040 83f3 	bne.w	8003560 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6818      	ldr	r0, [r3, #0]
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	6859      	ldr	r1, [r3, #4]
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	461a      	mov	r2, r3
 8002d88:	f7ff fd18 	bl	80027bc <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4618      	mov	r0, r3
 8002d92:	f7ff fdf0 	bl	8002976 <LL_ADC_REG_IsConversionOngoing>
 8002d96:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f7ff fdfc 	bl	800299c <LL_ADC_INJ_IsConversionOngoing>
 8002da4:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002da8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	f040 81d9 	bne.w	8003164 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002db2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	f040 81d4 	bne.w	8003164 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002dc4:	d10f      	bne.n	8002de6 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6818      	ldr	r0, [r3, #0]
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	f7ff fd1f 	bl	8002814 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7ff fcd9 	bl	8002796 <LL_ADC_SetSamplingTimeCommonConfig>
 8002de4:	e00e      	b.n	8002e04 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6818      	ldr	r0, [r3, #0]
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	6819      	ldr	r1, [r3, #0]
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	461a      	mov	r2, r3
 8002df4:	f7ff fd0e 	bl	8002814 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	2100      	movs	r1, #0
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f7ff fcc9 	bl	8002796 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	695a      	ldr	r2, [r3, #20]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	68db      	ldr	r3, [r3, #12]
 8002e0e:	08db      	lsrs	r3, r3, #3
 8002e10:	f003 0303 	and.w	r3, r3, #3
 8002e14:	005b      	lsls	r3, r3, #1
 8002e16:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	691b      	ldr	r3, [r3, #16]
 8002e22:	2b04      	cmp	r3, #4
 8002e24:	d022      	beq.n	8002e6c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6818      	ldr	r0, [r3, #0]
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	6919      	ldr	r1, [r3, #16]
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002e36:	f7ff fc23 	bl	8002680 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6818      	ldr	r0, [r3, #0]
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	6919      	ldr	r1, [r3, #16]
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	699b      	ldr	r3, [r3, #24]
 8002e46:	461a      	mov	r2, r3
 8002e48:	f7ff fc6f 	bl	800272a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6818      	ldr	r0, [r3, #0]
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d102      	bne.n	8002e62 <HAL_ADC_ConfigChannel+0x126>
 8002e5c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e60:	e000      	b.n	8002e64 <HAL_ADC_ConfigChannel+0x128>
 8002e62:	2300      	movs	r3, #0
 8002e64:	461a      	mov	r2, r3
 8002e66:	f7ff fc7b 	bl	8002760 <LL_ADC_SetOffsetSaturation>
 8002e6a:	e17b      	b.n	8003164 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	2100      	movs	r1, #0
 8002e72:	4618      	mov	r0, r3
 8002e74:	f7ff fc28 	bl	80026c8 <LL_ADC_GetOffsetChannel>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d10a      	bne.n	8002e98 <HAL_ADC_ConfigChannel+0x15c>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	2100      	movs	r1, #0
 8002e88:	4618      	mov	r0, r3
 8002e8a:	f7ff fc1d 	bl	80026c8 <LL_ADC_GetOffsetChannel>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	0e9b      	lsrs	r3, r3, #26
 8002e92:	f003 021f 	and.w	r2, r3, #31
 8002e96:	e01e      	b.n	8002ed6 <HAL_ADC_ConfigChannel+0x19a>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	2100      	movs	r1, #0
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f7ff fc12 	bl	80026c8 <LL_ADC_GetOffsetChannel>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eaa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002eae:	fa93 f3a3 	rbit	r3, r3
 8002eb2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002eb6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002eba:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002ebe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d101      	bne.n	8002eca <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002ec6:	2320      	movs	r3, #32
 8002ec8:	e004      	b.n	8002ed4 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002eca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002ece:	fab3 f383 	clz	r3, r3
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d105      	bne.n	8002eee <HAL_ADC_ConfigChannel+0x1b2>
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	0e9b      	lsrs	r3, r3, #26
 8002ee8:	f003 031f 	and.w	r3, r3, #31
 8002eec:	e018      	b.n	8002f20 <HAL_ADC_ConfigChannel+0x1e4>
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ef6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002efa:	fa93 f3a3 	rbit	r3, r3
 8002efe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002f02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002f06:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002f0a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d101      	bne.n	8002f16 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002f12:	2320      	movs	r3, #32
 8002f14:	e004      	b.n	8002f20 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002f16:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002f1a:	fab3 f383 	clz	r3, r3
 8002f1e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d106      	bne.n	8002f32 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	2100      	movs	r1, #0
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f7ff fbe1 	bl	80026f4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	2101      	movs	r1, #1
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f7ff fbc5 	bl	80026c8 <LL_ADC_GetOffsetChannel>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d10a      	bne.n	8002f5e <HAL_ADC_ConfigChannel+0x222>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	2101      	movs	r1, #1
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f7ff fbba 	bl	80026c8 <LL_ADC_GetOffsetChannel>
 8002f54:	4603      	mov	r3, r0
 8002f56:	0e9b      	lsrs	r3, r3, #26
 8002f58:	f003 021f 	and.w	r2, r3, #31
 8002f5c:	e01e      	b.n	8002f9c <HAL_ADC_ConfigChannel+0x260>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	2101      	movs	r1, #1
 8002f64:	4618      	mov	r0, r3
 8002f66:	f7ff fbaf 	bl	80026c8 <LL_ADC_GetOffsetChannel>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f70:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002f74:	fa93 f3a3 	rbit	r3, r3
 8002f78:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002f7c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002f80:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002f84:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d101      	bne.n	8002f90 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002f8c:	2320      	movs	r3, #32
 8002f8e:	e004      	b.n	8002f9a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002f90:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002f94:	fab3 f383 	clz	r3, r3
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d105      	bne.n	8002fb4 <HAL_ADC_ConfigChannel+0x278>
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	0e9b      	lsrs	r3, r3, #26
 8002fae:	f003 031f 	and.w	r3, r3, #31
 8002fb2:	e018      	b.n	8002fe6 <HAL_ADC_ConfigChannel+0x2aa>
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fbc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002fc0:	fa93 f3a3 	rbit	r3, r3
 8002fc4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002fc8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002fcc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002fd0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d101      	bne.n	8002fdc <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002fd8:	2320      	movs	r3, #32
 8002fda:	e004      	b.n	8002fe6 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002fdc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002fe0:	fab3 f383 	clz	r3, r3
 8002fe4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	d106      	bne.n	8002ff8 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	2101      	movs	r1, #1
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f7ff fb7e 	bl	80026f4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	2102      	movs	r1, #2
 8002ffe:	4618      	mov	r0, r3
 8003000:	f7ff fb62 	bl	80026c8 <LL_ADC_GetOffsetChannel>
 8003004:	4603      	mov	r3, r0
 8003006:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800300a:	2b00      	cmp	r3, #0
 800300c:	d10a      	bne.n	8003024 <HAL_ADC_ConfigChannel+0x2e8>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	2102      	movs	r1, #2
 8003014:	4618      	mov	r0, r3
 8003016:	f7ff fb57 	bl	80026c8 <LL_ADC_GetOffsetChannel>
 800301a:	4603      	mov	r3, r0
 800301c:	0e9b      	lsrs	r3, r3, #26
 800301e:	f003 021f 	and.w	r2, r3, #31
 8003022:	e01e      	b.n	8003062 <HAL_ADC_ConfigChannel+0x326>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	2102      	movs	r1, #2
 800302a:	4618      	mov	r0, r3
 800302c:	f7ff fb4c 	bl	80026c8 <LL_ADC_GetOffsetChannel>
 8003030:	4603      	mov	r3, r0
 8003032:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003036:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800303a:	fa93 f3a3 	rbit	r3, r3
 800303e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003042:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003046:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800304a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800304e:	2b00      	cmp	r3, #0
 8003050:	d101      	bne.n	8003056 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8003052:	2320      	movs	r3, #32
 8003054:	e004      	b.n	8003060 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003056:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800305a:	fab3 f383 	clz	r3, r3
 800305e:	b2db      	uxtb	r3, r3
 8003060:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800306a:	2b00      	cmp	r3, #0
 800306c:	d105      	bne.n	800307a <HAL_ADC_ConfigChannel+0x33e>
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	0e9b      	lsrs	r3, r3, #26
 8003074:	f003 031f 	and.w	r3, r3, #31
 8003078:	e016      	b.n	80030a8 <HAL_ADC_ConfigChannel+0x36c>
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003082:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003086:	fa93 f3a3 	rbit	r3, r3
 800308a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800308c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800308e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003092:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003096:	2b00      	cmp	r3, #0
 8003098:	d101      	bne.n	800309e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800309a:	2320      	movs	r3, #32
 800309c:	e004      	b.n	80030a8 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800309e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80030a2:	fab3 f383 	clz	r3, r3
 80030a6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80030a8:	429a      	cmp	r2, r3
 80030aa:	d106      	bne.n	80030ba <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	2200      	movs	r2, #0
 80030b2:	2102      	movs	r1, #2
 80030b4:	4618      	mov	r0, r3
 80030b6:	f7ff fb1d 	bl	80026f4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	2103      	movs	r1, #3
 80030c0:	4618      	mov	r0, r3
 80030c2:	f7ff fb01 	bl	80026c8 <LL_ADC_GetOffsetChannel>
 80030c6:	4603      	mov	r3, r0
 80030c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d10a      	bne.n	80030e6 <HAL_ADC_ConfigChannel+0x3aa>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	2103      	movs	r1, #3
 80030d6:	4618      	mov	r0, r3
 80030d8:	f7ff faf6 	bl	80026c8 <LL_ADC_GetOffsetChannel>
 80030dc:	4603      	mov	r3, r0
 80030de:	0e9b      	lsrs	r3, r3, #26
 80030e0:	f003 021f 	and.w	r2, r3, #31
 80030e4:	e017      	b.n	8003116 <HAL_ADC_ConfigChannel+0x3da>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	2103      	movs	r1, #3
 80030ec:	4618      	mov	r0, r3
 80030ee:	f7ff faeb 	bl	80026c8 <LL_ADC_GetOffsetChannel>
 80030f2:	4603      	mov	r3, r0
 80030f4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030f8:	fa93 f3a3 	rbit	r3, r3
 80030fc:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80030fe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003100:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003102:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003104:	2b00      	cmp	r3, #0
 8003106:	d101      	bne.n	800310c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003108:	2320      	movs	r3, #32
 800310a:	e003      	b.n	8003114 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800310c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800310e:	fab3 f383 	clz	r3, r3
 8003112:	b2db      	uxtb	r3, r3
 8003114:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800311e:	2b00      	cmp	r3, #0
 8003120:	d105      	bne.n	800312e <HAL_ADC_ConfigChannel+0x3f2>
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	0e9b      	lsrs	r3, r3, #26
 8003128:	f003 031f 	and.w	r3, r3, #31
 800312c:	e011      	b.n	8003152 <HAL_ADC_ConfigChannel+0x416>
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003134:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003136:	fa93 f3a3 	rbit	r3, r3
 800313a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800313c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800313e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003140:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003142:	2b00      	cmp	r3, #0
 8003144:	d101      	bne.n	800314a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003146:	2320      	movs	r3, #32
 8003148:	e003      	b.n	8003152 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800314a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800314c:	fab3 f383 	clz	r3, r3
 8003150:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003152:	429a      	cmp	r2, r3
 8003154:	d106      	bne.n	8003164 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	2200      	movs	r2, #0
 800315c:	2103      	movs	r1, #3
 800315e:	4618      	mov	r0, r3
 8003160:	f7ff fac8 	bl	80026f4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4618      	mov	r0, r3
 800316a:	f7ff fbf1 	bl	8002950 <LL_ADC_IsEnabled>
 800316e:	4603      	mov	r3, r0
 8003170:	2b00      	cmp	r3, #0
 8003172:	f040 813d 	bne.w	80033f0 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6818      	ldr	r0, [r3, #0]
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	6819      	ldr	r1, [r3, #0]
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	68db      	ldr	r3, [r3, #12]
 8003182:	461a      	mov	r2, r3
 8003184:	f7ff fb72 	bl	800286c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	68db      	ldr	r3, [r3, #12]
 800318c:	4aa2      	ldr	r2, [pc, #648]	@ (8003418 <HAL_ADC_ConfigChannel+0x6dc>)
 800318e:	4293      	cmp	r3, r2
 8003190:	f040 812e 	bne.w	80033f0 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d10b      	bne.n	80031bc <HAL_ADC_ConfigChannel+0x480>
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	0e9b      	lsrs	r3, r3, #26
 80031aa:	3301      	adds	r3, #1
 80031ac:	f003 031f 	and.w	r3, r3, #31
 80031b0:	2b09      	cmp	r3, #9
 80031b2:	bf94      	ite	ls
 80031b4:	2301      	movls	r3, #1
 80031b6:	2300      	movhi	r3, #0
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	e019      	b.n	80031f0 <HAL_ADC_ConfigChannel+0x4b4>
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80031c4:	fa93 f3a3 	rbit	r3, r3
 80031c8:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80031ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80031cc:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80031ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d101      	bne.n	80031d8 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80031d4:	2320      	movs	r3, #32
 80031d6:	e003      	b.n	80031e0 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80031d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80031da:	fab3 f383 	clz	r3, r3
 80031de:	b2db      	uxtb	r3, r3
 80031e0:	3301      	adds	r3, #1
 80031e2:	f003 031f 	and.w	r3, r3, #31
 80031e6:	2b09      	cmp	r3, #9
 80031e8:	bf94      	ite	ls
 80031ea:	2301      	movls	r3, #1
 80031ec:	2300      	movhi	r3, #0
 80031ee:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d079      	beq.n	80032e8 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d107      	bne.n	8003210 <HAL_ADC_ConfigChannel+0x4d4>
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	0e9b      	lsrs	r3, r3, #26
 8003206:	3301      	adds	r3, #1
 8003208:	069b      	lsls	r3, r3, #26
 800320a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800320e:	e015      	b.n	800323c <HAL_ADC_ConfigChannel+0x500>
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003216:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003218:	fa93 f3a3 	rbit	r3, r3
 800321c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800321e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003220:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003222:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003224:	2b00      	cmp	r3, #0
 8003226:	d101      	bne.n	800322c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003228:	2320      	movs	r3, #32
 800322a:	e003      	b.n	8003234 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800322c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800322e:	fab3 f383 	clz	r3, r3
 8003232:	b2db      	uxtb	r3, r3
 8003234:	3301      	adds	r3, #1
 8003236:	069b      	lsls	r3, r3, #26
 8003238:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003244:	2b00      	cmp	r3, #0
 8003246:	d109      	bne.n	800325c <HAL_ADC_ConfigChannel+0x520>
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	0e9b      	lsrs	r3, r3, #26
 800324e:	3301      	adds	r3, #1
 8003250:	f003 031f 	and.w	r3, r3, #31
 8003254:	2101      	movs	r1, #1
 8003256:	fa01 f303 	lsl.w	r3, r1, r3
 800325a:	e017      	b.n	800328c <HAL_ADC_ConfigChannel+0x550>
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003262:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003264:	fa93 f3a3 	rbit	r3, r3
 8003268:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800326a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800326c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800326e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003270:	2b00      	cmp	r3, #0
 8003272:	d101      	bne.n	8003278 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003274:	2320      	movs	r3, #32
 8003276:	e003      	b.n	8003280 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003278:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800327a:	fab3 f383 	clz	r3, r3
 800327e:	b2db      	uxtb	r3, r3
 8003280:	3301      	adds	r3, #1
 8003282:	f003 031f 	and.w	r3, r3, #31
 8003286:	2101      	movs	r1, #1
 8003288:	fa01 f303 	lsl.w	r3, r1, r3
 800328c:	ea42 0103 	orr.w	r1, r2, r3
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003298:	2b00      	cmp	r3, #0
 800329a:	d10a      	bne.n	80032b2 <HAL_ADC_ConfigChannel+0x576>
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	0e9b      	lsrs	r3, r3, #26
 80032a2:	3301      	adds	r3, #1
 80032a4:	f003 021f 	and.w	r2, r3, #31
 80032a8:	4613      	mov	r3, r2
 80032aa:	005b      	lsls	r3, r3, #1
 80032ac:	4413      	add	r3, r2
 80032ae:	051b      	lsls	r3, r3, #20
 80032b0:	e018      	b.n	80032e4 <HAL_ADC_ConfigChannel+0x5a8>
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032ba:	fa93 f3a3 	rbit	r3, r3
 80032be:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80032c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80032c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d101      	bne.n	80032ce <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80032ca:	2320      	movs	r3, #32
 80032cc:	e003      	b.n	80032d6 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80032ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032d0:	fab3 f383 	clz	r3, r3
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	3301      	adds	r3, #1
 80032d8:	f003 021f 	and.w	r2, r3, #31
 80032dc:	4613      	mov	r3, r2
 80032de:	005b      	lsls	r3, r3, #1
 80032e0:	4413      	add	r3, r2
 80032e2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80032e4:	430b      	orrs	r3, r1
 80032e6:	e07e      	b.n	80033e6 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d107      	bne.n	8003304 <HAL_ADC_ConfigChannel+0x5c8>
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	0e9b      	lsrs	r3, r3, #26
 80032fa:	3301      	adds	r3, #1
 80032fc:	069b      	lsls	r3, r3, #26
 80032fe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003302:	e015      	b.n	8003330 <HAL_ADC_ConfigChannel+0x5f4>
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800330a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800330c:	fa93 f3a3 	rbit	r3, r3
 8003310:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003314:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003318:	2b00      	cmp	r3, #0
 800331a:	d101      	bne.n	8003320 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800331c:	2320      	movs	r3, #32
 800331e:	e003      	b.n	8003328 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003322:	fab3 f383 	clz	r3, r3
 8003326:	b2db      	uxtb	r3, r3
 8003328:	3301      	adds	r3, #1
 800332a:	069b      	lsls	r3, r3, #26
 800332c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003338:	2b00      	cmp	r3, #0
 800333a:	d109      	bne.n	8003350 <HAL_ADC_ConfigChannel+0x614>
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	0e9b      	lsrs	r3, r3, #26
 8003342:	3301      	adds	r3, #1
 8003344:	f003 031f 	and.w	r3, r3, #31
 8003348:	2101      	movs	r1, #1
 800334a:	fa01 f303 	lsl.w	r3, r1, r3
 800334e:	e017      	b.n	8003380 <HAL_ADC_ConfigChannel+0x644>
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003356:	6a3b      	ldr	r3, [r7, #32]
 8003358:	fa93 f3a3 	rbit	r3, r3
 800335c:	61fb      	str	r3, [r7, #28]
  return result;
 800335e:	69fb      	ldr	r3, [r7, #28]
 8003360:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003364:	2b00      	cmp	r3, #0
 8003366:	d101      	bne.n	800336c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003368:	2320      	movs	r3, #32
 800336a:	e003      	b.n	8003374 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800336c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800336e:	fab3 f383 	clz	r3, r3
 8003372:	b2db      	uxtb	r3, r3
 8003374:	3301      	adds	r3, #1
 8003376:	f003 031f 	and.w	r3, r3, #31
 800337a:	2101      	movs	r1, #1
 800337c:	fa01 f303 	lsl.w	r3, r1, r3
 8003380:	ea42 0103 	orr.w	r1, r2, r3
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800338c:	2b00      	cmp	r3, #0
 800338e:	d10d      	bne.n	80033ac <HAL_ADC_ConfigChannel+0x670>
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	0e9b      	lsrs	r3, r3, #26
 8003396:	3301      	adds	r3, #1
 8003398:	f003 021f 	and.w	r2, r3, #31
 800339c:	4613      	mov	r3, r2
 800339e:	005b      	lsls	r3, r3, #1
 80033a0:	4413      	add	r3, r2
 80033a2:	3b1e      	subs	r3, #30
 80033a4:	051b      	lsls	r3, r3, #20
 80033a6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80033aa:	e01b      	b.n	80033e4 <HAL_ADC_ConfigChannel+0x6a8>
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	fa93 f3a3 	rbit	r3, r3
 80033b8:	613b      	str	r3, [r7, #16]
  return result;
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80033be:	69bb      	ldr	r3, [r7, #24]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d101      	bne.n	80033c8 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80033c4:	2320      	movs	r3, #32
 80033c6:	e003      	b.n	80033d0 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80033c8:	69bb      	ldr	r3, [r7, #24]
 80033ca:	fab3 f383 	clz	r3, r3
 80033ce:	b2db      	uxtb	r3, r3
 80033d0:	3301      	adds	r3, #1
 80033d2:	f003 021f 	and.w	r2, r3, #31
 80033d6:	4613      	mov	r3, r2
 80033d8:	005b      	lsls	r3, r3, #1
 80033da:	4413      	add	r3, r2
 80033dc:	3b1e      	subs	r3, #30
 80033de:	051b      	lsls	r3, r3, #20
 80033e0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80033e4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80033e6:	683a      	ldr	r2, [r7, #0]
 80033e8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80033ea:	4619      	mov	r1, r3
 80033ec:	f7ff fa12 	bl	8002814 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	4b09      	ldr	r3, [pc, #36]	@ (800341c <HAL_ADC_ConfigChannel+0x6e0>)
 80033f6:	4013      	ands	r3, r2
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	f000 80be 	beq.w	800357a <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003406:	d004      	beq.n	8003412 <HAL_ADC_ConfigChannel+0x6d6>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a04      	ldr	r2, [pc, #16]	@ (8003420 <HAL_ADC_ConfigChannel+0x6e4>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d10a      	bne.n	8003428 <HAL_ADC_ConfigChannel+0x6ec>
 8003412:	4b04      	ldr	r3, [pc, #16]	@ (8003424 <HAL_ADC_ConfigChannel+0x6e8>)
 8003414:	e009      	b.n	800342a <HAL_ADC_ConfigChannel+0x6ee>
 8003416:	bf00      	nop
 8003418:	407f0000 	.word	0x407f0000
 800341c:	80080000 	.word	0x80080000
 8003420:	50000100 	.word	0x50000100
 8003424:	50000300 	.word	0x50000300
 8003428:	4b59      	ldr	r3, [pc, #356]	@ (8003590 <HAL_ADC_ConfigChannel+0x854>)
 800342a:	4618      	mov	r0, r3
 800342c:	f7ff f91a 	bl	8002664 <LL_ADC_GetCommonPathInternalCh>
 8003430:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a56      	ldr	r2, [pc, #344]	@ (8003594 <HAL_ADC_ConfigChannel+0x858>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d004      	beq.n	8003448 <HAL_ADC_ConfigChannel+0x70c>
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a55      	ldr	r2, [pc, #340]	@ (8003598 <HAL_ADC_ConfigChannel+0x85c>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d13a      	bne.n	80034be <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003448:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800344c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003450:	2b00      	cmp	r3, #0
 8003452:	d134      	bne.n	80034be <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800345c:	d005      	beq.n	800346a <HAL_ADC_ConfigChannel+0x72e>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a4e      	ldr	r2, [pc, #312]	@ (800359c <HAL_ADC_ConfigChannel+0x860>)
 8003464:	4293      	cmp	r3, r2
 8003466:	f040 8085 	bne.w	8003574 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003472:	d004      	beq.n	800347e <HAL_ADC_ConfigChannel+0x742>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a49      	ldr	r2, [pc, #292]	@ (80035a0 <HAL_ADC_ConfigChannel+0x864>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d101      	bne.n	8003482 <HAL_ADC_ConfigChannel+0x746>
 800347e:	4a49      	ldr	r2, [pc, #292]	@ (80035a4 <HAL_ADC_ConfigChannel+0x868>)
 8003480:	e000      	b.n	8003484 <HAL_ADC_ConfigChannel+0x748>
 8003482:	4a43      	ldr	r2, [pc, #268]	@ (8003590 <HAL_ADC_ConfigChannel+0x854>)
 8003484:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003488:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800348c:	4619      	mov	r1, r3
 800348e:	4610      	mov	r0, r2
 8003490:	f7ff f8d5 	bl	800263e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003494:	4b44      	ldr	r3, [pc, #272]	@ (80035a8 <HAL_ADC_ConfigChannel+0x86c>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	099b      	lsrs	r3, r3, #6
 800349a:	4a44      	ldr	r2, [pc, #272]	@ (80035ac <HAL_ADC_ConfigChannel+0x870>)
 800349c:	fba2 2303 	umull	r2, r3, r2, r3
 80034a0:	099b      	lsrs	r3, r3, #6
 80034a2:	1c5a      	adds	r2, r3, #1
 80034a4:	4613      	mov	r3, r2
 80034a6:	005b      	lsls	r3, r3, #1
 80034a8:	4413      	add	r3, r2
 80034aa:	009b      	lsls	r3, r3, #2
 80034ac:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80034ae:	e002      	b.n	80034b6 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	3b01      	subs	r3, #1
 80034b4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d1f9      	bne.n	80034b0 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80034bc:	e05a      	b.n	8003574 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a3b      	ldr	r2, [pc, #236]	@ (80035b0 <HAL_ADC_ConfigChannel+0x874>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d125      	bne.n	8003514 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80034c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80034cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d11f      	bne.n	8003514 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a31      	ldr	r2, [pc, #196]	@ (80035a0 <HAL_ADC_ConfigChannel+0x864>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d104      	bne.n	80034e8 <HAL_ADC_ConfigChannel+0x7ac>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a34      	ldr	r2, [pc, #208]	@ (80035b4 <HAL_ADC_ConfigChannel+0x878>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d047      	beq.n	8003578 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80034f0:	d004      	beq.n	80034fc <HAL_ADC_ConfigChannel+0x7c0>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a2a      	ldr	r2, [pc, #168]	@ (80035a0 <HAL_ADC_ConfigChannel+0x864>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d101      	bne.n	8003500 <HAL_ADC_ConfigChannel+0x7c4>
 80034fc:	4a29      	ldr	r2, [pc, #164]	@ (80035a4 <HAL_ADC_ConfigChannel+0x868>)
 80034fe:	e000      	b.n	8003502 <HAL_ADC_ConfigChannel+0x7c6>
 8003500:	4a23      	ldr	r2, [pc, #140]	@ (8003590 <HAL_ADC_ConfigChannel+0x854>)
 8003502:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003506:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800350a:	4619      	mov	r1, r3
 800350c:	4610      	mov	r0, r2
 800350e:	f7ff f896 	bl	800263e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003512:	e031      	b.n	8003578 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a27      	ldr	r2, [pc, #156]	@ (80035b8 <HAL_ADC_ConfigChannel+0x87c>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d12d      	bne.n	800357a <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800351e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003522:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003526:	2b00      	cmp	r3, #0
 8003528:	d127      	bne.n	800357a <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a1c      	ldr	r2, [pc, #112]	@ (80035a0 <HAL_ADC_ConfigChannel+0x864>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d022      	beq.n	800357a <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800353c:	d004      	beq.n	8003548 <HAL_ADC_ConfigChannel+0x80c>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a17      	ldr	r2, [pc, #92]	@ (80035a0 <HAL_ADC_ConfigChannel+0x864>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d101      	bne.n	800354c <HAL_ADC_ConfigChannel+0x810>
 8003548:	4a16      	ldr	r2, [pc, #88]	@ (80035a4 <HAL_ADC_ConfigChannel+0x868>)
 800354a:	e000      	b.n	800354e <HAL_ADC_ConfigChannel+0x812>
 800354c:	4a10      	ldr	r2, [pc, #64]	@ (8003590 <HAL_ADC_ConfigChannel+0x854>)
 800354e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003552:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003556:	4619      	mov	r1, r3
 8003558:	4610      	mov	r0, r2
 800355a:	f7ff f870 	bl	800263e <LL_ADC_SetCommonPathInternalCh>
 800355e:	e00c      	b.n	800357a <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003564:	f043 0220 	orr.w	r2, r3, #32
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003572:	e002      	b.n	800357a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003574:	bf00      	nop
 8003576:	e000      	b.n	800357a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003578:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003582:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003586:	4618      	mov	r0, r3
 8003588:	37d8      	adds	r7, #216	@ 0xd8
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	50000700 	.word	0x50000700
 8003594:	c3210000 	.word	0xc3210000
 8003598:	90c00010 	.word	0x90c00010
 800359c:	50000600 	.word	0x50000600
 80035a0:	50000100 	.word	0x50000100
 80035a4:	50000300 	.word	0x50000300
 80035a8:	20000000 	.word	0x20000000
 80035ac:	053e2d63 	.word	0x053e2d63
 80035b0:	c7520000 	.word	0xc7520000
 80035b4:	50000500 	.word	0x50000500
 80035b8:	cb840000 	.word	0xcb840000

080035bc <LL_ADC_SetCommonPathInternalCh>:
{
 80035bc:	b480      	push	{r7}
 80035be:	b083      	sub	sp, #12
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	431a      	orrs	r2, r3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	609a      	str	r2, [r3, #8]
}
 80035d6:	bf00      	nop
 80035d8:	370c      	adds	r7, #12
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr

080035e2 <LL_ADC_GetCommonPathInternalCh>:
{
 80035e2:	b480      	push	{r7}
 80035e4:	b083      	sub	sp, #12
 80035e6:	af00      	add	r7, sp, #0
 80035e8:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	370c      	adds	r7, #12
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr
	...

08003600 <LL_ADC_SetOffset>:
{
 8003600:	b480      	push	{r7}
 8003602:	b087      	sub	sp, #28
 8003604:	af00      	add	r7, sp, #0
 8003606:	60f8      	str	r0, [r7, #12]
 8003608:	60b9      	str	r1, [r7, #8]
 800360a:	607a      	str	r2, [r7, #4]
 800360c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	3360      	adds	r3, #96	@ 0x60
 8003612:	461a      	mov	r2, r3
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	4413      	add	r3, r2
 800361a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	4b08      	ldr	r3, [pc, #32]	@ (8003644 <LL_ADC_SetOffset+0x44>)
 8003622:	4013      	ands	r3, r2
 8003624:	687a      	ldr	r2, [r7, #4]
 8003626:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800362a:	683a      	ldr	r2, [r7, #0]
 800362c:	430a      	orrs	r2, r1
 800362e:	4313      	orrs	r3, r2
 8003630:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	601a      	str	r2, [r3, #0]
}
 8003638:	bf00      	nop
 800363a:	371c      	adds	r7, #28
 800363c:	46bd      	mov	sp, r7
 800363e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003642:	4770      	bx	lr
 8003644:	03fff000 	.word	0x03fff000

08003648 <LL_ADC_GetOffsetChannel>:
{
 8003648:	b480      	push	{r7}
 800364a:	b085      	sub	sp, #20
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	3360      	adds	r3, #96	@ 0x60
 8003656:	461a      	mov	r2, r3
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	009b      	lsls	r3, r3, #2
 800365c:	4413      	add	r3, r2
 800365e:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003668:	4618      	mov	r0, r3
 800366a:	3714      	adds	r7, #20
 800366c:	46bd      	mov	sp, r7
 800366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003672:	4770      	bx	lr

08003674 <LL_ADC_SetOffsetState>:
{
 8003674:	b480      	push	{r7}
 8003676:	b087      	sub	sp, #28
 8003678:	af00      	add	r7, sp, #0
 800367a:	60f8      	str	r0, [r7, #12]
 800367c:	60b9      	str	r1, [r7, #8]
 800367e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	3360      	adds	r3, #96	@ 0x60
 8003684:	461a      	mov	r2, r3
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	009b      	lsls	r3, r3, #2
 800368a:	4413      	add	r3, r2
 800368c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	431a      	orrs	r2, r3
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	601a      	str	r2, [r3, #0]
}
 800369e:	bf00      	nop
 80036a0:	371c      	adds	r7, #28
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr

080036aa <LL_ADC_SetOffsetSign>:
{
 80036aa:	b480      	push	{r7}
 80036ac:	b087      	sub	sp, #28
 80036ae:	af00      	add	r7, sp, #0
 80036b0:	60f8      	str	r0, [r7, #12]
 80036b2:	60b9      	str	r1, [r7, #8]
 80036b4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	3360      	adds	r3, #96	@ 0x60
 80036ba:	461a      	mov	r2, r3
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	009b      	lsls	r3, r3, #2
 80036c0:	4413      	add	r3, r2
 80036c2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	431a      	orrs	r2, r3
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	601a      	str	r2, [r3, #0]
}
 80036d4:	bf00      	nop
 80036d6:	371c      	adds	r7, #28
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr

080036e0 <LL_ADC_SetOffsetSaturation>:
{
 80036e0:	b480      	push	{r7}
 80036e2:	b087      	sub	sp, #28
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	60f8      	str	r0, [r7, #12]
 80036e8:	60b9      	str	r1, [r7, #8]
 80036ea:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	3360      	adds	r3, #96	@ 0x60
 80036f0:	461a      	mov	r2, r3
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	4413      	add	r3, r2
 80036f8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	431a      	orrs	r2, r3
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	601a      	str	r2, [r3, #0]
}
 800370a:	bf00      	nop
 800370c:	371c      	adds	r7, #28
 800370e:	46bd      	mov	sp, r7
 8003710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003714:	4770      	bx	lr

08003716 <LL_ADC_SetSamplingTimeCommonConfig>:
{
 8003716:	b480      	push	{r7}
 8003718:	b083      	sub	sp, #12
 800371a:	af00      	add	r7, sp, #0
 800371c:	6078      	str	r0, [r7, #4]
 800371e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	695b      	ldr	r3, [r3, #20]
 8003724:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	431a      	orrs	r2, r3
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	615a      	str	r2, [r3, #20]
}
 8003730:	bf00      	nop
 8003732:	370c      	adds	r7, #12
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr

0800373c <LL_ADC_SetChannelSamplingTime>:
{
 800373c:	b480      	push	{r7}
 800373e:	b087      	sub	sp, #28
 8003740:	af00      	add	r7, sp, #0
 8003742:	60f8      	str	r0, [r7, #12]
 8003744:	60b9      	str	r1, [r7, #8]
 8003746:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	3314      	adds	r3, #20
 800374c:	461a      	mov	r2, r3
 800374e:	68bb      	ldr	r3, [r7, #8]
 8003750:	0e5b      	lsrs	r3, r3, #25
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	f003 0304 	and.w	r3, r3, #4
 8003758:	4413      	add	r3, r2
 800375a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	681a      	ldr	r2, [r3, #0]
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	0d1b      	lsrs	r3, r3, #20
 8003764:	f003 031f 	and.w	r3, r3, #31
 8003768:	2107      	movs	r1, #7
 800376a:	fa01 f303 	lsl.w	r3, r1, r3
 800376e:	43db      	mvns	r3, r3
 8003770:	401a      	ands	r2, r3
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	0d1b      	lsrs	r3, r3, #20
 8003776:	f003 031f 	and.w	r3, r3, #31
 800377a:	6879      	ldr	r1, [r7, #4]
 800377c:	fa01 f303 	lsl.w	r3, r1, r3
 8003780:	431a      	orrs	r2, r3
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	601a      	str	r2, [r3, #0]
}
 8003786:	bf00      	nop
 8003788:	371c      	adds	r7, #28
 800378a:	46bd      	mov	sp, r7
 800378c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003790:	4770      	bx	lr
	...

08003794 <LL_ADC_SetChannelSingleDiff>:
{
 8003794:	b480      	push	{r7}
 8003796:	b085      	sub	sp, #20
 8003798:	af00      	add	r7, sp, #0
 800379a:	60f8      	str	r0, [r7, #12]
 800379c:	60b9      	str	r1, [r7, #8]
 800379e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037ac:	43db      	mvns	r3, r3
 80037ae:	401a      	ands	r2, r3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	f003 0318 	and.w	r3, r3, #24
 80037b6:	4908      	ldr	r1, [pc, #32]	@ (80037d8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80037b8:	40d9      	lsrs	r1, r3
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	400b      	ands	r3, r1
 80037be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037c2:	431a      	orrs	r2, r3
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 80037ca:	bf00      	nop
 80037cc:	3714      	adds	r7, #20
 80037ce:	46bd      	mov	sp, r7
 80037d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d4:	4770      	bx	lr
 80037d6:	bf00      	nop
 80037d8:	0007ffff 	.word	0x0007ffff

080037dc <LL_ADC_IsEnabled>:
{
 80037dc:	b480      	push	{r7}
 80037de:	b083      	sub	sp, #12
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	f003 0301 	and.w	r3, r3, #1
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d101      	bne.n	80037f4 <LL_ADC_IsEnabled+0x18>
 80037f0:	2301      	movs	r3, #1
 80037f2:	e000      	b.n	80037f6 <LL_ADC_IsEnabled+0x1a>
 80037f4:	2300      	movs	r3, #0
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	370c      	adds	r7, #12
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr

08003802 <LL_ADC_REG_IsConversionOngoing>:
{
 8003802:	b480      	push	{r7}
 8003804:	b083      	sub	sp, #12
 8003806:	af00      	add	r7, sp, #0
 8003808:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	f003 0304 	and.w	r3, r3, #4
 8003812:	2b04      	cmp	r3, #4
 8003814:	d101      	bne.n	800381a <LL_ADC_REG_IsConversionOngoing+0x18>
 8003816:	2301      	movs	r3, #1
 8003818:	e000      	b.n	800381c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800381a:	2300      	movs	r3, #0
}
 800381c:	4618      	mov	r0, r3
 800381e:	370c      	adds	r7, #12
 8003820:	46bd      	mov	sp, r7
 8003822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003826:	4770      	bx	lr

08003828 <LL_ADC_INJ_IsConversionOngoing>:
{
 8003828:	b480      	push	{r7}
 800382a:	b083      	sub	sp, #12
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	f003 0308 	and.w	r3, r3, #8
 8003838:	2b08      	cmp	r3, #8
 800383a:	d101      	bne.n	8003840 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800383c:	2301      	movs	r3, #1
 800383e:	e000      	b.n	8003842 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003840:	2300      	movs	r3, #0
}
 8003842:	4618      	mov	r0, r3
 8003844:	370c      	adds	r7, #12
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr
	...

08003850 <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b0b6      	sub	sp, #216	@ 0xd8
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
 8003858:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800385a:	2300      	movs	r3, #0
 800385c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 8003860:	2300      	movs	r3, #0
 8003862:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_jsqr_context_queue_being_built = 0U;
 8003864:	2300      	movs	r3, #0
 8003866:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003870:	2b01      	cmp	r3, #1
 8003872:	d102      	bne.n	800387a <HAL_ADCEx_InjectedConfigChannel+0x2a>
 8003874:	2302      	movs	r3, #2
 8003876:	f000 bcfd 	b.w	8004274 <HAL_ADCEx_InjectedConfigChannel+0xa24>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2201      	movs	r2, #1
 800387e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	695b      	ldr	r3, [r3, #20]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d003      	beq.n	8003892 <HAL_ADCEx_InjectedConfigChannel+0x42>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800388e:	2b01      	cmp	r3, #1
 8003890:	d130      	bne.n	80038f4 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	2b09      	cmp	r3, #9
 8003898:	d179      	bne.n	800398e <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d010      	beq.n	80038c4 <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	0e9b      	lsrs	r3, r3, #26
 80038a8:	025b      	lsls	r3, r3, #9
 80038aa:	f403 5278 	and.w	r2, r3, #15872	@ 0x3e00
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038b2:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 80038b6:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 80038bc:	4313      	orrs	r3, r2
 80038be:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80038c2:	e007      	b.n	80038d4 <HAL_ADCEx_InjectedConfigChannel+0x84>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	0e9b      	lsrs	r3, r3, #26
 80038ca:	025b      	lsls	r3, r3, #9
 80038cc:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 80038d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80038da:	4b84      	ldr	r3, [pc, #528]	@ (8003aec <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 80038dc:	4013      	ands	r3, r2
 80038de:	687a      	ldr	r2, [r7, #4]
 80038e0:	6812      	ldr	r2, [r2, #0]
 80038e2:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80038e6:	430b      	orrs	r3, r1
 80038e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80038f0:	665a      	str	r2, [r3, #100]	@ 0x64
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80038f2:	e04c      	b.n	800398e <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d11d      	bne.n	8003938 <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	6a1a      	ldr	r2, [r3, #32]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	669a      	str	r2, [r3, #104]	@ 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800390e:	2b00      	cmp	r3, #0
 8003910:	d00d      	beq.n	800392e <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	6a1b      	ldr	r3, [r3, #32]
 8003916:	1e5a      	subs	r2, r3, #1
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800391c:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8003920:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8003926:	4313      	orrs	r3, r2
 8003928:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800392c:	e004      	b.n	8003938 <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	6a1b      	ldr	r3, [r3, #32]
 8003932:	3b01      	subs	r3, #1
 8003934:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	0e9b      	lsrs	r3, r3, #26
 800393e:	f003 021f 	and.w	r2, r3, #31
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	f003 031f 	and.w	r3, r3, #31
 800394a:	fa02 f303 	lsl.w	r3, r2, r3
 800394e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003952:	4313      	orrs	r3, r2
 8003954:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800395c:	1e5a      	subs	r2, r3, #1
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	669a      	str	r2, [r3, #104]	@ 0x68

    /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003966:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800396a:	431a      	orrs	r2, r3
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	665a      	str	r2, [r3, #100]	@ 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003974:	2b00      	cmp	r3, #0
 8003976:	d10a      	bne.n	800398e <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800397e:	4b5b      	ldr	r3, [pc, #364]	@ (8003aec <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8003980:	4013      	ands	r3, r2
 8003982:	687a      	ldr	r2, [r7, #4]
 8003984:	6e51      	ldr	r1, [r2, #100]	@ 0x64
 8003986:	687a      	ldr	r2, [r7, #4]
 8003988:	6812      	ldr	r2, [r2, #0]
 800398a:	430b      	orrs	r3, r1
 800398c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4618      	mov	r0, r3
 8003994:	f7ff ff48 	bl	8003828 <LL_ADC_INJ_IsConversionOngoing>
 8003998:	4603      	mov	r3, r0
 800399a:	2b00      	cmp	r3, #0
 800399c:	d124      	bne.n	80039e8 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d112      	bne.n	80039ce <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	68db      	ldr	r3, [r3, #12]
 80039ae:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80039b8:	055a      	lsls	r2, r3, #21
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80039c0:	051b      	lsls	r3, r3, #20
 80039c2:	431a      	orrs	r2, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	430a      	orrs	r2, r1
 80039ca:	60da      	str	r2, [r3, #12]
 80039cc:	e00c      	b.n	80039e8 <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	68db      	ldr	r3, [r3, #12]
 80039d4:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80039de:	055a      	lsls	r2, r3, #21
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	430a      	orrs	r2, r1
 80039e6:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4618      	mov	r0, r3
 80039ee:	f7ff ff08 	bl	8003802 <LL_ADC_REG_IsConversionOngoing>
 80039f2:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4618      	mov	r0, r3
 80039fc:	f7ff ff14 	bl	8003828 <LL_ADC_INJ_IsConversionOngoing>
 8003a00:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003a04:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	f040 822e 	bne.w	8003e6a <HAL_ADCEx_InjectedConfigChannel+0x61a>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003a0e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	f040 8229 	bne.w	8003e6a <HAL_ADCEx_InjectedConfigChannel+0x61a>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d003      	beq.n	8003a28 <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d116      	bne.n	8003a56 <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d108      	bne.n	8003a44 <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	68da      	ldr	r2, [r3, #12]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8003a40:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8003a42:	e01f      	b.n	8003a84 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	68da      	ldr	r2, [r3, #12]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8003a52:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8003a54:	e016      	b.n	8003a84 <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d109      	bne.n	8003a74 <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a64:	f043 0220 	orr.w	r2, r3, #32
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	65da      	str	r2, [r3, #92]	@ 0x5c

        tmp_hal_status = HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003a72:	e007      	b.n	8003a84 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	68da      	ldr	r2, [r3, #12]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8003a82:	60da      	str	r2, [r3, #12]
      }
    }

    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d110      	bne.n	8003ab0 <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	691b      	ldr	r3, [r3, #16]
 8003a94:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aa0:	430b      	orrs	r3, r1
 8003aa2:	431a      	orrs	r2, r3
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f042 0202 	orr.w	r2, r2, #2
 8003aac:	611a      	str	r2, [r3, #16]
 8003aae:	e007      	b.n	8003ac0 <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	691a      	ldr	r2, [r3, #16]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f022 0202 	bic.w	r2, r2, #2
 8003abe:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003ac8:	d112      	bne.n	8003af0 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6818      	ldr	r0, [r3, #0]
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	4619      	mov	r1, r3
 8003ad6:	f7ff fe31 	bl	800373c <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f7ff fe17 	bl	8003716 <LL_ADC_SetSamplingTimeCommonConfig>
 8003ae8:	e011      	b.n	8003b0e <HAL_ADCEx_InjectedConfigChannel+0x2be>
 8003aea:	bf00      	nop
 8003aec:	04104000 	.word	0x04104000
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6818      	ldr	r0, [r3, #0]
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	6819      	ldr	r1, [r3, #0]
                                    pConfigInjected->InjectedSamplingTime);
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	689b      	ldr	r3, [r3, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8003afc:	461a      	mov	r2, r3
 8003afe:	f7ff fe1d 	bl	800373c <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	2100      	movs	r1, #0
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f7ff fe04 	bl	8003716 <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	695a      	ldr	r2, [r3, #20]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	08db      	lsrs	r3, r3, #3
 8003b1a:	f003 0303 	and.w	r3, r3, #3
 8003b1e:	005b      	lsls	r3, r3, #1
 8003b20:	fa02 f303 	lsl.w	r3, r2, r3
 8003b24:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	691b      	ldr	r3, [r3, #16]
 8003b2c:	2b04      	cmp	r3, #4
 8003b2e:	d022      	beq.n	8003b76 <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6818      	ldr	r0, [r3, #0]
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	6919      	ldr	r1, [r3, #16]
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003b40:	f7ff fd5e 	bl	8003600 <LL_ADC_SetOffset>
                       tmp_offset_shifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedOffsetSign);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6818      	ldr	r0, [r3, #0]
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	6919      	ldr	r1, [r3, #16]
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	699b      	ldr	r3, [r3, #24]
 8003b50:	461a      	mov	r2, r3
 8003b52:	f7ff fdaa 	bl	80036aa <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6818      	ldr	r0, [r3, #0]
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	6919      	ldr	r1, [r3, #16]
                                 (pConfigInjected->InjectedOffsetSaturation == ENABLE) ?
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d102      	bne.n	8003b6c <HAL_ADCEx_InjectedConfigChannel+0x31c>
 8003b66:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003b6a:	e000      	b.n	8003b6e <HAL_ADCEx_InjectedConfigChannel+0x31e>
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	461a      	mov	r2, r3
 8003b70:	f7ff fdb6 	bl	80036e0 <LL_ADC_SetOffsetSaturation>
 8003b74:	e179      	b.n	8003e6a <HAL_ADCEx_InjectedConfigChannel+0x61a>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	2100      	movs	r1, #0
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	f7ff fd63 	bl	8003648 <LL_ADC_GetOffsetChannel>
 8003b82:	4603      	mov	r3, r0
 8003b84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d10a      	bne.n	8003ba2 <HAL_ADCEx_InjectedConfigChannel+0x352>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	2100      	movs	r1, #0
 8003b92:	4618      	mov	r0, r3
 8003b94:	f7ff fd58 	bl	8003648 <LL_ADC_GetOffsetChannel>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	0e9b      	lsrs	r3, r3, #26
 8003b9c:	f003 021f 	and.w	r2, r3, #31
 8003ba0:	e01e      	b.n	8003be0 <HAL_ADCEx_InjectedConfigChannel+0x390>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	2100      	movs	r1, #0
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f7ff fd4d 	bl	8003648 <LL_ADC_GetOffsetChannel>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bb4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003bb8:	fa93 f3a3 	rbit	r3, r3
 8003bbc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  return result;
 8003bc0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003bc4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8003bc8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d101      	bne.n	8003bd4 <HAL_ADCEx_InjectedConfigChannel+0x384>
    return 32U;
 8003bd0:	2320      	movs	r3, #32
 8003bd2:	e004      	b.n	8003bde <HAL_ADCEx_InjectedConfigChannel+0x38e>
  return __builtin_clz(value);
 8003bd4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003bd8:	fab3 f383 	clz	r3, r3
 8003bdc:	b2db      	uxtb	r3, r3
 8003bde:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d105      	bne.n	8003bf8 <HAL_ADCEx_InjectedConfigChannel+0x3a8>
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	0e9b      	lsrs	r3, r3, #26
 8003bf2:	f003 031f 	and.w	r3, r3, #31
 8003bf6:	e018      	b.n	8003c2a <HAL_ADCEx_InjectedConfigChannel+0x3da>
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003c04:	fa93 f3a3 	rbit	r3, r3
 8003c08:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8003c0c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003c10:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 8003c14:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d101      	bne.n	8003c20 <HAL_ADCEx_InjectedConfigChannel+0x3d0>
    return 32U;
 8003c1c:	2320      	movs	r3, #32
 8003c1e:	e004      	b.n	8003c2a <HAL_ADCEx_InjectedConfigChannel+0x3da>
  return __builtin_clz(value);
 8003c20:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003c24:	fab3 f383 	clz	r3, r3
 8003c28:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d106      	bne.n	8003c3c <HAL_ADCEx_InjectedConfigChannel+0x3ec>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	2200      	movs	r2, #0
 8003c34:	2100      	movs	r1, #0
 8003c36:	4618      	mov	r0, r3
 8003c38:	f7ff fd1c 	bl	8003674 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	2101      	movs	r1, #1
 8003c42:	4618      	mov	r0, r3
 8003c44:	f7ff fd00 	bl	8003648 <LL_ADC_GetOffsetChannel>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d10a      	bne.n	8003c68 <HAL_ADCEx_InjectedConfigChannel+0x418>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	2101      	movs	r1, #1
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f7ff fcf5 	bl	8003648 <LL_ADC_GetOffsetChannel>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	0e9b      	lsrs	r3, r3, #26
 8003c62:	f003 021f 	and.w	r2, r3, #31
 8003c66:	e01e      	b.n	8003ca6 <HAL_ADCEx_InjectedConfigChannel+0x456>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	2101      	movs	r1, #1
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f7ff fcea 	bl	8003648 <LL_ADC_GetOffsetChannel>
 8003c74:	4603      	mov	r3, r0
 8003c76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003c7e:	fa93 f3a3 	rbit	r3, r3
 8003c82:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8003c86:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003c8a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8003c8e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d101      	bne.n	8003c9a <HAL_ADCEx_InjectedConfigChannel+0x44a>
    return 32U;
 8003c96:	2320      	movs	r3, #32
 8003c98:	e004      	b.n	8003ca4 <HAL_ADCEx_InjectedConfigChannel+0x454>
  return __builtin_clz(value);
 8003c9a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003c9e:	fab3 f383 	clz	r3, r3
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d105      	bne.n	8003cbe <HAL_ADCEx_InjectedConfigChannel+0x46e>
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	0e9b      	lsrs	r3, r3, #26
 8003cb8:	f003 031f 	and.w	r3, r3, #31
 8003cbc:	e018      	b.n	8003cf0 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cc6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003cca:	fa93 f3a3 	rbit	r3, r3
 8003cce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8003cd2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003cd6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003cda:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d101      	bne.n	8003ce6 <HAL_ADCEx_InjectedConfigChannel+0x496>
    return 32U;
 8003ce2:	2320      	movs	r3, #32
 8003ce4:	e004      	b.n	8003cf0 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
  return __builtin_clz(value);
 8003ce6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003cea:	fab3 f383 	clz	r3, r3
 8003cee:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d106      	bne.n	8003d02 <HAL_ADCEx_InjectedConfigChannel+0x4b2>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	2101      	movs	r1, #1
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f7ff fcb9 	bl	8003674 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	2102      	movs	r1, #2
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f7ff fc9d 	bl	8003648 <LL_ADC_GetOffsetChannel>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d10a      	bne.n	8003d2e <HAL_ADCEx_InjectedConfigChannel+0x4de>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	2102      	movs	r1, #2
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f7ff fc92 	bl	8003648 <LL_ADC_GetOffsetChannel>
 8003d24:	4603      	mov	r3, r0
 8003d26:	0e9b      	lsrs	r3, r3, #26
 8003d28:	f003 021f 	and.w	r2, r3, #31
 8003d2c:	e01e      	b.n	8003d6c <HAL_ADCEx_InjectedConfigChannel+0x51c>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	2102      	movs	r1, #2
 8003d34:	4618      	mov	r0, r3
 8003d36:	f7ff fc87 	bl	8003648 <LL_ADC_GetOffsetChannel>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d40:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003d44:	fa93 f3a3 	rbit	r3, r3
 8003d48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8003d4c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003d50:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8003d54:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d101      	bne.n	8003d60 <HAL_ADCEx_InjectedConfigChannel+0x510>
    return 32U;
 8003d5c:	2320      	movs	r3, #32
 8003d5e:	e004      	b.n	8003d6a <HAL_ADCEx_InjectedConfigChannel+0x51a>
  return __builtin_clz(value);
 8003d60:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003d64:	fab3 f383 	clz	r3, r3
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d105      	bne.n	8003d84 <HAL_ADCEx_InjectedConfigChannel+0x534>
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	0e9b      	lsrs	r3, r3, #26
 8003d7e:	f003 031f 	and.w	r3, r3, #31
 8003d82:	e014      	b.n	8003dae <HAL_ADCEx_InjectedConfigChannel+0x55e>
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d8a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003d8c:	fa93 f3a3 	rbit	r3, r3
 8003d90:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8003d92:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003d94:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8003d98:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d101      	bne.n	8003da4 <HAL_ADCEx_InjectedConfigChannel+0x554>
    return 32U;
 8003da0:	2320      	movs	r3, #32
 8003da2:	e004      	b.n	8003dae <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return __builtin_clz(value);
 8003da4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003da8:	fab3 f383 	clz	r3, r3
 8003dac:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003dae:	429a      	cmp	r2, r3
 8003db0:	d106      	bne.n	8003dc0 <HAL_ADCEx_InjectedConfigChannel+0x570>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	2200      	movs	r2, #0
 8003db8:	2102      	movs	r1, #2
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f7ff fc5a 	bl	8003674 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	2103      	movs	r1, #3
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f7ff fc3e 	bl	8003648 <LL_ADC_GetOffsetChannel>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d10a      	bne.n	8003dec <HAL_ADCEx_InjectedConfigChannel+0x59c>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	2103      	movs	r1, #3
 8003ddc:	4618      	mov	r0, r3
 8003dde:	f7ff fc33 	bl	8003648 <LL_ADC_GetOffsetChannel>
 8003de2:	4603      	mov	r3, r0
 8003de4:	0e9b      	lsrs	r3, r3, #26
 8003de6:	f003 021f 	and.w	r2, r3, #31
 8003dea:	e017      	b.n	8003e1c <HAL_ADCEx_InjectedConfigChannel+0x5cc>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	2103      	movs	r1, #3
 8003df2:	4618      	mov	r0, r3
 8003df4:	f7ff fc28 	bl	8003648 <LL_ADC_GetOffsetChannel>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dfc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003dfe:	fa93 f3a3 	rbit	r3, r3
 8003e02:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003e04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003e06:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8003e08:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d101      	bne.n	8003e12 <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 8003e0e:	2320      	movs	r3, #32
 8003e10:	e003      	b.n	8003e1a <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 8003e12:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e14:	fab3 f383 	clz	r3, r3
 8003e18:	b2db      	uxtb	r3, r3
 8003e1a:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d105      	bne.n	8003e34 <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	0e9b      	lsrs	r3, r3, #26
 8003e2e:	f003 031f 	and.w	r3, r3, #31
 8003e32:	e011      	b.n	8003e58 <HAL_ADCEx_InjectedConfigChannel+0x608>
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e3a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003e3c:	fa93 f3a3 	rbit	r3, r3
 8003e40:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8003e42:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e44:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8003e46:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d101      	bne.n	8003e50 <HAL_ADCEx_InjectedConfigChannel+0x600>
    return 32U;
 8003e4c:	2320      	movs	r3, #32
 8003e4e:	e003      	b.n	8003e58 <HAL_ADCEx_InjectedConfigChannel+0x608>
  return __builtin_clz(value);
 8003e50:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003e52:	fab3 f383 	clz	r3, r3
 8003e56:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d106      	bne.n	8003e6a <HAL_ADCEx_InjectedConfigChannel+0x61a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	2200      	movs	r2, #0
 8003e62:	2103      	movs	r1, #3
 8003e64:	4618      	mov	r0, r3
 8003e66:	f7ff fc05 	bl	8003674 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f7ff fcb4 	bl	80037dc <LL_ADC_IsEnabled>
 8003e74:	4603      	mov	r3, r0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	f040 813d 	bne.w	80040f6 <HAL_ADCEx_InjectedConfigChannel+0x8a6>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6818      	ldr	r0, [r3, #0]
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	6819      	ldr	r1, [r3, #0]
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	68db      	ldr	r3, [r3, #12]
 8003e88:	461a      	mov	r2, r3
 8003e8a:	f7ff fc83 	bl	8003794 <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	68db      	ldr	r3, [r3, #12]
 8003e92:	4aa2      	ldr	r2, [pc, #648]	@ (800411c <HAL_ADCEx_InjectedConfigChannel+0x8cc>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	f040 812e 	bne.w	80040f6 <HAL_ADCEx_InjectedConfigChannel+0x8a6>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d10b      	bne.n	8003ec2 <HAL_ADCEx_InjectedConfigChannel+0x672>
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	0e9b      	lsrs	r3, r3, #26
 8003eb0:	3301      	adds	r3, #1
 8003eb2:	f003 031f 	and.w	r3, r3, #31
 8003eb6:	2b09      	cmp	r3, #9
 8003eb8:	bf94      	ite	ls
 8003eba:	2301      	movls	r3, #1
 8003ebc:	2300      	movhi	r3, #0
 8003ebe:	b2db      	uxtb	r3, r3
 8003ec0:	e019      	b.n	8003ef6 <HAL_ADCEx_InjectedConfigChannel+0x6a6>
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ec8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003eca:	fa93 f3a3 	rbit	r3, r3
 8003ece:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003ed0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ed2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003ed4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d101      	bne.n	8003ede <HAL_ADCEx_InjectedConfigChannel+0x68e>
    return 32U;
 8003eda:	2320      	movs	r3, #32
 8003edc:	e003      	b.n	8003ee6 <HAL_ADCEx_InjectedConfigChannel+0x696>
  return __builtin_clz(value);
 8003ede:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003ee0:	fab3 f383 	clz	r3, r3
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	3301      	adds	r3, #1
 8003ee8:	f003 031f 	and.w	r3, r3, #31
 8003eec:	2b09      	cmp	r3, #9
 8003eee:	bf94      	ite	ls
 8003ef0:	2301      	movls	r3, #1
 8003ef2:	2300      	movhi	r3, #0
 8003ef4:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d079      	beq.n	8003fee <HAL_ADCEx_InjectedConfigChannel+0x79e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d107      	bne.n	8003f16 <HAL_ADCEx_InjectedConfigChannel+0x6c6>
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	0e9b      	lsrs	r3, r3, #26
 8003f0c:	3301      	adds	r3, #1
 8003f0e:	069b      	lsls	r3, r3, #26
 8003f10:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003f14:	e015      	b.n	8003f42 <HAL_ADCEx_InjectedConfigChannel+0x6f2>
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f1e:	fa93 f3a3 	rbit	r3, r3
 8003f22:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8003f24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003f26:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8003f28:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d101      	bne.n	8003f32 <HAL_ADCEx_InjectedConfigChannel+0x6e2>
    return 32U;
 8003f2e:	2320      	movs	r3, #32
 8003f30:	e003      	b.n	8003f3a <HAL_ADCEx_InjectedConfigChannel+0x6ea>
  return __builtin_clz(value);
 8003f32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003f34:	fab3 f383 	clz	r3, r3
 8003f38:	b2db      	uxtb	r3, r3
 8003f3a:	3301      	adds	r3, #1
 8003f3c:	069b      	lsls	r3, r3, #26
 8003f3e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d109      	bne.n	8003f62 <HAL_ADCEx_InjectedConfigChannel+0x712>
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	0e9b      	lsrs	r3, r3, #26
 8003f54:	3301      	adds	r3, #1
 8003f56:	f003 031f 	and.w	r3, r3, #31
 8003f5a:	2101      	movs	r1, #1
 8003f5c:	fa01 f303 	lsl.w	r3, r1, r3
 8003f60:	e017      	b.n	8003f92 <HAL_ADCEx_InjectedConfigChannel+0x742>
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f6a:	fa93 f3a3 	rbit	r3, r3
 8003f6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8003f70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f72:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8003f74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d101      	bne.n	8003f7e <HAL_ADCEx_InjectedConfigChannel+0x72e>
    return 32U;
 8003f7a:	2320      	movs	r3, #32
 8003f7c:	e003      	b.n	8003f86 <HAL_ADCEx_InjectedConfigChannel+0x736>
  return __builtin_clz(value);
 8003f7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f80:	fab3 f383 	clz	r3, r3
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	3301      	adds	r3, #1
 8003f88:	f003 031f 	and.w	r3, r3, #31
 8003f8c:	2101      	movs	r1, #1
 8003f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8003f92:	ea42 0103 	orr.w	r1, r2, r3
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d10a      	bne.n	8003fb8 <HAL_ADCEx_InjectedConfigChannel+0x768>
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	0e9b      	lsrs	r3, r3, #26
 8003fa8:	3301      	adds	r3, #1
 8003faa:	f003 021f 	and.w	r2, r3, #31
 8003fae:	4613      	mov	r3, r2
 8003fb0:	005b      	lsls	r3, r3, #1
 8003fb2:	4413      	add	r3, r2
 8003fb4:	051b      	lsls	r3, r3, #20
 8003fb6:	e018      	b.n	8003fea <HAL_ADCEx_InjectedConfigChannel+0x79a>
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fc0:	fa93 f3a3 	rbit	r3, r3
 8003fc4:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8003fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fc8:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8003fca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d101      	bne.n	8003fd4 <HAL_ADCEx_InjectedConfigChannel+0x784>
    return 32U;
 8003fd0:	2320      	movs	r3, #32
 8003fd2:	e003      	b.n	8003fdc <HAL_ADCEx_InjectedConfigChannel+0x78c>
  return __builtin_clz(value);
 8003fd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fd6:	fab3 f383 	clz	r3, r3
 8003fda:	b2db      	uxtb	r3, r3
 8003fdc:	3301      	adds	r3, #1
 8003fde:	f003 021f 	and.w	r2, r3, #31
 8003fe2:	4613      	mov	r3, r2
 8003fe4:	005b      	lsls	r3, r3, #1
 8003fe6:	4413      	add	r3, r2
 8003fe8:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003fea:	430b      	orrs	r3, r1
 8003fec:	e07e      	b.n	80040ec <HAL_ADCEx_InjectedConfigChannel+0x89c>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d107      	bne.n	800400a <HAL_ADCEx_InjectedConfigChannel+0x7ba>
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	0e9b      	lsrs	r3, r3, #26
 8004000:	3301      	adds	r3, #1
 8004002:	069b      	lsls	r3, r3, #26
 8004004:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004008:	e015      	b.n	8004036 <HAL_ADCEx_InjectedConfigChannel+0x7e6>
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004012:	fa93 f3a3 	rbit	r3, r3
 8004016:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8004018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800401a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800401c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800401e:	2b00      	cmp	r3, #0
 8004020:	d101      	bne.n	8004026 <HAL_ADCEx_InjectedConfigChannel+0x7d6>
    return 32U;
 8004022:	2320      	movs	r3, #32
 8004024:	e003      	b.n	800402e <HAL_ADCEx_InjectedConfigChannel+0x7de>
  return __builtin_clz(value);
 8004026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004028:	fab3 f383 	clz	r3, r3
 800402c:	b2db      	uxtb	r3, r3
 800402e:	3301      	adds	r3, #1
 8004030:	069b      	lsls	r3, r3, #26
 8004032:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800403e:	2b00      	cmp	r3, #0
 8004040:	d109      	bne.n	8004056 <HAL_ADCEx_InjectedConfigChannel+0x806>
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	0e9b      	lsrs	r3, r3, #26
 8004048:	3301      	adds	r3, #1
 800404a:	f003 031f 	and.w	r3, r3, #31
 800404e:	2101      	movs	r1, #1
 8004050:	fa01 f303 	lsl.w	r3, r1, r3
 8004054:	e017      	b.n	8004086 <HAL_ADCEx_InjectedConfigChannel+0x836>
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800405c:	69fb      	ldr	r3, [r7, #28]
 800405e:	fa93 f3a3 	rbit	r3, r3
 8004062:	61bb      	str	r3, [r7, #24]
  return result;
 8004064:	69bb      	ldr	r3, [r7, #24]
 8004066:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004068:	6a3b      	ldr	r3, [r7, #32]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d101      	bne.n	8004072 <HAL_ADCEx_InjectedConfigChannel+0x822>
    return 32U;
 800406e:	2320      	movs	r3, #32
 8004070:	e003      	b.n	800407a <HAL_ADCEx_InjectedConfigChannel+0x82a>
  return __builtin_clz(value);
 8004072:	6a3b      	ldr	r3, [r7, #32]
 8004074:	fab3 f383 	clz	r3, r3
 8004078:	b2db      	uxtb	r3, r3
 800407a:	3301      	adds	r3, #1
 800407c:	f003 031f 	and.w	r3, r3, #31
 8004080:	2101      	movs	r1, #1
 8004082:	fa01 f303 	lsl.w	r3, r1, r3
 8004086:	ea42 0103 	orr.w	r1, r2, r3
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004092:	2b00      	cmp	r3, #0
 8004094:	d10d      	bne.n	80040b2 <HAL_ADCEx_InjectedConfigChannel+0x862>
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	0e9b      	lsrs	r3, r3, #26
 800409c:	3301      	adds	r3, #1
 800409e:	f003 021f 	and.w	r2, r3, #31
 80040a2:	4613      	mov	r3, r2
 80040a4:	005b      	lsls	r3, r3, #1
 80040a6:	4413      	add	r3, r2
 80040a8:	3b1e      	subs	r3, #30
 80040aa:	051b      	lsls	r3, r3, #20
 80040ac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80040b0:	e01b      	b.n	80040ea <HAL_ADCEx_InjectedConfigChannel+0x89a>
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	fa93 f3a3 	rbit	r3, r3
 80040be:	60fb      	str	r3, [r7, #12]
  return result;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80040c4:	697b      	ldr	r3, [r7, #20]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d101      	bne.n	80040ce <HAL_ADCEx_InjectedConfigChannel+0x87e>
    return 32U;
 80040ca:	2320      	movs	r3, #32
 80040cc:	e003      	b.n	80040d6 <HAL_ADCEx_InjectedConfigChannel+0x886>
  return __builtin_clz(value);
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	fab3 f383 	clz	r3, r3
 80040d4:	b2db      	uxtb	r3, r3
 80040d6:	3301      	adds	r3, #1
 80040d8:	f003 021f 	and.w	r2, r3, #31
 80040dc:	4613      	mov	r3, r2
 80040de:	005b      	lsls	r3, r3, #1
 80040e0:	4413      	add	r3, r2
 80040e2:	3b1e      	subs	r3, #30
 80040e4:	051b      	lsls	r3, r3, #20
 80040e6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80040ea:	430b      	orrs	r3, r1
                                                 (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
                                                    (uint32_t)pConfigInjected->InjectedChannel)
                                                  + 1UL) & 0x1FUL)),
                                    pConfigInjected->InjectedSamplingTime);
 80040ec:	683a      	ldr	r2, [r7, #0]
 80040ee:	6892      	ldr	r2, [r2, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80040f0:	4619      	mov	r1, r3
 80040f2:	f7ff fb23 	bl	800373c <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	681a      	ldr	r2, [r3, #0]
 80040fa:	4b09      	ldr	r3, [pc, #36]	@ (8004120 <HAL_ADCEx_InjectedConfigChannel+0x8d0>)
 80040fc:	4013      	ands	r3, r2
 80040fe:	2b00      	cmp	r3, #0
 8004100:	f000 80b2 	beq.w	8004268 <HAL_ADCEx_InjectedConfigChannel+0xa18>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800410c:	d004      	beq.n	8004118 <HAL_ADCEx_InjectedConfigChannel+0x8c8>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a04      	ldr	r2, [pc, #16]	@ (8004124 <HAL_ADCEx_InjectedConfigChannel+0x8d4>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d109      	bne.n	800412c <HAL_ADCEx_InjectedConfigChannel+0x8dc>
 8004118:	4b03      	ldr	r3, [pc, #12]	@ (8004128 <HAL_ADCEx_InjectedConfigChannel+0x8d8>)
 800411a:	e008      	b.n	800412e <HAL_ADCEx_InjectedConfigChannel+0x8de>
 800411c:	407f0000 	.word	0x407f0000
 8004120:	80080000 	.word	0x80080000
 8004124:	50000100 	.word	0x50000100
 8004128:	50000300 	.word	0x50000300
 800412c:	4b53      	ldr	r3, [pc, #332]	@ (800427c <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 800412e:	4618      	mov	r0, r3
 8004130:	f7ff fa57 	bl	80035e2 <LL_ADC_GetCommonPathInternalCh>
 8004134:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a50      	ldr	r2, [pc, #320]	@ (8004280 <HAL_ADCEx_InjectedConfigChannel+0xa30>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d004      	beq.n	800414c <HAL_ADCEx_InjectedConfigChannel+0x8fc>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a4f      	ldr	r2, [pc, #316]	@ (8004284 <HAL_ADCEx_InjectedConfigChannel+0xa34>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d139      	bne.n	80041c0 <HAL_ADCEx_InjectedConfigChannel+0x970>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800414c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004150:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004154:	2b00      	cmp	r3, #0
 8004156:	d133      	bne.n	80041c0 <HAL_ADCEx_InjectedConfigChannel+0x970>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004160:	d004      	beq.n	800416c <HAL_ADCEx_InjectedConfigChannel+0x91c>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a48      	ldr	r2, [pc, #288]	@ (8004288 <HAL_ADCEx_InjectedConfigChannel+0xa38>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d17a      	bne.n	8004262 <HAL_ADCEx_InjectedConfigChannel+0xa12>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004174:	d004      	beq.n	8004180 <HAL_ADCEx_InjectedConfigChannel+0x930>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a44      	ldr	r2, [pc, #272]	@ (800428c <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d101      	bne.n	8004184 <HAL_ADCEx_InjectedConfigChannel+0x934>
 8004180:	4a43      	ldr	r2, [pc, #268]	@ (8004290 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 8004182:	e000      	b.n	8004186 <HAL_ADCEx_InjectedConfigChannel+0x936>
 8004184:	4a3d      	ldr	r2, [pc, #244]	@ (800427c <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 8004186:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800418a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800418e:	4619      	mov	r1, r3
 8004190:	4610      	mov	r0, r2
 8004192:	f7ff fa13 	bl	80035bc <LL_ADC_SetCommonPathInternalCh>
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8004196:	4b3f      	ldr	r3, [pc, #252]	@ (8004294 <HAL_ADCEx_InjectedConfigChannel+0xa44>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	099b      	lsrs	r3, r3, #6
 800419c:	4a3e      	ldr	r2, [pc, #248]	@ (8004298 <HAL_ADCEx_InjectedConfigChannel+0xa48>)
 800419e:	fba2 2303 	umull	r2, r3, r2, r3
 80041a2:	099a      	lsrs	r2, r3, #6
 80041a4:	4613      	mov	r3, r2
 80041a6:	005b      	lsls	r3, r3, #1
 80041a8:	4413      	add	r3, r2
 80041aa:	009b      	lsls	r3, r3, #2
 80041ac:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 80041ae:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 80041b0:	e002      	b.n	80041b8 <HAL_ADCEx_InjectedConfigChannel+0x968>
        {
          wait_loop_index--;
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	3b01      	subs	r3, #1
 80041b6:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d1f9      	bne.n	80041b2 <HAL_ADCEx_InjectedConfigChannel+0x962>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80041be:	e050      	b.n	8004262 <HAL_ADCEx_InjectedConfigChannel+0xa12>
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a35      	ldr	r2, [pc, #212]	@ (800429c <HAL_ADCEx_InjectedConfigChannel+0xa4c>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d125      	bne.n	8004216 <HAL_ADCEx_InjectedConfigChannel+0x9c6>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80041ca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80041ce:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d11f      	bne.n	8004216 <HAL_ADCEx_InjectedConfigChannel+0x9c6>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a2c      	ldr	r2, [pc, #176]	@ (800428c <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d104      	bne.n	80041ea <HAL_ADCEx_InjectedConfigChannel+0x99a>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a2e      	ldr	r2, [pc, #184]	@ (80042a0 <HAL_ADCEx_InjectedConfigChannel+0xa50>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d03d      	beq.n	8004266 <HAL_ADCEx_InjectedConfigChannel+0xa16>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80041f2:	d004      	beq.n	80041fe <HAL_ADCEx_InjectedConfigChannel+0x9ae>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a24      	ldr	r2, [pc, #144]	@ (800428c <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d101      	bne.n	8004202 <HAL_ADCEx_InjectedConfigChannel+0x9b2>
 80041fe:	4a24      	ldr	r2, [pc, #144]	@ (8004290 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 8004200:	e000      	b.n	8004204 <HAL_ADCEx_InjectedConfigChannel+0x9b4>
 8004202:	4a1e      	ldr	r2, [pc, #120]	@ (800427c <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 8004204:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004208:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800420c:	4619      	mov	r1, r3
 800420e:	4610      	mov	r0, r2
 8004210:	f7ff f9d4 	bl	80035bc <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004214:	e027      	b.n	8004266 <HAL_ADCEx_InjectedConfigChannel+0xa16>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a22      	ldr	r2, [pc, #136]	@ (80042a4 <HAL_ADCEx_InjectedConfigChannel+0xa54>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d123      	bne.n	8004268 <HAL_ADCEx_InjectedConfigChannel+0xa18>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004220:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004224:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004228:	2b00      	cmp	r3, #0
 800422a:	d11d      	bne.n	8004268 <HAL_ADCEx_InjectedConfigChannel+0xa18>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a16      	ldr	r2, [pc, #88]	@ (800428c <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d018      	beq.n	8004268 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800423e:	d004      	beq.n	800424a <HAL_ADCEx_InjectedConfigChannel+0x9fa>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a11      	ldr	r2, [pc, #68]	@ (800428c <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d101      	bne.n	800424e <HAL_ADCEx_InjectedConfigChannel+0x9fe>
 800424a:	4a11      	ldr	r2, [pc, #68]	@ (8004290 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 800424c:	e000      	b.n	8004250 <HAL_ADCEx_InjectedConfigChannel+0xa00>
 800424e:	4a0b      	ldr	r2, [pc, #44]	@ (800427c <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 8004250:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004254:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004258:	4619      	mov	r1, r3
 800425a:	4610      	mov	r0, r2
 800425c:	f7ff f9ae 	bl	80035bc <LL_ADC_SetCommonPathInternalCh>
 8004260:	e002      	b.n	8004268 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004262:	bf00      	nop
 8004264:	e000      	b.n	8004268 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004266:	bf00      	nop
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2200      	movs	r2, #0
 800426c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004270:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004274:	4618      	mov	r0, r3
 8004276:	37d8      	adds	r7, #216	@ 0xd8
 8004278:	46bd      	mov	sp, r7
 800427a:	bd80      	pop	{r7, pc}
 800427c:	50000700 	.word	0x50000700
 8004280:	c3210000 	.word	0xc3210000
 8004284:	90c00010 	.word	0x90c00010
 8004288:	50000600 	.word	0x50000600
 800428c:	50000100 	.word	0x50000100
 8004290:	50000300 	.word	0x50000300
 8004294:	20000000 	.word	0x20000000
 8004298:	053e2d63 	.word	0x053e2d63
 800429c:	c7520000 	.word	0xc7520000
 80042a0:	50000500 	.word	0x50000500
 80042a4:	cb840000 	.word	0xcb840000

080042a8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80042a8:	b590      	push	{r4, r7, lr}
 80042aa:	b0a1      	sub	sp, #132	@ 0x84
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
 80042b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80042b2:	2300      	movs	r3, #0
 80042b4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80042be:	2b01      	cmp	r3, #1
 80042c0:	d101      	bne.n	80042c6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80042c2:	2302      	movs	r3, #2
 80042c4:	e0e7      	b.n	8004496 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2201      	movs	r2, #1
 80042ca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80042ce:	2300      	movs	r3, #0
 80042d0:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80042d2:	2300      	movs	r3, #0
 80042d4:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80042de:	d102      	bne.n	80042e6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80042e0:	4b6f      	ldr	r3, [pc, #444]	@ (80044a0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80042e2:	60bb      	str	r3, [r7, #8]
 80042e4:	e009      	b.n	80042fa <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a6e      	ldr	r2, [pc, #440]	@ (80044a4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d102      	bne.n	80042f6 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 80042f0:	4b6d      	ldr	r3, [pc, #436]	@ (80044a8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80042f2:	60bb      	str	r3, [r7, #8]
 80042f4:	e001      	b.n	80042fa <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80042f6:	2300      	movs	r3, #0
 80042f8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d10b      	bne.n	8004318 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004304:	f043 0220 	orr.w	r2, r3, #32
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2200      	movs	r2, #0
 8004310:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e0be      	b.n	8004496 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	4618      	mov	r0, r3
 800431c:	f7ff fa71 	bl	8003802 <LL_ADC_REG_IsConversionOngoing>
 8004320:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4618      	mov	r0, r3
 8004328:	f7ff fa6b 	bl	8003802 <LL_ADC_REG_IsConversionOngoing>
 800432c:	4603      	mov	r3, r0
 800432e:	2b00      	cmp	r3, #0
 8004330:	f040 80a0 	bne.w	8004474 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004334:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004336:	2b00      	cmp	r3, #0
 8004338:	f040 809c 	bne.w	8004474 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004344:	d004      	beq.n	8004350 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a55      	ldr	r2, [pc, #340]	@ (80044a0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d101      	bne.n	8004354 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8004350:	4b56      	ldr	r3, [pc, #344]	@ (80044ac <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8004352:	e000      	b.n	8004356 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004354:	4b56      	ldr	r3, [pc, #344]	@ (80044b0 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8004356:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d04b      	beq.n	80043f8 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004360:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	6859      	ldr	r1, [r3, #4]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004372:	035b      	lsls	r3, r3, #13
 8004374:	430b      	orrs	r3, r1
 8004376:	431a      	orrs	r2, r3
 8004378:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800437a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004384:	d004      	beq.n	8004390 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a45      	ldr	r2, [pc, #276]	@ (80044a0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d10f      	bne.n	80043b0 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8004390:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004394:	f7ff fa22 	bl	80037dc <LL_ADC_IsEnabled>
 8004398:	4604      	mov	r4, r0
 800439a:	4841      	ldr	r0, [pc, #260]	@ (80044a0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800439c:	f7ff fa1e 	bl	80037dc <LL_ADC_IsEnabled>
 80043a0:	4603      	mov	r3, r0
 80043a2:	4323      	orrs	r3, r4
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	bf0c      	ite	eq
 80043a8:	2301      	moveq	r3, #1
 80043aa:	2300      	movne	r3, #0
 80043ac:	b2db      	uxtb	r3, r3
 80043ae:	e012      	b.n	80043d6 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80043b0:	483c      	ldr	r0, [pc, #240]	@ (80044a4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80043b2:	f7ff fa13 	bl	80037dc <LL_ADC_IsEnabled>
 80043b6:	4604      	mov	r4, r0
 80043b8:	483b      	ldr	r0, [pc, #236]	@ (80044a8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80043ba:	f7ff fa0f 	bl	80037dc <LL_ADC_IsEnabled>
 80043be:	4603      	mov	r3, r0
 80043c0:	431c      	orrs	r4, r3
 80043c2:	483c      	ldr	r0, [pc, #240]	@ (80044b4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80043c4:	f7ff fa0a 	bl	80037dc <LL_ADC_IsEnabled>
 80043c8:	4603      	mov	r3, r0
 80043ca:	4323      	orrs	r3, r4
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	bf0c      	ite	eq
 80043d0:	2301      	moveq	r3, #1
 80043d2:	2300      	movne	r3, #0
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d056      	beq.n	8004488 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80043da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80043e2:	f023 030f 	bic.w	r3, r3, #15
 80043e6:	683a      	ldr	r2, [r7, #0]
 80043e8:	6811      	ldr	r1, [r2, #0]
 80043ea:	683a      	ldr	r2, [r7, #0]
 80043ec:	6892      	ldr	r2, [r2, #8]
 80043ee:	430a      	orrs	r2, r1
 80043f0:	431a      	orrs	r2, r3
 80043f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80043f4:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80043f6:	e047      	b.n	8004488 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80043f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80043fa:	689b      	ldr	r3, [r3, #8]
 80043fc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004400:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004402:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800440c:	d004      	beq.n	8004418 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a23      	ldr	r2, [pc, #140]	@ (80044a0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d10f      	bne.n	8004438 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8004418:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800441c:	f7ff f9de 	bl	80037dc <LL_ADC_IsEnabled>
 8004420:	4604      	mov	r4, r0
 8004422:	481f      	ldr	r0, [pc, #124]	@ (80044a0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004424:	f7ff f9da 	bl	80037dc <LL_ADC_IsEnabled>
 8004428:	4603      	mov	r3, r0
 800442a:	4323      	orrs	r3, r4
 800442c:	2b00      	cmp	r3, #0
 800442e:	bf0c      	ite	eq
 8004430:	2301      	moveq	r3, #1
 8004432:	2300      	movne	r3, #0
 8004434:	b2db      	uxtb	r3, r3
 8004436:	e012      	b.n	800445e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8004438:	481a      	ldr	r0, [pc, #104]	@ (80044a4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800443a:	f7ff f9cf 	bl	80037dc <LL_ADC_IsEnabled>
 800443e:	4604      	mov	r4, r0
 8004440:	4819      	ldr	r0, [pc, #100]	@ (80044a8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004442:	f7ff f9cb 	bl	80037dc <LL_ADC_IsEnabled>
 8004446:	4603      	mov	r3, r0
 8004448:	431c      	orrs	r4, r3
 800444a:	481a      	ldr	r0, [pc, #104]	@ (80044b4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800444c:	f7ff f9c6 	bl	80037dc <LL_ADC_IsEnabled>
 8004450:	4603      	mov	r3, r0
 8004452:	4323      	orrs	r3, r4
 8004454:	2b00      	cmp	r3, #0
 8004456:	bf0c      	ite	eq
 8004458:	2301      	moveq	r3, #1
 800445a:	2300      	movne	r3, #0
 800445c:	b2db      	uxtb	r3, r3
 800445e:	2b00      	cmp	r3, #0
 8004460:	d012      	beq.n	8004488 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004462:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800446a:	f023 030f 	bic.w	r3, r3, #15
 800446e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004470:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004472:	e009      	b.n	8004488 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004478:	f043 0220 	orr.w	r2, r3, #32
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004480:	2301      	movs	r3, #1
 8004482:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004486:	e000      	b.n	800448a <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004488:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2200      	movs	r2, #0
 800448e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004492:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004496:	4618      	mov	r0, r3
 8004498:	3784      	adds	r7, #132	@ 0x84
 800449a:	46bd      	mov	sp, r7
 800449c:	bd90      	pop	{r4, r7, pc}
 800449e:	bf00      	nop
 80044a0:	50000100 	.word	0x50000100
 80044a4:	50000400 	.word	0x50000400
 80044a8:	50000500 	.word	0x50000500
 80044ac:	50000300 	.word	0x50000300
 80044b0:	50000700 	.word	0x50000700
 80044b4:	50000600 	.word	0x50000600

080044b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b085      	sub	sp, #20
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	f003 0307 	and.w	r3, r3, #7
 80044c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80044c8:	4b0c      	ldr	r3, [pc, #48]	@ (80044fc <__NVIC_SetPriorityGrouping+0x44>)
 80044ca:	68db      	ldr	r3, [r3, #12]
 80044cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80044ce:	68ba      	ldr	r2, [r7, #8]
 80044d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80044d4:	4013      	ands	r3, r2
 80044d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80044e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80044e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80044ea:	4a04      	ldr	r2, [pc, #16]	@ (80044fc <__NVIC_SetPriorityGrouping+0x44>)
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	60d3      	str	r3, [r2, #12]
}
 80044f0:	bf00      	nop
 80044f2:	3714      	adds	r7, #20
 80044f4:	46bd      	mov	sp, r7
 80044f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fa:	4770      	bx	lr
 80044fc:	e000ed00 	.word	0xe000ed00

08004500 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004500:	b480      	push	{r7}
 8004502:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004504:	4b04      	ldr	r3, [pc, #16]	@ (8004518 <__NVIC_GetPriorityGrouping+0x18>)
 8004506:	68db      	ldr	r3, [r3, #12]
 8004508:	0a1b      	lsrs	r3, r3, #8
 800450a:	f003 0307 	and.w	r3, r3, #7
}
 800450e:	4618      	mov	r0, r3
 8004510:	46bd      	mov	sp, r7
 8004512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004516:	4770      	bx	lr
 8004518:	e000ed00 	.word	0xe000ed00

0800451c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800451c:	b480      	push	{r7}
 800451e:	b083      	sub	sp, #12
 8004520:	af00      	add	r7, sp, #0
 8004522:	4603      	mov	r3, r0
 8004524:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800452a:	2b00      	cmp	r3, #0
 800452c:	db0b      	blt.n	8004546 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800452e:	79fb      	ldrb	r3, [r7, #7]
 8004530:	f003 021f 	and.w	r2, r3, #31
 8004534:	4907      	ldr	r1, [pc, #28]	@ (8004554 <__NVIC_EnableIRQ+0x38>)
 8004536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800453a:	095b      	lsrs	r3, r3, #5
 800453c:	2001      	movs	r0, #1
 800453e:	fa00 f202 	lsl.w	r2, r0, r2
 8004542:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004546:	bf00      	nop
 8004548:	370c      	adds	r7, #12
 800454a:	46bd      	mov	sp, r7
 800454c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004550:	4770      	bx	lr
 8004552:	bf00      	nop
 8004554:	e000e100 	.word	0xe000e100

08004558 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004558:	b480      	push	{r7}
 800455a:	b083      	sub	sp, #12
 800455c:	af00      	add	r7, sp, #0
 800455e:	4603      	mov	r3, r0
 8004560:	6039      	str	r1, [r7, #0]
 8004562:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004564:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004568:	2b00      	cmp	r3, #0
 800456a:	db0a      	blt.n	8004582 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	b2da      	uxtb	r2, r3
 8004570:	490c      	ldr	r1, [pc, #48]	@ (80045a4 <__NVIC_SetPriority+0x4c>)
 8004572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004576:	0112      	lsls	r2, r2, #4
 8004578:	b2d2      	uxtb	r2, r2
 800457a:	440b      	add	r3, r1
 800457c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004580:	e00a      	b.n	8004598 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	b2da      	uxtb	r2, r3
 8004586:	4908      	ldr	r1, [pc, #32]	@ (80045a8 <__NVIC_SetPriority+0x50>)
 8004588:	79fb      	ldrb	r3, [r7, #7]
 800458a:	f003 030f 	and.w	r3, r3, #15
 800458e:	3b04      	subs	r3, #4
 8004590:	0112      	lsls	r2, r2, #4
 8004592:	b2d2      	uxtb	r2, r2
 8004594:	440b      	add	r3, r1
 8004596:	761a      	strb	r2, [r3, #24]
}
 8004598:	bf00      	nop
 800459a:	370c      	adds	r7, #12
 800459c:	46bd      	mov	sp, r7
 800459e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a2:	4770      	bx	lr
 80045a4:	e000e100 	.word	0xe000e100
 80045a8:	e000ed00 	.word	0xe000ed00

080045ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b089      	sub	sp, #36	@ 0x24
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	60f8      	str	r0, [r7, #12]
 80045b4:	60b9      	str	r1, [r7, #8]
 80045b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	f003 0307 	and.w	r3, r3, #7
 80045be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	f1c3 0307 	rsb	r3, r3, #7
 80045c6:	2b04      	cmp	r3, #4
 80045c8:	bf28      	it	cs
 80045ca:	2304      	movcs	r3, #4
 80045cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80045ce:	69fb      	ldr	r3, [r7, #28]
 80045d0:	3304      	adds	r3, #4
 80045d2:	2b06      	cmp	r3, #6
 80045d4:	d902      	bls.n	80045dc <NVIC_EncodePriority+0x30>
 80045d6:	69fb      	ldr	r3, [r7, #28]
 80045d8:	3b03      	subs	r3, #3
 80045da:	e000      	b.n	80045de <NVIC_EncodePriority+0x32>
 80045dc:	2300      	movs	r3, #0
 80045de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80045e4:	69bb      	ldr	r3, [r7, #24]
 80045e6:	fa02 f303 	lsl.w	r3, r2, r3
 80045ea:	43da      	mvns	r2, r3
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	401a      	ands	r2, r3
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80045f4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	fa01 f303 	lsl.w	r3, r1, r3
 80045fe:	43d9      	mvns	r1, r3
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004604:	4313      	orrs	r3, r2
         );
}
 8004606:	4618      	mov	r0, r3
 8004608:	3724      	adds	r7, #36	@ 0x24
 800460a:	46bd      	mov	sp, r7
 800460c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004610:	4770      	bx	lr
	...

08004614 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b082      	sub	sp, #8
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	3b01      	subs	r3, #1
 8004620:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004624:	d301      	bcc.n	800462a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004626:	2301      	movs	r3, #1
 8004628:	e00f      	b.n	800464a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800462a:	4a0a      	ldr	r2, [pc, #40]	@ (8004654 <SysTick_Config+0x40>)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	3b01      	subs	r3, #1
 8004630:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004632:	210f      	movs	r1, #15
 8004634:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004638:	f7ff ff8e 	bl	8004558 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800463c:	4b05      	ldr	r3, [pc, #20]	@ (8004654 <SysTick_Config+0x40>)
 800463e:	2200      	movs	r2, #0
 8004640:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004642:	4b04      	ldr	r3, [pc, #16]	@ (8004654 <SysTick_Config+0x40>)
 8004644:	2207      	movs	r2, #7
 8004646:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004648:	2300      	movs	r3, #0
}
 800464a:	4618      	mov	r0, r3
 800464c:	3708      	adds	r7, #8
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	e000e010 	.word	0xe000e010

08004658 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b082      	sub	sp, #8
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004660:	6878      	ldr	r0, [r7, #4]
 8004662:	f7ff ff29 	bl	80044b8 <__NVIC_SetPriorityGrouping>
}
 8004666:	bf00      	nop
 8004668:	3708      	adds	r7, #8
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}

0800466e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800466e:	b580      	push	{r7, lr}
 8004670:	b086      	sub	sp, #24
 8004672:	af00      	add	r7, sp, #0
 8004674:	4603      	mov	r3, r0
 8004676:	60b9      	str	r1, [r7, #8]
 8004678:	607a      	str	r2, [r7, #4]
 800467a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800467c:	f7ff ff40 	bl	8004500 <__NVIC_GetPriorityGrouping>
 8004680:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004682:	687a      	ldr	r2, [r7, #4]
 8004684:	68b9      	ldr	r1, [r7, #8]
 8004686:	6978      	ldr	r0, [r7, #20]
 8004688:	f7ff ff90 	bl	80045ac <NVIC_EncodePriority>
 800468c:	4602      	mov	r2, r0
 800468e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004692:	4611      	mov	r1, r2
 8004694:	4618      	mov	r0, r3
 8004696:	f7ff ff5f 	bl	8004558 <__NVIC_SetPriority>
}
 800469a:	bf00      	nop
 800469c:	3718      	adds	r7, #24
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}

080046a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046a2:	b580      	push	{r7, lr}
 80046a4:	b082      	sub	sp, #8
 80046a6:	af00      	add	r7, sp, #0
 80046a8:	4603      	mov	r3, r0
 80046aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80046ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046b0:	4618      	mov	r0, r3
 80046b2:	f7ff ff33 	bl	800451c <__NVIC_EnableIRQ>
}
 80046b6:	bf00      	nop
 80046b8:	3708      	adds	r7, #8
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}

080046be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80046be:	b580      	push	{r7, lr}
 80046c0:	b082      	sub	sp, #8
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f7ff ffa4 	bl	8004614 <SysTick_Config>
 80046cc:	4603      	mov	r3, r0
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3708      	adds	r7, #8
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}
	...

080046d8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b084      	sub	sp, #16
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d101      	bne.n	80046ea <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	e08d      	b.n	8004806 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	461a      	mov	r2, r3
 80046f0:	4b47      	ldr	r3, [pc, #284]	@ (8004810 <HAL_DMA_Init+0x138>)
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d80f      	bhi.n	8004716 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	461a      	mov	r2, r3
 80046fc:	4b45      	ldr	r3, [pc, #276]	@ (8004814 <HAL_DMA_Init+0x13c>)
 80046fe:	4413      	add	r3, r2
 8004700:	4a45      	ldr	r2, [pc, #276]	@ (8004818 <HAL_DMA_Init+0x140>)
 8004702:	fba2 2303 	umull	r2, r3, r2, r3
 8004706:	091b      	lsrs	r3, r3, #4
 8004708:	009a      	lsls	r2, r3, #2
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	4a42      	ldr	r2, [pc, #264]	@ (800481c <HAL_DMA_Init+0x144>)
 8004712:	641a      	str	r2, [r3, #64]	@ 0x40
 8004714:	e00e      	b.n	8004734 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	461a      	mov	r2, r3
 800471c:	4b40      	ldr	r3, [pc, #256]	@ (8004820 <HAL_DMA_Init+0x148>)
 800471e:	4413      	add	r3, r2
 8004720:	4a3d      	ldr	r2, [pc, #244]	@ (8004818 <HAL_DMA_Init+0x140>)
 8004722:	fba2 2303 	umull	r2, r3, r2, r3
 8004726:	091b      	lsrs	r3, r3, #4
 8004728:	009a      	lsls	r2, r3, #2
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a3c      	ldr	r2, [pc, #240]	@ (8004824 <HAL_DMA_Init+0x14c>)
 8004732:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2202      	movs	r2, #2
 8004738:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800474a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800474e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004758:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	691b      	ldr	r3, [r3, #16]
 800475e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004764:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	699b      	ldr	r3, [r3, #24]
 800476a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004770:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6a1b      	ldr	r3, [r3, #32]
 8004776:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004778:	68fa      	ldr	r2, [r7, #12]
 800477a:	4313      	orrs	r3, r2
 800477c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	68fa      	ldr	r2, [r7, #12]
 8004784:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	f000 f8fe 	bl	8004988 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	689b      	ldr	r3, [r3, #8]
 8004790:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004794:	d102      	bne.n	800479c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2200      	movs	r2, #0
 800479a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	685a      	ldr	r2, [r3, #4]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047a4:	b2d2      	uxtb	r2, r2
 80047a6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047ac:	687a      	ldr	r2, [r7, #4]
 80047ae:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80047b0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d010      	beq.n	80047dc <HAL_DMA_Init+0x104>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	2b04      	cmp	r3, #4
 80047c0:	d80c      	bhi.n	80047dc <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f000 f91e 	bl	8004a04 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047cc:	2200      	movs	r2, #0
 80047ce:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047d4:	687a      	ldr	r2, [r7, #4]
 80047d6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80047d8:	605a      	str	r2, [r3, #4]
 80047da:	e008      	b.n	80047ee <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2200      	movs	r2, #0
 80047e0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2200      	movs	r2, #0
 80047ec:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2200      	movs	r2, #0
 80047f2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2201      	movs	r2, #1
 80047f8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2200      	movs	r2, #0
 8004800:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004804:	2300      	movs	r3, #0
}
 8004806:	4618      	mov	r0, r3
 8004808:	3710      	adds	r7, #16
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}
 800480e:	bf00      	nop
 8004810:	40020407 	.word	0x40020407
 8004814:	bffdfff8 	.word	0xbffdfff8
 8004818:	cccccccd 	.word	0xcccccccd
 800481c:	40020000 	.word	0x40020000
 8004820:	bffdfbf8 	.word	0xbffdfbf8
 8004824:	40020400 	.word	0x40020400

08004828 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b084      	sub	sp, #16
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004844:	f003 031f 	and.w	r3, r3, #31
 8004848:	2204      	movs	r2, #4
 800484a:	409a      	lsls	r2, r3
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	4013      	ands	r3, r2
 8004850:	2b00      	cmp	r3, #0
 8004852:	d026      	beq.n	80048a2 <HAL_DMA_IRQHandler+0x7a>
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	f003 0304 	and.w	r3, r3, #4
 800485a:	2b00      	cmp	r3, #0
 800485c:	d021      	beq.n	80048a2 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f003 0320 	and.w	r3, r3, #32
 8004868:	2b00      	cmp	r3, #0
 800486a:	d107      	bne.n	800487c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f022 0204 	bic.w	r2, r2, #4
 800487a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004880:	f003 021f 	and.w	r2, r3, #31
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004888:	2104      	movs	r1, #4
 800488a:	fa01 f202 	lsl.w	r2, r1, r2
 800488e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004894:	2b00      	cmp	r3, #0
 8004896:	d071      	beq.n	800497c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800489c:	6878      	ldr	r0, [r7, #4]
 800489e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80048a0:	e06c      	b.n	800497c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048a6:	f003 031f 	and.w	r3, r3, #31
 80048aa:	2202      	movs	r2, #2
 80048ac:	409a      	lsls	r2, r3
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	4013      	ands	r3, r2
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d02e      	beq.n	8004914 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	f003 0302 	and.w	r3, r3, #2
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d029      	beq.n	8004914 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 0320 	and.w	r3, r3, #32
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d10b      	bne.n	80048e6 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f022 020a 	bic.w	r2, r2, #10
 80048dc:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2201      	movs	r2, #1
 80048e2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048ea:	f003 021f 	and.w	r2, r3, #31
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f2:	2102      	movs	r1, #2
 80048f4:	fa01 f202 	lsl.w	r2, r1, r2
 80048f8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2200      	movs	r2, #0
 80048fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004906:	2b00      	cmp	r3, #0
 8004908:	d038      	beq.n	800497c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004912:	e033      	b.n	800497c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004918:	f003 031f 	and.w	r3, r3, #31
 800491c:	2208      	movs	r2, #8
 800491e:	409a      	lsls	r2, r3
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	4013      	ands	r3, r2
 8004924:	2b00      	cmp	r3, #0
 8004926:	d02a      	beq.n	800497e <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	f003 0308 	and.w	r3, r3, #8
 800492e:	2b00      	cmp	r3, #0
 8004930:	d025      	beq.n	800497e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f022 020e 	bic.w	r2, r2, #14
 8004940:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004946:	f003 021f 	and.w	r2, r3, #31
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800494e:	2101      	movs	r1, #1
 8004950:	fa01 f202 	lsl.w	r2, r1, r2
 8004954:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2201      	movs	r2, #1
 800495a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2201      	movs	r2, #1
 8004960:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2200      	movs	r2, #0
 8004968:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004970:	2b00      	cmp	r3, #0
 8004972:	d004      	beq.n	800497e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800497c:	bf00      	nop
 800497e:	bf00      	nop
}
 8004980:	3710      	adds	r7, #16
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}
	...

08004988 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004988:	b480      	push	{r7}
 800498a:	b087      	sub	sp, #28
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	461a      	mov	r2, r3
 8004996:	4b16      	ldr	r3, [pc, #88]	@ (80049f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004998:	429a      	cmp	r2, r3
 800499a:	d802      	bhi.n	80049a2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800499c:	4b15      	ldr	r3, [pc, #84]	@ (80049f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800499e:	617b      	str	r3, [r7, #20]
 80049a0:	e001      	b.n	80049a6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80049a2:	4b15      	ldr	r3, [pc, #84]	@ (80049f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80049a4:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	b2db      	uxtb	r3, r3
 80049b0:	3b08      	subs	r3, #8
 80049b2:	4a12      	ldr	r2, [pc, #72]	@ (80049fc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80049b4:	fba2 2303 	umull	r2, r3, r2, r3
 80049b8:	091b      	lsrs	r3, r3, #4
 80049ba:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049c0:	089b      	lsrs	r3, r3, #2
 80049c2:	009a      	lsls	r2, r3, #2
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	4413      	add	r3, r2
 80049c8:	461a      	mov	r2, r3
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a0b      	ldr	r2, [pc, #44]	@ (8004a00 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80049d2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f003 031f 	and.w	r3, r3, #31
 80049da:	2201      	movs	r2, #1
 80049dc:	409a      	lsls	r2, r3
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80049e2:	bf00      	nop
 80049e4:	371c      	adds	r7, #28
 80049e6:	46bd      	mov	sp, r7
 80049e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ec:	4770      	bx	lr
 80049ee:	bf00      	nop
 80049f0:	40020407 	.word	0x40020407
 80049f4:	40020800 	.word	0x40020800
 80049f8:	40020820 	.word	0x40020820
 80049fc:	cccccccd 	.word	0xcccccccd
 8004a00:	40020880 	.word	0x40020880

08004a04 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b085      	sub	sp, #20
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	b2db      	uxtb	r3, r3
 8004a12:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004a14:	68fa      	ldr	r2, [r7, #12]
 8004a16:	4b0b      	ldr	r3, [pc, #44]	@ (8004a44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004a18:	4413      	add	r3, r2
 8004a1a:	009b      	lsls	r3, r3, #2
 8004a1c:	461a      	mov	r2, r3
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	4a08      	ldr	r2, [pc, #32]	@ (8004a48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004a26:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	3b01      	subs	r3, #1
 8004a2c:	f003 031f 	and.w	r3, r3, #31
 8004a30:	2201      	movs	r2, #1
 8004a32:	409a      	lsls	r2, r3
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004a38:	bf00      	nop
 8004a3a:	3714      	adds	r7, #20
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a42:	4770      	bx	lr
 8004a44:	1000823f 	.word	0x1000823f
 8004a48:	40020940 	.word	0x40020940

08004a4c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b084      	sub	sp, #16
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d101      	bne.n	8004a5e <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e147      	b.n	8004cee <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004a64:	b2db      	uxtb	r3, r3
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d106      	bne.n	8004a78 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f7fc fdb2 	bl	80015dc <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	699a      	ldr	r2, [r3, #24]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f022 0210 	bic.w	r2, r2, #16
 8004a86:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004a88:	f7fd fd98 	bl	80025bc <HAL_GetTick>
 8004a8c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004a8e:	e012      	b.n	8004ab6 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004a90:	f7fd fd94 	bl	80025bc <HAL_GetTick>
 8004a94:	4602      	mov	r2, r0
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	1ad3      	subs	r3, r2, r3
 8004a9a:	2b0a      	cmp	r3, #10
 8004a9c:	d90b      	bls.n	8004ab6 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004aa2:	f043 0201 	orr.w	r2, r3, #1
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2203      	movs	r2, #3
 8004aae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e11b      	b.n	8004cee <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	699b      	ldr	r3, [r3, #24]
 8004abc:	f003 0308 	and.w	r3, r3, #8
 8004ac0:	2b08      	cmp	r3, #8
 8004ac2:	d0e5      	beq.n	8004a90 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	699a      	ldr	r2, [r3, #24]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f042 0201 	orr.w	r2, r2, #1
 8004ad2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004ad4:	f7fd fd72 	bl	80025bc <HAL_GetTick>
 8004ad8:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004ada:	e012      	b.n	8004b02 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004adc:	f7fd fd6e 	bl	80025bc <HAL_GetTick>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	1ad3      	subs	r3, r2, r3
 8004ae6:	2b0a      	cmp	r3, #10
 8004ae8:	d90b      	bls.n	8004b02 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004aee:	f043 0201 	orr.w	r2, r3, #1
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2203      	movs	r2, #3
 8004afa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e0f5      	b.n	8004cee <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	699b      	ldr	r3, [r3, #24]
 8004b08:	f003 0301 	and.w	r3, r3, #1
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d0e5      	beq.n	8004adc <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	699a      	ldr	r2, [r3, #24]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f042 0202 	orr.w	r2, r2, #2
 8004b1e:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a74      	ldr	r2, [pc, #464]	@ (8004cf8 <HAL_FDCAN_Init+0x2ac>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d103      	bne.n	8004b32 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8004b2a:	4a74      	ldr	r2, [pc, #464]	@ (8004cfc <HAL_FDCAN_Init+0x2b0>)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	7c1b      	ldrb	r3, [r3, #16]
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d108      	bne.n	8004b4c <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	699a      	ldr	r2, [r3, #24]
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b48:	619a      	str	r2, [r3, #24]
 8004b4a:	e007      	b.n	8004b5c <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	699a      	ldr	r2, [r3, #24]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004b5a:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	7c5b      	ldrb	r3, [r3, #17]
 8004b60:	2b01      	cmp	r3, #1
 8004b62:	d108      	bne.n	8004b76 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	699a      	ldr	r2, [r3, #24]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b72:	619a      	str	r2, [r3, #24]
 8004b74:	e007      	b.n	8004b86 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	699a      	ldr	r2, [r3, #24]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004b84:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	7c9b      	ldrb	r3, [r3, #18]
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	d108      	bne.n	8004ba0 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	699a      	ldr	r2, [r3, #24]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004b9c:	619a      	str	r2, [r3, #24]
 8004b9e:	e007      	b.n	8004bb0 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	699a      	ldr	r2, [r3, #24]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004bae:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	699b      	ldr	r3, [r3, #24]
 8004bb6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	689a      	ldr	r2, [r3, #8]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	430a      	orrs	r2, r1
 8004bc4:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	699a      	ldr	r2, [r3, #24]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8004bd4:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	691a      	ldr	r2, [r3, #16]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f022 0210 	bic.w	r2, r2, #16
 8004be4:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	68db      	ldr	r3, [r3, #12]
 8004bea:	2b01      	cmp	r3, #1
 8004bec:	d108      	bne.n	8004c00 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	699a      	ldr	r2, [r3, #24]
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f042 0204 	orr.w	r2, r2, #4
 8004bfc:	619a      	str	r2, [r3, #24]
 8004bfe:	e02c      	b.n	8004c5a <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	68db      	ldr	r3, [r3, #12]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d028      	beq.n	8004c5a <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	2b02      	cmp	r3, #2
 8004c0e:	d01c      	beq.n	8004c4a <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	699a      	ldr	r2, [r3, #24]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004c1e:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	691a      	ldr	r2, [r3, #16]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f042 0210 	orr.w	r2, r2, #16
 8004c2e:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	68db      	ldr	r3, [r3, #12]
 8004c34:	2b03      	cmp	r3, #3
 8004c36:	d110      	bne.n	8004c5a <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	699a      	ldr	r2, [r3, #24]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f042 0220 	orr.w	r2, r2, #32
 8004c46:	619a      	str	r2, [r3, #24]
 8004c48:	e007      	b.n	8004c5a <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	699a      	ldr	r2, [r3, #24]
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f042 0220 	orr.w	r2, r2, #32
 8004c58:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	699b      	ldr	r3, [r3, #24]
 8004c5e:	3b01      	subs	r3, #1
 8004c60:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	69db      	ldr	r3, [r3, #28]
 8004c66:	3b01      	subs	r3, #1
 8004c68:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004c6a:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6a1b      	ldr	r3, [r3, #32]
 8004c70:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004c72:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	695b      	ldr	r3, [r3, #20]
 8004c7a:	3b01      	subs	r3, #1
 8004c7c:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004c82:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004c84:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c8e:	d115      	bne.n	8004cbc <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c94:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c9a:	3b01      	subs	r3, #1
 8004c9c:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004c9e:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ca4:	3b01      	subs	r3, #1
 8004ca6:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004ca8:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cb0:	3b01      	subs	r3, #1
 8004cb2:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004cb8:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004cba:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	430a      	orrs	r2, r1
 8004cce:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f000 fc64 	bl	80055a0 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8004cec:	2300      	movs	r3, #0
}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	3710      	adds	r7, #16
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd80      	pop	{r7, pc}
 8004cf6:	bf00      	nop
 8004cf8:	40006400 	.word	0x40006400
 8004cfc:	40006500 	.word	0x40006500

08004d00 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8004d00:	b480      	push	{r7}
 8004d02:	b087      	sub	sp, #28
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
 8004d08:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004d10:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004d12:	7dfb      	ldrb	r3, [r7, #23]
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d002      	beq.n	8004d1e <HAL_FDCAN_ConfigFilter+0x1e>
 8004d18:	7dfb      	ldrb	r3, [r7, #23]
 8004d1a:	2b02      	cmp	r3, #2
 8004d1c:	d13d      	bne.n	8004d9a <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d119      	bne.n	8004d5a <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	68db      	ldr	r3, [r3, #12]
 8004d30:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004d32:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	691b      	ldr	r3, [r3, #16]
 8004d38:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8004d3a:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004d40:	4313      	orrs	r3, r2
 8004d42:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	009b      	lsls	r3, r3, #2
 8004d4e:	4413      	add	r3, r2
 8004d50:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	693a      	ldr	r2, [r7, #16]
 8004d56:	601a      	str	r2, [r3, #0]
 8004d58:	e01d      	b.n	8004d96 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	68db      	ldr	r3, [r3, #12]
 8004d5e:	075a      	lsls	r2, r3, #29
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	691b      	ldr	r3, [r3, #16]
 8004d64:	4313      	orrs	r3, r2
 8004d66:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	079a      	lsls	r2, r3, #30
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	695b      	ldr	r3, [r3, #20]
 8004d72:	4313      	orrs	r3, r2
 8004d74:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	00db      	lsls	r3, r3, #3
 8004d80:	4413      	add	r3, r2
 8004d82:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	693a      	ldr	r2, [r7, #16]
 8004d88:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	3304      	adds	r3, #4
 8004d8e:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	68fa      	ldr	r2, [r7, #12]
 8004d94:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8004d96:	2300      	movs	r3, #0
 8004d98:	e006      	b.n	8004da8 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d9e:	f043 0202 	orr.w	r2, r3, #2
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
  }
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	371c      	adds	r7, #28
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr

08004db4 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b083      	sub	sp, #12
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d110      	bne.n	8004dea <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2202      	movs	r2, #2
 8004dcc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	699a      	ldr	r2, [r3, #24]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f022 0201 	bic.w	r2, r2, #1
 8004dde:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2200      	movs	r2, #0
 8004de4:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8004de6:	2300      	movs	r3, #0
 8004de8:	e006      	b.n	8004df8 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004dee:	f043 0204 	orr.w	r2, r3, #4
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
  }
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	370c      	adds	r7, #12
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr

08004e04 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b086      	sub	sp, #24
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	60f8      	str	r0, [r7, #12]
 8004e0c:	60b9      	str	r1, [r7, #8]
 8004e0e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004e16:	b2db      	uxtb	r3, r3
 8004e18:	2b02      	cmp	r3, #2
 8004e1a:	d12c      	bne.n	8004e76 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8004e24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d007      	beq.n	8004e3c <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e30:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8004e38:	2301      	movs	r3, #1
 8004e3a:	e023      	b.n	8004e84 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8004e44:	0c1b      	lsrs	r3, r3, #16
 8004e46:	f003 0303 	and.w	r3, r3, #3
 8004e4a:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	687a      	ldr	r2, [r7, #4]
 8004e50:	68b9      	ldr	r1, [r7, #8]
 8004e52:	68f8      	ldr	r0, [r7, #12]
 8004e54:	f000 fc10 	bl	8005678 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	2101      	movs	r1, #1
 8004e5e:	697a      	ldr	r2, [r7, #20]
 8004e60:	fa01 f202 	lsl.w	r2, r1, r2
 8004e64:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8004e68:	2201      	movs	r2, #1
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	409a      	lsls	r2, r3
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8004e72:	2300      	movs	r3, #0
 8004e74:	e006      	b.n	8004e84 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e7a:	f043 0208 	orr.w	r2, r3, #8
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
  }
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	3718      	adds	r7, #24
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}

08004e8c <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b08b      	sub	sp, #44	@ 0x2c
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	60f8      	str	r0, [r7, #12]
 8004e94:	60b9      	str	r1, [r7, #8]
 8004e96:	607a      	str	r2, [r7, #4]
 8004e98:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004ea4:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8004ea6:	7efb      	ldrb	r3, [r7, #27]
 8004ea8:	2b02      	cmp	r3, #2
 8004eaa:	f040 80e8 	bne.w	800507e <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	2b40      	cmp	r3, #64	@ 0x40
 8004eb2:	d137      	bne.n	8004f24 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ebc:	f003 030f 	and.w	r3, r3, #15
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d107      	bne.n	8004ed4 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ec8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	e0db      	b.n	800508c <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004edc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004ee0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ee4:	d10a      	bne.n	8004efc <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004eee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ef2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ef6:	d101      	bne.n	8004efc <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f04:	0a1b      	lsrs	r3, r3, #8
 8004f06:	f003 0303 	and.w	r3, r3, #3
 8004f0a:	69fa      	ldr	r2, [r7, #28]
 8004f0c:	4413      	add	r3, r2
 8004f0e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8004f14:	69fa      	ldr	r2, [r7, #28]
 8004f16:	4613      	mov	r3, r2
 8004f18:	00db      	lsls	r3, r3, #3
 8004f1a:	4413      	add	r3, r2
 8004f1c:	00db      	lsls	r3, r3, #3
 8004f1e:	440b      	add	r3, r1
 8004f20:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f22:	e036      	b.n	8004f92 <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f2c:	f003 030f 	and.w	r3, r3, #15
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d107      	bne.n	8004f44 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f38:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	e0a3      	b.n	800508c <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f4c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004f50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004f54:	d10a      	bne.n	8004f6c <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f66:	d101      	bne.n	8004f6c <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f74:	0a1b      	lsrs	r3, r3, #8
 8004f76:	f003 0303 	and.w	r3, r3, #3
 8004f7a:	69fa      	ldr	r2, [r7, #28]
 8004f7c:	4413      	add	r3, r2
 8004f7e:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8004f84:	69fa      	ldr	r2, [r7, #28]
 8004f86:	4613      	mov	r3, r2
 8004f88:	00db      	lsls	r3, r3, #3
 8004f8a:	4413      	add	r3, r2
 8004f8c:	00db      	lsls	r3, r3, #3
 8004f8e:	440b      	add	r3, r1
 8004f90:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8004f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d107      	bne.n	8004fb6 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8004fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	0c9b      	lsrs	r3, r3, #18
 8004fac:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	601a      	str	r2, [r3, #0]
 8004fb4:	e005      	b.n	8004fc2 <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8004fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8004fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8004fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8004fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fdc:	3304      	adds	r3, #4
 8004fde:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8004fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	b29a      	uxth	r2, r3
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8004fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	0c1b      	lsrs	r3, r3, #16
 8004ff0:	f003 020f 	and.w	r2, r3, #15
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8004ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8005004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8005010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	0e1b      	lsrs	r3, r3, #24
 8005016:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800501e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	0fda      	lsrs	r2, r3, #31
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8005028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800502a:	3304      	adds	r3, #4
 800502c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800502e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005030:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8005032:	2300      	movs	r3, #0
 8005034:	623b      	str	r3, [r7, #32]
 8005036:	e00a      	b.n	800504e <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8005038:	697a      	ldr	r2, [r7, #20]
 800503a:	6a3b      	ldr	r3, [r7, #32]
 800503c:	441a      	add	r2, r3
 800503e:	6839      	ldr	r1, [r7, #0]
 8005040:	6a3b      	ldr	r3, [r7, #32]
 8005042:	440b      	add	r3, r1
 8005044:	7812      	ldrb	r2, [r2, #0]
 8005046:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8005048:	6a3b      	ldr	r3, [r7, #32]
 800504a:	3301      	adds	r3, #1
 800504c:	623b      	str	r3, [r7, #32]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	68db      	ldr	r3, [r3, #12]
 8005052:	4a11      	ldr	r2, [pc, #68]	@ (8005098 <HAL_FDCAN_GetRxMessage+0x20c>)
 8005054:	5cd3      	ldrb	r3, [r2, r3]
 8005056:	461a      	mov	r2, r3
 8005058:	6a3b      	ldr	r3, [r7, #32]
 800505a:	4293      	cmp	r3, r2
 800505c:	d3ec      	bcc.n	8005038 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	2b40      	cmp	r3, #64	@ 0x40
 8005062:	d105      	bne.n	8005070 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	69fa      	ldr	r2, [r7, #28]
 800506a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 800506e:	e004      	b.n	800507a <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	69fa      	ldr	r2, [r7, #28]
 8005076:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800507a:	2300      	movs	r3, #0
 800507c:	e006      	b.n	800508c <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005082:	f043 0208 	orr.w	r2, r3, #8
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800508a:	2301      	movs	r3, #1
  }
}
 800508c:	4618      	mov	r0, r3
 800508e:	372c      	adds	r7, #44	@ 0x2c
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr
 8005098:	0800d560 	.word	0x0800d560

0800509c <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 800509c:	b480      	push	{r7}
 800509e:	b087      	sub	sp, #28
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	60f8      	str	r0, [r7, #12]
 80050a4:	60b9      	str	r1, [r7, #8]
 80050a6:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80050ae:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80050b0:	7dfb      	ldrb	r3, [r7, #23]
 80050b2:	2b01      	cmp	r3, #1
 80050b4:	d003      	beq.n	80050be <HAL_FDCAN_ActivateNotification+0x22>
 80050b6:	7dfb      	ldrb	r3, [r7, #23]
 80050b8:	2b02      	cmp	r3, #2
 80050ba:	f040 80c8 	bne.w	800524e <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050c4:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	f003 0307 	and.w	r3, r3, #7
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d004      	beq.n	80050da <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	f003 0301 	and.w	r3, r3, #1
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d03b      	beq.n	8005152 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d004      	beq.n	80050ee <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	f003 0302 	and.w	r3, r3, #2
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d031      	beq.n	8005152 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d004      	beq.n	8005102 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80050f8:	693b      	ldr	r3, [r7, #16]
 80050fa:	f003 0304 	and.w	r3, r3, #4
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d027      	beq.n	8005152 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8005108:	2b00      	cmp	r3, #0
 800510a:	d004      	beq.n	8005116 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800510c:	693b      	ldr	r3, [r7, #16]
 800510e:	f003 0308 	and.w	r3, r3, #8
 8005112:	2b00      	cmp	r3, #0
 8005114:	d01d      	beq.n	8005152 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800511c:	2b00      	cmp	r3, #0
 800511e:	d004      	beq.n	800512a <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	f003 0310 	and.w	r3, r3, #16
 8005126:	2b00      	cmp	r3, #0
 8005128:	d013      	beq.n	8005152 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8005130:	2b00      	cmp	r3, #0
 8005132:	d004      	beq.n	800513e <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	f003 0320 	and.w	r3, r3, #32
 800513a:	2b00      	cmp	r3, #0
 800513c:	d009      	beq.n	8005152 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8005144:	2b00      	cmp	r3, #0
 8005146:	d00c      	beq.n	8005162 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800514e:	2b00      	cmp	r3, #0
 8005150:	d107      	bne.n	8005162 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f042 0201 	orr.w	r2, r2, #1
 8005160:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	f003 0307 	and.w	r3, r3, #7
 8005168:	2b00      	cmp	r3, #0
 800516a:	d004      	beq.n	8005176 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	f003 0301 	and.w	r3, r3, #1
 8005172:	2b00      	cmp	r3, #0
 8005174:	d13b      	bne.n	80051ee <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 800517c:	2b00      	cmp	r3, #0
 800517e:	d004      	beq.n	800518a <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	f003 0302 	and.w	r3, r3, #2
 8005186:	2b00      	cmp	r3, #0
 8005188:	d131      	bne.n	80051ee <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8005190:	2b00      	cmp	r3, #0
 8005192:	d004      	beq.n	800519e <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	f003 0304 	and.w	r3, r3, #4
 800519a:	2b00      	cmp	r3, #0
 800519c:	d127      	bne.n	80051ee <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d004      	beq.n	80051b2 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80051a8:	693b      	ldr	r3, [r7, #16]
 80051aa:	f003 0308 	and.w	r3, r3, #8
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d11d      	bne.n	80051ee <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d004      	beq.n	80051c6 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80051bc:	693b      	ldr	r3, [r7, #16]
 80051be:	f003 0310 	and.w	r3, r3, #16
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d113      	bne.n	80051ee <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d004      	beq.n	80051da <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80051d0:	693b      	ldr	r3, [r7, #16]
 80051d2:	f003 0320 	and.w	r3, r3, #32
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d109      	bne.n	80051ee <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80051da:	68bb      	ldr	r3, [r7, #8]
 80051dc:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d00c      	beq.n	80051fe <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d007      	beq.n	80051fe <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f042 0202 	orr.w	r2, r2, #2
 80051fc:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005204:	2b00      	cmp	r3, #0
 8005206:	d009      	beq.n	800521c <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	687a      	ldr	r2, [r7, #4]
 8005216:	430a      	orrs	r2, r1
 8005218:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005222:	2b00      	cmp	r3, #0
 8005224:	d009      	beq.n	800523a <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	687a      	ldr	r2, [r7, #4]
 8005234:	430a      	orrs	r2, r1
 8005236:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	68ba      	ldr	r2, [r7, #8]
 8005246:	430a      	orrs	r2, r1
 8005248:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 800524a:	2300      	movs	r3, #0
 800524c:	e006      	b.n	800525c <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005252:	f043 0202 	orr.w	r2, r3, #2
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800525a:	2301      	movs	r3, #1
  }
}
 800525c:	4618      	mov	r0, r3
 800525e:	371c      	adds	r7, #28
 8005260:	46bd      	mov	sp, r7
 8005262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005266:	4770      	bx	lr

08005268 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b08c      	sub	sp, #48	@ 0x30
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005276:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 800527a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005282:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005284:	4013      	ands	r3, r2
 8005286:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800528e:	f003 0307 	and.w	r3, r3, #7
 8005292:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800529a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800529c:	4013      	ands	r3, r2
 800529e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052a6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80052aa:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052b4:	4013      	ands	r3, r2
 80052b6:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052be:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 80052c2:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052ca:	6a3a      	ldr	r2, [r7, #32]
 80052cc:	4013      	ands	r3, r2
 80052ce:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052d6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80052da:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052e2:	69fa      	ldr	r2, [r7, #28]
 80052e4:	4013      	ands	r3, r2
 80052e6:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052ee:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052f6:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80052f8:	697b      	ldr	r3, [r7, #20]
 80052fa:	099b      	lsrs	r3, r3, #6
 80052fc:	f003 0301 	and.w	r3, r3, #1
 8005300:	2b00      	cmp	r3, #0
 8005302:	d00c      	beq.n	800531e <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8005304:	69bb      	ldr	r3, [r7, #24]
 8005306:	099b      	lsrs	r3, r3, #6
 8005308:	f003 0301 	and.w	r3, r3, #1
 800530c:	2b00      	cmp	r3, #0
 800530e:	d006      	beq.n	800531e <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	2240      	movs	r2, #64	@ 0x40
 8005316:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8005318:	6878      	ldr	r0, [r7, #4]
 800531a:	f000 f922 	bl	8005562 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800531e:	697b      	ldr	r3, [r7, #20]
 8005320:	0a1b      	lsrs	r3, r3, #8
 8005322:	f003 0301 	and.w	r3, r3, #1
 8005326:	2b00      	cmp	r3, #0
 8005328:	d01a      	beq.n	8005360 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800532a:	69bb      	ldr	r3, [r7, #24]
 800532c:	0a1b      	lsrs	r3, r3, #8
 800532e:	f003 0301 	and.w	r3, r3, #1
 8005332:	2b00      	cmp	r3, #0
 8005334:	d014      	beq.n	8005360 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800533e:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005348:	693a      	ldr	r2, [r7, #16]
 800534a:	4013      	ands	r3, r2
 800534c:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005356:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8005358:	6939      	ldr	r1, [r7, #16]
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f000 f8e2 	bl	8005524 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8005360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005362:	2b00      	cmp	r3, #0
 8005364:	d007      	beq.n	8005376 <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800536c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800536e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005370:	6878      	ldr	r0, [r7, #4]
 8005372:	f000 f8ac 	bl	80054ce <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8005376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005378:	2b00      	cmp	r3, #0
 800537a:	d007      	beq.n	800538c <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005382:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8005384:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f7fc f9b2 	bl	80016f0 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 800538c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800538e:	2b00      	cmp	r3, #0
 8005390:	d007      	beq.n	80053a2 <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005398:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800539a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800539c:	6878      	ldr	r0, [r7, #4]
 800539e:	f000 f8a1 	bl	80054e4 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	0a5b      	lsrs	r3, r3, #9
 80053a6:	f003 0301 	and.w	r3, r3, #1
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d00d      	beq.n	80053ca <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 80053ae:	69bb      	ldr	r3, [r7, #24]
 80053b0:	0a5b      	lsrs	r3, r3, #9
 80053b2:	f003 0301 	and.w	r3, r3, #1
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d007      	beq.n	80053ca <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80053c2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80053c4:	6878      	ldr	r0, [r7, #4]
 80053c6:	f000 f898 	bl	80054fa <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	09db      	lsrs	r3, r3, #7
 80053ce:	f003 0301 	and.w	r3, r3, #1
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d019      	beq.n	800540a <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 80053d6:	69bb      	ldr	r3, [r7, #24]
 80053d8:	09db      	lsrs	r3, r3, #7
 80053da:	f003 0301 	and.w	r3, r3, #1
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d013      	beq.n	800540a <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80053ea:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80053f4:	68fa      	ldr	r2, [r7, #12]
 80053f6:	4013      	ands	r3, r2
 80053f8:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	2280      	movs	r2, #128	@ 0x80
 8005400:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8005402:	68f9      	ldr	r1, [r7, #12]
 8005404:	6878      	ldr	r0, [r7, #4]
 8005406:	f000 f882 	bl	800550e <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	0b5b      	lsrs	r3, r3, #13
 800540e:	f003 0301 	and.w	r3, r3, #1
 8005412:	2b00      	cmp	r3, #0
 8005414:	d00d      	beq.n	8005432 <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8005416:	69bb      	ldr	r3, [r7, #24]
 8005418:	0b5b      	lsrs	r3, r3, #13
 800541a:	f003 0301 	and.w	r3, r3, #1
 800541e:	2b00      	cmp	r3, #0
 8005420:	d007      	beq.n	8005432 <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800542a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800542c:	6878      	ldr	r0, [r7, #4]
 800542e:	f000 f884 	bl	800553a <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	0bdb      	lsrs	r3, r3, #15
 8005436:	f003 0301 	and.w	r3, r3, #1
 800543a:	2b00      	cmp	r3, #0
 800543c:	d00d      	beq.n	800545a <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 800543e:	69bb      	ldr	r3, [r7, #24]
 8005440:	0bdb      	lsrs	r3, r3, #15
 8005442:	f003 0301 	and.w	r3, r3, #1
 8005446:	2b00      	cmp	r3, #0
 8005448:	d007      	beq.n	800545a <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8005452:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8005454:	6878      	ldr	r0, [r7, #4]
 8005456:	f000 f87a 	bl	800554e <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800545a:	697b      	ldr	r3, [r7, #20]
 800545c:	0b9b      	lsrs	r3, r3, #14
 800545e:	f003 0301 	and.w	r3, r3, #1
 8005462:	2b00      	cmp	r3, #0
 8005464:	d010      	beq.n	8005488 <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8005466:	69bb      	ldr	r3, [r7, #24]
 8005468:	0b9b      	lsrs	r3, r3, #14
 800546a:	f003 0301 	and.w	r3, r3, #1
 800546e:	2b00      	cmp	r3, #0
 8005470:	d00a      	beq.n	8005488 <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800547a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005480:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8005488:	69fb      	ldr	r3, [r7, #28]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d007      	beq.n	800549e <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	69fa      	ldr	r2, [r7, #28]
 8005494:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8005496:	69f9      	ldr	r1, [r7, #28]
 8005498:	6878      	ldr	r0, [r7, #4]
 800549a:	f000 f876 	bl	800558a <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800549e:	6a3b      	ldr	r3, [r7, #32]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d009      	beq.n	80054b8 <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	6a3a      	ldr	r2, [r7, #32]
 80054aa:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80054b0:	6a3b      	ldr	r3, [r7, #32]
 80054b2:	431a      	orrs	r2, r3
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d002      	beq.n	80054c6 <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80054c0:	6878      	ldr	r0, [r7, #4]
 80054c2:	f000 f858 	bl	8005576 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80054c6:	bf00      	nop
 80054c8:	3730      	adds	r7, #48	@ 0x30
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bd80      	pop	{r7, pc}

080054ce <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80054ce:	b480      	push	{r7}
 80054d0:	b083      	sub	sp, #12
 80054d2:	af00      	add	r7, sp, #0
 80054d4:	6078      	str	r0, [r7, #4]
 80054d6:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80054d8:	bf00      	nop
 80054da:	370c      	adds	r7, #12
 80054dc:	46bd      	mov	sp, r7
 80054de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e2:	4770      	bx	lr

080054e4 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b083      	sub	sp, #12
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
 80054ec:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 80054ee:	bf00      	nop
 80054f0:	370c      	adds	r7, #12
 80054f2:	46bd      	mov	sp, r7
 80054f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f8:	4770      	bx	lr

080054fa <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80054fa:	b480      	push	{r7}
 80054fc:	b083      	sub	sp, #12
 80054fe:	af00      	add	r7, sp, #0
 8005500:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8005502:	bf00      	nop
 8005504:	370c      	adds	r7, #12
 8005506:	46bd      	mov	sp, r7
 8005508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550c:	4770      	bx	lr

0800550e <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800550e:	b480      	push	{r7}
 8005510:	b083      	sub	sp, #12
 8005512:	af00      	add	r7, sp, #0
 8005514:	6078      	str	r0, [r7, #4]
 8005516:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8005518:	bf00      	nop
 800551a:	370c      	adds	r7, #12
 800551c:	46bd      	mov	sp, r7
 800551e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005522:	4770      	bx	lr

08005524 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005524:	b480      	push	{r7}
 8005526:	b083      	sub	sp, #12
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
 800552c:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800552e:	bf00      	nop
 8005530:	370c      	adds	r7, #12
 8005532:	46bd      	mov	sp, r7
 8005534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005538:	4770      	bx	lr

0800553a <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800553a:	b480      	push	{r7}
 800553c:	b083      	sub	sp, #12
 800553e:	af00      	add	r7, sp, #0
 8005540:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8005542:	bf00      	nop
 8005544:	370c      	adds	r7, #12
 8005546:	46bd      	mov	sp, r7
 8005548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554c:	4770      	bx	lr

0800554e <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800554e:	b480      	push	{r7}
 8005550:	b083      	sub	sp, #12
 8005552:	af00      	add	r7, sp, #0
 8005554:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8005556:	bf00      	nop
 8005558:	370c      	adds	r7, #12
 800555a:	46bd      	mov	sp, r7
 800555c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005560:	4770      	bx	lr

08005562 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005562:	b480      	push	{r7}
 8005564:	b083      	sub	sp, #12
 8005566:	af00      	add	r7, sp, #0
 8005568:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800556a:	bf00      	nop
 800556c:	370c      	adds	r7, #12
 800556e:	46bd      	mov	sp, r7
 8005570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005574:	4770      	bx	lr

08005576 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005576:	b480      	push	{r7}
 8005578:	b083      	sub	sp, #12
 800557a:	af00      	add	r7, sp, #0
 800557c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800557e:	bf00      	nop
 8005580:	370c      	adds	r7, #12
 8005582:	46bd      	mov	sp, r7
 8005584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005588:	4770      	bx	lr

0800558a <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800558a:	b480      	push	{r7}
 800558c:	b083      	sub	sp, #12
 800558e:	af00      	add	r7, sp, #0
 8005590:	6078      	str	r0, [r7, #4]
 8005592:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8005594:	bf00      	nop
 8005596:	370c      	adds	r7, #12
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr

080055a0 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b085      	sub	sp, #20
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80055a8:	4b30      	ldr	r3, [pc, #192]	@ (800566c <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 80055aa:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a2f      	ldr	r2, [pc, #188]	@ (8005670 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d103      	bne.n	80055be <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80055bc:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4a2c      	ldr	r2, [pc, #176]	@ (8005674 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d103      	bne.n	80055d0 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 80055ce:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	68ba      	ldr	r2, [r7, #8]
 80055d4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80055de:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055e6:	041a      	lsls	r2, r3, #16
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	430a      	orrs	r2, r1
 80055ee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005604:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800560c:	061a      	lsls	r2, r3, #24
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	430a      	orrs	r2, r1
 8005614:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	60fb      	str	r3, [r7, #12]
 8005644:	e005      	b.n	8005652 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2200      	movs	r2, #0
 800564a:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	3304      	adds	r3, #4
 8005650:	60fb      	str	r3, [r7, #12]
 8005652:	68bb      	ldr	r3, [r7, #8]
 8005654:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8005658:	68fa      	ldr	r2, [r7, #12]
 800565a:	429a      	cmp	r2, r3
 800565c:	d3f3      	bcc.n	8005646 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 800565e:	bf00      	nop
 8005660:	bf00      	nop
 8005662:	3714      	adds	r7, #20
 8005664:	46bd      	mov	sp, r7
 8005666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566a:	4770      	bx	lr
 800566c:	4000a400 	.word	0x4000a400
 8005670:	40006800 	.word	0x40006800
 8005674:	40006c00 	.word	0x40006c00

08005678 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8005678:	b480      	push	{r7}
 800567a:	b089      	sub	sp, #36	@ 0x24
 800567c:	af00      	add	r7, sp, #0
 800567e:	60f8      	str	r0, [r7, #12]
 8005680:	60b9      	str	r1, [r7, #8]
 8005682:	607a      	str	r2, [r7, #4]
 8005684:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d10a      	bne.n	80056a4 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8005696:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800569e:	4313      	orrs	r3, r2
 80056a0:	61fb      	str	r3, [r7, #28]
 80056a2:	e00a      	b.n	80056ba <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80056a8:	68bb      	ldr	r3, [r7, #8]
 80056aa:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80056ac:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80056ae:	68bb      	ldr	r3, [r7, #8]
 80056b0:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80056b2:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80056b4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80056b8:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	6a1b      	ldr	r3, [r3, #32]
 80056be:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80056c4:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80056ca:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80056d0:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	68db      	ldr	r3, [r3, #12]
 80056d6:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80056d8:	4313      	orrs	r3, r2
 80056da:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80056e0:	683a      	ldr	r2, [r7, #0]
 80056e2:	4613      	mov	r3, r2
 80056e4:	00db      	lsls	r3, r3, #3
 80056e6:	4413      	add	r3, r2
 80056e8:	00db      	lsls	r3, r3, #3
 80056ea:	440b      	add	r3, r1
 80056ec:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80056ee:	69bb      	ldr	r3, [r7, #24]
 80056f0:	69fa      	ldr	r2, [r7, #28]
 80056f2:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80056f4:	69bb      	ldr	r3, [r7, #24]
 80056f6:	3304      	adds	r3, #4
 80056f8:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80056fa:	69bb      	ldr	r3, [r7, #24]
 80056fc:	693a      	ldr	r2, [r7, #16]
 80056fe:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005700:	69bb      	ldr	r3, [r7, #24]
 8005702:	3304      	adds	r3, #4
 8005704:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005706:	2300      	movs	r3, #0
 8005708:	617b      	str	r3, [r7, #20]
 800570a:	e020      	b.n	800574e <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	3303      	adds	r3, #3
 8005710:	687a      	ldr	r2, [r7, #4]
 8005712:	4413      	add	r3, r2
 8005714:	781b      	ldrb	r3, [r3, #0]
 8005716:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	3302      	adds	r3, #2
 800571c:	6879      	ldr	r1, [r7, #4]
 800571e:	440b      	add	r3, r1
 8005720:	781b      	ldrb	r3, [r3, #0]
 8005722:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005724:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	3301      	adds	r3, #1
 800572a:	6879      	ldr	r1, [r7, #4]
 800572c:	440b      	add	r3, r1
 800572e:	781b      	ldrb	r3, [r3, #0]
 8005730:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005732:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8005734:	6879      	ldr	r1, [r7, #4]
 8005736:	697a      	ldr	r2, [r7, #20]
 8005738:	440a      	add	r2, r1
 800573a:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800573c:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800573e:	69bb      	ldr	r3, [r7, #24]
 8005740:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8005742:	69bb      	ldr	r3, [r7, #24]
 8005744:	3304      	adds	r3, #4
 8005746:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	3304      	adds	r3, #4
 800574c:	617b      	str	r3, [r7, #20]
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	68db      	ldr	r3, [r3, #12]
 8005752:	4a06      	ldr	r2, [pc, #24]	@ (800576c <FDCAN_CopyMessageToRAM+0xf4>)
 8005754:	5cd3      	ldrb	r3, [r2, r3]
 8005756:	461a      	mov	r2, r3
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	4293      	cmp	r3, r2
 800575c:	d3d6      	bcc.n	800570c <FDCAN_CopyMessageToRAM+0x94>
  }
}
 800575e:	bf00      	nop
 8005760:	bf00      	nop
 8005762:	3724      	adds	r7, #36	@ 0x24
 8005764:	46bd      	mov	sp, r7
 8005766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576a:	4770      	bx	lr
 800576c:	0800d560 	.word	0x0800d560

08005770 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005770:	b480      	push	{r7}
 8005772:	b087      	sub	sp, #28
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
 8005778:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800577a:	2300      	movs	r3, #0
 800577c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800577e:	e15a      	b.n	8005a36 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	2101      	movs	r1, #1
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	fa01 f303 	lsl.w	r3, r1, r3
 800578c:	4013      	ands	r3, r2
 800578e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	2b00      	cmp	r3, #0
 8005794:	f000 814c 	beq.w	8005a30 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	f003 0303 	and.w	r3, r3, #3
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	d005      	beq.n	80057b0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80057ac:	2b02      	cmp	r3, #2
 80057ae:	d130      	bne.n	8005812 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	005b      	lsls	r3, r3, #1
 80057ba:	2203      	movs	r2, #3
 80057bc:	fa02 f303 	lsl.w	r3, r2, r3
 80057c0:	43db      	mvns	r3, r3
 80057c2:	693a      	ldr	r2, [r7, #16]
 80057c4:	4013      	ands	r3, r2
 80057c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	68da      	ldr	r2, [r3, #12]
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	005b      	lsls	r3, r3, #1
 80057d0:	fa02 f303 	lsl.w	r3, r2, r3
 80057d4:	693a      	ldr	r2, [r7, #16]
 80057d6:	4313      	orrs	r3, r2
 80057d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	693a      	ldr	r2, [r7, #16]
 80057de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80057e6:	2201      	movs	r2, #1
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	fa02 f303 	lsl.w	r3, r2, r3
 80057ee:	43db      	mvns	r3, r3
 80057f0:	693a      	ldr	r2, [r7, #16]
 80057f2:	4013      	ands	r3, r2
 80057f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	091b      	lsrs	r3, r3, #4
 80057fc:	f003 0201 	and.w	r2, r3, #1
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	fa02 f303 	lsl.w	r3, r2, r3
 8005806:	693a      	ldr	r2, [r7, #16]
 8005808:	4313      	orrs	r3, r2
 800580a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	693a      	ldr	r2, [r7, #16]
 8005810:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	685b      	ldr	r3, [r3, #4]
 8005816:	f003 0303 	and.w	r3, r3, #3
 800581a:	2b03      	cmp	r3, #3
 800581c:	d017      	beq.n	800584e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	68db      	ldr	r3, [r3, #12]
 8005822:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	005b      	lsls	r3, r3, #1
 8005828:	2203      	movs	r2, #3
 800582a:	fa02 f303 	lsl.w	r3, r2, r3
 800582e:	43db      	mvns	r3, r3
 8005830:	693a      	ldr	r2, [r7, #16]
 8005832:	4013      	ands	r3, r2
 8005834:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	689a      	ldr	r2, [r3, #8]
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	005b      	lsls	r3, r3, #1
 800583e:	fa02 f303 	lsl.w	r3, r2, r3
 8005842:	693a      	ldr	r2, [r7, #16]
 8005844:	4313      	orrs	r3, r2
 8005846:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	693a      	ldr	r2, [r7, #16]
 800584c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	f003 0303 	and.w	r3, r3, #3
 8005856:	2b02      	cmp	r3, #2
 8005858:	d123      	bne.n	80058a2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	08da      	lsrs	r2, r3, #3
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	3208      	adds	r2, #8
 8005862:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005866:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	f003 0307 	and.w	r3, r3, #7
 800586e:	009b      	lsls	r3, r3, #2
 8005870:	220f      	movs	r2, #15
 8005872:	fa02 f303 	lsl.w	r3, r2, r3
 8005876:	43db      	mvns	r3, r3
 8005878:	693a      	ldr	r2, [r7, #16]
 800587a:	4013      	ands	r3, r2
 800587c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	691a      	ldr	r2, [r3, #16]
 8005882:	697b      	ldr	r3, [r7, #20]
 8005884:	f003 0307 	and.w	r3, r3, #7
 8005888:	009b      	lsls	r3, r3, #2
 800588a:	fa02 f303 	lsl.w	r3, r2, r3
 800588e:	693a      	ldr	r2, [r7, #16]
 8005890:	4313      	orrs	r3, r2
 8005892:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	08da      	lsrs	r2, r3, #3
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	3208      	adds	r2, #8
 800589c:	6939      	ldr	r1, [r7, #16]
 800589e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	005b      	lsls	r3, r3, #1
 80058ac:	2203      	movs	r2, #3
 80058ae:	fa02 f303 	lsl.w	r3, r2, r3
 80058b2:	43db      	mvns	r3, r3
 80058b4:	693a      	ldr	r2, [r7, #16]
 80058b6:	4013      	ands	r3, r2
 80058b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	f003 0203 	and.w	r2, r3, #3
 80058c2:	697b      	ldr	r3, [r7, #20]
 80058c4:	005b      	lsls	r3, r3, #1
 80058c6:	fa02 f303 	lsl.w	r3, r2, r3
 80058ca:	693a      	ldr	r2, [r7, #16]
 80058cc:	4313      	orrs	r3, r2
 80058ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	693a      	ldr	r2, [r7, #16]
 80058d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	685b      	ldr	r3, [r3, #4]
 80058da:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80058de:	2b00      	cmp	r3, #0
 80058e0:	f000 80a6 	beq.w	8005a30 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80058e4:	4b5b      	ldr	r3, [pc, #364]	@ (8005a54 <HAL_GPIO_Init+0x2e4>)
 80058e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058e8:	4a5a      	ldr	r2, [pc, #360]	@ (8005a54 <HAL_GPIO_Init+0x2e4>)
 80058ea:	f043 0301 	orr.w	r3, r3, #1
 80058ee:	6613      	str	r3, [r2, #96]	@ 0x60
 80058f0:	4b58      	ldr	r3, [pc, #352]	@ (8005a54 <HAL_GPIO_Init+0x2e4>)
 80058f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058f4:	f003 0301 	and.w	r3, r3, #1
 80058f8:	60bb      	str	r3, [r7, #8]
 80058fa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80058fc:	4a56      	ldr	r2, [pc, #344]	@ (8005a58 <HAL_GPIO_Init+0x2e8>)
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	089b      	lsrs	r3, r3, #2
 8005902:	3302      	adds	r3, #2
 8005904:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005908:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	f003 0303 	and.w	r3, r3, #3
 8005910:	009b      	lsls	r3, r3, #2
 8005912:	220f      	movs	r2, #15
 8005914:	fa02 f303 	lsl.w	r3, r2, r3
 8005918:	43db      	mvns	r3, r3
 800591a:	693a      	ldr	r2, [r7, #16]
 800591c:	4013      	ands	r3, r2
 800591e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005926:	d01f      	beq.n	8005968 <HAL_GPIO_Init+0x1f8>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	4a4c      	ldr	r2, [pc, #304]	@ (8005a5c <HAL_GPIO_Init+0x2ec>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d019      	beq.n	8005964 <HAL_GPIO_Init+0x1f4>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	4a4b      	ldr	r2, [pc, #300]	@ (8005a60 <HAL_GPIO_Init+0x2f0>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d013      	beq.n	8005960 <HAL_GPIO_Init+0x1f0>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	4a4a      	ldr	r2, [pc, #296]	@ (8005a64 <HAL_GPIO_Init+0x2f4>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d00d      	beq.n	800595c <HAL_GPIO_Init+0x1ec>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	4a49      	ldr	r2, [pc, #292]	@ (8005a68 <HAL_GPIO_Init+0x2f8>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d007      	beq.n	8005958 <HAL_GPIO_Init+0x1e8>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4a48      	ldr	r2, [pc, #288]	@ (8005a6c <HAL_GPIO_Init+0x2fc>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d101      	bne.n	8005954 <HAL_GPIO_Init+0x1e4>
 8005950:	2305      	movs	r3, #5
 8005952:	e00a      	b.n	800596a <HAL_GPIO_Init+0x1fa>
 8005954:	2306      	movs	r3, #6
 8005956:	e008      	b.n	800596a <HAL_GPIO_Init+0x1fa>
 8005958:	2304      	movs	r3, #4
 800595a:	e006      	b.n	800596a <HAL_GPIO_Init+0x1fa>
 800595c:	2303      	movs	r3, #3
 800595e:	e004      	b.n	800596a <HAL_GPIO_Init+0x1fa>
 8005960:	2302      	movs	r3, #2
 8005962:	e002      	b.n	800596a <HAL_GPIO_Init+0x1fa>
 8005964:	2301      	movs	r3, #1
 8005966:	e000      	b.n	800596a <HAL_GPIO_Init+0x1fa>
 8005968:	2300      	movs	r3, #0
 800596a:	697a      	ldr	r2, [r7, #20]
 800596c:	f002 0203 	and.w	r2, r2, #3
 8005970:	0092      	lsls	r2, r2, #2
 8005972:	4093      	lsls	r3, r2
 8005974:	693a      	ldr	r2, [r7, #16]
 8005976:	4313      	orrs	r3, r2
 8005978:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800597a:	4937      	ldr	r1, [pc, #220]	@ (8005a58 <HAL_GPIO_Init+0x2e8>)
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	089b      	lsrs	r3, r3, #2
 8005980:	3302      	adds	r3, #2
 8005982:	693a      	ldr	r2, [r7, #16]
 8005984:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005988:	4b39      	ldr	r3, [pc, #228]	@ (8005a70 <HAL_GPIO_Init+0x300>)
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	43db      	mvns	r3, r3
 8005992:	693a      	ldr	r2, [r7, #16]
 8005994:	4013      	ands	r3, r2
 8005996:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d003      	beq.n	80059ac <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80059a4:	693a      	ldr	r2, [r7, #16]
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	4313      	orrs	r3, r2
 80059aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80059ac:	4a30      	ldr	r2, [pc, #192]	@ (8005a70 <HAL_GPIO_Init+0x300>)
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80059b2:	4b2f      	ldr	r3, [pc, #188]	@ (8005a70 <HAL_GPIO_Init+0x300>)
 80059b4:	68db      	ldr	r3, [r3, #12]
 80059b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	43db      	mvns	r3, r3
 80059bc:	693a      	ldr	r2, [r7, #16]
 80059be:	4013      	ands	r3, r2
 80059c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d003      	beq.n	80059d6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80059ce:	693a      	ldr	r2, [r7, #16]
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	4313      	orrs	r3, r2
 80059d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80059d6:	4a26      	ldr	r2, [pc, #152]	@ (8005a70 <HAL_GPIO_Init+0x300>)
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80059dc:	4b24      	ldr	r3, [pc, #144]	@ (8005a70 <HAL_GPIO_Init+0x300>)
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	43db      	mvns	r3, r3
 80059e6:	693a      	ldr	r2, [r7, #16]
 80059e8:	4013      	ands	r3, r2
 80059ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d003      	beq.n	8005a00 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80059f8:	693a      	ldr	r2, [r7, #16]
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	4313      	orrs	r3, r2
 80059fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005a00:	4a1b      	ldr	r2, [pc, #108]	@ (8005a70 <HAL_GPIO_Init+0x300>)
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005a06:	4b1a      	ldr	r3, [pc, #104]	@ (8005a70 <HAL_GPIO_Init+0x300>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	43db      	mvns	r3, r3
 8005a10:	693a      	ldr	r2, [r7, #16]
 8005a12:	4013      	ands	r3, r2
 8005a14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d003      	beq.n	8005a2a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005a22:	693a      	ldr	r2, [r7, #16]
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	4313      	orrs	r3, r2
 8005a28:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005a2a:	4a11      	ldr	r2, [pc, #68]	@ (8005a70 <HAL_GPIO_Init+0x300>)
 8005a2c:	693b      	ldr	r3, [r7, #16]
 8005a2e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	3301      	adds	r3, #1
 8005a34:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	681a      	ldr	r2, [r3, #0]
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	fa22 f303 	lsr.w	r3, r2, r3
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	f47f ae9d 	bne.w	8005780 <HAL_GPIO_Init+0x10>
  }
}
 8005a46:	bf00      	nop
 8005a48:	bf00      	nop
 8005a4a:	371c      	adds	r7, #28
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a52:	4770      	bx	lr
 8005a54:	40021000 	.word	0x40021000
 8005a58:	40010000 	.word	0x40010000
 8005a5c:	48000400 	.word	0x48000400
 8005a60:	48000800 	.word	0x48000800
 8005a64:	48000c00 	.word	0x48000c00
 8005a68:	48001000 	.word	0x48001000
 8005a6c:	48001400 	.word	0x48001400
 8005a70:	40010400 	.word	0x40010400

08005a74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b083      	sub	sp, #12
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
 8005a7c:	460b      	mov	r3, r1
 8005a7e:	807b      	strh	r3, [r7, #2]
 8005a80:	4613      	mov	r3, r2
 8005a82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005a84:	787b      	ldrb	r3, [r7, #1]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d003      	beq.n	8005a92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005a8a:	887a      	ldrh	r2, [r7, #2]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005a90:	e002      	b.n	8005a98 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005a92:	887a      	ldrh	r2, [r7, #2]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005a98:	bf00      	nop
 8005a9a:	370c      	adds	r7, #12
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa2:	4770      	bx	lr

08005aa4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b085      	sub	sp, #20
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d141      	bne.n	8005b36 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005ab2:	4b4b      	ldr	r3, [pc, #300]	@ (8005be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005aba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005abe:	d131      	bne.n	8005b24 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005ac0:	4b47      	ldr	r3, [pc, #284]	@ (8005be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ac2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ac6:	4a46      	ldr	r2, [pc, #280]	@ (8005be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ac8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005acc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005ad0:	4b43      	ldr	r3, [pc, #268]	@ (8005be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005ad8:	4a41      	ldr	r2, [pc, #260]	@ (8005be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ada:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005ade:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005ae0:	4b40      	ldr	r3, [pc, #256]	@ (8005be4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	2232      	movs	r2, #50	@ 0x32
 8005ae6:	fb02 f303 	mul.w	r3, r2, r3
 8005aea:	4a3f      	ldr	r2, [pc, #252]	@ (8005be8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005aec:	fba2 2303 	umull	r2, r3, r2, r3
 8005af0:	0c9b      	lsrs	r3, r3, #18
 8005af2:	3301      	adds	r3, #1
 8005af4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005af6:	e002      	b.n	8005afe <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	3b01      	subs	r3, #1
 8005afc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005afe:	4b38      	ldr	r3, [pc, #224]	@ (8005be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b00:	695b      	ldr	r3, [r3, #20]
 8005b02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b0a:	d102      	bne.n	8005b12 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d1f2      	bne.n	8005af8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005b12:	4b33      	ldr	r3, [pc, #204]	@ (8005be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b14:	695b      	ldr	r3, [r3, #20]
 8005b16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b1e:	d158      	bne.n	8005bd2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005b20:	2303      	movs	r3, #3
 8005b22:	e057      	b.n	8005bd4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005b24:	4b2e      	ldr	r3, [pc, #184]	@ (8005be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b2a:	4a2d      	ldr	r2, [pc, #180]	@ (8005be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b30:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005b34:	e04d      	b.n	8005bd2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b3c:	d141      	bne.n	8005bc2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005b3e:	4b28      	ldr	r3, [pc, #160]	@ (8005be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005b46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b4a:	d131      	bne.n	8005bb0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005b4c:	4b24      	ldr	r3, [pc, #144]	@ (8005be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b52:	4a23      	ldr	r2, [pc, #140]	@ (8005be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b58:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005b5c:	4b20      	ldr	r3, [pc, #128]	@ (8005be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005b64:	4a1e      	ldr	r2, [pc, #120]	@ (8005be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005b6a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005b6c:	4b1d      	ldr	r3, [pc, #116]	@ (8005be4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	2232      	movs	r2, #50	@ 0x32
 8005b72:	fb02 f303 	mul.w	r3, r2, r3
 8005b76:	4a1c      	ldr	r2, [pc, #112]	@ (8005be8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005b78:	fba2 2303 	umull	r2, r3, r2, r3
 8005b7c:	0c9b      	lsrs	r3, r3, #18
 8005b7e:	3301      	adds	r3, #1
 8005b80:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b82:	e002      	b.n	8005b8a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	3b01      	subs	r3, #1
 8005b88:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b8a:	4b15      	ldr	r3, [pc, #84]	@ (8005be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b8c:	695b      	ldr	r3, [r3, #20]
 8005b8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b96:	d102      	bne.n	8005b9e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d1f2      	bne.n	8005b84 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005b9e:	4b10      	ldr	r3, [pc, #64]	@ (8005be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ba0:	695b      	ldr	r3, [r3, #20]
 8005ba2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ba6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005baa:	d112      	bne.n	8005bd2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005bac:	2303      	movs	r3, #3
 8005bae:	e011      	b.n	8005bd4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005bb0:	4b0b      	ldr	r3, [pc, #44]	@ (8005be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bb6:	4a0a      	ldr	r2, [pc, #40]	@ (8005be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bbc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005bc0:	e007      	b.n	8005bd2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005bc2:	4b07      	ldr	r3, [pc, #28]	@ (8005be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005bca:	4a05      	ldr	r2, [pc, #20]	@ (8005be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bcc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005bd0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005bd2:	2300      	movs	r3, #0
}
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	3714      	adds	r7, #20
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr
 8005be0:	40007000 	.word	0x40007000
 8005be4:	20000000 	.word	0x20000000
 8005be8:	431bde83 	.word	0x431bde83

08005bec <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005bec:	b480      	push	{r7}
 8005bee:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005bf0:	4b05      	ldr	r3, [pc, #20]	@ (8005c08 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	4a04      	ldr	r2, [pc, #16]	@ (8005c08 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005bf6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005bfa:	6093      	str	r3, [r2, #8]
}
 8005bfc:	bf00      	nop
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c04:	4770      	bx	lr
 8005c06:	bf00      	nop
 8005c08:	40007000 	.word	0x40007000

08005c0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b088      	sub	sp, #32
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d101      	bne.n	8005c1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	e2fe      	b.n	800621c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f003 0301 	and.w	r3, r3, #1
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d075      	beq.n	8005d16 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005c2a:	4b97      	ldr	r3, [pc, #604]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005c2c:	689b      	ldr	r3, [r3, #8]
 8005c2e:	f003 030c 	and.w	r3, r3, #12
 8005c32:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005c34:	4b94      	ldr	r3, [pc, #592]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005c36:	68db      	ldr	r3, [r3, #12]
 8005c38:	f003 0303 	and.w	r3, r3, #3
 8005c3c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005c3e:	69bb      	ldr	r3, [r7, #24]
 8005c40:	2b0c      	cmp	r3, #12
 8005c42:	d102      	bne.n	8005c4a <HAL_RCC_OscConfig+0x3e>
 8005c44:	697b      	ldr	r3, [r7, #20]
 8005c46:	2b03      	cmp	r3, #3
 8005c48:	d002      	beq.n	8005c50 <HAL_RCC_OscConfig+0x44>
 8005c4a:	69bb      	ldr	r3, [r7, #24]
 8005c4c:	2b08      	cmp	r3, #8
 8005c4e:	d10b      	bne.n	8005c68 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c50:	4b8d      	ldr	r3, [pc, #564]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d05b      	beq.n	8005d14 <HAL_RCC_OscConfig+0x108>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d157      	bne.n	8005d14 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005c64:	2301      	movs	r3, #1
 8005c66:	e2d9      	b.n	800621c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c70:	d106      	bne.n	8005c80 <HAL_RCC_OscConfig+0x74>
 8005c72:	4b85      	ldr	r3, [pc, #532]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4a84      	ldr	r2, [pc, #528]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005c78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c7c:	6013      	str	r3, [r2, #0]
 8005c7e:	e01d      	b.n	8005cbc <HAL_RCC_OscConfig+0xb0>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005c88:	d10c      	bne.n	8005ca4 <HAL_RCC_OscConfig+0x98>
 8005c8a:	4b7f      	ldr	r3, [pc, #508]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4a7e      	ldr	r2, [pc, #504]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005c90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005c94:	6013      	str	r3, [r2, #0]
 8005c96:	4b7c      	ldr	r3, [pc, #496]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4a7b      	ldr	r2, [pc, #492]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005c9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ca0:	6013      	str	r3, [r2, #0]
 8005ca2:	e00b      	b.n	8005cbc <HAL_RCC_OscConfig+0xb0>
 8005ca4:	4b78      	ldr	r3, [pc, #480]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a77      	ldr	r2, [pc, #476]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005caa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005cae:	6013      	str	r3, [r2, #0]
 8005cb0:	4b75      	ldr	r3, [pc, #468]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a74      	ldr	r2, [pc, #464]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005cb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005cba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	685b      	ldr	r3, [r3, #4]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d013      	beq.n	8005cec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cc4:	f7fc fc7a 	bl	80025bc <HAL_GetTick>
 8005cc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005cca:	e008      	b.n	8005cde <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ccc:	f7fc fc76 	bl	80025bc <HAL_GetTick>
 8005cd0:	4602      	mov	r2, r0
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	1ad3      	subs	r3, r2, r3
 8005cd6:	2b64      	cmp	r3, #100	@ 0x64
 8005cd8:	d901      	bls.n	8005cde <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005cda:	2303      	movs	r3, #3
 8005cdc:	e29e      	b.n	800621c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005cde:	4b6a      	ldr	r3, [pc, #424]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d0f0      	beq.n	8005ccc <HAL_RCC_OscConfig+0xc0>
 8005cea:	e014      	b.n	8005d16 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cec:	f7fc fc66 	bl	80025bc <HAL_GetTick>
 8005cf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005cf2:	e008      	b.n	8005d06 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005cf4:	f7fc fc62 	bl	80025bc <HAL_GetTick>
 8005cf8:	4602      	mov	r2, r0
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	1ad3      	subs	r3, r2, r3
 8005cfe:	2b64      	cmp	r3, #100	@ 0x64
 8005d00:	d901      	bls.n	8005d06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005d02:	2303      	movs	r3, #3
 8005d04:	e28a      	b.n	800621c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005d06:	4b60      	ldr	r3, [pc, #384]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d1f0      	bne.n	8005cf4 <HAL_RCC_OscConfig+0xe8>
 8005d12:	e000      	b.n	8005d16 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f003 0302 	and.w	r3, r3, #2
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d075      	beq.n	8005e0e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005d22:	4b59      	ldr	r3, [pc, #356]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	f003 030c 	and.w	r3, r3, #12
 8005d2a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005d2c:	4b56      	ldr	r3, [pc, #344]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005d2e:	68db      	ldr	r3, [r3, #12]
 8005d30:	f003 0303 	and.w	r3, r3, #3
 8005d34:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005d36:	69bb      	ldr	r3, [r7, #24]
 8005d38:	2b0c      	cmp	r3, #12
 8005d3a:	d102      	bne.n	8005d42 <HAL_RCC_OscConfig+0x136>
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	2b02      	cmp	r3, #2
 8005d40:	d002      	beq.n	8005d48 <HAL_RCC_OscConfig+0x13c>
 8005d42:	69bb      	ldr	r3, [r7, #24]
 8005d44:	2b04      	cmp	r3, #4
 8005d46:	d11f      	bne.n	8005d88 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005d48:	4b4f      	ldr	r3, [pc, #316]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d005      	beq.n	8005d60 <HAL_RCC_OscConfig+0x154>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	68db      	ldr	r3, [r3, #12]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d101      	bne.n	8005d60 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	e25d      	b.n	800621c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d60:	4b49      	ldr	r3, [pc, #292]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	691b      	ldr	r3, [r3, #16]
 8005d6c:	061b      	lsls	r3, r3, #24
 8005d6e:	4946      	ldr	r1, [pc, #280]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005d70:	4313      	orrs	r3, r2
 8005d72:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005d74:	4b45      	ldr	r3, [pc, #276]	@ (8005e8c <HAL_RCC_OscConfig+0x280>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f7fc fbd3 	bl	8002524 <HAL_InitTick>
 8005d7e:	4603      	mov	r3, r0
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d043      	beq.n	8005e0c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005d84:	2301      	movs	r3, #1
 8005d86:	e249      	b.n	800621c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	68db      	ldr	r3, [r3, #12]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d023      	beq.n	8005dd8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005d90:	4b3d      	ldr	r3, [pc, #244]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	4a3c      	ldr	r2, [pc, #240]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005d96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d9c:	f7fc fc0e 	bl	80025bc <HAL_GetTick>
 8005da0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005da2:	e008      	b.n	8005db6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005da4:	f7fc fc0a 	bl	80025bc <HAL_GetTick>
 8005da8:	4602      	mov	r2, r0
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	1ad3      	subs	r3, r2, r3
 8005dae:	2b02      	cmp	r3, #2
 8005db0:	d901      	bls.n	8005db6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005db2:	2303      	movs	r3, #3
 8005db4:	e232      	b.n	800621c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005db6:	4b34      	ldr	r3, [pc, #208]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d0f0      	beq.n	8005da4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005dc2:	4b31      	ldr	r3, [pc, #196]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005dc4:	685b      	ldr	r3, [r3, #4]
 8005dc6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	691b      	ldr	r3, [r3, #16]
 8005dce:	061b      	lsls	r3, r3, #24
 8005dd0:	492d      	ldr	r1, [pc, #180]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	604b      	str	r3, [r1, #4]
 8005dd6:	e01a      	b.n	8005e0e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005dd8:	4b2b      	ldr	r3, [pc, #172]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a2a      	ldr	r2, [pc, #168]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005dde:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005de2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005de4:	f7fc fbea 	bl	80025bc <HAL_GetTick>
 8005de8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005dea:	e008      	b.n	8005dfe <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005dec:	f7fc fbe6 	bl	80025bc <HAL_GetTick>
 8005df0:	4602      	mov	r2, r0
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	2b02      	cmp	r3, #2
 8005df8:	d901      	bls.n	8005dfe <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005dfa:	2303      	movs	r3, #3
 8005dfc:	e20e      	b.n	800621c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005dfe:	4b22      	ldr	r3, [pc, #136]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d1f0      	bne.n	8005dec <HAL_RCC_OscConfig+0x1e0>
 8005e0a:	e000      	b.n	8005e0e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005e0c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f003 0308 	and.w	r3, r3, #8
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d041      	beq.n	8005e9e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	695b      	ldr	r3, [r3, #20]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d01c      	beq.n	8005e5c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e22:	4b19      	ldr	r3, [pc, #100]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005e24:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e28:	4a17      	ldr	r2, [pc, #92]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005e2a:	f043 0301 	orr.w	r3, r3, #1
 8005e2e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e32:	f7fc fbc3 	bl	80025bc <HAL_GetTick>
 8005e36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005e38:	e008      	b.n	8005e4c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e3a:	f7fc fbbf 	bl	80025bc <HAL_GetTick>
 8005e3e:	4602      	mov	r2, r0
 8005e40:	693b      	ldr	r3, [r7, #16]
 8005e42:	1ad3      	subs	r3, r2, r3
 8005e44:	2b02      	cmp	r3, #2
 8005e46:	d901      	bls.n	8005e4c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005e48:	2303      	movs	r3, #3
 8005e4a:	e1e7      	b.n	800621c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005e4c:	4b0e      	ldr	r3, [pc, #56]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005e4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e52:	f003 0302 	and.w	r3, r3, #2
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d0ef      	beq.n	8005e3a <HAL_RCC_OscConfig+0x22e>
 8005e5a:	e020      	b.n	8005e9e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e5c:	4b0a      	ldr	r3, [pc, #40]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005e5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e62:	4a09      	ldr	r2, [pc, #36]	@ (8005e88 <HAL_RCC_OscConfig+0x27c>)
 8005e64:	f023 0301 	bic.w	r3, r3, #1
 8005e68:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e6c:	f7fc fba6 	bl	80025bc <HAL_GetTick>
 8005e70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005e72:	e00d      	b.n	8005e90 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e74:	f7fc fba2 	bl	80025bc <HAL_GetTick>
 8005e78:	4602      	mov	r2, r0
 8005e7a:	693b      	ldr	r3, [r7, #16]
 8005e7c:	1ad3      	subs	r3, r2, r3
 8005e7e:	2b02      	cmp	r3, #2
 8005e80:	d906      	bls.n	8005e90 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005e82:	2303      	movs	r3, #3
 8005e84:	e1ca      	b.n	800621c <HAL_RCC_OscConfig+0x610>
 8005e86:	bf00      	nop
 8005e88:	40021000 	.word	0x40021000
 8005e8c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005e90:	4b8c      	ldr	r3, [pc, #560]	@ (80060c4 <HAL_RCC_OscConfig+0x4b8>)
 8005e92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e96:	f003 0302 	and.w	r3, r3, #2
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d1ea      	bne.n	8005e74 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f003 0304 	and.w	r3, r3, #4
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	f000 80a6 	beq.w	8005ff8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005eac:	2300      	movs	r3, #0
 8005eae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005eb0:	4b84      	ldr	r3, [pc, #528]	@ (80060c4 <HAL_RCC_OscConfig+0x4b8>)
 8005eb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005eb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d101      	bne.n	8005ec0 <HAL_RCC_OscConfig+0x2b4>
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	e000      	b.n	8005ec2 <HAL_RCC_OscConfig+0x2b6>
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d00d      	beq.n	8005ee2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ec6:	4b7f      	ldr	r3, [pc, #508]	@ (80060c4 <HAL_RCC_OscConfig+0x4b8>)
 8005ec8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005eca:	4a7e      	ldr	r2, [pc, #504]	@ (80060c4 <HAL_RCC_OscConfig+0x4b8>)
 8005ecc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ed0:	6593      	str	r3, [r2, #88]	@ 0x58
 8005ed2:	4b7c      	ldr	r3, [pc, #496]	@ (80060c4 <HAL_RCC_OscConfig+0x4b8>)
 8005ed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ed6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005eda:	60fb      	str	r3, [r7, #12]
 8005edc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ee2:	4b79      	ldr	r3, [pc, #484]	@ (80060c8 <HAL_RCC_OscConfig+0x4bc>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d118      	bne.n	8005f20 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005eee:	4b76      	ldr	r3, [pc, #472]	@ (80060c8 <HAL_RCC_OscConfig+0x4bc>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4a75      	ldr	r2, [pc, #468]	@ (80060c8 <HAL_RCC_OscConfig+0x4bc>)
 8005ef4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ef8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005efa:	f7fc fb5f 	bl	80025bc <HAL_GetTick>
 8005efe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005f00:	e008      	b.n	8005f14 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f02:	f7fc fb5b 	bl	80025bc <HAL_GetTick>
 8005f06:	4602      	mov	r2, r0
 8005f08:	693b      	ldr	r3, [r7, #16]
 8005f0a:	1ad3      	subs	r3, r2, r3
 8005f0c:	2b02      	cmp	r3, #2
 8005f0e:	d901      	bls.n	8005f14 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005f10:	2303      	movs	r3, #3
 8005f12:	e183      	b.n	800621c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005f14:	4b6c      	ldr	r3, [pc, #432]	@ (80060c8 <HAL_RCC_OscConfig+0x4bc>)
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d0f0      	beq.n	8005f02 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	689b      	ldr	r3, [r3, #8]
 8005f24:	2b01      	cmp	r3, #1
 8005f26:	d108      	bne.n	8005f3a <HAL_RCC_OscConfig+0x32e>
 8005f28:	4b66      	ldr	r3, [pc, #408]	@ (80060c4 <HAL_RCC_OscConfig+0x4b8>)
 8005f2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f2e:	4a65      	ldr	r2, [pc, #404]	@ (80060c4 <HAL_RCC_OscConfig+0x4b8>)
 8005f30:	f043 0301 	orr.w	r3, r3, #1
 8005f34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005f38:	e024      	b.n	8005f84 <HAL_RCC_OscConfig+0x378>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	689b      	ldr	r3, [r3, #8]
 8005f3e:	2b05      	cmp	r3, #5
 8005f40:	d110      	bne.n	8005f64 <HAL_RCC_OscConfig+0x358>
 8005f42:	4b60      	ldr	r3, [pc, #384]	@ (80060c4 <HAL_RCC_OscConfig+0x4b8>)
 8005f44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f48:	4a5e      	ldr	r2, [pc, #376]	@ (80060c4 <HAL_RCC_OscConfig+0x4b8>)
 8005f4a:	f043 0304 	orr.w	r3, r3, #4
 8005f4e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005f52:	4b5c      	ldr	r3, [pc, #368]	@ (80060c4 <HAL_RCC_OscConfig+0x4b8>)
 8005f54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f58:	4a5a      	ldr	r2, [pc, #360]	@ (80060c4 <HAL_RCC_OscConfig+0x4b8>)
 8005f5a:	f043 0301 	orr.w	r3, r3, #1
 8005f5e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005f62:	e00f      	b.n	8005f84 <HAL_RCC_OscConfig+0x378>
 8005f64:	4b57      	ldr	r3, [pc, #348]	@ (80060c4 <HAL_RCC_OscConfig+0x4b8>)
 8005f66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f6a:	4a56      	ldr	r2, [pc, #344]	@ (80060c4 <HAL_RCC_OscConfig+0x4b8>)
 8005f6c:	f023 0301 	bic.w	r3, r3, #1
 8005f70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005f74:	4b53      	ldr	r3, [pc, #332]	@ (80060c4 <HAL_RCC_OscConfig+0x4b8>)
 8005f76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f7a:	4a52      	ldr	r2, [pc, #328]	@ (80060c4 <HAL_RCC_OscConfig+0x4b8>)
 8005f7c:	f023 0304 	bic.w	r3, r3, #4
 8005f80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	689b      	ldr	r3, [r3, #8]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d016      	beq.n	8005fba <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f8c:	f7fc fb16 	bl	80025bc <HAL_GetTick>
 8005f90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005f92:	e00a      	b.n	8005faa <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f94:	f7fc fb12 	bl	80025bc <HAL_GetTick>
 8005f98:	4602      	mov	r2, r0
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	1ad3      	subs	r3, r2, r3
 8005f9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d901      	bls.n	8005faa <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005fa6:	2303      	movs	r3, #3
 8005fa8:	e138      	b.n	800621c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005faa:	4b46      	ldr	r3, [pc, #280]	@ (80060c4 <HAL_RCC_OscConfig+0x4b8>)
 8005fac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fb0:	f003 0302 	and.w	r3, r3, #2
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d0ed      	beq.n	8005f94 <HAL_RCC_OscConfig+0x388>
 8005fb8:	e015      	b.n	8005fe6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fba:	f7fc faff 	bl	80025bc <HAL_GetTick>
 8005fbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005fc0:	e00a      	b.n	8005fd8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fc2:	f7fc fafb 	bl	80025bc <HAL_GetTick>
 8005fc6:	4602      	mov	r2, r0
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	1ad3      	subs	r3, r2, r3
 8005fcc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d901      	bls.n	8005fd8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005fd4:	2303      	movs	r3, #3
 8005fd6:	e121      	b.n	800621c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005fd8:	4b3a      	ldr	r3, [pc, #232]	@ (80060c4 <HAL_RCC_OscConfig+0x4b8>)
 8005fda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fde:	f003 0302 	and.w	r3, r3, #2
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d1ed      	bne.n	8005fc2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005fe6:	7ffb      	ldrb	r3, [r7, #31]
 8005fe8:	2b01      	cmp	r3, #1
 8005fea:	d105      	bne.n	8005ff8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005fec:	4b35      	ldr	r3, [pc, #212]	@ (80060c4 <HAL_RCC_OscConfig+0x4b8>)
 8005fee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ff0:	4a34      	ldr	r2, [pc, #208]	@ (80060c4 <HAL_RCC_OscConfig+0x4b8>)
 8005ff2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ff6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f003 0320 	and.w	r3, r3, #32
 8006000:	2b00      	cmp	r3, #0
 8006002:	d03c      	beq.n	800607e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	699b      	ldr	r3, [r3, #24]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d01c      	beq.n	8006046 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800600c:	4b2d      	ldr	r3, [pc, #180]	@ (80060c4 <HAL_RCC_OscConfig+0x4b8>)
 800600e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006012:	4a2c      	ldr	r2, [pc, #176]	@ (80060c4 <HAL_RCC_OscConfig+0x4b8>)
 8006014:	f043 0301 	orr.w	r3, r3, #1
 8006018:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800601c:	f7fc face 	bl	80025bc <HAL_GetTick>
 8006020:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006022:	e008      	b.n	8006036 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006024:	f7fc faca 	bl	80025bc <HAL_GetTick>
 8006028:	4602      	mov	r2, r0
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	1ad3      	subs	r3, r2, r3
 800602e:	2b02      	cmp	r3, #2
 8006030:	d901      	bls.n	8006036 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8006032:	2303      	movs	r3, #3
 8006034:	e0f2      	b.n	800621c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006036:	4b23      	ldr	r3, [pc, #140]	@ (80060c4 <HAL_RCC_OscConfig+0x4b8>)
 8006038:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800603c:	f003 0302 	and.w	r3, r3, #2
 8006040:	2b00      	cmp	r3, #0
 8006042:	d0ef      	beq.n	8006024 <HAL_RCC_OscConfig+0x418>
 8006044:	e01b      	b.n	800607e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006046:	4b1f      	ldr	r3, [pc, #124]	@ (80060c4 <HAL_RCC_OscConfig+0x4b8>)
 8006048:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800604c:	4a1d      	ldr	r2, [pc, #116]	@ (80060c4 <HAL_RCC_OscConfig+0x4b8>)
 800604e:	f023 0301 	bic.w	r3, r3, #1
 8006052:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006056:	f7fc fab1 	bl	80025bc <HAL_GetTick>
 800605a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800605c:	e008      	b.n	8006070 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800605e:	f7fc faad 	bl	80025bc <HAL_GetTick>
 8006062:	4602      	mov	r2, r0
 8006064:	693b      	ldr	r3, [r7, #16]
 8006066:	1ad3      	subs	r3, r2, r3
 8006068:	2b02      	cmp	r3, #2
 800606a:	d901      	bls.n	8006070 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800606c:	2303      	movs	r3, #3
 800606e:	e0d5      	b.n	800621c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006070:	4b14      	ldr	r3, [pc, #80]	@ (80060c4 <HAL_RCC_OscConfig+0x4b8>)
 8006072:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006076:	f003 0302 	and.w	r3, r3, #2
 800607a:	2b00      	cmp	r3, #0
 800607c:	d1ef      	bne.n	800605e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	69db      	ldr	r3, [r3, #28]
 8006082:	2b00      	cmp	r3, #0
 8006084:	f000 80c9 	beq.w	800621a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006088:	4b0e      	ldr	r3, [pc, #56]	@ (80060c4 <HAL_RCC_OscConfig+0x4b8>)
 800608a:	689b      	ldr	r3, [r3, #8]
 800608c:	f003 030c 	and.w	r3, r3, #12
 8006090:	2b0c      	cmp	r3, #12
 8006092:	f000 8083 	beq.w	800619c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	69db      	ldr	r3, [r3, #28]
 800609a:	2b02      	cmp	r3, #2
 800609c:	d15e      	bne.n	800615c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800609e:	4b09      	ldr	r3, [pc, #36]	@ (80060c4 <HAL_RCC_OscConfig+0x4b8>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4a08      	ldr	r2, [pc, #32]	@ (80060c4 <HAL_RCC_OscConfig+0x4b8>)
 80060a4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80060a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060aa:	f7fc fa87 	bl	80025bc <HAL_GetTick>
 80060ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80060b0:	e00c      	b.n	80060cc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060b2:	f7fc fa83 	bl	80025bc <HAL_GetTick>
 80060b6:	4602      	mov	r2, r0
 80060b8:	693b      	ldr	r3, [r7, #16]
 80060ba:	1ad3      	subs	r3, r2, r3
 80060bc:	2b02      	cmp	r3, #2
 80060be:	d905      	bls.n	80060cc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80060c0:	2303      	movs	r3, #3
 80060c2:	e0ab      	b.n	800621c <HAL_RCC_OscConfig+0x610>
 80060c4:	40021000 	.word	0x40021000
 80060c8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80060cc:	4b55      	ldr	r3, [pc, #340]	@ (8006224 <HAL_RCC_OscConfig+0x618>)
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d1ec      	bne.n	80060b2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80060d8:	4b52      	ldr	r3, [pc, #328]	@ (8006224 <HAL_RCC_OscConfig+0x618>)
 80060da:	68da      	ldr	r2, [r3, #12]
 80060dc:	4b52      	ldr	r3, [pc, #328]	@ (8006228 <HAL_RCC_OscConfig+0x61c>)
 80060de:	4013      	ands	r3, r2
 80060e0:	687a      	ldr	r2, [r7, #4]
 80060e2:	6a11      	ldr	r1, [r2, #32]
 80060e4:	687a      	ldr	r2, [r7, #4]
 80060e6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80060e8:	3a01      	subs	r2, #1
 80060ea:	0112      	lsls	r2, r2, #4
 80060ec:	4311      	orrs	r1, r2
 80060ee:	687a      	ldr	r2, [r7, #4]
 80060f0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80060f2:	0212      	lsls	r2, r2, #8
 80060f4:	4311      	orrs	r1, r2
 80060f6:	687a      	ldr	r2, [r7, #4]
 80060f8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80060fa:	0852      	lsrs	r2, r2, #1
 80060fc:	3a01      	subs	r2, #1
 80060fe:	0552      	lsls	r2, r2, #21
 8006100:	4311      	orrs	r1, r2
 8006102:	687a      	ldr	r2, [r7, #4]
 8006104:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006106:	0852      	lsrs	r2, r2, #1
 8006108:	3a01      	subs	r2, #1
 800610a:	0652      	lsls	r2, r2, #25
 800610c:	4311      	orrs	r1, r2
 800610e:	687a      	ldr	r2, [r7, #4]
 8006110:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006112:	06d2      	lsls	r2, r2, #27
 8006114:	430a      	orrs	r2, r1
 8006116:	4943      	ldr	r1, [pc, #268]	@ (8006224 <HAL_RCC_OscConfig+0x618>)
 8006118:	4313      	orrs	r3, r2
 800611a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800611c:	4b41      	ldr	r3, [pc, #260]	@ (8006224 <HAL_RCC_OscConfig+0x618>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a40      	ldr	r2, [pc, #256]	@ (8006224 <HAL_RCC_OscConfig+0x618>)
 8006122:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006126:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006128:	4b3e      	ldr	r3, [pc, #248]	@ (8006224 <HAL_RCC_OscConfig+0x618>)
 800612a:	68db      	ldr	r3, [r3, #12]
 800612c:	4a3d      	ldr	r2, [pc, #244]	@ (8006224 <HAL_RCC_OscConfig+0x618>)
 800612e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006132:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006134:	f7fc fa42 	bl	80025bc <HAL_GetTick>
 8006138:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800613a:	e008      	b.n	800614e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800613c:	f7fc fa3e 	bl	80025bc <HAL_GetTick>
 8006140:	4602      	mov	r2, r0
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	1ad3      	subs	r3, r2, r3
 8006146:	2b02      	cmp	r3, #2
 8006148:	d901      	bls.n	800614e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800614a:	2303      	movs	r3, #3
 800614c:	e066      	b.n	800621c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800614e:	4b35      	ldr	r3, [pc, #212]	@ (8006224 <HAL_RCC_OscConfig+0x618>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006156:	2b00      	cmp	r3, #0
 8006158:	d0f0      	beq.n	800613c <HAL_RCC_OscConfig+0x530>
 800615a:	e05e      	b.n	800621a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800615c:	4b31      	ldr	r3, [pc, #196]	@ (8006224 <HAL_RCC_OscConfig+0x618>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a30      	ldr	r2, [pc, #192]	@ (8006224 <HAL_RCC_OscConfig+0x618>)
 8006162:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006166:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006168:	f7fc fa28 	bl	80025bc <HAL_GetTick>
 800616c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800616e:	e008      	b.n	8006182 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006170:	f7fc fa24 	bl	80025bc <HAL_GetTick>
 8006174:	4602      	mov	r2, r0
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	1ad3      	subs	r3, r2, r3
 800617a:	2b02      	cmp	r3, #2
 800617c:	d901      	bls.n	8006182 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800617e:	2303      	movs	r3, #3
 8006180:	e04c      	b.n	800621c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006182:	4b28      	ldr	r3, [pc, #160]	@ (8006224 <HAL_RCC_OscConfig+0x618>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800618a:	2b00      	cmp	r3, #0
 800618c:	d1f0      	bne.n	8006170 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800618e:	4b25      	ldr	r3, [pc, #148]	@ (8006224 <HAL_RCC_OscConfig+0x618>)
 8006190:	68da      	ldr	r2, [r3, #12]
 8006192:	4924      	ldr	r1, [pc, #144]	@ (8006224 <HAL_RCC_OscConfig+0x618>)
 8006194:	4b25      	ldr	r3, [pc, #148]	@ (800622c <HAL_RCC_OscConfig+0x620>)
 8006196:	4013      	ands	r3, r2
 8006198:	60cb      	str	r3, [r1, #12]
 800619a:	e03e      	b.n	800621a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	69db      	ldr	r3, [r3, #28]
 80061a0:	2b01      	cmp	r3, #1
 80061a2:	d101      	bne.n	80061a8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80061a4:	2301      	movs	r3, #1
 80061a6:	e039      	b.n	800621c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80061a8:	4b1e      	ldr	r3, [pc, #120]	@ (8006224 <HAL_RCC_OscConfig+0x618>)
 80061aa:	68db      	ldr	r3, [r3, #12]
 80061ac:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061ae:	697b      	ldr	r3, [r7, #20]
 80061b0:	f003 0203 	and.w	r2, r3, #3
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6a1b      	ldr	r3, [r3, #32]
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d12c      	bne.n	8006216 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061c6:	3b01      	subs	r3, #1
 80061c8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061ca:	429a      	cmp	r2, r3
 80061cc:	d123      	bne.n	8006216 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061d8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80061da:	429a      	cmp	r2, r3
 80061dc:	d11b      	bne.n	8006216 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061e8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80061ea:	429a      	cmp	r2, r3
 80061ec:	d113      	bne.n	8006216 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061f8:	085b      	lsrs	r3, r3, #1
 80061fa:	3b01      	subs	r3, #1
 80061fc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80061fe:	429a      	cmp	r2, r3
 8006200:	d109      	bne.n	8006216 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800620c:	085b      	lsrs	r3, r3, #1
 800620e:	3b01      	subs	r3, #1
 8006210:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006212:	429a      	cmp	r2, r3
 8006214:	d001      	beq.n	800621a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	e000      	b.n	800621c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800621a:	2300      	movs	r3, #0
}
 800621c:	4618      	mov	r0, r3
 800621e:	3720      	adds	r7, #32
 8006220:	46bd      	mov	sp, r7
 8006222:	bd80      	pop	{r7, pc}
 8006224:	40021000 	.word	0x40021000
 8006228:	019f800c 	.word	0x019f800c
 800622c:	feeefffc 	.word	0xfeeefffc

08006230 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b086      	sub	sp, #24
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
 8006238:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800623a:	2300      	movs	r3, #0
 800623c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d101      	bne.n	8006248 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006244:	2301      	movs	r3, #1
 8006246:	e11e      	b.n	8006486 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006248:	4b91      	ldr	r3, [pc, #580]	@ (8006490 <HAL_RCC_ClockConfig+0x260>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f003 030f 	and.w	r3, r3, #15
 8006250:	683a      	ldr	r2, [r7, #0]
 8006252:	429a      	cmp	r2, r3
 8006254:	d910      	bls.n	8006278 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006256:	4b8e      	ldr	r3, [pc, #568]	@ (8006490 <HAL_RCC_ClockConfig+0x260>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f023 020f 	bic.w	r2, r3, #15
 800625e:	498c      	ldr	r1, [pc, #560]	@ (8006490 <HAL_RCC_ClockConfig+0x260>)
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	4313      	orrs	r3, r2
 8006264:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006266:	4b8a      	ldr	r3, [pc, #552]	@ (8006490 <HAL_RCC_ClockConfig+0x260>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f003 030f 	and.w	r3, r3, #15
 800626e:	683a      	ldr	r2, [r7, #0]
 8006270:	429a      	cmp	r2, r3
 8006272:	d001      	beq.n	8006278 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006274:	2301      	movs	r3, #1
 8006276:	e106      	b.n	8006486 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f003 0301 	and.w	r3, r3, #1
 8006280:	2b00      	cmp	r3, #0
 8006282:	d073      	beq.n	800636c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	685b      	ldr	r3, [r3, #4]
 8006288:	2b03      	cmp	r3, #3
 800628a:	d129      	bne.n	80062e0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800628c:	4b81      	ldr	r3, [pc, #516]	@ (8006494 <HAL_RCC_ClockConfig+0x264>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006294:	2b00      	cmp	r3, #0
 8006296:	d101      	bne.n	800629c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006298:	2301      	movs	r3, #1
 800629a:	e0f4      	b.n	8006486 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800629c:	f000 f99e 	bl	80065dc <RCC_GetSysClockFreqFromPLLSource>
 80062a0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	4a7c      	ldr	r2, [pc, #496]	@ (8006498 <HAL_RCC_ClockConfig+0x268>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d93f      	bls.n	800632a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80062aa:	4b7a      	ldr	r3, [pc, #488]	@ (8006494 <HAL_RCC_ClockConfig+0x264>)
 80062ac:	689b      	ldr	r3, [r3, #8]
 80062ae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d009      	beq.n	80062ca <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d033      	beq.n	800632a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d12f      	bne.n	800632a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80062ca:	4b72      	ldr	r3, [pc, #456]	@ (8006494 <HAL_RCC_ClockConfig+0x264>)
 80062cc:	689b      	ldr	r3, [r3, #8]
 80062ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80062d2:	4a70      	ldr	r2, [pc, #448]	@ (8006494 <HAL_RCC_ClockConfig+0x264>)
 80062d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80062d8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80062da:	2380      	movs	r3, #128	@ 0x80
 80062dc:	617b      	str	r3, [r7, #20]
 80062de:	e024      	b.n	800632a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	685b      	ldr	r3, [r3, #4]
 80062e4:	2b02      	cmp	r3, #2
 80062e6:	d107      	bne.n	80062f8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80062e8:	4b6a      	ldr	r3, [pc, #424]	@ (8006494 <HAL_RCC_ClockConfig+0x264>)
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d109      	bne.n	8006308 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80062f4:	2301      	movs	r3, #1
 80062f6:	e0c6      	b.n	8006486 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80062f8:	4b66      	ldr	r3, [pc, #408]	@ (8006494 <HAL_RCC_ClockConfig+0x264>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006300:	2b00      	cmp	r3, #0
 8006302:	d101      	bne.n	8006308 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006304:	2301      	movs	r3, #1
 8006306:	e0be      	b.n	8006486 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006308:	f000 f8ce 	bl	80064a8 <HAL_RCC_GetSysClockFreq>
 800630c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800630e:	693b      	ldr	r3, [r7, #16]
 8006310:	4a61      	ldr	r2, [pc, #388]	@ (8006498 <HAL_RCC_ClockConfig+0x268>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d909      	bls.n	800632a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006316:	4b5f      	ldr	r3, [pc, #380]	@ (8006494 <HAL_RCC_ClockConfig+0x264>)
 8006318:	689b      	ldr	r3, [r3, #8]
 800631a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800631e:	4a5d      	ldr	r2, [pc, #372]	@ (8006494 <HAL_RCC_ClockConfig+0x264>)
 8006320:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006324:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006326:	2380      	movs	r3, #128	@ 0x80
 8006328:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800632a:	4b5a      	ldr	r3, [pc, #360]	@ (8006494 <HAL_RCC_ClockConfig+0x264>)
 800632c:	689b      	ldr	r3, [r3, #8]
 800632e:	f023 0203 	bic.w	r2, r3, #3
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	4957      	ldr	r1, [pc, #348]	@ (8006494 <HAL_RCC_ClockConfig+0x264>)
 8006338:	4313      	orrs	r3, r2
 800633a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800633c:	f7fc f93e 	bl	80025bc <HAL_GetTick>
 8006340:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006342:	e00a      	b.n	800635a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006344:	f7fc f93a 	bl	80025bc <HAL_GetTick>
 8006348:	4602      	mov	r2, r0
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	1ad3      	subs	r3, r2, r3
 800634e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006352:	4293      	cmp	r3, r2
 8006354:	d901      	bls.n	800635a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006356:	2303      	movs	r3, #3
 8006358:	e095      	b.n	8006486 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800635a:	4b4e      	ldr	r3, [pc, #312]	@ (8006494 <HAL_RCC_ClockConfig+0x264>)
 800635c:	689b      	ldr	r3, [r3, #8]
 800635e:	f003 020c 	and.w	r2, r3, #12
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	685b      	ldr	r3, [r3, #4]
 8006366:	009b      	lsls	r3, r3, #2
 8006368:	429a      	cmp	r2, r3
 800636a:	d1eb      	bne.n	8006344 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f003 0302 	and.w	r3, r3, #2
 8006374:	2b00      	cmp	r3, #0
 8006376:	d023      	beq.n	80063c0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f003 0304 	and.w	r3, r3, #4
 8006380:	2b00      	cmp	r3, #0
 8006382:	d005      	beq.n	8006390 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006384:	4b43      	ldr	r3, [pc, #268]	@ (8006494 <HAL_RCC_ClockConfig+0x264>)
 8006386:	689b      	ldr	r3, [r3, #8]
 8006388:	4a42      	ldr	r2, [pc, #264]	@ (8006494 <HAL_RCC_ClockConfig+0x264>)
 800638a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800638e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f003 0308 	and.w	r3, r3, #8
 8006398:	2b00      	cmp	r3, #0
 800639a:	d007      	beq.n	80063ac <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800639c:	4b3d      	ldr	r3, [pc, #244]	@ (8006494 <HAL_RCC_ClockConfig+0x264>)
 800639e:	689b      	ldr	r3, [r3, #8]
 80063a0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80063a4:	4a3b      	ldr	r2, [pc, #236]	@ (8006494 <HAL_RCC_ClockConfig+0x264>)
 80063a6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80063aa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80063ac:	4b39      	ldr	r3, [pc, #228]	@ (8006494 <HAL_RCC_ClockConfig+0x264>)
 80063ae:	689b      	ldr	r3, [r3, #8]
 80063b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	689b      	ldr	r3, [r3, #8]
 80063b8:	4936      	ldr	r1, [pc, #216]	@ (8006494 <HAL_RCC_ClockConfig+0x264>)
 80063ba:	4313      	orrs	r3, r2
 80063bc:	608b      	str	r3, [r1, #8]
 80063be:	e008      	b.n	80063d2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	2b80      	cmp	r3, #128	@ 0x80
 80063c4:	d105      	bne.n	80063d2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80063c6:	4b33      	ldr	r3, [pc, #204]	@ (8006494 <HAL_RCC_ClockConfig+0x264>)
 80063c8:	689b      	ldr	r3, [r3, #8]
 80063ca:	4a32      	ldr	r2, [pc, #200]	@ (8006494 <HAL_RCC_ClockConfig+0x264>)
 80063cc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80063d0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80063d2:	4b2f      	ldr	r3, [pc, #188]	@ (8006490 <HAL_RCC_ClockConfig+0x260>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f003 030f 	and.w	r3, r3, #15
 80063da:	683a      	ldr	r2, [r7, #0]
 80063dc:	429a      	cmp	r2, r3
 80063de:	d21d      	bcs.n	800641c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063e0:	4b2b      	ldr	r3, [pc, #172]	@ (8006490 <HAL_RCC_ClockConfig+0x260>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f023 020f 	bic.w	r2, r3, #15
 80063e8:	4929      	ldr	r1, [pc, #164]	@ (8006490 <HAL_RCC_ClockConfig+0x260>)
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	4313      	orrs	r3, r2
 80063ee:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80063f0:	f7fc f8e4 	bl	80025bc <HAL_GetTick>
 80063f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80063f6:	e00a      	b.n	800640e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063f8:	f7fc f8e0 	bl	80025bc <HAL_GetTick>
 80063fc:	4602      	mov	r2, r0
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	1ad3      	subs	r3, r2, r3
 8006402:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006406:	4293      	cmp	r3, r2
 8006408:	d901      	bls.n	800640e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800640a:	2303      	movs	r3, #3
 800640c:	e03b      	b.n	8006486 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800640e:	4b20      	ldr	r3, [pc, #128]	@ (8006490 <HAL_RCC_ClockConfig+0x260>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f003 030f 	and.w	r3, r3, #15
 8006416:	683a      	ldr	r2, [r7, #0]
 8006418:	429a      	cmp	r2, r3
 800641a:	d1ed      	bne.n	80063f8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f003 0304 	and.w	r3, r3, #4
 8006424:	2b00      	cmp	r3, #0
 8006426:	d008      	beq.n	800643a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006428:	4b1a      	ldr	r3, [pc, #104]	@ (8006494 <HAL_RCC_ClockConfig+0x264>)
 800642a:	689b      	ldr	r3, [r3, #8]
 800642c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	68db      	ldr	r3, [r3, #12]
 8006434:	4917      	ldr	r1, [pc, #92]	@ (8006494 <HAL_RCC_ClockConfig+0x264>)
 8006436:	4313      	orrs	r3, r2
 8006438:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f003 0308 	and.w	r3, r3, #8
 8006442:	2b00      	cmp	r3, #0
 8006444:	d009      	beq.n	800645a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006446:	4b13      	ldr	r3, [pc, #76]	@ (8006494 <HAL_RCC_ClockConfig+0x264>)
 8006448:	689b      	ldr	r3, [r3, #8]
 800644a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	691b      	ldr	r3, [r3, #16]
 8006452:	00db      	lsls	r3, r3, #3
 8006454:	490f      	ldr	r1, [pc, #60]	@ (8006494 <HAL_RCC_ClockConfig+0x264>)
 8006456:	4313      	orrs	r3, r2
 8006458:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800645a:	f000 f825 	bl	80064a8 <HAL_RCC_GetSysClockFreq>
 800645e:	4602      	mov	r2, r0
 8006460:	4b0c      	ldr	r3, [pc, #48]	@ (8006494 <HAL_RCC_ClockConfig+0x264>)
 8006462:	689b      	ldr	r3, [r3, #8]
 8006464:	091b      	lsrs	r3, r3, #4
 8006466:	f003 030f 	and.w	r3, r3, #15
 800646a:	490c      	ldr	r1, [pc, #48]	@ (800649c <HAL_RCC_ClockConfig+0x26c>)
 800646c:	5ccb      	ldrb	r3, [r1, r3]
 800646e:	f003 031f 	and.w	r3, r3, #31
 8006472:	fa22 f303 	lsr.w	r3, r2, r3
 8006476:	4a0a      	ldr	r2, [pc, #40]	@ (80064a0 <HAL_RCC_ClockConfig+0x270>)
 8006478:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800647a:	4b0a      	ldr	r3, [pc, #40]	@ (80064a4 <HAL_RCC_ClockConfig+0x274>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	4618      	mov	r0, r3
 8006480:	f7fc f850 	bl	8002524 <HAL_InitTick>
 8006484:	4603      	mov	r3, r0
}
 8006486:	4618      	mov	r0, r3
 8006488:	3718      	adds	r7, #24
 800648a:	46bd      	mov	sp, r7
 800648c:	bd80      	pop	{r7, pc}
 800648e:	bf00      	nop
 8006490:	40022000 	.word	0x40022000
 8006494:	40021000 	.word	0x40021000
 8006498:	04c4b400 	.word	0x04c4b400
 800649c:	0800d548 	.word	0x0800d548
 80064a0:	20000000 	.word	0x20000000
 80064a4:	20000004 	.word	0x20000004

080064a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80064a8:	b480      	push	{r7}
 80064aa:	b087      	sub	sp, #28
 80064ac:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80064ae:	4b2c      	ldr	r3, [pc, #176]	@ (8006560 <HAL_RCC_GetSysClockFreq+0xb8>)
 80064b0:	689b      	ldr	r3, [r3, #8]
 80064b2:	f003 030c 	and.w	r3, r3, #12
 80064b6:	2b04      	cmp	r3, #4
 80064b8:	d102      	bne.n	80064c0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80064ba:	4b2a      	ldr	r3, [pc, #168]	@ (8006564 <HAL_RCC_GetSysClockFreq+0xbc>)
 80064bc:	613b      	str	r3, [r7, #16]
 80064be:	e047      	b.n	8006550 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80064c0:	4b27      	ldr	r3, [pc, #156]	@ (8006560 <HAL_RCC_GetSysClockFreq+0xb8>)
 80064c2:	689b      	ldr	r3, [r3, #8]
 80064c4:	f003 030c 	and.w	r3, r3, #12
 80064c8:	2b08      	cmp	r3, #8
 80064ca:	d102      	bne.n	80064d2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80064cc:	4b26      	ldr	r3, [pc, #152]	@ (8006568 <HAL_RCC_GetSysClockFreq+0xc0>)
 80064ce:	613b      	str	r3, [r7, #16]
 80064d0:	e03e      	b.n	8006550 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80064d2:	4b23      	ldr	r3, [pc, #140]	@ (8006560 <HAL_RCC_GetSysClockFreq+0xb8>)
 80064d4:	689b      	ldr	r3, [r3, #8]
 80064d6:	f003 030c 	and.w	r3, r3, #12
 80064da:	2b0c      	cmp	r3, #12
 80064dc:	d136      	bne.n	800654c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80064de:	4b20      	ldr	r3, [pc, #128]	@ (8006560 <HAL_RCC_GetSysClockFreq+0xb8>)
 80064e0:	68db      	ldr	r3, [r3, #12]
 80064e2:	f003 0303 	and.w	r3, r3, #3
 80064e6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80064e8:	4b1d      	ldr	r3, [pc, #116]	@ (8006560 <HAL_RCC_GetSysClockFreq+0xb8>)
 80064ea:	68db      	ldr	r3, [r3, #12]
 80064ec:	091b      	lsrs	r3, r3, #4
 80064ee:	f003 030f 	and.w	r3, r3, #15
 80064f2:	3301      	adds	r3, #1
 80064f4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	2b03      	cmp	r3, #3
 80064fa:	d10c      	bne.n	8006516 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80064fc:	4a1a      	ldr	r2, [pc, #104]	@ (8006568 <HAL_RCC_GetSysClockFreq+0xc0>)
 80064fe:	68bb      	ldr	r3, [r7, #8]
 8006500:	fbb2 f3f3 	udiv	r3, r2, r3
 8006504:	4a16      	ldr	r2, [pc, #88]	@ (8006560 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006506:	68d2      	ldr	r2, [r2, #12]
 8006508:	0a12      	lsrs	r2, r2, #8
 800650a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800650e:	fb02 f303 	mul.w	r3, r2, r3
 8006512:	617b      	str	r3, [r7, #20]
      break;
 8006514:	e00c      	b.n	8006530 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006516:	4a13      	ldr	r2, [pc, #76]	@ (8006564 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	fbb2 f3f3 	udiv	r3, r2, r3
 800651e:	4a10      	ldr	r2, [pc, #64]	@ (8006560 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006520:	68d2      	ldr	r2, [r2, #12]
 8006522:	0a12      	lsrs	r2, r2, #8
 8006524:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006528:	fb02 f303 	mul.w	r3, r2, r3
 800652c:	617b      	str	r3, [r7, #20]
      break;
 800652e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006530:	4b0b      	ldr	r3, [pc, #44]	@ (8006560 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006532:	68db      	ldr	r3, [r3, #12]
 8006534:	0e5b      	lsrs	r3, r3, #25
 8006536:	f003 0303 	and.w	r3, r3, #3
 800653a:	3301      	adds	r3, #1
 800653c:	005b      	lsls	r3, r3, #1
 800653e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006540:	697a      	ldr	r2, [r7, #20]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	fbb2 f3f3 	udiv	r3, r2, r3
 8006548:	613b      	str	r3, [r7, #16]
 800654a:	e001      	b.n	8006550 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800654c:	2300      	movs	r3, #0
 800654e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006550:	693b      	ldr	r3, [r7, #16]
}
 8006552:	4618      	mov	r0, r3
 8006554:	371c      	adds	r7, #28
 8006556:	46bd      	mov	sp, r7
 8006558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655c:	4770      	bx	lr
 800655e:	bf00      	nop
 8006560:	40021000 	.word	0x40021000
 8006564:	00f42400 	.word	0x00f42400
 8006568:	016e3600 	.word	0x016e3600

0800656c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800656c:	b480      	push	{r7}
 800656e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006570:	4b03      	ldr	r3, [pc, #12]	@ (8006580 <HAL_RCC_GetHCLKFreq+0x14>)
 8006572:	681b      	ldr	r3, [r3, #0]
}
 8006574:	4618      	mov	r0, r3
 8006576:	46bd      	mov	sp, r7
 8006578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657c:	4770      	bx	lr
 800657e:	bf00      	nop
 8006580:	20000000 	.word	0x20000000

08006584 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006588:	f7ff fff0 	bl	800656c <HAL_RCC_GetHCLKFreq>
 800658c:	4602      	mov	r2, r0
 800658e:	4b06      	ldr	r3, [pc, #24]	@ (80065a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006590:	689b      	ldr	r3, [r3, #8]
 8006592:	0a1b      	lsrs	r3, r3, #8
 8006594:	f003 0307 	and.w	r3, r3, #7
 8006598:	4904      	ldr	r1, [pc, #16]	@ (80065ac <HAL_RCC_GetPCLK1Freq+0x28>)
 800659a:	5ccb      	ldrb	r3, [r1, r3]
 800659c:	f003 031f 	and.w	r3, r3, #31
 80065a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065a4:	4618      	mov	r0, r3
 80065a6:	bd80      	pop	{r7, pc}
 80065a8:	40021000 	.word	0x40021000
 80065ac:	0800d558 	.word	0x0800d558

080065b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80065b4:	f7ff ffda 	bl	800656c <HAL_RCC_GetHCLKFreq>
 80065b8:	4602      	mov	r2, r0
 80065ba:	4b06      	ldr	r3, [pc, #24]	@ (80065d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80065bc:	689b      	ldr	r3, [r3, #8]
 80065be:	0adb      	lsrs	r3, r3, #11
 80065c0:	f003 0307 	and.w	r3, r3, #7
 80065c4:	4904      	ldr	r1, [pc, #16]	@ (80065d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80065c6:	5ccb      	ldrb	r3, [r1, r3]
 80065c8:	f003 031f 	and.w	r3, r3, #31
 80065cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065d0:	4618      	mov	r0, r3
 80065d2:	bd80      	pop	{r7, pc}
 80065d4:	40021000 	.word	0x40021000
 80065d8:	0800d558 	.word	0x0800d558

080065dc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80065dc:	b480      	push	{r7}
 80065de:	b087      	sub	sp, #28
 80065e0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80065e2:	4b1e      	ldr	r3, [pc, #120]	@ (800665c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80065e4:	68db      	ldr	r3, [r3, #12]
 80065e6:	f003 0303 	and.w	r3, r3, #3
 80065ea:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80065ec:	4b1b      	ldr	r3, [pc, #108]	@ (800665c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80065ee:	68db      	ldr	r3, [r3, #12]
 80065f0:	091b      	lsrs	r3, r3, #4
 80065f2:	f003 030f 	and.w	r3, r3, #15
 80065f6:	3301      	adds	r3, #1
 80065f8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80065fa:	693b      	ldr	r3, [r7, #16]
 80065fc:	2b03      	cmp	r3, #3
 80065fe:	d10c      	bne.n	800661a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006600:	4a17      	ldr	r2, [pc, #92]	@ (8006660 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	fbb2 f3f3 	udiv	r3, r2, r3
 8006608:	4a14      	ldr	r2, [pc, #80]	@ (800665c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800660a:	68d2      	ldr	r2, [r2, #12]
 800660c:	0a12      	lsrs	r2, r2, #8
 800660e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006612:	fb02 f303 	mul.w	r3, r2, r3
 8006616:	617b      	str	r3, [r7, #20]
    break;
 8006618:	e00c      	b.n	8006634 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800661a:	4a12      	ldr	r2, [pc, #72]	@ (8006664 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006622:	4a0e      	ldr	r2, [pc, #56]	@ (800665c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006624:	68d2      	ldr	r2, [r2, #12]
 8006626:	0a12      	lsrs	r2, r2, #8
 8006628:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800662c:	fb02 f303 	mul.w	r3, r2, r3
 8006630:	617b      	str	r3, [r7, #20]
    break;
 8006632:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006634:	4b09      	ldr	r3, [pc, #36]	@ (800665c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006636:	68db      	ldr	r3, [r3, #12]
 8006638:	0e5b      	lsrs	r3, r3, #25
 800663a:	f003 0303 	and.w	r3, r3, #3
 800663e:	3301      	adds	r3, #1
 8006640:	005b      	lsls	r3, r3, #1
 8006642:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006644:	697a      	ldr	r2, [r7, #20]
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	fbb2 f3f3 	udiv	r3, r2, r3
 800664c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800664e:	687b      	ldr	r3, [r7, #4]
}
 8006650:	4618      	mov	r0, r3
 8006652:	371c      	adds	r7, #28
 8006654:	46bd      	mov	sp, r7
 8006656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665a:	4770      	bx	lr
 800665c:	40021000 	.word	0x40021000
 8006660:	016e3600 	.word	0x016e3600
 8006664:	00f42400 	.word	0x00f42400

08006668 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b086      	sub	sp, #24
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006670:	2300      	movs	r3, #0
 8006672:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006674:	2300      	movs	r3, #0
 8006676:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006680:	2b00      	cmp	r3, #0
 8006682:	f000 8098 	beq.w	80067b6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006686:	2300      	movs	r3, #0
 8006688:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800668a:	4b43      	ldr	r3, [pc, #268]	@ (8006798 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800668c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800668e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006692:	2b00      	cmp	r3, #0
 8006694:	d10d      	bne.n	80066b2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006696:	4b40      	ldr	r3, [pc, #256]	@ (8006798 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006698:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800669a:	4a3f      	ldr	r2, [pc, #252]	@ (8006798 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800669c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80066a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80066a2:	4b3d      	ldr	r3, [pc, #244]	@ (8006798 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80066a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80066aa:	60bb      	str	r3, [r7, #8]
 80066ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80066ae:	2301      	movs	r3, #1
 80066b0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80066b2:	4b3a      	ldr	r3, [pc, #232]	@ (800679c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4a39      	ldr	r2, [pc, #228]	@ (800679c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80066b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80066bc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80066be:	f7fb ff7d 	bl	80025bc <HAL_GetTick>
 80066c2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80066c4:	e009      	b.n	80066da <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80066c6:	f7fb ff79 	bl	80025bc <HAL_GetTick>
 80066ca:	4602      	mov	r2, r0
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	1ad3      	subs	r3, r2, r3
 80066d0:	2b02      	cmp	r3, #2
 80066d2:	d902      	bls.n	80066da <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80066d4:	2303      	movs	r3, #3
 80066d6:	74fb      	strb	r3, [r7, #19]
        break;
 80066d8:	e005      	b.n	80066e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80066da:	4b30      	ldr	r3, [pc, #192]	@ (800679c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d0ef      	beq.n	80066c6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80066e6:	7cfb      	ldrb	r3, [r7, #19]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d159      	bne.n	80067a0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80066ec:	4b2a      	ldr	r3, [pc, #168]	@ (8006798 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80066ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80066f6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80066f8:	697b      	ldr	r3, [r7, #20]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d01e      	beq.n	800673c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006702:	697a      	ldr	r2, [r7, #20]
 8006704:	429a      	cmp	r2, r3
 8006706:	d019      	beq.n	800673c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006708:	4b23      	ldr	r3, [pc, #140]	@ (8006798 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800670a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800670e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006712:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006714:	4b20      	ldr	r3, [pc, #128]	@ (8006798 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006716:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800671a:	4a1f      	ldr	r2, [pc, #124]	@ (8006798 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800671c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006720:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006724:	4b1c      	ldr	r3, [pc, #112]	@ (8006798 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006726:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800672a:	4a1b      	ldr	r2, [pc, #108]	@ (8006798 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800672c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006730:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006734:	4a18      	ldr	r2, [pc, #96]	@ (8006798 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006736:	697b      	ldr	r3, [r7, #20]
 8006738:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	f003 0301 	and.w	r3, r3, #1
 8006742:	2b00      	cmp	r3, #0
 8006744:	d016      	beq.n	8006774 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006746:	f7fb ff39 	bl	80025bc <HAL_GetTick>
 800674a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800674c:	e00b      	b.n	8006766 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800674e:	f7fb ff35 	bl	80025bc <HAL_GetTick>
 8006752:	4602      	mov	r2, r0
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	1ad3      	subs	r3, r2, r3
 8006758:	f241 3288 	movw	r2, #5000	@ 0x1388
 800675c:	4293      	cmp	r3, r2
 800675e:	d902      	bls.n	8006766 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8006760:	2303      	movs	r3, #3
 8006762:	74fb      	strb	r3, [r7, #19]
            break;
 8006764:	e006      	b.n	8006774 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006766:	4b0c      	ldr	r3, [pc, #48]	@ (8006798 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006768:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800676c:	f003 0302 	and.w	r3, r3, #2
 8006770:	2b00      	cmp	r3, #0
 8006772:	d0ec      	beq.n	800674e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006774:	7cfb      	ldrb	r3, [r7, #19]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d10b      	bne.n	8006792 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800677a:	4b07      	ldr	r3, [pc, #28]	@ (8006798 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800677c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006780:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006788:	4903      	ldr	r1, [pc, #12]	@ (8006798 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800678a:	4313      	orrs	r3, r2
 800678c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006790:	e008      	b.n	80067a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006792:	7cfb      	ldrb	r3, [r7, #19]
 8006794:	74bb      	strb	r3, [r7, #18]
 8006796:	e005      	b.n	80067a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006798:	40021000 	.word	0x40021000
 800679c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067a0:	7cfb      	ldrb	r3, [r7, #19]
 80067a2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80067a4:	7c7b      	ldrb	r3, [r7, #17]
 80067a6:	2b01      	cmp	r3, #1
 80067a8:	d105      	bne.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80067aa:	4ba7      	ldr	r3, [pc, #668]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80067ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067ae:	4aa6      	ldr	r2, [pc, #664]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80067b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80067b4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f003 0301 	and.w	r3, r3, #1
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d00a      	beq.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80067c2:	4ba1      	ldr	r3, [pc, #644]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80067c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067c8:	f023 0203 	bic.w	r2, r3, #3
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	499d      	ldr	r1, [pc, #628]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80067d2:	4313      	orrs	r3, r2
 80067d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f003 0302 	and.w	r3, r3, #2
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d00a      	beq.n	80067fa <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80067e4:	4b98      	ldr	r3, [pc, #608]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80067e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067ea:	f023 020c 	bic.w	r2, r3, #12
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	689b      	ldr	r3, [r3, #8]
 80067f2:	4995      	ldr	r1, [pc, #596]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80067f4:	4313      	orrs	r3, r2
 80067f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f003 0304 	and.w	r3, r3, #4
 8006802:	2b00      	cmp	r3, #0
 8006804:	d00a      	beq.n	800681c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006806:	4b90      	ldr	r3, [pc, #576]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006808:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800680c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	68db      	ldr	r3, [r3, #12]
 8006814:	498c      	ldr	r1, [pc, #560]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006816:	4313      	orrs	r3, r2
 8006818:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f003 0308 	and.w	r3, r3, #8
 8006824:	2b00      	cmp	r3, #0
 8006826:	d00a      	beq.n	800683e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006828:	4b87      	ldr	r3, [pc, #540]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800682a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800682e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	691b      	ldr	r3, [r3, #16]
 8006836:	4984      	ldr	r1, [pc, #528]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006838:	4313      	orrs	r3, r2
 800683a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f003 0310 	and.w	r3, r3, #16
 8006846:	2b00      	cmp	r3, #0
 8006848:	d00a      	beq.n	8006860 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800684a:	4b7f      	ldr	r3, [pc, #508]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800684c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006850:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	695b      	ldr	r3, [r3, #20]
 8006858:	497b      	ldr	r1, [pc, #492]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800685a:	4313      	orrs	r3, r2
 800685c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f003 0320 	and.w	r3, r3, #32
 8006868:	2b00      	cmp	r3, #0
 800686a:	d00a      	beq.n	8006882 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800686c:	4b76      	ldr	r3, [pc, #472]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800686e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006872:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	699b      	ldr	r3, [r3, #24]
 800687a:	4973      	ldr	r1, [pc, #460]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800687c:	4313      	orrs	r3, r2
 800687e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800688a:	2b00      	cmp	r3, #0
 800688c:	d00a      	beq.n	80068a4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800688e:	4b6e      	ldr	r3, [pc, #440]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006890:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006894:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	69db      	ldr	r3, [r3, #28]
 800689c:	496a      	ldr	r1, [pc, #424]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800689e:	4313      	orrs	r3, r2
 80068a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d00a      	beq.n	80068c6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80068b0:	4b65      	ldr	r3, [pc, #404]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80068b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068b6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6a1b      	ldr	r3, [r3, #32]
 80068be:	4962      	ldr	r1, [pc, #392]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80068c0:	4313      	orrs	r3, r2
 80068c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d00a      	beq.n	80068e8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80068d2:	4b5d      	ldr	r3, [pc, #372]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80068d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068d8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068e0:	4959      	ldr	r1, [pc, #356]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80068e2:	4313      	orrs	r3, r2
 80068e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d00a      	beq.n	800690a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80068f4:	4b54      	ldr	r3, [pc, #336]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80068f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80068fa:	f023 0203 	bic.w	r2, r3, #3
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006902:	4951      	ldr	r1, [pc, #324]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006904:	4313      	orrs	r3, r2
 8006906:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006912:	2b00      	cmp	r3, #0
 8006914:	d00a      	beq.n	800692c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006916:	4b4c      	ldr	r3, [pc, #304]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006918:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800691c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006924:	4948      	ldr	r1, [pc, #288]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006926:	4313      	orrs	r3, r2
 8006928:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006934:	2b00      	cmp	r3, #0
 8006936:	d015      	beq.n	8006964 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006938:	4b43      	ldr	r3, [pc, #268]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800693a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800693e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006946:	4940      	ldr	r1, [pc, #256]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006948:	4313      	orrs	r3, r2
 800694a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006952:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006956:	d105      	bne.n	8006964 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006958:	4b3b      	ldr	r3, [pc, #236]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800695a:	68db      	ldr	r3, [r3, #12]
 800695c:	4a3a      	ldr	r2, [pc, #232]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800695e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006962:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800696c:	2b00      	cmp	r3, #0
 800696e:	d015      	beq.n	800699c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006970:	4b35      	ldr	r3, [pc, #212]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006972:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006976:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800697e:	4932      	ldr	r1, [pc, #200]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006980:	4313      	orrs	r3, r2
 8006982:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800698a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800698e:	d105      	bne.n	800699c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006990:	4b2d      	ldr	r3, [pc, #180]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006992:	68db      	ldr	r3, [r3, #12]
 8006994:	4a2c      	ldr	r2, [pc, #176]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006996:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800699a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d015      	beq.n	80069d4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80069a8:	4b27      	ldr	r3, [pc, #156]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80069aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069ae:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069b6:	4924      	ldr	r1, [pc, #144]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80069b8:	4313      	orrs	r3, r2
 80069ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80069c6:	d105      	bne.n	80069d4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80069c8:	4b1f      	ldr	r3, [pc, #124]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80069ca:	68db      	ldr	r3, [r3, #12]
 80069cc:	4a1e      	ldr	r2, [pc, #120]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80069ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80069d2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d015      	beq.n	8006a0c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80069e0:	4b19      	ldr	r3, [pc, #100]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80069e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069e6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069ee:	4916      	ldr	r1, [pc, #88]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80069f0:	4313      	orrs	r3, r2
 80069f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80069fe:	d105      	bne.n	8006a0c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a00:	4b11      	ldr	r3, [pc, #68]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a02:	68db      	ldr	r3, [r3, #12]
 8006a04:	4a10      	ldr	r2, [pc, #64]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a0a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d019      	beq.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006a18:	4b0b      	ldr	r3, [pc, #44]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a1e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a26:	4908      	ldr	r1, [pc, #32]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a36:	d109      	bne.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a38:	4b03      	ldr	r3, [pc, #12]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a3a:	68db      	ldr	r3, [r3, #12]
 8006a3c:	4a02      	ldr	r2, [pc, #8]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a42:	60d3      	str	r3, [r2, #12]
 8006a44:	e002      	b.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8006a46:	bf00      	nop
 8006a48:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d015      	beq.n	8006a84 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006a58:	4b29      	ldr	r3, [pc, #164]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006a5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a5e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a66:	4926      	ldr	r1, [pc, #152]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006a68:	4313      	orrs	r3, r2
 8006a6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a72:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006a76:	d105      	bne.n	8006a84 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006a78:	4b21      	ldr	r3, [pc, #132]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006a7a:	68db      	ldr	r3, [r3, #12]
 8006a7c:	4a20      	ldr	r2, [pc, #128]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006a7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a82:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d015      	beq.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8006a90:	4b1b      	ldr	r3, [pc, #108]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006a92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a96:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a9e:	4918      	ldr	r1, [pc, #96]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006aa0:	4313      	orrs	r3, r2
 8006aa2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006aaa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006aae:	d105      	bne.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006ab0:	4b13      	ldr	r3, [pc, #76]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006ab2:	68db      	ldr	r3, [r3, #12]
 8006ab4:	4a12      	ldr	r2, [pc, #72]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006ab6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006aba:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d015      	beq.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006ac8:	4b0d      	ldr	r3, [pc, #52]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006aca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006ace:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ad6:	490a      	ldr	r1, [pc, #40]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ae2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006ae6:	d105      	bne.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006ae8:	4b05      	ldr	r3, [pc, #20]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006aea:	68db      	ldr	r3, [r3, #12]
 8006aec:	4a04      	ldr	r2, [pc, #16]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006aee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006af2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006af4:	7cbb      	ldrb	r3, [r7, #18]
}
 8006af6:	4618      	mov	r0, r3
 8006af8:	3718      	adds	r7, #24
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bd80      	pop	{r7, pc}
 8006afe:	bf00      	nop
 8006b00:	40021000 	.word	0x40021000

08006b04 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b084      	sub	sp, #16
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d101      	bne.n	8006b16 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006b12:	2301      	movs	r3, #1
 8006b14:	e09d      	b.n	8006c52 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d108      	bne.n	8006b30 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	685b      	ldr	r3, [r3, #4]
 8006b22:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006b26:	d009      	beq.n	8006b3c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	61da      	str	r2, [r3, #28]
 8006b2e:	e005      	b.n	8006b3c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2200      	movs	r2, #0
 8006b34:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2200      	movs	r2, #0
 8006b3a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006b48:	b2db      	uxtb	r3, r3
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d106      	bne.n	8006b5c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2200      	movs	r2, #0
 8006b52:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006b56:	6878      	ldr	r0, [r7, #4]
 8006b58:	f7fb f8de 	bl	8001d18 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2202      	movs	r2, #2
 8006b60:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	681a      	ldr	r2, [r3, #0]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b72:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	68db      	ldr	r3, [r3, #12]
 8006b78:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006b7c:	d902      	bls.n	8006b84 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006b7e:	2300      	movs	r3, #0
 8006b80:	60fb      	str	r3, [r7, #12]
 8006b82:	e002      	b.n	8006b8a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006b84:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006b88:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	68db      	ldr	r3, [r3, #12]
 8006b8e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006b92:	d007      	beq.n	8006ba4 <HAL_SPI_Init+0xa0>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	68db      	ldr	r3, [r3, #12]
 8006b98:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006b9c:	d002      	beq.n	8006ba4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	685b      	ldr	r3, [r3, #4]
 8006ba8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	689b      	ldr	r3, [r3, #8]
 8006bb0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006bb4:	431a      	orrs	r2, r3
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	691b      	ldr	r3, [r3, #16]
 8006bba:	f003 0302 	and.w	r3, r3, #2
 8006bbe:	431a      	orrs	r2, r3
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	695b      	ldr	r3, [r3, #20]
 8006bc4:	f003 0301 	and.w	r3, r3, #1
 8006bc8:	431a      	orrs	r2, r3
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	699b      	ldr	r3, [r3, #24]
 8006bce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006bd2:	431a      	orrs	r2, r3
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	69db      	ldr	r3, [r3, #28]
 8006bd8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006bdc:	431a      	orrs	r2, r3
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6a1b      	ldr	r3, [r3, #32]
 8006be2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006be6:	ea42 0103 	orr.w	r1, r2, r3
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bee:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	430a      	orrs	r2, r1
 8006bf8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	699b      	ldr	r3, [r3, #24]
 8006bfe:	0c1b      	lsrs	r3, r3, #16
 8006c00:	f003 0204 	and.w	r2, r3, #4
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c08:	f003 0310 	and.w	r3, r3, #16
 8006c0c:	431a      	orrs	r2, r3
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c12:	f003 0308 	and.w	r3, r3, #8
 8006c16:	431a      	orrs	r2, r3
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	68db      	ldr	r3, [r3, #12]
 8006c1c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006c20:	ea42 0103 	orr.w	r1, r2, r3
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	430a      	orrs	r2, r1
 8006c30:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	69da      	ldr	r2, [r3, #28]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006c40:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2200      	movs	r2, #0
 8006c46:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2201      	movs	r2, #1
 8006c4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006c50:	2300      	movs	r3, #0
}
 8006c52:	4618      	mov	r0, r3
 8006c54:	3710      	adds	r7, #16
 8006c56:	46bd      	mov	sp, r7
 8006c58:	bd80      	pop	{r7, pc}

08006c5a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006c5a:	b580      	push	{r7, lr}
 8006c5c:	b082      	sub	sp, #8
 8006c5e:	af00      	add	r7, sp, #0
 8006c60:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d101      	bne.n	8006c6c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006c68:	2301      	movs	r3, #1
 8006c6a:	e049      	b.n	8006d00 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c72:	b2db      	uxtb	r3, r3
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d106      	bne.n	8006c86 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c80:	6878      	ldr	r0, [r7, #4]
 8006c82:	f7fb fb07 	bl	8002294 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2202      	movs	r2, #2
 8006c8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681a      	ldr	r2, [r3, #0]
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	3304      	adds	r3, #4
 8006c96:	4619      	mov	r1, r3
 8006c98:	4610      	mov	r0, r2
 8006c9a:	f000 fce3 	bl	8007664 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2201      	movs	r2, #1
 8006ca2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2201      	movs	r2, #1
 8006caa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2201      	movs	r2, #1
 8006cb2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2201      	movs	r2, #1
 8006cba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2201      	movs	r2, #1
 8006cc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	2201      	movs	r2, #1
 8006cca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	2201      	movs	r2, #1
 8006cd2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2201      	movs	r2, #1
 8006cda:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2201      	movs	r2, #1
 8006ce2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2201      	movs	r2, #1
 8006cea:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2201      	movs	r2, #1
 8006cf2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2201      	movs	r2, #1
 8006cfa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006cfe:	2300      	movs	r3, #0
}
 8006d00:	4618      	mov	r0, r3
 8006d02:	3708      	adds	r7, #8
 8006d04:	46bd      	mov	sp, r7
 8006d06:	bd80      	pop	{r7, pc}

08006d08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006d08:	b480      	push	{r7}
 8006d0a:	b085      	sub	sp, #20
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d16:	b2db      	uxtb	r3, r3
 8006d18:	2b01      	cmp	r3, #1
 8006d1a:	d001      	beq.n	8006d20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	e054      	b.n	8006dca <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2202      	movs	r2, #2
 8006d24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	68da      	ldr	r2, [r3, #12]
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f042 0201 	orr.w	r2, r2, #1
 8006d36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	4a26      	ldr	r2, [pc, #152]	@ (8006dd8 <HAL_TIM_Base_Start_IT+0xd0>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d022      	beq.n	8006d88 <HAL_TIM_Base_Start_IT+0x80>
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d4a:	d01d      	beq.n	8006d88 <HAL_TIM_Base_Start_IT+0x80>
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	4a22      	ldr	r2, [pc, #136]	@ (8006ddc <HAL_TIM_Base_Start_IT+0xd4>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d018      	beq.n	8006d88 <HAL_TIM_Base_Start_IT+0x80>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a21      	ldr	r2, [pc, #132]	@ (8006de0 <HAL_TIM_Base_Start_IT+0xd8>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d013      	beq.n	8006d88 <HAL_TIM_Base_Start_IT+0x80>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4a1f      	ldr	r2, [pc, #124]	@ (8006de4 <HAL_TIM_Base_Start_IT+0xdc>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d00e      	beq.n	8006d88 <HAL_TIM_Base_Start_IT+0x80>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4a1e      	ldr	r2, [pc, #120]	@ (8006de8 <HAL_TIM_Base_Start_IT+0xe0>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d009      	beq.n	8006d88 <HAL_TIM_Base_Start_IT+0x80>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	4a1c      	ldr	r2, [pc, #112]	@ (8006dec <HAL_TIM_Base_Start_IT+0xe4>)
 8006d7a:	4293      	cmp	r3, r2
 8006d7c:	d004      	beq.n	8006d88 <HAL_TIM_Base_Start_IT+0x80>
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	4a1b      	ldr	r2, [pc, #108]	@ (8006df0 <HAL_TIM_Base_Start_IT+0xe8>)
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d115      	bne.n	8006db4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	689a      	ldr	r2, [r3, #8]
 8006d8e:	4b19      	ldr	r3, [pc, #100]	@ (8006df4 <HAL_TIM_Base_Start_IT+0xec>)
 8006d90:	4013      	ands	r3, r2
 8006d92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	2b06      	cmp	r3, #6
 8006d98:	d015      	beq.n	8006dc6 <HAL_TIM_Base_Start_IT+0xbe>
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006da0:	d011      	beq.n	8006dc6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	681a      	ldr	r2, [r3, #0]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f042 0201 	orr.w	r2, r2, #1
 8006db0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006db2:	e008      	b.n	8006dc6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	681a      	ldr	r2, [r3, #0]
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f042 0201 	orr.w	r2, r2, #1
 8006dc2:	601a      	str	r2, [r3, #0]
 8006dc4:	e000      	b.n	8006dc8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006dc6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006dc8:	2300      	movs	r3, #0
}
 8006dca:	4618      	mov	r0, r3
 8006dcc:	3714      	adds	r7, #20
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd4:	4770      	bx	lr
 8006dd6:	bf00      	nop
 8006dd8:	40012c00 	.word	0x40012c00
 8006ddc:	40000400 	.word	0x40000400
 8006de0:	40000800 	.word	0x40000800
 8006de4:	40000c00 	.word	0x40000c00
 8006de8:	40013400 	.word	0x40013400
 8006dec:	40014000 	.word	0x40014000
 8006df0:	40015000 	.word	0x40015000
 8006df4:	00010007 	.word	0x00010007

08006df8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006df8:	b480      	push	{r7}
 8006dfa:	b083      	sub	sp, #12
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	68da      	ldr	r2, [r3, #12]
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f022 0201 	bic.w	r2, r2, #1
 8006e0e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	6a1a      	ldr	r2, [r3, #32]
 8006e16:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006e1a:	4013      	ands	r3, r2
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d10f      	bne.n	8006e40 <HAL_TIM_Base_Stop_IT+0x48>
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	6a1a      	ldr	r2, [r3, #32]
 8006e26:	f244 4344 	movw	r3, #17476	@ 0x4444
 8006e2a:	4013      	ands	r3, r2
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d107      	bne.n	8006e40 <HAL_TIM_Base_Stop_IT+0x48>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	681a      	ldr	r2, [r3, #0]
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f022 0201 	bic.w	r2, r2, #1
 8006e3e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2201      	movs	r2, #1
 8006e44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8006e48:	2300      	movs	r3, #0
}
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	370c      	adds	r7, #12
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e54:	4770      	bx	lr

08006e56 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006e56:	b580      	push	{r7, lr}
 8006e58:	b082      	sub	sp, #8
 8006e5a:	af00      	add	r7, sp, #0
 8006e5c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d101      	bne.n	8006e68 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006e64:	2301      	movs	r3, #1
 8006e66:	e049      	b.n	8006efc <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e6e:	b2db      	uxtb	r3, r3
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d106      	bne.n	8006e82 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2200      	movs	r2, #0
 8006e78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006e7c:	6878      	ldr	r0, [r7, #4]
 8006e7e:	f000 f841 	bl	8006f04 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2202      	movs	r2, #2
 8006e86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681a      	ldr	r2, [r3, #0]
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	3304      	adds	r3, #4
 8006e92:	4619      	mov	r1, r3
 8006e94:	4610      	mov	r0, r2
 8006e96:	f000 fbe5 	bl	8007664 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2201      	movs	r2, #1
 8006e9e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2201      	movs	r2, #1
 8006ea6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2201      	movs	r2, #1
 8006eae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2201      	movs	r2, #1
 8006eb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2201      	movs	r2, #1
 8006ebe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2201      	movs	r2, #1
 8006ece:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2201      	movs	r2, #1
 8006ed6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2201      	movs	r2, #1
 8006ede:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2201      	movs	r2, #1
 8006ee6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2201      	movs	r2, #1
 8006eee:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2201      	movs	r2, #1
 8006ef6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006efa:	2300      	movs	r3, #0
}
 8006efc:	4618      	mov	r0, r3
 8006efe:	3708      	adds	r7, #8
 8006f00:	46bd      	mov	sp, r7
 8006f02:	bd80      	pop	{r7, pc}

08006f04 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006f04:	b480      	push	{r7}
 8006f06:	b083      	sub	sp, #12
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006f0c:	bf00      	nop
 8006f0e:	370c      	adds	r7, #12
 8006f10:	46bd      	mov	sp, r7
 8006f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f16:	4770      	bx	lr

08006f18 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b084      	sub	sp, #16
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	68db      	ldr	r3, [r3, #12]
 8006f26:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	691b      	ldr	r3, [r3, #16]
 8006f2e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	f003 0302 	and.w	r3, r3, #2
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d020      	beq.n	8006f7c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	f003 0302 	and.w	r3, r3, #2
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d01b      	beq.n	8006f7c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f06f 0202 	mvn.w	r2, #2
 8006f4c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2201      	movs	r2, #1
 8006f52:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	699b      	ldr	r3, [r3, #24]
 8006f5a:	f003 0303 	and.w	r3, r3, #3
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d003      	beq.n	8006f6a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	f7fa f88e 	bl	8001084 <HAL_TIM_IC_CaptureCallback>
 8006f68:	e005      	b.n	8006f76 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f6a:	6878      	ldr	r0, [r7, #4]
 8006f6c:	f000 fb5c 	bl	8007628 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f70:	6878      	ldr	r0, [r7, #4]
 8006f72:	f000 fb63 	bl	800763c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2200      	movs	r2, #0
 8006f7a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006f7c:	68bb      	ldr	r3, [r7, #8]
 8006f7e:	f003 0304 	and.w	r3, r3, #4
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d020      	beq.n	8006fc8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	f003 0304 	and.w	r3, r3, #4
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d01b      	beq.n	8006fc8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f06f 0204 	mvn.w	r2, #4
 8006f98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2202      	movs	r2, #2
 8006f9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	699b      	ldr	r3, [r3, #24]
 8006fa6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d003      	beq.n	8006fb6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	f7fa f868 	bl	8001084 <HAL_TIM_IC_CaptureCallback>
 8006fb4:	e005      	b.n	8006fc2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fb6:	6878      	ldr	r0, [r7, #4]
 8006fb8:	f000 fb36 	bl	8007628 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fbc:	6878      	ldr	r0, [r7, #4]
 8006fbe:	f000 fb3d 	bl	800763c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006fc8:	68bb      	ldr	r3, [r7, #8]
 8006fca:	f003 0308 	and.w	r3, r3, #8
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d020      	beq.n	8007014 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	f003 0308 	and.w	r3, r3, #8
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d01b      	beq.n	8007014 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f06f 0208 	mvn.w	r2, #8
 8006fe4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2204      	movs	r2, #4
 8006fea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	69db      	ldr	r3, [r3, #28]
 8006ff2:	f003 0303 	and.w	r3, r3, #3
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d003      	beq.n	8007002 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f7fa f842 	bl	8001084 <HAL_TIM_IC_CaptureCallback>
 8007000:	e005      	b.n	800700e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007002:	6878      	ldr	r0, [r7, #4]
 8007004:	f000 fb10 	bl	8007628 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	f000 fb17 	bl	800763c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2200      	movs	r2, #0
 8007012:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007014:	68bb      	ldr	r3, [r7, #8]
 8007016:	f003 0310 	and.w	r3, r3, #16
 800701a:	2b00      	cmp	r3, #0
 800701c:	d020      	beq.n	8007060 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	f003 0310 	and.w	r3, r3, #16
 8007024:	2b00      	cmp	r3, #0
 8007026:	d01b      	beq.n	8007060 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f06f 0210 	mvn.w	r2, #16
 8007030:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2208      	movs	r2, #8
 8007036:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	69db      	ldr	r3, [r3, #28]
 800703e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007042:	2b00      	cmp	r3, #0
 8007044:	d003      	beq.n	800704e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f7fa f81c 	bl	8001084 <HAL_TIM_IC_CaptureCallback>
 800704c:	e005      	b.n	800705a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f000 faea 	bl	8007628 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007054:	6878      	ldr	r0, [r7, #4]
 8007056:	f000 faf1 	bl	800763c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2200      	movs	r2, #0
 800705e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007060:	68bb      	ldr	r3, [r7, #8]
 8007062:	f003 0301 	and.w	r3, r3, #1
 8007066:	2b00      	cmp	r3, #0
 8007068:	d00c      	beq.n	8007084 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	f003 0301 	and.w	r3, r3, #1
 8007070:	2b00      	cmp	r3, #0
 8007072:	d007      	beq.n	8007084 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f06f 0201 	mvn.w	r2, #1
 800707c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f7fa fd4e 	bl	8001b20 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800708a:	2b00      	cmp	r3, #0
 800708c:	d104      	bne.n	8007098 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007094:	2b00      	cmp	r3, #0
 8007096:	d00c      	beq.n	80070b2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d007      	beq.n	80070b2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80070aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80070ac:	6878      	ldr	r0, [r7, #4]
 80070ae:	f000 fed3 	bl	8007e58 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d00c      	beq.n	80070d6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d007      	beq.n	80070d6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80070ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80070d0:	6878      	ldr	r0, [r7, #4]
 80070d2:	f000 fecb 	bl	8007e6c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80070d6:	68bb      	ldr	r3, [r7, #8]
 80070d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d00c      	beq.n	80070fa <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d007      	beq.n	80070fa <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80070f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80070f4:	6878      	ldr	r0, [r7, #4]
 80070f6:	f000 faab 	bl	8007650 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80070fa:	68bb      	ldr	r3, [r7, #8]
 80070fc:	f003 0320 	and.w	r3, r3, #32
 8007100:	2b00      	cmp	r3, #0
 8007102:	d00c      	beq.n	800711e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	f003 0320 	and.w	r3, r3, #32
 800710a:	2b00      	cmp	r3, #0
 800710c:	d007      	beq.n	800711e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f06f 0220 	mvn.w	r2, #32
 8007116:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007118:	6878      	ldr	r0, [r7, #4]
 800711a:	f000 fe93 	bl	8007e44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007124:	2b00      	cmp	r3, #0
 8007126:	d00c      	beq.n	8007142 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800712e:	2b00      	cmp	r3, #0
 8007130:	d007      	beq.n	8007142 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800713a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800713c:	6878      	ldr	r0, [r7, #4]
 800713e:	f000 fe9f 	bl	8007e80 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8007142:	68bb      	ldr	r3, [r7, #8]
 8007144:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007148:	2b00      	cmp	r3, #0
 800714a:	d00c      	beq.n	8007166 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007152:	2b00      	cmp	r3, #0
 8007154:	d007      	beq.n	8007166 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800715e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8007160:	6878      	ldr	r0, [r7, #4]
 8007162:	f000 fe97 	bl	8007e94 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800716c:	2b00      	cmp	r3, #0
 800716e:	d00c      	beq.n	800718a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007176:	2b00      	cmp	r3, #0
 8007178:	d007      	beq.n	800718a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8007182:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	f000 fe8f 	bl	8007ea8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007190:	2b00      	cmp	r3, #0
 8007192:	d00c      	beq.n	80071ae <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800719a:	2b00      	cmp	r3, #0
 800719c:	d007      	beq.n	80071ae <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80071a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80071a8:	6878      	ldr	r0, [r7, #4]
 80071aa:	f000 fe87 	bl	8007ebc <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80071ae:	bf00      	nop
 80071b0:	3710      	adds	r7, #16
 80071b2:	46bd      	mov	sp, r7
 80071b4:	bd80      	pop	{r7, pc}

080071b6 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80071b6:	b580      	push	{r7, lr}
 80071b8:	b086      	sub	sp, #24
 80071ba:	af00      	add	r7, sp, #0
 80071bc:	60f8      	str	r0, [r7, #12]
 80071be:	60b9      	str	r1, [r7, #8]
 80071c0:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80071c2:	2300      	movs	r3, #0
 80071c4:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80071cc:	2b01      	cmp	r3, #1
 80071ce:	d101      	bne.n	80071d4 <HAL_TIM_IC_ConfigChannel+0x1e>
 80071d0:	2302      	movs	r3, #2
 80071d2:	e088      	b.n	80072e6 <HAL_TIM_IC_ConfigChannel+0x130>
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	2201      	movs	r2, #1
 80071d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d11b      	bne.n	800721a <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80071ea:	68bb      	ldr	r3, [r7, #8]
 80071ec:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80071ee:	68bb      	ldr	r3, [r7, #8]
 80071f0:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80071f2:	f000 fbcb 	bl	800798c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	699a      	ldr	r2, [r3, #24]
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f022 020c 	bic.w	r2, r2, #12
 8007204:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	6999      	ldr	r1, [r3, #24]
 800720c:	68bb      	ldr	r3, [r7, #8]
 800720e:	689a      	ldr	r2, [r3, #8]
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	430a      	orrs	r2, r1
 8007216:	619a      	str	r2, [r3, #24]
 8007218:	e060      	b.n	80072dc <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2b04      	cmp	r3, #4
 800721e:	d11c      	bne.n	800725a <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007228:	68bb      	ldr	r3, [r7, #8]
 800722a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8007230:	f000 fc4f 	bl	8007ad2 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	699a      	ldr	r2, [r3, #24]
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007242:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	6999      	ldr	r1, [r3, #24]
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	689b      	ldr	r3, [r3, #8]
 800724e:	021a      	lsls	r2, r3, #8
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	430a      	orrs	r2, r1
 8007256:	619a      	str	r2, [r3, #24]
 8007258:	e040      	b.n	80072dc <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2b08      	cmp	r3, #8
 800725e:	d11b      	bne.n	8007298 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007264:	68bb      	ldr	r3, [r7, #8]
 8007266:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8007270:	f000 fc9c 	bl	8007bac <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	69da      	ldr	r2, [r3, #28]
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f022 020c 	bic.w	r2, r2, #12
 8007282:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	69d9      	ldr	r1, [r3, #28]
 800728a:	68bb      	ldr	r3, [r7, #8]
 800728c:	689a      	ldr	r2, [r3, #8]
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	430a      	orrs	r2, r1
 8007294:	61da      	str	r2, [r3, #28]
 8007296:	e021      	b.n	80072dc <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2b0c      	cmp	r3, #12
 800729c:	d11c      	bne.n	80072d8 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80072a2:	68bb      	ldr	r3, [r7, #8]
 80072a4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80072ae:	f000 fcb9 	bl	8007c24 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	69da      	ldr	r2, [r3, #28]
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80072c0:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	69d9      	ldr	r1, [r3, #28]
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	689b      	ldr	r3, [r3, #8]
 80072cc:	021a      	lsls	r2, r3, #8
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	430a      	orrs	r2, r1
 80072d4:	61da      	str	r2, [r3, #28]
 80072d6:	e001      	b.n	80072dc <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80072d8:	2301      	movs	r3, #1
 80072da:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	2200      	movs	r2, #0
 80072e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80072e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80072e6:	4618      	mov	r0, r3
 80072e8:	3718      	adds	r7, #24
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd80      	pop	{r7, pc}
	...

080072f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b084      	sub	sp, #16
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
 80072f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80072fa:	2300      	movs	r3, #0
 80072fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007304:	2b01      	cmp	r3, #1
 8007306:	d101      	bne.n	800730c <HAL_TIM_ConfigClockSource+0x1c>
 8007308:	2302      	movs	r3, #2
 800730a:	e0f6      	b.n	80074fa <HAL_TIM_ConfigClockSource+0x20a>
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2201      	movs	r2, #1
 8007310:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2202      	movs	r2, #2
 8007318:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	689b      	ldr	r3, [r3, #8]
 8007322:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007324:	68bb      	ldr	r3, [r7, #8]
 8007326:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800732a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800732e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007330:	68bb      	ldr	r3, [r7, #8]
 8007332:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007336:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	68ba      	ldr	r2, [r7, #8]
 800733e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a6f      	ldr	r2, [pc, #444]	@ (8007504 <HAL_TIM_ConfigClockSource+0x214>)
 8007346:	4293      	cmp	r3, r2
 8007348:	f000 80c1 	beq.w	80074ce <HAL_TIM_ConfigClockSource+0x1de>
 800734c:	4a6d      	ldr	r2, [pc, #436]	@ (8007504 <HAL_TIM_ConfigClockSource+0x214>)
 800734e:	4293      	cmp	r3, r2
 8007350:	f200 80c6 	bhi.w	80074e0 <HAL_TIM_ConfigClockSource+0x1f0>
 8007354:	4a6c      	ldr	r2, [pc, #432]	@ (8007508 <HAL_TIM_ConfigClockSource+0x218>)
 8007356:	4293      	cmp	r3, r2
 8007358:	f000 80b9 	beq.w	80074ce <HAL_TIM_ConfigClockSource+0x1de>
 800735c:	4a6a      	ldr	r2, [pc, #424]	@ (8007508 <HAL_TIM_ConfigClockSource+0x218>)
 800735e:	4293      	cmp	r3, r2
 8007360:	f200 80be 	bhi.w	80074e0 <HAL_TIM_ConfigClockSource+0x1f0>
 8007364:	4a69      	ldr	r2, [pc, #420]	@ (800750c <HAL_TIM_ConfigClockSource+0x21c>)
 8007366:	4293      	cmp	r3, r2
 8007368:	f000 80b1 	beq.w	80074ce <HAL_TIM_ConfigClockSource+0x1de>
 800736c:	4a67      	ldr	r2, [pc, #412]	@ (800750c <HAL_TIM_ConfigClockSource+0x21c>)
 800736e:	4293      	cmp	r3, r2
 8007370:	f200 80b6 	bhi.w	80074e0 <HAL_TIM_ConfigClockSource+0x1f0>
 8007374:	4a66      	ldr	r2, [pc, #408]	@ (8007510 <HAL_TIM_ConfigClockSource+0x220>)
 8007376:	4293      	cmp	r3, r2
 8007378:	f000 80a9 	beq.w	80074ce <HAL_TIM_ConfigClockSource+0x1de>
 800737c:	4a64      	ldr	r2, [pc, #400]	@ (8007510 <HAL_TIM_ConfigClockSource+0x220>)
 800737e:	4293      	cmp	r3, r2
 8007380:	f200 80ae 	bhi.w	80074e0 <HAL_TIM_ConfigClockSource+0x1f0>
 8007384:	4a63      	ldr	r2, [pc, #396]	@ (8007514 <HAL_TIM_ConfigClockSource+0x224>)
 8007386:	4293      	cmp	r3, r2
 8007388:	f000 80a1 	beq.w	80074ce <HAL_TIM_ConfigClockSource+0x1de>
 800738c:	4a61      	ldr	r2, [pc, #388]	@ (8007514 <HAL_TIM_ConfigClockSource+0x224>)
 800738e:	4293      	cmp	r3, r2
 8007390:	f200 80a6 	bhi.w	80074e0 <HAL_TIM_ConfigClockSource+0x1f0>
 8007394:	4a60      	ldr	r2, [pc, #384]	@ (8007518 <HAL_TIM_ConfigClockSource+0x228>)
 8007396:	4293      	cmp	r3, r2
 8007398:	f000 8099 	beq.w	80074ce <HAL_TIM_ConfigClockSource+0x1de>
 800739c:	4a5e      	ldr	r2, [pc, #376]	@ (8007518 <HAL_TIM_ConfigClockSource+0x228>)
 800739e:	4293      	cmp	r3, r2
 80073a0:	f200 809e 	bhi.w	80074e0 <HAL_TIM_ConfigClockSource+0x1f0>
 80073a4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80073a8:	f000 8091 	beq.w	80074ce <HAL_TIM_ConfigClockSource+0x1de>
 80073ac:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80073b0:	f200 8096 	bhi.w	80074e0 <HAL_TIM_ConfigClockSource+0x1f0>
 80073b4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80073b8:	f000 8089 	beq.w	80074ce <HAL_TIM_ConfigClockSource+0x1de>
 80073bc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80073c0:	f200 808e 	bhi.w	80074e0 <HAL_TIM_ConfigClockSource+0x1f0>
 80073c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80073c8:	d03e      	beq.n	8007448 <HAL_TIM_ConfigClockSource+0x158>
 80073ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80073ce:	f200 8087 	bhi.w	80074e0 <HAL_TIM_ConfigClockSource+0x1f0>
 80073d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073d6:	f000 8086 	beq.w	80074e6 <HAL_TIM_ConfigClockSource+0x1f6>
 80073da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073de:	d87f      	bhi.n	80074e0 <HAL_TIM_ConfigClockSource+0x1f0>
 80073e0:	2b70      	cmp	r3, #112	@ 0x70
 80073e2:	d01a      	beq.n	800741a <HAL_TIM_ConfigClockSource+0x12a>
 80073e4:	2b70      	cmp	r3, #112	@ 0x70
 80073e6:	d87b      	bhi.n	80074e0 <HAL_TIM_ConfigClockSource+0x1f0>
 80073e8:	2b60      	cmp	r3, #96	@ 0x60
 80073ea:	d050      	beq.n	800748e <HAL_TIM_ConfigClockSource+0x19e>
 80073ec:	2b60      	cmp	r3, #96	@ 0x60
 80073ee:	d877      	bhi.n	80074e0 <HAL_TIM_ConfigClockSource+0x1f0>
 80073f0:	2b50      	cmp	r3, #80	@ 0x50
 80073f2:	d03c      	beq.n	800746e <HAL_TIM_ConfigClockSource+0x17e>
 80073f4:	2b50      	cmp	r3, #80	@ 0x50
 80073f6:	d873      	bhi.n	80074e0 <HAL_TIM_ConfigClockSource+0x1f0>
 80073f8:	2b40      	cmp	r3, #64	@ 0x40
 80073fa:	d058      	beq.n	80074ae <HAL_TIM_ConfigClockSource+0x1be>
 80073fc:	2b40      	cmp	r3, #64	@ 0x40
 80073fe:	d86f      	bhi.n	80074e0 <HAL_TIM_ConfigClockSource+0x1f0>
 8007400:	2b30      	cmp	r3, #48	@ 0x30
 8007402:	d064      	beq.n	80074ce <HAL_TIM_ConfigClockSource+0x1de>
 8007404:	2b30      	cmp	r3, #48	@ 0x30
 8007406:	d86b      	bhi.n	80074e0 <HAL_TIM_ConfigClockSource+0x1f0>
 8007408:	2b20      	cmp	r3, #32
 800740a:	d060      	beq.n	80074ce <HAL_TIM_ConfigClockSource+0x1de>
 800740c:	2b20      	cmp	r3, #32
 800740e:	d867      	bhi.n	80074e0 <HAL_TIM_ConfigClockSource+0x1f0>
 8007410:	2b00      	cmp	r3, #0
 8007412:	d05c      	beq.n	80074ce <HAL_TIM_ConfigClockSource+0x1de>
 8007414:	2b10      	cmp	r3, #16
 8007416:	d05a      	beq.n	80074ce <HAL_TIM_ConfigClockSource+0x1de>
 8007418:	e062      	b.n	80074e0 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800742a:	f000 fc55 	bl	8007cd8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	689b      	ldr	r3, [r3, #8]
 8007434:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800743c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	68ba      	ldr	r2, [r7, #8]
 8007444:	609a      	str	r2, [r3, #8]
      break;
 8007446:	e04f      	b.n	80074e8 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007450:	683b      	ldr	r3, [r7, #0]
 8007452:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007458:	f000 fc3e 	bl	8007cd8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	689a      	ldr	r2, [r3, #8]
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800746a:	609a      	str	r2, [r3, #8]
      break;
 800746c:	e03c      	b.n	80074e8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800747a:	461a      	mov	r2, r3
 800747c:	f000 fafa 	bl	8007a74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	2150      	movs	r1, #80	@ 0x50
 8007486:	4618      	mov	r0, r3
 8007488:	f000 fc09 	bl	8007c9e <TIM_ITRx_SetConfig>
      break;
 800748c:	e02c      	b.n	80074e8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800749a:	461a      	mov	r2, r3
 800749c:	f000 fb56 	bl	8007b4c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	2160      	movs	r1, #96	@ 0x60
 80074a6:	4618      	mov	r0, r3
 80074a8:	f000 fbf9 	bl	8007c9e <TIM_ITRx_SetConfig>
      break;
 80074ac:	e01c      	b.n	80074e8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80074ba:	461a      	mov	r2, r3
 80074bc:	f000 fada 	bl	8007a74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	2140      	movs	r1, #64	@ 0x40
 80074c6:	4618      	mov	r0, r3
 80074c8:	f000 fbe9 	bl	8007c9e <TIM_ITRx_SetConfig>
      break;
 80074cc:	e00c      	b.n	80074e8 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681a      	ldr	r2, [r3, #0]
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	4619      	mov	r1, r3
 80074d8:	4610      	mov	r0, r2
 80074da:	f000 fbe0 	bl	8007c9e <TIM_ITRx_SetConfig>
      break;
 80074de:	e003      	b.n	80074e8 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80074e0:	2301      	movs	r3, #1
 80074e2:	73fb      	strb	r3, [r7, #15]
      break;
 80074e4:	e000      	b.n	80074e8 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80074e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2201      	movs	r2, #1
 80074ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2200      	movs	r2, #0
 80074f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80074f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80074fa:	4618      	mov	r0, r3
 80074fc:	3710      	adds	r7, #16
 80074fe:	46bd      	mov	sp, r7
 8007500:	bd80      	pop	{r7, pc}
 8007502:	bf00      	nop
 8007504:	00100070 	.word	0x00100070
 8007508:	00100060 	.word	0x00100060
 800750c:	00100050 	.word	0x00100050
 8007510:	00100040 	.word	0x00100040
 8007514:	00100030 	.word	0x00100030
 8007518:	00100020 	.word	0x00100020

0800751c <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800751c:	b580      	push	{r7, lr}
 800751e:	b082      	sub	sp, #8
 8007520:	af00      	add	r7, sp, #0
 8007522:	6078      	str	r0, [r7, #4]
 8007524:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800752c:	2b01      	cmp	r3, #1
 800752e:	d101      	bne.n	8007534 <HAL_TIM_SlaveConfigSynchro+0x18>
 8007530:	2302      	movs	r3, #2
 8007532:	e031      	b.n	8007598 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2201      	movs	r2, #1
 8007538:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2202      	movs	r2, #2
 8007540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8007544:	6839      	ldr	r1, [r7, #0]
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f000 f940 	bl	80077cc <TIM_SlaveTimer_SetConfig>
 800754c:	4603      	mov	r3, r0
 800754e:	2b00      	cmp	r3, #0
 8007550:	d009      	beq.n	8007566 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2201      	movs	r2, #1
 8007556:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2200      	movs	r2, #0
 800755e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8007562:	2301      	movs	r3, #1
 8007564:	e018      	b.n	8007598 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	68da      	ldr	r2, [r3, #12]
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007574:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	68da      	ldr	r2, [r3, #12]
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007584:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2201      	movs	r2, #1
 800758a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2200      	movs	r2, #0
 8007592:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007596:	2300      	movs	r3, #0
}
 8007598:	4618      	mov	r0, r3
 800759a:	3708      	adds	r7, #8
 800759c:	46bd      	mov	sp, r7
 800759e:	bd80      	pop	{r7, pc}

080075a0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80075a0:	b480      	push	{r7}
 80075a2:	b085      	sub	sp, #20
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
 80075a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80075aa:	2300      	movs	r3, #0
 80075ac:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	2b0c      	cmp	r3, #12
 80075b2:	d831      	bhi.n	8007618 <HAL_TIM_ReadCapturedValue+0x78>
 80075b4:	a201      	add	r2, pc, #4	@ (adr r2, 80075bc <HAL_TIM_ReadCapturedValue+0x1c>)
 80075b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075ba:	bf00      	nop
 80075bc:	080075f1 	.word	0x080075f1
 80075c0:	08007619 	.word	0x08007619
 80075c4:	08007619 	.word	0x08007619
 80075c8:	08007619 	.word	0x08007619
 80075cc:	080075fb 	.word	0x080075fb
 80075d0:	08007619 	.word	0x08007619
 80075d4:	08007619 	.word	0x08007619
 80075d8:	08007619 	.word	0x08007619
 80075dc:	08007605 	.word	0x08007605
 80075e0:	08007619 	.word	0x08007619
 80075e4:	08007619 	.word	0x08007619
 80075e8:	08007619 	.word	0x08007619
 80075ec:	0800760f 	.word	0x0800760f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075f6:	60fb      	str	r3, [r7, #12]

      break;
 80075f8:	e00f      	b.n	800761a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007600:	60fb      	str	r3, [r7, #12]

      break;
 8007602:	e00a      	b.n	800761a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800760a:	60fb      	str	r3, [r7, #12]

      break;
 800760c:	e005      	b.n	800761a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007614:	60fb      	str	r3, [r7, #12]

      break;
 8007616:	e000      	b.n	800761a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007618:	bf00      	nop
  }

  return tmpreg;
 800761a:	68fb      	ldr	r3, [r7, #12]
}
 800761c:	4618      	mov	r0, r3
 800761e:	3714      	adds	r7, #20
 8007620:	46bd      	mov	sp, r7
 8007622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007626:	4770      	bx	lr

08007628 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007628:	b480      	push	{r7}
 800762a:	b083      	sub	sp, #12
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007630:	bf00      	nop
 8007632:	370c      	adds	r7, #12
 8007634:	46bd      	mov	sp, r7
 8007636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763a:	4770      	bx	lr

0800763c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800763c:	b480      	push	{r7}
 800763e:	b083      	sub	sp, #12
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007644:	bf00      	nop
 8007646:	370c      	adds	r7, #12
 8007648:	46bd      	mov	sp, r7
 800764a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764e:	4770      	bx	lr

08007650 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007650:	b480      	push	{r7}
 8007652:	b083      	sub	sp, #12
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007658:	bf00      	nop
 800765a:	370c      	adds	r7, #12
 800765c:	46bd      	mov	sp, r7
 800765e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007662:	4770      	bx	lr

08007664 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007664:	b480      	push	{r7}
 8007666:	b085      	sub	sp, #20
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
 800766c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	4a4c      	ldr	r2, [pc, #304]	@ (80077a8 <TIM_Base_SetConfig+0x144>)
 8007678:	4293      	cmp	r3, r2
 800767a:	d017      	beq.n	80076ac <TIM_Base_SetConfig+0x48>
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007682:	d013      	beq.n	80076ac <TIM_Base_SetConfig+0x48>
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	4a49      	ldr	r2, [pc, #292]	@ (80077ac <TIM_Base_SetConfig+0x148>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d00f      	beq.n	80076ac <TIM_Base_SetConfig+0x48>
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	4a48      	ldr	r2, [pc, #288]	@ (80077b0 <TIM_Base_SetConfig+0x14c>)
 8007690:	4293      	cmp	r3, r2
 8007692:	d00b      	beq.n	80076ac <TIM_Base_SetConfig+0x48>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	4a47      	ldr	r2, [pc, #284]	@ (80077b4 <TIM_Base_SetConfig+0x150>)
 8007698:	4293      	cmp	r3, r2
 800769a:	d007      	beq.n	80076ac <TIM_Base_SetConfig+0x48>
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	4a46      	ldr	r2, [pc, #280]	@ (80077b8 <TIM_Base_SetConfig+0x154>)
 80076a0:	4293      	cmp	r3, r2
 80076a2:	d003      	beq.n	80076ac <TIM_Base_SetConfig+0x48>
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	4a45      	ldr	r2, [pc, #276]	@ (80077bc <TIM_Base_SetConfig+0x158>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d108      	bne.n	80076be <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	685b      	ldr	r3, [r3, #4]
 80076b8:	68fa      	ldr	r2, [r7, #12]
 80076ba:	4313      	orrs	r3, r2
 80076bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	4a39      	ldr	r2, [pc, #228]	@ (80077a8 <TIM_Base_SetConfig+0x144>)
 80076c2:	4293      	cmp	r3, r2
 80076c4:	d023      	beq.n	800770e <TIM_Base_SetConfig+0xaa>
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076cc:	d01f      	beq.n	800770e <TIM_Base_SetConfig+0xaa>
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	4a36      	ldr	r2, [pc, #216]	@ (80077ac <TIM_Base_SetConfig+0x148>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d01b      	beq.n	800770e <TIM_Base_SetConfig+0xaa>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	4a35      	ldr	r2, [pc, #212]	@ (80077b0 <TIM_Base_SetConfig+0x14c>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d017      	beq.n	800770e <TIM_Base_SetConfig+0xaa>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	4a34      	ldr	r2, [pc, #208]	@ (80077b4 <TIM_Base_SetConfig+0x150>)
 80076e2:	4293      	cmp	r3, r2
 80076e4:	d013      	beq.n	800770e <TIM_Base_SetConfig+0xaa>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	4a33      	ldr	r2, [pc, #204]	@ (80077b8 <TIM_Base_SetConfig+0x154>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d00f      	beq.n	800770e <TIM_Base_SetConfig+0xaa>
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	4a33      	ldr	r2, [pc, #204]	@ (80077c0 <TIM_Base_SetConfig+0x15c>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d00b      	beq.n	800770e <TIM_Base_SetConfig+0xaa>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	4a32      	ldr	r2, [pc, #200]	@ (80077c4 <TIM_Base_SetConfig+0x160>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d007      	beq.n	800770e <TIM_Base_SetConfig+0xaa>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	4a31      	ldr	r2, [pc, #196]	@ (80077c8 <TIM_Base_SetConfig+0x164>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d003      	beq.n	800770e <TIM_Base_SetConfig+0xaa>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	4a2c      	ldr	r2, [pc, #176]	@ (80077bc <TIM_Base_SetConfig+0x158>)
 800770a:	4293      	cmp	r3, r2
 800770c:	d108      	bne.n	8007720 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007714:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	68db      	ldr	r3, [r3, #12]
 800771a:	68fa      	ldr	r2, [r7, #12]
 800771c:	4313      	orrs	r3, r2
 800771e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	695b      	ldr	r3, [r3, #20]
 800772a:	4313      	orrs	r3, r2
 800772c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	68fa      	ldr	r2, [r7, #12]
 8007732:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	689a      	ldr	r2, [r3, #8]
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	681a      	ldr	r2, [r3, #0]
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	4a18      	ldr	r2, [pc, #96]	@ (80077a8 <TIM_Base_SetConfig+0x144>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d013      	beq.n	8007774 <TIM_Base_SetConfig+0x110>
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	4a1a      	ldr	r2, [pc, #104]	@ (80077b8 <TIM_Base_SetConfig+0x154>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d00f      	beq.n	8007774 <TIM_Base_SetConfig+0x110>
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	4a1a      	ldr	r2, [pc, #104]	@ (80077c0 <TIM_Base_SetConfig+0x15c>)
 8007758:	4293      	cmp	r3, r2
 800775a:	d00b      	beq.n	8007774 <TIM_Base_SetConfig+0x110>
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	4a19      	ldr	r2, [pc, #100]	@ (80077c4 <TIM_Base_SetConfig+0x160>)
 8007760:	4293      	cmp	r3, r2
 8007762:	d007      	beq.n	8007774 <TIM_Base_SetConfig+0x110>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	4a18      	ldr	r2, [pc, #96]	@ (80077c8 <TIM_Base_SetConfig+0x164>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d003      	beq.n	8007774 <TIM_Base_SetConfig+0x110>
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	4a13      	ldr	r2, [pc, #76]	@ (80077bc <TIM_Base_SetConfig+0x158>)
 8007770:	4293      	cmp	r3, r2
 8007772:	d103      	bne.n	800777c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	691a      	ldr	r2, [r3, #16]
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2201      	movs	r2, #1
 8007780:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	691b      	ldr	r3, [r3, #16]
 8007786:	f003 0301 	and.w	r3, r3, #1
 800778a:	2b01      	cmp	r3, #1
 800778c:	d105      	bne.n	800779a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	691b      	ldr	r3, [r3, #16]
 8007792:	f023 0201 	bic.w	r2, r3, #1
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	611a      	str	r2, [r3, #16]
  }
}
 800779a:	bf00      	nop
 800779c:	3714      	adds	r7, #20
 800779e:	46bd      	mov	sp, r7
 80077a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a4:	4770      	bx	lr
 80077a6:	bf00      	nop
 80077a8:	40012c00 	.word	0x40012c00
 80077ac:	40000400 	.word	0x40000400
 80077b0:	40000800 	.word	0x40000800
 80077b4:	40000c00 	.word	0x40000c00
 80077b8:	40013400 	.word	0x40013400
 80077bc:	40015000 	.word	0x40015000
 80077c0:	40014000 	.word	0x40014000
 80077c4:	40014400 	.word	0x40014400
 80077c8:	40014800 	.word	0x40014800

080077cc <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b086      	sub	sp, #24
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
 80077d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80077d6:	2300      	movs	r3, #0
 80077d8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	689b      	ldr	r3, [r3, #8]
 80077e0:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80077e2:	693b      	ldr	r3, [r7, #16]
 80077e4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80077e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077ec:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	685b      	ldr	r3, [r3, #4]
 80077f2:	693a      	ldr	r2, [r7, #16]
 80077f4:	4313      	orrs	r3, r2
 80077f6:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80077f8:	693b      	ldr	r3, [r7, #16]
 80077fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80077fe:	f023 0307 	bic.w	r3, r3, #7
 8007802:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	693a      	ldr	r2, [r7, #16]
 800780a:	4313      	orrs	r3, r2
 800780c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	693a      	ldr	r2, [r7, #16]
 8007814:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	685b      	ldr	r3, [r3, #4]
 800781a:	4a56      	ldr	r2, [pc, #344]	@ (8007974 <TIM_SlaveTimer_SetConfig+0x1a8>)
 800781c:	4293      	cmp	r3, r2
 800781e:	f000 80a2 	beq.w	8007966 <TIM_SlaveTimer_SetConfig+0x19a>
 8007822:	4a54      	ldr	r2, [pc, #336]	@ (8007974 <TIM_SlaveTimer_SetConfig+0x1a8>)
 8007824:	4293      	cmp	r3, r2
 8007826:	f200 809b 	bhi.w	8007960 <TIM_SlaveTimer_SetConfig+0x194>
 800782a:	4a53      	ldr	r2, [pc, #332]	@ (8007978 <TIM_SlaveTimer_SetConfig+0x1ac>)
 800782c:	4293      	cmp	r3, r2
 800782e:	f000 809a 	beq.w	8007966 <TIM_SlaveTimer_SetConfig+0x19a>
 8007832:	4a51      	ldr	r2, [pc, #324]	@ (8007978 <TIM_SlaveTimer_SetConfig+0x1ac>)
 8007834:	4293      	cmp	r3, r2
 8007836:	f200 8093 	bhi.w	8007960 <TIM_SlaveTimer_SetConfig+0x194>
 800783a:	4a50      	ldr	r2, [pc, #320]	@ (800797c <TIM_SlaveTimer_SetConfig+0x1b0>)
 800783c:	4293      	cmp	r3, r2
 800783e:	f000 8092 	beq.w	8007966 <TIM_SlaveTimer_SetConfig+0x19a>
 8007842:	4a4e      	ldr	r2, [pc, #312]	@ (800797c <TIM_SlaveTimer_SetConfig+0x1b0>)
 8007844:	4293      	cmp	r3, r2
 8007846:	f200 808b 	bhi.w	8007960 <TIM_SlaveTimer_SetConfig+0x194>
 800784a:	4a4d      	ldr	r2, [pc, #308]	@ (8007980 <TIM_SlaveTimer_SetConfig+0x1b4>)
 800784c:	4293      	cmp	r3, r2
 800784e:	f000 808a 	beq.w	8007966 <TIM_SlaveTimer_SetConfig+0x19a>
 8007852:	4a4b      	ldr	r2, [pc, #300]	@ (8007980 <TIM_SlaveTimer_SetConfig+0x1b4>)
 8007854:	4293      	cmp	r3, r2
 8007856:	f200 8083 	bhi.w	8007960 <TIM_SlaveTimer_SetConfig+0x194>
 800785a:	4a4a      	ldr	r2, [pc, #296]	@ (8007984 <TIM_SlaveTimer_SetConfig+0x1b8>)
 800785c:	4293      	cmp	r3, r2
 800785e:	f000 8082 	beq.w	8007966 <TIM_SlaveTimer_SetConfig+0x19a>
 8007862:	4a48      	ldr	r2, [pc, #288]	@ (8007984 <TIM_SlaveTimer_SetConfig+0x1b8>)
 8007864:	4293      	cmp	r3, r2
 8007866:	d87b      	bhi.n	8007960 <TIM_SlaveTimer_SetConfig+0x194>
 8007868:	4a47      	ldr	r2, [pc, #284]	@ (8007988 <TIM_SlaveTimer_SetConfig+0x1bc>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d07b      	beq.n	8007966 <TIM_SlaveTimer_SetConfig+0x19a>
 800786e:	4a46      	ldr	r2, [pc, #280]	@ (8007988 <TIM_SlaveTimer_SetConfig+0x1bc>)
 8007870:	4293      	cmp	r3, r2
 8007872:	d875      	bhi.n	8007960 <TIM_SlaveTimer_SetConfig+0x194>
 8007874:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007878:	d075      	beq.n	8007966 <TIM_SlaveTimer_SetConfig+0x19a>
 800787a:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800787e:	d86f      	bhi.n	8007960 <TIM_SlaveTimer_SetConfig+0x194>
 8007880:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007884:	d06f      	beq.n	8007966 <TIM_SlaveTimer_SetConfig+0x19a>
 8007886:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800788a:	d869      	bhi.n	8007960 <TIM_SlaveTimer_SetConfig+0x194>
 800788c:	2b70      	cmp	r3, #112	@ 0x70
 800788e:	d01a      	beq.n	80078c6 <TIM_SlaveTimer_SetConfig+0xfa>
 8007890:	2b70      	cmp	r3, #112	@ 0x70
 8007892:	d865      	bhi.n	8007960 <TIM_SlaveTimer_SetConfig+0x194>
 8007894:	2b60      	cmp	r3, #96	@ 0x60
 8007896:	d059      	beq.n	800794c <TIM_SlaveTimer_SetConfig+0x180>
 8007898:	2b60      	cmp	r3, #96	@ 0x60
 800789a:	d861      	bhi.n	8007960 <TIM_SlaveTimer_SetConfig+0x194>
 800789c:	2b50      	cmp	r3, #80	@ 0x50
 800789e:	d04b      	beq.n	8007938 <TIM_SlaveTimer_SetConfig+0x16c>
 80078a0:	2b50      	cmp	r3, #80	@ 0x50
 80078a2:	d85d      	bhi.n	8007960 <TIM_SlaveTimer_SetConfig+0x194>
 80078a4:	2b40      	cmp	r3, #64	@ 0x40
 80078a6:	d019      	beq.n	80078dc <TIM_SlaveTimer_SetConfig+0x110>
 80078a8:	2b40      	cmp	r3, #64	@ 0x40
 80078aa:	d859      	bhi.n	8007960 <TIM_SlaveTimer_SetConfig+0x194>
 80078ac:	2b30      	cmp	r3, #48	@ 0x30
 80078ae:	d05a      	beq.n	8007966 <TIM_SlaveTimer_SetConfig+0x19a>
 80078b0:	2b30      	cmp	r3, #48	@ 0x30
 80078b2:	d855      	bhi.n	8007960 <TIM_SlaveTimer_SetConfig+0x194>
 80078b4:	2b20      	cmp	r3, #32
 80078b6:	d056      	beq.n	8007966 <TIM_SlaveTimer_SetConfig+0x19a>
 80078b8:	2b20      	cmp	r3, #32
 80078ba:	d851      	bhi.n	8007960 <TIM_SlaveTimer_SetConfig+0x194>
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d052      	beq.n	8007966 <TIM_SlaveTimer_SetConfig+0x19a>
 80078c0:	2b10      	cmp	r3, #16
 80078c2:	d050      	beq.n	8007966 <TIM_SlaveTimer_SetConfig+0x19a>
 80078c4:	e04c      	b.n	8007960 <TIM_SlaveTimer_SetConfig+0x194>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80078ce:	683b      	ldr	r3, [r7, #0]
 80078d0:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80078d6:	f000 f9ff 	bl	8007cd8 <TIM_ETR_SetConfig>
      break;
 80078da:	e045      	b.n	8007968 <TIM_SlaveTimer_SetConfig+0x19c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	2b05      	cmp	r3, #5
 80078e2:	d004      	beq.n	80078ee <TIM_SlaveTimer_SetConfig+0x122>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 80078e8:	f1b3 1f01 	cmp.w	r3, #65537	@ 0x10001
 80078ec:	d101      	bne.n	80078f2 <TIM_SlaveTimer_SetConfig+0x126>
      {
        return HAL_ERROR;
 80078ee:	2301      	movs	r3, #1
 80078f0:	e03b      	b.n	800796a <TIM_SlaveTimer_SetConfig+0x19e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	6a1b      	ldr	r3, [r3, #32]
 80078f8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	6a1a      	ldr	r2, [r3, #32]
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f022 0201 	bic.w	r2, r2, #1
 8007908:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	699b      	ldr	r3, [r3, #24]
 8007910:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007912:	68bb      	ldr	r3, [r7, #8]
 8007914:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007918:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	691b      	ldr	r3, [r3, #16]
 800791e:	011b      	lsls	r3, r3, #4
 8007920:	68ba      	ldr	r2, [r7, #8]
 8007922:	4313      	orrs	r3, r2
 8007924:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	68ba      	ldr	r2, [r7, #8]
 800792c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	68fa      	ldr	r2, [r7, #12]
 8007934:	621a      	str	r2, [r3, #32]
      break;
 8007936:	e017      	b.n	8007968 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007944:	461a      	mov	r2, r3
 8007946:	f000 f895 	bl	8007a74 <TIM_TI1_ConfigInputStage>
      break;
 800794a:	e00d      	b.n	8007968 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007958:	461a      	mov	r2, r3
 800795a:	f000 f8f7 	bl	8007b4c <TIM_TI2_ConfigInputStage>
      break;
 800795e:	e003      	b.n	8007968 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 8007960:	2301      	movs	r3, #1
 8007962:	75fb      	strb	r3, [r7, #23]
      break;
 8007964:	e000      	b.n	8007968 <TIM_SlaveTimer_SetConfig+0x19c>
      break;
 8007966:	bf00      	nop
  }

  return status;
 8007968:	7dfb      	ldrb	r3, [r7, #23]
}
 800796a:	4618      	mov	r0, r3
 800796c:	3718      	adds	r7, #24
 800796e:	46bd      	mov	sp, r7
 8007970:	bd80      	pop	{r7, pc}
 8007972:	bf00      	nop
 8007974:	00100070 	.word	0x00100070
 8007978:	00100060 	.word	0x00100060
 800797c:	00100050 	.word	0x00100050
 8007980:	00100040 	.word	0x00100040
 8007984:	00100030 	.word	0x00100030
 8007988:	00100020 	.word	0x00100020

0800798c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800798c:	b480      	push	{r7}
 800798e:	b087      	sub	sp, #28
 8007990:	af00      	add	r7, sp, #0
 8007992:	60f8      	str	r0, [r7, #12]
 8007994:	60b9      	str	r1, [r7, #8]
 8007996:	607a      	str	r2, [r7, #4]
 8007998:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	6a1b      	ldr	r3, [r3, #32]
 800799e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	6a1b      	ldr	r3, [r3, #32]
 80079a4:	f023 0201 	bic.w	r2, r3, #1
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	699b      	ldr	r3, [r3, #24]
 80079b0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	4a28      	ldr	r2, [pc, #160]	@ (8007a58 <TIM_TI1_SetConfig+0xcc>)
 80079b6:	4293      	cmp	r3, r2
 80079b8:	d01b      	beq.n	80079f2 <TIM_TI1_SetConfig+0x66>
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079c0:	d017      	beq.n	80079f2 <TIM_TI1_SetConfig+0x66>
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	4a25      	ldr	r2, [pc, #148]	@ (8007a5c <TIM_TI1_SetConfig+0xd0>)
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d013      	beq.n	80079f2 <TIM_TI1_SetConfig+0x66>
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	4a24      	ldr	r2, [pc, #144]	@ (8007a60 <TIM_TI1_SetConfig+0xd4>)
 80079ce:	4293      	cmp	r3, r2
 80079d0:	d00f      	beq.n	80079f2 <TIM_TI1_SetConfig+0x66>
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	4a23      	ldr	r2, [pc, #140]	@ (8007a64 <TIM_TI1_SetConfig+0xd8>)
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d00b      	beq.n	80079f2 <TIM_TI1_SetConfig+0x66>
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	4a22      	ldr	r2, [pc, #136]	@ (8007a68 <TIM_TI1_SetConfig+0xdc>)
 80079de:	4293      	cmp	r3, r2
 80079e0:	d007      	beq.n	80079f2 <TIM_TI1_SetConfig+0x66>
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	4a21      	ldr	r2, [pc, #132]	@ (8007a6c <TIM_TI1_SetConfig+0xe0>)
 80079e6:	4293      	cmp	r3, r2
 80079e8:	d003      	beq.n	80079f2 <TIM_TI1_SetConfig+0x66>
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	4a20      	ldr	r2, [pc, #128]	@ (8007a70 <TIM_TI1_SetConfig+0xe4>)
 80079ee:	4293      	cmp	r3, r2
 80079f0:	d101      	bne.n	80079f6 <TIM_TI1_SetConfig+0x6a>
 80079f2:	2301      	movs	r3, #1
 80079f4:	e000      	b.n	80079f8 <TIM_TI1_SetConfig+0x6c>
 80079f6:	2300      	movs	r3, #0
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d008      	beq.n	8007a0e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	f023 0303 	bic.w	r3, r3, #3
 8007a02:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007a04:	697a      	ldr	r2, [r7, #20]
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	4313      	orrs	r3, r2
 8007a0a:	617b      	str	r3, [r7, #20]
 8007a0c:	e003      	b.n	8007a16 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	f043 0301 	orr.w	r3, r3, #1
 8007a14:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007a16:	697b      	ldr	r3, [r7, #20]
 8007a18:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007a1c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	011b      	lsls	r3, r3, #4
 8007a22:	b2db      	uxtb	r3, r3
 8007a24:	697a      	ldr	r2, [r7, #20]
 8007a26:	4313      	orrs	r3, r2
 8007a28:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007a2a:	693b      	ldr	r3, [r7, #16]
 8007a2c:	f023 030a 	bic.w	r3, r3, #10
 8007a30:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007a32:	68bb      	ldr	r3, [r7, #8]
 8007a34:	f003 030a 	and.w	r3, r3, #10
 8007a38:	693a      	ldr	r2, [r7, #16]
 8007a3a:	4313      	orrs	r3, r2
 8007a3c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	697a      	ldr	r2, [r7, #20]
 8007a42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	693a      	ldr	r2, [r7, #16]
 8007a48:	621a      	str	r2, [r3, #32]
}
 8007a4a:	bf00      	nop
 8007a4c:	371c      	adds	r7, #28
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a54:	4770      	bx	lr
 8007a56:	bf00      	nop
 8007a58:	40012c00 	.word	0x40012c00
 8007a5c:	40000400 	.word	0x40000400
 8007a60:	40000800 	.word	0x40000800
 8007a64:	40000c00 	.word	0x40000c00
 8007a68:	40013400 	.word	0x40013400
 8007a6c:	40014000 	.word	0x40014000
 8007a70:	40015000 	.word	0x40015000

08007a74 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a74:	b480      	push	{r7}
 8007a76:	b087      	sub	sp, #28
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	60f8      	str	r0, [r7, #12]
 8007a7c:	60b9      	str	r1, [r7, #8]
 8007a7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	6a1b      	ldr	r3, [r3, #32]
 8007a84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	6a1b      	ldr	r3, [r3, #32]
 8007a8a:	f023 0201 	bic.w	r2, r3, #1
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	699b      	ldr	r3, [r3, #24]
 8007a96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007a98:	693b      	ldr	r3, [r7, #16]
 8007a9a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007a9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	011b      	lsls	r3, r3, #4
 8007aa4:	693a      	ldr	r2, [r7, #16]
 8007aa6:	4313      	orrs	r3, r2
 8007aa8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007aaa:	697b      	ldr	r3, [r7, #20]
 8007aac:	f023 030a 	bic.w	r3, r3, #10
 8007ab0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007ab2:	697a      	ldr	r2, [r7, #20]
 8007ab4:	68bb      	ldr	r3, [r7, #8]
 8007ab6:	4313      	orrs	r3, r2
 8007ab8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	693a      	ldr	r2, [r7, #16]
 8007abe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	697a      	ldr	r2, [r7, #20]
 8007ac4:	621a      	str	r2, [r3, #32]
}
 8007ac6:	bf00      	nop
 8007ac8:	371c      	adds	r7, #28
 8007aca:	46bd      	mov	sp, r7
 8007acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad0:	4770      	bx	lr

08007ad2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007ad2:	b480      	push	{r7}
 8007ad4:	b087      	sub	sp, #28
 8007ad6:	af00      	add	r7, sp, #0
 8007ad8:	60f8      	str	r0, [r7, #12]
 8007ada:	60b9      	str	r1, [r7, #8]
 8007adc:	607a      	str	r2, [r7, #4]
 8007ade:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	6a1b      	ldr	r3, [r3, #32]
 8007ae4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	6a1b      	ldr	r3, [r3, #32]
 8007aea:	f023 0210 	bic.w	r2, r3, #16
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	699b      	ldr	r3, [r3, #24]
 8007af6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007af8:	693b      	ldr	r3, [r7, #16]
 8007afa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007afe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	021b      	lsls	r3, r3, #8
 8007b04:	693a      	ldr	r2, [r7, #16]
 8007b06:	4313      	orrs	r3, r2
 8007b08:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007b0a:	693b      	ldr	r3, [r7, #16]
 8007b0c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007b10:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	031b      	lsls	r3, r3, #12
 8007b16:	b29b      	uxth	r3, r3
 8007b18:	693a      	ldr	r2, [r7, #16]
 8007b1a:	4313      	orrs	r3, r2
 8007b1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007b1e:	697b      	ldr	r3, [r7, #20]
 8007b20:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007b24:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007b26:	68bb      	ldr	r3, [r7, #8]
 8007b28:	011b      	lsls	r3, r3, #4
 8007b2a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8007b2e:	697a      	ldr	r2, [r7, #20]
 8007b30:	4313      	orrs	r3, r2
 8007b32:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	693a      	ldr	r2, [r7, #16]
 8007b38:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	697a      	ldr	r2, [r7, #20]
 8007b3e:	621a      	str	r2, [r3, #32]
}
 8007b40:	bf00      	nop
 8007b42:	371c      	adds	r7, #28
 8007b44:	46bd      	mov	sp, r7
 8007b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4a:	4770      	bx	lr

08007b4c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b087      	sub	sp, #28
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	60f8      	str	r0, [r7, #12]
 8007b54:	60b9      	str	r1, [r7, #8]
 8007b56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	6a1b      	ldr	r3, [r3, #32]
 8007b5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	6a1b      	ldr	r3, [r3, #32]
 8007b62:	f023 0210 	bic.w	r2, r3, #16
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	699b      	ldr	r3, [r3, #24]
 8007b6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007b70:	693b      	ldr	r3, [r7, #16]
 8007b72:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007b76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	031b      	lsls	r3, r3, #12
 8007b7c:	693a      	ldr	r2, [r7, #16]
 8007b7e:	4313      	orrs	r3, r2
 8007b80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007b82:	697b      	ldr	r3, [r7, #20]
 8007b84:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007b88:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007b8a:	68bb      	ldr	r3, [r7, #8]
 8007b8c:	011b      	lsls	r3, r3, #4
 8007b8e:	697a      	ldr	r2, [r7, #20]
 8007b90:	4313      	orrs	r3, r2
 8007b92:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	693a      	ldr	r2, [r7, #16]
 8007b98:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	697a      	ldr	r2, [r7, #20]
 8007b9e:	621a      	str	r2, [r3, #32]
}
 8007ba0:	bf00      	nop
 8007ba2:	371c      	adds	r7, #28
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007baa:	4770      	bx	lr

08007bac <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007bac:	b480      	push	{r7}
 8007bae:	b087      	sub	sp, #28
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	60f8      	str	r0, [r7, #12]
 8007bb4:	60b9      	str	r1, [r7, #8]
 8007bb6:	607a      	str	r2, [r7, #4]
 8007bb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	6a1b      	ldr	r3, [r3, #32]
 8007bbe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	6a1b      	ldr	r3, [r3, #32]
 8007bc4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	69db      	ldr	r3, [r3, #28]
 8007bd0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007bd2:	693b      	ldr	r3, [r7, #16]
 8007bd4:	f023 0303 	bic.w	r3, r3, #3
 8007bd8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8007bda:	693a      	ldr	r2, [r7, #16]
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	4313      	orrs	r3, r2
 8007be0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007be2:	693b      	ldr	r3, [r7, #16]
 8007be4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007be8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	011b      	lsls	r3, r3, #4
 8007bee:	b2db      	uxtb	r3, r3
 8007bf0:	693a      	ldr	r2, [r7, #16]
 8007bf2:	4313      	orrs	r3, r2
 8007bf4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007bf6:	697b      	ldr	r3, [r7, #20]
 8007bf8:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007bfc:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	021b      	lsls	r3, r3, #8
 8007c02:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8007c06:	697a      	ldr	r2, [r7, #20]
 8007c08:	4313      	orrs	r3, r2
 8007c0a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	693a      	ldr	r2, [r7, #16]
 8007c10:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	697a      	ldr	r2, [r7, #20]
 8007c16:	621a      	str	r2, [r3, #32]
}
 8007c18:	bf00      	nop
 8007c1a:	371c      	adds	r7, #28
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c22:	4770      	bx	lr

08007c24 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007c24:	b480      	push	{r7}
 8007c26:	b087      	sub	sp, #28
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	60f8      	str	r0, [r7, #12]
 8007c2c:	60b9      	str	r1, [r7, #8]
 8007c2e:	607a      	str	r2, [r7, #4]
 8007c30:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	6a1b      	ldr	r3, [r3, #32]
 8007c36:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	6a1b      	ldr	r3, [r3, #32]
 8007c3c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	69db      	ldr	r3, [r3, #28]
 8007c48:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007c4a:	693b      	ldr	r3, [r7, #16]
 8007c4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c50:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	021b      	lsls	r3, r3, #8
 8007c56:	693a      	ldr	r2, [r7, #16]
 8007c58:	4313      	orrs	r3, r2
 8007c5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007c5c:	693b      	ldr	r3, [r7, #16]
 8007c5e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007c62:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007c64:	683b      	ldr	r3, [r7, #0]
 8007c66:	031b      	lsls	r3, r3, #12
 8007c68:	b29b      	uxth	r3, r3
 8007c6a:	693a      	ldr	r2, [r7, #16]
 8007c6c:	4313      	orrs	r3, r2
 8007c6e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007c70:	697b      	ldr	r3, [r7, #20]
 8007c72:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8007c76:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	031b      	lsls	r3, r3, #12
 8007c7c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8007c80:	697a      	ldr	r2, [r7, #20]
 8007c82:	4313      	orrs	r3, r2
 8007c84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	693a      	ldr	r2, [r7, #16]
 8007c8a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	697a      	ldr	r2, [r7, #20]
 8007c90:	621a      	str	r2, [r3, #32]
}
 8007c92:	bf00      	nop
 8007c94:	371c      	adds	r7, #28
 8007c96:	46bd      	mov	sp, r7
 8007c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9c:	4770      	bx	lr

08007c9e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007c9e:	b480      	push	{r7}
 8007ca0:	b085      	sub	sp, #20
 8007ca2:	af00      	add	r7, sp, #0
 8007ca4:	6078      	str	r0, [r7, #4]
 8007ca6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	689b      	ldr	r3, [r3, #8]
 8007cac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8007cb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cb8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007cba:	683a      	ldr	r2, [r7, #0]
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	f043 0307 	orr.w	r3, r3, #7
 8007cc4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	68fa      	ldr	r2, [r7, #12]
 8007cca:	609a      	str	r2, [r3, #8]
}
 8007ccc:	bf00      	nop
 8007cce:	3714      	adds	r7, #20
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd6:	4770      	bx	lr

08007cd8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007cd8:	b480      	push	{r7}
 8007cda:	b087      	sub	sp, #28
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	60f8      	str	r0, [r7, #12]
 8007ce0:	60b9      	str	r1, [r7, #8]
 8007ce2:	607a      	str	r2, [r7, #4]
 8007ce4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	689b      	ldr	r3, [r3, #8]
 8007cea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007cec:	697b      	ldr	r3, [r7, #20]
 8007cee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007cf2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	021a      	lsls	r2, r3, #8
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	431a      	orrs	r2, r3
 8007cfc:	68bb      	ldr	r3, [r7, #8]
 8007cfe:	4313      	orrs	r3, r2
 8007d00:	697a      	ldr	r2, [r7, #20]
 8007d02:	4313      	orrs	r3, r2
 8007d04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	697a      	ldr	r2, [r7, #20]
 8007d0a:	609a      	str	r2, [r3, #8]
}
 8007d0c:	bf00      	nop
 8007d0e:	371c      	adds	r7, #28
 8007d10:	46bd      	mov	sp, r7
 8007d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d16:	4770      	bx	lr

08007d18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007d18:	b480      	push	{r7}
 8007d1a:	b085      	sub	sp, #20
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
 8007d20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d28:	2b01      	cmp	r3, #1
 8007d2a:	d101      	bne.n	8007d30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007d2c:	2302      	movs	r3, #2
 8007d2e:	e074      	b.n	8007e1a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2201      	movs	r2, #1
 8007d34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2202      	movs	r2, #2
 8007d3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	685b      	ldr	r3, [r3, #4]
 8007d46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	689b      	ldr	r3, [r3, #8]
 8007d4e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	4a34      	ldr	r2, [pc, #208]	@ (8007e28 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d009      	beq.n	8007d6e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	4a33      	ldr	r2, [pc, #204]	@ (8007e2c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d004      	beq.n	8007d6e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	4a31      	ldr	r2, [pc, #196]	@ (8007e30 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d108      	bne.n	8007d80 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007d74:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	685b      	ldr	r3, [r3, #4]
 8007d7a:	68fa      	ldr	r2, [r7, #12]
 8007d7c:	4313      	orrs	r3, r2
 8007d7e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007d86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d8a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	68fa      	ldr	r2, [r7, #12]
 8007d92:	4313      	orrs	r3, r2
 8007d94:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	68fa      	ldr	r2, [r7, #12]
 8007d9c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	4a21      	ldr	r2, [pc, #132]	@ (8007e28 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d022      	beq.n	8007dee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007db0:	d01d      	beq.n	8007dee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	4a1f      	ldr	r2, [pc, #124]	@ (8007e34 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8007db8:	4293      	cmp	r3, r2
 8007dba:	d018      	beq.n	8007dee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	4a1d      	ldr	r2, [pc, #116]	@ (8007e38 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d013      	beq.n	8007dee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	4a1c      	ldr	r2, [pc, #112]	@ (8007e3c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8007dcc:	4293      	cmp	r3, r2
 8007dce:	d00e      	beq.n	8007dee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a15      	ldr	r2, [pc, #84]	@ (8007e2c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d009      	beq.n	8007dee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	4a18      	ldr	r2, [pc, #96]	@ (8007e40 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d004      	beq.n	8007dee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	4a11      	ldr	r2, [pc, #68]	@ (8007e30 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d10c      	bne.n	8007e08 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007df4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007df6:	683b      	ldr	r3, [r7, #0]
 8007df8:	689b      	ldr	r3, [r3, #8]
 8007dfa:	68ba      	ldr	r2, [r7, #8]
 8007dfc:	4313      	orrs	r3, r2
 8007dfe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	68ba      	ldr	r2, [r7, #8]
 8007e06:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2201      	movs	r2, #1
 8007e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2200      	movs	r2, #0
 8007e14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007e18:	2300      	movs	r3, #0
}
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	3714      	adds	r7, #20
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e24:	4770      	bx	lr
 8007e26:	bf00      	nop
 8007e28:	40012c00 	.word	0x40012c00
 8007e2c:	40013400 	.word	0x40013400
 8007e30:	40015000 	.word	0x40015000
 8007e34:	40000400 	.word	0x40000400
 8007e38:	40000800 	.word	0x40000800
 8007e3c:	40000c00 	.word	0x40000c00
 8007e40:	40014000 	.word	0x40014000

08007e44 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007e44:	b480      	push	{r7}
 8007e46:	b083      	sub	sp, #12
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007e4c:	bf00      	nop
 8007e4e:	370c      	adds	r7, #12
 8007e50:	46bd      	mov	sp, r7
 8007e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e56:	4770      	bx	lr

08007e58 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007e58:	b480      	push	{r7}
 8007e5a:	b083      	sub	sp, #12
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007e60:	bf00      	nop
 8007e62:	370c      	adds	r7, #12
 8007e64:	46bd      	mov	sp, r7
 8007e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6a:	4770      	bx	lr

08007e6c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007e6c:	b480      	push	{r7}
 8007e6e:	b083      	sub	sp, #12
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007e74:	bf00      	nop
 8007e76:	370c      	adds	r7, #12
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7e:	4770      	bx	lr

08007e80 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8007e80:	b480      	push	{r7}
 8007e82:	b083      	sub	sp, #12
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8007e88:	bf00      	nop
 8007e8a:	370c      	adds	r7, #12
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e92:	4770      	bx	lr

08007e94 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8007e94:	b480      	push	{r7}
 8007e96:	b083      	sub	sp, #12
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8007e9c:	bf00      	nop
 8007e9e:	370c      	adds	r7, #12
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea6:	4770      	bx	lr

08007ea8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8007ea8:	b480      	push	{r7}
 8007eaa:	b083      	sub	sp, #12
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8007eb0:	bf00      	nop
 8007eb2:	370c      	adds	r7, #12
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eba:	4770      	bx	lr

08007ebc <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b083      	sub	sp, #12
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8007ec4:	bf00      	nop
 8007ec6:	370c      	adds	r7, #12
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ece:	4770      	bx	lr

08007ed0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b082      	sub	sp, #8
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d101      	bne.n	8007ee2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007ede:	2301      	movs	r3, #1
 8007ee0:	e042      	b.n	8007f68 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d106      	bne.n	8007efa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2200      	movs	r2, #0
 8007ef0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ef4:	6878      	ldr	r0, [r7, #4]
 8007ef6:	f7fa fa7b 	bl	80023f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2224      	movs	r2, #36	@ 0x24
 8007efe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	681a      	ldr	r2, [r3, #0]
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f022 0201 	bic.w	r2, r2, #1
 8007f10:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d002      	beq.n	8007f20 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007f1a:	6878      	ldr	r0, [r7, #4]
 8007f1c:	f000 fc7a 	bl	8008814 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007f20:	6878      	ldr	r0, [r7, #4]
 8007f22:	f000 f97b 	bl	800821c <UART_SetConfig>
 8007f26:	4603      	mov	r3, r0
 8007f28:	2b01      	cmp	r3, #1
 8007f2a:	d101      	bne.n	8007f30 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	e01b      	b.n	8007f68 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	685a      	ldr	r2, [r3, #4]
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007f3e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	689a      	ldr	r2, [r3, #8]
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007f4e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	681a      	ldr	r2, [r3, #0]
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f042 0201 	orr.w	r2, r2, #1
 8007f5e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007f60:	6878      	ldr	r0, [r7, #4]
 8007f62:	f000 fcf9 	bl	8008958 <UART_CheckIdleState>
 8007f66:	4603      	mov	r3, r0
}
 8007f68:	4618      	mov	r0, r3
 8007f6a:	3708      	adds	r7, #8
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	bd80      	pop	{r7, pc}

08007f70 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b08a      	sub	sp, #40	@ 0x28
 8007f74:	af02      	add	r7, sp, #8
 8007f76:	60f8      	str	r0, [r7, #12]
 8007f78:	60b9      	str	r1, [r7, #8]
 8007f7a:	603b      	str	r3, [r7, #0]
 8007f7c:	4613      	mov	r3, r2
 8007f7e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f86:	2b20      	cmp	r3, #32
 8007f88:	d17b      	bne.n	8008082 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f8a:	68bb      	ldr	r3, [r7, #8]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d002      	beq.n	8007f96 <HAL_UART_Transmit+0x26>
 8007f90:	88fb      	ldrh	r3, [r7, #6]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d101      	bne.n	8007f9a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007f96:	2301      	movs	r3, #1
 8007f98:	e074      	b.n	8008084 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	2221      	movs	r2, #33	@ 0x21
 8007fa6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007faa:	f7fa fb07 	bl	80025bc <HAL_GetTick>
 8007fae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	88fa      	ldrh	r2, [r7, #6]
 8007fb4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	88fa      	ldrh	r2, [r7, #6]
 8007fbc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	689b      	ldr	r3, [r3, #8]
 8007fc4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007fc8:	d108      	bne.n	8007fdc <HAL_UART_Transmit+0x6c>
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	691b      	ldr	r3, [r3, #16]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d104      	bne.n	8007fdc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	61bb      	str	r3, [r7, #24]
 8007fda:	e003      	b.n	8007fe4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007fdc:	68bb      	ldr	r3, [r7, #8]
 8007fde:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007fe4:	e030      	b.n	8008048 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	9300      	str	r3, [sp, #0]
 8007fea:	697b      	ldr	r3, [r7, #20]
 8007fec:	2200      	movs	r2, #0
 8007fee:	2180      	movs	r1, #128	@ 0x80
 8007ff0:	68f8      	ldr	r0, [r7, #12]
 8007ff2:	f000 fd5b 	bl	8008aac <UART_WaitOnFlagUntilTimeout>
 8007ff6:	4603      	mov	r3, r0
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d005      	beq.n	8008008 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	2220      	movs	r2, #32
 8008000:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008004:	2303      	movs	r3, #3
 8008006:	e03d      	b.n	8008084 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008008:	69fb      	ldr	r3, [r7, #28]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d10b      	bne.n	8008026 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800800e:	69bb      	ldr	r3, [r7, #24]
 8008010:	881b      	ldrh	r3, [r3, #0]
 8008012:	461a      	mov	r2, r3
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800801c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800801e:	69bb      	ldr	r3, [r7, #24]
 8008020:	3302      	adds	r3, #2
 8008022:	61bb      	str	r3, [r7, #24]
 8008024:	e007      	b.n	8008036 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008026:	69fb      	ldr	r3, [r7, #28]
 8008028:	781a      	ldrb	r2, [r3, #0]
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008030:	69fb      	ldr	r3, [r7, #28]
 8008032:	3301      	adds	r3, #1
 8008034:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800803c:	b29b      	uxth	r3, r3
 800803e:	3b01      	subs	r3, #1
 8008040:	b29a      	uxth	r2, r3
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800804e:	b29b      	uxth	r3, r3
 8008050:	2b00      	cmp	r3, #0
 8008052:	d1c8      	bne.n	8007fe6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	9300      	str	r3, [sp, #0]
 8008058:	697b      	ldr	r3, [r7, #20]
 800805a:	2200      	movs	r2, #0
 800805c:	2140      	movs	r1, #64	@ 0x40
 800805e:	68f8      	ldr	r0, [r7, #12]
 8008060:	f000 fd24 	bl	8008aac <UART_WaitOnFlagUntilTimeout>
 8008064:	4603      	mov	r3, r0
 8008066:	2b00      	cmp	r3, #0
 8008068:	d005      	beq.n	8008076 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	2220      	movs	r2, #32
 800806e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008072:	2303      	movs	r3, #3
 8008074:	e006      	b.n	8008084 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	2220      	movs	r2, #32
 800807a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800807e:	2300      	movs	r3, #0
 8008080:	e000      	b.n	8008084 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008082:	2302      	movs	r3, #2
  }
}
 8008084:	4618      	mov	r0, r3
 8008086:	3720      	adds	r7, #32
 8008088:	46bd      	mov	sp, r7
 800808a:	bd80      	pop	{r7, pc}

0800808c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b08a      	sub	sp, #40	@ 0x28
 8008090:	af02      	add	r7, sp, #8
 8008092:	60f8      	str	r0, [r7, #12]
 8008094:	60b9      	str	r1, [r7, #8]
 8008096:	603b      	str	r3, [r7, #0]
 8008098:	4613      	mov	r3, r2
 800809a:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80080a2:	2b20      	cmp	r3, #32
 80080a4:	f040 80b5 	bne.w	8008212 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 80080a8:	68bb      	ldr	r3, [r7, #8]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d002      	beq.n	80080b4 <HAL_UART_Receive+0x28>
 80080ae:	88fb      	ldrh	r3, [r7, #6]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d101      	bne.n	80080b8 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80080b4:	2301      	movs	r3, #1
 80080b6:	e0ad      	b.n	8008214 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	2200      	movs	r2, #0
 80080bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	2222      	movs	r2, #34	@ 0x22
 80080c4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	2200      	movs	r2, #0
 80080cc:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80080ce:	f7fa fa75 	bl	80025bc <HAL_GetTick>
 80080d2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	88fa      	ldrh	r2, [r7, #6]
 80080d8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	88fa      	ldrh	r2, [r7, #6]
 80080e0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	689b      	ldr	r3, [r3, #8]
 80080e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080ec:	d10e      	bne.n	800810c <HAL_UART_Receive+0x80>
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	691b      	ldr	r3, [r3, #16]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d105      	bne.n	8008102 <HAL_UART_Receive+0x76>
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80080fc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008100:	e02d      	b.n	800815e <HAL_UART_Receive+0xd2>
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	22ff      	movs	r2, #255	@ 0xff
 8008106:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800810a:	e028      	b.n	800815e <HAL_UART_Receive+0xd2>
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	689b      	ldr	r3, [r3, #8]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d10d      	bne.n	8008130 <HAL_UART_Receive+0xa4>
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	691b      	ldr	r3, [r3, #16]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d104      	bne.n	8008126 <HAL_UART_Receive+0x9a>
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	22ff      	movs	r2, #255	@ 0xff
 8008120:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008124:	e01b      	b.n	800815e <HAL_UART_Receive+0xd2>
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	227f      	movs	r2, #127	@ 0x7f
 800812a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800812e:	e016      	b.n	800815e <HAL_UART_Receive+0xd2>
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	689b      	ldr	r3, [r3, #8]
 8008134:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008138:	d10d      	bne.n	8008156 <HAL_UART_Receive+0xca>
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	691b      	ldr	r3, [r3, #16]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d104      	bne.n	800814c <HAL_UART_Receive+0xc0>
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	227f      	movs	r2, #127	@ 0x7f
 8008146:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800814a:	e008      	b.n	800815e <HAL_UART_Receive+0xd2>
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	223f      	movs	r2, #63	@ 0x3f
 8008150:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008154:	e003      	b.n	800815e <HAL_UART_Receive+0xd2>
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	2200      	movs	r2, #0
 800815a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008164:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	689b      	ldr	r3, [r3, #8]
 800816a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800816e:	d108      	bne.n	8008182 <HAL_UART_Receive+0xf6>
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	691b      	ldr	r3, [r3, #16]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d104      	bne.n	8008182 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8008178:	2300      	movs	r3, #0
 800817a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	61bb      	str	r3, [r7, #24]
 8008180:	e003      	b.n	800818a <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008186:	2300      	movs	r3, #0
 8008188:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800818a:	e036      	b.n	80081fa <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800818c:	683b      	ldr	r3, [r7, #0]
 800818e:	9300      	str	r3, [sp, #0]
 8008190:	697b      	ldr	r3, [r7, #20]
 8008192:	2200      	movs	r2, #0
 8008194:	2120      	movs	r1, #32
 8008196:	68f8      	ldr	r0, [r7, #12]
 8008198:	f000 fc88 	bl	8008aac <UART_WaitOnFlagUntilTimeout>
 800819c:	4603      	mov	r3, r0
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d005      	beq.n	80081ae <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	2220      	movs	r2, #32
 80081a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 80081aa:	2303      	movs	r3, #3
 80081ac:	e032      	b.n	8008214 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 80081ae:	69fb      	ldr	r3, [r7, #28]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d10c      	bne.n	80081ce <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081ba:	b29a      	uxth	r2, r3
 80081bc:	8a7b      	ldrh	r3, [r7, #18]
 80081be:	4013      	ands	r3, r2
 80081c0:	b29a      	uxth	r2, r3
 80081c2:	69bb      	ldr	r3, [r7, #24]
 80081c4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80081c6:	69bb      	ldr	r3, [r7, #24]
 80081c8:	3302      	adds	r3, #2
 80081ca:	61bb      	str	r3, [r7, #24]
 80081cc:	e00c      	b.n	80081e8 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081d4:	b2da      	uxtb	r2, r3
 80081d6:	8a7b      	ldrh	r3, [r7, #18]
 80081d8:	b2db      	uxtb	r3, r3
 80081da:	4013      	ands	r3, r2
 80081dc:	b2da      	uxtb	r2, r3
 80081de:	69fb      	ldr	r3, [r7, #28]
 80081e0:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80081e2:	69fb      	ldr	r3, [r7, #28]
 80081e4:	3301      	adds	r3, #1
 80081e6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80081ee:	b29b      	uxth	r3, r3
 80081f0:	3b01      	subs	r3, #1
 80081f2:	b29a      	uxth	r2, r3
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008200:	b29b      	uxth	r3, r3
 8008202:	2b00      	cmp	r3, #0
 8008204:	d1c2      	bne.n	800818c <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	2220      	movs	r2, #32
 800820a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 800820e:	2300      	movs	r3, #0
 8008210:	e000      	b.n	8008214 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8008212:	2302      	movs	r3, #2
  }
}
 8008214:	4618      	mov	r0, r3
 8008216:	3720      	adds	r7, #32
 8008218:	46bd      	mov	sp, r7
 800821a:	bd80      	pop	{r7, pc}

0800821c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800821c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008220:	b08c      	sub	sp, #48	@ 0x30
 8008222:	af00      	add	r7, sp, #0
 8008224:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008226:	2300      	movs	r3, #0
 8008228:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800822c:	697b      	ldr	r3, [r7, #20]
 800822e:	689a      	ldr	r2, [r3, #8]
 8008230:	697b      	ldr	r3, [r7, #20]
 8008232:	691b      	ldr	r3, [r3, #16]
 8008234:	431a      	orrs	r2, r3
 8008236:	697b      	ldr	r3, [r7, #20]
 8008238:	695b      	ldr	r3, [r3, #20]
 800823a:	431a      	orrs	r2, r3
 800823c:	697b      	ldr	r3, [r7, #20]
 800823e:	69db      	ldr	r3, [r3, #28]
 8008240:	4313      	orrs	r3, r2
 8008242:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008244:	697b      	ldr	r3, [r7, #20]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	681a      	ldr	r2, [r3, #0]
 800824a:	4baa      	ldr	r3, [pc, #680]	@ (80084f4 <UART_SetConfig+0x2d8>)
 800824c:	4013      	ands	r3, r2
 800824e:	697a      	ldr	r2, [r7, #20]
 8008250:	6812      	ldr	r2, [r2, #0]
 8008252:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008254:	430b      	orrs	r3, r1
 8008256:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008258:	697b      	ldr	r3, [r7, #20]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	685b      	ldr	r3, [r3, #4]
 800825e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008262:	697b      	ldr	r3, [r7, #20]
 8008264:	68da      	ldr	r2, [r3, #12]
 8008266:	697b      	ldr	r3, [r7, #20]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	430a      	orrs	r2, r1
 800826c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800826e:	697b      	ldr	r3, [r7, #20]
 8008270:	699b      	ldr	r3, [r3, #24]
 8008272:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008274:	697b      	ldr	r3, [r7, #20]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	4a9f      	ldr	r2, [pc, #636]	@ (80084f8 <UART_SetConfig+0x2dc>)
 800827a:	4293      	cmp	r3, r2
 800827c:	d004      	beq.n	8008288 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800827e:	697b      	ldr	r3, [r7, #20]
 8008280:	6a1b      	ldr	r3, [r3, #32]
 8008282:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008284:	4313      	orrs	r3, r2
 8008286:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008288:	697b      	ldr	r3, [r7, #20]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	689b      	ldr	r3, [r3, #8]
 800828e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008292:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008296:	697a      	ldr	r2, [r7, #20]
 8008298:	6812      	ldr	r2, [r2, #0]
 800829a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800829c:	430b      	orrs	r3, r1
 800829e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80082a0:	697b      	ldr	r3, [r7, #20]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082a6:	f023 010f 	bic.w	r1, r3, #15
 80082aa:	697b      	ldr	r3, [r7, #20]
 80082ac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80082ae:	697b      	ldr	r3, [r7, #20]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	430a      	orrs	r2, r1
 80082b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80082b6:	697b      	ldr	r3, [r7, #20]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	4a90      	ldr	r2, [pc, #576]	@ (80084fc <UART_SetConfig+0x2e0>)
 80082bc:	4293      	cmp	r3, r2
 80082be:	d125      	bne.n	800830c <UART_SetConfig+0xf0>
 80082c0:	4b8f      	ldr	r3, [pc, #572]	@ (8008500 <UART_SetConfig+0x2e4>)
 80082c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082c6:	f003 0303 	and.w	r3, r3, #3
 80082ca:	2b03      	cmp	r3, #3
 80082cc:	d81a      	bhi.n	8008304 <UART_SetConfig+0xe8>
 80082ce:	a201      	add	r2, pc, #4	@ (adr r2, 80082d4 <UART_SetConfig+0xb8>)
 80082d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082d4:	080082e5 	.word	0x080082e5
 80082d8:	080082f5 	.word	0x080082f5
 80082dc:	080082ed 	.word	0x080082ed
 80082e0:	080082fd 	.word	0x080082fd
 80082e4:	2301      	movs	r3, #1
 80082e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082ea:	e116      	b.n	800851a <UART_SetConfig+0x2fe>
 80082ec:	2302      	movs	r3, #2
 80082ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082f2:	e112      	b.n	800851a <UART_SetConfig+0x2fe>
 80082f4:	2304      	movs	r3, #4
 80082f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082fa:	e10e      	b.n	800851a <UART_SetConfig+0x2fe>
 80082fc:	2308      	movs	r3, #8
 80082fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008302:	e10a      	b.n	800851a <UART_SetConfig+0x2fe>
 8008304:	2310      	movs	r3, #16
 8008306:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800830a:	e106      	b.n	800851a <UART_SetConfig+0x2fe>
 800830c:	697b      	ldr	r3, [r7, #20]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	4a7c      	ldr	r2, [pc, #496]	@ (8008504 <UART_SetConfig+0x2e8>)
 8008312:	4293      	cmp	r3, r2
 8008314:	d138      	bne.n	8008388 <UART_SetConfig+0x16c>
 8008316:	4b7a      	ldr	r3, [pc, #488]	@ (8008500 <UART_SetConfig+0x2e4>)
 8008318:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800831c:	f003 030c 	and.w	r3, r3, #12
 8008320:	2b0c      	cmp	r3, #12
 8008322:	d82d      	bhi.n	8008380 <UART_SetConfig+0x164>
 8008324:	a201      	add	r2, pc, #4	@ (adr r2, 800832c <UART_SetConfig+0x110>)
 8008326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800832a:	bf00      	nop
 800832c:	08008361 	.word	0x08008361
 8008330:	08008381 	.word	0x08008381
 8008334:	08008381 	.word	0x08008381
 8008338:	08008381 	.word	0x08008381
 800833c:	08008371 	.word	0x08008371
 8008340:	08008381 	.word	0x08008381
 8008344:	08008381 	.word	0x08008381
 8008348:	08008381 	.word	0x08008381
 800834c:	08008369 	.word	0x08008369
 8008350:	08008381 	.word	0x08008381
 8008354:	08008381 	.word	0x08008381
 8008358:	08008381 	.word	0x08008381
 800835c:	08008379 	.word	0x08008379
 8008360:	2300      	movs	r3, #0
 8008362:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008366:	e0d8      	b.n	800851a <UART_SetConfig+0x2fe>
 8008368:	2302      	movs	r3, #2
 800836a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800836e:	e0d4      	b.n	800851a <UART_SetConfig+0x2fe>
 8008370:	2304      	movs	r3, #4
 8008372:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008376:	e0d0      	b.n	800851a <UART_SetConfig+0x2fe>
 8008378:	2308      	movs	r3, #8
 800837a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800837e:	e0cc      	b.n	800851a <UART_SetConfig+0x2fe>
 8008380:	2310      	movs	r3, #16
 8008382:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008386:	e0c8      	b.n	800851a <UART_SetConfig+0x2fe>
 8008388:	697b      	ldr	r3, [r7, #20]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	4a5e      	ldr	r2, [pc, #376]	@ (8008508 <UART_SetConfig+0x2ec>)
 800838e:	4293      	cmp	r3, r2
 8008390:	d125      	bne.n	80083de <UART_SetConfig+0x1c2>
 8008392:	4b5b      	ldr	r3, [pc, #364]	@ (8008500 <UART_SetConfig+0x2e4>)
 8008394:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008398:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800839c:	2b30      	cmp	r3, #48	@ 0x30
 800839e:	d016      	beq.n	80083ce <UART_SetConfig+0x1b2>
 80083a0:	2b30      	cmp	r3, #48	@ 0x30
 80083a2:	d818      	bhi.n	80083d6 <UART_SetConfig+0x1ba>
 80083a4:	2b20      	cmp	r3, #32
 80083a6:	d00a      	beq.n	80083be <UART_SetConfig+0x1a2>
 80083a8:	2b20      	cmp	r3, #32
 80083aa:	d814      	bhi.n	80083d6 <UART_SetConfig+0x1ba>
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d002      	beq.n	80083b6 <UART_SetConfig+0x19a>
 80083b0:	2b10      	cmp	r3, #16
 80083b2:	d008      	beq.n	80083c6 <UART_SetConfig+0x1aa>
 80083b4:	e00f      	b.n	80083d6 <UART_SetConfig+0x1ba>
 80083b6:	2300      	movs	r3, #0
 80083b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083bc:	e0ad      	b.n	800851a <UART_SetConfig+0x2fe>
 80083be:	2302      	movs	r3, #2
 80083c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083c4:	e0a9      	b.n	800851a <UART_SetConfig+0x2fe>
 80083c6:	2304      	movs	r3, #4
 80083c8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083cc:	e0a5      	b.n	800851a <UART_SetConfig+0x2fe>
 80083ce:	2308      	movs	r3, #8
 80083d0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083d4:	e0a1      	b.n	800851a <UART_SetConfig+0x2fe>
 80083d6:	2310      	movs	r3, #16
 80083d8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083dc:	e09d      	b.n	800851a <UART_SetConfig+0x2fe>
 80083de:	697b      	ldr	r3, [r7, #20]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	4a4a      	ldr	r2, [pc, #296]	@ (800850c <UART_SetConfig+0x2f0>)
 80083e4:	4293      	cmp	r3, r2
 80083e6:	d125      	bne.n	8008434 <UART_SetConfig+0x218>
 80083e8:	4b45      	ldr	r3, [pc, #276]	@ (8008500 <UART_SetConfig+0x2e4>)
 80083ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083ee:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80083f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80083f4:	d016      	beq.n	8008424 <UART_SetConfig+0x208>
 80083f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80083f8:	d818      	bhi.n	800842c <UART_SetConfig+0x210>
 80083fa:	2b80      	cmp	r3, #128	@ 0x80
 80083fc:	d00a      	beq.n	8008414 <UART_SetConfig+0x1f8>
 80083fe:	2b80      	cmp	r3, #128	@ 0x80
 8008400:	d814      	bhi.n	800842c <UART_SetConfig+0x210>
 8008402:	2b00      	cmp	r3, #0
 8008404:	d002      	beq.n	800840c <UART_SetConfig+0x1f0>
 8008406:	2b40      	cmp	r3, #64	@ 0x40
 8008408:	d008      	beq.n	800841c <UART_SetConfig+0x200>
 800840a:	e00f      	b.n	800842c <UART_SetConfig+0x210>
 800840c:	2300      	movs	r3, #0
 800840e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008412:	e082      	b.n	800851a <UART_SetConfig+0x2fe>
 8008414:	2302      	movs	r3, #2
 8008416:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800841a:	e07e      	b.n	800851a <UART_SetConfig+0x2fe>
 800841c:	2304      	movs	r3, #4
 800841e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008422:	e07a      	b.n	800851a <UART_SetConfig+0x2fe>
 8008424:	2308      	movs	r3, #8
 8008426:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800842a:	e076      	b.n	800851a <UART_SetConfig+0x2fe>
 800842c:	2310      	movs	r3, #16
 800842e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008432:	e072      	b.n	800851a <UART_SetConfig+0x2fe>
 8008434:	697b      	ldr	r3, [r7, #20]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	4a35      	ldr	r2, [pc, #212]	@ (8008510 <UART_SetConfig+0x2f4>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d12a      	bne.n	8008494 <UART_SetConfig+0x278>
 800843e:	4b30      	ldr	r3, [pc, #192]	@ (8008500 <UART_SetConfig+0x2e4>)
 8008440:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008444:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008448:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800844c:	d01a      	beq.n	8008484 <UART_SetConfig+0x268>
 800844e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008452:	d81b      	bhi.n	800848c <UART_SetConfig+0x270>
 8008454:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008458:	d00c      	beq.n	8008474 <UART_SetConfig+0x258>
 800845a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800845e:	d815      	bhi.n	800848c <UART_SetConfig+0x270>
 8008460:	2b00      	cmp	r3, #0
 8008462:	d003      	beq.n	800846c <UART_SetConfig+0x250>
 8008464:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008468:	d008      	beq.n	800847c <UART_SetConfig+0x260>
 800846a:	e00f      	b.n	800848c <UART_SetConfig+0x270>
 800846c:	2300      	movs	r3, #0
 800846e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008472:	e052      	b.n	800851a <UART_SetConfig+0x2fe>
 8008474:	2302      	movs	r3, #2
 8008476:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800847a:	e04e      	b.n	800851a <UART_SetConfig+0x2fe>
 800847c:	2304      	movs	r3, #4
 800847e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008482:	e04a      	b.n	800851a <UART_SetConfig+0x2fe>
 8008484:	2308      	movs	r3, #8
 8008486:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800848a:	e046      	b.n	800851a <UART_SetConfig+0x2fe>
 800848c:	2310      	movs	r3, #16
 800848e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008492:	e042      	b.n	800851a <UART_SetConfig+0x2fe>
 8008494:	697b      	ldr	r3, [r7, #20]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	4a17      	ldr	r2, [pc, #92]	@ (80084f8 <UART_SetConfig+0x2dc>)
 800849a:	4293      	cmp	r3, r2
 800849c:	d13a      	bne.n	8008514 <UART_SetConfig+0x2f8>
 800849e:	4b18      	ldr	r3, [pc, #96]	@ (8008500 <UART_SetConfig+0x2e4>)
 80084a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084a4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80084a8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80084ac:	d01a      	beq.n	80084e4 <UART_SetConfig+0x2c8>
 80084ae:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80084b2:	d81b      	bhi.n	80084ec <UART_SetConfig+0x2d0>
 80084b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80084b8:	d00c      	beq.n	80084d4 <UART_SetConfig+0x2b8>
 80084ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80084be:	d815      	bhi.n	80084ec <UART_SetConfig+0x2d0>
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d003      	beq.n	80084cc <UART_SetConfig+0x2b0>
 80084c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80084c8:	d008      	beq.n	80084dc <UART_SetConfig+0x2c0>
 80084ca:	e00f      	b.n	80084ec <UART_SetConfig+0x2d0>
 80084cc:	2300      	movs	r3, #0
 80084ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084d2:	e022      	b.n	800851a <UART_SetConfig+0x2fe>
 80084d4:	2302      	movs	r3, #2
 80084d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084da:	e01e      	b.n	800851a <UART_SetConfig+0x2fe>
 80084dc:	2304      	movs	r3, #4
 80084de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084e2:	e01a      	b.n	800851a <UART_SetConfig+0x2fe>
 80084e4:	2308      	movs	r3, #8
 80084e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084ea:	e016      	b.n	800851a <UART_SetConfig+0x2fe>
 80084ec:	2310      	movs	r3, #16
 80084ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084f2:	e012      	b.n	800851a <UART_SetConfig+0x2fe>
 80084f4:	cfff69f3 	.word	0xcfff69f3
 80084f8:	40008000 	.word	0x40008000
 80084fc:	40013800 	.word	0x40013800
 8008500:	40021000 	.word	0x40021000
 8008504:	40004400 	.word	0x40004400
 8008508:	40004800 	.word	0x40004800
 800850c:	40004c00 	.word	0x40004c00
 8008510:	40005000 	.word	0x40005000
 8008514:	2310      	movs	r3, #16
 8008516:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800851a:	697b      	ldr	r3, [r7, #20]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	4aae      	ldr	r2, [pc, #696]	@ (80087d8 <UART_SetConfig+0x5bc>)
 8008520:	4293      	cmp	r3, r2
 8008522:	f040 8097 	bne.w	8008654 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008526:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800852a:	2b08      	cmp	r3, #8
 800852c:	d823      	bhi.n	8008576 <UART_SetConfig+0x35a>
 800852e:	a201      	add	r2, pc, #4	@ (adr r2, 8008534 <UART_SetConfig+0x318>)
 8008530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008534:	08008559 	.word	0x08008559
 8008538:	08008577 	.word	0x08008577
 800853c:	08008561 	.word	0x08008561
 8008540:	08008577 	.word	0x08008577
 8008544:	08008567 	.word	0x08008567
 8008548:	08008577 	.word	0x08008577
 800854c:	08008577 	.word	0x08008577
 8008550:	08008577 	.word	0x08008577
 8008554:	0800856f 	.word	0x0800856f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008558:	f7fe f814 	bl	8006584 <HAL_RCC_GetPCLK1Freq>
 800855c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800855e:	e010      	b.n	8008582 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008560:	4b9e      	ldr	r3, [pc, #632]	@ (80087dc <UART_SetConfig+0x5c0>)
 8008562:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008564:	e00d      	b.n	8008582 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008566:	f7fd ff9f 	bl	80064a8 <HAL_RCC_GetSysClockFreq>
 800856a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800856c:	e009      	b.n	8008582 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800856e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008572:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008574:	e005      	b.n	8008582 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8008576:	2300      	movs	r3, #0
 8008578:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800857a:	2301      	movs	r3, #1
 800857c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008580:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008584:	2b00      	cmp	r3, #0
 8008586:	f000 8130 	beq.w	80087ea <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800858a:	697b      	ldr	r3, [r7, #20]
 800858c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800858e:	4a94      	ldr	r2, [pc, #592]	@ (80087e0 <UART_SetConfig+0x5c4>)
 8008590:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008594:	461a      	mov	r2, r3
 8008596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008598:	fbb3 f3f2 	udiv	r3, r3, r2
 800859c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800859e:	697b      	ldr	r3, [r7, #20]
 80085a0:	685a      	ldr	r2, [r3, #4]
 80085a2:	4613      	mov	r3, r2
 80085a4:	005b      	lsls	r3, r3, #1
 80085a6:	4413      	add	r3, r2
 80085a8:	69ba      	ldr	r2, [r7, #24]
 80085aa:	429a      	cmp	r2, r3
 80085ac:	d305      	bcc.n	80085ba <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80085ae:	697b      	ldr	r3, [r7, #20]
 80085b0:	685b      	ldr	r3, [r3, #4]
 80085b2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80085b4:	69ba      	ldr	r2, [r7, #24]
 80085b6:	429a      	cmp	r2, r3
 80085b8:	d903      	bls.n	80085c2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80085ba:	2301      	movs	r3, #1
 80085bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80085c0:	e113      	b.n	80087ea <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80085c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085c4:	2200      	movs	r2, #0
 80085c6:	60bb      	str	r3, [r7, #8]
 80085c8:	60fa      	str	r2, [r7, #12]
 80085ca:	697b      	ldr	r3, [r7, #20]
 80085cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085ce:	4a84      	ldr	r2, [pc, #528]	@ (80087e0 <UART_SetConfig+0x5c4>)
 80085d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80085d4:	b29b      	uxth	r3, r3
 80085d6:	2200      	movs	r2, #0
 80085d8:	603b      	str	r3, [r7, #0]
 80085da:	607a      	str	r2, [r7, #4]
 80085dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80085e0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80085e4:	f7f8 fb58 	bl	8000c98 <__aeabi_uldivmod>
 80085e8:	4602      	mov	r2, r0
 80085ea:	460b      	mov	r3, r1
 80085ec:	4610      	mov	r0, r2
 80085ee:	4619      	mov	r1, r3
 80085f0:	f04f 0200 	mov.w	r2, #0
 80085f4:	f04f 0300 	mov.w	r3, #0
 80085f8:	020b      	lsls	r3, r1, #8
 80085fa:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80085fe:	0202      	lsls	r2, r0, #8
 8008600:	6979      	ldr	r1, [r7, #20]
 8008602:	6849      	ldr	r1, [r1, #4]
 8008604:	0849      	lsrs	r1, r1, #1
 8008606:	2000      	movs	r0, #0
 8008608:	460c      	mov	r4, r1
 800860a:	4605      	mov	r5, r0
 800860c:	eb12 0804 	adds.w	r8, r2, r4
 8008610:	eb43 0905 	adc.w	r9, r3, r5
 8008614:	697b      	ldr	r3, [r7, #20]
 8008616:	685b      	ldr	r3, [r3, #4]
 8008618:	2200      	movs	r2, #0
 800861a:	469a      	mov	sl, r3
 800861c:	4693      	mov	fp, r2
 800861e:	4652      	mov	r2, sl
 8008620:	465b      	mov	r3, fp
 8008622:	4640      	mov	r0, r8
 8008624:	4649      	mov	r1, r9
 8008626:	f7f8 fb37 	bl	8000c98 <__aeabi_uldivmod>
 800862a:	4602      	mov	r2, r0
 800862c:	460b      	mov	r3, r1
 800862e:	4613      	mov	r3, r2
 8008630:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008632:	6a3b      	ldr	r3, [r7, #32]
 8008634:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008638:	d308      	bcc.n	800864c <UART_SetConfig+0x430>
 800863a:	6a3b      	ldr	r3, [r7, #32]
 800863c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008640:	d204      	bcs.n	800864c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8008642:	697b      	ldr	r3, [r7, #20]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	6a3a      	ldr	r2, [r7, #32]
 8008648:	60da      	str	r2, [r3, #12]
 800864a:	e0ce      	b.n	80087ea <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800864c:	2301      	movs	r3, #1
 800864e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008652:	e0ca      	b.n	80087ea <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008654:	697b      	ldr	r3, [r7, #20]
 8008656:	69db      	ldr	r3, [r3, #28]
 8008658:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800865c:	d166      	bne.n	800872c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800865e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008662:	2b08      	cmp	r3, #8
 8008664:	d827      	bhi.n	80086b6 <UART_SetConfig+0x49a>
 8008666:	a201      	add	r2, pc, #4	@ (adr r2, 800866c <UART_SetConfig+0x450>)
 8008668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800866c:	08008691 	.word	0x08008691
 8008670:	08008699 	.word	0x08008699
 8008674:	080086a1 	.word	0x080086a1
 8008678:	080086b7 	.word	0x080086b7
 800867c:	080086a7 	.word	0x080086a7
 8008680:	080086b7 	.word	0x080086b7
 8008684:	080086b7 	.word	0x080086b7
 8008688:	080086b7 	.word	0x080086b7
 800868c:	080086af 	.word	0x080086af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008690:	f7fd ff78 	bl	8006584 <HAL_RCC_GetPCLK1Freq>
 8008694:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008696:	e014      	b.n	80086c2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008698:	f7fd ff8a 	bl	80065b0 <HAL_RCC_GetPCLK2Freq>
 800869c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800869e:	e010      	b.n	80086c2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80086a0:	4b4e      	ldr	r3, [pc, #312]	@ (80087dc <UART_SetConfig+0x5c0>)
 80086a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80086a4:	e00d      	b.n	80086c2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80086a6:	f7fd feff 	bl	80064a8 <HAL_RCC_GetSysClockFreq>
 80086aa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80086ac:	e009      	b.n	80086c2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80086ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80086b2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80086b4:	e005      	b.n	80086c2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80086b6:	2300      	movs	r3, #0
 80086b8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80086ba:	2301      	movs	r3, #1
 80086bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80086c0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80086c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	f000 8090 	beq.w	80087ea <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80086ca:	697b      	ldr	r3, [r7, #20]
 80086cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086ce:	4a44      	ldr	r2, [pc, #272]	@ (80087e0 <UART_SetConfig+0x5c4>)
 80086d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80086d4:	461a      	mov	r2, r3
 80086d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80086dc:	005a      	lsls	r2, r3, #1
 80086de:	697b      	ldr	r3, [r7, #20]
 80086e0:	685b      	ldr	r3, [r3, #4]
 80086e2:	085b      	lsrs	r3, r3, #1
 80086e4:	441a      	add	r2, r3
 80086e6:	697b      	ldr	r3, [r7, #20]
 80086e8:	685b      	ldr	r3, [r3, #4]
 80086ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80086ee:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80086f0:	6a3b      	ldr	r3, [r7, #32]
 80086f2:	2b0f      	cmp	r3, #15
 80086f4:	d916      	bls.n	8008724 <UART_SetConfig+0x508>
 80086f6:	6a3b      	ldr	r3, [r7, #32]
 80086f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80086fc:	d212      	bcs.n	8008724 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80086fe:	6a3b      	ldr	r3, [r7, #32]
 8008700:	b29b      	uxth	r3, r3
 8008702:	f023 030f 	bic.w	r3, r3, #15
 8008706:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008708:	6a3b      	ldr	r3, [r7, #32]
 800870a:	085b      	lsrs	r3, r3, #1
 800870c:	b29b      	uxth	r3, r3
 800870e:	f003 0307 	and.w	r3, r3, #7
 8008712:	b29a      	uxth	r2, r3
 8008714:	8bfb      	ldrh	r3, [r7, #30]
 8008716:	4313      	orrs	r3, r2
 8008718:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800871a:	697b      	ldr	r3, [r7, #20]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	8bfa      	ldrh	r2, [r7, #30]
 8008720:	60da      	str	r2, [r3, #12]
 8008722:	e062      	b.n	80087ea <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008724:	2301      	movs	r3, #1
 8008726:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800872a:	e05e      	b.n	80087ea <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800872c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008730:	2b08      	cmp	r3, #8
 8008732:	d828      	bhi.n	8008786 <UART_SetConfig+0x56a>
 8008734:	a201      	add	r2, pc, #4	@ (adr r2, 800873c <UART_SetConfig+0x520>)
 8008736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800873a:	bf00      	nop
 800873c:	08008761 	.word	0x08008761
 8008740:	08008769 	.word	0x08008769
 8008744:	08008771 	.word	0x08008771
 8008748:	08008787 	.word	0x08008787
 800874c:	08008777 	.word	0x08008777
 8008750:	08008787 	.word	0x08008787
 8008754:	08008787 	.word	0x08008787
 8008758:	08008787 	.word	0x08008787
 800875c:	0800877f 	.word	0x0800877f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008760:	f7fd ff10 	bl	8006584 <HAL_RCC_GetPCLK1Freq>
 8008764:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008766:	e014      	b.n	8008792 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008768:	f7fd ff22 	bl	80065b0 <HAL_RCC_GetPCLK2Freq>
 800876c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800876e:	e010      	b.n	8008792 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008770:	4b1a      	ldr	r3, [pc, #104]	@ (80087dc <UART_SetConfig+0x5c0>)
 8008772:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008774:	e00d      	b.n	8008792 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008776:	f7fd fe97 	bl	80064a8 <HAL_RCC_GetSysClockFreq>
 800877a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800877c:	e009      	b.n	8008792 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800877e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008782:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008784:	e005      	b.n	8008792 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8008786:	2300      	movs	r3, #0
 8008788:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800878a:	2301      	movs	r3, #1
 800878c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008790:	bf00      	nop
    }

    if (pclk != 0U)
 8008792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008794:	2b00      	cmp	r3, #0
 8008796:	d028      	beq.n	80087ea <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008798:	697b      	ldr	r3, [r7, #20]
 800879a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800879c:	4a10      	ldr	r2, [pc, #64]	@ (80087e0 <UART_SetConfig+0x5c4>)
 800879e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80087a2:	461a      	mov	r2, r3
 80087a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087a6:	fbb3 f2f2 	udiv	r2, r3, r2
 80087aa:	697b      	ldr	r3, [r7, #20]
 80087ac:	685b      	ldr	r3, [r3, #4]
 80087ae:	085b      	lsrs	r3, r3, #1
 80087b0:	441a      	add	r2, r3
 80087b2:	697b      	ldr	r3, [r7, #20]
 80087b4:	685b      	ldr	r3, [r3, #4]
 80087b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80087ba:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80087bc:	6a3b      	ldr	r3, [r7, #32]
 80087be:	2b0f      	cmp	r3, #15
 80087c0:	d910      	bls.n	80087e4 <UART_SetConfig+0x5c8>
 80087c2:	6a3b      	ldr	r3, [r7, #32]
 80087c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80087c8:	d20c      	bcs.n	80087e4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80087ca:	6a3b      	ldr	r3, [r7, #32]
 80087cc:	b29a      	uxth	r2, r3
 80087ce:	697b      	ldr	r3, [r7, #20]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	60da      	str	r2, [r3, #12]
 80087d4:	e009      	b.n	80087ea <UART_SetConfig+0x5ce>
 80087d6:	bf00      	nop
 80087d8:	40008000 	.word	0x40008000
 80087dc:	00f42400 	.word	0x00f42400
 80087e0:	0800d570 	.word	0x0800d570
      }
      else
      {
        ret = HAL_ERROR;
 80087e4:	2301      	movs	r3, #1
 80087e6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80087ea:	697b      	ldr	r3, [r7, #20]
 80087ec:	2201      	movs	r2, #1
 80087ee:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80087f2:	697b      	ldr	r3, [r7, #20]
 80087f4:	2201      	movs	r2, #1
 80087f6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80087fa:	697b      	ldr	r3, [r7, #20]
 80087fc:	2200      	movs	r2, #0
 80087fe:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008800:	697b      	ldr	r3, [r7, #20]
 8008802:	2200      	movs	r2, #0
 8008804:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008806:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800880a:	4618      	mov	r0, r3
 800880c:	3730      	adds	r7, #48	@ 0x30
 800880e:	46bd      	mov	sp, r7
 8008810:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008814 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008814:	b480      	push	{r7}
 8008816:	b083      	sub	sp, #12
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008820:	f003 0308 	and.w	r3, r3, #8
 8008824:	2b00      	cmp	r3, #0
 8008826:	d00a      	beq.n	800883e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	685b      	ldr	r3, [r3, #4]
 800882e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	430a      	orrs	r2, r1
 800883c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008842:	f003 0301 	and.w	r3, r3, #1
 8008846:	2b00      	cmp	r3, #0
 8008848:	d00a      	beq.n	8008860 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	685b      	ldr	r3, [r3, #4]
 8008850:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	430a      	orrs	r2, r1
 800885e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008864:	f003 0302 	and.w	r3, r3, #2
 8008868:	2b00      	cmp	r3, #0
 800886a:	d00a      	beq.n	8008882 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	685b      	ldr	r3, [r3, #4]
 8008872:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	430a      	orrs	r2, r1
 8008880:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008886:	f003 0304 	and.w	r3, r3, #4
 800888a:	2b00      	cmp	r3, #0
 800888c:	d00a      	beq.n	80088a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	685b      	ldr	r3, [r3, #4]
 8008894:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	430a      	orrs	r2, r1
 80088a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088a8:	f003 0310 	and.w	r3, r3, #16
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d00a      	beq.n	80088c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	689b      	ldr	r3, [r3, #8]
 80088b6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	430a      	orrs	r2, r1
 80088c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088ca:	f003 0320 	and.w	r3, r3, #32
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d00a      	beq.n	80088e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	689b      	ldr	r3, [r3, #8]
 80088d8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	430a      	orrs	r2, r1
 80088e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d01a      	beq.n	800892a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	685b      	ldr	r3, [r3, #4]
 80088fa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	430a      	orrs	r2, r1
 8008908:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800890e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008912:	d10a      	bne.n	800892a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	685b      	ldr	r3, [r3, #4]
 800891a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	430a      	orrs	r2, r1
 8008928:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800892e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008932:	2b00      	cmp	r3, #0
 8008934:	d00a      	beq.n	800894c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	685b      	ldr	r3, [r3, #4]
 800893c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	430a      	orrs	r2, r1
 800894a:	605a      	str	r2, [r3, #4]
  }
}
 800894c:	bf00      	nop
 800894e:	370c      	adds	r7, #12
 8008950:	46bd      	mov	sp, r7
 8008952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008956:	4770      	bx	lr

08008958 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b098      	sub	sp, #96	@ 0x60
 800895c:	af02      	add	r7, sp, #8
 800895e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2200      	movs	r2, #0
 8008964:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008968:	f7f9 fe28 	bl	80025bc <HAL_GetTick>
 800896c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	f003 0308 	and.w	r3, r3, #8
 8008978:	2b08      	cmp	r3, #8
 800897a:	d12f      	bne.n	80089dc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800897c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008980:	9300      	str	r3, [sp, #0]
 8008982:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008984:	2200      	movs	r2, #0
 8008986:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800898a:	6878      	ldr	r0, [r7, #4]
 800898c:	f000 f88e 	bl	8008aac <UART_WaitOnFlagUntilTimeout>
 8008990:	4603      	mov	r3, r0
 8008992:	2b00      	cmp	r3, #0
 8008994:	d022      	beq.n	80089dc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800899c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800899e:	e853 3f00 	ldrex	r3, [r3]
 80089a2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80089a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80089aa:	653b      	str	r3, [r7, #80]	@ 0x50
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	461a      	mov	r2, r3
 80089b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80089b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80089b6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089b8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80089ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80089bc:	e841 2300 	strex	r3, r2, [r1]
 80089c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80089c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d1e6      	bne.n	8008996 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2220      	movs	r2, #32
 80089cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2200      	movs	r2, #0
 80089d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80089d8:	2303      	movs	r3, #3
 80089da:	e063      	b.n	8008aa4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	f003 0304 	and.w	r3, r3, #4
 80089e6:	2b04      	cmp	r3, #4
 80089e8:	d149      	bne.n	8008a7e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80089ea:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80089ee:	9300      	str	r3, [sp, #0]
 80089f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80089f2:	2200      	movs	r2, #0
 80089f4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80089f8:	6878      	ldr	r0, [r7, #4]
 80089fa:	f000 f857 	bl	8008aac <UART_WaitOnFlagUntilTimeout>
 80089fe:	4603      	mov	r3, r0
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d03c      	beq.n	8008a7e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a0c:	e853 3f00 	ldrex	r3, [r3]
 8008a10:	623b      	str	r3, [r7, #32]
   return(result);
 8008a12:	6a3b      	ldr	r3, [r7, #32]
 8008a14:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008a18:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	461a      	mov	r2, r3
 8008a20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a22:	633b      	str	r3, [r7, #48]	@ 0x30
 8008a24:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a26:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008a28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a2a:	e841 2300 	strex	r3, r2, [r1]
 8008a2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008a30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d1e6      	bne.n	8008a04 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	3308      	adds	r3, #8
 8008a3c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a3e:	693b      	ldr	r3, [r7, #16]
 8008a40:	e853 3f00 	ldrex	r3, [r3]
 8008a44:	60fb      	str	r3, [r7, #12]
   return(result);
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	f023 0301 	bic.w	r3, r3, #1
 8008a4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	3308      	adds	r3, #8
 8008a54:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008a56:	61fa      	str	r2, [r7, #28]
 8008a58:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a5a:	69b9      	ldr	r1, [r7, #24]
 8008a5c:	69fa      	ldr	r2, [r7, #28]
 8008a5e:	e841 2300 	strex	r3, r2, [r1]
 8008a62:	617b      	str	r3, [r7, #20]
   return(result);
 8008a64:	697b      	ldr	r3, [r7, #20]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d1e5      	bne.n	8008a36 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	2220      	movs	r2, #32
 8008a6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2200      	movs	r2, #0
 8008a76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a7a:	2303      	movs	r3, #3
 8008a7c:	e012      	b.n	8008aa4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	2220      	movs	r2, #32
 8008a82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	2220      	movs	r2, #32
 8008a8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2200      	movs	r2, #0
 8008a92:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	2200      	movs	r2, #0
 8008a98:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008aa2:	2300      	movs	r3, #0
}
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	3758      	adds	r7, #88	@ 0x58
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	bd80      	pop	{r7, pc}

08008aac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b084      	sub	sp, #16
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	60f8      	str	r0, [r7, #12]
 8008ab4:	60b9      	str	r1, [r7, #8]
 8008ab6:	603b      	str	r3, [r7, #0]
 8008ab8:	4613      	mov	r3, r2
 8008aba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008abc:	e04f      	b.n	8008b5e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008abe:	69bb      	ldr	r3, [r7, #24]
 8008ac0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008ac4:	d04b      	beq.n	8008b5e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ac6:	f7f9 fd79 	bl	80025bc <HAL_GetTick>
 8008aca:	4602      	mov	r2, r0
 8008acc:	683b      	ldr	r3, [r7, #0]
 8008ace:	1ad3      	subs	r3, r2, r3
 8008ad0:	69ba      	ldr	r2, [r7, #24]
 8008ad2:	429a      	cmp	r2, r3
 8008ad4:	d302      	bcc.n	8008adc <UART_WaitOnFlagUntilTimeout+0x30>
 8008ad6:	69bb      	ldr	r3, [r7, #24]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d101      	bne.n	8008ae0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008adc:	2303      	movs	r3, #3
 8008ade:	e04e      	b.n	8008b7e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f003 0304 	and.w	r3, r3, #4
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d037      	beq.n	8008b5e <UART_WaitOnFlagUntilTimeout+0xb2>
 8008aee:	68bb      	ldr	r3, [r7, #8]
 8008af0:	2b80      	cmp	r3, #128	@ 0x80
 8008af2:	d034      	beq.n	8008b5e <UART_WaitOnFlagUntilTimeout+0xb2>
 8008af4:	68bb      	ldr	r3, [r7, #8]
 8008af6:	2b40      	cmp	r3, #64	@ 0x40
 8008af8:	d031      	beq.n	8008b5e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	69db      	ldr	r3, [r3, #28]
 8008b00:	f003 0308 	and.w	r3, r3, #8
 8008b04:	2b08      	cmp	r3, #8
 8008b06:	d110      	bne.n	8008b2a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	2208      	movs	r2, #8
 8008b0e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008b10:	68f8      	ldr	r0, [r7, #12]
 8008b12:	f000 f838 	bl	8008b86 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	2208      	movs	r2, #8
 8008b1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	2200      	movs	r2, #0
 8008b22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008b26:	2301      	movs	r3, #1
 8008b28:	e029      	b.n	8008b7e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	69db      	ldr	r3, [r3, #28]
 8008b30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008b34:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008b38:	d111      	bne.n	8008b5e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008b42:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008b44:	68f8      	ldr	r0, [r7, #12]
 8008b46:	f000 f81e 	bl	8008b86 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	2220      	movs	r2, #32
 8008b4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	2200      	movs	r2, #0
 8008b56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008b5a:	2303      	movs	r3, #3
 8008b5c:	e00f      	b.n	8008b7e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	69da      	ldr	r2, [r3, #28]
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	4013      	ands	r3, r2
 8008b68:	68ba      	ldr	r2, [r7, #8]
 8008b6a:	429a      	cmp	r2, r3
 8008b6c:	bf0c      	ite	eq
 8008b6e:	2301      	moveq	r3, #1
 8008b70:	2300      	movne	r3, #0
 8008b72:	b2db      	uxtb	r3, r3
 8008b74:	461a      	mov	r2, r3
 8008b76:	79fb      	ldrb	r3, [r7, #7]
 8008b78:	429a      	cmp	r2, r3
 8008b7a:	d0a0      	beq.n	8008abe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008b7c:	2300      	movs	r3, #0
}
 8008b7e:	4618      	mov	r0, r3
 8008b80:	3710      	adds	r7, #16
 8008b82:	46bd      	mov	sp, r7
 8008b84:	bd80      	pop	{r7, pc}

08008b86 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008b86:	b480      	push	{r7}
 8008b88:	b095      	sub	sp, #84	@ 0x54
 8008b8a:	af00      	add	r7, sp, #0
 8008b8c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b96:	e853 3f00 	ldrex	r3, [r3]
 8008b9a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ba2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	461a      	mov	r2, r3
 8008baa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008bac:	643b      	str	r3, [r7, #64]	@ 0x40
 8008bae:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bb0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008bb2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008bb4:	e841 2300 	strex	r3, r2, [r1]
 8008bb8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008bba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d1e6      	bne.n	8008b8e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	3308      	adds	r3, #8
 8008bc6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bc8:	6a3b      	ldr	r3, [r7, #32]
 8008bca:	e853 3f00 	ldrex	r3, [r3]
 8008bce:	61fb      	str	r3, [r7, #28]
   return(result);
 8008bd0:	69fb      	ldr	r3, [r7, #28]
 8008bd2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008bd6:	f023 0301 	bic.w	r3, r3, #1
 8008bda:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	3308      	adds	r3, #8
 8008be2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008be4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008be6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008be8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008bea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008bec:	e841 2300 	strex	r3, r2, [r1]
 8008bf0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d1e3      	bne.n	8008bc0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008bfc:	2b01      	cmp	r3, #1
 8008bfe:	d118      	bne.n	8008c32 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	e853 3f00 	ldrex	r3, [r3]
 8008c0c:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	f023 0310 	bic.w	r3, r3, #16
 8008c14:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	461a      	mov	r2, r3
 8008c1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c1e:	61bb      	str	r3, [r7, #24]
 8008c20:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c22:	6979      	ldr	r1, [r7, #20]
 8008c24:	69ba      	ldr	r2, [r7, #24]
 8008c26:	e841 2300 	strex	r3, r2, [r1]
 8008c2a:	613b      	str	r3, [r7, #16]
   return(result);
 8008c2c:	693b      	ldr	r3, [r7, #16]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d1e6      	bne.n	8008c00 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	2220      	movs	r2, #32
 8008c36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2200      	movs	r2, #0
 8008c44:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008c46:	bf00      	nop
 8008c48:	3754      	adds	r7, #84	@ 0x54
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c50:	4770      	bx	lr

08008c52 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008c52:	b480      	push	{r7}
 8008c54:	b085      	sub	sp, #20
 8008c56:	af00      	add	r7, sp, #0
 8008c58:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008c60:	2b01      	cmp	r3, #1
 8008c62:	d101      	bne.n	8008c68 <HAL_UARTEx_DisableFifoMode+0x16>
 8008c64:	2302      	movs	r3, #2
 8008c66:	e027      	b.n	8008cb8 <HAL_UARTEx_DisableFifoMode+0x66>
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	2201      	movs	r2, #1
 8008c6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	2224      	movs	r2, #36	@ 0x24
 8008c74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	681a      	ldr	r2, [r3, #0]
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	f022 0201 	bic.w	r2, r2, #1
 8008c8e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008c96:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2200      	movs	r2, #0
 8008c9c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	68fa      	ldr	r2, [r7, #12]
 8008ca4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	2220      	movs	r2, #32
 8008caa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008cb6:	2300      	movs	r3, #0
}
 8008cb8:	4618      	mov	r0, r3
 8008cba:	3714      	adds	r7, #20
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc2:	4770      	bx	lr

08008cc4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b084      	sub	sp, #16
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
 8008ccc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008cd4:	2b01      	cmp	r3, #1
 8008cd6:	d101      	bne.n	8008cdc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008cd8:	2302      	movs	r3, #2
 8008cda:	e02d      	b.n	8008d38 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2201      	movs	r2, #1
 8008ce0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2224      	movs	r2, #36	@ 0x24
 8008ce8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	681a      	ldr	r2, [r3, #0]
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f022 0201 	bic.w	r2, r2, #1
 8008d02:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	689b      	ldr	r3, [r3, #8]
 8008d0a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	683a      	ldr	r2, [r7, #0]
 8008d14:	430a      	orrs	r2, r1
 8008d16:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008d18:	6878      	ldr	r0, [r7, #4]
 8008d1a:	f000 f84f 	bl	8008dbc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	68fa      	ldr	r2, [r7, #12]
 8008d24:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	2220      	movs	r2, #32
 8008d2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2200      	movs	r2, #0
 8008d32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008d36:	2300      	movs	r3, #0
}
 8008d38:	4618      	mov	r0, r3
 8008d3a:	3710      	adds	r7, #16
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	bd80      	pop	{r7, pc}

08008d40 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b084      	sub	sp, #16
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
 8008d48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008d50:	2b01      	cmp	r3, #1
 8008d52:	d101      	bne.n	8008d58 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008d54:	2302      	movs	r3, #2
 8008d56:	e02d      	b.n	8008db4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2201      	movs	r2, #1
 8008d5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2224      	movs	r2, #36	@ 0x24
 8008d64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	681a      	ldr	r2, [r3, #0]
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	f022 0201 	bic.w	r2, r2, #1
 8008d7e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	689b      	ldr	r3, [r3, #8]
 8008d86:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	683a      	ldr	r2, [r7, #0]
 8008d90:	430a      	orrs	r2, r1
 8008d92:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008d94:	6878      	ldr	r0, [r7, #4]
 8008d96:	f000 f811 	bl	8008dbc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	68fa      	ldr	r2, [r7, #12]
 8008da0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	2220      	movs	r2, #32
 8008da6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2200      	movs	r2, #0
 8008dae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008db2:	2300      	movs	r3, #0
}
 8008db4:	4618      	mov	r0, r3
 8008db6:	3710      	adds	r7, #16
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd80      	pop	{r7, pc}

08008dbc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008dbc:	b480      	push	{r7}
 8008dbe:	b085      	sub	sp, #20
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d108      	bne.n	8008dde <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2201      	movs	r2, #1
 8008dd0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2201      	movs	r2, #1
 8008dd8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008ddc:	e031      	b.n	8008e42 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008dde:	2308      	movs	r3, #8
 8008de0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008de2:	2308      	movs	r3, #8
 8008de4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	689b      	ldr	r3, [r3, #8]
 8008dec:	0e5b      	lsrs	r3, r3, #25
 8008dee:	b2db      	uxtb	r3, r3
 8008df0:	f003 0307 	and.w	r3, r3, #7
 8008df4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	689b      	ldr	r3, [r3, #8]
 8008dfc:	0f5b      	lsrs	r3, r3, #29
 8008dfe:	b2db      	uxtb	r3, r3
 8008e00:	f003 0307 	and.w	r3, r3, #7
 8008e04:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008e06:	7bbb      	ldrb	r3, [r7, #14]
 8008e08:	7b3a      	ldrb	r2, [r7, #12]
 8008e0a:	4911      	ldr	r1, [pc, #68]	@ (8008e50 <UARTEx_SetNbDataToProcess+0x94>)
 8008e0c:	5c8a      	ldrb	r2, [r1, r2]
 8008e0e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008e12:	7b3a      	ldrb	r2, [r7, #12]
 8008e14:	490f      	ldr	r1, [pc, #60]	@ (8008e54 <UARTEx_SetNbDataToProcess+0x98>)
 8008e16:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008e18:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e1c:	b29a      	uxth	r2, r3
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008e24:	7bfb      	ldrb	r3, [r7, #15]
 8008e26:	7b7a      	ldrb	r2, [r7, #13]
 8008e28:	4909      	ldr	r1, [pc, #36]	@ (8008e50 <UARTEx_SetNbDataToProcess+0x94>)
 8008e2a:	5c8a      	ldrb	r2, [r1, r2]
 8008e2c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008e30:	7b7a      	ldrb	r2, [r7, #13]
 8008e32:	4908      	ldr	r1, [pc, #32]	@ (8008e54 <UARTEx_SetNbDataToProcess+0x98>)
 8008e34:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008e36:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e3a:	b29a      	uxth	r2, r3
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008e42:	bf00      	nop
 8008e44:	3714      	adds	r7, #20
 8008e46:	46bd      	mov	sp, r7
 8008e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4c:	4770      	bx	lr
 8008e4e:	bf00      	nop
 8008e50:	0800d588 	.word	0x0800d588
 8008e54:	0800d590 	.word	0x0800d590

08008e58 <_calloc_r>:
 8008e58:	b570      	push	{r4, r5, r6, lr}
 8008e5a:	fba1 5402 	umull	r5, r4, r1, r2
 8008e5e:	b934      	cbnz	r4, 8008e6e <_calloc_r+0x16>
 8008e60:	4629      	mov	r1, r5
 8008e62:	f000 fb01 	bl	8009468 <_malloc_r>
 8008e66:	4606      	mov	r6, r0
 8008e68:	b928      	cbnz	r0, 8008e76 <_calloc_r+0x1e>
 8008e6a:	4630      	mov	r0, r6
 8008e6c:	bd70      	pop	{r4, r5, r6, pc}
 8008e6e:	220c      	movs	r2, #12
 8008e70:	6002      	str	r2, [r0, #0]
 8008e72:	2600      	movs	r6, #0
 8008e74:	e7f9      	b.n	8008e6a <_calloc_r+0x12>
 8008e76:	462a      	mov	r2, r5
 8008e78:	4621      	mov	r1, r4
 8008e7a:	f001 fe85 	bl	800ab88 <memset>
 8008e7e:	e7f4      	b.n	8008e6a <_calloc_r+0x12>

08008e80 <__cvt>:
 8008e80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008e84:	ec57 6b10 	vmov	r6, r7, d0
 8008e88:	2f00      	cmp	r7, #0
 8008e8a:	460c      	mov	r4, r1
 8008e8c:	4619      	mov	r1, r3
 8008e8e:	463b      	mov	r3, r7
 8008e90:	bfbb      	ittet	lt
 8008e92:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008e96:	461f      	movlt	r7, r3
 8008e98:	2300      	movge	r3, #0
 8008e9a:	232d      	movlt	r3, #45	@ 0x2d
 8008e9c:	700b      	strb	r3, [r1, #0]
 8008e9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ea0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008ea4:	4691      	mov	r9, r2
 8008ea6:	f023 0820 	bic.w	r8, r3, #32
 8008eaa:	bfbc      	itt	lt
 8008eac:	4632      	movlt	r2, r6
 8008eae:	4616      	movlt	r6, r2
 8008eb0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008eb4:	d005      	beq.n	8008ec2 <__cvt+0x42>
 8008eb6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008eba:	d100      	bne.n	8008ebe <__cvt+0x3e>
 8008ebc:	3401      	adds	r4, #1
 8008ebe:	2102      	movs	r1, #2
 8008ec0:	e000      	b.n	8008ec4 <__cvt+0x44>
 8008ec2:	2103      	movs	r1, #3
 8008ec4:	ab03      	add	r3, sp, #12
 8008ec6:	9301      	str	r3, [sp, #4]
 8008ec8:	ab02      	add	r3, sp, #8
 8008eca:	9300      	str	r3, [sp, #0]
 8008ecc:	ec47 6b10 	vmov	d0, r6, r7
 8008ed0:	4653      	mov	r3, sl
 8008ed2:	4622      	mov	r2, r4
 8008ed4:	f001 ff5c 	bl	800ad90 <_dtoa_r>
 8008ed8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008edc:	4605      	mov	r5, r0
 8008ede:	d119      	bne.n	8008f14 <__cvt+0x94>
 8008ee0:	f019 0f01 	tst.w	r9, #1
 8008ee4:	d00e      	beq.n	8008f04 <__cvt+0x84>
 8008ee6:	eb00 0904 	add.w	r9, r0, r4
 8008eea:	2200      	movs	r2, #0
 8008eec:	2300      	movs	r3, #0
 8008eee:	4630      	mov	r0, r6
 8008ef0:	4639      	mov	r1, r7
 8008ef2:	f7f7 fdf1 	bl	8000ad8 <__aeabi_dcmpeq>
 8008ef6:	b108      	cbz	r0, 8008efc <__cvt+0x7c>
 8008ef8:	f8cd 900c 	str.w	r9, [sp, #12]
 8008efc:	2230      	movs	r2, #48	@ 0x30
 8008efe:	9b03      	ldr	r3, [sp, #12]
 8008f00:	454b      	cmp	r3, r9
 8008f02:	d31e      	bcc.n	8008f42 <__cvt+0xc2>
 8008f04:	9b03      	ldr	r3, [sp, #12]
 8008f06:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f08:	1b5b      	subs	r3, r3, r5
 8008f0a:	4628      	mov	r0, r5
 8008f0c:	6013      	str	r3, [r2, #0]
 8008f0e:	b004      	add	sp, #16
 8008f10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f14:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008f18:	eb00 0904 	add.w	r9, r0, r4
 8008f1c:	d1e5      	bne.n	8008eea <__cvt+0x6a>
 8008f1e:	7803      	ldrb	r3, [r0, #0]
 8008f20:	2b30      	cmp	r3, #48	@ 0x30
 8008f22:	d10a      	bne.n	8008f3a <__cvt+0xba>
 8008f24:	2200      	movs	r2, #0
 8008f26:	2300      	movs	r3, #0
 8008f28:	4630      	mov	r0, r6
 8008f2a:	4639      	mov	r1, r7
 8008f2c:	f7f7 fdd4 	bl	8000ad8 <__aeabi_dcmpeq>
 8008f30:	b918      	cbnz	r0, 8008f3a <__cvt+0xba>
 8008f32:	f1c4 0401 	rsb	r4, r4, #1
 8008f36:	f8ca 4000 	str.w	r4, [sl]
 8008f3a:	f8da 3000 	ldr.w	r3, [sl]
 8008f3e:	4499      	add	r9, r3
 8008f40:	e7d3      	b.n	8008eea <__cvt+0x6a>
 8008f42:	1c59      	adds	r1, r3, #1
 8008f44:	9103      	str	r1, [sp, #12]
 8008f46:	701a      	strb	r2, [r3, #0]
 8008f48:	e7d9      	b.n	8008efe <__cvt+0x7e>

08008f4a <__exponent>:
 8008f4a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008f4c:	2900      	cmp	r1, #0
 8008f4e:	bfba      	itte	lt
 8008f50:	4249      	neglt	r1, r1
 8008f52:	232d      	movlt	r3, #45	@ 0x2d
 8008f54:	232b      	movge	r3, #43	@ 0x2b
 8008f56:	2909      	cmp	r1, #9
 8008f58:	7002      	strb	r2, [r0, #0]
 8008f5a:	7043      	strb	r3, [r0, #1]
 8008f5c:	dd29      	ble.n	8008fb2 <__exponent+0x68>
 8008f5e:	f10d 0307 	add.w	r3, sp, #7
 8008f62:	461d      	mov	r5, r3
 8008f64:	270a      	movs	r7, #10
 8008f66:	461a      	mov	r2, r3
 8008f68:	fbb1 f6f7 	udiv	r6, r1, r7
 8008f6c:	fb07 1416 	mls	r4, r7, r6, r1
 8008f70:	3430      	adds	r4, #48	@ 0x30
 8008f72:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008f76:	460c      	mov	r4, r1
 8008f78:	2c63      	cmp	r4, #99	@ 0x63
 8008f7a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8008f7e:	4631      	mov	r1, r6
 8008f80:	dcf1      	bgt.n	8008f66 <__exponent+0x1c>
 8008f82:	3130      	adds	r1, #48	@ 0x30
 8008f84:	1e94      	subs	r4, r2, #2
 8008f86:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008f8a:	1c41      	adds	r1, r0, #1
 8008f8c:	4623      	mov	r3, r4
 8008f8e:	42ab      	cmp	r3, r5
 8008f90:	d30a      	bcc.n	8008fa8 <__exponent+0x5e>
 8008f92:	f10d 0309 	add.w	r3, sp, #9
 8008f96:	1a9b      	subs	r3, r3, r2
 8008f98:	42ac      	cmp	r4, r5
 8008f9a:	bf88      	it	hi
 8008f9c:	2300      	movhi	r3, #0
 8008f9e:	3302      	adds	r3, #2
 8008fa0:	4403      	add	r3, r0
 8008fa2:	1a18      	subs	r0, r3, r0
 8008fa4:	b003      	add	sp, #12
 8008fa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008fa8:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008fac:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008fb0:	e7ed      	b.n	8008f8e <__exponent+0x44>
 8008fb2:	2330      	movs	r3, #48	@ 0x30
 8008fb4:	3130      	adds	r1, #48	@ 0x30
 8008fb6:	7083      	strb	r3, [r0, #2]
 8008fb8:	70c1      	strb	r1, [r0, #3]
 8008fba:	1d03      	adds	r3, r0, #4
 8008fbc:	e7f1      	b.n	8008fa2 <__exponent+0x58>
	...

08008fc0 <_printf_float>:
 8008fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fc4:	b08d      	sub	sp, #52	@ 0x34
 8008fc6:	460c      	mov	r4, r1
 8008fc8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008fcc:	4616      	mov	r6, r2
 8008fce:	461f      	mov	r7, r3
 8008fd0:	4605      	mov	r5, r0
 8008fd2:	f001 fe31 	bl	800ac38 <_localeconv_r>
 8008fd6:	6803      	ldr	r3, [r0, #0]
 8008fd8:	9304      	str	r3, [sp, #16]
 8008fda:	4618      	mov	r0, r3
 8008fdc:	f7f7 f950 	bl	8000280 <strlen>
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	930a      	str	r3, [sp, #40]	@ 0x28
 8008fe4:	f8d8 3000 	ldr.w	r3, [r8]
 8008fe8:	9005      	str	r0, [sp, #20]
 8008fea:	3307      	adds	r3, #7
 8008fec:	f023 0307 	bic.w	r3, r3, #7
 8008ff0:	f103 0208 	add.w	r2, r3, #8
 8008ff4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008ff8:	f8d4 b000 	ldr.w	fp, [r4]
 8008ffc:	f8c8 2000 	str.w	r2, [r8]
 8009000:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009004:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009008:	9307      	str	r3, [sp, #28]
 800900a:	f8cd 8018 	str.w	r8, [sp, #24]
 800900e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009012:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009016:	4b9c      	ldr	r3, [pc, #624]	@ (8009288 <_printf_float+0x2c8>)
 8009018:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800901c:	f7f7 fd8e 	bl	8000b3c <__aeabi_dcmpun>
 8009020:	bb70      	cbnz	r0, 8009080 <_printf_float+0xc0>
 8009022:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009026:	4b98      	ldr	r3, [pc, #608]	@ (8009288 <_printf_float+0x2c8>)
 8009028:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800902c:	f7f7 fd68 	bl	8000b00 <__aeabi_dcmple>
 8009030:	bb30      	cbnz	r0, 8009080 <_printf_float+0xc0>
 8009032:	2200      	movs	r2, #0
 8009034:	2300      	movs	r3, #0
 8009036:	4640      	mov	r0, r8
 8009038:	4649      	mov	r1, r9
 800903a:	f7f7 fd57 	bl	8000aec <__aeabi_dcmplt>
 800903e:	b110      	cbz	r0, 8009046 <_printf_float+0x86>
 8009040:	232d      	movs	r3, #45	@ 0x2d
 8009042:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009046:	4a91      	ldr	r2, [pc, #580]	@ (800928c <_printf_float+0x2cc>)
 8009048:	4b91      	ldr	r3, [pc, #580]	@ (8009290 <_printf_float+0x2d0>)
 800904a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800904e:	bf8c      	ite	hi
 8009050:	4690      	movhi	r8, r2
 8009052:	4698      	movls	r8, r3
 8009054:	2303      	movs	r3, #3
 8009056:	6123      	str	r3, [r4, #16]
 8009058:	f02b 0304 	bic.w	r3, fp, #4
 800905c:	6023      	str	r3, [r4, #0]
 800905e:	f04f 0900 	mov.w	r9, #0
 8009062:	9700      	str	r7, [sp, #0]
 8009064:	4633      	mov	r3, r6
 8009066:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009068:	4621      	mov	r1, r4
 800906a:	4628      	mov	r0, r5
 800906c:	f000 fa7c 	bl	8009568 <_printf_common>
 8009070:	3001      	adds	r0, #1
 8009072:	f040 808d 	bne.w	8009190 <_printf_float+0x1d0>
 8009076:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800907a:	b00d      	add	sp, #52	@ 0x34
 800907c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009080:	4642      	mov	r2, r8
 8009082:	464b      	mov	r3, r9
 8009084:	4640      	mov	r0, r8
 8009086:	4649      	mov	r1, r9
 8009088:	f7f7 fd58 	bl	8000b3c <__aeabi_dcmpun>
 800908c:	b140      	cbz	r0, 80090a0 <_printf_float+0xe0>
 800908e:	464b      	mov	r3, r9
 8009090:	2b00      	cmp	r3, #0
 8009092:	bfbc      	itt	lt
 8009094:	232d      	movlt	r3, #45	@ 0x2d
 8009096:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800909a:	4a7e      	ldr	r2, [pc, #504]	@ (8009294 <_printf_float+0x2d4>)
 800909c:	4b7e      	ldr	r3, [pc, #504]	@ (8009298 <_printf_float+0x2d8>)
 800909e:	e7d4      	b.n	800904a <_printf_float+0x8a>
 80090a0:	6863      	ldr	r3, [r4, #4]
 80090a2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80090a6:	9206      	str	r2, [sp, #24]
 80090a8:	1c5a      	adds	r2, r3, #1
 80090aa:	d13b      	bne.n	8009124 <_printf_float+0x164>
 80090ac:	2306      	movs	r3, #6
 80090ae:	6063      	str	r3, [r4, #4]
 80090b0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80090b4:	2300      	movs	r3, #0
 80090b6:	6022      	str	r2, [r4, #0]
 80090b8:	9303      	str	r3, [sp, #12]
 80090ba:	ab0a      	add	r3, sp, #40	@ 0x28
 80090bc:	e9cd a301 	strd	sl, r3, [sp, #4]
 80090c0:	ab09      	add	r3, sp, #36	@ 0x24
 80090c2:	9300      	str	r3, [sp, #0]
 80090c4:	6861      	ldr	r1, [r4, #4]
 80090c6:	ec49 8b10 	vmov	d0, r8, r9
 80090ca:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80090ce:	4628      	mov	r0, r5
 80090d0:	f7ff fed6 	bl	8008e80 <__cvt>
 80090d4:	9b06      	ldr	r3, [sp, #24]
 80090d6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80090d8:	2b47      	cmp	r3, #71	@ 0x47
 80090da:	4680      	mov	r8, r0
 80090dc:	d129      	bne.n	8009132 <_printf_float+0x172>
 80090de:	1cc8      	adds	r0, r1, #3
 80090e0:	db02      	blt.n	80090e8 <_printf_float+0x128>
 80090e2:	6863      	ldr	r3, [r4, #4]
 80090e4:	4299      	cmp	r1, r3
 80090e6:	dd41      	ble.n	800916c <_printf_float+0x1ac>
 80090e8:	f1aa 0a02 	sub.w	sl, sl, #2
 80090ec:	fa5f fa8a 	uxtb.w	sl, sl
 80090f0:	3901      	subs	r1, #1
 80090f2:	4652      	mov	r2, sl
 80090f4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80090f8:	9109      	str	r1, [sp, #36]	@ 0x24
 80090fa:	f7ff ff26 	bl	8008f4a <__exponent>
 80090fe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009100:	1813      	adds	r3, r2, r0
 8009102:	2a01      	cmp	r2, #1
 8009104:	4681      	mov	r9, r0
 8009106:	6123      	str	r3, [r4, #16]
 8009108:	dc02      	bgt.n	8009110 <_printf_float+0x150>
 800910a:	6822      	ldr	r2, [r4, #0]
 800910c:	07d2      	lsls	r2, r2, #31
 800910e:	d501      	bpl.n	8009114 <_printf_float+0x154>
 8009110:	3301      	adds	r3, #1
 8009112:	6123      	str	r3, [r4, #16]
 8009114:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009118:	2b00      	cmp	r3, #0
 800911a:	d0a2      	beq.n	8009062 <_printf_float+0xa2>
 800911c:	232d      	movs	r3, #45	@ 0x2d
 800911e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009122:	e79e      	b.n	8009062 <_printf_float+0xa2>
 8009124:	9a06      	ldr	r2, [sp, #24]
 8009126:	2a47      	cmp	r2, #71	@ 0x47
 8009128:	d1c2      	bne.n	80090b0 <_printf_float+0xf0>
 800912a:	2b00      	cmp	r3, #0
 800912c:	d1c0      	bne.n	80090b0 <_printf_float+0xf0>
 800912e:	2301      	movs	r3, #1
 8009130:	e7bd      	b.n	80090ae <_printf_float+0xee>
 8009132:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009136:	d9db      	bls.n	80090f0 <_printf_float+0x130>
 8009138:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800913c:	d118      	bne.n	8009170 <_printf_float+0x1b0>
 800913e:	2900      	cmp	r1, #0
 8009140:	6863      	ldr	r3, [r4, #4]
 8009142:	dd0b      	ble.n	800915c <_printf_float+0x19c>
 8009144:	6121      	str	r1, [r4, #16]
 8009146:	b913      	cbnz	r3, 800914e <_printf_float+0x18e>
 8009148:	6822      	ldr	r2, [r4, #0]
 800914a:	07d0      	lsls	r0, r2, #31
 800914c:	d502      	bpl.n	8009154 <_printf_float+0x194>
 800914e:	3301      	adds	r3, #1
 8009150:	440b      	add	r3, r1
 8009152:	6123      	str	r3, [r4, #16]
 8009154:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009156:	f04f 0900 	mov.w	r9, #0
 800915a:	e7db      	b.n	8009114 <_printf_float+0x154>
 800915c:	b913      	cbnz	r3, 8009164 <_printf_float+0x1a4>
 800915e:	6822      	ldr	r2, [r4, #0]
 8009160:	07d2      	lsls	r2, r2, #31
 8009162:	d501      	bpl.n	8009168 <_printf_float+0x1a8>
 8009164:	3302      	adds	r3, #2
 8009166:	e7f4      	b.n	8009152 <_printf_float+0x192>
 8009168:	2301      	movs	r3, #1
 800916a:	e7f2      	b.n	8009152 <_printf_float+0x192>
 800916c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009170:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009172:	4299      	cmp	r1, r3
 8009174:	db05      	blt.n	8009182 <_printf_float+0x1c2>
 8009176:	6823      	ldr	r3, [r4, #0]
 8009178:	6121      	str	r1, [r4, #16]
 800917a:	07d8      	lsls	r0, r3, #31
 800917c:	d5ea      	bpl.n	8009154 <_printf_float+0x194>
 800917e:	1c4b      	adds	r3, r1, #1
 8009180:	e7e7      	b.n	8009152 <_printf_float+0x192>
 8009182:	2900      	cmp	r1, #0
 8009184:	bfd4      	ite	le
 8009186:	f1c1 0202 	rsble	r2, r1, #2
 800918a:	2201      	movgt	r2, #1
 800918c:	4413      	add	r3, r2
 800918e:	e7e0      	b.n	8009152 <_printf_float+0x192>
 8009190:	6823      	ldr	r3, [r4, #0]
 8009192:	055a      	lsls	r2, r3, #21
 8009194:	d407      	bmi.n	80091a6 <_printf_float+0x1e6>
 8009196:	6923      	ldr	r3, [r4, #16]
 8009198:	4642      	mov	r2, r8
 800919a:	4631      	mov	r1, r6
 800919c:	4628      	mov	r0, r5
 800919e:	47b8      	blx	r7
 80091a0:	3001      	adds	r0, #1
 80091a2:	d12b      	bne.n	80091fc <_printf_float+0x23c>
 80091a4:	e767      	b.n	8009076 <_printf_float+0xb6>
 80091a6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80091aa:	f240 80dd 	bls.w	8009368 <_printf_float+0x3a8>
 80091ae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80091b2:	2200      	movs	r2, #0
 80091b4:	2300      	movs	r3, #0
 80091b6:	f7f7 fc8f 	bl	8000ad8 <__aeabi_dcmpeq>
 80091ba:	2800      	cmp	r0, #0
 80091bc:	d033      	beq.n	8009226 <_printf_float+0x266>
 80091be:	4a37      	ldr	r2, [pc, #220]	@ (800929c <_printf_float+0x2dc>)
 80091c0:	2301      	movs	r3, #1
 80091c2:	4631      	mov	r1, r6
 80091c4:	4628      	mov	r0, r5
 80091c6:	47b8      	blx	r7
 80091c8:	3001      	adds	r0, #1
 80091ca:	f43f af54 	beq.w	8009076 <_printf_float+0xb6>
 80091ce:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80091d2:	4543      	cmp	r3, r8
 80091d4:	db02      	blt.n	80091dc <_printf_float+0x21c>
 80091d6:	6823      	ldr	r3, [r4, #0]
 80091d8:	07d8      	lsls	r0, r3, #31
 80091da:	d50f      	bpl.n	80091fc <_printf_float+0x23c>
 80091dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80091e0:	4631      	mov	r1, r6
 80091e2:	4628      	mov	r0, r5
 80091e4:	47b8      	blx	r7
 80091e6:	3001      	adds	r0, #1
 80091e8:	f43f af45 	beq.w	8009076 <_printf_float+0xb6>
 80091ec:	f04f 0900 	mov.w	r9, #0
 80091f0:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80091f4:	f104 0a1a 	add.w	sl, r4, #26
 80091f8:	45c8      	cmp	r8, r9
 80091fa:	dc09      	bgt.n	8009210 <_printf_float+0x250>
 80091fc:	6823      	ldr	r3, [r4, #0]
 80091fe:	079b      	lsls	r3, r3, #30
 8009200:	f100 8103 	bmi.w	800940a <_printf_float+0x44a>
 8009204:	68e0      	ldr	r0, [r4, #12]
 8009206:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009208:	4298      	cmp	r0, r3
 800920a:	bfb8      	it	lt
 800920c:	4618      	movlt	r0, r3
 800920e:	e734      	b.n	800907a <_printf_float+0xba>
 8009210:	2301      	movs	r3, #1
 8009212:	4652      	mov	r2, sl
 8009214:	4631      	mov	r1, r6
 8009216:	4628      	mov	r0, r5
 8009218:	47b8      	blx	r7
 800921a:	3001      	adds	r0, #1
 800921c:	f43f af2b 	beq.w	8009076 <_printf_float+0xb6>
 8009220:	f109 0901 	add.w	r9, r9, #1
 8009224:	e7e8      	b.n	80091f8 <_printf_float+0x238>
 8009226:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009228:	2b00      	cmp	r3, #0
 800922a:	dc39      	bgt.n	80092a0 <_printf_float+0x2e0>
 800922c:	4a1b      	ldr	r2, [pc, #108]	@ (800929c <_printf_float+0x2dc>)
 800922e:	2301      	movs	r3, #1
 8009230:	4631      	mov	r1, r6
 8009232:	4628      	mov	r0, r5
 8009234:	47b8      	blx	r7
 8009236:	3001      	adds	r0, #1
 8009238:	f43f af1d 	beq.w	8009076 <_printf_float+0xb6>
 800923c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009240:	ea59 0303 	orrs.w	r3, r9, r3
 8009244:	d102      	bne.n	800924c <_printf_float+0x28c>
 8009246:	6823      	ldr	r3, [r4, #0]
 8009248:	07d9      	lsls	r1, r3, #31
 800924a:	d5d7      	bpl.n	80091fc <_printf_float+0x23c>
 800924c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009250:	4631      	mov	r1, r6
 8009252:	4628      	mov	r0, r5
 8009254:	47b8      	blx	r7
 8009256:	3001      	adds	r0, #1
 8009258:	f43f af0d 	beq.w	8009076 <_printf_float+0xb6>
 800925c:	f04f 0a00 	mov.w	sl, #0
 8009260:	f104 0b1a 	add.w	fp, r4, #26
 8009264:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009266:	425b      	negs	r3, r3
 8009268:	4553      	cmp	r3, sl
 800926a:	dc01      	bgt.n	8009270 <_printf_float+0x2b0>
 800926c:	464b      	mov	r3, r9
 800926e:	e793      	b.n	8009198 <_printf_float+0x1d8>
 8009270:	2301      	movs	r3, #1
 8009272:	465a      	mov	r2, fp
 8009274:	4631      	mov	r1, r6
 8009276:	4628      	mov	r0, r5
 8009278:	47b8      	blx	r7
 800927a:	3001      	adds	r0, #1
 800927c:	f43f aefb 	beq.w	8009076 <_printf_float+0xb6>
 8009280:	f10a 0a01 	add.w	sl, sl, #1
 8009284:	e7ee      	b.n	8009264 <_printf_float+0x2a4>
 8009286:	bf00      	nop
 8009288:	7fefffff 	.word	0x7fefffff
 800928c:	0800d59c 	.word	0x0800d59c
 8009290:	0800d598 	.word	0x0800d598
 8009294:	0800d5a4 	.word	0x0800d5a4
 8009298:	0800d5a0 	.word	0x0800d5a0
 800929c:	0800d5a8 	.word	0x0800d5a8
 80092a0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80092a2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80092a6:	4553      	cmp	r3, sl
 80092a8:	bfa8      	it	ge
 80092aa:	4653      	movge	r3, sl
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	4699      	mov	r9, r3
 80092b0:	dc36      	bgt.n	8009320 <_printf_float+0x360>
 80092b2:	f04f 0b00 	mov.w	fp, #0
 80092b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80092ba:	f104 021a 	add.w	r2, r4, #26
 80092be:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80092c0:	9306      	str	r3, [sp, #24]
 80092c2:	eba3 0309 	sub.w	r3, r3, r9
 80092c6:	455b      	cmp	r3, fp
 80092c8:	dc31      	bgt.n	800932e <_printf_float+0x36e>
 80092ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092cc:	459a      	cmp	sl, r3
 80092ce:	dc3a      	bgt.n	8009346 <_printf_float+0x386>
 80092d0:	6823      	ldr	r3, [r4, #0]
 80092d2:	07da      	lsls	r2, r3, #31
 80092d4:	d437      	bmi.n	8009346 <_printf_float+0x386>
 80092d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092d8:	ebaa 0903 	sub.w	r9, sl, r3
 80092dc:	9b06      	ldr	r3, [sp, #24]
 80092de:	ebaa 0303 	sub.w	r3, sl, r3
 80092e2:	4599      	cmp	r9, r3
 80092e4:	bfa8      	it	ge
 80092e6:	4699      	movge	r9, r3
 80092e8:	f1b9 0f00 	cmp.w	r9, #0
 80092ec:	dc33      	bgt.n	8009356 <_printf_float+0x396>
 80092ee:	f04f 0800 	mov.w	r8, #0
 80092f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80092f6:	f104 0b1a 	add.w	fp, r4, #26
 80092fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092fc:	ebaa 0303 	sub.w	r3, sl, r3
 8009300:	eba3 0309 	sub.w	r3, r3, r9
 8009304:	4543      	cmp	r3, r8
 8009306:	f77f af79 	ble.w	80091fc <_printf_float+0x23c>
 800930a:	2301      	movs	r3, #1
 800930c:	465a      	mov	r2, fp
 800930e:	4631      	mov	r1, r6
 8009310:	4628      	mov	r0, r5
 8009312:	47b8      	blx	r7
 8009314:	3001      	adds	r0, #1
 8009316:	f43f aeae 	beq.w	8009076 <_printf_float+0xb6>
 800931a:	f108 0801 	add.w	r8, r8, #1
 800931e:	e7ec      	b.n	80092fa <_printf_float+0x33a>
 8009320:	4642      	mov	r2, r8
 8009322:	4631      	mov	r1, r6
 8009324:	4628      	mov	r0, r5
 8009326:	47b8      	blx	r7
 8009328:	3001      	adds	r0, #1
 800932a:	d1c2      	bne.n	80092b2 <_printf_float+0x2f2>
 800932c:	e6a3      	b.n	8009076 <_printf_float+0xb6>
 800932e:	2301      	movs	r3, #1
 8009330:	4631      	mov	r1, r6
 8009332:	4628      	mov	r0, r5
 8009334:	9206      	str	r2, [sp, #24]
 8009336:	47b8      	blx	r7
 8009338:	3001      	adds	r0, #1
 800933a:	f43f ae9c 	beq.w	8009076 <_printf_float+0xb6>
 800933e:	9a06      	ldr	r2, [sp, #24]
 8009340:	f10b 0b01 	add.w	fp, fp, #1
 8009344:	e7bb      	b.n	80092be <_printf_float+0x2fe>
 8009346:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800934a:	4631      	mov	r1, r6
 800934c:	4628      	mov	r0, r5
 800934e:	47b8      	blx	r7
 8009350:	3001      	adds	r0, #1
 8009352:	d1c0      	bne.n	80092d6 <_printf_float+0x316>
 8009354:	e68f      	b.n	8009076 <_printf_float+0xb6>
 8009356:	9a06      	ldr	r2, [sp, #24]
 8009358:	464b      	mov	r3, r9
 800935a:	4442      	add	r2, r8
 800935c:	4631      	mov	r1, r6
 800935e:	4628      	mov	r0, r5
 8009360:	47b8      	blx	r7
 8009362:	3001      	adds	r0, #1
 8009364:	d1c3      	bne.n	80092ee <_printf_float+0x32e>
 8009366:	e686      	b.n	8009076 <_printf_float+0xb6>
 8009368:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800936c:	f1ba 0f01 	cmp.w	sl, #1
 8009370:	dc01      	bgt.n	8009376 <_printf_float+0x3b6>
 8009372:	07db      	lsls	r3, r3, #31
 8009374:	d536      	bpl.n	80093e4 <_printf_float+0x424>
 8009376:	2301      	movs	r3, #1
 8009378:	4642      	mov	r2, r8
 800937a:	4631      	mov	r1, r6
 800937c:	4628      	mov	r0, r5
 800937e:	47b8      	blx	r7
 8009380:	3001      	adds	r0, #1
 8009382:	f43f ae78 	beq.w	8009076 <_printf_float+0xb6>
 8009386:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800938a:	4631      	mov	r1, r6
 800938c:	4628      	mov	r0, r5
 800938e:	47b8      	blx	r7
 8009390:	3001      	adds	r0, #1
 8009392:	f43f ae70 	beq.w	8009076 <_printf_float+0xb6>
 8009396:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800939a:	2200      	movs	r2, #0
 800939c:	2300      	movs	r3, #0
 800939e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80093a2:	f7f7 fb99 	bl	8000ad8 <__aeabi_dcmpeq>
 80093a6:	b9c0      	cbnz	r0, 80093da <_printf_float+0x41a>
 80093a8:	4653      	mov	r3, sl
 80093aa:	f108 0201 	add.w	r2, r8, #1
 80093ae:	4631      	mov	r1, r6
 80093b0:	4628      	mov	r0, r5
 80093b2:	47b8      	blx	r7
 80093b4:	3001      	adds	r0, #1
 80093b6:	d10c      	bne.n	80093d2 <_printf_float+0x412>
 80093b8:	e65d      	b.n	8009076 <_printf_float+0xb6>
 80093ba:	2301      	movs	r3, #1
 80093bc:	465a      	mov	r2, fp
 80093be:	4631      	mov	r1, r6
 80093c0:	4628      	mov	r0, r5
 80093c2:	47b8      	blx	r7
 80093c4:	3001      	adds	r0, #1
 80093c6:	f43f ae56 	beq.w	8009076 <_printf_float+0xb6>
 80093ca:	f108 0801 	add.w	r8, r8, #1
 80093ce:	45d0      	cmp	r8, sl
 80093d0:	dbf3      	blt.n	80093ba <_printf_float+0x3fa>
 80093d2:	464b      	mov	r3, r9
 80093d4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80093d8:	e6df      	b.n	800919a <_printf_float+0x1da>
 80093da:	f04f 0800 	mov.w	r8, #0
 80093de:	f104 0b1a 	add.w	fp, r4, #26
 80093e2:	e7f4      	b.n	80093ce <_printf_float+0x40e>
 80093e4:	2301      	movs	r3, #1
 80093e6:	4642      	mov	r2, r8
 80093e8:	e7e1      	b.n	80093ae <_printf_float+0x3ee>
 80093ea:	2301      	movs	r3, #1
 80093ec:	464a      	mov	r2, r9
 80093ee:	4631      	mov	r1, r6
 80093f0:	4628      	mov	r0, r5
 80093f2:	47b8      	blx	r7
 80093f4:	3001      	adds	r0, #1
 80093f6:	f43f ae3e 	beq.w	8009076 <_printf_float+0xb6>
 80093fa:	f108 0801 	add.w	r8, r8, #1
 80093fe:	68e3      	ldr	r3, [r4, #12]
 8009400:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009402:	1a5b      	subs	r3, r3, r1
 8009404:	4543      	cmp	r3, r8
 8009406:	dcf0      	bgt.n	80093ea <_printf_float+0x42a>
 8009408:	e6fc      	b.n	8009204 <_printf_float+0x244>
 800940a:	f04f 0800 	mov.w	r8, #0
 800940e:	f104 0919 	add.w	r9, r4, #25
 8009412:	e7f4      	b.n	80093fe <_printf_float+0x43e>

08009414 <malloc>:
 8009414:	4b02      	ldr	r3, [pc, #8]	@ (8009420 <malloc+0xc>)
 8009416:	4601      	mov	r1, r0
 8009418:	6818      	ldr	r0, [r3, #0]
 800941a:	f000 b825 	b.w	8009468 <_malloc_r>
 800941e:	bf00      	nop
 8009420:	20000184 	.word	0x20000184

08009424 <sbrk_aligned>:
 8009424:	b570      	push	{r4, r5, r6, lr}
 8009426:	4e0f      	ldr	r6, [pc, #60]	@ (8009464 <sbrk_aligned+0x40>)
 8009428:	460c      	mov	r4, r1
 800942a:	6831      	ldr	r1, [r6, #0]
 800942c:	4605      	mov	r5, r0
 800942e:	b911      	cbnz	r1, 8009436 <sbrk_aligned+0x12>
 8009430:	f001 fbc4 	bl	800abbc <_sbrk_r>
 8009434:	6030      	str	r0, [r6, #0]
 8009436:	4621      	mov	r1, r4
 8009438:	4628      	mov	r0, r5
 800943a:	f001 fbbf 	bl	800abbc <_sbrk_r>
 800943e:	1c43      	adds	r3, r0, #1
 8009440:	d103      	bne.n	800944a <sbrk_aligned+0x26>
 8009442:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009446:	4620      	mov	r0, r4
 8009448:	bd70      	pop	{r4, r5, r6, pc}
 800944a:	1cc4      	adds	r4, r0, #3
 800944c:	f024 0403 	bic.w	r4, r4, #3
 8009450:	42a0      	cmp	r0, r4
 8009452:	d0f8      	beq.n	8009446 <sbrk_aligned+0x22>
 8009454:	1a21      	subs	r1, r4, r0
 8009456:	4628      	mov	r0, r5
 8009458:	f001 fbb0 	bl	800abbc <_sbrk_r>
 800945c:	3001      	adds	r0, #1
 800945e:	d1f2      	bne.n	8009446 <sbrk_aligned+0x22>
 8009460:	e7ef      	b.n	8009442 <sbrk_aligned+0x1e>
 8009462:	bf00      	nop
 8009464:	20000618 	.word	0x20000618

08009468 <_malloc_r>:
 8009468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800946c:	1ccd      	adds	r5, r1, #3
 800946e:	f025 0503 	bic.w	r5, r5, #3
 8009472:	3508      	adds	r5, #8
 8009474:	2d0c      	cmp	r5, #12
 8009476:	bf38      	it	cc
 8009478:	250c      	movcc	r5, #12
 800947a:	2d00      	cmp	r5, #0
 800947c:	4606      	mov	r6, r0
 800947e:	db01      	blt.n	8009484 <_malloc_r+0x1c>
 8009480:	42a9      	cmp	r1, r5
 8009482:	d904      	bls.n	800948e <_malloc_r+0x26>
 8009484:	230c      	movs	r3, #12
 8009486:	6033      	str	r3, [r6, #0]
 8009488:	2000      	movs	r0, #0
 800948a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800948e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009564 <_malloc_r+0xfc>
 8009492:	f000 fc03 	bl	8009c9c <__malloc_lock>
 8009496:	f8d8 3000 	ldr.w	r3, [r8]
 800949a:	461c      	mov	r4, r3
 800949c:	bb44      	cbnz	r4, 80094f0 <_malloc_r+0x88>
 800949e:	4629      	mov	r1, r5
 80094a0:	4630      	mov	r0, r6
 80094a2:	f7ff ffbf 	bl	8009424 <sbrk_aligned>
 80094a6:	1c43      	adds	r3, r0, #1
 80094a8:	4604      	mov	r4, r0
 80094aa:	d158      	bne.n	800955e <_malloc_r+0xf6>
 80094ac:	f8d8 4000 	ldr.w	r4, [r8]
 80094b0:	4627      	mov	r7, r4
 80094b2:	2f00      	cmp	r7, #0
 80094b4:	d143      	bne.n	800953e <_malloc_r+0xd6>
 80094b6:	2c00      	cmp	r4, #0
 80094b8:	d04b      	beq.n	8009552 <_malloc_r+0xea>
 80094ba:	6823      	ldr	r3, [r4, #0]
 80094bc:	4639      	mov	r1, r7
 80094be:	4630      	mov	r0, r6
 80094c0:	eb04 0903 	add.w	r9, r4, r3
 80094c4:	f001 fb7a 	bl	800abbc <_sbrk_r>
 80094c8:	4581      	cmp	r9, r0
 80094ca:	d142      	bne.n	8009552 <_malloc_r+0xea>
 80094cc:	6821      	ldr	r1, [r4, #0]
 80094ce:	1a6d      	subs	r5, r5, r1
 80094d0:	4629      	mov	r1, r5
 80094d2:	4630      	mov	r0, r6
 80094d4:	f7ff ffa6 	bl	8009424 <sbrk_aligned>
 80094d8:	3001      	adds	r0, #1
 80094da:	d03a      	beq.n	8009552 <_malloc_r+0xea>
 80094dc:	6823      	ldr	r3, [r4, #0]
 80094de:	442b      	add	r3, r5
 80094e0:	6023      	str	r3, [r4, #0]
 80094e2:	f8d8 3000 	ldr.w	r3, [r8]
 80094e6:	685a      	ldr	r2, [r3, #4]
 80094e8:	bb62      	cbnz	r2, 8009544 <_malloc_r+0xdc>
 80094ea:	f8c8 7000 	str.w	r7, [r8]
 80094ee:	e00f      	b.n	8009510 <_malloc_r+0xa8>
 80094f0:	6822      	ldr	r2, [r4, #0]
 80094f2:	1b52      	subs	r2, r2, r5
 80094f4:	d420      	bmi.n	8009538 <_malloc_r+0xd0>
 80094f6:	2a0b      	cmp	r2, #11
 80094f8:	d917      	bls.n	800952a <_malloc_r+0xc2>
 80094fa:	1961      	adds	r1, r4, r5
 80094fc:	42a3      	cmp	r3, r4
 80094fe:	6025      	str	r5, [r4, #0]
 8009500:	bf18      	it	ne
 8009502:	6059      	strne	r1, [r3, #4]
 8009504:	6863      	ldr	r3, [r4, #4]
 8009506:	bf08      	it	eq
 8009508:	f8c8 1000 	streq.w	r1, [r8]
 800950c:	5162      	str	r2, [r4, r5]
 800950e:	604b      	str	r3, [r1, #4]
 8009510:	4630      	mov	r0, r6
 8009512:	f000 fbc9 	bl	8009ca8 <__malloc_unlock>
 8009516:	f104 000b 	add.w	r0, r4, #11
 800951a:	1d23      	adds	r3, r4, #4
 800951c:	f020 0007 	bic.w	r0, r0, #7
 8009520:	1ac2      	subs	r2, r0, r3
 8009522:	bf1c      	itt	ne
 8009524:	1a1b      	subne	r3, r3, r0
 8009526:	50a3      	strne	r3, [r4, r2]
 8009528:	e7af      	b.n	800948a <_malloc_r+0x22>
 800952a:	6862      	ldr	r2, [r4, #4]
 800952c:	42a3      	cmp	r3, r4
 800952e:	bf0c      	ite	eq
 8009530:	f8c8 2000 	streq.w	r2, [r8]
 8009534:	605a      	strne	r2, [r3, #4]
 8009536:	e7eb      	b.n	8009510 <_malloc_r+0xa8>
 8009538:	4623      	mov	r3, r4
 800953a:	6864      	ldr	r4, [r4, #4]
 800953c:	e7ae      	b.n	800949c <_malloc_r+0x34>
 800953e:	463c      	mov	r4, r7
 8009540:	687f      	ldr	r7, [r7, #4]
 8009542:	e7b6      	b.n	80094b2 <_malloc_r+0x4a>
 8009544:	461a      	mov	r2, r3
 8009546:	685b      	ldr	r3, [r3, #4]
 8009548:	42a3      	cmp	r3, r4
 800954a:	d1fb      	bne.n	8009544 <_malloc_r+0xdc>
 800954c:	2300      	movs	r3, #0
 800954e:	6053      	str	r3, [r2, #4]
 8009550:	e7de      	b.n	8009510 <_malloc_r+0xa8>
 8009552:	230c      	movs	r3, #12
 8009554:	6033      	str	r3, [r6, #0]
 8009556:	4630      	mov	r0, r6
 8009558:	f000 fba6 	bl	8009ca8 <__malloc_unlock>
 800955c:	e794      	b.n	8009488 <_malloc_r+0x20>
 800955e:	6005      	str	r5, [r0, #0]
 8009560:	e7d6      	b.n	8009510 <_malloc_r+0xa8>
 8009562:	bf00      	nop
 8009564:	2000061c 	.word	0x2000061c

08009568 <_printf_common>:
 8009568:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800956c:	4616      	mov	r6, r2
 800956e:	4698      	mov	r8, r3
 8009570:	688a      	ldr	r2, [r1, #8]
 8009572:	690b      	ldr	r3, [r1, #16]
 8009574:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009578:	4293      	cmp	r3, r2
 800957a:	bfb8      	it	lt
 800957c:	4613      	movlt	r3, r2
 800957e:	6033      	str	r3, [r6, #0]
 8009580:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009584:	4607      	mov	r7, r0
 8009586:	460c      	mov	r4, r1
 8009588:	b10a      	cbz	r2, 800958e <_printf_common+0x26>
 800958a:	3301      	adds	r3, #1
 800958c:	6033      	str	r3, [r6, #0]
 800958e:	6823      	ldr	r3, [r4, #0]
 8009590:	0699      	lsls	r1, r3, #26
 8009592:	bf42      	ittt	mi
 8009594:	6833      	ldrmi	r3, [r6, #0]
 8009596:	3302      	addmi	r3, #2
 8009598:	6033      	strmi	r3, [r6, #0]
 800959a:	6825      	ldr	r5, [r4, #0]
 800959c:	f015 0506 	ands.w	r5, r5, #6
 80095a0:	d106      	bne.n	80095b0 <_printf_common+0x48>
 80095a2:	f104 0a19 	add.w	sl, r4, #25
 80095a6:	68e3      	ldr	r3, [r4, #12]
 80095a8:	6832      	ldr	r2, [r6, #0]
 80095aa:	1a9b      	subs	r3, r3, r2
 80095ac:	42ab      	cmp	r3, r5
 80095ae:	dc26      	bgt.n	80095fe <_printf_common+0x96>
 80095b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80095b4:	6822      	ldr	r2, [r4, #0]
 80095b6:	3b00      	subs	r3, #0
 80095b8:	bf18      	it	ne
 80095ba:	2301      	movne	r3, #1
 80095bc:	0692      	lsls	r2, r2, #26
 80095be:	d42b      	bmi.n	8009618 <_printf_common+0xb0>
 80095c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80095c4:	4641      	mov	r1, r8
 80095c6:	4638      	mov	r0, r7
 80095c8:	47c8      	blx	r9
 80095ca:	3001      	adds	r0, #1
 80095cc:	d01e      	beq.n	800960c <_printf_common+0xa4>
 80095ce:	6823      	ldr	r3, [r4, #0]
 80095d0:	6922      	ldr	r2, [r4, #16]
 80095d2:	f003 0306 	and.w	r3, r3, #6
 80095d6:	2b04      	cmp	r3, #4
 80095d8:	bf02      	ittt	eq
 80095da:	68e5      	ldreq	r5, [r4, #12]
 80095dc:	6833      	ldreq	r3, [r6, #0]
 80095de:	1aed      	subeq	r5, r5, r3
 80095e0:	68a3      	ldr	r3, [r4, #8]
 80095e2:	bf0c      	ite	eq
 80095e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80095e8:	2500      	movne	r5, #0
 80095ea:	4293      	cmp	r3, r2
 80095ec:	bfc4      	itt	gt
 80095ee:	1a9b      	subgt	r3, r3, r2
 80095f0:	18ed      	addgt	r5, r5, r3
 80095f2:	2600      	movs	r6, #0
 80095f4:	341a      	adds	r4, #26
 80095f6:	42b5      	cmp	r5, r6
 80095f8:	d11a      	bne.n	8009630 <_printf_common+0xc8>
 80095fa:	2000      	movs	r0, #0
 80095fc:	e008      	b.n	8009610 <_printf_common+0xa8>
 80095fe:	2301      	movs	r3, #1
 8009600:	4652      	mov	r2, sl
 8009602:	4641      	mov	r1, r8
 8009604:	4638      	mov	r0, r7
 8009606:	47c8      	blx	r9
 8009608:	3001      	adds	r0, #1
 800960a:	d103      	bne.n	8009614 <_printf_common+0xac>
 800960c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009610:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009614:	3501      	adds	r5, #1
 8009616:	e7c6      	b.n	80095a6 <_printf_common+0x3e>
 8009618:	18e1      	adds	r1, r4, r3
 800961a:	1c5a      	adds	r2, r3, #1
 800961c:	2030      	movs	r0, #48	@ 0x30
 800961e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009622:	4422      	add	r2, r4
 8009624:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009628:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800962c:	3302      	adds	r3, #2
 800962e:	e7c7      	b.n	80095c0 <_printf_common+0x58>
 8009630:	2301      	movs	r3, #1
 8009632:	4622      	mov	r2, r4
 8009634:	4641      	mov	r1, r8
 8009636:	4638      	mov	r0, r7
 8009638:	47c8      	blx	r9
 800963a:	3001      	adds	r0, #1
 800963c:	d0e6      	beq.n	800960c <_printf_common+0xa4>
 800963e:	3601      	adds	r6, #1
 8009640:	e7d9      	b.n	80095f6 <_printf_common+0x8e>
	...

08009644 <_printf_i>:
 8009644:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009648:	7e0f      	ldrb	r7, [r1, #24]
 800964a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800964c:	2f78      	cmp	r7, #120	@ 0x78
 800964e:	4691      	mov	r9, r2
 8009650:	4680      	mov	r8, r0
 8009652:	460c      	mov	r4, r1
 8009654:	469a      	mov	sl, r3
 8009656:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800965a:	d807      	bhi.n	800966c <_printf_i+0x28>
 800965c:	2f62      	cmp	r7, #98	@ 0x62
 800965e:	d80a      	bhi.n	8009676 <_printf_i+0x32>
 8009660:	2f00      	cmp	r7, #0
 8009662:	f000 80d1 	beq.w	8009808 <_printf_i+0x1c4>
 8009666:	2f58      	cmp	r7, #88	@ 0x58
 8009668:	f000 80b8 	beq.w	80097dc <_printf_i+0x198>
 800966c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009670:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009674:	e03a      	b.n	80096ec <_printf_i+0xa8>
 8009676:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800967a:	2b15      	cmp	r3, #21
 800967c:	d8f6      	bhi.n	800966c <_printf_i+0x28>
 800967e:	a101      	add	r1, pc, #4	@ (adr r1, 8009684 <_printf_i+0x40>)
 8009680:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009684:	080096dd 	.word	0x080096dd
 8009688:	080096f1 	.word	0x080096f1
 800968c:	0800966d 	.word	0x0800966d
 8009690:	0800966d 	.word	0x0800966d
 8009694:	0800966d 	.word	0x0800966d
 8009698:	0800966d 	.word	0x0800966d
 800969c:	080096f1 	.word	0x080096f1
 80096a0:	0800966d 	.word	0x0800966d
 80096a4:	0800966d 	.word	0x0800966d
 80096a8:	0800966d 	.word	0x0800966d
 80096ac:	0800966d 	.word	0x0800966d
 80096b0:	080097ef 	.word	0x080097ef
 80096b4:	0800971b 	.word	0x0800971b
 80096b8:	080097a9 	.word	0x080097a9
 80096bc:	0800966d 	.word	0x0800966d
 80096c0:	0800966d 	.word	0x0800966d
 80096c4:	08009811 	.word	0x08009811
 80096c8:	0800966d 	.word	0x0800966d
 80096cc:	0800971b 	.word	0x0800971b
 80096d0:	0800966d 	.word	0x0800966d
 80096d4:	0800966d 	.word	0x0800966d
 80096d8:	080097b1 	.word	0x080097b1
 80096dc:	6833      	ldr	r3, [r6, #0]
 80096de:	1d1a      	adds	r2, r3, #4
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	6032      	str	r2, [r6, #0]
 80096e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80096e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80096ec:	2301      	movs	r3, #1
 80096ee:	e09c      	b.n	800982a <_printf_i+0x1e6>
 80096f0:	6833      	ldr	r3, [r6, #0]
 80096f2:	6820      	ldr	r0, [r4, #0]
 80096f4:	1d19      	adds	r1, r3, #4
 80096f6:	6031      	str	r1, [r6, #0]
 80096f8:	0606      	lsls	r6, r0, #24
 80096fa:	d501      	bpl.n	8009700 <_printf_i+0xbc>
 80096fc:	681d      	ldr	r5, [r3, #0]
 80096fe:	e003      	b.n	8009708 <_printf_i+0xc4>
 8009700:	0645      	lsls	r5, r0, #25
 8009702:	d5fb      	bpl.n	80096fc <_printf_i+0xb8>
 8009704:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009708:	2d00      	cmp	r5, #0
 800970a:	da03      	bge.n	8009714 <_printf_i+0xd0>
 800970c:	232d      	movs	r3, #45	@ 0x2d
 800970e:	426d      	negs	r5, r5
 8009710:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009714:	4858      	ldr	r0, [pc, #352]	@ (8009878 <_printf_i+0x234>)
 8009716:	230a      	movs	r3, #10
 8009718:	e011      	b.n	800973e <_printf_i+0xfa>
 800971a:	6821      	ldr	r1, [r4, #0]
 800971c:	6833      	ldr	r3, [r6, #0]
 800971e:	0608      	lsls	r0, r1, #24
 8009720:	f853 5b04 	ldr.w	r5, [r3], #4
 8009724:	d402      	bmi.n	800972c <_printf_i+0xe8>
 8009726:	0649      	lsls	r1, r1, #25
 8009728:	bf48      	it	mi
 800972a:	b2ad      	uxthmi	r5, r5
 800972c:	2f6f      	cmp	r7, #111	@ 0x6f
 800972e:	4852      	ldr	r0, [pc, #328]	@ (8009878 <_printf_i+0x234>)
 8009730:	6033      	str	r3, [r6, #0]
 8009732:	bf14      	ite	ne
 8009734:	230a      	movne	r3, #10
 8009736:	2308      	moveq	r3, #8
 8009738:	2100      	movs	r1, #0
 800973a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800973e:	6866      	ldr	r6, [r4, #4]
 8009740:	60a6      	str	r6, [r4, #8]
 8009742:	2e00      	cmp	r6, #0
 8009744:	db05      	blt.n	8009752 <_printf_i+0x10e>
 8009746:	6821      	ldr	r1, [r4, #0]
 8009748:	432e      	orrs	r6, r5
 800974a:	f021 0104 	bic.w	r1, r1, #4
 800974e:	6021      	str	r1, [r4, #0]
 8009750:	d04b      	beq.n	80097ea <_printf_i+0x1a6>
 8009752:	4616      	mov	r6, r2
 8009754:	fbb5 f1f3 	udiv	r1, r5, r3
 8009758:	fb03 5711 	mls	r7, r3, r1, r5
 800975c:	5dc7      	ldrb	r7, [r0, r7]
 800975e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009762:	462f      	mov	r7, r5
 8009764:	42bb      	cmp	r3, r7
 8009766:	460d      	mov	r5, r1
 8009768:	d9f4      	bls.n	8009754 <_printf_i+0x110>
 800976a:	2b08      	cmp	r3, #8
 800976c:	d10b      	bne.n	8009786 <_printf_i+0x142>
 800976e:	6823      	ldr	r3, [r4, #0]
 8009770:	07df      	lsls	r7, r3, #31
 8009772:	d508      	bpl.n	8009786 <_printf_i+0x142>
 8009774:	6923      	ldr	r3, [r4, #16]
 8009776:	6861      	ldr	r1, [r4, #4]
 8009778:	4299      	cmp	r1, r3
 800977a:	bfde      	ittt	le
 800977c:	2330      	movle	r3, #48	@ 0x30
 800977e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009782:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8009786:	1b92      	subs	r2, r2, r6
 8009788:	6122      	str	r2, [r4, #16]
 800978a:	f8cd a000 	str.w	sl, [sp]
 800978e:	464b      	mov	r3, r9
 8009790:	aa03      	add	r2, sp, #12
 8009792:	4621      	mov	r1, r4
 8009794:	4640      	mov	r0, r8
 8009796:	f7ff fee7 	bl	8009568 <_printf_common>
 800979a:	3001      	adds	r0, #1
 800979c:	d14a      	bne.n	8009834 <_printf_i+0x1f0>
 800979e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80097a2:	b004      	add	sp, #16
 80097a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097a8:	6823      	ldr	r3, [r4, #0]
 80097aa:	f043 0320 	orr.w	r3, r3, #32
 80097ae:	6023      	str	r3, [r4, #0]
 80097b0:	4832      	ldr	r0, [pc, #200]	@ (800987c <_printf_i+0x238>)
 80097b2:	2778      	movs	r7, #120	@ 0x78
 80097b4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80097b8:	6823      	ldr	r3, [r4, #0]
 80097ba:	6831      	ldr	r1, [r6, #0]
 80097bc:	061f      	lsls	r7, r3, #24
 80097be:	f851 5b04 	ldr.w	r5, [r1], #4
 80097c2:	d402      	bmi.n	80097ca <_printf_i+0x186>
 80097c4:	065f      	lsls	r7, r3, #25
 80097c6:	bf48      	it	mi
 80097c8:	b2ad      	uxthmi	r5, r5
 80097ca:	6031      	str	r1, [r6, #0]
 80097cc:	07d9      	lsls	r1, r3, #31
 80097ce:	bf44      	itt	mi
 80097d0:	f043 0320 	orrmi.w	r3, r3, #32
 80097d4:	6023      	strmi	r3, [r4, #0]
 80097d6:	b11d      	cbz	r5, 80097e0 <_printf_i+0x19c>
 80097d8:	2310      	movs	r3, #16
 80097da:	e7ad      	b.n	8009738 <_printf_i+0xf4>
 80097dc:	4826      	ldr	r0, [pc, #152]	@ (8009878 <_printf_i+0x234>)
 80097de:	e7e9      	b.n	80097b4 <_printf_i+0x170>
 80097e0:	6823      	ldr	r3, [r4, #0]
 80097e2:	f023 0320 	bic.w	r3, r3, #32
 80097e6:	6023      	str	r3, [r4, #0]
 80097e8:	e7f6      	b.n	80097d8 <_printf_i+0x194>
 80097ea:	4616      	mov	r6, r2
 80097ec:	e7bd      	b.n	800976a <_printf_i+0x126>
 80097ee:	6833      	ldr	r3, [r6, #0]
 80097f0:	6825      	ldr	r5, [r4, #0]
 80097f2:	6961      	ldr	r1, [r4, #20]
 80097f4:	1d18      	adds	r0, r3, #4
 80097f6:	6030      	str	r0, [r6, #0]
 80097f8:	062e      	lsls	r6, r5, #24
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	d501      	bpl.n	8009802 <_printf_i+0x1be>
 80097fe:	6019      	str	r1, [r3, #0]
 8009800:	e002      	b.n	8009808 <_printf_i+0x1c4>
 8009802:	0668      	lsls	r0, r5, #25
 8009804:	d5fb      	bpl.n	80097fe <_printf_i+0x1ba>
 8009806:	8019      	strh	r1, [r3, #0]
 8009808:	2300      	movs	r3, #0
 800980a:	6123      	str	r3, [r4, #16]
 800980c:	4616      	mov	r6, r2
 800980e:	e7bc      	b.n	800978a <_printf_i+0x146>
 8009810:	6833      	ldr	r3, [r6, #0]
 8009812:	1d1a      	adds	r2, r3, #4
 8009814:	6032      	str	r2, [r6, #0]
 8009816:	681e      	ldr	r6, [r3, #0]
 8009818:	6862      	ldr	r2, [r4, #4]
 800981a:	2100      	movs	r1, #0
 800981c:	4630      	mov	r0, r6
 800981e:	f7f6 fcdf 	bl	80001e0 <memchr>
 8009822:	b108      	cbz	r0, 8009828 <_printf_i+0x1e4>
 8009824:	1b80      	subs	r0, r0, r6
 8009826:	6060      	str	r0, [r4, #4]
 8009828:	6863      	ldr	r3, [r4, #4]
 800982a:	6123      	str	r3, [r4, #16]
 800982c:	2300      	movs	r3, #0
 800982e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009832:	e7aa      	b.n	800978a <_printf_i+0x146>
 8009834:	6923      	ldr	r3, [r4, #16]
 8009836:	4632      	mov	r2, r6
 8009838:	4649      	mov	r1, r9
 800983a:	4640      	mov	r0, r8
 800983c:	47d0      	blx	sl
 800983e:	3001      	adds	r0, #1
 8009840:	d0ad      	beq.n	800979e <_printf_i+0x15a>
 8009842:	6823      	ldr	r3, [r4, #0]
 8009844:	079b      	lsls	r3, r3, #30
 8009846:	d413      	bmi.n	8009870 <_printf_i+0x22c>
 8009848:	68e0      	ldr	r0, [r4, #12]
 800984a:	9b03      	ldr	r3, [sp, #12]
 800984c:	4298      	cmp	r0, r3
 800984e:	bfb8      	it	lt
 8009850:	4618      	movlt	r0, r3
 8009852:	e7a6      	b.n	80097a2 <_printf_i+0x15e>
 8009854:	2301      	movs	r3, #1
 8009856:	4632      	mov	r2, r6
 8009858:	4649      	mov	r1, r9
 800985a:	4640      	mov	r0, r8
 800985c:	47d0      	blx	sl
 800985e:	3001      	adds	r0, #1
 8009860:	d09d      	beq.n	800979e <_printf_i+0x15a>
 8009862:	3501      	adds	r5, #1
 8009864:	68e3      	ldr	r3, [r4, #12]
 8009866:	9903      	ldr	r1, [sp, #12]
 8009868:	1a5b      	subs	r3, r3, r1
 800986a:	42ab      	cmp	r3, r5
 800986c:	dcf2      	bgt.n	8009854 <_printf_i+0x210>
 800986e:	e7eb      	b.n	8009848 <_printf_i+0x204>
 8009870:	2500      	movs	r5, #0
 8009872:	f104 0619 	add.w	r6, r4, #25
 8009876:	e7f5      	b.n	8009864 <_printf_i+0x220>
 8009878:	0800d5aa 	.word	0x0800d5aa
 800987c:	0800d5bb 	.word	0x0800d5bb

08009880 <_scanf_float>:
 8009880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009884:	b087      	sub	sp, #28
 8009886:	4691      	mov	r9, r2
 8009888:	9303      	str	r3, [sp, #12]
 800988a:	688b      	ldr	r3, [r1, #8]
 800988c:	1e5a      	subs	r2, r3, #1
 800988e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8009892:	bf81      	itttt	hi
 8009894:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8009898:	eb03 0b05 	addhi.w	fp, r3, r5
 800989c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80098a0:	608b      	strhi	r3, [r1, #8]
 80098a2:	680b      	ldr	r3, [r1, #0]
 80098a4:	460a      	mov	r2, r1
 80098a6:	f04f 0500 	mov.w	r5, #0
 80098aa:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80098ae:	f842 3b1c 	str.w	r3, [r2], #28
 80098b2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80098b6:	4680      	mov	r8, r0
 80098b8:	460c      	mov	r4, r1
 80098ba:	bf98      	it	ls
 80098bc:	f04f 0b00 	movls.w	fp, #0
 80098c0:	9201      	str	r2, [sp, #4]
 80098c2:	4616      	mov	r6, r2
 80098c4:	46aa      	mov	sl, r5
 80098c6:	462f      	mov	r7, r5
 80098c8:	9502      	str	r5, [sp, #8]
 80098ca:	68a2      	ldr	r2, [r4, #8]
 80098cc:	b15a      	cbz	r2, 80098e6 <_scanf_float+0x66>
 80098ce:	f8d9 3000 	ldr.w	r3, [r9]
 80098d2:	781b      	ldrb	r3, [r3, #0]
 80098d4:	2b4e      	cmp	r3, #78	@ 0x4e
 80098d6:	d863      	bhi.n	80099a0 <_scanf_float+0x120>
 80098d8:	2b40      	cmp	r3, #64	@ 0x40
 80098da:	d83b      	bhi.n	8009954 <_scanf_float+0xd4>
 80098dc:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80098e0:	b2c8      	uxtb	r0, r1
 80098e2:	280e      	cmp	r0, #14
 80098e4:	d939      	bls.n	800995a <_scanf_float+0xda>
 80098e6:	b11f      	cbz	r7, 80098f0 <_scanf_float+0x70>
 80098e8:	6823      	ldr	r3, [r4, #0]
 80098ea:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80098ee:	6023      	str	r3, [r4, #0]
 80098f0:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80098f4:	f1ba 0f01 	cmp.w	sl, #1
 80098f8:	f200 8114 	bhi.w	8009b24 <_scanf_float+0x2a4>
 80098fc:	9b01      	ldr	r3, [sp, #4]
 80098fe:	429e      	cmp	r6, r3
 8009900:	f200 8105 	bhi.w	8009b0e <_scanf_float+0x28e>
 8009904:	2001      	movs	r0, #1
 8009906:	b007      	add	sp, #28
 8009908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800990c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8009910:	2a0d      	cmp	r2, #13
 8009912:	d8e8      	bhi.n	80098e6 <_scanf_float+0x66>
 8009914:	a101      	add	r1, pc, #4	@ (adr r1, 800991c <_scanf_float+0x9c>)
 8009916:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800991a:	bf00      	nop
 800991c:	08009a65 	.word	0x08009a65
 8009920:	080098e7 	.word	0x080098e7
 8009924:	080098e7 	.word	0x080098e7
 8009928:	080098e7 	.word	0x080098e7
 800992c:	08009ac1 	.word	0x08009ac1
 8009930:	08009a9b 	.word	0x08009a9b
 8009934:	080098e7 	.word	0x080098e7
 8009938:	080098e7 	.word	0x080098e7
 800993c:	08009a73 	.word	0x08009a73
 8009940:	080098e7 	.word	0x080098e7
 8009944:	080098e7 	.word	0x080098e7
 8009948:	080098e7 	.word	0x080098e7
 800994c:	080098e7 	.word	0x080098e7
 8009950:	08009a2f 	.word	0x08009a2f
 8009954:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8009958:	e7da      	b.n	8009910 <_scanf_float+0x90>
 800995a:	290e      	cmp	r1, #14
 800995c:	d8c3      	bhi.n	80098e6 <_scanf_float+0x66>
 800995e:	a001      	add	r0, pc, #4	@ (adr r0, 8009964 <_scanf_float+0xe4>)
 8009960:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009964:	08009a1f 	.word	0x08009a1f
 8009968:	080098e7 	.word	0x080098e7
 800996c:	08009a1f 	.word	0x08009a1f
 8009970:	08009aaf 	.word	0x08009aaf
 8009974:	080098e7 	.word	0x080098e7
 8009978:	080099c1 	.word	0x080099c1
 800997c:	08009a05 	.word	0x08009a05
 8009980:	08009a05 	.word	0x08009a05
 8009984:	08009a05 	.word	0x08009a05
 8009988:	08009a05 	.word	0x08009a05
 800998c:	08009a05 	.word	0x08009a05
 8009990:	08009a05 	.word	0x08009a05
 8009994:	08009a05 	.word	0x08009a05
 8009998:	08009a05 	.word	0x08009a05
 800999c:	08009a05 	.word	0x08009a05
 80099a0:	2b6e      	cmp	r3, #110	@ 0x6e
 80099a2:	d809      	bhi.n	80099b8 <_scanf_float+0x138>
 80099a4:	2b60      	cmp	r3, #96	@ 0x60
 80099a6:	d8b1      	bhi.n	800990c <_scanf_float+0x8c>
 80099a8:	2b54      	cmp	r3, #84	@ 0x54
 80099aa:	d07b      	beq.n	8009aa4 <_scanf_float+0x224>
 80099ac:	2b59      	cmp	r3, #89	@ 0x59
 80099ae:	d19a      	bne.n	80098e6 <_scanf_float+0x66>
 80099b0:	2d07      	cmp	r5, #7
 80099b2:	d198      	bne.n	80098e6 <_scanf_float+0x66>
 80099b4:	2508      	movs	r5, #8
 80099b6:	e02f      	b.n	8009a18 <_scanf_float+0x198>
 80099b8:	2b74      	cmp	r3, #116	@ 0x74
 80099ba:	d073      	beq.n	8009aa4 <_scanf_float+0x224>
 80099bc:	2b79      	cmp	r3, #121	@ 0x79
 80099be:	e7f6      	b.n	80099ae <_scanf_float+0x12e>
 80099c0:	6821      	ldr	r1, [r4, #0]
 80099c2:	05c8      	lsls	r0, r1, #23
 80099c4:	d51e      	bpl.n	8009a04 <_scanf_float+0x184>
 80099c6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80099ca:	6021      	str	r1, [r4, #0]
 80099cc:	3701      	adds	r7, #1
 80099ce:	f1bb 0f00 	cmp.w	fp, #0
 80099d2:	d003      	beq.n	80099dc <_scanf_float+0x15c>
 80099d4:	3201      	adds	r2, #1
 80099d6:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 80099da:	60a2      	str	r2, [r4, #8]
 80099dc:	68a3      	ldr	r3, [r4, #8]
 80099de:	3b01      	subs	r3, #1
 80099e0:	60a3      	str	r3, [r4, #8]
 80099e2:	6923      	ldr	r3, [r4, #16]
 80099e4:	3301      	adds	r3, #1
 80099e6:	6123      	str	r3, [r4, #16]
 80099e8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80099ec:	3b01      	subs	r3, #1
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	f8c9 3004 	str.w	r3, [r9, #4]
 80099f4:	f340 8082 	ble.w	8009afc <_scanf_float+0x27c>
 80099f8:	f8d9 3000 	ldr.w	r3, [r9]
 80099fc:	3301      	adds	r3, #1
 80099fe:	f8c9 3000 	str.w	r3, [r9]
 8009a02:	e762      	b.n	80098ca <_scanf_float+0x4a>
 8009a04:	eb1a 0105 	adds.w	r1, sl, r5
 8009a08:	f47f af6d 	bne.w	80098e6 <_scanf_float+0x66>
 8009a0c:	6822      	ldr	r2, [r4, #0]
 8009a0e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8009a12:	6022      	str	r2, [r4, #0]
 8009a14:	460d      	mov	r5, r1
 8009a16:	468a      	mov	sl, r1
 8009a18:	f806 3b01 	strb.w	r3, [r6], #1
 8009a1c:	e7de      	b.n	80099dc <_scanf_float+0x15c>
 8009a1e:	6822      	ldr	r2, [r4, #0]
 8009a20:	0610      	lsls	r0, r2, #24
 8009a22:	f57f af60 	bpl.w	80098e6 <_scanf_float+0x66>
 8009a26:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009a2a:	6022      	str	r2, [r4, #0]
 8009a2c:	e7f4      	b.n	8009a18 <_scanf_float+0x198>
 8009a2e:	f1ba 0f00 	cmp.w	sl, #0
 8009a32:	d10c      	bne.n	8009a4e <_scanf_float+0x1ce>
 8009a34:	b977      	cbnz	r7, 8009a54 <_scanf_float+0x1d4>
 8009a36:	6822      	ldr	r2, [r4, #0]
 8009a38:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009a3c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009a40:	d108      	bne.n	8009a54 <_scanf_float+0x1d4>
 8009a42:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009a46:	6022      	str	r2, [r4, #0]
 8009a48:	f04f 0a01 	mov.w	sl, #1
 8009a4c:	e7e4      	b.n	8009a18 <_scanf_float+0x198>
 8009a4e:	f1ba 0f02 	cmp.w	sl, #2
 8009a52:	d050      	beq.n	8009af6 <_scanf_float+0x276>
 8009a54:	2d01      	cmp	r5, #1
 8009a56:	d002      	beq.n	8009a5e <_scanf_float+0x1de>
 8009a58:	2d04      	cmp	r5, #4
 8009a5a:	f47f af44 	bne.w	80098e6 <_scanf_float+0x66>
 8009a5e:	3501      	adds	r5, #1
 8009a60:	b2ed      	uxtb	r5, r5
 8009a62:	e7d9      	b.n	8009a18 <_scanf_float+0x198>
 8009a64:	f1ba 0f01 	cmp.w	sl, #1
 8009a68:	f47f af3d 	bne.w	80098e6 <_scanf_float+0x66>
 8009a6c:	f04f 0a02 	mov.w	sl, #2
 8009a70:	e7d2      	b.n	8009a18 <_scanf_float+0x198>
 8009a72:	b975      	cbnz	r5, 8009a92 <_scanf_float+0x212>
 8009a74:	2f00      	cmp	r7, #0
 8009a76:	f47f af37 	bne.w	80098e8 <_scanf_float+0x68>
 8009a7a:	6822      	ldr	r2, [r4, #0]
 8009a7c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009a80:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009a84:	f040 8103 	bne.w	8009c8e <_scanf_float+0x40e>
 8009a88:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009a8c:	6022      	str	r2, [r4, #0]
 8009a8e:	2501      	movs	r5, #1
 8009a90:	e7c2      	b.n	8009a18 <_scanf_float+0x198>
 8009a92:	2d03      	cmp	r5, #3
 8009a94:	d0e3      	beq.n	8009a5e <_scanf_float+0x1de>
 8009a96:	2d05      	cmp	r5, #5
 8009a98:	e7df      	b.n	8009a5a <_scanf_float+0x1da>
 8009a9a:	2d02      	cmp	r5, #2
 8009a9c:	f47f af23 	bne.w	80098e6 <_scanf_float+0x66>
 8009aa0:	2503      	movs	r5, #3
 8009aa2:	e7b9      	b.n	8009a18 <_scanf_float+0x198>
 8009aa4:	2d06      	cmp	r5, #6
 8009aa6:	f47f af1e 	bne.w	80098e6 <_scanf_float+0x66>
 8009aaa:	2507      	movs	r5, #7
 8009aac:	e7b4      	b.n	8009a18 <_scanf_float+0x198>
 8009aae:	6822      	ldr	r2, [r4, #0]
 8009ab0:	0591      	lsls	r1, r2, #22
 8009ab2:	f57f af18 	bpl.w	80098e6 <_scanf_float+0x66>
 8009ab6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8009aba:	6022      	str	r2, [r4, #0]
 8009abc:	9702      	str	r7, [sp, #8]
 8009abe:	e7ab      	b.n	8009a18 <_scanf_float+0x198>
 8009ac0:	6822      	ldr	r2, [r4, #0]
 8009ac2:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8009ac6:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8009aca:	d005      	beq.n	8009ad8 <_scanf_float+0x258>
 8009acc:	0550      	lsls	r0, r2, #21
 8009ace:	f57f af0a 	bpl.w	80098e6 <_scanf_float+0x66>
 8009ad2:	2f00      	cmp	r7, #0
 8009ad4:	f000 80db 	beq.w	8009c8e <_scanf_float+0x40e>
 8009ad8:	0591      	lsls	r1, r2, #22
 8009ada:	bf58      	it	pl
 8009adc:	9902      	ldrpl	r1, [sp, #8]
 8009ade:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009ae2:	bf58      	it	pl
 8009ae4:	1a79      	subpl	r1, r7, r1
 8009ae6:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8009aea:	bf58      	it	pl
 8009aec:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009af0:	6022      	str	r2, [r4, #0]
 8009af2:	2700      	movs	r7, #0
 8009af4:	e790      	b.n	8009a18 <_scanf_float+0x198>
 8009af6:	f04f 0a03 	mov.w	sl, #3
 8009afa:	e78d      	b.n	8009a18 <_scanf_float+0x198>
 8009afc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8009b00:	4649      	mov	r1, r9
 8009b02:	4640      	mov	r0, r8
 8009b04:	4798      	blx	r3
 8009b06:	2800      	cmp	r0, #0
 8009b08:	f43f aedf 	beq.w	80098ca <_scanf_float+0x4a>
 8009b0c:	e6eb      	b.n	80098e6 <_scanf_float+0x66>
 8009b0e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009b12:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009b16:	464a      	mov	r2, r9
 8009b18:	4640      	mov	r0, r8
 8009b1a:	4798      	blx	r3
 8009b1c:	6923      	ldr	r3, [r4, #16]
 8009b1e:	3b01      	subs	r3, #1
 8009b20:	6123      	str	r3, [r4, #16]
 8009b22:	e6eb      	b.n	80098fc <_scanf_float+0x7c>
 8009b24:	1e6b      	subs	r3, r5, #1
 8009b26:	2b06      	cmp	r3, #6
 8009b28:	d824      	bhi.n	8009b74 <_scanf_float+0x2f4>
 8009b2a:	2d02      	cmp	r5, #2
 8009b2c:	d836      	bhi.n	8009b9c <_scanf_float+0x31c>
 8009b2e:	9b01      	ldr	r3, [sp, #4]
 8009b30:	429e      	cmp	r6, r3
 8009b32:	f67f aee7 	bls.w	8009904 <_scanf_float+0x84>
 8009b36:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009b3a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009b3e:	464a      	mov	r2, r9
 8009b40:	4640      	mov	r0, r8
 8009b42:	4798      	blx	r3
 8009b44:	6923      	ldr	r3, [r4, #16]
 8009b46:	3b01      	subs	r3, #1
 8009b48:	6123      	str	r3, [r4, #16]
 8009b4a:	e7f0      	b.n	8009b2e <_scanf_float+0x2ae>
 8009b4c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009b50:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8009b54:	464a      	mov	r2, r9
 8009b56:	4640      	mov	r0, r8
 8009b58:	4798      	blx	r3
 8009b5a:	6923      	ldr	r3, [r4, #16]
 8009b5c:	3b01      	subs	r3, #1
 8009b5e:	6123      	str	r3, [r4, #16]
 8009b60:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8009b64:	fa5f fa8a 	uxtb.w	sl, sl
 8009b68:	f1ba 0f02 	cmp.w	sl, #2
 8009b6c:	d1ee      	bne.n	8009b4c <_scanf_float+0x2cc>
 8009b6e:	3d03      	subs	r5, #3
 8009b70:	b2ed      	uxtb	r5, r5
 8009b72:	1b76      	subs	r6, r6, r5
 8009b74:	6823      	ldr	r3, [r4, #0]
 8009b76:	05da      	lsls	r2, r3, #23
 8009b78:	d530      	bpl.n	8009bdc <_scanf_float+0x35c>
 8009b7a:	055b      	lsls	r3, r3, #21
 8009b7c:	d511      	bpl.n	8009ba2 <_scanf_float+0x322>
 8009b7e:	9b01      	ldr	r3, [sp, #4]
 8009b80:	429e      	cmp	r6, r3
 8009b82:	f67f aebf 	bls.w	8009904 <_scanf_float+0x84>
 8009b86:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009b8a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009b8e:	464a      	mov	r2, r9
 8009b90:	4640      	mov	r0, r8
 8009b92:	4798      	blx	r3
 8009b94:	6923      	ldr	r3, [r4, #16]
 8009b96:	3b01      	subs	r3, #1
 8009b98:	6123      	str	r3, [r4, #16]
 8009b9a:	e7f0      	b.n	8009b7e <_scanf_float+0x2fe>
 8009b9c:	46aa      	mov	sl, r5
 8009b9e:	46b3      	mov	fp, r6
 8009ba0:	e7de      	b.n	8009b60 <_scanf_float+0x2e0>
 8009ba2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009ba6:	6923      	ldr	r3, [r4, #16]
 8009ba8:	2965      	cmp	r1, #101	@ 0x65
 8009baa:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8009bae:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 8009bb2:	6123      	str	r3, [r4, #16]
 8009bb4:	d00c      	beq.n	8009bd0 <_scanf_float+0x350>
 8009bb6:	2945      	cmp	r1, #69	@ 0x45
 8009bb8:	d00a      	beq.n	8009bd0 <_scanf_float+0x350>
 8009bba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009bbe:	464a      	mov	r2, r9
 8009bc0:	4640      	mov	r0, r8
 8009bc2:	4798      	blx	r3
 8009bc4:	6923      	ldr	r3, [r4, #16]
 8009bc6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009bca:	3b01      	subs	r3, #1
 8009bcc:	1eb5      	subs	r5, r6, #2
 8009bce:	6123      	str	r3, [r4, #16]
 8009bd0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009bd4:	464a      	mov	r2, r9
 8009bd6:	4640      	mov	r0, r8
 8009bd8:	4798      	blx	r3
 8009bda:	462e      	mov	r6, r5
 8009bdc:	6822      	ldr	r2, [r4, #0]
 8009bde:	f012 0210 	ands.w	r2, r2, #16
 8009be2:	d001      	beq.n	8009be8 <_scanf_float+0x368>
 8009be4:	2000      	movs	r0, #0
 8009be6:	e68e      	b.n	8009906 <_scanf_float+0x86>
 8009be8:	7032      	strb	r2, [r6, #0]
 8009bea:	6823      	ldr	r3, [r4, #0]
 8009bec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009bf0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009bf4:	d125      	bne.n	8009c42 <_scanf_float+0x3c2>
 8009bf6:	9b02      	ldr	r3, [sp, #8]
 8009bf8:	429f      	cmp	r7, r3
 8009bfa:	d00a      	beq.n	8009c12 <_scanf_float+0x392>
 8009bfc:	1bda      	subs	r2, r3, r7
 8009bfe:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8009c02:	429e      	cmp	r6, r3
 8009c04:	bf28      	it	cs
 8009c06:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8009c0a:	4922      	ldr	r1, [pc, #136]	@ (8009c94 <_scanf_float+0x414>)
 8009c0c:	4630      	mov	r0, r6
 8009c0e:	f000 f851 	bl	8009cb4 <siprintf>
 8009c12:	9901      	ldr	r1, [sp, #4]
 8009c14:	2200      	movs	r2, #0
 8009c16:	4640      	mov	r0, r8
 8009c18:	f000 ff16 	bl	800aa48 <_strtod_r>
 8009c1c:	9b03      	ldr	r3, [sp, #12]
 8009c1e:	6821      	ldr	r1, [r4, #0]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	f011 0f02 	tst.w	r1, #2
 8009c26:	ec57 6b10 	vmov	r6, r7, d0
 8009c2a:	f103 0204 	add.w	r2, r3, #4
 8009c2e:	d015      	beq.n	8009c5c <_scanf_float+0x3dc>
 8009c30:	9903      	ldr	r1, [sp, #12]
 8009c32:	600a      	str	r2, [r1, #0]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	e9c3 6700 	strd	r6, r7, [r3]
 8009c3a:	68e3      	ldr	r3, [r4, #12]
 8009c3c:	3301      	adds	r3, #1
 8009c3e:	60e3      	str	r3, [r4, #12]
 8009c40:	e7d0      	b.n	8009be4 <_scanf_float+0x364>
 8009c42:	9b04      	ldr	r3, [sp, #16]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d0e4      	beq.n	8009c12 <_scanf_float+0x392>
 8009c48:	9905      	ldr	r1, [sp, #20]
 8009c4a:	230a      	movs	r3, #10
 8009c4c:	3101      	adds	r1, #1
 8009c4e:	4640      	mov	r0, r8
 8009c50:	f000 ff7a 	bl	800ab48 <_strtol_r>
 8009c54:	9b04      	ldr	r3, [sp, #16]
 8009c56:	9e05      	ldr	r6, [sp, #20]
 8009c58:	1ac2      	subs	r2, r0, r3
 8009c5a:	e7d0      	b.n	8009bfe <_scanf_float+0x37e>
 8009c5c:	f011 0f04 	tst.w	r1, #4
 8009c60:	9903      	ldr	r1, [sp, #12]
 8009c62:	600a      	str	r2, [r1, #0]
 8009c64:	d1e6      	bne.n	8009c34 <_scanf_float+0x3b4>
 8009c66:	681d      	ldr	r5, [r3, #0]
 8009c68:	4632      	mov	r2, r6
 8009c6a:	463b      	mov	r3, r7
 8009c6c:	4630      	mov	r0, r6
 8009c6e:	4639      	mov	r1, r7
 8009c70:	f7f6 ff64 	bl	8000b3c <__aeabi_dcmpun>
 8009c74:	b128      	cbz	r0, 8009c82 <_scanf_float+0x402>
 8009c76:	4808      	ldr	r0, [pc, #32]	@ (8009c98 <_scanf_float+0x418>)
 8009c78:	f000 fffa 	bl	800ac70 <nanf>
 8009c7c:	ed85 0a00 	vstr	s0, [r5]
 8009c80:	e7db      	b.n	8009c3a <_scanf_float+0x3ba>
 8009c82:	4630      	mov	r0, r6
 8009c84:	4639      	mov	r1, r7
 8009c86:	f7f6 ffb7 	bl	8000bf8 <__aeabi_d2f>
 8009c8a:	6028      	str	r0, [r5, #0]
 8009c8c:	e7d5      	b.n	8009c3a <_scanf_float+0x3ba>
 8009c8e:	2700      	movs	r7, #0
 8009c90:	e62e      	b.n	80098f0 <_scanf_float+0x70>
 8009c92:	bf00      	nop
 8009c94:	0800d5cc 	.word	0x0800d5cc
 8009c98:	0800d76d 	.word	0x0800d76d

08009c9c <__malloc_lock>:
 8009c9c:	4801      	ldr	r0, [pc, #4]	@ (8009ca4 <__malloc_lock+0x8>)
 8009c9e:	f000 bfc8 	b.w	800ac32 <__retarget_lock_acquire_recursive>
 8009ca2:	bf00      	nop
 8009ca4:	2000075c 	.word	0x2000075c

08009ca8 <__malloc_unlock>:
 8009ca8:	4801      	ldr	r0, [pc, #4]	@ (8009cb0 <__malloc_unlock+0x8>)
 8009caa:	f000 bfc3 	b.w	800ac34 <__retarget_lock_release_recursive>
 8009cae:	bf00      	nop
 8009cb0:	2000075c 	.word	0x2000075c

08009cb4 <siprintf>:
 8009cb4:	b40e      	push	{r1, r2, r3}
 8009cb6:	b510      	push	{r4, lr}
 8009cb8:	b09d      	sub	sp, #116	@ 0x74
 8009cba:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009cbc:	9002      	str	r0, [sp, #8]
 8009cbe:	9006      	str	r0, [sp, #24]
 8009cc0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009cc4:	480a      	ldr	r0, [pc, #40]	@ (8009cf0 <siprintf+0x3c>)
 8009cc6:	9107      	str	r1, [sp, #28]
 8009cc8:	9104      	str	r1, [sp, #16]
 8009cca:	490a      	ldr	r1, [pc, #40]	@ (8009cf4 <siprintf+0x40>)
 8009ccc:	f853 2b04 	ldr.w	r2, [r3], #4
 8009cd0:	9105      	str	r1, [sp, #20]
 8009cd2:	2400      	movs	r4, #0
 8009cd4:	a902      	add	r1, sp, #8
 8009cd6:	6800      	ldr	r0, [r0, #0]
 8009cd8:	9301      	str	r3, [sp, #4]
 8009cda:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009cdc:	f002 fa06 	bl	800c0ec <_svfiprintf_r>
 8009ce0:	9b02      	ldr	r3, [sp, #8]
 8009ce2:	701c      	strb	r4, [r3, #0]
 8009ce4:	b01d      	add	sp, #116	@ 0x74
 8009ce6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009cea:	b003      	add	sp, #12
 8009cec:	4770      	bx	lr
 8009cee:	bf00      	nop
 8009cf0:	20000184 	.word	0x20000184
 8009cf4:	ffff0208 	.word	0xffff0208

08009cf8 <std>:
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	b510      	push	{r4, lr}
 8009cfc:	4604      	mov	r4, r0
 8009cfe:	e9c0 3300 	strd	r3, r3, [r0]
 8009d02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009d06:	6083      	str	r3, [r0, #8]
 8009d08:	8181      	strh	r1, [r0, #12]
 8009d0a:	6643      	str	r3, [r0, #100]	@ 0x64
 8009d0c:	81c2      	strh	r2, [r0, #14]
 8009d0e:	6183      	str	r3, [r0, #24]
 8009d10:	4619      	mov	r1, r3
 8009d12:	2208      	movs	r2, #8
 8009d14:	305c      	adds	r0, #92	@ 0x5c
 8009d16:	f000 ff37 	bl	800ab88 <memset>
 8009d1a:	4b0d      	ldr	r3, [pc, #52]	@ (8009d50 <std+0x58>)
 8009d1c:	6263      	str	r3, [r4, #36]	@ 0x24
 8009d1e:	4b0d      	ldr	r3, [pc, #52]	@ (8009d54 <std+0x5c>)
 8009d20:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009d22:	4b0d      	ldr	r3, [pc, #52]	@ (8009d58 <std+0x60>)
 8009d24:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009d26:	4b0d      	ldr	r3, [pc, #52]	@ (8009d5c <std+0x64>)
 8009d28:	6323      	str	r3, [r4, #48]	@ 0x30
 8009d2a:	4b0d      	ldr	r3, [pc, #52]	@ (8009d60 <std+0x68>)
 8009d2c:	6224      	str	r4, [r4, #32]
 8009d2e:	429c      	cmp	r4, r3
 8009d30:	d006      	beq.n	8009d40 <std+0x48>
 8009d32:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009d36:	4294      	cmp	r4, r2
 8009d38:	d002      	beq.n	8009d40 <std+0x48>
 8009d3a:	33d0      	adds	r3, #208	@ 0xd0
 8009d3c:	429c      	cmp	r4, r3
 8009d3e:	d105      	bne.n	8009d4c <std+0x54>
 8009d40:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009d44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d48:	f000 bf72 	b.w	800ac30 <__retarget_lock_init_recursive>
 8009d4c:	bd10      	pop	{r4, pc}
 8009d4e:	bf00      	nop
 8009d50:	0800d039 	.word	0x0800d039
 8009d54:	0800d05b 	.word	0x0800d05b
 8009d58:	0800d093 	.word	0x0800d093
 8009d5c:	0800d0b7 	.word	0x0800d0b7
 8009d60:	20000620 	.word	0x20000620

08009d64 <stdio_exit_handler>:
 8009d64:	4a02      	ldr	r2, [pc, #8]	@ (8009d70 <stdio_exit_handler+0xc>)
 8009d66:	4903      	ldr	r1, [pc, #12]	@ (8009d74 <stdio_exit_handler+0x10>)
 8009d68:	4803      	ldr	r0, [pc, #12]	@ (8009d78 <stdio_exit_handler+0x14>)
 8009d6a:	f000 beef 	b.w	800ab4c <_fwalk_sglue>
 8009d6e:	bf00      	nop
 8009d70:	2000000c 	.word	0x2000000c
 8009d74:	0800c695 	.word	0x0800c695
 8009d78:	20000188 	.word	0x20000188

08009d7c <cleanup_stdio>:
 8009d7c:	6841      	ldr	r1, [r0, #4]
 8009d7e:	4b0c      	ldr	r3, [pc, #48]	@ (8009db0 <cleanup_stdio+0x34>)
 8009d80:	4299      	cmp	r1, r3
 8009d82:	b510      	push	{r4, lr}
 8009d84:	4604      	mov	r4, r0
 8009d86:	d001      	beq.n	8009d8c <cleanup_stdio+0x10>
 8009d88:	f002 fc84 	bl	800c694 <_fflush_r>
 8009d8c:	68a1      	ldr	r1, [r4, #8]
 8009d8e:	4b09      	ldr	r3, [pc, #36]	@ (8009db4 <cleanup_stdio+0x38>)
 8009d90:	4299      	cmp	r1, r3
 8009d92:	d002      	beq.n	8009d9a <cleanup_stdio+0x1e>
 8009d94:	4620      	mov	r0, r4
 8009d96:	f002 fc7d 	bl	800c694 <_fflush_r>
 8009d9a:	68e1      	ldr	r1, [r4, #12]
 8009d9c:	4b06      	ldr	r3, [pc, #24]	@ (8009db8 <cleanup_stdio+0x3c>)
 8009d9e:	4299      	cmp	r1, r3
 8009da0:	d004      	beq.n	8009dac <cleanup_stdio+0x30>
 8009da2:	4620      	mov	r0, r4
 8009da4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009da8:	f002 bc74 	b.w	800c694 <_fflush_r>
 8009dac:	bd10      	pop	{r4, pc}
 8009dae:	bf00      	nop
 8009db0:	20000620 	.word	0x20000620
 8009db4:	20000688 	.word	0x20000688
 8009db8:	200006f0 	.word	0x200006f0

08009dbc <global_stdio_init.part.0>:
 8009dbc:	b510      	push	{r4, lr}
 8009dbe:	4b0b      	ldr	r3, [pc, #44]	@ (8009dec <global_stdio_init.part.0+0x30>)
 8009dc0:	4c0b      	ldr	r4, [pc, #44]	@ (8009df0 <global_stdio_init.part.0+0x34>)
 8009dc2:	4a0c      	ldr	r2, [pc, #48]	@ (8009df4 <global_stdio_init.part.0+0x38>)
 8009dc4:	601a      	str	r2, [r3, #0]
 8009dc6:	4620      	mov	r0, r4
 8009dc8:	2200      	movs	r2, #0
 8009dca:	2104      	movs	r1, #4
 8009dcc:	f7ff ff94 	bl	8009cf8 <std>
 8009dd0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009dd4:	2201      	movs	r2, #1
 8009dd6:	2109      	movs	r1, #9
 8009dd8:	f7ff ff8e 	bl	8009cf8 <std>
 8009ddc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009de0:	2202      	movs	r2, #2
 8009de2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009de6:	2112      	movs	r1, #18
 8009de8:	f7ff bf86 	b.w	8009cf8 <std>
 8009dec:	20000758 	.word	0x20000758
 8009df0:	20000620 	.word	0x20000620
 8009df4:	08009d65 	.word	0x08009d65

08009df8 <__sfp_lock_acquire>:
 8009df8:	4801      	ldr	r0, [pc, #4]	@ (8009e00 <__sfp_lock_acquire+0x8>)
 8009dfa:	f000 bf1a 	b.w	800ac32 <__retarget_lock_acquire_recursive>
 8009dfe:	bf00      	nop
 8009e00:	2000075d 	.word	0x2000075d

08009e04 <__sfp_lock_release>:
 8009e04:	4801      	ldr	r0, [pc, #4]	@ (8009e0c <__sfp_lock_release+0x8>)
 8009e06:	f000 bf15 	b.w	800ac34 <__retarget_lock_release_recursive>
 8009e0a:	bf00      	nop
 8009e0c:	2000075d 	.word	0x2000075d

08009e10 <__sinit>:
 8009e10:	b510      	push	{r4, lr}
 8009e12:	4604      	mov	r4, r0
 8009e14:	f7ff fff0 	bl	8009df8 <__sfp_lock_acquire>
 8009e18:	6a23      	ldr	r3, [r4, #32]
 8009e1a:	b11b      	cbz	r3, 8009e24 <__sinit+0x14>
 8009e1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e20:	f7ff bff0 	b.w	8009e04 <__sfp_lock_release>
 8009e24:	4b04      	ldr	r3, [pc, #16]	@ (8009e38 <__sinit+0x28>)
 8009e26:	6223      	str	r3, [r4, #32]
 8009e28:	4b04      	ldr	r3, [pc, #16]	@ (8009e3c <__sinit+0x2c>)
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d1f5      	bne.n	8009e1c <__sinit+0xc>
 8009e30:	f7ff ffc4 	bl	8009dbc <global_stdio_init.part.0>
 8009e34:	e7f2      	b.n	8009e1c <__sinit+0xc>
 8009e36:	bf00      	nop
 8009e38:	08009d7d 	.word	0x08009d7d
 8009e3c:	20000758 	.word	0x20000758

08009e40 <sulp>:
 8009e40:	b570      	push	{r4, r5, r6, lr}
 8009e42:	4604      	mov	r4, r0
 8009e44:	460d      	mov	r5, r1
 8009e46:	ec45 4b10 	vmov	d0, r4, r5
 8009e4a:	4616      	mov	r6, r2
 8009e4c:	f002 ffb6 	bl	800cdbc <__ulp>
 8009e50:	ec51 0b10 	vmov	r0, r1, d0
 8009e54:	b17e      	cbz	r6, 8009e76 <sulp+0x36>
 8009e56:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009e5a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	dd09      	ble.n	8009e76 <sulp+0x36>
 8009e62:	051b      	lsls	r3, r3, #20
 8009e64:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009e68:	2400      	movs	r4, #0
 8009e6a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009e6e:	4622      	mov	r2, r4
 8009e70:	462b      	mov	r3, r5
 8009e72:	f7f6 fbc9 	bl	8000608 <__aeabi_dmul>
 8009e76:	ec41 0b10 	vmov	d0, r0, r1
 8009e7a:	bd70      	pop	{r4, r5, r6, pc}
 8009e7c:	0000      	movs	r0, r0
	...

08009e80 <_strtod_l>:
 8009e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e84:	b09f      	sub	sp, #124	@ 0x7c
 8009e86:	460c      	mov	r4, r1
 8009e88:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	921a      	str	r2, [sp, #104]	@ 0x68
 8009e8e:	9005      	str	r0, [sp, #20]
 8009e90:	f04f 0a00 	mov.w	sl, #0
 8009e94:	f04f 0b00 	mov.w	fp, #0
 8009e98:	460a      	mov	r2, r1
 8009e9a:	9219      	str	r2, [sp, #100]	@ 0x64
 8009e9c:	7811      	ldrb	r1, [r2, #0]
 8009e9e:	292b      	cmp	r1, #43	@ 0x2b
 8009ea0:	d04a      	beq.n	8009f38 <_strtod_l+0xb8>
 8009ea2:	d838      	bhi.n	8009f16 <_strtod_l+0x96>
 8009ea4:	290d      	cmp	r1, #13
 8009ea6:	d832      	bhi.n	8009f0e <_strtod_l+0x8e>
 8009ea8:	2908      	cmp	r1, #8
 8009eaa:	d832      	bhi.n	8009f12 <_strtod_l+0x92>
 8009eac:	2900      	cmp	r1, #0
 8009eae:	d03b      	beq.n	8009f28 <_strtod_l+0xa8>
 8009eb0:	2200      	movs	r2, #0
 8009eb2:	920e      	str	r2, [sp, #56]	@ 0x38
 8009eb4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8009eb6:	782a      	ldrb	r2, [r5, #0]
 8009eb8:	2a30      	cmp	r2, #48	@ 0x30
 8009eba:	f040 80b2 	bne.w	800a022 <_strtod_l+0x1a2>
 8009ebe:	786a      	ldrb	r2, [r5, #1]
 8009ec0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009ec4:	2a58      	cmp	r2, #88	@ 0x58
 8009ec6:	d16e      	bne.n	8009fa6 <_strtod_l+0x126>
 8009ec8:	9302      	str	r3, [sp, #8]
 8009eca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009ecc:	9301      	str	r3, [sp, #4]
 8009ece:	ab1a      	add	r3, sp, #104	@ 0x68
 8009ed0:	9300      	str	r3, [sp, #0]
 8009ed2:	4a8f      	ldr	r2, [pc, #572]	@ (800a110 <_strtod_l+0x290>)
 8009ed4:	9805      	ldr	r0, [sp, #20]
 8009ed6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009ed8:	a919      	add	r1, sp, #100	@ 0x64
 8009eda:	f001 fddb 	bl	800ba94 <__gethex>
 8009ede:	f010 060f 	ands.w	r6, r0, #15
 8009ee2:	4604      	mov	r4, r0
 8009ee4:	d005      	beq.n	8009ef2 <_strtod_l+0x72>
 8009ee6:	2e06      	cmp	r6, #6
 8009ee8:	d128      	bne.n	8009f3c <_strtod_l+0xbc>
 8009eea:	3501      	adds	r5, #1
 8009eec:	2300      	movs	r3, #0
 8009eee:	9519      	str	r5, [sp, #100]	@ 0x64
 8009ef0:	930e      	str	r3, [sp, #56]	@ 0x38
 8009ef2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	f040 858e 	bne.w	800aa16 <_strtod_l+0xb96>
 8009efa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009efc:	b1cb      	cbz	r3, 8009f32 <_strtod_l+0xb2>
 8009efe:	4652      	mov	r2, sl
 8009f00:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009f04:	ec43 2b10 	vmov	d0, r2, r3
 8009f08:	b01f      	add	sp, #124	@ 0x7c
 8009f0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f0e:	2920      	cmp	r1, #32
 8009f10:	d1ce      	bne.n	8009eb0 <_strtod_l+0x30>
 8009f12:	3201      	adds	r2, #1
 8009f14:	e7c1      	b.n	8009e9a <_strtod_l+0x1a>
 8009f16:	292d      	cmp	r1, #45	@ 0x2d
 8009f18:	d1ca      	bne.n	8009eb0 <_strtod_l+0x30>
 8009f1a:	2101      	movs	r1, #1
 8009f1c:	910e      	str	r1, [sp, #56]	@ 0x38
 8009f1e:	1c51      	adds	r1, r2, #1
 8009f20:	9119      	str	r1, [sp, #100]	@ 0x64
 8009f22:	7852      	ldrb	r2, [r2, #1]
 8009f24:	2a00      	cmp	r2, #0
 8009f26:	d1c5      	bne.n	8009eb4 <_strtod_l+0x34>
 8009f28:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009f2a:	9419      	str	r4, [sp, #100]	@ 0x64
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	f040 8570 	bne.w	800aa12 <_strtod_l+0xb92>
 8009f32:	4652      	mov	r2, sl
 8009f34:	465b      	mov	r3, fp
 8009f36:	e7e5      	b.n	8009f04 <_strtod_l+0x84>
 8009f38:	2100      	movs	r1, #0
 8009f3a:	e7ef      	b.n	8009f1c <_strtod_l+0x9c>
 8009f3c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009f3e:	b13a      	cbz	r2, 8009f50 <_strtod_l+0xd0>
 8009f40:	2135      	movs	r1, #53	@ 0x35
 8009f42:	a81c      	add	r0, sp, #112	@ 0x70
 8009f44:	f003 f834 	bl	800cfb0 <__copybits>
 8009f48:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009f4a:	9805      	ldr	r0, [sp, #20]
 8009f4c:	f002 fc0a 	bl	800c764 <_Bfree>
 8009f50:	3e01      	subs	r6, #1
 8009f52:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009f54:	2e04      	cmp	r6, #4
 8009f56:	d806      	bhi.n	8009f66 <_strtod_l+0xe6>
 8009f58:	e8df f006 	tbb	[pc, r6]
 8009f5c:	201d0314 	.word	0x201d0314
 8009f60:	14          	.byte	0x14
 8009f61:	00          	.byte	0x00
 8009f62:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009f66:	05e1      	lsls	r1, r4, #23
 8009f68:	bf48      	it	mi
 8009f6a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009f6e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009f72:	0d1b      	lsrs	r3, r3, #20
 8009f74:	051b      	lsls	r3, r3, #20
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d1bb      	bne.n	8009ef2 <_strtod_l+0x72>
 8009f7a:	f000 fe2f 	bl	800abdc <__errno>
 8009f7e:	2322      	movs	r3, #34	@ 0x22
 8009f80:	6003      	str	r3, [r0, #0]
 8009f82:	e7b6      	b.n	8009ef2 <_strtod_l+0x72>
 8009f84:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009f88:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009f8c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009f90:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009f94:	e7e7      	b.n	8009f66 <_strtod_l+0xe6>
 8009f96:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800a118 <_strtod_l+0x298>
 8009f9a:	e7e4      	b.n	8009f66 <_strtod_l+0xe6>
 8009f9c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009fa0:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8009fa4:	e7df      	b.n	8009f66 <_strtod_l+0xe6>
 8009fa6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009fa8:	1c5a      	adds	r2, r3, #1
 8009faa:	9219      	str	r2, [sp, #100]	@ 0x64
 8009fac:	785b      	ldrb	r3, [r3, #1]
 8009fae:	2b30      	cmp	r3, #48	@ 0x30
 8009fb0:	d0f9      	beq.n	8009fa6 <_strtod_l+0x126>
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d09d      	beq.n	8009ef2 <_strtod_l+0x72>
 8009fb6:	2301      	movs	r3, #1
 8009fb8:	2700      	movs	r7, #0
 8009fba:	9308      	str	r3, [sp, #32]
 8009fbc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009fbe:	930c      	str	r3, [sp, #48]	@ 0x30
 8009fc0:	970b      	str	r7, [sp, #44]	@ 0x2c
 8009fc2:	46b9      	mov	r9, r7
 8009fc4:	220a      	movs	r2, #10
 8009fc6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009fc8:	7805      	ldrb	r5, [r0, #0]
 8009fca:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009fce:	b2d9      	uxtb	r1, r3
 8009fd0:	2909      	cmp	r1, #9
 8009fd2:	d928      	bls.n	800a026 <_strtod_l+0x1a6>
 8009fd4:	494f      	ldr	r1, [pc, #316]	@ (800a114 <_strtod_l+0x294>)
 8009fd6:	2201      	movs	r2, #1
 8009fd8:	f000 fdde 	bl	800ab98 <strncmp>
 8009fdc:	2800      	cmp	r0, #0
 8009fde:	d032      	beq.n	800a046 <_strtod_l+0x1c6>
 8009fe0:	2000      	movs	r0, #0
 8009fe2:	462a      	mov	r2, r5
 8009fe4:	900a      	str	r0, [sp, #40]	@ 0x28
 8009fe6:	464d      	mov	r5, r9
 8009fe8:	4603      	mov	r3, r0
 8009fea:	2a65      	cmp	r2, #101	@ 0x65
 8009fec:	d001      	beq.n	8009ff2 <_strtod_l+0x172>
 8009fee:	2a45      	cmp	r2, #69	@ 0x45
 8009ff0:	d114      	bne.n	800a01c <_strtod_l+0x19c>
 8009ff2:	b91d      	cbnz	r5, 8009ffc <_strtod_l+0x17c>
 8009ff4:	9a08      	ldr	r2, [sp, #32]
 8009ff6:	4302      	orrs	r2, r0
 8009ff8:	d096      	beq.n	8009f28 <_strtod_l+0xa8>
 8009ffa:	2500      	movs	r5, #0
 8009ffc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009ffe:	1c62      	adds	r2, r4, #1
 800a000:	9219      	str	r2, [sp, #100]	@ 0x64
 800a002:	7862      	ldrb	r2, [r4, #1]
 800a004:	2a2b      	cmp	r2, #43	@ 0x2b
 800a006:	d07a      	beq.n	800a0fe <_strtod_l+0x27e>
 800a008:	2a2d      	cmp	r2, #45	@ 0x2d
 800a00a:	d07e      	beq.n	800a10a <_strtod_l+0x28a>
 800a00c:	f04f 0c00 	mov.w	ip, #0
 800a010:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a014:	2909      	cmp	r1, #9
 800a016:	f240 8085 	bls.w	800a124 <_strtod_l+0x2a4>
 800a01a:	9419      	str	r4, [sp, #100]	@ 0x64
 800a01c:	f04f 0800 	mov.w	r8, #0
 800a020:	e0a5      	b.n	800a16e <_strtod_l+0x2ee>
 800a022:	2300      	movs	r3, #0
 800a024:	e7c8      	b.n	8009fb8 <_strtod_l+0x138>
 800a026:	f1b9 0f08 	cmp.w	r9, #8
 800a02a:	bfd8      	it	le
 800a02c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800a02e:	f100 0001 	add.w	r0, r0, #1
 800a032:	bfda      	itte	le
 800a034:	fb02 3301 	mlale	r3, r2, r1, r3
 800a038:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800a03a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800a03e:	f109 0901 	add.w	r9, r9, #1
 800a042:	9019      	str	r0, [sp, #100]	@ 0x64
 800a044:	e7bf      	b.n	8009fc6 <_strtod_l+0x146>
 800a046:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a048:	1c5a      	adds	r2, r3, #1
 800a04a:	9219      	str	r2, [sp, #100]	@ 0x64
 800a04c:	785a      	ldrb	r2, [r3, #1]
 800a04e:	f1b9 0f00 	cmp.w	r9, #0
 800a052:	d03b      	beq.n	800a0cc <_strtod_l+0x24c>
 800a054:	900a      	str	r0, [sp, #40]	@ 0x28
 800a056:	464d      	mov	r5, r9
 800a058:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800a05c:	2b09      	cmp	r3, #9
 800a05e:	d912      	bls.n	800a086 <_strtod_l+0x206>
 800a060:	2301      	movs	r3, #1
 800a062:	e7c2      	b.n	8009fea <_strtod_l+0x16a>
 800a064:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a066:	1c5a      	adds	r2, r3, #1
 800a068:	9219      	str	r2, [sp, #100]	@ 0x64
 800a06a:	785a      	ldrb	r2, [r3, #1]
 800a06c:	3001      	adds	r0, #1
 800a06e:	2a30      	cmp	r2, #48	@ 0x30
 800a070:	d0f8      	beq.n	800a064 <_strtod_l+0x1e4>
 800a072:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a076:	2b08      	cmp	r3, #8
 800a078:	f200 84d2 	bhi.w	800aa20 <_strtod_l+0xba0>
 800a07c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a07e:	900a      	str	r0, [sp, #40]	@ 0x28
 800a080:	2000      	movs	r0, #0
 800a082:	930c      	str	r3, [sp, #48]	@ 0x30
 800a084:	4605      	mov	r5, r0
 800a086:	3a30      	subs	r2, #48	@ 0x30
 800a088:	f100 0301 	add.w	r3, r0, #1
 800a08c:	d018      	beq.n	800a0c0 <_strtod_l+0x240>
 800a08e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a090:	4419      	add	r1, r3
 800a092:	910a      	str	r1, [sp, #40]	@ 0x28
 800a094:	462e      	mov	r6, r5
 800a096:	f04f 0e0a 	mov.w	lr, #10
 800a09a:	1c71      	adds	r1, r6, #1
 800a09c:	eba1 0c05 	sub.w	ip, r1, r5
 800a0a0:	4563      	cmp	r3, ip
 800a0a2:	dc15      	bgt.n	800a0d0 <_strtod_l+0x250>
 800a0a4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800a0a8:	182b      	adds	r3, r5, r0
 800a0aa:	2b08      	cmp	r3, #8
 800a0ac:	f105 0501 	add.w	r5, r5, #1
 800a0b0:	4405      	add	r5, r0
 800a0b2:	dc1a      	bgt.n	800a0ea <_strtod_l+0x26a>
 800a0b4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a0b6:	230a      	movs	r3, #10
 800a0b8:	fb03 2301 	mla	r3, r3, r1, r2
 800a0bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a0be:	2300      	movs	r3, #0
 800a0c0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a0c2:	1c51      	adds	r1, r2, #1
 800a0c4:	9119      	str	r1, [sp, #100]	@ 0x64
 800a0c6:	7852      	ldrb	r2, [r2, #1]
 800a0c8:	4618      	mov	r0, r3
 800a0ca:	e7c5      	b.n	800a058 <_strtod_l+0x1d8>
 800a0cc:	4648      	mov	r0, r9
 800a0ce:	e7ce      	b.n	800a06e <_strtod_l+0x1ee>
 800a0d0:	2e08      	cmp	r6, #8
 800a0d2:	dc05      	bgt.n	800a0e0 <_strtod_l+0x260>
 800a0d4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a0d6:	fb0e f606 	mul.w	r6, lr, r6
 800a0da:	960b      	str	r6, [sp, #44]	@ 0x2c
 800a0dc:	460e      	mov	r6, r1
 800a0de:	e7dc      	b.n	800a09a <_strtod_l+0x21a>
 800a0e0:	2910      	cmp	r1, #16
 800a0e2:	bfd8      	it	le
 800a0e4:	fb0e f707 	mulle.w	r7, lr, r7
 800a0e8:	e7f8      	b.n	800a0dc <_strtod_l+0x25c>
 800a0ea:	2b0f      	cmp	r3, #15
 800a0ec:	bfdc      	itt	le
 800a0ee:	230a      	movle	r3, #10
 800a0f0:	fb03 2707 	mlale	r7, r3, r7, r2
 800a0f4:	e7e3      	b.n	800a0be <_strtod_l+0x23e>
 800a0f6:	2300      	movs	r3, #0
 800a0f8:	930a      	str	r3, [sp, #40]	@ 0x28
 800a0fa:	2301      	movs	r3, #1
 800a0fc:	e77a      	b.n	8009ff4 <_strtod_l+0x174>
 800a0fe:	f04f 0c00 	mov.w	ip, #0
 800a102:	1ca2      	adds	r2, r4, #2
 800a104:	9219      	str	r2, [sp, #100]	@ 0x64
 800a106:	78a2      	ldrb	r2, [r4, #2]
 800a108:	e782      	b.n	800a010 <_strtod_l+0x190>
 800a10a:	f04f 0c01 	mov.w	ip, #1
 800a10e:	e7f8      	b.n	800a102 <_strtod_l+0x282>
 800a110:	0800d784 	.word	0x0800d784
 800a114:	0800d5d1 	.word	0x0800d5d1
 800a118:	7ff00000 	.word	0x7ff00000
 800a11c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a11e:	1c51      	adds	r1, r2, #1
 800a120:	9119      	str	r1, [sp, #100]	@ 0x64
 800a122:	7852      	ldrb	r2, [r2, #1]
 800a124:	2a30      	cmp	r2, #48	@ 0x30
 800a126:	d0f9      	beq.n	800a11c <_strtod_l+0x29c>
 800a128:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800a12c:	2908      	cmp	r1, #8
 800a12e:	f63f af75 	bhi.w	800a01c <_strtod_l+0x19c>
 800a132:	3a30      	subs	r2, #48	@ 0x30
 800a134:	9209      	str	r2, [sp, #36]	@ 0x24
 800a136:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a138:	920f      	str	r2, [sp, #60]	@ 0x3c
 800a13a:	f04f 080a 	mov.w	r8, #10
 800a13e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a140:	1c56      	adds	r6, r2, #1
 800a142:	9619      	str	r6, [sp, #100]	@ 0x64
 800a144:	7852      	ldrb	r2, [r2, #1]
 800a146:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800a14a:	f1be 0f09 	cmp.w	lr, #9
 800a14e:	d939      	bls.n	800a1c4 <_strtod_l+0x344>
 800a150:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a152:	1a76      	subs	r6, r6, r1
 800a154:	2e08      	cmp	r6, #8
 800a156:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800a15a:	dc03      	bgt.n	800a164 <_strtod_l+0x2e4>
 800a15c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a15e:	4588      	cmp	r8, r1
 800a160:	bfa8      	it	ge
 800a162:	4688      	movge	r8, r1
 800a164:	f1bc 0f00 	cmp.w	ip, #0
 800a168:	d001      	beq.n	800a16e <_strtod_l+0x2ee>
 800a16a:	f1c8 0800 	rsb	r8, r8, #0
 800a16e:	2d00      	cmp	r5, #0
 800a170:	d14e      	bne.n	800a210 <_strtod_l+0x390>
 800a172:	9908      	ldr	r1, [sp, #32]
 800a174:	4308      	orrs	r0, r1
 800a176:	f47f aebc 	bne.w	8009ef2 <_strtod_l+0x72>
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	f47f aed4 	bne.w	8009f28 <_strtod_l+0xa8>
 800a180:	2a69      	cmp	r2, #105	@ 0x69
 800a182:	d028      	beq.n	800a1d6 <_strtod_l+0x356>
 800a184:	dc25      	bgt.n	800a1d2 <_strtod_l+0x352>
 800a186:	2a49      	cmp	r2, #73	@ 0x49
 800a188:	d025      	beq.n	800a1d6 <_strtod_l+0x356>
 800a18a:	2a4e      	cmp	r2, #78	@ 0x4e
 800a18c:	f47f aecc 	bne.w	8009f28 <_strtod_l+0xa8>
 800a190:	499a      	ldr	r1, [pc, #616]	@ (800a3fc <_strtod_l+0x57c>)
 800a192:	a819      	add	r0, sp, #100	@ 0x64
 800a194:	f001 fea0 	bl	800bed8 <__match>
 800a198:	2800      	cmp	r0, #0
 800a19a:	f43f aec5 	beq.w	8009f28 <_strtod_l+0xa8>
 800a19e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a1a0:	781b      	ldrb	r3, [r3, #0]
 800a1a2:	2b28      	cmp	r3, #40	@ 0x28
 800a1a4:	d12e      	bne.n	800a204 <_strtod_l+0x384>
 800a1a6:	4996      	ldr	r1, [pc, #600]	@ (800a400 <_strtod_l+0x580>)
 800a1a8:	aa1c      	add	r2, sp, #112	@ 0x70
 800a1aa:	a819      	add	r0, sp, #100	@ 0x64
 800a1ac:	f001 fea8 	bl	800bf00 <__hexnan>
 800a1b0:	2805      	cmp	r0, #5
 800a1b2:	d127      	bne.n	800a204 <_strtod_l+0x384>
 800a1b4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a1b6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800a1ba:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a1be:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a1c2:	e696      	b.n	8009ef2 <_strtod_l+0x72>
 800a1c4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a1c6:	fb08 2101 	mla	r1, r8, r1, r2
 800a1ca:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800a1ce:	9209      	str	r2, [sp, #36]	@ 0x24
 800a1d0:	e7b5      	b.n	800a13e <_strtod_l+0x2be>
 800a1d2:	2a6e      	cmp	r2, #110	@ 0x6e
 800a1d4:	e7da      	b.n	800a18c <_strtod_l+0x30c>
 800a1d6:	498b      	ldr	r1, [pc, #556]	@ (800a404 <_strtod_l+0x584>)
 800a1d8:	a819      	add	r0, sp, #100	@ 0x64
 800a1da:	f001 fe7d 	bl	800bed8 <__match>
 800a1de:	2800      	cmp	r0, #0
 800a1e0:	f43f aea2 	beq.w	8009f28 <_strtod_l+0xa8>
 800a1e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a1e6:	4988      	ldr	r1, [pc, #544]	@ (800a408 <_strtod_l+0x588>)
 800a1e8:	3b01      	subs	r3, #1
 800a1ea:	a819      	add	r0, sp, #100	@ 0x64
 800a1ec:	9319      	str	r3, [sp, #100]	@ 0x64
 800a1ee:	f001 fe73 	bl	800bed8 <__match>
 800a1f2:	b910      	cbnz	r0, 800a1fa <_strtod_l+0x37a>
 800a1f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a1f6:	3301      	adds	r3, #1
 800a1f8:	9319      	str	r3, [sp, #100]	@ 0x64
 800a1fa:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800a418 <_strtod_l+0x598>
 800a1fe:	f04f 0a00 	mov.w	sl, #0
 800a202:	e676      	b.n	8009ef2 <_strtod_l+0x72>
 800a204:	4881      	ldr	r0, [pc, #516]	@ (800a40c <_strtod_l+0x58c>)
 800a206:	f000 fd2b 	bl	800ac60 <nan>
 800a20a:	ec5b ab10 	vmov	sl, fp, d0
 800a20e:	e670      	b.n	8009ef2 <_strtod_l+0x72>
 800a210:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a212:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800a214:	eba8 0303 	sub.w	r3, r8, r3
 800a218:	f1b9 0f00 	cmp.w	r9, #0
 800a21c:	bf08      	it	eq
 800a21e:	46a9      	moveq	r9, r5
 800a220:	2d10      	cmp	r5, #16
 800a222:	9309      	str	r3, [sp, #36]	@ 0x24
 800a224:	462c      	mov	r4, r5
 800a226:	bfa8      	it	ge
 800a228:	2410      	movge	r4, #16
 800a22a:	f7f6 f973 	bl	8000514 <__aeabi_ui2d>
 800a22e:	2d09      	cmp	r5, #9
 800a230:	4682      	mov	sl, r0
 800a232:	468b      	mov	fp, r1
 800a234:	dc13      	bgt.n	800a25e <_strtod_l+0x3de>
 800a236:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a238:	2b00      	cmp	r3, #0
 800a23a:	f43f ae5a 	beq.w	8009ef2 <_strtod_l+0x72>
 800a23e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a240:	dd78      	ble.n	800a334 <_strtod_l+0x4b4>
 800a242:	2b16      	cmp	r3, #22
 800a244:	dc5f      	bgt.n	800a306 <_strtod_l+0x486>
 800a246:	4972      	ldr	r1, [pc, #456]	@ (800a410 <_strtod_l+0x590>)
 800a248:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a24c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a250:	4652      	mov	r2, sl
 800a252:	465b      	mov	r3, fp
 800a254:	f7f6 f9d8 	bl	8000608 <__aeabi_dmul>
 800a258:	4682      	mov	sl, r0
 800a25a:	468b      	mov	fp, r1
 800a25c:	e649      	b.n	8009ef2 <_strtod_l+0x72>
 800a25e:	4b6c      	ldr	r3, [pc, #432]	@ (800a410 <_strtod_l+0x590>)
 800a260:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a264:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800a268:	f7f6 f9ce 	bl	8000608 <__aeabi_dmul>
 800a26c:	4682      	mov	sl, r0
 800a26e:	4638      	mov	r0, r7
 800a270:	468b      	mov	fp, r1
 800a272:	f7f6 f94f 	bl	8000514 <__aeabi_ui2d>
 800a276:	4602      	mov	r2, r0
 800a278:	460b      	mov	r3, r1
 800a27a:	4650      	mov	r0, sl
 800a27c:	4659      	mov	r1, fp
 800a27e:	f7f6 f80d 	bl	800029c <__adddf3>
 800a282:	2d0f      	cmp	r5, #15
 800a284:	4682      	mov	sl, r0
 800a286:	468b      	mov	fp, r1
 800a288:	ddd5      	ble.n	800a236 <_strtod_l+0x3b6>
 800a28a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a28c:	1b2c      	subs	r4, r5, r4
 800a28e:	441c      	add	r4, r3
 800a290:	2c00      	cmp	r4, #0
 800a292:	f340 8093 	ble.w	800a3bc <_strtod_l+0x53c>
 800a296:	f014 030f 	ands.w	r3, r4, #15
 800a29a:	d00a      	beq.n	800a2b2 <_strtod_l+0x432>
 800a29c:	495c      	ldr	r1, [pc, #368]	@ (800a410 <_strtod_l+0x590>)
 800a29e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a2a2:	4652      	mov	r2, sl
 800a2a4:	465b      	mov	r3, fp
 800a2a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a2aa:	f7f6 f9ad 	bl	8000608 <__aeabi_dmul>
 800a2ae:	4682      	mov	sl, r0
 800a2b0:	468b      	mov	fp, r1
 800a2b2:	f034 040f 	bics.w	r4, r4, #15
 800a2b6:	d073      	beq.n	800a3a0 <_strtod_l+0x520>
 800a2b8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800a2bc:	dd49      	ble.n	800a352 <_strtod_l+0x4d2>
 800a2be:	2400      	movs	r4, #0
 800a2c0:	46a0      	mov	r8, r4
 800a2c2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a2c4:	46a1      	mov	r9, r4
 800a2c6:	9a05      	ldr	r2, [sp, #20]
 800a2c8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800a418 <_strtod_l+0x598>
 800a2cc:	2322      	movs	r3, #34	@ 0x22
 800a2ce:	6013      	str	r3, [r2, #0]
 800a2d0:	f04f 0a00 	mov.w	sl, #0
 800a2d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	f43f ae0b 	beq.w	8009ef2 <_strtod_l+0x72>
 800a2dc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a2de:	9805      	ldr	r0, [sp, #20]
 800a2e0:	f002 fa40 	bl	800c764 <_Bfree>
 800a2e4:	9805      	ldr	r0, [sp, #20]
 800a2e6:	4649      	mov	r1, r9
 800a2e8:	f002 fa3c 	bl	800c764 <_Bfree>
 800a2ec:	9805      	ldr	r0, [sp, #20]
 800a2ee:	4641      	mov	r1, r8
 800a2f0:	f002 fa38 	bl	800c764 <_Bfree>
 800a2f4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a2f6:	9805      	ldr	r0, [sp, #20]
 800a2f8:	f002 fa34 	bl	800c764 <_Bfree>
 800a2fc:	9805      	ldr	r0, [sp, #20]
 800a2fe:	4621      	mov	r1, r4
 800a300:	f002 fa30 	bl	800c764 <_Bfree>
 800a304:	e5f5      	b.n	8009ef2 <_strtod_l+0x72>
 800a306:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a308:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800a30c:	4293      	cmp	r3, r2
 800a30e:	dbbc      	blt.n	800a28a <_strtod_l+0x40a>
 800a310:	4c3f      	ldr	r4, [pc, #252]	@ (800a410 <_strtod_l+0x590>)
 800a312:	f1c5 050f 	rsb	r5, r5, #15
 800a316:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a31a:	4652      	mov	r2, sl
 800a31c:	465b      	mov	r3, fp
 800a31e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a322:	f7f6 f971 	bl	8000608 <__aeabi_dmul>
 800a326:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a328:	1b5d      	subs	r5, r3, r5
 800a32a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a32e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a332:	e78f      	b.n	800a254 <_strtod_l+0x3d4>
 800a334:	3316      	adds	r3, #22
 800a336:	dba8      	blt.n	800a28a <_strtod_l+0x40a>
 800a338:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a33a:	eba3 0808 	sub.w	r8, r3, r8
 800a33e:	4b34      	ldr	r3, [pc, #208]	@ (800a410 <_strtod_l+0x590>)
 800a340:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800a344:	e9d8 2300 	ldrd	r2, r3, [r8]
 800a348:	4650      	mov	r0, sl
 800a34a:	4659      	mov	r1, fp
 800a34c:	f7f6 fa86 	bl	800085c <__aeabi_ddiv>
 800a350:	e782      	b.n	800a258 <_strtod_l+0x3d8>
 800a352:	2300      	movs	r3, #0
 800a354:	4f2f      	ldr	r7, [pc, #188]	@ (800a414 <_strtod_l+0x594>)
 800a356:	1124      	asrs	r4, r4, #4
 800a358:	4650      	mov	r0, sl
 800a35a:	4659      	mov	r1, fp
 800a35c:	461e      	mov	r6, r3
 800a35e:	2c01      	cmp	r4, #1
 800a360:	dc21      	bgt.n	800a3a6 <_strtod_l+0x526>
 800a362:	b10b      	cbz	r3, 800a368 <_strtod_l+0x4e8>
 800a364:	4682      	mov	sl, r0
 800a366:	468b      	mov	fp, r1
 800a368:	492a      	ldr	r1, [pc, #168]	@ (800a414 <_strtod_l+0x594>)
 800a36a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a36e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800a372:	4652      	mov	r2, sl
 800a374:	465b      	mov	r3, fp
 800a376:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a37a:	f7f6 f945 	bl	8000608 <__aeabi_dmul>
 800a37e:	4b26      	ldr	r3, [pc, #152]	@ (800a418 <_strtod_l+0x598>)
 800a380:	460a      	mov	r2, r1
 800a382:	400b      	ands	r3, r1
 800a384:	4925      	ldr	r1, [pc, #148]	@ (800a41c <_strtod_l+0x59c>)
 800a386:	428b      	cmp	r3, r1
 800a388:	4682      	mov	sl, r0
 800a38a:	d898      	bhi.n	800a2be <_strtod_l+0x43e>
 800a38c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800a390:	428b      	cmp	r3, r1
 800a392:	bf86      	itte	hi
 800a394:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800a420 <_strtod_l+0x5a0>
 800a398:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 800a39c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800a3a0:	2300      	movs	r3, #0
 800a3a2:	9308      	str	r3, [sp, #32]
 800a3a4:	e076      	b.n	800a494 <_strtod_l+0x614>
 800a3a6:	07e2      	lsls	r2, r4, #31
 800a3a8:	d504      	bpl.n	800a3b4 <_strtod_l+0x534>
 800a3aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a3ae:	f7f6 f92b 	bl	8000608 <__aeabi_dmul>
 800a3b2:	2301      	movs	r3, #1
 800a3b4:	3601      	adds	r6, #1
 800a3b6:	1064      	asrs	r4, r4, #1
 800a3b8:	3708      	adds	r7, #8
 800a3ba:	e7d0      	b.n	800a35e <_strtod_l+0x4de>
 800a3bc:	d0f0      	beq.n	800a3a0 <_strtod_l+0x520>
 800a3be:	4264      	negs	r4, r4
 800a3c0:	f014 020f 	ands.w	r2, r4, #15
 800a3c4:	d00a      	beq.n	800a3dc <_strtod_l+0x55c>
 800a3c6:	4b12      	ldr	r3, [pc, #72]	@ (800a410 <_strtod_l+0x590>)
 800a3c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a3cc:	4650      	mov	r0, sl
 800a3ce:	4659      	mov	r1, fp
 800a3d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3d4:	f7f6 fa42 	bl	800085c <__aeabi_ddiv>
 800a3d8:	4682      	mov	sl, r0
 800a3da:	468b      	mov	fp, r1
 800a3dc:	1124      	asrs	r4, r4, #4
 800a3de:	d0df      	beq.n	800a3a0 <_strtod_l+0x520>
 800a3e0:	2c1f      	cmp	r4, #31
 800a3e2:	dd1f      	ble.n	800a424 <_strtod_l+0x5a4>
 800a3e4:	2400      	movs	r4, #0
 800a3e6:	46a0      	mov	r8, r4
 800a3e8:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a3ea:	46a1      	mov	r9, r4
 800a3ec:	9a05      	ldr	r2, [sp, #20]
 800a3ee:	2322      	movs	r3, #34	@ 0x22
 800a3f0:	f04f 0a00 	mov.w	sl, #0
 800a3f4:	f04f 0b00 	mov.w	fp, #0
 800a3f8:	6013      	str	r3, [r2, #0]
 800a3fa:	e76b      	b.n	800a2d4 <_strtod_l+0x454>
 800a3fc:	0800d5a5 	.word	0x0800d5a5
 800a400:	0800d770 	.word	0x0800d770
 800a404:	0800d59d 	.word	0x0800d59d
 800a408:	0800d5de 	.word	0x0800d5de
 800a40c:	0800d76d 	.word	0x0800d76d
 800a410:	0800d8f8 	.word	0x0800d8f8
 800a414:	0800d8d0 	.word	0x0800d8d0
 800a418:	7ff00000 	.word	0x7ff00000
 800a41c:	7ca00000 	.word	0x7ca00000
 800a420:	7fefffff 	.word	0x7fefffff
 800a424:	f014 0310 	ands.w	r3, r4, #16
 800a428:	bf18      	it	ne
 800a42a:	236a      	movne	r3, #106	@ 0x6a
 800a42c:	4ea9      	ldr	r6, [pc, #676]	@ (800a6d4 <_strtod_l+0x854>)
 800a42e:	9308      	str	r3, [sp, #32]
 800a430:	4650      	mov	r0, sl
 800a432:	4659      	mov	r1, fp
 800a434:	2300      	movs	r3, #0
 800a436:	07e7      	lsls	r7, r4, #31
 800a438:	d504      	bpl.n	800a444 <_strtod_l+0x5c4>
 800a43a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a43e:	f7f6 f8e3 	bl	8000608 <__aeabi_dmul>
 800a442:	2301      	movs	r3, #1
 800a444:	1064      	asrs	r4, r4, #1
 800a446:	f106 0608 	add.w	r6, r6, #8
 800a44a:	d1f4      	bne.n	800a436 <_strtod_l+0x5b6>
 800a44c:	b10b      	cbz	r3, 800a452 <_strtod_l+0x5d2>
 800a44e:	4682      	mov	sl, r0
 800a450:	468b      	mov	fp, r1
 800a452:	9b08      	ldr	r3, [sp, #32]
 800a454:	b1b3      	cbz	r3, 800a484 <_strtod_l+0x604>
 800a456:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a45a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800a45e:	2b00      	cmp	r3, #0
 800a460:	4659      	mov	r1, fp
 800a462:	dd0f      	ble.n	800a484 <_strtod_l+0x604>
 800a464:	2b1f      	cmp	r3, #31
 800a466:	dd56      	ble.n	800a516 <_strtod_l+0x696>
 800a468:	2b34      	cmp	r3, #52	@ 0x34
 800a46a:	bfde      	ittt	le
 800a46c:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 800a470:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800a474:	4093      	lslle	r3, r2
 800a476:	f04f 0a00 	mov.w	sl, #0
 800a47a:	bfcc      	ite	gt
 800a47c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a480:	ea03 0b01 	andle.w	fp, r3, r1
 800a484:	2200      	movs	r2, #0
 800a486:	2300      	movs	r3, #0
 800a488:	4650      	mov	r0, sl
 800a48a:	4659      	mov	r1, fp
 800a48c:	f7f6 fb24 	bl	8000ad8 <__aeabi_dcmpeq>
 800a490:	2800      	cmp	r0, #0
 800a492:	d1a7      	bne.n	800a3e4 <_strtod_l+0x564>
 800a494:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a496:	9300      	str	r3, [sp, #0]
 800a498:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a49a:	9805      	ldr	r0, [sp, #20]
 800a49c:	462b      	mov	r3, r5
 800a49e:	464a      	mov	r2, r9
 800a4a0:	f002 f9c8 	bl	800c834 <__s2b>
 800a4a4:	900b      	str	r0, [sp, #44]	@ 0x2c
 800a4a6:	2800      	cmp	r0, #0
 800a4a8:	f43f af09 	beq.w	800a2be <_strtod_l+0x43e>
 800a4ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a4ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a4b0:	2a00      	cmp	r2, #0
 800a4b2:	eba3 0308 	sub.w	r3, r3, r8
 800a4b6:	bfa8      	it	ge
 800a4b8:	2300      	movge	r3, #0
 800a4ba:	9312      	str	r3, [sp, #72]	@ 0x48
 800a4bc:	2400      	movs	r4, #0
 800a4be:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a4c2:	9316      	str	r3, [sp, #88]	@ 0x58
 800a4c4:	46a0      	mov	r8, r4
 800a4c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a4c8:	9805      	ldr	r0, [sp, #20]
 800a4ca:	6859      	ldr	r1, [r3, #4]
 800a4cc:	f002 f90a 	bl	800c6e4 <_Balloc>
 800a4d0:	4681      	mov	r9, r0
 800a4d2:	2800      	cmp	r0, #0
 800a4d4:	f43f aef7 	beq.w	800a2c6 <_strtod_l+0x446>
 800a4d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a4da:	691a      	ldr	r2, [r3, #16]
 800a4dc:	3202      	adds	r2, #2
 800a4de:	f103 010c 	add.w	r1, r3, #12
 800a4e2:	0092      	lsls	r2, r2, #2
 800a4e4:	300c      	adds	r0, #12
 800a4e6:	f000 fbab 	bl	800ac40 <memcpy>
 800a4ea:	ec4b ab10 	vmov	d0, sl, fp
 800a4ee:	9805      	ldr	r0, [sp, #20]
 800a4f0:	aa1c      	add	r2, sp, #112	@ 0x70
 800a4f2:	a91b      	add	r1, sp, #108	@ 0x6c
 800a4f4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800a4f8:	f002 fcd0 	bl	800ce9c <__d2b>
 800a4fc:	901a      	str	r0, [sp, #104]	@ 0x68
 800a4fe:	2800      	cmp	r0, #0
 800a500:	f43f aee1 	beq.w	800a2c6 <_strtod_l+0x446>
 800a504:	9805      	ldr	r0, [sp, #20]
 800a506:	2101      	movs	r1, #1
 800a508:	f002 fa2a 	bl	800c960 <__i2b>
 800a50c:	4680      	mov	r8, r0
 800a50e:	b948      	cbnz	r0, 800a524 <_strtod_l+0x6a4>
 800a510:	f04f 0800 	mov.w	r8, #0
 800a514:	e6d7      	b.n	800a2c6 <_strtod_l+0x446>
 800a516:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a51a:	fa02 f303 	lsl.w	r3, r2, r3
 800a51e:	ea03 0a0a 	and.w	sl, r3, sl
 800a522:	e7af      	b.n	800a484 <_strtod_l+0x604>
 800a524:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800a526:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a528:	2d00      	cmp	r5, #0
 800a52a:	bfab      	itete	ge
 800a52c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800a52e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800a530:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800a532:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800a534:	bfac      	ite	ge
 800a536:	18ef      	addge	r7, r5, r3
 800a538:	1b5e      	sublt	r6, r3, r5
 800a53a:	9b08      	ldr	r3, [sp, #32]
 800a53c:	1aed      	subs	r5, r5, r3
 800a53e:	4415      	add	r5, r2
 800a540:	4b65      	ldr	r3, [pc, #404]	@ (800a6d8 <_strtod_l+0x858>)
 800a542:	3d01      	subs	r5, #1
 800a544:	429d      	cmp	r5, r3
 800a546:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a54a:	da50      	bge.n	800a5ee <_strtod_l+0x76e>
 800a54c:	1b5b      	subs	r3, r3, r5
 800a54e:	2b1f      	cmp	r3, #31
 800a550:	eba2 0203 	sub.w	r2, r2, r3
 800a554:	f04f 0101 	mov.w	r1, #1
 800a558:	dc3d      	bgt.n	800a5d6 <_strtod_l+0x756>
 800a55a:	fa01 f303 	lsl.w	r3, r1, r3
 800a55e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a560:	2300      	movs	r3, #0
 800a562:	9310      	str	r3, [sp, #64]	@ 0x40
 800a564:	18bd      	adds	r5, r7, r2
 800a566:	9b08      	ldr	r3, [sp, #32]
 800a568:	42af      	cmp	r7, r5
 800a56a:	4416      	add	r6, r2
 800a56c:	441e      	add	r6, r3
 800a56e:	463b      	mov	r3, r7
 800a570:	bfa8      	it	ge
 800a572:	462b      	movge	r3, r5
 800a574:	42b3      	cmp	r3, r6
 800a576:	bfa8      	it	ge
 800a578:	4633      	movge	r3, r6
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	bfc2      	ittt	gt
 800a57e:	1aed      	subgt	r5, r5, r3
 800a580:	1af6      	subgt	r6, r6, r3
 800a582:	1aff      	subgt	r7, r7, r3
 800a584:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a586:	2b00      	cmp	r3, #0
 800a588:	dd16      	ble.n	800a5b8 <_strtod_l+0x738>
 800a58a:	4641      	mov	r1, r8
 800a58c:	9805      	ldr	r0, [sp, #20]
 800a58e:	461a      	mov	r2, r3
 800a590:	f002 fa9e 	bl	800cad0 <__pow5mult>
 800a594:	4680      	mov	r8, r0
 800a596:	2800      	cmp	r0, #0
 800a598:	d0ba      	beq.n	800a510 <_strtod_l+0x690>
 800a59a:	4601      	mov	r1, r0
 800a59c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a59e:	9805      	ldr	r0, [sp, #20]
 800a5a0:	f002 f9f4 	bl	800c98c <__multiply>
 800a5a4:	900a      	str	r0, [sp, #40]	@ 0x28
 800a5a6:	2800      	cmp	r0, #0
 800a5a8:	f43f ae8d 	beq.w	800a2c6 <_strtod_l+0x446>
 800a5ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a5ae:	9805      	ldr	r0, [sp, #20]
 800a5b0:	f002 f8d8 	bl	800c764 <_Bfree>
 800a5b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a5b6:	931a      	str	r3, [sp, #104]	@ 0x68
 800a5b8:	2d00      	cmp	r5, #0
 800a5ba:	dc1d      	bgt.n	800a5f8 <_strtod_l+0x778>
 800a5bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	dd23      	ble.n	800a60a <_strtod_l+0x78a>
 800a5c2:	4649      	mov	r1, r9
 800a5c4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a5c6:	9805      	ldr	r0, [sp, #20]
 800a5c8:	f002 fa82 	bl	800cad0 <__pow5mult>
 800a5cc:	4681      	mov	r9, r0
 800a5ce:	b9e0      	cbnz	r0, 800a60a <_strtod_l+0x78a>
 800a5d0:	f04f 0900 	mov.w	r9, #0
 800a5d4:	e677      	b.n	800a2c6 <_strtod_l+0x446>
 800a5d6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800a5da:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800a5de:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800a5e2:	35e2      	adds	r5, #226	@ 0xe2
 800a5e4:	fa01 f305 	lsl.w	r3, r1, r5
 800a5e8:	9310      	str	r3, [sp, #64]	@ 0x40
 800a5ea:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a5ec:	e7ba      	b.n	800a564 <_strtod_l+0x6e4>
 800a5ee:	2300      	movs	r3, #0
 800a5f0:	9310      	str	r3, [sp, #64]	@ 0x40
 800a5f2:	2301      	movs	r3, #1
 800a5f4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a5f6:	e7b5      	b.n	800a564 <_strtod_l+0x6e4>
 800a5f8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a5fa:	9805      	ldr	r0, [sp, #20]
 800a5fc:	462a      	mov	r2, r5
 800a5fe:	f002 fac1 	bl	800cb84 <__lshift>
 800a602:	901a      	str	r0, [sp, #104]	@ 0x68
 800a604:	2800      	cmp	r0, #0
 800a606:	d1d9      	bne.n	800a5bc <_strtod_l+0x73c>
 800a608:	e65d      	b.n	800a2c6 <_strtod_l+0x446>
 800a60a:	2e00      	cmp	r6, #0
 800a60c:	dd07      	ble.n	800a61e <_strtod_l+0x79e>
 800a60e:	4649      	mov	r1, r9
 800a610:	9805      	ldr	r0, [sp, #20]
 800a612:	4632      	mov	r2, r6
 800a614:	f002 fab6 	bl	800cb84 <__lshift>
 800a618:	4681      	mov	r9, r0
 800a61a:	2800      	cmp	r0, #0
 800a61c:	d0d8      	beq.n	800a5d0 <_strtod_l+0x750>
 800a61e:	2f00      	cmp	r7, #0
 800a620:	dd08      	ble.n	800a634 <_strtod_l+0x7b4>
 800a622:	4641      	mov	r1, r8
 800a624:	9805      	ldr	r0, [sp, #20]
 800a626:	463a      	mov	r2, r7
 800a628:	f002 faac 	bl	800cb84 <__lshift>
 800a62c:	4680      	mov	r8, r0
 800a62e:	2800      	cmp	r0, #0
 800a630:	f43f ae49 	beq.w	800a2c6 <_strtod_l+0x446>
 800a634:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a636:	9805      	ldr	r0, [sp, #20]
 800a638:	464a      	mov	r2, r9
 800a63a:	f002 fb2b 	bl	800cc94 <__mdiff>
 800a63e:	4604      	mov	r4, r0
 800a640:	2800      	cmp	r0, #0
 800a642:	f43f ae40 	beq.w	800a2c6 <_strtod_l+0x446>
 800a646:	68c3      	ldr	r3, [r0, #12]
 800a648:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a64a:	2300      	movs	r3, #0
 800a64c:	60c3      	str	r3, [r0, #12]
 800a64e:	4641      	mov	r1, r8
 800a650:	f002 fb04 	bl	800cc5c <__mcmp>
 800a654:	2800      	cmp	r0, #0
 800a656:	da45      	bge.n	800a6e4 <_strtod_l+0x864>
 800a658:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a65a:	ea53 030a 	orrs.w	r3, r3, sl
 800a65e:	d16b      	bne.n	800a738 <_strtod_l+0x8b8>
 800a660:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a664:	2b00      	cmp	r3, #0
 800a666:	d167      	bne.n	800a738 <_strtod_l+0x8b8>
 800a668:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a66c:	0d1b      	lsrs	r3, r3, #20
 800a66e:	051b      	lsls	r3, r3, #20
 800a670:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a674:	d960      	bls.n	800a738 <_strtod_l+0x8b8>
 800a676:	6963      	ldr	r3, [r4, #20]
 800a678:	b913      	cbnz	r3, 800a680 <_strtod_l+0x800>
 800a67a:	6923      	ldr	r3, [r4, #16]
 800a67c:	2b01      	cmp	r3, #1
 800a67e:	dd5b      	ble.n	800a738 <_strtod_l+0x8b8>
 800a680:	4621      	mov	r1, r4
 800a682:	2201      	movs	r2, #1
 800a684:	9805      	ldr	r0, [sp, #20]
 800a686:	f002 fa7d 	bl	800cb84 <__lshift>
 800a68a:	4641      	mov	r1, r8
 800a68c:	4604      	mov	r4, r0
 800a68e:	f002 fae5 	bl	800cc5c <__mcmp>
 800a692:	2800      	cmp	r0, #0
 800a694:	dd50      	ble.n	800a738 <_strtod_l+0x8b8>
 800a696:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a69a:	9a08      	ldr	r2, [sp, #32]
 800a69c:	0d1b      	lsrs	r3, r3, #20
 800a69e:	051b      	lsls	r3, r3, #20
 800a6a0:	2a00      	cmp	r2, #0
 800a6a2:	d06a      	beq.n	800a77a <_strtod_l+0x8fa>
 800a6a4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a6a8:	d867      	bhi.n	800a77a <_strtod_l+0x8fa>
 800a6aa:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a6ae:	f67f ae9d 	bls.w	800a3ec <_strtod_l+0x56c>
 800a6b2:	4b0a      	ldr	r3, [pc, #40]	@ (800a6dc <_strtod_l+0x85c>)
 800a6b4:	4650      	mov	r0, sl
 800a6b6:	4659      	mov	r1, fp
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	f7f5 ffa5 	bl	8000608 <__aeabi_dmul>
 800a6be:	4b08      	ldr	r3, [pc, #32]	@ (800a6e0 <_strtod_l+0x860>)
 800a6c0:	400b      	ands	r3, r1
 800a6c2:	4682      	mov	sl, r0
 800a6c4:	468b      	mov	fp, r1
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	f47f ae08 	bne.w	800a2dc <_strtod_l+0x45c>
 800a6cc:	9a05      	ldr	r2, [sp, #20]
 800a6ce:	2322      	movs	r3, #34	@ 0x22
 800a6d0:	6013      	str	r3, [r2, #0]
 800a6d2:	e603      	b.n	800a2dc <_strtod_l+0x45c>
 800a6d4:	0800d798 	.word	0x0800d798
 800a6d8:	fffffc02 	.word	0xfffffc02
 800a6dc:	39500000 	.word	0x39500000
 800a6e0:	7ff00000 	.word	0x7ff00000
 800a6e4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a6e8:	d165      	bne.n	800a7b6 <_strtod_l+0x936>
 800a6ea:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a6ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a6f0:	b35a      	cbz	r2, 800a74a <_strtod_l+0x8ca>
 800a6f2:	4a9f      	ldr	r2, [pc, #636]	@ (800a970 <_strtod_l+0xaf0>)
 800a6f4:	4293      	cmp	r3, r2
 800a6f6:	d12b      	bne.n	800a750 <_strtod_l+0x8d0>
 800a6f8:	9b08      	ldr	r3, [sp, #32]
 800a6fa:	4651      	mov	r1, sl
 800a6fc:	b303      	cbz	r3, 800a740 <_strtod_l+0x8c0>
 800a6fe:	4b9d      	ldr	r3, [pc, #628]	@ (800a974 <_strtod_l+0xaf4>)
 800a700:	465a      	mov	r2, fp
 800a702:	4013      	ands	r3, r2
 800a704:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a708:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a70c:	d81b      	bhi.n	800a746 <_strtod_l+0x8c6>
 800a70e:	0d1b      	lsrs	r3, r3, #20
 800a710:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a714:	fa02 f303 	lsl.w	r3, r2, r3
 800a718:	4299      	cmp	r1, r3
 800a71a:	d119      	bne.n	800a750 <_strtod_l+0x8d0>
 800a71c:	4b96      	ldr	r3, [pc, #600]	@ (800a978 <_strtod_l+0xaf8>)
 800a71e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a720:	429a      	cmp	r2, r3
 800a722:	d102      	bne.n	800a72a <_strtod_l+0x8aa>
 800a724:	3101      	adds	r1, #1
 800a726:	f43f adce 	beq.w	800a2c6 <_strtod_l+0x446>
 800a72a:	4b92      	ldr	r3, [pc, #584]	@ (800a974 <_strtod_l+0xaf4>)
 800a72c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a72e:	401a      	ands	r2, r3
 800a730:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a734:	f04f 0a00 	mov.w	sl, #0
 800a738:	9b08      	ldr	r3, [sp, #32]
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d1b9      	bne.n	800a6b2 <_strtod_l+0x832>
 800a73e:	e5cd      	b.n	800a2dc <_strtod_l+0x45c>
 800a740:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a744:	e7e8      	b.n	800a718 <_strtod_l+0x898>
 800a746:	4613      	mov	r3, r2
 800a748:	e7e6      	b.n	800a718 <_strtod_l+0x898>
 800a74a:	ea53 030a 	orrs.w	r3, r3, sl
 800a74e:	d0a2      	beq.n	800a696 <_strtod_l+0x816>
 800a750:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a752:	b1db      	cbz	r3, 800a78c <_strtod_l+0x90c>
 800a754:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a756:	4213      	tst	r3, r2
 800a758:	d0ee      	beq.n	800a738 <_strtod_l+0x8b8>
 800a75a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a75c:	9a08      	ldr	r2, [sp, #32]
 800a75e:	4650      	mov	r0, sl
 800a760:	4659      	mov	r1, fp
 800a762:	b1bb      	cbz	r3, 800a794 <_strtod_l+0x914>
 800a764:	f7ff fb6c 	bl	8009e40 <sulp>
 800a768:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a76c:	ec53 2b10 	vmov	r2, r3, d0
 800a770:	f7f5 fd94 	bl	800029c <__adddf3>
 800a774:	4682      	mov	sl, r0
 800a776:	468b      	mov	fp, r1
 800a778:	e7de      	b.n	800a738 <_strtod_l+0x8b8>
 800a77a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a77e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a782:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a786:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800a78a:	e7d5      	b.n	800a738 <_strtod_l+0x8b8>
 800a78c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a78e:	ea13 0f0a 	tst.w	r3, sl
 800a792:	e7e1      	b.n	800a758 <_strtod_l+0x8d8>
 800a794:	f7ff fb54 	bl	8009e40 <sulp>
 800a798:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a79c:	ec53 2b10 	vmov	r2, r3, d0
 800a7a0:	f7f5 fd7a 	bl	8000298 <__aeabi_dsub>
 800a7a4:	2200      	movs	r2, #0
 800a7a6:	2300      	movs	r3, #0
 800a7a8:	4682      	mov	sl, r0
 800a7aa:	468b      	mov	fp, r1
 800a7ac:	f7f6 f994 	bl	8000ad8 <__aeabi_dcmpeq>
 800a7b0:	2800      	cmp	r0, #0
 800a7b2:	d0c1      	beq.n	800a738 <_strtod_l+0x8b8>
 800a7b4:	e61a      	b.n	800a3ec <_strtod_l+0x56c>
 800a7b6:	4641      	mov	r1, r8
 800a7b8:	4620      	mov	r0, r4
 800a7ba:	f002 fbc7 	bl	800cf4c <__ratio>
 800a7be:	ec57 6b10 	vmov	r6, r7, d0
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a7c8:	4630      	mov	r0, r6
 800a7ca:	4639      	mov	r1, r7
 800a7cc:	f7f6 f998 	bl	8000b00 <__aeabi_dcmple>
 800a7d0:	2800      	cmp	r0, #0
 800a7d2:	d06f      	beq.n	800a8b4 <_strtod_l+0xa34>
 800a7d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d17a      	bne.n	800a8d0 <_strtod_l+0xa50>
 800a7da:	f1ba 0f00 	cmp.w	sl, #0
 800a7de:	d158      	bne.n	800a892 <_strtod_l+0xa12>
 800a7e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a7e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d15a      	bne.n	800a8a0 <_strtod_l+0xa20>
 800a7ea:	4b64      	ldr	r3, [pc, #400]	@ (800a97c <_strtod_l+0xafc>)
 800a7ec:	2200      	movs	r2, #0
 800a7ee:	4630      	mov	r0, r6
 800a7f0:	4639      	mov	r1, r7
 800a7f2:	f7f6 f97b 	bl	8000aec <__aeabi_dcmplt>
 800a7f6:	2800      	cmp	r0, #0
 800a7f8:	d159      	bne.n	800a8ae <_strtod_l+0xa2e>
 800a7fa:	4630      	mov	r0, r6
 800a7fc:	4639      	mov	r1, r7
 800a7fe:	4b60      	ldr	r3, [pc, #384]	@ (800a980 <_strtod_l+0xb00>)
 800a800:	2200      	movs	r2, #0
 800a802:	f7f5 ff01 	bl	8000608 <__aeabi_dmul>
 800a806:	4606      	mov	r6, r0
 800a808:	460f      	mov	r7, r1
 800a80a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a80e:	9606      	str	r6, [sp, #24]
 800a810:	9307      	str	r3, [sp, #28]
 800a812:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a816:	4d57      	ldr	r5, [pc, #348]	@ (800a974 <_strtod_l+0xaf4>)
 800a818:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a81c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a81e:	401d      	ands	r5, r3
 800a820:	4b58      	ldr	r3, [pc, #352]	@ (800a984 <_strtod_l+0xb04>)
 800a822:	429d      	cmp	r5, r3
 800a824:	f040 80b2 	bne.w	800a98c <_strtod_l+0xb0c>
 800a828:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a82a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a82e:	ec4b ab10 	vmov	d0, sl, fp
 800a832:	f002 fac3 	bl	800cdbc <__ulp>
 800a836:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a83a:	ec51 0b10 	vmov	r0, r1, d0
 800a83e:	f7f5 fee3 	bl	8000608 <__aeabi_dmul>
 800a842:	4652      	mov	r2, sl
 800a844:	465b      	mov	r3, fp
 800a846:	f7f5 fd29 	bl	800029c <__adddf3>
 800a84a:	460b      	mov	r3, r1
 800a84c:	4949      	ldr	r1, [pc, #292]	@ (800a974 <_strtod_l+0xaf4>)
 800a84e:	4a4e      	ldr	r2, [pc, #312]	@ (800a988 <_strtod_l+0xb08>)
 800a850:	4019      	ands	r1, r3
 800a852:	4291      	cmp	r1, r2
 800a854:	4682      	mov	sl, r0
 800a856:	d942      	bls.n	800a8de <_strtod_l+0xa5e>
 800a858:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a85a:	4b47      	ldr	r3, [pc, #284]	@ (800a978 <_strtod_l+0xaf8>)
 800a85c:	429a      	cmp	r2, r3
 800a85e:	d103      	bne.n	800a868 <_strtod_l+0x9e8>
 800a860:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a862:	3301      	adds	r3, #1
 800a864:	f43f ad2f 	beq.w	800a2c6 <_strtod_l+0x446>
 800a868:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a978 <_strtod_l+0xaf8>
 800a86c:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800a870:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a872:	9805      	ldr	r0, [sp, #20]
 800a874:	f001 ff76 	bl	800c764 <_Bfree>
 800a878:	9805      	ldr	r0, [sp, #20]
 800a87a:	4649      	mov	r1, r9
 800a87c:	f001 ff72 	bl	800c764 <_Bfree>
 800a880:	9805      	ldr	r0, [sp, #20]
 800a882:	4641      	mov	r1, r8
 800a884:	f001 ff6e 	bl	800c764 <_Bfree>
 800a888:	9805      	ldr	r0, [sp, #20]
 800a88a:	4621      	mov	r1, r4
 800a88c:	f001 ff6a 	bl	800c764 <_Bfree>
 800a890:	e619      	b.n	800a4c6 <_strtod_l+0x646>
 800a892:	f1ba 0f01 	cmp.w	sl, #1
 800a896:	d103      	bne.n	800a8a0 <_strtod_l+0xa20>
 800a898:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	f43f ada6 	beq.w	800a3ec <_strtod_l+0x56c>
 800a8a0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a950 <_strtod_l+0xad0>
 800a8a4:	4f35      	ldr	r7, [pc, #212]	@ (800a97c <_strtod_l+0xafc>)
 800a8a6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a8aa:	2600      	movs	r6, #0
 800a8ac:	e7b1      	b.n	800a812 <_strtod_l+0x992>
 800a8ae:	4f34      	ldr	r7, [pc, #208]	@ (800a980 <_strtod_l+0xb00>)
 800a8b0:	2600      	movs	r6, #0
 800a8b2:	e7aa      	b.n	800a80a <_strtod_l+0x98a>
 800a8b4:	4b32      	ldr	r3, [pc, #200]	@ (800a980 <_strtod_l+0xb00>)
 800a8b6:	4630      	mov	r0, r6
 800a8b8:	4639      	mov	r1, r7
 800a8ba:	2200      	movs	r2, #0
 800a8bc:	f7f5 fea4 	bl	8000608 <__aeabi_dmul>
 800a8c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a8c2:	4606      	mov	r6, r0
 800a8c4:	460f      	mov	r7, r1
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d09f      	beq.n	800a80a <_strtod_l+0x98a>
 800a8ca:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a8ce:	e7a0      	b.n	800a812 <_strtod_l+0x992>
 800a8d0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a958 <_strtod_l+0xad8>
 800a8d4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a8d8:	ec57 6b17 	vmov	r6, r7, d7
 800a8dc:	e799      	b.n	800a812 <_strtod_l+0x992>
 800a8de:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a8e2:	9b08      	ldr	r3, [sp, #32]
 800a8e4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d1c1      	bne.n	800a870 <_strtod_l+0x9f0>
 800a8ec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a8f0:	0d1b      	lsrs	r3, r3, #20
 800a8f2:	051b      	lsls	r3, r3, #20
 800a8f4:	429d      	cmp	r5, r3
 800a8f6:	d1bb      	bne.n	800a870 <_strtod_l+0x9f0>
 800a8f8:	4630      	mov	r0, r6
 800a8fa:	4639      	mov	r1, r7
 800a8fc:	f7f6 f9e4 	bl	8000cc8 <__aeabi_d2lz>
 800a900:	f7f5 fe54 	bl	80005ac <__aeabi_l2d>
 800a904:	4602      	mov	r2, r0
 800a906:	460b      	mov	r3, r1
 800a908:	4630      	mov	r0, r6
 800a90a:	4639      	mov	r1, r7
 800a90c:	f7f5 fcc4 	bl	8000298 <__aeabi_dsub>
 800a910:	460b      	mov	r3, r1
 800a912:	4602      	mov	r2, r0
 800a914:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a918:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a91c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a91e:	ea46 060a 	orr.w	r6, r6, sl
 800a922:	431e      	orrs	r6, r3
 800a924:	d06f      	beq.n	800aa06 <_strtod_l+0xb86>
 800a926:	a30e      	add	r3, pc, #56	@ (adr r3, 800a960 <_strtod_l+0xae0>)
 800a928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a92c:	f7f6 f8de 	bl	8000aec <__aeabi_dcmplt>
 800a930:	2800      	cmp	r0, #0
 800a932:	f47f acd3 	bne.w	800a2dc <_strtod_l+0x45c>
 800a936:	a30c      	add	r3, pc, #48	@ (adr r3, 800a968 <_strtod_l+0xae8>)
 800a938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a93c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a940:	f7f6 f8f2 	bl	8000b28 <__aeabi_dcmpgt>
 800a944:	2800      	cmp	r0, #0
 800a946:	d093      	beq.n	800a870 <_strtod_l+0x9f0>
 800a948:	e4c8      	b.n	800a2dc <_strtod_l+0x45c>
 800a94a:	bf00      	nop
 800a94c:	f3af 8000 	nop.w
 800a950:	00000000 	.word	0x00000000
 800a954:	bff00000 	.word	0xbff00000
 800a958:	00000000 	.word	0x00000000
 800a95c:	3ff00000 	.word	0x3ff00000
 800a960:	94a03595 	.word	0x94a03595
 800a964:	3fdfffff 	.word	0x3fdfffff
 800a968:	35afe535 	.word	0x35afe535
 800a96c:	3fe00000 	.word	0x3fe00000
 800a970:	000fffff 	.word	0x000fffff
 800a974:	7ff00000 	.word	0x7ff00000
 800a978:	7fefffff 	.word	0x7fefffff
 800a97c:	3ff00000 	.word	0x3ff00000
 800a980:	3fe00000 	.word	0x3fe00000
 800a984:	7fe00000 	.word	0x7fe00000
 800a988:	7c9fffff 	.word	0x7c9fffff
 800a98c:	9b08      	ldr	r3, [sp, #32]
 800a98e:	b323      	cbz	r3, 800a9da <_strtod_l+0xb5a>
 800a990:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a994:	d821      	bhi.n	800a9da <_strtod_l+0xb5a>
 800a996:	a328      	add	r3, pc, #160	@ (adr r3, 800aa38 <_strtod_l+0xbb8>)
 800a998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a99c:	4630      	mov	r0, r6
 800a99e:	4639      	mov	r1, r7
 800a9a0:	f7f6 f8ae 	bl	8000b00 <__aeabi_dcmple>
 800a9a4:	b1a0      	cbz	r0, 800a9d0 <_strtod_l+0xb50>
 800a9a6:	4639      	mov	r1, r7
 800a9a8:	4630      	mov	r0, r6
 800a9aa:	f7f6 f905 	bl	8000bb8 <__aeabi_d2uiz>
 800a9ae:	2801      	cmp	r0, #1
 800a9b0:	bf38      	it	cc
 800a9b2:	2001      	movcc	r0, #1
 800a9b4:	f7f5 fdae 	bl	8000514 <__aeabi_ui2d>
 800a9b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a9ba:	4606      	mov	r6, r0
 800a9bc:	460f      	mov	r7, r1
 800a9be:	b9fb      	cbnz	r3, 800aa00 <_strtod_l+0xb80>
 800a9c0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a9c4:	9014      	str	r0, [sp, #80]	@ 0x50
 800a9c6:	9315      	str	r3, [sp, #84]	@ 0x54
 800a9c8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a9cc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a9d0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a9d2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a9d6:	1b5b      	subs	r3, r3, r5
 800a9d8:	9311      	str	r3, [sp, #68]	@ 0x44
 800a9da:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a9de:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a9e2:	f002 f9eb 	bl	800cdbc <__ulp>
 800a9e6:	4650      	mov	r0, sl
 800a9e8:	ec53 2b10 	vmov	r2, r3, d0
 800a9ec:	4659      	mov	r1, fp
 800a9ee:	f7f5 fe0b 	bl	8000608 <__aeabi_dmul>
 800a9f2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a9f6:	f7f5 fc51 	bl	800029c <__adddf3>
 800a9fa:	4682      	mov	sl, r0
 800a9fc:	468b      	mov	fp, r1
 800a9fe:	e770      	b.n	800a8e2 <_strtod_l+0xa62>
 800aa00:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800aa04:	e7e0      	b.n	800a9c8 <_strtod_l+0xb48>
 800aa06:	a30e      	add	r3, pc, #56	@ (adr r3, 800aa40 <_strtod_l+0xbc0>)
 800aa08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa0c:	f7f6 f86e 	bl	8000aec <__aeabi_dcmplt>
 800aa10:	e798      	b.n	800a944 <_strtod_l+0xac4>
 800aa12:	2300      	movs	r3, #0
 800aa14:	930e      	str	r3, [sp, #56]	@ 0x38
 800aa16:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800aa18:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aa1a:	6013      	str	r3, [r2, #0]
 800aa1c:	f7ff ba6d 	b.w	8009efa <_strtod_l+0x7a>
 800aa20:	2a65      	cmp	r2, #101	@ 0x65
 800aa22:	f43f ab68 	beq.w	800a0f6 <_strtod_l+0x276>
 800aa26:	2a45      	cmp	r2, #69	@ 0x45
 800aa28:	f43f ab65 	beq.w	800a0f6 <_strtod_l+0x276>
 800aa2c:	2301      	movs	r3, #1
 800aa2e:	f7ff bba0 	b.w	800a172 <_strtod_l+0x2f2>
 800aa32:	bf00      	nop
 800aa34:	f3af 8000 	nop.w
 800aa38:	ffc00000 	.word	0xffc00000
 800aa3c:	41dfffff 	.word	0x41dfffff
 800aa40:	94a03595 	.word	0x94a03595
 800aa44:	3fcfffff 	.word	0x3fcfffff

0800aa48 <_strtod_r>:
 800aa48:	4b01      	ldr	r3, [pc, #4]	@ (800aa50 <_strtod_r+0x8>)
 800aa4a:	f7ff ba19 	b.w	8009e80 <_strtod_l>
 800aa4e:	bf00      	nop
 800aa50:	20000018 	.word	0x20000018

0800aa54 <_strtol_l.isra.0>:
 800aa54:	2b24      	cmp	r3, #36	@ 0x24
 800aa56:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa5a:	4686      	mov	lr, r0
 800aa5c:	4690      	mov	r8, r2
 800aa5e:	d801      	bhi.n	800aa64 <_strtol_l.isra.0+0x10>
 800aa60:	2b01      	cmp	r3, #1
 800aa62:	d106      	bne.n	800aa72 <_strtol_l.isra.0+0x1e>
 800aa64:	f000 f8ba 	bl	800abdc <__errno>
 800aa68:	2316      	movs	r3, #22
 800aa6a:	6003      	str	r3, [r0, #0]
 800aa6c:	2000      	movs	r0, #0
 800aa6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa72:	4834      	ldr	r0, [pc, #208]	@ (800ab44 <_strtol_l.isra.0+0xf0>)
 800aa74:	460d      	mov	r5, r1
 800aa76:	462a      	mov	r2, r5
 800aa78:	f815 4b01 	ldrb.w	r4, [r5], #1
 800aa7c:	5d06      	ldrb	r6, [r0, r4]
 800aa7e:	f016 0608 	ands.w	r6, r6, #8
 800aa82:	d1f8      	bne.n	800aa76 <_strtol_l.isra.0+0x22>
 800aa84:	2c2d      	cmp	r4, #45	@ 0x2d
 800aa86:	d110      	bne.n	800aaaa <_strtol_l.isra.0+0x56>
 800aa88:	782c      	ldrb	r4, [r5, #0]
 800aa8a:	2601      	movs	r6, #1
 800aa8c:	1c95      	adds	r5, r2, #2
 800aa8e:	f033 0210 	bics.w	r2, r3, #16
 800aa92:	d115      	bne.n	800aac0 <_strtol_l.isra.0+0x6c>
 800aa94:	2c30      	cmp	r4, #48	@ 0x30
 800aa96:	d10d      	bne.n	800aab4 <_strtol_l.isra.0+0x60>
 800aa98:	782a      	ldrb	r2, [r5, #0]
 800aa9a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800aa9e:	2a58      	cmp	r2, #88	@ 0x58
 800aaa0:	d108      	bne.n	800aab4 <_strtol_l.isra.0+0x60>
 800aaa2:	786c      	ldrb	r4, [r5, #1]
 800aaa4:	3502      	adds	r5, #2
 800aaa6:	2310      	movs	r3, #16
 800aaa8:	e00a      	b.n	800aac0 <_strtol_l.isra.0+0x6c>
 800aaaa:	2c2b      	cmp	r4, #43	@ 0x2b
 800aaac:	bf04      	itt	eq
 800aaae:	782c      	ldrbeq	r4, [r5, #0]
 800aab0:	1c95      	addeq	r5, r2, #2
 800aab2:	e7ec      	b.n	800aa8e <_strtol_l.isra.0+0x3a>
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d1f6      	bne.n	800aaa6 <_strtol_l.isra.0+0x52>
 800aab8:	2c30      	cmp	r4, #48	@ 0x30
 800aaba:	bf14      	ite	ne
 800aabc:	230a      	movne	r3, #10
 800aabe:	2308      	moveq	r3, #8
 800aac0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800aac4:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800aac8:	2200      	movs	r2, #0
 800aaca:	fbbc f9f3 	udiv	r9, ip, r3
 800aace:	4610      	mov	r0, r2
 800aad0:	fb03 ca19 	mls	sl, r3, r9, ip
 800aad4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800aad8:	2f09      	cmp	r7, #9
 800aada:	d80f      	bhi.n	800aafc <_strtol_l.isra.0+0xa8>
 800aadc:	463c      	mov	r4, r7
 800aade:	42a3      	cmp	r3, r4
 800aae0:	dd1b      	ble.n	800ab1a <_strtol_l.isra.0+0xc6>
 800aae2:	1c57      	adds	r7, r2, #1
 800aae4:	d007      	beq.n	800aaf6 <_strtol_l.isra.0+0xa2>
 800aae6:	4581      	cmp	r9, r0
 800aae8:	d314      	bcc.n	800ab14 <_strtol_l.isra.0+0xc0>
 800aaea:	d101      	bne.n	800aaf0 <_strtol_l.isra.0+0x9c>
 800aaec:	45a2      	cmp	sl, r4
 800aaee:	db11      	blt.n	800ab14 <_strtol_l.isra.0+0xc0>
 800aaf0:	fb00 4003 	mla	r0, r0, r3, r4
 800aaf4:	2201      	movs	r2, #1
 800aaf6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800aafa:	e7eb      	b.n	800aad4 <_strtol_l.isra.0+0x80>
 800aafc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ab00:	2f19      	cmp	r7, #25
 800ab02:	d801      	bhi.n	800ab08 <_strtol_l.isra.0+0xb4>
 800ab04:	3c37      	subs	r4, #55	@ 0x37
 800ab06:	e7ea      	b.n	800aade <_strtol_l.isra.0+0x8a>
 800ab08:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ab0c:	2f19      	cmp	r7, #25
 800ab0e:	d804      	bhi.n	800ab1a <_strtol_l.isra.0+0xc6>
 800ab10:	3c57      	subs	r4, #87	@ 0x57
 800ab12:	e7e4      	b.n	800aade <_strtol_l.isra.0+0x8a>
 800ab14:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ab18:	e7ed      	b.n	800aaf6 <_strtol_l.isra.0+0xa2>
 800ab1a:	1c53      	adds	r3, r2, #1
 800ab1c:	d108      	bne.n	800ab30 <_strtol_l.isra.0+0xdc>
 800ab1e:	2322      	movs	r3, #34	@ 0x22
 800ab20:	f8ce 3000 	str.w	r3, [lr]
 800ab24:	4660      	mov	r0, ip
 800ab26:	f1b8 0f00 	cmp.w	r8, #0
 800ab2a:	d0a0      	beq.n	800aa6e <_strtol_l.isra.0+0x1a>
 800ab2c:	1e69      	subs	r1, r5, #1
 800ab2e:	e006      	b.n	800ab3e <_strtol_l.isra.0+0xea>
 800ab30:	b106      	cbz	r6, 800ab34 <_strtol_l.isra.0+0xe0>
 800ab32:	4240      	negs	r0, r0
 800ab34:	f1b8 0f00 	cmp.w	r8, #0
 800ab38:	d099      	beq.n	800aa6e <_strtol_l.isra.0+0x1a>
 800ab3a:	2a00      	cmp	r2, #0
 800ab3c:	d1f6      	bne.n	800ab2c <_strtol_l.isra.0+0xd8>
 800ab3e:	f8c8 1000 	str.w	r1, [r8]
 800ab42:	e794      	b.n	800aa6e <_strtol_l.isra.0+0x1a>
 800ab44:	0800d7c1 	.word	0x0800d7c1

0800ab48 <_strtol_r>:
 800ab48:	f7ff bf84 	b.w	800aa54 <_strtol_l.isra.0>

0800ab4c <_fwalk_sglue>:
 800ab4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab50:	4607      	mov	r7, r0
 800ab52:	4688      	mov	r8, r1
 800ab54:	4614      	mov	r4, r2
 800ab56:	2600      	movs	r6, #0
 800ab58:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ab5c:	f1b9 0901 	subs.w	r9, r9, #1
 800ab60:	d505      	bpl.n	800ab6e <_fwalk_sglue+0x22>
 800ab62:	6824      	ldr	r4, [r4, #0]
 800ab64:	2c00      	cmp	r4, #0
 800ab66:	d1f7      	bne.n	800ab58 <_fwalk_sglue+0xc>
 800ab68:	4630      	mov	r0, r6
 800ab6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab6e:	89ab      	ldrh	r3, [r5, #12]
 800ab70:	2b01      	cmp	r3, #1
 800ab72:	d907      	bls.n	800ab84 <_fwalk_sglue+0x38>
 800ab74:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ab78:	3301      	adds	r3, #1
 800ab7a:	d003      	beq.n	800ab84 <_fwalk_sglue+0x38>
 800ab7c:	4629      	mov	r1, r5
 800ab7e:	4638      	mov	r0, r7
 800ab80:	47c0      	blx	r8
 800ab82:	4306      	orrs	r6, r0
 800ab84:	3568      	adds	r5, #104	@ 0x68
 800ab86:	e7e9      	b.n	800ab5c <_fwalk_sglue+0x10>

0800ab88 <memset>:
 800ab88:	4402      	add	r2, r0
 800ab8a:	4603      	mov	r3, r0
 800ab8c:	4293      	cmp	r3, r2
 800ab8e:	d100      	bne.n	800ab92 <memset+0xa>
 800ab90:	4770      	bx	lr
 800ab92:	f803 1b01 	strb.w	r1, [r3], #1
 800ab96:	e7f9      	b.n	800ab8c <memset+0x4>

0800ab98 <strncmp>:
 800ab98:	b510      	push	{r4, lr}
 800ab9a:	b16a      	cbz	r2, 800abb8 <strncmp+0x20>
 800ab9c:	3901      	subs	r1, #1
 800ab9e:	1884      	adds	r4, r0, r2
 800aba0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aba4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800aba8:	429a      	cmp	r2, r3
 800abaa:	d103      	bne.n	800abb4 <strncmp+0x1c>
 800abac:	42a0      	cmp	r0, r4
 800abae:	d001      	beq.n	800abb4 <strncmp+0x1c>
 800abb0:	2a00      	cmp	r2, #0
 800abb2:	d1f5      	bne.n	800aba0 <strncmp+0x8>
 800abb4:	1ad0      	subs	r0, r2, r3
 800abb6:	bd10      	pop	{r4, pc}
 800abb8:	4610      	mov	r0, r2
 800abba:	e7fc      	b.n	800abb6 <strncmp+0x1e>

0800abbc <_sbrk_r>:
 800abbc:	b538      	push	{r3, r4, r5, lr}
 800abbe:	4d06      	ldr	r5, [pc, #24]	@ (800abd8 <_sbrk_r+0x1c>)
 800abc0:	2300      	movs	r3, #0
 800abc2:	4604      	mov	r4, r0
 800abc4:	4608      	mov	r0, r1
 800abc6:	602b      	str	r3, [r5, #0]
 800abc8:	f7f7 fa2a 	bl	8002020 <_sbrk>
 800abcc:	1c43      	adds	r3, r0, #1
 800abce:	d102      	bne.n	800abd6 <_sbrk_r+0x1a>
 800abd0:	682b      	ldr	r3, [r5, #0]
 800abd2:	b103      	cbz	r3, 800abd6 <_sbrk_r+0x1a>
 800abd4:	6023      	str	r3, [r4, #0]
 800abd6:	bd38      	pop	{r3, r4, r5, pc}
 800abd8:	20000760 	.word	0x20000760

0800abdc <__errno>:
 800abdc:	4b01      	ldr	r3, [pc, #4]	@ (800abe4 <__errno+0x8>)
 800abde:	6818      	ldr	r0, [r3, #0]
 800abe0:	4770      	bx	lr
 800abe2:	bf00      	nop
 800abe4:	20000184 	.word	0x20000184

0800abe8 <__libc_init_array>:
 800abe8:	b570      	push	{r4, r5, r6, lr}
 800abea:	4d0d      	ldr	r5, [pc, #52]	@ (800ac20 <__libc_init_array+0x38>)
 800abec:	4c0d      	ldr	r4, [pc, #52]	@ (800ac24 <__libc_init_array+0x3c>)
 800abee:	1b64      	subs	r4, r4, r5
 800abf0:	10a4      	asrs	r4, r4, #2
 800abf2:	2600      	movs	r6, #0
 800abf4:	42a6      	cmp	r6, r4
 800abf6:	d109      	bne.n	800ac0c <__libc_init_array+0x24>
 800abf8:	4d0b      	ldr	r5, [pc, #44]	@ (800ac28 <__libc_init_array+0x40>)
 800abfa:	4c0c      	ldr	r4, [pc, #48]	@ (800ac2c <__libc_init_array+0x44>)
 800abfc:	f002 fc98 	bl	800d530 <_init>
 800ac00:	1b64      	subs	r4, r4, r5
 800ac02:	10a4      	asrs	r4, r4, #2
 800ac04:	2600      	movs	r6, #0
 800ac06:	42a6      	cmp	r6, r4
 800ac08:	d105      	bne.n	800ac16 <__libc_init_array+0x2e>
 800ac0a:	bd70      	pop	{r4, r5, r6, pc}
 800ac0c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ac10:	4798      	blx	r3
 800ac12:	3601      	adds	r6, #1
 800ac14:	e7ee      	b.n	800abf4 <__libc_init_array+0xc>
 800ac16:	f855 3b04 	ldr.w	r3, [r5], #4
 800ac1a:	4798      	blx	r3
 800ac1c:	3601      	adds	r6, #1
 800ac1e:	e7f2      	b.n	800ac06 <__libc_init_array+0x1e>
	...

0800ac30 <__retarget_lock_init_recursive>:
 800ac30:	4770      	bx	lr

0800ac32 <__retarget_lock_acquire_recursive>:
 800ac32:	4770      	bx	lr

0800ac34 <__retarget_lock_release_recursive>:
 800ac34:	4770      	bx	lr
	...

0800ac38 <_localeconv_r>:
 800ac38:	4800      	ldr	r0, [pc, #0]	@ (800ac3c <_localeconv_r+0x4>)
 800ac3a:	4770      	bx	lr
 800ac3c:	20000108 	.word	0x20000108

0800ac40 <memcpy>:
 800ac40:	440a      	add	r2, r1
 800ac42:	4291      	cmp	r1, r2
 800ac44:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800ac48:	d100      	bne.n	800ac4c <memcpy+0xc>
 800ac4a:	4770      	bx	lr
 800ac4c:	b510      	push	{r4, lr}
 800ac4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac52:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ac56:	4291      	cmp	r1, r2
 800ac58:	d1f9      	bne.n	800ac4e <memcpy+0xe>
 800ac5a:	bd10      	pop	{r4, pc}
 800ac5c:	0000      	movs	r0, r0
	...

0800ac60 <nan>:
 800ac60:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ac68 <nan+0x8>
 800ac64:	4770      	bx	lr
 800ac66:	bf00      	nop
 800ac68:	00000000 	.word	0x00000000
 800ac6c:	7ff80000 	.word	0x7ff80000

0800ac70 <nanf>:
 800ac70:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800ac78 <nanf+0x8>
 800ac74:	4770      	bx	lr
 800ac76:	bf00      	nop
 800ac78:	7fc00000 	.word	0x7fc00000

0800ac7c <quorem>:
 800ac7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac80:	6903      	ldr	r3, [r0, #16]
 800ac82:	690c      	ldr	r4, [r1, #16]
 800ac84:	42a3      	cmp	r3, r4
 800ac86:	4607      	mov	r7, r0
 800ac88:	db7e      	blt.n	800ad88 <quorem+0x10c>
 800ac8a:	3c01      	subs	r4, #1
 800ac8c:	f101 0814 	add.w	r8, r1, #20
 800ac90:	00a3      	lsls	r3, r4, #2
 800ac92:	f100 0514 	add.w	r5, r0, #20
 800ac96:	9300      	str	r3, [sp, #0]
 800ac98:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ac9c:	9301      	str	r3, [sp, #4]
 800ac9e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800aca2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aca6:	3301      	adds	r3, #1
 800aca8:	429a      	cmp	r2, r3
 800acaa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800acae:	fbb2 f6f3 	udiv	r6, r2, r3
 800acb2:	d32e      	bcc.n	800ad12 <quorem+0x96>
 800acb4:	f04f 0a00 	mov.w	sl, #0
 800acb8:	46c4      	mov	ip, r8
 800acba:	46ae      	mov	lr, r5
 800acbc:	46d3      	mov	fp, sl
 800acbe:	f85c 3b04 	ldr.w	r3, [ip], #4
 800acc2:	b298      	uxth	r0, r3
 800acc4:	fb06 a000 	mla	r0, r6, r0, sl
 800acc8:	0c02      	lsrs	r2, r0, #16
 800acca:	0c1b      	lsrs	r3, r3, #16
 800accc:	fb06 2303 	mla	r3, r6, r3, r2
 800acd0:	f8de 2000 	ldr.w	r2, [lr]
 800acd4:	b280      	uxth	r0, r0
 800acd6:	b292      	uxth	r2, r2
 800acd8:	1a12      	subs	r2, r2, r0
 800acda:	445a      	add	r2, fp
 800acdc:	f8de 0000 	ldr.w	r0, [lr]
 800ace0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ace4:	b29b      	uxth	r3, r3
 800ace6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800acea:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800acee:	b292      	uxth	r2, r2
 800acf0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800acf4:	45e1      	cmp	r9, ip
 800acf6:	f84e 2b04 	str.w	r2, [lr], #4
 800acfa:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800acfe:	d2de      	bcs.n	800acbe <quorem+0x42>
 800ad00:	9b00      	ldr	r3, [sp, #0]
 800ad02:	58eb      	ldr	r3, [r5, r3]
 800ad04:	b92b      	cbnz	r3, 800ad12 <quorem+0x96>
 800ad06:	9b01      	ldr	r3, [sp, #4]
 800ad08:	3b04      	subs	r3, #4
 800ad0a:	429d      	cmp	r5, r3
 800ad0c:	461a      	mov	r2, r3
 800ad0e:	d32f      	bcc.n	800ad70 <quorem+0xf4>
 800ad10:	613c      	str	r4, [r7, #16]
 800ad12:	4638      	mov	r0, r7
 800ad14:	f001 ffa2 	bl	800cc5c <__mcmp>
 800ad18:	2800      	cmp	r0, #0
 800ad1a:	db25      	blt.n	800ad68 <quorem+0xec>
 800ad1c:	4629      	mov	r1, r5
 800ad1e:	2000      	movs	r0, #0
 800ad20:	f858 2b04 	ldr.w	r2, [r8], #4
 800ad24:	f8d1 c000 	ldr.w	ip, [r1]
 800ad28:	fa1f fe82 	uxth.w	lr, r2
 800ad2c:	fa1f f38c 	uxth.w	r3, ip
 800ad30:	eba3 030e 	sub.w	r3, r3, lr
 800ad34:	4403      	add	r3, r0
 800ad36:	0c12      	lsrs	r2, r2, #16
 800ad38:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ad3c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ad40:	b29b      	uxth	r3, r3
 800ad42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ad46:	45c1      	cmp	r9, r8
 800ad48:	f841 3b04 	str.w	r3, [r1], #4
 800ad4c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ad50:	d2e6      	bcs.n	800ad20 <quorem+0xa4>
 800ad52:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ad56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ad5a:	b922      	cbnz	r2, 800ad66 <quorem+0xea>
 800ad5c:	3b04      	subs	r3, #4
 800ad5e:	429d      	cmp	r5, r3
 800ad60:	461a      	mov	r2, r3
 800ad62:	d30b      	bcc.n	800ad7c <quorem+0x100>
 800ad64:	613c      	str	r4, [r7, #16]
 800ad66:	3601      	adds	r6, #1
 800ad68:	4630      	mov	r0, r6
 800ad6a:	b003      	add	sp, #12
 800ad6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad70:	6812      	ldr	r2, [r2, #0]
 800ad72:	3b04      	subs	r3, #4
 800ad74:	2a00      	cmp	r2, #0
 800ad76:	d1cb      	bne.n	800ad10 <quorem+0x94>
 800ad78:	3c01      	subs	r4, #1
 800ad7a:	e7c6      	b.n	800ad0a <quorem+0x8e>
 800ad7c:	6812      	ldr	r2, [r2, #0]
 800ad7e:	3b04      	subs	r3, #4
 800ad80:	2a00      	cmp	r2, #0
 800ad82:	d1ef      	bne.n	800ad64 <quorem+0xe8>
 800ad84:	3c01      	subs	r4, #1
 800ad86:	e7ea      	b.n	800ad5e <quorem+0xe2>
 800ad88:	2000      	movs	r0, #0
 800ad8a:	e7ee      	b.n	800ad6a <quorem+0xee>
 800ad8c:	0000      	movs	r0, r0
	...

0800ad90 <_dtoa_r>:
 800ad90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad94:	69c7      	ldr	r7, [r0, #28]
 800ad96:	b097      	sub	sp, #92	@ 0x5c
 800ad98:	ed8d 0b04 	vstr	d0, [sp, #16]
 800ad9c:	ec55 4b10 	vmov	r4, r5, d0
 800ada0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800ada2:	9107      	str	r1, [sp, #28]
 800ada4:	4681      	mov	r9, r0
 800ada6:	920c      	str	r2, [sp, #48]	@ 0x30
 800ada8:	9311      	str	r3, [sp, #68]	@ 0x44
 800adaa:	b97f      	cbnz	r7, 800adcc <_dtoa_r+0x3c>
 800adac:	2010      	movs	r0, #16
 800adae:	f7fe fb31 	bl	8009414 <malloc>
 800adb2:	4602      	mov	r2, r0
 800adb4:	f8c9 001c 	str.w	r0, [r9, #28]
 800adb8:	b920      	cbnz	r0, 800adc4 <_dtoa_r+0x34>
 800adba:	4ba9      	ldr	r3, [pc, #676]	@ (800b060 <_dtoa_r+0x2d0>)
 800adbc:	21ef      	movs	r1, #239	@ 0xef
 800adbe:	48a9      	ldr	r0, [pc, #676]	@ (800b064 <_dtoa_r+0x2d4>)
 800adc0:	f002 fb32 	bl	800d428 <__assert_func>
 800adc4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800adc8:	6007      	str	r7, [r0, #0]
 800adca:	60c7      	str	r7, [r0, #12]
 800adcc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800add0:	6819      	ldr	r1, [r3, #0]
 800add2:	b159      	cbz	r1, 800adec <_dtoa_r+0x5c>
 800add4:	685a      	ldr	r2, [r3, #4]
 800add6:	604a      	str	r2, [r1, #4]
 800add8:	2301      	movs	r3, #1
 800adda:	4093      	lsls	r3, r2
 800addc:	608b      	str	r3, [r1, #8]
 800adde:	4648      	mov	r0, r9
 800ade0:	f001 fcc0 	bl	800c764 <_Bfree>
 800ade4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ade8:	2200      	movs	r2, #0
 800adea:	601a      	str	r2, [r3, #0]
 800adec:	1e2b      	subs	r3, r5, #0
 800adee:	bfb9      	ittee	lt
 800adf0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800adf4:	9305      	strlt	r3, [sp, #20]
 800adf6:	2300      	movge	r3, #0
 800adf8:	6033      	strge	r3, [r6, #0]
 800adfa:	9f05      	ldr	r7, [sp, #20]
 800adfc:	4b9a      	ldr	r3, [pc, #616]	@ (800b068 <_dtoa_r+0x2d8>)
 800adfe:	bfbc      	itt	lt
 800ae00:	2201      	movlt	r2, #1
 800ae02:	6032      	strlt	r2, [r6, #0]
 800ae04:	43bb      	bics	r3, r7
 800ae06:	d112      	bne.n	800ae2e <_dtoa_r+0x9e>
 800ae08:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ae0a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ae0e:	6013      	str	r3, [r2, #0]
 800ae10:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ae14:	4323      	orrs	r3, r4
 800ae16:	f000 855a 	beq.w	800b8ce <_dtoa_r+0xb3e>
 800ae1a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ae1c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b07c <_dtoa_r+0x2ec>
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	f000 855c 	beq.w	800b8de <_dtoa_r+0xb4e>
 800ae26:	f10a 0303 	add.w	r3, sl, #3
 800ae2a:	f000 bd56 	b.w	800b8da <_dtoa_r+0xb4a>
 800ae2e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ae32:	2200      	movs	r2, #0
 800ae34:	ec51 0b17 	vmov	r0, r1, d7
 800ae38:	2300      	movs	r3, #0
 800ae3a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800ae3e:	f7f5 fe4b 	bl	8000ad8 <__aeabi_dcmpeq>
 800ae42:	4680      	mov	r8, r0
 800ae44:	b158      	cbz	r0, 800ae5e <_dtoa_r+0xce>
 800ae46:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ae48:	2301      	movs	r3, #1
 800ae4a:	6013      	str	r3, [r2, #0]
 800ae4c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ae4e:	b113      	cbz	r3, 800ae56 <_dtoa_r+0xc6>
 800ae50:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ae52:	4b86      	ldr	r3, [pc, #536]	@ (800b06c <_dtoa_r+0x2dc>)
 800ae54:	6013      	str	r3, [r2, #0]
 800ae56:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b080 <_dtoa_r+0x2f0>
 800ae5a:	f000 bd40 	b.w	800b8de <_dtoa_r+0xb4e>
 800ae5e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800ae62:	aa14      	add	r2, sp, #80	@ 0x50
 800ae64:	a915      	add	r1, sp, #84	@ 0x54
 800ae66:	4648      	mov	r0, r9
 800ae68:	f002 f818 	bl	800ce9c <__d2b>
 800ae6c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800ae70:	9002      	str	r0, [sp, #8]
 800ae72:	2e00      	cmp	r6, #0
 800ae74:	d078      	beq.n	800af68 <_dtoa_r+0x1d8>
 800ae76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ae78:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800ae7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ae80:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ae84:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800ae88:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ae8c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800ae90:	4619      	mov	r1, r3
 800ae92:	2200      	movs	r2, #0
 800ae94:	4b76      	ldr	r3, [pc, #472]	@ (800b070 <_dtoa_r+0x2e0>)
 800ae96:	f7f5 f9ff 	bl	8000298 <__aeabi_dsub>
 800ae9a:	a36b      	add	r3, pc, #428	@ (adr r3, 800b048 <_dtoa_r+0x2b8>)
 800ae9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aea0:	f7f5 fbb2 	bl	8000608 <__aeabi_dmul>
 800aea4:	a36a      	add	r3, pc, #424	@ (adr r3, 800b050 <_dtoa_r+0x2c0>)
 800aea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeaa:	f7f5 f9f7 	bl	800029c <__adddf3>
 800aeae:	4604      	mov	r4, r0
 800aeb0:	4630      	mov	r0, r6
 800aeb2:	460d      	mov	r5, r1
 800aeb4:	f7f5 fb3e 	bl	8000534 <__aeabi_i2d>
 800aeb8:	a367      	add	r3, pc, #412	@ (adr r3, 800b058 <_dtoa_r+0x2c8>)
 800aeba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aebe:	f7f5 fba3 	bl	8000608 <__aeabi_dmul>
 800aec2:	4602      	mov	r2, r0
 800aec4:	460b      	mov	r3, r1
 800aec6:	4620      	mov	r0, r4
 800aec8:	4629      	mov	r1, r5
 800aeca:	f7f5 f9e7 	bl	800029c <__adddf3>
 800aece:	4604      	mov	r4, r0
 800aed0:	460d      	mov	r5, r1
 800aed2:	f7f5 fe49 	bl	8000b68 <__aeabi_d2iz>
 800aed6:	2200      	movs	r2, #0
 800aed8:	4607      	mov	r7, r0
 800aeda:	2300      	movs	r3, #0
 800aedc:	4620      	mov	r0, r4
 800aede:	4629      	mov	r1, r5
 800aee0:	f7f5 fe04 	bl	8000aec <__aeabi_dcmplt>
 800aee4:	b140      	cbz	r0, 800aef8 <_dtoa_r+0x168>
 800aee6:	4638      	mov	r0, r7
 800aee8:	f7f5 fb24 	bl	8000534 <__aeabi_i2d>
 800aeec:	4622      	mov	r2, r4
 800aeee:	462b      	mov	r3, r5
 800aef0:	f7f5 fdf2 	bl	8000ad8 <__aeabi_dcmpeq>
 800aef4:	b900      	cbnz	r0, 800aef8 <_dtoa_r+0x168>
 800aef6:	3f01      	subs	r7, #1
 800aef8:	2f16      	cmp	r7, #22
 800aefa:	d852      	bhi.n	800afa2 <_dtoa_r+0x212>
 800aefc:	4b5d      	ldr	r3, [pc, #372]	@ (800b074 <_dtoa_r+0x2e4>)
 800aefe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800af02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af06:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800af0a:	f7f5 fdef 	bl	8000aec <__aeabi_dcmplt>
 800af0e:	2800      	cmp	r0, #0
 800af10:	d049      	beq.n	800afa6 <_dtoa_r+0x216>
 800af12:	3f01      	subs	r7, #1
 800af14:	2300      	movs	r3, #0
 800af16:	9310      	str	r3, [sp, #64]	@ 0x40
 800af18:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800af1a:	1b9b      	subs	r3, r3, r6
 800af1c:	1e5a      	subs	r2, r3, #1
 800af1e:	bf45      	ittet	mi
 800af20:	f1c3 0301 	rsbmi	r3, r3, #1
 800af24:	9300      	strmi	r3, [sp, #0]
 800af26:	2300      	movpl	r3, #0
 800af28:	2300      	movmi	r3, #0
 800af2a:	9206      	str	r2, [sp, #24]
 800af2c:	bf54      	ite	pl
 800af2e:	9300      	strpl	r3, [sp, #0]
 800af30:	9306      	strmi	r3, [sp, #24]
 800af32:	2f00      	cmp	r7, #0
 800af34:	db39      	blt.n	800afaa <_dtoa_r+0x21a>
 800af36:	9b06      	ldr	r3, [sp, #24]
 800af38:	970d      	str	r7, [sp, #52]	@ 0x34
 800af3a:	443b      	add	r3, r7
 800af3c:	9306      	str	r3, [sp, #24]
 800af3e:	2300      	movs	r3, #0
 800af40:	9308      	str	r3, [sp, #32]
 800af42:	9b07      	ldr	r3, [sp, #28]
 800af44:	2b09      	cmp	r3, #9
 800af46:	d863      	bhi.n	800b010 <_dtoa_r+0x280>
 800af48:	2b05      	cmp	r3, #5
 800af4a:	bfc4      	itt	gt
 800af4c:	3b04      	subgt	r3, #4
 800af4e:	9307      	strgt	r3, [sp, #28]
 800af50:	9b07      	ldr	r3, [sp, #28]
 800af52:	f1a3 0302 	sub.w	r3, r3, #2
 800af56:	bfcc      	ite	gt
 800af58:	2400      	movgt	r4, #0
 800af5a:	2401      	movle	r4, #1
 800af5c:	2b03      	cmp	r3, #3
 800af5e:	d863      	bhi.n	800b028 <_dtoa_r+0x298>
 800af60:	e8df f003 	tbb	[pc, r3]
 800af64:	2b375452 	.word	0x2b375452
 800af68:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800af6c:	441e      	add	r6, r3
 800af6e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800af72:	2b20      	cmp	r3, #32
 800af74:	bfc1      	itttt	gt
 800af76:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800af7a:	409f      	lslgt	r7, r3
 800af7c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800af80:	fa24 f303 	lsrgt.w	r3, r4, r3
 800af84:	bfd6      	itet	le
 800af86:	f1c3 0320 	rsble	r3, r3, #32
 800af8a:	ea47 0003 	orrgt.w	r0, r7, r3
 800af8e:	fa04 f003 	lslle.w	r0, r4, r3
 800af92:	f7f5 fabf 	bl	8000514 <__aeabi_ui2d>
 800af96:	2201      	movs	r2, #1
 800af98:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800af9c:	3e01      	subs	r6, #1
 800af9e:	9212      	str	r2, [sp, #72]	@ 0x48
 800afa0:	e776      	b.n	800ae90 <_dtoa_r+0x100>
 800afa2:	2301      	movs	r3, #1
 800afa4:	e7b7      	b.n	800af16 <_dtoa_r+0x186>
 800afa6:	9010      	str	r0, [sp, #64]	@ 0x40
 800afa8:	e7b6      	b.n	800af18 <_dtoa_r+0x188>
 800afaa:	9b00      	ldr	r3, [sp, #0]
 800afac:	1bdb      	subs	r3, r3, r7
 800afae:	9300      	str	r3, [sp, #0]
 800afb0:	427b      	negs	r3, r7
 800afb2:	9308      	str	r3, [sp, #32]
 800afb4:	2300      	movs	r3, #0
 800afb6:	930d      	str	r3, [sp, #52]	@ 0x34
 800afb8:	e7c3      	b.n	800af42 <_dtoa_r+0x1b2>
 800afba:	2301      	movs	r3, #1
 800afbc:	9309      	str	r3, [sp, #36]	@ 0x24
 800afbe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800afc0:	eb07 0b03 	add.w	fp, r7, r3
 800afc4:	f10b 0301 	add.w	r3, fp, #1
 800afc8:	2b01      	cmp	r3, #1
 800afca:	9303      	str	r3, [sp, #12]
 800afcc:	bfb8      	it	lt
 800afce:	2301      	movlt	r3, #1
 800afd0:	e006      	b.n	800afe0 <_dtoa_r+0x250>
 800afd2:	2301      	movs	r3, #1
 800afd4:	9309      	str	r3, [sp, #36]	@ 0x24
 800afd6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800afd8:	2b00      	cmp	r3, #0
 800afda:	dd28      	ble.n	800b02e <_dtoa_r+0x29e>
 800afdc:	469b      	mov	fp, r3
 800afde:	9303      	str	r3, [sp, #12]
 800afe0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800afe4:	2100      	movs	r1, #0
 800afe6:	2204      	movs	r2, #4
 800afe8:	f102 0514 	add.w	r5, r2, #20
 800afec:	429d      	cmp	r5, r3
 800afee:	d926      	bls.n	800b03e <_dtoa_r+0x2ae>
 800aff0:	6041      	str	r1, [r0, #4]
 800aff2:	4648      	mov	r0, r9
 800aff4:	f001 fb76 	bl	800c6e4 <_Balloc>
 800aff8:	4682      	mov	sl, r0
 800affa:	2800      	cmp	r0, #0
 800affc:	d142      	bne.n	800b084 <_dtoa_r+0x2f4>
 800affe:	4b1e      	ldr	r3, [pc, #120]	@ (800b078 <_dtoa_r+0x2e8>)
 800b000:	4602      	mov	r2, r0
 800b002:	f240 11af 	movw	r1, #431	@ 0x1af
 800b006:	e6da      	b.n	800adbe <_dtoa_r+0x2e>
 800b008:	2300      	movs	r3, #0
 800b00a:	e7e3      	b.n	800afd4 <_dtoa_r+0x244>
 800b00c:	2300      	movs	r3, #0
 800b00e:	e7d5      	b.n	800afbc <_dtoa_r+0x22c>
 800b010:	2401      	movs	r4, #1
 800b012:	2300      	movs	r3, #0
 800b014:	9307      	str	r3, [sp, #28]
 800b016:	9409      	str	r4, [sp, #36]	@ 0x24
 800b018:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800b01c:	2200      	movs	r2, #0
 800b01e:	f8cd b00c 	str.w	fp, [sp, #12]
 800b022:	2312      	movs	r3, #18
 800b024:	920c      	str	r2, [sp, #48]	@ 0x30
 800b026:	e7db      	b.n	800afe0 <_dtoa_r+0x250>
 800b028:	2301      	movs	r3, #1
 800b02a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b02c:	e7f4      	b.n	800b018 <_dtoa_r+0x288>
 800b02e:	f04f 0b01 	mov.w	fp, #1
 800b032:	f8cd b00c 	str.w	fp, [sp, #12]
 800b036:	465b      	mov	r3, fp
 800b038:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b03c:	e7d0      	b.n	800afe0 <_dtoa_r+0x250>
 800b03e:	3101      	adds	r1, #1
 800b040:	0052      	lsls	r2, r2, #1
 800b042:	e7d1      	b.n	800afe8 <_dtoa_r+0x258>
 800b044:	f3af 8000 	nop.w
 800b048:	636f4361 	.word	0x636f4361
 800b04c:	3fd287a7 	.word	0x3fd287a7
 800b050:	8b60c8b3 	.word	0x8b60c8b3
 800b054:	3fc68a28 	.word	0x3fc68a28
 800b058:	509f79fb 	.word	0x509f79fb
 800b05c:	3fd34413 	.word	0x3fd34413
 800b060:	0800d5e8 	.word	0x0800d5e8
 800b064:	0800d5ff 	.word	0x0800d5ff
 800b068:	7ff00000 	.word	0x7ff00000
 800b06c:	0800d5a9 	.word	0x0800d5a9
 800b070:	3ff80000 	.word	0x3ff80000
 800b074:	0800d8f8 	.word	0x0800d8f8
 800b078:	0800d657 	.word	0x0800d657
 800b07c:	0800d5e4 	.word	0x0800d5e4
 800b080:	0800d5a8 	.word	0x0800d5a8
 800b084:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b088:	6018      	str	r0, [r3, #0]
 800b08a:	9b03      	ldr	r3, [sp, #12]
 800b08c:	2b0e      	cmp	r3, #14
 800b08e:	f200 80a1 	bhi.w	800b1d4 <_dtoa_r+0x444>
 800b092:	2c00      	cmp	r4, #0
 800b094:	f000 809e 	beq.w	800b1d4 <_dtoa_r+0x444>
 800b098:	2f00      	cmp	r7, #0
 800b09a:	dd33      	ble.n	800b104 <_dtoa_r+0x374>
 800b09c:	4b9c      	ldr	r3, [pc, #624]	@ (800b310 <_dtoa_r+0x580>)
 800b09e:	f007 020f 	and.w	r2, r7, #15
 800b0a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b0a6:	ed93 7b00 	vldr	d7, [r3]
 800b0aa:	05f8      	lsls	r0, r7, #23
 800b0ac:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b0b0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b0b4:	d516      	bpl.n	800b0e4 <_dtoa_r+0x354>
 800b0b6:	4b97      	ldr	r3, [pc, #604]	@ (800b314 <_dtoa_r+0x584>)
 800b0b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b0bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b0c0:	f7f5 fbcc 	bl	800085c <__aeabi_ddiv>
 800b0c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b0c8:	f004 040f 	and.w	r4, r4, #15
 800b0cc:	2603      	movs	r6, #3
 800b0ce:	4d91      	ldr	r5, [pc, #580]	@ (800b314 <_dtoa_r+0x584>)
 800b0d0:	b954      	cbnz	r4, 800b0e8 <_dtoa_r+0x358>
 800b0d2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b0d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b0da:	f7f5 fbbf 	bl	800085c <__aeabi_ddiv>
 800b0de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b0e2:	e028      	b.n	800b136 <_dtoa_r+0x3a6>
 800b0e4:	2602      	movs	r6, #2
 800b0e6:	e7f2      	b.n	800b0ce <_dtoa_r+0x33e>
 800b0e8:	07e1      	lsls	r1, r4, #31
 800b0ea:	d508      	bpl.n	800b0fe <_dtoa_r+0x36e>
 800b0ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b0f0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b0f4:	f7f5 fa88 	bl	8000608 <__aeabi_dmul>
 800b0f8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b0fc:	3601      	adds	r6, #1
 800b0fe:	1064      	asrs	r4, r4, #1
 800b100:	3508      	adds	r5, #8
 800b102:	e7e5      	b.n	800b0d0 <_dtoa_r+0x340>
 800b104:	f000 80af 	beq.w	800b266 <_dtoa_r+0x4d6>
 800b108:	427c      	negs	r4, r7
 800b10a:	4b81      	ldr	r3, [pc, #516]	@ (800b310 <_dtoa_r+0x580>)
 800b10c:	4d81      	ldr	r5, [pc, #516]	@ (800b314 <_dtoa_r+0x584>)
 800b10e:	f004 020f 	and.w	r2, r4, #15
 800b112:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b11a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b11e:	f7f5 fa73 	bl	8000608 <__aeabi_dmul>
 800b122:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b126:	1124      	asrs	r4, r4, #4
 800b128:	2300      	movs	r3, #0
 800b12a:	2602      	movs	r6, #2
 800b12c:	2c00      	cmp	r4, #0
 800b12e:	f040 808f 	bne.w	800b250 <_dtoa_r+0x4c0>
 800b132:	2b00      	cmp	r3, #0
 800b134:	d1d3      	bne.n	800b0de <_dtoa_r+0x34e>
 800b136:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b138:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	f000 8094 	beq.w	800b26a <_dtoa_r+0x4da>
 800b142:	4b75      	ldr	r3, [pc, #468]	@ (800b318 <_dtoa_r+0x588>)
 800b144:	2200      	movs	r2, #0
 800b146:	4620      	mov	r0, r4
 800b148:	4629      	mov	r1, r5
 800b14a:	f7f5 fccf 	bl	8000aec <__aeabi_dcmplt>
 800b14e:	2800      	cmp	r0, #0
 800b150:	f000 808b 	beq.w	800b26a <_dtoa_r+0x4da>
 800b154:	9b03      	ldr	r3, [sp, #12]
 800b156:	2b00      	cmp	r3, #0
 800b158:	f000 8087 	beq.w	800b26a <_dtoa_r+0x4da>
 800b15c:	f1bb 0f00 	cmp.w	fp, #0
 800b160:	dd34      	ble.n	800b1cc <_dtoa_r+0x43c>
 800b162:	4620      	mov	r0, r4
 800b164:	4b6d      	ldr	r3, [pc, #436]	@ (800b31c <_dtoa_r+0x58c>)
 800b166:	2200      	movs	r2, #0
 800b168:	4629      	mov	r1, r5
 800b16a:	f7f5 fa4d 	bl	8000608 <__aeabi_dmul>
 800b16e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b172:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800b176:	3601      	adds	r6, #1
 800b178:	465c      	mov	r4, fp
 800b17a:	4630      	mov	r0, r6
 800b17c:	f7f5 f9da 	bl	8000534 <__aeabi_i2d>
 800b180:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b184:	f7f5 fa40 	bl	8000608 <__aeabi_dmul>
 800b188:	4b65      	ldr	r3, [pc, #404]	@ (800b320 <_dtoa_r+0x590>)
 800b18a:	2200      	movs	r2, #0
 800b18c:	f7f5 f886 	bl	800029c <__adddf3>
 800b190:	4605      	mov	r5, r0
 800b192:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b196:	2c00      	cmp	r4, #0
 800b198:	d16a      	bne.n	800b270 <_dtoa_r+0x4e0>
 800b19a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b19e:	4b61      	ldr	r3, [pc, #388]	@ (800b324 <_dtoa_r+0x594>)
 800b1a0:	2200      	movs	r2, #0
 800b1a2:	f7f5 f879 	bl	8000298 <__aeabi_dsub>
 800b1a6:	4602      	mov	r2, r0
 800b1a8:	460b      	mov	r3, r1
 800b1aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b1ae:	462a      	mov	r2, r5
 800b1b0:	4633      	mov	r3, r6
 800b1b2:	f7f5 fcb9 	bl	8000b28 <__aeabi_dcmpgt>
 800b1b6:	2800      	cmp	r0, #0
 800b1b8:	f040 8298 	bne.w	800b6ec <_dtoa_r+0x95c>
 800b1bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b1c0:	462a      	mov	r2, r5
 800b1c2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b1c6:	f7f5 fc91 	bl	8000aec <__aeabi_dcmplt>
 800b1ca:	bb38      	cbnz	r0, 800b21c <_dtoa_r+0x48c>
 800b1cc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b1d0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b1d4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	f2c0 8157 	blt.w	800b48a <_dtoa_r+0x6fa>
 800b1dc:	2f0e      	cmp	r7, #14
 800b1de:	f300 8154 	bgt.w	800b48a <_dtoa_r+0x6fa>
 800b1e2:	4b4b      	ldr	r3, [pc, #300]	@ (800b310 <_dtoa_r+0x580>)
 800b1e4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b1e8:	ed93 7b00 	vldr	d7, [r3]
 800b1ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	ed8d 7b00 	vstr	d7, [sp]
 800b1f4:	f280 80e5 	bge.w	800b3c2 <_dtoa_r+0x632>
 800b1f8:	9b03      	ldr	r3, [sp, #12]
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	f300 80e1 	bgt.w	800b3c2 <_dtoa_r+0x632>
 800b200:	d10c      	bne.n	800b21c <_dtoa_r+0x48c>
 800b202:	4b48      	ldr	r3, [pc, #288]	@ (800b324 <_dtoa_r+0x594>)
 800b204:	2200      	movs	r2, #0
 800b206:	ec51 0b17 	vmov	r0, r1, d7
 800b20a:	f7f5 f9fd 	bl	8000608 <__aeabi_dmul>
 800b20e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b212:	f7f5 fc7f 	bl	8000b14 <__aeabi_dcmpge>
 800b216:	2800      	cmp	r0, #0
 800b218:	f000 8266 	beq.w	800b6e8 <_dtoa_r+0x958>
 800b21c:	2400      	movs	r4, #0
 800b21e:	4625      	mov	r5, r4
 800b220:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b222:	4656      	mov	r6, sl
 800b224:	ea6f 0803 	mvn.w	r8, r3
 800b228:	2700      	movs	r7, #0
 800b22a:	4621      	mov	r1, r4
 800b22c:	4648      	mov	r0, r9
 800b22e:	f001 fa99 	bl	800c764 <_Bfree>
 800b232:	2d00      	cmp	r5, #0
 800b234:	f000 80bd 	beq.w	800b3b2 <_dtoa_r+0x622>
 800b238:	b12f      	cbz	r7, 800b246 <_dtoa_r+0x4b6>
 800b23a:	42af      	cmp	r7, r5
 800b23c:	d003      	beq.n	800b246 <_dtoa_r+0x4b6>
 800b23e:	4639      	mov	r1, r7
 800b240:	4648      	mov	r0, r9
 800b242:	f001 fa8f 	bl	800c764 <_Bfree>
 800b246:	4629      	mov	r1, r5
 800b248:	4648      	mov	r0, r9
 800b24a:	f001 fa8b 	bl	800c764 <_Bfree>
 800b24e:	e0b0      	b.n	800b3b2 <_dtoa_r+0x622>
 800b250:	07e2      	lsls	r2, r4, #31
 800b252:	d505      	bpl.n	800b260 <_dtoa_r+0x4d0>
 800b254:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b258:	f7f5 f9d6 	bl	8000608 <__aeabi_dmul>
 800b25c:	3601      	adds	r6, #1
 800b25e:	2301      	movs	r3, #1
 800b260:	1064      	asrs	r4, r4, #1
 800b262:	3508      	adds	r5, #8
 800b264:	e762      	b.n	800b12c <_dtoa_r+0x39c>
 800b266:	2602      	movs	r6, #2
 800b268:	e765      	b.n	800b136 <_dtoa_r+0x3a6>
 800b26a:	9c03      	ldr	r4, [sp, #12]
 800b26c:	46b8      	mov	r8, r7
 800b26e:	e784      	b.n	800b17a <_dtoa_r+0x3ea>
 800b270:	4b27      	ldr	r3, [pc, #156]	@ (800b310 <_dtoa_r+0x580>)
 800b272:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b274:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b278:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b27c:	4454      	add	r4, sl
 800b27e:	2900      	cmp	r1, #0
 800b280:	d054      	beq.n	800b32c <_dtoa_r+0x59c>
 800b282:	4929      	ldr	r1, [pc, #164]	@ (800b328 <_dtoa_r+0x598>)
 800b284:	2000      	movs	r0, #0
 800b286:	f7f5 fae9 	bl	800085c <__aeabi_ddiv>
 800b28a:	4633      	mov	r3, r6
 800b28c:	462a      	mov	r2, r5
 800b28e:	f7f5 f803 	bl	8000298 <__aeabi_dsub>
 800b292:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b296:	4656      	mov	r6, sl
 800b298:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b29c:	f7f5 fc64 	bl	8000b68 <__aeabi_d2iz>
 800b2a0:	4605      	mov	r5, r0
 800b2a2:	f7f5 f947 	bl	8000534 <__aeabi_i2d>
 800b2a6:	4602      	mov	r2, r0
 800b2a8:	460b      	mov	r3, r1
 800b2aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b2ae:	f7f4 fff3 	bl	8000298 <__aeabi_dsub>
 800b2b2:	3530      	adds	r5, #48	@ 0x30
 800b2b4:	4602      	mov	r2, r0
 800b2b6:	460b      	mov	r3, r1
 800b2b8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b2bc:	f806 5b01 	strb.w	r5, [r6], #1
 800b2c0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b2c4:	f7f5 fc12 	bl	8000aec <__aeabi_dcmplt>
 800b2c8:	2800      	cmp	r0, #0
 800b2ca:	d172      	bne.n	800b3b2 <_dtoa_r+0x622>
 800b2cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b2d0:	4911      	ldr	r1, [pc, #68]	@ (800b318 <_dtoa_r+0x588>)
 800b2d2:	2000      	movs	r0, #0
 800b2d4:	f7f4 ffe0 	bl	8000298 <__aeabi_dsub>
 800b2d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b2dc:	f7f5 fc06 	bl	8000aec <__aeabi_dcmplt>
 800b2e0:	2800      	cmp	r0, #0
 800b2e2:	f040 80b4 	bne.w	800b44e <_dtoa_r+0x6be>
 800b2e6:	42a6      	cmp	r6, r4
 800b2e8:	f43f af70 	beq.w	800b1cc <_dtoa_r+0x43c>
 800b2ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b2f0:	4b0a      	ldr	r3, [pc, #40]	@ (800b31c <_dtoa_r+0x58c>)
 800b2f2:	2200      	movs	r2, #0
 800b2f4:	f7f5 f988 	bl	8000608 <__aeabi_dmul>
 800b2f8:	4b08      	ldr	r3, [pc, #32]	@ (800b31c <_dtoa_r+0x58c>)
 800b2fa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b2fe:	2200      	movs	r2, #0
 800b300:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b304:	f7f5 f980 	bl	8000608 <__aeabi_dmul>
 800b308:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b30c:	e7c4      	b.n	800b298 <_dtoa_r+0x508>
 800b30e:	bf00      	nop
 800b310:	0800d8f8 	.word	0x0800d8f8
 800b314:	0800d8d0 	.word	0x0800d8d0
 800b318:	3ff00000 	.word	0x3ff00000
 800b31c:	40240000 	.word	0x40240000
 800b320:	401c0000 	.word	0x401c0000
 800b324:	40140000 	.word	0x40140000
 800b328:	3fe00000 	.word	0x3fe00000
 800b32c:	4631      	mov	r1, r6
 800b32e:	4628      	mov	r0, r5
 800b330:	f7f5 f96a 	bl	8000608 <__aeabi_dmul>
 800b334:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b338:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b33a:	4656      	mov	r6, sl
 800b33c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b340:	f7f5 fc12 	bl	8000b68 <__aeabi_d2iz>
 800b344:	4605      	mov	r5, r0
 800b346:	f7f5 f8f5 	bl	8000534 <__aeabi_i2d>
 800b34a:	4602      	mov	r2, r0
 800b34c:	460b      	mov	r3, r1
 800b34e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b352:	f7f4 ffa1 	bl	8000298 <__aeabi_dsub>
 800b356:	3530      	adds	r5, #48	@ 0x30
 800b358:	f806 5b01 	strb.w	r5, [r6], #1
 800b35c:	4602      	mov	r2, r0
 800b35e:	460b      	mov	r3, r1
 800b360:	42a6      	cmp	r6, r4
 800b362:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b366:	f04f 0200 	mov.w	r2, #0
 800b36a:	d124      	bne.n	800b3b6 <_dtoa_r+0x626>
 800b36c:	4baf      	ldr	r3, [pc, #700]	@ (800b62c <_dtoa_r+0x89c>)
 800b36e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b372:	f7f4 ff93 	bl	800029c <__adddf3>
 800b376:	4602      	mov	r2, r0
 800b378:	460b      	mov	r3, r1
 800b37a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b37e:	f7f5 fbd3 	bl	8000b28 <__aeabi_dcmpgt>
 800b382:	2800      	cmp	r0, #0
 800b384:	d163      	bne.n	800b44e <_dtoa_r+0x6be>
 800b386:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b38a:	49a8      	ldr	r1, [pc, #672]	@ (800b62c <_dtoa_r+0x89c>)
 800b38c:	2000      	movs	r0, #0
 800b38e:	f7f4 ff83 	bl	8000298 <__aeabi_dsub>
 800b392:	4602      	mov	r2, r0
 800b394:	460b      	mov	r3, r1
 800b396:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b39a:	f7f5 fba7 	bl	8000aec <__aeabi_dcmplt>
 800b39e:	2800      	cmp	r0, #0
 800b3a0:	f43f af14 	beq.w	800b1cc <_dtoa_r+0x43c>
 800b3a4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b3a6:	1e73      	subs	r3, r6, #1
 800b3a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b3aa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b3ae:	2b30      	cmp	r3, #48	@ 0x30
 800b3b0:	d0f8      	beq.n	800b3a4 <_dtoa_r+0x614>
 800b3b2:	4647      	mov	r7, r8
 800b3b4:	e03b      	b.n	800b42e <_dtoa_r+0x69e>
 800b3b6:	4b9e      	ldr	r3, [pc, #632]	@ (800b630 <_dtoa_r+0x8a0>)
 800b3b8:	f7f5 f926 	bl	8000608 <__aeabi_dmul>
 800b3bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b3c0:	e7bc      	b.n	800b33c <_dtoa_r+0x5ac>
 800b3c2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b3c6:	4656      	mov	r6, sl
 800b3c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b3cc:	4620      	mov	r0, r4
 800b3ce:	4629      	mov	r1, r5
 800b3d0:	f7f5 fa44 	bl	800085c <__aeabi_ddiv>
 800b3d4:	f7f5 fbc8 	bl	8000b68 <__aeabi_d2iz>
 800b3d8:	4680      	mov	r8, r0
 800b3da:	f7f5 f8ab 	bl	8000534 <__aeabi_i2d>
 800b3de:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b3e2:	f7f5 f911 	bl	8000608 <__aeabi_dmul>
 800b3e6:	4602      	mov	r2, r0
 800b3e8:	460b      	mov	r3, r1
 800b3ea:	4620      	mov	r0, r4
 800b3ec:	4629      	mov	r1, r5
 800b3ee:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b3f2:	f7f4 ff51 	bl	8000298 <__aeabi_dsub>
 800b3f6:	f806 4b01 	strb.w	r4, [r6], #1
 800b3fa:	9d03      	ldr	r5, [sp, #12]
 800b3fc:	eba6 040a 	sub.w	r4, r6, sl
 800b400:	42a5      	cmp	r5, r4
 800b402:	4602      	mov	r2, r0
 800b404:	460b      	mov	r3, r1
 800b406:	d133      	bne.n	800b470 <_dtoa_r+0x6e0>
 800b408:	f7f4 ff48 	bl	800029c <__adddf3>
 800b40c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b410:	4604      	mov	r4, r0
 800b412:	460d      	mov	r5, r1
 800b414:	f7f5 fb88 	bl	8000b28 <__aeabi_dcmpgt>
 800b418:	b9c0      	cbnz	r0, 800b44c <_dtoa_r+0x6bc>
 800b41a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b41e:	4620      	mov	r0, r4
 800b420:	4629      	mov	r1, r5
 800b422:	f7f5 fb59 	bl	8000ad8 <__aeabi_dcmpeq>
 800b426:	b110      	cbz	r0, 800b42e <_dtoa_r+0x69e>
 800b428:	f018 0f01 	tst.w	r8, #1
 800b42c:	d10e      	bne.n	800b44c <_dtoa_r+0x6bc>
 800b42e:	9902      	ldr	r1, [sp, #8]
 800b430:	4648      	mov	r0, r9
 800b432:	f001 f997 	bl	800c764 <_Bfree>
 800b436:	2300      	movs	r3, #0
 800b438:	7033      	strb	r3, [r6, #0]
 800b43a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b43c:	3701      	adds	r7, #1
 800b43e:	601f      	str	r7, [r3, #0]
 800b440:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b442:	2b00      	cmp	r3, #0
 800b444:	f000 824b 	beq.w	800b8de <_dtoa_r+0xb4e>
 800b448:	601e      	str	r6, [r3, #0]
 800b44a:	e248      	b.n	800b8de <_dtoa_r+0xb4e>
 800b44c:	46b8      	mov	r8, r7
 800b44e:	4633      	mov	r3, r6
 800b450:	461e      	mov	r6, r3
 800b452:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b456:	2a39      	cmp	r2, #57	@ 0x39
 800b458:	d106      	bne.n	800b468 <_dtoa_r+0x6d8>
 800b45a:	459a      	cmp	sl, r3
 800b45c:	d1f8      	bne.n	800b450 <_dtoa_r+0x6c0>
 800b45e:	2230      	movs	r2, #48	@ 0x30
 800b460:	f108 0801 	add.w	r8, r8, #1
 800b464:	f88a 2000 	strb.w	r2, [sl]
 800b468:	781a      	ldrb	r2, [r3, #0]
 800b46a:	3201      	adds	r2, #1
 800b46c:	701a      	strb	r2, [r3, #0]
 800b46e:	e7a0      	b.n	800b3b2 <_dtoa_r+0x622>
 800b470:	4b6f      	ldr	r3, [pc, #444]	@ (800b630 <_dtoa_r+0x8a0>)
 800b472:	2200      	movs	r2, #0
 800b474:	f7f5 f8c8 	bl	8000608 <__aeabi_dmul>
 800b478:	2200      	movs	r2, #0
 800b47a:	2300      	movs	r3, #0
 800b47c:	4604      	mov	r4, r0
 800b47e:	460d      	mov	r5, r1
 800b480:	f7f5 fb2a 	bl	8000ad8 <__aeabi_dcmpeq>
 800b484:	2800      	cmp	r0, #0
 800b486:	d09f      	beq.n	800b3c8 <_dtoa_r+0x638>
 800b488:	e7d1      	b.n	800b42e <_dtoa_r+0x69e>
 800b48a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b48c:	2a00      	cmp	r2, #0
 800b48e:	f000 80ea 	beq.w	800b666 <_dtoa_r+0x8d6>
 800b492:	9a07      	ldr	r2, [sp, #28]
 800b494:	2a01      	cmp	r2, #1
 800b496:	f300 80cd 	bgt.w	800b634 <_dtoa_r+0x8a4>
 800b49a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b49c:	2a00      	cmp	r2, #0
 800b49e:	f000 80c1 	beq.w	800b624 <_dtoa_r+0x894>
 800b4a2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b4a6:	9c08      	ldr	r4, [sp, #32]
 800b4a8:	9e00      	ldr	r6, [sp, #0]
 800b4aa:	9a00      	ldr	r2, [sp, #0]
 800b4ac:	441a      	add	r2, r3
 800b4ae:	9200      	str	r2, [sp, #0]
 800b4b0:	9a06      	ldr	r2, [sp, #24]
 800b4b2:	2101      	movs	r1, #1
 800b4b4:	441a      	add	r2, r3
 800b4b6:	4648      	mov	r0, r9
 800b4b8:	9206      	str	r2, [sp, #24]
 800b4ba:	f001 fa51 	bl	800c960 <__i2b>
 800b4be:	4605      	mov	r5, r0
 800b4c0:	b166      	cbz	r6, 800b4dc <_dtoa_r+0x74c>
 800b4c2:	9b06      	ldr	r3, [sp, #24]
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	dd09      	ble.n	800b4dc <_dtoa_r+0x74c>
 800b4c8:	42b3      	cmp	r3, r6
 800b4ca:	9a00      	ldr	r2, [sp, #0]
 800b4cc:	bfa8      	it	ge
 800b4ce:	4633      	movge	r3, r6
 800b4d0:	1ad2      	subs	r2, r2, r3
 800b4d2:	9200      	str	r2, [sp, #0]
 800b4d4:	9a06      	ldr	r2, [sp, #24]
 800b4d6:	1af6      	subs	r6, r6, r3
 800b4d8:	1ad3      	subs	r3, r2, r3
 800b4da:	9306      	str	r3, [sp, #24]
 800b4dc:	9b08      	ldr	r3, [sp, #32]
 800b4de:	b30b      	cbz	r3, 800b524 <_dtoa_r+0x794>
 800b4e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	f000 80c6 	beq.w	800b674 <_dtoa_r+0x8e4>
 800b4e8:	2c00      	cmp	r4, #0
 800b4ea:	f000 80c0 	beq.w	800b66e <_dtoa_r+0x8de>
 800b4ee:	4629      	mov	r1, r5
 800b4f0:	4622      	mov	r2, r4
 800b4f2:	4648      	mov	r0, r9
 800b4f4:	f001 faec 	bl	800cad0 <__pow5mult>
 800b4f8:	9a02      	ldr	r2, [sp, #8]
 800b4fa:	4601      	mov	r1, r0
 800b4fc:	4605      	mov	r5, r0
 800b4fe:	4648      	mov	r0, r9
 800b500:	f001 fa44 	bl	800c98c <__multiply>
 800b504:	9902      	ldr	r1, [sp, #8]
 800b506:	4680      	mov	r8, r0
 800b508:	4648      	mov	r0, r9
 800b50a:	f001 f92b 	bl	800c764 <_Bfree>
 800b50e:	9b08      	ldr	r3, [sp, #32]
 800b510:	1b1b      	subs	r3, r3, r4
 800b512:	9308      	str	r3, [sp, #32]
 800b514:	f000 80b1 	beq.w	800b67a <_dtoa_r+0x8ea>
 800b518:	9a08      	ldr	r2, [sp, #32]
 800b51a:	4641      	mov	r1, r8
 800b51c:	4648      	mov	r0, r9
 800b51e:	f001 fad7 	bl	800cad0 <__pow5mult>
 800b522:	9002      	str	r0, [sp, #8]
 800b524:	2101      	movs	r1, #1
 800b526:	4648      	mov	r0, r9
 800b528:	f001 fa1a 	bl	800c960 <__i2b>
 800b52c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b52e:	4604      	mov	r4, r0
 800b530:	2b00      	cmp	r3, #0
 800b532:	f000 81d8 	beq.w	800b8e6 <_dtoa_r+0xb56>
 800b536:	461a      	mov	r2, r3
 800b538:	4601      	mov	r1, r0
 800b53a:	4648      	mov	r0, r9
 800b53c:	f001 fac8 	bl	800cad0 <__pow5mult>
 800b540:	9b07      	ldr	r3, [sp, #28]
 800b542:	2b01      	cmp	r3, #1
 800b544:	4604      	mov	r4, r0
 800b546:	f300 809f 	bgt.w	800b688 <_dtoa_r+0x8f8>
 800b54a:	9b04      	ldr	r3, [sp, #16]
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	f040 8097 	bne.w	800b680 <_dtoa_r+0x8f0>
 800b552:	9b05      	ldr	r3, [sp, #20]
 800b554:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b558:	2b00      	cmp	r3, #0
 800b55a:	f040 8093 	bne.w	800b684 <_dtoa_r+0x8f4>
 800b55e:	9b05      	ldr	r3, [sp, #20]
 800b560:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b564:	0d1b      	lsrs	r3, r3, #20
 800b566:	051b      	lsls	r3, r3, #20
 800b568:	b133      	cbz	r3, 800b578 <_dtoa_r+0x7e8>
 800b56a:	9b00      	ldr	r3, [sp, #0]
 800b56c:	3301      	adds	r3, #1
 800b56e:	9300      	str	r3, [sp, #0]
 800b570:	9b06      	ldr	r3, [sp, #24]
 800b572:	3301      	adds	r3, #1
 800b574:	9306      	str	r3, [sp, #24]
 800b576:	2301      	movs	r3, #1
 800b578:	9308      	str	r3, [sp, #32]
 800b57a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	f000 81b8 	beq.w	800b8f2 <_dtoa_r+0xb62>
 800b582:	6923      	ldr	r3, [r4, #16]
 800b584:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b588:	6918      	ldr	r0, [r3, #16]
 800b58a:	f001 f99d 	bl	800c8c8 <__hi0bits>
 800b58e:	f1c0 0020 	rsb	r0, r0, #32
 800b592:	9b06      	ldr	r3, [sp, #24]
 800b594:	4418      	add	r0, r3
 800b596:	f010 001f 	ands.w	r0, r0, #31
 800b59a:	f000 8082 	beq.w	800b6a2 <_dtoa_r+0x912>
 800b59e:	f1c0 0320 	rsb	r3, r0, #32
 800b5a2:	2b04      	cmp	r3, #4
 800b5a4:	dd73      	ble.n	800b68e <_dtoa_r+0x8fe>
 800b5a6:	9b00      	ldr	r3, [sp, #0]
 800b5a8:	f1c0 001c 	rsb	r0, r0, #28
 800b5ac:	4403      	add	r3, r0
 800b5ae:	9300      	str	r3, [sp, #0]
 800b5b0:	9b06      	ldr	r3, [sp, #24]
 800b5b2:	4403      	add	r3, r0
 800b5b4:	4406      	add	r6, r0
 800b5b6:	9306      	str	r3, [sp, #24]
 800b5b8:	9b00      	ldr	r3, [sp, #0]
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	dd05      	ble.n	800b5ca <_dtoa_r+0x83a>
 800b5be:	9902      	ldr	r1, [sp, #8]
 800b5c0:	461a      	mov	r2, r3
 800b5c2:	4648      	mov	r0, r9
 800b5c4:	f001 fade 	bl	800cb84 <__lshift>
 800b5c8:	9002      	str	r0, [sp, #8]
 800b5ca:	9b06      	ldr	r3, [sp, #24]
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	dd05      	ble.n	800b5dc <_dtoa_r+0x84c>
 800b5d0:	4621      	mov	r1, r4
 800b5d2:	461a      	mov	r2, r3
 800b5d4:	4648      	mov	r0, r9
 800b5d6:	f001 fad5 	bl	800cb84 <__lshift>
 800b5da:	4604      	mov	r4, r0
 800b5dc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d061      	beq.n	800b6a6 <_dtoa_r+0x916>
 800b5e2:	9802      	ldr	r0, [sp, #8]
 800b5e4:	4621      	mov	r1, r4
 800b5e6:	f001 fb39 	bl	800cc5c <__mcmp>
 800b5ea:	2800      	cmp	r0, #0
 800b5ec:	da5b      	bge.n	800b6a6 <_dtoa_r+0x916>
 800b5ee:	2300      	movs	r3, #0
 800b5f0:	9902      	ldr	r1, [sp, #8]
 800b5f2:	220a      	movs	r2, #10
 800b5f4:	4648      	mov	r0, r9
 800b5f6:	f001 f8d7 	bl	800c7a8 <__multadd>
 800b5fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5fc:	9002      	str	r0, [sp, #8]
 800b5fe:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800b602:	2b00      	cmp	r3, #0
 800b604:	f000 8177 	beq.w	800b8f6 <_dtoa_r+0xb66>
 800b608:	4629      	mov	r1, r5
 800b60a:	2300      	movs	r3, #0
 800b60c:	220a      	movs	r2, #10
 800b60e:	4648      	mov	r0, r9
 800b610:	f001 f8ca 	bl	800c7a8 <__multadd>
 800b614:	f1bb 0f00 	cmp.w	fp, #0
 800b618:	4605      	mov	r5, r0
 800b61a:	dc6f      	bgt.n	800b6fc <_dtoa_r+0x96c>
 800b61c:	9b07      	ldr	r3, [sp, #28]
 800b61e:	2b02      	cmp	r3, #2
 800b620:	dc49      	bgt.n	800b6b6 <_dtoa_r+0x926>
 800b622:	e06b      	b.n	800b6fc <_dtoa_r+0x96c>
 800b624:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b626:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b62a:	e73c      	b.n	800b4a6 <_dtoa_r+0x716>
 800b62c:	3fe00000 	.word	0x3fe00000
 800b630:	40240000 	.word	0x40240000
 800b634:	9b03      	ldr	r3, [sp, #12]
 800b636:	1e5c      	subs	r4, r3, #1
 800b638:	9b08      	ldr	r3, [sp, #32]
 800b63a:	42a3      	cmp	r3, r4
 800b63c:	db09      	blt.n	800b652 <_dtoa_r+0x8c2>
 800b63e:	1b1c      	subs	r4, r3, r4
 800b640:	9b03      	ldr	r3, [sp, #12]
 800b642:	2b00      	cmp	r3, #0
 800b644:	f6bf af30 	bge.w	800b4a8 <_dtoa_r+0x718>
 800b648:	9b00      	ldr	r3, [sp, #0]
 800b64a:	9a03      	ldr	r2, [sp, #12]
 800b64c:	1a9e      	subs	r6, r3, r2
 800b64e:	2300      	movs	r3, #0
 800b650:	e72b      	b.n	800b4aa <_dtoa_r+0x71a>
 800b652:	9b08      	ldr	r3, [sp, #32]
 800b654:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b656:	9408      	str	r4, [sp, #32]
 800b658:	1ae3      	subs	r3, r4, r3
 800b65a:	441a      	add	r2, r3
 800b65c:	9e00      	ldr	r6, [sp, #0]
 800b65e:	9b03      	ldr	r3, [sp, #12]
 800b660:	920d      	str	r2, [sp, #52]	@ 0x34
 800b662:	2400      	movs	r4, #0
 800b664:	e721      	b.n	800b4aa <_dtoa_r+0x71a>
 800b666:	9c08      	ldr	r4, [sp, #32]
 800b668:	9e00      	ldr	r6, [sp, #0]
 800b66a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b66c:	e728      	b.n	800b4c0 <_dtoa_r+0x730>
 800b66e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b672:	e751      	b.n	800b518 <_dtoa_r+0x788>
 800b674:	9a08      	ldr	r2, [sp, #32]
 800b676:	9902      	ldr	r1, [sp, #8]
 800b678:	e750      	b.n	800b51c <_dtoa_r+0x78c>
 800b67a:	f8cd 8008 	str.w	r8, [sp, #8]
 800b67e:	e751      	b.n	800b524 <_dtoa_r+0x794>
 800b680:	2300      	movs	r3, #0
 800b682:	e779      	b.n	800b578 <_dtoa_r+0x7e8>
 800b684:	9b04      	ldr	r3, [sp, #16]
 800b686:	e777      	b.n	800b578 <_dtoa_r+0x7e8>
 800b688:	2300      	movs	r3, #0
 800b68a:	9308      	str	r3, [sp, #32]
 800b68c:	e779      	b.n	800b582 <_dtoa_r+0x7f2>
 800b68e:	d093      	beq.n	800b5b8 <_dtoa_r+0x828>
 800b690:	9a00      	ldr	r2, [sp, #0]
 800b692:	331c      	adds	r3, #28
 800b694:	441a      	add	r2, r3
 800b696:	9200      	str	r2, [sp, #0]
 800b698:	9a06      	ldr	r2, [sp, #24]
 800b69a:	441a      	add	r2, r3
 800b69c:	441e      	add	r6, r3
 800b69e:	9206      	str	r2, [sp, #24]
 800b6a0:	e78a      	b.n	800b5b8 <_dtoa_r+0x828>
 800b6a2:	4603      	mov	r3, r0
 800b6a4:	e7f4      	b.n	800b690 <_dtoa_r+0x900>
 800b6a6:	9b03      	ldr	r3, [sp, #12]
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	46b8      	mov	r8, r7
 800b6ac:	dc20      	bgt.n	800b6f0 <_dtoa_r+0x960>
 800b6ae:	469b      	mov	fp, r3
 800b6b0:	9b07      	ldr	r3, [sp, #28]
 800b6b2:	2b02      	cmp	r3, #2
 800b6b4:	dd1e      	ble.n	800b6f4 <_dtoa_r+0x964>
 800b6b6:	f1bb 0f00 	cmp.w	fp, #0
 800b6ba:	f47f adb1 	bne.w	800b220 <_dtoa_r+0x490>
 800b6be:	4621      	mov	r1, r4
 800b6c0:	465b      	mov	r3, fp
 800b6c2:	2205      	movs	r2, #5
 800b6c4:	4648      	mov	r0, r9
 800b6c6:	f001 f86f 	bl	800c7a8 <__multadd>
 800b6ca:	4601      	mov	r1, r0
 800b6cc:	4604      	mov	r4, r0
 800b6ce:	9802      	ldr	r0, [sp, #8]
 800b6d0:	f001 fac4 	bl	800cc5c <__mcmp>
 800b6d4:	2800      	cmp	r0, #0
 800b6d6:	f77f ada3 	ble.w	800b220 <_dtoa_r+0x490>
 800b6da:	4656      	mov	r6, sl
 800b6dc:	2331      	movs	r3, #49	@ 0x31
 800b6de:	f806 3b01 	strb.w	r3, [r6], #1
 800b6e2:	f108 0801 	add.w	r8, r8, #1
 800b6e6:	e59f      	b.n	800b228 <_dtoa_r+0x498>
 800b6e8:	9c03      	ldr	r4, [sp, #12]
 800b6ea:	46b8      	mov	r8, r7
 800b6ec:	4625      	mov	r5, r4
 800b6ee:	e7f4      	b.n	800b6da <_dtoa_r+0x94a>
 800b6f0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b6f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	f000 8101 	beq.w	800b8fe <_dtoa_r+0xb6e>
 800b6fc:	2e00      	cmp	r6, #0
 800b6fe:	dd05      	ble.n	800b70c <_dtoa_r+0x97c>
 800b700:	4629      	mov	r1, r5
 800b702:	4632      	mov	r2, r6
 800b704:	4648      	mov	r0, r9
 800b706:	f001 fa3d 	bl	800cb84 <__lshift>
 800b70a:	4605      	mov	r5, r0
 800b70c:	9b08      	ldr	r3, [sp, #32]
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d05c      	beq.n	800b7cc <_dtoa_r+0xa3c>
 800b712:	6869      	ldr	r1, [r5, #4]
 800b714:	4648      	mov	r0, r9
 800b716:	f000 ffe5 	bl	800c6e4 <_Balloc>
 800b71a:	4606      	mov	r6, r0
 800b71c:	b928      	cbnz	r0, 800b72a <_dtoa_r+0x99a>
 800b71e:	4b82      	ldr	r3, [pc, #520]	@ (800b928 <_dtoa_r+0xb98>)
 800b720:	4602      	mov	r2, r0
 800b722:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b726:	f7ff bb4a 	b.w	800adbe <_dtoa_r+0x2e>
 800b72a:	692a      	ldr	r2, [r5, #16]
 800b72c:	3202      	adds	r2, #2
 800b72e:	0092      	lsls	r2, r2, #2
 800b730:	f105 010c 	add.w	r1, r5, #12
 800b734:	300c      	adds	r0, #12
 800b736:	f7ff fa83 	bl	800ac40 <memcpy>
 800b73a:	2201      	movs	r2, #1
 800b73c:	4631      	mov	r1, r6
 800b73e:	4648      	mov	r0, r9
 800b740:	f001 fa20 	bl	800cb84 <__lshift>
 800b744:	f10a 0301 	add.w	r3, sl, #1
 800b748:	9300      	str	r3, [sp, #0]
 800b74a:	eb0a 030b 	add.w	r3, sl, fp
 800b74e:	9308      	str	r3, [sp, #32]
 800b750:	9b04      	ldr	r3, [sp, #16]
 800b752:	f003 0301 	and.w	r3, r3, #1
 800b756:	462f      	mov	r7, r5
 800b758:	9306      	str	r3, [sp, #24]
 800b75a:	4605      	mov	r5, r0
 800b75c:	9b00      	ldr	r3, [sp, #0]
 800b75e:	9802      	ldr	r0, [sp, #8]
 800b760:	4621      	mov	r1, r4
 800b762:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800b766:	f7ff fa89 	bl	800ac7c <quorem>
 800b76a:	4603      	mov	r3, r0
 800b76c:	3330      	adds	r3, #48	@ 0x30
 800b76e:	9003      	str	r0, [sp, #12]
 800b770:	4639      	mov	r1, r7
 800b772:	9802      	ldr	r0, [sp, #8]
 800b774:	9309      	str	r3, [sp, #36]	@ 0x24
 800b776:	f001 fa71 	bl	800cc5c <__mcmp>
 800b77a:	462a      	mov	r2, r5
 800b77c:	9004      	str	r0, [sp, #16]
 800b77e:	4621      	mov	r1, r4
 800b780:	4648      	mov	r0, r9
 800b782:	f001 fa87 	bl	800cc94 <__mdiff>
 800b786:	68c2      	ldr	r2, [r0, #12]
 800b788:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b78a:	4606      	mov	r6, r0
 800b78c:	bb02      	cbnz	r2, 800b7d0 <_dtoa_r+0xa40>
 800b78e:	4601      	mov	r1, r0
 800b790:	9802      	ldr	r0, [sp, #8]
 800b792:	f001 fa63 	bl	800cc5c <__mcmp>
 800b796:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b798:	4602      	mov	r2, r0
 800b79a:	4631      	mov	r1, r6
 800b79c:	4648      	mov	r0, r9
 800b79e:	920c      	str	r2, [sp, #48]	@ 0x30
 800b7a0:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7a2:	f000 ffdf 	bl	800c764 <_Bfree>
 800b7a6:	9b07      	ldr	r3, [sp, #28]
 800b7a8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b7aa:	9e00      	ldr	r6, [sp, #0]
 800b7ac:	ea42 0103 	orr.w	r1, r2, r3
 800b7b0:	9b06      	ldr	r3, [sp, #24]
 800b7b2:	4319      	orrs	r1, r3
 800b7b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7b6:	d10d      	bne.n	800b7d4 <_dtoa_r+0xa44>
 800b7b8:	2b39      	cmp	r3, #57	@ 0x39
 800b7ba:	d027      	beq.n	800b80c <_dtoa_r+0xa7c>
 800b7bc:	9a04      	ldr	r2, [sp, #16]
 800b7be:	2a00      	cmp	r2, #0
 800b7c0:	dd01      	ble.n	800b7c6 <_dtoa_r+0xa36>
 800b7c2:	9b03      	ldr	r3, [sp, #12]
 800b7c4:	3331      	adds	r3, #49	@ 0x31
 800b7c6:	f88b 3000 	strb.w	r3, [fp]
 800b7ca:	e52e      	b.n	800b22a <_dtoa_r+0x49a>
 800b7cc:	4628      	mov	r0, r5
 800b7ce:	e7b9      	b.n	800b744 <_dtoa_r+0x9b4>
 800b7d0:	2201      	movs	r2, #1
 800b7d2:	e7e2      	b.n	800b79a <_dtoa_r+0xa0a>
 800b7d4:	9904      	ldr	r1, [sp, #16]
 800b7d6:	2900      	cmp	r1, #0
 800b7d8:	db04      	blt.n	800b7e4 <_dtoa_r+0xa54>
 800b7da:	9807      	ldr	r0, [sp, #28]
 800b7dc:	4301      	orrs	r1, r0
 800b7de:	9806      	ldr	r0, [sp, #24]
 800b7e0:	4301      	orrs	r1, r0
 800b7e2:	d120      	bne.n	800b826 <_dtoa_r+0xa96>
 800b7e4:	2a00      	cmp	r2, #0
 800b7e6:	ddee      	ble.n	800b7c6 <_dtoa_r+0xa36>
 800b7e8:	9902      	ldr	r1, [sp, #8]
 800b7ea:	9300      	str	r3, [sp, #0]
 800b7ec:	2201      	movs	r2, #1
 800b7ee:	4648      	mov	r0, r9
 800b7f0:	f001 f9c8 	bl	800cb84 <__lshift>
 800b7f4:	4621      	mov	r1, r4
 800b7f6:	9002      	str	r0, [sp, #8]
 800b7f8:	f001 fa30 	bl	800cc5c <__mcmp>
 800b7fc:	2800      	cmp	r0, #0
 800b7fe:	9b00      	ldr	r3, [sp, #0]
 800b800:	dc02      	bgt.n	800b808 <_dtoa_r+0xa78>
 800b802:	d1e0      	bne.n	800b7c6 <_dtoa_r+0xa36>
 800b804:	07da      	lsls	r2, r3, #31
 800b806:	d5de      	bpl.n	800b7c6 <_dtoa_r+0xa36>
 800b808:	2b39      	cmp	r3, #57	@ 0x39
 800b80a:	d1da      	bne.n	800b7c2 <_dtoa_r+0xa32>
 800b80c:	2339      	movs	r3, #57	@ 0x39
 800b80e:	f88b 3000 	strb.w	r3, [fp]
 800b812:	4633      	mov	r3, r6
 800b814:	461e      	mov	r6, r3
 800b816:	3b01      	subs	r3, #1
 800b818:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b81c:	2a39      	cmp	r2, #57	@ 0x39
 800b81e:	d04e      	beq.n	800b8be <_dtoa_r+0xb2e>
 800b820:	3201      	adds	r2, #1
 800b822:	701a      	strb	r2, [r3, #0]
 800b824:	e501      	b.n	800b22a <_dtoa_r+0x49a>
 800b826:	2a00      	cmp	r2, #0
 800b828:	dd03      	ble.n	800b832 <_dtoa_r+0xaa2>
 800b82a:	2b39      	cmp	r3, #57	@ 0x39
 800b82c:	d0ee      	beq.n	800b80c <_dtoa_r+0xa7c>
 800b82e:	3301      	adds	r3, #1
 800b830:	e7c9      	b.n	800b7c6 <_dtoa_r+0xa36>
 800b832:	9a00      	ldr	r2, [sp, #0]
 800b834:	9908      	ldr	r1, [sp, #32]
 800b836:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b83a:	428a      	cmp	r2, r1
 800b83c:	d028      	beq.n	800b890 <_dtoa_r+0xb00>
 800b83e:	9902      	ldr	r1, [sp, #8]
 800b840:	2300      	movs	r3, #0
 800b842:	220a      	movs	r2, #10
 800b844:	4648      	mov	r0, r9
 800b846:	f000 ffaf 	bl	800c7a8 <__multadd>
 800b84a:	42af      	cmp	r7, r5
 800b84c:	9002      	str	r0, [sp, #8]
 800b84e:	f04f 0300 	mov.w	r3, #0
 800b852:	f04f 020a 	mov.w	r2, #10
 800b856:	4639      	mov	r1, r7
 800b858:	4648      	mov	r0, r9
 800b85a:	d107      	bne.n	800b86c <_dtoa_r+0xadc>
 800b85c:	f000 ffa4 	bl	800c7a8 <__multadd>
 800b860:	4607      	mov	r7, r0
 800b862:	4605      	mov	r5, r0
 800b864:	9b00      	ldr	r3, [sp, #0]
 800b866:	3301      	adds	r3, #1
 800b868:	9300      	str	r3, [sp, #0]
 800b86a:	e777      	b.n	800b75c <_dtoa_r+0x9cc>
 800b86c:	f000 ff9c 	bl	800c7a8 <__multadd>
 800b870:	4629      	mov	r1, r5
 800b872:	4607      	mov	r7, r0
 800b874:	2300      	movs	r3, #0
 800b876:	220a      	movs	r2, #10
 800b878:	4648      	mov	r0, r9
 800b87a:	f000 ff95 	bl	800c7a8 <__multadd>
 800b87e:	4605      	mov	r5, r0
 800b880:	e7f0      	b.n	800b864 <_dtoa_r+0xad4>
 800b882:	f1bb 0f00 	cmp.w	fp, #0
 800b886:	bfcc      	ite	gt
 800b888:	465e      	movgt	r6, fp
 800b88a:	2601      	movle	r6, #1
 800b88c:	4456      	add	r6, sl
 800b88e:	2700      	movs	r7, #0
 800b890:	9902      	ldr	r1, [sp, #8]
 800b892:	9300      	str	r3, [sp, #0]
 800b894:	2201      	movs	r2, #1
 800b896:	4648      	mov	r0, r9
 800b898:	f001 f974 	bl	800cb84 <__lshift>
 800b89c:	4621      	mov	r1, r4
 800b89e:	9002      	str	r0, [sp, #8]
 800b8a0:	f001 f9dc 	bl	800cc5c <__mcmp>
 800b8a4:	2800      	cmp	r0, #0
 800b8a6:	dcb4      	bgt.n	800b812 <_dtoa_r+0xa82>
 800b8a8:	d102      	bne.n	800b8b0 <_dtoa_r+0xb20>
 800b8aa:	9b00      	ldr	r3, [sp, #0]
 800b8ac:	07db      	lsls	r3, r3, #31
 800b8ae:	d4b0      	bmi.n	800b812 <_dtoa_r+0xa82>
 800b8b0:	4633      	mov	r3, r6
 800b8b2:	461e      	mov	r6, r3
 800b8b4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b8b8:	2a30      	cmp	r2, #48	@ 0x30
 800b8ba:	d0fa      	beq.n	800b8b2 <_dtoa_r+0xb22>
 800b8bc:	e4b5      	b.n	800b22a <_dtoa_r+0x49a>
 800b8be:	459a      	cmp	sl, r3
 800b8c0:	d1a8      	bne.n	800b814 <_dtoa_r+0xa84>
 800b8c2:	2331      	movs	r3, #49	@ 0x31
 800b8c4:	f108 0801 	add.w	r8, r8, #1
 800b8c8:	f88a 3000 	strb.w	r3, [sl]
 800b8cc:	e4ad      	b.n	800b22a <_dtoa_r+0x49a>
 800b8ce:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b8d0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b92c <_dtoa_r+0xb9c>
 800b8d4:	b11b      	cbz	r3, 800b8de <_dtoa_r+0xb4e>
 800b8d6:	f10a 0308 	add.w	r3, sl, #8
 800b8da:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b8dc:	6013      	str	r3, [r2, #0]
 800b8de:	4650      	mov	r0, sl
 800b8e0:	b017      	add	sp, #92	@ 0x5c
 800b8e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8e6:	9b07      	ldr	r3, [sp, #28]
 800b8e8:	2b01      	cmp	r3, #1
 800b8ea:	f77f ae2e 	ble.w	800b54a <_dtoa_r+0x7ba>
 800b8ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b8f0:	9308      	str	r3, [sp, #32]
 800b8f2:	2001      	movs	r0, #1
 800b8f4:	e64d      	b.n	800b592 <_dtoa_r+0x802>
 800b8f6:	f1bb 0f00 	cmp.w	fp, #0
 800b8fa:	f77f aed9 	ble.w	800b6b0 <_dtoa_r+0x920>
 800b8fe:	4656      	mov	r6, sl
 800b900:	9802      	ldr	r0, [sp, #8]
 800b902:	4621      	mov	r1, r4
 800b904:	f7ff f9ba 	bl	800ac7c <quorem>
 800b908:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b90c:	f806 3b01 	strb.w	r3, [r6], #1
 800b910:	eba6 020a 	sub.w	r2, r6, sl
 800b914:	4593      	cmp	fp, r2
 800b916:	ddb4      	ble.n	800b882 <_dtoa_r+0xaf2>
 800b918:	9902      	ldr	r1, [sp, #8]
 800b91a:	2300      	movs	r3, #0
 800b91c:	220a      	movs	r2, #10
 800b91e:	4648      	mov	r0, r9
 800b920:	f000 ff42 	bl	800c7a8 <__multadd>
 800b924:	9002      	str	r0, [sp, #8]
 800b926:	e7eb      	b.n	800b900 <_dtoa_r+0xb70>
 800b928:	0800d657 	.word	0x0800d657
 800b92c:	0800d5db 	.word	0x0800d5db

0800b930 <_free_r>:
 800b930:	b538      	push	{r3, r4, r5, lr}
 800b932:	4605      	mov	r5, r0
 800b934:	2900      	cmp	r1, #0
 800b936:	d041      	beq.n	800b9bc <_free_r+0x8c>
 800b938:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b93c:	1f0c      	subs	r4, r1, #4
 800b93e:	2b00      	cmp	r3, #0
 800b940:	bfb8      	it	lt
 800b942:	18e4      	addlt	r4, r4, r3
 800b944:	f7fe f9aa 	bl	8009c9c <__malloc_lock>
 800b948:	4a1d      	ldr	r2, [pc, #116]	@ (800b9c0 <_free_r+0x90>)
 800b94a:	6813      	ldr	r3, [r2, #0]
 800b94c:	b933      	cbnz	r3, 800b95c <_free_r+0x2c>
 800b94e:	6063      	str	r3, [r4, #4]
 800b950:	6014      	str	r4, [r2, #0]
 800b952:	4628      	mov	r0, r5
 800b954:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b958:	f7fe b9a6 	b.w	8009ca8 <__malloc_unlock>
 800b95c:	42a3      	cmp	r3, r4
 800b95e:	d908      	bls.n	800b972 <_free_r+0x42>
 800b960:	6820      	ldr	r0, [r4, #0]
 800b962:	1821      	adds	r1, r4, r0
 800b964:	428b      	cmp	r3, r1
 800b966:	bf01      	itttt	eq
 800b968:	6819      	ldreq	r1, [r3, #0]
 800b96a:	685b      	ldreq	r3, [r3, #4]
 800b96c:	1809      	addeq	r1, r1, r0
 800b96e:	6021      	streq	r1, [r4, #0]
 800b970:	e7ed      	b.n	800b94e <_free_r+0x1e>
 800b972:	461a      	mov	r2, r3
 800b974:	685b      	ldr	r3, [r3, #4]
 800b976:	b10b      	cbz	r3, 800b97c <_free_r+0x4c>
 800b978:	42a3      	cmp	r3, r4
 800b97a:	d9fa      	bls.n	800b972 <_free_r+0x42>
 800b97c:	6811      	ldr	r1, [r2, #0]
 800b97e:	1850      	adds	r0, r2, r1
 800b980:	42a0      	cmp	r0, r4
 800b982:	d10b      	bne.n	800b99c <_free_r+0x6c>
 800b984:	6820      	ldr	r0, [r4, #0]
 800b986:	4401      	add	r1, r0
 800b988:	1850      	adds	r0, r2, r1
 800b98a:	4283      	cmp	r3, r0
 800b98c:	6011      	str	r1, [r2, #0]
 800b98e:	d1e0      	bne.n	800b952 <_free_r+0x22>
 800b990:	6818      	ldr	r0, [r3, #0]
 800b992:	685b      	ldr	r3, [r3, #4]
 800b994:	6053      	str	r3, [r2, #4]
 800b996:	4408      	add	r0, r1
 800b998:	6010      	str	r0, [r2, #0]
 800b99a:	e7da      	b.n	800b952 <_free_r+0x22>
 800b99c:	d902      	bls.n	800b9a4 <_free_r+0x74>
 800b99e:	230c      	movs	r3, #12
 800b9a0:	602b      	str	r3, [r5, #0]
 800b9a2:	e7d6      	b.n	800b952 <_free_r+0x22>
 800b9a4:	6820      	ldr	r0, [r4, #0]
 800b9a6:	1821      	adds	r1, r4, r0
 800b9a8:	428b      	cmp	r3, r1
 800b9aa:	bf04      	itt	eq
 800b9ac:	6819      	ldreq	r1, [r3, #0]
 800b9ae:	685b      	ldreq	r3, [r3, #4]
 800b9b0:	6063      	str	r3, [r4, #4]
 800b9b2:	bf04      	itt	eq
 800b9b4:	1809      	addeq	r1, r1, r0
 800b9b6:	6021      	streq	r1, [r4, #0]
 800b9b8:	6054      	str	r4, [r2, #4]
 800b9ba:	e7ca      	b.n	800b952 <_free_r+0x22>
 800b9bc:	bd38      	pop	{r3, r4, r5, pc}
 800b9be:	bf00      	nop
 800b9c0:	2000061c 	.word	0x2000061c

0800b9c4 <rshift>:
 800b9c4:	6903      	ldr	r3, [r0, #16]
 800b9c6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b9ca:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b9ce:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b9d2:	f100 0414 	add.w	r4, r0, #20
 800b9d6:	dd45      	ble.n	800ba64 <rshift+0xa0>
 800b9d8:	f011 011f 	ands.w	r1, r1, #31
 800b9dc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b9e0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b9e4:	d10c      	bne.n	800ba00 <rshift+0x3c>
 800b9e6:	f100 0710 	add.w	r7, r0, #16
 800b9ea:	4629      	mov	r1, r5
 800b9ec:	42b1      	cmp	r1, r6
 800b9ee:	d334      	bcc.n	800ba5a <rshift+0x96>
 800b9f0:	1a9b      	subs	r3, r3, r2
 800b9f2:	009b      	lsls	r3, r3, #2
 800b9f4:	1eea      	subs	r2, r5, #3
 800b9f6:	4296      	cmp	r6, r2
 800b9f8:	bf38      	it	cc
 800b9fa:	2300      	movcc	r3, #0
 800b9fc:	4423      	add	r3, r4
 800b9fe:	e015      	b.n	800ba2c <rshift+0x68>
 800ba00:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ba04:	f1c1 0820 	rsb	r8, r1, #32
 800ba08:	40cf      	lsrs	r7, r1
 800ba0a:	f105 0e04 	add.w	lr, r5, #4
 800ba0e:	46a1      	mov	r9, r4
 800ba10:	4576      	cmp	r6, lr
 800ba12:	46f4      	mov	ip, lr
 800ba14:	d815      	bhi.n	800ba42 <rshift+0x7e>
 800ba16:	1a9a      	subs	r2, r3, r2
 800ba18:	0092      	lsls	r2, r2, #2
 800ba1a:	3a04      	subs	r2, #4
 800ba1c:	3501      	adds	r5, #1
 800ba1e:	42ae      	cmp	r6, r5
 800ba20:	bf38      	it	cc
 800ba22:	2200      	movcc	r2, #0
 800ba24:	18a3      	adds	r3, r4, r2
 800ba26:	50a7      	str	r7, [r4, r2]
 800ba28:	b107      	cbz	r7, 800ba2c <rshift+0x68>
 800ba2a:	3304      	adds	r3, #4
 800ba2c:	1b1a      	subs	r2, r3, r4
 800ba2e:	42a3      	cmp	r3, r4
 800ba30:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ba34:	bf08      	it	eq
 800ba36:	2300      	moveq	r3, #0
 800ba38:	6102      	str	r2, [r0, #16]
 800ba3a:	bf08      	it	eq
 800ba3c:	6143      	streq	r3, [r0, #20]
 800ba3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba42:	f8dc c000 	ldr.w	ip, [ip]
 800ba46:	fa0c fc08 	lsl.w	ip, ip, r8
 800ba4a:	ea4c 0707 	orr.w	r7, ip, r7
 800ba4e:	f849 7b04 	str.w	r7, [r9], #4
 800ba52:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ba56:	40cf      	lsrs	r7, r1
 800ba58:	e7da      	b.n	800ba10 <rshift+0x4c>
 800ba5a:	f851 cb04 	ldr.w	ip, [r1], #4
 800ba5e:	f847 cf04 	str.w	ip, [r7, #4]!
 800ba62:	e7c3      	b.n	800b9ec <rshift+0x28>
 800ba64:	4623      	mov	r3, r4
 800ba66:	e7e1      	b.n	800ba2c <rshift+0x68>

0800ba68 <__hexdig_fun>:
 800ba68:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ba6c:	2b09      	cmp	r3, #9
 800ba6e:	d802      	bhi.n	800ba76 <__hexdig_fun+0xe>
 800ba70:	3820      	subs	r0, #32
 800ba72:	b2c0      	uxtb	r0, r0
 800ba74:	4770      	bx	lr
 800ba76:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ba7a:	2b05      	cmp	r3, #5
 800ba7c:	d801      	bhi.n	800ba82 <__hexdig_fun+0x1a>
 800ba7e:	3847      	subs	r0, #71	@ 0x47
 800ba80:	e7f7      	b.n	800ba72 <__hexdig_fun+0xa>
 800ba82:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ba86:	2b05      	cmp	r3, #5
 800ba88:	d801      	bhi.n	800ba8e <__hexdig_fun+0x26>
 800ba8a:	3827      	subs	r0, #39	@ 0x27
 800ba8c:	e7f1      	b.n	800ba72 <__hexdig_fun+0xa>
 800ba8e:	2000      	movs	r0, #0
 800ba90:	4770      	bx	lr
	...

0800ba94 <__gethex>:
 800ba94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba98:	b085      	sub	sp, #20
 800ba9a:	468a      	mov	sl, r1
 800ba9c:	9302      	str	r3, [sp, #8]
 800ba9e:	680b      	ldr	r3, [r1, #0]
 800baa0:	9001      	str	r0, [sp, #4]
 800baa2:	4690      	mov	r8, r2
 800baa4:	1c9c      	adds	r4, r3, #2
 800baa6:	46a1      	mov	r9, r4
 800baa8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800baac:	2830      	cmp	r0, #48	@ 0x30
 800baae:	d0fa      	beq.n	800baa6 <__gethex+0x12>
 800bab0:	eba9 0303 	sub.w	r3, r9, r3
 800bab4:	f1a3 0b02 	sub.w	fp, r3, #2
 800bab8:	f7ff ffd6 	bl	800ba68 <__hexdig_fun>
 800babc:	4605      	mov	r5, r0
 800babe:	2800      	cmp	r0, #0
 800bac0:	d168      	bne.n	800bb94 <__gethex+0x100>
 800bac2:	49a0      	ldr	r1, [pc, #640]	@ (800bd44 <__gethex+0x2b0>)
 800bac4:	2201      	movs	r2, #1
 800bac6:	4648      	mov	r0, r9
 800bac8:	f7ff f866 	bl	800ab98 <strncmp>
 800bacc:	4607      	mov	r7, r0
 800bace:	2800      	cmp	r0, #0
 800bad0:	d167      	bne.n	800bba2 <__gethex+0x10e>
 800bad2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800bad6:	4626      	mov	r6, r4
 800bad8:	f7ff ffc6 	bl	800ba68 <__hexdig_fun>
 800badc:	2800      	cmp	r0, #0
 800bade:	d062      	beq.n	800bba6 <__gethex+0x112>
 800bae0:	4623      	mov	r3, r4
 800bae2:	7818      	ldrb	r0, [r3, #0]
 800bae4:	2830      	cmp	r0, #48	@ 0x30
 800bae6:	4699      	mov	r9, r3
 800bae8:	f103 0301 	add.w	r3, r3, #1
 800baec:	d0f9      	beq.n	800bae2 <__gethex+0x4e>
 800baee:	f7ff ffbb 	bl	800ba68 <__hexdig_fun>
 800baf2:	fab0 f580 	clz	r5, r0
 800baf6:	096d      	lsrs	r5, r5, #5
 800baf8:	f04f 0b01 	mov.w	fp, #1
 800bafc:	464a      	mov	r2, r9
 800bafe:	4616      	mov	r6, r2
 800bb00:	3201      	adds	r2, #1
 800bb02:	7830      	ldrb	r0, [r6, #0]
 800bb04:	f7ff ffb0 	bl	800ba68 <__hexdig_fun>
 800bb08:	2800      	cmp	r0, #0
 800bb0a:	d1f8      	bne.n	800bafe <__gethex+0x6a>
 800bb0c:	498d      	ldr	r1, [pc, #564]	@ (800bd44 <__gethex+0x2b0>)
 800bb0e:	2201      	movs	r2, #1
 800bb10:	4630      	mov	r0, r6
 800bb12:	f7ff f841 	bl	800ab98 <strncmp>
 800bb16:	2800      	cmp	r0, #0
 800bb18:	d13f      	bne.n	800bb9a <__gethex+0x106>
 800bb1a:	b944      	cbnz	r4, 800bb2e <__gethex+0x9a>
 800bb1c:	1c74      	adds	r4, r6, #1
 800bb1e:	4622      	mov	r2, r4
 800bb20:	4616      	mov	r6, r2
 800bb22:	3201      	adds	r2, #1
 800bb24:	7830      	ldrb	r0, [r6, #0]
 800bb26:	f7ff ff9f 	bl	800ba68 <__hexdig_fun>
 800bb2a:	2800      	cmp	r0, #0
 800bb2c:	d1f8      	bne.n	800bb20 <__gethex+0x8c>
 800bb2e:	1ba4      	subs	r4, r4, r6
 800bb30:	00a7      	lsls	r7, r4, #2
 800bb32:	7833      	ldrb	r3, [r6, #0]
 800bb34:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800bb38:	2b50      	cmp	r3, #80	@ 0x50
 800bb3a:	d13e      	bne.n	800bbba <__gethex+0x126>
 800bb3c:	7873      	ldrb	r3, [r6, #1]
 800bb3e:	2b2b      	cmp	r3, #43	@ 0x2b
 800bb40:	d033      	beq.n	800bbaa <__gethex+0x116>
 800bb42:	2b2d      	cmp	r3, #45	@ 0x2d
 800bb44:	d034      	beq.n	800bbb0 <__gethex+0x11c>
 800bb46:	1c71      	adds	r1, r6, #1
 800bb48:	2400      	movs	r4, #0
 800bb4a:	7808      	ldrb	r0, [r1, #0]
 800bb4c:	f7ff ff8c 	bl	800ba68 <__hexdig_fun>
 800bb50:	1e43      	subs	r3, r0, #1
 800bb52:	b2db      	uxtb	r3, r3
 800bb54:	2b18      	cmp	r3, #24
 800bb56:	d830      	bhi.n	800bbba <__gethex+0x126>
 800bb58:	f1a0 0210 	sub.w	r2, r0, #16
 800bb5c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bb60:	f7ff ff82 	bl	800ba68 <__hexdig_fun>
 800bb64:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800bb68:	fa5f fc8c 	uxtb.w	ip, ip
 800bb6c:	f1bc 0f18 	cmp.w	ip, #24
 800bb70:	f04f 030a 	mov.w	r3, #10
 800bb74:	d91e      	bls.n	800bbb4 <__gethex+0x120>
 800bb76:	b104      	cbz	r4, 800bb7a <__gethex+0xe6>
 800bb78:	4252      	negs	r2, r2
 800bb7a:	4417      	add	r7, r2
 800bb7c:	f8ca 1000 	str.w	r1, [sl]
 800bb80:	b1ed      	cbz	r5, 800bbbe <__gethex+0x12a>
 800bb82:	f1bb 0f00 	cmp.w	fp, #0
 800bb86:	bf0c      	ite	eq
 800bb88:	2506      	moveq	r5, #6
 800bb8a:	2500      	movne	r5, #0
 800bb8c:	4628      	mov	r0, r5
 800bb8e:	b005      	add	sp, #20
 800bb90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb94:	2500      	movs	r5, #0
 800bb96:	462c      	mov	r4, r5
 800bb98:	e7b0      	b.n	800bafc <__gethex+0x68>
 800bb9a:	2c00      	cmp	r4, #0
 800bb9c:	d1c7      	bne.n	800bb2e <__gethex+0x9a>
 800bb9e:	4627      	mov	r7, r4
 800bba0:	e7c7      	b.n	800bb32 <__gethex+0x9e>
 800bba2:	464e      	mov	r6, r9
 800bba4:	462f      	mov	r7, r5
 800bba6:	2501      	movs	r5, #1
 800bba8:	e7c3      	b.n	800bb32 <__gethex+0x9e>
 800bbaa:	2400      	movs	r4, #0
 800bbac:	1cb1      	adds	r1, r6, #2
 800bbae:	e7cc      	b.n	800bb4a <__gethex+0xb6>
 800bbb0:	2401      	movs	r4, #1
 800bbb2:	e7fb      	b.n	800bbac <__gethex+0x118>
 800bbb4:	fb03 0002 	mla	r0, r3, r2, r0
 800bbb8:	e7ce      	b.n	800bb58 <__gethex+0xc4>
 800bbba:	4631      	mov	r1, r6
 800bbbc:	e7de      	b.n	800bb7c <__gethex+0xe8>
 800bbbe:	eba6 0309 	sub.w	r3, r6, r9
 800bbc2:	3b01      	subs	r3, #1
 800bbc4:	4629      	mov	r1, r5
 800bbc6:	2b07      	cmp	r3, #7
 800bbc8:	dc0a      	bgt.n	800bbe0 <__gethex+0x14c>
 800bbca:	9801      	ldr	r0, [sp, #4]
 800bbcc:	f000 fd8a 	bl	800c6e4 <_Balloc>
 800bbd0:	4604      	mov	r4, r0
 800bbd2:	b940      	cbnz	r0, 800bbe6 <__gethex+0x152>
 800bbd4:	4b5c      	ldr	r3, [pc, #368]	@ (800bd48 <__gethex+0x2b4>)
 800bbd6:	4602      	mov	r2, r0
 800bbd8:	21e4      	movs	r1, #228	@ 0xe4
 800bbda:	485c      	ldr	r0, [pc, #368]	@ (800bd4c <__gethex+0x2b8>)
 800bbdc:	f001 fc24 	bl	800d428 <__assert_func>
 800bbe0:	3101      	adds	r1, #1
 800bbe2:	105b      	asrs	r3, r3, #1
 800bbe4:	e7ef      	b.n	800bbc6 <__gethex+0x132>
 800bbe6:	f100 0a14 	add.w	sl, r0, #20
 800bbea:	2300      	movs	r3, #0
 800bbec:	4655      	mov	r5, sl
 800bbee:	469b      	mov	fp, r3
 800bbf0:	45b1      	cmp	r9, r6
 800bbf2:	d337      	bcc.n	800bc64 <__gethex+0x1d0>
 800bbf4:	f845 bb04 	str.w	fp, [r5], #4
 800bbf8:	eba5 050a 	sub.w	r5, r5, sl
 800bbfc:	10ad      	asrs	r5, r5, #2
 800bbfe:	6125      	str	r5, [r4, #16]
 800bc00:	4658      	mov	r0, fp
 800bc02:	f000 fe61 	bl	800c8c8 <__hi0bits>
 800bc06:	016d      	lsls	r5, r5, #5
 800bc08:	f8d8 6000 	ldr.w	r6, [r8]
 800bc0c:	1a2d      	subs	r5, r5, r0
 800bc0e:	42b5      	cmp	r5, r6
 800bc10:	dd54      	ble.n	800bcbc <__gethex+0x228>
 800bc12:	1bad      	subs	r5, r5, r6
 800bc14:	4629      	mov	r1, r5
 800bc16:	4620      	mov	r0, r4
 800bc18:	f001 f9ed 	bl	800cff6 <__any_on>
 800bc1c:	4681      	mov	r9, r0
 800bc1e:	b178      	cbz	r0, 800bc40 <__gethex+0x1ac>
 800bc20:	1e6b      	subs	r3, r5, #1
 800bc22:	1159      	asrs	r1, r3, #5
 800bc24:	f003 021f 	and.w	r2, r3, #31
 800bc28:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800bc2c:	f04f 0901 	mov.w	r9, #1
 800bc30:	fa09 f202 	lsl.w	r2, r9, r2
 800bc34:	420a      	tst	r2, r1
 800bc36:	d003      	beq.n	800bc40 <__gethex+0x1ac>
 800bc38:	454b      	cmp	r3, r9
 800bc3a:	dc36      	bgt.n	800bcaa <__gethex+0x216>
 800bc3c:	f04f 0902 	mov.w	r9, #2
 800bc40:	4629      	mov	r1, r5
 800bc42:	4620      	mov	r0, r4
 800bc44:	f7ff febe 	bl	800b9c4 <rshift>
 800bc48:	442f      	add	r7, r5
 800bc4a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bc4e:	42bb      	cmp	r3, r7
 800bc50:	da42      	bge.n	800bcd8 <__gethex+0x244>
 800bc52:	9801      	ldr	r0, [sp, #4]
 800bc54:	4621      	mov	r1, r4
 800bc56:	f000 fd85 	bl	800c764 <_Bfree>
 800bc5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bc5c:	2300      	movs	r3, #0
 800bc5e:	6013      	str	r3, [r2, #0]
 800bc60:	25a3      	movs	r5, #163	@ 0xa3
 800bc62:	e793      	b.n	800bb8c <__gethex+0xf8>
 800bc64:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800bc68:	2a2e      	cmp	r2, #46	@ 0x2e
 800bc6a:	d012      	beq.n	800bc92 <__gethex+0x1fe>
 800bc6c:	2b20      	cmp	r3, #32
 800bc6e:	d104      	bne.n	800bc7a <__gethex+0x1e6>
 800bc70:	f845 bb04 	str.w	fp, [r5], #4
 800bc74:	f04f 0b00 	mov.w	fp, #0
 800bc78:	465b      	mov	r3, fp
 800bc7a:	7830      	ldrb	r0, [r6, #0]
 800bc7c:	9303      	str	r3, [sp, #12]
 800bc7e:	f7ff fef3 	bl	800ba68 <__hexdig_fun>
 800bc82:	9b03      	ldr	r3, [sp, #12]
 800bc84:	f000 000f 	and.w	r0, r0, #15
 800bc88:	4098      	lsls	r0, r3
 800bc8a:	ea4b 0b00 	orr.w	fp, fp, r0
 800bc8e:	3304      	adds	r3, #4
 800bc90:	e7ae      	b.n	800bbf0 <__gethex+0x15c>
 800bc92:	45b1      	cmp	r9, r6
 800bc94:	d8ea      	bhi.n	800bc6c <__gethex+0x1d8>
 800bc96:	492b      	ldr	r1, [pc, #172]	@ (800bd44 <__gethex+0x2b0>)
 800bc98:	9303      	str	r3, [sp, #12]
 800bc9a:	2201      	movs	r2, #1
 800bc9c:	4630      	mov	r0, r6
 800bc9e:	f7fe ff7b 	bl	800ab98 <strncmp>
 800bca2:	9b03      	ldr	r3, [sp, #12]
 800bca4:	2800      	cmp	r0, #0
 800bca6:	d1e1      	bne.n	800bc6c <__gethex+0x1d8>
 800bca8:	e7a2      	b.n	800bbf0 <__gethex+0x15c>
 800bcaa:	1ea9      	subs	r1, r5, #2
 800bcac:	4620      	mov	r0, r4
 800bcae:	f001 f9a2 	bl	800cff6 <__any_on>
 800bcb2:	2800      	cmp	r0, #0
 800bcb4:	d0c2      	beq.n	800bc3c <__gethex+0x1a8>
 800bcb6:	f04f 0903 	mov.w	r9, #3
 800bcba:	e7c1      	b.n	800bc40 <__gethex+0x1ac>
 800bcbc:	da09      	bge.n	800bcd2 <__gethex+0x23e>
 800bcbe:	1b75      	subs	r5, r6, r5
 800bcc0:	4621      	mov	r1, r4
 800bcc2:	9801      	ldr	r0, [sp, #4]
 800bcc4:	462a      	mov	r2, r5
 800bcc6:	f000 ff5d 	bl	800cb84 <__lshift>
 800bcca:	1b7f      	subs	r7, r7, r5
 800bccc:	4604      	mov	r4, r0
 800bcce:	f100 0a14 	add.w	sl, r0, #20
 800bcd2:	f04f 0900 	mov.w	r9, #0
 800bcd6:	e7b8      	b.n	800bc4a <__gethex+0x1b6>
 800bcd8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800bcdc:	42bd      	cmp	r5, r7
 800bcde:	dd6f      	ble.n	800bdc0 <__gethex+0x32c>
 800bce0:	1bed      	subs	r5, r5, r7
 800bce2:	42ae      	cmp	r6, r5
 800bce4:	dc34      	bgt.n	800bd50 <__gethex+0x2bc>
 800bce6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bcea:	2b02      	cmp	r3, #2
 800bcec:	d022      	beq.n	800bd34 <__gethex+0x2a0>
 800bcee:	2b03      	cmp	r3, #3
 800bcf0:	d024      	beq.n	800bd3c <__gethex+0x2a8>
 800bcf2:	2b01      	cmp	r3, #1
 800bcf4:	d115      	bne.n	800bd22 <__gethex+0x28e>
 800bcf6:	42ae      	cmp	r6, r5
 800bcf8:	d113      	bne.n	800bd22 <__gethex+0x28e>
 800bcfa:	2e01      	cmp	r6, #1
 800bcfc:	d10b      	bne.n	800bd16 <__gethex+0x282>
 800bcfe:	9a02      	ldr	r2, [sp, #8]
 800bd00:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bd04:	6013      	str	r3, [r2, #0]
 800bd06:	2301      	movs	r3, #1
 800bd08:	6123      	str	r3, [r4, #16]
 800bd0a:	f8ca 3000 	str.w	r3, [sl]
 800bd0e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bd10:	2562      	movs	r5, #98	@ 0x62
 800bd12:	601c      	str	r4, [r3, #0]
 800bd14:	e73a      	b.n	800bb8c <__gethex+0xf8>
 800bd16:	1e71      	subs	r1, r6, #1
 800bd18:	4620      	mov	r0, r4
 800bd1a:	f001 f96c 	bl	800cff6 <__any_on>
 800bd1e:	2800      	cmp	r0, #0
 800bd20:	d1ed      	bne.n	800bcfe <__gethex+0x26a>
 800bd22:	9801      	ldr	r0, [sp, #4]
 800bd24:	4621      	mov	r1, r4
 800bd26:	f000 fd1d 	bl	800c764 <_Bfree>
 800bd2a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bd2c:	2300      	movs	r3, #0
 800bd2e:	6013      	str	r3, [r2, #0]
 800bd30:	2550      	movs	r5, #80	@ 0x50
 800bd32:	e72b      	b.n	800bb8c <__gethex+0xf8>
 800bd34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d1f3      	bne.n	800bd22 <__gethex+0x28e>
 800bd3a:	e7e0      	b.n	800bcfe <__gethex+0x26a>
 800bd3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d1dd      	bne.n	800bcfe <__gethex+0x26a>
 800bd42:	e7ee      	b.n	800bd22 <__gethex+0x28e>
 800bd44:	0800d5d1 	.word	0x0800d5d1
 800bd48:	0800d657 	.word	0x0800d657
 800bd4c:	0800d668 	.word	0x0800d668
 800bd50:	1e6f      	subs	r7, r5, #1
 800bd52:	f1b9 0f00 	cmp.w	r9, #0
 800bd56:	d130      	bne.n	800bdba <__gethex+0x326>
 800bd58:	b127      	cbz	r7, 800bd64 <__gethex+0x2d0>
 800bd5a:	4639      	mov	r1, r7
 800bd5c:	4620      	mov	r0, r4
 800bd5e:	f001 f94a 	bl	800cff6 <__any_on>
 800bd62:	4681      	mov	r9, r0
 800bd64:	117a      	asrs	r2, r7, #5
 800bd66:	2301      	movs	r3, #1
 800bd68:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800bd6c:	f007 071f 	and.w	r7, r7, #31
 800bd70:	40bb      	lsls	r3, r7
 800bd72:	4213      	tst	r3, r2
 800bd74:	4629      	mov	r1, r5
 800bd76:	4620      	mov	r0, r4
 800bd78:	bf18      	it	ne
 800bd7a:	f049 0902 	orrne.w	r9, r9, #2
 800bd7e:	f7ff fe21 	bl	800b9c4 <rshift>
 800bd82:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800bd86:	1b76      	subs	r6, r6, r5
 800bd88:	2502      	movs	r5, #2
 800bd8a:	f1b9 0f00 	cmp.w	r9, #0
 800bd8e:	d047      	beq.n	800be20 <__gethex+0x38c>
 800bd90:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bd94:	2b02      	cmp	r3, #2
 800bd96:	d015      	beq.n	800bdc4 <__gethex+0x330>
 800bd98:	2b03      	cmp	r3, #3
 800bd9a:	d017      	beq.n	800bdcc <__gethex+0x338>
 800bd9c:	2b01      	cmp	r3, #1
 800bd9e:	d109      	bne.n	800bdb4 <__gethex+0x320>
 800bda0:	f019 0f02 	tst.w	r9, #2
 800bda4:	d006      	beq.n	800bdb4 <__gethex+0x320>
 800bda6:	f8da 3000 	ldr.w	r3, [sl]
 800bdaa:	ea49 0903 	orr.w	r9, r9, r3
 800bdae:	f019 0f01 	tst.w	r9, #1
 800bdb2:	d10e      	bne.n	800bdd2 <__gethex+0x33e>
 800bdb4:	f045 0510 	orr.w	r5, r5, #16
 800bdb8:	e032      	b.n	800be20 <__gethex+0x38c>
 800bdba:	f04f 0901 	mov.w	r9, #1
 800bdbe:	e7d1      	b.n	800bd64 <__gethex+0x2d0>
 800bdc0:	2501      	movs	r5, #1
 800bdc2:	e7e2      	b.n	800bd8a <__gethex+0x2f6>
 800bdc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bdc6:	f1c3 0301 	rsb	r3, r3, #1
 800bdca:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bdcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	d0f0      	beq.n	800bdb4 <__gethex+0x320>
 800bdd2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800bdd6:	f104 0314 	add.w	r3, r4, #20
 800bdda:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800bdde:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800bde2:	f04f 0c00 	mov.w	ip, #0
 800bde6:	4618      	mov	r0, r3
 800bde8:	f853 2b04 	ldr.w	r2, [r3], #4
 800bdec:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800bdf0:	d01b      	beq.n	800be2a <__gethex+0x396>
 800bdf2:	3201      	adds	r2, #1
 800bdf4:	6002      	str	r2, [r0, #0]
 800bdf6:	2d02      	cmp	r5, #2
 800bdf8:	f104 0314 	add.w	r3, r4, #20
 800bdfc:	d13c      	bne.n	800be78 <__gethex+0x3e4>
 800bdfe:	f8d8 2000 	ldr.w	r2, [r8]
 800be02:	3a01      	subs	r2, #1
 800be04:	42b2      	cmp	r2, r6
 800be06:	d109      	bne.n	800be1c <__gethex+0x388>
 800be08:	1171      	asrs	r1, r6, #5
 800be0a:	2201      	movs	r2, #1
 800be0c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800be10:	f006 061f 	and.w	r6, r6, #31
 800be14:	fa02 f606 	lsl.w	r6, r2, r6
 800be18:	421e      	tst	r6, r3
 800be1a:	d13a      	bne.n	800be92 <__gethex+0x3fe>
 800be1c:	f045 0520 	orr.w	r5, r5, #32
 800be20:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800be22:	601c      	str	r4, [r3, #0]
 800be24:	9b02      	ldr	r3, [sp, #8]
 800be26:	601f      	str	r7, [r3, #0]
 800be28:	e6b0      	b.n	800bb8c <__gethex+0xf8>
 800be2a:	4299      	cmp	r1, r3
 800be2c:	f843 cc04 	str.w	ip, [r3, #-4]
 800be30:	d8d9      	bhi.n	800bde6 <__gethex+0x352>
 800be32:	68a3      	ldr	r3, [r4, #8]
 800be34:	459b      	cmp	fp, r3
 800be36:	db17      	blt.n	800be68 <__gethex+0x3d4>
 800be38:	6861      	ldr	r1, [r4, #4]
 800be3a:	9801      	ldr	r0, [sp, #4]
 800be3c:	3101      	adds	r1, #1
 800be3e:	f000 fc51 	bl	800c6e4 <_Balloc>
 800be42:	4681      	mov	r9, r0
 800be44:	b918      	cbnz	r0, 800be4e <__gethex+0x3ba>
 800be46:	4b1a      	ldr	r3, [pc, #104]	@ (800beb0 <__gethex+0x41c>)
 800be48:	4602      	mov	r2, r0
 800be4a:	2184      	movs	r1, #132	@ 0x84
 800be4c:	e6c5      	b.n	800bbda <__gethex+0x146>
 800be4e:	6922      	ldr	r2, [r4, #16]
 800be50:	3202      	adds	r2, #2
 800be52:	f104 010c 	add.w	r1, r4, #12
 800be56:	0092      	lsls	r2, r2, #2
 800be58:	300c      	adds	r0, #12
 800be5a:	f7fe fef1 	bl	800ac40 <memcpy>
 800be5e:	4621      	mov	r1, r4
 800be60:	9801      	ldr	r0, [sp, #4]
 800be62:	f000 fc7f 	bl	800c764 <_Bfree>
 800be66:	464c      	mov	r4, r9
 800be68:	6923      	ldr	r3, [r4, #16]
 800be6a:	1c5a      	adds	r2, r3, #1
 800be6c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800be70:	6122      	str	r2, [r4, #16]
 800be72:	2201      	movs	r2, #1
 800be74:	615a      	str	r2, [r3, #20]
 800be76:	e7be      	b.n	800bdf6 <__gethex+0x362>
 800be78:	6922      	ldr	r2, [r4, #16]
 800be7a:	455a      	cmp	r2, fp
 800be7c:	dd0b      	ble.n	800be96 <__gethex+0x402>
 800be7e:	2101      	movs	r1, #1
 800be80:	4620      	mov	r0, r4
 800be82:	f7ff fd9f 	bl	800b9c4 <rshift>
 800be86:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800be8a:	3701      	adds	r7, #1
 800be8c:	42bb      	cmp	r3, r7
 800be8e:	f6ff aee0 	blt.w	800bc52 <__gethex+0x1be>
 800be92:	2501      	movs	r5, #1
 800be94:	e7c2      	b.n	800be1c <__gethex+0x388>
 800be96:	f016 061f 	ands.w	r6, r6, #31
 800be9a:	d0fa      	beq.n	800be92 <__gethex+0x3fe>
 800be9c:	4453      	add	r3, sl
 800be9e:	f1c6 0620 	rsb	r6, r6, #32
 800bea2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800bea6:	f000 fd0f 	bl	800c8c8 <__hi0bits>
 800beaa:	42b0      	cmp	r0, r6
 800beac:	dbe7      	blt.n	800be7e <__gethex+0x3ea>
 800beae:	e7f0      	b.n	800be92 <__gethex+0x3fe>
 800beb0:	0800d657 	.word	0x0800d657

0800beb4 <L_shift>:
 800beb4:	f1c2 0208 	rsb	r2, r2, #8
 800beb8:	0092      	lsls	r2, r2, #2
 800beba:	b570      	push	{r4, r5, r6, lr}
 800bebc:	f1c2 0620 	rsb	r6, r2, #32
 800bec0:	6843      	ldr	r3, [r0, #4]
 800bec2:	6804      	ldr	r4, [r0, #0]
 800bec4:	fa03 f506 	lsl.w	r5, r3, r6
 800bec8:	432c      	orrs	r4, r5
 800beca:	40d3      	lsrs	r3, r2
 800becc:	6004      	str	r4, [r0, #0]
 800bece:	f840 3f04 	str.w	r3, [r0, #4]!
 800bed2:	4288      	cmp	r0, r1
 800bed4:	d3f4      	bcc.n	800bec0 <L_shift+0xc>
 800bed6:	bd70      	pop	{r4, r5, r6, pc}

0800bed8 <__match>:
 800bed8:	b530      	push	{r4, r5, lr}
 800beda:	6803      	ldr	r3, [r0, #0]
 800bedc:	3301      	adds	r3, #1
 800bede:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bee2:	b914      	cbnz	r4, 800beea <__match+0x12>
 800bee4:	6003      	str	r3, [r0, #0]
 800bee6:	2001      	movs	r0, #1
 800bee8:	bd30      	pop	{r4, r5, pc}
 800beea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800beee:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800bef2:	2d19      	cmp	r5, #25
 800bef4:	bf98      	it	ls
 800bef6:	3220      	addls	r2, #32
 800bef8:	42a2      	cmp	r2, r4
 800befa:	d0f0      	beq.n	800bede <__match+0x6>
 800befc:	2000      	movs	r0, #0
 800befe:	e7f3      	b.n	800bee8 <__match+0x10>

0800bf00 <__hexnan>:
 800bf00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf04:	680b      	ldr	r3, [r1, #0]
 800bf06:	6801      	ldr	r1, [r0, #0]
 800bf08:	115e      	asrs	r6, r3, #5
 800bf0a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bf0e:	f013 031f 	ands.w	r3, r3, #31
 800bf12:	b087      	sub	sp, #28
 800bf14:	bf18      	it	ne
 800bf16:	3604      	addne	r6, #4
 800bf18:	2500      	movs	r5, #0
 800bf1a:	1f37      	subs	r7, r6, #4
 800bf1c:	4682      	mov	sl, r0
 800bf1e:	4690      	mov	r8, r2
 800bf20:	9301      	str	r3, [sp, #4]
 800bf22:	f846 5c04 	str.w	r5, [r6, #-4]
 800bf26:	46b9      	mov	r9, r7
 800bf28:	463c      	mov	r4, r7
 800bf2a:	9502      	str	r5, [sp, #8]
 800bf2c:	46ab      	mov	fp, r5
 800bf2e:	784a      	ldrb	r2, [r1, #1]
 800bf30:	1c4b      	adds	r3, r1, #1
 800bf32:	9303      	str	r3, [sp, #12]
 800bf34:	b342      	cbz	r2, 800bf88 <__hexnan+0x88>
 800bf36:	4610      	mov	r0, r2
 800bf38:	9105      	str	r1, [sp, #20]
 800bf3a:	9204      	str	r2, [sp, #16]
 800bf3c:	f7ff fd94 	bl	800ba68 <__hexdig_fun>
 800bf40:	2800      	cmp	r0, #0
 800bf42:	d151      	bne.n	800bfe8 <__hexnan+0xe8>
 800bf44:	9a04      	ldr	r2, [sp, #16]
 800bf46:	9905      	ldr	r1, [sp, #20]
 800bf48:	2a20      	cmp	r2, #32
 800bf4a:	d818      	bhi.n	800bf7e <__hexnan+0x7e>
 800bf4c:	9b02      	ldr	r3, [sp, #8]
 800bf4e:	459b      	cmp	fp, r3
 800bf50:	dd13      	ble.n	800bf7a <__hexnan+0x7a>
 800bf52:	454c      	cmp	r4, r9
 800bf54:	d206      	bcs.n	800bf64 <__hexnan+0x64>
 800bf56:	2d07      	cmp	r5, #7
 800bf58:	dc04      	bgt.n	800bf64 <__hexnan+0x64>
 800bf5a:	462a      	mov	r2, r5
 800bf5c:	4649      	mov	r1, r9
 800bf5e:	4620      	mov	r0, r4
 800bf60:	f7ff ffa8 	bl	800beb4 <L_shift>
 800bf64:	4544      	cmp	r4, r8
 800bf66:	d952      	bls.n	800c00e <__hexnan+0x10e>
 800bf68:	2300      	movs	r3, #0
 800bf6a:	f1a4 0904 	sub.w	r9, r4, #4
 800bf6e:	f844 3c04 	str.w	r3, [r4, #-4]
 800bf72:	f8cd b008 	str.w	fp, [sp, #8]
 800bf76:	464c      	mov	r4, r9
 800bf78:	461d      	mov	r5, r3
 800bf7a:	9903      	ldr	r1, [sp, #12]
 800bf7c:	e7d7      	b.n	800bf2e <__hexnan+0x2e>
 800bf7e:	2a29      	cmp	r2, #41	@ 0x29
 800bf80:	d157      	bne.n	800c032 <__hexnan+0x132>
 800bf82:	3102      	adds	r1, #2
 800bf84:	f8ca 1000 	str.w	r1, [sl]
 800bf88:	f1bb 0f00 	cmp.w	fp, #0
 800bf8c:	d051      	beq.n	800c032 <__hexnan+0x132>
 800bf8e:	454c      	cmp	r4, r9
 800bf90:	d206      	bcs.n	800bfa0 <__hexnan+0xa0>
 800bf92:	2d07      	cmp	r5, #7
 800bf94:	dc04      	bgt.n	800bfa0 <__hexnan+0xa0>
 800bf96:	462a      	mov	r2, r5
 800bf98:	4649      	mov	r1, r9
 800bf9a:	4620      	mov	r0, r4
 800bf9c:	f7ff ff8a 	bl	800beb4 <L_shift>
 800bfa0:	4544      	cmp	r4, r8
 800bfa2:	d936      	bls.n	800c012 <__hexnan+0x112>
 800bfa4:	f1a8 0204 	sub.w	r2, r8, #4
 800bfa8:	4623      	mov	r3, r4
 800bfaa:	f853 1b04 	ldr.w	r1, [r3], #4
 800bfae:	f842 1f04 	str.w	r1, [r2, #4]!
 800bfb2:	429f      	cmp	r7, r3
 800bfb4:	d2f9      	bcs.n	800bfaa <__hexnan+0xaa>
 800bfb6:	1b3b      	subs	r3, r7, r4
 800bfb8:	f023 0303 	bic.w	r3, r3, #3
 800bfbc:	3304      	adds	r3, #4
 800bfbe:	3401      	adds	r4, #1
 800bfc0:	3e03      	subs	r6, #3
 800bfc2:	42b4      	cmp	r4, r6
 800bfc4:	bf88      	it	hi
 800bfc6:	2304      	movhi	r3, #4
 800bfc8:	4443      	add	r3, r8
 800bfca:	2200      	movs	r2, #0
 800bfcc:	f843 2b04 	str.w	r2, [r3], #4
 800bfd0:	429f      	cmp	r7, r3
 800bfd2:	d2fb      	bcs.n	800bfcc <__hexnan+0xcc>
 800bfd4:	683b      	ldr	r3, [r7, #0]
 800bfd6:	b91b      	cbnz	r3, 800bfe0 <__hexnan+0xe0>
 800bfd8:	4547      	cmp	r7, r8
 800bfda:	d128      	bne.n	800c02e <__hexnan+0x12e>
 800bfdc:	2301      	movs	r3, #1
 800bfde:	603b      	str	r3, [r7, #0]
 800bfe0:	2005      	movs	r0, #5
 800bfe2:	b007      	add	sp, #28
 800bfe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfe8:	3501      	adds	r5, #1
 800bfea:	2d08      	cmp	r5, #8
 800bfec:	f10b 0b01 	add.w	fp, fp, #1
 800bff0:	dd06      	ble.n	800c000 <__hexnan+0x100>
 800bff2:	4544      	cmp	r4, r8
 800bff4:	d9c1      	bls.n	800bf7a <__hexnan+0x7a>
 800bff6:	2300      	movs	r3, #0
 800bff8:	f844 3c04 	str.w	r3, [r4, #-4]
 800bffc:	2501      	movs	r5, #1
 800bffe:	3c04      	subs	r4, #4
 800c000:	6822      	ldr	r2, [r4, #0]
 800c002:	f000 000f 	and.w	r0, r0, #15
 800c006:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c00a:	6020      	str	r0, [r4, #0]
 800c00c:	e7b5      	b.n	800bf7a <__hexnan+0x7a>
 800c00e:	2508      	movs	r5, #8
 800c010:	e7b3      	b.n	800bf7a <__hexnan+0x7a>
 800c012:	9b01      	ldr	r3, [sp, #4]
 800c014:	2b00      	cmp	r3, #0
 800c016:	d0dd      	beq.n	800bfd4 <__hexnan+0xd4>
 800c018:	f1c3 0320 	rsb	r3, r3, #32
 800c01c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c020:	40da      	lsrs	r2, r3
 800c022:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c026:	4013      	ands	r3, r2
 800c028:	f846 3c04 	str.w	r3, [r6, #-4]
 800c02c:	e7d2      	b.n	800bfd4 <__hexnan+0xd4>
 800c02e:	3f04      	subs	r7, #4
 800c030:	e7d0      	b.n	800bfd4 <__hexnan+0xd4>
 800c032:	2004      	movs	r0, #4
 800c034:	e7d5      	b.n	800bfe2 <__hexnan+0xe2>

0800c036 <__ssputs_r>:
 800c036:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c03a:	688e      	ldr	r6, [r1, #8]
 800c03c:	461f      	mov	r7, r3
 800c03e:	42be      	cmp	r6, r7
 800c040:	680b      	ldr	r3, [r1, #0]
 800c042:	4682      	mov	sl, r0
 800c044:	460c      	mov	r4, r1
 800c046:	4690      	mov	r8, r2
 800c048:	d82d      	bhi.n	800c0a6 <__ssputs_r+0x70>
 800c04a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c04e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c052:	d026      	beq.n	800c0a2 <__ssputs_r+0x6c>
 800c054:	6965      	ldr	r5, [r4, #20]
 800c056:	6909      	ldr	r1, [r1, #16]
 800c058:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c05c:	eba3 0901 	sub.w	r9, r3, r1
 800c060:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c064:	1c7b      	adds	r3, r7, #1
 800c066:	444b      	add	r3, r9
 800c068:	106d      	asrs	r5, r5, #1
 800c06a:	429d      	cmp	r5, r3
 800c06c:	bf38      	it	cc
 800c06e:	461d      	movcc	r5, r3
 800c070:	0553      	lsls	r3, r2, #21
 800c072:	d527      	bpl.n	800c0c4 <__ssputs_r+0x8e>
 800c074:	4629      	mov	r1, r5
 800c076:	f7fd f9f7 	bl	8009468 <_malloc_r>
 800c07a:	4606      	mov	r6, r0
 800c07c:	b360      	cbz	r0, 800c0d8 <__ssputs_r+0xa2>
 800c07e:	6921      	ldr	r1, [r4, #16]
 800c080:	464a      	mov	r2, r9
 800c082:	f7fe fddd 	bl	800ac40 <memcpy>
 800c086:	89a3      	ldrh	r3, [r4, #12]
 800c088:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c08c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c090:	81a3      	strh	r3, [r4, #12]
 800c092:	6126      	str	r6, [r4, #16]
 800c094:	6165      	str	r5, [r4, #20]
 800c096:	444e      	add	r6, r9
 800c098:	eba5 0509 	sub.w	r5, r5, r9
 800c09c:	6026      	str	r6, [r4, #0]
 800c09e:	60a5      	str	r5, [r4, #8]
 800c0a0:	463e      	mov	r6, r7
 800c0a2:	42be      	cmp	r6, r7
 800c0a4:	d900      	bls.n	800c0a8 <__ssputs_r+0x72>
 800c0a6:	463e      	mov	r6, r7
 800c0a8:	6820      	ldr	r0, [r4, #0]
 800c0aa:	4632      	mov	r2, r6
 800c0ac:	4641      	mov	r1, r8
 800c0ae:	f001 f938 	bl	800d322 <memmove>
 800c0b2:	68a3      	ldr	r3, [r4, #8]
 800c0b4:	1b9b      	subs	r3, r3, r6
 800c0b6:	60a3      	str	r3, [r4, #8]
 800c0b8:	6823      	ldr	r3, [r4, #0]
 800c0ba:	4433      	add	r3, r6
 800c0bc:	6023      	str	r3, [r4, #0]
 800c0be:	2000      	movs	r0, #0
 800c0c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0c4:	462a      	mov	r2, r5
 800c0c6:	f000 fffa 	bl	800d0be <_realloc_r>
 800c0ca:	4606      	mov	r6, r0
 800c0cc:	2800      	cmp	r0, #0
 800c0ce:	d1e0      	bne.n	800c092 <__ssputs_r+0x5c>
 800c0d0:	6921      	ldr	r1, [r4, #16]
 800c0d2:	4650      	mov	r0, sl
 800c0d4:	f7ff fc2c 	bl	800b930 <_free_r>
 800c0d8:	230c      	movs	r3, #12
 800c0da:	f8ca 3000 	str.w	r3, [sl]
 800c0de:	89a3      	ldrh	r3, [r4, #12]
 800c0e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c0e4:	81a3      	strh	r3, [r4, #12]
 800c0e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c0ea:	e7e9      	b.n	800c0c0 <__ssputs_r+0x8a>

0800c0ec <_svfiprintf_r>:
 800c0ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0f0:	4698      	mov	r8, r3
 800c0f2:	898b      	ldrh	r3, [r1, #12]
 800c0f4:	061b      	lsls	r3, r3, #24
 800c0f6:	b09d      	sub	sp, #116	@ 0x74
 800c0f8:	4607      	mov	r7, r0
 800c0fa:	460d      	mov	r5, r1
 800c0fc:	4614      	mov	r4, r2
 800c0fe:	d510      	bpl.n	800c122 <_svfiprintf_r+0x36>
 800c100:	690b      	ldr	r3, [r1, #16]
 800c102:	b973      	cbnz	r3, 800c122 <_svfiprintf_r+0x36>
 800c104:	2140      	movs	r1, #64	@ 0x40
 800c106:	f7fd f9af 	bl	8009468 <_malloc_r>
 800c10a:	6028      	str	r0, [r5, #0]
 800c10c:	6128      	str	r0, [r5, #16]
 800c10e:	b930      	cbnz	r0, 800c11e <_svfiprintf_r+0x32>
 800c110:	230c      	movs	r3, #12
 800c112:	603b      	str	r3, [r7, #0]
 800c114:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c118:	b01d      	add	sp, #116	@ 0x74
 800c11a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c11e:	2340      	movs	r3, #64	@ 0x40
 800c120:	616b      	str	r3, [r5, #20]
 800c122:	2300      	movs	r3, #0
 800c124:	9309      	str	r3, [sp, #36]	@ 0x24
 800c126:	2320      	movs	r3, #32
 800c128:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c12c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c130:	2330      	movs	r3, #48	@ 0x30
 800c132:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c2d0 <_svfiprintf_r+0x1e4>
 800c136:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c13a:	f04f 0901 	mov.w	r9, #1
 800c13e:	4623      	mov	r3, r4
 800c140:	469a      	mov	sl, r3
 800c142:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c146:	b10a      	cbz	r2, 800c14c <_svfiprintf_r+0x60>
 800c148:	2a25      	cmp	r2, #37	@ 0x25
 800c14a:	d1f9      	bne.n	800c140 <_svfiprintf_r+0x54>
 800c14c:	ebba 0b04 	subs.w	fp, sl, r4
 800c150:	d00b      	beq.n	800c16a <_svfiprintf_r+0x7e>
 800c152:	465b      	mov	r3, fp
 800c154:	4622      	mov	r2, r4
 800c156:	4629      	mov	r1, r5
 800c158:	4638      	mov	r0, r7
 800c15a:	f7ff ff6c 	bl	800c036 <__ssputs_r>
 800c15e:	3001      	adds	r0, #1
 800c160:	f000 80a7 	beq.w	800c2b2 <_svfiprintf_r+0x1c6>
 800c164:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c166:	445a      	add	r2, fp
 800c168:	9209      	str	r2, [sp, #36]	@ 0x24
 800c16a:	f89a 3000 	ldrb.w	r3, [sl]
 800c16e:	2b00      	cmp	r3, #0
 800c170:	f000 809f 	beq.w	800c2b2 <_svfiprintf_r+0x1c6>
 800c174:	2300      	movs	r3, #0
 800c176:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c17a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c17e:	f10a 0a01 	add.w	sl, sl, #1
 800c182:	9304      	str	r3, [sp, #16]
 800c184:	9307      	str	r3, [sp, #28]
 800c186:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c18a:	931a      	str	r3, [sp, #104]	@ 0x68
 800c18c:	4654      	mov	r4, sl
 800c18e:	2205      	movs	r2, #5
 800c190:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c194:	484e      	ldr	r0, [pc, #312]	@ (800c2d0 <_svfiprintf_r+0x1e4>)
 800c196:	f7f4 f823 	bl	80001e0 <memchr>
 800c19a:	9a04      	ldr	r2, [sp, #16]
 800c19c:	b9d8      	cbnz	r0, 800c1d6 <_svfiprintf_r+0xea>
 800c19e:	06d0      	lsls	r0, r2, #27
 800c1a0:	bf44      	itt	mi
 800c1a2:	2320      	movmi	r3, #32
 800c1a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c1a8:	0711      	lsls	r1, r2, #28
 800c1aa:	bf44      	itt	mi
 800c1ac:	232b      	movmi	r3, #43	@ 0x2b
 800c1ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c1b2:	f89a 3000 	ldrb.w	r3, [sl]
 800c1b6:	2b2a      	cmp	r3, #42	@ 0x2a
 800c1b8:	d015      	beq.n	800c1e6 <_svfiprintf_r+0xfa>
 800c1ba:	9a07      	ldr	r2, [sp, #28]
 800c1bc:	4654      	mov	r4, sl
 800c1be:	2000      	movs	r0, #0
 800c1c0:	f04f 0c0a 	mov.w	ip, #10
 800c1c4:	4621      	mov	r1, r4
 800c1c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c1ca:	3b30      	subs	r3, #48	@ 0x30
 800c1cc:	2b09      	cmp	r3, #9
 800c1ce:	d94b      	bls.n	800c268 <_svfiprintf_r+0x17c>
 800c1d0:	b1b0      	cbz	r0, 800c200 <_svfiprintf_r+0x114>
 800c1d2:	9207      	str	r2, [sp, #28]
 800c1d4:	e014      	b.n	800c200 <_svfiprintf_r+0x114>
 800c1d6:	eba0 0308 	sub.w	r3, r0, r8
 800c1da:	fa09 f303 	lsl.w	r3, r9, r3
 800c1de:	4313      	orrs	r3, r2
 800c1e0:	9304      	str	r3, [sp, #16]
 800c1e2:	46a2      	mov	sl, r4
 800c1e4:	e7d2      	b.n	800c18c <_svfiprintf_r+0xa0>
 800c1e6:	9b03      	ldr	r3, [sp, #12]
 800c1e8:	1d19      	adds	r1, r3, #4
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	9103      	str	r1, [sp, #12]
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	bfbb      	ittet	lt
 800c1f2:	425b      	neglt	r3, r3
 800c1f4:	f042 0202 	orrlt.w	r2, r2, #2
 800c1f8:	9307      	strge	r3, [sp, #28]
 800c1fa:	9307      	strlt	r3, [sp, #28]
 800c1fc:	bfb8      	it	lt
 800c1fe:	9204      	strlt	r2, [sp, #16]
 800c200:	7823      	ldrb	r3, [r4, #0]
 800c202:	2b2e      	cmp	r3, #46	@ 0x2e
 800c204:	d10a      	bne.n	800c21c <_svfiprintf_r+0x130>
 800c206:	7863      	ldrb	r3, [r4, #1]
 800c208:	2b2a      	cmp	r3, #42	@ 0x2a
 800c20a:	d132      	bne.n	800c272 <_svfiprintf_r+0x186>
 800c20c:	9b03      	ldr	r3, [sp, #12]
 800c20e:	1d1a      	adds	r2, r3, #4
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	9203      	str	r2, [sp, #12]
 800c214:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c218:	3402      	adds	r4, #2
 800c21a:	9305      	str	r3, [sp, #20]
 800c21c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c2e0 <_svfiprintf_r+0x1f4>
 800c220:	7821      	ldrb	r1, [r4, #0]
 800c222:	2203      	movs	r2, #3
 800c224:	4650      	mov	r0, sl
 800c226:	f7f3 ffdb 	bl	80001e0 <memchr>
 800c22a:	b138      	cbz	r0, 800c23c <_svfiprintf_r+0x150>
 800c22c:	9b04      	ldr	r3, [sp, #16]
 800c22e:	eba0 000a 	sub.w	r0, r0, sl
 800c232:	2240      	movs	r2, #64	@ 0x40
 800c234:	4082      	lsls	r2, r0
 800c236:	4313      	orrs	r3, r2
 800c238:	3401      	adds	r4, #1
 800c23a:	9304      	str	r3, [sp, #16]
 800c23c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c240:	4824      	ldr	r0, [pc, #144]	@ (800c2d4 <_svfiprintf_r+0x1e8>)
 800c242:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c246:	2206      	movs	r2, #6
 800c248:	f7f3 ffca 	bl	80001e0 <memchr>
 800c24c:	2800      	cmp	r0, #0
 800c24e:	d036      	beq.n	800c2be <_svfiprintf_r+0x1d2>
 800c250:	4b21      	ldr	r3, [pc, #132]	@ (800c2d8 <_svfiprintf_r+0x1ec>)
 800c252:	bb1b      	cbnz	r3, 800c29c <_svfiprintf_r+0x1b0>
 800c254:	9b03      	ldr	r3, [sp, #12]
 800c256:	3307      	adds	r3, #7
 800c258:	f023 0307 	bic.w	r3, r3, #7
 800c25c:	3308      	adds	r3, #8
 800c25e:	9303      	str	r3, [sp, #12]
 800c260:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c262:	4433      	add	r3, r6
 800c264:	9309      	str	r3, [sp, #36]	@ 0x24
 800c266:	e76a      	b.n	800c13e <_svfiprintf_r+0x52>
 800c268:	fb0c 3202 	mla	r2, ip, r2, r3
 800c26c:	460c      	mov	r4, r1
 800c26e:	2001      	movs	r0, #1
 800c270:	e7a8      	b.n	800c1c4 <_svfiprintf_r+0xd8>
 800c272:	2300      	movs	r3, #0
 800c274:	3401      	adds	r4, #1
 800c276:	9305      	str	r3, [sp, #20]
 800c278:	4619      	mov	r1, r3
 800c27a:	f04f 0c0a 	mov.w	ip, #10
 800c27e:	4620      	mov	r0, r4
 800c280:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c284:	3a30      	subs	r2, #48	@ 0x30
 800c286:	2a09      	cmp	r2, #9
 800c288:	d903      	bls.n	800c292 <_svfiprintf_r+0x1a6>
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d0c6      	beq.n	800c21c <_svfiprintf_r+0x130>
 800c28e:	9105      	str	r1, [sp, #20]
 800c290:	e7c4      	b.n	800c21c <_svfiprintf_r+0x130>
 800c292:	fb0c 2101 	mla	r1, ip, r1, r2
 800c296:	4604      	mov	r4, r0
 800c298:	2301      	movs	r3, #1
 800c29a:	e7f0      	b.n	800c27e <_svfiprintf_r+0x192>
 800c29c:	ab03      	add	r3, sp, #12
 800c29e:	9300      	str	r3, [sp, #0]
 800c2a0:	462a      	mov	r2, r5
 800c2a2:	4b0e      	ldr	r3, [pc, #56]	@ (800c2dc <_svfiprintf_r+0x1f0>)
 800c2a4:	a904      	add	r1, sp, #16
 800c2a6:	4638      	mov	r0, r7
 800c2a8:	f7fc fe8a 	bl	8008fc0 <_printf_float>
 800c2ac:	1c42      	adds	r2, r0, #1
 800c2ae:	4606      	mov	r6, r0
 800c2b0:	d1d6      	bne.n	800c260 <_svfiprintf_r+0x174>
 800c2b2:	89ab      	ldrh	r3, [r5, #12]
 800c2b4:	065b      	lsls	r3, r3, #25
 800c2b6:	f53f af2d 	bmi.w	800c114 <_svfiprintf_r+0x28>
 800c2ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c2bc:	e72c      	b.n	800c118 <_svfiprintf_r+0x2c>
 800c2be:	ab03      	add	r3, sp, #12
 800c2c0:	9300      	str	r3, [sp, #0]
 800c2c2:	462a      	mov	r2, r5
 800c2c4:	4b05      	ldr	r3, [pc, #20]	@ (800c2dc <_svfiprintf_r+0x1f0>)
 800c2c6:	a904      	add	r1, sp, #16
 800c2c8:	4638      	mov	r0, r7
 800c2ca:	f7fd f9bb 	bl	8009644 <_printf_i>
 800c2ce:	e7ed      	b.n	800c2ac <_svfiprintf_r+0x1c0>
 800c2d0:	0800d6c8 	.word	0x0800d6c8
 800c2d4:	0800d6d2 	.word	0x0800d6d2
 800c2d8:	08008fc1 	.word	0x08008fc1
 800c2dc:	0800c037 	.word	0x0800c037
 800c2e0:	0800d6ce 	.word	0x0800d6ce

0800c2e4 <__sfputc_r>:
 800c2e4:	6893      	ldr	r3, [r2, #8]
 800c2e6:	3b01      	subs	r3, #1
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	b410      	push	{r4}
 800c2ec:	6093      	str	r3, [r2, #8]
 800c2ee:	da08      	bge.n	800c302 <__sfputc_r+0x1e>
 800c2f0:	6994      	ldr	r4, [r2, #24]
 800c2f2:	42a3      	cmp	r3, r4
 800c2f4:	db01      	blt.n	800c2fa <__sfputc_r+0x16>
 800c2f6:	290a      	cmp	r1, #10
 800c2f8:	d103      	bne.n	800c302 <__sfputc_r+0x1e>
 800c2fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c2fe:	f000 bf0c 	b.w	800d11a <__swbuf_r>
 800c302:	6813      	ldr	r3, [r2, #0]
 800c304:	1c58      	adds	r0, r3, #1
 800c306:	6010      	str	r0, [r2, #0]
 800c308:	7019      	strb	r1, [r3, #0]
 800c30a:	4608      	mov	r0, r1
 800c30c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c310:	4770      	bx	lr

0800c312 <__sfputs_r>:
 800c312:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c314:	4606      	mov	r6, r0
 800c316:	460f      	mov	r7, r1
 800c318:	4614      	mov	r4, r2
 800c31a:	18d5      	adds	r5, r2, r3
 800c31c:	42ac      	cmp	r4, r5
 800c31e:	d101      	bne.n	800c324 <__sfputs_r+0x12>
 800c320:	2000      	movs	r0, #0
 800c322:	e007      	b.n	800c334 <__sfputs_r+0x22>
 800c324:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c328:	463a      	mov	r2, r7
 800c32a:	4630      	mov	r0, r6
 800c32c:	f7ff ffda 	bl	800c2e4 <__sfputc_r>
 800c330:	1c43      	adds	r3, r0, #1
 800c332:	d1f3      	bne.n	800c31c <__sfputs_r+0xa>
 800c334:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c338 <_vfiprintf_r>:
 800c338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c33c:	460d      	mov	r5, r1
 800c33e:	b09d      	sub	sp, #116	@ 0x74
 800c340:	4614      	mov	r4, r2
 800c342:	4698      	mov	r8, r3
 800c344:	4606      	mov	r6, r0
 800c346:	b118      	cbz	r0, 800c350 <_vfiprintf_r+0x18>
 800c348:	6a03      	ldr	r3, [r0, #32]
 800c34a:	b90b      	cbnz	r3, 800c350 <_vfiprintf_r+0x18>
 800c34c:	f7fd fd60 	bl	8009e10 <__sinit>
 800c350:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c352:	07d9      	lsls	r1, r3, #31
 800c354:	d405      	bmi.n	800c362 <_vfiprintf_r+0x2a>
 800c356:	89ab      	ldrh	r3, [r5, #12]
 800c358:	059a      	lsls	r2, r3, #22
 800c35a:	d402      	bmi.n	800c362 <_vfiprintf_r+0x2a>
 800c35c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c35e:	f7fe fc68 	bl	800ac32 <__retarget_lock_acquire_recursive>
 800c362:	89ab      	ldrh	r3, [r5, #12]
 800c364:	071b      	lsls	r3, r3, #28
 800c366:	d501      	bpl.n	800c36c <_vfiprintf_r+0x34>
 800c368:	692b      	ldr	r3, [r5, #16]
 800c36a:	b99b      	cbnz	r3, 800c394 <_vfiprintf_r+0x5c>
 800c36c:	4629      	mov	r1, r5
 800c36e:	4630      	mov	r0, r6
 800c370:	f000 ff12 	bl	800d198 <__swsetup_r>
 800c374:	b170      	cbz	r0, 800c394 <_vfiprintf_r+0x5c>
 800c376:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c378:	07dc      	lsls	r4, r3, #31
 800c37a:	d504      	bpl.n	800c386 <_vfiprintf_r+0x4e>
 800c37c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c380:	b01d      	add	sp, #116	@ 0x74
 800c382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c386:	89ab      	ldrh	r3, [r5, #12]
 800c388:	0598      	lsls	r0, r3, #22
 800c38a:	d4f7      	bmi.n	800c37c <_vfiprintf_r+0x44>
 800c38c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c38e:	f7fe fc51 	bl	800ac34 <__retarget_lock_release_recursive>
 800c392:	e7f3      	b.n	800c37c <_vfiprintf_r+0x44>
 800c394:	2300      	movs	r3, #0
 800c396:	9309      	str	r3, [sp, #36]	@ 0x24
 800c398:	2320      	movs	r3, #32
 800c39a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c39e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c3a2:	2330      	movs	r3, #48	@ 0x30
 800c3a4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c554 <_vfiprintf_r+0x21c>
 800c3a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c3ac:	f04f 0901 	mov.w	r9, #1
 800c3b0:	4623      	mov	r3, r4
 800c3b2:	469a      	mov	sl, r3
 800c3b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c3b8:	b10a      	cbz	r2, 800c3be <_vfiprintf_r+0x86>
 800c3ba:	2a25      	cmp	r2, #37	@ 0x25
 800c3bc:	d1f9      	bne.n	800c3b2 <_vfiprintf_r+0x7a>
 800c3be:	ebba 0b04 	subs.w	fp, sl, r4
 800c3c2:	d00b      	beq.n	800c3dc <_vfiprintf_r+0xa4>
 800c3c4:	465b      	mov	r3, fp
 800c3c6:	4622      	mov	r2, r4
 800c3c8:	4629      	mov	r1, r5
 800c3ca:	4630      	mov	r0, r6
 800c3cc:	f7ff ffa1 	bl	800c312 <__sfputs_r>
 800c3d0:	3001      	adds	r0, #1
 800c3d2:	f000 80a7 	beq.w	800c524 <_vfiprintf_r+0x1ec>
 800c3d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c3d8:	445a      	add	r2, fp
 800c3da:	9209      	str	r2, [sp, #36]	@ 0x24
 800c3dc:	f89a 3000 	ldrb.w	r3, [sl]
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	f000 809f 	beq.w	800c524 <_vfiprintf_r+0x1ec>
 800c3e6:	2300      	movs	r3, #0
 800c3e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c3ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c3f0:	f10a 0a01 	add.w	sl, sl, #1
 800c3f4:	9304      	str	r3, [sp, #16]
 800c3f6:	9307      	str	r3, [sp, #28]
 800c3f8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c3fc:	931a      	str	r3, [sp, #104]	@ 0x68
 800c3fe:	4654      	mov	r4, sl
 800c400:	2205      	movs	r2, #5
 800c402:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c406:	4853      	ldr	r0, [pc, #332]	@ (800c554 <_vfiprintf_r+0x21c>)
 800c408:	f7f3 feea 	bl	80001e0 <memchr>
 800c40c:	9a04      	ldr	r2, [sp, #16]
 800c40e:	b9d8      	cbnz	r0, 800c448 <_vfiprintf_r+0x110>
 800c410:	06d1      	lsls	r1, r2, #27
 800c412:	bf44      	itt	mi
 800c414:	2320      	movmi	r3, #32
 800c416:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c41a:	0713      	lsls	r3, r2, #28
 800c41c:	bf44      	itt	mi
 800c41e:	232b      	movmi	r3, #43	@ 0x2b
 800c420:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c424:	f89a 3000 	ldrb.w	r3, [sl]
 800c428:	2b2a      	cmp	r3, #42	@ 0x2a
 800c42a:	d015      	beq.n	800c458 <_vfiprintf_r+0x120>
 800c42c:	9a07      	ldr	r2, [sp, #28]
 800c42e:	4654      	mov	r4, sl
 800c430:	2000      	movs	r0, #0
 800c432:	f04f 0c0a 	mov.w	ip, #10
 800c436:	4621      	mov	r1, r4
 800c438:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c43c:	3b30      	subs	r3, #48	@ 0x30
 800c43e:	2b09      	cmp	r3, #9
 800c440:	d94b      	bls.n	800c4da <_vfiprintf_r+0x1a2>
 800c442:	b1b0      	cbz	r0, 800c472 <_vfiprintf_r+0x13a>
 800c444:	9207      	str	r2, [sp, #28]
 800c446:	e014      	b.n	800c472 <_vfiprintf_r+0x13a>
 800c448:	eba0 0308 	sub.w	r3, r0, r8
 800c44c:	fa09 f303 	lsl.w	r3, r9, r3
 800c450:	4313      	orrs	r3, r2
 800c452:	9304      	str	r3, [sp, #16]
 800c454:	46a2      	mov	sl, r4
 800c456:	e7d2      	b.n	800c3fe <_vfiprintf_r+0xc6>
 800c458:	9b03      	ldr	r3, [sp, #12]
 800c45a:	1d19      	adds	r1, r3, #4
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	9103      	str	r1, [sp, #12]
 800c460:	2b00      	cmp	r3, #0
 800c462:	bfbb      	ittet	lt
 800c464:	425b      	neglt	r3, r3
 800c466:	f042 0202 	orrlt.w	r2, r2, #2
 800c46a:	9307      	strge	r3, [sp, #28]
 800c46c:	9307      	strlt	r3, [sp, #28]
 800c46e:	bfb8      	it	lt
 800c470:	9204      	strlt	r2, [sp, #16]
 800c472:	7823      	ldrb	r3, [r4, #0]
 800c474:	2b2e      	cmp	r3, #46	@ 0x2e
 800c476:	d10a      	bne.n	800c48e <_vfiprintf_r+0x156>
 800c478:	7863      	ldrb	r3, [r4, #1]
 800c47a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c47c:	d132      	bne.n	800c4e4 <_vfiprintf_r+0x1ac>
 800c47e:	9b03      	ldr	r3, [sp, #12]
 800c480:	1d1a      	adds	r2, r3, #4
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	9203      	str	r2, [sp, #12]
 800c486:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c48a:	3402      	adds	r4, #2
 800c48c:	9305      	str	r3, [sp, #20]
 800c48e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c564 <_vfiprintf_r+0x22c>
 800c492:	7821      	ldrb	r1, [r4, #0]
 800c494:	2203      	movs	r2, #3
 800c496:	4650      	mov	r0, sl
 800c498:	f7f3 fea2 	bl	80001e0 <memchr>
 800c49c:	b138      	cbz	r0, 800c4ae <_vfiprintf_r+0x176>
 800c49e:	9b04      	ldr	r3, [sp, #16]
 800c4a0:	eba0 000a 	sub.w	r0, r0, sl
 800c4a4:	2240      	movs	r2, #64	@ 0x40
 800c4a6:	4082      	lsls	r2, r0
 800c4a8:	4313      	orrs	r3, r2
 800c4aa:	3401      	adds	r4, #1
 800c4ac:	9304      	str	r3, [sp, #16]
 800c4ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4b2:	4829      	ldr	r0, [pc, #164]	@ (800c558 <_vfiprintf_r+0x220>)
 800c4b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c4b8:	2206      	movs	r2, #6
 800c4ba:	f7f3 fe91 	bl	80001e0 <memchr>
 800c4be:	2800      	cmp	r0, #0
 800c4c0:	d03f      	beq.n	800c542 <_vfiprintf_r+0x20a>
 800c4c2:	4b26      	ldr	r3, [pc, #152]	@ (800c55c <_vfiprintf_r+0x224>)
 800c4c4:	bb1b      	cbnz	r3, 800c50e <_vfiprintf_r+0x1d6>
 800c4c6:	9b03      	ldr	r3, [sp, #12]
 800c4c8:	3307      	adds	r3, #7
 800c4ca:	f023 0307 	bic.w	r3, r3, #7
 800c4ce:	3308      	adds	r3, #8
 800c4d0:	9303      	str	r3, [sp, #12]
 800c4d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4d4:	443b      	add	r3, r7
 800c4d6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c4d8:	e76a      	b.n	800c3b0 <_vfiprintf_r+0x78>
 800c4da:	fb0c 3202 	mla	r2, ip, r2, r3
 800c4de:	460c      	mov	r4, r1
 800c4e0:	2001      	movs	r0, #1
 800c4e2:	e7a8      	b.n	800c436 <_vfiprintf_r+0xfe>
 800c4e4:	2300      	movs	r3, #0
 800c4e6:	3401      	adds	r4, #1
 800c4e8:	9305      	str	r3, [sp, #20]
 800c4ea:	4619      	mov	r1, r3
 800c4ec:	f04f 0c0a 	mov.w	ip, #10
 800c4f0:	4620      	mov	r0, r4
 800c4f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c4f6:	3a30      	subs	r2, #48	@ 0x30
 800c4f8:	2a09      	cmp	r2, #9
 800c4fa:	d903      	bls.n	800c504 <_vfiprintf_r+0x1cc>
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d0c6      	beq.n	800c48e <_vfiprintf_r+0x156>
 800c500:	9105      	str	r1, [sp, #20]
 800c502:	e7c4      	b.n	800c48e <_vfiprintf_r+0x156>
 800c504:	fb0c 2101 	mla	r1, ip, r1, r2
 800c508:	4604      	mov	r4, r0
 800c50a:	2301      	movs	r3, #1
 800c50c:	e7f0      	b.n	800c4f0 <_vfiprintf_r+0x1b8>
 800c50e:	ab03      	add	r3, sp, #12
 800c510:	9300      	str	r3, [sp, #0]
 800c512:	462a      	mov	r2, r5
 800c514:	4b12      	ldr	r3, [pc, #72]	@ (800c560 <_vfiprintf_r+0x228>)
 800c516:	a904      	add	r1, sp, #16
 800c518:	4630      	mov	r0, r6
 800c51a:	f7fc fd51 	bl	8008fc0 <_printf_float>
 800c51e:	4607      	mov	r7, r0
 800c520:	1c78      	adds	r0, r7, #1
 800c522:	d1d6      	bne.n	800c4d2 <_vfiprintf_r+0x19a>
 800c524:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c526:	07d9      	lsls	r1, r3, #31
 800c528:	d405      	bmi.n	800c536 <_vfiprintf_r+0x1fe>
 800c52a:	89ab      	ldrh	r3, [r5, #12]
 800c52c:	059a      	lsls	r2, r3, #22
 800c52e:	d402      	bmi.n	800c536 <_vfiprintf_r+0x1fe>
 800c530:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c532:	f7fe fb7f 	bl	800ac34 <__retarget_lock_release_recursive>
 800c536:	89ab      	ldrh	r3, [r5, #12]
 800c538:	065b      	lsls	r3, r3, #25
 800c53a:	f53f af1f 	bmi.w	800c37c <_vfiprintf_r+0x44>
 800c53e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c540:	e71e      	b.n	800c380 <_vfiprintf_r+0x48>
 800c542:	ab03      	add	r3, sp, #12
 800c544:	9300      	str	r3, [sp, #0]
 800c546:	462a      	mov	r2, r5
 800c548:	4b05      	ldr	r3, [pc, #20]	@ (800c560 <_vfiprintf_r+0x228>)
 800c54a:	a904      	add	r1, sp, #16
 800c54c:	4630      	mov	r0, r6
 800c54e:	f7fd f879 	bl	8009644 <_printf_i>
 800c552:	e7e4      	b.n	800c51e <_vfiprintf_r+0x1e6>
 800c554:	0800d6c8 	.word	0x0800d6c8
 800c558:	0800d6d2 	.word	0x0800d6d2
 800c55c:	08008fc1 	.word	0x08008fc1
 800c560:	0800c313 	.word	0x0800c313
 800c564:	0800d6ce 	.word	0x0800d6ce

0800c568 <__ascii_mbtowc>:
 800c568:	b082      	sub	sp, #8
 800c56a:	b901      	cbnz	r1, 800c56e <__ascii_mbtowc+0x6>
 800c56c:	a901      	add	r1, sp, #4
 800c56e:	b142      	cbz	r2, 800c582 <__ascii_mbtowc+0x1a>
 800c570:	b14b      	cbz	r3, 800c586 <__ascii_mbtowc+0x1e>
 800c572:	7813      	ldrb	r3, [r2, #0]
 800c574:	600b      	str	r3, [r1, #0]
 800c576:	7812      	ldrb	r2, [r2, #0]
 800c578:	1e10      	subs	r0, r2, #0
 800c57a:	bf18      	it	ne
 800c57c:	2001      	movne	r0, #1
 800c57e:	b002      	add	sp, #8
 800c580:	4770      	bx	lr
 800c582:	4610      	mov	r0, r2
 800c584:	e7fb      	b.n	800c57e <__ascii_mbtowc+0x16>
 800c586:	f06f 0001 	mvn.w	r0, #1
 800c58a:	e7f8      	b.n	800c57e <__ascii_mbtowc+0x16>

0800c58c <__sflush_r>:
 800c58c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c594:	0716      	lsls	r6, r2, #28
 800c596:	4605      	mov	r5, r0
 800c598:	460c      	mov	r4, r1
 800c59a:	d454      	bmi.n	800c646 <__sflush_r+0xba>
 800c59c:	684b      	ldr	r3, [r1, #4]
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	dc02      	bgt.n	800c5a8 <__sflush_r+0x1c>
 800c5a2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	dd48      	ble.n	800c63a <__sflush_r+0xae>
 800c5a8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c5aa:	2e00      	cmp	r6, #0
 800c5ac:	d045      	beq.n	800c63a <__sflush_r+0xae>
 800c5ae:	2300      	movs	r3, #0
 800c5b0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c5b4:	682f      	ldr	r7, [r5, #0]
 800c5b6:	6a21      	ldr	r1, [r4, #32]
 800c5b8:	602b      	str	r3, [r5, #0]
 800c5ba:	d030      	beq.n	800c61e <__sflush_r+0x92>
 800c5bc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c5be:	89a3      	ldrh	r3, [r4, #12]
 800c5c0:	0759      	lsls	r1, r3, #29
 800c5c2:	d505      	bpl.n	800c5d0 <__sflush_r+0x44>
 800c5c4:	6863      	ldr	r3, [r4, #4]
 800c5c6:	1ad2      	subs	r2, r2, r3
 800c5c8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c5ca:	b10b      	cbz	r3, 800c5d0 <__sflush_r+0x44>
 800c5cc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c5ce:	1ad2      	subs	r2, r2, r3
 800c5d0:	2300      	movs	r3, #0
 800c5d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c5d4:	6a21      	ldr	r1, [r4, #32]
 800c5d6:	4628      	mov	r0, r5
 800c5d8:	47b0      	blx	r6
 800c5da:	1c43      	adds	r3, r0, #1
 800c5dc:	89a3      	ldrh	r3, [r4, #12]
 800c5de:	d106      	bne.n	800c5ee <__sflush_r+0x62>
 800c5e0:	6829      	ldr	r1, [r5, #0]
 800c5e2:	291d      	cmp	r1, #29
 800c5e4:	d82b      	bhi.n	800c63e <__sflush_r+0xb2>
 800c5e6:	4a2a      	ldr	r2, [pc, #168]	@ (800c690 <__sflush_r+0x104>)
 800c5e8:	40ca      	lsrs	r2, r1
 800c5ea:	07d6      	lsls	r6, r2, #31
 800c5ec:	d527      	bpl.n	800c63e <__sflush_r+0xb2>
 800c5ee:	2200      	movs	r2, #0
 800c5f0:	6062      	str	r2, [r4, #4]
 800c5f2:	04d9      	lsls	r1, r3, #19
 800c5f4:	6922      	ldr	r2, [r4, #16]
 800c5f6:	6022      	str	r2, [r4, #0]
 800c5f8:	d504      	bpl.n	800c604 <__sflush_r+0x78>
 800c5fa:	1c42      	adds	r2, r0, #1
 800c5fc:	d101      	bne.n	800c602 <__sflush_r+0x76>
 800c5fe:	682b      	ldr	r3, [r5, #0]
 800c600:	b903      	cbnz	r3, 800c604 <__sflush_r+0x78>
 800c602:	6560      	str	r0, [r4, #84]	@ 0x54
 800c604:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c606:	602f      	str	r7, [r5, #0]
 800c608:	b1b9      	cbz	r1, 800c63a <__sflush_r+0xae>
 800c60a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c60e:	4299      	cmp	r1, r3
 800c610:	d002      	beq.n	800c618 <__sflush_r+0x8c>
 800c612:	4628      	mov	r0, r5
 800c614:	f7ff f98c 	bl	800b930 <_free_r>
 800c618:	2300      	movs	r3, #0
 800c61a:	6363      	str	r3, [r4, #52]	@ 0x34
 800c61c:	e00d      	b.n	800c63a <__sflush_r+0xae>
 800c61e:	2301      	movs	r3, #1
 800c620:	4628      	mov	r0, r5
 800c622:	47b0      	blx	r6
 800c624:	4602      	mov	r2, r0
 800c626:	1c50      	adds	r0, r2, #1
 800c628:	d1c9      	bne.n	800c5be <__sflush_r+0x32>
 800c62a:	682b      	ldr	r3, [r5, #0]
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d0c6      	beq.n	800c5be <__sflush_r+0x32>
 800c630:	2b1d      	cmp	r3, #29
 800c632:	d001      	beq.n	800c638 <__sflush_r+0xac>
 800c634:	2b16      	cmp	r3, #22
 800c636:	d11e      	bne.n	800c676 <__sflush_r+0xea>
 800c638:	602f      	str	r7, [r5, #0]
 800c63a:	2000      	movs	r0, #0
 800c63c:	e022      	b.n	800c684 <__sflush_r+0xf8>
 800c63e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c642:	b21b      	sxth	r3, r3
 800c644:	e01b      	b.n	800c67e <__sflush_r+0xf2>
 800c646:	690f      	ldr	r7, [r1, #16]
 800c648:	2f00      	cmp	r7, #0
 800c64a:	d0f6      	beq.n	800c63a <__sflush_r+0xae>
 800c64c:	0793      	lsls	r3, r2, #30
 800c64e:	680e      	ldr	r6, [r1, #0]
 800c650:	bf08      	it	eq
 800c652:	694b      	ldreq	r3, [r1, #20]
 800c654:	600f      	str	r7, [r1, #0]
 800c656:	bf18      	it	ne
 800c658:	2300      	movne	r3, #0
 800c65a:	eba6 0807 	sub.w	r8, r6, r7
 800c65e:	608b      	str	r3, [r1, #8]
 800c660:	f1b8 0f00 	cmp.w	r8, #0
 800c664:	dde9      	ble.n	800c63a <__sflush_r+0xae>
 800c666:	6a21      	ldr	r1, [r4, #32]
 800c668:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c66a:	4643      	mov	r3, r8
 800c66c:	463a      	mov	r2, r7
 800c66e:	4628      	mov	r0, r5
 800c670:	47b0      	blx	r6
 800c672:	2800      	cmp	r0, #0
 800c674:	dc08      	bgt.n	800c688 <__sflush_r+0xfc>
 800c676:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c67a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c67e:	81a3      	strh	r3, [r4, #12]
 800c680:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c684:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c688:	4407      	add	r7, r0
 800c68a:	eba8 0800 	sub.w	r8, r8, r0
 800c68e:	e7e7      	b.n	800c660 <__sflush_r+0xd4>
 800c690:	20400001 	.word	0x20400001

0800c694 <_fflush_r>:
 800c694:	b538      	push	{r3, r4, r5, lr}
 800c696:	690b      	ldr	r3, [r1, #16]
 800c698:	4605      	mov	r5, r0
 800c69a:	460c      	mov	r4, r1
 800c69c:	b913      	cbnz	r3, 800c6a4 <_fflush_r+0x10>
 800c69e:	2500      	movs	r5, #0
 800c6a0:	4628      	mov	r0, r5
 800c6a2:	bd38      	pop	{r3, r4, r5, pc}
 800c6a4:	b118      	cbz	r0, 800c6ae <_fflush_r+0x1a>
 800c6a6:	6a03      	ldr	r3, [r0, #32]
 800c6a8:	b90b      	cbnz	r3, 800c6ae <_fflush_r+0x1a>
 800c6aa:	f7fd fbb1 	bl	8009e10 <__sinit>
 800c6ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d0f3      	beq.n	800c69e <_fflush_r+0xa>
 800c6b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c6b8:	07d0      	lsls	r0, r2, #31
 800c6ba:	d404      	bmi.n	800c6c6 <_fflush_r+0x32>
 800c6bc:	0599      	lsls	r1, r3, #22
 800c6be:	d402      	bmi.n	800c6c6 <_fflush_r+0x32>
 800c6c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c6c2:	f7fe fab6 	bl	800ac32 <__retarget_lock_acquire_recursive>
 800c6c6:	4628      	mov	r0, r5
 800c6c8:	4621      	mov	r1, r4
 800c6ca:	f7ff ff5f 	bl	800c58c <__sflush_r>
 800c6ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c6d0:	07da      	lsls	r2, r3, #31
 800c6d2:	4605      	mov	r5, r0
 800c6d4:	d4e4      	bmi.n	800c6a0 <_fflush_r+0xc>
 800c6d6:	89a3      	ldrh	r3, [r4, #12]
 800c6d8:	059b      	lsls	r3, r3, #22
 800c6da:	d4e1      	bmi.n	800c6a0 <_fflush_r+0xc>
 800c6dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c6de:	f7fe faa9 	bl	800ac34 <__retarget_lock_release_recursive>
 800c6e2:	e7dd      	b.n	800c6a0 <_fflush_r+0xc>

0800c6e4 <_Balloc>:
 800c6e4:	b570      	push	{r4, r5, r6, lr}
 800c6e6:	69c6      	ldr	r6, [r0, #28]
 800c6e8:	4604      	mov	r4, r0
 800c6ea:	460d      	mov	r5, r1
 800c6ec:	b976      	cbnz	r6, 800c70c <_Balloc+0x28>
 800c6ee:	2010      	movs	r0, #16
 800c6f0:	f7fc fe90 	bl	8009414 <malloc>
 800c6f4:	4602      	mov	r2, r0
 800c6f6:	61e0      	str	r0, [r4, #28]
 800c6f8:	b920      	cbnz	r0, 800c704 <_Balloc+0x20>
 800c6fa:	4b18      	ldr	r3, [pc, #96]	@ (800c75c <_Balloc+0x78>)
 800c6fc:	4818      	ldr	r0, [pc, #96]	@ (800c760 <_Balloc+0x7c>)
 800c6fe:	216b      	movs	r1, #107	@ 0x6b
 800c700:	f000 fe92 	bl	800d428 <__assert_func>
 800c704:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c708:	6006      	str	r6, [r0, #0]
 800c70a:	60c6      	str	r6, [r0, #12]
 800c70c:	69e6      	ldr	r6, [r4, #28]
 800c70e:	68f3      	ldr	r3, [r6, #12]
 800c710:	b183      	cbz	r3, 800c734 <_Balloc+0x50>
 800c712:	69e3      	ldr	r3, [r4, #28]
 800c714:	68db      	ldr	r3, [r3, #12]
 800c716:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c71a:	b9b8      	cbnz	r0, 800c74c <_Balloc+0x68>
 800c71c:	2101      	movs	r1, #1
 800c71e:	fa01 f605 	lsl.w	r6, r1, r5
 800c722:	1d72      	adds	r2, r6, #5
 800c724:	0092      	lsls	r2, r2, #2
 800c726:	4620      	mov	r0, r4
 800c728:	f7fc fb96 	bl	8008e58 <_calloc_r>
 800c72c:	b160      	cbz	r0, 800c748 <_Balloc+0x64>
 800c72e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c732:	e00e      	b.n	800c752 <_Balloc+0x6e>
 800c734:	2221      	movs	r2, #33	@ 0x21
 800c736:	2104      	movs	r1, #4
 800c738:	4620      	mov	r0, r4
 800c73a:	f7fc fb8d 	bl	8008e58 <_calloc_r>
 800c73e:	69e3      	ldr	r3, [r4, #28]
 800c740:	60f0      	str	r0, [r6, #12]
 800c742:	68db      	ldr	r3, [r3, #12]
 800c744:	2b00      	cmp	r3, #0
 800c746:	d1e4      	bne.n	800c712 <_Balloc+0x2e>
 800c748:	2000      	movs	r0, #0
 800c74a:	bd70      	pop	{r4, r5, r6, pc}
 800c74c:	6802      	ldr	r2, [r0, #0]
 800c74e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c752:	2300      	movs	r3, #0
 800c754:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c758:	e7f7      	b.n	800c74a <_Balloc+0x66>
 800c75a:	bf00      	nop
 800c75c:	0800d5e8 	.word	0x0800d5e8
 800c760:	0800d6d9 	.word	0x0800d6d9

0800c764 <_Bfree>:
 800c764:	b570      	push	{r4, r5, r6, lr}
 800c766:	69c6      	ldr	r6, [r0, #28]
 800c768:	4605      	mov	r5, r0
 800c76a:	460c      	mov	r4, r1
 800c76c:	b976      	cbnz	r6, 800c78c <_Bfree+0x28>
 800c76e:	2010      	movs	r0, #16
 800c770:	f7fc fe50 	bl	8009414 <malloc>
 800c774:	4602      	mov	r2, r0
 800c776:	61e8      	str	r0, [r5, #28]
 800c778:	b920      	cbnz	r0, 800c784 <_Bfree+0x20>
 800c77a:	4b09      	ldr	r3, [pc, #36]	@ (800c7a0 <_Bfree+0x3c>)
 800c77c:	4809      	ldr	r0, [pc, #36]	@ (800c7a4 <_Bfree+0x40>)
 800c77e:	218f      	movs	r1, #143	@ 0x8f
 800c780:	f000 fe52 	bl	800d428 <__assert_func>
 800c784:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c788:	6006      	str	r6, [r0, #0]
 800c78a:	60c6      	str	r6, [r0, #12]
 800c78c:	b13c      	cbz	r4, 800c79e <_Bfree+0x3a>
 800c78e:	69eb      	ldr	r3, [r5, #28]
 800c790:	6862      	ldr	r2, [r4, #4]
 800c792:	68db      	ldr	r3, [r3, #12]
 800c794:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c798:	6021      	str	r1, [r4, #0]
 800c79a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c79e:	bd70      	pop	{r4, r5, r6, pc}
 800c7a0:	0800d5e8 	.word	0x0800d5e8
 800c7a4:	0800d6d9 	.word	0x0800d6d9

0800c7a8 <__multadd>:
 800c7a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7ac:	690d      	ldr	r5, [r1, #16]
 800c7ae:	4607      	mov	r7, r0
 800c7b0:	460c      	mov	r4, r1
 800c7b2:	461e      	mov	r6, r3
 800c7b4:	f101 0c14 	add.w	ip, r1, #20
 800c7b8:	2000      	movs	r0, #0
 800c7ba:	f8dc 3000 	ldr.w	r3, [ip]
 800c7be:	b299      	uxth	r1, r3
 800c7c0:	fb02 6101 	mla	r1, r2, r1, r6
 800c7c4:	0c1e      	lsrs	r6, r3, #16
 800c7c6:	0c0b      	lsrs	r3, r1, #16
 800c7c8:	fb02 3306 	mla	r3, r2, r6, r3
 800c7cc:	b289      	uxth	r1, r1
 800c7ce:	3001      	adds	r0, #1
 800c7d0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c7d4:	4285      	cmp	r5, r0
 800c7d6:	f84c 1b04 	str.w	r1, [ip], #4
 800c7da:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c7de:	dcec      	bgt.n	800c7ba <__multadd+0x12>
 800c7e0:	b30e      	cbz	r6, 800c826 <__multadd+0x7e>
 800c7e2:	68a3      	ldr	r3, [r4, #8]
 800c7e4:	42ab      	cmp	r3, r5
 800c7e6:	dc19      	bgt.n	800c81c <__multadd+0x74>
 800c7e8:	6861      	ldr	r1, [r4, #4]
 800c7ea:	4638      	mov	r0, r7
 800c7ec:	3101      	adds	r1, #1
 800c7ee:	f7ff ff79 	bl	800c6e4 <_Balloc>
 800c7f2:	4680      	mov	r8, r0
 800c7f4:	b928      	cbnz	r0, 800c802 <__multadd+0x5a>
 800c7f6:	4602      	mov	r2, r0
 800c7f8:	4b0c      	ldr	r3, [pc, #48]	@ (800c82c <__multadd+0x84>)
 800c7fa:	480d      	ldr	r0, [pc, #52]	@ (800c830 <__multadd+0x88>)
 800c7fc:	21ba      	movs	r1, #186	@ 0xba
 800c7fe:	f000 fe13 	bl	800d428 <__assert_func>
 800c802:	6922      	ldr	r2, [r4, #16]
 800c804:	3202      	adds	r2, #2
 800c806:	f104 010c 	add.w	r1, r4, #12
 800c80a:	0092      	lsls	r2, r2, #2
 800c80c:	300c      	adds	r0, #12
 800c80e:	f7fe fa17 	bl	800ac40 <memcpy>
 800c812:	4621      	mov	r1, r4
 800c814:	4638      	mov	r0, r7
 800c816:	f7ff ffa5 	bl	800c764 <_Bfree>
 800c81a:	4644      	mov	r4, r8
 800c81c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c820:	3501      	adds	r5, #1
 800c822:	615e      	str	r6, [r3, #20]
 800c824:	6125      	str	r5, [r4, #16]
 800c826:	4620      	mov	r0, r4
 800c828:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c82c:	0800d657 	.word	0x0800d657
 800c830:	0800d6d9 	.word	0x0800d6d9

0800c834 <__s2b>:
 800c834:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c838:	460c      	mov	r4, r1
 800c83a:	4615      	mov	r5, r2
 800c83c:	461f      	mov	r7, r3
 800c83e:	2209      	movs	r2, #9
 800c840:	3308      	adds	r3, #8
 800c842:	4606      	mov	r6, r0
 800c844:	fb93 f3f2 	sdiv	r3, r3, r2
 800c848:	2100      	movs	r1, #0
 800c84a:	2201      	movs	r2, #1
 800c84c:	429a      	cmp	r2, r3
 800c84e:	db09      	blt.n	800c864 <__s2b+0x30>
 800c850:	4630      	mov	r0, r6
 800c852:	f7ff ff47 	bl	800c6e4 <_Balloc>
 800c856:	b940      	cbnz	r0, 800c86a <__s2b+0x36>
 800c858:	4602      	mov	r2, r0
 800c85a:	4b19      	ldr	r3, [pc, #100]	@ (800c8c0 <__s2b+0x8c>)
 800c85c:	4819      	ldr	r0, [pc, #100]	@ (800c8c4 <__s2b+0x90>)
 800c85e:	21d3      	movs	r1, #211	@ 0xd3
 800c860:	f000 fde2 	bl	800d428 <__assert_func>
 800c864:	0052      	lsls	r2, r2, #1
 800c866:	3101      	adds	r1, #1
 800c868:	e7f0      	b.n	800c84c <__s2b+0x18>
 800c86a:	9b08      	ldr	r3, [sp, #32]
 800c86c:	6143      	str	r3, [r0, #20]
 800c86e:	2d09      	cmp	r5, #9
 800c870:	f04f 0301 	mov.w	r3, #1
 800c874:	6103      	str	r3, [r0, #16]
 800c876:	dd16      	ble.n	800c8a6 <__s2b+0x72>
 800c878:	f104 0909 	add.w	r9, r4, #9
 800c87c:	46c8      	mov	r8, r9
 800c87e:	442c      	add	r4, r5
 800c880:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c884:	4601      	mov	r1, r0
 800c886:	3b30      	subs	r3, #48	@ 0x30
 800c888:	220a      	movs	r2, #10
 800c88a:	4630      	mov	r0, r6
 800c88c:	f7ff ff8c 	bl	800c7a8 <__multadd>
 800c890:	45a0      	cmp	r8, r4
 800c892:	d1f5      	bne.n	800c880 <__s2b+0x4c>
 800c894:	f1a5 0408 	sub.w	r4, r5, #8
 800c898:	444c      	add	r4, r9
 800c89a:	1b2d      	subs	r5, r5, r4
 800c89c:	1963      	adds	r3, r4, r5
 800c89e:	42bb      	cmp	r3, r7
 800c8a0:	db04      	blt.n	800c8ac <__s2b+0x78>
 800c8a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c8a6:	340a      	adds	r4, #10
 800c8a8:	2509      	movs	r5, #9
 800c8aa:	e7f6      	b.n	800c89a <__s2b+0x66>
 800c8ac:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c8b0:	4601      	mov	r1, r0
 800c8b2:	3b30      	subs	r3, #48	@ 0x30
 800c8b4:	220a      	movs	r2, #10
 800c8b6:	4630      	mov	r0, r6
 800c8b8:	f7ff ff76 	bl	800c7a8 <__multadd>
 800c8bc:	e7ee      	b.n	800c89c <__s2b+0x68>
 800c8be:	bf00      	nop
 800c8c0:	0800d657 	.word	0x0800d657
 800c8c4:	0800d6d9 	.word	0x0800d6d9

0800c8c8 <__hi0bits>:
 800c8c8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c8cc:	4603      	mov	r3, r0
 800c8ce:	bf36      	itet	cc
 800c8d0:	0403      	lslcc	r3, r0, #16
 800c8d2:	2000      	movcs	r0, #0
 800c8d4:	2010      	movcc	r0, #16
 800c8d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c8da:	bf3c      	itt	cc
 800c8dc:	021b      	lslcc	r3, r3, #8
 800c8de:	3008      	addcc	r0, #8
 800c8e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c8e4:	bf3c      	itt	cc
 800c8e6:	011b      	lslcc	r3, r3, #4
 800c8e8:	3004      	addcc	r0, #4
 800c8ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c8ee:	bf3c      	itt	cc
 800c8f0:	009b      	lslcc	r3, r3, #2
 800c8f2:	3002      	addcc	r0, #2
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	db05      	blt.n	800c904 <__hi0bits+0x3c>
 800c8f8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c8fc:	f100 0001 	add.w	r0, r0, #1
 800c900:	bf08      	it	eq
 800c902:	2020      	moveq	r0, #32
 800c904:	4770      	bx	lr

0800c906 <__lo0bits>:
 800c906:	6803      	ldr	r3, [r0, #0]
 800c908:	4602      	mov	r2, r0
 800c90a:	f013 0007 	ands.w	r0, r3, #7
 800c90e:	d00b      	beq.n	800c928 <__lo0bits+0x22>
 800c910:	07d9      	lsls	r1, r3, #31
 800c912:	d421      	bmi.n	800c958 <__lo0bits+0x52>
 800c914:	0798      	lsls	r0, r3, #30
 800c916:	bf49      	itett	mi
 800c918:	085b      	lsrmi	r3, r3, #1
 800c91a:	089b      	lsrpl	r3, r3, #2
 800c91c:	2001      	movmi	r0, #1
 800c91e:	6013      	strmi	r3, [r2, #0]
 800c920:	bf5c      	itt	pl
 800c922:	6013      	strpl	r3, [r2, #0]
 800c924:	2002      	movpl	r0, #2
 800c926:	4770      	bx	lr
 800c928:	b299      	uxth	r1, r3
 800c92a:	b909      	cbnz	r1, 800c930 <__lo0bits+0x2a>
 800c92c:	0c1b      	lsrs	r3, r3, #16
 800c92e:	2010      	movs	r0, #16
 800c930:	b2d9      	uxtb	r1, r3
 800c932:	b909      	cbnz	r1, 800c938 <__lo0bits+0x32>
 800c934:	3008      	adds	r0, #8
 800c936:	0a1b      	lsrs	r3, r3, #8
 800c938:	0719      	lsls	r1, r3, #28
 800c93a:	bf04      	itt	eq
 800c93c:	091b      	lsreq	r3, r3, #4
 800c93e:	3004      	addeq	r0, #4
 800c940:	0799      	lsls	r1, r3, #30
 800c942:	bf04      	itt	eq
 800c944:	089b      	lsreq	r3, r3, #2
 800c946:	3002      	addeq	r0, #2
 800c948:	07d9      	lsls	r1, r3, #31
 800c94a:	d403      	bmi.n	800c954 <__lo0bits+0x4e>
 800c94c:	085b      	lsrs	r3, r3, #1
 800c94e:	f100 0001 	add.w	r0, r0, #1
 800c952:	d003      	beq.n	800c95c <__lo0bits+0x56>
 800c954:	6013      	str	r3, [r2, #0]
 800c956:	4770      	bx	lr
 800c958:	2000      	movs	r0, #0
 800c95a:	4770      	bx	lr
 800c95c:	2020      	movs	r0, #32
 800c95e:	4770      	bx	lr

0800c960 <__i2b>:
 800c960:	b510      	push	{r4, lr}
 800c962:	460c      	mov	r4, r1
 800c964:	2101      	movs	r1, #1
 800c966:	f7ff febd 	bl	800c6e4 <_Balloc>
 800c96a:	4602      	mov	r2, r0
 800c96c:	b928      	cbnz	r0, 800c97a <__i2b+0x1a>
 800c96e:	4b05      	ldr	r3, [pc, #20]	@ (800c984 <__i2b+0x24>)
 800c970:	4805      	ldr	r0, [pc, #20]	@ (800c988 <__i2b+0x28>)
 800c972:	f240 1145 	movw	r1, #325	@ 0x145
 800c976:	f000 fd57 	bl	800d428 <__assert_func>
 800c97a:	2301      	movs	r3, #1
 800c97c:	6144      	str	r4, [r0, #20]
 800c97e:	6103      	str	r3, [r0, #16]
 800c980:	bd10      	pop	{r4, pc}
 800c982:	bf00      	nop
 800c984:	0800d657 	.word	0x0800d657
 800c988:	0800d6d9 	.word	0x0800d6d9

0800c98c <__multiply>:
 800c98c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c990:	4617      	mov	r7, r2
 800c992:	690a      	ldr	r2, [r1, #16]
 800c994:	693b      	ldr	r3, [r7, #16]
 800c996:	429a      	cmp	r2, r3
 800c998:	bfa8      	it	ge
 800c99a:	463b      	movge	r3, r7
 800c99c:	4689      	mov	r9, r1
 800c99e:	bfa4      	itt	ge
 800c9a0:	460f      	movge	r7, r1
 800c9a2:	4699      	movge	r9, r3
 800c9a4:	693d      	ldr	r5, [r7, #16]
 800c9a6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c9aa:	68bb      	ldr	r3, [r7, #8]
 800c9ac:	6879      	ldr	r1, [r7, #4]
 800c9ae:	eb05 060a 	add.w	r6, r5, sl
 800c9b2:	42b3      	cmp	r3, r6
 800c9b4:	b085      	sub	sp, #20
 800c9b6:	bfb8      	it	lt
 800c9b8:	3101      	addlt	r1, #1
 800c9ba:	f7ff fe93 	bl	800c6e4 <_Balloc>
 800c9be:	b930      	cbnz	r0, 800c9ce <__multiply+0x42>
 800c9c0:	4602      	mov	r2, r0
 800c9c2:	4b41      	ldr	r3, [pc, #260]	@ (800cac8 <__multiply+0x13c>)
 800c9c4:	4841      	ldr	r0, [pc, #260]	@ (800cacc <__multiply+0x140>)
 800c9c6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c9ca:	f000 fd2d 	bl	800d428 <__assert_func>
 800c9ce:	f100 0414 	add.w	r4, r0, #20
 800c9d2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c9d6:	4623      	mov	r3, r4
 800c9d8:	2200      	movs	r2, #0
 800c9da:	4573      	cmp	r3, lr
 800c9dc:	d320      	bcc.n	800ca20 <__multiply+0x94>
 800c9de:	f107 0814 	add.w	r8, r7, #20
 800c9e2:	f109 0114 	add.w	r1, r9, #20
 800c9e6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c9ea:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c9ee:	9302      	str	r3, [sp, #8]
 800c9f0:	1beb      	subs	r3, r5, r7
 800c9f2:	3b15      	subs	r3, #21
 800c9f4:	f023 0303 	bic.w	r3, r3, #3
 800c9f8:	3304      	adds	r3, #4
 800c9fa:	3715      	adds	r7, #21
 800c9fc:	42bd      	cmp	r5, r7
 800c9fe:	bf38      	it	cc
 800ca00:	2304      	movcc	r3, #4
 800ca02:	9301      	str	r3, [sp, #4]
 800ca04:	9b02      	ldr	r3, [sp, #8]
 800ca06:	9103      	str	r1, [sp, #12]
 800ca08:	428b      	cmp	r3, r1
 800ca0a:	d80c      	bhi.n	800ca26 <__multiply+0x9a>
 800ca0c:	2e00      	cmp	r6, #0
 800ca0e:	dd03      	ble.n	800ca18 <__multiply+0x8c>
 800ca10:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d055      	beq.n	800cac4 <__multiply+0x138>
 800ca18:	6106      	str	r6, [r0, #16]
 800ca1a:	b005      	add	sp, #20
 800ca1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca20:	f843 2b04 	str.w	r2, [r3], #4
 800ca24:	e7d9      	b.n	800c9da <__multiply+0x4e>
 800ca26:	f8b1 a000 	ldrh.w	sl, [r1]
 800ca2a:	f1ba 0f00 	cmp.w	sl, #0
 800ca2e:	d01f      	beq.n	800ca70 <__multiply+0xe4>
 800ca30:	46c4      	mov	ip, r8
 800ca32:	46a1      	mov	r9, r4
 800ca34:	2700      	movs	r7, #0
 800ca36:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ca3a:	f8d9 3000 	ldr.w	r3, [r9]
 800ca3e:	fa1f fb82 	uxth.w	fp, r2
 800ca42:	b29b      	uxth	r3, r3
 800ca44:	fb0a 330b 	mla	r3, sl, fp, r3
 800ca48:	443b      	add	r3, r7
 800ca4a:	f8d9 7000 	ldr.w	r7, [r9]
 800ca4e:	0c12      	lsrs	r2, r2, #16
 800ca50:	0c3f      	lsrs	r7, r7, #16
 800ca52:	fb0a 7202 	mla	r2, sl, r2, r7
 800ca56:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ca5a:	b29b      	uxth	r3, r3
 800ca5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ca60:	4565      	cmp	r5, ip
 800ca62:	f849 3b04 	str.w	r3, [r9], #4
 800ca66:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ca6a:	d8e4      	bhi.n	800ca36 <__multiply+0xaa>
 800ca6c:	9b01      	ldr	r3, [sp, #4]
 800ca6e:	50e7      	str	r7, [r4, r3]
 800ca70:	9b03      	ldr	r3, [sp, #12]
 800ca72:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ca76:	3104      	adds	r1, #4
 800ca78:	f1b9 0f00 	cmp.w	r9, #0
 800ca7c:	d020      	beq.n	800cac0 <__multiply+0x134>
 800ca7e:	6823      	ldr	r3, [r4, #0]
 800ca80:	4647      	mov	r7, r8
 800ca82:	46a4      	mov	ip, r4
 800ca84:	f04f 0a00 	mov.w	sl, #0
 800ca88:	f8b7 b000 	ldrh.w	fp, [r7]
 800ca8c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800ca90:	fb09 220b 	mla	r2, r9, fp, r2
 800ca94:	4452      	add	r2, sl
 800ca96:	b29b      	uxth	r3, r3
 800ca98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ca9c:	f84c 3b04 	str.w	r3, [ip], #4
 800caa0:	f857 3b04 	ldr.w	r3, [r7], #4
 800caa4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800caa8:	f8bc 3000 	ldrh.w	r3, [ip]
 800caac:	fb09 330a 	mla	r3, r9, sl, r3
 800cab0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800cab4:	42bd      	cmp	r5, r7
 800cab6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800caba:	d8e5      	bhi.n	800ca88 <__multiply+0xfc>
 800cabc:	9a01      	ldr	r2, [sp, #4]
 800cabe:	50a3      	str	r3, [r4, r2]
 800cac0:	3404      	adds	r4, #4
 800cac2:	e79f      	b.n	800ca04 <__multiply+0x78>
 800cac4:	3e01      	subs	r6, #1
 800cac6:	e7a1      	b.n	800ca0c <__multiply+0x80>
 800cac8:	0800d657 	.word	0x0800d657
 800cacc:	0800d6d9 	.word	0x0800d6d9

0800cad0 <__pow5mult>:
 800cad0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cad4:	4615      	mov	r5, r2
 800cad6:	f012 0203 	ands.w	r2, r2, #3
 800cada:	4607      	mov	r7, r0
 800cadc:	460e      	mov	r6, r1
 800cade:	d007      	beq.n	800caf0 <__pow5mult+0x20>
 800cae0:	4c25      	ldr	r4, [pc, #148]	@ (800cb78 <__pow5mult+0xa8>)
 800cae2:	3a01      	subs	r2, #1
 800cae4:	2300      	movs	r3, #0
 800cae6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800caea:	f7ff fe5d 	bl	800c7a8 <__multadd>
 800caee:	4606      	mov	r6, r0
 800caf0:	10ad      	asrs	r5, r5, #2
 800caf2:	d03d      	beq.n	800cb70 <__pow5mult+0xa0>
 800caf4:	69fc      	ldr	r4, [r7, #28]
 800caf6:	b97c      	cbnz	r4, 800cb18 <__pow5mult+0x48>
 800caf8:	2010      	movs	r0, #16
 800cafa:	f7fc fc8b 	bl	8009414 <malloc>
 800cafe:	4602      	mov	r2, r0
 800cb00:	61f8      	str	r0, [r7, #28]
 800cb02:	b928      	cbnz	r0, 800cb10 <__pow5mult+0x40>
 800cb04:	4b1d      	ldr	r3, [pc, #116]	@ (800cb7c <__pow5mult+0xac>)
 800cb06:	481e      	ldr	r0, [pc, #120]	@ (800cb80 <__pow5mult+0xb0>)
 800cb08:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800cb0c:	f000 fc8c 	bl	800d428 <__assert_func>
 800cb10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cb14:	6004      	str	r4, [r0, #0]
 800cb16:	60c4      	str	r4, [r0, #12]
 800cb18:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800cb1c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cb20:	b94c      	cbnz	r4, 800cb36 <__pow5mult+0x66>
 800cb22:	f240 2171 	movw	r1, #625	@ 0x271
 800cb26:	4638      	mov	r0, r7
 800cb28:	f7ff ff1a 	bl	800c960 <__i2b>
 800cb2c:	2300      	movs	r3, #0
 800cb2e:	f8c8 0008 	str.w	r0, [r8, #8]
 800cb32:	4604      	mov	r4, r0
 800cb34:	6003      	str	r3, [r0, #0]
 800cb36:	f04f 0900 	mov.w	r9, #0
 800cb3a:	07eb      	lsls	r3, r5, #31
 800cb3c:	d50a      	bpl.n	800cb54 <__pow5mult+0x84>
 800cb3e:	4631      	mov	r1, r6
 800cb40:	4622      	mov	r2, r4
 800cb42:	4638      	mov	r0, r7
 800cb44:	f7ff ff22 	bl	800c98c <__multiply>
 800cb48:	4631      	mov	r1, r6
 800cb4a:	4680      	mov	r8, r0
 800cb4c:	4638      	mov	r0, r7
 800cb4e:	f7ff fe09 	bl	800c764 <_Bfree>
 800cb52:	4646      	mov	r6, r8
 800cb54:	106d      	asrs	r5, r5, #1
 800cb56:	d00b      	beq.n	800cb70 <__pow5mult+0xa0>
 800cb58:	6820      	ldr	r0, [r4, #0]
 800cb5a:	b938      	cbnz	r0, 800cb6c <__pow5mult+0x9c>
 800cb5c:	4622      	mov	r2, r4
 800cb5e:	4621      	mov	r1, r4
 800cb60:	4638      	mov	r0, r7
 800cb62:	f7ff ff13 	bl	800c98c <__multiply>
 800cb66:	6020      	str	r0, [r4, #0]
 800cb68:	f8c0 9000 	str.w	r9, [r0]
 800cb6c:	4604      	mov	r4, r0
 800cb6e:	e7e4      	b.n	800cb3a <__pow5mult+0x6a>
 800cb70:	4630      	mov	r0, r6
 800cb72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb76:	bf00      	nop
 800cb78:	0800d8c4 	.word	0x0800d8c4
 800cb7c:	0800d5e8 	.word	0x0800d5e8
 800cb80:	0800d6d9 	.word	0x0800d6d9

0800cb84 <__lshift>:
 800cb84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb88:	460c      	mov	r4, r1
 800cb8a:	6849      	ldr	r1, [r1, #4]
 800cb8c:	6923      	ldr	r3, [r4, #16]
 800cb8e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cb92:	68a3      	ldr	r3, [r4, #8]
 800cb94:	4607      	mov	r7, r0
 800cb96:	4691      	mov	r9, r2
 800cb98:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cb9c:	f108 0601 	add.w	r6, r8, #1
 800cba0:	42b3      	cmp	r3, r6
 800cba2:	db0b      	blt.n	800cbbc <__lshift+0x38>
 800cba4:	4638      	mov	r0, r7
 800cba6:	f7ff fd9d 	bl	800c6e4 <_Balloc>
 800cbaa:	4605      	mov	r5, r0
 800cbac:	b948      	cbnz	r0, 800cbc2 <__lshift+0x3e>
 800cbae:	4602      	mov	r2, r0
 800cbb0:	4b28      	ldr	r3, [pc, #160]	@ (800cc54 <__lshift+0xd0>)
 800cbb2:	4829      	ldr	r0, [pc, #164]	@ (800cc58 <__lshift+0xd4>)
 800cbb4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800cbb8:	f000 fc36 	bl	800d428 <__assert_func>
 800cbbc:	3101      	adds	r1, #1
 800cbbe:	005b      	lsls	r3, r3, #1
 800cbc0:	e7ee      	b.n	800cba0 <__lshift+0x1c>
 800cbc2:	2300      	movs	r3, #0
 800cbc4:	f100 0114 	add.w	r1, r0, #20
 800cbc8:	f100 0210 	add.w	r2, r0, #16
 800cbcc:	4618      	mov	r0, r3
 800cbce:	4553      	cmp	r3, sl
 800cbd0:	db33      	blt.n	800cc3a <__lshift+0xb6>
 800cbd2:	6920      	ldr	r0, [r4, #16]
 800cbd4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cbd8:	f104 0314 	add.w	r3, r4, #20
 800cbdc:	f019 091f 	ands.w	r9, r9, #31
 800cbe0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cbe4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cbe8:	d02b      	beq.n	800cc42 <__lshift+0xbe>
 800cbea:	f1c9 0e20 	rsb	lr, r9, #32
 800cbee:	468a      	mov	sl, r1
 800cbf0:	2200      	movs	r2, #0
 800cbf2:	6818      	ldr	r0, [r3, #0]
 800cbf4:	fa00 f009 	lsl.w	r0, r0, r9
 800cbf8:	4310      	orrs	r0, r2
 800cbfa:	f84a 0b04 	str.w	r0, [sl], #4
 800cbfe:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc02:	459c      	cmp	ip, r3
 800cc04:	fa22 f20e 	lsr.w	r2, r2, lr
 800cc08:	d8f3      	bhi.n	800cbf2 <__lshift+0x6e>
 800cc0a:	ebac 0304 	sub.w	r3, ip, r4
 800cc0e:	3b15      	subs	r3, #21
 800cc10:	f023 0303 	bic.w	r3, r3, #3
 800cc14:	3304      	adds	r3, #4
 800cc16:	f104 0015 	add.w	r0, r4, #21
 800cc1a:	4560      	cmp	r0, ip
 800cc1c:	bf88      	it	hi
 800cc1e:	2304      	movhi	r3, #4
 800cc20:	50ca      	str	r2, [r1, r3]
 800cc22:	b10a      	cbz	r2, 800cc28 <__lshift+0xa4>
 800cc24:	f108 0602 	add.w	r6, r8, #2
 800cc28:	3e01      	subs	r6, #1
 800cc2a:	4638      	mov	r0, r7
 800cc2c:	612e      	str	r6, [r5, #16]
 800cc2e:	4621      	mov	r1, r4
 800cc30:	f7ff fd98 	bl	800c764 <_Bfree>
 800cc34:	4628      	mov	r0, r5
 800cc36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc3a:	f842 0f04 	str.w	r0, [r2, #4]!
 800cc3e:	3301      	adds	r3, #1
 800cc40:	e7c5      	b.n	800cbce <__lshift+0x4a>
 800cc42:	3904      	subs	r1, #4
 800cc44:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc48:	f841 2f04 	str.w	r2, [r1, #4]!
 800cc4c:	459c      	cmp	ip, r3
 800cc4e:	d8f9      	bhi.n	800cc44 <__lshift+0xc0>
 800cc50:	e7ea      	b.n	800cc28 <__lshift+0xa4>
 800cc52:	bf00      	nop
 800cc54:	0800d657 	.word	0x0800d657
 800cc58:	0800d6d9 	.word	0x0800d6d9

0800cc5c <__mcmp>:
 800cc5c:	690a      	ldr	r2, [r1, #16]
 800cc5e:	4603      	mov	r3, r0
 800cc60:	6900      	ldr	r0, [r0, #16]
 800cc62:	1a80      	subs	r0, r0, r2
 800cc64:	b530      	push	{r4, r5, lr}
 800cc66:	d10e      	bne.n	800cc86 <__mcmp+0x2a>
 800cc68:	3314      	adds	r3, #20
 800cc6a:	3114      	adds	r1, #20
 800cc6c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cc70:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cc74:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cc78:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cc7c:	4295      	cmp	r5, r2
 800cc7e:	d003      	beq.n	800cc88 <__mcmp+0x2c>
 800cc80:	d205      	bcs.n	800cc8e <__mcmp+0x32>
 800cc82:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cc86:	bd30      	pop	{r4, r5, pc}
 800cc88:	42a3      	cmp	r3, r4
 800cc8a:	d3f3      	bcc.n	800cc74 <__mcmp+0x18>
 800cc8c:	e7fb      	b.n	800cc86 <__mcmp+0x2a>
 800cc8e:	2001      	movs	r0, #1
 800cc90:	e7f9      	b.n	800cc86 <__mcmp+0x2a>
	...

0800cc94 <__mdiff>:
 800cc94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc98:	4689      	mov	r9, r1
 800cc9a:	4606      	mov	r6, r0
 800cc9c:	4611      	mov	r1, r2
 800cc9e:	4648      	mov	r0, r9
 800cca0:	4614      	mov	r4, r2
 800cca2:	f7ff ffdb 	bl	800cc5c <__mcmp>
 800cca6:	1e05      	subs	r5, r0, #0
 800cca8:	d112      	bne.n	800ccd0 <__mdiff+0x3c>
 800ccaa:	4629      	mov	r1, r5
 800ccac:	4630      	mov	r0, r6
 800ccae:	f7ff fd19 	bl	800c6e4 <_Balloc>
 800ccb2:	4602      	mov	r2, r0
 800ccb4:	b928      	cbnz	r0, 800ccc2 <__mdiff+0x2e>
 800ccb6:	4b3f      	ldr	r3, [pc, #252]	@ (800cdb4 <__mdiff+0x120>)
 800ccb8:	f240 2137 	movw	r1, #567	@ 0x237
 800ccbc:	483e      	ldr	r0, [pc, #248]	@ (800cdb8 <__mdiff+0x124>)
 800ccbe:	f000 fbb3 	bl	800d428 <__assert_func>
 800ccc2:	2301      	movs	r3, #1
 800ccc4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ccc8:	4610      	mov	r0, r2
 800ccca:	b003      	add	sp, #12
 800cccc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccd0:	bfbc      	itt	lt
 800ccd2:	464b      	movlt	r3, r9
 800ccd4:	46a1      	movlt	r9, r4
 800ccd6:	4630      	mov	r0, r6
 800ccd8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ccdc:	bfba      	itte	lt
 800ccde:	461c      	movlt	r4, r3
 800cce0:	2501      	movlt	r5, #1
 800cce2:	2500      	movge	r5, #0
 800cce4:	f7ff fcfe 	bl	800c6e4 <_Balloc>
 800cce8:	4602      	mov	r2, r0
 800ccea:	b918      	cbnz	r0, 800ccf4 <__mdiff+0x60>
 800ccec:	4b31      	ldr	r3, [pc, #196]	@ (800cdb4 <__mdiff+0x120>)
 800ccee:	f240 2145 	movw	r1, #581	@ 0x245
 800ccf2:	e7e3      	b.n	800ccbc <__mdiff+0x28>
 800ccf4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ccf8:	6926      	ldr	r6, [r4, #16]
 800ccfa:	60c5      	str	r5, [r0, #12]
 800ccfc:	f109 0310 	add.w	r3, r9, #16
 800cd00:	f109 0514 	add.w	r5, r9, #20
 800cd04:	f104 0e14 	add.w	lr, r4, #20
 800cd08:	f100 0b14 	add.w	fp, r0, #20
 800cd0c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800cd10:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800cd14:	9301      	str	r3, [sp, #4]
 800cd16:	46d9      	mov	r9, fp
 800cd18:	f04f 0c00 	mov.w	ip, #0
 800cd1c:	9b01      	ldr	r3, [sp, #4]
 800cd1e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800cd22:	f853 af04 	ldr.w	sl, [r3, #4]!
 800cd26:	9301      	str	r3, [sp, #4]
 800cd28:	fa1f f38a 	uxth.w	r3, sl
 800cd2c:	4619      	mov	r1, r3
 800cd2e:	b283      	uxth	r3, r0
 800cd30:	1acb      	subs	r3, r1, r3
 800cd32:	0c00      	lsrs	r0, r0, #16
 800cd34:	4463      	add	r3, ip
 800cd36:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800cd3a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800cd3e:	b29b      	uxth	r3, r3
 800cd40:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800cd44:	4576      	cmp	r6, lr
 800cd46:	f849 3b04 	str.w	r3, [r9], #4
 800cd4a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cd4e:	d8e5      	bhi.n	800cd1c <__mdiff+0x88>
 800cd50:	1b33      	subs	r3, r6, r4
 800cd52:	3b15      	subs	r3, #21
 800cd54:	f023 0303 	bic.w	r3, r3, #3
 800cd58:	3415      	adds	r4, #21
 800cd5a:	3304      	adds	r3, #4
 800cd5c:	42a6      	cmp	r6, r4
 800cd5e:	bf38      	it	cc
 800cd60:	2304      	movcc	r3, #4
 800cd62:	441d      	add	r5, r3
 800cd64:	445b      	add	r3, fp
 800cd66:	461e      	mov	r6, r3
 800cd68:	462c      	mov	r4, r5
 800cd6a:	4544      	cmp	r4, r8
 800cd6c:	d30e      	bcc.n	800cd8c <__mdiff+0xf8>
 800cd6e:	f108 0103 	add.w	r1, r8, #3
 800cd72:	1b49      	subs	r1, r1, r5
 800cd74:	f021 0103 	bic.w	r1, r1, #3
 800cd78:	3d03      	subs	r5, #3
 800cd7a:	45a8      	cmp	r8, r5
 800cd7c:	bf38      	it	cc
 800cd7e:	2100      	movcc	r1, #0
 800cd80:	440b      	add	r3, r1
 800cd82:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cd86:	b191      	cbz	r1, 800cdae <__mdiff+0x11a>
 800cd88:	6117      	str	r7, [r2, #16]
 800cd8a:	e79d      	b.n	800ccc8 <__mdiff+0x34>
 800cd8c:	f854 1b04 	ldr.w	r1, [r4], #4
 800cd90:	46e6      	mov	lr, ip
 800cd92:	0c08      	lsrs	r0, r1, #16
 800cd94:	fa1c fc81 	uxtah	ip, ip, r1
 800cd98:	4471      	add	r1, lr
 800cd9a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800cd9e:	b289      	uxth	r1, r1
 800cda0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800cda4:	f846 1b04 	str.w	r1, [r6], #4
 800cda8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cdac:	e7dd      	b.n	800cd6a <__mdiff+0xd6>
 800cdae:	3f01      	subs	r7, #1
 800cdb0:	e7e7      	b.n	800cd82 <__mdiff+0xee>
 800cdb2:	bf00      	nop
 800cdb4:	0800d657 	.word	0x0800d657
 800cdb8:	0800d6d9 	.word	0x0800d6d9

0800cdbc <__ulp>:
 800cdbc:	b082      	sub	sp, #8
 800cdbe:	ed8d 0b00 	vstr	d0, [sp]
 800cdc2:	9a01      	ldr	r2, [sp, #4]
 800cdc4:	4b0f      	ldr	r3, [pc, #60]	@ (800ce04 <__ulp+0x48>)
 800cdc6:	4013      	ands	r3, r2
 800cdc8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	dc08      	bgt.n	800cde2 <__ulp+0x26>
 800cdd0:	425b      	negs	r3, r3
 800cdd2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800cdd6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800cdda:	da04      	bge.n	800cde6 <__ulp+0x2a>
 800cddc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800cde0:	4113      	asrs	r3, r2
 800cde2:	2200      	movs	r2, #0
 800cde4:	e008      	b.n	800cdf8 <__ulp+0x3c>
 800cde6:	f1a2 0314 	sub.w	r3, r2, #20
 800cdea:	2b1e      	cmp	r3, #30
 800cdec:	bfda      	itte	le
 800cdee:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800cdf2:	40da      	lsrle	r2, r3
 800cdf4:	2201      	movgt	r2, #1
 800cdf6:	2300      	movs	r3, #0
 800cdf8:	4619      	mov	r1, r3
 800cdfa:	4610      	mov	r0, r2
 800cdfc:	ec41 0b10 	vmov	d0, r0, r1
 800ce00:	b002      	add	sp, #8
 800ce02:	4770      	bx	lr
 800ce04:	7ff00000 	.word	0x7ff00000

0800ce08 <__b2d>:
 800ce08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce0c:	6906      	ldr	r6, [r0, #16]
 800ce0e:	f100 0814 	add.w	r8, r0, #20
 800ce12:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ce16:	1f37      	subs	r7, r6, #4
 800ce18:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ce1c:	4610      	mov	r0, r2
 800ce1e:	f7ff fd53 	bl	800c8c8 <__hi0bits>
 800ce22:	f1c0 0320 	rsb	r3, r0, #32
 800ce26:	280a      	cmp	r0, #10
 800ce28:	600b      	str	r3, [r1, #0]
 800ce2a:	491b      	ldr	r1, [pc, #108]	@ (800ce98 <__b2d+0x90>)
 800ce2c:	dc15      	bgt.n	800ce5a <__b2d+0x52>
 800ce2e:	f1c0 0c0b 	rsb	ip, r0, #11
 800ce32:	fa22 f30c 	lsr.w	r3, r2, ip
 800ce36:	45b8      	cmp	r8, r7
 800ce38:	ea43 0501 	orr.w	r5, r3, r1
 800ce3c:	bf34      	ite	cc
 800ce3e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ce42:	2300      	movcs	r3, #0
 800ce44:	3015      	adds	r0, #21
 800ce46:	fa02 f000 	lsl.w	r0, r2, r0
 800ce4a:	fa23 f30c 	lsr.w	r3, r3, ip
 800ce4e:	4303      	orrs	r3, r0
 800ce50:	461c      	mov	r4, r3
 800ce52:	ec45 4b10 	vmov	d0, r4, r5
 800ce56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce5a:	45b8      	cmp	r8, r7
 800ce5c:	bf3a      	itte	cc
 800ce5e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ce62:	f1a6 0708 	subcc.w	r7, r6, #8
 800ce66:	2300      	movcs	r3, #0
 800ce68:	380b      	subs	r0, #11
 800ce6a:	d012      	beq.n	800ce92 <__b2d+0x8a>
 800ce6c:	f1c0 0120 	rsb	r1, r0, #32
 800ce70:	fa23 f401 	lsr.w	r4, r3, r1
 800ce74:	4082      	lsls	r2, r0
 800ce76:	4322      	orrs	r2, r4
 800ce78:	4547      	cmp	r7, r8
 800ce7a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ce7e:	bf8c      	ite	hi
 800ce80:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ce84:	2200      	movls	r2, #0
 800ce86:	4083      	lsls	r3, r0
 800ce88:	40ca      	lsrs	r2, r1
 800ce8a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ce8e:	4313      	orrs	r3, r2
 800ce90:	e7de      	b.n	800ce50 <__b2d+0x48>
 800ce92:	ea42 0501 	orr.w	r5, r2, r1
 800ce96:	e7db      	b.n	800ce50 <__b2d+0x48>
 800ce98:	3ff00000 	.word	0x3ff00000

0800ce9c <__d2b>:
 800ce9c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cea0:	460f      	mov	r7, r1
 800cea2:	2101      	movs	r1, #1
 800cea4:	ec59 8b10 	vmov	r8, r9, d0
 800cea8:	4616      	mov	r6, r2
 800ceaa:	f7ff fc1b 	bl	800c6e4 <_Balloc>
 800ceae:	4604      	mov	r4, r0
 800ceb0:	b930      	cbnz	r0, 800cec0 <__d2b+0x24>
 800ceb2:	4602      	mov	r2, r0
 800ceb4:	4b23      	ldr	r3, [pc, #140]	@ (800cf44 <__d2b+0xa8>)
 800ceb6:	4824      	ldr	r0, [pc, #144]	@ (800cf48 <__d2b+0xac>)
 800ceb8:	f240 310f 	movw	r1, #783	@ 0x30f
 800cebc:	f000 fab4 	bl	800d428 <__assert_func>
 800cec0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cec4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cec8:	b10d      	cbz	r5, 800cece <__d2b+0x32>
 800ceca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cece:	9301      	str	r3, [sp, #4]
 800ced0:	f1b8 0300 	subs.w	r3, r8, #0
 800ced4:	d023      	beq.n	800cf1e <__d2b+0x82>
 800ced6:	4668      	mov	r0, sp
 800ced8:	9300      	str	r3, [sp, #0]
 800ceda:	f7ff fd14 	bl	800c906 <__lo0bits>
 800cede:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cee2:	b1d0      	cbz	r0, 800cf1a <__d2b+0x7e>
 800cee4:	f1c0 0320 	rsb	r3, r0, #32
 800cee8:	fa02 f303 	lsl.w	r3, r2, r3
 800ceec:	430b      	orrs	r3, r1
 800ceee:	40c2      	lsrs	r2, r0
 800cef0:	6163      	str	r3, [r4, #20]
 800cef2:	9201      	str	r2, [sp, #4]
 800cef4:	9b01      	ldr	r3, [sp, #4]
 800cef6:	61a3      	str	r3, [r4, #24]
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	bf0c      	ite	eq
 800cefc:	2201      	moveq	r2, #1
 800cefe:	2202      	movne	r2, #2
 800cf00:	6122      	str	r2, [r4, #16]
 800cf02:	b1a5      	cbz	r5, 800cf2e <__d2b+0x92>
 800cf04:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800cf08:	4405      	add	r5, r0
 800cf0a:	603d      	str	r5, [r7, #0]
 800cf0c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800cf10:	6030      	str	r0, [r6, #0]
 800cf12:	4620      	mov	r0, r4
 800cf14:	b003      	add	sp, #12
 800cf16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cf1a:	6161      	str	r1, [r4, #20]
 800cf1c:	e7ea      	b.n	800cef4 <__d2b+0x58>
 800cf1e:	a801      	add	r0, sp, #4
 800cf20:	f7ff fcf1 	bl	800c906 <__lo0bits>
 800cf24:	9b01      	ldr	r3, [sp, #4]
 800cf26:	6163      	str	r3, [r4, #20]
 800cf28:	3020      	adds	r0, #32
 800cf2a:	2201      	movs	r2, #1
 800cf2c:	e7e8      	b.n	800cf00 <__d2b+0x64>
 800cf2e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cf32:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800cf36:	6038      	str	r0, [r7, #0]
 800cf38:	6918      	ldr	r0, [r3, #16]
 800cf3a:	f7ff fcc5 	bl	800c8c8 <__hi0bits>
 800cf3e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cf42:	e7e5      	b.n	800cf10 <__d2b+0x74>
 800cf44:	0800d657 	.word	0x0800d657
 800cf48:	0800d6d9 	.word	0x0800d6d9

0800cf4c <__ratio>:
 800cf4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf50:	b085      	sub	sp, #20
 800cf52:	e9cd 1000 	strd	r1, r0, [sp]
 800cf56:	a902      	add	r1, sp, #8
 800cf58:	f7ff ff56 	bl	800ce08 <__b2d>
 800cf5c:	9800      	ldr	r0, [sp, #0]
 800cf5e:	a903      	add	r1, sp, #12
 800cf60:	ec55 4b10 	vmov	r4, r5, d0
 800cf64:	f7ff ff50 	bl	800ce08 <__b2d>
 800cf68:	9b01      	ldr	r3, [sp, #4]
 800cf6a:	6919      	ldr	r1, [r3, #16]
 800cf6c:	9b00      	ldr	r3, [sp, #0]
 800cf6e:	691b      	ldr	r3, [r3, #16]
 800cf70:	1ac9      	subs	r1, r1, r3
 800cf72:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800cf76:	1a9b      	subs	r3, r3, r2
 800cf78:	ec5b ab10 	vmov	sl, fp, d0
 800cf7c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	bfce      	itee	gt
 800cf84:	462a      	movgt	r2, r5
 800cf86:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800cf8a:	465a      	movle	r2, fp
 800cf8c:	462f      	mov	r7, r5
 800cf8e:	46d9      	mov	r9, fp
 800cf90:	bfcc      	ite	gt
 800cf92:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800cf96:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800cf9a:	464b      	mov	r3, r9
 800cf9c:	4652      	mov	r2, sl
 800cf9e:	4620      	mov	r0, r4
 800cfa0:	4639      	mov	r1, r7
 800cfa2:	f7f3 fc5b 	bl	800085c <__aeabi_ddiv>
 800cfa6:	ec41 0b10 	vmov	d0, r0, r1
 800cfaa:	b005      	add	sp, #20
 800cfac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cfb0 <__copybits>:
 800cfb0:	3901      	subs	r1, #1
 800cfb2:	b570      	push	{r4, r5, r6, lr}
 800cfb4:	1149      	asrs	r1, r1, #5
 800cfb6:	6914      	ldr	r4, [r2, #16]
 800cfb8:	3101      	adds	r1, #1
 800cfba:	f102 0314 	add.w	r3, r2, #20
 800cfbe:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800cfc2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800cfc6:	1f05      	subs	r5, r0, #4
 800cfc8:	42a3      	cmp	r3, r4
 800cfca:	d30c      	bcc.n	800cfe6 <__copybits+0x36>
 800cfcc:	1aa3      	subs	r3, r4, r2
 800cfce:	3b11      	subs	r3, #17
 800cfd0:	f023 0303 	bic.w	r3, r3, #3
 800cfd4:	3211      	adds	r2, #17
 800cfd6:	42a2      	cmp	r2, r4
 800cfd8:	bf88      	it	hi
 800cfda:	2300      	movhi	r3, #0
 800cfdc:	4418      	add	r0, r3
 800cfde:	2300      	movs	r3, #0
 800cfe0:	4288      	cmp	r0, r1
 800cfe2:	d305      	bcc.n	800cff0 <__copybits+0x40>
 800cfe4:	bd70      	pop	{r4, r5, r6, pc}
 800cfe6:	f853 6b04 	ldr.w	r6, [r3], #4
 800cfea:	f845 6f04 	str.w	r6, [r5, #4]!
 800cfee:	e7eb      	b.n	800cfc8 <__copybits+0x18>
 800cff0:	f840 3b04 	str.w	r3, [r0], #4
 800cff4:	e7f4      	b.n	800cfe0 <__copybits+0x30>

0800cff6 <__any_on>:
 800cff6:	f100 0214 	add.w	r2, r0, #20
 800cffa:	6900      	ldr	r0, [r0, #16]
 800cffc:	114b      	asrs	r3, r1, #5
 800cffe:	4298      	cmp	r0, r3
 800d000:	b510      	push	{r4, lr}
 800d002:	db11      	blt.n	800d028 <__any_on+0x32>
 800d004:	dd0a      	ble.n	800d01c <__any_on+0x26>
 800d006:	f011 011f 	ands.w	r1, r1, #31
 800d00a:	d007      	beq.n	800d01c <__any_on+0x26>
 800d00c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d010:	fa24 f001 	lsr.w	r0, r4, r1
 800d014:	fa00 f101 	lsl.w	r1, r0, r1
 800d018:	428c      	cmp	r4, r1
 800d01a:	d10b      	bne.n	800d034 <__any_on+0x3e>
 800d01c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d020:	4293      	cmp	r3, r2
 800d022:	d803      	bhi.n	800d02c <__any_on+0x36>
 800d024:	2000      	movs	r0, #0
 800d026:	bd10      	pop	{r4, pc}
 800d028:	4603      	mov	r3, r0
 800d02a:	e7f7      	b.n	800d01c <__any_on+0x26>
 800d02c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d030:	2900      	cmp	r1, #0
 800d032:	d0f5      	beq.n	800d020 <__any_on+0x2a>
 800d034:	2001      	movs	r0, #1
 800d036:	e7f6      	b.n	800d026 <__any_on+0x30>

0800d038 <__sread>:
 800d038:	b510      	push	{r4, lr}
 800d03a:	460c      	mov	r4, r1
 800d03c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d040:	f000 f9ac 	bl	800d39c <_read_r>
 800d044:	2800      	cmp	r0, #0
 800d046:	bfab      	itete	ge
 800d048:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d04a:	89a3      	ldrhlt	r3, [r4, #12]
 800d04c:	181b      	addge	r3, r3, r0
 800d04e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d052:	bfac      	ite	ge
 800d054:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d056:	81a3      	strhlt	r3, [r4, #12]
 800d058:	bd10      	pop	{r4, pc}

0800d05a <__swrite>:
 800d05a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d05e:	461f      	mov	r7, r3
 800d060:	898b      	ldrh	r3, [r1, #12]
 800d062:	05db      	lsls	r3, r3, #23
 800d064:	4605      	mov	r5, r0
 800d066:	460c      	mov	r4, r1
 800d068:	4616      	mov	r6, r2
 800d06a:	d505      	bpl.n	800d078 <__swrite+0x1e>
 800d06c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d070:	2302      	movs	r3, #2
 800d072:	2200      	movs	r2, #0
 800d074:	f000 f980 	bl	800d378 <_lseek_r>
 800d078:	89a3      	ldrh	r3, [r4, #12]
 800d07a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d07e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d082:	81a3      	strh	r3, [r4, #12]
 800d084:	4632      	mov	r2, r6
 800d086:	463b      	mov	r3, r7
 800d088:	4628      	mov	r0, r5
 800d08a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d08e:	f000 b997 	b.w	800d3c0 <_write_r>

0800d092 <__sseek>:
 800d092:	b510      	push	{r4, lr}
 800d094:	460c      	mov	r4, r1
 800d096:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d09a:	f000 f96d 	bl	800d378 <_lseek_r>
 800d09e:	1c43      	adds	r3, r0, #1
 800d0a0:	89a3      	ldrh	r3, [r4, #12]
 800d0a2:	bf15      	itete	ne
 800d0a4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d0a6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d0aa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d0ae:	81a3      	strheq	r3, [r4, #12]
 800d0b0:	bf18      	it	ne
 800d0b2:	81a3      	strhne	r3, [r4, #12]
 800d0b4:	bd10      	pop	{r4, pc}

0800d0b6 <__sclose>:
 800d0b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0ba:	f000 b993 	b.w	800d3e4 <_close_r>

0800d0be <_realloc_r>:
 800d0be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0c2:	4607      	mov	r7, r0
 800d0c4:	4614      	mov	r4, r2
 800d0c6:	460d      	mov	r5, r1
 800d0c8:	b921      	cbnz	r1, 800d0d4 <_realloc_r+0x16>
 800d0ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d0ce:	4611      	mov	r1, r2
 800d0d0:	f7fc b9ca 	b.w	8009468 <_malloc_r>
 800d0d4:	b92a      	cbnz	r2, 800d0e2 <_realloc_r+0x24>
 800d0d6:	f7fe fc2b 	bl	800b930 <_free_r>
 800d0da:	4625      	mov	r5, r4
 800d0dc:	4628      	mov	r0, r5
 800d0de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d0e2:	f000 f9bf 	bl	800d464 <_malloc_usable_size_r>
 800d0e6:	4284      	cmp	r4, r0
 800d0e8:	4606      	mov	r6, r0
 800d0ea:	d802      	bhi.n	800d0f2 <_realloc_r+0x34>
 800d0ec:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d0f0:	d8f4      	bhi.n	800d0dc <_realloc_r+0x1e>
 800d0f2:	4621      	mov	r1, r4
 800d0f4:	4638      	mov	r0, r7
 800d0f6:	f7fc f9b7 	bl	8009468 <_malloc_r>
 800d0fa:	4680      	mov	r8, r0
 800d0fc:	b908      	cbnz	r0, 800d102 <_realloc_r+0x44>
 800d0fe:	4645      	mov	r5, r8
 800d100:	e7ec      	b.n	800d0dc <_realloc_r+0x1e>
 800d102:	42b4      	cmp	r4, r6
 800d104:	4622      	mov	r2, r4
 800d106:	4629      	mov	r1, r5
 800d108:	bf28      	it	cs
 800d10a:	4632      	movcs	r2, r6
 800d10c:	f7fd fd98 	bl	800ac40 <memcpy>
 800d110:	4629      	mov	r1, r5
 800d112:	4638      	mov	r0, r7
 800d114:	f7fe fc0c 	bl	800b930 <_free_r>
 800d118:	e7f1      	b.n	800d0fe <_realloc_r+0x40>

0800d11a <__swbuf_r>:
 800d11a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d11c:	460e      	mov	r6, r1
 800d11e:	4614      	mov	r4, r2
 800d120:	4605      	mov	r5, r0
 800d122:	b118      	cbz	r0, 800d12c <__swbuf_r+0x12>
 800d124:	6a03      	ldr	r3, [r0, #32]
 800d126:	b90b      	cbnz	r3, 800d12c <__swbuf_r+0x12>
 800d128:	f7fc fe72 	bl	8009e10 <__sinit>
 800d12c:	69a3      	ldr	r3, [r4, #24]
 800d12e:	60a3      	str	r3, [r4, #8]
 800d130:	89a3      	ldrh	r3, [r4, #12]
 800d132:	071a      	lsls	r2, r3, #28
 800d134:	d501      	bpl.n	800d13a <__swbuf_r+0x20>
 800d136:	6923      	ldr	r3, [r4, #16]
 800d138:	b943      	cbnz	r3, 800d14c <__swbuf_r+0x32>
 800d13a:	4621      	mov	r1, r4
 800d13c:	4628      	mov	r0, r5
 800d13e:	f000 f82b 	bl	800d198 <__swsetup_r>
 800d142:	b118      	cbz	r0, 800d14c <__swbuf_r+0x32>
 800d144:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800d148:	4638      	mov	r0, r7
 800d14a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d14c:	6823      	ldr	r3, [r4, #0]
 800d14e:	6922      	ldr	r2, [r4, #16]
 800d150:	1a98      	subs	r0, r3, r2
 800d152:	6963      	ldr	r3, [r4, #20]
 800d154:	b2f6      	uxtb	r6, r6
 800d156:	4283      	cmp	r3, r0
 800d158:	4637      	mov	r7, r6
 800d15a:	dc05      	bgt.n	800d168 <__swbuf_r+0x4e>
 800d15c:	4621      	mov	r1, r4
 800d15e:	4628      	mov	r0, r5
 800d160:	f7ff fa98 	bl	800c694 <_fflush_r>
 800d164:	2800      	cmp	r0, #0
 800d166:	d1ed      	bne.n	800d144 <__swbuf_r+0x2a>
 800d168:	68a3      	ldr	r3, [r4, #8]
 800d16a:	3b01      	subs	r3, #1
 800d16c:	60a3      	str	r3, [r4, #8]
 800d16e:	6823      	ldr	r3, [r4, #0]
 800d170:	1c5a      	adds	r2, r3, #1
 800d172:	6022      	str	r2, [r4, #0]
 800d174:	701e      	strb	r6, [r3, #0]
 800d176:	6962      	ldr	r2, [r4, #20]
 800d178:	1c43      	adds	r3, r0, #1
 800d17a:	429a      	cmp	r2, r3
 800d17c:	d004      	beq.n	800d188 <__swbuf_r+0x6e>
 800d17e:	89a3      	ldrh	r3, [r4, #12]
 800d180:	07db      	lsls	r3, r3, #31
 800d182:	d5e1      	bpl.n	800d148 <__swbuf_r+0x2e>
 800d184:	2e0a      	cmp	r6, #10
 800d186:	d1df      	bne.n	800d148 <__swbuf_r+0x2e>
 800d188:	4621      	mov	r1, r4
 800d18a:	4628      	mov	r0, r5
 800d18c:	f7ff fa82 	bl	800c694 <_fflush_r>
 800d190:	2800      	cmp	r0, #0
 800d192:	d0d9      	beq.n	800d148 <__swbuf_r+0x2e>
 800d194:	e7d6      	b.n	800d144 <__swbuf_r+0x2a>
	...

0800d198 <__swsetup_r>:
 800d198:	b538      	push	{r3, r4, r5, lr}
 800d19a:	4b29      	ldr	r3, [pc, #164]	@ (800d240 <__swsetup_r+0xa8>)
 800d19c:	4605      	mov	r5, r0
 800d19e:	6818      	ldr	r0, [r3, #0]
 800d1a0:	460c      	mov	r4, r1
 800d1a2:	b118      	cbz	r0, 800d1ac <__swsetup_r+0x14>
 800d1a4:	6a03      	ldr	r3, [r0, #32]
 800d1a6:	b90b      	cbnz	r3, 800d1ac <__swsetup_r+0x14>
 800d1a8:	f7fc fe32 	bl	8009e10 <__sinit>
 800d1ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d1b0:	0719      	lsls	r1, r3, #28
 800d1b2:	d422      	bmi.n	800d1fa <__swsetup_r+0x62>
 800d1b4:	06da      	lsls	r2, r3, #27
 800d1b6:	d407      	bmi.n	800d1c8 <__swsetup_r+0x30>
 800d1b8:	2209      	movs	r2, #9
 800d1ba:	602a      	str	r2, [r5, #0]
 800d1bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d1c0:	81a3      	strh	r3, [r4, #12]
 800d1c2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d1c6:	e033      	b.n	800d230 <__swsetup_r+0x98>
 800d1c8:	0758      	lsls	r0, r3, #29
 800d1ca:	d512      	bpl.n	800d1f2 <__swsetup_r+0x5a>
 800d1cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d1ce:	b141      	cbz	r1, 800d1e2 <__swsetup_r+0x4a>
 800d1d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d1d4:	4299      	cmp	r1, r3
 800d1d6:	d002      	beq.n	800d1de <__swsetup_r+0x46>
 800d1d8:	4628      	mov	r0, r5
 800d1da:	f7fe fba9 	bl	800b930 <_free_r>
 800d1de:	2300      	movs	r3, #0
 800d1e0:	6363      	str	r3, [r4, #52]	@ 0x34
 800d1e2:	89a3      	ldrh	r3, [r4, #12]
 800d1e4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d1e8:	81a3      	strh	r3, [r4, #12]
 800d1ea:	2300      	movs	r3, #0
 800d1ec:	6063      	str	r3, [r4, #4]
 800d1ee:	6923      	ldr	r3, [r4, #16]
 800d1f0:	6023      	str	r3, [r4, #0]
 800d1f2:	89a3      	ldrh	r3, [r4, #12]
 800d1f4:	f043 0308 	orr.w	r3, r3, #8
 800d1f8:	81a3      	strh	r3, [r4, #12]
 800d1fa:	6923      	ldr	r3, [r4, #16]
 800d1fc:	b94b      	cbnz	r3, 800d212 <__swsetup_r+0x7a>
 800d1fe:	89a3      	ldrh	r3, [r4, #12]
 800d200:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d204:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d208:	d003      	beq.n	800d212 <__swsetup_r+0x7a>
 800d20a:	4621      	mov	r1, r4
 800d20c:	4628      	mov	r0, r5
 800d20e:	f000 f84c 	bl	800d2aa <__smakebuf_r>
 800d212:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d216:	f013 0201 	ands.w	r2, r3, #1
 800d21a:	d00a      	beq.n	800d232 <__swsetup_r+0x9a>
 800d21c:	2200      	movs	r2, #0
 800d21e:	60a2      	str	r2, [r4, #8]
 800d220:	6962      	ldr	r2, [r4, #20]
 800d222:	4252      	negs	r2, r2
 800d224:	61a2      	str	r2, [r4, #24]
 800d226:	6922      	ldr	r2, [r4, #16]
 800d228:	b942      	cbnz	r2, 800d23c <__swsetup_r+0xa4>
 800d22a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d22e:	d1c5      	bne.n	800d1bc <__swsetup_r+0x24>
 800d230:	bd38      	pop	{r3, r4, r5, pc}
 800d232:	0799      	lsls	r1, r3, #30
 800d234:	bf58      	it	pl
 800d236:	6962      	ldrpl	r2, [r4, #20]
 800d238:	60a2      	str	r2, [r4, #8]
 800d23a:	e7f4      	b.n	800d226 <__swsetup_r+0x8e>
 800d23c:	2000      	movs	r0, #0
 800d23e:	e7f7      	b.n	800d230 <__swsetup_r+0x98>
 800d240:	20000184 	.word	0x20000184

0800d244 <__ascii_wctomb>:
 800d244:	4603      	mov	r3, r0
 800d246:	4608      	mov	r0, r1
 800d248:	b141      	cbz	r1, 800d25c <__ascii_wctomb+0x18>
 800d24a:	2aff      	cmp	r2, #255	@ 0xff
 800d24c:	d904      	bls.n	800d258 <__ascii_wctomb+0x14>
 800d24e:	228a      	movs	r2, #138	@ 0x8a
 800d250:	601a      	str	r2, [r3, #0]
 800d252:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d256:	4770      	bx	lr
 800d258:	700a      	strb	r2, [r1, #0]
 800d25a:	2001      	movs	r0, #1
 800d25c:	4770      	bx	lr

0800d25e <__swhatbuf_r>:
 800d25e:	b570      	push	{r4, r5, r6, lr}
 800d260:	460c      	mov	r4, r1
 800d262:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d266:	2900      	cmp	r1, #0
 800d268:	b096      	sub	sp, #88	@ 0x58
 800d26a:	4615      	mov	r5, r2
 800d26c:	461e      	mov	r6, r3
 800d26e:	da0d      	bge.n	800d28c <__swhatbuf_r+0x2e>
 800d270:	89a3      	ldrh	r3, [r4, #12]
 800d272:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d276:	f04f 0100 	mov.w	r1, #0
 800d27a:	bf14      	ite	ne
 800d27c:	2340      	movne	r3, #64	@ 0x40
 800d27e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d282:	2000      	movs	r0, #0
 800d284:	6031      	str	r1, [r6, #0]
 800d286:	602b      	str	r3, [r5, #0]
 800d288:	b016      	add	sp, #88	@ 0x58
 800d28a:	bd70      	pop	{r4, r5, r6, pc}
 800d28c:	466a      	mov	r2, sp
 800d28e:	f000 f8b9 	bl	800d404 <_fstat_r>
 800d292:	2800      	cmp	r0, #0
 800d294:	dbec      	blt.n	800d270 <__swhatbuf_r+0x12>
 800d296:	9901      	ldr	r1, [sp, #4]
 800d298:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d29c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d2a0:	4259      	negs	r1, r3
 800d2a2:	4159      	adcs	r1, r3
 800d2a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d2a8:	e7eb      	b.n	800d282 <__swhatbuf_r+0x24>

0800d2aa <__smakebuf_r>:
 800d2aa:	898b      	ldrh	r3, [r1, #12]
 800d2ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d2ae:	079d      	lsls	r5, r3, #30
 800d2b0:	4606      	mov	r6, r0
 800d2b2:	460c      	mov	r4, r1
 800d2b4:	d507      	bpl.n	800d2c6 <__smakebuf_r+0x1c>
 800d2b6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d2ba:	6023      	str	r3, [r4, #0]
 800d2bc:	6123      	str	r3, [r4, #16]
 800d2be:	2301      	movs	r3, #1
 800d2c0:	6163      	str	r3, [r4, #20]
 800d2c2:	b003      	add	sp, #12
 800d2c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d2c6:	ab01      	add	r3, sp, #4
 800d2c8:	466a      	mov	r2, sp
 800d2ca:	f7ff ffc8 	bl	800d25e <__swhatbuf_r>
 800d2ce:	9f00      	ldr	r7, [sp, #0]
 800d2d0:	4605      	mov	r5, r0
 800d2d2:	4639      	mov	r1, r7
 800d2d4:	4630      	mov	r0, r6
 800d2d6:	f7fc f8c7 	bl	8009468 <_malloc_r>
 800d2da:	b948      	cbnz	r0, 800d2f0 <__smakebuf_r+0x46>
 800d2dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d2e0:	059a      	lsls	r2, r3, #22
 800d2e2:	d4ee      	bmi.n	800d2c2 <__smakebuf_r+0x18>
 800d2e4:	f023 0303 	bic.w	r3, r3, #3
 800d2e8:	f043 0302 	orr.w	r3, r3, #2
 800d2ec:	81a3      	strh	r3, [r4, #12]
 800d2ee:	e7e2      	b.n	800d2b6 <__smakebuf_r+0xc>
 800d2f0:	89a3      	ldrh	r3, [r4, #12]
 800d2f2:	6020      	str	r0, [r4, #0]
 800d2f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d2f8:	81a3      	strh	r3, [r4, #12]
 800d2fa:	9b01      	ldr	r3, [sp, #4]
 800d2fc:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d300:	b15b      	cbz	r3, 800d31a <__smakebuf_r+0x70>
 800d302:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d306:	4630      	mov	r0, r6
 800d308:	f000 f826 	bl	800d358 <_isatty_r>
 800d30c:	b128      	cbz	r0, 800d31a <__smakebuf_r+0x70>
 800d30e:	89a3      	ldrh	r3, [r4, #12]
 800d310:	f023 0303 	bic.w	r3, r3, #3
 800d314:	f043 0301 	orr.w	r3, r3, #1
 800d318:	81a3      	strh	r3, [r4, #12]
 800d31a:	89a3      	ldrh	r3, [r4, #12]
 800d31c:	431d      	orrs	r5, r3
 800d31e:	81a5      	strh	r5, [r4, #12]
 800d320:	e7cf      	b.n	800d2c2 <__smakebuf_r+0x18>

0800d322 <memmove>:
 800d322:	4288      	cmp	r0, r1
 800d324:	b510      	push	{r4, lr}
 800d326:	eb01 0402 	add.w	r4, r1, r2
 800d32a:	d902      	bls.n	800d332 <memmove+0x10>
 800d32c:	4284      	cmp	r4, r0
 800d32e:	4623      	mov	r3, r4
 800d330:	d807      	bhi.n	800d342 <memmove+0x20>
 800d332:	1e43      	subs	r3, r0, #1
 800d334:	42a1      	cmp	r1, r4
 800d336:	d008      	beq.n	800d34a <memmove+0x28>
 800d338:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d33c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d340:	e7f8      	b.n	800d334 <memmove+0x12>
 800d342:	4402      	add	r2, r0
 800d344:	4601      	mov	r1, r0
 800d346:	428a      	cmp	r2, r1
 800d348:	d100      	bne.n	800d34c <memmove+0x2a>
 800d34a:	bd10      	pop	{r4, pc}
 800d34c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d350:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d354:	e7f7      	b.n	800d346 <memmove+0x24>
	...

0800d358 <_isatty_r>:
 800d358:	b538      	push	{r3, r4, r5, lr}
 800d35a:	4d06      	ldr	r5, [pc, #24]	@ (800d374 <_isatty_r+0x1c>)
 800d35c:	2300      	movs	r3, #0
 800d35e:	4604      	mov	r4, r0
 800d360:	4608      	mov	r0, r1
 800d362:	602b      	str	r3, [r5, #0]
 800d364:	f7f4 fe44 	bl	8001ff0 <_isatty>
 800d368:	1c43      	adds	r3, r0, #1
 800d36a:	d102      	bne.n	800d372 <_isatty_r+0x1a>
 800d36c:	682b      	ldr	r3, [r5, #0]
 800d36e:	b103      	cbz	r3, 800d372 <_isatty_r+0x1a>
 800d370:	6023      	str	r3, [r4, #0]
 800d372:	bd38      	pop	{r3, r4, r5, pc}
 800d374:	20000760 	.word	0x20000760

0800d378 <_lseek_r>:
 800d378:	b538      	push	{r3, r4, r5, lr}
 800d37a:	4d07      	ldr	r5, [pc, #28]	@ (800d398 <_lseek_r+0x20>)
 800d37c:	4604      	mov	r4, r0
 800d37e:	4608      	mov	r0, r1
 800d380:	4611      	mov	r1, r2
 800d382:	2200      	movs	r2, #0
 800d384:	602a      	str	r2, [r5, #0]
 800d386:	461a      	mov	r2, r3
 800d388:	f7f4 fe3d 	bl	8002006 <_lseek>
 800d38c:	1c43      	adds	r3, r0, #1
 800d38e:	d102      	bne.n	800d396 <_lseek_r+0x1e>
 800d390:	682b      	ldr	r3, [r5, #0]
 800d392:	b103      	cbz	r3, 800d396 <_lseek_r+0x1e>
 800d394:	6023      	str	r3, [r4, #0]
 800d396:	bd38      	pop	{r3, r4, r5, pc}
 800d398:	20000760 	.word	0x20000760

0800d39c <_read_r>:
 800d39c:	b538      	push	{r3, r4, r5, lr}
 800d39e:	4d07      	ldr	r5, [pc, #28]	@ (800d3bc <_read_r+0x20>)
 800d3a0:	4604      	mov	r4, r0
 800d3a2:	4608      	mov	r0, r1
 800d3a4:	4611      	mov	r1, r2
 800d3a6:	2200      	movs	r2, #0
 800d3a8:	602a      	str	r2, [r5, #0]
 800d3aa:	461a      	mov	r2, r3
 800d3ac:	f7f4 fdcb 	bl	8001f46 <_read>
 800d3b0:	1c43      	adds	r3, r0, #1
 800d3b2:	d102      	bne.n	800d3ba <_read_r+0x1e>
 800d3b4:	682b      	ldr	r3, [r5, #0]
 800d3b6:	b103      	cbz	r3, 800d3ba <_read_r+0x1e>
 800d3b8:	6023      	str	r3, [r4, #0]
 800d3ba:	bd38      	pop	{r3, r4, r5, pc}
 800d3bc:	20000760 	.word	0x20000760

0800d3c0 <_write_r>:
 800d3c0:	b538      	push	{r3, r4, r5, lr}
 800d3c2:	4d07      	ldr	r5, [pc, #28]	@ (800d3e0 <_write_r+0x20>)
 800d3c4:	4604      	mov	r4, r0
 800d3c6:	4608      	mov	r0, r1
 800d3c8:	4611      	mov	r1, r2
 800d3ca:	2200      	movs	r2, #0
 800d3cc:	602a      	str	r2, [r5, #0]
 800d3ce:	461a      	mov	r2, r3
 800d3d0:	f7f4 fdd6 	bl	8001f80 <_write>
 800d3d4:	1c43      	adds	r3, r0, #1
 800d3d6:	d102      	bne.n	800d3de <_write_r+0x1e>
 800d3d8:	682b      	ldr	r3, [r5, #0]
 800d3da:	b103      	cbz	r3, 800d3de <_write_r+0x1e>
 800d3dc:	6023      	str	r3, [r4, #0]
 800d3de:	bd38      	pop	{r3, r4, r5, pc}
 800d3e0:	20000760 	.word	0x20000760

0800d3e4 <_close_r>:
 800d3e4:	b538      	push	{r3, r4, r5, lr}
 800d3e6:	4d06      	ldr	r5, [pc, #24]	@ (800d400 <_close_r+0x1c>)
 800d3e8:	2300      	movs	r3, #0
 800d3ea:	4604      	mov	r4, r0
 800d3ec:	4608      	mov	r0, r1
 800d3ee:	602b      	str	r3, [r5, #0]
 800d3f0:	f7f4 fde2 	bl	8001fb8 <_close>
 800d3f4:	1c43      	adds	r3, r0, #1
 800d3f6:	d102      	bne.n	800d3fe <_close_r+0x1a>
 800d3f8:	682b      	ldr	r3, [r5, #0]
 800d3fa:	b103      	cbz	r3, 800d3fe <_close_r+0x1a>
 800d3fc:	6023      	str	r3, [r4, #0]
 800d3fe:	bd38      	pop	{r3, r4, r5, pc}
 800d400:	20000760 	.word	0x20000760

0800d404 <_fstat_r>:
 800d404:	b538      	push	{r3, r4, r5, lr}
 800d406:	4d07      	ldr	r5, [pc, #28]	@ (800d424 <_fstat_r+0x20>)
 800d408:	2300      	movs	r3, #0
 800d40a:	4604      	mov	r4, r0
 800d40c:	4608      	mov	r0, r1
 800d40e:	4611      	mov	r1, r2
 800d410:	602b      	str	r3, [r5, #0]
 800d412:	f7f4 fddd 	bl	8001fd0 <_fstat>
 800d416:	1c43      	adds	r3, r0, #1
 800d418:	d102      	bne.n	800d420 <_fstat_r+0x1c>
 800d41a:	682b      	ldr	r3, [r5, #0]
 800d41c:	b103      	cbz	r3, 800d420 <_fstat_r+0x1c>
 800d41e:	6023      	str	r3, [r4, #0]
 800d420:	bd38      	pop	{r3, r4, r5, pc}
 800d422:	bf00      	nop
 800d424:	20000760 	.word	0x20000760

0800d428 <__assert_func>:
 800d428:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d42a:	4614      	mov	r4, r2
 800d42c:	461a      	mov	r2, r3
 800d42e:	4b09      	ldr	r3, [pc, #36]	@ (800d454 <__assert_func+0x2c>)
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	4605      	mov	r5, r0
 800d434:	68d8      	ldr	r0, [r3, #12]
 800d436:	b14c      	cbz	r4, 800d44c <__assert_func+0x24>
 800d438:	4b07      	ldr	r3, [pc, #28]	@ (800d458 <__assert_func+0x30>)
 800d43a:	9100      	str	r1, [sp, #0]
 800d43c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d440:	4906      	ldr	r1, [pc, #24]	@ (800d45c <__assert_func+0x34>)
 800d442:	462b      	mov	r3, r5
 800d444:	f000 f816 	bl	800d474 <fiprintf>
 800d448:	f000 f826 	bl	800d498 <abort>
 800d44c:	4b04      	ldr	r3, [pc, #16]	@ (800d460 <__assert_func+0x38>)
 800d44e:	461c      	mov	r4, r3
 800d450:	e7f3      	b.n	800d43a <__assert_func+0x12>
 800d452:	bf00      	nop
 800d454:	20000184 	.word	0x20000184
 800d458:	0800d732 	.word	0x0800d732
 800d45c:	0800d73f 	.word	0x0800d73f
 800d460:	0800d76d 	.word	0x0800d76d

0800d464 <_malloc_usable_size_r>:
 800d464:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d468:	1f18      	subs	r0, r3, #4
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	bfbc      	itt	lt
 800d46e:	580b      	ldrlt	r3, [r1, r0]
 800d470:	18c0      	addlt	r0, r0, r3
 800d472:	4770      	bx	lr

0800d474 <fiprintf>:
 800d474:	b40e      	push	{r1, r2, r3}
 800d476:	b503      	push	{r0, r1, lr}
 800d478:	4601      	mov	r1, r0
 800d47a:	ab03      	add	r3, sp, #12
 800d47c:	4805      	ldr	r0, [pc, #20]	@ (800d494 <fiprintf+0x20>)
 800d47e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d482:	6800      	ldr	r0, [r0, #0]
 800d484:	9301      	str	r3, [sp, #4]
 800d486:	f7fe ff57 	bl	800c338 <_vfiprintf_r>
 800d48a:	b002      	add	sp, #8
 800d48c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d490:	b003      	add	sp, #12
 800d492:	4770      	bx	lr
 800d494:	20000184 	.word	0x20000184

0800d498 <abort>:
 800d498:	b508      	push	{r3, lr}
 800d49a:	2006      	movs	r0, #6
 800d49c:	f000 f82c 	bl	800d4f8 <raise>
 800d4a0:	2001      	movs	r0, #1
 800d4a2:	f7f4 fd45 	bl	8001f30 <_exit>

0800d4a6 <_raise_r>:
 800d4a6:	291f      	cmp	r1, #31
 800d4a8:	b538      	push	{r3, r4, r5, lr}
 800d4aa:	4605      	mov	r5, r0
 800d4ac:	460c      	mov	r4, r1
 800d4ae:	d904      	bls.n	800d4ba <_raise_r+0x14>
 800d4b0:	2316      	movs	r3, #22
 800d4b2:	6003      	str	r3, [r0, #0]
 800d4b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d4b8:	bd38      	pop	{r3, r4, r5, pc}
 800d4ba:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d4bc:	b112      	cbz	r2, 800d4c4 <_raise_r+0x1e>
 800d4be:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d4c2:	b94b      	cbnz	r3, 800d4d8 <_raise_r+0x32>
 800d4c4:	4628      	mov	r0, r5
 800d4c6:	f000 f831 	bl	800d52c <_getpid_r>
 800d4ca:	4622      	mov	r2, r4
 800d4cc:	4601      	mov	r1, r0
 800d4ce:	4628      	mov	r0, r5
 800d4d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d4d4:	f000 b818 	b.w	800d508 <_kill_r>
 800d4d8:	2b01      	cmp	r3, #1
 800d4da:	d00a      	beq.n	800d4f2 <_raise_r+0x4c>
 800d4dc:	1c59      	adds	r1, r3, #1
 800d4de:	d103      	bne.n	800d4e8 <_raise_r+0x42>
 800d4e0:	2316      	movs	r3, #22
 800d4e2:	6003      	str	r3, [r0, #0]
 800d4e4:	2001      	movs	r0, #1
 800d4e6:	e7e7      	b.n	800d4b8 <_raise_r+0x12>
 800d4e8:	2100      	movs	r1, #0
 800d4ea:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d4ee:	4620      	mov	r0, r4
 800d4f0:	4798      	blx	r3
 800d4f2:	2000      	movs	r0, #0
 800d4f4:	e7e0      	b.n	800d4b8 <_raise_r+0x12>
	...

0800d4f8 <raise>:
 800d4f8:	4b02      	ldr	r3, [pc, #8]	@ (800d504 <raise+0xc>)
 800d4fa:	4601      	mov	r1, r0
 800d4fc:	6818      	ldr	r0, [r3, #0]
 800d4fe:	f7ff bfd2 	b.w	800d4a6 <_raise_r>
 800d502:	bf00      	nop
 800d504:	20000184 	.word	0x20000184

0800d508 <_kill_r>:
 800d508:	b538      	push	{r3, r4, r5, lr}
 800d50a:	4d07      	ldr	r5, [pc, #28]	@ (800d528 <_kill_r+0x20>)
 800d50c:	2300      	movs	r3, #0
 800d50e:	4604      	mov	r4, r0
 800d510:	4608      	mov	r0, r1
 800d512:	4611      	mov	r1, r2
 800d514:	602b      	str	r3, [r5, #0]
 800d516:	f7f4 fcfb 	bl	8001f10 <_kill>
 800d51a:	1c43      	adds	r3, r0, #1
 800d51c:	d102      	bne.n	800d524 <_kill_r+0x1c>
 800d51e:	682b      	ldr	r3, [r5, #0]
 800d520:	b103      	cbz	r3, 800d524 <_kill_r+0x1c>
 800d522:	6023      	str	r3, [r4, #0]
 800d524:	bd38      	pop	{r3, r4, r5, pc}
 800d526:	bf00      	nop
 800d528:	20000760 	.word	0x20000760

0800d52c <_getpid_r>:
 800d52c:	f7f4 bce8 	b.w	8001f00 <_getpid>

0800d530 <_init>:
 800d530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d532:	bf00      	nop
 800d534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d536:	bc08      	pop	{r3}
 800d538:	469e      	mov	lr, r3
 800d53a:	4770      	bx	lr

0800d53c <_fini>:
 800d53c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d53e:	bf00      	nop
 800d540:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d542:	bc08      	pop	{r3}
 800d544:	469e      	mov	lr, r3
 800d546:	4770      	bx	lr
