// Seed: 479674038
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    input wire id_2,
    output wire id_3,
    output supply0 id_4
);
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input tri0 id_2,
    output wor id_3,
    output tri1 id_4,
    input uwire id_5,
    input uwire id_6,
    input tri id_7,
    input wire id_8,
    input wand id_9,
    input supply1 id_10,
    input supply1 id_11,
    input supply1 id_12,
    input wand id_13,
    output tri0 id_14,
    input tri1 id_15,
    input wire id_16
);
  wire id_18, id_19;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_6,
      id_4,
      id_1
  );
  assign modCall_1.type_0 = 0;
  wand id_20, id_21;
  always @(posedge 1 or negedge 1) id_21 = 1;
endmodule
