\hypertarget{mem_2cache_2base_8hh}{
\section{mem/cache/base.hh}
\label{mem_2cache_2base_8hh}\index{mem/cache/base.hh@{mem/cache/base.hh}}
}
{\ttfamily \#include $<$algorithm$>$}\par
{\ttfamily \#include $<$list$>$}\par
{\ttfamily \#include $<$string$>$}\par
{\ttfamily \#include $<$vector$>$}\par
{\ttfamily \#include \char`\"{}base/misc.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}base/statistics.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}base/trace.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}base/types.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}debug/Cache.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}debug/CachePort.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}mem/cache/mshr\_\-queue.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}mem/mem\_\-object.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}mem/packet.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}mem/qport.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}mem/request.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}params/BaseCache.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}sim/eventq.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}sim/full\_\-system.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}sim/sim\_\-exit.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}sim/system.hh\char`\"{}}\par
\subsection*{構成}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{classBaseCache}{BaseCache}
\item 
class \hyperlink{classBaseCache_1_1CacheMasterPort}{CacheMasterPort}
\item 
class \hyperlink{classBaseCache_1_1CacheSlavePort}{CacheSlavePort}
\end{DoxyCompactItemize}


\subsection{説明}
Declares a basic cache interface \hyperlink{classBaseCache}{BaseCache}. 