{"vcs1":{"timestamp_begin":1700276971.066177540, "rt":9.08, "ut":8.14, "st":0.55}}
{"vcselab":{"timestamp_begin":1700276980.232165698, "rt":1.23, "ut":0.43, "st":0.18}}
{"link":{"timestamp_begin":1700276981.538592051, "rt":0.41, "ut":0.12, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700276970.444773899}
{"VCS_COMP_START_TIME": 1700276970.444773899}
{"VCS_COMP_END_TIME": 1700276983.498285526}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370196}}
{"stitch_vcselab": {"peak_mem": 240012}}
