DISPATCH-STALL-FOR-BRANCH-ABORT
CPU-READ-COMMAND-LATENCY-TO-TARGET-NODE-0-3
PIPELINE-RESTART-DUE-TO-INSTRUCTION-STREAM-PROBE
SEGMENT-REGISTER-LOADS
RETURN-STACK-OVERFLOWS
L3-CACHE-MISSES
DISPATCH-STALL-WAITING-FOR-ALL-QUIET
MEMORY-CONTROLLER-TURNAROUNDS
RETIRED-SSE-OPERATIONS
CPU-IO-REQUESTS-TO-MEMORY-IO
PERF-COUNT-SW-TASK-CLOCK
RETIRED-MMX-AND-FP-INSTRUCTIONS
CPU-CLK-UNHALTED
INTERRUPTS-MASKED-CYCLES-WITH-INTERRUPT-PENDING
INSTRUCTION-CACHE-MISSES
SMIS-RECEIVED
FP-SCHEDULER-CYCLES
CPU-READ-COMMAND-REQUESTS-TO-TARGET-NODE-0-3
CPU-READ-COMMAND-REQUESTS-TO-TARGET-NODE-4-7
RETIRED-CLFLUSH-INSTRUCTIONS
RETIRED-TAKEN-BRANCH-INSTRUCTIONS-MISPREDICTED
HYPERTRANSPORT-LINK3
DISPATCH-STALL-FOR-SERIALIZATION
DISPATCH-STALL-FOR-RESERVATION-STATION-FULL
INEFFECTIVE-SW-PREFETCHES
PERF-COUNT-HW-CACHE-MISSES
GLOBAL-TLB-FLUSHES
RETIRED-MOVE-OPS
DISPATCHED-FPU-OPS-FAST-FLAG
RETIRED-BRANCH-INSTRUCTIONS
PERF-COUNT-HW-CPU-CYCLES
HYPERTRANSPORT-LINK1
L1-DTLB-MISS-AND-L2-DTLB-HIT
DATA-CACHE-LINES-EVICTED
MEMORY-CONTROLLER-PAGE-TABLE-OVERFLOWS
LOCKED-OPS
CPU-REQUESTS-TO-TARGET-NODE-0-3-4-7
L2-FILL-WRITEBACK
INTERRUPTS-MASKED-CYCLES
INSTRUCTION-CACHE-LINES-INVALIDATED
DISPATCH-STALL-FOR-SEGMENT-LOAD
ITLB-RELOADS
GART
SIZED-COMMANDS
RETIRED-INSTRUCTIONS
HYPERTRANSPORT-LINK0
DR2-BREAKPOINT-MATCHES
RETIRED-X87-OPS
DATA-CACHE-ACCESSES
INSTRUCTION-CACHE-VICTIMS
CPU-COMMAND-LATENCY-TO-TARGET-NODE-0-3-4-7
DATA-CACHE-REFILLS-FROM-SYSTEM
PERF-COUNT-HW-CACHE-REFERENCES
PIPELINE-RESTART-DUE-TO-SELF-MODIFYING-CODE
REQUESTS-TO-L2
RETIRED-TAKEN-BRANCH-INSTRUCTIONS
PERF-COUNT-SW-PAGE-FAULTS
RETIRED-BRANCH-RESYNCS
PREFETCH-INSTRUCTIONS-DISPATCHED
CANCELLED-STORE-TO-LOAD-FORWARD-OPERATIONS
PERF-COUNT-HW-CACHE-ITLB
LFENCE-INST-RETIRED
RETIRED-MISPREDICTED-BRANCH-INSTRUCTIONS
MEMORY-CONTROLLER-REQUESTS
RETIRED-SERIALIZING-OPS
PERF-COUNT-SW-PAGE-FAULTS-MIN
FPU-EXCEPTIONS
PERF-COUNT-SW-CPU-MIGRATIONS
RETIRED-FAR-CONTROL-TRANSFERS
LS-BUFFER-2-FULL-CYCLES
L2-CACHE-MISS
DISPATCHED-FPU
INTERRUPTS-TAKEN
PROBE
MFENCE-INST-RETIRED
L1-ITLB-MISS-AND-L2-ITLB-HIT
RETIRED-FASTPATH-DOUBLE-OP-INSTRUCTIONS
CYCLES-NO-FPU-OPS-RETIRED
IO-TO-DRAM-REQUESTS-TO-TARGET-NODE
DISPATCH-STALL-FOR-REORDER-BUFFER-FULL
PERF-COUNT-SW-PAGE-FAULTS-MAJ
MISALIGNED-ACCESSES
DECODER-EMPTY
L3-FILLS-CAUSED-BY-L2-EVICTIONS
PERF-COUNT-HW-CACHE-BPU
DISPATCH-STALL-FOR-FAR-TRANSFER-OR-RSYNC
RETIRED-NEAR-RETURNS
RETIRED-NEAR-RETURNS-MISPREDICTED
L3-EVICTIONS
PERF-COUNT-SW-CONTEXT-SWITCHES
MEMORY-CONTROLLER-SLOT-MISSES
INSTRUCTION-CACHE-FETCHES
DISPATCH-STALL-FOR-FPU-FULL
PERF-COUNT-HW-INSTRUCTIONS
L1-ITLB-MISS-AND-L2-ITLB-MISS
RETIRED-CPUID-INSTRUCTIONS
SFENCE-INST-RETIRED
HYPERTRANSPORT-LINK2
RETIRED-UOPS
CPU-READ-COMMAND-LATENCY-TO-TARGET-NODE-4-7
DR3-BREAKPOINT-MATCHES
INSTRUCTION-CACHE-REFILLS-FROM-SYSTEM
L1-DTLB-AND-L2-DTLB-MISS
THERMAL-STATUS-AND-ECC-ERRORS
PERF-COUNT-HW-CACHE-L1I
ITLB-RELOADS-ABORTED
DISPATCH-STALLS
PERF-COUNT-HW-CACHE-L1D
PAGE-SIZE-MISMATCHES
SCRUBBER-SINGLE-BIT-ECC-ERRORS
DATA-CACHE-MISSES
L1-DTLB-HIT
PERF-COUNT-HW-CACHE-LL
MICROARCHITECTURAL-LATE-CANCEL-OF-AN-ACCESS
CPU-TO-DRAM-REQUESTS-TO-TARGET-NODE
RETIRED-INDIRECT-BRANCHES-MISPREDICTED
IBS-OPS-TAGGED
MICROARCHITECTURAL-EARLY-CANCEL-OF-AN-ACCESS
CACHE-BLOCK
DR1-BREAKPOINT-MATCHES
MEMORY-CONTROLLER-BYPASS
QUADWORDS-WRITTEN-TO-SYSTEM
READ-REQUEST-TO-L3-CACHE
DCACHE-MISSES-BY-LOCKED-INSTRUCTIONS
PIPELINE-RESTART-DUE-TO-PROBE-HIT
INSTRUCTION-CACHE-REFILLS-FROM-L2
INSTRUCTION-FETCH-STALL
SYSTEM-READ-RESPONSES
PERF-COUNT-HW-CACHE-DTLB
DR0-BREAKPOINT-MATCHES
RETURN-STACK-HITS
DRAM-ACCESSES-PAGE
DATA-CACHE-REFILLS
DISPATCH-STALL-FOR-LS-FULL