INFO-FLOW: Workspace /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1 opened at Tue Mar 26 11:43:22 CST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.49 sec.
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.57 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 0.64 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./cluster_nms_impl/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./cluster_nms_impl/solution1/directives.tcl
Execute     set_directive_top -name nms nms 
INFO: [HLS 200-1510] Running: set_directive_top -name nms nms 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 274.555 MB.
Execute       set_directive_top nms -name=nms 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'cluster_nms_impl/src/nms_impl.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling cluster_nms_impl/src/nms_impl.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang cluster_nms_impl/src/nms_impl.cpp -foptimization-record-file=/media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_impl.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/autopilot -I /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_impl.pp.0.cpp -hls-platform-db-name=/media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_impl.cpp.clang.out.log 2> /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_impl.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_impl.pp.0.cpp -hls-platform-db-name=/media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/clang.out.log 2> /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_impl.pp.0.cpp std=gnu++14 -target fpga  -directive=/media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/.systemc_flag -fix-errors /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_impl.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.34 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_impl.pp.0.cpp std=gnu++14 -target fpga  -directive=/media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/all.directive.json -fix-errors /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_impl.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.5 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_impl.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_impl.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_impl.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_impl.pp.0.cpp.clang-tidy.loop-label.out.log 2> /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_impl.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.66 sec.
INFO-FLOW: run_clang exec: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_impl.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_impl.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_impl.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_impl.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_impl.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_impl.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/autopilot -I /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_impl.bc -hls-platform-db-name=/media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_impl.pp.0.cpp.clang.out.log 2> /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_impl.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.58 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.79 seconds; current allocated memory: 275.777 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.0.bc -args  "/media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_impl.g.bc"  
INFO-FLOW: run_clang exec: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_impl.g.bc -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.0.bc > /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.1.lower.bc > /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.2.m1.bc > /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.25 sec.
Execute       run_link_or_opt -opt -out /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=nms -reflow-float-conversion 
INFO-FLOW: run_clang exec: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=nms -reflow-float-conversion -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.49 sec.
Execute       run_link_or_opt -out /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.4.m2.bc > /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=nms 
INFO-FLOW: run_clang exec: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=nms -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=nms -mllvm -hls-db-dir -mllvm /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,931 Compile/Link /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,931 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,682 Unroll/Inline (step 1) /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,682 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,454 Unroll/Inline (step 2) /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,454 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,452 Unroll/Inline (step 3) /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,452 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,440 Unroll/Inline (step 4) /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,440 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,441 Array/Struct (step 1) /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,441 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,441 Array/Struct (step 2) /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,441 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,441 Array/Struct (step 3) /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,441 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,441 Array/Struct (step 4) /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,441 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,958 Array/Struct (step 5) /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,958 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,949 Performance (step 1) /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,949 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,947 Performance (step 2) /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,947 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,947 Performance (step 3) /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,947 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,947 Performance (step 4) /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,947 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,459 HW Transforms (step 1) /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,459 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,476 HW Transforms (step 2) /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,476 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_89_9' is marked as complete unroll implied by the pipeline pragma (cluster_nms_impl/src/nms_impl.cpp:89:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (cluster_nms_impl/src/nms_impl.cpp:13:22) in function 'nms' completely with a factor of 100 (cluster_nms_impl/src/nms_impl.cpp:5:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_37_4> at cluster_nms_impl/src/nms_impl.cpp:37:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 214-115] Multiple burst reads of length 400 and bit width 32 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cluster_nms_impl/src/nms_impl.cpp:15:22)
INFO: [HLS 214-115] Multiple burst reads of length 100 and bit width 32 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cluster_nms_impl/src/nms_impl.cpp:19:32)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.65 seconds. CPU system time: 0.21 seconds. Elapsed time: 7.62 seconds; current allocated memory: 283.254 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 283.254 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top nms -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.0.bc -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 284.773 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.1.bc -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.2.prechk.bc -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 285.340 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.g.1.bc to /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.o.1.bc -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_85_8' (cluster_nms_impl/src/nms_impl.cpp:85) in function 'nms' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_27_3' (cluster_nms_impl/src/nms_impl.cpp:27) in function 'nms' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_89_9' (cluster_nms_impl/src/nms_impl.cpp:89) in function 'nms' completely: variable loop bound.
Command         transform done; 0.48 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.o.1.tmp.bc -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cluster_nms_impl/src/nms_impl.cpp:89:42) to (cluster_nms_impl/src/nms_impl.cpp:89:26) in function 'nms'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cluster_nms_impl/src/nms_impl.cpp:93:39) to (cluster_nms_impl/src/nms_impl.cpp:85:22) in function 'nms'... converting 3 basic blocks.
Command         transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 315.094 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.o.2.bc -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_27_3' (cluster_nms_impl/src/nms_impl.cpp:27:26) in function 'nms' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_25_2' (cluster_nms_impl/src/nms_impl.cpp:25:22) in function 'nms' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_6' (cluster_nms_impl/src/nms_impl.cpp:63:22) in function 'nms' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
Execute           auto_get_db
Command         transform done; 0.61 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 347.504 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.42 sec.
Command     elaborate done; 11.83 sec.
Execute     ap_eval exec zip -j /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'nms' ...
Execute       ap_set_top_model nms 
Execute       get_model_list nms -filter all-wo-channel -topdown 
Execute       preproc_iomode -model nms 
Execute       preproc_iomode -model nms_Pipeline_VITIS_LOOP_65_7 
Execute       preproc_iomode -model nms_Pipeline_2 
Execute       preproc_iomode -model nms_Pipeline_VITIS_LOOP_37_4 
Execute       get_model_list nms -filter all-wo-channel 
INFO-FLOW: Model list for configure: nms_Pipeline_VITIS_LOOP_37_4 nms_Pipeline_2 nms_Pipeline_VITIS_LOOP_65_7 nms
INFO-FLOW: Configuring Module : nms_Pipeline_VITIS_LOOP_37_4 ...
Execute       set_default_model nms_Pipeline_VITIS_LOOP_37_4 
Execute       apply_spec_resource_limit nms_Pipeline_VITIS_LOOP_37_4 
INFO-FLOW: Configuring Module : nms_Pipeline_2 ...
Execute       set_default_model nms_Pipeline_2 
Execute       apply_spec_resource_limit nms_Pipeline_2 
INFO-FLOW: Configuring Module : nms_Pipeline_VITIS_LOOP_65_7 ...
Execute       set_default_model nms_Pipeline_VITIS_LOOP_65_7 
Execute       apply_spec_resource_limit nms_Pipeline_VITIS_LOOP_65_7 
INFO-FLOW: Configuring Module : nms ...
Execute       set_default_model nms 
Execute       apply_spec_resource_limit nms 
INFO-FLOW: Model list for preprocess: nms_Pipeline_VITIS_LOOP_37_4 nms_Pipeline_2 nms_Pipeline_VITIS_LOOP_65_7 nms
INFO-FLOW: Preprocessing Module: nms_Pipeline_VITIS_LOOP_37_4 ...
Execute       set_default_model nms_Pipeline_VITIS_LOOP_37_4 
Execute       cdfg_preprocess -model nms_Pipeline_VITIS_LOOP_37_4 
Execute       rtl_gen_preprocess nms_Pipeline_VITIS_LOOP_37_4 
INFO-FLOW: Preprocessing Module: nms_Pipeline_2 ...
Execute       set_default_model nms_Pipeline_2 
Execute       cdfg_preprocess -model nms_Pipeline_2 
Execute       rtl_gen_preprocess nms_Pipeline_2 
INFO-FLOW: Preprocessing Module: nms_Pipeline_VITIS_LOOP_65_7 ...
Execute       set_default_model nms_Pipeline_VITIS_LOOP_65_7 
Execute       cdfg_preprocess -model nms_Pipeline_VITIS_LOOP_65_7 
Execute       rtl_gen_preprocess nms_Pipeline_VITIS_LOOP_65_7 
INFO-FLOW: Preprocessing Module: nms ...
Execute       set_default_model nms 
Execute       cdfg_preprocess -model nms 
Command       cdfg_preprocess done; 0.43 sec.
Execute       rtl_gen_preprocess nms 
INFO-FLOW: Model list for synthesis: nms_Pipeline_VITIS_LOOP_37_4 nms_Pipeline_2 nms_Pipeline_VITIS_LOOP_65_7 nms
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nms_Pipeline_VITIS_LOOP_37_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model nms_Pipeline_VITIS_LOOP_37_4 
Execute       schedule -model nms_Pipeline_VITIS_LOOP_37_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'bboxes_info_score'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_4'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation 1 bit ('and_ln37_1', cluster_nms_impl/src/nms_impl.cpp:37)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation 1 bit ('and_ln37_1', cluster_nms_impl/src/nms_impl.cpp:37)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation 1 bit ('and_ln37_1', cluster_nms_impl/src/nms_impl.cpp:37)) in the first pipeline iteration (II = 3 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_37_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 347.504 MB.
Execute       syn_report -verbosereport -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_VITIS_LOOP_37_4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_VITIS_LOOP_37_4.sched.adb -f 
INFO-FLOW: Finish scheduling nms_Pipeline_VITIS_LOOP_37_4.
Execute       set_default_model nms_Pipeline_VITIS_LOOP_37_4 
Execute       bind -model nms_Pipeline_VITIS_LOOP_37_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 347.504 MB.
Execute       syn_report -verbosereport -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_VITIS_LOOP_37_4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_VITIS_LOOP_37_4.bind.adb -f 
INFO-FLOW: Finish binding nms_Pipeline_VITIS_LOOP_37_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nms_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model nms_Pipeline_2 
Execute       schedule -model nms_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 347.504 MB.
Execute       syn_report -verbosereport -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling nms_Pipeline_2.
Execute       set_default_model nms_Pipeline_2 
Execute       bind -model nms_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 347.504 MB.
Execute       syn_report -verbosereport -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding nms_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nms_Pipeline_VITIS_LOOP_65_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model nms_Pipeline_VITIS_LOOP_65_7 
Execute       schedule -model nms_Pipeline_VITIS_LOOP_65_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 44, loop 'VITIS_LOOP_65_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 347.504 MB.
Execute       syn_report -verbosereport -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_VITIS_LOOP_65_7.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_VITIS_LOOP_65_7.sched.adb -f 
INFO-FLOW: Finish scheduling nms_Pipeline_VITIS_LOOP_65_7.
Execute       set_default_model nms_Pipeline_VITIS_LOOP_65_7 
Execute       bind -model nms_Pipeline_VITIS_LOOP_65_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 347.504 MB.
Execute       syn_report -verbosereport -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_VITIS_LOOP_65_7.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_VITIS_LOOP_65_7.bind.adb -f 
INFO-FLOW: Finish binding nms_Pipeline_VITIS_LOOP_65_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model nms 
Execute       schedule -model nms 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'bboxes_info_score'. Use bind_storage pragma to override this type.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_85_8': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.74 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.76 seconds; current allocated memory: 368.188 MB.
Execute       syn_report -verbosereport -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.sched.adb -f 
INFO-FLOW: Finish scheduling nms.
Execute       set_default_model nms 
Execute       bind -model nms 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 368.188 MB.
Execute       syn_report -verbosereport -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.bind.adb -f 
INFO-FLOW: Finish binding nms.
Execute       get_model_list nms -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess nms_Pipeline_VITIS_LOOP_37_4 
Execute       rtl_gen_preprocess nms_Pipeline_2 
Execute       rtl_gen_preprocess nms_Pipeline_VITIS_LOOP_65_7 
Execute       rtl_gen_preprocess nms 
INFO-FLOW: Model list for RTL generation: nms_Pipeline_VITIS_LOOP_37_4 nms_Pipeline_2 nms_Pipeline_VITIS_LOOP_65_7 nms
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nms_Pipeline_VITIS_LOOP_37_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model nms_Pipeline_VITIS_LOOP_37_4 -top_prefix nms_ -sub_prefix nms_ -mg_file /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_VITIS_LOOP_37_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'nms_Pipeline_VITIS_LOOP_37_4' pipeline 'VITIS_LOOP_37_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nms_Pipeline_VITIS_LOOP_37_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 368.188 MB.
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.rtl_wrap.cfg.tcl 
Execute       gen_rtl nms_Pipeline_VITIS_LOOP_37_4 -style xilinx -f -lang vhdl -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/vhdl/nms_nms_Pipeline_VITIS_LOOP_37_4 
Execute       gen_rtl nms_Pipeline_VITIS_LOOP_37_4 -style xilinx -f -lang vlog -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/verilog/nms_nms_Pipeline_VITIS_LOOP_37_4 
Execute       syn_report -csynth -model nms_Pipeline_VITIS_LOOP_37_4 -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/nms_Pipeline_VITIS_LOOP_37_4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model nms_Pipeline_VITIS_LOOP_37_4 -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/nms_Pipeline_VITIS_LOOP_37_4_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model nms_Pipeline_VITIS_LOOP_37_4 -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_VITIS_LOOP_37_4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model nms_Pipeline_VITIS_LOOP_37_4 -f -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_VITIS_LOOP_37_4.adb 
Execute       db_write -model nms_Pipeline_VITIS_LOOP_37_4 -bindview -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info nms_Pipeline_VITIS_LOOP_37_4 -p /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_VITIS_LOOP_37_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nms_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model nms_Pipeline_2 -top_prefix nms_ -sub_prefix nms_ -mg_file /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'nms_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 368.188 MB.
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.rtl_wrap.cfg.tcl 
Execute       gen_rtl nms_Pipeline_2 -style xilinx -f -lang vhdl -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/vhdl/nms_nms_Pipeline_2 
Execute       gen_rtl nms_Pipeline_2 -style xilinx -f -lang vlog -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/verilog/nms_nms_Pipeline_2 
Execute       syn_report -csynth -model nms_Pipeline_2 -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/nms_Pipeline_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model nms_Pipeline_2 -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/nms_Pipeline_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model nms_Pipeline_2 -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model nms_Pipeline_2 -f -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_2.adb 
Execute       db_write -model nms_Pipeline_2 -bindview -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info nms_Pipeline_2 -p /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nms_Pipeline_VITIS_LOOP_65_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model nms_Pipeline_VITIS_LOOP_65_7 -top_prefix nms_ -sub_prefix nms_ -mg_file /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_VITIS_LOOP_65_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'nms_Pipeline_VITIS_LOOP_65_7' pipeline 'VITIS_LOOP_65_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nms_Pipeline_VITIS_LOOP_65_7'.
INFO: [RTMG 210-279] Implementing memory 'nms_nms_Pipeline_VITIS_LOOP_65_7_map_arr_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 368.188 MB.
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.rtl_wrap.cfg.tcl 
Execute       gen_rtl nms_Pipeline_VITIS_LOOP_65_7 -style xilinx -f -lang vhdl -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/vhdl/nms_nms_Pipeline_VITIS_LOOP_65_7 
Execute       gen_rtl nms_Pipeline_VITIS_LOOP_65_7 -style xilinx -f -lang vlog -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/verilog/nms_nms_Pipeline_VITIS_LOOP_65_7 
Execute       syn_report -csynth -model nms_Pipeline_VITIS_LOOP_65_7 -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/nms_Pipeline_VITIS_LOOP_65_7_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model nms_Pipeline_VITIS_LOOP_65_7 -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/nms_Pipeline_VITIS_LOOP_65_7_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model nms_Pipeline_VITIS_LOOP_65_7 -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_VITIS_LOOP_65_7.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model nms_Pipeline_VITIS_LOOP_65_7 -f -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_VITIS_LOOP_65_7.adb 
Execute       db_write -model nms_Pipeline_VITIS_LOOP_65_7 -bindview -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info nms_Pipeline_VITIS_LOOP_65_7 -p /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_VITIS_LOOP_65_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model nms -top_prefix  -sub_prefix nms_ -mg_file /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'nms/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nms/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nms/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nms/bboxes' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nms/scores' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nms/threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nms/indices' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nms' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'bboxes', 'scores', 'threshold', 'indices' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_7ns_7ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nms'.
INFO: [RTMG 210-278] Implementing memory 'nms_bboxes_info_x1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nms_bboxes_info_score_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nms_bboxes_info_index_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nms_iou_matrix_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.68 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 396.035 MB.
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.rtl_wrap.cfg.tcl 
Execute       gen_rtl nms -istop -style xilinx -f -lang vhdl -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/vhdl/nms 
Execute       gen_rtl nms -istop -style xilinx -f -lang vlog -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/verilog/nms 
Execute       syn_report -csynth -model nms -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/nms_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model nms -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/nms_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model nms -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -model nms -f -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.adb 
Execute       db_write -model nms -bindview -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info nms -p /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms 
Execute       export_constraint_db -f -tool general -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.constraint.tcl 
Execute       syn_report -designview -model nms -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.design.xml 
Execute       syn_report -csynthDesign -model nms -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth.rpt -MHOut /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model nms -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model nms -o /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.protoinst 
Execute       sc_get_clocks nms 
Execute       sc_get_portdomain nms 
INFO-FLOW: Model list for RTL component generation: nms_Pipeline_VITIS_LOOP_37_4 nms_Pipeline_2 nms_Pipeline_VITIS_LOOP_65_7 nms
INFO-FLOW: Handling components in module [nms_Pipeline_VITIS_LOOP_37_4] ... 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_VITIS_LOOP_37_4.compgen.tcl 
INFO-FLOW: Found component nms_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model nms_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [nms_Pipeline_2] ... 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component nms_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model nms_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [nms_Pipeline_VITIS_LOOP_65_7] ... 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_VITIS_LOOP_65_7.compgen.tcl 
INFO-FLOW: Found component nms_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model nms_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component nms_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model nms_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component nms_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model nms_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component nms_fdiv_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model nms_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component nms_nms_Pipeline_VITIS_LOOP_65_7_map_arr_ROM_AUTO_1R.
INFO-FLOW: Append model nms_nms_Pipeline_VITIS_LOOP_65_7_map_arr_ROM_AUTO_1R
INFO-FLOW: Found component nms_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model nms_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [nms] ... 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.compgen.tcl 
INFO-FLOW: Found component nms_faddfsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model nms_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component nms_faddfsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model nms_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component nms_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model nms_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component nms_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model nms_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component nms_mac_muladd_7ns_7ns_7ns_13_4_1.
INFO-FLOW: Append model nms_mac_muladd_7ns_7ns_7ns_13_4_1
INFO-FLOW: Found component nms_bboxes_info_x1_RAM_AUTO_1R1W.
INFO-FLOW: Append model nms_bboxes_info_x1_RAM_AUTO_1R1W
INFO-FLOW: Found component nms_bboxes_info_score_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model nms_bboxes_info_score_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component nms_bboxes_info_index_RAM_AUTO_1R1W.
INFO-FLOW: Append model nms_bboxes_info_index_RAM_AUTO_1R1W
INFO-FLOW: Found component nms_iou_matrix_RAM_AUTO_1R1W.
INFO-FLOW: Append model nms_iou_matrix_RAM_AUTO_1R1W
INFO-FLOW: Found component nms_gmem0_m_axi.
INFO-FLOW: Append model nms_gmem0_m_axi
INFO-FLOW: Found component nms_gmem1_m_axi.
INFO-FLOW: Append model nms_gmem1_m_axi
INFO-FLOW: Found component nms_gmem_m_axi.
INFO-FLOW: Append model nms_gmem_m_axi
INFO-FLOW: Found component nms_control_s_axi.
INFO-FLOW: Append model nms_control_s_axi
INFO-FLOW: Append model nms_Pipeline_VITIS_LOOP_37_4
INFO-FLOW: Append model nms_Pipeline_2
INFO-FLOW: Append model nms_Pipeline_VITIS_LOOP_65_7
INFO-FLOW: Append model nms
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: nms_flow_control_loop_pipe_sequential_init nms_flow_control_loop_pipe_sequential_init nms_fsub_32ns_32ns_32_5_full_dsp_1 nms_fadd_32ns_32ns_32_5_full_dsp_1 nms_fmul_32ns_32ns_32_4_max_dsp_1 nms_fdiv_32ns_32ns_32_16_no_dsp_1 nms_nms_Pipeline_VITIS_LOOP_65_7_map_arr_ROM_AUTO_1R nms_flow_control_loop_pipe_sequential_init nms_faddfsub_32ns_32ns_32_5_full_dsp_1 nms_faddfsub_32ns_32ns_32_5_full_dsp_1 nms_fmul_32ns_32ns_32_4_max_dsp_1 nms_fcmp_32ns_32ns_1_2_no_dsp_1 nms_mac_muladd_7ns_7ns_7ns_13_4_1 nms_bboxes_info_x1_RAM_AUTO_1R1W nms_bboxes_info_score_RAM_1WNR_AUTO_1R1W nms_bboxes_info_index_RAM_AUTO_1R1W nms_iou_matrix_RAM_AUTO_1R1W nms_gmem0_m_axi nms_gmem1_m_axi nms_gmem_m_axi nms_control_s_axi nms_Pipeline_VITIS_LOOP_37_4 nms_Pipeline_2 nms_Pipeline_VITIS_LOOP_65_7 nms
INFO-FLOW: Generating /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model nms_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model nms_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model nms_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model nms_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model nms_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model nms_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model nms_nms_Pipeline_VITIS_LOOP_65_7_map_arr_ROM_AUTO_1R
INFO-FLOW: To file: write model nms_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model nms_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model nms_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model nms_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model nms_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model nms_mac_muladd_7ns_7ns_7ns_13_4_1
INFO-FLOW: To file: write model nms_bboxes_info_x1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model nms_bboxes_info_score_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model nms_bboxes_info_index_RAM_AUTO_1R1W
INFO-FLOW: To file: write model nms_iou_matrix_RAM_AUTO_1R1W
INFO-FLOW: To file: write model nms_gmem0_m_axi
INFO-FLOW: To file: write model nms_gmem1_m_axi
INFO-FLOW: To file: write model nms_gmem_m_axi
INFO-FLOW: To file: write model nms_control_s_axi
INFO-FLOW: To file: write model nms_Pipeline_VITIS_LOOP_37_4
INFO-FLOW: To file: write model nms_Pipeline_2
INFO-FLOW: To file: write model nms_Pipeline_VITIS_LOOP_65_7
INFO-FLOW: To file: write model nms
INFO-FLOW: Generating /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/vhdl' dstVlogDir='/media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/vlog' tclDir='/media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db' modelList='nms_flow_control_loop_pipe_sequential_init
nms_flow_control_loop_pipe_sequential_init
nms_fsub_32ns_32ns_32_5_full_dsp_1
nms_fadd_32ns_32ns_32_5_full_dsp_1
nms_fmul_32ns_32ns_32_4_max_dsp_1
nms_fdiv_32ns_32ns_32_16_no_dsp_1
nms_nms_Pipeline_VITIS_LOOP_65_7_map_arr_ROM_AUTO_1R
nms_flow_control_loop_pipe_sequential_init
nms_faddfsub_32ns_32ns_32_5_full_dsp_1
nms_faddfsub_32ns_32ns_32_5_full_dsp_1
nms_fmul_32ns_32ns_32_4_max_dsp_1
nms_fcmp_32ns_32ns_1_2_no_dsp_1
nms_mac_muladd_7ns_7ns_7ns_13_4_1
nms_bboxes_info_x1_RAM_AUTO_1R1W
nms_bboxes_info_score_RAM_1WNR_AUTO_1R1W
nms_bboxes_info_index_RAM_AUTO_1R1W
nms_iou_matrix_RAM_AUTO_1R1W
nms_gmem0_m_axi
nms_gmem1_m_axi
nms_gmem_m_axi
nms_control_s_axi
nms_Pipeline_VITIS_LOOP_37_4
nms_Pipeline_2
nms_Pipeline_VITIS_LOOP_65_7
nms
' expOnly='0'
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_VITIS_LOOP_37_4.compgen.tcl 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_2.compgen.tcl 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_VITIS_LOOP_65_7.compgen.tcl 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.76 seconds; current allocated memory: 433.793 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='nms_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='nms_flow_control_loop_pipe_sequential_init
nms_flow_control_loop_pipe_sequential_init
nms_fsub_32ns_32ns_32_5_full_dsp_1
nms_fadd_32ns_32ns_32_5_full_dsp_1
nms_fmul_32ns_32ns_32_4_max_dsp_1
nms_fdiv_32ns_32ns_32_16_no_dsp_1
nms_nms_Pipeline_VITIS_LOOP_65_7_map_arr_ROM_AUTO_1R
nms_flow_control_loop_pipe_sequential_init
nms_faddfsub_32ns_32ns_32_5_full_dsp_1
nms_faddfsub_32ns_32ns_32_5_full_dsp_1
nms_fmul_32ns_32ns_32_4_max_dsp_1
nms_fcmp_32ns_32ns_1_2_no_dsp_1
nms_mac_muladd_7ns_7ns_7ns_13_4_1
nms_bboxes_info_x1_RAM_AUTO_1R1W
nms_bboxes_info_score_RAM_1WNR_AUTO_1R1W
nms_bboxes_info_index_RAM_AUTO_1R1W
nms_iou_matrix_RAM_AUTO_1R1W
nms_gmem0_m_axi
nms_gmem1_m_axi
nms_gmem_m_axi
nms_control_s_axi
nms_Pipeline_VITIS_LOOP_37_4
nms_Pipeline_2
nms_Pipeline_VITIS_LOOP_65_7
nms
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.compgen.dataonly.tcl 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.compgen.dataonly.tcl 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.rtl_wrap.cfg.tcl 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.compgen.dataonly.tcl 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_VITIS_LOOP_37_4.tbgen.tcl 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_2.tbgen.tcl 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_VITIS_LOOP_65_7.tbgen.tcl 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.constraint.tcl 
Execute       sc_get_clocks nms 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/impl/misc/nms_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/impl/misc/nms_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/impl/misc/nms_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/impl/misc/nms_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/impl/misc/nms_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/impl/misc/nms_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST nms MODULE2INSTS {nms nms nms_Pipeline_2 grp_nms_Pipeline_2_fu_5795 nms_Pipeline_VITIS_LOOP_37_4 grp_nms_Pipeline_VITIS_LOOP_37_4_fu_5800 nms_Pipeline_VITIS_LOOP_65_7 grp_nms_Pipeline_VITIS_LOOP_65_7_fu_5818} INST2MODULE {nms nms grp_nms_Pipeline_2_fu_5795 nms_Pipeline_2 grp_nms_Pipeline_VITIS_LOOP_37_4_fu_5800 nms_Pipeline_VITIS_LOOP_37_4 grp_nms_Pipeline_VITIS_LOOP_65_7_fu_5818 nms_Pipeline_VITIS_LOOP_65_7} INSTDATA {nms {DEPTH 1 CHILDREN {grp_nms_Pipeline_2_fu_5795 grp_nms_Pipeline_VITIS_LOOP_37_4_fu_5800 grp_nms_Pipeline_VITIS_LOOP_65_7_fu_5818}} grp_nms_Pipeline_2_fu_5795 {DEPTH 2 CHILDREN {}} grp_nms_Pipeline_VITIS_LOOP_37_4_fu_5800 {DEPTH 2 CHILDREN {}} grp_nms_Pipeline_VITIS_LOOP_65_7_fu_5818 {DEPTH 2 CHILDREN {}}} MODULEDATA {nms_Pipeline_VITIS_LOOP_37_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME preIndex_fu_379_p2 SOURCE cluster_nms_impl/src/nms_impl.cpp:36 VARIABLE preIndex LOOP VITIS_LOOP_37_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_406_p2 SOURCE cluster_nms_impl/src/nms_impl.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_37_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} nms_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_35_fu_58_p2 SOURCE {} VARIABLE empty_35 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} nms_Pipeline_VITIS_LOOP_65_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_425_p2 SOURCE cluster_nms_impl/src/nms_impl.cpp:65 VARIABLE add_ln65 LOOP VITIS_LOOP_65_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U18 SOURCE cluster_nms_impl/src/nms_impl.cpp:72 VARIABLE sub LOOP VITIS_LOOP_65_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U22 SOURCE cluster_nms_impl/src/nms_impl.cpp:72 VARIABLE xdiff LOOP VITIS_LOOP_65_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U19 SOURCE cluster_nms_impl/src/nms_impl.cpp:73 VARIABLE sub3 LOOP VITIS_LOOP_65_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE cluster_nms_impl/src/nms_impl.cpp:73 VARIABLE ydiff LOOP VITIS_LOOP_65_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U27 SOURCE cluster_nms_impl/src/nms_impl.cpp:77 VARIABLE insection_area LOOP VITIS_LOOP_65_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U20 SOURCE cluster_nms_impl/src/nms_impl.cpp:79 VARIABLE add LOOP VITIS_LOOP_65_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U21 SOURCE cluster_nms_impl/src/nms_impl.cpp:79 VARIABLE add3 LOOP VITIS_LOOP_65_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U24 SOURCE cluster_nms_impl/src/nms_impl.cpp:79 VARIABLE add4 LOOP VITIS_LOOP_65_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U25 SOURCE cluster_nms_impl/src/nms_impl.cpp:79 VARIABLE union_area LOOP VITIS_LOOP_65_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U28 SOURCE cluster_nms_impl/src/nms_impl.cpp:80 VARIABLE div LOOP VITIS_LOOP_65_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_1_fu_448_p2 SOURCE cluster_nms_impl/src/nms_impl.cpp:80 VARIABLE add_ln80_1 LOOP VITIS_LOOP_65_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME map_arr_U SOURCE {} VARIABLE map_arr LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {13 99 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}}} AREA {DSP 19 BRAM 1 URAM 0}} nms {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME bboxes_info_x1_U SOURCE cluster_nms_impl/src/nms_impl.cpp:12 VARIABLE bboxes_info_x1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 100 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME bboxes_info_y1_U SOURCE cluster_nms_impl/src/nms_impl.cpp:12 VARIABLE bboxes_info_y1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 100 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME bboxes_info_x2_U SOURCE cluster_nms_impl/src/nms_impl.cpp:12 VARIABLE bboxes_info_x2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 100 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME bboxes_info_y2_U SOURCE cluster_nms_impl/src/nms_impl.cpp:12 VARIABLE bboxes_info_y2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 100 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME bboxes_info_score_U SOURCE cluster_nms_impl/src/nms_impl.cpp:12 VARIABLE bboxes_info_score LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 100 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bboxes_info_index_U SOURCE cluster_nms_impl/src/nms_impl.cpp:12 VARIABLE bboxes_info_index LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {7 100 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME iou_matrix_U SOURCE cluster_nms_impl/src/nms_impl.cpp:56 VARIABLE iou_matrix LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4950 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_8499_p2 SOURCE cluster_nms_impl/src/nms_impl.cpp:27 VARIABLE add_ln27 LOOP VITIS_LOOP_27_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U60 SOURCE cluster_nms_impl/src/nms_impl.cpp:63 VARIABLE sub1 LOOP VITIS_LOOP_63_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U60 SOURCE cluster_nms_impl/src/nms_impl.cpp:63 VARIABLE add1 LOOP VITIS_LOOP_63_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U61 SOURCE cluster_nms_impl/src/nms_impl.cpp:63 VARIABLE sub2 LOOP VITIS_LOOP_63_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U61 SOURCE cluster_nms_impl/src/nms_impl.cpp:63 VARIABLE add2 LOOP VITIS_LOOP_63_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U62 SOURCE cluster_nms_impl/src/nms_impl.cpp:63 VARIABLE mul1 LOOP VITIS_LOOP_63_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_8573_p2 SOURCE cluster_nms_impl/src/nms_impl.cpp:63 VARIABLE add_ln63 LOOP VITIS_LOOP_63_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_8649_p2 SOURCE cluster_nms_impl/src/nms_impl.cpp:84 VARIABLE add_ln84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_8676_p2 SOURCE cluster_nms_impl/src/nms_impl.cpp:88 VARIABLE add_ln88 LOOP VITIS_LOOP_85_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_7ns_7ns_13_4_1_U64 SOURCE cluster_nms_impl/src/nms_impl.cpp:91 VARIABLE mul_ln91 LOOP VITIS_LOOP_89_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_7ns_7ns_13_4_1_U64 SOURCE cluster_nms_impl/src/nms_impl.cpp:91 VARIABLE add_ln91 LOOP VITIS_LOOP_89_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln91_fu_8744_p2 SOURCE cluster_nms_impl/src/nms_impl.cpp:91 VARIABLE sub_ln91 LOOP VITIS_LOOP_89_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_8702_p2 SOURCE cluster_nms_impl/src/nms_impl.cpp:89 VARIABLE add_ln89 LOOP VITIS_LOOP_89_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_8951_p2 SOURCE cluster_nms_impl/src/nms_impl.cpp:94 VARIABLE add_ln94 LOOP VITIS_LOOP_85_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_8728_p2 SOURCE cluster_nms_impl/src/nms_impl.cpp:85 VARIABLE add_ln85 LOOP VITIS_LOOP_85_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME map_arr_U SOURCE {} VARIABLE map_arr LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {13 99 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}}} AREA {DSP 27 BRAM 38 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.4 seconds; current allocated memory: 446.344 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for nms.
INFO: [VLOG 209-307] Generating Verilog RTL for nms.
Execute       syn_report -model nms -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 6.19 sec.
Command   csynth_design done; 18.09 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.74 seconds. CPU system time: 0.56 seconds. Elapsed time: 18.09 seconds; current allocated memory: 171.820 MB.
Command ap_source done; 18.86 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1 opened at Tue Mar 26 11:43:49 CST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.49 sec.
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.57 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 0.64 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./cluster_nms_impl/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./cluster_nms_impl/solution1/directives.tcl
Execute     set_directive_top -name nms nms 
INFO: [HLS 200-1510] Running: set_directive_top -name nms nms 
Execute   cosim_design -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.rtl_wrap.cfg.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/src/nms_impl_tb.cpp /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/./sim/autowrap/testbench/nms_impl_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/./sim/autowrap/testbench/nms_impl_tb.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/./sim/autowrap/testbench/nms_impl_tb.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.2 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/src/nms_impl.cpp /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/./sim/autowrap/testbench/nms_impl.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/./sim/autowrap/testbench/nms_impl.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/./sim/autowrap/testbench/nms_impl.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.23 sec.
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.rtl_wrap.cfg.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.rtl_wrap.cfg.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.rtl_wrap.cfg.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.DependenceCheck.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 46.18 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 77.69 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 111.6 seconds. CPU system time: 2.44 seconds. Elapsed time: 77.69 seconds; current allocated memory: 13.734 MB.
Command ap_source done; 78.49 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1 opened at Tue Mar 26 11:45:33 CST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.49 sec.
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.57 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 0.64 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./cluster_nms_impl/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./cluster_nms_impl/solution1/directives.tcl
Execute     set_directive_top -name nms nms 
INFO: [HLS 200-1510] Running: set_directive_top -name nms nms 
Execute   cosim_design -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.rtl_wrap.cfg.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/src/nms_impl_tb.cpp /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/./sim/autowrap/testbench/nms_impl_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/./sim/autowrap/testbench/nms_impl_tb.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/./sim/autowrap/testbench/nms_impl_tb.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.19 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/src/nms_impl.cpp /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/./sim/autowrap/testbench/nms_impl.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/./sim/autowrap/testbench/nms_impl.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/./sim/autowrap/testbench/nms_impl.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.25 sec.
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.rtl_wrap.cfg.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.rtl_wrap.cfg.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.rtl_wrap.cfg.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.DependenceCheck.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 44.76 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 76.02 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 110.87 seconds. CPU system time: 2.31 seconds. Elapsed time: 76.02 seconds; current allocated memory: 12.504 MB.
Command ap_source done; 76.8 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1 opened at Tue Mar 26 11:50:22 CST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.48 sec.
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.57 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 0.64 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./cluster_nms_impl/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./cluster_nms_impl/solution1/directives.tcl
Execute     set_directive_top -name nms nms 
INFO: [HLS 200-1510] Running: set_directive_top -name nms nms 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=nms xml_exists=0
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.rtl_wrap.cfg.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.rtl_wrap.cfg.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.rtl_wrap.cfg.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to nms
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=7
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=25 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='nms_flow_control_loop_pipe_sequential_init
nms_flow_control_loop_pipe_sequential_init
nms_fsub_32ns_32ns_32_5_full_dsp_1
nms_fadd_32ns_32ns_32_5_full_dsp_1
nms_fmul_32ns_32ns_32_4_max_dsp_1
nms_fdiv_32ns_32ns_32_16_no_dsp_1
nms_nms_Pipeline_VITIS_LOOP_65_7_map_arr_ROM_AUTO_1R
nms_flow_control_loop_pipe_sequential_init
nms_faddfsub_32ns_32ns_32_5_full_dsp_1
nms_faddfsub_32ns_32ns_32_5_full_dsp_1
nms_fmul_32ns_32ns_32_4_max_dsp_1
nms_fcmp_32ns_32ns_1_2_no_dsp_1
nms_mac_muladd_7ns_7ns_7ns_13_4_1
nms_bboxes_info_x1_RAM_AUTO_1R1W
nms_bboxes_info_score_RAM_1WNR_AUTO_1R1W
nms_bboxes_info_index_RAM_AUTO_1R1W
nms_iou_matrix_RAM_AUTO_1R1W
nms_gmem0_m_axi
nms_gmem1_m_axi
nms_gmem_m_axi
nms_control_s_axi
nms_Pipeline_VITIS_LOOP_37_4
nms_Pipeline_2
nms_Pipeline_VITIS_LOOP_65_7
nms
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.compgen.dataonly.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.compgen.dataonly.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.rtl_wrap.cfg.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.compgen.dataonly.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_VITIS_LOOP_37_4.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_2.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms_Pipeline_VITIS_LOOP_65_7.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.constraint.tcl 
Execute     sc_get_clocks nms 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/impl/misc/nms_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/impl/misc/nms_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/impl/misc/nms_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/impl/misc/nms_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/impl/misc/nms_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/impl/misc/nms_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to nms
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.compgen.dataonly.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.compgen.dataonly.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=nms
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.rtl_wrap.cfg.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.rtl_wrap.cfg.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.rtl_wrap.cfg.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.constraint.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/nms.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/.autopilot/db/global.setting.tcl 
Execute     source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /media/he/c6c60fc3-65e5-407b-86ac-16ca6e42848f/he/Vitis_HLS_Work/cluster_nms_impl/solution1/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s cluster_nms_impl/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file cluster_nms_impl/solution1/impl/export.zip
Command   export_design done; 26.69 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 24.02 seconds. CPU system time: 0.41 seconds. Elapsed time: 26.69 seconds; current allocated memory: 10.051 MB.
Command ap_source done; 27.47 sec.
Execute cleanup_all 
