{
  "module_name": "bnx2x_self_test.c",
  "hash_id": "e53245f4e10e75c71846c75df164c64b7823154d1916660b6deaf00c781e45b6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/broadcom/bnx2x/bnx2x_self_test.c",
  "human_readable_source": "\n#include <linux/kernel.h>\n#include <linux/netdevice.h>\n#include \"bnx2x.h\"\n\n#define NA 0xCD\n\n#define IDLE_CHK_E1\t\t\t0x01\n#define IDLE_CHK_E1H\t\t\t0x02\n#define IDLE_CHK_E2\t\t\t0x04\n#define IDLE_CHK_E3A0\t\t\t0x08\n#define IDLE_CHK_E3B0\t\t\t0x10\n\n#define IDLE_CHK_ERROR\t\t\t1\n#define IDLE_CHK_ERROR_NO_TRAFFIC\t2\n#define IDLE_CHK_WARNING\t\t3\n\n#define MAX_FAIL_MSG 256\n\n \nstatic int idle_chk_errors, idle_chk_warnings;\n\n \nstatic int is_e1, is_e1h, is_e2, is_e3a0, is_e3b0;\n\n \nstruct st_pred_args {\n\tu32 val1;  \n\tu32 val2;  \n\tu32 imm1;  \n\tu32 imm2;  \n\tu32 imm3;  \n\tu32 imm4;  \n};\n\n \nstruct st_record {\n\tu8 chip_mask;\n\tu8 macro;\n\tu32 reg1;\n\tu32 reg2;\n\tu16 loop;\n\tu16 incr;\n\tint (*bnx2x_predicate)(struct st_pred_args *pred_args);\n\tu32 reg3;\n\tu8 severity;\n\tchar *fail_msg;\n\tstruct st_pred_args pred_args;\n};\n\n \nstatic int peq(struct st_pred_args *args)\n{\n\treturn (args->val1 == args->imm1);\n}\n\nstatic int pneq(struct st_pred_args *args)\n{\n\treturn (args->val1 != args->imm1);\n}\n\nstatic int pand_neq(struct st_pred_args *args)\n{\n\treturn ((args->val1 & args->imm1) != args->imm2);\n}\n\nstatic int pand_neq_x2(struct st_pred_args *args)\n{\n\treturn (((args->val1 & args->imm1) != args->imm2) &&\n\t\t((args->val1 & args->imm3) != args->imm4));\n}\n\nstatic int pneq_err(struct st_pred_args *args)\n{\n\treturn ((args->val1 != args->imm1) && (idle_chk_errors > args->imm2));\n}\n\nstatic int pgt(struct st_pred_args *args)\n{\n\treturn (args->val1 > args->imm1);\n}\n\nstatic int pneq_r2(struct st_pred_args *args)\n{\n\treturn (args->val1 != args->val2);\n}\n\nstatic int plt_sub_r2(struct st_pred_args *args)\n{\n\treturn (args->val1 < (args->val2 - args->imm1));\n}\n\nstatic int pne_sub_r2(struct st_pred_args *args)\n{\n\treturn (args->val1 != (args->val2 - args->imm1));\n}\n\nstatic int prsh_and_neq(struct st_pred_args *args)\n{\n\treturn (((args->val1 >> args->imm1) & args->imm2) != args->imm3);\n}\n\nstatic int peq_neq_r2(struct st_pred_args *args)\n{\n\treturn ((args->val1 == args->imm1) && (args->val2 != args->imm2));\n}\n\nstatic int peq_neq_neq_r2(struct st_pred_args *args)\n{\n\treturn ((args->val1 == args->imm1) && (args->val2 != args->imm2) &&\n\t\t(args->val2 != args->imm3));\n}\n\n \n \n#define ST_DB_LINES 468\nstatic struct st_record st_database[ST_DB_LINES] = {\n {(0x3), 1, 0x2114,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"PCIE: ucorr_err_status is not 0\",\n\t{NA, NA, 0x0FF010, 0, NA, NA} },\n\n {(0x3), 1, 0x2114,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PCIE: ucorr_err_status - Unsupported request error\",\n\t{NA, NA, 0x100000, 0, NA, NA} },\n\n {(0x3), 1, 0x2120,\n\tNA, 1, 0, pand_neq_x2,\n\tNA, IDLE_CHK_WARNING,\n\t\"PCIE: corr_err_status is not 0x2000\",\n\t{NA, NA, 0x31C1, 0x2000, 0x31C1, 0} },\n\n {(0x3), 1, 0x2814,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"PCIE: attentions register is not 0x40100\",\n\t{NA, NA, ~0x40100, 0, NA, NA} },\n\n {(0x2), 1, 0x281c,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"PCIE: attentions register is not 0x40040100\",\n\t{NA, NA, ~0x40040100, 0, NA, NA} },\n\n {(0x2), 1, 0x2820,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"PCIE: attentions register is not 0x40040100\",\n\t{NA, NA, ~0x40040100, 0, NA, NA} },\n\n {(0x3), 1, PXP2_REG_PGL_EXP_ROM2,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PXP2: There are outstanding read requests. Not all completios have arrived for read requests on tags that are marked with 0\",\n\t{NA, NA, 0xffffffff, NA, NA, NA} },\n\n {(0x3), 2, 0x212c,\n\tNA, 4, 4, pneq_err,\n\tNA, IDLE_CHK_WARNING,\n\t\"PCIE: error packet header is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, 0x2104,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"PCIE: ucorr_err_status is not 0\",\n\t{NA, NA, 0x0FD010, 0, NA, NA} },\n\n {(0x1C), 1, 0x2104,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PCIE: ucorr_err_status - Unsupported request error\",\n\t{NA, NA, 0x100000, 0, NA, NA} },\n\n {(0x1C), 1, 0x2104,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PCIE: ucorr_err_status - Flow Control Protocol Error\",\n\t{NA, NA, 0x2000, 0, NA, NA} },\n\n {(0x1C), 1, 0x2110,\n\tNA, 1, 0, pand_neq_x2,\n\tNA, IDLE_CHK_WARNING,\n\t\"PCIE: corr_err_status is not 0x2000\",\n\t{NA, NA, 0x31C1, 0x2000, 0x31C1, 0} },\n\n {(0x1C), 1, 0x2814,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PCIE: TTX_BRIDGE_FORWARD_ERR - Received master request while BME was 0\",\n\t{NA, NA, 0x2000000, 0, NA, NA} },\n\n {(0x1C), 1, 0x2814,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"PCIE: Func 0 1: attentions register is not 0x2040902\",\n\t{NA, NA, ~0x2040902, 0, NA, NA} },\n\n {(0x1C), 1, 0x2854,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"PCIE: Func 2 3 4: attentions register is not 0x10240902\",\n\t{NA, NA, ~0x10240902, 0, NA, NA} },\n\n {(0x1C), 1, 0x285c,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"PCIE: Func 5 6 7: attentions register is not 0x10240902\",\n\t{NA, NA, ~0x10240902, 0, NA, NA} },\n\n {(0x18), 1, 0x3040,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"PCIE: Overflow in DLP2TLP buffer\",\n\t{NA, NA, 0x2, 0, NA, NA} },\n\n {(0x1C), 1, PXP2_REG_PGL_EXP_ROM2,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PXP2: There are outstanding read requests for tags 0-31. Not all completios have arrived for read requests on tags that are marked with 0\",\n\t{NA, NA, 0xffffffff, NA, NA, NA} },\n\n {(0x1C), 2, 0x211c,\n\tNA, 4, 4, pneq_err,\n\tNA, IDLE_CHK_WARNING,\n\t\"PCIE: error packet header is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_INCORRECT_RCV_DETAILS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"PGLUE_B: Packet received from PCIe not according to the rules\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_WAS_ERROR_VF_31_0,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PGLUE_B: was_error for VFs 0-31 is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_WAS_ERROR_VF_63_32,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PGLUE_B: was_error for VFs 32-63 is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_WAS_ERROR_VF_95_64,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PGLUE_B: was_error for VFs 64-95 is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_WAS_ERROR_VF_127_96,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PGLUE_B: was_error for VFs 96-127 is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_WAS_ERROR_PF_7_0,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PGLUE_B: was_error for PFs 0-7 is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_RX_ERR_DETAILS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PGLUE_B: Completion received with error. (2:0) - PFID. (3) - VF_VALID. (9:4) - VFID. (11:10) - Error code : 0 - Completion Timeout; 1 - Unsupported Request; 2 - Completer Abort. (12) - valid bit\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_RX_TCPL_ERR_DETAILS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PGLUE_B: ATS TCPL received with error. (2:0) - PFID. (3) - VF_VALID. (9:4) - VFID. (11:10) - Error code : 0 - Completion Timeout ; 1 - Unsupported Request; 2 - Completer Abort. (16:12) - OTB Entry ID. (17) - valid bit\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_TX_ERR_WR_ADD_31_0,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PGLUE_B: Error in master write. Address(31:0) is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_TX_ERR_WR_ADD_63_32,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PGLUE_B: Error in master write. Address(63:32) is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_TX_ERR_WR_DETAILS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PGLUE_B: Error in master write. Error details register is not 0. (4:0) VQID. (23:21) - PFID. (24) - VF_VALID. (30:25) - VFID\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_TX_ERR_WR_DETAILS2,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PGLUE_B: Error in master write. Error details 2nd register is not 0. (21) - was_error set; (22) - BME cleared; (23) - FID_enable cleared; (24) - VF with parent PF FLR_request or IOV_disable_request\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_TX_ERR_RD_ADD_31_0,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PGLUE: Error in master read address(31:0) is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_TX_ERR_RD_ADD_63_32,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PGLUE_B: Error in master read address(63:32) is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_TX_ERR_RD_DETAILS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PGLUE_B: Error in master read Error details register is not 0. (4:0) VQID. (23:21) - PFID. (24) - VF_VALID. (30:25) - VFID\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_TX_ERR_RD_DETAILS2,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PGLUE_B: Error in master read Error details 2nd register is not 0. (21) - was_error set; (22) - BME cleared; (23) - FID_enable cleared; (24) - VF with parent PF FLR_request or IOV_disable_request\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_VF_LENGTH_VIOLATION_DETAILS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PGLUE_B: Target VF length violation access\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_VF_GRC_SPACE_VIOLATION_DETAILS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PGLUE_B: Target VF GRC space access failed permission check\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_TAGS_63_32,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PGLUE_B: There are outstanding read requests for tags 32-63. Not all completios have arrived for read requests on tags that are marked with 0\",\n\t{NA, NA, 0xffffffff, NA, NA, NA} },\n\n {(0x1C), 3, PXP_REG_HST_VF_DISABLED_ERROR_VALID,\n\tPXP_REG_HST_VF_DISABLED_ERROR_DATA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PXP: Access to disabled VF took place\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PXP_REG_HST_PER_VIOLATION_VALID,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PXP: Zone A permission violation occurred\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PXP_REG_HST_INCORRECT_ACCESS_VALID,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PXP: Incorrect transaction took place\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PXP2_REG_RD_CPL_ERR_DETAILS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PXP2: Completion received with error. Error details register is not 0. (15:0) - ECHO. (28:16) - Sub Request length plus start_offset_2_0 minus 1\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PXP2_REG_RD_CPL_ERR_DETAILS2,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PXP2: Completion received with error. Error details 2nd register is not 0. (4:0) - VQ ID. (8:5) - client ID. (9) - valid bit\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ0_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ0 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ1_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ1 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ2_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ2 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ3_ENTRY_CNT,\n\tNA, 1, 0, pgt,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ3 is not empty\",\n\t{NA, NA, 2, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ4_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ4 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ5_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ5 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ6_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ6 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ7_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ7 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ8_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ8 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ9_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ9 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ10_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ10 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ11_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ11 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ12_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ12 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ13_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ13 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ14_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ14 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ15_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ15 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ16_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ16 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ17_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ17 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ18_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ18 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ19_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ19 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ20_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ20 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ21_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ21 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ22_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ22 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ23_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ23 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ24_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ24 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ25_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ25 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ26_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ26 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ27_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ27 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ28_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ28 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ29_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ29 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ30_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ30 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_VQ31_ENTRY_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: VQ31 is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_UFIFO_NUM_OF_ENTRY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: rq_ufifo_num_of_entry is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_RBC_DONE,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"PXP2: rq_rbc_done is not 1\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RQ_CFG_DONE,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"PXP2: rq_cfg_done is not 1\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x3), 1, PXP2_REG_PSWRQ_BW_CREDIT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: rq_read_credit and rq_write_credit are not 3\",\n\t{NA, NA, 0x1B, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RD_START_INIT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"PXP2: rd_start_init is not 1\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RD_INIT_DONE,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"PXP2: rd_init_done is not 1\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 3, PXP2_REG_RD_SR_CNT,\n\tPXP2_REG_RD_SR_NUM_CFG, 1, 0, pne_sub_r2,\n\tNA, IDLE_CHK_WARNING,\n\t\"PXP2: rd_sr_cnt is not equal to rd_sr_num_cfg\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 3, PXP2_REG_RD_BLK_CNT,\n\tPXP2_REG_RD_BLK_NUM_CFG, 1, 0, pneq_r2,\n\tNA, IDLE_CHK_WARNING,\n\t\"PXP2: rd_blk_cnt is not equal to rd_blk_num_cfg\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0x1F), 3, PXP2_REG_RD_SR_CNT,\n\tPXP2_REG_RD_SR_NUM_CFG, 1, 0, plt_sub_r2,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: There are more than two unused SRs\",\n\t{NA, NA, 3, NA, NA, NA} },\n\n {(0x1F), 3, PXP2_REG_RD_BLK_CNT,\n\tPXP2_REG_RD_BLK_NUM_CFG, 1, 0, plt_sub_r2,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: There are more than two unused blocks\",\n\t{NA, NA, 2, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RD_PORT_IS_IDLE_0,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: P0 All delivery ports are not idle\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RD_PORT_IS_IDLE_1,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: P1 All delivery ports are not idle\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 2, PXP2_REG_RD_ALMOST_FULL_0,\n\tNA, 11, 4, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: rd_almost_full is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_RD_DISABLE_INPUTS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"PXP2: PSWRD inputs are disabled\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_HST_HEADER_FIFO_STATUS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: HST header FIFO status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_HST_DATA_FIFO_STATUS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: HST data FIFO status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x3), 1, PXP2_REG_PGL_WRITE_BLOCKED,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"PXP2: pgl_write_blocked is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x3), 1, PXP2_REG_PGL_READ_BLOCKED,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"PXP2: pgl_read_blocked is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PXP2_REG_PGL_WRITE_BLOCKED,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PXP2: pgl_write_blocked is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PXP2_REG_PGL_READ_BLOCKED,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PXP2: pgl_read_blocked is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP2_REG_PGL_TXW_CDTS,\n\tNA, 1, 0, prsh_and_neq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PXP2: There is data which is ready\",\n\t{NA, NA, 17, 1, 0, NA} },\n\n {(0x1F), 1, PXP_REG_HST_ARB_IS_IDLE,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PXP: HST arbiter is not idle\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, PXP_REG_HST_CLIENTS_WAITING_TO_ARB,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PXP: HST one of the clients is waiting for delivery\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1E), 1, PXP_REG_HST_DISCARD_INTERNAL_WRITES_STATUS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PXP: HST Close the gates: Discarding internal writes\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1E), 1, PXP_REG_HST_DISCARD_DOORBELLS_STATUS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PXP: HST Close the gates: Discarding doorbells\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PXP2_REG_RQ_GARB,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PXP2: PSWRQ Close the gates is asserted. Check AEU AFTER_INVERT registers for parity errors\",\n\t{NA, NA, 0x1000, 0, NA, NA} },\n\n {(0x1F), 1, DMAE_REG_GO_C0,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"DMAE: command 0 go is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, DMAE_REG_GO_C1,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"DMAE: command 1 go is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, DMAE_REG_GO_C2,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"DMAE: command 2 go is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, DMAE_REG_GO_C3,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"DMAE: command 3 go is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, DMAE_REG_GO_C4,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"DMAE: command 4 go is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, DMAE_REG_GO_C5,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"DMAE: command 5 go is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, DMAE_REG_GO_C6,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"DMAE: command 6 go is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, DMAE_REG_GO_C7,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"DMAE: command 7 go is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, DMAE_REG_GO_C8,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"DMAE: command 8 go is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, DMAE_REG_GO_C9,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"DMAE: command 9 go is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, DMAE_REG_GO_C10,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"DMAE: command 10 go is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, DMAE_REG_GO_C11,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"DMAE: command 11 go is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, DMAE_REG_GO_C12,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"DMAE: command 12 go is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, DMAE_REG_GO_C13,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"DMAE: command 13 go is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, DMAE_REG_GO_C14,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"DMAE: command 14 go is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, DMAE_REG_GO_C15,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"DMAE: command 15 go is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, CFC_REG_ERROR_VECTOR,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"CFC: error vector is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, CFC_REG_NUM_LCIDS_ARRIVING,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"CFC: number of arriving LCIDs is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, CFC_REG_NUM_LCIDS_ALLOC,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"CFC: number of alloc LCIDs is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, CFC_REG_NUM_LCIDS_LEAVING,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"CFC: number of leaving LCIDs is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 7, CFC_REG_INFO_RAM,\n\tCFC_REG_CID_CAM, (CFC_REG_INFO_RAM_SIZE >> 4), 16, peq_neq_neq_r2,\n\tCFC_REG_ACTIVITY_COUNTER, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"CFC: AC is neither 0 nor 2 on connType 0 (ETH)\",\n\t{NA, NA, 0, 0, 2, NA} },\n\n {(0x1F), 7, CFC_REG_INFO_RAM,\n\tCFC_REG_CID_CAM, (CFC_REG_INFO_RAM_SIZE >> 4), 16, peq_neq_r2,\n\tCFC_REG_ACTIVITY_COUNTER, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"CFC: AC is not 0 on connType 1 (TOE)\",\n\t{NA, NA, 1, 0, NA, NA} },\n\n {(0x1F), 7, CFC_REG_INFO_RAM,\n\tCFC_REG_CID_CAM, (CFC_REG_INFO_RAM_SIZE >> 4), 16, peq_neq_r2,\n\tCFC_REG_ACTIVITY_COUNTER, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"CFC: AC is not 0 on connType 3 (iSCSI)\",\n\t{NA, NA, 3, 0, NA, NA} },\n\n {(0x1F), 7, CFC_REG_INFO_RAM,\n\tCFC_REG_CID_CAM, (CFC_REG_INFO_RAM_SIZE >> 4), 16, peq_neq_r2,\n\tCFC_REG_ACTIVITY_COUNTER, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"CFC: AC is not 0 on connType 4 (FCoE)\",\n\t{NA, NA, 4, 0, NA, NA} },\n\n {(0x1F), 2, QM_REG_QTASKCTR_0,\n\tNA, 64, 4, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: Queue is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0xF), 3, QM_REG_VOQCREDIT_0,\n\tQM_REG_VOQINITCREDIT_0, 1, 0, pneq_r2,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: VOQ_0, VOQ credit is not equal to initial credit\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0xF), 3, QM_REG_VOQCREDIT_1,\n\tQM_REG_VOQINITCREDIT_1, 1, 0, pneq_r2,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: VOQ_1, VOQ credit is not equal to initial credit\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0xF), 3, QM_REG_VOQCREDIT_4,\n\tQM_REG_VOQINITCREDIT_4, 1, 0, pneq_r2,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: VOQ_4, VOQ credit is not equal to initial credit\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0x3), 3, QM_REG_PORT0BYTECRD,\n\tQM_REG_BYTECRDINITVAL, 1, 0, pneq_r2,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: P0 Byte credit is not equal to initial credit\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0x3), 3, QM_REG_PORT1BYTECRD,\n\tQM_REG_BYTECRDINITVAL, 1, 0, pneq_r2,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: P1 Byte credit is not equal to initial credit\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0x1F), 1, CCM_REG_CAM_OCCUP,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"CCM: XX protection CAM is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, TCM_REG_CAM_OCCUP,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"TCM: XX protection CAM is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, UCM_REG_CAM_OCCUP,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"UCM: XX protection CAM is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, XCM_REG_CAM_OCCUP,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"XCM: XX protection CAM is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, BRB1_REG_NUM_OF_FULL_BLOCKS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"BRB1: BRB is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, CSEM_REG_SLEEP_THREADS_VALID,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"CSEM: There are sleeping threads\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, TSEM_REG_SLEEP_THREADS_VALID,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"TSEM: There are sleeping threads\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, USEM_REG_SLEEP_THREADS_VALID,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"USEM: There are sleeping threads\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, XSEM_REG_SLEEP_THREADS_VALID,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"XSEM: There are sleeping threads\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, CSEM_REG_SLOW_EXT_STORE_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"CSEM: External store FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, TSEM_REG_SLOW_EXT_STORE_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"TSEM: External store FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, USEM_REG_SLOW_EXT_STORE_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"USEM: External store FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, XSEM_REG_SLOW_EXT_STORE_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"XSEM: External store FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, CSDM_REG_SYNC_PARSER_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"CSDM: Parser serial FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, TSDM_REG_SYNC_PARSER_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"TSDM: Parser serial FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, USDM_REG_SYNC_PARSER_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"USDM: Parser serial FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, XSDM_REG_SYNC_PARSER_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"XSDM: Parser serial FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, CSDM_REG_SYNC_SYNC_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"CSDM: Parser SYNC serial FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, TSDM_REG_SYNC_SYNC_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"TSDM: Parser SYNC serial FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, USDM_REG_SYNC_SYNC_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"USDM: Parser SYNC serial FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, XSDM_REG_SYNC_SYNC_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"XSDM: Parser SYNC serial FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, CSDM_REG_RSP_PXP_CTRL_RDATA_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"CSDM: pxp_ctrl rd_data fifo is not empty in sdm_dma_rsp block\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, TSDM_REG_RSP_PXP_CTRL_RDATA_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"TSDM: pxp_ctrl rd_data fifo is not empty in sdm_dma_rsp block\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, USDM_REG_RSP_PXP_CTRL_RDATA_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"USDM: pxp_ctrl rd_data fifo is not empty in sdm_dma_rsp block\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, XSDM_REG_RSP_PXP_CTRL_RDATA_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"XSDM: pxp_ctrl rd_data fifo is not empty in sdm_dma_rsp block\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, DORQ_REG_DQ_FILL_LVLF,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"DORQ: DORQ queue is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, CFC_REG_CFC_INT_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"CFC: Interrupt status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, CDU_REG_CDU_INT_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"CDU: Interrupt status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, CCM_REG_CCM_INT_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"CCM: Interrupt status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, TCM_REG_TCM_INT_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"TCM: Interrupt status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, UCM_REG_UCM_INT_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"UCM: Interrupt status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, XCM_REG_XCM_INT_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"XCM: Interrupt status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0xF), 1, PBF_REG_PBF_INT_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"PBF: Interrupt status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, TM_REG_TM_INT_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"TIMERS: Interrupt status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, DORQ_REG_DORQ_INT_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"DORQ: Interrupt status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, SRC_REG_SRC_INT_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"SRCH: Interrupt status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PRS_REG_PRS_INT_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"PRS: Interrupt status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, BRB1_REG_BRB1_INT_STS,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"BRB1: Interrupt status is not 0\",\n\t{NA, NA, ~0xFC00, 0, NA, NA} },\n\n {(0x1F), 1, GRCBASE_XPB + PB_REG_PB_INT_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"XPB: Interrupt status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, GRCBASE_UPB + PB_REG_PB_INT_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"UPB: Interrupt status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1), 1, PXP2_REG_PXP2_INT_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PXP2: Interrupt status 0 is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1E), 1, PXP2_REG_PXP2_INT_STS_0,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PXP2: Interrupt status 0 is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1E), 1, PXP2_REG_PXP2_INT_STS_1,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PXP2: Interrupt status 1 is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, QM_REG_QM_INT_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"QM: Interrupt status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP_REG_PXP_INT_STS_0,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PXP: P0 Interrupt status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP_REG_PXP_INT_STS_1,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PXP: P1 Interrupt status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_PGLUE_B_INT_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PGLUE_B: Interrupt status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, DORQ_REG_RSPA_CRD_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"DORQ: Credit to XCM is not full\",\n\t{NA, NA, 2, NA, NA, NA} },\n\n {(0x1F), 1, DORQ_REG_RSPB_CRD_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"DORQ: Credit to UCM is not full\",\n\t{NA, NA, 2, NA, NA, NA} },\n\n {(0x3), 1, QM_REG_VOQCRDERRREG,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"QM: Credit error register is not 0 (byte or credit overflow/underflow)\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, DORQ_REG_DQ_FULL_ST,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"DORQ: DORQ queue is full\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, MISC_REG_AEU_AFTER_INVERT_1_FUNC_0,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"AEU: P0 AFTER_INVERT_1 is not 0\",\n\t{NA, NA, ~0xCFFC, 0, NA, NA} },\n\n {(0x1F), 1, MISC_REG_AEU_AFTER_INVERT_2_FUNC_0,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"AEU: P0 AFTER_INVERT_2 is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, MISC_REG_AEU_AFTER_INVERT_3_FUNC_0,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"AEU: P0 AFTER_INVERT_3 is not 0\",\n\t{NA, NA, ~0xFFFF0000, 0, NA, NA} },\n\n {(0x1F), 1, MISC_REG_AEU_AFTER_INVERT_4_FUNC_0,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"AEU: P0 AFTER_INVERT_4 is not 0\",\n\t{NA, NA, ~0x801FFFFF, 0, NA, NA} },\n\n {(0x3), 1, MISC_REG_AEU_AFTER_INVERT_1_FUNC_1,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"AEU: P1 AFTER_INVERT_1 is not 0\",\n\t{NA, NA, ~0xCFFC, 0, NA, NA} },\n\n {(0x3), 1, MISC_REG_AEU_AFTER_INVERT_2_FUNC_1,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"AEU: P1 AFTER_INVERT_2 is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x3), 1, MISC_REG_AEU_AFTER_INVERT_3_FUNC_1,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"AEU: P1 AFTER_INVERT_3 is not 0\",\n\t{NA, NA, ~0xFFFF0000, 0, NA, NA} },\n\n {(0x3), 1, MISC_REG_AEU_AFTER_INVERT_4_FUNC_1,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"AEU: P1 AFTER_INVERT_4 is not 0\",\n\t{NA, NA, ~0x801FFFFF, 0, NA, NA} },\n\n {(0x1F), 1, MISC_REG_AEU_AFTER_INVERT_1_MCP,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"AEU: MCP AFTER_INVERT_1 is not 0\",\n\t{NA, NA, ~0xCFFC, 0, NA, NA} },\n\n {(0x1F), 1, MISC_REG_AEU_AFTER_INVERT_2_MCP,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"AEU: MCP AFTER_INVERT_2 is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, MISC_REG_AEU_AFTER_INVERT_3_MCP,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"AEU: MCP AFTER_INVERT_3 is not 0\",\n\t{NA, NA, ~0xFFFF0000, 0, NA, NA} },\n\n {(0x1F), 1, MISC_REG_AEU_AFTER_INVERT_4_MCP,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"AEU: MCP AFTER_INVERT_4 is not 0\",\n\t{NA, NA, ~0x801FFFFF, 0, NA, NA} },\n\n {(0xF), 5, PBF_REG_P0_CREDIT,\n\tPBF_REG_P0_INIT_CRD, 1, 0, pneq_r2,\n\tPBF_REG_DISABLE_NEW_TASK_PROC_P0, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PBF: P0 credit is not equal to init_crd\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0xF), 5, PBF_REG_P1_CREDIT,\n\tPBF_REG_P1_INIT_CRD, 1, 0, pneq_r2,\n\tPBF_REG_DISABLE_NEW_TASK_PROC_P1, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PBF: P1 credit is not equal to init_crd\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0xF), 3, PBF_REG_P4_CREDIT,\n\tPBF_REG_P4_INIT_CRD, 1, 0, pneq_r2,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PBF: P4 credit is not equal to init_crd\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0x10), 5, PBF_REG_CREDIT_Q0,\n\tPBF_REG_INIT_CRD_Q0, 1, 0, pneq_r2,\n\tPBF_REG_DISABLE_NEW_TASK_PROC_Q0, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PBF: Q0 credit is not equal to init_crd\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0x10), 5, PBF_REG_CREDIT_Q1,\n\tPBF_REG_INIT_CRD_Q1, 1, 0, pneq_r2,\n\tPBF_REG_DISABLE_NEW_TASK_PROC_Q1, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PBF: Q1 credit is not equal to init_crd\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0x10), 5, PBF_REG_CREDIT_Q2,\n\tPBF_REG_INIT_CRD_Q2, 1, 0, pneq_r2,\n\tPBF_REG_DISABLE_NEW_TASK_PROC_Q2, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PBF: Q2 credit is not equal to init_crd\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0x10), 5, PBF_REG_CREDIT_Q3,\n\tPBF_REG_INIT_CRD_Q3, 1, 0, pneq_r2,\n\tPBF_REG_DISABLE_NEW_TASK_PROC_Q3, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PBF: Q3 credit is not equal to init_crd\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0x10), 5, PBF_REG_CREDIT_Q4,\n\tPBF_REG_INIT_CRD_Q4, 1, 0, pneq_r2,\n\tPBF_REG_DISABLE_NEW_TASK_PROC_Q4, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PBF: Q4 credit is not equal to init_crd\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0x10), 5, PBF_REG_CREDIT_Q5,\n\tPBF_REG_INIT_CRD_Q5, 1, 0, pneq_r2,\n\tPBF_REG_DISABLE_NEW_TASK_PROC_Q5, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PBF: Q5 credit is not equal to init_crd\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0x10), 3, PBF_REG_CREDIT_LB_Q,\n\tPBF_REG_INIT_CRD_LB_Q, 1, 0, pneq_r2,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PBF: LB Q credit is not equal to init_crd\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0xF), 1, PBF_REG_P0_TASK_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PBF: P0 task_cnt is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0xF), 1, PBF_REG_P1_TASK_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PBF: P1 task_cnt is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0xF), 1, PBF_REG_P4_TASK_CNT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PBF: P4 task_cnt is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x10), 1, PBF_REG_TASK_CNT_Q0,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PBF: Q0 task_cnt is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x10), 1, PBF_REG_TASK_CNT_Q1,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PBF: Q1 task_cnt is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x10), 1, PBF_REG_TASK_CNT_Q2,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PBF: Q2 task_cnt is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x10), 1, PBF_REG_TASK_CNT_Q3,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PBF: Q3 task_cnt is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x10), 1, PBF_REG_TASK_CNT_Q4,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PBF: Q4 task_cnt is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x10), 1, PBF_REG_TASK_CNT_Q5,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PBF: Q5 task_cnt is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x10), 1, PBF_REG_TASK_CNT_LB_Q,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PBF: LB Q task_cnt is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, XCM_REG_CFC_INIT_CRD,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"XCM: CFC_INIT_CRD is not 1\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, UCM_REG_CFC_INIT_CRD,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"UCM: CFC_INIT_CRD is not 1\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, TCM_REG_CFC_INIT_CRD,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"TCM: CFC_INIT_CRD is not 1\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, CCM_REG_CFC_INIT_CRD,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"CCM: CFC_INIT_CRD is not 1\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, XCM_REG_XQM_INIT_CRD,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"XCM: XQM_INIT_CRD is not 32\",\n\t{NA, NA, 32, NA, NA, NA} },\n\n {(0x1F), 1, UCM_REG_UQM_INIT_CRD,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"UCM: UQM_INIT_CRD is not 32\",\n\t{NA, NA, 32, NA, NA, NA} },\n\n {(0x1F), 1, TCM_REG_TQM_INIT_CRD,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"TCM: TQM_INIT_CRD is not 32\",\n\t{NA, NA, 32, NA, NA, NA} },\n\n {(0x1F), 1, CCM_REG_CQM_INIT_CRD,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"CCM: CQM_INIT_CRD is not 32\",\n\t{NA, NA, 32, NA, NA, NA} },\n\n {(0x1F), 1, XCM_REG_TM_INIT_CRD,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"XCM: TM_INIT_CRD is not 4\",\n\t{NA, NA, 4, NA, NA, NA} },\n\n {(0x1F), 1, UCM_REG_TM_INIT_CRD,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"UCM: TM_INIT_CRD is not 4\",\n\t{NA, NA, 4, NA, NA, NA} },\n\n {(0x1F), 1, XCM_REG_FIC0_INIT_CRD,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"XCM: FIC0_INIT_CRD is not 64\",\n\t{NA, NA, 64, NA, NA, NA} },\n\n {(0x1F), 1, UCM_REG_FIC0_INIT_CRD,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"UCM: FIC0_INIT_CRD is not 64\",\n\t{NA, NA, 64, NA, NA, NA} },\n\n {(0x1F), 1, TCM_REG_FIC0_INIT_CRD,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"TCM: FIC0_INIT_CRD is not 64\",\n\t{NA, NA, 64, NA, NA, NA} },\n\n {(0x1F), 1, CCM_REG_FIC0_INIT_CRD,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"CCM: FIC0_INIT_CRD is not 64\",\n\t{NA, NA, 64, NA, NA, NA} },\n\n {(0x1F), 1, XCM_REG_FIC1_INIT_CRD,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"XCM: FIC1_INIT_CRD is not 64\",\n\t{NA, NA, 64, NA, NA, NA} },\n\n {(0x1F), 1, UCM_REG_FIC1_INIT_CRD,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"UCM: FIC1_INIT_CRD is not 64\",\n\t{NA, NA, 64, NA, NA, NA} },\n\n {(0x1F), 1, TCM_REG_FIC1_INIT_CRD,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"TCM: FIC1_INIT_CRD is not 64\",\n\t{NA, NA, 64, NA, NA, NA} },\n\n {(0x1F), 1, CCM_REG_FIC1_INIT_CRD,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"CCM: FIC1_INIT_CRD is not 64\",\n\t{NA, NA, 64, NA, NA, NA} },\n\n {(0x1), 1, XCM_REG_XX_FREE,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"XCM: XX_FREE differs from expected 31\",\n\t{NA, NA, 31, NA, NA, NA} },\n\n {(0x1E), 1, XCM_REG_XX_FREE,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"XCM: XX_FREE differs from expected 32\",\n\t{NA, NA, 32, NA, NA, NA} },\n\n {(0x1F), 1, UCM_REG_XX_FREE,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"UCM: XX_FREE differs from expected 27\",\n\t{NA, NA, 27, NA, NA, NA} },\n\n {(0x7), 1, TCM_REG_XX_FREE,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"TCM: XX_FREE differs from expected 32\",\n\t{NA, NA, 32, NA, NA, NA} },\n\n {(0x18), 1, TCM_REG_XX_FREE,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"TCM: XX_FREE differs from expected 29\",\n\t{NA, NA, 29, NA, NA, NA} },\n\n {(0x1F), 1, CCM_REG_XX_FREE,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"CCM: XX_FREE differs from expected 24\",\n\t{NA, NA, 24, NA, NA, NA} },\n\n {(0x1F), 1, XSEM_REG_FAST_MEMORY + 0x18000,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"XSEM: FOC0 credit less than initial credit\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, XSEM_REG_FAST_MEMORY + 0x18040,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"XSEM: FOC1 credit less than initial credit\",\n\t{NA, NA, 24, NA, NA, NA} },\n\n {(0x1F), 1, XSEM_REG_FAST_MEMORY + 0x18080,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"XSEM: FOC2 credit less than initial credit\",\n\t{NA, NA, 12, NA, NA, NA} },\n\n {(0x1F), 1, USEM_REG_FAST_MEMORY + 0x18000,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"USEM: FOC0 credit less than initial credit\",\n\t{NA, NA, 26, NA, NA, NA} },\n\n {(0x1F), 1, USEM_REG_FAST_MEMORY + 0x18040,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"USEM: FOC1 credit less than initial credit\",\n\t{NA, NA, 78, NA, NA, NA} },\n\n {(0x1F), 1, USEM_REG_FAST_MEMORY + 0x18080,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"USEM: FOC2 credit less than initial credit\",\n\t{NA, NA, 16, NA, NA, NA} },\n\n {(0x1F), 1, USEM_REG_FAST_MEMORY + 0x180C0,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"USEM: FOC3 credit less than initial credit\",\n\t{NA, NA, 32, NA, NA, NA} },\n\n {(0x1F), 1, TSEM_REG_FAST_MEMORY + 0x18000,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"TSEM: FOC0 credit less than initial credit\",\n\t{NA, NA, 52, NA, NA, NA} },\n\n {(0x1F), 1, TSEM_REG_FAST_MEMORY + 0x18040,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"TSEM: FOC1 credit less than initial credit\",\n\t{NA, NA, 24, NA, NA, NA} },\n\n {(0x1F), 1, TSEM_REG_FAST_MEMORY + 0x18080,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"TSEM: FOC2 credit less than initial credit\",\n\t{NA, NA, 12, NA, NA, NA} },\n\n {(0x1F), 1, TSEM_REG_FAST_MEMORY + 0x180C0,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"TSEM: FOC3 credit less than initial credit\",\n\t{NA, NA, 32, NA, NA, NA} },\n\n {(0x1F), 1, CSEM_REG_FAST_MEMORY + 0x18000,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"CSEM: FOC0 credit less than initial credit\",\n\t{NA, NA, 16, NA, NA, NA} },\n\n {(0x1F), 1, CSEM_REG_FAST_MEMORY + 0x18040,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"CSEM: FOC1 credit less than initial credit\",\n\t{NA, NA, 18, NA, NA, NA} },\n\n {(0x1F), 1, CSEM_REG_FAST_MEMORY + 0x18080,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"CSEM: FOC2 credit less than initial credit\",\n\t{NA, NA, 48, NA, NA, NA} },\n\n {(0x1F), 1, CSEM_REG_FAST_MEMORY + 0x180C0,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"CSEM: FOC3 credit less than initial credit\",\n\t{NA, NA, 14, NA, NA, NA} },\n\n {(0x1F), 1, PRS_REG_TSDM_CURRENT_CREDIT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PRS: TSDM current credit is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PRS_REG_TCM_CURRENT_CREDIT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PRS: TCM current credit is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PRS_REG_CFC_LD_CURRENT_CREDIT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PRS: CFC_LD current credit is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PRS_REG_CFC_SEARCH_CURRENT_CREDIT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PRS: CFC_SEARCH current credit is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PRS_REG_SRC_CURRENT_CREDIT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PRS: SRCH current credit is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PRS_REG_PENDING_BRB_PRS_RQ,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PRS: PENDING_BRB_PRS_RQ is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 2, PRS_REG_PENDING_BRB_CAC0_RQ,\n\tNA, 5, 4, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PRS: PENDING_BRB_CAC_RQ is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PRS_REG_SERIAL_NUM_STATUS_LSB,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PRS: SERIAL_NUM_STATUS_LSB is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PRS_REG_SERIAL_NUM_STATUS_MSB,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"PRS: SERIAL_NUM_STATUS_MSB is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, CDU_REG_ERROR_DATA,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"CDU: ERROR_DATA is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, CCM_REG_STORM_LENGTH_MIS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"CCM: STORM declared message length unequal to actual\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, CCM_REG_CSDM_LENGTH_MIS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"CCM: CSDM declared message length unequal to actual\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, CCM_REG_TSEM_LENGTH_MIS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"CCM: TSEM declared message length unequal to actual\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, CCM_REG_XSEM_LENGTH_MIS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"CCM: XSEM declared message length unequal to actual\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, CCM_REG_USEM_LENGTH_MIS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"CCM: USEM declared message length unequal to actual\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, CCM_REG_PBF_LENGTH_MIS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"CCM: PBF declared message length unequal to actual\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, TCM_REG_STORM_LENGTH_MIS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"TCM: STORM declared message length unequal to actual\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, TCM_REG_TSDM_LENGTH_MIS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"TCM: TSDM declared message length unequal to actual\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, TCM_REG_PRS_LENGTH_MIS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"TCM: PRS declared message length unequal to actual\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, TCM_REG_PBF_LENGTH_MIS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"TCM: PBF declared message length unequal to actual\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, TCM_REG_USEM_LENGTH_MIS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"TCM: USEM declared message length unequal to actual\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, TCM_REG_CSEM_LENGTH_MIS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"TCM: CSEM declared message length unequal to actual\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, UCM_REG_STORM_LENGTH_MIS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"UCM: STORM declared message length unequal to actual\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, UCM_REG_USDM_LENGTH_MIS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"UCM: USDM declared message length unequal to actual\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, UCM_REG_TSEM_LENGTH_MIS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"UCM: TSEM declared message length unequal to actual\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, UCM_REG_CSEM_LENGTH_MIS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"UCM: CSEM declared message length unequal to actual\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, UCM_REG_XSEM_LENGTH_MIS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"UCM: XSEM declared message length unequal to actual\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, UCM_REG_DORQ_LENGTH_MIS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"UCM: DORQ declared message length unequal to actual\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, XCM_REG_STORM_LENGTH_MIS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"XCM: STORM declared message length unequal to actual\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, XCM_REG_XSDM_LENGTH_MIS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"XCM: XSDM declared message length unequal to actual\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, XCM_REG_TSEM_LENGTH_MIS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"XCM: TSEM declared message length unequal to actual\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, XCM_REG_CSEM_LENGTH_MIS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"XCM: CSEM declared message length unequal to actual\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, XCM_REG_USEM_LENGTH_MIS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"XCM: USEM declared message length unequal to actual\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, XCM_REG_DORQ_LENGTH_MIS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"XCM: DORQ declared message length unequal to actual\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, XCM_REG_PBF_LENGTH_MIS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"XCM: PBF declared message length unequal to actual\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, XCM_REG_NIG0_LENGTH_MIS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"XCM: NIG0 declared message length unequal to actual\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, XCM_REG_NIG1_LENGTH_MIS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"XCM: NIG1 declared message length unequal to actual\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, QM_REG_XQM_WRC_FIFOLVL,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: XQM wrc_fifolvl is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, QM_REG_UQM_WRC_FIFOLVL,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: UQM wrc_fifolvl is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, QM_REG_TQM_WRC_FIFOLVL,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: TQM wrc_fifolvl is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, QM_REG_CQM_WRC_FIFOLVL,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: CQM wrc_fifolvl is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, QM_REG_QSTATUS_LOW,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: QSTATUS_LOW is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, QM_REG_QSTATUS_HIGH,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: QSTATUS_HIGH is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, QM_REG_PAUSESTATE0,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: PAUSESTATE0 is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, QM_REG_PAUSESTATE1,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: PAUSESTATE1 is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, QM_REG_OVFQNUM,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"QM: OVFQNUM is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, QM_REG_OVFERROR,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"QM: OVFERROR is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 6, QM_REG_PTRTBL,\n\tNA, 64, 8, pneq_r2,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: read and write variables not equal\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0x1F), 1, BRB1_REG_BRB1_PRTY_STS,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"BRB1: parity status is not 0\",\n\t{NA, NA, ~0x8, 0, NA, NA} },\n\n {(0x1F), 1, CDU_REG_CDU_PRTY_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"CDU: parity status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, CFC_REG_CFC_PRTY_STS,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"CFC: parity status is not 0\",\n\t{NA, NA, ~0x2, 0, NA, NA} },\n\n {(0x1F), 1, CSDM_REG_CSDM_PRTY_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"CSDM: parity status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x3), 1, DBG_REG_DBG_PRTY_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"DBG: parity status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, DMAE_REG_DMAE_PRTY_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"DMAE: parity status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, DORQ_REG_DORQ_PRTY_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"DORQ: parity status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1), 1, TCM_REG_TCM_PRTY_STS,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"TCM: parity status is not 0\",\n\t{NA, NA, ~0x3ffc0, 0, NA, NA} },\n\n {(0x1E), 1, TCM_REG_TCM_PRTY_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"TCM: parity status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1), 1, CCM_REG_CCM_PRTY_STS,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"CCM: parity status is not 0\",\n\t{NA, NA, ~0x3ffc0, 0, NA, NA} },\n\n {(0x1E), 1, CCM_REG_CCM_PRTY_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"CCM: parity status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1), 1, UCM_REG_UCM_PRTY_STS,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"UCM: parity status is not 0\",\n\t{NA, NA, ~0x3ffc0, 0, NA, NA} },\n\n {(0x1E), 1, UCM_REG_UCM_PRTY_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"UCM: parity status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1), 1, XCM_REG_XCM_PRTY_STS,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"XCM: parity status is not 0\",\n\t{NA, NA, ~0x3ffc0, 0, NA, NA} },\n\n {(0x1E), 1, XCM_REG_XCM_PRTY_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"XCM: parity status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1), 1, HC_REG_HC_PRTY_STS,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"HC: parity status is not 0\",\n\t{NA, NA, ~0x1, 0, NA, NA} },\n\n {(0x1), 1, MISC_REG_MISC_PRTY_STS,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"MISC: parity status is not 0\",\n\t{NA, NA, ~0x1, 0, NA, NA} },\n\n {(0x1F), 1, PRS_REG_PRS_PRTY_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PRS: parity status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, PXP_REG_PXP_PRTY_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PXP: parity status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, QM_REG_QM_PRTY_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"QM: parity status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1), 1, SRC_REG_SRC_PRTY_STS,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"SRCH: parity status is not 0\",\n\t{NA, NA, ~0x4, 0, NA, NA} },\n\n {(0x1F), 1, TSDM_REG_TSDM_PRTY_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"TSDM: parity status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, USDM_REG_USDM_PRTY_STS,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"USDM: parity status is not 0\",\n\t{NA, NA, ~0x20, 0, NA, NA} },\n\n {(0x1F), 1, XSDM_REG_XSDM_PRTY_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"XSDM: parity status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, GRCBASE_XPB + PB_REG_PB_PRTY_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"XPB: parity status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, GRCBASE_UPB + PB_REG_PB_PRTY_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"UPB: parity status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, CSEM_REG_CSEM_PRTY_STS_0,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"CSEM: parity status 0 is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1), 1, PXP2_REG_PXP2_PRTY_STS_0,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PXP2: parity status 0 is not 0\",\n\t{NA, NA, ~0xfff40020, 0, NA, NA} },\n\n {(0x1E), 1, PXP2_REG_PXP2_PRTY_STS_0,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PXP2: parity status 0 is not 0\",\n\t{NA, NA, ~0x20, 0, NA, NA} },\n\n {(0x1F), 1, TSEM_REG_TSEM_PRTY_STS_0,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"TSEM: parity status 0 is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, USEM_REG_USEM_PRTY_STS_0,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"USEM: parity status 0 is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, XSEM_REG_XSEM_PRTY_STS_0,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"XSEM: parity status 0 is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, CSEM_REG_CSEM_PRTY_STS_1,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"CSEM: parity status 1 is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1), 1, PXP2_REG_PXP2_PRTY_STS_1,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PXP2: parity status 1 is not 0\",\n\t{NA, NA, ~0x20, 0, NA, NA} },\n\n {(0x1E), 1, PXP2_REG_PXP2_PRTY_STS_1,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PXP2: parity status 1 is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, TSEM_REG_TSEM_PRTY_STS_1,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"TSEM: parity status 1 is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, USEM_REG_USEM_PRTY_STS_1,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"USEM: parity status 1 is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, XSEM_REG_XSEM_PRTY_STS_1,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"XSEM: parity status 1 is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_PGLUE_B_PRTY_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PGLUE_B: parity status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x2), 2, QM_REG_QTASKCTR_EXT_A_0,\n\tNA, 64, 4, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: Q_EXT_A (upper 64 queues), Queue is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x2), 1, QM_REG_QSTATUS_LOW_EXT_A,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"QM: QSTATUS_LOW_EXT_A is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x2), 1, QM_REG_QSTATUS_HIGH_EXT_A,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"QM: QSTATUS_HIGH_EXT_A is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1E), 1, QM_REG_PAUSESTATE2,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: PAUSESTATE2 is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1E), 1, QM_REG_PAUSESTATE3,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: PAUSESTATE3 is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x2), 1, QM_REG_PAUSESTATE4,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"QM: PAUSESTATE4 is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x2), 1, QM_REG_PAUSESTATE5,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"QM: PAUSESTATE5 is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x2), 1, QM_REG_PAUSESTATE6,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"QM: PAUSESTATE6 is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x2), 1, QM_REG_PAUSESTATE7,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"QM: PAUSESTATE7 is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x2), 6, QM_REG_PTRTBL_EXT_A,\n\tNA, 64, 8, pneq_r2,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: read and write variables not equal in ext table\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0x1E), 1, MISC_REG_AEU_SYS_KILL_OCCURRED,\n\tNA, NA, NA, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"MISC: system kill occurred;\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1E), 1, MISC_REG_AEU_SYS_KILL_STATUS_0,\n\tNA, NA, NA, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"MISC: system kill occurred; status_0 register\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1E), 1, MISC_REG_AEU_SYS_KILL_STATUS_1,\n\tNA, NA, NA, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"MISC: system kill occurred; status_1 register\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1E), 1, MISC_REG_AEU_SYS_KILL_STATUS_2,\n\tNA, NA, NA, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"MISC: system kill occurred; status_2 register\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1E), 1, MISC_REG_AEU_SYS_KILL_STATUS_3,\n\tNA, NA, NA, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"MISC: system kill occurred; status_3 register\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1E), 1, MISC_REG_PCIE_HOT_RESET,\n\tNA, NA, NA, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"MISC: pcie_rst_b was asserted without perst assertion\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, NIG_REG_NIG_INT_STS_0,\n\tNA, NA, NA, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"NIG: interrupt 0 is active\",\n\t{NA, NA, ~0x300, 0, NA, NA} },\n\n {(0x1F), 1, NIG_REG_NIG_INT_STS_0,\n\tNA, NA, NA, peq,\n\tNA, IDLE_CHK_WARNING,\n\t\"NIG: Access to BMAC while not active. If tested on FPGA, ignore this warning\",\n\t{NA, NA, 0x300, NA, NA, NA} },\n\n {(0x1F), 1, NIG_REG_NIG_INT_STS_1,\n\tNA, NA, NA, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"NIG: interrupt 1 is active\",\n\t{NA, NA, 0x783FF03, 0, NA, NA} },\n\n {(0x1F), 1, NIG_REG_NIG_INT_STS_1,\n\tNA, NA, NA, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"NIG: port cos was paused too long\",\n\t{NA, NA, ~0x783FF0F, 0, NA, NA} },\n\n {(0x1F), 1, NIG_REG_NIG_INT_STS_1,\n\tNA, NA, NA, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"NIG: Got packets w/o Outer-VLAN in MF mode\",\n\t{NA, NA, 0xC, 0, NA, NA} },\n\n {(0x2), 1, NIG_REG_NIG_PRTY_STS,\n\tNA, NA, NA, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"NIG: parity interrupt is active\",\n\t{NA, NA, ~0xFFC00000, 0, NA, NA} },\n\n {(0x1C), 1, NIG_REG_NIG_PRTY_STS_0,\n\tNA, NA, NA, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"NIG: parity 0 interrupt is active\",\n\t{NA, NA, ~0xFFC00000, 0, NA, NA} },\n\n {(0x4), 1, NIG_REG_NIG_PRTY_STS_1,\n\tNA, NA, NA, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"NIG: parity 1 interrupt is active\",\n\t{NA, NA, 0xff, 0, NA, NA} },\n\n {(0x18), 1, NIG_REG_NIG_PRTY_STS_1,\n\tNA, NA, NA, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"NIG: parity 1 interrupt is active\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, TSEM_REG_TSEM_INT_STS_0,\n\tNA, NA, NA, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"TSEM: interrupt 0 is active\",\n\t{NA, NA, ~0x10000000, 0, NA, NA} },\n\n {(0x1F), 1, TSEM_REG_TSEM_INT_STS_0,\n\tNA, NA, NA, peq,\n\tNA, IDLE_CHK_WARNING,\n\t\"TSEM: interrupt 0 is active\",\n\t{NA, NA, 0x10000000, NA, NA, NA} },\n\n {(0x1F), 1, TSEM_REG_TSEM_INT_STS_1,\n\tNA, NA, NA, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"TSEM: interrupt 1 is active\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, CSEM_REG_CSEM_INT_STS_0,\n\tNA, NA, NA, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"CSEM: interrupt 0 is active\",\n\t{NA, NA, ~0x10000000, 0, NA, NA} },\n\n {(0x1F), 1, CSEM_REG_CSEM_INT_STS_0,\n\tNA, NA, NA, peq,\n\tNA, IDLE_CHK_WARNING,\n\t\"CSEM: interrupt 0 is active\",\n\t{NA, NA, 0x10000000, NA, NA, NA} },\n\n {(0x1F), 1, CSEM_REG_CSEM_INT_STS_1,\n\tNA, NA, NA, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"CSEM: interrupt 1 is active\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, USEM_REG_USEM_INT_STS_0,\n\tNA, NA, NA, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"USEM: interrupt 0 is active\",\n\t{NA, NA, ~0x10000000, 0, NA, NA} },\n\n {(0x1F), 1, USEM_REG_USEM_INT_STS_0,\n\tNA, NA, NA, peq,\n\tNA, IDLE_CHK_WARNING,\n\t\"USEM: interrupt 0 is active\",\n\t{NA, NA, 0x10000000, NA, NA, NA} },\n\n {(0x1F), 1, USEM_REG_USEM_INT_STS_1,\n\tNA, NA, NA, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"USEM: interrupt 1 is active\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, XSEM_REG_XSEM_INT_STS_0,\n\tNA, NA, NA, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"XSEM: interrupt 0 is active\",\n\t{NA, NA, ~0x10000000, 0, NA, NA} },\n\n {(0x1F), 1, XSEM_REG_XSEM_INT_STS_0,\n\tNA, NA, NA, peq,\n\tNA, IDLE_CHK_WARNING,\n\t\"XSEM: interrupt 0 is active\",\n\t{NA, NA, 0x10000000, NA, NA, NA} },\n\n {(0x1F), 1, XSEM_REG_XSEM_INT_STS_1,\n\tNA, NA, NA, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"XSEM: interrupt 1 is active\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, TSDM_REG_TSDM_INT_STS_0,\n\tNA, NA, NA, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"TSDM: interrupt 0 is active\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, TSDM_REG_TSDM_INT_STS_1,\n\tNA, NA, NA, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"TSDM: interrupt 0 is active\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, CSDM_REG_CSDM_INT_STS_0,\n\tNA, NA, NA, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"CSDM: interrupt 0 is active\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, CSDM_REG_CSDM_INT_STS_1,\n\tNA, NA, NA, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"CSDM: interrupt 0 is active\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, USDM_REG_USDM_INT_STS_0,\n\tNA, NA, NA, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"USDM: interrupt 0 is active\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, USDM_REG_USDM_INT_STS_1,\n\tNA, NA, NA, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"USDM: interrupt 0 is active\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, XSDM_REG_XSDM_INT_STS_0,\n\tNA, NA, NA, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"XSDM: interrupt 0 is active\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1F), 1, XSDM_REG_XSDM_INT_STS_1,\n\tNA, NA, NA, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"XSDM: interrupt 0 is active\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x2), 1, HC_REG_HC_PRTY_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"HC: parity status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1E), 1, MISC_REG_MISC_PRTY_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"MISC: parity status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1E), 1, SRC_REG_SRC_PRTY_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"SRCH: parity status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0xC), 3, QM_REG_BYTECRD0,\n\tQM_REG_BYTECRDINITVAL, 1, 0, pneq_r2,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: Byte credit 0 is not equal to initial credit\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0xC), 3, QM_REG_BYTECRD1,\n\tQM_REG_BYTECRDINITVAL, 1, 0, pneq_r2,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: Byte credit 1 is not equal to initial credit\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0xC), 3, QM_REG_BYTECRD2,\n\tQM_REG_BYTECRDINITVAL, 1, 0, pneq_r2,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: Byte credit 2 is not equal to initial credit\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0x1C), 1, QM_REG_VOQCRDERRREG,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"QM: VOQ credit error register is not 0 (VOQ credit overflow/underflow)\",\n\t{NA, NA, 0xFFFF, 0, NA, NA} },\n\n {(0x1C), 1, QM_REG_BYTECRDERRREG,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"QM: Byte credit error register is not 0 (Byte credit overflow/underflow)\",\n\t{NA, NA, 0xFFF, 0, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_FLR_REQUEST_VF_31_0,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PGL: FLR request is set for VF addresses 31-0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_FLR_REQUEST_VF_63_32,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PGL: FLR request is set for VF addresses 63-32\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_FLR_REQUEST_VF_95_64,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PGL: FLR request is set for VF addresses 95-64\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_FLR_REQUEST_VF_127_96,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PGL: FLR request is set for VF addresses 127-96\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_FLR_REQUEST_PF_7_0,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PGL: FLR request is set for PF addresses 7-0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_SR_IOV_DISABLED_REQUEST,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PGL: SR-IOV disable request is set\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_CFG_SPACE_A_REQUEST,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PGL: Cfg-Space A request is set\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PGLUE_B_REG_CFG_SPACE_B_REQUEST,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"PGL: Cfg-Space B request is set\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, IGU_REG_ERROR_HANDLING_DATA_VALID,\n\tNA, NA, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"IGU: some unauthorized commands arrived to the IGU. Use igu_dump_fifo utility for more details\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, IGU_REG_ATTN_WRITE_DONE_PENDING,\n\tNA, NA, NA, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"IGU attention message write done pending is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, IGU_REG_WRITE_DONE_PENDING,\n\tNA, 5, 4, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"IGU MSI/MSIX message write done pending is not empty\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, IGU_REG_IGU_PRTY_STS,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"IGU: parity status is not 0\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1E), 3, MISC_REG_GRC_TIMEOUT_ATTN,\n\tMISC_REG_AEU_AFTER_INVERT_4_FUNC_0, 1, 0, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"MISC_REG_GRC_TIMEOUT_ATTN: GRC timeout attention parameters (FUNC_0)\",\n\t{NA, NA, 0x4000000, 0, NA, NA} },\n\n {(0x1C), 3, MISC_REG_GRC_TIMEOUT_ATTN_FULL_FID,\n\tMISC_REG_AEU_AFTER_INVERT_4_FUNC_0, 1, 0, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"MISC_REG_GRC_TIMEOUT_ATTN_FULL_FID: GRC timeout attention FID (FUNC_0)\",\n\t{NA, NA, 0x4000000, 0, NA, NA} },\n\n {(0x1E), 3, MISC_REG_GRC_TIMEOUT_ATTN,\n\tMISC_REG_AEU_AFTER_INVERT_4_FUNC_1, 1, 0, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"MISC_REG_GRC_TIMEOUT_ATTN: GRC timeout attention parameters (FUNC_1)\",\n\t{NA, NA, 0x4000000, 0, NA, NA} },\n\n {(0x1C), 3, MISC_REG_GRC_TIMEOUT_ATTN_FULL_FID,\n\tMISC_REG_AEU_AFTER_INVERT_4_FUNC_1, 1, 0, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"MISC_REG_GRC_TIMEOUT_ATTN_FULL_FID: GRC timeout attention FID (FUNC_1)\",\n\t{NA, NA, 0x4000000, 0, NA, NA} },\n\n {(0x1E), 3, MISC_REG_GRC_TIMEOUT_ATTN,\n\tMISC_REG_AEU_AFTER_INVERT_4_MCP, 1, 0, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"MISC_REG_GRC_TIMEOUT_ATTN: GRC timeout attention parameters (MCP)\",\n\t{NA, NA, 0x4000000, 0, NA, NA} },\n\n {(0x1C), 3, MISC_REG_GRC_TIMEOUT_ATTN_FULL_FID,\n\tMISC_REG_AEU_AFTER_INVERT_4_MCP, 1, 0, pand_neq,\n\tNA, IDLE_CHK_ERROR,\n\t\"MISC_REG_GRC_TIMEOUT_ATTN_FULL_FID: GRC timeout attention FID (MCP)\",\n\t{NA, NA, 0x4000000, 0, NA, NA} },\n\n {(0x1C), 1, IGU_REG_SILENT_DROP,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"Some messages were not executed in the IGU\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, PXP2_REG_PSWRQ_BW_CREDIT,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR,\n\t\"PXP2: rq_read_credit and rq_write_credit are not 5\",\n\t{NA, NA, 0x2D, NA, NA, NA} },\n\n {(0x1C), 1, IGU_REG_SB_CTRL_FSM,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"IGU: block is not in idle. SB_CTRL_FSM should be zero in idle state\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, IGU_REG_INT_HANDLE_FSM,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"IGU: block is not in idle. INT_HANDLE_FSM should be zero in idle state\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x1C), 1, IGU_REG_ATTN_FSM,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"IGU: block is not in idle. SB_ATTN_FSMshould be zeroor two in idle state\",\n\t{NA, NA, ~0x2, 0, NA, NA} },\n\n {(0x1C), 1, IGU_REG_CTRL_FSM,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"IGU: block is not in idle. SB_CTRL_FSM should be zero in idle state\",\n\t{NA, NA, ~0x1, 0, NA, NA} },\n\n {(0x1C), 1, IGU_REG_PXP_ARB_FSM,\n\tNA, 1, 0, pand_neq,\n\tNA, IDLE_CHK_WARNING,\n\t\"IGU: block is not in idle. SB_ARB_FSM should be zero in idle state\",\n\t{NA, NA, ~0x1, 0, NA, NA} },\n\n {(0x1C), 1, IGU_REG_PENDING_BITS_STATUS,\n\tNA, 5, 4, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"IGU: block is not in idle. There are pending write done\",\n\t{NA, NA, 0, NA, NA, NA} },\n\n {(0x10), 3, QM_REG_VOQCREDIT_0,\n\tQM_REG_VOQINITCREDIT_0, 1, 0, pneq_r2,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: VOQ_0, VOQ credit is not equal to initial credit\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0x10), 3, QM_REG_VOQCREDIT_1,\n\tQM_REG_VOQINITCREDIT_1, 1, 0, pneq_r2,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: VOQ_1, VOQ credit is not equal to initial credit\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0x10), 3, QM_REG_VOQCREDIT_2,\n\tQM_REG_VOQINITCREDIT_2, 1, 0, pneq_r2,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: VOQ_2, VOQ credit is not equal to initial credit\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0x10), 3, QM_REG_VOQCREDIT_3,\n\tQM_REG_VOQINITCREDIT_3, 1, 0, pneq_r2,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: VOQ_3, VOQ credit is not equal to initial credit\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0x10), 3, QM_REG_VOQCREDIT_4,\n\tQM_REG_VOQINITCREDIT_4, 1, 0, pneq_r2,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: VOQ_4, VOQ credit is not equal to initial credit\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0x10), 3, QM_REG_VOQCREDIT_5,\n\tQM_REG_VOQINITCREDIT_5, 1, 0, pneq_r2,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: VOQ_5, VOQ credit is not equal to initial credit\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0x10), 3, QM_REG_VOQCREDIT_6,\n\tQM_REG_VOQINITCREDIT_6, 1, 0, pneq_r2,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: VOQ_6 (LB VOQ), VOQ credit is not equal to initial credit\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0x10), 3, QM_REG_BYTECRD0,\n\tQM_REG_BYTECRDINITVAL, 1, 0, pneq_r2,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: Byte credit 0 is not equal to initial credit\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0x10), 3, QM_REG_BYTECRD1,\n\tQM_REG_BYTECRDINITVAL, 1, 0, pneq_r2,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: Byte credit 1 is not equal to initial credit\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0x10), 3, QM_REG_BYTECRD2,\n\tQM_REG_BYTECRDINITVAL, 1, 0, pneq_r2,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: Byte credit 2 is not equal to initial credit\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0x10), 3, QM_REG_BYTECRD3,\n\tQM_REG_BYTECRDINITVAL, 1, 0, pneq_r2,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: Byte credit 3 is not equal to initial credit\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0x10), 3, QM_REG_BYTECRD4,\n\tQM_REG_BYTECRDINITVAL, 1, 0, pneq_r2,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: Byte credit 4 is not equal to initial credit\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0x10), 3, QM_REG_BYTECRD5,\n\tQM_REG_BYTECRDINITVAL, 1, 0, pneq_r2,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: Byte credit 5 is not equal to initial credit\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0x10), 3, QM_REG_BYTECRD6,\n\tQM_REG_BYTECRDINITVAL, 1, 0, pneq_r2,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"QM: Byte credit 6 is not equal to initial credit\",\n\t{NA, NA, NA, NA, NA, NA} },\n\n {(0x10), 1, QM_REG_FWVOQ0TOHWVOQ,\n\tNA, 1, 0, peq,\n\tNA, IDLE_CHK_ERROR,\n\t\"QM: FwVoq0 is mapped to HwVoq7 (non-TX HwVoq)\",\n\t{NA, NA, 0x7, NA, NA, NA} },\n\n {(0x10), 1, QM_REG_FWVOQ1TOHWVOQ,\n\tNA, 1, 0, peq,\n\tNA, IDLE_CHK_ERROR,\n\t\"QM: FwVoq1 is mapped to HwVoq7 (non-TX HwVoq)\",\n\t{NA, NA, 0x7, NA, NA, NA} },\n\n {(0x10), 1, QM_REG_FWVOQ2TOHWVOQ,\n\tNA, 1, 0, peq,\n\tNA, IDLE_CHK_ERROR,\n\t\"QM: FwVoq2 is mapped to HwVoq7 (non-TX HwVoq)\",\n\t{NA, NA, 0x7, NA, NA, NA} },\n\n {(0x10), 1, QM_REG_FWVOQ3TOHWVOQ,\n\tNA, 1, 0, peq,\n\tNA, IDLE_CHK_ERROR,\n\t\"QM: FwVoq3 is mapped to HwVoq7 (non-TX HwVoq)\",\n\t{NA, NA, 0x7, NA, NA, NA} },\n\n {(0x10), 1, QM_REG_FWVOQ4TOHWVOQ,\n\tNA, 1, 0, peq,\n\tNA, IDLE_CHK_ERROR,\n\t\"QM: FwVoq4 is mapped to HwVoq7 (non-TX HwVoq)\",\n\t{NA, NA, 0x7, NA, NA, NA} },\n\n {(0x10), 1, QM_REG_FWVOQ5TOHWVOQ,\n\tNA, 1, 0, peq,\n\tNA, IDLE_CHK_ERROR,\n\t\"QM: FwVoq5 is mapped to HwVoq7 (non-TX HwVoq)\",\n\t{NA, NA, 0x7, NA, NA, NA} },\n\n {(0x10), 1, QM_REG_FWVOQ6TOHWVOQ,\n\tNA, 1, 0, peq,\n\tNA, IDLE_CHK_ERROR,\n\t\"QM: FwVoq6 is mapped to HwVoq7 (non-TX HwVoq)\",\n\t{NA, NA, 0x7, NA, NA, NA} },\n\n {(0x10), 1, QM_REG_FWVOQ7TOHWVOQ,\n\tNA, 1, 0, peq,\n\tNA, IDLE_CHK_ERROR,\n\t\"QM: FwVoq7 is mapped to HwVoq7 (non-TX HwVoq)\",\n\t{NA, NA, 0x7, NA, NA, NA} },\n\n {(0x1F), 1, NIG_REG_INGRESS_EOP_PORT0_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"NIG: Port 0 EOP FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, NIG_REG_INGRESS_EOP_PORT1_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"NIG: Port 1 EOP FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, NIG_REG_INGRESS_EOP_LB_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"NIG: LB EOP FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, NIG_REG_INGRESS_RMP0_DSCR_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"NIG: Port 0 RX MCP descriptor FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, NIG_REG_INGRESS_RMP1_DSCR_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"NIG: Port 1 RX MCP descriptor FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, NIG_REG_INGRESS_LB_PBF_DELAY_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"NIG: PBF LB FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, NIG_REG_EGRESS_MNG0_FIFO_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"NIG: Port 0 TX MCP FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, NIG_REG_EGRESS_MNG1_FIFO_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"NIG: Port 1 TX MCP FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, NIG_REG_EGRESS_DEBUG_FIFO_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"NIG: Debug FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, NIG_REG_EGRESS_DELAY0_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"NIG: PBF IF0 FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, NIG_REG_EGRESS_DELAY1_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"NIG: PBF IF1 FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, NIG_REG_LLH0_FIFO_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"NIG: Port 0 RX LLH FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1F), 1, NIG_REG_LLH1_FIFO_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"NIG: Port 1 RX LLH FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1C), 1, NIG_REG_P0_TX_MNG_HOST_FIFO_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"NIG: Port 0 TX MCP FIFO for traffic going to the host is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1C), 1, NIG_REG_P1_TX_MNG_HOST_FIFO_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"NIG: Port 1 TX MCP FIFO for traffic going to the host is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1C), 1, NIG_REG_P0_TLLH_FIFO_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"NIG: Port 0 TX LLH FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1C), 1, NIG_REG_P1_TLLH_FIFO_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"NIG: Port 1 TX LLH FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1C), 1, NIG_REG_P0_HBUF_DSCR_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"NIG: Port 0 RX MCP descriptor FIFO for traffic from the host is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x1C), 1, NIG_REG_P1_HBUF_DSCR_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_WARNING,\n\t\"NIG: Port 1 RX MCP descriptor FIFO for traffic from the host is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x18), 1, NIG_REG_P0_RX_MACFIFO_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"NIG: Port 0 RX MAC interface FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x18), 1, NIG_REG_P1_RX_MACFIFO_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"NIG: Port 1 RX MAC interface FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x18), 1, NIG_REG_P0_TX_MACFIFO_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"NIG: Port 0 TX MAC interface FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x18), 1, NIG_REG_P1_TX_MACFIFO_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"NIG: Port 1 TX MAC interface FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x10), 1, NIG_REG_EGRESS_DELAY2_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"NIG: PBF IF2 FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x10), 1, NIG_REG_EGRESS_DELAY3_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"NIG: PBF IF3 FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x10), 1, NIG_REG_EGRESS_DELAY4_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"NIG: PBF IF4 FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n\n {(0x10), 1, NIG_REG_EGRESS_DELAY5_EMPTY,\n\tNA, 1, 0, pneq,\n\tNA, IDLE_CHK_ERROR_NO_TRAFFIC,\n\t\"NIG: PBF IF5 FIFO is not empty\",\n\t{NA, NA, 1, NA, NA, NA} },\n};\n\n \nstatic void bnx2x_self_test_log(struct bnx2x *bp, u8 severity, char *message)\n{\n\tswitch (severity) {\n\tcase IDLE_CHK_ERROR:\n\t\tBNX2X_ERR(\"ERROR %s\", message);\n\t\tidle_chk_errors++;\n\t\tbreak;\n\tcase IDLE_CHK_ERROR_NO_TRAFFIC:\n\t\tDP(NETIF_MSG_HW, \"INFO %s\", message);\n\t\tbreak;\n\tcase IDLE_CHK_WARNING:\n\t\tDP(NETIF_MSG_HW, \"WARNING %s\", message);\n\t\tidle_chk_warnings++;\n\t\tbreak;\n\t}\n}\n\n \nstatic void bnx2x_idle_chk6(struct bnx2x *bp,\n\t\t\t    struct st_record *rec, char *message)\n{\n\tu32 rd_ptr, wr_ptr, rd_bank, wr_bank;\n\tint i;\n\n\tfor (i = 0; i < rec->loop; i++) {\n\t\t \n\t\trec->pred_args.val1 =\n\t\t\tREG_RD(bp, rec->reg1 + i * rec->incr);\n\t\trec->pred_args.val2 =\n\t\t\tREG_RD(bp, rec->reg1 + i * rec->incr + 4);\n\n\t\t \n\t\trd_ptr = ((rec->pred_args.val1 & 0x3FFFFFC0) >> 6);\n\t\twr_ptr = ((((rec->pred_args.val1 & 0xC0000000) >> 30) & 0x3) |\n\t\t\t((rec->pred_args.val2 & 0x3FFFFF) << 2));\n\n\t\t \n\t\tif (rd_ptr != wr_ptr) {\n\t\t\tsnprintf(message, MAX_FAIL_MSG,\n\t\t\t\t \"QM: PTRTBL entry %d- rd_ptr is not equal to wr_ptr. Values are 0x%x and 0x%x\\n\",\n\t\t\t\t i, rd_ptr, wr_ptr);\n\t\t\tbnx2x_self_test_log(bp, rec->severity, message);\n\t\t}\n\n\t\t \n\t\trd_bank = ((rec->pred_args.val1 & 0x30) >> 4);\n\t\twr_bank = (rec->pred_args.val1 & 0x03);\n\n\t\t \n\t\tif (rd_bank != wr_bank) {\n\t\t\tsnprintf(message, MAX_FAIL_MSG,\n\t\t\t\t \"QM: PTRTBL entry %d - rd_bank is not equal to wr_bank. Values are 0x%x 0x%x\\n\",\n\t\t\t\t i, rd_bank, wr_bank);\n\t\t\tbnx2x_self_test_log(bp, rec->severity, message);\n\t\t}\n\t}\n}\n\n \nstatic void bnx2x_idle_chk7(struct bnx2x *bp,\n\t\t\t    struct st_record *rec, char *message)\n{\n\tint i;\n\n\t \n\tfor (i = 0; i < rec->loop; i++) {\n\t\t \n\t\tif ((REG_RD(bp, (rec->reg2 + i * 4)) & 0x1) != 0x1)\n\t\t\tcontinue;\n\n\t\t \n\t\tREG_RD(bp, (rec->reg1 + i * rec->incr));\n\t\tREG_RD(bp, (rec->reg1 + i * rec->incr + 4));\n\t\trec->pred_args.val1 =\n\t\t\tREG_RD(bp, (rec->reg1 + i * rec->incr + 8));\n\t\tREG_RD(bp, (rec->reg1 + i * rec->incr + 12));\n\n\t\t \n\t\tif (is_e1 || is_e1h) {\n\t\t\t \n\t\t\trec->pred_args.val1 &= 0x78;\n\t\t\trec->pred_args.val1 >>= 3;\n\t\t} else {\n\t\t\t \n\t\t\trec->pred_args.val1 &= 0x1E000000;\n\t\t\trec->pred_args.val1 >>= 25;\n\t\t}\n\n\t\t \n\t\trec->pred_args.val2 = REG_RD(bp, rec->reg3 + i * 4);\n\n\t\t \n\t\tif (rec->bnx2x_predicate(&rec->pred_args)) {\n\t\t\tsnprintf(message, MAX_FAIL_MSG,\n\t\t\t\t \"%s. Values are 0x%x 0x%x\\n\", rec->fail_msg,\n\t\t\t\t rec->pred_args.val1, rec->pred_args.val2);\n\t\t\tbnx2x_self_test_log(bp, rec->severity, message);\n\t\t}\n\t}\n}\n\n \nint bnx2x_idle_chk(struct bnx2x *bp)\n{\n\tu16 i;\t\t\t\t \n\tu16 st_ind;\t\t\t \n\tstruct st_record rec;\t\t \n\tchar message[MAX_FAIL_MSG];\t \n\n\t \n\tidle_chk_errors = 0;\n\tidle_chk_warnings = 0;\n\n\t \n\tis_e1\t= CHIP_IS_E1(bp);\n\tis_e1h\t= CHIP_IS_E1H(bp);\n\tis_e2\t= CHIP_IS_E2(bp);\n\tis_e3a0\t= CHIP_IS_E3A0(bp);\n\tis_e3b0\t= CHIP_IS_E3B0(bp);\n\n\t \n\tfor (st_ind = 0; st_ind < ST_DB_LINES; st_ind++) {\n\t\trec = st_database[st_ind];\n\n\t\t \n\t\tif (!((rec.chip_mask & IDLE_CHK_E1) && is_e1) &&\n\t\t    !((rec.chip_mask & IDLE_CHK_E1H) && is_e1h) &&\n\t\t    !((rec.chip_mask & IDLE_CHK_E2) && is_e2) &&\n\t\t    !((rec.chip_mask & IDLE_CHK_E3A0) && is_e3a0) &&\n\t\t    !((rec.chip_mask & IDLE_CHK_E3B0) && is_e3b0))\n\t\t\tcontinue;\n\n\t\t \n\t\tswitch (rec.macro) {\n\t\tcase 1:\n\t\t\t \n\t\t\trec.pred_args.val1 = REG_RD(bp, rec.reg1);\n\t\t\tDP(BNX2X_MSG_IDLE, \"mac1 add %x\\n\", rec.reg1);\n\t\t\tif (rec.bnx2x_predicate(&rec.pred_args)) {\n\t\t\t\tsnprintf(message, sizeof(message),\n\t\t\t\t\t \"%s.Value is 0x%x\\n\", rec.fail_msg,\n\t\t\t\t\t rec.pred_args.val1);\n\t\t\t\tbnx2x_self_test_log(bp, rec.severity, message);\n\t\t\t}\n\t\t\tbreak;\n\t\tcase 2:\n\t\t\t \n\t\t\tfor (i = 0; i < rec.loop; i++) {\n\t\t\t\trec.pred_args.val1 =\n\t\t\t\t\tREG_RD(bp, rec.reg1 + i * rec.incr);\n\t\t\t\tDP(BNX2X_MSG_IDLE, \"mac2 add %x\\n\", rec.reg1);\n\t\t\t\tif (rec.bnx2x_predicate(&rec.pred_args)) {\n\t\t\t\t\tsnprintf(message, sizeof(message),\n\t\t\t\t\t\t \"%s. Value is 0x%x in loop %d\\n\",\n\t\t\t\t\t\t rec.fail_msg,\n\t\t\t\t\t\t rec.pred_args.val1, i);\n\t\t\t\t\tbnx2x_self_test_log(bp, rec.severity,\n\t\t\t\t\t\t\t    message);\n\t\t\t\t}\n\t\t\t}\n\t\t\tbreak;\n\t\tcase 3:\n\t\t\t \n\t\t\trec.pred_args.val1 = REG_RD(bp, rec.reg1);\n\t\t\trec.pred_args.val2 = REG_RD(bp, rec.reg2);\n\t\t\tDP(BNX2X_MSG_IDLE, \"mac3 add1 %x add2 %x\\n\",\n\t\t\t   rec.reg1, rec.reg2);\n\t\t\tif (rec.bnx2x_predicate(&rec.pred_args)) {\n\t\t\t\tsnprintf(message, sizeof(message),\n\t\t\t\t\t \"%s. Values are 0x%x 0x%x\\n\",\n\t\t\t\t\t rec.fail_msg, rec.pred_args.val1,\n\t\t\t\t\t rec.pred_args.val2);\n\t\t\t\tbnx2x_self_test_log(bp, rec.severity, message);\n\t\t\t}\n\t\t\tbreak;\n\t\tcase 4:\n\t\t\t \n\t\t\tfor (i = 0; i < rec.loop; i++) {\n\t\t\t\trec.pred_args.val1 =\n\t\t\t\t\tREG_RD(bp, rec.reg1 + i * rec.incr);\n\t\t\t\trec.pred_args.val2 =\n\t\t\t\t\t(REG_RD(bp,\n\t\t\t\t\t\trec.reg2 + i * rec.incr)) >> 1;\n\t\t\t\tif (rec.bnx2x_predicate(&rec.pred_args)) {\n\t\t\t\t\tsnprintf(message, sizeof(message),\n\t\t\t\t\t\t \"%s. Values are 0x%x 0x%x in loop %d\\n\",\n\t\t\t\t\t\t rec.fail_msg,\n\t\t\t\t\t\t rec.pred_args.val1,\n\t\t\t\t\t\t rec.pred_args.val2, i);\n\t\t\t\t\tbnx2x_self_test_log(bp, rec.severity,\n\t\t\t\t\t\t\t    message);\n\t\t\t\t}\n\t\t\t}\n\t\t\tbreak;\n\t\tcase 5:\n\t\t\t \n\t\t\trec.pred_args.val1 = REG_RD(bp, rec.reg1);\n\t\t\trec.pred_args.val2 = REG_RD(bp, rec.reg2);\n\t\t\tDP(BNX2X_MSG_IDLE, \"mac3 add1 %x add2 %x add3 %x\\n\",\n\t\t\t   rec.reg1, rec.reg2, rec.reg3);\n\t\t\tif (REG_RD(bp, rec.reg3) != 0) {\n\t\t\t\tif (rec.bnx2x_predicate(&rec.pred_args)) {\n\t\t\t\t\tsnprintf(message, sizeof(message),\n\t\t\t\t\t\t \"%s. Values are 0x%x 0x%x\\n\",\n\t\t\t\t\t\t rec.fail_msg,\n\t\t\t\t\t\t rec.pred_args.val1,\n\t\t\t\t\t\t rec.pred_args.val2);\n\t\t\t\t\tbnx2x_self_test_log(bp, rec.severity,\n\t\t\t\t\t\t\t    message);\n\t\t\t\t}\n\t\t\t}\n\t\t\tbreak;\n\t\tcase 6:\n\t\t\t \n\t\t\tbnx2x_idle_chk6(bp, &rec, message);\n\t\t\tbreak;\n\t\tcase 7:\n\t\t\t \n\t\t\tbnx2x_idle_chk7(bp, &rec, message);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tDP(BNX2X_MSG_IDLE,\n\t\t\t   \"unknown macro in self test data base. macro %d line %d\",\n\t\t\t   rec.macro, st_ind);\n\t\t}\n\t}\n\n\t \n\tif (!netif_running(bp->dev))\n\t\treturn idle_chk_errors;\n\n\t \n\tif (idle_chk_errors == 0) {\n\t\tDP(BNX2X_MSG_IDLE,\n\t\t   \"completed successfully (logged %d warnings)\\n\",\n\t\t   idle_chk_warnings);\n\t} else {\n\t\tBNX2X_ERR(\"failed (with %d errors, %d warnings)\\n\",\n\t\t\t  idle_chk_errors, idle_chk_warnings);\n\t}\n\treturn idle_chk_errors;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}