#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 14 00:17:21 2018
# Process ID: 12148
# Current directory: C:/git/SR/lab10/zad10_6/hdmi_vga_zybo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10816 C:\git\SR\lab10\zad10_6\hdmi_vga_zybo\hdmi_vga_zybo.xpr
# Log file: C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/vivado.log
# Journal file: C:/git/SR/lab10/zad10_6/hdmi_vga_zybo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab10/Resources'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 811.566 ; gain = 103.801
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2hsv_0/src/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2hsv_0/sim/rgb2hsv_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2hsv_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0640050eddcc43a1a79886f597c9e583 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port vsync_out on this module [C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v:69]
ERROR: [VRFC 10-426] cannot find port hsync_out on this module [C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v:68]
ERROR: [VRFC 10-426] cannot find port vsync on this module [C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v:64]
ERROR: [VRFC 10-426] cannot find port hsync on this module [C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v:63]
ERROR: [VRFC 10-426] cannot find port de on this module [C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v:62]
ERROR: [VRFC 10-2063] Module <vp> not found while processing module instance <inst> [C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2hsv_0/sim/rgb2hsv_0.v:80]
ERROR: [VRFC 10-2063] Module <hdmi_out> not found while processing module instance <file_output> [C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v:89]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
convert_ips [get_files  C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2hsv_0/rgb2hsv_0.xci]
INFO: [filemgmt 56-106] Converting IP 'rgb2hsv_0' into core container format.
INFO: [filemgmt 56-101] Creating core container 'C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2hsv_0.xcix' for IP 'rgb2hsv_0'
export_ip_user_files -of_objects  [get_files  C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2hsv_0/rgb2hsv_0.xci] -sync -lib_map_path [list {modelsim=C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -force -quiet
set_property coreContainer.enable 1 [current_project]
convert_ips [get_files  C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2hsv_0/rgb2hsv_0.xci]
INFO: [filemgmt 56-105] Converting IP 'rgb2hsv_0' into non-core container format.
export_ip_user_files -of_objects  [get_files  C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2hsv_0/rgb2hsv_0.xci] -sync -lib_map_path [list {modelsim=C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -force -quiet
convert_ips [get_files  C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2hsv_0/rgb2hsv_0.xci]
INFO: [filemgmt 56-106] Converting IP 'rgb2hsv_0' into core container format.
INFO: [filemgmt 56-101] Creating core container 'C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2hsv_0.xcix' for IP 'rgb2hsv_0'
export_ip_user_files -of_objects  [get_files  C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2hsv_0/rgb2hsv_0.xci] -sync -lib_map_path [list {modelsim=C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/rgb2hsv_0/src/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/rgb2hsv_0/sim/rgb2hsv_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2hsv_0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0640050eddcc43a1a79886f597c9e583 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port vsync_out on this module [C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v:69]
ERROR: [VRFC 10-426] cannot find port hsync_out on this module [C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v:68]
ERROR: [VRFC 10-426] cannot find port vsync on this module [C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v:64]
ERROR: [VRFC 10-426] cannot find port hsync on this module [C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v:63]
ERROR: [VRFC 10-426] cannot find port de on this module [C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v:62]
ERROR: [VRFC 10-2063] Module <vp> not found while processing module instance <inst> [C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/rgb2hsv_0/sim/rgb2hsv_0.v:80]
ERROR: [VRFC 10-2063] Module <hdmi_out> not found while processing module instance <file_output> [C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v:89]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2hsv_0/rgb2hsv_0.xci] -no_script -reset -force -quiet
remove_files  -fileset rgb2hsv_0 C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2hsv_0/rgb2hsv_0.xci
INFO: [Project 1-386] Moving file 'C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2hsv_0/rgb2hsv_0.xci' from fileset 'rgb2hsv_0' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file 'C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2hsv_0.xcix' from fileset 'rgb2hsv_0' to fileset 'sources_1'.
open_bd_design {C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd}
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - GND
Adding cell -- xilinx.com:ip:xlconstant:1.1 - VCC
Adding cell -- digilentinc.com:ip:rgb2vga:1.0 - rgb2vga_1
Adding cell -- digilentinc.com:ip:dvi2rgb:1.8 - dvi2rgb_1
Adding cell -- xilinx.com:user:vp:1.0 - vp_0
Successfully read diagram <hdmi_vga> from BD file <C:/git/SR/lab10/zad10_6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd>
