Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Aug 20 22:40:56 2023
| Host         : chanon-Yoga running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file route_report_timing_summary_0.rpt -pb route_report_timing_summary_0.pb -rpx route_report_timing_summary_0.rpx
| Design       : mips_core
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (569)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (80)
5. checking no_input_delay (65)
6. checking no_output_delay (96)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (569)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: inst[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst[16] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst[17] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst[18] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst[19] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst[20] (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: inst[26] (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: inst[27] (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: inst[28] (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: inst[29] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst[2] (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: inst[30] (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: inst[31] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ctrlMIPS/ALUop_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ctrlMIPS/ALUop_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ctrlMIPS/MemWrite_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (80)
-------------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (65)
-------------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (96)
--------------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.051        0.000                      0                 1022        0.657        0.000                      0                 1022        4.500        0.000                       0                  1022  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
SysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SysClk              0.051        0.000                      0                 1022        0.657        0.000                      0                 1022        4.500        0.000                       0                  1022  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SysClk
  To Clock:  SysClk

Setup :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.657ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 reg32/mem_reg[9][10]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[28][23]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        9.798ns  (logic 2.245ns (22.914%)  route 7.553ns (77.086%))
  Logic Levels:           10  (LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
    SLICE_X63Y62         FDCE                                         r  reg32/mem_reg[9][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  reg32/mem_reg[9][10]/Q
                         net (fo=2, routed)           1.091     2.520    reg32/mem_reg[9]_22[10]
    SLICE_X63Y62         LUT6 (Prop_lut6_I1_O)        0.124     2.644 r  reg32/write_data_to_mem_reg[10]_i_8/O
                         net (fo=1, routed)           0.000     2.644    reg32/write_data_to_mem_reg[10]_i_8_n_0
    SLICE_X63Y62         MUXF7 (Prop_muxf7_I0_O)      0.238     2.882 r  reg32/write_data_to_mem_reg[10]_i_3/O
                         net (fo=2, routed)           0.000     2.882    reg32/write_data_to_mem_reg[10]_i_3_n_0
    SLICE_X63Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     2.986 r  reg32/D0__0_i_30/O
                         net (fo=2, routed)           0.791     3.778    reg32/D0__0_i_30_n_0
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.316     4.094 r  reg32/D0__0_i_7/O
                         net (fo=26, routed)          1.733     5.827    reg32/b[10]
    SLICE_X45Y76         LUT5 (Prop_lut5_I0_O)        0.124     5.951 r  reg32/mem_addr[23]_INST_0_i_19/O
                         net (fo=4, routed)           1.331     7.281    reg32/mem_addr[23]_INST_0_i_19_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.405 r  reg32/mem_addr[21]_INST_0_i_20/O
                         net (fo=2, routed)           0.635     8.041    reg32/mem_addr[21]_INST_0_i_20_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I2_O)        0.124     8.165 r  reg32/mem_addr[21]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     8.165    reg32/mem_addr[21]_INST_0_i_12_n_0
    SLICE_X34Y75         MUXF7 (Prop_muxf7_I1_O)      0.214     8.379 r  reg32/mem_addr[21]_INST_0_i_5/O
                         net (fo=1, routed)           0.615     8.994    ctrlMIPS/mem_addr[21]_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I3_O)        0.297     9.291 r  ctrlMIPS/mem_addr[21]_INST_0_i_1/O
                         net (fo=2, routed)           0.149     9.440    ctrlMIPS/mem_addr[21]_INST_0_i_1_n_0
    SLICE_X35Y74         LUT5 (Prop_lut5_I3_O)        0.124     9.564 r  ctrlMIPS/mem[31][23]_i_1/O
                         net (fo=31, routed)          1.207    10.771    reg32/D[23]
    SLICE_X37Y87         FDCE                                         r  reg32/mem_reg[28][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
    SLICE_X37Y87         FDCE                                         r  reg32/mem_reg[28][23]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X37Y87         FDCE (Setup_fdce_C_D)       -0.067    10.822    reg32/mem_reg[28][23]
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 reg32/mem_reg[9][10]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[19][23]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        9.827ns  (logic 2.245ns (22.845%)  route 7.582ns (77.155%))
  Logic Levels:           10  (LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
    SLICE_X63Y62         FDCE                                         r  reg32/mem_reg[9][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  reg32/mem_reg[9][10]/Q
                         net (fo=2, routed)           1.091     2.520    reg32/mem_reg[9]_22[10]
    SLICE_X63Y62         LUT6 (Prop_lut6_I1_O)        0.124     2.644 r  reg32/write_data_to_mem_reg[10]_i_8/O
                         net (fo=1, routed)           0.000     2.644    reg32/write_data_to_mem_reg[10]_i_8_n_0
    SLICE_X63Y62         MUXF7 (Prop_muxf7_I0_O)      0.238     2.882 r  reg32/write_data_to_mem_reg[10]_i_3/O
                         net (fo=2, routed)           0.000     2.882    reg32/write_data_to_mem_reg[10]_i_3_n_0
    SLICE_X63Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     2.986 r  reg32/D0__0_i_30/O
                         net (fo=2, routed)           0.791     3.778    reg32/D0__0_i_30_n_0
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.316     4.094 r  reg32/D0__0_i_7/O
                         net (fo=26, routed)          1.733     5.827    reg32/b[10]
    SLICE_X45Y76         LUT5 (Prop_lut5_I0_O)        0.124     5.951 r  reg32/mem_addr[23]_INST_0_i_19/O
                         net (fo=4, routed)           1.331     7.281    reg32/mem_addr[23]_INST_0_i_19_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.405 r  reg32/mem_addr[21]_INST_0_i_20/O
                         net (fo=2, routed)           0.635     8.041    reg32/mem_addr[21]_INST_0_i_20_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I2_O)        0.124     8.165 r  reg32/mem_addr[21]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     8.165    reg32/mem_addr[21]_INST_0_i_12_n_0
    SLICE_X34Y75         MUXF7 (Prop_muxf7_I1_O)      0.214     8.379 r  reg32/mem_addr[21]_INST_0_i_5/O
                         net (fo=1, routed)           0.615     8.994    ctrlMIPS/mem_addr[21]_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I3_O)        0.297     9.291 r  ctrlMIPS/mem_addr[21]_INST_0_i_1/O
                         net (fo=2, routed)           0.149     9.440    ctrlMIPS/mem_addr[21]_INST_0_i_1_n_0
    SLICE_X35Y74         LUT5 (Prop_lut5_I3_O)        0.124     9.564 r  ctrlMIPS/mem[31][23]_i_1/O
                         net (fo=31, routed)          1.236    10.800    reg32/D[23]
    SLICE_X36Y88         FDCE                                         r  reg32/mem_reg[19][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
    SLICE_X36Y88         FDCE                                         r  reg32/mem_reg[19][23]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y88         FDCE (Setup_fdce_C_D)       -0.031    10.858    reg32/mem_reg[19][23]
  -------------------------------------------------------------------
                         required time                         10.858    
                         arrival time                         -10.800    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 reg32/mem_reg[13][23]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[16][12]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        9.782ns  (logic 2.314ns (23.655%)  route 7.468ns (76.345%))
  Logic Levels:           10  (LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
    SLICE_X38Y83         FDCE                                         r  reg32/mem_reg[13][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  reg32/mem_reg[13][23]/Q
                         net (fo=2, routed)           1.233     2.724    reg32/mem_reg[13]_18[23]
    SLICE_X39Y85         LUT6 (Prop_lut6_I1_O)        0.124     2.848 r  reg32/write_data_to_mem_reg[23]_i_9/O
                         net (fo=1, routed)           0.000     2.848    reg32/write_data_to_mem_reg[23]_i_9_n_0
    SLICE_X39Y85         MUXF7 (Prop_muxf7_I1_O)      0.245     3.093 r  reg32/write_data_to_mem_reg[23]_i_3/O
                         net (fo=2, routed)           0.000     3.093    reg32/write_data_to_mem_reg[23]_i_3_n_0
    SLICE_X39Y85         MUXF8 (Prop_muxf8_I0_O)      0.104     3.197 r  reg32/D0_i_34/O
                         net (fo=1, routed)           0.783     3.980    reg32/D0_i_34_n_0
    SLICE_X38Y85         LUT5 (Prop_lut5_I2_O)        0.316     4.296 r  reg32/D0_i_9/O
                         net (fo=24, routed)          1.540     5.836    reg32/b[23]
    SLICE_X47Y69         LUT5 (Prop_lut5_I0_O)        0.124     5.960 r  reg32/mem_addr[13]_INST_0_i_30/O
                         net (fo=4, routed)           0.811     6.771    reg32/mem_addr[13]_INST_0_i_30_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.895 r  reg32/mem_addr[11]_INST_0_i_10/O
                         net (fo=4, routed)           0.794     7.689    reg32/mem_addr[11]_INST_0_i_10_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.813 r  reg32/mem_addr[10]_INST_0_i_5/O
                         net (fo=2, routed)           0.000     7.813    reg32/mem_addr[10]_INST_0_i_5_n_0
    SLICE_X43Y70         MUXF7 (Prop_muxf7_I0_O)      0.212     8.025 r  reg32/mem_reg[31][12]_i_4/O
                         net (fo=1, routed)           0.649     8.673    reg32/mem_reg[31][12]_i_4_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I0_O)        0.299     8.972 r  reg32/mem[31][12]_i_3/O
                         net (fo=1, routed)           0.476     9.448    ctrlMIPS/mem_reg[1][12]
    SLICE_X37Y73         LUT5 (Prop_lut5_I3_O)        0.124     9.572 r  ctrlMIPS/mem[31][12]_i_1/O
                         net (fo=31, routed)          1.183    10.755    reg32/D[12]
    SLICE_X37Y83         FDCE                                         r  reg32/mem_reg[16][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
    SLICE_X37Y83         FDCE                                         r  reg32/mem_reg[16][12]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X37Y83         FDCE (Setup_fdce_C_D)       -0.067    10.822    reg32/mem_reg[16][12]
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                         -10.755    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 reg32/mem_reg[9][10]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[25][23]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        9.816ns  (logic 2.245ns (22.870%)  route 7.571ns (77.130%))
  Logic Levels:           10  (LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
    SLICE_X63Y62         FDCE                                         r  reg32/mem_reg[9][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  reg32/mem_reg[9][10]/Q
                         net (fo=2, routed)           1.091     2.520    reg32/mem_reg[9]_22[10]
    SLICE_X63Y62         LUT6 (Prop_lut6_I1_O)        0.124     2.644 r  reg32/write_data_to_mem_reg[10]_i_8/O
                         net (fo=1, routed)           0.000     2.644    reg32/write_data_to_mem_reg[10]_i_8_n_0
    SLICE_X63Y62         MUXF7 (Prop_muxf7_I0_O)      0.238     2.882 r  reg32/write_data_to_mem_reg[10]_i_3/O
                         net (fo=2, routed)           0.000     2.882    reg32/write_data_to_mem_reg[10]_i_3_n_0
    SLICE_X63Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     2.986 r  reg32/D0__0_i_30/O
                         net (fo=2, routed)           0.791     3.778    reg32/D0__0_i_30_n_0
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.316     4.094 r  reg32/D0__0_i_7/O
                         net (fo=26, routed)          1.733     5.827    reg32/b[10]
    SLICE_X45Y76         LUT5 (Prop_lut5_I0_O)        0.124     5.951 r  reg32/mem_addr[23]_INST_0_i_19/O
                         net (fo=4, routed)           1.331     7.281    reg32/mem_addr[23]_INST_0_i_19_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.405 r  reg32/mem_addr[21]_INST_0_i_20/O
                         net (fo=2, routed)           0.635     8.041    reg32/mem_addr[21]_INST_0_i_20_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I2_O)        0.124     8.165 r  reg32/mem_addr[21]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     8.165    reg32/mem_addr[21]_INST_0_i_12_n_0
    SLICE_X34Y75         MUXF7 (Prop_muxf7_I1_O)      0.214     8.379 r  reg32/mem_addr[21]_INST_0_i_5/O
                         net (fo=1, routed)           0.615     8.994    ctrlMIPS/mem_addr[21]_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I3_O)        0.297     9.291 r  ctrlMIPS/mem_addr[21]_INST_0_i_1/O
                         net (fo=2, routed)           0.149     9.440    ctrlMIPS/mem_addr[21]_INST_0_i_1_n_0
    SLICE_X35Y74         LUT5 (Prop_lut5_I3_O)        0.124     9.564 r  ctrlMIPS/mem[31][23]_i_1/O
                         net (fo=31, routed)          1.226    10.789    reg32/D[23]
    SLICE_X38Y87         FDCE                                         r  reg32/mem_reg[25][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
    SLICE_X38Y87         FDCE                                         r  reg32/mem_reg[25][23]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X38Y87         FDCE (Setup_fdce_C_D)       -0.031    10.858    reg32/mem_reg[25][23]
  -------------------------------------------------------------------
                         required time                         10.858    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 reg32/mem_reg[9][10]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[23][23]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        9.768ns  (logic 2.245ns (22.982%)  route 7.523ns (77.018%))
  Logic Levels:           10  (LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
    SLICE_X63Y62         FDCE                                         r  reg32/mem_reg[9][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  reg32/mem_reg[9][10]/Q
                         net (fo=2, routed)           1.091     2.520    reg32/mem_reg[9]_22[10]
    SLICE_X63Y62         LUT6 (Prop_lut6_I1_O)        0.124     2.644 r  reg32/write_data_to_mem_reg[10]_i_8/O
                         net (fo=1, routed)           0.000     2.644    reg32/write_data_to_mem_reg[10]_i_8_n_0
    SLICE_X63Y62         MUXF7 (Prop_muxf7_I0_O)      0.238     2.882 r  reg32/write_data_to_mem_reg[10]_i_3/O
                         net (fo=2, routed)           0.000     2.882    reg32/write_data_to_mem_reg[10]_i_3_n_0
    SLICE_X63Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     2.986 r  reg32/D0__0_i_30/O
                         net (fo=2, routed)           0.791     3.778    reg32/D0__0_i_30_n_0
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.316     4.094 r  reg32/D0__0_i_7/O
                         net (fo=26, routed)          1.733     5.827    reg32/b[10]
    SLICE_X45Y76         LUT5 (Prop_lut5_I0_O)        0.124     5.951 r  reg32/mem_addr[23]_INST_0_i_19/O
                         net (fo=4, routed)           1.331     7.281    reg32/mem_addr[23]_INST_0_i_19_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.405 r  reg32/mem_addr[21]_INST_0_i_20/O
                         net (fo=2, routed)           0.635     8.041    reg32/mem_addr[21]_INST_0_i_20_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I2_O)        0.124     8.165 r  reg32/mem_addr[21]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     8.165    reg32/mem_addr[21]_INST_0_i_12_n_0
    SLICE_X34Y75         MUXF7 (Prop_muxf7_I1_O)      0.214     8.379 r  reg32/mem_addr[21]_INST_0_i_5/O
                         net (fo=1, routed)           0.615     8.994    ctrlMIPS/mem_addr[21]_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I3_O)        0.297     9.291 r  ctrlMIPS/mem_addr[21]_INST_0_i_1/O
                         net (fo=2, routed)           0.149     9.440    ctrlMIPS/mem_addr[21]_INST_0_i_1_n_0
    SLICE_X35Y74         LUT5 (Prop_lut5_I3_O)        0.124     9.564 r  ctrlMIPS/mem[31][23]_i_1/O
                         net (fo=31, routed)          1.178    10.741    reg32/D[23]
    SLICE_X37Y88         FDCE                                         r  reg32/mem_reg[23][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
    SLICE_X37Y88         FDCE                                         r  reg32/mem_reg[23][23]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X37Y88         FDCE (Setup_fdce_C_D)       -0.067    10.822    reg32/mem_reg[23][23]
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 reg32/mem_reg[15][9]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[22][4]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        9.760ns  (logic 2.119ns (21.710%)  route 7.641ns (78.290%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
    SLICE_X58Y62         FDCE                                         r  reg32/mem_reg[15][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  reg32/mem_reg[15][9]/Q
                         net (fo=2, routed)           0.999     2.490    reg32/mem_reg[15]_16[9]
    SLICE_X57Y61         LUT6 (Prop_lut6_I1_O)        0.124     2.614 r  reg32/write_data_to_mem_reg[9]_i_7/O
                         net (fo=1, routed)           0.000     2.614    reg32/write_data_to_mem_reg[9]_i_7_n_0
    SLICE_X57Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     2.831 r  reg32/write_data_to_mem_reg[9]_i_2/O
                         net (fo=2, routed)           0.000     2.831    reg32/write_data_to_mem_reg[9]_i_2_n_0
    SLICE_X57Y61         MUXF8 (Prop_muxf8_I1_O)      0.094     2.925 r  reg32/D0__0_i_32/O
                         net (fo=2, routed)           1.406     4.332    reg32/D0__0_i_32_n_0
    SLICE_X45Y73         LUT5 (Prop_lut5_I2_O)        0.316     4.648 r  reg32/D0__0_i_8/O
                         net (fo=25, routed)          1.353     6.000    reg32/b[9]
    SLICE_X50Y68         LUT5 (Prop_lut5_I4_O)        0.150     6.150 r  reg32/mem_addr[7]_INST_0_i_14/O
                         net (fo=4, routed)           1.042     7.192    reg32/mem_addr[7]_INST_0_i_14_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I3_O)        0.328     7.520 r  reg32/mem_addr[3]_INST_0_i_10/O
                         net (fo=2, routed)           0.812     8.333    reg32/mem_addr[3]_INST_0_i_10_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I3_O)        0.124     8.457 r  reg32/mem_addr[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.568     9.025    reg32/mem_addr[2]_INST_0_i_4_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I1_O)        0.124     9.149 r  reg32/mem_addr[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.171     9.320    ctrlMIPS/mem_reg[1][4]
    SLICE_X50Y72         LUT5 (Prop_lut5_I3_O)        0.124     9.444 r  ctrlMIPS/mem[31][4]_i_1/O
                         net (fo=31, routed)          1.290    10.733    reg32/D[4]
    SLICE_X64Y77         FDCE                                         r  reg32/mem_reg[22][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
    SLICE_X64Y77         FDCE                                         r  reg32/mem_reg[22][4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X64Y77         FDCE (Setup_fdce_C_D)       -0.067    10.822    reg32/mem_reg[22][4]
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                         -10.733    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 reg32/mem_reg[9][10]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[9][23]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        9.719ns  (logic 2.245ns (23.098%)  route 7.474ns (76.902%))
  Logic Levels:           10  (LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
    SLICE_X63Y62         FDCE                                         r  reg32/mem_reg[9][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  reg32/mem_reg[9][10]/Q
                         net (fo=2, routed)           1.091     2.520    reg32/mem_reg[9]_22[10]
    SLICE_X63Y62         LUT6 (Prop_lut6_I1_O)        0.124     2.644 r  reg32/write_data_to_mem_reg[10]_i_8/O
                         net (fo=1, routed)           0.000     2.644    reg32/write_data_to_mem_reg[10]_i_8_n_0
    SLICE_X63Y62         MUXF7 (Prop_muxf7_I0_O)      0.238     2.882 r  reg32/write_data_to_mem_reg[10]_i_3/O
                         net (fo=2, routed)           0.000     2.882    reg32/write_data_to_mem_reg[10]_i_3_n_0
    SLICE_X63Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     2.986 r  reg32/D0__0_i_30/O
                         net (fo=2, routed)           0.791     3.778    reg32/D0__0_i_30_n_0
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.316     4.094 r  reg32/D0__0_i_7/O
                         net (fo=26, routed)          1.733     5.827    reg32/b[10]
    SLICE_X45Y76         LUT5 (Prop_lut5_I0_O)        0.124     5.951 r  reg32/mem_addr[23]_INST_0_i_19/O
                         net (fo=4, routed)           1.331     7.281    reg32/mem_addr[23]_INST_0_i_19_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.405 r  reg32/mem_addr[21]_INST_0_i_20/O
                         net (fo=2, routed)           0.635     8.041    reg32/mem_addr[21]_INST_0_i_20_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I2_O)        0.124     8.165 r  reg32/mem_addr[21]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     8.165    reg32/mem_addr[21]_INST_0_i_12_n_0
    SLICE_X34Y75         MUXF7 (Prop_muxf7_I1_O)      0.214     8.379 r  reg32/mem_addr[21]_INST_0_i_5/O
                         net (fo=1, routed)           0.615     8.994    ctrlMIPS/mem_addr[21]_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I3_O)        0.297     9.291 r  ctrlMIPS/mem_addr[21]_INST_0_i_1/O
                         net (fo=2, routed)           0.149     9.440    ctrlMIPS/mem_addr[21]_INST_0_i_1_n_0
    SLICE_X35Y74         LUT5 (Prop_lut5_I3_O)        0.124     9.564 r  ctrlMIPS/mem[31][23]_i_1/O
                         net (fo=31, routed)          1.129    10.692    reg32/D[23]
    SLICE_X39Y84         FDCE                                         r  reg32/mem_reg[9][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
    SLICE_X39Y84         FDCE                                         r  reg32/mem_reg[9][23]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y84         FDCE (Setup_fdce_C_D)       -0.067    10.822    reg32/mem_reg[9][23]
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 reg32/mem_reg[9][10]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[31][23]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        9.726ns  (logic 2.245ns (23.083%)  route 7.481ns (76.918%))
  Logic Levels:           10  (LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
    SLICE_X63Y62         FDCE                                         r  reg32/mem_reg[9][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  reg32/mem_reg[9][10]/Q
                         net (fo=2, routed)           1.091     2.520    reg32/mem_reg[9]_22[10]
    SLICE_X63Y62         LUT6 (Prop_lut6_I1_O)        0.124     2.644 r  reg32/write_data_to_mem_reg[10]_i_8/O
                         net (fo=1, routed)           0.000     2.644    reg32/write_data_to_mem_reg[10]_i_8_n_0
    SLICE_X63Y62         MUXF7 (Prop_muxf7_I0_O)      0.238     2.882 r  reg32/write_data_to_mem_reg[10]_i_3/O
                         net (fo=2, routed)           0.000     2.882    reg32/write_data_to_mem_reg[10]_i_3_n_0
    SLICE_X63Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     2.986 r  reg32/D0__0_i_30/O
                         net (fo=2, routed)           0.791     3.778    reg32/D0__0_i_30_n_0
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.316     4.094 r  reg32/D0__0_i_7/O
                         net (fo=26, routed)          1.733     5.827    reg32/b[10]
    SLICE_X45Y76         LUT5 (Prop_lut5_I0_O)        0.124     5.951 r  reg32/mem_addr[23]_INST_0_i_19/O
                         net (fo=4, routed)           1.331     7.281    reg32/mem_addr[23]_INST_0_i_19_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.405 r  reg32/mem_addr[21]_INST_0_i_20/O
                         net (fo=2, routed)           0.635     8.041    reg32/mem_addr[21]_INST_0_i_20_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I2_O)        0.124     8.165 r  reg32/mem_addr[21]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     8.165    reg32/mem_addr[21]_INST_0_i_12_n_0
    SLICE_X34Y75         MUXF7 (Prop_muxf7_I1_O)      0.214     8.379 r  reg32/mem_addr[21]_INST_0_i_5/O
                         net (fo=1, routed)           0.615     8.994    ctrlMIPS/mem_addr[21]_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I3_O)        0.297     9.291 r  ctrlMIPS/mem_addr[21]_INST_0_i_1/O
                         net (fo=2, routed)           0.149     9.440    ctrlMIPS/mem_addr[21]_INST_0_i_1_n_0
    SLICE_X35Y74         LUT5 (Prop_lut5_I3_O)        0.124     9.564 r  ctrlMIPS/mem[31][23]_i_1/O
                         net (fo=31, routed)          1.135    10.699    reg32/D[23]
    SLICE_X39Y85         FDCE                                         r  reg32/mem_reg[31][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
    SLICE_X39Y85         FDCE                                         r  reg32/mem_reg[31][23]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y85         FDCE (Setup_fdce_C_D)       -0.058    10.831    reg32/mem_reg[31][23]
  -------------------------------------------------------------------
                         required time                         10.831    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 reg32/mem_reg[31][2]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[25][20]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 2.157ns (22.203%)  route 7.558ns (77.797%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
    SLICE_X59Y69         FDCE                                         r  reg32/mem_reg[31][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  reg32/mem_reg[31][2]/Q
                         net (fo=2, routed)           1.073     2.502    reg32/mem_reg[31]_0[2]
    SLICE_X58Y69         LUT6 (Prop_lut6_I0_O)        0.124     2.626 r  reg32/pc_reg[2]_i_7/O
                         net (fo=1, routed)           0.000     2.626    reg32/pc_reg[2]_i_7_n_0
    SLICE_X58Y69         MUXF7 (Prop_muxf7_I1_O)      0.247     2.873 r  reg32/pc_reg_reg[2]_i_2/O
                         net (fo=1, routed)           0.810     3.683    reg32/pc_reg_reg[2]_i_2_n_0
    SLICE_X59Y69         LUT6 (Prop_lut6_I0_O)        0.298     3.981 r  reg32/pc_reg[2]_i_1/O
                         net (fo=84, routed)          1.710     5.691    reg32/a[2]
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.124     5.815 r  reg32/mem_addr[21]_INST_0_i_37/O
                         net (fo=4, routed)           1.052     6.867    reg32/mem_addr[21]_INST_0_i_37_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124     6.991 r  reg32/mem_addr[18]_INST_0_i_13/O
                         net (fo=2, routed)           0.594     7.585    reg32/inst[21]_8
    SLICE_X43Y76         LUT5 (Prop_lut5_I0_O)        0.124     7.709 r  reg32/mem_addr[18]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.709    ctrlMIPS/mem_addr[18]_INST_0_i_1_0
    SLICE_X43Y76         MUXF7 (Prop_muxf7_I0_O)      0.238     7.947 r  ctrlMIPS/mem_addr[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.661     8.608    ctrlMIPS/mem_addr[18]_INST_0_i_3_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I0_O)        0.298     8.906 r  ctrlMIPS/mem_addr[18]_INST_0_i_1/O
                         net (fo=2, routed)           0.682     9.587    ctrlMIPS/mem_addr[18]_INST_0_i_1_n_0
    SLICE_X49Y89         LUT5 (Prop_lut5_I3_O)        0.124     9.711 r  ctrlMIPS/mem[31][20]_i_1/O
                         net (fo=31, routed)          0.977    10.688    reg32/D[20]
    SLICE_X53Y95         FDCE                                         r  reg32/mem_reg[25][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
    SLICE_X53Y95         FDCE                                         r  reg32/mem_reg[25][20]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X53Y95         FDCE (Setup_fdce_C_D)       -0.067    10.822    reg32/mem_reg[25][20]
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 reg32/mem_reg[9][10]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[10][23]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        9.699ns  (logic 2.245ns (23.146%)  route 7.454ns (76.854%))
  Logic Levels:           10  (LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
    SLICE_X63Y62         FDCE                                         r  reg32/mem_reg[9][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  reg32/mem_reg[9][10]/Q
                         net (fo=2, routed)           1.091     2.520    reg32/mem_reg[9]_22[10]
    SLICE_X63Y62         LUT6 (Prop_lut6_I1_O)        0.124     2.644 r  reg32/write_data_to_mem_reg[10]_i_8/O
                         net (fo=1, routed)           0.000     2.644    reg32/write_data_to_mem_reg[10]_i_8_n_0
    SLICE_X63Y62         MUXF7 (Prop_muxf7_I0_O)      0.238     2.882 r  reg32/write_data_to_mem_reg[10]_i_3/O
                         net (fo=2, routed)           0.000     2.882    reg32/write_data_to_mem_reg[10]_i_3_n_0
    SLICE_X63Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     2.986 r  reg32/D0__0_i_30/O
                         net (fo=2, routed)           0.791     3.778    reg32/D0__0_i_30_n_0
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.316     4.094 r  reg32/D0__0_i_7/O
                         net (fo=26, routed)          1.733     5.827    reg32/b[10]
    SLICE_X45Y76         LUT5 (Prop_lut5_I0_O)        0.124     5.951 r  reg32/mem_addr[23]_INST_0_i_19/O
                         net (fo=4, routed)           1.331     7.281    reg32/mem_addr[23]_INST_0_i_19_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.405 r  reg32/mem_addr[21]_INST_0_i_20/O
                         net (fo=2, routed)           0.635     8.041    reg32/mem_addr[21]_INST_0_i_20_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I2_O)        0.124     8.165 r  reg32/mem_addr[21]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     8.165    reg32/mem_addr[21]_INST_0_i_12_n_0
    SLICE_X34Y75         MUXF7 (Prop_muxf7_I1_O)      0.214     8.379 r  reg32/mem_addr[21]_INST_0_i_5/O
                         net (fo=1, routed)           0.615     8.994    ctrlMIPS/mem_addr[21]_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I3_O)        0.297     9.291 r  ctrlMIPS/mem_addr[21]_INST_0_i_1/O
                         net (fo=2, routed)           0.149     9.440    ctrlMIPS/mem_addr[21]_INST_0_i_1_n_0
    SLICE_X35Y74         LUT5 (Prop_lut5_I3_O)        0.124     9.564 r  ctrlMIPS/mem[31][23]_i_1/O
                         net (fo=31, routed)          1.109    10.672    reg32/D[23]
    SLICE_X37Y84         FDCE                                         r  reg32/mem_reg[10][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
    SLICE_X37Y84         FDCE                                         r  reg32/mem_reg[10][23]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X37Y84         FDCE (Setup_fdce_C_D)       -0.067    10.822    reg32/mem_reg[10][23]
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                  0.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 reg32/mem_reg[6][25]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.358ns (48.969%)  route 0.373ns (51.031%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
    SLICE_X45Y86         FDCE                                         r  reg32/mem_reg[6][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg32/mem_reg[6][25]/Q
                         net (fo=2, routed)           0.112     0.663    reg32/mem_reg[6]_25[25]
    SLICE_X46Y86         LUT6 (Prop_lut6_I5_O)        0.045     0.708 r  reg32/pc_reg[25]_i_11/O
                         net (fo=1, routed)           0.000     0.708    reg32/pc_reg[25]_i_11_n_0
    SLICE_X46Y86         MUXF7 (Prop_muxf7_I1_O)      0.064     0.772 r  reg32/pc_reg_reg[25]_i_4/O
                         net (fo=1, routed)           0.106     0.878    reg32/pc_reg_reg[25]_i_4_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.108     0.986 r  reg32/pc_reg[25]_i_1/O
                         net (fo=17, routed)          0.155     1.141    a[25]
    SLICE_X46Y86         FDCE                                         r  pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
    SLICE_X46Y86         FDCE                                         r  pc_reg_reg[25]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y86         FDCE (Hold_fdce_C_D)         0.052     0.484    pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 reg32/mem_reg[4][24]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.359ns (41.077%)  route 0.515ns (58.923%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
    SLICE_X44Y83         FDCE                                         r  reg32/mem_reg[4][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg32/mem_reg[4][24]/Q
                         net (fo=2, routed)           0.111     0.662    reg32/mem_reg[4]_27[24]
    SLICE_X47Y83         LUT6 (Prop_lut6_I5_O)        0.045     0.707 r  reg32/pc_reg[24]_i_13/O
                         net (fo=1, routed)           0.000     0.707    reg32/pc_reg[24]_i_13_n_0
    SLICE_X47Y83         MUXF7 (Prop_muxf7_I1_O)      0.065     0.772 r  reg32/pc_reg_reg[24]_i_5/O
                         net (fo=1, routed)           0.122     0.895    reg32/pc_reg_reg[24]_i_5_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.108     1.003 r  reg32/pc_reg[24]_i_1/O
                         net (fo=17, routed)          0.281     1.284    a[24]
    SLICE_X53Y84         FDCE                                         r  pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
    SLICE_X53Y84         FDCE                                         r  pc_reg_reg[24]/C
                         clock pessimism              0.000     0.432    
    SLICE_X53Y84         FDCE (Hold_fdce_C_D)         0.072     0.504    pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 reg32/mem_reg[16][7]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.365ns (40.736%)  route 0.531ns (59.264%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
    SLICE_X60Y78         FDCE                                         r  reg32/mem_reg[16][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg32/mem_reg[16][7]/Q
                         net (fo=2, routed)           0.122     0.673    reg32/mem_reg[16]_15[7]
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.045     0.718 r  reg32/pc_reg[7]_i_12/O
                         net (fo=1, routed)           0.000     0.718    reg32/pc_reg[7]_i_12_n_0
    SLICE_X61Y79         MUXF7 (Prop_muxf7_I0_O)      0.071     0.789 r  reg32/pc_reg_reg[7]_i_5/O
                         net (fo=1, routed)           0.153     0.943    reg32/pc_reg_reg[7]_i_5_n_0
    SLICE_X63Y79         LUT6 (Prop_lut6_I5_O)        0.108     1.051 r  reg32/pc_reg[7]_i_1/O
                         net (fo=17, routed)          0.255     1.306    a[7]
    SLICE_X63Y71         FDCE                                         r  pc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
    SLICE_X63Y71         FDCE                                         r  pc_reg_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X63Y71         FDCE (Hold_fdce_C_D)         0.070     0.502    pc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 reg32/mem_reg[20][28]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.359ns (40.414%)  route 0.529ns (59.586%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
    SLICE_X43Y97         FDCE                                         r  reg32/mem_reg[20][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg32/mem_reg[20][28]/Q
                         net (fo=2, routed)           0.178     0.729    reg32/mem_reg[20]_11[28]
    SLICE_X43Y95         LUT6 (Prop_lut6_I3_O)        0.045     0.774 r  reg32/pc_reg[28]_i_13/O
                         net (fo=1, routed)           0.000     0.774    reg32/pc_reg[28]_i_13_n_0
    SLICE_X43Y95         MUXF7 (Prop_muxf7_I1_O)      0.065     0.839 r  reg32/pc_reg_reg[28]_i_5/O
                         net (fo=1, routed)           0.170     1.009    reg32/pc_reg_reg[28]_i_5_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I5_O)        0.108     1.117 r  reg32/pc_reg[28]_i_1/O
                         net (fo=17, routed)          0.181     1.298    a[28]
    SLICE_X46Y95         FDCE                                         r  pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
    SLICE_X46Y95         FDCE                                         r  pc_reg_reg[28]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y95         FDCE (Hold_fdce_C_D)         0.059     0.491    pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 reg32/mem_reg[16][11]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.379ns (41.759%)  route 0.529ns (58.241%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
    SLICE_X66Y72         FDCE                                         r  reg32/mem_reg[16][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.164     0.574 r  reg32/mem_reg[16][11]/Q
                         net (fo=2, routed)           0.173     0.747    reg32/mem_reg[16]_15[11]
    SLICE_X64Y73         LUT5 (Prop_lut5_I4_O)        0.045     0.792 r  reg32/pc_reg[11]_i_12/O
                         net (fo=1, routed)           0.000     0.792    reg32/pc_reg[11]_i_12_n_0
    SLICE_X64Y73         MUXF7 (Prop_muxf7_I0_O)      0.062     0.854 r  reg32/pc_reg_reg[11]_i_5/O
                         net (fo=1, routed)           0.117     0.971    reg32/pc_reg_reg[11]_i_5_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I5_O)        0.108     1.079 r  reg32/pc_reg[11]_i_1/O
                         net (fo=17, routed)          0.239     1.318    a[11]
    SLICE_X63Y67         FDCE                                         r  pc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
    SLICE_X63Y67         FDCE                                         r  pc_reg_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X63Y67         FDCE (Hold_fdce_C_D)         0.070     0.502    pc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 reg32/mem_reg[6][16]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.369ns (38.802%)  route 0.582ns (61.198%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
    SLICE_X39Y83         FDCE                                         r  reg32/mem_reg[6][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg32/mem_reg[6][16]/Q
                         net (fo=2, routed)           0.179     0.730    reg32/mem_reg[6]_25[16]
    SLICE_X38Y80         LUT6 (Prop_lut6_I5_O)        0.045     0.775 r  reg32/pc_reg[16]_i_11/O
                         net (fo=1, routed)           0.000     0.775    reg32/pc_reg[16]_i_11_n_0
    SLICE_X38Y80         MUXF7 (Prop_muxf7_I1_O)      0.075     0.850 r  reg32/pc_reg_reg[16]_i_4/O
                         net (fo=1, routed)           0.123     0.973    reg32/pc_reg_reg[16]_i_4_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I3_O)        0.108     1.081 r  reg32/pc_reg[16]_i_1/O
                         net (fo=18, routed)          0.280     1.361    a[16]
    SLICE_X38Y77         FDCE                                         r  pc_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
    SLICE_X38Y77         FDCE                                         r  pc_reg_reg[16]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y77         FDCE (Hold_fdce_C_D)         0.063     0.495    pc_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 reg32/mem_reg[3][26]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.379ns (39.646%)  route 0.577ns (60.354%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
    SLICE_X50Y89         FDCE                                         r  reg32/mem_reg[3][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.164     0.574 r  reg32/mem_reg[3][26]/Q
                         net (fo=2, routed)           0.165     0.740    reg32/mem_reg[3]_28[26]
    SLICE_X53Y88         LUT6 (Prop_lut6_I5_O)        0.045     0.785 r  reg32/pc_reg[26]_i_6/O
                         net (fo=1, routed)           0.000     0.785    reg32/pc_reg[26]_i_6_n_0
    SLICE_X53Y88         MUXF7 (Prop_muxf7_I0_O)      0.062     0.847 r  reg32/pc_reg_reg[26]_i_2/O
                         net (fo=1, routed)           0.183     1.030    reg32/pc_reg_reg[26]_i_2_n_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.108     1.138 r  reg32/pc_reg[26]_i_1/O
                         net (fo=17, routed)          0.229     1.366    a[26]
    SLICE_X46Y86         FDCE                                         r  pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
    SLICE_X46Y86         FDCE                                         r  pc_reg_reg[26]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y86         FDCE (Hold_fdce_C_D)         0.063     0.495    pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 reg32/mem_reg[4][21]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.369ns (37.619%)  route 0.612ns (62.381%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
    SLICE_X56Y89         FDCE                                         r  reg32/mem_reg[4][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg32/mem_reg[4][21]/Q
                         net (fo=2, routed)           0.113     0.664    reg32/mem_reg[4]_27[21]
    SLICE_X58Y89         LUT6 (Prop_lut6_I5_O)        0.045     0.709 r  reg32/pc_reg[21]_i_13/O
                         net (fo=1, routed)           0.000     0.709    reg32/pc_reg[21]_i_13_n_0
    SLICE_X58Y89         MUXF7 (Prop_muxf7_I1_O)      0.075     0.784 r  reg32/pc_reg_reg[21]_i_5/O
                         net (fo=1, routed)           0.228     1.012    reg32/pc_reg_reg[21]_i_5_n_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I5_O)        0.108     1.120 r  reg32/pc_reg[21]_i_1/O
                         net (fo=17, routed)          0.271     1.391    a[21]
    SLICE_X57Y82         FDCE                                         r  pc_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
    SLICE_X57Y82         FDCE                                         r  pc_reg_reg[21]/C
                         clock pessimism              0.000     0.432    
    SLICE_X57Y82         FDCE (Hold_fdce_C_D)         0.070     0.502    pc_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 reg32/mem_reg[16][30]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.365ns (36.767%)  route 0.628ns (63.233%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
    SLICE_X37Y96         FDCE                                         r  reg32/mem_reg[16][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg32/mem_reg[16][30]/Q
                         net (fo=2, routed)           0.110     0.661    reg32/mem_reg[16]_15[30]
    SLICE_X39Y96         LUT5 (Prop_lut5_I4_O)        0.045     0.706 r  reg32/pc_reg[30]_i_12/O
                         net (fo=1, routed)           0.000     0.706    reg32/pc_reg[30]_i_12_n_0
    SLICE_X39Y96         MUXF7 (Prop_muxf7_I0_O)      0.071     0.777 r  reg32/pc_reg_reg[30]_i_5/O
                         net (fo=1, routed)           0.162     0.940    reg32/pc_reg_reg[30]_i_5_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I5_O)        0.108     1.048 r  reg32/pc_reg[30]_i_1/O
                         net (fo=17, routed)          0.355     1.403    a[30]
    SLICE_X46Y86         FDCE                                         r  pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
    SLICE_X46Y86         FDCE                                         r  pc_reg_reg[30]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y86         FDCE (Hold_fdce_C_D)         0.063     0.495    pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 reg32/mem_reg[4][29]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.359ns (36.099%)  route 0.635ns (63.901%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
    SLICE_X48Y93         FDCE                                         r  reg32/mem_reg[4][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg32/mem_reg[4][29]/Q
                         net (fo=2, routed)           0.130     0.681    reg32/mem_reg[4]_27[29]
    SLICE_X48Y92         LUT6 (Prop_lut6_I5_O)        0.045     0.726 r  reg32/pc_reg[29]_i_13/O
                         net (fo=1, routed)           0.000     0.726    reg32/pc_reg[29]_i_13_n_0
    SLICE_X48Y92         MUXF7 (Prop_muxf7_I1_O)      0.065     0.791 r  reg32/pc_reg_reg[29]_i_5/O
                         net (fo=1, routed)           0.169     0.960    reg32/pc_reg_reg[29]_i_5_n_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I5_O)        0.108     1.068 r  reg32/pc_reg[29]_i_1/O
                         net (fo=17, routed)          0.336     1.405    a[29]
    SLICE_X38Y85         FDCE                                         r  pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
    SLICE_X38Y85         FDCE                                         r  pc_reg_reg[29]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y85         FDCE (Hold_fdce_C_D)         0.052     0.484    pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.921    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y65  pc_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y67  pc_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y65  pc_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y74  pc_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y77  pc_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y75  pc_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y77  pc_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y67  pc_reg_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y68  pc_reg_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y65  pc_reg_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y65  pc_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y67  pc_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y65  pc_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y74  pc_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y77  pc_reg_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y75  pc_reg_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y77  pc_reg_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y67  pc_reg_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y68  pc_reg_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y65  pc_reg_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y65  pc_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y65  pc_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y67  pc_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y67  pc_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y65  pc_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y65  pc_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y74  pc_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y74  pc_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y77  pc_reg_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y77  pc_reg_reg[14]/C



