###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       178580   # Number of WRITE/WRITEP commands
num_reads_done                 =      1243677   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       951952   # Number of read row buffer hits
num_read_cmds                  =      1243669   # Number of READ/READP commands
num_writes_done                =       178585   # Number of read requests issued
num_write_row_hits             =       117582   # Number of write row buffer hits
num_act_cmds                   =       354943   # Number of ACT commands
num_pre_cmds                   =       354914   # Number of PRE commands
num_ondemand_pres              =       330571   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9544458   # Cyles of rank active rank.0
rank_active_cycles.1           =      9327145   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       455542   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       672855   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1353644   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        20503   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5195   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4000   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5584   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2796   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3069   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2914   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          782   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          664   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23111   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           19   # Write cmd latency (cycles)
write_latency[20-39]           =           80   # Write cmd latency (cycles)
write_latency[40-59]           =          100   # Write cmd latency (cycles)
write_latency[60-79]           =          174   # Write cmd latency (cycles)
write_latency[80-99]           =          331   # Write cmd latency (cycles)
write_latency[100-119]         =          452   # Write cmd latency (cycles)
write_latency[120-139]         =          799   # Write cmd latency (cycles)
write_latency[140-159]         =         1153   # Write cmd latency (cycles)
write_latency[160-179]         =         1883   # Write cmd latency (cycles)
write_latency[180-199]         =         2704   # Write cmd latency (cycles)
write_latency[200-]            =       170885   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       341595   # Read request latency (cycles)
read_latency[40-59]            =       127969   # Read request latency (cycles)
read_latency[60-79]            =       146954   # Read request latency (cycles)
read_latency[80-99]            =        83042   # Read request latency (cycles)
read_latency[100-119]          =        66823   # Read request latency (cycles)
read_latency[120-139]          =        58271   # Read request latency (cycles)
read_latency[140-159]          =        45104   # Read request latency (cycles)
read_latency[160-179]          =        37138   # Read request latency (cycles)
read_latency[180-199]          =        31760   # Read request latency (cycles)
read_latency[200-]             =       305013   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.91471e+08   # Write energy
read_energy                    =  5.01447e+09   # Read energy
act_energy                     =  9.71124e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.1866e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.2297e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.95574e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.82014e+09   # Active standby energy rank.1
average_read_latency           =      177.663   # Average read request latency (cycles)
average_interarrival           =      7.03094   # Average request interarrival latency (cycles)
total_energy                   =  1.98992e+10   # Total energy (pJ)
average_power                  =      1989.92   # Average power (mW)
average_bandwidth              =      12.1366   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       176590   # Number of WRITE/WRITEP commands
num_reads_done                 =      1291836   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1021492   # Number of read row buffer hits
num_read_cmds                  =      1291831   # Number of READ/READP commands
num_writes_done                =       176599   # Number of read requests issued
num_write_row_hits             =       113191   # Number of write row buffer hits
num_act_cmds                   =       335850   # Number of ACT commands
num_pre_cmds                   =       335826   # Number of PRE commands
num_ondemand_pres              =       309936   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9445727   # Cyles of rank active rank.0
rank_active_cycles.1           =      9421521   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       554273   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       578479   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1400101   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        20429   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5019   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4050   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5498   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2774   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3181   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2836   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          775   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          700   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23073   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           21   # Write cmd latency (cycles)
write_latency[20-39]           =           64   # Write cmd latency (cycles)
write_latency[40-59]           =           94   # Write cmd latency (cycles)
write_latency[60-79]           =          206   # Write cmd latency (cycles)
write_latency[80-99]           =          321   # Write cmd latency (cycles)
write_latency[100-119]         =          490   # Write cmd latency (cycles)
write_latency[120-139]         =          846   # Write cmd latency (cycles)
write_latency[140-159]         =         1329   # Write cmd latency (cycles)
write_latency[160-179]         =         2064   # Write cmd latency (cycles)
write_latency[180-199]         =         2881   # Write cmd latency (cycles)
write_latency[200-]            =       168274   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       357246   # Read request latency (cycles)
read_latency[40-59]            =       140097   # Read request latency (cycles)
read_latency[60-79]            =       150627   # Read request latency (cycles)
read_latency[80-99]            =        88094   # Read request latency (cycles)
read_latency[100-119]          =        70667   # Read request latency (cycles)
read_latency[120-139]          =        60093   # Read request latency (cycles)
read_latency[140-159]          =        48129   # Read request latency (cycles)
read_latency[160-179]          =        39118   # Read request latency (cycles)
read_latency[180-199]          =        32672   # Read request latency (cycles)
read_latency[200-]             =       305087   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.81537e+08   # Write energy
read_energy                    =  5.20866e+09   # Read energy
act_energy                     =  9.18886e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.66051e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.7767e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89413e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87903e+09   # Active standby energy rank.1
average_read_latency           =      170.971   # Average read request latency (cycles)
average_interarrival           =      6.80986   # Average request interarrival latency (cycles)
total_energy                   =  2.00306e+10   # Total energy (pJ)
average_power                  =      2003.06   # Average power (mW)
average_bandwidth              =      12.5306   # Average bandwidth
