addi $t1, $t1, 5
aDdi $t0 , $zero, 1
add $v1 $zero $t0
sw $v1 4($zero)
loop: SLT $v0 $t1, $t0
      bne $v0, $zero exit
	  lw $v1 4($zero)
	  MUL $v1 $v1 $t0
	  sw $v1 4($zero)
	  addi $t0, $t0, 1
	  j loop

exit:
	  add $a0 $zero $v1

________OUTPUT________

cycle 1: Instruction - addi $t1 $t1 5: $t1 = 5
cycle 2: Instruction - addi $t0 $zero 1: $t0 = 1
cycle 3: Instruction - add $v1 $zero $t0: $v1 = 1
cycle 4: DRAM request issued(Store)
cycle 5: Instruction - SLT $v0 $t1 $t0: $v0 = 0
cycle 5-16: Instruction - sw $v1 4($zero): 
         DRAM Activity: Copy row 512 from memory to buffer.
                        Copy Data to column 4 from $zero.
                        Memory Address: 4 - 7 = 1
cycle 17: Instruction - BNE
cycle 18: DRAM request issued(Load)
cycle 19-20: Instruction - lw $v1 4($zero): $v1 = 1
         DRAM Activity: Copy Data at column 512 to $v1.
                        Memory Address: 4 - 7 loaded
cycle 21: Instruction - mul $v1 $v1 $t0: $v1 = 1
cycle 22: DRAM request issued(Store)
cycle 23: Instruction - addi $t0 $t0 1: $t0 = 2
cycle 24: Instruction - Jump
cycle 23-24: Instruction - sw $v1 4($zero): 
         DRAM Activity: Copy Data to column 4 from $zero.
                        Memory Address: 4 - 7 = 1
cycle 25: Instruction - SLT $v0 $t1 $t0: $v0 = 0
cycle 26: Instruction - BNE
cycle 27: DRAM request issued(Load)
cycle 28-29: Instruction - lw $v1 4($zero): $v1 = 1
         DRAM Activity: Copy Data at column 512 to $v1.
                        Memory Address: 4 - 7 loaded
cycle 30: Instruction - mul $v1 $v1 $t0: $v1 = 2
cycle 31: DRAM request issued(Store)
cycle 32: Instruction - addi $t0 $t0 1: $t0 = 3
cycle 33: Instruction - Jump
cycle 32-33: Instruction - sw $v1 4($zero): 
         DRAM Activity: Copy Data to column 4 from $zero.
                        Memory Address: 4 - 7 = 2
cycle 34: Instruction - SLT $v0 $t1 $t0: $v0 = 0
cycle 35: Instruction - BNE
cycle 36: DRAM request issued(Load)
cycle 37-38: Instruction - lw $v1 4($zero): $v1 = 2
         DRAM Activity: Copy Data at column 512 to $v1.
                        Memory Address: 4 - 7 loaded
cycle 39: Instruction - mul $v1 $v1 $t0: $v1 = 6
cycle 40: DRAM request issued(Store)
cycle 41: Instruction - addi $t0 $t0 1: $t0 = 4
cycle 42: Instruction - Jump
cycle 41-42: Instruction - sw $v1 4($zero): 
         DRAM Activity: Copy Data to column 4 from $zero.
                        Memory Address: 4 - 7 = 6
cycle 43: Instruction - SLT $v0 $t1 $t0: $v0 = 0
cycle 44: Instruction - BNE
cycle 45: DRAM request issued(Load)
cycle 46-47: Instruction - lw $v1 4($zero): $v1 = 6
         DRAM Activity: Copy Data at column 512 to $v1.
                        Memory Address: 4 - 7 loaded
cycle 48: Instruction - mul $v1 $v1 $t0: $v1 = 24
cycle 49: DRAM request issued(Store)
cycle 50: Instruction - addi $t0 $t0 1: $t0 = 5
cycle 51: Instruction - Jump
cycle 50-51: Instruction - sw $v1 4($zero): 
         DRAM Activity: Copy Data to column 4 from $zero.
                        Memory Address: 4 - 7 = 24
cycle 52: Instruction - SLT $v0 $t1 $t0: $v0 = 0
cycle 53: Instruction - BNE
cycle 54: DRAM request issued(Load)
cycle 55-56: Instruction - lw $v1 4($zero): $v1 = 24
         DRAM Activity: Copy Data at column 512 to $v1.
                        Memory Address: 4 - 7 loaded
cycle 57: Instruction - mul $v1 $v1 $t0: $v1 = 120
cycle 58: DRAM request issued(Store)
cycle 59: Instruction - addi $t0 $t0 1: $t0 = 6
cycle 60: Instruction - Jump
cycle 59-60: Instruction - sw $v1 4($zero): 
         DRAM Activity: Copy Data to column 4 from $zero.
                        Memory Address: 4 - 7 = 120
cycle 61: Instruction - SLT $v0 $t1 $t0: $v0 = 1
cycle 62: Instruction - BNE
cycle 63: Instruction - add $a0 $zero $v1: $a0 = 120

Executing Write-Back. Write-Back clock cycles are excluded below.

Total clock cycles: 63
Total row buffer updates: 7

Number of instructions executed for each type are given below:-
add: 2, addi: 7, beq: 0, bne: 6, j: 5
lw: 5, mul: 5, slt: 6, sub: 0, sw: 6
Program executed successfully!