-- VHDL for IBM SMS ALD page 15.50.01.1
-- Title: NUM ASSEM 1.NOT 1 BITS FEATURE
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/13/2020 5:12:49 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_50_01_1_NUM_ASSEM_1_NOT_1_BITS_FEATURE is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PB_ADDER_OUT_NOT_1_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_1_BIT:	 in STD_LOGIC;
		PS_A_CH_NOT_1_BIT:	 in STD_LOGIC;
		PB_USE_ADDER_NU_1:	 in STD_LOGIC;
		MS_SET_ASTERISK:	 in STD_LOGIC;
		MB_ASSEMBLY_CH_NU_ZERO_INSERT:	 in STD_LOGIC;
		MB_USE_NO_NUMERICS:	 in STD_LOGIC;
		PB_USE_B_CH_NU:	 in STD_LOGIC;
		PS_USE_A_CH_NU:	 in STD_LOGIC;
		MB_ASSEMBLY_CH_NU_ONE_INSERT:	 in STD_LOGIC;
		MS_SET_DOLLAR_SIGN:	 in STD_LOGIC;
		MS_SET_GROUP_MARK:	 in STD_LOGIC;
		PB_ADDER_OUT_1_BIT:	 in STD_LOGIC;
		PS_B_CH_1_BIT:	 in STD_LOGIC;
		PS_A_CH_1_BIT:	 in STD_LOGIC;
		MS_ASSEMBLY_CH_NOT_1_BIT:	 out STD_LOGIC;
		PS_ASSEMBLY_CH_1_BIT:	 out STD_LOGIC;
		MS_ASSEMBLY_CH_1_BIT:	 out STD_LOGIC;
		MY_ASSEMBLY_CH_1_BIT:	 out STD_LOGIC;
		LAMP_11C8K10:	 out STD_LOGIC;
		LAMP_11C8K11:	 out STD_LOGIC);
end ALD_15_50_01_1_NUM_ASSEM_1_NOT_1_BITS_FEATURE;

architecture behavioral of ALD_15_50_01_1_NUM_ASSEM_1_NOT_1_BITS_FEATURE is 

	signal OUT_5A_NoPin: STD_LOGIC;
	signal OUT_5B_NoPin: STD_LOGIC;
	signal OUT_4B_F: STD_LOGIC;
	signal OUT_3B_C: STD_LOGIC;
	signal OUT_2B_K: STD_LOGIC;
	signal OUT_5C_NoPin: STD_LOGIC;
	signal OUT_4D_D: STD_LOGIC;
	signal OUT_4E_E: STD_LOGIC;
	signal OUT_3E_G: STD_LOGIC;
	signal OUT_5F_NoPin: STD_LOGIC;
	signal OUT_4F_F: STD_LOGIC;
	signal OUT_5G_NoPin: STD_LOGIC;
	signal OUT_3G_H: STD_LOGIC;
	signal OUT_2G_K: STD_LOGIC;
	signal OUT_5H_NoPin: STD_LOGIC;
	signal OUT_3H_F: STD_LOGIC;
	signal OUT_DOT_4B: STD_LOGIC;
	signal OUT_DOT_4E: STD_LOGIC;

begin

	OUT_5A_NoPin <= NOT(PB_ADDER_OUT_NOT_1_BIT AND PB_USE_ADDER_NU_1 );
	OUT_5B_NoPin <= NOT(PS_B_CH_NOT_1_BIT AND PB_USE_B_CH_NU );
	OUT_4B_F <= NOT(OUT_5A_NoPin AND OUT_5B_NoPin AND OUT_5C_NoPin );
	OUT_3B_C <= NOT OUT_DOT_4B;
	OUT_2B_K <= NOT OUT_3B_C;
	LAMP_11C8K10 <= OUT_2B_K;
	OUT_5C_NoPin <= NOT(PS_A_CH_NOT_1_BIT AND PS_USE_A_CH_NU );
	OUT_4D_D <= NOT(MS_SET_ASTERISK AND MB_ASSEMBLY_CH_NU_ZERO_INSERT AND MB_USE_NO_NUMERICS );
	OUT_4E_E <= NOT(MB_ASSEMBLY_CH_NU_ONE_INSERT AND MS_SET_DOLLAR_SIGN AND MS_SET_GROUP_MARK );
	OUT_3E_G <= OUT_DOT_4E;
	OUT_5F_NoPin <= NOT(PB_ADDER_OUT_1_BIT AND PB_USE_ADDER_NU_1 );
	OUT_4F_F <= NOT(OUT_5F_NoPin AND OUT_5G_NoPin AND OUT_5H_NoPin );
	OUT_5G_NoPin <= NOT(PS_B_CH_1_BIT AND PB_USE_B_CH_NU );

	SMS_AEK_3G: entity SMS_AEK
	    port map (
		IN1 => OUT_3E_G,	-- Pin P
		OUT1 => OUT_3G_H,
		IN2 => OPEN );

	OUT_2G_K <= NOT OUT_3G_H;
	LAMP_11C8K11 <= OUT_2G_K;
	OUT_5H_NoPin <= NOT(PS_A_CH_1_BIT AND PS_USE_A_CH_NU );
	OUT_3H_F <= NOT OUT_3E_G;
	OUT_DOT_4B <= OUT_4B_F OR OUT_4D_D;
	OUT_DOT_4E <= OUT_4E_E OR OUT_4F_F;

	MS_ASSEMBLY_CH_NOT_1_BIT <= OUT_3B_C;
	PS_ASSEMBLY_CH_1_BIT <= OUT_3E_G;
	MS_ASSEMBLY_CH_1_BIT <= OUT_3G_H;
	MY_ASSEMBLY_CH_1_BIT <= OUT_3H_F;


end;
