// Seed: 1125946437
module module_0 (
    output wand id_0,
    output tri0 id_1,
    output tri1 id_2,
    output wand id_3,
    input tri0 id_4,
    input wand id_5,
    input tri id_6,
    input tri0 id_7,
    input supply0 id_8,
    input tri1 id_9,
    output wor id_10,
    output tri id_11,
    output wire id_12,
    input uwire id_13,
    input wand id_14,
    output tri0 id_15,
    input tri0 id_16,
    output tri0 id_17,
    input wire id_18,
    input uwire id_19,
    input wor id_20,
    input uwire id_21,
    output tri0 id_22,
    input tri id_23,
    input wor id_24,
    input supply1 id_25
);
  assign id_0 = 1 - id_6;
  always @(1'b0, posedge 1'b0 or id_16);
endmodule
module module_1 (
    output wire id_0,
    input  wor  id_1,
    input  wor  id_2,
    output tri0 id_3
);
  wire id_5;
  module_0(
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_3,
      id_0,
      id_3,
      id_2,
      id_1,
      id_0,
      id_1,
      id_3,
      id_2,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_2
  );
  wire id_6;
endmodule
