// Seed: 3404930911
module module_0 (
    output tri0 id_0,
    output uwire id_1,
    input wand id_2,
    input wire id_3,
    output tri id_4,
    output wor id_5
    , id_20,
    output tri1 id_6,
    output supply0 id_7,
    output tri0 id_8,
    output tri0 id_9,
    output wor id_10,
    output wand id_11,
    input tri0 id_12,
    output wire id_13,
    output wor id_14,
    output wor id_15,
    output supply0 id_16,
    output wor id_17,
    input tri0 id_18
);
  always @(negedge id_2) $unsigned(22);
  ;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output tri0 id_2,
    output supply1 id_3,
    output wor id_4,
    input supply1 id_5
);
  logic id_7 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_5,
      id_0,
      id_3,
      id_3,
      id_4,
      id_4,
      id_2,
      id_4,
      id_3,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_3,
      id_1
  );
  assign modCall_1.id_8 = 0;
endmodule
