@N: MF249 |Running in 32-bit mode.
@N: MF257 |Gated clock conversion enabled 
@N: MF546 |Generated clock conversion enabled 
@N: MF203 |Set autoconstraint_io 
@N: BN362 :"e:\cpld\muh4k862\muh88e(4k862)\hc74595.v":41:0:41:5|Removing sequential instance hc595_u.qhn0 of view:PrimLib.dffr(prim) in hierarchy view:work.IR_RS232_SW(verilog) because there are no references to its outputs 
@N: MF179 :|Found 14 bit by 14 bit '==' comparator, 'rx_samp_clk4'
@N: MF578 :"e:\cpld\muh4k862\muh88e(4k862)\check_ir_defv.v":31:0:31:5|Incompatible asynchronous control logic preventing generated clock conversion of check_IR_defv7.defv (netlist:FDCPE).
@N: BN362 :|Removing sequential instance step[8] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.IR_RS232_SW(verilog) because there are no references to its outputs 
@N: FX164 |The option to pack flops in the IOB has not been specified 
@N: MF276 |Gated clock conversion enabled, but no gated clocks found in design 
@N: MF333 |Generated clock conversion enabled, but no generated clocks found in design 
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.
