Drill report for clock_b1.kicad_pcb
Created on Tue Nov  8 11:41:05 2022

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'clock_b1.drl' contains
    plated through holes:
    =============================================================
    T1  0.700mm  0.0276"  (27 holes)
    T2  0.800mm  0.0315"  (48 holes)
    T3  0.900mm  0.0354"  (12 holes)
    T4  1.000mm  0.0394"  (38 holes)  (with 30 slots)
    T5  1.016mm  0.0400"  (10 holes)
    T6  1.100mm  0.0433"  (14 holes)

    Total plated holes count 149


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T7  3.200mm  0.1260"  (2 holes)

    Total unplated holes count 2
