Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Fri Dec 25 13:00:55 2015
| Host         : megalit.local running 64-bit Fedora release 22 (Twenty Two)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ZynqDesign_wrapper_timing_summary_routed.rpt -rpx ZynqDesign_wrapper_timing_summary_routed.rpx
| Design       : ZynqDesign_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.587        0.000                      0                 6997        0.033        0.000                      0                 6981        3.750        0.000                       0                  3340  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                   ------------       ----------      --------------
ZynqDesign_i/clk_wiz_0/inst/clk_in1     {0.000 10.000}     20.000          50.000          
  clk_out1_ZynqDesign_clk_wiz_0_0       {10.000 20.000}    20.000          50.000          
  clkfbout_ZynqDesign_clk_wiz_0_0       {0.000 10.000}     20.000          50.000          
ZynqDesign_i/ethernetlite_0/phy_rx_clk  {0.000 20.000}     40.000          25.000          
ZynqDesign_i/ethernetlite_0/phy_tx_clk  {0.000 20.000}     40.000          25.000          
clk_fpga_0                              {0.000 5.000}      10.000          100.000         
clk_fpga_1                              {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ZynqDesign_i/clk_wiz_0/inst/clk_in1                                                                                                                                                       7.000        0.000                       0                     1  
  clk_out1_ZynqDesign_clk_wiz_0_0            12.899        0.000                      0                 1358        0.055        0.000                      0                 1358        9.020        0.000                       0                   592  
  clkfbout_ZynqDesign_clk_wiz_0_0                                                                                                                                                        17.845        0.000                       0                     3  
ZynqDesign_i/ethernetlite_0/phy_rx_clk       36.938        0.000                      0                  117        0.079        0.000                      0                  117       18.750        0.000                       0                    78  
ZynqDesign_i/ethernetlite_0/phy_tx_clk       36.938        0.000                      0                  164        0.079        0.000                      0                  164       18.750        0.000                       0                   123  
clk_fpga_0                                    2.587        0.000                      0                 5214        0.040        0.000                      0                 5214        3.750        0.000                       0                  2619  
clk_fpga_1                                                                                                                                                                               17.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                              clk_out1_ZynqDesign_clk_wiz_0_0               5.125        0.000                      0                   42        0.033        0.000                      0                   42  
clk_out1_ZynqDesign_clk_wiz_0_0         ZynqDesign_i/ethernetlite_0/phy_rx_clk        9.662        0.000                      0                    6        8.147        0.000                      0                    6  
clk_fpga_0                              ZynqDesign_i/ethernetlite_0/phy_rx_clk        8.424        0.000                      0                    4                                                                        
clk_out1_ZynqDesign_clk_wiz_0_0         ZynqDesign_i/ethernetlite_0/phy_tx_clk        9.742        0.000                      0                    6        8.000        0.000                      0                    6  
clk_fpga_0                              ZynqDesign_i/ethernetlite_0/phy_tx_clk        7.987        0.000                      0                    8                                                                        
clk_out1_ZynqDesign_clk_wiz_0_0         clk_fpga_0                                    7.079        0.000                      0                  196        0.132        0.000                      0                  196  
ZynqDesign_i/ethernetlite_0/phy_rx_clk  clk_fpga_0                                   38.153        0.000                      0                    4                                                                        
ZynqDesign_i/ethernetlite_0/phy_tx_clk  clk_fpga_0                                   37.993        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                              From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              ----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                       ZynqDesign_i/ethernetlite_0/phy_rx_clk  ZynqDesign_i/ethernetlite_0/phy_rx_clk       38.484        0.000                      0                    2        0.461        0.000                      0                    2  
**async_default**                       ZynqDesign_i/ethernetlite_0/phy_tx_clk  ZynqDesign_i/ethernetlite_0/phy_tx_clk       38.484        0.000                      0                    2        0.461        0.000                      0                    2  
**async_default**                       clk_fpga_0                              clk_fpga_0                                    8.300        0.000                      0                    2        0.437        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ZynqDesign_i/clk_wiz_0/inst/clk_in1
  To Clock:  ZynqDesign_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ZynqDesign_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ZynqDesign_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ZynqDesign_clk_wiz_0_0
  To Clock:  clk_out1_ZynqDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.899ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[b_restart]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbufctrl/r_reg[wptr_at_end]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        6.745ns  (logic 1.702ns (25.232%)  route 5.043ns (74.768%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 31.479 - 30.000 ) 
    Source Clock Delay      (SCD):    1.648ns = ( 11.648 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.645    11.648    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/ref_clk
    SLICE_X45Y82         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[b_restart]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDRE (Prop_fdre_C_Q)         0.456    12.104 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[b_restart]/Q
                         net (fo=47, routed)          1.723    13.827    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/b_restart
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.124    13.951 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[wptr][7]_i_2/O
                         net (fo=8, routed)           1.182    15.133    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbufctrl/r_reg[b_restart]
    SLICE_X38Y83         LUT6 (Prop_lut6_I1_O)        0.124    15.257 f  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbufctrl/r[wptr_at_end]_i_12/O
                         net (fo=3, routed)           0.583    15.840    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbufctrl/r[wptr_at_end]_i_12_n_0
    SLICE_X39Y84         LUT3 (Prop_lut3_I2_O)        0.150    15.990 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbufctrl/r[wptr_at_end]_i_10/O
                         net (fo=4, routed)           0.991    16.981    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbufctrl/r[wptr_at_end]_i_10_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I2_O)        0.326    17.307 f  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbufctrl/r[wptr_at_end]_i_7/O
                         net (fo=1, routed)           0.564    17.871    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbufctrl/r[wptr_at_end]_i_7_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I1_O)        0.124    17.995 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbufctrl/r[wptr_at_end]_i_3/O
                         net (fo=1, routed)           0.000    17.995    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbufctrl/r[wptr_at_end]_i_3_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.393 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbufctrl/r_reg[wptr_at_end]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.393    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbufctrl/rin[wptr_at_end]
    SLICE_X41Y84         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbufctrl/r_reg[wptr_at_end]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.476    31.479    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbufctrl/ref_clk
    SLICE_X41Y84         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbufctrl/r_reg[wptr_at_end]/C
                         clock pessimism              0.114    31.593    
                         clock uncertainty           -0.102    31.491    
    SLICE_X41Y84         FDRE (Setup_fdre_C_D)       -0.198    31.293    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbufctrl/r_reg[wptr_at_end]
  -------------------------------------------------------------------
                         required time                         31.293    
                         arrival time                         -18.393    
  -------------------------------------------------------------------
                         slack                                 12.899    

Slack (MET) :             13.963ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        5.499ns  (logic 1.394ns (25.349%)  route 4.105ns (74.651%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 31.471 - 30.000 ) 
    Source Clock Delay      (SCD):    1.640ns = ( 11.640 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.637    11.640    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/ref_clk
    SLICE_X44Y77         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456    12.096 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]/Q
                         net (fo=3, routed)           0.846    12.942    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt_n_0_][10]
    SLICE_X43Y77         LUT5 (Prop_lut5_I3_O)        0.124    13.066 f  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][3]_i_5/O
                         net (fo=6, routed)           0.843    13.909    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][3]_i_5_n_0
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.150    14.059 f  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/FSM_sequential_r[state][2]_i_18/O
                         net (fo=5, routed)           0.821    14.880    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/FSM_sequential_r_reg[state][0]_0
    SLICE_X41Y79         LUT3 (Prop_lut3_I1_O)        0.328    15.208 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_10/O
                         net (fo=2, routed)           0.793    16.001    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_10_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I5_O)        0.124    16.125 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_4/O
                         net (fo=1, routed)           0.000    16.125    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_4_n_0
    SLICE_X41Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    16.337 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]_i_1/O
                         net (fo=11, routed)          0.802    17.139    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/v[cnt]
    SLICE_X43Y77         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.468    31.471    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/ref_clk
    SLICE_X43Y77         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][6]/C
                         clock pessimism              0.114    31.585    
                         clock uncertainty           -0.102    31.483    
    SLICE_X43Y77         FDRE (Setup_fdre_C_CE)      -0.380    31.103    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][6]
  -------------------------------------------------------------------
                         required time                         31.103    
                         arrival time                         -17.139    
  -------------------------------------------------------------------
                         slack                                 13.963    

Slack (MET) :             13.963ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        5.499ns  (logic 1.394ns (25.349%)  route 4.105ns (74.651%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 31.471 - 30.000 ) 
    Source Clock Delay      (SCD):    1.640ns = ( 11.640 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.637    11.640    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/ref_clk
    SLICE_X44Y77         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456    12.096 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]/Q
                         net (fo=3, routed)           0.846    12.942    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt_n_0_][10]
    SLICE_X43Y77         LUT5 (Prop_lut5_I3_O)        0.124    13.066 f  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][3]_i_5/O
                         net (fo=6, routed)           0.843    13.909    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][3]_i_5_n_0
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.150    14.059 f  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/FSM_sequential_r[state][2]_i_18/O
                         net (fo=5, routed)           0.821    14.880    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/FSM_sequential_r_reg[state][0]_0
    SLICE_X41Y79         LUT3 (Prop_lut3_I1_O)        0.328    15.208 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_10/O
                         net (fo=2, routed)           0.793    16.001    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_10_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I5_O)        0.124    16.125 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_4/O
                         net (fo=1, routed)           0.000    16.125    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_4_n_0
    SLICE_X41Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    16.337 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]_i_1/O
                         net (fo=11, routed)          0.802    17.139    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/v[cnt]
    SLICE_X43Y77         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.468    31.471    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/ref_clk
    SLICE_X43Y77         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][7]/C
                         clock pessimism              0.114    31.585    
                         clock uncertainty           -0.102    31.483    
    SLICE_X43Y77         FDRE (Setup_fdre_C_CE)      -0.380    31.103    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][7]
  -------------------------------------------------------------------
                         required time                         31.103    
                         arrival time                         -17.139    
  -------------------------------------------------------------------
                         slack                                 13.963    

Slack (MET) :             14.060ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        5.404ns  (logic 1.394ns (25.795%)  route 4.010ns (74.205%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 31.473 - 30.000 ) 
    Source Clock Delay      (SCD):    1.640ns = ( 11.640 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.637    11.640    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/ref_clk
    SLICE_X44Y77         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456    12.096 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]/Q
                         net (fo=3, routed)           0.846    12.942    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt_n_0_][10]
    SLICE_X43Y77         LUT5 (Prop_lut5_I3_O)        0.124    13.066 f  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][3]_i_5/O
                         net (fo=6, routed)           0.843    13.909    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][3]_i_5_n_0
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.150    14.059 f  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/FSM_sequential_r[state][2]_i_18/O
                         net (fo=5, routed)           0.821    14.880    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/FSM_sequential_r_reg[state][0]_0
    SLICE_X41Y79         LUT3 (Prop_lut3_I1_O)        0.328    15.208 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_10/O
                         net (fo=2, routed)           0.793    16.001    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_10_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I5_O)        0.124    16.125 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_4/O
                         net (fo=1, routed)           0.000    16.125    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_4_n_0
    SLICE_X41Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    16.337 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]_i_1/O
                         net (fo=11, routed)          0.707    17.044    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/v[cnt]
    SLICE_X43Y78         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.470    31.473    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/ref_clk
    SLICE_X43Y78         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][8]/C
                         clock pessimism              0.114    31.587    
                         clock uncertainty           -0.102    31.485    
    SLICE_X43Y78         FDRE (Setup_fdre_C_CE)      -0.380    31.105    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][8]
  -------------------------------------------------------------------
                         required time                         31.105    
                         arrival time                         -17.044    
  -------------------------------------------------------------------
                         slack                                 14.060    

Slack (MET) :             14.061ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        5.404ns  (logic 1.394ns (25.795%)  route 4.010ns (74.205%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 31.474 - 30.000 ) 
    Source Clock Delay      (SCD):    1.640ns = ( 11.640 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.637    11.640    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/ref_clk
    SLICE_X44Y77         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456    12.096 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]/Q
                         net (fo=3, routed)           0.846    12.942    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt_n_0_][10]
    SLICE_X43Y77         LUT5 (Prop_lut5_I3_O)        0.124    13.066 f  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][3]_i_5/O
                         net (fo=6, routed)           0.843    13.909    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][3]_i_5_n_0
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.150    14.059 f  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/FSM_sequential_r[state][2]_i_18/O
                         net (fo=5, routed)           0.821    14.880    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/FSM_sequential_r_reg[state][0]_0
    SLICE_X41Y79         LUT3 (Prop_lut3_I1_O)        0.328    15.208 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_10/O
                         net (fo=2, routed)           0.793    16.001    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_10_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I5_O)        0.124    16.125 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_4/O
                         net (fo=1, routed)           0.000    16.125    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_4_n_0
    SLICE_X41Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    16.337 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]_i_1/O
                         net (fo=11, routed)          0.707    17.044    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/v[cnt]
    SLICE_X43Y80         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.471    31.474    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/ref_clk
    SLICE_X43Y80         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][1]/C
                         clock pessimism              0.114    31.588    
                         clock uncertainty           -0.102    31.486    
    SLICE_X43Y80         FDRE (Setup_fdre_C_CE)      -0.380    31.106    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][1]
  -------------------------------------------------------------------
                         required time                         31.106    
                         arrival time                         -17.044    
  -------------------------------------------------------------------
                         slack                                 14.061    

Slack (MET) :             14.061ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        5.404ns  (logic 1.394ns (25.795%)  route 4.010ns (74.205%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 31.474 - 30.000 ) 
    Source Clock Delay      (SCD):    1.640ns = ( 11.640 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.637    11.640    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/ref_clk
    SLICE_X44Y77         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456    12.096 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]/Q
                         net (fo=3, routed)           0.846    12.942    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt_n_0_][10]
    SLICE_X43Y77         LUT5 (Prop_lut5_I3_O)        0.124    13.066 f  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][3]_i_5/O
                         net (fo=6, routed)           0.843    13.909    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][3]_i_5_n_0
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.150    14.059 f  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/FSM_sequential_r[state][2]_i_18/O
                         net (fo=5, routed)           0.821    14.880    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/FSM_sequential_r_reg[state][0]_0
    SLICE_X41Y79         LUT3 (Prop_lut3_I1_O)        0.328    15.208 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_10/O
                         net (fo=2, routed)           0.793    16.001    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_10_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I5_O)        0.124    16.125 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_4/O
                         net (fo=1, routed)           0.000    16.125    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_4_n_0
    SLICE_X41Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    16.337 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]_i_1/O
                         net (fo=11, routed)          0.707    17.044    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/v[cnt]
    SLICE_X43Y80         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.471    31.474    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/ref_clk
    SLICE_X43Y80         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][3]/C
                         clock pessimism              0.114    31.588    
                         clock uncertainty           -0.102    31.486    
    SLICE_X43Y80         FDRE (Setup_fdre_C_CE)      -0.380    31.106    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][3]
  -------------------------------------------------------------------
                         required time                         31.106    
                         arrival time                         -17.044    
  -------------------------------------------------------------------
                         slack                                 14.061    

Slack (MET) :             14.129ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_tx_0/U0/linktx/fbuf/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_tx_0/U0/linktx/txlnkfsm/r_reg[t_dt][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        5.744ns  (logic 2.826ns (49.197%)  route 2.918ns (50.803%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 31.658 - 30.000 ) 
    Source Clock Delay      (SCD):    1.893ns = ( 11.893 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.890    11.893    ZynqDesign_i/eth100_link_tx_0/U0/linktx/fbuf/ref_clk
    RAMB36_X2Y20         RAMB36E1                                     r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/fbuf/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    14.347 r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/fbuf/memory_reg/DOBDO[7]
                         net (fo=1, routed)           1.282    15.630    ZynqDesign_i/eth100_link_tx_0/U0/linktx/txlnkfsm/DOBDO[4]
    SLICE_X32Y104        LUT6 (Prop_lut6_I5_O)        0.124    15.754 r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/txlnkfsm/r[t_dt][7]_i_5/O
                         net (fo=1, routed)           0.844    16.598    ZynqDesign_i/eth100_link_tx_0/U0/linktx/txlnkfsm/r[t_dt][7]_i_5_n_0
    SLICE_X32Y104        LUT6 (Prop_lut6_I5_O)        0.124    16.722 r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/txlnkfsm/r[t_dt][7]_i_3/O
                         net (fo=1, routed)           0.792    17.514    ZynqDesign_i/eth100_link_tx_0/U0/linktx/txlnkfsm/fcs_checker/memory_reg_2
    SLICE_X34Y109        LUT5 (Prop_lut5_I4_O)        0.124    17.638 r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/txlnkfsm/fcs_checker/r[t_dt][7]_i_2/O
                         net (fo=1, routed)           0.000    17.638    ZynqDesign_i/eth100_link_tx_0/U0/linktx/txlnkfsm/v[t_dt][7]
    SLICE_X34Y109        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/txlnkfsm/r_reg[t_dt][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.655    31.658    ZynqDesign_i/eth100_link_tx_0/U0/linktx/txlnkfsm/ref_clk
    SLICE_X34Y109        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/txlnkfsm/r_reg[t_dt][7]/C
                         clock pessimism              0.132    31.790    
                         clock uncertainty           -0.102    31.688    
    SLICE_X34Y109        FDRE (Setup_fdre_C_D)        0.079    31.767    ZynqDesign_i/eth100_link_tx_0/U0/linktx/txlnkfsm/r_reg[t_dt][7]
  -------------------------------------------------------------------
                         required time                         31.767    
                         arrival time                         -17.638    
  -------------------------------------------------------------------
                         slack                                 14.129    

Slack (MET) :             14.166ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        5.352ns  (logic 1.394ns (26.047%)  route 3.958ns (73.953%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 31.470 - 30.000 ) 
    Source Clock Delay      (SCD):    1.640ns = ( 11.640 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.637    11.640    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/ref_clk
    SLICE_X44Y77         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456    12.096 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]/Q
                         net (fo=3, routed)           0.846    12.942    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt_n_0_][10]
    SLICE_X43Y77         LUT5 (Prop_lut5_I3_O)        0.124    13.066 f  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][3]_i_5/O
                         net (fo=6, routed)           0.843    13.909    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][3]_i_5_n_0
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.150    14.059 f  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/FSM_sequential_r[state][2]_i_18/O
                         net (fo=5, routed)           0.821    14.880    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/FSM_sequential_r_reg[state][0]_0
    SLICE_X41Y79         LUT3 (Prop_lut3_I1_O)        0.328    15.208 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_10/O
                         net (fo=2, routed)           0.793    16.001    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_10_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I5_O)        0.124    16.125 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_4/O
                         net (fo=1, routed)           0.000    16.125    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_4_n_0
    SLICE_X41Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    16.337 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]_i_1/O
                         net (fo=11, routed)          0.655    16.992    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/v[cnt]
    SLICE_X44Y77         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.467    31.470    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/ref_clk
    SLICE_X44Y77         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]/C
                         clock pessimism              0.170    31.640    
                         clock uncertainty           -0.102    31.538    
    SLICE_X44Y77         FDRE (Setup_fdre_C_CE)      -0.380    31.158    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]
  -------------------------------------------------------------------
                         required time                         31.158    
                         arrival time                         -16.992    
  -------------------------------------------------------------------
                         slack                                 14.166    

Slack (MET) :             14.166ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        5.352ns  (logic 1.394ns (26.047%)  route 3.958ns (73.953%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 31.470 - 30.000 ) 
    Source Clock Delay      (SCD):    1.640ns = ( 11.640 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.637    11.640    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/ref_clk
    SLICE_X44Y77         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456    12.096 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]/Q
                         net (fo=3, routed)           0.846    12.942    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt_n_0_][10]
    SLICE_X43Y77         LUT5 (Prop_lut5_I3_O)        0.124    13.066 f  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][3]_i_5/O
                         net (fo=6, routed)           0.843    13.909    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][3]_i_5_n_0
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.150    14.059 f  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/FSM_sequential_r[state][2]_i_18/O
                         net (fo=5, routed)           0.821    14.880    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/FSM_sequential_r_reg[state][0]_0
    SLICE_X41Y79         LUT3 (Prop_lut3_I1_O)        0.328    15.208 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_10/O
                         net (fo=2, routed)           0.793    16.001    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_10_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I5_O)        0.124    16.125 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_4/O
                         net (fo=1, routed)           0.000    16.125    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_4_n_0
    SLICE_X41Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    16.337 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]_i_1/O
                         net (fo=11, routed)          0.655    16.992    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/v[cnt]
    SLICE_X44Y77         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.467    31.470    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/ref_clk
    SLICE_X44Y77         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][9]/C
                         clock pessimism              0.170    31.640    
                         clock uncertainty           -0.102    31.538    
    SLICE_X44Y77         FDRE (Setup_fdre_C_CE)      -0.380    31.158    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][9]
  -------------------------------------------------------------------
                         required time                         31.158    
                         arrival time                         -16.992    
  -------------------------------------------------------------------
                         slack                                 14.166    

Slack (MET) :             14.201ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        5.264ns  (logic 1.394ns (26.480%)  route 3.870ns (73.520%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 31.474 - 30.000 ) 
    Source Clock Delay      (SCD):    1.640ns = ( 11.640 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.637    11.640    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/ref_clk
    SLICE_X44Y77         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456    12.096 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]/Q
                         net (fo=3, routed)           0.846    12.942    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt_n_0_][10]
    SLICE_X43Y77         LUT5 (Prop_lut5_I3_O)        0.124    13.066 f  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][3]_i_5/O
                         net (fo=6, routed)           0.843    13.909    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][3]_i_5_n_0
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.150    14.059 f  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/FSM_sequential_r[state][2]_i_18/O
                         net (fo=5, routed)           0.821    14.880    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/FSM_sequential_r_reg[state][0]_0
    SLICE_X41Y79         LUT3 (Prop_lut3_I1_O)        0.328    15.208 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_10/O
                         net (fo=2, routed)           0.793    16.001    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_10_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I5_O)        0.124    16.125 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_4/O
                         net (fo=1, routed)           0.000    16.125    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r[cnt][10]_i_4_n_0
    SLICE_X41Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    16.337 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][10]_i_1/O
                         net (fo=11, routed)          0.567    16.904    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/v[cnt]
    SLICE_X43Y79         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.471    31.474    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/ref_clk
    SLICE_X43Y79         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][4]/C
                         clock pessimism              0.114    31.588    
                         clock uncertainty           -0.102    31.486    
    SLICE_X43Y79         FDRE (Setup_fdre_C_CE)      -0.380    31.106    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxfsm/r_reg[cnt][4]
  -------------------------------------------------------------------
                         required time                         31.106    
                         arrival time                         -16.904    
  -------------------------------------------------------------------
                         slack                                 14.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_tx_0/U0/linktx/fbuf/port2_rdelay_2.rm2_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_tx_0/U0/linktx/fbuf/memory_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns = ( 10.958 - 10.000 ) 
    Source Clock Delay      (SCD):    0.644ns = ( 10.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.642    10.644    ZynqDesign_i/eth100_link_tx_0/U0/linktx/fbuf/ref_clk
    SLICE_X33Y104        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/fbuf/port2_rdelay_2.rm2_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.141    10.785 r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/fbuf/port2_rdelay_2.rm2_addr_reg[9]/Q
                         net (fo=1, routed)           0.156    10.941    ZynqDesign_i/eth100_link_tx_0/U0/linktx/fbuf/rm2_addr[9]
    RAMB36_X2Y20         RAMB36E1                                     r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/fbuf/memory_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.956    10.958    ZynqDesign_i/eth100_link_tx_0/U0/linktx/fbuf/ref_clk
    RAMB36_X2Y20         RAMB36E1                                     r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/fbuf/memory_reg/CLKBWRCLK
                         clock pessimism             -0.255    10.704    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    10.887    ZynqDesign_i/eth100_link_tx_0/U0/linktx/fbuf/memory_reg
  -------------------------------------------------------------------
                         required time                        -10.887    
                         arrival time                          10.941    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.542ns  (logic 0.413ns (76.138%)  route 0.129ns (23.862%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns = ( 10.915 - 10.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 10.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.559    10.561    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X46Y98         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    10.725 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[18]/Q
                         net (fo=2, routed)           0.129    10.853    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg_n_0_[18]
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    11.009 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.009    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[19]_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    11.049 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.050    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[23]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    11.103 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.103    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[27]_i_1_n_7
    SLICE_X46Y100        FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.913    10.915    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X46Y100        FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[24]/C
                         clock pessimism             -0.005    10.910    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    11.044    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[24]
  -------------------------------------------------------------------
                         required time                        -11.044    
                         arrival time                          11.103    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbuf/rm1_wdt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbuf/memory_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.360ns  (logic 0.148ns (41.100%)  route 0.212ns (58.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 10.866 - 10.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 10.558 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.556    10.558    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbuf/ref_clk
    SLICE_X32Y85         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbuf/rm1_wdt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.148    10.706 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbuf/rm1_wdt_reg[1]/Q
                         net (fo=1, routed)           0.212    10.918    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbuf/rm1_wdt[1]
    RAMB36_X2Y17         RAMB36E1                                     r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbuf/memory_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.864    10.866    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbuf/ref_clk
    RAMB36_X2Y17         RAMB36E1                                     r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbuf/memory_reg/CLKBWRCLK
                         clock pessimism             -0.251    10.615    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.243    10.858    ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbuf/memory_reg
  -------------------------------------------------------------------
                         required time                        -10.858    
                         arrival time                          10.918    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.555ns  (logic 0.426ns (76.696%)  route 0.129ns (23.304%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns = ( 10.915 - 10.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 10.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.559    10.561    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X46Y98         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    10.725 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[18]/Q
                         net (fo=2, routed)           0.129    10.853    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg_n_0_[18]
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    11.009 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.009    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[19]_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    11.049 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.050    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[23]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    11.116 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.116    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[27]_i_1_n_5
    SLICE_X46Y100        FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.913    10.915    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X46Y100        FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[26]/C
                         clock pessimism             -0.005    10.910    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    11.044    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[26]
  -------------------------------------------------------------------
                         required time                        -11.044    
                         arrival time                          11.116    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.531ns  (logic 0.394ns (74.267%)  route 0.137ns (25.733%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns = ( 10.915 - 10.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 10.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.559    10.561    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X44Y98         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.141    10.702 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[22]/Q
                         net (fo=2, routed)           0.136    10.838    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg_n_0_[22]
    SLICE_X44Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    10.998 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.998    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[23]_i_1_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    11.037 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.037    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[27]_i_1_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    11.091 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[30]_i_2/O[0]
                         net (fo=1, routed)           0.000    11.091    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[30]_i_2_n_7
    SLICE_X44Y100        FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.913    10.915    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X44Y100        FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[28]/C
                         clock pessimism             -0.005    10.910    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105    11.015    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[28]
  -------------------------------------------------------------------
                         required time                        -11.015    
                         arrival time                          11.091    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.542ns  (logic 0.405ns (74.790%)  route 0.137ns (25.210%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns = ( 10.915 - 10.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 10.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.559    10.561    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X44Y98         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.141    10.702 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[22]/Q
                         net (fo=2, routed)           0.136    10.838    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg_n_0_[22]
    SLICE_X44Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    10.998 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.998    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[23]_i_1_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    11.037 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.037    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[27]_i_1_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    11.102 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[30]_i_2/O[2]
                         net (fo=1, routed)           0.000    11.102    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[30]_i_2_n_5
    SLICE_X44Y100        FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.913    10.915    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X44Y100        FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[30]/C
                         clock pessimism             -0.005    10.910    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105    11.015    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[30]
  -------------------------------------------------------------------
                         required time                        -11.015    
                         arrival time                          11.102    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.578ns  (logic 0.449ns (77.623%)  route 0.129ns (22.377%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns = ( 10.915 - 10.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 10.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.559    10.561    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X46Y98         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    10.725 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[18]/Q
                         net (fo=2, routed)           0.129    10.853    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg_n_0_[18]
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    11.009 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.009    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[19]_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    11.049 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.050    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[23]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    11.139 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.139    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[27]_i_1_n_6
    SLICE_X46Y100        FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.913    10.915    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X46Y100        FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[25]/C
                         clock pessimism             -0.005    10.910    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    11.044    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[25]
  -------------------------------------------------------------------
                         required time                        -11.044    
                         arrival time                          11.139    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.580ns  (logic 0.451ns (77.700%)  route 0.129ns (22.300%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns = ( 10.915 - 10.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 10.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.559    10.561    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X46Y98         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    10.725 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[18]/Q
                         net (fo=2, routed)           0.129    10.853    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg_n_0_[18]
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    11.009 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.009    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[19]_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    11.049 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.050    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[23]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    11.141 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.141    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[27]_i_1_n_4
    SLICE_X46Y100        FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.913    10.915    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X46Y100        FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[27]/C
                         clock pessimism             -0.005    10.910    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    11.044    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[27]
  -------------------------------------------------------------------
                         required time                        -11.044    
                         arrival time                          11.141    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.582ns  (logic 0.453ns (77.776%)  route 0.129ns (22.224%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns = ( 10.915 - 10.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 10.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.559    10.561    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X46Y98         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    10.725 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[18]/Q
                         net (fo=2, routed)           0.129    10.853    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg_n_0_[18]
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    11.009 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.009    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[19]_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    11.049 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.050    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[23]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    11.090 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.090    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[27]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    11.143 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[30]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.143    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[30]_i_1_n_7
    SLICE_X46Y101        FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.913    10.915    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X46Y101        FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[28]/C
                         clock pessimism             -0.005    10.910    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.134    11.044    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[28]
  -------------------------------------------------------------------
                         required time                        -11.044    
                         arrival time                          11.143    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.595ns  (logic 0.466ns (78.262%)  route 0.129ns (21.738%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns = ( 10.915 - 10.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 10.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.559    10.561    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X46Y98         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    10.725 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[18]/Q
                         net (fo=2, routed)           0.129    10.853    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg_n_0_[18]
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    11.009 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.009    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[19]_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    11.049 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.050    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[23]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    11.090 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.090    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[27]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    11.156 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[30]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.156    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[30]_i_1_n_5
    SLICE_X46Y101        FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.913    10.915    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X46Y101        FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[30]/C
                         clock pessimism             -0.005    10.910    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.134    11.044    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[30]
  -------------------------------------------------------------------
                         required time                        -11.044    
                         arrival time                          11.156    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ZynqDesign_clk_wiz_0_0
Waveform(ns):       { 10.000 20.000 }
Period(ns):         20.000
Sources:            { ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y17     ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbuf/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y20     ZynqDesign_i/eth100_link_tx_0/U0/linktx/fbuf/memory_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y85     ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbuf/rm1_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y85     ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbuf/rm1_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y84     ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbuf/rm1_addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y84     ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbuf/rm1_addr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y84     ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbuf/rm1_addr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y85     ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbuf/rm1_addr_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y94     ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y96     ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y85     ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbuf/rm1_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y85     ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbuf/rm1_addr_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ZynqDesign_clk_wiz_0_0
  To Clock:  clkfbout_ZynqDesign_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ZynqDesign_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    ZynqDesign_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ZynqDesign_i/ethernetlite_0/phy_rx_clk
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       36.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.938ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.704ns (24.261%)  route 2.198ns (75.739%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 43.204 - 40.000 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.707     3.652    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/C
    SLICE_X59Y83         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDCE (Prop_fdce_C_Q)         0.456     4.108 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/Q
                         net (fo=2, routed)           0.957     5.064    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/p_0_out[2]
    SLICE_X61Y83         LUT6 (Prop_lut6_I0_O)        0.124     5.188 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_2/O
                         net (fo=1, routed)           0.706     5.895    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_2_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I0_O)        0.124     6.019 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.535     6.553    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X49Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.579    41.579    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.670 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.535    43.204    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.389    43.594    
                         clock uncertainty           -0.035    43.558    
    SLICE_X60Y82         FDPE (Setup_fdpe_C_D)       -0.067    43.491    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         43.491    
                         arrival time                          -6.553    
  -------------------------------------------------------------------
                         slack                                 36.938    

Slack (MET) :             37.119ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.704ns (26.010%)  route 2.003ns (73.990%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 43.204 - 40.000 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.707     3.652    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/C
    SLICE_X59Y83         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDCE (Prop_fdce_C_Q)         0.456     4.108 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/Q
                         net (fo=2, routed)           0.957     5.064    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/p_0_out[2]
    SLICE_X61Y83         LUT6 (Prop_lut6_I0_O)        0.124     5.188 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_2/O
                         net (fo=1, routed)           0.706     5.895    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_2_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I0_O)        0.124     6.019 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.340     6.358    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X49Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.579    41.579    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.670 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.535    43.204    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.389    43.594    
                         clock uncertainty           -0.035    43.558    
    SLICE_X60Y82         FDPE (Setup_fdpe_C_D)       -0.081    43.477    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         43.477    
                         arrival time                          -6.358    
  -------------------------------------------------------------------
                         slack                                 37.119    

Slack (MET) :             37.329ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.580ns (28.385%)  route 1.463ns (71.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 43.204 - 40.000 ) 
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.708     3.653    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDPE (Prop_fdpe_C_Q)         0.456     4.109 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.959     5.068    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.192 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.504     5.696    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X49Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.579    41.579    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.670 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.535    43.204    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.389    43.594    
                         clock uncertainty           -0.035    43.558    
    SLICE_X58Y85         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    43.025    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         43.025    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 37.329    

Slack (MET) :             37.329ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.580ns (28.385%)  route 1.463ns (71.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 43.204 - 40.000 ) 
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.708     3.653    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDPE (Prop_fdpe_C_Q)         0.456     4.109 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.959     5.068    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.192 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.504     5.696    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X49Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.579    41.579    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.670 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.535    43.204    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.389    43.594    
                         clock uncertainty           -0.035    43.558    
    SLICE_X58Y85         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    43.025    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         43.025    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 37.329    

Slack (MET) :             37.329ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.580ns (28.385%)  route 1.463ns (71.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 43.204 - 40.000 ) 
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.708     3.653    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDPE (Prop_fdpe_C_Q)         0.456     4.109 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.959     5.068    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.192 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.504     5.696    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X49Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.579    41.579    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.670 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.535    43.204    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.389    43.594    
                         clock uncertainty           -0.035    43.558    
    SLICE_X58Y85         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    43.025    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         43.025    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 37.329    

Slack (MET) :             37.329ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.580ns (28.385%)  route 1.463ns (71.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 43.204 - 40.000 ) 
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.708     3.653    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDPE (Prop_fdpe_C_Q)         0.456     4.109 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.959     5.068    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.192 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.504     5.696    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X49Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.579    41.579    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.670 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.535    43.204    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.389    43.594    
                         clock uncertainty           -0.035    43.558    
    SLICE_X58Y85         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    43.025    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         43.025    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 37.329    

Slack (MET) :             37.329ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.580ns (28.385%)  route 1.463ns (71.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 43.204 - 40.000 ) 
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.708     3.653    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDPE (Prop_fdpe_C_Q)         0.456     4.109 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.959     5.068    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.192 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.504     5.696    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X49Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.579    41.579    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.670 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.535    43.204    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.389    43.594    
                         clock uncertainty           -0.035    43.558    
    SLICE_X58Y85         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    43.025    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         43.025    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 37.329    

Slack (MET) :             37.329ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.580ns (28.385%)  route 1.463ns (71.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 43.204 - 40.000 ) 
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.708     3.653    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDPE (Prop_fdpe_C_Q)         0.456     4.109 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.959     5.068    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.192 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.504     5.696    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X49Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.579    41.579    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.670 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.535    43.204    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.389    43.594    
                         clock uncertainty           -0.035    43.558    
    SLICE_X58Y85         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    43.025    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         43.025    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 37.329    

Slack (MET) :             37.329ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.580ns (28.385%)  route 1.463ns (71.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 43.204 - 40.000 ) 
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.708     3.653    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDPE (Prop_fdpe_C_Q)         0.456     4.109 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.959     5.068    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.192 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.504     5.696    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X58Y85         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X49Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.579    41.579    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.670 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.535    43.204    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.389    43.594    
                         clock uncertainty           -0.035    43.558    
    SLICE_X58Y85         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    43.025    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         43.025    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 37.329    

Slack (MET) :             37.329ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.580ns (28.385%)  route 1.463ns (71.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 43.204 - 40.000 ) 
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.708     3.653    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDPE (Prop_fdpe_C_Q)         0.456     4.109 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.959     5.068    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.192 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.504     5.696    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X58Y85         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X49Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.579    41.579    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.670 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.535    43.204    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.389    43.594    
                         clock uncertainty           -0.035    43.558    
    SLICE_X58Y85         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    43.025    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         43.025    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 37.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.RX_REG_GEN[2].RX_FF_LOOP/C
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.761     0.761    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.787 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.574     1.360    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X55Y85         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.RX_REG_GEN[2].RX_FF_LOOP/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141     1.501 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.RX_REG_GEN[2].RX_FF_LOOP/Q
                         net (fo=1, routed)           0.118     1.620    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.874     0.874    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.903 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.844     1.747    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.350     1.396    
    SLICE_X58Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.540    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.RX_REG_GEN[1].RX_FF_LOOP/C
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.761     0.761    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.787 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.574     1.360    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X55Y85         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.RX_REG_GEN[1].RX_FF_LOOP/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141     1.501 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.RX_REG_GEN[1].RX_FF_LOOP/Q
                         net (fo=1, routed)           0.118     1.620    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.874     0.874    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.903 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.844     1.747    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.350     1.396    
    SLICE_X58Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.520    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.DV_FF/C
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.761     0.761    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.787 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.574     1.360    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X55Y85         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.DV_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141     1.501 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.DV_FF/Q
                         net (fo=1, routed)           0.118     1.620    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.874     0.874    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.903 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.844     1.747    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.350     1.396    
    SLICE_X58Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.516    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.681%)  route 0.319ns (69.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.761     0.761    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.787 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.577     1.363    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X61Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDCE (Prop_fdce_C_Q)         0.141     1.504 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.319     1.823    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.874     0.874    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.903 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.844     1.747    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.350     1.396    
    SLICE_X58Y85         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.705    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.681%)  route 0.319ns (69.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.761     0.761    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.787 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.577     1.363    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X61Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDCE (Prop_fdce_C_Q)         0.141     1.504 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.319     1.823    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.874     0.874    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.903 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.844     1.747    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.350     1.396    
    SLICE_X58Y85         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.705    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.681%)  route 0.319ns (69.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.761     0.761    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.787 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.577     1.363    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X61Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDCE (Prop_fdce_C_Q)         0.141     1.504 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.319     1.823    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.874     0.874    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.903 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.844     1.747    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.350     1.396    
    SLICE_X58Y85         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.705    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.681%)  route 0.319ns (69.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.761     0.761    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.787 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.577     1.363    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X61Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDCE (Prop_fdce_C_Q)         0.141     1.504 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.319     1.823    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.874     0.874    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.903 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.844     1.747    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.350     1.396    
    SLICE_X58Y85         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.705    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.681%)  route 0.319ns (69.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.761     0.761    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.787 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.577     1.363    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X61Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDCE (Prop_fdce_C_Q)         0.141     1.504 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.319     1.823    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.874     0.874    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.903 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.844     1.747    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.350     1.396    
    SLICE_X58Y85         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.705    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.681%)  route 0.319ns (69.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.761     0.761    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.787 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.577     1.363    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X61Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDCE (Prop_fdce_C_Q)         0.141     1.504 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.319     1.823    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.874     0.874    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.903 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.844     1.747    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.350     1.396    
    SLICE_X58Y85         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.705    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.681%)  route 0.319ns (69.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.761     0.761    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.787 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.577     1.363    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X61Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDCE (Prop_fdce_C_Q)         0.141     1.504 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.319     1.823    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X58Y85         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.874     0.874    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.903 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.844     1.747    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.350     1.396    
    SLICE_X58Y85         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.705    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ZynqDesign_i/ethernetlite_0/phy_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ZynqDesign_i/ethernetlite_0/phy_rx_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/I0
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X59Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X59Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X54Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X54Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X54Y81   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X56Y83   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X56Y83   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X53Y85   ZynqDesign_i/ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X53Y85   ZynqDesign_i/ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       36.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.938ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.704ns (24.261%)  route 2.198ns (75.739%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.332ns = ( 43.332 - 40.000 ) 
    Source Clock Delay      (SCD):    3.799ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.991     1.991    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     2.092 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.707     3.799    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/C
    SLICE_X59Y83         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDCE (Prop_fdce_C_Q)         0.456     4.255 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/Q
                         net (fo=2, routed)           0.957     5.212    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/p_0_out[2]
    SLICE_X61Y83         LUT6 (Prop_lut6_I0_O)        0.124     5.336 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_2/O
                         net (fo=1, routed)           0.706     6.042    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_2_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I0_O)        0.124     6.166 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.535     6.701    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X51Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.706    41.706    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    41.797 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.535    43.332    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.409    43.741    
                         clock uncertainty           -0.035    43.706    
    SLICE_X60Y82         FDPE (Setup_fdpe_C_D)       -0.067    43.639    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         43.639    
                         arrival time                          -6.701    
  -------------------------------------------------------------------
                         slack                                 36.938    

Slack (MET) :             36.992ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.704ns (24.534%)  route 2.166ns (75.466%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 43.227 - 40.000 ) 
    Source Clock Delay      (SCD):    3.676ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.861     1.861    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.962 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.714     3.676    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/O0_out
    SLICE_X64Y87         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDPE (Prop_fdpe_C_Q)         0.456     4.132 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=6, routed)           0.892     5.024    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X65Y87         LUT6 (Prop_lut6_I4_O)        0.124     5.148 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2__0/O
                         net (fo=1, routed)           0.682     5.831    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_fb_i_reg_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I4_O)        0.124     5.955 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1__0/O
                         net (fo=2, routed)           0.591     6.546    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/wr_pntr_bin_reg[3]
    SLICE_X65Y87         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X51Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.596    41.596    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.687 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.540    43.227    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/O0_out
    SLICE_X65Y87         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.427    43.654    
                         clock uncertainty           -0.035    43.619    
    SLICE_X65Y87         FDPE (Setup_fdpe_C_D)       -0.081    43.538    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         43.538    
                         arrival time                          -6.546    
  -------------------------------------------------------------------
                         slack                                 36.992    

Slack (MET) :             37.106ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.747ns (29.152%)  route 1.815ns (70.848%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns = ( 43.226 - 40.000 ) 
    Source Clock Delay      (SCD):    3.676ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.861     1.861    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.962 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.714     3.676    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/O0_out
    SLICE_X64Y87         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDCE (Prop_fdce_C_Q)         0.419     4.095 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=9, routed)           1.195     5.290    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRC3
    SLICE_X62Y88         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.328     5.618 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.620     6.239    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_5
    SLICE_X62Y87         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X51Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.596    41.596    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.687 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.539    43.226    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/O0_out
    SLICE_X62Y87         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]/C
                         clock pessimism              0.389    43.615    
                         clock uncertainty           -0.035    43.580    
    SLICE_X62Y87         FDCE (Setup_fdce_C_D)       -0.235    43.345    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         43.345    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                 37.106    

Slack (MET) :             37.119ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.704ns (26.010%)  route 2.003ns (73.990%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.332ns = ( 43.332 - 40.000 ) 
    Source Clock Delay      (SCD):    3.799ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.991     1.991    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     2.092 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.707     3.799    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/C
    SLICE_X59Y83         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDCE (Prop_fdce_C_Q)         0.456     4.255 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/Q
                         net (fo=2, routed)           0.957     5.212    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/p_0_out[2]
    SLICE_X61Y83         LUT6 (Prop_lut6_I0_O)        0.124     5.336 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_2/O
                         net (fo=1, routed)           0.706     6.042    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_2_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I0_O)        0.124     6.166 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.340     6.506    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X51Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.706    41.706    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    41.797 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.535    43.332    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.409    43.741    
                         clock uncertainty           -0.035    43.706    
    SLICE_X60Y82         FDPE (Setup_fdpe_C_D)       -0.081    43.625    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         43.625    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                 37.119    

Slack (MET) :             37.165ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.744ns (30.124%)  route 1.726ns (69.876%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns = ( 43.226 - 40.000 ) 
    Source Clock Delay      (SCD):    3.676ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.861     1.861    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.962 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.714     3.676    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/O0_out
    SLICE_X64Y87         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDCE (Prop_fdce_C_Q)         0.419     4.095 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=9, routed)           1.201     5.297    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRB1
    SLICE_X62Y88         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.325     5.622 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.524     6.146    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_3
    SLICE_X62Y87         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X51Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.596    41.596    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.687 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.539    43.226    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/O0_out
    SLICE_X62Y87         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/C
                         clock pessimism              0.389    43.615    
                         clock uncertainty           -0.035    43.580    
    SLICE_X62Y87         FDCE (Setup_fdce_C_D)       -0.269    43.311    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         43.311    
                         arrival time                          -6.146    
  -------------------------------------------------------------------
                         slack                                 37.165    

Slack (MET) :             37.329ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.580ns (28.385%)  route 1.463ns (71.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.332ns = ( 43.332 - 40.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.991     1.991    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     2.092 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.708     3.800    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDPE (Prop_fdpe_C_Q)         0.456     4.256 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.959     5.215    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.339 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.504     5.844    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X51Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.706    41.706    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    41.797 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.535    43.332    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.409    43.741    
                         clock uncertainty           -0.035    43.706    
    SLICE_X58Y85         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    43.173    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         43.173    
                         arrival time                          -5.844    
  -------------------------------------------------------------------
                         slack                                 37.329    

Slack (MET) :             37.329ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.580ns (28.385%)  route 1.463ns (71.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.332ns = ( 43.332 - 40.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.991     1.991    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     2.092 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.708     3.800    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDPE (Prop_fdpe_C_Q)         0.456     4.256 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.959     5.215    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.339 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.504     5.844    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X51Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.706    41.706    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    41.797 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.535    43.332    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.409    43.741    
                         clock uncertainty           -0.035    43.706    
    SLICE_X58Y85         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    43.173    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         43.173    
                         arrival time                          -5.844    
  -------------------------------------------------------------------
                         slack                                 37.329    

Slack (MET) :             37.329ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.580ns (28.385%)  route 1.463ns (71.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.332ns = ( 43.332 - 40.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.991     1.991    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     2.092 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.708     3.800    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDPE (Prop_fdpe_C_Q)         0.456     4.256 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.959     5.215    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.339 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.504     5.844    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X51Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.706    41.706    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    41.797 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.535    43.332    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.409    43.741    
                         clock uncertainty           -0.035    43.706    
    SLICE_X58Y85         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    43.173    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         43.173    
                         arrival time                          -5.844    
  -------------------------------------------------------------------
                         slack                                 37.329    

Slack (MET) :             37.329ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.580ns (28.385%)  route 1.463ns (71.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.332ns = ( 43.332 - 40.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.991     1.991    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     2.092 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.708     3.800    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDPE (Prop_fdpe_C_Q)         0.456     4.256 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.959     5.215    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.339 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.504     5.844    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X51Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.706    41.706    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    41.797 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.535    43.332    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.409    43.741    
                         clock uncertainty           -0.035    43.706    
    SLICE_X58Y85         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    43.173    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         43.173    
                         arrival time                          -5.844    
  -------------------------------------------------------------------
                         slack                                 37.329    

Slack (MET) :             37.329ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.580ns (28.385%)  route 1.463ns (71.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.332ns = ( 43.332 - 40.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.991     1.991    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     2.092 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.708     3.800    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDPE (Prop_fdpe_C_Q)         0.456     4.256 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.959     5.215    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.339 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.504     5.844    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X51Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.706    41.706    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    41.797 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.535    43.332    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.409    43.741    
                         clock uncertainty           -0.035    43.706    
    SLICE_X58Y85         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    43.173    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         43.173    
                         arrival time                          -5.844    
  -------------------------------------------------------------------
                         slack                                 37.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.RX_REG_GEN[2].RX_FF_LOOP/C
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.840     0.840    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.866 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.574     1.440    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X55Y85         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.RX_REG_GEN[2].RX_FF_LOOP/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.RX_REG_GEN[2].RX_FF_LOOP/Q
                         net (fo=1, routed)           0.118     1.699    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.963     0.963    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.992 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.844     1.836    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.360     1.476    
    SLICE_X58Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.620    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.RX_REG_GEN[1].RX_FF_LOOP/C
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.840     0.840    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.866 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.574     1.440    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X55Y85         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.RX_REG_GEN[1].RX_FF_LOOP/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.RX_REG_GEN[1].RX_FF_LOOP/Q
                         net (fo=1, routed)           0.118     1.699    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.963     0.963    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.992 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.844     1.836    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.360     1.476    
    SLICE_X58Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.600    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.DV_FF/C
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.840     0.840    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.866 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.574     1.440    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X55Y85         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.DV_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.DV_FF/Q
                         net (fo=1, routed)           0.118     1.699    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.963     0.963    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.992 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.844     1.836    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.360     1.476    
    SLICE_X58Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.596    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.681%)  route 0.319ns (69.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.840     0.840    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.866 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.577     1.443    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X61Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.319     1.903    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.963     0.963    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.992 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.844     1.836    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.360     1.476    
    SLICE_X58Y85         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.785    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.681%)  route 0.319ns (69.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.840     0.840    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.866 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.577     1.443    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X61Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.319     1.903    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.963     0.963    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.992 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.844     1.836    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.360     1.476    
    SLICE_X58Y85         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.785    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.681%)  route 0.319ns (69.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.840     0.840    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.866 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.577     1.443    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X61Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.319     1.903    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.963     0.963    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.992 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.844     1.836    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.360     1.476    
    SLICE_X58Y85         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.785    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.681%)  route 0.319ns (69.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.840     0.840    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.866 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.577     1.443    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X61Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.319     1.903    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.963     0.963    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.992 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.844     1.836    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.360     1.476    
    SLICE_X58Y85         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.785    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.681%)  route 0.319ns (69.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.840     0.840    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.866 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.577     1.443    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X61Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.319     1.903    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.963     0.963    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.992 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.844     1.836    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.360     1.476    
    SLICE_X58Y85         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.785    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.681%)  route 0.319ns (69.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.840     0.840    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.866 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.577     1.443    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X61Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.319     1.903    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.963     0.963    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.992 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.844     1.836    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.360     1.476    
    SLICE_X58Y85         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.785    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.681%)  route 0.319ns (69.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.840     0.840    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.866 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.577     1.443    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X61Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.319     1.903    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X58Y85         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.963     0.963    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.992 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.844     1.836    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y85         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.360     1.476    
    SLICE_X58Y85         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.785    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ZynqDesign_i/ethernetlite_0/phy_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ZynqDesign_i/ethernetlite_0/phy_tx_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/I
Min Period        n/a     BUFGCTRL/I1  n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/I1
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X59Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X59Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X54Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X54Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X54Y81   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X56Y83   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X56Y83   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X63Y87   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X58Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 0.608ns (9.512%)  route 5.784ns (90.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.686     2.980    ZynqDesign_i/rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X31Y79         FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=96, routed)          4.318     7.754    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/s_axi_aresetn
    SLICE_X53Y86         LUT2 (Prop_lut2_I1_O)        0.152     7.906 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rxbuffer_addr[11]_i_1/O
                         net (fo=12, routed)          1.466     9.372    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX_n_6
    SLICE_X54Y85         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.531    12.710    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/s_axi_aclk
    SLICE_X54Y85         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[10]/C
                         clock pessimism              0.129    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X54Y85         FDRE (Setup_fdre_C_R)       -0.726    11.959    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         11.959    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 0.608ns (9.512%)  route 5.784ns (90.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.686     2.980    ZynqDesign_i/rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X31Y79         FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=96, routed)          4.318     7.754    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/s_axi_aresetn
    SLICE_X53Y86         LUT2 (Prop_lut2_I1_O)        0.152     7.906 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rxbuffer_addr[11]_i_1/O
                         net (fo=12, routed)          1.466     9.372    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX_n_6
    SLICE_X54Y85         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.531    12.710    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/s_axi_aclk
    SLICE_X54Y85         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[11]/C
                         clock pessimism              0.129    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X54Y85         FDRE (Setup_fdre_C_R)       -0.726    11.959    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         11.959    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 0.608ns (9.512%)  route 5.784ns (90.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.686     2.980    ZynqDesign_i/rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X31Y79         FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=96, routed)          4.318     7.754    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/s_axi_aresetn
    SLICE_X53Y86         LUT2 (Prop_lut2_I1_O)        0.152     7.906 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rxbuffer_addr[11]_i_1/O
                         net (fo=12, routed)          1.466     9.372    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX_n_6
    SLICE_X54Y85         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.531    12.710    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/s_axi_aclk
    SLICE_X54Y85         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[8]/C
                         clock pessimism              0.129    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X54Y85         FDRE (Setup_fdre_C_R)       -0.726    11.959    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         11.959    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 0.608ns (9.512%)  route 5.784ns (90.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.686     2.980    ZynqDesign_i/rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X31Y79         FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=96, routed)          4.318     7.754    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/s_axi_aresetn
    SLICE_X53Y86         LUT2 (Prop_lut2_I1_O)        0.152     7.906 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rxbuffer_addr[11]_i_1/O
                         net (fo=12, routed)          1.466     9.372    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX_n_6
    SLICE_X54Y85         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.531    12.710    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/s_axi_aclk
    SLICE_X54Y85         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[9]/C
                         clock pessimism              0.129    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X54Y85         FDRE (Setup_fdre_C_R)       -0.726    11.959    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         11.959    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             2.610ns  (required time - arrival time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/emac_tx_wr_data_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 0.580ns (8.815%)  route 6.000ns (91.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.686     2.980    ZynqDesign_i/rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X31Y79         FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=96, routed)          2.625     6.061    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/s_axi_aresetn
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.185 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/IP2INTC_IRPT_REG_I_i_1/O
                         net (fo=221, routed)         3.374     9.560    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/SS[0]
    SLICE_X62Y93         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/emac_tx_wr_data_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.540    12.719    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/s_axi_aclk
    SLICE_X62Y93         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/emac_tx_wr_data_d1_reg[1]/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X62Y93         FDRE (Setup_fdre_C_R)       -0.524    12.170    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/emac_tx_wr_data_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.170    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  2.610    

Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 0.580ns (8.800%)  route 6.011ns (91.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.686     2.980    ZynqDesign_i/rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X31Y79         FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=96, routed)          4.879     8.315    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/s_axi_aresetn
    SLICE_X54Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.439 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__2/O
                         net (fo=1, routed)           1.132     9.571    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0][0]
    RAMB36_X3Y18         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.578    12.757    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X3Y18         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    12.886    
                         clock uncertainty           -0.154    12.732    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.200    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  2.629    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/ping_pkt_lenth_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 0.580ns (8.858%)  route 5.968ns (91.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.686     2.980    ZynqDesign_i/rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X31Y79         FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=96, routed)          2.625     6.061    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/s_axi_aresetn
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.185 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/IP2INTC_IRPT_REG_I_i_1/O
                         net (fo=221, routed)         3.343     9.528    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/SS[0]
    SLICE_X54Y94         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/ping_pkt_lenth_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.536    12.715    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/s_axi_aclk
    SLICE_X54Y94         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/ping_pkt_lenth_reg[10]/C
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X54Y94         FDRE (Setup_fdre_C_R)       -0.524    12.166    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/ping_pkt_lenth_reg[10]
  -------------------------------------------------------------------
                         required time                         12.166    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.705ns  (required time - arrival time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/emac_tx_wr_data_d1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 0.580ns (8.815%)  route 6.000ns (91.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.686     2.980    ZynqDesign_i/rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X31Y79         FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=96, routed)          2.625     6.061    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/s_axi_aresetn
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.185 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/IP2INTC_IRPT_REG_I_i_1/O
                         net (fo=221, routed)         3.374     9.560    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/SS[0]
    SLICE_X63Y93         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/emac_tx_wr_data_d1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.540    12.719    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/s_axi_aclk
    SLICE_X63Y93         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/emac_tx_wr_data_d1_reg[3]/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X63Y93         FDRE (Setup_fdre_C_R)       -0.429    12.265    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/emac_tx_wr_data_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.265    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  2.705    

Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 0.580ns (8.842%)  route 5.980ns (91.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.686     2.980    ZynqDesign_i/rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X31Y79         FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=96, routed)          2.625     6.061    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/s_axi_aresetn
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.185 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/IP2INTC_IRPT_REG_I_i_1/O
                         net (fo=221, routed)         3.354     9.540    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/SS[0]
    SLICE_X60Y94         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.540    12.719    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/s_axi_aclk
    SLICE_X60Y94         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_reg[11]/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X60Y94         FDRE (Setup_fdre_C_R)       -0.429    12.265    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_reg[11]
  -------------------------------------------------------------------
                         required time                         12.265    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  2.725    

Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 0.580ns (8.842%)  route 5.980ns (91.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.686     2.980    ZynqDesign_i/rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X31Y79         FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=96, routed)          2.625     6.061    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/s_axi_aresetn
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.185 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/IP2INTC_IRPT_REG_I_i_1/O
                         net (fo=221, routed)         3.354     9.540    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/SS[0]
    SLICE_X60Y94         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.540    12.719    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/s_axi_aclk
    SLICE_X60Y94         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_reg[1]/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X60Y94         FDRE (Setup_fdre_C_R)       -0.429    12.265    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_reg[1]
  -------------------------------------------------------------------
                         required time                         12.265    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  2.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.487%)  route 0.189ns (47.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.548     0.884    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/s_axi_aclk
    SLICE_X50Y84         FDSE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDSE (Prop_fdse_C_Q)         0.164     1.048 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_reg[14]/Q
                         net (fo=2, routed)           0.189     1.237    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/p_22_in
    SLICE_X49Y85         LUT3 (Prop_lut3_I2_O)        0.045     1.282 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local[18]_i_1/O
                         net (fo=1, routed)           0.000     1.282    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/parallel_crc[18]
    SLICE_X49Y85         FDSE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.819     1.185    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/s_axi_aclk
    SLICE_X49Y85         FDSE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_reg[18]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y85         FDSE (Hold_fdse_C_D)         0.092     1.242    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.351%)  route 0.105ns (42.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.574     0.910    ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y89         FDRE                                         r  ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.105     1.155    ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y89         SRLC32E                                      r  ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.842     1.208    ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ZynqDesign_i/gpio_sws/U0/ip2bus_data_i_D1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.148ns (44.469%)  route 0.185ns (55.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.553     0.889    ZynqDesign_i/gpio_sws/U0/s_axi_aclk
    SLICE_X50Y99         FDRE                                         r  ZynqDesign_i/gpio_sws/U0/ip2bus_data_i_D1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.148     1.037 r  ZynqDesign_i/gpio_sws/U0/ip2bus_data_i_D1_reg[24]/Q
                         net (fo=1, routed)           0.185     1.221    ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[24][7]
    SLICE_X47Y98         FDRE                                         r  ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.825     1.191    ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y98         FDRE                                         r  ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y98         FDRE (Hold_fdre_C_D)         0.017     1.173    ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ZynqDesign_i/gpio_sws/U0/gpio_core_1/Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/gpio_sws/U0/ip2bus_data_i_D1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.898%)  route 0.252ns (64.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.553     0.889    ZynqDesign_i/gpio_sws/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y99         FDRE                                         r  ZynqDesign_i/gpio_sws/U0/gpio_core_1/Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  ZynqDesign_i/gpio_sws/U0/gpio_core_1/Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[26]/Q
                         net (fo=1, routed)           0.252     1.281    ZynqDesign_i/gpio_sws/U0/ip2bus_data[26]
    SLICE_X43Y99         FDRE                                         r  ZynqDesign_i/gpio_sws/U0/ip2bus_data_i_D1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.825     1.191    ZynqDesign_i/gpio_sws/U0/s_axi_aclk
    SLICE_X43Y99         FDRE                                         r  ZynqDesign_i/gpio_sws/U0/ip2bus_data_i_D1_reg[26]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.070     1.226    ZynqDesign_i/gpio_sws/U0/ip2bus_data_i_D1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ZynqDesign_i/gpio_sws/U0/gpio_core_1/Not_Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/gpio_sws/U0/ip2bus_data_i_D1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.898%)  route 0.252ns (64.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.553     0.889    ZynqDesign_i/gpio_sws/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y99         FDRE                                         r  ZynqDesign_i/gpio_sws/U0/gpio_core_1/Not_Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  ZynqDesign_i/gpio_sws/U0/gpio_core_1/Not_Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[30]/Q
                         net (fo=1, routed)           0.252     1.281    ZynqDesign_i/gpio_sws/U0/ip2bus_data[30]
    SLICE_X43Y99         FDRE                                         r  ZynqDesign_i/gpio_sws/U0/ip2bus_data_i_D1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.825     1.191    ZynqDesign_i/gpio_sws/U0/s_axi_aclk
    SLICE_X43Y99         FDRE                                         r  ZynqDesign_i/gpio_sws/U0/ip2bus_data_i_D1_reg[30]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.070     1.226    ZynqDesign_i/gpio_sws/U0/ip2bus_data_i_D1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/pf2_frlen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/pfqueue/r_reg[memory][5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.583%)  route 0.154ns (48.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.662     0.998    ZynqDesign_i/eth100_link_rx_0/U0/dut/clk
    SLICE_X66Y101        FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/pf2_frlen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDRE (Prop_fdre_C_Q)         0.164     1.162 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/pf2_frlen_reg[0]/Q
                         net (fo=17, routed)          0.154     1.316    ZynqDesign_i/eth100_link_rx_0/U0/dut/pfqueue/Q[0]
    SLICE_X66Y99         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/pfqueue/r_reg[memory][5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.849     1.215    ZynqDesign_i/eth100_link_rx_0/U0/dut/pfqueue/clk
    SLICE_X66Y99         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/pfqueue/r_reg[memory][5][0]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X66Y99         FDRE (Hold_fdre_C_D)         0.059     1.239    ZynqDesign_i/eth100_link_rx_0/U0/dut/pfqueue/r_reg[memory][5][0]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.588%)  route 0.168ns (47.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.641     0.977    ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y101        FDRE                                         r  ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/Q
                         net (fo=1, routed)           0.168     1.286    ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[6]
    SLICE_X35Y98         LUT5 (Prop_lut5_I2_O)        0.045     1.331 r  ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1/O
                         net (fo=1, routed)           0.000     1.331    ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1_n_0
    SLICE_X35Y98         FDRE                                         r  ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.826     1.192    ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y98         FDRE                                         r  ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X35Y98         FDRE (Hold_fdre_C_D)         0.092     1.249    ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.456%)  route 0.168ns (50.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.572     0.908    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/s_axi_aclk
    SLICE_X54Y86         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[5]/Q
                         net (fo=3, routed)           0.168     1.239    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rxbuffer_addr_reg[0][6]
    RAMB36_X3Y17         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.885     1.251    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X3Y17         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.283     0.968    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.151    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/pf2_frlen_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/pfqueue/r_reg[memory][4][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.148ns (51.431%)  route 0.140ns (48.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.662     0.998    ZynqDesign_i/eth100_link_rx_0/U0/dut/clk
    SLICE_X66Y100        FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/pf2_frlen_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDRE (Prop_fdre_C_Q)         0.148     1.146 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/pf2_frlen_reg[5]/Q
                         net (fo=17, routed)          0.140     1.286    ZynqDesign_i/eth100_link_rx_0/U0/dut/pfqueue/Q[5]
    SLICE_X65Y99         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/pfqueue/r_reg[memory][4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.849     1.215    ZynqDesign_i/eth100_link_rx_0/U0/dut/pfqueue/clk
    SLICE_X65Y99         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/pfqueue/r_reg[memory][4][5]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X65Y99         FDRE (Hold_fdre_C_D)         0.017     1.197    ZynqDesign_i/eth100_link_rx_0/U0/dut/pfqueue/r_reg[memory][4][5]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.358%)  route 0.168ns (50.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.573     0.909    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/s_axi_aclk
    SLICE_X54Y87         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[0]/Q
                         net (fo=3, routed)           0.168     1.241    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rxbuffer_addr_reg[0][11]
    RAMB36_X3Y17         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.885     1.251    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X3Y17         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.283     0.968    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.151    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y19  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y19  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y17  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y17  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y18  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y18  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y20  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y20  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17  ZynqDesign_i/eth100_link_rx_0/U0/dut/rxcbuf/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y20  ZynqDesign_i/eth100_link_tx_0/U0/linktx/fbuf/memory_reg/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y87  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y87  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y87  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y87  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_3/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y88  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y88  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y88  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y88  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y88  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y88  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y87  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y87  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y87  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y87  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y87  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y87  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y87  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y87  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_3/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y88  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y88  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_ZynqDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/rst_n_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.456ns (15.024%)  route 2.579ns (84.976%))
  Logic Levels:           0  
  Clock Path Skew:        -1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.686     2.980    ZynqDesign_i/rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X31Y79         FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=96, routed)          2.579     6.015    ZynqDesign_i/mii_to_rmii_0/U0/rst_n
    SLICE_X49Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rst_n_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.472    11.475    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X49Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rst_n_d_reg[0]/C
                         clock pessimism              0.000    11.475    
                         clock uncertainty           -0.267    11.207    
    SLICE_X49Y82         FDRE (Setup_fdre_C_D)       -0.067    11.140    ZynqDesign_i/mii_to_rmii_0/U0/rst_n_d_reg[0]
  -------------------------------------------------------------------
                         required time                         11.140    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/rmii_rst_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.456ns (21.839%)  route 1.632ns (78.161%))
  Logic Levels:           0  
  Clock Path Skew:        -1.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.904     3.198    ZynqDesign_i/eth100_link_rx_0/U0/clk
    SLICE_X55Y100        FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.456     3.654 r  ZynqDesign_i/eth100_link_rx_0/U0/rst_reg/Q
                         net (fo=30, routed)          1.632     5.286    ZynqDesign_i/eth100_link_rx_0/U0/dut/rst
    SLICE_X45Y89         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rmii_rst_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.479    11.482    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X45Y89         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rmii_rst_1_reg/C
                         clock pessimism              0.000    11.482    
                         clock uncertainty           -0.267    11.214    
    SLICE_X45Y89         FDRE (Setup_fdre_C_D)       -0.047    11.167    ZynqDesign_i/eth100_link_rx_0/U0/dut/rmii_rst_1_reg
  -------------------------------------------------------------------
                         required time                         11.167    
                         arrival time                          -5.286    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             6.082ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_tx_0/U0/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_link_tx_0/U0/linktx/rmii_rst_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.456ns (22.128%)  route 1.605ns (77.872%))
  Logic Levels:           0  
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 11.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.905     3.199    ZynqDesign_i/eth100_link_tx_0/U0/clk
    SLICE_X56Y102        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.456     3.655 r  ZynqDesign_i/eth100_link_tx_0/U0/rst_reg/Q
                         net (fo=46, routed)          1.605     5.260    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rst
    SLICE_X45Y109        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rmii_rst_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.653    11.656    ZynqDesign_i/eth100_link_tx_0/U0/linktx/ref_clk
    SLICE_X45Y109        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rmii_rst_1_reg/C
                         clock pessimism              0.000    11.656    
                         clock uncertainty           -0.267    11.389    
    SLICE_X45Y109        FDRE (Setup_fdre_C_D)       -0.047    11.342    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rmii_rst_1_reg
  -------------------------------------------------------------------
                         required time                         11.342    
                         arrival time                          -5.260    
  -------------------------------------------------------------------
                         slack                                  6.082    

Slack (MET) :             6.403ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/strobe_tmp1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/strobe_latch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.580ns (32.521%)  route 1.203ns (67.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.843     3.137    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/clk
    SLICE_X43Y106        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/strobe_tmp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/strobe_tmp1_reg/Q
                         net (fo=5, routed)           0.521     4.114    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/strobe_tmp1
    SLICE_X43Y106        LUT3 (Prop_lut3_I1_O)        0.124     4.238 r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/strobe_latch_i_1__0/O
                         net (fo=1, routed)           0.682     4.920    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/strobe_latch_i_1__0_n_0
    SLICE_X44Y106        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/strobe_latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.655    11.658    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/ref_clk
    SLICE_X44Y106        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/strobe_latch_reg/C
                         clock pessimism              0.000    11.658    
                         clock uncertainty           -0.267    11.391    
    SLICE_X44Y106        FDRE (Setup_fdre_C_D)       -0.067    11.324    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/strobe_latch_reg
  -------------------------------------------------------------------
                         required time                         11.324    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  6.403    

Slack (MET) :             6.706ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.518ns (36.452%)  route 0.903ns (63.548%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.899     3.193    ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/clk
    SLICE_X58Y113        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.518     3.711 r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][11]/Q
                         net (fo=1, routed)           0.903     4.614    ZynqDesign_i/eth100_link_tx_0/U0/linktx/deq_data[11]
    SLICE_X47Y112        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.651    11.654    ZynqDesign_i/eth100_link_tx_0/U0/linktx/ref_clk
    SLICE_X47Y112        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[11]/C
                         clock pessimism              0.000    11.654    
                         clock uncertainty           -0.267    11.387    
    SLICE_X47Y112        FDRE (Setup_fdre_C_D)       -0.067    11.320    ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[11]
  -------------------------------------------------------------------
                         required time                         11.320    
                         arrival time                          -4.614    
  -------------------------------------------------------------------
                         slack                                  6.706    

Slack (MET) :             6.733ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.518ns (37.226%)  route 0.873ns (62.774%))
  Logic Levels:           0  
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 11.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.904     3.198    ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/clk
    SLICE_X58Y105        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y105        FDRE (Prop_fdre_C_Q)         0.518     3.716 r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][0]/Q
                         net (fo=1, routed)           0.873     4.589    ZynqDesign_i/eth100_link_tx_0/U0/linktx/deq_data[0]
    SLICE_X49Y105        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.654    11.657    ZynqDesign_i/eth100_link_tx_0/U0/linktx/ref_clk
    SLICE_X49Y105        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[0]/C
                         clock pessimism              0.000    11.657    
                         clock uncertainty           -0.267    11.390    
    SLICE_X49Y105        FDRE (Setup_fdre_C_D)       -0.067    11.323    ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         11.323    
                         arrival time                          -4.589    
  -------------------------------------------------------------------
                         slack                                  6.733    

Slack (MET) :             6.756ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.518ns (36.822%)  route 0.889ns (63.178%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.899     3.193    ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/clk
    SLICE_X58Y113        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.518     3.711 r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][18]/Q
                         net (fo=1, routed)           0.889     4.600    ZynqDesign_i/eth100_link_tx_0/U0/linktx/deq_data[18]
    SLICE_X46Y112        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.651    11.654    ZynqDesign_i/eth100_link_tx_0/U0/linktx/ref_clk
    SLICE_X46Y112        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[18]/C
                         clock pessimism              0.000    11.654    
                         clock uncertainty           -0.267    11.387    
    SLICE_X46Y112        FDRE (Setup_fdre_C_D)       -0.031    11.356    ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[18]
  -------------------------------------------------------------------
                         required time                         11.356    
                         arrival time                          -4.600    
  -------------------------------------------------------------------
                         slack                                  6.756    

Slack (MET) :             6.776ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.456ns (34.138%)  route 0.880ns (65.862%))
  Logic Levels:           0  
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 11.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.903     3.197    ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/clk
    SLICE_X57Y107        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y107        FDRE (Prop_fdre_C_Q)         0.456     3.653 r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][1]/Q
                         net (fo=1, routed)           0.880     4.533    ZynqDesign_i/eth100_link_tx_0/U0/linktx/deq_data[1]
    SLICE_X48Y105        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.654    11.657    ZynqDesign_i/eth100_link_tx_0/U0/linktx/ref_clk
    SLICE_X48Y105        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[1]/C
                         clock pessimism              0.000    11.657    
                         clock uncertainty           -0.267    11.390    
    SLICE_X48Y105        FDRE (Setup_fdre_C_D)       -0.081    11.309    ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         11.309    
                         arrival time                          -4.533    
  -------------------------------------------------------------------
                         slack                                  6.776    

Slack (MET) :             6.790ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.456ns (34.824%)  route 0.853ns (65.176%))
  Logic Levels:           0  
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 11.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.902     3.196    ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/clk
    SLICE_X57Y110        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.456     3.652 r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][17]/Q
                         net (fo=1, routed)           0.853     4.505    ZynqDesign_i/eth100_link_tx_0/U0/linktx/deq_data[17]
    SLICE_X45Y109        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.653    11.656    ZynqDesign_i/eth100_link_tx_0/U0/linktx/ref_clk
    SLICE_X45Y109        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[17]/C
                         clock pessimism              0.000    11.656    
                         clock uncertainty           -0.267    11.389    
    SLICE_X45Y109        FDRE (Setup_fdre_C_D)       -0.093    11.296    ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[17]
  -------------------------------------------------------------------
                         required time                         11.296    
                         arrival time                          -4.505    
  -------------------------------------------------------------------
                         slack                                  6.790    

Slack (MET) :             6.798ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/rf_strobe_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/rf1_strobe_tmp1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.456ns (31.209%)  route 1.005ns (68.791%))
  Logic Levels:           0  
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 11.480 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.646     2.940    ZynqDesign_i/eth100_link_rx_0/U0/dut/clk
    SLICE_X43Y86         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rf_strobe_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rf_strobe_latch_reg/Q
                         net (fo=2, routed)           1.005     4.401    ZynqDesign_i/eth100_link_rx_0/U0/dut/rf_strobe_latch
    SLICE_X42Y86         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rf1_strobe_tmp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.477    11.480    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X42Y86         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rf1_strobe_tmp1_reg/C
                         clock pessimism              0.000    11.480    
                         clock uncertainty           -0.267    11.212    
    SLICE_X42Y86         FDRE (Setup_fdre_C_D)       -0.013    11.199    ZynqDesign_i/eth100_link_rx_0/U0/dut/rf1_strobe_tmp1_reg
  -------------------------------------------------------------------
                         required time                         11.199    
                         arrival time                          -4.401    
  -------------------------------------------------------------------
                         slack                                  6.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/rf_frlen_latch_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/rf1_frlen_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.203%)  route 0.158ns (52.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 10.823 - 10.000 ) 
    Source Clock Delay      (SCD):    0.889ns = ( 10.889 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.553    10.889    ZynqDesign_i/eth100_link_rx_0/U0/dut/clk
    SLICE_X40Y87         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rf_frlen_latch_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141    11.030 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rf_frlen_latch_reg[9]/Q
                         net (fo=1, routed)           0.158    11.187    ZynqDesign_i/eth100_link_rx_0/U0/dut/rf_frlen_latch[9]
    SLICE_X42Y86         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rf1_frlen_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.821    10.823    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X42Y86         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rf1_frlen_reg[9]/C
                         clock pessimism              0.000    10.823    
                         clock uncertainty            0.267    11.090    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.064    11.154    ZynqDesign_i/eth100_link_rx_0/U0/dut/rf1_frlen_reg[9]
  -------------------------------------------------------------------
                         required time                        -11.154    
                         arrival time                          11.187    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/rf_frlen_latch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/rf1_frlen_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.949%)  route 0.173ns (55.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 10.823 - 10.000 ) 
    Source Clock Delay      (SCD):    0.888ns = ( 10.888 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.552    10.888    ZynqDesign_i/eth100_link_rx_0/U0/dut/clk
    SLICE_X41Y86         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rf_frlen_latch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.141    11.029 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rf_frlen_latch_reg[6]/Q
                         net (fo=1, routed)           0.173    11.201    ZynqDesign_i/eth100_link_rx_0/U0/dut/rf_frlen_latch[6]
    SLICE_X42Y86         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rf1_frlen_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.821    10.823    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X42Y86         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rf1_frlen_reg[6]/C
                         clock pessimism              0.000    10.823    
                         clock uncertainty            0.267    11.090    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.076    11.166    ZynqDesign_i/eth100_link_rx_0/U0/dut/rf1_frlen_reg[6]
  -------------------------------------------------------------------
                         required time                        -11.166    
                         arrival time                          11.201    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/rf_frlen_latch_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/rf1_frlen_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.797%)  route 0.167ns (54.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 10.823 - 10.000 ) 
    Source Clock Delay      (SCD):    0.889ns = ( 10.889 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.553    10.889    ZynqDesign_i/eth100_link_rx_0/U0/dut/clk
    SLICE_X41Y87         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rf_frlen_latch_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141    11.030 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rf_frlen_latch_reg[3]/Q
                         net (fo=1, routed)           0.167    11.196    ZynqDesign_i/eth100_link_rx_0/U0/dut/rf_frlen_latch[3]
    SLICE_X41Y85         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rf1_frlen_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.821    10.823    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X41Y85         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rf1_frlen_reg[3]/C
                         clock pessimism              0.000    10.823    
                         clock uncertainty            0.267    11.090    
    SLICE_X41Y85         FDRE (Hold_fdre_C_D)         0.070    11.160    ZynqDesign_i/eth100_link_rx_0/U0/dut/rf1_frlen_reg[3]
  -------------------------------------------------------------------
                         required time                        -11.160    
                         arrival time                          11.196    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.321%)  route 0.156ns (48.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns = ( 10.913 - 10.000 ) 
    Source Clock Delay      (SCD):    0.969ns = ( 10.969 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.633    10.969    ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/clk
    SLICE_X50Y107        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.164    11.133 r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][8]/Q
                         net (fo=1, routed)           0.156    11.289    ZynqDesign_i/eth100_link_tx_0/U0/linktx/deq_data[8]
    SLICE_X48Y107        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.911    10.913    ZynqDesign_i/eth100_link_tx_0/U0/linktx/ref_clk
    SLICE_X48Y107        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[8]/C
                         clock pessimism              0.000    10.913    
                         clock uncertainty            0.267    11.180    
    SLICE_X48Y107        FDRE (Hold_fdre_C_D)         0.070    11.250    ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[8]
  -------------------------------------------------------------------
                         required time                        -11.250    
                         arrival time                          11.289    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/rf_frlen_latch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/rf1_frlen_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 10.823 - 10.000 ) 
    Source Clock Delay      (SCD):    0.889ns = ( 10.889 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.553    10.889    ZynqDesign_i/eth100_link_rx_0/U0/dut/clk
    SLICE_X41Y87         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rf_frlen_latch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141    11.030 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rf_frlen_latch_reg[2]/Q
                         net (fo=1, routed)           0.166    11.195    ZynqDesign_i/eth100_link_rx_0/U0/dut/rf_frlen_latch[2]
    SLICE_X41Y85         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rf1_frlen_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.821    10.823    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X41Y85         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rf1_frlen_reg[2]/C
                         clock pessimism              0.000    10.823    
                         clock uncertainty            0.267    11.090    
    SLICE_X41Y85         FDRE (Hold_fdre_C_D)         0.066    11.156    ZynqDesign_i/eth100_link_rx_0/U0/dut/rf1_frlen_reg[2]
  -------------------------------------------------------------------
                         required time                        -11.156    
                         arrival time                          11.195    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.929%)  route 0.180ns (56.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns = ( 10.913 - 10.000 ) 
    Source Clock Delay      (SCD):    0.969ns = ( 10.969 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.633    10.969    ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/clk
    SLICE_X51Y109        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE (Prop_fdre_C_Q)         0.141    11.110 r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][3]/Q
                         net (fo=1, routed)           0.180    11.290    ZynqDesign_i/eth100_link_tx_0/U0/linktx/deq_data[3]
    SLICE_X48Y108        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.911    10.913    ZynqDesign_i/eth100_link_tx_0/U0/linktx/ref_clk
    SLICE_X48Y108        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[3]/C
                         clock pessimism              0.000    10.913    
                         clock uncertainty            0.267    11.180    
    SLICE_X48Y108        FDRE (Hold_fdre_C_D)         0.070    11.250    ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                        -11.250    
                         arrival time                          11.290    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.607%)  route 0.154ns (48.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns = ( 10.914 - 10.000 ) 
    Source Clock Delay      (SCD):    0.970ns = ( 10.970 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.634    10.970    ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/clk
    SLICE_X50Y105        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.164    11.134 r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][6]/Q
                         net (fo=1, routed)           0.154    11.288    ZynqDesign_i/eth100_link_tx_0/U0/linktx/deq_data[6]
    SLICE_X48Y104        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.912    10.914    ZynqDesign_i/eth100_link_tx_0/U0/linktx/ref_clk
    SLICE_X48Y104        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[6]/C
                         clock pessimism              0.000    10.914    
                         clock uncertainty            0.267    11.181    
    SLICE_X48Y104        FDRE (Hold_fdre_C_D)         0.066    11.247    ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[6]
  -------------------------------------------------------------------
                         required time                        -11.247    
                         arrival time                          11.288    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.321%)  route 0.156ns (48.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns = ( 10.913 - 10.000 ) 
    Source Clock Delay      (SCD):    0.969ns = ( 10.969 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.633    10.969    ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/clk
    SLICE_X50Y107        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.164    11.133 r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][12]/Q
                         net (fo=1, routed)           0.156    11.289    ZynqDesign_i/eth100_link_tx_0/U0/linktx/deq_data[12]
    SLICE_X49Y107        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.911    10.913    ZynqDesign_i/eth100_link_tx_0/U0/linktx/ref_clk
    SLICE_X49Y107        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[12]/C
                         clock pessimism              0.000    10.913    
                         clock uncertainty            0.267    11.180    
    SLICE_X49Y107        FDRE (Hold_fdre_C_D)         0.066    11.246    ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[12]
  -------------------------------------------------------------------
                         required time                        -11.246    
                         arrival time                          11.289    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.460%)  route 0.183ns (56.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns = ( 10.913 - 10.000 ) 
    Source Clock Delay      (SCD):    0.967ns = ( 10.967 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.631    10.967    ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/clk
    SLICE_X52Y112        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDRE (Prop_fdre_C_Q)         0.141    11.108 r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pfqueue/r_reg[deq_data][5]/Q
                         net (fo=1, routed)           0.183    11.291    ZynqDesign_i/eth100_link_tx_0/U0/linktx/deq_data[5]
    SLICE_X48Y107        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.911    10.913    ZynqDesign_i/eth100_link_tx_0/U0/linktx/ref_clk
    SLICE_X48Y107        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[5]/C
                         clock pessimism              0.000    10.913    
                         clock uncertainty            0.267    11.180    
    SLICE_X48Y107        FDRE (Hold_fdre_C_D)         0.066    11.246    ZynqDesign_i/eth100_link_tx_0/U0/linktx/pf1_tag_len_ptr_reg[5]
  -------------------------------------------------------------------
                         required time                        -11.246    
                         arrival time                          11.291    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/rf_frlen_latch_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/rf1_frlen_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 10.823 - 10.000 ) 
    Source Clock Delay      (SCD):    0.889ns = ( 10.889 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.553    10.889    ZynqDesign_i/eth100_link_rx_0/U0/dut/clk
    SLICE_X43Y87         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rf_frlen_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.141    11.030 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rf_frlen_latch_reg[8]/Q
                         net (fo=1, routed)           0.172    11.202    ZynqDesign_i/eth100_link_rx_0/U0/dut/rf_frlen_latch[8]
    SLICE_X42Y86         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rf1_frlen_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.821    10.823    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X42Y86         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/rf1_frlen_reg[8]/C
                         clock pessimism              0.000    10.823    
                         clock uncertainty            0.267    11.090    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.053    11.143    ZynqDesign_i/eth100_link_rx_0/U0/dut/rf1_frlen_reg[8]
  -------------------------------------------------------------------
                         required time                        -11.143    
                         arrival time                          11.202    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ZynqDesign_clk_wiz_0_0
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.662ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.495ns  (logic 0.160ns (32.292%)  route 0.335ns (67.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 41.359 - 40.000 ) 
    Source Clock Delay      (SCD):    0.815ns = ( 30.815 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.813    30.815    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X51Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.160    30.975 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/Q
                         net (fo=1, routed)           0.335    31.310    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[1]
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X49Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.761    40.761    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.787 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.573    41.359    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/C
                         clock pessimism              0.000    41.359    
                         clock uncertainty           -0.267    41.092    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)       -0.119    40.973    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I
  -------------------------------------------------------------------
                         required time                         40.973    
                         arrival time                         -31.310    
  -------------------------------------------------------------------
                         slack                                  9.662    

Slack (MET) :             9.673ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.499ns  (logic 0.160ns (32.089%)  route 0.339ns (67.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 41.359 - 40.000 ) 
    Source Clock Delay      (SCD):    0.815ns = ( 30.815 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.813    30.815    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X51Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.160    30.975 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/Q
                         net (fo=1, routed)           0.339    31.314    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[3]
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X49Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.761    40.761    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.787 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.573    41.359    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/C
                         clock pessimism              0.000    41.359    
                         clock uncertainty           -0.267    41.092    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)       -0.105    40.987    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I
  -------------------------------------------------------------------
                         required time                         40.987    
                         arrival time                         -31.314    
  -------------------------------------------------------------------
                         slack                                  9.673    

Slack (MET) :             9.738ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.433ns  (logic 0.160ns (36.976%)  route 0.273ns (63.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 41.359 - 40.000 ) 
    Source Clock Delay      (SCD):    0.816ns = ( 30.816 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.814    30.816    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X51Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.160    30.976 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/Q
                         net (fo=1, routed)           0.273    31.249    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[2]
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X49Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.761    40.761    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.787 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.573    41.359    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/C
                         clock pessimism              0.000    41.359    
                         clock uncertainty           -0.267    41.092    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)       -0.105    40.987    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I
  -------------------------------------------------------------------
                         required time                         40.987    
                         arrival time                         -31.249    
  -------------------------------------------------------------------
                         slack                                  9.738    

Slack (MET) :             9.750ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.512ns  (logic 0.175ns (34.207%)  route 0.337ns (65.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 41.359 - 40.000 ) 
    Source Clock Delay      (SCD):    0.816ns = ( 30.816 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.814    30.816    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X51Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.175    30.991 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/Q
                         net (fo=1, routed)           0.337    31.328    ZynqDesign_i/ethernetlite_0/U0/phy_dv
    SLICE_X55Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X49Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.761    40.761    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.787 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.573    41.359    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X55Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/C
                         clock pessimism              0.000    41.359    
                         clock uncertainty           -0.267    41.092    
    SLICE_X55Y83         FDRE (Setup_fdre_C_D)       -0.014    41.078    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF
  -------------------------------------------------------------------
                         required time                         41.078    
                         arrival time                         -31.328    
  -------------------------------------------------------------------
                         slack                                  9.750    

Slack (MET) :             9.786ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.447ns  (logic 0.175ns (39.192%)  route 0.272ns (60.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 41.359 - 40.000 ) 
    Source Clock Delay      (SCD):    0.816ns = ( 30.816 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.814    30.816    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X51Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.175    30.991 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/Q
                         net (fo=1, routed)           0.272    31.263    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[0]
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X49Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.761    40.761    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.787 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.573    41.359    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/C
                         clock pessimism              0.000    41.359    
                         clock uncertainty           -0.267    41.092    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)       -0.043    41.049    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I
  -------------------------------------------------------------------
                         required time                         41.049    
                         arrival time                         -31.263    
  -------------------------------------------------------------------
                         slack                                  9.786    

Slack (MET) :             9.813ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.444ns  (logic 0.175ns (39.419%)  route 0.269ns (60.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 41.359 - 40.000 ) 
    Source Clock Delay      (SCD):    0.816ns = ( 30.816 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.814    30.816    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X51Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.175    30.991 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/Q
                         net (fo=1, routed)           0.269    31.260    ZynqDesign_i/ethernetlite_0/U0/phy_rx_er
    SLICE_X55Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X49Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.761    40.761    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.787 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.573    41.359    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X55Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/C
                         clock pessimism              0.000    41.359    
                         clock uncertainty           -0.267    41.092    
    SLICE_X55Y83         FDRE (Setup_fdre_C_D)       -0.019    41.073    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF
  -------------------------------------------------------------------
                         required time                         41.073    
                         arrival time                         -31.260    
  -------------------------------------------------------------------
                         slack                                  9.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.147ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.845ns  (logic 0.367ns (43.457%)  route 0.478ns (56.543%))
  Logic Levels:           0  
  Clock Path Skew:        2.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.651ns
    Source Clock Delay      (SCD):    1.464ns = ( 11.464 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.461    11.464    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X51Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.367    11.831 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/Q
                         net (fo=1, routed)           0.478    12.308    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[0]
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.706     3.651    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/C
                         clock pessimism              0.000     3.651    
                         clock uncertainty            0.267     3.918    
    SLICE_X54Y83         FDRE (Hold_fdre_C_D)         0.243     4.161    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -4.161    
                         arrival time                          12.308    
  -------------------------------------------------------------------
                         slack                                  8.147    

Slack (MET) :             8.219ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.853ns  (logic 0.367ns (43.027%)  route 0.486ns (56.973%))
  Logic Levels:           0  
  Clock Path Skew:        2.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.651ns
    Source Clock Delay      (SCD):    1.464ns = ( 11.464 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.461    11.464    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X51Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.367    11.831 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/Q
                         net (fo=1, routed)           0.486    12.317    ZynqDesign_i/ethernetlite_0/U0/phy_rx_er
    SLICE_X55Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.706     3.651    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X55Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/C
                         clock pessimism              0.000     3.651    
                         clock uncertainty            0.267     3.918    
    SLICE_X55Y83         FDRE (Hold_fdre_C_D)         0.180     4.098    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF
  -------------------------------------------------------------------
                         required time                         -4.098    
                         arrival time                          12.317    
  -------------------------------------------------------------------
                         slack                                  8.219    

Slack (MET) :             8.265ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.827ns  (logic 0.337ns (40.764%)  route 0.490ns (59.236%))
  Logic Levels:           0  
  Clock Path Skew:        2.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.651ns
    Source Clock Delay      (SCD):    1.464ns = ( 11.464 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.461    11.464    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X51Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.337    11.801 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/Q
                         net (fo=1, routed)           0.490    12.290    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[2]
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.706     3.651    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/C
                         clock pessimism              0.000     3.651    
                         clock uncertainty            0.267     3.918    
    SLICE_X54Y83         FDRE (Hold_fdre_C_D)         0.107     4.025    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -4.025    
                         arrival time                          12.290    
  -------------------------------------------------------------------
                         slack                                  8.265    

Slack (MET) :             8.317ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.964ns  (logic 0.367ns (38.087%)  route 0.597ns (61.913%))
  Logic Levels:           0  
  Clock Path Skew:        2.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.651ns
    Source Clock Delay      (SCD):    1.464ns = ( 11.464 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.461    11.464    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X51Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.367    11.831 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/Q
                         net (fo=1, routed)           0.597    12.427    ZynqDesign_i/ethernetlite_0/U0/phy_dv
    SLICE_X55Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.706     3.651    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X55Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/C
                         clock pessimism              0.000     3.651    
                         clock uncertainty            0.267     3.918    
    SLICE_X55Y83         FDRE (Hold_fdre_C_D)         0.192     4.110    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF
  -------------------------------------------------------------------
                         required time                         -4.110    
                         arrival time                          12.427    
  -------------------------------------------------------------------
                         slack                                  8.317    

Slack (MET) :             8.381ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.945ns  (logic 0.337ns (35.676%)  route 0.608ns (64.324%))
  Logic Levels:           0  
  Clock Path Skew:        2.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.651ns
    Source Clock Delay      (SCD):    1.462ns = ( 11.462 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.459    11.462    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X51Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.337    11.799 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/Q
                         net (fo=1, routed)           0.608    12.406    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[3]
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.706     3.651    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/C
                         clock pessimism              0.000     3.651    
                         clock uncertainty            0.267     3.918    
    SLICE_X54Y83         FDRE (Hold_fdre_C_D)         0.107     4.025    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -4.025    
                         arrival time                          12.406    
  -------------------------------------------------------------------
                         slack                                  8.381    

Slack (MET) :             8.396ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.943ns  (logic 0.337ns (35.719%)  route 0.606ns (64.281%))
  Logic Levels:           0  
  Clock Path Skew:        2.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.651ns
    Source Clock Delay      (SCD):    1.462ns = ( 11.462 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.459    11.462    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X51Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.337    11.799 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/Q
                         net (fo=1, routed)           0.606    12.405    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[1]
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.706     3.651    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/C
                         clock pessimism              0.000     3.651    
                         clock uncertainty            0.267     3.918    
    SLICE_X54Y83         FDRE (Hold_fdre_C_D)         0.091     4.009    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -4.009    
                         arrival time                          12.405    
  -------------------------------------------------------------------
                         slack                                  8.396    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.424ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.424ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.308ns  (logic 0.419ns (32.033%)  route 0.889ns (67.967%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.889     1.308    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X59Y83         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y83         FDCE (Setup_fdce_C_D)       -0.268     9.732    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                  8.424    

Slack (MET) :             8.599ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.308ns  (logic 0.456ns (34.862%)  route 0.852ns (65.138%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.852     1.308    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X59Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y84         FDCE (Setup_fdce_C_D)       -0.093     9.907    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                  8.599    

Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.174ns  (logic 0.456ns (38.840%)  route 0.718ns (61.160%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.718     1.174    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X59Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y84         FDCE (Setup_fdce_C_D)       -0.095     9.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.174    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             9.141ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.764ns  (logic 0.456ns (59.716%)  route 0.308ns (40.284%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X60Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.308     0.764    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X60Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y84         FDCE (Setup_fdce_C_D)       -0.095     9.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  9.141    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ZynqDesign_clk_wiz_0_0
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.742ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.495ns  (logic 0.160ns (32.292%)  route 0.335ns (67.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    0.815ns = ( 30.815 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.813    30.815    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X51Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.160    30.975 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/Q
                         net (fo=1, routed)           0.335    31.310    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[1]
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X51Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.840    40.840    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.866 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.573    41.439    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/C
                         clock pessimism              0.000    41.439    
                         clock uncertainty           -0.267    41.172    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)       -0.119    41.053    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I
  -------------------------------------------------------------------
                         required time                         41.053    
                         arrival time                         -31.310    
  -------------------------------------------------------------------
                         slack                                  9.742    

Slack (MET) :             9.753ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.499ns  (logic 0.160ns (32.089%)  route 0.339ns (67.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    0.815ns = ( 30.815 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.813    30.815    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X51Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.160    30.975 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/Q
                         net (fo=1, routed)           0.339    31.314    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[3]
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X51Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.840    40.840    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.866 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.573    41.439    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/C
                         clock pessimism              0.000    41.439    
                         clock uncertainty           -0.267    41.172    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)       -0.105    41.067    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I
  -------------------------------------------------------------------
                         required time                         41.067    
                         arrival time                         -31.314    
  -------------------------------------------------------------------
                         slack                                  9.753    

Slack (MET) :             9.818ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.433ns  (logic 0.160ns (36.976%)  route 0.273ns (63.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    0.816ns = ( 30.816 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.814    30.816    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X51Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.160    30.976 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/Q
                         net (fo=1, routed)           0.273    31.249    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[2]
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X51Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.840    40.840    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.866 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.573    41.439    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/C
                         clock pessimism              0.000    41.439    
                         clock uncertainty           -0.267    41.172    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)       -0.105    41.067    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I
  -------------------------------------------------------------------
                         required time                         41.067    
                         arrival time                         -31.249    
  -------------------------------------------------------------------
                         slack                                  9.818    

Slack (MET) :             9.830ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.512ns  (logic 0.175ns (34.207%)  route 0.337ns (65.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    0.816ns = ( 30.816 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.814    30.816    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X51Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.175    30.991 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/Q
                         net (fo=1, routed)           0.337    31.328    ZynqDesign_i/ethernetlite_0/U0/phy_dv
    SLICE_X55Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X51Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.840    40.840    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.866 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.573    41.439    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X55Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/C
                         clock pessimism              0.000    41.439    
                         clock uncertainty           -0.267    41.172    
    SLICE_X55Y83         FDRE (Setup_fdre_C_D)       -0.014    41.158    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                         -31.328    
  -------------------------------------------------------------------
                         slack                                  9.830    

Slack (MET) :             9.866ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.447ns  (logic 0.175ns (39.192%)  route 0.272ns (60.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    0.816ns = ( 30.816 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.814    30.816    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X51Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.175    30.991 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/Q
                         net (fo=1, routed)           0.272    31.263    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[0]
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X51Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.840    40.840    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.866 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.573    41.439    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/C
                         clock pessimism              0.000    41.439    
                         clock uncertainty           -0.267    41.172    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)       -0.043    41.129    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I
  -------------------------------------------------------------------
                         required time                         41.129    
                         arrival time                         -31.263    
  -------------------------------------------------------------------
                         slack                                  9.866    

Slack (MET) :             9.893ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.444ns  (logic 0.175ns (39.419%)  route 0.269ns (60.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    0.816ns = ( 30.816 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.814    30.816    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X51Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.175    30.991 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/Q
                         net (fo=1, routed)           0.269    31.260    ZynqDesign_i/ethernetlite_0/U0/phy_rx_er
    SLICE_X55Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X51Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.840    40.840    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.866 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.573    41.439    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X55Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/C
                         clock pessimism              0.000    41.439    
                         clock uncertainty           -0.267    41.172    
    SLICE_X55Y83         FDRE (Setup_fdre_C_D)       -0.019    41.153    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF
  -------------------------------------------------------------------
                         required time                         41.153    
                         arrival time                         -31.260    
  -------------------------------------------------------------------
                         slack                                  9.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.000ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.845ns  (logic 0.367ns (43.457%)  route 0.478ns (56.543%))
  Logic Levels:           0  
  Clock Path Skew:        2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.798ns
    Source Clock Delay      (SCD):    1.464ns = ( 11.464 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.461    11.464    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X51Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.367    11.831 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/Q
                         net (fo=1, routed)           0.478    12.308    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[0]
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.991     1.991    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     2.092 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.706     3.798    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/C
                         clock pessimism              0.000     3.798    
                         clock uncertainty            0.267     4.066    
    SLICE_X54Y83         FDRE (Hold_fdre_C_D)         0.243     4.309    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -4.309    
                         arrival time                          12.308    
  -------------------------------------------------------------------
                         slack                                  8.000    

Slack (MET) :             8.071ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.853ns  (logic 0.367ns (43.027%)  route 0.486ns (56.973%))
  Logic Levels:           0  
  Clock Path Skew:        2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.798ns
    Source Clock Delay      (SCD):    1.464ns = ( 11.464 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.461    11.464    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X51Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.367    11.831 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/Q
                         net (fo=1, routed)           0.486    12.317    ZynqDesign_i/ethernetlite_0/U0/phy_rx_er
    SLICE_X55Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.991     1.991    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     2.092 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.706     3.798    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X55Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/C
                         clock pessimism              0.000     3.798    
                         clock uncertainty            0.267     4.066    
    SLICE_X55Y83         FDRE (Hold_fdre_C_D)         0.180     4.246    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF
  -------------------------------------------------------------------
                         required time                         -4.246    
                         arrival time                          12.317    
  -------------------------------------------------------------------
                         slack                                  8.071    

Slack (MET) :             8.118ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.827ns  (logic 0.337ns (40.764%)  route 0.490ns (59.236%))
  Logic Levels:           0  
  Clock Path Skew:        2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.798ns
    Source Clock Delay      (SCD):    1.464ns = ( 11.464 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.461    11.464    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X51Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.337    11.801 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/Q
                         net (fo=1, routed)           0.490    12.290    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[2]
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.991     1.991    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     2.092 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.706     3.798    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/C
                         clock pessimism              0.000     3.798    
                         clock uncertainty            0.267     4.066    
    SLICE_X54Y83         FDRE (Hold_fdre_C_D)         0.107     4.173    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -4.173    
                         arrival time                          12.290    
  -------------------------------------------------------------------
                         slack                                  8.118    

Slack (MET) :             8.170ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.964ns  (logic 0.367ns (38.087%)  route 0.597ns (61.913%))
  Logic Levels:           0  
  Clock Path Skew:        2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.798ns
    Source Clock Delay      (SCD):    1.464ns = ( 11.464 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.461    11.464    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X51Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.367    11.831 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/Q
                         net (fo=1, routed)           0.597    12.427    ZynqDesign_i/ethernetlite_0/U0/phy_dv
    SLICE_X55Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.991     1.991    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     2.092 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.706     3.798    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X55Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/C
                         clock pessimism              0.000     3.798    
                         clock uncertainty            0.267     4.066    
    SLICE_X55Y83         FDRE (Hold_fdre_C_D)         0.192     4.258    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF
  -------------------------------------------------------------------
                         required time                         -4.258    
                         arrival time                          12.427    
  -------------------------------------------------------------------
                         slack                                  8.170    

Slack (MET) :             8.234ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.945ns  (logic 0.337ns (35.676%)  route 0.608ns (64.324%))
  Logic Levels:           0  
  Clock Path Skew:        2.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.798ns
    Source Clock Delay      (SCD):    1.462ns = ( 11.462 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.459    11.462    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X51Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.337    11.799 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/Q
                         net (fo=1, routed)           0.608    12.406    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[3]
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.991     1.991    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     2.092 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.706     3.798    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/C
                         clock pessimism              0.000     3.798    
                         clock uncertainty            0.267     4.066    
    SLICE_X54Y83         FDRE (Hold_fdre_C_D)         0.107     4.173    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -4.173    
                         arrival time                          12.406    
  -------------------------------------------------------------------
                         slack                                  8.234    

Slack (MET) :             8.248ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.943ns  (logic 0.337ns (35.719%)  route 0.606ns (64.281%))
  Logic Levels:           0  
  Clock Path Skew:        2.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.798ns
    Source Clock Delay      (SCD):    1.462ns = ( 11.462 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.459    11.462    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X51Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.337    11.799 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/Q
                         net (fo=1, routed)           0.606    12.405    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[1]
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.991     1.991    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     2.092 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.706     3.798    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X54Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/C
                         clock pessimism              0.000     3.798    
                         clock uncertainty            0.267     4.066    
    SLICE_X54Y83         FDRE (Hold_fdre_C_D)         0.091     4.157    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -4.157    
                         arrival time                          12.405    
  -------------------------------------------------------------------
                         slack                                  8.248    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.987ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.987ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.745ns  (logic 0.419ns (24.015%)  route 1.326ns (75.985%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.326     1.745    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X64Y88         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y88         FDCE (Setup_fdce_C_D)       -0.268     9.732    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.745    
  -------------------------------------------------------------------
                         slack                                  7.987    

Slack (MET) :             8.318ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.587ns  (logic 0.456ns (28.730%)  route 1.131ns (71.270%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.131     1.587    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X64Y88         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y88         FDCE (Setup_fdce_C_D)       -0.095     9.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.587    
  -------------------------------------------------------------------
                         slack                                  8.318    

Slack (MET) :             8.424ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.308ns  (logic 0.419ns (32.033%)  route 0.889ns (67.967%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.889     1.308    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X59Y83         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y83         FDCE (Setup_fdce_C_D)       -0.268     9.732    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                  8.424    

Slack (MET) :             8.563ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.169ns  (logic 0.419ns (35.836%)  route 0.750ns (64.164%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.750     1.169    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X65Y88         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y88         FDCE (Setup_fdce_C_D)       -0.268     9.732    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                  8.563    

Slack (MET) :             8.599ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.308ns  (logic 0.456ns (34.862%)  route 0.852ns (65.138%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.852     1.308    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X59Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y84         FDCE (Setup_fdce_C_D)       -0.093     9.907    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                  8.599    

Slack (MET) :             8.633ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.320ns  (logic 0.456ns (34.554%)  route 0.864ns (65.446%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.864     1.320    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X66Y89         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X66Y89         FDCE (Setup_fdce_C_D)       -0.047     9.953    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.320    
  -------------------------------------------------------------------
                         slack                                  8.633    

Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.174ns  (logic 0.456ns (38.840%)  route 0.718ns (61.160%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.718     1.174    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X59Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y84         FDCE (Setup_fdce_C_D)       -0.095     9.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.174    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             9.141ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.764ns  (logic 0.456ns (59.716%)  route 0.308ns (40.284%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X60Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.308     0.764    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X60Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y84         FDCE (Setup_fdce_C_D)       -0.095     9.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  9.141    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ZynqDesign_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.079ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_ovfs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.592ns  (logic 0.456ns (12.696%)  route 3.136ns (87.304%))
  Logic Levels:           0  
  Clock Path Skew:        1.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 11.658 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.655    11.658    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X44Y99         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456    12.114 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[24]/Q
                         net (fo=2, routed)           3.136    15.250    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg_n_0_[24]
    SLICE_X45Y99         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_ovfs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.479    22.658    ZynqDesign_i/eth100_link_rx_0/U0/dut/clk
    SLICE_X45Y99         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_ovfs_reg[24]/C
                         clock pessimism              0.000    22.658    
                         clock uncertainty           -0.267    22.390    
    SLICE_X45Y99         FDRE (Setup_fdre_C_D)       -0.062    22.328    ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_ovfs_reg[24]
  -------------------------------------------------------------------
                         required time                         22.328    
                         arrival time                         -15.250    
  -------------------------------------------------------------------
                         slack                                  7.079    

Slack (MET) :             7.142ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_tx_0/U0/linktx/info2_tx_bytes_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_tx_0/U0/linktx/info_tx_bytes_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.512ns  (logic 0.518ns (14.749%)  route 2.994ns (85.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 11.850 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.847    11.850    ZynqDesign_i/eth100_link_tx_0/U0/linktx/ref_clk
    SLICE_X38Y103        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/info2_tx_bytes_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518    12.368 r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/info2_tx_bytes_reg[8]/Q
                         net (fo=2, routed)           2.994    15.362    ZynqDesign_i/eth100_link_tx_0/U0/linktx/info2_tx_bytes_reg[8]
    SLICE_X39Y103        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/info_tx_bytes_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.653    22.832    ZynqDesign_i/eth100_link_tx_0/U0/linktx/clk
    SLICE_X39Y103        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/info_tx_bytes_reg[8]/C
                         clock pessimism              0.000    22.832    
                         clock uncertainty           -0.267    22.565    
    SLICE_X39Y103        FDRE (Setup_fdre_C_D)       -0.061    22.504    ZynqDesign_i/eth100_link_tx_0/U0/linktx/info_tx_bytes_reg[8]
  -------------------------------------------------------------------
                         required time                         22.504    
                         arrival time                         -15.362    
  -------------------------------------------------------------------
                         slack                                  7.142    

Slack (MET) :             7.167ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_sofs_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_sofs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.518ns  (logic 0.456ns (12.962%)  route 3.062ns (87.038%))
  Logic Levels:           0  
  Clock Path Skew:        1.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 11.657 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.654    11.657    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X48Y97         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_sofs_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456    12.113 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_sofs_reg[12]/Q
                         net (fo=2, routed)           3.062    15.175    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_sofs_reg_n_0_[12]
    SLICE_X49Y97         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_sofs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.478    22.657    ZynqDesign_i/eth100_link_rx_0/U0/dut/clk
    SLICE_X49Y97         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_sofs_reg[12]/C
                         clock pessimism              0.000    22.657    
                         clock uncertainty           -0.267    22.389    
    SLICE_X49Y97         FDRE (Setup_fdre_C_D)       -0.047    22.342    ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_sofs_reg[12]
  -------------------------------------------------------------------
                         required time                         22.342    
                         arrival time                         -15.175    
  -------------------------------------------------------------------
                         slack                                  7.167    

Slack (MET) :             7.170ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_tx_0/U0/linktx/info2_tx_frames_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_tx_0/U0/linktx/info_tx_frames_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.488ns  (logic 0.456ns (13.073%)  route 3.032ns (86.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 22.833 - 20.000 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 11.850 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.847    11.850    ZynqDesign_i/eth100_link_tx_0/U0/linktx/ref_clk
    SLICE_X41Y102        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/info2_tx_frames_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.456    12.306 r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/info2_tx_frames_reg[7]/Q
                         net (fo=2, routed)           3.032    15.338    ZynqDesign_i/eth100_link_tx_0/U0/linktx/info2_tx_frames_reg[7]
    SLICE_X40Y102        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/info_tx_frames_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.654    22.833    ZynqDesign_i/eth100_link_tx_0/U0/linktx/clk
    SLICE_X40Y102        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/info_tx_frames_reg[7]/C
                         clock pessimism              0.000    22.833    
                         clock uncertainty           -0.267    22.566    
    SLICE_X40Y102        FDRE (Setup_fdre_C_D)       -0.058    22.508    ZynqDesign_i/eth100_link_tx_0/U0/linktx/info_tx_frames_reg[7]
  -------------------------------------------------------------------
                         required time                         22.508    
                         arrival time                         -15.338    
  -------------------------------------------------------------------
                         slack                                  7.170    

Slack (MET) :             7.179ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_frames_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.472ns  (logic 0.518ns (14.918%)  route 2.954ns (85.082%))
  Logic Levels:           0  
  Clock Path Skew:        1.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 11.658 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.655    11.658    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X46Y99         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.518    12.176 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[20]/Q
                         net (fo=2, routed)           2.954    15.130    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg_n_0_[20]
    SLICE_X47Y99         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_frames_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.479    22.658    ZynqDesign_i/eth100_link_rx_0/U0/dut/clk
    SLICE_X47Y99         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_frames_reg[20]/C
                         clock pessimism              0.000    22.658    
                         clock uncertainty           -0.267    22.390    
    SLICE_X47Y99         FDRE (Setup_fdre_C_D)       -0.081    22.309    ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_frames_reg[20]
  -------------------------------------------------------------------
                         required time                         22.309    
                         arrival time                         -15.130    
  -------------------------------------------------------------------
                         slack                                  7.179    

Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_ovfs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.485ns  (logic 0.456ns (13.084%)  route 3.029ns (86.916%))
  Logic Levels:           0  
  Clock Path Skew:        1.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 11.657 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.654    11.657    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X44Y96         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.456    12.113 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[13]/Q
                         net (fo=2, routed)           3.029    15.142    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg_n_0_[13]
    SLICE_X45Y96         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_ovfs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.478    22.657    ZynqDesign_i/eth100_link_rx_0/U0/dut/clk
    SLICE_X45Y96         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_ovfs_reg[13]/C
                         clock pessimism              0.000    22.657    
                         clock uncertainty           -0.267    22.389    
    SLICE_X45Y96         FDRE (Setup_fdre_C_D)       -0.062    22.327    ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_ovfs_reg[13]
  -------------------------------------------------------------------
                         required time                         22.327    
                         arrival time                         -15.142    
  -------------------------------------------------------------------
                         slack                                  7.185    

Slack (MET) :             7.197ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_tx_0/U0/linktx/info2_tx_frames_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_tx_0/U0/linktx/info_tx_frames_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.461ns  (logic 0.456ns (13.176%)  route 3.005ns (86.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    1.849ns = ( 11.849 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.846    11.849    ZynqDesign_i/eth100_link_tx_0/U0/linktx/ref_clk
    SLICE_X41Y105        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/info2_tx_frames_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_fdre_C_Q)         0.456    12.305 r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/info2_tx_frames_reg[19]/Q
                         net (fo=2, routed)           3.005    15.310    ZynqDesign_i/eth100_link_tx_0/U0/linktx/info2_tx_frames_reg[19]
    SLICE_X40Y105        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/info_tx_frames_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.653    22.832    ZynqDesign_i/eth100_link_tx_0/U0/linktx/clk
    SLICE_X40Y105        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/info_tx_frames_reg[19]/C
                         clock pessimism              0.000    22.832    
                         clock uncertainty           -0.267    22.565    
    SLICE_X40Y105        FDRE (Setup_fdre_C_D)       -0.058    22.507    ZynqDesign_i/eth100_link_tx_0/U0/linktx/info_tx_frames_reg[19]
  -------------------------------------------------------------------
                         required time                         22.507    
                         arrival time                         -15.310    
  -------------------------------------------------------------------
                         slack                                  7.197    

Slack (MET) :             7.209ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_frames_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.462ns  (logic 0.518ns (14.963%)  route 2.944ns (85.037%))
  Logic Levels:           0  
  Clock Path Skew:        1.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 11.657 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.654    11.657    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X46Y94         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518    12.175 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[2]/Q
                         net (fo=2, routed)           2.944    15.119    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg_n_0_[2]
    SLICE_X47Y94         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_frames_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.478    22.657    ZynqDesign_i/eth100_link_rx_0/U0/dut/clk
    SLICE_X47Y94         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_frames_reg[2]/C
                         clock pessimism              0.000    22.657    
                         clock uncertainty           -0.267    22.389    
    SLICE_X47Y94         FDRE (Setup_fdre_C_D)       -0.061    22.328    ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_frames_reg[2]
  -------------------------------------------------------------------
                         required time                         22.328    
                         arrival time                         -15.119    
  -------------------------------------------------------------------
                         slack                                  7.209    

Slack (MET) :             7.216ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_frames_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.459ns  (logic 0.518ns (14.977%)  route 2.941ns (85.023%))
  Logic Levels:           0  
  Clock Path Skew:        1.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 11.657 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.654    11.657    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X46Y94         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518    12.175 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[3]/Q
                         net (fo=2, routed)           2.941    15.116    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg_n_0_[3]
    SLICE_X47Y94         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_frames_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.478    22.657    ZynqDesign_i/eth100_link_rx_0/U0/dut/clk
    SLICE_X47Y94         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_frames_reg[3]/C
                         clock pessimism              0.000    22.657    
                         clock uncertainty           -0.267    22.389    
    SLICE_X47Y94         FDRE (Setup_fdre_C_D)       -0.058    22.331    ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_frames_reg[3]
  -------------------------------------------------------------------
                         required time                         22.331    
                         arrival time                         -15.116    
  -------------------------------------------------------------------
                         slack                                  7.216    

Slack (MET) :             7.219ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_link_tx_0/U0/linktx/info2_tx_bytes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_tx_0/U0/linktx/info_tx_bytes_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.438ns  (logic 0.518ns (15.067%)  route 2.920ns (84.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 22.833 - 20.000 ) 
    Source Clock Delay      (SCD):    1.851ns = ( 11.851 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         1.848    11.851    ZynqDesign_i/eth100_link_tx_0/U0/linktx/ref_clk
    SLICE_X38Y101        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/info2_tx_bytes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.518    12.369 r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/info2_tx_bytes_reg[3]/Q
                         net (fo=2, routed)           2.920    15.289    ZynqDesign_i/eth100_link_tx_0/U0/linktx/info2_tx_bytes_reg[3]
    SLICE_X39Y101        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/info_tx_bytes_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.654    22.833    ZynqDesign_i/eth100_link_tx_0/U0/linktx/clk
    SLICE_X39Y101        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/info_tx_bytes_reg[3]/C
                         clock pessimism              0.000    22.833    
                         clock uncertainty           -0.267    22.566    
    SLICE_X39Y101        FDRE (Setup_fdre_C_D)       -0.058    22.508    ZynqDesign_i/eth100_link_tx_0/U0/linktx/info_tx_bytes_reg[3]
  -------------------------------------------------------------------
                         required time                         22.508    
                         arrival time                         -15.289    
  -------------------------------------------------------------------
                         slack                                  7.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_frames_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.090ns  (logic 0.164ns (15.043%)  route 0.926ns (84.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 11.191 - 10.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 10.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.559    10.561    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X46Y98         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    10.725 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg[17]/Q
                         net (fo=2, routed)           0.926    11.651    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_frames_reg_n_0_[17]
    SLICE_X45Y98         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_frames_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.825    11.191    ZynqDesign_i/eth100_link_rx_0/U0/dut/clk
    SLICE_X45Y98         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_frames_reg[17]/C
                         clock pessimism              0.000    11.191    
                         clock uncertainty            0.267    11.458    
    SLICE_X45Y98         FDRE (Hold_fdre_C_D)         0.061    11.519    ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_frames_reg[17]
  -------------------------------------------------------------------
                         required time                        -11.519    
                         arrival time                          11.651    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_ovfs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.096ns  (logic 0.141ns (12.865%)  route 0.955ns (87.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 11.191 - 10.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 10.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.559    10.561    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X44Y99         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141    10.702 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg[26]/Q
                         net (fo=2, routed)           0.955    11.657    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_ovfs_reg_n_0_[26]
    SLICE_X45Y99         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_ovfs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.825    11.191    ZynqDesign_i/eth100_link_rx_0/U0/dut/clk
    SLICE_X45Y99         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_ovfs_reg[26]/C
                         clock pessimism              0.000    11.191    
                         clock uncertainty            0.267    11.458    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.060    11.518    ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_ovfs_reg[26]
  -------------------------------------------------------------------
                         required time                        -11.518    
                         arrival time                          11.657    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt_latch_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.108ns  (logic 0.141ns (12.731%)  route 0.967ns (87.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 11.275 - 10.000 ) 
    Source Clock Delay      (SCD):    0.641ns = ( 10.641 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.639    10.641    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/ref_clk
    SLICE_X44Y108        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt_latch_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.141    10.782 r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt_latch_reg[13]/Q
                         net (fo=1, routed)           0.967    11.749    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt_latch_reg_n_0_[13]
    SLICE_X45Y108        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.909    11.275    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/clk
    SLICE_X45Y108        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt2_reg[13]/C
                         clock pessimism              0.000    11.275    
                         clock uncertainty            0.267    11.542    
    SLICE_X45Y108        FDRE (Hold_fdre_C_D)         0.061    11.603    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt2_reg[13]
  -------------------------------------------------------------------
                         required time                        -11.603    
                         arrival time                          11.749    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt_latch_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.115ns  (logic 0.141ns (12.645%)  route 0.974ns (87.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 11.275 - 10.000 ) 
    Source Clock Delay      (SCD):    0.641ns = ( 10.641 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.639    10.641    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/ref_clk
    SLICE_X44Y108        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt_latch_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.141    10.782 r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt_latch_reg[17]/Q
                         net (fo=1, routed)           0.974    11.756    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt_latch_reg_n_0_[17]
    SLICE_X45Y108        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.909    11.275    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/clk
    SLICE_X45Y108        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt2_reg[17]/C
                         clock pessimism              0.000    11.275    
                         clock uncertainty            0.267    11.542    
    SLICE_X45Y108        FDRE (Hold_fdre_C_D)         0.047    11.589    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt2_reg[17]
  -------------------------------------------------------------------
                         required time                        -11.589    
                         arrival time                          11.756    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt_latch_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.121ns  (logic 0.164ns (14.630%)  route 0.957ns (85.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 11.276 - 10.000 ) 
    Source Clock Delay      (SCD):    0.642ns = ( 10.642 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.640    10.642    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/ref_clk
    SLICE_X46Y105        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt_latch_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.164    10.806 r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt_latch_reg[20]/Q
                         net (fo=1, routed)           0.957    11.763    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt_latch_reg_n_0_[20]
    SLICE_X46Y104        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.910    11.276    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/clk
    SLICE_X46Y104        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt2_reg[20]/C
                         clock pessimism              0.000    11.276    
                         clock uncertainty            0.267    11.543    
    SLICE_X46Y104        FDRE (Hold_fdre_C_D)         0.052    11.595    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt2_reg[20]
  -------------------------------------------------------------------
                         required time                        -11.595    
                         arrival time                          11.763    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt_latch_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.120ns  (logic 0.141ns (12.588%)  route 0.979ns (87.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 11.275 - 10.000 ) 
    Source Clock Delay      (SCD):    0.641ns = ( 10.641 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.639    10.641    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/ref_clk
    SLICE_X44Y108        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt_latch_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.141    10.782 r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt_latch_reg[16]/Q
                         net (fo=1, routed)           0.979    11.761    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt_latch_reg_n_0_[16]
    SLICE_X45Y108        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.909    11.275    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/clk
    SLICE_X45Y108        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt2_reg[16]/C
                         clock pessimism              0.000    11.275    
                         clock uncertainty            0.267    11.542    
    SLICE_X45Y108        FDRE (Hold_fdre_C_D)         0.047    11.589    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt2_reg[16]
  -------------------------------------------------------------------
                         required time                        -11.589    
                         arrival time                          11.761    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt_latch_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.143ns  (logic 0.141ns (12.339%)  route 1.002ns (87.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 11.276 - 10.000 ) 
    Source Clock Delay      (SCD):    0.643ns = ( 10.643 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.641    10.643    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/ref_clk
    SLICE_X44Y102        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt_latch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141    10.784 r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt_latch_reg[4]/Q
                         net (fo=1, routed)           1.002    11.786    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt_latch_reg_n_0_[4]
    SLICE_X44Y103        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.910    11.276    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/clk
    SLICE_X44Y103        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt2_reg[4]/C
                         clock pessimism              0.000    11.276    
                         clock uncertainty            0.267    11.543    
    SLICE_X44Y103        FDRE (Hold_fdre_C_D)         0.070    11.613    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt2_reg[4]
  -------------------------------------------------------------------
                         required time                        -11.613    
                         arrival time                          11.786    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt_latch_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.134ns  (logic 0.164ns (14.464%)  route 0.970ns (85.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 11.277 - 10.000 ) 
    Source Clock Delay      (SCD):    0.642ns = ( 10.642 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.640    10.642    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/ref_clk
    SLICE_X46Y103        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.164    10.806 r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt_latch_reg[8]/Q
                         net (fo=1, routed)           0.970    11.776    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt_latch_reg_n_0_[8]
    SLICE_X46Y102        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.911    11.277    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/clk
    SLICE_X46Y102        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt2_reg[8]/C
                         clock pessimism              0.000    11.277    
                         clock uncertainty            0.267    11.544    
    SLICE_X46Y102        FDRE (Hold_fdre_C_D)         0.059    11.603    ZynqDesign_i/eth100_link_tx_0/U0/linktx/rf_dclk/dt2_reg[8]
  -------------------------------------------------------------------
                         required time                        -11.603    
                         arrival time                          11.776    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_sofs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_sofs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.351%)  route 1.001ns (87.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns = ( 11.190 - 10.000 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 10.559 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.557    10.559    ZynqDesign_i/eth100_link_rx_0/U0/dut/ref_clk
    SLICE_X48Y95         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_sofs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141    10.700 r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_sofs_reg[4]/Q
                         net (fo=2, routed)           1.001    11.700    ZynqDesign_i/eth100_link_rx_0/U0/dut/info1_rx_sofs_reg_n_0_[4]
    SLICE_X49Y95         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_sofs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.824    11.190    ZynqDesign_i/eth100_link_rx_0/U0/dut/clk
    SLICE_X49Y95         FDRE                                         r  ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_sofs_reg[4]/C
                         clock pessimism              0.000    11.190    
                         clock uncertainty            0.267    11.457    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.070    11.527    ZynqDesign_i/eth100_link_rx_0/U0/dut/info_rx_sofs_reg[4]
  -------------------------------------------------------------------
                         required time                        -11.527    
                         arrival time                          11.700    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_link_tx_0/U0/linktx/info2_tx_bytes_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_link_tx_0/U0/linktx/info_tx_bytes_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.150ns  (logic 0.164ns (14.260%)  route 0.986ns (85.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 11.276 - 10.000 ) 
    Source Clock Delay      (SCD):    0.642ns = ( 10.642 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=590, routed)         0.640    10.642    ZynqDesign_i/eth100_link_tx_0/U0/linktx/ref_clk
    SLICE_X38Y104        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/info2_tx_bytes_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.164    10.806 r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/info2_tx_bytes_reg[12]/Q
                         net (fo=2, routed)           0.986    11.792    ZynqDesign_i/eth100_link_tx_0/U0/linktx/info2_tx_bytes_reg[12]
    SLICE_X39Y104        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/info_tx_bytes_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.910    11.276    ZynqDesign_i/eth100_link_tx_0/U0/linktx/clk
    SLICE_X39Y104        FDRE                                         r  ZynqDesign_i/eth100_link_tx_0/U0/linktx/info_tx_bytes_reg[12]/C
                         clock pessimism              0.000    11.276    
                         clock uncertainty            0.267    11.543    
    SLICE_X39Y104        FDRE (Hold_fdre_C_D)         0.075    11.618    ZynqDesign_i/eth100_link_tx_0/U0/linktx/info_tx_bytes_reg[12]
  -------------------------------------------------------------------
                         required time                        -11.618    
                         arrival time                          11.792    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
From Clock:  ZynqDesign_i/ethernetlite_0/phy_rx_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       38.153ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.153ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.579ns  (logic 0.419ns (26.529%)  route 1.160ns (73.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X59Y84         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.160     1.579    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X59Y86         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X59Y86         FDCE (Setup_fdce_C_D)       -0.268    39.732    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.732    
                         arrival time                          -1.579    
  -------------------------------------------------------------------
                         slack                                 38.153    

Slack (MET) :             38.187ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.718ns  (logic 0.456ns (26.548%)  route 1.262ns (73.452%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X60Y84         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.262     1.718    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X60Y86         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X60Y86         FDCE (Setup_fdce_C_D)       -0.095    39.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.718    
  -------------------------------------------------------------------
                         slack                                 38.187    

Slack (MET) :             38.493ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.414ns  (logic 0.518ns (36.627%)  route 0.896ns (63.373%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X58Y84         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.896     1.414    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X59Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X59Y85         FDCE (Setup_fdce_C_D)       -0.093    39.907    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.907    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                 38.493    

Slack (MET) :             38.499ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.396ns  (logic 0.456ns (32.658%)  route 0.940ns (67.342%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X59Y84         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.940     1.396    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X59Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X59Y85         FDCE (Setup_fdce_C_D)       -0.105    39.895    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.895    
                         arrival time                          -1.396    
  -------------------------------------------------------------------
                         slack                                 38.499    





---------------------------------------------------------------------------------------------------
From Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       37.993ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.993ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.912ns  (logic 0.456ns (23.851%)  route 1.456ns (76.149%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.456     1.912    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X65Y89         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X65Y89         FDCE (Setup_fdce_C_D)       -0.095    39.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.912    
  -------------------------------------------------------------------
                         slack                                 37.993    

Slack (MET) :             38.153ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.579ns  (logic 0.419ns (26.529%)  route 1.160ns (73.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X59Y84         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.160     1.579    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X59Y86         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X59Y86         FDCE (Setup_fdce_C_D)       -0.268    39.732    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.732    
                         arrival time                          -1.579    
  -------------------------------------------------------------------
                         slack                                 38.153    

Slack (MET) :             38.187ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.718ns  (logic 0.456ns (26.548%)  route 1.262ns (73.452%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X60Y84         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.262     1.718    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X60Y86         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X60Y86         FDCE (Setup_fdce_C_D)       -0.095    39.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.718    
  -------------------------------------------------------------------
                         slack                                 38.187    

Slack (MET) :             38.436ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.296ns  (logic 0.419ns (32.340%)  route 0.877ns (67.660%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X64Y88         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.877     1.296    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X63Y89         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X63Y89         FDCE (Setup_fdce_C_D)       -0.268    39.732    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.732    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                 38.436    

Slack (MET) :             38.493ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.414ns  (logic 0.518ns (36.627%)  route 0.896ns (63.373%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X58Y84         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.896     1.414    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X59Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X59Y85         FDCE (Setup_fdce_C_D)       -0.093    39.907    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.907    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                 38.493    

Slack (MET) :             38.499ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.396ns  (logic 0.456ns (32.658%)  route 0.940ns (67.342%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X59Y84         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.940     1.396    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X59Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X59Y85         FDCE (Setup_fdce_C_D)       -0.105    39.895    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.895    
                         arrival time                          -1.396    
  -------------------------------------------------------------------
                         slack                                 38.499    

Slack (MET) :             38.834ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.898ns  (logic 0.419ns (46.655%)  route 0.479ns (53.345%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.479     0.898    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X65Y89         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X65Y89         FDCE (Setup_fdce_C_D)       -0.268    39.732    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.732    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                 38.834    

Slack (MET) :             38.903ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.050ns  (logic 0.456ns (43.428%)  route 0.594ns (56.572%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X64Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.594     1.050    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X62Y89         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X62Y89         FDCE (Setup_fdce_C_D)       -0.047    39.953    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.953    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                 38.903    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ZynqDesign_i/ethernetlite_0/phy_rx_clk
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       38.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.484ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.419ns (45.454%)  route 0.503ns (54.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 43.204 - 40.000 ) 
    Source Clock Delay      (SCD):    3.654ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.709     3.654    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X60Y83         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDPE (Prop_fdpe_C_Q)         0.419     4.073 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.503     4.575    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X60Y82         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X49Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.579    41.579    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.670 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.535    43.204    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.424    43.629    
                         clock uncertainty           -0.035    43.593    
    SLICE_X60Y82         FDPE (Recov_fdpe_C_PRE)     -0.534    43.059    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         43.059    
                         arrival time                          -4.575    
  -------------------------------------------------------------------
                         slack                                 38.484    

Slack (MET) :             38.484ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.419ns (45.454%)  route 0.503ns (54.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 43.204 - 40.000 ) 
    Source Clock Delay      (SCD):    3.654ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.709     3.654    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X60Y83         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDPE (Prop_fdpe_C_Q)         0.419     4.073 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.503     4.575    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X60Y82         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X49Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.579    41.579    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.670 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.535    43.204    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.424    43.629    
                         clock uncertainty           -0.035    43.593    
    SLICE_X60Y82         FDPE (Recov_fdpe_C_PRE)     -0.534    43.059    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         43.059    
                         arrival time                          -4.575    
  -------------------------------------------------------------------
                         slack                                 38.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.408%)  route 0.197ns (60.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.761     0.761    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.787 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.576     1.362    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X60Y83         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDPE (Prop_fdpe_C_Q)         0.128     1.490 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.197     1.687    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X60Y82         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.874     0.874    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.903 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.842     1.745    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.369     1.375    
    SLICE_X60Y82         FDPE (Remov_fdpe_C_PRE)     -0.149     1.226    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.408%)  route 0.197ns (60.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.761     0.761    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.787 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.576     1.362    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X60Y83         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDPE (Prop_fdpe_C_Q)         0.128     1.490 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.197     1.687    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X60Y82         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.874     0.874    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.903 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.842     1.745    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.369     1.375    
    SLICE_X60Y82         FDPE (Remov_fdpe_C_PRE)     -0.149     1.226    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.461    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       38.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.484ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.419ns (45.454%)  route 0.503ns (54.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.332ns = ( 43.332 - 40.000 ) 
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.991     1.991    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     2.092 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.709     3.801    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X60Y83         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDPE (Prop_fdpe_C_Q)         0.419     4.220 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.503     4.723    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X60Y82         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X51Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.706    41.706    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    41.797 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.535    43.332    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.444    43.776    
                         clock uncertainty           -0.035    43.741    
    SLICE_X60Y82         FDPE (Recov_fdpe_C_PRE)     -0.534    43.207    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         43.207    
                         arrival time                          -4.723    
  -------------------------------------------------------------------
                         slack                                 38.484    

Slack (MET) :             38.484ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.419ns (45.454%)  route 0.503ns (54.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.332ns = ( 43.332 - 40.000 ) 
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.991     1.991    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     2.092 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.709     3.801    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X60Y83         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDPE (Prop_fdpe_C_Q)         0.419     4.220 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.503     4.723    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X60Y82         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X51Y81         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.706    41.706    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    41.797 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.535    43.332    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.444    43.776    
                         clock uncertainty           -0.035    43.741    
    SLICE_X60Y82         FDPE (Recov_fdpe_C_PRE)     -0.534    43.207    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         43.207    
                         arrival time                          -4.723    
  -------------------------------------------------------------------
                         slack                                 38.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.408%)  route 0.197ns (60.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.840     0.840    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.866 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.576     1.442    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X60Y83         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDPE (Prop_fdpe_C_Q)         0.128     1.570 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.197     1.767    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X60Y82         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.963     0.963    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.992 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.842     1.834    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.379     1.455    
    SLICE_X60Y82         FDPE (Remov_fdpe_C_PRE)     -0.149     1.306    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.408%)  route 0.197ns (60.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.840     0.840    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.866 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.576     1.442    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X60Y83         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDPE (Prop_fdpe_C_Q)         0.128     1.570 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.197     1.767    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X60Y82         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X51Y81         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.963     0.963    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.992 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.842     1.834    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X60Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.379     1.455    
    SLICE_X60Y82         FDPE (Remov_fdpe_C_PRE)     -0.149     1.306    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.461    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.300ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.419ns (44.043%)  route 0.532ns (55.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.714     3.008    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X65Y91         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDPE (Prop_fdpe_C_Q)         0.419     3.427 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.532     3.959    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X63Y91         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.539    12.718    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X63Y91         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.229    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X63Y91         FDPE (Recov_fdpe_C_PRE)     -0.534    12.259    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.259    
                         arrival time                          -3.959    
  -------------------------------------------------------------------
                         slack                                  8.300    

Slack (MET) :             8.300ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.419ns (44.043%)  route 0.532ns (55.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.714     3.008    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X65Y91         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDPE (Prop_fdpe_C_Q)         0.419     3.427 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.532     3.959    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X63Y91         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        1.539    12.718    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X63Y91         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.229    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X63Y91         FDPE (Recov_fdpe_C_PRE)     -0.534    12.259    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.259    
                         arrival time                          -3.959    
  -------------------------------------------------------------------
                         slack                                  8.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.586%)  route 0.195ns (60.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.578     0.914    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X65Y91         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDPE (Prop_fdpe_C_Q)         0.128     1.042 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.195     1.237    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X63Y91         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.847     1.213    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X63Y91         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.264     0.949    
    SLICE_X63Y91         FDPE (Remov_fdpe_C_PRE)     -0.149     0.800    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.586%)  route 0.195ns (60.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.578     0.914    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X65Y91         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDPE (Prop_fdpe_C_Q)         0.128     1.042 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.195     1.237    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X63Y91         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2619, routed)        0.847     1.213    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X63Y91         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.264     0.949    
    SLICE_X63Y91         FDPE (Remov_fdpe_C_PRE)     -0.149     0.800    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.437    





