#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000020dd7279f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000020dd75042d0_0 .net "PC", 31 0, L_0000020dd75815f0;  1 drivers
v0000020dd7501f30_0 .net "cycles_consumed", 31 0, v0000020dd7502bb0_0;  1 drivers
v0000020dd75038d0_0 .var "input_clk", 0 0;
v0000020dd7501fd0_0 .var "rst", 0 0;
S_0000020dd731d800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000020dd7279f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000020dd7440ad0 .functor NOR 1, v0000020dd75038d0_0, v0000020dd74e7080_0, C4<0>, C4<0>;
L_0000020dd7442190 .functor AND 1, v0000020dd74cf040_0, v0000020dd74ced20_0, C4<1>, C4<1>;
L_0000020dd7441ef0 .functor AND 1, L_0000020dd7442190, L_0000020dd7503a10, C4<1>, C4<1>;
L_0000020dd74420b0 .functor AND 1, v0000020dd74c1560_0, v0000020dd74c03e0_0, C4<1>, C4<1>;
L_0000020dd7440ec0 .functor AND 1, L_0000020dd74420b0, L_0000020dd75022f0, C4<1>, C4<1>;
L_0000020dd7441320 .functor AND 1, v0000020dd74e85c0_0, v0000020dd74e8ca0_0, C4<1>, C4<1>;
L_0000020dd7440f30 .functor AND 1, L_0000020dd7441320, L_0000020dd7502570, C4<1>, C4<1>;
L_0000020dd7441940 .functor AND 1, v0000020dd74cf040_0, v0000020dd74ced20_0, C4<1>, C4<1>;
L_0000020dd7440fa0 .functor AND 1, L_0000020dd7441940, L_0000020dd75026b0, C4<1>, C4<1>;
L_0000020dd7441010 .functor AND 1, v0000020dd74c1560_0, v0000020dd74c03e0_0, C4<1>, C4<1>;
L_0000020dd74422e0 .functor AND 1, L_0000020dd7441010, L_0000020dd75027f0, C4<1>, C4<1>;
L_0000020dd7441080 .functor AND 1, v0000020dd74e85c0_0, v0000020dd74e8ca0_0, C4<1>, C4<1>;
L_0000020dd7440750 .functor AND 1, L_0000020dd7441080, L_0000020dd7502890, C4<1>, C4<1>;
L_0000020dd75075c0 .functor NOT 1, L_0000020dd7440ad0, C4<0>, C4<0>, C4<0>;
L_0000020dd7508040 .functor NOT 1, L_0000020dd7440ad0, C4<0>, C4<0>, C4<0>;
L_0000020dd751b540 .functor NOT 1, L_0000020dd7440ad0, C4<0>, C4<0>, C4<0>;
L_0000020dd751d1b0 .functor NOT 1, L_0000020dd7440ad0, C4<0>, C4<0>, C4<0>;
L_0000020dd751d300 .functor NOT 1, L_0000020dd7440ad0, C4<0>, C4<0>, C4<0>;
L_0000020dd75815f0 .functor BUFZ 32, v0000020dd74ec8a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020dd74e7ee0_0 .net "EX1_ALU_OPER1", 31 0, L_0000020dd75091c0;  1 drivers
v0000020dd74e7b20_0 .net "EX1_ALU_OPER2", 31 0, L_0000020dd751cdc0;  1 drivers
v0000020dd74e8020_0 .net "EX1_PC", 31 0, v0000020dd74d1200_0;  1 drivers
v0000020dd74e82a0_0 .net "EX1_PFC", 31 0, v0000020dd74d03a0_0;  1 drivers
v0000020dd74e8340_0 .net "EX1_PFC_to_IF", 31 0, L_0000020dd74ffd70;  1 drivers
v0000020dd74e83e0_0 .net "EX1_forward_to_B", 31 0, v0000020dd74d15c0_0;  1 drivers
v0000020dd74e8660_0 .net "EX1_is_beq", 0 0, v0000020dd74d1480_0;  1 drivers
v0000020dd74e8700_0 .net "EX1_is_bne", 0 0, v0000020dd74d0c60_0;  1 drivers
v0000020dd74eadc0_0 .net "EX1_is_jal", 0 0, v0000020dd74d0d00_0;  1 drivers
v0000020dd74eb220_0 .net "EX1_is_jr", 0 0, v0000020dd74d0e40_0;  1 drivers
v0000020dd74eb5e0_0 .net "EX1_is_oper2_immed", 0 0, v0000020dd74d1520_0;  1 drivers
v0000020dd74eaf00_0 .net "EX1_memread", 0 0, v0000020dd74d1840_0;  1 drivers
v0000020dd74e9b00_0 .net "EX1_memwrite", 0 0, v0000020dd74d13e0_0;  1 drivers
v0000020dd74e9ba0_0 .net "EX1_opcode", 11 0, v0000020dd74d08a0_0;  1 drivers
v0000020dd74eb180_0 .net "EX1_predicted", 0 0, v0000020dd74d04e0_0;  1 drivers
v0000020dd74e94c0_0 .net "EX1_rd_ind", 4 0, v0000020dd74d0ee0_0;  1 drivers
v0000020dd74eba40_0 .net "EX1_rd_indzero", 0 0, v0000020dd74d01c0_0;  1 drivers
v0000020dd74eb9a0_0 .net "EX1_regwrite", 0 0, v0000020dd74d0440_0;  1 drivers
v0000020dd74ea500_0 .net "EX1_rs1", 31 0, v0000020dd74d06c0_0;  1 drivers
v0000020dd74ea3c0_0 .net "EX1_rs1_ind", 4 0, v0000020dd74d1020_0;  1 drivers
v0000020dd74e9560_0 .net "EX1_rs2", 31 0, v0000020dd74d10c0_0;  1 drivers
v0000020dd74e9a60_0 .net "EX1_rs2_ind", 4 0, v0000020dd74d12a0_0;  1 drivers
v0000020dd74eb7c0_0 .net "EX1_rs2_out", 31 0, L_0000020dd751ca40;  1 drivers
v0000020dd74e99c0_0 .net "EX2_ALU_OPER1", 31 0, v0000020dd74cee60_0;  1 drivers
v0000020dd74eb860_0 .net "EX2_ALU_OPER2", 31 0, v0000020dd74ce0a0_0;  1 drivers
v0000020dd74ea140_0 .net "EX2_ALU_OUT", 31 0, L_0000020dd74ffe10;  1 drivers
v0000020dd74ea320_0 .net "EX2_PC", 31 0, v0000020dd74cef00_0;  1 drivers
v0000020dd74e97e0_0 .net "EX2_PFC_to_IF", 31 0, v0000020dd74ce500_0;  1 drivers
v0000020dd74ea780_0 .net "EX2_forward_to_B", 31 0, v0000020dd74ce460_0;  1 drivers
v0000020dd74e9ec0_0 .net "EX2_is_beq", 0 0, v0000020dd74ce640_0;  1 drivers
v0000020dd74e9c40_0 .net "EX2_is_bne", 0 0, v0000020dd74ceb40_0;  1 drivers
v0000020dd74eb360_0 .net "EX2_is_jal", 0 0, v0000020dd74cf360_0;  1 drivers
v0000020dd74ea1e0_0 .net "EX2_is_jr", 0 0, v0000020dd74ce780_0;  1 drivers
v0000020dd74e9ce0_0 .net "EX2_is_oper2_immed", 0 0, v0000020dd74ce820_0;  1 drivers
v0000020dd74ea5a0_0 .net "EX2_memread", 0 0, v0000020dd74ce8c0_0;  1 drivers
v0000020dd74eac80_0 .net "EX2_memwrite", 0 0, v0000020dd74ce960_0;  1 drivers
v0000020dd74eb2c0_0 .net "EX2_opcode", 11 0, v0000020dd74cebe0_0;  1 drivers
v0000020dd74ea280_0 .net "EX2_predicted", 0 0, v0000020dd74cefa0_0;  1 drivers
v0000020dd74ebae0_0 .net "EX2_rd_ind", 4 0, v0000020dd74cec80_0;  1 drivers
v0000020dd74eab40_0 .net "EX2_rd_indzero", 0 0, v0000020dd74ced20_0;  1 drivers
v0000020dd74e9380_0 .net "EX2_regwrite", 0 0, v0000020dd74cf040_0;  1 drivers
v0000020dd74ea820_0 .net "EX2_rs1", 31 0, v0000020dd74cf400_0;  1 drivers
v0000020dd74eb720_0 .net "EX2_rs1_ind", 4 0, v0000020dd74cf4a0_0;  1 drivers
v0000020dd74ea000_0 .net "EX2_rs2_ind", 4 0, v0000020dd74cf5e0_0;  1 drivers
v0000020dd74e9920_0 .net "EX2_rs2_out", 31 0, v0000020dd74cf680_0;  1 drivers
v0000020dd74e9880_0 .net "ID_INST", 31 0, v0000020dd74d6710_0;  1 drivers
v0000020dd74ea8c0_0 .net "ID_PC", 31 0, v0000020dd74d67b0_0;  1 drivers
v0000020dd74eabe0_0 .net "ID_PFC_to_EX", 31 0, L_0000020dd7506530;  1 drivers
v0000020dd74ead20_0 .net "ID_PFC_to_IF", 31 0, L_0000020dd75063f0;  1 drivers
v0000020dd74eb900_0 .net "ID_forward_to_B", 31 0, L_0000020dd75068f0;  1 drivers
v0000020dd74e9600_0 .net "ID_is_beq", 0 0, L_0000020dd7505770;  1 drivers
v0000020dd74e9420_0 .net "ID_is_bne", 0 0, L_0000020dd7506170;  1 drivers
v0000020dd74eafa0_0 .net "ID_is_j", 0 0, L_0000020dd7506d50;  1 drivers
v0000020dd74e9d80_0 .net "ID_is_jal", 0 0, L_0000020dd7507250;  1 drivers
v0000020dd74eb400_0 .net "ID_is_jr", 0 0, L_0000020dd7505e50;  1 drivers
v0000020dd74ea460_0 .net "ID_is_oper2_immed", 0 0, L_0000020dd7509000;  1 drivers
v0000020dd74ea960_0 .net "ID_memread", 0 0, L_0000020dd7506fd0;  1 drivers
v0000020dd74e96a0_0 .net "ID_memwrite", 0 0, L_0000020dd7507110;  1 drivers
v0000020dd74ea640_0 .net "ID_opcode", 11 0, v0000020dd74ecf80_0;  1 drivers
v0000020dd74e9f60_0 .net "ID_predicted", 0 0, v0000020dd74d74d0_0;  1 drivers
v0000020dd74ea6e0_0 .net "ID_rd_ind", 4 0, v0000020dd74ec080_0;  1 drivers
v0000020dd74e9740_0 .net "ID_regwrite", 0 0, L_0000020dd7507430;  1 drivers
v0000020dd74e9e20_0 .net "ID_rs1", 31 0, v0000020dd74d38d0_0;  1 drivers
v0000020dd74ea0a0_0 .net "ID_rs1_ind", 4 0, v0000020dd74ec1c0_0;  1 drivers
v0000020dd74eaa00_0 .net "ID_rs2", 31 0, v0000020dd74d2890_0;  1 drivers
v0000020dd74eb040_0 .net "ID_rs2_ind", 4 0, v0000020dd74edde0_0;  1 drivers
v0000020dd74eaaa0_0 .net "IF_INST", 31 0, L_0000020dd7508c10;  1 drivers
v0000020dd74eae60_0 .net "IF_pc", 31 0, v0000020dd74ec8a0_0;  1 drivers
v0000020dd74eb0e0_0 .net "MEM_ALU_OUT", 31 0, v0000020dd74c0d40_0;  1 drivers
v0000020dd74eb4a0_0 .net "MEM_Data_mem_out", 31 0, v0000020dd74e7e40_0;  1 drivers
v0000020dd74eb540_0 .net "MEM_memread", 0 0, v0000020dd74c0480_0;  1 drivers
v0000020dd74eb680_0 .net "MEM_memwrite", 0 0, v0000020dd74c14c0_0;  1 drivers
v0000020dd7503790_0 .net "MEM_opcode", 11 0, v0000020dd74c0de0_0;  1 drivers
v0000020dd7503dd0_0 .net "MEM_rd_ind", 4 0, v0000020dd74c1740_0;  1 drivers
v0000020dd7504410_0 .net "MEM_rd_indzero", 0 0, v0000020dd74c03e0_0;  1 drivers
v0000020dd7504050_0 .net "MEM_regwrite", 0 0, v0000020dd74c1560_0;  1 drivers
v0000020dd7502a70_0 .net "MEM_rs2", 31 0, v0000020dd74c1a60_0;  1 drivers
v0000020dd7503e70_0 .net "PC", 31 0, L_0000020dd75815f0;  alias, 1 drivers
v0000020dd75036f0_0 .net "STALL_ID1_FLUSH", 0 0, v0000020dd74d8bf0_0;  1 drivers
v0000020dd7503b50_0 .net "STALL_ID2_FLUSH", 0 0, v0000020dd74d9a50_0;  1 drivers
v0000020dd7502ed0_0 .net "STALL_IF_FLUSH", 0 0, v0000020dd74d9e10_0;  1 drivers
v0000020dd7503bf0_0 .net "WB_ALU_OUT", 31 0, v0000020dd74e6ea0_0;  1 drivers
v0000020dd75029d0_0 .net "WB_Data_mem_out", 31 0, v0000020dd74e6f40_0;  1 drivers
v0000020dd7504230_0 .net "WB_memread", 0 0, v0000020dd74e6fe0_0;  1 drivers
v0000020dd7502070_0 .net "WB_rd_ind", 4 0, v0000020dd74e8b60_0;  1 drivers
v0000020dd7503150_0 .net "WB_rd_indzero", 0 0, v0000020dd74e8ca0_0;  1 drivers
v0000020dd7502e30_0 .net "WB_regwrite", 0 0, v0000020dd74e85c0_0;  1 drivers
v0000020dd7503ab0_0 .net "Wrong_prediction", 0 0, L_0000020dd751d220;  1 drivers
v0000020dd7502f70_0 .net *"_ivl_1", 0 0, L_0000020dd7442190;  1 drivers
v0000020dd7504370_0 .net *"_ivl_13", 0 0, L_0000020dd7441320;  1 drivers
v0000020dd7503f10_0 .net *"_ivl_14", 0 0, L_0000020dd7502570;  1 drivers
v0000020dd7503290_0 .net *"_ivl_19", 0 0, L_0000020dd7441940;  1 drivers
v0000020dd7502110_0 .net *"_ivl_2", 0 0, L_0000020dd7503a10;  1 drivers
v0000020dd75021b0_0 .net *"_ivl_20", 0 0, L_0000020dd75026b0;  1 drivers
v0000020dd7503010_0 .net *"_ivl_25", 0 0, L_0000020dd7441010;  1 drivers
v0000020dd7502390_0 .net *"_ivl_26", 0 0, L_0000020dd75027f0;  1 drivers
v0000020dd7503c90_0 .net *"_ivl_31", 0 0, L_0000020dd7441080;  1 drivers
v0000020dd7501d50_0 .net *"_ivl_32", 0 0, L_0000020dd7502890;  1 drivers
v0000020dd75035b0_0 .net *"_ivl_40", 31 0, L_0000020dd75072f0;  1 drivers
L_0000020dd7520c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020dd7503d30_0 .net *"_ivl_43", 26 0, L_0000020dd7520c58;  1 drivers
L_0000020dd7520ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020dd75044b0_0 .net/2u *"_ivl_44", 31 0, L_0000020dd7520ca0;  1 drivers
v0000020dd7503fb0_0 .net *"_ivl_52", 31 0, L_0000020dd7574950;  1 drivers
L_0000020dd7520d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020dd75024d0_0 .net *"_ivl_55", 26 0, L_0000020dd7520d30;  1 drivers
L_0000020dd7520d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020dd7502d90_0 .net/2u *"_ivl_56", 31 0, L_0000020dd7520d78;  1 drivers
v0000020dd7502930_0 .net *"_ivl_7", 0 0, L_0000020dd74420b0;  1 drivers
v0000020dd7503650_0 .net *"_ivl_8", 0 0, L_0000020dd75022f0;  1 drivers
v0000020dd7503510_0 .net "alu_selA", 1 0, L_0000020dd7502610;  1 drivers
v0000020dd7502b10_0 .net "alu_selB", 1 0, L_0000020dd7506b70;  1 drivers
v0000020dd75031f0_0 .net "clk", 0 0, L_0000020dd7440ad0;  1 drivers
v0000020dd7502bb0_0 .var "cycles_consumed", 31 0;
v0000020dd7502250_0 .net "exhaz", 0 0, L_0000020dd7440ec0;  1 drivers
v0000020dd75030b0_0 .net "exhaz2", 0 0, L_0000020dd74422e0;  1 drivers
v0000020dd7503330_0 .net "hlt", 0 0, v0000020dd74e7080_0;  1 drivers
v0000020dd75040f0_0 .net "idhaz", 0 0, L_0000020dd7441ef0;  1 drivers
v0000020dd7501df0_0 .net "idhaz2", 0 0, L_0000020dd7440fa0;  1 drivers
v0000020dd75033d0_0 .net "if_id_write", 0 0, v0000020dd74da310_0;  1 drivers
v0000020dd7503970_0 .net "input_clk", 0 0, v0000020dd75038d0_0;  1 drivers
v0000020dd7502750_0 .net "is_branch_and_taken", 0 0, L_0000020dd7507780;  1 drivers
v0000020dd7502c50_0 .net "memhaz", 0 0, L_0000020dd7440f30;  1 drivers
v0000020dd7501e90_0 .net "memhaz2", 0 0, L_0000020dd7440750;  1 drivers
v0000020dd7503470_0 .net "pc_src", 2 0, L_0000020dd7504b90;  1 drivers
v0000020dd7502cf0_0 .net "pc_write", 0 0, v0000020dd74da3b0_0;  1 drivers
v0000020dd7503830_0 .net "rst", 0 0, v0000020dd7501fd0_0;  1 drivers
v0000020dd7504190_0 .net "store_rs2_forward", 1 0, L_0000020dd7506a30;  1 drivers
v0000020dd7502430_0 .net "wdata_to_reg_file", 31 0, L_0000020dd751d060;  1 drivers
E_0000020dd7458390/0 .event negedge, v0000020dd74d8fb0_0;
E_0000020dd7458390/1 .event posedge, v0000020dd74c0520_0;
E_0000020dd7458390 .event/or E_0000020dd7458390/0, E_0000020dd7458390/1;
L_0000020dd7503a10 .cmp/eq 5, v0000020dd74cec80_0, v0000020dd74d1020_0;
L_0000020dd75022f0 .cmp/eq 5, v0000020dd74c1740_0, v0000020dd74d1020_0;
L_0000020dd7502570 .cmp/eq 5, v0000020dd74e8b60_0, v0000020dd74d1020_0;
L_0000020dd75026b0 .cmp/eq 5, v0000020dd74cec80_0, v0000020dd74d12a0_0;
L_0000020dd75027f0 .cmp/eq 5, v0000020dd74c1740_0, v0000020dd74d12a0_0;
L_0000020dd7502890 .cmp/eq 5, v0000020dd74e8b60_0, v0000020dd74d12a0_0;
L_0000020dd75072f0 .concat [ 5 27 0 0], v0000020dd74ec080_0, L_0000020dd7520c58;
L_0000020dd7507390 .cmp/ne 32, L_0000020dd75072f0, L_0000020dd7520ca0;
L_0000020dd7574950 .concat [ 5 27 0 0], v0000020dd74cec80_0, L_0000020dd7520d30;
L_0000020dd7574810 .cmp/ne 32, L_0000020dd7574950, L_0000020dd7520d78;
S_0000020dd731d990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000020dd731d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000020dd7442120 .functor NOT 1, L_0000020dd7440ec0, C4<0>, C4<0>, C4<0>;
L_0000020dd7441860 .functor AND 1, L_0000020dd7440f30, L_0000020dd7442120, C4<1>, C4<1>;
L_0000020dd7441be0 .functor OR 1, L_0000020dd7441ef0, L_0000020dd7441860, C4<0>, C4<0>;
L_0000020dd7442200 .functor OR 1, L_0000020dd7441ef0, L_0000020dd7440ec0, C4<0>, C4<0>;
v0000020dd7466e80_0 .net *"_ivl_12", 0 0, L_0000020dd7442200;  1 drivers
v0000020dd7467380_0 .net *"_ivl_2", 0 0, L_0000020dd7442120;  1 drivers
v0000020dd7468320_0 .net *"_ivl_5", 0 0, L_0000020dd7441860;  1 drivers
v0000020dd7468140_0 .net *"_ivl_7", 0 0, L_0000020dd7441be0;  1 drivers
v0000020dd74671a0_0 .net "alu_selA", 1 0, L_0000020dd7502610;  alias, 1 drivers
v0000020dd7466f20_0 .net "exhaz", 0 0, L_0000020dd7440ec0;  alias, 1 drivers
v0000020dd7466ac0_0 .net "idhaz", 0 0, L_0000020dd7441ef0;  alias, 1 drivers
v0000020dd7466b60_0 .net "memhaz", 0 0, L_0000020dd7440f30;  alias, 1 drivers
L_0000020dd7502610 .concat8 [ 1 1 0 0], L_0000020dd7441be0, L_0000020dd7442200;
S_0000020dd73169c0 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000020dd731d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000020dd74410f0 .functor NOT 1, L_0000020dd74422e0, C4<0>, C4<0>, C4<0>;
L_0000020dd7441400 .functor AND 1, L_0000020dd7440750, L_0000020dd74410f0, C4<1>, C4<1>;
L_0000020dd7441710 .functor OR 1, L_0000020dd7440fa0, L_0000020dd7441400, C4<0>, C4<0>;
L_0000020dd7441780 .functor NOT 1, v0000020dd74d1520_0, C4<0>, C4<0>, C4<0>;
L_0000020dd74419b0 .functor AND 1, L_0000020dd7441710, L_0000020dd7441780, C4<1>, C4<1>;
L_0000020dd7441a20 .functor OR 1, L_0000020dd7440fa0, L_0000020dd74422e0, C4<0>, C4<0>;
L_0000020dd7441a90 .functor NOT 1, v0000020dd74d1520_0, C4<0>, C4<0>, C4<0>;
L_0000020dd7441b00 .functor AND 1, L_0000020dd7441a20, L_0000020dd7441a90, C4<1>, C4<1>;
v0000020dd74680a0_0 .net "EX1_is_oper2_immed", 0 0, v0000020dd74d1520_0;  alias, 1 drivers
v0000020dd74683c0_0 .net *"_ivl_11", 0 0, L_0000020dd74419b0;  1 drivers
v0000020dd74674c0_0 .net *"_ivl_16", 0 0, L_0000020dd7441a20;  1 drivers
v0000020dd7467560_0 .net *"_ivl_17", 0 0, L_0000020dd7441a90;  1 drivers
v0000020dd7466c00_0 .net *"_ivl_2", 0 0, L_0000020dd74410f0;  1 drivers
v0000020dd7466ca0_0 .net *"_ivl_20", 0 0, L_0000020dd7441b00;  1 drivers
v0000020dd7467880_0 .net *"_ivl_5", 0 0, L_0000020dd7441400;  1 drivers
v0000020dd7466fc0_0 .net *"_ivl_7", 0 0, L_0000020dd7441710;  1 drivers
v0000020dd7467ec0_0 .net *"_ivl_8", 0 0, L_0000020dd7441780;  1 drivers
v0000020dd7467100_0 .net "alu_selB", 1 0, L_0000020dd7506b70;  alias, 1 drivers
v0000020dd7467b00_0 .net "exhaz", 0 0, L_0000020dd74422e0;  alias, 1 drivers
v0000020dd7467600_0 .net "idhaz", 0 0, L_0000020dd7440fa0;  alias, 1 drivers
v0000020dd74676a0_0 .net "memhaz", 0 0, L_0000020dd7440750;  alias, 1 drivers
L_0000020dd7506b70 .concat8 [ 1 1 0 0], L_0000020dd74419b0, L_0000020dd7441b00;
S_0000020dd7316b50 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000020dd731d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000020dd7442510 .functor NOT 1, L_0000020dd74422e0, C4<0>, C4<0>, C4<0>;
L_0000020dd7442350 .functor AND 1, L_0000020dd7440750, L_0000020dd7442510, C4<1>, C4<1>;
L_0000020dd74424a0 .functor OR 1, L_0000020dd7440fa0, L_0000020dd7442350, C4<0>, C4<0>;
L_0000020dd74425f0 .functor OR 1, L_0000020dd7440fa0, L_0000020dd74422e0, C4<0>, C4<0>;
v0000020dd7467920_0 .net *"_ivl_12", 0 0, L_0000020dd74425f0;  1 drivers
v0000020dd74679c0_0 .net *"_ivl_2", 0 0, L_0000020dd7442510;  1 drivers
v0000020dd7467a60_0 .net *"_ivl_5", 0 0, L_0000020dd7442350;  1 drivers
v0000020dd7467ce0_0 .net *"_ivl_7", 0 0, L_0000020dd74424a0;  1 drivers
v0000020dd7467d80_0 .net "exhaz", 0 0, L_0000020dd74422e0;  alias, 1 drivers
v0000020dd7467f60_0 .net "idhaz", 0 0, L_0000020dd7440fa0;  alias, 1 drivers
v0000020dd73e3840_0 .net "memhaz", 0 0, L_0000020dd7440750;  alias, 1 drivers
v0000020dd73e3ac0_0 .net "store_rs2_forward", 1 0, L_0000020dd7506a30;  alias, 1 drivers
L_0000020dd7506a30 .concat8 [ 1 1 0 0], L_0000020dd74424a0, L_0000020dd74425f0;
S_0000020dd7269aa0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_0000020dd731d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000020dd73e23a0_0 .net "EX_ALU_OUT", 31 0, L_0000020dd74ffe10;  alias, 1 drivers
v0000020dd73e3020_0 .net "EX_memread", 0 0, v0000020dd74ce8c0_0;  alias, 1 drivers
v0000020dd73bdc40_0 .net "EX_memwrite", 0 0, v0000020dd74ce960_0;  alias, 1 drivers
v0000020dd73be140_0 .net "EX_opcode", 11 0, v0000020dd74cebe0_0;  alias, 1 drivers
v0000020dd74c19c0_0 .net "EX_rd_ind", 4 0, v0000020dd74cec80_0;  alias, 1 drivers
v0000020dd74c0980_0 .net "EX_rd_indzero", 0 0, L_0000020dd7574810;  1 drivers
v0000020dd74c0e80_0 .net "EX_regwrite", 0 0, v0000020dd74cf040_0;  alias, 1 drivers
v0000020dd74c0700_0 .net "EX_rs2_out", 31 0, v0000020dd74cf680_0;  alias, 1 drivers
v0000020dd74c0d40_0 .var "MEM_ALU_OUT", 31 0;
v0000020dd74c0480_0 .var "MEM_memread", 0 0;
v0000020dd74c14c0_0 .var "MEM_memwrite", 0 0;
v0000020dd74c0de0_0 .var "MEM_opcode", 11 0;
v0000020dd74c1740_0 .var "MEM_rd_ind", 4 0;
v0000020dd74c03e0_0 .var "MEM_rd_indzero", 0 0;
v0000020dd74c1560_0 .var "MEM_regwrite", 0 0;
v0000020dd74c1a60_0 .var "MEM_rs2", 31 0;
v0000020dd74c16a0_0 .net "clk", 0 0, L_0000020dd751d1b0;  1 drivers
v0000020dd74c0520_0 .net "rst", 0 0, v0000020dd7501fd0_0;  alias, 1 drivers
E_0000020dd7458050 .event posedge, v0000020dd74c0520_0, v0000020dd74c16a0_0;
S_0000020dd7269c30 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000020dd731d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000020dd7251490 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020dd72514c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020dd7251500 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020dd7251538 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020dd7251570 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020dd72515a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020dd72515e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020dd7251618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020dd7251650 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020dd7251688 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020dd72516c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020dd72516f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020dd7251730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020dd7251768 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020dd72517a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020dd72517d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020dd7251810 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020dd7251848 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020dd7251880 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020dd72518b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020dd72518f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020dd7251928 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020dd7251960 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020dd7251998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020dd72519d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000020dd751c730 .functor XOR 1, L_0000020dd751c6c0, v0000020dd74cefa0_0, C4<0>, C4<0>;
L_0000020dd751c880 .functor NOT 1, L_0000020dd751c730, C4<0>, C4<0>, C4<0>;
L_0000020dd751cff0 .functor OR 1, v0000020dd7501fd0_0, L_0000020dd751c880, C4<0>, C4<0>;
L_0000020dd751d220 .functor NOT 1, L_0000020dd751cff0, C4<0>, C4<0>, C4<0>;
v0000020dd74c3810_0 .net "ALU_OP", 3 0, v0000020dd74c2f50_0;  1 drivers
v0000020dd74c5430_0 .net "BranchDecision", 0 0, L_0000020dd751c6c0;  1 drivers
v0000020dd74c4df0_0 .net "CF", 0 0, v0000020dd74c29b0_0;  1 drivers
v0000020dd74c4990_0 .net "EX_opcode", 11 0, v0000020dd74cebe0_0;  alias, 1 drivers
v0000020dd74c59d0_0 .net "Wrong_prediction", 0 0, L_0000020dd751d220;  alias, 1 drivers
v0000020dd74c52f0_0 .net "ZF", 0 0, L_0000020dd751bf50;  1 drivers
L_0000020dd7520ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020dd74c47b0_0 .net/2u *"_ivl_0", 31 0, L_0000020dd7520ce8;  1 drivers
v0000020dd74c4850_0 .net *"_ivl_11", 0 0, L_0000020dd751cff0;  1 drivers
v0000020dd74c4670_0 .net *"_ivl_2", 31 0, L_0000020dd7500450;  1 drivers
v0000020dd74c5890_0 .net *"_ivl_6", 0 0, L_0000020dd751c730;  1 drivers
v0000020dd74c5930_0 .net *"_ivl_8", 0 0, L_0000020dd751c880;  1 drivers
v0000020dd74c5610_0 .net "alu_out", 31 0, L_0000020dd74ffe10;  alias, 1 drivers
v0000020dd74c54d0_0 .net "alu_outw", 31 0, v0000020dd74c2eb0_0;  1 drivers
v0000020dd74c56b0_0 .net "is_beq", 0 0, v0000020dd74ce640_0;  alias, 1 drivers
v0000020dd74c5570_0 .net "is_bne", 0 0, v0000020dd74ceb40_0;  alias, 1 drivers
v0000020dd74c5390_0 .net "is_jal", 0 0, v0000020dd74cf360_0;  alias, 1 drivers
v0000020dd74c48f0_0 .net "oper1", 31 0, v0000020dd74cee60_0;  alias, 1 drivers
v0000020dd74c4530_0 .net "oper2", 31 0, v0000020dd74ce0a0_0;  alias, 1 drivers
v0000020dd74c5750_0 .net "pc", 31 0, v0000020dd74cef00_0;  alias, 1 drivers
v0000020dd74c4a30_0 .net "predicted", 0 0, v0000020dd74cefa0_0;  alias, 1 drivers
v0000020dd74c5a70_0 .net "rst", 0 0, v0000020dd7501fd0_0;  alias, 1 drivers
L_0000020dd7500450 .arith/sum 32, v0000020dd74cef00_0, L_0000020dd7520ce8;
L_0000020dd74ffe10 .functor MUXZ 32, v0000020dd74c2eb0_0, L_0000020dd7500450, v0000020dd74cf360_0, C4<>;
S_0000020dd72b0140 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000020dd7269c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000020dd751c500 .functor AND 1, v0000020dd74ce640_0, L_0000020dd751c490, C4<1>, C4<1>;
L_0000020dd751c570 .functor NOT 1, L_0000020dd751c490, C4<0>, C4<0>, C4<0>;
L_0000020dd751c650 .functor AND 1, v0000020dd74ceb40_0, L_0000020dd751c570, C4<1>, C4<1>;
L_0000020dd751c6c0 .functor OR 1, L_0000020dd751c500, L_0000020dd751c650, C4<0>, C4<0>;
v0000020dd74c2870_0 .net "BranchDecision", 0 0, L_0000020dd751c6c0;  alias, 1 drivers
v0000020dd74c25f0_0 .net *"_ivl_2", 0 0, L_0000020dd751c570;  1 drivers
v0000020dd74c4170_0 .net "is_beq", 0 0, v0000020dd74ce640_0;  alias, 1 drivers
v0000020dd74c4210_0 .net "is_beq_taken", 0 0, L_0000020dd751c500;  1 drivers
v0000020dd74c2b90_0 .net "is_bne", 0 0, v0000020dd74ceb40_0;  alias, 1 drivers
v0000020dd74c3ef0_0 .net "is_bne_taken", 0 0, L_0000020dd751c650;  1 drivers
v0000020dd74c2af0_0 .net "is_eq", 0 0, L_0000020dd751c490;  1 drivers
v0000020dd74c2690_0 .net "oper1", 31 0, v0000020dd74cee60_0;  alias, 1 drivers
v0000020dd74c2730_0 .net "oper2", 31 0, v0000020dd74ce0a0_0;  alias, 1 drivers
S_0000020dd72b02d0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000020dd72b0140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000020dd751b5b0 .functor XOR 1, L_0000020dd74ffc30, L_0000020dd74ffeb0, C4<0>, C4<0>;
L_0000020dd751cd50 .functor XOR 1, L_0000020dd74fff50, L_0000020dd7500c70, C4<0>, C4<0>;
L_0000020dd751c1f0 .functor XOR 1, L_0000020dd75017b0, L_0000020dd75010d0, C4<0>, C4<0>;
L_0000020dd751bcb0 .functor XOR 1, L_0000020dd7500130, L_0000020dd75001d0, C4<0>, C4<0>;
L_0000020dd751b620 .functor XOR 1, L_0000020dd75004f0, L_0000020dd7500d10, C4<0>, C4<0>;
L_0000020dd751cab0 .functor XOR 1, L_0000020dd7500db0, L_0000020dd7500e50, C4<0>, C4<0>;
L_0000020dd751c5e0 .functor XOR 1, L_0000020dd7571bb0, L_0000020dd7570b70, C4<0>, C4<0>;
L_0000020dd751b690 .functor XOR 1, L_0000020dd75723d0, L_0000020dd7570210, C4<0>, C4<0>;
L_0000020dd751c2d0 .functor XOR 1, L_0000020dd75702b0, L_0000020dd7570cb0, C4<0>, C4<0>;
L_0000020dd751bc40 .functor XOR 1, L_0000020dd7571610, L_0000020dd7572290, C4<0>, C4<0>;
L_0000020dd751cb20 .functor XOR 1, L_0000020dd7571250, L_0000020dd7571110, C4<0>, C4<0>;
L_0000020dd751cc70 .functor XOR 1, L_0000020dd75712f0, L_0000020dd7572010, C4<0>, C4<0>;
L_0000020dd751b850 .functor XOR 1, L_0000020dd7571f70, L_0000020dd75720b0, C4<0>, C4<0>;
L_0000020dd751bfc0 .functor XOR 1, L_0000020dd7571b10, L_0000020dd7570710, C4<0>, C4<0>;
L_0000020dd751b930 .functor XOR 1, L_0000020dd7570a30, L_0000020dd7572650, C4<0>, C4<0>;
L_0000020dd751b7e0 .functor XOR 1, L_0000020dd7570fd0, L_0000020dd7570e90, C4<0>, C4<0>;
L_0000020dd751b8c0 .functor XOR 1, L_0000020dd75705d0, L_0000020dd7572470, C4<0>, C4<0>;
L_0000020dd751bd90 .functor XOR 1, L_0000020dd75708f0, L_0000020dd75719d0, C4<0>, C4<0>;
L_0000020dd751bbd0 .functor XOR 1, L_0000020dd7570990, L_0000020dd75711b0, C4<0>, C4<0>;
L_0000020dd751ba10 .functor XOR 1, L_0000020dd7570c10, L_0000020dd7570170, C4<0>, C4<0>;
L_0000020dd751ba80 .functor XOR 1, L_0000020dd7570850, L_0000020dd7571e30, C4<0>, C4<0>;
L_0000020dd751c340 .functor XOR 1, L_0000020dd7570d50, L_0000020dd7572510, C4<0>, C4<0>;
L_0000020dd751c3b0 .functor XOR 1, L_0000020dd7571390, L_0000020dd7570350, C4<0>, C4<0>;
L_0000020dd751c7a0 .functor XOR 1, L_0000020dd75714d0, L_0000020dd7570f30, C4<0>, C4<0>;
L_0000020dd751baf0 .functor XOR 1, L_0000020dd7571ed0, L_0000020dd7570670, C4<0>, C4<0>;
L_0000020dd751bb60 .functor XOR 1, L_0000020dd7570df0, L_0000020dd75726f0, C4<0>, C4<0>;
L_0000020dd751bd20 .functor XOR 1, L_0000020dd75725b0, L_0000020dd75703f0, C4<0>, C4<0>;
L_0000020dd751c810 .functor XOR 1, L_0000020dd7572330, L_0000020dd7571070, C4<0>, C4<0>;
L_0000020dd751be00 .functor XOR 1, L_0000020dd7571430, L_0000020dd7571570, C4<0>, C4<0>;
L_0000020dd751bee0 .functor XOR 1, L_0000020dd7570490, L_0000020dd75716b0, C4<0>, C4<0>;
L_0000020dd751c260 .functor XOR 1, L_0000020dd756ff90, L_0000020dd7572150, C4<0>, C4<0>;
L_0000020dd751c420 .functor XOR 1, L_0000020dd7570ad0, L_0000020dd75700d0, C4<0>, C4<0>;
L_0000020dd751c490/0/0 .functor OR 1, L_0000020dd7571750, L_0000020dd75717f0, L_0000020dd7571a70, L_0000020dd7571890;
L_0000020dd751c490/0/4 .functor OR 1, L_0000020dd7570530, L_0000020dd75707b0, L_0000020dd7571930, L_0000020dd7571c50;
L_0000020dd751c490/0/8 .functor OR 1, L_0000020dd7571cf0, L_0000020dd7571d90, L_0000020dd75721f0, L_0000020dd7574db0;
L_0000020dd751c490/0/12 .functor OR 1, L_0000020dd7573370, L_0000020dd7574bd0, L_0000020dd7573d70, L_0000020dd7574130;
L_0000020dd751c490/0/16 .functor OR 1, L_0000020dd7574d10, L_0000020dd7572dd0, L_0000020dd7574e50, L_0000020dd75746d0;
L_0000020dd751c490/0/20 .functor OR 1, L_0000020dd7574770, L_0000020dd7573cd0, L_0000020dd7573690, L_0000020dd7574ef0;
L_0000020dd751c490/0/24 .functor OR 1, L_0000020dd7573730, L_0000020dd75741d0, L_0000020dd7572790, L_0000020dd7572830;
L_0000020dd751c490/0/28 .functor OR 1, L_0000020dd7574450, L_0000020dd75728d0, L_0000020dd7573410, L_0000020dd7572970;
L_0000020dd751c490/1/0 .functor OR 1, L_0000020dd751c490/0/0, L_0000020dd751c490/0/4, L_0000020dd751c490/0/8, L_0000020dd751c490/0/12;
L_0000020dd751c490/1/4 .functor OR 1, L_0000020dd751c490/0/16, L_0000020dd751c490/0/20, L_0000020dd751c490/0/24, L_0000020dd751c490/0/28;
L_0000020dd751c490 .functor NOR 1, L_0000020dd751c490/1/0, L_0000020dd751c490/1/4, C4<0>, C4<0>;
v0000020dd74c0ac0_0 .net *"_ivl_0", 0 0, L_0000020dd751b5b0;  1 drivers
v0000020dd74c1060_0 .net *"_ivl_101", 0 0, L_0000020dd7572470;  1 drivers
v0000020dd74c1600_0 .net *"_ivl_102", 0 0, L_0000020dd751bd90;  1 drivers
v0000020dd74c0ca0_0 .net *"_ivl_105", 0 0, L_0000020dd75708f0;  1 drivers
v0000020dd74c0840_0 .net *"_ivl_107", 0 0, L_0000020dd75719d0;  1 drivers
v0000020dd74c05c0_0 .net *"_ivl_108", 0 0, L_0000020dd751bbd0;  1 drivers
v0000020dd74c0660_0 .net *"_ivl_11", 0 0, L_0000020dd7500c70;  1 drivers
v0000020dd74c07a0_0 .net *"_ivl_111", 0 0, L_0000020dd7570990;  1 drivers
v0000020dd74c08e0_0 .net *"_ivl_113", 0 0, L_0000020dd75711b0;  1 drivers
v0000020dd74c0a20_0 .net *"_ivl_114", 0 0, L_0000020dd751ba10;  1 drivers
v0000020dd74c0c00_0 .net *"_ivl_117", 0 0, L_0000020dd7570c10;  1 drivers
v0000020dd74c0f20_0 .net *"_ivl_119", 0 0, L_0000020dd7570170;  1 drivers
v0000020dd74c17e0_0 .net *"_ivl_12", 0 0, L_0000020dd751c1f0;  1 drivers
v0000020dd74c1100_0 .net *"_ivl_120", 0 0, L_0000020dd751ba80;  1 drivers
v0000020dd74c0fc0_0 .net *"_ivl_123", 0 0, L_0000020dd7570850;  1 drivers
v0000020dd74c11a0_0 .net *"_ivl_125", 0 0, L_0000020dd7571e30;  1 drivers
v0000020dd74c1240_0 .net *"_ivl_126", 0 0, L_0000020dd751c340;  1 drivers
v0000020dd74c12e0_0 .net *"_ivl_129", 0 0, L_0000020dd7570d50;  1 drivers
v0000020dd74c1880_0 .net *"_ivl_131", 0 0, L_0000020dd7572510;  1 drivers
v0000020dd74c1380_0 .net *"_ivl_132", 0 0, L_0000020dd751c3b0;  1 drivers
v0000020dd74c1420_0 .net *"_ivl_135", 0 0, L_0000020dd7571390;  1 drivers
v0000020dd74c1920_0 .net *"_ivl_137", 0 0, L_0000020dd7570350;  1 drivers
v0000020dd74bde60_0 .net *"_ivl_138", 0 0, L_0000020dd751c7a0;  1 drivers
v0000020dd74be540_0 .net *"_ivl_141", 0 0, L_0000020dd75714d0;  1 drivers
v0000020dd74bff80_0 .net *"_ivl_143", 0 0, L_0000020dd7570f30;  1 drivers
v0000020dd74be720_0 .net *"_ivl_144", 0 0, L_0000020dd751baf0;  1 drivers
v0000020dd74bfa80_0 .net *"_ivl_147", 0 0, L_0000020dd7571ed0;  1 drivers
v0000020dd74bf300_0 .net *"_ivl_149", 0 0, L_0000020dd7570670;  1 drivers
v0000020dd74bf940_0 .net *"_ivl_15", 0 0, L_0000020dd75017b0;  1 drivers
v0000020dd74bea40_0 .net *"_ivl_150", 0 0, L_0000020dd751bb60;  1 drivers
v0000020dd74bf8a0_0 .net *"_ivl_153", 0 0, L_0000020dd7570df0;  1 drivers
v0000020dd74c0200_0 .net *"_ivl_155", 0 0, L_0000020dd75726f0;  1 drivers
v0000020dd74bf080_0 .net *"_ivl_156", 0 0, L_0000020dd751bd20;  1 drivers
v0000020dd74bee00_0 .net *"_ivl_159", 0 0, L_0000020dd75725b0;  1 drivers
v0000020dd74bf260_0 .net *"_ivl_161", 0 0, L_0000020dd75703f0;  1 drivers
v0000020dd74bf3a0_0 .net *"_ivl_162", 0 0, L_0000020dd751c810;  1 drivers
v0000020dd74be7c0_0 .net *"_ivl_165", 0 0, L_0000020dd7572330;  1 drivers
v0000020dd74bf440_0 .net *"_ivl_167", 0 0, L_0000020dd7571070;  1 drivers
v0000020dd74bdf00_0 .net *"_ivl_168", 0 0, L_0000020dd751be00;  1 drivers
v0000020dd74bfee0_0 .net *"_ivl_17", 0 0, L_0000020dd75010d0;  1 drivers
v0000020dd74c0160_0 .net *"_ivl_171", 0 0, L_0000020dd7571430;  1 drivers
v0000020dd74be180_0 .net *"_ivl_173", 0 0, L_0000020dd7571570;  1 drivers
v0000020dd74bec20_0 .net *"_ivl_174", 0 0, L_0000020dd751bee0;  1 drivers
v0000020dd74bf4e0_0 .net *"_ivl_177", 0 0, L_0000020dd7570490;  1 drivers
v0000020dd74bf9e0_0 .net *"_ivl_179", 0 0, L_0000020dd75716b0;  1 drivers
v0000020dd74bed60_0 .net *"_ivl_18", 0 0, L_0000020dd751bcb0;  1 drivers
v0000020dd74bf580_0 .net *"_ivl_180", 0 0, L_0000020dd751c260;  1 drivers
v0000020dd74becc0_0 .net *"_ivl_183", 0 0, L_0000020dd756ff90;  1 drivers
v0000020dd74c0020_0 .net *"_ivl_185", 0 0, L_0000020dd7572150;  1 drivers
v0000020dd74bfb20_0 .net *"_ivl_186", 0 0, L_0000020dd751c420;  1 drivers
v0000020dd74bdc80_0 .net *"_ivl_190", 0 0, L_0000020dd7570ad0;  1 drivers
v0000020dd74bfbc0_0 .net *"_ivl_192", 0 0, L_0000020dd75700d0;  1 drivers
v0000020dd74be9a0_0 .net *"_ivl_194", 0 0, L_0000020dd7571750;  1 drivers
v0000020dd74c02a0_0 .net *"_ivl_196", 0 0, L_0000020dd75717f0;  1 drivers
v0000020dd74c0340_0 .net *"_ivl_198", 0 0, L_0000020dd7571a70;  1 drivers
v0000020dd74c00c0_0 .net *"_ivl_200", 0 0, L_0000020dd7571890;  1 drivers
v0000020dd74bfc60_0 .net *"_ivl_202", 0 0, L_0000020dd7570530;  1 drivers
v0000020dd74be900_0 .net *"_ivl_204", 0 0, L_0000020dd75707b0;  1 drivers
v0000020dd74beea0_0 .net *"_ivl_206", 0 0, L_0000020dd7571930;  1 drivers
v0000020dd74bef40_0 .net *"_ivl_208", 0 0, L_0000020dd7571c50;  1 drivers
v0000020dd74bdbe0_0 .net *"_ivl_21", 0 0, L_0000020dd7500130;  1 drivers
v0000020dd74bfd00_0 .net *"_ivl_210", 0 0, L_0000020dd7571cf0;  1 drivers
v0000020dd74be0e0_0 .net *"_ivl_212", 0 0, L_0000020dd7571d90;  1 drivers
v0000020dd74bdfa0_0 .net *"_ivl_214", 0 0, L_0000020dd75721f0;  1 drivers
v0000020dd74bdd20_0 .net *"_ivl_216", 0 0, L_0000020dd7574db0;  1 drivers
v0000020dd74bddc0_0 .net *"_ivl_218", 0 0, L_0000020dd7573370;  1 drivers
v0000020dd74bfda0_0 .net *"_ivl_220", 0 0, L_0000020dd7574bd0;  1 drivers
v0000020dd74bf620_0 .net *"_ivl_222", 0 0, L_0000020dd7573d70;  1 drivers
v0000020dd74be040_0 .net *"_ivl_224", 0 0, L_0000020dd7574130;  1 drivers
v0000020dd74be5e0_0 .net *"_ivl_226", 0 0, L_0000020dd7574d10;  1 drivers
v0000020dd74be220_0 .net *"_ivl_228", 0 0, L_0000020dd7572dd0;  1 drivers
v0000020dd74be860_0 .net *"_ivl_23", 0 0, L_0000020dd75001d0;  1 drivers
v0000020dd74bfe40_0 .net *"_ivl_230", 0 0, L_0000020dd7574e50;  1 drivers
v0000020dd74bf6c0_0 .net *"_ivl_232", 0 0, L_0000020dd75746d0;  1 drivers
v0000020dd74be2c0_0 .net *"_ivl_234", 0 0, L_0000020dd7574770;  1 drivers
v0000020dd74beae0_0 .net *"_ivl_236", 0 0, L_0000020dd7573cd0;  1 drivers
v0000020dd74be360_0 .net *"_ivl_238", 0 0, L_0000020dd7573690;  1 drivers
v0000020dd74be400_0 .net *"_ivl_24", 0 0, L_0000020dd751b620;  1 drivers
v0000020dd74bf120_0 .net *"_ivl_240", 0 0, L_0000020dd7574ef0;  1 drivers
v0000020dd74befe0_0 .net *"_ivl_242", 0 0, L_0000020dd7573730;  1 drivers
v0000020dd74bf760_0 .net *"_ivl_244", 0 0, L_0000020dd75741d0;  1 drivers
v0000020dd74bf800_0 .net *"_ivl_246", 0 0, L_0000020dd7572790;  1 drivers
v0000020dd74beb80_0 .net *"_ivl_248", 0 0, L_0000020dd7572830;  1 drivers
v0000020dd74be4a0_0 .net *"_ivl_250", 0 0, L_0000020dd7574450;  1 drivers
v0000020dd74be680_0 .net *"_ivl_252", 0 0, L_0000020dd75728d0;  1 drivers
v0000020dd74bf1c0_0 .net *"_ivl_254", 0 0, L_0000020dd7573410;  1 drivers
v0000020dd73e2e40_0 .net *"_ivl_256", 0 0, L_0000020dd7572970;  1 drivers
v0000020dd74c1f10_0 .net *"_ivl_27", 0 0, L_0000020dd75004f0;  1 drivers
v0000020dd74c1dd0_0 .net *"_ivl_29", 0 0, L_0000020dd7500d10;  1 drivers
v0000020dd74c1e70_0 .net *"_ivl_3", 0 0, L_0000020dd74ffc30;  1 drivers
v0000020dd74c2190_0 .net *"_ivl_30", 0 0, L_0000020dd751cab0;  1 drivers
v0000020dd74c2ff0_0 .net *"_ivl_33", 0 0, L_0000020dd7500db0;  1 drivers
v0000020dd74c22d0_0 .net *"_ivl_35", 0 0, L_0000020dd7500e50;  1 drivers
v0000020dd74c38b0_0 .net *"_ivl_36", 0 0, L_0000020dd751c5e0;  1 drivers
v0000020dd74c1d30_0 .net *"_ivl_39", 0 0, L_0000020dd7571bb0;  1 drivers
v0000020dd74c3590_0 .net *"_ivl_41", 0 0, L_0000020dd7570b70;  1 drivers
v0000020dd74c4350_0 .net *"_ivl_42", 0 0, L_0000020dd751b690;  1 drivers
v0000020dd74c3770_0 .net *"_ivl_45", 0 0, L_0000020dd75723d0;  1 drivers
v0000020dd74c36d0_0 .net *"_ivl_47", 0 0, L_0000020dd7570210;  1 drivers
v0000020dd74c3b30_0 .net *"_ivl_48", 0 0, L_0000020dd751c2d0;  1 drivers
v0000020dd74c42b0_0 .net *"_ivl_5", 0 0, L_0000020dd74ffeb0;  1 drivers
v0000020dd74c3950_0 .net *"_ivl_51", 0 0, L_0000020dd75702b0;  1 drivers
v0000020dd74c3c70_0 .net *"_ivl_53", 0 0, L_0000020dd7570cb0;  1 drivers
v0000020dd74c3630_0 .net *"_ivl_54", 0 0, L_0000020dd751bc40;  1 drivers
v0000020dd74c3a90_0 .net *"_ivl_57", 0 0, L_0000020dd7571610;  1 drivers
v0000020dd74c3d10_0 .net *"_ivl_59", 0 0, L_0000020dd7572290;  1 drivers
v0000020dd74c3310_0 .net *"_ivl_6", 0 0, L_0000020dd751cd50;  1 drivers
v0000020dd74c33b0_0 .net *"_ivl_60", 0 0, L_0000020dd751cb20;  1 drivers
v0000020dd74c40d0_0 .net *"_ivl_63", 0 0, L_0000020dd7571250;  1 drivers
v0000020dd74c3130_0 .net *"_ivl_65", 0 0, L_0000020dd7571110;  1 drivers
v0000020dd74c4030_0 .net *"_ivl_66", 0 0, L_0000020dd751cc70;  1 drivers
v0000020dd74c2230_0 .net *"_ivl_69", 0 0, L_0000020dd75712f0;  1 drivers
v0000020dd74c27d0_0 .net *"_ivl_71", 0 0, L_0000020dd7572010;  1 drivers
v0000020dd74c3f90_0 .net *"_ivl_72", 0 0, L_0000020dd751b850;  1 drivers
v0000020dd74c3bd0_0 .net *"_ivl_75", 0 0, L_0000020dd7571f70;  1 drivers
v0000020dd74c2d70_0 .net *"_ivl_77", 0 0, L_0000020dd75720b0;  1 drivers
v0000020dd74c3db0_0 .net *"_ivl_78", 0 0, L_0000020dd751bfc0;  1 drivers
v0000020dd74c39f0_0 .net *"_ivl_81", 0 0, L_0000020dd7571b10;  1 drivers
v0000020dd74c31d0_0 .net *"_ivl_83", 0 0, L_0000020dd7570710;  1 drivers
v0000020dd74c3270_0 .net *"_ivl_84", 0 0, L_0000020dd751b930;  1 drivers
v0000020dd74c1fb0_0 .net *"_ivl_87", 0 0, L_0000020dd7570a30;  1 drivers
v0000020dd74c2410_0 .net *"_ivl_89", 0 0, L_0000020dd7572650;  1 drivers
v0000020dd74c24b0_0 .net *"_ivl_9", 0 0, L_0000020dd74fff50;  1 drivers
v0000020dd74c3e50_0 .net *"_ivl_90", 0 0, L_0000020dd751b7e0;  1 drivers
v0000020dd74c3090_0 .net *"_ivl_93", 0 0, L_0000020dd7570fd0;  1 drivers
v0000020dd74c1bf0_0 .net *"_ivl_95", 0 0, L_0000020dd7570e90;  1 drivers
v0000020dd74c2c30_0 .net *"_ivl_96", 0 0, L_0000020dd751b8c0;  1 drivers
v0000020dd74c2370_0 .net *"_ivl_99", 0 0, L_0000020dd75705d0;  1 drivers
v0000020dd74c1c90_0 .net "a", 31 0, v0000020dd74cee60_0;  alias, 1 drivers
v0000020dd74c2550_0 .net "b", 31 0, v0000020dd74ce0a0_0;  alias, 1 drivers
v0000020dd74c2050_0 .net "out", 0 0, L_0000020dd751c490;  alias, 1 drivers
v0000020dd74c20f0_0 .net "temp", 31 0, L_0000020dd7570030;  1 drivers
L_0000020dd74ffc30 .part v0000020dd74cee60_0, 0, 1;
L_0000020dd74ffeb0 .part v0000020dd74ce0a0_0, 0, 1;
L_0000020dd74fff50 .part v0000020dd74cee60_0, 1, 1;
L_0000020dd7500c70 .part v0000020dd74ce0a0_0, 1, 1;
L_0000020dd75017b0 .part v0000020dd74cee60_0, 2, 1;
L_0000020dd75010d0 .part v0000020dd74ce0a0_0, 2, 1;
L_0000020dd7500130 .part v0000020dd74cee60_0, 3, 1;
L_0000020dd75001d0 .part v0000020dd74ce0a0_0, 3, 1;
L_0000020dd75004f0 .part v0000020dd74cee60_0, 4, 1;
L_0000020dd7500d10 .part v0000020dd74ce0a0_0, 4, 1;
L_0000020dd7500db0 .part v0000020dd74cee60_0, 5, 1;
L_0000020dd7500e50 .part v0000020dd74ce0a0_0, 5, 1;
L_0000020dd7571bb0 .part v0000020dd74cee60_0, 6, 1;
L_0000020dd7570b70 .part v0000020dd74ce0a0_0, 6, 1;
L_0000020dd75723d0 .part v0000020dd74cee60_0, 7, 1;
L_0000020dd7570210 .part v0000020dd74ce0a0_0, 7, 1;
L_0000020dd75702b0 .part v0000020dd74cee60_0, 8, 1;
L_0000020dd7570cb0 .part v0000020dd74ce0a0_0, 8, 1;
L_0000020dd7571610 .part v0000020dd74cee60_0, 9, 1;
L_0000020dd7572290 .part v0000020dd74ce0a0_0, 9, 1;
L_0000020dd7571250 .part v0000020dd74cee60_0, 10, 1;
L_0000020dd7571110 .part v0000020dd74ce0a0_0, 10, 1;
L_0000020dd75712f0 .part v0000020dd74cee60_0, 11, 1;
L_0000020dd7572010 .part v0000020dd74ce0a0_0, 11, 1;
L_0000020dd7571f70 .part v0000020dd74cee60_0, 12, 1;
L_0000020dd75720b0 .part v0000020dd74ce0a0_0, 12, 1;
L_0000020dd7571b10 .part v0000020dd74cee60_0, 13, 1;
L_0000020dd7570710 .part v0000020dd74ce0a0_0, 13, 1;
L_0000020dd7570a30 .part v0000020dd74cee60_0, 14, 1;
L_0000020dd7572650 .part v0000020dd74ce0a0_0, 14, 1;
L_0000020dd7570fd0 .part v0000020dd74cee60_0, 15, 1;
L_0000020dd7570e90 .part v0000020dd74ce0a0_0, 15, 1;
L_0000020dd75705d0 .part v0000020dd74cee60_0, 16, 1;
L_0000020dd7572470 .part v0000020dd74ce0a0_0, 16, 1;
L_0000020dd75708f0 .part v0000020dd74cee60_0, 17, 1;
L_0000020dd75719d0 .part v0000020dd74ce0a0_0, 17, 1;
L_0000020dd7570990 .part v0000020dd74cee60_0, 18, 1;
L_0000020dd75711b0 .part v0000020dd74ce0a0_0, 18, 1;
L_0000020dd7570c10 .part v0000020dd74cee60_0, 19, 1;
L_0000020dd7570170 .part v0000020dd74ce0a0_0, 19, 1;
L_0000020dd7570850 .part v0000020dd74cee60_0, 20, 1;
L_0000020dd7571e30 .part v0000020dd74ce0a0_0, 20, 1;
L_0000020dd7570d50 .part v0000020dd74cee60_0, 21, 1;
L_0000020dd7572510 .part v0000020dd74ce0a0_0, 21, 1;
L_0000020dd7571390 .part v0000020dd74cee60_0, 22, 1;
L_0000020dd7570350 .part v0000020dd74ce0a0_0, 22, 1;
L_0000020dd75714d0 .part v0000020dd74cee60_0, 23, 1;
L_0000020dd7570f30 .part v0000020dd74ce0a0_0, 23, 1;
L_0000020dd7571ed0 .part v0000020dd74cee60_0, 24, 1;
L_0000020dd7570670 .part v0000020dd74ce0a0_0, 24, 1;
L_0000020dd7570df0 .part v0000020dd74cee60_0, 25, 1;
L_0000020dd75726f0 .part v0000020dd74ce0a0_0, 25, 1;
L_0000020dd75725b0 .part v0000020dd74cee60_0, 26, 1;
L_0000020dd75703f0 .part v0000020dd74ce0a0_0, 26, 1;
L_0000020dd7572330 .part v0000020dd74cee60_0, 27, 1;
L_0000020dd7571070 .part v0000020dd74ce0a0_0, 27, 1;
L_0000020dd7571430 .part v0000020dd74cee60_0, 28, 1;
L_0000020dd7571570 .part v0000020dd74ce0a0_0, 28, 1;
L_0000020dd7570490 .part v0000020dd74cee60_0, 29, 1;
L_0000020dd75716b0 .part v0000020dd74ce0a0_0, 29, 1;
L_0000020dd756ff90 .part v0000020dd74cee60_0, 30, 1;
L_0000020dd7572150 .part v0000020dd74ce0a0_0, 30, 1;
LS_0000020dd7570030_0_0 .concat8 [ 1 1 1 1], L_0000020dd751b5b0, L_0000020dd751cd50, L_0000020dd751c1f0, L_0000020dd751bcb0;
LS_0000020dd7570030_0_4 .concat8 [ 1 1 1 1], L_0000020dd751b620, L_0000020dd751cab0, L_0000020dd751c5e0, L_0000020dd751b690;
LS_0000020dd7570030_0_8 .concat8 [ 1 1 1 1], L_0000020dd751c2d0, L_0000020dd751bc40, L_0000020dd751cb20, L_0000020dd751cc70;
LS_0000020dd7570030_0_12 .concat8 [ 1 1 1 1], L_0000020dd751b850, L_0000020dd751bfc0, L_0000020dd751b930, L_0000020dd751b7e0;
LS_0000020dd7570030_0_16 .concat8 [ 1 1 1 1], L_0000020dd751b8c0, L_0000020dd751bd90, L_0000020dd751bbd0, L_0000020dd751ba10;
LS_0000020dd7570030_0_20 .concat8 [ 1 1 1 1], L_0000020dd751ba80, L_0000020dd751c340, L_0000020dd751c3b0, L_0000020dd751c7a0;
LS_0000020dd7570030_0_24 .concat8 [ 1 1 1 1], L_0000020dd751baf0, L_0000020dd751bb60, L_0000020dd751bd20, L_0000020dd751c810;
LS_0000020dd7570030_0_28 .concat8 [ 1 1 1 1], L_0000020dd751be00, L_0000020dd751bee0, L_0000020dd751c260, L_0000020dd751c420;
LS_0000020dd7570030_1_0 .concat8 [ 4 4 4 4], LS_0000020dd7570030_0_0, LS_0000020dd7570030_0_4, LS_0000020dd7570030_0_8, LS_0000020dd7570030_0_12;
LS_0000020dd7570030_1_4 .concat8 [ 4 4 4 4], LS_0000020dd7570030_0_16, LS_0000020dd7570030_0_20, LS_0000020dd7570030_0_24, LS_0000020dd7570030_0_28;
L_0000020dd7570030 .concat8 [ 16 16 0 0], LS_0000020dd7570030_1_0, LS_0000020dd7570030_1_4;
L_0000020dd7570ad0 .part v0000020dd74cee60_0, 31, 1;
L_0000020dd75700d0 .part v0000020dd74ce0a0_0, 31, 1;
L_0000020dd7571750 .part L_0000020dd7570030, 0, 1;
L_0000020dd75717f0 .part L_0000020dd7570030, 1, 1;
L_0000020dd7571a70 .part L_0000020dd7570030, 2, 1;
L_0000020dd7571890 .part L_0000020dd7570030, 3, 1;
L_0000020dd7570530 .part L_0000020dd7570030, 4, 1;
L_0000020dd75707b0 .part L_0000020dd7570030, 5, 1;
L_0000020dd7571930 .part L_0000020dd7570030, 6, 1;
L_0000020dd7571c50 .part L_0000020dd7570030, 7, 1;
L_0000020dd7571cf0 .part L_0000020dd7570030, 8, 1;
L_0000020dd7571d90 .part L_0000020dd7570030, 9, 1;
L_0000020dd75721f0 .part L_0000020dd7570030, 10, 1;
L_0000020dd7574db0 .part L_0000020dd7570030, 11, 1;
L_0000020dd7573370 .part L_0000020dd7570030, 12, 1;
L_0000020dd7574bd0 .part L_0000020dd7570030, 13, 1;
L_0000020dd7573d70 .part L_0000020dd7570030, 14, 1;
L_0000020dd7574130 .part L_0000020dd7570030, 15, 1;
L_0000020dd7574d10 .part L_0000020dd7570030, 16, 1;
L_0000020dd7572dd0 .part L_0000020dd7570030, 17, 1;
L_0000020dd7574e50 .part L_0000020dd7570030, 18, 1;
L_0000020dd75746d0 .part L_0000020dd7570030, 19, 1;
L_0000020dd7574770 .part L_0000020dd7570030, 20, 1;
L_0000020dd7573cd0 .part L_0000020dd7570030, 21, 1;
L_0000020dd7573690 .part L_0000020dd7570030, 22, 1;
L_0000020dd7574ef0 .part L_0000020dd7570030, 23, 1;
L_0000020dd7573730 .part L_0000020dd7570030, 24, 1;
L_0000020dd75741d0 .part L_0000020dd7570030, 25, 1;
L_0000020dd7572790 .part L_0000020dd7570030, 26, 1;
L_0000020dd7572830 .part L_0000020dd7570030, 27, 1;
L_0000020dd7574450 .part L_0000020dd7570030, 28, 1;
L_0000020dd75728d0 .part L_0000020dd7570030, 29, 1;
L_0000020dd7573410 .part L_0000020dd7570030, 30, 1;
L_0000020dd7572970 .part L_0000020dd7570030, 31, 1;
S_0000020dd7268200 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000020dd7269c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000020dd74585d0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000020dd751bf50 .functor NOT 1, L_0000020dd74ffb90, C4<0>, C4<0>, C4<0>;
v0000020dd74c2cd0_0 .net "A", 31 0, v0000020dd74cee60_0;  alias, 1 drivers
v0000020dd74c2910_0 .net "ALUOP", 3 0, v0000020dd74c2f50_0;  alias, 1 drivers
v0000020dd74c3450_0 .net "B", 31 0, v0000020dd74ce0a0_0;  alias, 1 drivers
v0000020dd74c29b0_0 .var "CF", 0 0;
v0000020dd74c2e10_0 .net "ZF", 0 0, L_0000020dd751bf50;  alias, 1 drivers
v0000020dd74c2a50_0 .net *"_ivl_1", 0 0, L_0000020dd74ffb90;  1 drivers
v0000020dd74c2eb0_0 .var "res", 31 0;
E_0000020dd7457f10 .event anyedge, v0000020dd74c2910_0, v0000020dd74c1c90_0, v0000020dd74c2550_0, v0000020dd74c29b0_0;
L_0000020dd74ffb90 .reduce/or v0000020dd74c2eb0_0;
S_0000020dd7268390 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000020dd7269c30;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000020dd74c63b0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020dd74c63e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020dd74c6420 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020dd74c6458 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020dd74c6490 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020dd74c64c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020dd74c6500 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020dd74c6538 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020dd74c6570 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020dd74c65a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020dd74c65e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020dd74c6618 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020dd74c6650 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020dd74c6688 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020dd74c66c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020dd74c66f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020dd74c6730 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020dd74c6768 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020dd74c67a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020dd74c67d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020dd74c6810 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020dd74c6848 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020dd74c6880 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020dd74c68b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020dd74c68f0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000020dd74c2f50_0 .var "ALU_OP", 3 0;
v0000020dd74c34f0_0 .net "opcode", 11 0, v0000020dd74cebe0_0;  alias, 1 drivers
E_0000020dd7457810 .event anyedge, v0000020dd73be140_0;
S_0000020dd72ad8a0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000020dd731d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000020dd74d09e0_0 .net "EX1_forward_to_B", 31 0, v0000020dd74d15c0_0;  alias, 1 drivers
v0000020dd74d0260_0 .net "EX_PFC", 31 0, v0000020dd74d03a0_0;  alias, 1 drivers
v0000020dd74d0da0_0 .net "EX_PFC_to_IF", 31 0, L_0000020dd74ffd70;  alias, 1 drivers
v0000020dd74d0a80_0 .net "alu_selA", 1 0, L_0000020dd7502610;  alias, 1 drivers
v0000020dd74d1660_0 .net "alu_selB", 1 0, L_0000020dd7506b70;  alias, 1 drivers
v0000020dd74d1160_0 .net "ex_haz", 31 0, v0000020dd74c0d40_0;  alias, 1 drivers
v0000020dd74d1700_0 .net "id_haz", 31 0, L_0000020dd74ffe10;  alias, 1 drivers
v0000020dd74d0300_0 .net "is_jr", 0 0, v0000020dd74d0e40_0;  alias, 1 drivers
v0000020dd74d1340_0 .net "mem_haz", 31 0, L_0000020dd751d060;  alias, 1 drivers
v0000020dd74d0760_0 .net "oper1", 31 0, L_0000020dd75091c0;  alias, 1 drivers
v0000020dd74d0800_0 .net "oper2", 31 0, L_0000020dd751cdc0;  alias, 1 drivers
v0000020dd74d0b20_0 .net "pc", 31 0, v0000020dd74d1200_0;  alias, 1 drivers
v0000020dd74d0f80_0 .net "rs1", 31 0, v0000020dd74d06c0_0;  alias, 1 drivers
v0000020dd74d0bc0_0 .net "rs2_in", 31 0, v0000020dd74d10c0_0;  alias, 1 drivers
v0000020dd74d0580_0 .net "rs2_out", 31 0, L_0000020dd751ca40;  alias, 1 drivers
v0000020dd74d17a0_0 .net "store_rs2_forward", 1 0, L_0000020dd7506a30;  alias, 1 drivers
L_0000020dd74ffd70 .functor MUXZ 32, v0000020dd74d03a0_0, L_0000020dd75091c0, v0000020dd74d0e40_0, C4<>;
S_0000020dd72ada30 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000020dd72ad8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000020dd7458410 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000020dd7507630 .functor NOT 1, L_0000020dd7501170, C4<0>, C4<0>, C4<0>;
L_0000020dd7507cc0 .functor NOT 1, L_0000020dd7501ad0, C4<0>, C4<0>, C4<0>;
L_0000020dd7507860 .functor NOT 1, L_0000020dd7500f90, C4<0>, C4<0>, C4<0>;
L_0000020dd7507f60 .functor NOT 1, L_0000020dd74ff550, C4<0>, C4<0>, C4<0>;
L_0000020dd7508120 .functor AND 32, L_0000020dd7508200, v0000020dd74d06c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020dd75082e0 .functor AND 32, L_0000020dd7508970, L_0000020dd751d060, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020dd7508510 .functor OR 32, L_0000020dd7508120, L_0000020dd75082e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020dd7508740 .functor AND 32, L_0000020dd7507ef0, v0000020dd74c0d40_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020dd7508820 .functor OR 32, L_0000020dd7508510, L_0000020dd7508740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020dd7509150 .functor AND 32, L_0000020dd7508270, L_0000020dd74ffe10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020dd75091c0 .functor OR 32, L_0000020dd7508820, L_0000020dd7509150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020dd74c4710_0 .net *"_ivl_1", 0 0, L_0000020dd7501170;  1 drivers
v0000020dd74c4cb0_0 .net *"_ivl_13", 0 0, L_0000020dd7500f90;  1 drivers
v0000020dd74c4d50_0 .net *"_ivl_14", 0 0, L_0000020dd7507860;  1 drivers
v0000020dd74c4e90_0 .net *"_ivl_19", 0 0, L_0000020dd7500ef0;  1 drivers
v0000020dd74c5110_0 .net *"_ivl_2", 0 0, L_0000020dd7507630;  1 drivers
v0000020dd74c9d40_0 .net *"_ivl_23", 0 0, L_0000020dd7500630;  1 drivers
v0000020dd74c8620_0 .net *"_ivl_27", 0 0, L_0000020dd74ff550;  1 drivers
v0000020dd74c7f40_0 .net *"_ivl_28", 0 0, L_0000020dd7507f60;  1 drivers
v0000020dd74c7e00_0 .net *"_ivl_33", 0 0, L_0000020dd7500a90;  1 drivers
v0000020dd74c9200_0 .net *"_ivl_37", 0 0, L_0000020dd74ff870;  1 drivers
v0000020dd74c7c20_0 .net *"_ivl_40", 31 0, L_0000020dd7508120;  1 drivers
v0000020dd74c9ca0_0 .net *"_ivl_42", 31 0, L_0000020dd75082e0;  1 drivers
v0000020dd74c9f20_0 .net *"_ivl_44", 31 0, L_0000020dd7508510;  1 drivers
v0000020dd74c7cc0_0 .net *"_ivl_46", 31 0, L_0000020dd7508740;  1 drivers
v0000020dd74ca100_0 .net *"_ivl_48", 31 0, L_0000020dd7508820;  1 drivers
v0000020dd74c9b60_0 .net *"_ivl_50", 31 0, L_0000020dd7509150;  1 drivers
v0000020dd74c97a0_0 .net *"_ivl_7", 0 0, L_0000020dd7501ad0;  1 drivers
v0000020dd74c8da0_0 .net *"_ivl_8", 0 0, L_0000020dd7507cc0;  1 drivers
v0000020dd74c8080_0 .net "ina", 31 0, v0000020dd74d06c0_0;  alias, 1 drivers
v0000020dd74c9660_0 .net "inb", 31 0, L_0000020dd751d060;  alias, 1 drivers
v0000020dd74c7ae0_0 .net "inc", 31 0, v0000020dd74c0d40_0;  alias, 1 drivers
v0000020dd74c9340_0 .net "ind", 31 0, L_0000020dd74ffe10;  alias, 1 drivers
v0000020dd74c79a0_0 .net "out", 31 0, L_0000020dd75091c0;  alias, 1 drivers
v0000020dd74c9520_0 .net "s0", 31 0, L_0000020dd7508200;  1 drivers
v0000020dd74c9480_0 .net "s1", 31 0, L_0000020dd7508970;  1 drivers
v0000020dd74c98e0_0 .net "s2", 31 0, L_0000020dd7507ef0;  1 drivers
v0000020dd74ca060_0 .net "s3", 31 0, L_0000020dd7508270;  1 drivers
v0000020dd74c9700_0 .net "sel", 1 0, L_0000020dd7502610;  alias, 1 drivers
L_0000020dd7501170 .part L_0000020dd7502610, 1, 1;
LS_0000020dd7500590_0_0 .concat [ 1 1 1 1], L_0000020dd7507630, L_0000020dd7507630, L_0000020dd7507630, L_0000020dd7507630;
LS_0000020dd7500590_0_4 .concat [ 1 1 1 1], L_0000020dd7507630, L_0000020dd7507630, L_0000020dd7507630, L_0000020dd7507630;
LS_0000020dd7500590_0_8 .concat [ 1 1 1 1], L_0000020dd7507630, L_0000020dd7507630, L_0000020dd7507630, L_0000020dd7507630;
LS_0000020dd7500590_0_12 .concat [ 1 1 1 1], L_0000020dd7507630, L_0000020dd7507630, L_0000020dd7507630, L_0000020dd7507630;
LS_0000020dd7500590_0_16 .concat [ 1 1 1 1], L_0000020dd7507630, L_0000020dd7507630, L_0000020dd7507630, L_0000020dd7507630;
LS_0000020dd7500590_0_20 .concat [ 1 1 1 1], L_0000020dd7507630, L_0000020dd7507630, L_0000020dd7507630, L_0000020dd7507630;
LS_0000020dd7500590_0_24 .concat [ 1 1 1 1], L_0000020dd7507630, L_0000020dd7507630, L_0000020dd7507630, L_0000020dd7507630;
LS_0000020dd7500590_0_28 .concat [ 1 1 1 1], L_0000020dd7507630, L_0000020dd7507630, L_0000020dd7507630, L_0000020dd7507630;
LS_0000020dd7500590_1_0 .concat [ 4 4 4 4], LS_0000020dd7500590_0_0, LS_0000020dd7500590_0_4, LS_0000020dd7500590_0_8, LS_0000020dd7500590_0_12;
LS_0000020dd7500590_1_4 .concat [ 4 4 4 4], LS_0000020dd7500590_0_16, LS_0000020dd7500590_0_20, LS_0000020dd7500590_0_24, LS_0000020dd7500590_0_28;
L_0000020dd7500590 .concat [ 16 16 0 0], LS_0000020dd7500590_1_0, LS_0000020dd7500590_1_4;
L_0000020dd7501ad0 .part L_0000020dd7502610, 0, 1;
LS_0000020dd75018f0_0_0 .concat [ 1 1 1 1], L_0000020dd7507cc0, L_0000020dd7507cc0, L_0000020dd7507cc0, L_0000020dd7507cc0;
LS_0000020dd75018f0_0_4 .concat [ 1 1 1 1], L_0000020dd7507cc0, L_0000020dd7507cc0, L_0000020dd7507cc0, L_0000020dd7507cc0;
LS_0000020dd75018f0_0_8 .concat [ 1 1 1 1], L_0000020dd7507cc0, L_0000020dd7507cc0, L_0000020dd7507cc0, L_0000020dd7507cc0;
LS_0000020dd75018f0_0_12 .concat [ 1 1 1 1], L_0000020dd7507cc0, L_0000020dd7507cc0, L_0000020dd7507cc0, L_0000020dd7507cc0;
LS_0000020dd75018f0_0_16 .concat [ 1 1 1 1], L_0000020dd7507cc0, L_0000020dd7507cc0, L_0000020dd7507cc0, L_0000020dd7507cc0;
LS_0000020dd75018f0_0_20 .concat [ 1 1 1 1], L_0000020dd7507cc0, L_0000020dd7507cc0, L_0000020dd7507cc0, L_0000020dd7507cc0;
LS_0000020dd75018f0_0_24 .concat [ 1 1 1 1], L_0000020dd7507cc0, L_0000020dd7507cc0, L_0000020dd7507cc0, L_0000020dd7507cc0;
LS_0000020dd75018f0_0_28 .concat [ 1 1 1 1], L_0000020dd7507cc0, L_0000020dd7507cc0, L_0000020dd7507cc0, L_0000020dd7507cc0;
LS_0000020dd75018f0_1_0 .concat [ 4 4 4 4], LS_0000020dd75018f0_0_0, LS_0000020dd75018f0_0_4, LS_0000020dd75018f0_0_8, LS_0000020dd75018f0_0_12;
LS_0000020dd75018f0_1_4 .concat [ 4 4 4 4], LS_0000020dd75018f0_0_16, LS_0000020dd75018f0_0_20, LS_0000020dd75018f0_0_24, LS_0000020dd75018f0_0_28;
L_0000020dd75018f0 .concat [ 16 16 0 0], LS_0000020dd75018f0_1_0, LS_0000020dd75018f0_1_4;
L_0000020dd7500f90 .part L_0000020dd7502610, 1, 1;
LS_0000020dd7501850_0_0 .concat [ 1 1 1 1], L_0000020dd7507860, L_0000020dd7507860, L_0000020dd7507860, L_0000020dd7507860;
LS_0000020dd7501850_0_4 .concat [ 1 1 1 1], L_0000020dd7507860, L_0000020dd7507860, L_0000020dd7507860, L_0000020dd7507860;
LS_0000020dd7501850_0_8 .concat [ 1 1 1 1], L_0000020dd7507860, L_0000020dd7507860, L_0000020dd7507860, L_0000020dd7507860;
LS_0000020dd7501850_0_12 .concat [ 1 1 1 1], L_0000020dd7507860, L_0000020dd7507860, L_0000020dd7507860, L_0000020dd7507860;
LS_0000020dd7501850_0_16 .concat [ 1 1 1 1], L_0000020dd7507860, L_0000020dd7507860, L_0000020dd7507860, L_0000020dd7507860;
LS_0000020dd7501850_0_20 .concat [ 1 1 1 1], L_0000020dd7507860, L_0000020dd7507860, L_0000020dd7507860, L_0000020dd7507860;
LS_0000020dd7501850_0_24 .concat [ 1 1 1 1], L_0000020dd7507860, L_0000020dd7507860, L_0000020dd7507860, L_0000020dd7507860;
LS_0000020dd7501850_0_28 .concat [ 1 1 1 1], L_0000020dd7507860, L_0000020dd7507860, L_0000020dd7507860, L_0000020dd7507860;
LS_0000020dd7501850_1_0 .concat [ 4 4 4 4], LS_0000020dd7501850_0_0, LS_0000020dd7501850_0_4, LS_0000020dd7501850_0_8, LS_0000020dd7501850_0_12;
LS_0000020dd7501850_1_4 .concat [ 4 4 4 4], LS_0000020dd7501850_0_16, LS_0000020dd7501850_0_20, LS_0000020dd7501850_0_24, LS_0000020dd7501850_0_28;
L_0000020dd7501850 .concat [ 16 16 0 0], LS_0000020dd7501850_1_0, LS_0000020dd7501850_1_4;
L_0000020dd7500ef0 .part L_0000020dd7502610, 0, 1;
LS_0000020dd7500810_0_0 .concat [ 1 1 1 1], L_0000020dd7500ef0, L_0000020dd7500ef0, L_0000020dd7500ef0, L_0000020dd7500ef0;
LS_0000020dd7500810_0_4 .concat [ 1 1 1 1], L_0000020dd7500ef0, L_0000020dd7500ef0, L_0000020dd7500ef0, L_0000020dd7500ef0;
LS_0000020dd7500810_0_8 .concat [ 1 1 1 1], L_0000020dd7500ef0, L_0000020dd7500ef0, L_0000020dd7500ef0, L_0000020dd7500ef0;
LS_0000020dd7500810_0_12 .concat [ 1 1 1 1], L_0000020dd7500ef0, L_0000020dd7500ef0, L_0000020dd7500ef0, L_0000020dd7500ef0;
LS_0000020dd7500810_0_16 .concat [ 1 1 1 1], L_0000020dd7500ef0, L_0000020dd7500ef0, L_0000020dd7500ef0, L_0000020dd7500ef0;
LS_0000020dd7500810_0_20 .concat [ 1 1 1 1], L_0000020dd7500ef0, L_0000020dd7500ef0, L_0000020dd7500ef0, L_0000020dd7500ef0;
LS_0000020dd7500810_0_24 .concat [ 1 1 1 1], L_0000020dd7500ef0, L_0000020dd7500ef0, L_0000020dd7500ef0, L_0000020dd7500ef0;
LS_0000020dd7500810_0_28 .concat [ 1 1 1 1], L_0000020dd7500ef0, L_0000020dd7500ef0, L_0000020dd7500ef0, L_0000020dd7500ef0;
LS_0000020dd7500810_1_0 .concat [ 4 4 4 4], LS_0000020dd7500810_0_0, LS_0000020dd7500810_0_4, LS_0000020dd7500810_0_8, LS_0000020dd7500810_0_12;
LS_0000020dd7500810_1_4 .concat [ 4 4 4 4], LS_0000020dd7500810_0_16, LS_0000020dd7500810_0_20, LS_0000020dd7500810_0_24, LS_0000020dd7500810_0_28;
L_0000020dd7500810 .concat [ 16 16 0 0], LS_0000020dd7500810_1_0, LS_0000020dd7500810_1_4;
L_0000020dd7500630 .part L_0000020dd7502610, 1, 1;
LS_0000020dd7501b70_0_0 .concat [ 1 1 1 1], L_0000020dd7500630, L_0000020dd7500630, L_0000020dd7500630, L_0000020dd7500630;
LS_0000020dd7501b70_0_4 .concat [ 1 1 1 1], L_0000020dd7500630, L_0000020dd7500630, L_0000020dd7500630, L_0000020dd7500630;
LS_0000020dd7501b70_0_8 .concat [ 1 1 1 1], L_0000020dd7500630, L_0000020dd7500630, L_0000020dd7500630, L_0000020dd7500630;
LS_0000020dd7501b70_0_12 .concat [ 1 1 1 1], L_0000020dd7500630, L_0000020dd7500630, L_0000020dd7500630, L_0000020dd7500630;
LS_0000020dd7501b70_0_16 .concat [ 1 1 1 1], L_0000020dd7500630, L_0000020dd7500630, L_0000020dd7500630, L_0000020dd7500630;
LS_0000020dd7501b70_0_20 .concat [ 1 1 1 1], L_0000020dd7500630, L_0000020dd7500630, L_0000020dd7500630, L_0000020dd7500630;
LS_0000020dd7501b70_0_24 .concat [ 1 1 1 1], L_0000020dd7500630, L_0000020dd7500630, L_0000020dd7500630, L_0000020dd7500630;
LS_0000020dd7501b70_0_28 .concat [ 1 1 1 1], L_0000020dd7500630, L_0000020dd7500630, L_0000020dd7500630, L_0000020dd7500630;
LS_0000020dd7501b70_1_0 .concat [ 4 4 4 4], LS_0000020dd7501b70_0_0, LS_0000020dd7501b70_0_4, LS_0000020dd7501b70_0_8, LS_0000020dd7501b70_0_12;
LS_0000020dd7501b70_1_4 .concat [ 4 4 4 4], LS_0000020dd7501b70_0_16, LS_0000020dd7501b70_0_20, LS_0000020dd7501b70_0_24, LS_0000020dd7501b70_0_28;
L_0000020dd7501b70 .concat [ 16 16 0 0], LS_0000020dd7501b70_1_0, LS_0000020dd7501b70_1_4;
L_0000020dd74ff550 .part L_0000020dd7502610, 0, 1;
LS_0000020dd74ff5f0_0_0 .concat [ 1 1 1 1], L_0000020dd7507f60, L_0000020dd7507f60, L_0000020dd7507f60, L_0000020dd7507f60;
LS_0000020dd74ff5f0_0_4 .concat [ 1 1 1 1], L_0000020dd7507f60, L_0000020dd7507f60, L_0000020dd7507f60, L_0000020dd7507f60;
LS_0000020dd74ff5f0_0_8 .concat [ 1 1 1 1], L_0000020dd7507f60, L_0000020dd7507f60, L_0000020dd7507f60, L_0000020dd7507f60;
LS_0000020dd74ff5f0_0_12 .concat [ 1 1 1 1], L_0000020dd7507f60, L_0000020dd7507f60, L_0000020dd7507f60, L_0000020dd7507f60;
LS_0000020dd74ff5f0_0_16 .concat [ 1 1 1 1], L_0000020dd7507f60, L_0000020dd7507f60, L_0000020dd7507f60, L_0000020dd7507f60;
LS_0000020dd74ff5f0_0_20 .concat [ 1 1 1 1], L_0000020dd7507f60, L_0000020dd7507f60, L_0000020dd7507f60, L_0000020dd7507f60;
LS_0000020dd74ff5f0_0_24 .concat [ 1 1 1 1], L_0000020dd7507f60, L_0000020dd7507f60, L_0000020dd7507f60, L_0000020dd7507f60;
LS_0000020dd74ff5f0_0_28 .concat [ 1 1 1 1], L_0000020dd7507f60, L_0000020dd7507f60, L_0000020dd7507f60, L_0000020dd7507f60;
LS_0000020dd74ff5f0_1_0 .concat [ 4 4 4 4], LS_0000020dd74ff5f0_0_0, LS_0000020dd74ff5f0_0_4, LS_0000020dd74ff5f0_0_8, LS_0000020dd74ff5f0_0_12;
LS_0000020dd74ff5f0_1_4 .concat [ 4 4 4 4], LS_0000020dd74ff5f0_0_16, LS_0000020dd74ff5f0_0_20, LS_0000020dd74ff5f0_0_24, LS_0000020dd74ff5f0_0_28;
L_0000020dd74ff5f0 .concat [ 16 16 0 0], LS_0000020dd74ff5f0_1_0, LS_0000020dd74ff5f0_1_4;
L_0000020dd7500a90 .part L_0000020dd7502610, 1, 1;
LS_0000020dd74ff690_0_0 .concat [ 1 1 1 1], L_0000020dd7500a90, L_0000020dd7500a90, L_0000020dd7500a90, L_0000020dd7500a90;
LS_0000020dd74ff690_0_4 .concat [ 1 1 1 1], L_0000020dd7500a90, L_0000020dd7500a90, L_0000020dd7500a90, L_0000020dd7500a90;
LS_0000020dd74ff690_0_8 .concat [ 1 1 1 1], L_0000020dd7500a90, L_0000020dd7500a90, L_0000020dd7500a90, L_0000020dd7500a90;
LS_0000020dd74ff690_0_12 .concat [ 1 1 1 1], L_0000020dd7500a90, L_0000020dd7500a90, L_0000020dd7500a90, L_0000020dd7500a90;
LS_0000020dd74ff690_0_16 .concat [ 1 1 1 1], L_0000020dd7500a90, L_0000020dd7500a90, L_0000020dd7500a90, L_0000020dd7500a90;
LS_0000020dd74ff690_0_20 .concat [ 1 1 1 1], L_0000020dd7500a90, L_0000020dd7500a90, L_0000020dd7500a90, L_0000020dd7500a90;
LS_0000020dd74ff690_0_24 .concat [ 1 1 1 1], L_0000020dd7500a90, L_0000020dd7500a90, L_0000020dd7500a90, L_0000020dd7500a90;
LS_0000020dd74ff690_0_28 .concat [ 1 1 1 1], L_0000020dd7500a90, L_0000020dd7500a90, L_0000020dd7500a90, L_0000020dd7500a90;
LS_0000020dd74ff690_1_0 .concat [ 4 4 4 4], LS_0000020dd74ff690_0_0, LS_0000020dd74ff690_0_4, LS_0000020dd74ff690_0_8, LS_0000020dd74ff690_0_12;
LS_0000020dd74ff690_1_4 .concat [ 4 4 4 4], LS_0000020dd74ff690_0_16, LS_0000020dd74ff690_0_20, LS_0000020dd74ff690_0_24, LS_0000020dd74ff690_0_28;
L_0000020dd74ff690 .concat [ 16 16 0 0], LS_0000020dd74ff690_1_0, LS_0000020dd74ff690_1_4;
L_0000020dd74ff870 .part L_0000020dd7502610, 0, 1;
LS_0000020dd74ffcd0_0_0 .concat [ 1 1 1 1], L_0000020dd74ff870, L_0000020dd74ff870, L_0000020dd74ff870, L_0000020dd74ff870;
LS_0000020dd74ffcd0_0_4 .concat [ 1 1 1 1], L_0000020dd74ff870, L_0000020dd74ff870, L_0000020dd74ff870, L_0000020dd74ff870;
LS_0000020dd74ffcd0_0_8 .concat [ 1 1 1 1], L_0000020dd74ff870, L_0000020dd74ff870, L_0000020dd74ff870, L_0000020dd74ff870;
LS_0000020dd74ffcd0_0_12 .concat [ 1 1 1 1], L_0000020dd74ff870, L_0000020dd74ff870, L_0000020dd74ff870, L_0000020dd74ff870;
LS_0000020dd74ffcd0_0_16 .concat [ 1 1 1 1], L_0000020dd74ff870, L_0000020dd74ff870, L_0000020dd74ff870, L_0000020dd74ff870;
LS_0000020dd74ffcd0_0_20 .concat [ 1 1 1 1], L_0000020dd74ff870, L_0000020dd74ff870, L_0000020dd74ff870, L_0000020dd74ff870;
LS_0000020dd74ffcd0_0_24 .concat [ 1 1 1 1], L_0000020dd74ff870, L_0000020dd74ff870, L_0000020dd74ff870, L_0000020dd74ff870;
LS_0000020dd74ffcd0_0_28 .concat [ 1 1 1 1], L_0000020dd74ff870, L_0000020dd74ff870, L_0000020dd74ff870, L_0000020dd74ff870;
LS_0000020dd74ffcd0_1_0 .concat [ 4 4 4 4], LS_0000020dd74ffcd0_0_0, LS_0000020dd74ffcd0_0_4, LS_0000020dd74ffcd0_0_8, LS_0000020dd74ffcd0_0_12;
LS_0000020dd74ffcd0_1_4 .concat [ 4 4 4 4], LS_0000020dd74ffcd0_0_16, LS_0000020dd74ffcd0_0_20, LS_0000020dd74ffcd0_0_24, LS_0000020dd74ffcd0_0_28;
L_0000020dd74ffcd0 .concat [ 16 16 0 0], LS_0000020dd74ffcd0_1_0, LS_0000020dd74ffcd0_1_4;
S_0000020dd72a0940 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000020dd72ada30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020dd7508200 .functor AND 32, L_0000020dd7500590, L_0000020dd75018f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020dd74c4f30_0 .net "in1", 31 0, L_0000020dd7500590;  1 drivers
v0000020dd74c4ad0_0 .net "in2", 31 0, L_0000020dd75018f0;  1 drivers
v0000020dd74c57f0_0 .net "out", 31 0, L_0000020dd7508200;  alias, 1 drivers
S_0000020dd72a0ad0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000020dd72ada30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020dd7508970 .functor AND 32, L_0000020dd7501850, L_0000020dd7500810, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020dd74c43f0_0 .net "in1", 31 0, L_0000020dd7501850;  1 drivers
v0000020dd74c4490_0 .net "in2", 31 0, L_0000020dd7500810;  1 drivers
v0000020dd74c51b0_0 .net "out", 31 0, L_0000020dd7508970;  alias, 1 drivers
S_0000020dd724c4a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000020dd72ada30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020dd7507ef0 .functor AND 32, L_0000020dd7501b70, L_0000020dd74ff5f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020dd74c45d0_0 .net "in1", 31 0, L_0000020dd7501b70;  1 drivers
v0000020dd74c4b70_0 .net "in2", 31 0, L_0000020dd74ff5f0;  1 drivers
v0000020dd74c5070_0 .net "out", 31 0, L_0000020dd7507ef0;  alias, 1 drivers
S_0000020dd74c7150 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000020dd72ada30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020dd7508270 .functor AND 32, L_0000020dd74ff690, L_0000020dd74ffcd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020dd74c4fd0_0 .net "in1", 31 0, L_0000020dd74ff690;  1 drivers
v0000020dd74c4c10_0 .net "in2", 31 0, L_0000020dd74ffcd0;  1 drivers
v0000020dd74c5250_0 .net "out", 31 0, L_0000020dd7508270;  alias, 1 drivers
S_0000020dd74c6fc0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000020dd72ad8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000020dd7458310 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000020dd75092a0 .functor NOT 1, L_0000020dd7501c10, C4<0>, C4<0>, C4<0>;
L_0000020dd7509310 .functor NOT 1, L_0000020dd75008b0, C4<0>, C4<0>, C4<0>;
L_0000020dd75093f0 .functor NOT 1, L_0000020dd7501670, C4<0>, C4<0>, C4<0>;
L_0000020dd7441390 .functor NOT 1, L_0000020dd75006d0, C4<0>, C4<0>, C4<0>;
L_0000020dd751ce30 .functor AND 32, L_0000020dd7509230, v0000020dd74d15c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020dd751c8f0 .functor AND 32, L_0000020dd7509380, L_0000020dd751d060, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020dd751cc00 .functor OR 32, L_0000020dd751ce30, L_0000020dd751c8f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020dd751c0a0 .functor AND 32, L_0000020dd7509460, v0000020dd74c0d40_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020dd751cea0 .functor OR 32, L_0000020dd751cc00, L_0000020dd751c0a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020dd751b9a0 .functor AND 32, L_0000020dd751c030, L_0000020dd74ffe10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020dd751cdc0 .functor OR 32, L_0000020dd751cea0, L_0000020dd751b9a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020dd74c7d60_0 .net *"_ivl_1", 0 0, L_0000020dd7501c10;  1 drivers
v0000020dd74c7ea0_0 .net *"_ivl_13", 0 0, L_0000020dd7501670;  1 drivers
v0000020dd74c93e0_0 .net *"_ivl_14", 0 0, L_0000020dd75093f0;  1 drivers
v0000020dd74c95c0_0 .net *"_ivl_19", 0 0, L_0000020dd74ff910;  1 drivers
v0000020dd74c9840_0 .net *"_ivl_2", 0 0, L_0000020dd75092a0;  1 drivers
v0000020dd74c81c0_0 .net *"_ivl_23", 0 0, L_0000020dd7500270;  1 drivers
v0000020dd74c7fe0_0 .net *"_ivl_27", 0 0, L_0000020dd75006d0;  1 drivers
v0000020dd74c8260_0 .net *"_ivl_28", 0 0, L_0000020dd7441390;  1 drivers
v0000020dd74c8300_0 .net *"_ivl_33", 0 0, L_0000020dd7501990;  1 drivers
v0000020dd74c8440_0 .net *"_ivl_37", 0 0, L_0000020dd7501710;  1 drivers
v0000020dd74c8e40_0 .net *"_ivl_40", 31 0, L_0000020dd751ce30;  1 drivers
v0000020dd74c84e0_0 .net *"_ivl_42", 31 0, L_0000020dd751c8f0;  1 drivers
v0000020dd74c86c0_0 .net *"_ivl_44", 31 0, L_0000020dd751cc00;  1 drivers
v0000020dd74c8760_0 .net *"_ivl_46", 31 0, L_0000020dd751c0a0;  1 drivers
v0000020dd74c8800_0 .net *"_ivl_48", 31 0, L_0000020dd751cea0;  1 drivers
v0000020dd74c88a0_0 .net *"_ivl_50", 31 0, L_0000020dd751b9a0;  1 drivers
v0000020dd74c8940_0 .net *"_ivl_7", 0 0, L_0000020dd75008b0;  1 drivers
v0000020dd74c89e0_0 .net *"_ivl_8", 0 0, L_0000020dd7509310;  1 drivers
v0000020dd74c8a80_0 .net "ina", 31 0, v0000020dd74d15c0_0;  alias, 1 drivers
v0000020dd74c8b20_0 .net "inb", 31 0, L_0000020dd751d060;  alias, 1 drivers
v0000020dd74c8bc0_0 .net "inc", 31 0, v0000020dd74c0d40_0;  alias, 1 drivers
v0000020dd74c8c60_0 .net "ind", 31 0, L_0000020dd74ffe10;  alias, 1 drivers
v0000020dd74c8f80_0 .net "out", 31 0, L_0000020dd751cdc0;  alias, 1 drivers
v0000020dd74c8d00_0 .net "s0", 31 0, L_0000020dd7509230;  1 drivers
v0000020dd74c9020_0 .net "s1", 31 0, L_0000020dd7509380;  1 drivers
v0000020dd74c90c0_0 .net "s2", 31 0, L_0000020dd7509460;  1 drivers
v0000020dd74c9160_0 .net "s3", 31 0, L_0000020dd751c030;  1 drivers
v0000020dd74c9ac0_0 .net "sel", 1 0, L_0000020dd7506b70;  alias, 1 drivers
L_0000020dd7501c10 .part L_0000020dd7506b70, 1, 1;
LS_0000020dd75015d0_0_0 .concat [ 1 1 1 1], L_0000020dd75092a0, L_0000020dd75092a0, L_0000020dd75092a0, L_0000020dd75092a0;
LS_0000020dd75015d0_0_4 .concat [ 1 1 1 1], L_0000020dd75092a0, L_0000020dd75092a0, L_0000020dd75092a0, L_0000020dd75092a0;
LS_0000020dd75015d0_0_8 .concat [ 1 1 1 1], L_0000020dd75092a0, L_0000020dd75092a0, L_0000020dd75092a0, L_0000020dd75092a0;
LS_0000020dd75015d0_0_12 .concat [ 1 1 1 1], L_0000020dd75092a0, L_0000020dd75092a0, L_0000020dd75092a0, L_0000020dd75092a0;
LS_0000020dd75015d0_0_16 .concat [ 1 1 1 1], L_0000020dd75092a0, L_0000020dd75092a0, L_0000020dd75092a0, L_0000020dd75092a0;
LS_0000020dd75015d0_0_20 .concat [ 1 1 1 1], L_0000020dd75092a0, L_0000020dd75092a0, L_0000020dd75092a0, L_0000020dd75092a0;
LS_0000020dd75015d0_0_24 .concat [ 1 1 1 1], L_0000020dd75092a0, L_0000020dd75092a0, L_0000020dd75092a0, L_0000020dd75092a0;
LS_0000020dd75015d0_0_28 .concat [ 1 1 1 1], L_0000020dd75092a0, L_0000020dd75092a0, L_0000020dd75092a0, L_0000020dd75092a0;
LS_0000020dd75015d0_1_0 .concat [ 4 4 4 4], LS_0000020dd75015d0_0_0, LS_0000020dd75015d0_0_4, LS_0000020dd75015d0_0_8, LS_0000020dd75015d0_0_12;
LS_0000020dd75015d0_1_4 .concat [ 4 4 4 4], LS_0000020dd75015d0_0_16, LS_0000020dd75015d0_0_20, LS_0000020dd75015d0_0_24, LS_0000020dd75015d0_0_28;
L_0000020dd75015d0 .concat [ 16 16 0 0], LS_0000020dd75015d0_1_0, LS_0000020dd75015d0_1_4;
L_0000020dd75008b0 .part L_0000020dd7506b70, 0, 1;
LS_0000020dd7500310_0_0 .concat [ 1 1 1 1], L_0000020dd7509310, L_0000020dd7509310, L_0000020dd7509310, L_0000020dd7509310;
LS_0000020dd7500310_0_4 .concat [ 1 1 1 1], L_0000020dd7509310, L_0000020dd7509310, L_0000020dd7509310, L_0000020dd7509310;
LS_0000020dd7500310_0_8 .concat [ 1 1 1 1], L_0000020dd7509310, L_0000020dd7509310, L_0000020dd7509310, L_0000020dd7509310;
LS_0000020dd7500310_0_12 .concat [ 1 1 1 1], L_0000020dd7509310, L_0000020dd7509310, L_0000020dd7509310, L_0000020dd7509310;
LS_0000020dd7500310_0_16 .concat [ 1 1 1 1], L_0000020dd7509310, L_0000020dd7509310, L_0000020dd7509310, L_0000020dd7509310;
LS_0000020dd7500310_0_20 .concat [ 1 1 1 1], L_0000020dd7509310, L_0000020dd7509310, L_0000020dd7509310, L_0000020dd7509310;
LS_0000020dd7500310_0_24 .concat [ 1 1 1 1], L_0000020dd7509310, L_0000020dd7509310, L_0000020dd7509310, L_0000020dd7509310;
LS_0000020dd7500310_0_28 .concat [ 1 1 1 1], L_0000020dd7509310, L_0000020dd7509310, L_0000020dd7509310, L_0000020dd7509310;
LS_0000020dd7500310_1_0 .concat [ 4 4 4 4], LS_0000020dd7500310_0_0, LS_0000020dd7500310_0_4, LS_0000020dd7500310_0_8, LS_0000020dd7500310_0_12;
LS_0000020dd7500310_1_4 .concat [ 4 4 4 4], LS_0000020dd7500310_0_16, LS_0000020dd7500310_0_20, LS_0000020dd7500310_0_24, LS_0000020dd7500310_0_28;
L_0000020dd7500310 .concat [ 16 16 0 0], LS_0000020dd7500310_1_0, LS_0000020dd7500310_1_4;
L_0000020dd7501670 .part L_0000020dd7506b70, 1, 1;
LS_0000020dd75013f0_0_0 .concat [ 1 1 1 1], L_0000020dd75093f0, L_0000020dd75093f0, L_0000020dd75093f0, L_0000020dd75093f0;
LS_0000020dd75013f0_0_4 .concat [ 1 1 1 1], L_0000020dd75093f0, L_0000020dd75093f0, L_0000020dd75093f0, L_0000020dd75093f0;
LS_0000020dd75013f0_0_8 .concat [ 1 1 1 1], L_0000020dd75093f0, L_0000020dd75093f0, L_0000020dd75093f0, L_0000020dd75093f0;
LS_0000020dd75013f0_0_12 .concat [ 1 1 1 1], L_0000020dd75093f0, L_0000020dd75093f0, L_0000020dd75093f0, L_0000020dd75093f0;
LS_0000020dd75013f0_0_16 .concat [ 1 1 1 1], L_0000020dd75093f0, L_0000020dd75093f0, L_0000020dd75093f0, L_0000020dd75093f0;
LS_0000020dd75013f0_0_20 .concat [ 1 1 1 1], L_0000020dd75093f0, L_0000020dd75093f0, L_0000020dd75093f0, L_0000020dd75093f0;
LS_0000020dd75013f0_0_24 .concat [ 1 1 1 1], L_0000020dd75093f0, L_0000020dd75093f0, L_0000020dd75093f0, L_0000020dd75093f0;
LS_0000020dd75013f0_0_28 .concat [ 1 1 1 1], L_0000020dd75093f0, L_0000020dd75093f0, L_0000020dd75093f0, L_0000020dd75093f0;
LS_0000020dd75013f0_1_0 .concat [ 4 4 4 4], LS_0000020dd75013f0_0_0, LS_0000020dd75013f0_0_4, LS_0000020dd75013f0_0_8, LS_0000020dd75013f0_0_12;
LS_0000020dd75013f0_1_4 .concat [ 4 4 4 4], LS_0000020dd75013f0_0_16, LS_0000020dd75013f0_0_20, LS_0000020dd75013f0_0_24, LS_0000020dd75013f0_0_28;
L_0000020dd75013f0 .concat [ 16 16 0 0], LS_0000020dd75013f0_1_0, LS_0000020dd75013f0_1_4;
L_0000020dd74ff910 .part L_0000020dd7506b70, 0, 1;
LS_0000020dd7501490_0_0 .concat [ 1 1 1 1], L_0000020dd74ff910, L_0000020dd74ff910, L_0000020dd74ff910, L_0000020dd74ff910;
LS_0000020dd7501490_0_4 .concat [ 1 1 1 1], L_0000020dd74ff910, L_0000020dd74ff910, L_0000020dd74ff910, L_0000020dd74ff910;
LS_0000020dd7501490_0_8 .concat [ 1 1 1 1], L_0000020dd74ff910, L_0000020dd74ff910, L_0000020dd74ff910, L_0000020dd74ff910;
LS_0000020dd7501490_0_12 .concat [ 1 1 1 1], L_0000020dd74ff910, L_0000020dd74ff910, L_0000020dd74ff910, L_0000020dd74ff910;
LS_0000020dd7501490_0_16 .concat [ 1 1 1 1], L_0000020dd74ff910, L_0000020dd74ff910, L_0000020dd74ff910, L_0000020dd74ff910;
LS_0000020dd7501490_0_20 .concat [ 1 1 1 1], L_0000020dd74ff910, L_0000020dd74ff910, L_0000020dd74ff910, L_0000020dd74ff910;
LS_0000020dd7501490_0_24 .concat [ 1 1 1 1], L_0000020dd74ff910, L_0000020dd74ff910, L_0000020dd74ff910, L_0000020dd74ff910;
LS_0000020dd7501490_0_28 .concat [ 1 1 1 1], L_0000020dd74ff910, L_0000020dd74ff910, L_0000020dd74ff910, L_0000020dd74ff910;
LS_0000020dd7501490_1_0 .concat [ 4 4 4 4], LS_0000020dd7501490_0_0, LS_0000020dd7501490_0_4, LS_0000020dd7501490_0_8, LS_0000020dd7501490_0_12;
LS_0000020dd7501490_1_4 .concat [ 4 4 4 4], LS_0000020dd7501490_0_16, LS_0000020dd7501490_0_20, LS_0000020dd7501490_0_24, LS_0000020dd7501490_0_28;
L_0000020dd7501490 .concat [ 16 16 0 0], LS_0000020dd7501490_1_0, LS_0000020dd7501490_1_4;
L_0000020dd7500270 .part L_0000020dd7506b70, 1, 1;
LS_0000020dd7500950_0_0 .concat [ 1 1 1 1], L_0000020dd7500270, L_0000020dd7500270, L_0000020dd7500270, L_0000020dd7500270;
LS_0000020dd7500950_0_4 .concat [ 1 1 1 1], L_0000020dd7500270, L_0000020dd7500270, L_0000020dd7500270, L_0000020dd7500270;
LS_0000020dd7500950_0_8 .concat [ 1 1 1 1], L_0000020dd7500270, L_0000020dd7500270, L_0000020dd7500270, L_0000020dd7500270;
LS_0000020dd7500950_0_12 .concat [ 1 1 1 1], L_0000020dd7500270, L_0000020dd7500270, L_0000020dd7500270, L_0000020dd7500270;
LS_0000020dd7500950_0_16 .concat [ 1 1 1 1], L_0000020dd7500270, L_0000020dd7500270, L_0000020dd7500270, L_0000020dd7500270;
LS_0000020dd7500950_0_20 .concat [ 1 1 1 1], L_0000020dd7500270, L_0000020dd7500270, L_0000020dd7500270, L_0000020dd7500270;
LS_0000020dd7500950_0_24 .concat [ 1 1 1 1], L_0000020dd7500270, L_0000020dd7500270, L_0000020dd7500270, L_0000020dd7500270;
LS_0000020dd7500950_0_28 .concat [ 1 1 1 1], L_0000020dd7500270, L_0000020dd7500270, L_0000020dd7500270, L_0000020dd7500270;
LS_0000020dd7500950_1_0 .concat [ 4 4 4 4], LS_0000020dd7500950_0_0, LS_0000020dd7500950_0_4, LS_0000020dd7500950_0_8, LS_0000020dd7500950_0_12;
LS_0000020dd7500950_1_4 .concat [ 4 4 4 4], LS_0000020dd7500950_0_16, LS_0000020dd7500950_0_20, LS_0000020dd7500950_0_24, LS_0000020dd7500950_0_28;
L_0000020dd7500950 .concat [ 16 16 0 0], LS_0000020dd7500950_1_0, LS_0000020dd7500950_1_4;
L_0000020dd75006d0 .part L_0000020dd7506b70, 0, 1;
LS_0000020dd7501cb0_0_0 .concat [ 1 1 1 1], L_0000020dd7441390, L_0000020dd7441390, L_0000020dd7441390, L_0000020dd7441390;
LS_0000020dd7501cb0_0_4 .concat [ 1 1 1 1], L_0000020dd7441390, L_0000020dd7441390, L_0000020dd7441390, L_0000020dd7441390;
LS_0000020dd7501cb0_0_8 .concat [ 1 1 1 1], L_0000020dd7441390, L_0000020dd7441390, L_0000020dd7441390, L_0000020dd7441390;
LS_0000020dd7501cb0_0_12 .concat [ 1 1 1 1], L_0000020dd7441390, L_0000020dd7441390, L_0000020dd7441390, L_0000020dd7441390;
LS_0000020dd7501cb0_0_16 .concat [ 1 1 1 1], L_0000020dd7441390, L_0000020dd7441390, L_0000020dd7441390, L_0000020dd7441390;
LS_0000020dd7501cb0_0_20 .concat [ 1 1 1 1], L_0000020dd7441390, L_0000020dd7441390, L_0000020dd7441390, L_0000020dd7441390;
LS_0000020dd7501cb0_0_24 .concat [ 1 1 1 1], L_0000020dd7441390, L_0000020dd7441390, L_0000020dd7441390, L_0000020dd7441390;
LS_0000020dd7501cb0_0_28 .concat [ 1 1 1 1], L_0000020dd7441390, L_0000020dd7441390, L_0000020dd7441390, L_0000020dd7441390;
LS_0000020dd7501cb0_1_0 .concat [ 4 4 4 4], LS_0000020dd7501cb0_0_0, LS_0000020dd7501cb0_0_4, LS_0000020dd7501cb0_0_8, LS_0000020dd7501cb0_0_12;
LS_0000020dd7501cb0_1_4 .concat [ 4 4 4 4], LS_0000020dd7501cb0_0_16, LS_0000020dd7501cb0_0_20, LS_0000020dd7501cb0_0_24, LS_0000020dd7501cb0_0_28;
L_0000020dd7501cb0 .concat [ 16 16 0 0], LS_0000020dd7501cb0_1_0, LS_0000020dd7501cb0_1_4;
L_0000020dd7501990 .part L_0000020dd7506b70, 1, 1;
LS_0000020dd7501a30_0_0 .concat [ 1 1 1 1], L_0000020dd7501990, L_0000020dd7501990, L_0000020dd7501990, L_0000020dd7501990;
LS_0000020dd7501a30_0_4 .concat [ 1 1 1 1], L_0000020dd7501990, L_0000020dd7501990, L_0000020dd7501990, L_0000020dd7501990;
LS_0000020dd7501a30_0_8 .concat [ 1 1 1 1], L_0000020dd7501990, L_0000020dd7501990, L_0000020dd7501990, L_0000020dd7501990;
LS_0000020dd7501a30_0_12 .concat [ 1 1 1 1], L_0000020dd7501990, L_0000020dd7501990, L_0000020dd7501990, L_0000020dd7501990;
LS_0000020dd7501a30_0_16 .concat [ 1 1 1 1], L_0000020dd7501990, L_0000020dd7501990, L_0000020dd7501990, L_0000020dd7501990;
LS_0000020dd7501a30_0_20 .concat [ 1 1 1 1], L_0000020dd7501990, L_0000020dd7501990, L_0000020dd7501990, L_0000020dd7501990;
LS_0000020dd7501a30_0_24 .concat [ 1 1 1 1], L_0000020dd7501990, L_0000020dd7501990, L_0000020dd7501990, L_0000020dd7501990;
LS_0000020dd7501a30_0_28 .concat [ 1 1 1 1], L_0000020dd7501990, L_0000020dd7501990, L_0000020dd7501990, L_0000020dd7501990;
LS_0000020dd7501a30_1_0 .concat [ 4 4 4 4], LS_0000020dd7501a30_0_0, LS_0000020dd7501a30_0_4, LS_0000020dd7501a30_0_8, LS_0000020dd7501a30_0_12;
LS_0000020dd7501a30_1_4 .concat [ 4 4 4 4], LS_0000020dd7501a30_0_16, LS_0000020dd7501a30_0_20, LS_0000020dd7501a30_0_24, LS_0000020dd7501a30_0_28;
L_0000020dd7501a30 .concat [ 16 16 0 0], LS_0000020dd7501a30_1_0, LS_0000020dd7501a30_1_4;
L_0000020dd7501710 .part L_0000020dd7506b70, 0, 1;
LS_0000020dd7501030_0_0 .concat [ 1 1 1 1], L_0000020dd7501710, L_0000020dd7501710, L_0000020dd7501710, L_0000020dd7501710;
LS_0000020dd7501030_0_4 .concat [ 1 1 1 1], L_0000020dd7501710, L_0000020dd7501710, L_0000020dd7501710, L_0000020dd7501710;
LS_0000020dd7501030_0_8 .concat [ 1 1 1 1], L_0000020dd7501710, L_0000020dd7501710, L_0000020dd7501710, L_0000020dd7501710;
LS_0000020dd7501030_0_12 .concat [ 1 1 1 1], L_0000020dd7501710, L_0000020dd7501710, L_0000020dd7501710, L_0000020dd7501710;
LS_0000020dd7501030_0_16 .concat [ 1 1 1 1], L_0000020dd7501710, L_0000020dd7501710, L_0000020dd7501710, L_0000020dd7501710;
LS_0000020dd7501030_0_20 .concat [ 1 1 1 1], L_0000020dd7501710, L_0000020dd7501710, L_0000020dd7501710, L_0000020dd7501710;
LS_0000020dd7501030_0_24 .concat [ 1 1 1 1], L_0000020dd7501710, L_0000020dd7501710, L_0000020dd7501710, L_0000020dd7501710;
LS_0000020dd7501030_0_28 .concat [ 1 1 1 1], L_0000020dd7501710, L_0000020dd7501710, L_0000020dd7501710, L_0000020dd7501710;
LS_0000020dd7501030_1_0 .concat [ 4 4 4 4], LS_0000020dd7501030_0_0, LS_0000020dd7501030_0_4, LS_0000020dd7501030_0_8, LS_0000020dd7501030_0_12;
LS_0000020dd7501030_1_4 .concat [ 4 4 4 4], LS_0000020dd7501030_0_16, LS_0000020dd7501030_0_20, LS_0000020dd7501030_0_24, LS_0000020dd7501030_0_28;
L_0000020dd7501030 .concat [ 16 16 0 0], LS_0000020dd7501030_1_0, LS_0000020dd7501030_1_4;
S_0000020dd74c6ca0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000020dd74c6fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020dd7509230 .functor AND 32, L_0000020dd75015d0, L_0000020dd7500310, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020dd74c8ee0_0 .net "in1", 31 0, L_0000020dd75015d0;  1 drivers
v0000020dd74c9e80_0 .net "in2", 31 0, L_0000020dd7500310;  1 drivers
v0000020dd74c9fc0_0 .net "out", 31 0, L_0000020dd7509230;  alias, 1 drivers
S_0000020dd74c6b10 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000020dd74c6fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020dd7509380 .functor AND 32, L_0000020dd75013f0, L_0000020dd7501490, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020dd74c9a20_0 .net "in1", 31 0, L_0000020dd75013f0;  1 drivers
v0000020dd74c7a40_0 .net "in2", 31 0, L_0000020dd7501490;  1 drivers
v0000020dd74c9c00_0 .net "out", 31 0, L_0000020dd7509380;  alias, 1 drivers
S_0000020dd74c6e30 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000020dd74c6fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020dd7509460 .functor AND 32, L_0000020dd7500950, L_0000020dd7501cb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020dd74c9de0_0 .net "in1", 31 0, L_0000020dd7500950;  1 drivers
v0000020dd74c8580_0 .net "in2", 31 0, L_0000020dd7501cb0;  1 drivers
v0000020dd74c7b80_0 .net "out", 31 0, L_0000020dd7509460;  alias, 1 drivers
S_0000020dd74c7470 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000020dd74c6fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020dd751c030 .functor AND 32, L_0000020dd7501a30, L_0000020dd7501030, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020dd74c83a0_0 .net "in1", 31 0, L_0000020dd7501a30;  1 drivers
v0000020dd74c9980_0 .net "in2", 31 0, L_0000020dd7501030;  1 drivers
v0000020dd74c8120_0 .net "out", 31 0, L_0000020dd751c030;  alias, 1 drivers
S_0000020dd74c7600 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000020dd72ad8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000020dd7457d90 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000020dd751cf80 .functor NOT 1, L_0000020dd7500090, C4<0>, C4<0>, C4<0>;
L_0000020dd751cf10 .functor NOT 1, L_0000020dd7501210, C4<0>, C4<0>, C4<0>;
L_0000020dd751c9d0 .functor NOT 1, L_0000020dd74ff7d0, C4<0>, C4<0>, C4<0>;
L_0000020dd751b3f0 .functor NOT 1, L_0000020dd74ffff0, C4<0>, C4<0>, C4<0>;
L_0000020dd751c110 .functor AND 32, L_0000020dd751b460, v0000020dd74d10c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020dd751c960 .functor AND 32, L_0000020dd751b700, L_0000020dd751d060, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020dd751c180 .functor OR 32, L_0000020dd751c110, L_0000020dd751c960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020dd751cce0 .functor AND 32, L_0000020dd751cb90, v0000020dd74c0d40_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020dd751b770 .functor OR 32, L_0000020dd751c180, L_0000020dd751cce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020dd751be70 .functor AND 32, L_0000020dd751b4d0, L_0000020dd74ffe10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020dd751ca40 .functor OR 32, L_0000020dd751b770, L_0000020dd751be70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020dd74cb3c0_0 .net *"_ivl_1", 0 0, L_0000020dd7500090;  1 drivers
v0000020dd74ca7e0_0 .net *"_ivl_13", 0 0, L_0000020dd74ff7d0;  1 drivers
v0000020dd74cad80_0 .net *"_ivl_14", 0 0, L_0000020dd751c9d0;  1 drivers
v0000020dd74cb1e0_0 .net *"_ivl_19", 0 0, L_0000020dd74ff9b0;  1 drivers
v0000020dd74ca880_0 .net *"_ivl_2", 0 0, L_0000020dd751cf80;  1 drivers
v0000020dd74ca6a0_0 .net *"_ivl_23", 0 0, L_0000020dd74ffa50;  1 drivers
v0000020dd74ca380_0 .net *"_ivl_27", 0 0, L_0000020dd74ffff0;  1 drivers
v0000020dd74cb780_0 .net *"_ivl_28", 0 0, L_0000020dd751b3f0;  1 drivers
v0000020dd74caba0_0 .net *"_ivl_33", 0 0, L_0000020dd75003b0;  1 drivers
v0000020dd74cb460_0 .net *"_ivl_37", 0 0, L_0000020dd7500bd0;  1 drivers
v0000020dd74cb500_0 .net *"_ivl_40", 31 0, L_0000020dd751c110;  1 drivers
v0000020dd74cb6e0_0 .net *"_ivl_42", 31 0, L_0000020dd751c960;  1 drivers
v0000020dd74ca740_0 .net *"_ivl_44", 31 0, L_0000020dd751c180;  1 drivers
v0000020dd74ca9c0_0 .net *"_ivl_46", 31 0, L_0000020dd751cce0;  1 drivers
v0000020dd74cb820_0 .net *"_ivl_48", 31 0, L_0000020dd751b770;  1 drivers
v0000020dd74ca2e0_0 .net *"_ivl_50", 31 0, L_0000020dd751be70;  1 drivers
v0000020dd74caa60_0 .net *"_ivl_7", 0 0, L_0000020dd7501210;  1 drivers
v0000020dd74cab00_0 .net *"_ivl_8", 0 0, L_0000020dd751cf10;  1 drivers
v0000020dd74cac40_0 .net "ina", 31 0, v0000020dd74d10c0_0;  alias, 1 drivers
v0000020dd74cb0a0_0 .net "inb", 31 0, L_0000020dd751d060;  alias, 1 drivers
v0000020dd74cb140_0 .net "inc", 31 0, v0000020dd74c0d40_0;  alias, 1 drivers
v0000020dd74cace0_0 .net "ind", 31 0, L_0000020dd74ffe10;  alias, 1 drivers
v0000020dd74caec0_0 .net "out", 31 0, L_0000020dd751ca40;  alias, 1 drivers
v0000020dd74cb000_0 .net "s0", 31 0, L_0000020dd751b460;  1 drivers
v0000020dd74cb280_0 .net "s1", 31 0, L_0000020dd751b700;  1 drivers
v0000020dd74cb5a0_0 .net "s2", 31 0, L_0000020dd751cb90;  1 drivers
v0000020dd74d0620_0 .net "s3", 31 0, L_0000020dd751b4d0;  1 drivers
v0000020dd74d0940_0 .net "sel", 1 0, L_0000020dd7506a30;  alias, 1 drivers
L_0000020dd7500090 .part L_0000020dd7506a30, 1, 1;
LS_0000020dd7500770_0_0 .concat [ 1 1 1 1], L_0000020dd751cf80, L_0000020dd751cf80, L_0000020dd751cf80, L_0000020dd751cf80;
LS_0000020dd7500770_0_4 .concat [ 1 1 1 1], L_0000020dd751cf80, L_0000020dd751cf80, L_0000020dd751cf80, L_0000020dd751cf80;
LS_0000020dd7500770_0_8 .concat [ 1 1 1 1], L_0000020dd751cf80, L_0000020dd751cf80, L_0000020dd751cf80, L_0000020dd751cf80;
LS_0000020dd7500770_0_12 .concat [ 1 1 1 1], L_0000020dd751cf80, L_0000020dd751cf80, L_0000020dd751cf80, L_0000020dd751cf80;
LS_0000020dd7500770_0_16 .concat [ 1 1 1 1], L_0000020dd751cf80, L_0000020dd751cf80, L_0000020dd751cf80, L_0000020dd751cf80;
LS_0000020dd7500770_0_20 .concat [ 1 1 1 1], L_0000020dd751cf80, L_0000020dd751cf80, L_0000020dd751cf80, L_0000020dd751cf80;
LS_0000020dd7500770_0_24 .concat [ 1 1 1 1], L_0000020dd751cf80, L_0000020dd751cf80, L_0000020dd751cf80, L_0000020dd751cf80;
LS_0000020dd7500770_0_28 .concat [ 1 1 1 1], L_0000020dd751cf80, L_0000020dd751cf80, L_0000020dd751cf80, L_0000020dd751cf80;
LS_0000020dd7500770_1_0 .concat [ 4 4 4 4], LS_0000020dd7500770_0_0, LS_0000020dd7500770_0_4, LS_0000020dd7500770_0_8, LS_0000020dd7500770_0_12;
LS_0000020dd7500770_1_4 .concat [ 4 4 4 4], LS_0000020dd7500770_0_16, LS_0000020dd7500770_0_20, LS_0000020dd7500770_0_24, LS_0000020dd7500770_0_28;
L_0000020dd7500770 .concat [ 16 16 0 0], LS_0000020dd7500770_1_0, LS_0000020dd7500770_1_4;
L_0000020dd7501210 .part L_0000020dd7506a30, 0, 1;
LS_0000020dd74ff730_0_0 .concat [ 1 1 1 1], L_0000020dd751cf10, L_0000020dd751cf10, L_0000020dd751cf10, L_0000020dd751cf10;
LS_0000020dd74ff730_0_4 .concat [ 1 1 1 1], L_0000020dd751cf10, L_0000020dd751cf10, L_0000020dd751cf10, L_0000020dd751cf10;
LS_0000020dd74ff730_0_8 .concat [ 1 1 1 1], L_0000020dd751cf10, L_0000020dd751cf10, L_0000020dd751cf10, L_0000020dd751cf10;
LS_0000020dd74ff730_0_12 .concat [ 1 1 1 1], L_0000020dd751cf10, L_0000020dd751cf10, L_0000020dd751cf10, L_0000020dd751cf10;
LS_0000020dd74ff730_0_16 .concat [ 1 1 1 1], L_0000020dd751cf10, L_0000020dd751cf10, L_0000020dd751cf10, L_0000020dd751cf10;
LS_0000020dd74ff730_0_20 .concat [ 1 1 1 1], L_0000020dd751cf10, L_0000020dd751cf10, L_0000020dd751cf10, L_0000020dd751cf10;
LS_0000020dd74ff730_0_24 .concat [ 1 1 1 1], L_0000020dd751cf10, L_0000020dd751cf10, L_0000020dd751cf10, L_0000020dd751cf10;
LS_0000020dd74ff730_0_28 .concat [ 1 1 1 1], L_0000020dd751cf10, L_0000020dd751cf10, L_0000020dd751cf10, L_0000020dd751cf10;
LS_0000020dd74ff730_1_0 .concat [ 4 4 4 4], LS_0000020dd74ff730_0_0, LS_0000020dd74ff730_0_4, LS_0000020dd74ff730_0_8, LS_0000020dd74ff730_0_12;
LS_0000020dd74ff730_1_4 .concat [ 4 4 4 4], LS_0000020dd74ff730_0_16, LS_0000020dd74ff730_0_20, LS_0000020dd74ff730_0_24, LS_0000020dd74ff730_0_28;
L_0000020dd74ff730 .concat [ 16 16 0 0], LS_0000020dd74ff730_1_0, LS_0000020dd74ff730_1_4;
L_0000020dd74ff7d0 .part L_0000020dd7506a30, 1, 1;
LS_0000020dd7501350_0_0 .concat [ 1 1 1 1], L_0000020dd751c9d0, L_0000020dd751c9d0, L_0000020dd751c9d0, L_0000020dd751c9d0;
LS_0000020dd7501350_0_4 .concat [ 1 1 1 1], L_0000020dd751c9d0, L_0000020dd751c9d0, L_0000020dd751c9d0, L_0000020dd751c9d0;
LS_0000020dd7501350_0_8 .concat [ 1 1 1 1], L_0000020dd751c9d0, L_0000020dd751c9d0, L_0000020dd751c9d0, L_0000020dd751c9d0;
LS_0000020dd7501350_0_12 .concat [ 1 1 1 1], L_0000020dd751c9d0, L_0000020dd751c9d0, L_0000020dd751c9d0, L_0000020dd751c9d0;
LS_0000020dd7501350_0_16 .concat [ 1 1 1 1], L_0000020dd751c9d0, L_0000020dd751c9d0, L_0000020dd751c9d0, L_0000020dd751c9d0;
LS_0000020dd7501350_0_20 .concat [ 1 1 1 1], L_0000020dd751c9d0, L_0000020dd751c9d0, L_0000020dd751c9d0, L_0000020dd751c9d0;
LS_0000020dd7501350_0_24 .concat [ 1 1 1 1], L_0000020dd751c9d0, L_0000020dd751c9d0, L_0000020dd751c9d0, L_0000020dd751c9d0;
LS_0000020dd7501350_0_28 .concat [ 1 1 1 1], L_0000020dd751c9d0, L_0000020dd751c9d0, L_0000020dd751c9d0, L_0000020dd751c9d0;
LS_0000020dd7501350_1_0 .concat [ 4 4 4 4], LS_0000020dd7501350_0_0, LS_0000020dd7501350_0_4, LS_0000020dd7501350_0_8, LS_0000020dd7501350_0_12;
LS_0000020dd7501350_1_4 .concat [ 4 4 4 4], LS_0000020dd7501350_0_16, LS_0000020dd7501350_0_20, LS_0000020dd7501350_0_24, LS_0000020dd7501350_0_28;
L_0000020dd7501350 .concat [ 16 16 0 0], LS_0000020dd7501350_1_0, LS_0000020dd7501350_1_4;
L_0000020dd74ff9b0 .part L_0000020dd7506a30, 0, 1;
LS_0000020dd75009f0_0_0 .concat [ 1 1 1 1], L_0000020dd74ff9b0, L_0000020dd74ff9b0, L_0000020dd74ff9b0, L_0000020dd74ff9b0;
LS_0000020dd75009f0_0_4 .concat [ 1 1 1 1], L_0000020dd74ff9b0, L_0000020dd74ff9b0, L_0000020dd74ff9b0, L_0000020dd74ff9b0;
LS_0000020dd75009f0_0_8 .concat [ 1 1 1 1], L_0000020dd74ff9b0, L_0000020dd74ff9b0, L_0000020dd74ff9b0, L_0000020dd74ff9b0;
LS_0000020dd75009f0_0_12 .concat [ 1 1 1 1], L_0000020dd74ff9b0, L_0000020dd74ff9b0, L_0000020dd74ff9b0, L_0000020dd74ff9b0;
LS_0000020dd75009f0_0_16 .concat [ 1 1 1 1], L_0000020dd74ff9b0, L_0000020dd74ff9b0, L_0000020dd74ff9b0, L_0000020dd74ff9b0;
LS_0000020dd75009f0_0_20 .concat [ 1 1 1 1], L_0000020dd74ff9b0, L_0000020dd74ff9b0, L_0000020dd74ff9b0, L_0000020dd74ff9b0;
LS_0000020dd75009f0_0_24 .concat [ 1 1 1 1], L_0000020dd74ff9b0, L_0000020dd74ff9b0, L_0000020dd74ff9b0, L_0000020dd74ff9b0;
LS_0000020dd75009f0_0_28 .concat [ 1 1 1 1], L_0000020dd74ff9b0, L_0000020dd74ff9b0, L_0000020dd74ff9b0, L_0000020dd74ff9b0;
LS_0000020dd75009f0_1_0 .concat [ 4 4 4 4], LS_0000020dd75009f0_0_0, LS_0000020dd75009f0_0_4, LS_0000020dd75009f0_0_8, LS_0000020dd75009f0_0_12;
LS_0000020dd75009f0_1_4 .concat [ 4 4 4 4], LS_0000020dd75009f0_0_16, LS_0000020dd75009f0_0_20, LS_0000020dd75009f0_0_24, LS_0000020dd75009f0_0_28;
L_0000020dd75009f0 .concat [ 16 16 0 0], LS_0000020dd75009f0_1_0, LS_0000020dd75009f0_1_4;
L_0000020dd74ffa50 .part L_0000020dd7506a30, 1, 1;
LS_0000020dd74ffaf0_0_0 .concat [ 1 1 1 1], L_0000020dd74ffa50, L_0000020dd74ffa50, L_0000020dd74ffa50, L_0000020dd74ffa50;
LS_0000020dd74ffaf0_0_4 .concat [ 1 1 1 1], L_0000020dd74ffa50, L_0000020dd74ffa50, L_0000020dd74ffa50, L_0000020dd74ffa50;
LS_0000020dd74ffaf0_0_8 .concat [ 1 1 1 1], L_0000020dd74ffa50, L_0000020dd74ffa50, L_0000020dd74ffa50, L_0000020dd74ffa50;
LS_0000020dd74ffaf0_0_12 .concat [ 1 1 1 1], L_0000020dd74ffa50, L_0000020dd74ffa50, L_0000020dd74ffa50, L_0000020dd74ffa50;
LS_0000020dd74ffaf0_0_16 .concat [ 1 1 1 1], L_0000020dd74ffa50, L_0000020dd74ffa50, L_0000020dd74ffa50, L_0000020dd74ffa50;
LS_0000020dd74ffaf0_0_20 .concat [ 1 1 1 1], L_0000020dd74ffa50, L_0000020dd74ffa50, L_0000020dd74ffa50, L_0000020dd74ffa50;
LS_0000020dd74ffaf0_0_24 .concat [ 1 1 1 1], L_0000020dd74ffa50, L_0000020dd74ffa50, L_0000020dd74ffa50, L_0000020dd74ffa50;
LS_0000020dd74ffaf0_0_28 .concat [ 1 1 1 1], L_0000020dd74ffa50, L_0000020dd74ffa50, L_0000020dd74ffa50, L_0000020dd74ffa50;
LS_0000020dd74ffaf0_1_0 .concat [ 4 4 4 4], LS_0000020dd74ffaf0_0_0, LS_0000020dd74ffaf0_0_4, LS_0000020dd74ffaf0_0_8, LS_0000020dd74ffaf0_0_12;
LS_0000020dd74ffaf0_1_4 .concat [ 4 4 4 4], LS_0000020dd74ffaf0_0_16, LS_0000020dd74ffaf0_0_20, LS_0000020dd74ffaf0_0_24, LS_0000020dd74ffaf0_0_28;
L_0000020dd74ffaf0 .concat [ 16 16 0 0], LS_0000020dd74ffaf0_1_0, LS_0000020dd74ffaf0_1_4;
L_0000020dd74ffff0 .part L_0000020dd7506a30, 0, 1;
LS_0000020dd7501530_0_0 .concat [ 1 1 1 1], L_0000020dd751b3f0, L_0000020dd751b3f0, L_0000020dd751b3f0, L_0000020dd751b3f0;
LS_0000020dd7501530_0_4 .concat [ 1 1 1 1], L_0000020dd751b3f0, L_0000020dd751b3f0, L_0000020dd751b3f0, L_0000020dd751b3f0;
LS_0000020dd7501530_0_8 .concat [ 1 1 1 1], L_0000020dd751b3f0, L_0000020dd751b3f0, L_0000020dd751b3f0, L_0000020dd751b3f0;
LS_0000020dd7501530_0_12 .concat [ 1 1 1 1], L_0000020dd751b3f0, L_0000020dd751b3f0, L_0000020dd751b3f0, L_0000020dd751b3f0;
LS_0000020dd7501530_0_16 .concat [ 1 1 1 1], L_0000020dd751b3f0, L_0000020dd751b3f0, L_0000020dd751b3f0, L_0000020dd751b3f0;
LS_0000020dd7501530_0_20 .concat [ 1 1 1 1], L_0000020dd751b3f0, L_0000020dd751b3f0, L_0000020dd751b3f0, L_0000020dd751b3f0;
LS_0000020dd7501530_0_24 .concat [ 1 1 1 1], L_0000020dd751b3f0, L_0000020dd751b3f0, L_0000020dd751b3f0, L_0000020dd751b3f0;
LS_0000020dd7501530_0_28 .concat [ 1 1 1 1], L_0000020dd751b3f0, L_0000020dd751b3f0, L_0000020dd751b3f0, L_0000020dd751b3f0;
LS_0000020dd7501530_1_0 .concat [ 4 4 4 4], LS_0000020dd7501530_0_0, LS_0000020dd7501530_0_4, LS_0000020dd7501530_0_8, LS_0000020dd7501530_0_12;
LS_0000020dd7501530_1_4 .concat [ 4 4 4 4], LS_0000020dd7501530_0_16, LS_0000020dd7501530_0_20, LS_0000020dd7501530_0_24, LS_0000020dd7501530_0_28;
L_0000020dd7501530 .concat [ 16 16 0 0], LS_0000020dd7501530_1_0, LS_0000020dd7501530_1_4;
L_0000020dd75003b0 .part L_0000020dd7506a30, 1, 1;
LS_0000020dd7500b30_0_0 .concat [ 1 1 1 1], L_0000020dd75003b0, L_0000020dd75003b0, L_0000020dd75003b0, L_0000020dd75003b0;
LS_0000020dd7500b30_0_4 .concat [ 1 1 1 1], L_0000020dd75003b0, L_0000020dd75003b0, L_0000020dd75003b0, L_0000020dd75003b0;
LS_0000020dd7500b30_0_8 .concat [ 1 1 1 1], L_0000020dd75003b0, L_0000020dd75003b0, L_0000020dd75003b0, L_0000020dd75003b0;
LS_0000020dd7500b30_0_12 .concat [ 1 1 1 1], L_0000020dd75003b0, L_0000020dd75003b0, L_0000020dd75003b0, L_0000020dd75003b0;
LS_0000020dd7500b30_0_16 .concat [ 1 1 1 1], L_0000020dd75003b0, L_0000020dd75003b0, L_0000020dd75003b0, L_0000020dd75003b0;
LS_0000020dd7500b30_0_20 .concat [ 1 1 1 1], L_0000020dd75003b0, L_0000020dd75003b0, L_0000020dd75003b0, L_0000020dd75003b0;
LS_0000020dd7500b30_0_24 .concat [ 1 1 1 1], L_0000020dd75003b0, L_0000020dd75003b0, L_0000020dd75003b0, L_0000020dd75003b0;
LS_0000020dd7500b30_0_28 .concat [ 1 1 1 1], L_0000020dd75003b0, L_0000020dd75003b0, L_0000020dd75003b0, L_0000020dd75003b0;
LS_0000020dd7500b30_1_0 .concat [ 4 4 4 4], LS_0000020dd7500b30_0_0, LS_0000020dd7500b30_0_4, LS_0000020dd7500b30_0_8, LS_0000020dd7500b30_0_12;
LS_0000020dd7500b30_1_4 .concat [ 4 4 4 4], LS_0000020dd7500b30_0_16, LS_0000020dd7500b30_0_20, LS_0000020dd7500b30_0_24, LS_0000020dd7500b30_0_28;
L_0000020dd7500b30 .concat [ 16 16 0 0], LS_0000020dd7500b30_1_0, LS_0000020dd7500b30_1_4;
L_0000020dd7500bd0 .part L_0000020dd7506a30, 0, 1;
LS_0000020dd75012b0_0_0 .concat [ 1 1 1 1], L_0000020dd7500bd0, L_0000020dd7500bd0, L_0000020dd7500bd0, L_0000020dd7500bd0;
LS_0000020dd75012b0_0_4 .concat [ 1 1 1 1], L_0000020dd7500bd0, L_0000020dd7500bd0, L_0000020dd7500bd0, L_0000020dd7500bd0;
LS_0000020dd75012b0_0_8 .concat [ 1 1 1 1], L_0000020dd7500bd0, L_0000020dd7500bd0, L_0000020dd7500bd0, L_0000020dd7500bd0;
LS_0000020dd75012b0_0_12 .concat [ 1 1 1 1], L_0000020dd7500bd0, L_0000020dd7500bd0, L_0000020dd7500bd0, L_0000020dd7500bd0;
LS_0000020dd75012b0_0_16 .concat [ 1 1 1 1], L_0000020dd7500bd0, L_0000020dd7500bd0, L_0000020dd7500bd0, L_0000020dd7500bd0;
LS_0000020dd75012b0_0_20 .concat [ 1 1 1 1], L_0000020dd7500bd0, L_0000020dd7500bd0, L_0000020dd7500bd0, L_0000020dd7500bd0;
LS_0000020dd75012b0_0_24 .concat [ 1 1 1 1], L_0000020dd7500bd0, L_0000020dd7500bd0, L_0000020dd7500bd0, L_0000020dd7500bd0;
LS_0000020dd75012b0_0_28 .concat [ 1 1 1 1], L_0000020dd7500bd0, L_0000020dd7500bd0, L_0000020dd7500bd0, L_0000020dd7500bd0;
LS_0000020dd75012b0_1_0 .concat [ 4 4 4 4], LS_0000020dd75012b0_0_0, LS_0000020dd75012b0_0_4, LS_0000020dd75012b0_0_8, LS_0000020dd75012b0_0_12;
LS_0000020dd75012b0_1_4 .concat [ 4 4 4 4], LS_0000020dd75012b0_0_16, LS_0000020dd75012b0_0_20, LS_0000020dd75012b0_0_24, LS_0000020dd75012b0_0_28;
L_0000020dd75012b0 .concat [ 16 16 0 0], LS_0000020dd75012b0_1_0, LS_0000020dd75012b0_1_4;
S_0000020dd74c7790 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000020dd74c7600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020dd751b460 .functor AND 32, L_0000020dd7500770, L_0000020dd74ff730, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020dd74c92a0_0 .net "in1", 31 0, L_0000020dd7500770;  1 drivers
v0000020dd74ca920_0 .net "in2", 31 0, L_0000020dd74ff730;  1 drivers
v0000020dd74cb320_0 .net "out", 31 0, L_0000020dd751b460;  alias, 1 drivers
S_0000020dd74c6980 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000020dd74c7600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020dd751b700 .functor AND 32, L_0000020dd7501350, L_0000020dd75009f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020dd74ca4c0_0 .net "in1", 31 0, L_0000020dd7501350;  1 drivers
v0000020dd74cb640_0 .net "in2", 31 0, L_0000020dd75009f0;  1 drivers
v0000020dd74ca560_0 .net "out", 31 0, L_0000020dd751b700;  alias, 1 drivers
S_0000020dd74c72e0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000020dd74c7600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020dd751cb90 .functor AND 32, L_0000020dd74ffaf0, L_0000020dd7501530, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020dd74caf60_0 .net "in1", 31 0, L_0000020dd74ffaf0;  1 drivers
v0000020dd74ca1a0_0 .net "in2", 31 0, L_0000020dd7501530;  1 drivers
v0000020dd74cae20_0 .net "out", 31 0, L_0000020dd751cb90;  alias, 1 drivers
S_0000020dd74cd5c0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000020dd74c7600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020dd751b4d0 .functor AND 32, L_0000020dd7500b30, L_0000020dd75012b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020dd74ca420_0 .net "in1", 31 0, L_0000020dd7500b30;  1 drivers
v0000020dd74ca600_0 .net "in2", 31 0, L_0000020dd75012b0;  1 drivers
v0000020dd74ca240_0 .net "out", 31 0, L_0000020dd751b4d0;  alias, 1 drivers
S_0000020dd74cc300 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000020dd731d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000020dd74d1970 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020dd74d19a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020dd74d19e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020dd74d1a18 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020dd74d1a50 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020dd74d1a88 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020dd74d1ac0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020dd74d1af8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020dd74d1b30 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020dd74d1b68 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020dd74d1ba0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020dd74d1bd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020dd74d1c10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020dd74d1c48 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020dd74d1c80 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020dd74d1cb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020dd74d1cf0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020dd74d1d28 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020dd74d1d60 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020dd74d1d98 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020dd74d1dd0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020dd74d1e08 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020dd74d1e40 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020dd74d1e78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020dd74d1eb0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000020dd74d1200_0 .var "EX1_PC", 31 0;
v0000020dd74d03a0_0 .var "EX1_PFC", 31 0;
v0000020dd74d15c0_0 .var "EX1_forward_to_B", 31 0;
v0000020dd74d1480_0 .var "EX1_is_beq", 0 0;
v0000020dd74d0c60_0 .var "EX1_is_bne", 0 0;
v0000020dd74d0d00_0 .var "EX1_is_jal", 0 0;
v0000020dd74d0e40_0 .var "EX1_is_jr", 0 0;
v0000020dd74d1520_0 .var "EX1_is_oper2_immed", 0 0;
v0000020dd74d1840_0 .var "EX1_memread", 0 0;
v0000020dd74d13e0_0 .var "EX1_memwrite", 0 0;
v0000020dd74d08a0_0 .var "EX1_opcode", 11 0;
v0000020dd74d04e0_0 .var "EX1_predicted", 0 0;
v0000020dd74d0ee0_0 .var "EX1_rd_ind", 4 0;
v0000020dd74d01c0_0 .var "EX1_rd_indzero", 0 0;
v0000020dd74d0440_0 .var "EX1_regwrite", 0 0;
v0000020dd74d06c0_0 .var "EX1_rs1", 31 0;
v0000020dd74d1020_0 .var "EX1_rs1_ind", 4 0;
v0000020dd74d10c0_0 .var "EX1_rs2", 31 0;
v0000020dd74d12a0_0 .var "EX1_rs2_ind", 4 0;
v0000020dd74cde20_0 .net "FLUSH", 0 0, v0000020dd74d8bf0_0;  alias, 1 drivers
v0000020dd74cf860_0 .net "ID_PC", 31 0, v0000020dd74d67b0_0;  alias, 1 drivers
v0000020dd74cffe0_0 .net "ID_PFC_to_EX", 31 0, L_0000020dd7506530;  alias, 1 drivers
v0000020dd74cf900_0 .net "ID_forward_to_B", 31 0, L_0000020dd75068f0;  alias, 1 drivers
v0000020dd74ce140_0 .net "ID_is_beq", 0 0, L_0000020dd7505770;  alias, 1 drivers
v0000020dd74cdb00_0 .net "ID_is_bne", 0 0, L_0000020dd7506170;  alias, 1 drivers
v0000020dd74cfcc0_0 .net "ID_is_jal", 0 0, L_0000020dd7507250;  alias, 1 drivers
v0000020dd74ce5a0_0 .net "ID_is_jr", 0 0, L_0000020dd7505e50;  alias, 1 drivers
v0000020dd74cf2c0_0 .net "ID_is_oper2_immed", 0 0, L_0000020dd7509000;  alias, 1 drivers
v0000020dd74cf180_0 .net "ID_memread", 0 0, L_0000020dd7506fd0;  alias, 1 drivers
v0000020dd74ce6e0_0 .net "ID_memwrite", 0 0, L_0000020dd7507110;  alias, 1 drivers
v0000020dd74cedc0_0 .net "ID_opcode", 11 0, v0000020dd74ecf80_0;  alias, 1 drivers
v0000020dd74cd9c0_0 .net "ID_predicted", 0 0, v0000020dd74d74d0_0;  alias, 1 drivers
v0000020dd74d0080_0 .net "ID_rd_ind", 4 0, v0000020dd74ec080_0;  alias, 1 drivers
v0000020dd74cea00_0 .net "ID_rd_indzero", 0 0, L_0000020dd7507390;  1 drivers
v0000020dd74cfd60_0 .net "ID_regwrite", 0 0, L_0000020dd7507430;  alias, 1 drivers
v0000020dd74cda60_0 .net "ID_rs1", 31 0, v0000020dd74d38d0_0;  alias, 1 drivers
v0000020dd74ce280_0 .net "ID_rs1_ind", 4 0, v0000020dd74ec1c0_0;  alias, 1 drivers
v0000020dd74cdba0_0 .net "ID_rs2", 31 0, v0000020dd74d2890_0;  alias, 1 drivers
v0000020dd74cf9a0_0 .net "ID_rs2_ind", 4 0, v0000020dd74edde0_0;  alias, 1 drivers
v0000020dd74cf720_0 .net "clk", 0 0, L_0000020dd7508040;  1 drivers
v0000020dd74ce320_0 .net "rst", 0 0, v0000020dd7501fd0_0;  alias, 1 drivers
E_0000020dd7458350 .event posedge, v0000020dd74c0520_0, v0000020dd74cf720_0;
S_0000020dd74cd110 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000020dd731d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000020dd74d1ef0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020dd74d1f28 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020dd74d1f60 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020dd74d1f98 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020dd74d1fd0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020dd74d2008 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020dd74d2040 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020dd74d2078 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020dd74d20b0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020dd74d20e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020dd74d2120 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020dd74d2158 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020dd74d2190 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020dd74d21c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020dd74d2200 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020dd74d2238 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020dd74d2270 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020dd74d22a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020dd74d22e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020dd74d2318 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020dd74d2350 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020dd74d2388 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020dd74d23c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020dd74d23f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020dd74d2430 .param/l "xori" 0 9 12, C4<001110000000>;
v0000020dd74ce1e0_0 .net "EX1_ALU_OPER1", 31 0, L_0000020dd75091c0;  alias, 1 drivers
v0000020dd74cfa40_0 .net "EX1_ALU_OPER2", 31 0, L_0000020dd751cdc0;  alias, 1 drivers
v0000020dd74cfe00_0 .net "EX1_PC", 31 0, v0000020dd74d1200_0;  alias, 1 drivers
v0000020dd74cfae0_0 .net "EX1_PFC_to_IF", 31 0, L_0000020dd74ffd70;  alias, 1 drivers
v0000020dd74cf7c0_0 .net "EX1_forward_to_B", 31 0, v0000020dd74d15c0_0;  alias, 1 drivers
v0000020dd74cfb80_0 .net "EX1_is_beq", 0 0, v0000020dd74d1480_0;  alias, 1 drivers
v0000020dd74cfc20_0 .net "EX1_is_bne", 0 0, v0000020dd74d0c60_0;  alias, 1 drivers
v0000020dd74cf540_0 .net "EX1_is_jal", 0 0, v0000020dd74d0d00_0;  alias, 1 drivers
v0000020dd74ce3c0_0 .net "EX1_is_jr", 0 0, v0000020dd74d0e40_0;  alias, 1 drivers
v0000020dd74cdc40_0 .net "EX1_is_oper2_immed", 0 0, v0000020dd74d1520_0;  alias, 1 drivers
v0000020dd74cfea0_0 .net "EX1_memread", 0 0, v0000020dd74d1840_0;  alias, 1 drivers
v0000020dd74cdce0_0 .net "EX1_memwrite", 0 0, v0000020dd74d13e0_0;  alias, 1 drivers
v0000020dd74cff40_0 .net "EX1_opcode", 11 0, v0000020dd74d08a0_0;  alias, 1 drivers
v0000020dd74d0120_0 .net "EX1_predicted", 0 0, v0000020dd74d04e0_0;  alias, 1 drivers
v0000020dd74ceaa0_0 .net "EX1_rd_ind", 4 0, v0000020dd74d0ee0_0;  alias, 1 drivers
v0000020dd74cf220_0 .net "EX1_rd_indzero", 0 0, v0000020dd74d01c0_0;  alias, 1 drivers
v0000020dd74cdd80_0 .net "EX1_regwrite", 0 0, v0000020dd74d0440_0;  alias, 1 drivers
v0000020dd74ce000_0 .net "EX1_rs1", 31 0, v0000020dd74d06c0_0;  alias, 1 drivers
v0000020dd74cdec0_0 .net "EX1_rs1_ind", 4 0, v0000020dd74d1020_0;  alias, 1 drivers
v0000020dd74cf0e0_0 .net "EX1_rs2_ind", 4 0, v0000020dd74d12a0_0;  alias, 1 drivers
v0000020dd74cdf60_0 .net "EX1_rs2_out", 31 0, L_0000020dd751ca40;  alias, 1 drivers
v0000020dd74cee60_0 .var "EX2_ALU_OPER1", 31 0;
v0000020dd74ce0a0_0 .var "EX2_ALU_OPER2", 31 0;
v0000020dd74cef00_0 .var "EX2_PC", 31 0;
v0000020dd74ce500_0 .var "EX2_PFC_to_IF", 31 0;
v0000020dd74ce460_0 .var "EX2_forward_to_B", 31 0;
v0000020dd74ce640_0 .var "EX2_is_beq", 0 0;
v0000020dd74ceb40_0 .var "EX2_is_bne", 0 0;
v0000020dd74cf360_0 .var "EX2_is_jal", 0 0;
v0000020dd74ce780_0 .var "EX2_is_jr", 0 0;
v0000020dd74ce820_0 .var "EX2_is_oper2_immed", 0 0;
v0000020dd74ce8c0_0 .var "EX2_memread", 0 0;
v0000020dd74ce960_0 .var "EX2_memwrite", 0 0;
v0000020dd74cebe0_0 .var "EX2_opcode", 11 0;
v0000020dd74cefa0_0 .var "EX2_predicted", 0 0;
v0000020dd74cec80_0 .var "EX2_rd_ind", 4 0;
v0000020dd74ced20_0 .var "EX2_rd_indzero", 0 0;
v0000020dd74cf040_0 .var "EX2_regwrite", 0 0;
v0000020dd74cf400_0 .var "EX2_rs1", 31 0;
v0000020dd74cf4a0_0 .var "EX2_rs1_ind", 4 0;
v0000020dd74cf5e0_0 .var "EX2_rs2_ind", 4 0;
v0000020dd74cf680_0 .var "EX2_rs2_out", 31 0;
v0000020dd74d8790_0 .net "FLUSH", 0 0, v0000020dd74d9a50_0;  alias, 1 drivers
v0000020dd74d76b0_0 .net "clk", 0 0, L_0000020dd751b540;  1 drivers
v0000020dd74d90f0_0 .net "rst", 0 0, v0000020dd7501fd0_0;  alias, 1 drivers
E_0000020dd7457d10 .event posedge, v0000020dd74c0520_0, v0000020dd74d76b0_0;
S_0000020dd74ccad0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000020dd731d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000020dd74da480 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020dd74da4b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020dd74da4f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020dd74da528 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020dd74da560 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020dd74da598 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020dd74da5d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020dd74da608 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020dd74da640 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020dd74da678 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020dd74da6b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020dd74da6e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020dd74da720 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020dd74da758 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020dd74da790 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020dd74da7c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020dd74da800 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020dd74da838 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020dd74da870 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020dd74da8a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020dd74da8e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020dd74da918 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020dd74da950 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020dd74da988 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020dd74da9c0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000020dd7508900 .functor OR 1, L_0000020dd7505770, L_0000020dd7506170, C4<0>, C4<0>;
L_0000020dd7507780 .functor AND 1, L_0000020dd7508900, L_0000020dd7508890, C4<1>, C4<1>;
L_0000020dd7508350 .functor OR 1, L_0000020dd7505770, L_0000020dd7506170, C4<0>, C4<0>;
L_0000020dd7507a90 .functor AND 1, L_0000020dd7508350, L_0000020dd7508890, C4<1>, C4<1>;
L_0000020dd7507940 .functor OR 1, L_0000020dd7505770, L_0000020dd7506170, C4<0>, C4<0>;
L_0000020dd7507da0 .functor AND 1, L_0000020dd7507940, v0000020dd74d74d0_0, C4<1>, C4<1>;
v0000020dd74d5e50_0 .net "EX1_memread", 0 0, v0000020dd74d1840_0;  alias, 1 drivers
v0000020dd74d6c10_0 .net "EX1_opcode", 11 0, v0000020dd74d08a0_0;  alias, 1 drivers
v0000020dd74d7390_0 .net "EX1_rd_ind", 4 0, v0000020dd74d0ee0_0;  alias, 1 drivers
v0000020dd74d6990_0 .net "EX1_rd_indzero", 0 0, v0000020dd74d01c0_0;  alias, 1 drivers
v0000020dd74d59f0_0 .net "EX2_memread", 0 0, v0000020dd74ce8c0_0;  alias, 1 drivers
v0000020dd74d6d50_0 .net "EX2_opcode", 11 0, v0000020dd74cebe0_0;  alias, 1 drivers
v0000020dd74d5a90_0 .net "EX2_rd_ind", 4 0, v0000020dd74cec80_0;  alias, 1 drivers
v0000020dd74d6ad0_0 .net "EX2_rd_indzero", 0 0, v0000020dd74ced20_0;  alias, 1 drivers
v0000020dd74d6b70_0 .net "ID_EX1_flush", 0 0, v0000020dd74d8bf0_0;  alias, 1 drivers
v0000020dd74d6df0_0 .net "ID_EX2_flush", 0 0, v0000020dd74d9a50_0;  alias, 1 drivers
v0000020dd74d7070_0 .net "ID_is_beq", 0 0, L_0000020dd7505770;  alias, 1 drivers
v0000020dd74d5810_0 .net "ID_is_bne", 0 0, L_0000020dd7506170;  alias, 1 drivers
v0000020dd74d6490_0 .net "ID_is_j", 0 0, L_0000020dd7506d50;  alias, 1 drivers
v0000020dd74d51d0_0 .net "ID_is_jal", 0 0, L_0000020dd7507250;  alias, 1 drivers
v0000020dd74d5270_0 .net "ID_is_jr", 0 0, L_0000020dd7505e50;  alias, 1 drivers
v0000020dd74d6210_0 .net "ID_opcode", 11 0, v0000020dd74ecf80_0;  alias, 1 drivers
v0000020dd74d7110_0 .net "ID_rs1_ind", 4 0, v0000020dd74ec1c0_0;  alias, 1 drivers
v0000020dd74d6850_0 .net "ID_rs2_ind", 4 0, v0000020dd74edde0_0;  alias, 1 drivers
v0000020dd74d6a30_0 .net "IF_ID_flush", 0 0, v0000020dd74d9e10_0;  alias, 1 drivers
v0000020dd74d58b0_0 .net "IF_ID_write", 0 0, v0000020dd74da310_0;  alias, 1 drivers
v0000020dd74d4e10_0 .net "PC_src", 2 0, L_0000020dd7504b90;  alias, 1 drivers
v0000020dd74d68f0_0 .net "PFC_to_EX", 31 0, L_0000020dd7506530;  alias, 1 drivers
v0000020dd74d4cd0_0 .net "PFC_to_IF", 31 0, L_0000020dd75063f0;  alias, 1 drivers
v0000020dd74d5130_0 .net "WB_rd_ind", 4 0, v0000020dd74e8b60_0;  alias, 1 drivers
v0000020dd74d4d70_0 .net "Wrong_prediction", 0 0, L_0000020dd751d220;  alias, 1 drivers
v0000020dd74d72f0_0 .net *"_ivl_11", 0 0, L_0000020dd7507a90;  1 drivers
v0000020dd74d62b0_0 .net *"_ivl_13", 9 0, L_0000020dd7505590;  1 drivers
v0000020dd74d6350_0 .net *"_ivl_15", 9 0, L_0000020dd7506350;  1 drivers
v0000020dd74d4eb0_0 .net *"_ivl_16", 9 0, L_0000020dd7505bd0;  1 drivers
v0000020dd74d7250_0 .net *"_ivl_19", 9 0, L_0000020dd7506030;  1 drivers
v0000020dd74d65d0_0 .net *"_ivl_20", 9 0, L_0000020dd7504910;  1 drivers
v0000020dd74d5b30_0 .net *"_ivl_25", 0 0, L_0000020dd7507940;  1 drivers
v0000020dd74d53b0_0 .net *"_ivl_27", 0 0, L_0000020dd7507da0;  1 drivers
v0000020dd74d5950_0 .net *"_ivl_29", 9 0, L_0000020dd7504cd0;  1 drivers
v0000020dd74d5310_0 .net *"_ivl_3", 0 0, L_0000020dd7508900;  1 drivers
L_0000020dd75201f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000020dd74d5d10_0 .net/2u *"_ivl_30", 9 0, L_0000020dd75201f0;  1 drivers
v0000020dd74d5450_0 .net *"_ivl_32", 9 0, L_0000020dd7505c70;  1 drivers
v0000020dd74d4f50_0 .net *"_ivl_35", 9 0, L_0000020dd7504ff0;  1 drivers
v0000020dd74d5590_0 .net *"_ivl_37", 9 0, L_0000020dd7505d10;  1 drivers
v0000020dd74d4ff0_0 .net *"_ivl_38", 9 0, L_0000020dd7505630;  1 drivers
v0000020dd74d6cb0_0 .net *"_ivl_40", 9 0, L_0000020dd7506490;  1 drivers
L_0000020dd7520238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020dd74d54f0_0 .net/2s *"_ivl_45", 21 0, L_0000020dd7520238;  1 drivers
L_0000020dd7520280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020dd74d6fd0_0 .net/2s *"_ivl_50", 21 0, L_0000020dd7520280;  1 drivers
v0000020dd74d71b0_0 .net *"_ivl_9", 0 0, L_0000020dd7508350;  1 drivers
v0000020dd74d7430_0 .net "clk", 0 0, L_0000020dd7440ad0;  alias, 1 drivers
v0000020dd74d5090_0 .net "forward_to_B", 31 0, L_0000020dd75068f0;  alias, 1 drivers
v0000020dd74d6e90_0 .net "imm", 31 0, v0000020dd74d45f0_0;  1 drivers
v0000020dd74d6f30_0 .net "inst", 31 0, v0000020dd74d6710_0;  alias, 1 drivers
v0000020dd74d5630_0 .net "is_branch_and_taken", 0 0, L_0000020dd7507780;  alias, 1 drivers
v0000020dd74d56d0_0 .net "is_oper2_immed", 0 0, L_0000020dd7509000;  alias, 1 drivers
v0000020dd74d5770_0 .net "mem_read", 0 0, L_0000020dd7506fd0;  alias, 1 drivers
v0000020dd74d5bd0_0 .net "mem_write", 0 0, L_0000020dd7507110;  alias, 1 drivers
v0000020dd74d5c70_0 .net "pc", 31 0, v0000020dd74d67b0_0;  alias, 1 drivers
v0000020dd74d5db0_0 .net "pc_write", 0 0, v0000020dd74da3b0_0;  alias, 1 drivers
v0000020dd74d5ef0_0 .net "predicted", 0 0, L_0000020dd7508890;  1 drivers
v0000020dd74d5f90_0 .net "predicted_to_EX", 0 0, v0000020dd74d74d0_0;  alias, 1 drivers
v0000020dd74d6030_0 .net "reg_write", 0 0, L_0000020dd7507430;  alias, 1 drivers
v0000020dd74d60d0_0 .net "reg_write_from_wb", 0 0, v0000020dd74e85c0_0;  alias, 1 drivers
v0000020dd74d6170_0 .net "rs1", 31 0, v0000020dd74d38d0_0;  alias, 1 drivers
v0000020dd74d6530_0 .net "rs2", 31 0, v0000020dd74d2890_0;  alias, 1 drivers
v0000020dd74d63f0_0 .net "rst", 0 0, v0000020dd7501fd0_0;  alias, 1 drivers
v0000020dd74d6670_0 .net "wr_reg_data", 31 0, L_0000020dd751d060;  alias, 1 drivers
L_0000020dd75068f0 .functor MUXZ 32, v0000020dd74d2890_0, v0000020dd74d45f0_0, L_0000020dd7509000, C4<>;
L_0000020dd7505590 .part v0000020dd74d67b0_0, 0, 10;
L_0000020dd7506350 .part v0000020dd74d6710_0, 0, 10;
L_0000020dd7505bd0 .arith/sum 10, L_0000020dd7505590, L_0000020dd7506350;
L_0000020dd7506030 .part v0000020dd74d6710_0, 0, 10;
L_0000020dd7504910 .functor MUXZ 10, L_0000020dd7506030, L_0000020dd7505bd0, L_0000020dd7507a90, C4<>;
L_0000020dd7504cd0 .part v0000020dd74d67b0_0, 0, 10;
L_0000020dd7505c70 .arith/sum 10, L_0000020dd7504cd0, L_0000020dd75201f0;
L_0000020dd7504ff0 .part v0000020dd74d67b0_0, 0, 10;
L_0000020dd7505d10 .part v0000020dd74d6710_0, 0, 10;
L_0000020dd7505630 .arith/sum 10, L_0000020dd7504ff0, L_0000020dd7505d10;
L_0000020dd7506490 .functor MUXZ 10, L_0000020dd7505630, L_0000020dd7505c70, L_0000020dd7507da0, C4<>;
L_0000020dd75063f0 .concat8 [ 10 22 0 0], L_0000020dd7504910, L_0000020dd7520238;
L_0000020dd7506530 .concat8 [ 10 22 0 0], L_0000020dd7506490, L_0000020dd7520280;
S_0000020dd74cc940 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000020dd74ccad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000020dd74daa00 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020dd74daa38 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020dd74daa70 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020dd74daaa8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020dd74daae0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020dd74dab18 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020dd74dab50 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020dd74dab88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020dd74dabc0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020dd74dabf8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020dd74dac30 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020dd74dac68 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020dd74daca0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020dd74dacd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020dd74dad10 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020dd74dad48 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020dd74dad80 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020dd74dadb8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020dd74dadf0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020dd74dae28 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020dd74dae60 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020dd74dae98 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020dd74daed0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020dd74daf08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020dd74daf40 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000020dd7507e10 .functor OR 1, L_0000020dd7508890, L_0000020dd7504af0, C4<0>, C4<0>;
L_0000020dd75084a0 .functor OR 1, L_0000020dd7507e10, L_0000020dd7505270, C4<0>, C4<0>;
v0000020dd74d95f0_0 .net "EX1_opcode", 11 0, v0000020dd74d08a0_0;  alias, 1 drivers
v0000020dd74d8010_0 .net "EX2_opcode", 11 0, v0000020dd74cebe0_0;  alias, 1 drivers
v0000020dd74d7e30_0 .net "ID_opcode", 11 0, v0000020dd74ecf80_0;  alias, 1 drivers
v0000020dd74d7930_0 .net "PC_src", 2 0, L_0000020dd7504b90;  alias, 1 drivers
v0000020dd74d9910_0 .net "Wrong_prediction", 0 0, L_0000020dd751d220;  alias, 1 drivers
L_0000020dd75203e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000020dd74d9050_0 .net/2u *"_ivl_0", 2 0, L_0000020dd75203e8;  1 drivers
v0000020dd74d79d0_0 .net *"_ivl_10", 0 0, L_0000020dd7504a50;  1 drivers
L_0000020dd7520508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000020dd74d8970_0 .net/2u *"_ivl_12", 2 0, L_0000020dd7520508;  1 drivers
L_0000020dd7520550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000020dd74d7b10_0 .net/2u *"_ivl_14", 11 0, L_0000020dd7520550;  1 drivers
v0000020dd74d7a70_0 .net *"_ivl_16", 0 0, L_0000020dd7504af0;  1 drivers
v0000020dd74d8d30_0 .net *"_ivl_19", 0 0, L_0000020dd7507e10;  1 drivers
L_0000020dd7520430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000020dd74d9550_0 .net/2u *"_ivl_2", 11 0, L_0000020dd7520430;  1 drivers
L_0000020dd7520598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000020dd74d94b0_0 .net/2u *"_ivl_20", 11 0, L_0000020dd7520598;  1 drivers
v0000020dd74d8a10_0 .net *"_ivl_22", 0 0, L_0000020dd7505270;  1 drivers
v0000020dd74d9730_0 .net *"_ivl_25", 0 0, L_0000020dd75084a0;  1 drivers
L_0000020dd75205e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000020dd74d7c50_0 .net/2u *"_ivl_26", 2 0, L_0000020dd75205e0;  1 drivers
L_0000020dd7520628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000020dd74d85b0_0 .net/2u *"_ivl_28", 2 0, L_0000020dd7520628;  1 drivers
v0000020dd74d8f10_0 .net *"_ivl_30", 2 0, L_0000020dd75045f0;  1 drivers
v0000020dd74d8c90_0 .net *"_ivl_32", 2 0, L_0000020dd7505090;  1 drivers
v0000020dd74d7bb0_0 .net *"_ivl_34", 2 0, L_0000020dd7506710;  1 drivers
v0000020dd74d8ab0_0 .net *"_ivl_4", 0 0, L_0000020dd75049b0;  1 drivers
L_0000020dd7520478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000020dd74d7cf0_0 .net/2u *"_ivl_6", 2 0, L_0000020dd7520478;  1 drivers
L_0000020dd75204c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000020dd74d8b50_0 .net/2u *"_ivl_8", 11 0, L_0000020dd75204c0;  1 drivers
v0000020dd74d97d0_0 .net "clk", 0 0, L_0000020dd7440ad0;  alias, 1 drivers
v0000020dd74d7d90_0 .net "predicted", 0 0, L_0000020dd7508890;  alias, 1 drivers
v0000020dd74d86f0_0 .net "predicted_to_EX", 0 0, v0000020dd74d74d0_0;  alias, 1 drivers
v0000020dd74d7ed0_0 .net "rst", 0 0, v0000020dd7501fd0_0;  alias, 1 drivers
v0000020dd74d7f70_0 .net "state", 1 0, v0000020dd74d9370_0;  1 drivers
L_0000020dd75049b0 .cmp/eq 12, v0000020dd74ecf80_0, L_0000020dd7520430;
L_0000020dd7504a50 .cmp/eq 12, v0000020dd74d08a0_0, L_0000020dd75204c0;
L_0000020dd7504af0 .cmp/eq 12, v0000020dd74ecf80_0, L_0000020dd7520550;
L_0000020dd7505270 .cmp/eq 12, v0000020dd74ecf80_0, L_0000020dd7520598;
L_0000020dd75045f0 .functor MUXZ 3, L_0000020dd7520628, L_0000020dd75205e0, L_0000020dd75084a0, C4<>;
L_0000020dd7505090 .functor MUXZ 3, L_0000020dd75045f0, L_0000020dd7520508, L_0000020dd7504a50, C4<>;
L_0000020dd7506710 .functor MUXZ 3, L_0000020dd7505090, L_0000020dd7520478, L_0000020dd75049b0, C4<>;
L_0000020dd7504b90 .functor MUXZ 3, L_0000020dd7506710, L_0000020dd75203e8, L_0000020dd751d220, C4<>;
S_0000020dd74cbb30 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000020dd74cc940;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000020dd74daf80 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020dd74dafb8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020dd74daff0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020dd74db028 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020dd74db060 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020dd74db098 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020dd74db0d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020dd74db108 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020dd74db140 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020dd74db178 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020dd74db1b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020dd74db1e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020dd74db220 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020dd74db258 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020dd74db290 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020dd74db2c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020dd74db300 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020dd74db338 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020dd74db370 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020dd74db3a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020dd74db3e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020dd74db418 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020dd74db450 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020dd74db488 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020dd74db4c0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000020dd7508e40 .functor OR 1, L_0000020dd7504870, L_0000020dd7504550, C4<0>, C4<0>;
L_0000020dd7507b00 .functor OR 1, L_0000020dd7505f90, L_0000020dd75051d0, C4<0>, C4<0>;
L_0000020dd75089e0 .functor AND 1, L_0000020dd7508e40, L_0000020dd7507b00, C4<1>, C4<1>;
L_0000020dd7508c80 .functor NOT 1, L_0000020dd75089e0, C4<0>, C4<0>, C4<0>;
L_0000020dd7507550 .functor OR 1, v0000020dd7501fd0_0, L_0000020dd7508c80, C4<0>, C4<0>;
L_0000020dd7508890 .functor NOT 1, L_0000020dd7507550, C4<0>, C4<0>, C4<0>;
v0000020dd74d9b90_0 .net "EX_opcode", 11 0, v0000020dd74cebe0_0;  alias, 1 drivers
v0000020dd74d88d0_0 .net "ID_opcode", 11 0, v0000020dd74ecf80_0;  alias, 1 drivers
v0000020dd74d83d0_0 .net "Wrong_prediction", 0 0, L_0000020dd751d220;  alias, 1 drivers
L_0000020dd75202c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000020dd74d77f0_0 .net/2u *"_ivl_0", 11 0, L_0000020dd75202c8;  1 drivers
L_0000020dd7520358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000020dd74d9c30_0 .net/2u *"_ivl_10", 1 0, L_0000020dd7520358;  1 drivers
v0000020dd74d7750_0 .net *"_ivl_12", 0 0, L_0000020dd7505f90;  1 drivers
L_0000020dd75203a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000020dd74d92d0_0 .net/2u *"_ivl_14", 1 0, L_0000020dd75203a0;  1 drivers
v0000020dd74d8470_0 .net *"_ivl_16", 0 0, L_0000020dd75051d0;  1 drivers
v0000020dd74d8dd0_0 .net *"_ivl_19", 0 0, L_0000020dd7507b00;  1 drivers
v0000020dd74d8510_0 .net *"_ivl_2", 0 0, L_0000020dd7504870;  1 drivers
v0000020dd74d9190_0 .net *"_ivl_21", 0 0, L_0000020dd75089e0;  1 drivers
v0000020dd74d7610_0 .net *"_ivl_22", 0 0, L_0000020dd7508c80;  1 drivers
v0000020dd74d8e70_0 .net *"_ivl_25", 0 0, L_0000020dd7507550;  1 drivers
L_0000020dd7520310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000020dd74d7570_0 .net/2u *"_ivl_4", 11 0, L_0000020dd7520310;  1 drivers
v0000020dd74d9230_0 .net *"_ivl_6", 0 0, L_0000020dd7504550;  1 drivers
v0000020dd74d99b0_0 .net *"_ivl_9", 0 0, L_0000020dd7508e40;  1 drivers
v0000020dd74d8fb0_0 .net "clk", 0 0, L_0000020dd7440ad0;  alias, 1 drivers
v0000020dd74d9410_0 .net "predicted", 0 0, L_0000020dd7508890;  alias, 1 drivers
v0000020dd74d74d0_0 .var "predicted_to_EX", 0 0;
v0000020dd74d7890_0 .net "rst", 0 0, v0000020dd7501fd0_0;  alias, 1 drivers
v0000020dd74d9370_0 .var "state", 1 0;
E_0000020dd7458610 .event posedge, v0000020dd74d8fb0_0, v0000020dd74c0520_0;
L_0000020dd7504870 .cmp/eq 12, v0000020dd74ecf80_0, L_0000020dd75202c8;
L_0000020dd7504550 .cmp/eq 12, v0000020dd74ecf80_0, L_0000020dd7520310;
L_0000020dd7505f90 .cmp/eq 2, v0000020dd74d9370_0, L_0000020dd7520358;
L_0000020dd75051d0 .cmp/eq 2, v0000020dd74d9370_0, L_0000020dd75203a0;
S_0000020dd74cbcc0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000020dd74ccad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000020dd74dd510 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020dd74dd548 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020dd74dd580 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020dd74dd5b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020dd74dd5f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020dd74dd628 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020dd74dd660 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020dd74dd698 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020dd74dd6d0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020dd74dd708 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020dd74dd740 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020dd74dd778 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020dd74dd7b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020dd74dd7e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020dd74dd820 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020dd74dd858 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020dd74dd890 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020dd74dd8c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020dd74dd900 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020dd74dd938 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020dd74dd970 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020dd74dd9a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020dd74dd9e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020dd74dda18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020dd74dda50 .param/l "xori" 0 9 12, C4<001110000000>;
v0000020dd74d80b0_0 .net "EX1_memread", 0 0, v0000020dd74d1840_0;  alias, 1 drivers
v0000020dd74d9690_0 .net "EX1_rd_ind", 4 0, v0000020dd74d0ee0_0;  alias, 1 drivers
v0000020dd74d9870_0 .net "EX1_rd_indzero", 0 0, v0000020dd74d01c0_0;  alias, 1 drivers
v0000020dd74d8150_0 .net "EX2_memread", 0 0, v0000020dd74ce8c0_0;  alias, 1 drivers
v0000020dd74d8830_0 .net "EX2_rd_ind", 4 0, v0000020dd74cec80_0;  alias, 1 drivers
v0000020dd74d81f0_0 .net "EX2_rd_indzero", 0 0, v0000020dd74ced20_0;  alias, 1 drivers
v0000020dd74d8bf0_0 .var "ID_EX1_flush", 0 0;
v0000020dd74d9a50_0 .var "ID_EX2_flush", 0 0;
v0000020dd74d8290_0 .net "ID_opcode", 11 0, v0000020dd74ecf80_0;  alias, 1 drivers
v0000020dd74d8330_0 .net "ID_rs1_ind", 4 0, v0000020dd74ec1c0_0;  alias, 1 drivers
v0000020dd74d8650_0 .net "ID_rs2_ind", 4 0, v0000020dd74edde0_0;  alias, 1 drivers
v0000020dd74da310_0 .var "IF_ID_Write", 0 0;
v0000020dd74d9e10_0 .var "IF_ID_flush", 0 0;
v0000020dd74da3b0_0 .var "PC_Write", 0 0;
v0000020dd74d9cd0_0 .net "Wrong_prediction", 0 0, L_0000020dd751d220;  alias, 1 drivers
E_0000020dd7458010/0 .event anyedge, v0000020dd74c59d0_0, v0000020dd74d1840_0, v0000020dd74d01c0_0, v0000020dd74ce280_0;
E_0000020dd7458010/1 .event anyedge, v0000020dd74d0ee0_0, v0000020dd74cf9a0_0, v0000020dd73e3020_0, v0000020dd74ced20_0;
E_0000020dd7458010/2 .event anyedge, v0000020dd74c19c0_0, v0000020dd74cedc0_0;
E_0000020dd7458010 .event/or E_0000020dd7458010/0, E_0000020dd7458010/1, E_0000020dd7458010/2;
S_0000020dd74ccc60 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000020dd74ccad0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000020dd74dda90 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020dd74ddac8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020dd74ddb00 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020dd74ddb38 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020dd74ddb70 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020dd74ddba8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020dd74ddbe0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020dd74ddc18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020dd74ddc50 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020dd74ddc88 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020dd74ddcc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020dd74ddcf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020dd74ddd30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020dd74ddd68 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020dd74ddda0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020dd74dddd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020dd74dde10 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020dd74dde48 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020dd74dde80 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020dd74ddeb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020dd74ddef0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020dd74ddf28 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020dd74ddf60 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020dd74ddf98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020dd74ddfd0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000020dd7508cf0 .functor OR 1, L_0000020dd7504c30, L_0000020dd75067b0, C4<0>, C4<0>;
L_0000020dd7508a50 .functor OR 1, L_0000020dd7508cf0, L_0000020dd7504d70, C4<0>, C4<0>;
L_0000020dd75083c0 .functor OR 1, L_0000020dd7508a50, L_0000020dd7504e10, C4<0>, C4<0>;
L_0000020dd7508660 .functor OR 1, L_0000020dd75083c0, L_0000020dd7504eb0, C4<0>, C4<0>;
L_0000020dd7507e80 .functor OR 1, L_0000020dd7508660, L_0000020dd75054f0, C4<0>, C4<0>;
L_0000020dd7507b70 .functor OR 1, L_0000020dd7507e80, L_0000020dd75053b0, C4<0>, C4<0>;
L_0000020dd75090e0 .functor OR 1, L_0000020dd7507b70, L_0000020dd7505450, C4<0>, C4<0>;
L_0000020dd7509000 .functor OR 1, L_0000020dd75090e0, L_0000020dd75056d0, C4<0>, C4<0>;
L_0000020dd7508430 .functor OR 1, L_0000020dd7506df0, L_0000020dd7506e90, C4<0>, C4<0>;
L_0000020dd75086d0 .functor OR 1, L_0000020dd7508430, L_0000020dd7507070, C4<0>, C4<0>;
L_0000020dd7507c50 .functor OR 1, L_0000020dd75086d0, L_0000020dd75071b0, C4<0>, C4<0>;
L_0000020dd75080b0 .functor OR 1, L_0000020dd7507c50, L_0000020dd7506f30, C4<0>, C4<0>;
v0000020dd74da090_0 .net "ID_opcode", 11 0, v0000020dd74ecf80_0;  alias, 1 drivers
L_0000020dd7520670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000020dd74d9d70_0 .net/2u *"_ivl_0", 11 0, L_0000020dd7520670;  1 drivers
L_0000020dd7520700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000020dd74d9eb0_0 .net/2u *"_ivl_10", 11 0, L_0000020dd7520700;  1 drivers
L_0000020dd7520bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000020dd74d9ff0_0 .net/2u *"_ivl_102", 11 0, L_0000020dd7520bc8;  1 drivers
L_0000020dd7520c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000020dd74da130_0 .net/2u *"_ivl_106", 11 0, L_0000020dd7520c10;  1 drivers
v0000020dd74d9f50_0 .net *"_ivl_12", 0 0, L_0000020dd7504d70;  1 drivers
v0000020dd74da1d0_0 .net *"_ivl_15", 0 0, L_0000020dd7508a50;  1 drivers
L_0000020dd7520748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000020dd74da270_0 .net/2u *"_ivl_16", 11 0, L_0000020dd7520748;  1 drivers
v0000020dd74d4870_0 .net *"_ivl_18", 0 0, L_0000020dd7504e10;  1 drivers
v0000020dd74d4370_0 .net *"_ivl_2", 0 0, L_0000020dd7504c30;  1 drivers
v0000020dd74d24d0_0 .net *"_ivl_21", 0 0, L_0000020dd75083c0;  1 drivers
L_0000020dd7520790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000020dd74d3d30_0 .net/2u *"_ivl_22", 11 0, L_0000020dd7520790;  1 drivers
v0000020dd74d4410_0 .net *"_ivl_24", 0 0, L_0000020dd7504eb0;  1 drivers
v0000020dd74d4190_0 .net *"_ivl_27", 0 0, L_0000020dd7508660;  1 drivers
L_0000020dd75207d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000020dd74d26b0_0 .net/2u *"_ivl_28", 11 0, L_0000020dd75207d8;  1 drivers
v0000020dd74d4730_0 .net *"_ivl_30", 0 0, L_0000020dd75054f0;  1 drivers
v0000020dd74d2c50_0 .net *"_ivl_33", 0 0, L_0000020dd7507e80;  1 drivers
L_0000020dd7520820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000020dd74d3510_0 .net/2u *"_ivl_34", 11 0, L_0000020dd7520820;  1 drivers
v0000020dd74d30b0_0 .net *"_ivl_36", 0 0, L_0000020dd75053b0;  1 drivers
v0000020dd74d3dd0_0 .net *"_ivl_39", 0 0, L_0000020dd7507b70;  1 drivers
L_0000020dd75206b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000020dd74d3c90_0 .net/2u *"_ivl_4", 11 0, L_0000020dd75206b8;  1 drivers
L_0000020dd7520868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000020dd74d2bb0_0 .net/2u *"_ivl_40", 11 0, L_0000020dd7520868;  1 drivers
v0000020dd74d3ab0_0 .net *"_ivl_42", 0 0, L_0000020dd7505450;  1 drivers
v0000020dd74d29d0_0 .net *"_ivl_45", 0 0, L_0000020dd75090e0;  1 drivers
L_0000020dd75208b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000020dd74d35b0_0 .net/2u *"_ivl_46", 11 0, L_0000020dd75208b0;  1 drivers
v0000020dd74d2cf0_0 .net *"_ivl_48", 0 0, L_0000020dd75056d0;  1 drivers
L_0000020dd75208f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000020dd74d4230_0 .net/2u *"_ivl_52", 11 0, L_0000020dd75208f8;  1 drivers
L_0000020dd7520940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000020dd74d36f0_0 .net/2u *"_ivl_56", 11 0, L_0000020dd7520940;  1 drivers
v0000020dd74d2ed0_0 .net *"_ivl_6", 0 0, L_0000020dd75067b0;  1 drivers
L_0000020dd7520988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000020dd74d3790_0 .net/2u *"_ivl_60", 11 0, L_0000020dd7520988;  1 drivers
L_0000020dd75209d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000020dd74d3650_0 .net/2u *"_ivl_64", 11 0, L_0000020dd75209d0;  1 drivers
L_0000020dd7520a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000020dd74d2d90_0 .net/2u *"_ivl_68", 11 0, L_0000020dd7520a18;  1 drivers
L_0000020dd7520a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000020dd74d2e30_0 .net/2u *"_ivl_72", 11 0, L_0000020dd7520a60;  1 drivers
v0000020dd74d47d0_0 .net *"_ivl_74", 0 0, L_0000020dd7506df0;  1 drivers
L_0000020dd7520aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000020dd74d2750_0 .net/2u *"_ivl_76", 11 0, L_0000020dd7520aa8;  1 drivers
v0000020dd74d4910_0 .net *"_ivl_78", 0 0, L_0000020dd7506e90;  1 drivers
v0000020dd74d2930_0 .net *"_ivl_81", 0 0, L_0000020dd7508430;  1 drivers
L_0000020dd7520af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000020dd74d44b0_0 .net/2u *"_ivl_82", 11 0, L_0000020dd7520af0;  1 drivers
v0000020dd74d42d0_0 .net *"_ivl_84", 0 0, L_0000020dd7507070;  1 drivers
v0000020dd74d3f10_0 .net *"_ivl_87", 0 0, L_0000020dd75086d0;  1 drivers
L_0000020dd7520b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000020dd74d4550_0 .net/2u *"_ivl_88", 11 0, L_0000020dd7520b38;  1 drivers
v0000020dd74d4050_0 .net *"_ivl_9", 0 0, L_0000020dd7508cf0;  1 drivers
v0000020dd74d2f70_0 .net *"_ivl_90", 0 0, L_0000020dd75071b0;  1 drivers
v0000020dd74d3010_0 .net *"_ivl_93", 0 0, L_0000020dd7507c50;  1 drivers
L_0000020dd7520b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000020dd74d3150_0 .net/2u *"_ivl_94", 11 0, L_0000020dd7520b80;  1 drivers
v0000020dd74d2610_0 .net *"_ivl_96", 0 0, L_0000020dd7506f30;  1 drivers
v0000020dd74d49b0_0 .net *"_ivl_99", 0 0, L_0000020dd75080b0;  1 drivers
v0000020dd74d31f0_0 .net "is_beq", 0 0, L_0000020dd7505770;  alias, 1 drivers
v0000020dd74d4af0_0 .net "is_bne", 0 0, L_0000020dd7506170;  alias, 1 drivers
v0000020dd74d3830_0 .net "is_j", 0 0, L_0000020dd7506d50;  alias, 1 drivers
v0000020dd74d3e70_0 .net "is_jal", 0 0, L_0000020dd7507250;  alias, 1 drivers
v0000020dd74d4b90_0 .net "is_jr", 0 0, L_0000020dd7505e50;  alias, 1 drivers
v0000020dd74d27f0_0 .net "is_oper2_immed", 0 0, L_0000020dd7509000;  alias, 1 drivers
v0000020dd74d3290_0 .net "memread", 0 0, L_0000020dd7506fd0;  alias, 1 drivers
v0000020dd74d3330_0 .net "memwrite", 0 0, L_0000020dd7507110;  alias, 1 drivers
v0000020dd74d3bf0_0 .net "regwrite", 0 0, L_0000020dd7507430;  alias, 1 drivers
L_0000020dd7504c30 .cmp/eq 12, v0000020dd74ecf80_0, L_0000020dd7520670;
L_0000020dd75067b0 .cmp/eq 12, v0000020dd74ecf80_0, L_0000020dd75206b8;
L_0000020dd7504d70 .cmp/eq 12, v0000020dd74ecf80_0, L_0000020dd7520700;
L_0000020dd7504e10 .cmp/eq 12, v0000020dd74ecf80_0, L_0000020dd7520748;
L_0000020dd7504eb0 .cmp/eq 12, v0000020dd74ecf80_0, L_0000020dd7520790;
L_0000020dd75054f0 .cmp/eq 12, v0000020dd74ecf80_0, L_0000020dd75207d8;
L_0000020dd75053b0 .cmp/eq 12, v0000020dd74ecf80_0, L_0000020dd7520820;
L_0000020dd7505450 .cmp/eq 12, v0000020dd74ecf80_0, L_0000020dd7520868;
L_0000020dd75056d0 .cmp/eq 12, v0000020dd74ecf80_0, L_0000020dd75208b0;
L_0000020dd7505770 .cmp/eq 12, v0000020dd74ecf80_0, L_0000020dd75208f8;
L_0000020dd7506170 .cmp/eq 12, v0000020dd74ecf80_0, L_0000020dd7520940;
L_0000020dd7505e50 .cmp/eq 12, v0000020dd74ecf80_0, L_0000020dd7520988;
L_0000020dd7507250 .cmp/eq 12, v0000020dd74ecf80_0, L_0000020dd75209d0;
L_0000020dd7506d50 .cmp/eq 12, v0000020dd74ecf80_0, L_0000020dd7520a18;
L_0000020dd7506df0 .cmp/eq 12, v0000020dd74ecf80_0, L_0000020dd7520a60;
L_0000020dd7506e90 .cmp/eq 12, v0000020dd74ecf80_0, L_0000020dd7520aa8;
L_0000020dd7507070 .cmp/eq 12, v0000020dd74ecf80_0, L_0000020dd7520af0;
L_0000020dd75071b0 .cmp/eq 12, v0000020dd74ecf80_0, L_0000020dd7520b38;
L_0000020dd7506f30 .cmp/eq 12, v0000020dd74ecf80_0, L_0000020dd7520b80;
L_0000020dd7507430 .reduce/nor L_0000020dd75080b0;
L_0000020dd7506fd0 .cmp/eq 12, v0000020dd74ecf80_0, L_0000020dd7520bc8;
L_0000020dd7507110 .cmp/eq 12, v0000020dd74ecf80_0, L_0000020dd7520c10;
S_0000020dd74ccf80 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000020dd74ccad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000020dd74e6020 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020dd74e6058 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020dd74e6090 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020dd74e60c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020dd74e6100 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020dd74e6138 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020dd74e6170 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020dd74e61a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020dd74e61e0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020dd74e6218 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020dd74e6250 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020dd74e6288 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020dd74e62c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020dd74e62f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020dd74e6330 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020dd74e6368 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020dd74e63a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020dd74e63d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020dd74e6410 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020dd74e6448 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020dd74e6480 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020dd74e64b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020dd74e64f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020dd74e6528 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020dd74e6560 .param/l "xori" 0 9 12, C4<001110000000>;
v0000020dd74d45f0_0 .var "Immed", 31 0;
v0000020dd74d4c30_0 .net "Inst", 31 0, v0000020dd74d6710_0;  alias, 1 drivers
v0000020dd74d2570_0 .net "opcode", 11 0, v0000020dd74ecf80_0;  alias, 1 drivers
E_0000020dd7458110 .event anyedge, v0000020dd74cedc0_0, v0000020dd74d4c30_0;
S_0000020dd74cc620 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000020dd74ccad0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000020dd74d38d0_0 .var "Read_data1", 31 0;
v0000020dd74d2890_0 .var "Read_data2", 31 0;
v0000020dd74d33d0_0 .net "Read_reg1", 4 0, v0000020dd74ec1c0_0;  alias, 1 drivers
v0000020dd74d2b10_0 .net "Read_reg2", 4 0, v0000020dd74edde0_0;  alias, 1 drivers
v0000020dd74d4690_0 .net "Write_data", 31 0, L_0000020dd751d060;  alias, 1 drivers
v0000020dd74d3470_0 .net "Write_en", 0 0, v0000020dd74e85c0_0;  alias, 1 drivers
v0000020dd74d3970_0 .net "Write_reg", 4 0, v0000020dd74e8b60_0;  alias, 1 drivers
v0000020dd74d3a10_0 .net "clk", 0 0, L_0000020dd7440ad0;  alias, 1 drivers
v0000020dd74d3b50_0 .var/i "i", 31 0;
v0000020dd74d40f0 .array "reg_file", 0 31, 31 0;
v0000020dd74d4a50_0 .net "rst", 0 0, v0000020dd7501fd0_0;  alias, 1 drivers
E_0000020dd7457d50 .event posedge, v0000020dd74d8fb0_0;
S_0000020dd74cc490 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000020dd74cc620;
 .timescale 0 0;
v0000020dd74d3fb0_0 .var/i "i", 31 0;
S_0000020dd74ccdf0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000020dd731d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000020dd74e65a0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020dd74e65d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020dd74e6610 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020dd74e6648 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020dd74e6680 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020dd74e66b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020dd74e66f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020dd74e6728 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020dd74e6760 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020dd74e6798 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020dd74e67d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020dd74e6808 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020dd74e6840 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020dd74e6878 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020dd74e68b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020dd74e68e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020dd74e6920 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020dd74e6958 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020dd74e6990 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020dd74e69c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020dd74e6a00 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020dd74e6a38 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020dd74e6a70 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020dd74e6aa8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020dd74e6ae0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000020dd74d6710_0 .var "ID_INST", 31 0;
v0000020dd74d67b0_0 .var "ID_PC", 31 0;
v0000020dd74ecf80_0 .var "ID_opcode", 11 0;
v0000020dd74ec080_0 .var "ID_rd_ind", 4 0;
v0000020dd74ec1c0_0 .var "ID_rs1_ind", 4 0;
v0000020dd74edde0_0 .var "ID_rs2_ind", 4 0;
v0000020dd74ecee0_0 .net "IF_FLUSH", 0 0, v0000020dd74d9e10_0;  alias, 1 drivers
v0000020dd74edf20_0 .net "IF_INST", 31 0, L_0000020dd7508c10;  alias, 1 drivers
v0000020dd74ed700_0 .net "IF_PC", 31 0, v0000020dd74ec8a0_0;  alias, 1 drivers
v0000020dd74ecd00_0 .net "clk", 0 0, L_0000020dd75075c0;  1 drivers
v0000020dd74ebfe0_0 .net "if_id_Write", 0 0, v0000020dd74da310_0;  alias, 1 drivers
v0000020dd74eda20_0 .net "rst", 0 0, v0000020dd7501fd0_0;  alias, 1 drivers
E_0000020dd7458550 .event posedge, v0000020dd74c0520_0, v0000020dd74ecd00_0;
S_0000020dd74cc7b0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000020dd731d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000020dd74e74e0_0 .net "EX1_PFC", 31 0, L_0000020dd74ffd70;  alias, 1 drivers
v0000020dd74e8f20_0 .net "EX2_PFC", 31 0, v0000020dd74ce500_0;  alias, 1 drivers
v0000020dd74e92e0_0 .net "ID_PFC", 31 0, L_0000020dd75063f0;  alias, 1 drivers
v0000020dd74e7c60_0 .net "PC_src", 2 0, L_0000020dd7504b90;  alias, 1 drivers
v0000020dd74e8200_0 .net "PC_write", 0 0, v0000020dd74da3b0_0;  alias, 1 drivers
L_0000020dd7520088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020dd74e88e0_0 .net/2u *"_ivl_0", 31 0, L_0000020dd7520088;  1 drivers
v0000020dd74e79e0_0 .net "clk", 0 0, L_0000020dd7440ad0;  alias, 1 drivers
v0000020dd74e7da0_0 .net "inst", 31 0, L_0000020dd7508c10;  alias, 1 drivers
v0000020dd74e8480_0 .net "inst_mem_in", 31 0, v0000020dd74ec8a0_0;  alias, 1 drivers
v0000020dd74e7a80_0 .net "pc_reg_in", 31 0, L_0000020dd7508f20;  1 drivers
v0000020dd74e8840_0 .net "rst", 0 0, v0000020dd7501fd0_0;  alias, 1 drivers
L_0000020dd7505b30 .arith/sum 32, v0000020dd74ec8a0_0, L_0000020dd7520088;
S_0000020dd74cd2a0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000020dd74cc7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000020dd7508c10 .functor BUFZ 32, L_0000020dd7504730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020dd74ec760_0 .net "Data_Out", 31 0, L_0000020dd7508c10;  alias, 1 drivers
v0000020dd74ee240 .array "InstMem", 0 1023, 31 0;
v0000020dd74ecbc0_0 .net *"_ivl_0", 31 0, L_0000020dd7504730;  1 drivers
v0000020dd74ebc20_0 .net *"_ivl_3", 9 0, L_0000020dd7504f50;  1 drivers
v0000020dd74ec440_0 .net *"_ivl_4", 11 0, L_0000020dd7506cb0;  1 drivers
L_0000020dd75201a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020dd74ece40_0 .net *"_ivl_7", 1 0, L_0000020dd75201a8;  1 drivers
v0000020dd74ecda0_0 .net "addr", 31 0, v0000020dd74ec8a0_0;  alias, 1 drivers
v0000020dd74ec260_0 .net "clk", 0 0, L_0000020dd7440ad0;  alias, 1 drivers
v0000020dd74ec800_0 .var/i "i", 31 0;
L_0000020dd7504730 .array/port v0000020dd74ee240, L_0000020dd7506cb0;
L_0000020dd7504f50 .part v0000020dd74ec8a0_0, 0, 10;
L_0000020dd7506cb0 .concat [ 10 2 0 0], L_0000020dd7504f50, L_0000020dd75201a8;
S_0000020dd74cd430 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000020dd74cc7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000020dd7458650 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000020dd74ec120_0 .net "DataIn", 31 0, L_0000020dd7508f20;  alias, 1 drivers
v0000020dd74ec8a0_0 .var "DataOut", 31 0;
v0000020dd74ed160_0 .net "PC_Write", 0 0, v0000020dd74da3b0_0;  alias, 1 drivers
v0000020dd74ed020_0 .net "clk", 0 0, L_0000020dd7440ad0;  alias, 1 drivers
v0000020dd74ee100_0 .net "rst", 0 0, v0000020dd7501fd0_0;  alias, 1 drivers
S_0000020dd74cd750 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000020dd74cc7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000020dd7457850 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000020dd74423c0 .functor NOT 1, L_0000020dd7505810, C4<0>, C4<0>, C4<0>;
L_0000020dd7442580 .functor NOT 1, L_0000020dd75059f0, C4<0>, C4<0>, C4<0>;
L_0000020dd7442660 .functor AND 1, L_0000020dd74423c0, L_0000020dd7442580, C4<1>, C4<1>;
L_0000020dd7442430 .functor NOT 1, L_0000020dd7506990, C4<0>, C4<0>, C4<0>;
L_0000020dd73dc780 .functor AND 1, L_0000020dd7442660, L_0000020dd7442430, C4<1>, C4<1>;
L_0000020dd73dcbe0 .functor AND 32, L_0000020dd7506c10, L_0000020dd7505b30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020dd73dcf60 .functor NOT 1, L_0000020dd75058b0, C4<0>, C4<0>, C4<0>;
L_0000020dd73dc160 .functor NOT 1, L_0000020dd7505950, C4<0>, C4<0>, C4<0>;
L_0000020dd7508ac0 .functor AND 1, L_0000020dd73dcf60, L_0000020dd73dc160, C4<1>, C4<1>;
L_0000020dd75079b0 .functor AND 1, L_0000020dd7508ac0, L_0000020dd75065d0, C4<1>, C4<1>;
L_0000020dd75076a0 .functor AND 32, L_0000020dd7505db0, L_0000020dd75063f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020dd7507fd0 .functor OR 32, L_0000020dd73dcbe0, L_0000020dd75076a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020dd75085f0 .functor NOT 1, L_0000020dd7505ef0, C4<0>, C4<0>, C4<0>;
L_0000020dd75078d0 .functor AND 1, L_0000020dd75085f0, L_0000020dd7505130, C4<1>, C4<1>;
L_0000020dd7508b30 .functor NOT 1, L_0000020dd7506850, C4<0>, C4<0>, C4<0>;
L_0000020dd7507710 .functor AND 1, L_0000020dd75078d0, L_0000020dd7508b30, C4<1>, C4<1>;
L_0000020dd7508dd0 .functor AND 32, L_0000020dd75062b0, v0000020dd74ec8a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020dd7508eb0 .functor OR 32, L_0000020dd7507fd0, L_0000020dd7508dd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020dd75087b0 .functor NOT 1, L_0000020dd7506670, C4<0>, C4<0>, C4<0>;
L_0000020dd7508f90 .functor AND 1, L_0000020dd75087b0, L_0000020dd75060d0, C4<1>, C4<1>;
L_0000020dd7509070 .functor AND 1, L_0000020dd7508f90, L_0000020dd7504690, C4<1>, C4<1>;
L_0000020dd7507a20 .functor AND 32, L_0000020dd7505a90, L_0000020dd74ffd70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020dd7508580 .functor OR 32, L_0000020dd7508eb0, L_0000020dd7507a20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020dd7507be0 .functor NOT 1, L_0000020dd75047d0, C4<0>, C4<0>, C4<0>;
L_0000020dd7507d30 .functor AND 1, L_0000020dd7505310, L_0000020dd7507be0, C4<1>, C4<1>;
L_0000020dd7508190 .functor NOT 1, L_0000020dd7506ad0, C4<0>, C4<0>, C4<0>;
L_0000020dd7508ba0 .functor AND 1, L_0000020dd7507d30, L_0000020dd7508190, C4<1>, C4<1>;
L_0000020dd75077f0 .functor AND 32, L_0000020dd7506210, v0000020dd74ce500_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020dd7508f20 .functor OR 32, L_0000020dd7508580, L_0000020dd75077f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020dd74ed520_0 .net *"_ivl_1", 0 0, L_0000020dd7505810;  1 drivers
v0000020dd74ed480_0 .net *"_ivl_11", 0 0, L_0000020dd7506990;  1 drivers
v0000020dd74ed840_0 .net *"_ivl_12", 0 0, L_0000020dd7442430;  1 drivers
v0000020dd74ec3a0_0 .net *"_ivl_14", 0 0, L_0000020dd73dc780;  1 drivers
v0000020dd74ed0c0_0 .net *"_ivl_16", 31 0, L_0000020dd7506c10;  1 drivers
v0000020dd74ed8e0_0 .net *"_ivl_18", 31 0, L_0000020dd73dcbe0;  1 drivers
v0000020dd74ec940_0 .net *"_ivl_2", 0 0, L_0000020dd74423c0;  1 drivers
v0000020dd74ee2e0_0 .net *"_ivl_21", 0 0, L_0000020dd75058b0;  1 drivers
v0000020dd74ebb80_0 .net *"_ivl_22", 0 0, L_0000020dd73dcf60;  1 drivers
v0000020dd74ed980_0 .net *"_ivl_25", 0 0, L_0000020dd7505950;  1 drivers
v0000020dd74edc00_0 .net *"_ivl_26", 0 0, L_0000020dd73dc160;  1 drivers
v0000020dd74ed5c0_0 .net *"_ivl_28", 0 0, L_0000020dd7508ac0;  1 drivers
v0000020dd74edac0_0 .net *"_ivl_31", 0 0, L_0000020dd75065d0;  1 drivers
v0000020dd74ec9e0_0 .net *"_ivl_32", 0 0, L_0000020dd75079b0;  1 drivers
v0000020dd74ee060_0 .net *"_ivl_34", 31 0, L_0000020dd7505db0;  1 drivers
v0000020dd74eca80_0 .net *"_ivl_36", 31 0, L_0000020dd75076a0;  1 drivers
v0000020dd74ee1a0_0 .net *"_ivl_38", 31 0, L_0000020dd7507fd0;  1 drivers
v0000020dd74ebcc0_0 .net *"_ivl_41", 0 0, L_0000020dd7505ef0;  1 drivers
v0000020dd74ec300_0 .net *"_ivl_42", 0 0, L_0000020dd75085f0;  1 drivers
v0000020dd74ecc60_0 .net *"_ivl_45", 0 0, L_0000020dd7505130;  1 drivers
v0000020dd74edfc0_0 .net *"_ivl_46", 0 0, L_0000020dd75078d0;  1 drivers
v0000020dd74ed7a0_0 .net *"_ivl_49", 0 0, L_0000020dd7506850;  1 drivers
v0000020dd74ebd60_0 .net *"_ivl_5", 0 0, L_0000020dd75059f0;  1 drivers
v0000020dd74ec4e0_0 .net *"_ivl_50", 0 0, L_0000020dd7508b30;  1 drivers
v0000020dd74ebe00_0 .net *"_ivl_52", 0 0, L_0000020dd7507710;  1 drivers
v0000020dd74ebf40_0 .net *"_ivl_54", 31 0, L_0000020dd75062b0;  1 drivers
v0000020dd74ede80_0 .net *"_ivl_56", 31 0, L_0000020dd7508dd0;  1 drivers
v0000020dd74ecb20_0 .net *"_ivl_58", 31 0, L_0000020dd7508eb0;  1 drivers
v0000020dd74ec580_0 .net *"_ivl_6", 0 0, L_0000020dd7442580;  1 drivers
v0000020dd74ed660_0 .net *"_ivl_61", 0 0, L_0000020dd7506670;  1 drivers
v0000020dd74ed340_0 .net *"_ivl_62", 0 0, L_0000020dd75087b0;  1 drivers
v0000020dd74ec620_0 .net *"_ivl_65", 0 0, L_0000020dd75060d0;  1 drivers
v0000020dd74ed200_0 .net *"_ivl_66", 0 0, L_0000020dd7508f90;  1 drivers
v0000020dd74ec6c0_0 .net *"_ivl_69", 0 0, L_0000020dd7504690;  1 drivers
v0000020dd74ed2a0_0 .net *"_ivl_70", 0 0, L_0000020dd7509070;  1 drivers
v0000020dd74edb60_0 .net *"_ivl_72", 31 0, L_0000020dd7505a90;  1 drivers
v0000020dd74ed3e0_0 .net *"_ivl_74", 31 0, L_0000020dd7507a20;  1 drivers
v0000020dd74edca0_0 .net *"_ivl_76", 31 0, L_0000020dd7508580;  1 drivers
v0000020dd74edd40_0 .net *"_ivl_79", 0 0, L_0000020dd7505310;  1 drivers
v0000020dd74ee7e0_0 .net *"_ivl_8", 0 0, L_0000020dd7442660;  1 drivers
v0000020dd74ee4c0_0 .net *"_ivl_81", 0 0, L_0000020dd75047d0;  1 drivers
v0000020dd74ee740_0 .net *"_ivl_82", 0 0, L_0000020dd7507be0;  1 drivers
v0000020dd74ee920_0 .net *"_ivl_84", 0 0, L_0000020dd7507d30;  1 drivers
v0000020dd74ee560_0 .net *"_ivl_87", 0 0, L_0000020dd7506ad0;  1 drivers
v0000020dd74ee420_0 .net *"_ivl_88", 0 0, L_0000020dd7508190;  1 drivers
v0000020dd74ee880_0 .net *"_ivl_90", 0 0, L_0000020dd7508ba0;  1 drivers
v0000020dd74ee600_0 .net *"_ivl_92", 31 0, L_0000020dd7506210;  1 drivers
v0000020dd74ee9c0_0 .net *"_ivl_94", 31 0, L_0000020dd75077f0;  1 drivers
v0000020dd74eea60_0 .net "ina", 31 0, L_0000020dd7505b30;  1 drivers
v0000020dd74ee380_0 .net "inb", 31 0, L_0000020dd75063f0;  alias, 1 drivers
v0000020dd74ee6a0_0 .net "inc", 31 0, v0000020dd74ec8a0_0;  alias, 1 drivers
v0000020dd74e9060_0 .net "ind", 31 0, L_0000020dd74ffd70;  alias, 1 drivers
v0000020dd74e8de0_0 .net "ine", 31 0, v0000020dd74ce500_0;  alias, 1 drivers
L_0000020dd75200d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020dd74e91a0_0 .net "inf", 31 0, L_0000020dd75200d0;  1 drivers
L_0000020dd7520118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020dd74e7d00_0 .net "ing", 31 0, L_0000020dd7520118;  1 drivers
L_0000020dd7520160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020dd74e7bc0_0 .net "inh", 31 0, L_0000020dd7520160;  1 drivers
v0000020dd74e6cc0_0 .net "out", 31 0, L_0000020dd7508f20;  alias, 1 drivers
v0000020dd74e8c00_0 .net "sel", 2 0, L_0000020dd7504b90;  alias, 1 drivers
L_0000020dd7505810 .part L_0000020dd7504b90, 2, 1;
L_0000020dd75059f0 .part L_0000020dd7504b90, 1, 1;
L_0000020dd7506990 .part L_0000020dd7504b90, 0, 1;
LS_0000020dd7506c10_0_0 .concat [ 1 1 1 1], L_0000020dd73dc780, L_0000020dd73dc780, L_0000020dd73dc780, L_0000020dd73dc780;
LS_0000020dd7506c10_0_4 .concat [ 1 1 1 1], L_0000020dd73dc780, L_0000020dd73dc780, L_0000020dd73dc780, L_0000020dd73dc780;
LS_0000020dd7506c10_0_8 .concat [ 1 1 1 1], L_0000020dd73dc780, L_0000020dd73dc780, L_0000020dd73dc780, L_0000020dd73dc780;
LS_0000020dd7506c10_0_12 .concat [ 1 1 1 1], L_0000020dd73dc780, L_0000020dd73dc780, L_0000020dd73dc780, L_0000020dd73dc780;
LS_0000020dd7506c10_0_16 .concat [ 1 1 1 1], L_0000020dd73dc780, L_0000020dd73dc780, L_0000020dd73dc780, L_0000020dd73dc780;
LS_0000020dd7506c10_0_20 .concat [ 1 1 1 1], L_0000020dd73dc780, L_0000020dd73dc780, L_0000020dd73dc780, L_0000020dd73dc780;
LS_0000020dd7506c10_0_24 .concat [ 1 1 1 1], L_0000020dd73dc780, L_0000020dd73dc780, L_0000020dd73dc780, L_0000020dd73dc780;
LS_0000020dd7506c10_0_28 .concat [ 1 1 1 1], L_0000020dd73dc780, L_0000020dd73dc780, L_0000020dd73dc780, L_0000020dd73dc780;
LS_0000020dd7506c10_1_0 .concat [ 4 4 4 4], LS_0000020dd7506c10_0_0, LS_0000020dd7506c10_0_4, LS_0000020dd7506c10_0_8, LS_0000020dd7506c10_0_12;
LS_0000020dd7506c10_1_4 .concat [ 4 4 4 4], LS_0000020dd7506c10_0_16, LS_0000020dd7506c10_0_20, LS_0000020dd7506c10_0_24, LS_0000020dd7506c10_0_28;
L_0000020dd7506c10 .concat [ 16 16 0 0], LS_0000020dd7506c10_1_0, LS_0000020dd7506c10_1_4;
L_0000020dd75058b0 .part L_0000020dd7504b90, 2, 1;
L_0000020dd7505950 .part L_0000020dd7504b90, 1, 1;
L_0000020dd75065d0 .part L_0000020dd7504b90, 0, 1;
LS_0000020dd7505db0_0_0 .concat [ 1 1 1 1], L_0000020dd75079b0, L_0000020dd75079b0, L_0000020dd75079b0, L_0000020dd75079b0;
LS_0000020dd7505db0_0_4 .concat [ 1 1 1 1], L_0000020dd75079b0, L_0000020dd75079b0, L_0000020dd75079b0, L_0000020dd75079b0;
LS_0000020dd7505db0_0_8 .concat [ 1 1 1 1], L_0000020dd75079b0, L_0000020dd75079b0, L_0000020dd75079b0, L_0000020dd75079b0;
LS_0000020dd7505db0_0_12 .concat [ 1 1 1 1], L_0000020dd75079b0, L_0000020dd75079b0, L_0000020dd75079b0, L_0000020dd75079b0;
LS_0000020dd7505db0_0_16 .concat [ 1 1 1 1], L_0000020dd75079b0, L_0000020dd75079b0, L_0000020dd75079b0, L_0000020dd75079b0;
LS_0000020dd7505db0_0_20 .concat [ 1 1 1 1], L_0000020dd75079b0, L_0000020dd75079b0, L_0000020dd75079b0, L_0000020dd75079b0;
LS_0000020dd7505db0_0_24 .concat [ 1 1 1 1], L_0000020dd75079b0, L_0000020dd75079b0, L_0000020dd75079b0, L_0000020dd75079b0;
LS_0000020dd7505db0_0_28 .concat [ 1 1 1 1], L_0000020dd75079b0, L_0000020dd75079b0, L_0000020dd75079b0, L_0000020dd75079b0;
LS_0000020dd7505db0_1_0 .concat [ 4 4 4 4], LS_0000020dd7505db0_0_0, LS_0000020dd7505db0_0_4, LS_0000020dd7505db0_0_8, LS_0000020dd7505db0_0_12;
LS_0000020dd7505db0_1_4 .concat [ 4 4 4 4], LS_0000020dd7505db0_0_16, LS_0000020dd7505db0_0_20, LS_0000020dd7505db0_0_24, LS_0000020dd7505db0_0_28;
L_0000020dd7505db0 .concat [ 16 16 0 0], LS_0000020dd7505db0_1_0, LS_0000020dd7505db0_1_4;
L_0000020dd7505ef0 .part L_0000020dd7504b90, 2, 1;
L_0000020dd7505130 .part L_0000020dd7504b90, 1, 1;
L_0000020dd7506850 .part L_0000020dd7504b90, 0, 1;
LS_0000020dd75062b0_0_0 .concat [ 1 1 1 1], L_0000020dd7507710, L_0000020dd7507710, L_0000020dd7507710, L_0000020dd7507710;
LS_0000020dd75062b0_0_4 .concat [ 1 1 1 1], L_0000020dd7507710, L_0000020dd7507710, L_0000020dd7507710, L_0000020dd7507710;
LS_0000020dd75062b0_0_8 .concat [ 1 1 1 1], L_0000020dd7507710, L_0000020dd7507710, L_0000020dd7507710, L_0000020dd7507710;
LS_0000020dd75062b0_0_12 .concat [ 1 1 1 1], L_0000020dd7507710, L_0000020dd7507710, L_0000020dd7507710, L_0000020dd7507710;
LS_0000020dd75062b0_0_16 .concat [ 1 1 1 1], L_0000020dd7507710, L_0000020dd7507710, L_0000020dd7507710, L_0000020dd7507710;
LS_0000020dd75062b0_0_20 .concat [ 1 1 1 1], L_0000020dd7507710, L_0000020dd7507710, L_0000020dd7507710, L_0000020dd7507710;
LS_0000020dd75062b0_0_24 .concat [ 1 1 1 1], L_0000020dd7507710, L_0000020dd7507710, L_0000020dd7507710, L_0000020dd7507710;
LS_0000020dd75062b0_0_28 .concat [ 1 1 1 1], L_0000020dd7507710, L_0000020dd7507710, L_0000020dd7507710, L_0000020dd7507710;
LS_0000020dd75062b0_1_0 .concat [ 4 4 4 4], LS_0000020dd75062b0_0_0, LS_0000020dd75062b0_0_4, LS_0000020dd75062b0_0_8, LS_0000020dd75062b0_0_12;
LS_0000020dd75062b0_1_4 .concat [ 4 4 4 4], LS_0000020dd75062b0_0_16, LS_0000020dd75062b0_0_20, LS_0000020dd75062b0_0_24, LS_0000020dd75062b0_0_28;
L_0000020dd75062b0 .concat [ 16 16 0 0], LS_0000020dd75062b0_1_0, LS_0000020dd75062b0_1_4;
L_0000020dd7506670 .part L_0000020dd7504b90, 2, 1;
L_0000020dd75060d0 .part L_0000020dd7504b90, 1, 1;
L_0000020dd7504690 .part L_0000020dd7504b90, 0, 1;
LS_0000020dd7505a90_0_0 .concat [ 1 1 1 1], L_0000020dd7509070, L_0000020dd7509070, L_0000020dd7509070, L_0000020dd7509070;
LS_0000020dd7505a90_0_4 .concat [ 1 1 1 1], L_0000020dd7509070, L_0000020dd7509070, L_0000020dd7509070, L_0000020dd7509070;
LS_0000020dd7505a90_0_8 .concat [ 1 1 1 1], L_0000020dd7509070, L_0000020dd7509070, L_0000020dd7509070, L_0000020dd7509070;
LS_0000020dd7505a90_0_12 .concat [ 1 1 1 1], L_0000020dd7509070, L_0000020dd7509070, L_0000020dd7509070, L_0000020dd7509070;
LS_0000020dd7505a90_0_16 .concat [ 1 1 1 1], L_0000020dd7509070, L_0000020dd7509070, L_0000020dd7509070, L_0000020dd7509070;
LS_0000020dd7505a90_0_20 .concat [ 1 1 1 1], L_0000020dd7509070, L_0000020dd7509070, L_0000020dd7509070, L_0000020dd7509070;
LS_0000020dd7505a90_0_24 .concat [ 1 1 1 1], L_0000020dd7509070, L_0000020dd7509070, L_0000020dd7509070, L_0000020dd7509070;
LS_0000020dd7505a90_0_28 .concat [ 1 1 1 1], L_0000020dd7509070, L_0000020dd7509070, L_0000020dd7509070, L_0000020dd7509070;
LS_0000020dd7505a90_1_0 .concat [ 4 4 4 4], LS_0000020dd7505a90_0_0, LS_0000020dd7505a90_0_4, LS_0000020dd7505a90_0_8, LS_0000020dd7505a90_0_12;
LS_0000020dd7505a90_1_4 .concat [ 4 4 4 4], LS_0000020dd7505a90_0_16, LS_0000020dd7505a90_0_20, LS_0000020dd7505a90_0_24, LS_0000020dd7505a90_0_28;
L_0000020dd7505a90 .concat [ 16 16 0 0], LS_0000020dd7505a90_1_0, LS_0000020dd7505a90_1_4;
L_0000020dd7505310 .part L_0000020dd7504b90, 2, 1;
L_0000020dd75047d0 .part L_0000020dd7504b90, 1, 1;
L_0000020dd7506ad0 .part L_0000020dd7504b90, 0, 1;
LS_0000020dd7506210_0_0 .concat [ 1 1 1 1], L_0000020dd7508ba0, L_0000020dd7508ba0, L_0000020dd7508ba0, L_0000020dd7508ba0;
LS_0000020dd7506210_0_4 .concat [ 1 1 1 1], L_0000020dd7508ba0, L_0000020dd7508ba0, L_0000020dd7508ba0, L_0000020dd7508ba0;
LS_0000020dd7506210_0_8 .concat [ 1 1 1 1], L_0000020dd7508ba0, L_0000020dd7508ba0, L_0000020dd7508ba0, L_0000020dd7508ba0;
LS_0000020dd7506210_0_12 .concat [ 1 1 1 1], L_0000020dd7508ba0, L_0000020dd7508ba0, L_0000020dd7508ba0, L_0000020dd7508ba0;
LS_0000020dd7506210_0_16 .concat [ 1 1 1 1], L_0000020dd7508ba0, L_0000020dd7508ba0, L_0000020dd7508ba0, L_0000020dd7508ba0;
LS_0000020dd7506210_0_20 .concat [ 1 1 1 1], L_0000020dd7508ba0, L_0000020dd7508ba0, L_0000020dd7508ba0, L_0000020dd7508ba0;
LS_0000020dd7506210_0_24 .concat [ 1 1 1 1], L_0000020dd7508ba0, L_0000020dd7508ba0, L_0000020dd7508ba0, L_0000020dd7508ba0;
LS_0000020dd7506210_0_28 .concat [ 1 1 1 1], L_0000020dd7508ba0, L_0000020dd7508ba0, L_0000020dd7508ba0, L_0000020dd7508ba0;
LS_0000020dd7506210_1_0 .concat [ 4 4 4 4], LS_0000020dd7506210_0_0, LS_0000020dd7506210_0_4, LS_0000020dd7506210_0_8, LS_0000020dd7506210_0_12;
LS_0000020dd7506210_1_4 .concat [ 4 4 4 4], LS_0000020dd7506210_0_16, LS_0000020dd7506210_0_20, LS_0000020dd7506210_0_24, LS_0000020dd7506210_0_28;
L_0000020dd7506210 .concat [ 16 16 0 0], LS_0000020dd7506210_1_0, LS_0000020dd7506210_1_4;
S_0000020dd74cb9a0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_0000020dd731d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000020dd74e9100_0 .net "Write_Data", 31 0, v0000020dd74c1a60_0;  alias, 1 drivers
v0000020dd74e6c20_0 .net "addr", 31 0, v0000020dd74c0d40_0;  alias, 1 drivers
v0000020dd74e8980_0 .net "clk", 0 0, L_0000020dd7440ad0;  alias, 1 drivers
v0000020dd74e6b80_0 .net "mem_out", 31 0, v0000020dd74e7e40_0;  alias, 1 drivers
v0000020dd74e8a20_0 .net "mem_read", 0 0, v0000020dd74c0480_0;  alias, 1 drivers
v0000020dd74e6d60_0 .net "mem_write", 0 0, v0000020dd74c14c0_0;  alias, 1 drivers
S_0000020dd74cbe50 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000020dd74cb9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000020dd74e8fc0 .array "DataMem", 1023 0, 31 0;
v0000020dd74e7300_0 .net "Data_In", 31 0, v0000020dd74c1a60_0;  alias, 1 drivers
v0000020dd74e7e40_0 .var "Data_Out", 31 0;
v0000020dd74e87a0_0 .net "Write_en", 0 0, v0000020dd74c14c0_0;  alias, 1 drivers
v0000020dd74e7580_0 .net "addr", 31 0, v0000020dd74c0d40_0;  alias, 1 drivers
v0000020dd74e80c0_0 .net "clk", 0 0, L_0000020dd7440ad0;  alias, 1 drivers
v0000020dd74e9240_0 .var/i "i", 31 0;
S_0000020dd74cbfe0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_0000020dd731d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000020dd74f6f60 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020dd74f6f98 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020dd74f6fd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020dd74f7008 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020dd74f7040 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020dd74f7078 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020dd74f70b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020dd74f70e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020dd74f7120 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020dd74f7158 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020dd74f7190 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020dd74f71c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020dd74f7200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020dd74f7238 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020dd74f7270 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020dd74f72a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020dd74f72e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020dd74f7318 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020dd74f7350 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020dd74f7388 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020dd74f73c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020dd74f73f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020dd74f7430 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020dd74f7468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020dd74f74a0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000020dd74e8e80_0 .net "MEM_ALU_OUT", 31 0, v0000020dd74c0d40_0;  alias, 1 drivers
v0000020dd74e8ac0_0 .net "MEM_Data_mem_out", 31 0, v0000020dd74e7e40_0;  alias, 1 drivers
v0000020dd74e7620_0 .net "MEM_memread", 0 0, v0000020dd74c0480_0;  alias, 1 drivers
v0000020dd74e6e00_0 .net "MEM_opcode", 11 0, v0000020dd74c0de0_0;  alias, 1 drivers
v0000020dd74e8520_0 .net "MEM_rd_ind", 4 0, v0000020dd74c1740_0;  alias, 1 drivers
v0000020dd74e7800_0 .net "MEM_rd_indzero", 0 0, v0000020dd74c03e0_0;  alias, 1 drivers
v0000020dd74e8160_0 .net "MEM_regwrite", 0 0, v0000020dd74c1560_0;  alias, 1 drivers
v0000020dd74e6ea0_0 .var "WB_ALU_OUT", 31 0;
v0000020dd74e6f40_0 .var "WB_Data_mem_out", 31 0;
v0000020dd74e6fe0_0 .var "WB_memread", 0 0;
v0000020dd74e8b60_0 .var "WB_rd_ind", 4 0;
v0000020dd74e8ca0_0 .var "WB_rd_indzero", 0 0;
v0000020dd74e85c0_0 .var "WB_regwrite", 0 0;
v0000020dd74e8d40_0 .net "clk", 0 0, L_0000020dd751d300;  1 drivers
v0000020dd74e7080_0 .var "hlt", 0 0;
v0000020dd74e76c0_0 .net "rst", 0 0, v0000020dd7501fd0_0;  alias, 1 drivers
E_0000020dd74581d0 .event posedge, v0000020dd74c0520_0, v0000020dd74e8d40_0;
S_0000020dd74cc170 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_0000020dd731d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000020dd751d0d0 .functor AND 32, v0000020dd74e6f40_0, L_0000020dd7573ff0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020dd751d140 .functor NOT 1, v0000020dd74e6fe0_0, C4<0>, C4<0>, C4<0>;
L_0000020dd751d290 .functor AND 32, v0000020dd74e6ea0_0, L_0000020dd7574a90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020dd751d060 .functor OR 32, L_0000020dd751d0d0, L_0000020dd751d290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020dd74e7120_0 .net "Write_Data_RegFile", 31 0, L_0000020dd751d060;  alias, 1 drivers
v0000020dd74e71c0_0 .net *"_ivl_0", 31 0, L_0000020dd7573ff0;  1 drivers
v0000020dd74e7260_0 .net *"_ivl_2", 31 0, L_0000020dd751d0d0;  1 drivers
v0000020dd74e7940_0 .net *"_ivl_4", 0 0, L_0000020dd751d140;  1 drivers
v0000020dd74e73a0_0 .net *"_ivl_6", 31 0, L_0000020dd7574a90;  1 drivers
v0000020dd74e7f80_0 .net *"_ivl_8", 31 0, L_0000020dd751d290;  1 drivers
v0000020dd74e7760_0 .net "alu_out", 31 0, v0000020dd74e6ea0_0;  alias, 1 drivers
v0000020dd74e7440_0 .net "mem_out", 31 0, v0000020dd74e6f40_0;  alias, 1 drivers
v0000020dd74e78a0_0 .net "mem_read", 0 0, v0000020dd74e6fe0_0;  alias, 1 drivers
LS_0000020dd7573ff0_0_0 .concat [ 1 1 1 1], v0000020dd74e6fe0_0, v0000020dd74e6fe0_0, v0000020dd74e6fe0_0, v0000020dd74e6fe0_0;
LS_0000020dd7573ff0_0_4 .concat [ 1 1 1 1], v0000020dd74e6fe0_0, v0000020dd74e6fe0_0, v0000020dd74e6fe0_0, v0000020dd74e6fe0_0;
LS_0000020dd7573ff0_0_8 .concat [ 1 1 1 1], v0000020dd74e6fe0_0, v0000020dd74e6fe0_0, v0000020dd74e6fe0_0, v0000020dd74e6fe0_0;
LS_0000020dd7573ff0_0_12 .concat [ 1 1 1 1], v0000020dd74e6fe0_0, v0000020dd74e6fe0_0, v0000020dd74e6fe0_0, v0000020dd74e6fe0_0;
LS_0000020dd7573ff0_0_16 .concat [ 1 1 1 1], v0000020dd74e6fe0_0, v0000020dd74e6fe0_0, v0000020dd74e6fe0_0, v0000020dd74e6fe0_0;
LS_0000020dd7573ff0_0_20 .concat [ 1 1 1 1], v0000020dd74e6fe0_0, v0000020dd74e6fe0_0, v0000020dd74e6fe0_0, v0000020dd74e6fe0_0;
LS_0000020dd7573ff0_0_24 .concat [ 1 1 1 1], v0000020dd74e6fe0_0, v0000020dd74e6fe0_0, v0000020dd74e6fe0_0, v0000020dd74e6fe0_0;
LS_0000020dd7573ff0_0_28 .concat [ 1 1 1 1], v0000020dd74e6fe0_0, v0000020dd74e6fe0_0, v0000020dd74e6fe0_0, v0000020dd74e6fe0_0;
LS_0000020dd7573ff0_1_0 .concat [ 4 4 4 4], LS_0000020dd7573ff0_0_0, LS_0000020dd7573ff0_0_4, LS_0000020dd7573ff0_0_8, LS_0000020dd7573ff0_0_12;
LS_0000020dd7573ff0_1_4 .concat [ 4 4 4 4], LS_0000020dd7573ff0_0_16, LS_0000020dd7573ff0_0_20, LS_0000020dd7573ff0_0_24, LS_0000020dd7573ff0_0_28;
L_0000020dd7573ff0 .concat [ 16 16 0 0], LS_0000020dd7573ff0_1_0, LS_0000020dd7573ff0_1_4;
LS_0000020dd7574a90_0_0 .concat [ 1 1 1 1], L_0000020dd751d140, L_0000020dd751d140, L_0000020dd751d140, L_0000020dd751d140;
LS_0000020dd7574a90_0_4 .concat [ 1 1 1 1], L_0000020dd751d140, L_0000020dd751d140, L_0000020dd751d140, L_0000020dd751d140;
LS_0000020dd7574a90_0_8 .concat [ 1 1 1 1], L_0000020dd751d140, L_0000020dd751d140, L_0000020dd751d140, L_0000020dd751d140;
LS_0000020dd7574a90_0_12 .concat [ 1 1 1 1], L_0000020dd751d140, L_0000020dd751d140, L_0000020dd751d140, L_0000020dd751d140;
LS_0000020dd7574a90_0_16 .concat [ 1 1 1 1], L_0000020dd751d140, L_0000020dd751d140, L_0000020dd751d140, L_0000020dd751d140;
LS_0000020dd7574a90_0_20 .concat [ 1 1 1 1], L_0000020dd751d140, L_0000020dd751d140, L_0000020dd751d140, L_0000020dd751d140;
LS_0000020dd7574a90_0_24 .concat [ 1 1 1 1], L_0000020dd751d140, L_0000020dd751d140, L_0000020dd751d140, L_0000020dd751d140;
LS_0000020dd7574a90_0_28 .concat [ 1 1 1 1], L_0000020dd751d140, L_0000020dd751d140, L_0000020dd751d140, L_0000020dd751d140;
LS_0000020dd7574a90_1_0 .concat [ 4 4 4 4], LS_0000020dd7574a90_0_0, LS_0000020dd7574a90_0_4, LS_0000020dd7574a90_0_8, LS_0000020dd7574a90_0_12;
LS_0000020dd7574a90_1_4 .concat [ 4 4 4 4], LS_0000020dd7574a90_0_16, LS_0000020dd7574a90_0_20, LS_0000020dd7574a90_0_24, LS_0000020dd7574a90_0_28;
L_0000020dd7574a90 .concat [ 16 16 0 0], LS_0000020dd7574a90_1_0, LS_0000020dd7574a90_1_4;
    .scope S_0000020dd74cd430;
T_0 ;
    %wait E_0000020dd7458610;
    %load/vec4 v0000020dd74ee100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000020dd74ec8a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020dd74ed160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000020dd74ec120_0;
    %assign/vec4 v0000020dd74ec8a0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020dd74cd2a0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dd74ec800_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000020dd74ec800_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020dd74ec800_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dd74ee240, 0, 4;
    %load/vec4 v0000020dd74ec800_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dd74ec800_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dd74ee240, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dd74ee240, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dd74ee240, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dd74ee240, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dd74ee240, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dd74ee240, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dd74ee240, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dd74ee240, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dd74ee240, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dd74ee240, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dd74ee240, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dd74ee240, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dd74ee240, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dd74ee240, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dd74ee240, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dd74ee240, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dd74ee240, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dd74ee240, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dd74ee240, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000020dd74ccdf0;
T_2 ;
    %wait E_0000020dd7458550;
    %load/vec4 v0000020dd74eda20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000020dd74d67b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020dd74d6710_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020dd74ec080_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020dd74edde0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020dd74ec1c0_0, 0;
    %assign/vec4 v0000020dd74ecf80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000020dd74ebfe0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000020dd74ecee0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000020dd74d67b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020dd74d6710_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020dd74ec080_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020dd74edde0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020dd74ec1c0_0, 0;
    %assign/vec4 v0000020dd74ecf80_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000020dd74ebfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000020dd74edf20_0;
    %assign/vec4 v0000020dd74d6710_0, 0;
    %load/vec4 v0000020dd74ed700_0;
    %assign/vec4 v0000020dd74d67b0_0, 0;
    %load/vec4 v0000020dd74edf20_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000020dd74edde0_0, 0;
    %load/vec4 v0000020dd74edf20_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020dd74ecf80_0, 4, 5;
    %load/vec4 v0000020dd74edf20_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000020dd74edf20_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020dd74ecf80_0, 4, 5;
    %load/vec4 v0000020dd74edf20_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000020dd74edf20_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020dd74edf20_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000020dd74edf20_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000020dd74edf20_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000020dd74edf20_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000020dd74ec1c0_0, 0;
    %load/vec4 v0000020dd74edf20_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000020dd74edf20_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000020dd74ec080_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000020dd74edf20_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000020dd74ec080_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000020dd74edf20_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000020dd74ec080_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020dd74cc620;
T_3 ;
    %wait E_0000020dd7458610;
    %load/vec4 v0000020dd74d4a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dd74d3b50_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000020dd74d3b50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020dd74d3b50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dd74d40f0, 0, 4;
    %load/vec4 v0000020dd74d3b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dd74d3b50_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000020dd74d3970_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000020dd74d3470_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000020dd74d4690_0;
    %load/vec4 v0000020dd74d3970_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dd74d40f0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dd74d40f0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000020dd74cc620;
T_4 ;
    %wait E_0000020dd7457d50;
    %load/vec4 v0000020dd74d3970_0;
    %load/vec4 v0000020dd74d33d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000020dd74d3970_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000020dd74d3470_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000020dd74d4690_0;
    %assign/vec4 v0000020dd74d38d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020dd74d33d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020dd74d40f0, 4;
    %assign/vec4 v0000020dd74d38d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020dd74cc620;
T_5 ;
    %wait E_0000020dd7457d50;
    %load/vec4 v0000020dd74d3970_0;
    %load/vec4 v0000020dd74d2b10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000020dd74d3970_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000020dd74d3470_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000020dd74d4690_0;
    %assign/vec4 v0000020dd74d2890_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000020dd74d2b10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020dd74d40f0, 4;
    %assign/vec4 v0000020dd74d2890_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000020dd74cc620;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000020dd74cc490;
    %jmp t_0;
    .scope S_0000020dd74cc490;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dd74d3fb0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000020dd74d3fb0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000020dd74d3fb0_0;
    %ix/getv/s 4, v0000020dd74d3fb0_0;
    %load/vec4a v0000020dd74d40f0, 4;
    %ix/getv/s 4, v0000020dd74d3fb0_0;
    %load/vec4a v0000020dd74d40f0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000020dd74d3fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dd74d3fb0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000020dd74cc620;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000020dd74ccf80;
T_7 ;
    %wait E_0000020dd7458110;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dd74d45f0_0, 0, 32;
    %load/vec4 v0000020dd74d2570_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020dd74d2570_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dd74d4c30_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000020dd74d45f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000020dd74d2570_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020dd74d2570_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020dd74d2570_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dd74d4c30_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000020dd74d45f0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000020dd74d4c30_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000020dd74d4c30_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000020dd74d45f0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000020dd74cbb30;
T_8 ;
    %wait E_0000020dd7458610;
    %load/vec4 v0000020dd74d7890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020dd74d9370_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000020dd74d9b90_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020dd74d9b90_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000020dd74d9370_0;
    %load/vec4 v0000020dd74d83d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000020dd74d9370_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020dd74d9370_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020dd74d9370_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000020dd74d9370_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000020dd74d9370_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020dd74d9370_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000020dd74cbb30;
T_9 ;
    %wait E_0000020dd7458610;
    %load/vec4 v0000020dd74d7890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020dd74d74d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000020dd74d9410_0;
    %assign/vec4 v0000020dd74d74d0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000020dd74cbcc0;
T_10 ;
    %wait E_0000020dd7458010;
    %load/vec4 v0000020dd74d9cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020dd74da3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020dd74da310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020dd74d9e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020dd74d8bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020dd74d9a50_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000020dd74d80b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000020dd74d9870_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000020dd74d8330_0;
    %load/vec4 v0000020dd74d9690_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000020dd74d8650_0;
    %load/vec4 v0000020dd74d9690_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000020dd74d8150_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000020dd74d81f0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000020dd74d8330_0;
    %load/vec4 v0000020dd74d8830_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000020dd74d8650_0;
    %load/vec4 v0000020dd74d8830_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020dd74da3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020dd74da310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020dd74d9e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020dd74d8bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020dd74d9a50_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000020dd74d8290_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020dd74da3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020dd74da310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020dd74d9e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020dd74d8bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020dd74d9a50_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020dd74da3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020dd74da310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020dd74d9e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020dd74d8bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020dd74d9a50_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000020dd74cc300;
T_11 ;
    %wait E_0000020dd7458350;
    %load/vec4 v0000020dd74ce320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000020dd74d01c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020dd74d15c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74d0d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74d0e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74d0c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74d1480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74d1520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74d04e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020dd74d03a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74d13e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74d1840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74d0440_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020dd74d10c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020dd74d06c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020dd74d1200_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020dd74d0ee0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020dd74d12a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020dd74d1020_0, 0;
    %assign/vec4 v0000020dd74d08a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000020dd74cde20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000020dd74cedc0_0;
    %assign/vec4 v0000020dd74d08a0_0, 0;
    %load/vec4 v0000020dd74ce280_0;
    %assign/vec4 v0000020dd74d1020_0, 0;
    %load/vec4 v0000020dd74cf9a0_0;
    %assign/vec4 v0000020dd74d12a0_0, 0;
    %load/vec4 v0000020dd74d0080_0;
    %assign/vec4 v0000020dd74d0ee0_0, 0;
    %load/vec4 v0000020dd74cf860_0;
    %assign/vec4 v0000020dd74d1200_0, 0;
    %load/vec4 v0000020dd74cda60_0;
    %assign/vec4 v0000020dd74d06c0_0, 0;
    %load/vec4 v0000020dd74cdba0_0;
    %assign/vec4 v0000020dd74d10c0_0, 0;
    %load/vec4 v0000020dd74cfd60_0;
    %assign/vec4 v0000020dd74d0440_0, 0;
    %load/vec4 v0000020dd74cf180_0;
    %assign/vec4 v0000020dd74d1840_0, 0;
    %load/vec4 v0000020dd74ce6e0_0;
    %assign/vec4 v0000020dd74d13e0_0, 0;
    %load/vec4 v0000020dd74cffe0_0;
    %assign/vec4 v0000020dd74d03a0_0, 0;
    %load/vec4 v0000020dd74cd9c0_0;
    %assign/vec4 v0000020dd74d04e0_0, 0;
    %load/vec4 v0000020dd74cf2c0_0;
    %assign/vec4 v0000020dd74d1520_0, 0;
    %load/vec4 v0000020dd74ce140_0;
    %assign/vec4 v0000020dd74d1480_0, 0;
    %load/vec4 v0000020dd74cdb00_0;
    %assign/vec4 v0000020dd74d0c60_0, 0;
    %load/vec4 v0000020dd74ce5a0_0;
    %assign/vec4 v0000020dd74d0e40_0, 0;
    %load/vec4 v0000020dd74cfcc0_0;
    %assign/vec4 v0000020dd74d0d00_0, 0;
    %load/vec4 v0000020dd74cf900_0;
    %assign/vec4 v0000020dd74d15c0_0, 0;
    %load/vec4 v0000020dd74cea00_0;
    %assign/vec4 v0000020dd74d01c0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000020dd74d01c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020dd74d15c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74d0d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74d0e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74d0c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74d1480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74d1520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74d04e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020dd74d03a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74d13e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74d1840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74d0440_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020dd74d10c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020dd74d06c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020dd74d1200_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020dd74d0ee0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020dd74d12a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020dd74d1020_0, 0;
    %assign/vec4 v0000020dd74d08a0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000020dd74cd110;
T_12 ;
    %wait E_0000020dd7457d10;
    %load/vec4 v0000020dd74d90f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000020dd74ced20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020dd74ce500_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020dd74ce460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74cf360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74ce780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74ceb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74ce640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74ce820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74cefa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74ce960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74ce8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74cf040_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020dd74cf680_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020dd74cf400_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020dd74cef00_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020dd74cec80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020dd74cf5e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020dd74cf4a0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000020dd74cebe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020dd74ce0a0_0, 0;
    %assign/vec4 v0000020dd74cee60_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000020dd74d8790_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000020dd74ce1e0_0;
    %assign/vec4 v0000020dd74cee60_0, 0;
    %load/vec4 v0000020dd74cfa40_0;
    %assign/vec4 v0000020dd74ce0a0_0, 0;
    %load/vec4 v0000020dd74cff40_0;
    %assign/vec4 v0000020dd74cebe0_0, 0;
    %load/vec4 v0000020dd74cdec0_0;
    %assign/vec4 v0000020dd74cf4a0_0, 0;
    %load/vec4 v0000020dd74cf0e0_0;
    %assign/vec4 v0000020dd74cf5e0_0, 0;
    %load/vec4 v0000020dd74ceaa0_0;
    %assign/vec4 v0000020dd74cec80_0, 0;
    %load/vec4 v0000020dd74cfe00_0;
    %assign/vec4 v0000020dd74cef00_0, 0;
    %load/vec4 v0000020dd74ce000_0;
    %assign/vec4 v0000020dd74cf400_0, 0;
    %load/vec4 v0000020dd74cdf60_0;
    %assign/vec4 v0000020dd74cf680_0, 0;
    %load/vec4 v0000020dd74cdd80_0;
    %assign/vec4 v0000020dd74cf040_0, 0;
    %load/vec4 v0000020dd74cfea0_0;
    %assign/vec4 v0000020dd74ce8c0_0, 0;
    %load/vec4 v0000020dd74cdce0_0;
    %assign/vec4 v0000020dd74ce960_0, 0;
    %load/vec4 v0000020dd74d0120_0;
    %assign/vec4 v0000020dd74cefa0_0, 0;
    %load/vec4 v0000020dd74cdc40_0;
    %assign/vec4 v0000020dd74ce820_0, 0;
    %load/vec4 v0000020dd74cfb80_0;
    %assign/vec4 v0000020dd74ce640_0, 0;
    %load/vec4 v0000020dd74cfc20_0;
    %assign/vec4 v0000020dd74ceb40_0, 0;
    %load/vec4 v0000020dd74ce3c0_0;
    %assign/vec4 v0000020dd74ce780_0, 0;
    %load/vec4 v0000020dd74cf540_0;
    %assign/vec4 v0000020dd74cf360_0, 0;
    %load/vec4 v0000020dd74cf7c0_0;
    %assign/vec4 v0000020dd74ce460_0, 0;
    %load/vec4 v0000020dd74cfae0_0;
    %assign/vec4 v0000020dd74ce500_0, 0;
    %load/vec4 v0000020dd74cf220_0;
    %assign/vec4 v0000020dd74ced20_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000020dd74ced20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020dd74ce500_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020dd74ce460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74cf360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74ce780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74ceb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74ce640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74ce820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74cefa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74ce960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74ce8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74cf040_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020dd74cf680_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020dd74cf400_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020dd74cef00_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020dd74cec80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020dd74cf5e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020dd74cf4a0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000020dd74cebe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020dd74ce0a0_0, 0;
    %assign/vec4 v0000020dd74cee60_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000020dd7268390;
T_13 ;
    %wait E_0000020dd7457810;
    %load/vec4 v0000020dd74c34f0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020dd74c2f50_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020dd74c2f50_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020dd74c2f50_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020dd74c2f50_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020dd74c2f50_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020dd74c2f50_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020dd74c2f50_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020dd74c2f50_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020dd74c2f50_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020dd74c2f50_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020dd74c2f50_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020dd74c2f50_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020dd74c2f50_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020dd74c2f50_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020dd74c2f50_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020dd74c2f50_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000020dd74c2f50_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000020dd74c2f50_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000020dd74c2f50_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000020dd74c2f50_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000020dd74c2f50_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000020dd74c2f50_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000020dd7268200;
T_14 ;
    %wait E_0000020dd7457f10;
    %load/vec4 v0000020dd74c2910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000020dd74c2cd0_0;
    %pad/u 33;
    %load/vec4 v0000020dd74c3450_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000020dd74c2eb0_0, 0;
    %assign/vec4 v0000020dd74c29b0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000020dd74c2cd0_0;
    %pad/u 33;
    %load/vec4 v0000020dd74c3450_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000020dd74c2eb0_0, 0;
    %assign/vec4 v0000020dd74c29b0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000020dd74c2cd0_0;
    %pad/u 33;
    %load/vec4 v0000020dd74c3450_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000020dd74c2eb0_0, 0;
    %assign/vec4 v0000020dd74c29b0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000020dd74c2cd0_0;
    %pad/u 33;
    %load/vec4 v0000020dd74c3450_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000020dd74c2eb0_0, 0;
    %assign/vec4 v0000020dd74c29b0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000020dd74c2cd0_0;
    %pad/u 33;
    %load/vec4 v0000020dd74c3450_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000020dd74c2eb0_0, 0;
    %assign/vec4 v0000020dd74c29b0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000020dd74c2cd0_0;
    %pad/u 33;
    %load/vec4 v0000020dd74c3450_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000020dd74c2eb0_0, 0;
    %assign/vec4 v0000020dd74c29b0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000020dd74c3450_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000020dd74c29b0_0;
    %load/vec4 v0000020dd74c3450_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000020dd74c2cd0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000020dd74c3450_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000020dd74c3450_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000020dd74c29b0_0, 0;
    %load/vec4 v0000020dd74c2cd0_0;
    %ix/getv 4, v0000020dd74c3450_0;
    %shiftl 4;
    %assign/vec4 v0000020dd74c2eb0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000020dd74c3450_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000020dd74c29b0_0;
    %load/vec4 v0000020dd74c3450_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000020dd74c2cd0_0;
    %load/vec4 v0000020dd74c3450_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000020dd74c3450_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000020dd74c29b0_0, 0;
    %load/vec4 v0000020dd74c2cd0_0;
    %ix/getv 4, v0000020dd74c3450_0;
    %shiftr 4;
    %assign/vec4 v0000020dd74c2eb0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020dd74c29b0_0, 0;
    %load/vec4 v0000020dd74c2cd0_0;
    %load/vec4 v0000020dd74c3450_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000020dd74c2eb0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020dd74c29b0_0, 0;
    %load/vec4 v0000020dd74c3450_0;
    %load/vec4 v0000020dd74c2cd0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000020dd74c2eb0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000020dd7269aa0;
T_15 ;
    %wait E_0000020dd7458050;
    %load/vec4 v0000020dd74c0520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000020dd74c03e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74c1560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74c14c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74c0480_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000020dd74c0de0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020dd74c1740_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020dd74c1a60_0, 0;
    %assign/vec4 v0000020dd74c0d40_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000020dd73e23a0_0;
    %assign/vec4 v0000020dd74c0d40_0, 0;
    %load/vec4 v0000020dd74c0700_0;
    %assign/vec4 v0000020dd74c1a60_0, 0;
    %load/vec4 v0000020dd74c19c0_0;
    %assign/vec4 v0000020dd74c1740_0, 0;
    %load/vec4 v0000020dd73be140_0;
    %assign/vec4 v0000020dd74c0de0_0, 0;
    %load/vec4 v0000020dd73e3020_0;
    %assign/vec4 v0000020dd74c0480_0, 0;
    %load/vec4 v0000020dd73bdc40_0;
    %assign/vec4 v0000020dd74c14c0_0, 0;
    %load/vec4 v0000020dd74c0e80_0;
    %assign/vec4 v0000020dd74c1560_0, 0;
    %load/vec4 v0000020dd74c0980_0;
    %assign/vec4 v0000020dd74c03e0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000020dd74cbe50;
T_16 ;
    %wait E_0000020dd7457d50;
    %load/vec4 v0000020dd74e87a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000020dd74e7300_0;
    %load/vec4 v0000020dd74e7580_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dd74e8fc0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000020dd74cbe50;
T_17 ;
    %wait E_0000020dd7457d50;
    %load/vec4 v0000020dd74e7580_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000020dd74e8fc0, 4;
    %assign/vec4 v0000020dd74e7e40_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000020dd74cbe50;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dd74e9240_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000020dd74e9240_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020dd74e9240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dd74e8fc0, 0, 4;
    %load/vec4 v0000020dd74e9240_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dd74e9240_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dd74e8fc0, 0, 4;
    %end;
    .thread T_18;
    .scope S_0000020dd74cbe50;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dd74e9240_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000020dd74e9240_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000020dd74e9240_0;
    %load/vec4a v0000020dd74e8fc0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000020dd74e9240_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000020dd74e9240_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dd74e9240_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000020dd74cbfe0;
T_20 ;
    %wait E_0000020dd74581d0;
    %load/vec4 v0000020dd74e76c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000020dd74e8ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74e7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74e85c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020dd74e6fe0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020dd74e8b60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020dd74e6f40_0, 0;
    %assign/vec4 v0000020dd74e6ea0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000020dd74e8e80_0;
    %assign/vec4 v0000020dd74e6ea0_0, 0;
    %load/vec4 v0000020dd74e8ac0_0;
    %assign/vec4 v0000020dd74e6f40_0, 0;
    %load/vec4 v0000020dd74e7620_0;
    %assign/vec4 v0000020dd74e6fe0_0, 0;
    %load/vec4 v0000020dd74e8520_0;
    %assign/vec4 v0000020dd74e8b60_0, 0;
    %load/vec4 v0000020dd74e8160_0;
    %assign/vec4 v0000020dd74e85c0_0, 0;
    %load/vec4 v0000020dd74e7800_0;
    %assign/vec4 v0000020dd74e8ca0_0, 0;
    %load/vec4 v0000020dd74e6e00_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000020dd74e7080_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000020dd731d800;
T_21 ;
    %wait E_0000020dd7458390;
    %load/vec4 v0000020dd7503830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020dd7502bb0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000020dd7502bb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000020dd7502bb0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000020dd7279f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dd75038d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dd7501fd0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000020dd7279f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000020dd75038d0_0;
    %inv;
    %assign/vec4 v0000020dd75038d0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000020dd7279f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./DataManipulation/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020dd7501fd0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dd7501fd0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000020dd7501f30_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
