
build/depscan-firmware-rtos.elf:     file format elf32-littlearm
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x080086a5


Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000388 	.word	0x20000388
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009cfc 	.word	0x08009cfc

080001c4 <frame_dummy>:
 80001c4:	4b08      	ldr	r3, [pc, #32]	; (80001e8 <frame_dummy+0x24>)
 80001c6:	b510      	push	{r4, lr}
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4908      	ldr	r1, [pc, #32]	; (80001ec <frame_dummy+0x28>)
 80001cc:	4808      	ldr	r0, [pc, #32]	; (80001f0 <frame_dummy+0x2c>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	4808      	ldr	r0, [pc, #32]	; (80001f4 <frame_dummy+0x30>)
 80001d4:	6803      	ldr	r3, [r0, #0]
 80001d6:	b903      	cbnz	r3, 80001da <frame_dummy+0x16>
 80001d8:	bd10      	pop	{r4, pc}
 80001da:	4b07      	ldr	r3, [pc, #28]	; (80001f8 <frame_dummy+0x34>)
 80001dc:	2b00      	cmp	r3, #0
 80001de:	d0fb      	beq.n	80001d8 <frame_dummy+0x14>
 80001e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80001e4:	4718      	bx	r3
 80001e6:	bf00      	nop
 80001e8:	00000000 	.word	0x00000000
 80001ec:	2000038c 	.word	0x2000038c
 80001f0:	08009cfc 	.word	0x08009cfc
 80001f4:	20000388 	.word	0x20000388
 80001f8:	00000000 	.word	0x00000000

080001fc <strlen>:
 80001fc:	4603      	mov	r3, r0
 80001fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000202:	2a00      	cmp	r2, #0
 8000204:	d1fb      	bne.n	80001fe <strlen+0x2>
 8000206:	1a18      	subs	r0, r3, r0
 8000208:	3801      	subs	r0, #1
 800020a:	4770      	bx	lr
 800020c:	0000      	movs	r0, r0
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b97e 	b.w	80005c4 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	468c      	mov	ip, r1
 80002e6:	460e      	mov	r6, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	9d08      	ldr	r5, [sp, #32]
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d150      	bne.n	8000392 <__udivmoddi4+0xb2>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d96c      	bls.n	80003d0 <__udivmoddi4+0xf0>
 80002f6:	fab2 fe82 	clz	lr, r2
 80002fa:	f1be 0f00 	cmp.w	lr, #0
 80002fe:	d00b      	beq.n	8000318 <__udivmoddi4+0x38>
 8000300:	f1ce 0420 	rsb	r4, lr, #32
 8000304:	fa20 f404 	lsr.w	r4, r0, r4
 8000308:	fa01 f60e 	lsl.w	r6, r1, lr
 800030c:	ea44 0c06 	orr.w	ip, r4, r6
 8000310:	fa02 f70e 	lsl.w	r7, r2, lr
 8000314:	fa00 f40e 	lsl.w	r4, r0, lr
 8000318:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800031c:	0c22      	lsrs	r2, r4, #16
 800031e:	fbbc f0f9 	udiv	r0, ip, r9
 8000322:	fa1f f887 	uxth.w	r8, r7
 8000326:	fb09 c610 	mls	r6, r9, r0, ip
 800032a:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 800032e:	fb00 f308 	mul.w	r3, r0, r8
 8000332:	42b3      	cmp	r3, r6
 8000334:	d909      	bls.n	800034a <__udivmoddi4+0x6a>
 8000336:	19f6      	adds	r6, r6, r7
 8000338:	f100 32ff 	add.w	r2, r0, #4294967295
 800033c:	f080 8122 	bcs.w	8000584 <__udivmoddi4+0x2a4>
 8000340:	42b3      	cmp	r3, r6
 8000342:	f240 811f 	bls.w	8000584 <__udivmoddi4+0x2a4>
 8000346:	3802      	subs	r0, #2
 8000348:	443e      	add	r6, r7
 800034a:	1af6      	subs	r6, r6, r3
 800034c:	b2a2      	uxth	r2, r4
 800034e:	fbb6 f3f9 	udiv	r3, r6, r9
 8000352:	fb09 6613 	mls	r6, r9, r3, r6
 8000356:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 800035a:	fb03 f808 	mul.w	r8, r3, r8
 800035e:	45a0      	cmp	r8, r4
 8000360:	d909      	bls.n	8000376 <__udivmoddi4+0x96>
 8000362:	19e4      	adds	r4, r4, r7
 8000364:	f103 32ff 	add.w	r2, r3, #4294967295
 8000368:	f080 810a 	bcs.w	8000580 <__udivmoddi4+0x2a0>
 800036c:	45a0      	cmp	r8, r4
 800036e:	f240 8107 	bls.w	8000580 <__udivmoddi4+0x2a0>
 8000372:	3b02      	subs	r3, #2
 8000374:	443c      	add	r4, r7
 8000376:	ebc8 0404 	rsb	r4, r8, r4
 800037a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800037e:	2100      	movs	r1, #0
 8000380:	2d00      	cmp	r5, #0
 8000382:	d062      	beq.n	800044a <__udivmoddi4+0x16a>
 8000384:	fa24 f40e 	lsr.w	r4, r4, lr
 8000388:	2300      	movs	r3, #0
 800038a:	602c      	str	r4, [r5, #0]
 800038c:	606b      	str	r3, [r5, #4]
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	428b      	cmp	r3, r1
 8000394:	d907      	bls.n	80003a6 <__udivmoddi4+0xc6>
 8000396:	2d00      	cmp	r5, #0
 8000398:	d055      	beq.n	8000446 <__udivmoddi4+0x166>
 800039a:	2100      	movs	r1, #0
 800039c:	e885 0041 	stmia.w	r5, {r0, r6}
 80003a0:	4608      	mov	r0, r1
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x1f0>
 80003b0:	42b3      	cmp	r3, r6
 80003b2:	d302      	bcc.n	80003ba <__udivmoddi4+0xda>
 80003b4:	4282      	cmp	r2, r0
 80003b6:	f200 80f8 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 80003ba:	1a84      	subs	r4, r0, r2
 80003bc:	eb66 0603 	sbc.w	r6, r6, r3
 80003c0:	2001      	movs	r0, #1
 80003c2:	46b4      	mov	ip, r6
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d040      	beq.n	800044a <__udivmoddi4+0x16a>
 80003c8:	e885 1010 	stmia.w	r5, {r4, ip}
 80003cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d0:	b912      	cbnz	r2, 80003d8 <__udivmoddi4+0xf8>
 80003d2:	2701      	movs	r7, #1
 80003d4:	fbb7 f7f2 	udiv	r7, r7, r2
 80003d8:	fab7 fe87 	clz	lr, r7
 80003dc:	f1be 0f00 	cmp.w	lr, #0
 80003e0:	d135      	bne.n	800044e <__udivmoddi4+0x16e>
 80003e2:	1bf3      	subs	r3, r6, r7
 80003e4:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80003e8:	fa1f fc87 	uxth.w	ip, r7
 80003ec:	2101      	movs	r1, #1
 80003ee:	fbb3 f0f8 	udiv	r0, r3, r8
 80003f2:	0c22      	lsrs	r2, r4, #16
 80003f4:	fb08 3610 	mls	r6, r8, r0, r3
 80003f8:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 80003fc:	fb0c f300 	mul.w	r3, ip, r0
 8000400:	42b3      	cmp	r3, r6
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x134>
 8000404:	19f6      	adds	r6, r6, r7
 8000406:	f100 32ff 	add.w	r2, r0, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x132>
 800040c:	42b3      	cmp	r3, r6
 800040e:	f200 80ce 	bhi.w	80005ae <__udivmoddi4+0x2ce>
 8000412:	4610      	mov	r0, r2
 8000414:	1af6      	subs	r6, r6, r3
 8000416:	b2a2      	uxth	r2, r4
 8000418:	fbb6 f3f8 	udiv	r3, r6, r8
 800041c:	fb08 6613 	mls	r6, r8, r3, r6
 8000420:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000424:	fb0c fc03 	mul.w	ip, ip, r3
 8000428:	45a4      	cmp	ip, r4
 800042a:	d907      	bls.n	800043c <__udivmoddi4+0x15c>
 800042c:	19e4      	adds	r4, r4, r7
 800042e:	f103 32ff 	add.w	r2, r3, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x15a>
 8000434:	45a4      	cmp	ip, r4
 8000436:	f200 80b5 	bhi.w	80005a4 <__udivmoddi4+0x2c4>
 800043a:	4613      	mov	r3, r2
 800043c:	ebcc 0404 	rsb	r4, ip, r4
 8000440:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000444:	e79c      	b.n	8000380 <__udivmoddi4+0xa0>
 8000446:	4629      	mov	r1, r5
 8000448:	4628      	mov	r0, r5
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	f1ce 0120 	rsb	r1, lr, #32
 8000452:	fa06 f30e 	lsl.w	r3, r6, lr
 8000456:	fa07 f70e 	lsl.w	r7, r7, lr
 800045a:	fa20 f901 	lsr.w	r9, r0, r1
 800045e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000462:	40ce      	lsrs	r6, r1
 8000464:	ea49 0903 	orr.w	r9, r9, r3
 8000468:	fbb6 faf8 	udiv	sl, r6, r8
 800046c:	ea4f 4419 	mov.w	r4, r9, lsr #16
 8000470:	fb08 661a 	mls	r6, r8, sl, r6
 8000474:	fa1f fc87 	uxth.w	ip, r7
 8000478:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
 800047c:	fb0a f20c 	mul.w	r2, sl, ip
 8000480:	429a      	cmp	r2, r3
 8000482:	fa00 f40e 	lsl.w	r4, r0, lr
 8000486:	d90a      	bls.n	800049e <__udivmoddi4+0x1be>
 8000488:	19db      	adds	r3, r3, r7
 800048a:	f10a 31ff 	add.w	r1, sl, #4294967295
 800048e:	f080 8087 	bcs.w	80005a0 <__udivmoddi4+0x2c0>
 8000492:	429a      	cmp	r2, r3
 8000494:	f240 8084 	bls.w	80005a0 <__udivmoddi4+0x2c0>
 8000498:	f1aa 0a02 	sub.w	sl, sl, #2
 800049c:	443b      	add	r3, r7
 800049e:	1a9b      	subs	r3, r3, r2
 80004a0:	fa1f f989 	uxth.w	r9, r9
 80004a4:	fbb3 f1f8 	udiv	r1, r3, r8
 80004a8:	fb08 3311 	mls	r3, r8, r1, r3
 80004ac:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 80004b0:	fb01 f60c 	mul.w	r6, r1, ip
 80004b4:	429e      	cmp	r6, r3
 80004b6:	d907      	bls.n	80004c8 <__udivmoddi4+0x1e8>
 80004b8:	19db      	adds	r3, r3, r7
 80004ba:	f101 32ff 	add.w	r2, r1, #4294967295
 80004be:	d26b      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 80004c0:	429e      	cmp	r6, r3
 80004c2:	d969      	bls.n	8000598 <__udivmoddi4+0x2b8>
 80004c4:	3902      	subs	r1, #2
 80004c6:	443b      	add	r3, r7
 80004c8:	1b9b      	subs	r3, r3, r6
 80004ca:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80004ce:	e78e      	b.n	80003ee <__udivmoddi4+0x10e>
 80004d0:	f1c1 0e20 	rsb	lr, r1, #32
 80004d4:	fa22 f40e 	lsr.w	r4, r2, lr
 80004d8:	408b      	lsls	r3, r1
 80004da:	4323      	orrs	r3, r4
 80004dc:	fa20 f70e 	lsr.w	r7, r0, lr
 80004e0:	fa06 f401 	lsl.w	r4, r6, r1
 80004e4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004e8:	fa26 f60e 	lsr.w	r6, r6, lr
 80004ec:	433c      	orrs	r4, r7
 80004ee:	fbb6 f9fc 	udiv	r9, r6, ip
 80004f2:	0c27      	lsrs	r7, r4, #16
 80004f4:	fb0c 6619 	mls	r6, ip, r9, r6
 80004f8:	fa1f f883 	uxth.w	r8, r3
 80004fc:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 8000500:	fb09 f708 	mul.w	r7, r9, r8
 8000504:	42b7      	cmp	r7, r6
 8000506:	fa02 f201 	lsl.w	r2, r2, r1
 800050a:	fa00 fa01 	lsl.w	sl, r0, r1
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x242>
 8000510:	18f6      	adds	r6, r6, r3
 8000512:	f109 30ff 	add.w	r0, r9, #4294967295
 8000516:	d241      	bcs.n	800059c <__udivmoddi4+0x2bc>
 8000518:	42b7      	cmp	r7, r6
 800051a:	d93f      	bls.n	800059c <__udivmoddi4+0x2bc>
 800051c:	f1a9 0902 	sub.w	r9, r9, #2
 8000520:	441e      	add	r6, r3
 8000522:	1bf6      	subs	r6, r6, r7
 8000524:	b2a0      	uxth	r0, r4
 8000526:	fbb6 f4fc 	udiv	r4, r6, ip
 800052a:	fb0c 6614 	mls	r6, ip, r4, r6
 800052e:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
 8000532:	fb04 f808 	mul.w	r8, r4, r8
 8000536:	45b8      	cmp	r8, r7
 8000538:	d907      	bls.n	800054a <__udivmoddi4+0x26a>
 800053a:	18ff      	adds	r7, r7, r3
 800053c:	f104 30ff 	add.w	r0, r4, #4294967295
 8000540:	d228      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 8000542:	45b8      	cmp	r8, r7
 8000544:	d926      	bls.n	8000594 <__udivmoddi4+0x2b4>
 8000546:	3c02      	subs	r4, #2
 8000548:	441f      	add	r7, r3
 800054a:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
 800054e:	ebc8 0707 	rsb	r7, r8, r7
 8000552:	fba0 8902 	umull	r8, r9, r0, r2
 8000556:	454f      	cmp	r7, r9
 8000558:	4644      	mov	r4, r8
 800055a:	464e      	mov	r6, r9
 800055c:	d314      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 800055e:	d029      	beq.n	80005b4 <__udivmoddi4+0x2d4>
 8000560:	b365      	cbz	r5, 80005bc <__udivmoddi4+0x2dc>
 8000562:	ebba 0304 	subs.w	r3, sl, r4
 8000566:	eb67 0706 	sbc.w	r7, r7, r6
 800056a:	fa07 fe0e 	lsl.w	lr, r7, lr
 800056e:	40cb      	lsrs	r3, r1
 8000570:	40cf      	lsrs	r7, r1
 8000572:	ea4e 0303 	orr.w	r3, lr, r3
 8000576:	e885 0088 	stmia.w	r5, {r3, r7}
 800057a:	2100      	movs	r1, #0
 800057c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000580:	4613      	mov	r3, r2
 8000582:	e6f8      	b.n	8000376 <__udivmoddi4+0x96>
 8000584:	4610      	mov	r0, r2
 8000586:	e6e0      	b.n	800034a <__udivmoddi4+0x6a>
 8000588:	ebb8 0402 	subs.w	r4, r8, r2
 800058c:	eb69 0603 	sbc.w	r6, r9, r3
 8000590:	3801      	subs	r0, #1
 8000592:	e7e5      	b.n	8000560 <__udivmoddi4+0x280>
 8000594:	4604      	mov	r4, r0
 8000596:	e7d8      	b.n	800054a <__udivmoddi4+0x26a>
 8000598:	4611      	mov	r1, r2
 800059a:	e795      	b.n	80004c8 <__udivmoddi4+0x1e8>
 800059c:	4681      	mov	r9, r0
 800059e:	e7c0      	b.n	8000522 <__udivmoddi4+0x242>
 80005a0:	468a      	mov	sl, r1
 80005a2:	e77c      	b.n	800049e <__udivmoddi4+0x1be>
 80005a4:	3b02      	subs	r3, #2
 80005a6:	443c      	add	r4, r7
 80005a8:	e748      	b.n	800043c <__udivmoddi4+0x15c>
 80005aa:	4608      	mov	r0, r1
 80005ac:	e70a      	b.n	80003c4 <__udivmoddi4+0xe4>
 80005ae:	3802      	subs	r0, #2
 80005b0:	443e      	add	r6, r7
 80005b2:	e72f      	b.n	8000414 <__udivmoddi4+0x134>
 80005b4:	45c2      	cmp	sl, r8
 80005b6:	d3e7      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80005b8:	463e      	mov	r6, r7
 80005ba:	e7d1      	b.n	8000560 <__udivmoddi4+0x280>
 80005bc:	4629      	mov	r1, r5
 80005be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005c2:	bf00      	nop

080005c4 <__aeabi_idiv0>:
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop

080005c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005ca:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005cc:	2400      	movs	r4, #0
 80005ce:	9405      	str	r4, [sp, #20]
 80005d0:	9406      	str	r4, [sp, #24]
 80005d2:	9407      	str	r4, [sp, #28]
 80005d4:	9408      	str	r4, [sp, #32]
 80005d6:	9409      	str	r4, [sp, #36]	; 0x24

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005d8:	9401      	str	r4, [sp, #4]
 80005da:	4b2d      	ldr	r3, [pc, #180]	; (8000690 <MX_GPIO_Init+0xc8>)
 80005dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005de:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80005e2:	631a      	str	r2, [r3, #48]	; 0x30
 80005e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005e6:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80005ea:	9201      	str	r2, [sp, #4]
 80005ec:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005ee:	9402      	str	r4, [sp, #8]
 80005f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005f2:	f042 0204 	orr.w	r2, r2, #4
 80005f6:	631a      	str	r2, [r3, #48]	; 0x30
 80005f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005fa:	f002 0204 	and.w	r2, r2, #4
 80005fe:	9202      	str	r2, [sp, #8]
 8000600:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000602:	9403      	str	r4, [sp, #12]
 8000604:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000606:	f042 0201 	orr.w	r2, r2, #1
 800060a:	631a      	str	r2, [r3, #48]	; 0x30
 800060c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800060e:	f002 0201 	and.w	r2, r2, #1
 8000612:	9203      	str	r2, [sp, #12]
 8000614:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000616:	9404      	str	r4, [sp, #16]
 8000618:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800061a:	f042 0202 	orr.w	r2, r2, #2
 800061e:	631a      	str	r2, [r3, #48]	; 0x30
 8000620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000622:	f003 0302 	and.w	r3, r3, #2
 8000626:	9304      	str	r3, [sp, #16]
 8000628:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ARGUS_CS_GPIO_Port, ARGUS_CS_Pin, GPIO_PIN_RESET);
 800062a:	4e1a      	ldr	r6, [pc, #104]	; (8000694 <MX_GPIO_Init+0xcc>)
 800062c:	4622      	mov	r2, r4
 800062e:	2101      	movs	r1, #1
 8000630:	4630      	mov	r0, r6
 8000632:	f002 fc8d 	bl	8002f50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOT_DIR_1_Pin|MOT_DIR_2_Pin, GPIO_PIN_RESET);
 8000636:	4f18      	ldr	r7, [pc, #96]	; (8000698 <MX_GPIO_Init+0xd0>)
 8000638:	4622      	mov	r2, r4
 800063a:	f44f 7140 	mov.w	r1, #768	; 0x300
 800063e:	4638      	mov	r0, r7
 8000640:	f002 fc86 	bl	8002f50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ARGUS_CS_Pin */
  GPIO_InitStruct.Pin = ARGUS_CS_Pin;
 8000644:	2501      	movs	r5, #1
 8000646:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000648:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800064a:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800064c:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(ARGUS_CS_GPIO_Port, &GPIO_InitStruct);
 800064e:	a905      	add	r1, sp, #20
 8000650:	4630      	mov	r0, r6
 8000652:	f002 fba7 	bl	8002da4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARGUS_IRQ_Pin */
  GPIO_InitStruct.Pin = ARGUS_IRQ_Pin;
 8000656:	2302      	movs	r3, #2
 8000658:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800065a:	4b10      	ldr	r3, [pc, #64]	; (800069c <MX_GPIO_Init+0xd4>)
 800065c:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800065e:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(ARGUS_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000660:	a905      	add	r1, sp, #20
 8000662:	4630      	mov	r0, r6
 8000664:	f002 fb9e 	bl	8002da4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOT_DIR_1_Pin MOT_DIR_2_Pin */
  GPIO_InitStruct.Pin = MOT_DIR_1_Pin|MOT_DIR_2_Pin;
 8000668:	f44f 7340 	mov.w	r3, #768	; 0x300
 800066c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800066e:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000670:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000672:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000674:	a905      	add	r1, sp, #20
 8000676:	4638      	mov	r0, r7
 8000678:	f002 fb94 	bl	8002da4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 800067c:	4622      	mov	r2, r4
 800067e:	2105      	movs	r1, #5
 8000680:	2007      	movs	r0, #7
 8000682:	f002 fe83 	bl	800338c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000686:	2007      	movs	r0, #7
 8000688:	f002 feb2 	bl	80033f0 <HAL_NVIC_EnableIRQ>

}
 800068c:	b00b      	add	sp, #44	; 0x2c
 800068e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000690:	40023800 	.word	0x40023800
 8000694:	40020800 	.word	0x40020800
 8000698:	40020400 	.word	0x40020400
 800069c:	10110000 	.word	0x10110000

080006a0 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 80006a0:	b510      	push	{r4, lr}
 80006a2:	b082      	sub	sp, #8

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80006a4:	2400      	movs	r4, #0
 80006a6:	9401      	str	r4, [sp, #4]
 80006a8:	4b0d      	ldr	r3, [pc, #52]	; (80006e0 <MX_DMA_Init+0x40>)
 80006aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80006ac:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80006b0:	631a      	str	r2, [r3, #48]	; 0x30
 80006b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80006b8:	9301      	str	r3, [sp, #4]
 80006ba:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 80006bc:	4622      	mov	r2, r4
 80006be:	2105      	movs	r1, #5
 80006c0:	203a      	movs	r0, #58	; 0x3a
 80006c2:	f002 fe63 	bl	800338c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80006c6:	203a      	movs	r0, #58	; 0x3a
 80006c8:	f002 fe92 	bl	80033f0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 80006cc:	4622      	mov	r2, r4
 80006ce:	2105      	movs	r1, #5
 80006d0:	203b      	movs	r0, #59	; 0x3b
 80006d2:	f002 fe5b 	bl	800338c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80006d6:	203b      	movs	r0, #59	; 0x3b
 80006d8:	f002 fe8a 	bl	80033f0 <HAL_NVIC_EnableIRQ>

}
 80006dc:	b002      	add	sp, #8
 80006de:	bd10      	pop	{r4, pc}
 80006e0:	40023800 	.word	0x40023800

080006e4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80006e4:	b530      	push	{r4, r5, lr}
 80006e6:	b097      	sub	sp, #92	; 0x5c

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006e8:	2400      	movs	r4, #0
 80006ea:	9412      	str	r4, [sp, #72]	; 0x48
 80006ec:	9413      	str	r4, [sp, #76]	; 0x4c
 80006ee:	9414      	str	r4, [sp, #80]	; 0x50
 80006f0:	9415      	str	r4, [sp, #84]	; 0x54
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006f2:	9410      	str	r4, [sp, #64]	; 0x40
 80006f4:	9411      	str	r4, [sp, #68]	; 0x44
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006f6:	9409      	str	r4, [sp, #36]	; 0x24
 80006f8:	940a      	str	r4, [sp, #40]	; 0x28
 80006fa:	940b      	str	r4, [sp, #44]	; 0x2c
 80006fc:	940c      	str	r4, [sp, #48]	; 0x30
 80006fe:	940d      	str	r4, [sp, #52]	; 0x34
 8000700:	940e      	str	r4, [sp, #56]	; 0x38
 8000702:	940f      	str	r4, [sp, #60]	; 0x3c
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000704:	2220      	movs	r2, #32
 8000706:	4621      	mov	r1, r4
 8000708:	a801      	add	r0, sp, #4
 800070a:	f008 f87c 	bl	8008806 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800070e:	4d1e      	ldr	r5, [pc, #120]	; (8000788 <MX_TIM1_Init+0xa4>)
 8000710:	4b1e      	ldr	r3, [pc, #120]	; (800078c <MX_TIM1_Init+0xa8>)
 8000712:	602b      	str	r3, [r5, #0]
  htim1.Init.Prescaler = 0;
 8000714:	606c      	str	r4, [r5, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000716:	60ac      	str	r4, [r5, #8]
  htim1.Init.Period = 0;
 8000718:	60ec      	str	r4, [r5, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800071a:	612c      	str	r4, [r5, #16]
  htim1.Init.RepetitionCounter = 0;
 800071c:	616c      	str	r4, [r5, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800071e:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000720:	4628      	mov	r0, r5
 8000722:	f002 ffc5 	bl	80036b0 <HAL_TIM_Base_Init>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000726:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800072a:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800072c:	a912      	add	r1, sp, #72	; 0x48
 800072e:	4628      	mov	r0, r5
 8000730:	f003 f8ee 	bl	8003910 <HAL_TIM_ConfigClockSource>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000734:	4628      	mov	r0, r5
 8000736:	f002 fff3 	bl	8003720 <HAL_TIM_PWM_Init>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800073a:	9410      	str	r4, [sp, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800073c:	9411      	str	r4, [sp, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800073e:	a910      	add	r1, sp, #64	; 0x40
 8000740:	4628      	mov	r0, r5
 8000742:	f003 f969 	bl	8003a18 <HAL_TIMEx_MasterConfigSynchronization>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000746:	2360      	movs	r3, #96	; 0x60
 8000748:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800074a:	940a      	str	r4, [sp, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800074c:	2302      	movs	r3, #2
 800074e:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000750:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000752:	940d      	str	r4, [sp, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000754:	940e      	str	r4, [sp, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000756:	940f      	str	r4, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000758:	4622      	mov	r2, r4
 800075a:	a909      	add	r1, sp, #36	; 0x24
 800075c:	4628      	mov	r0, r5
 800075e:	f003 f85b 	bl	8003818 <HAL_TIM_PWM_ConfigChannel>
  {
    Error_Handler();
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000762:	9401      	str	r4, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000764:	9402      	str	r4, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000766:	9403      	str	r4, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000768:	9404      	str	r4, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800076a:	9405      	str	r4, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800076c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000770:	9306      	str	r3, [sp, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000772:	9408      	str	r4, [sp, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000774:	a901      	add	r1, sp, #4
 8000776:	4628      	mov	r0, r5
 8000778:	f003 f98c 	bl	8003a94 <HAL_TIMEx_ConfigBreakDeadTime>
    Error_Handler();
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800077c:	4628      	mov	r0, r5
 800077e:	f000 fc87 	bl	8001090 <HAL_TIM_MspPostInit>

}
 8000782:	b017      	add	sp, #92	; 0x5c
 8000784:	bd30      	pop	{r4, r5, pc}
 8000786:	bf00      	nop
 8000788:	200053ec 	.word	0x200053ec
 800078c:	40010000 	.word	0x40010000

08000790 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000790:	b530      	push	{r4, r5, lr}
 8000792:	b08f      	sub	sp, #60	; 0x3c

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000794:	2400      	movs	r4, #0
 8000796:	940a      	str	r4, [sp, #40]	; 0x28
 8000798:	940b      	str	r4, [sp, #44]	; 0x2c
 800079a:	940c      	str	r4, [sp, #48]	; 0x30
 800079c:	940d      	str	r4, [sp, #52]	; 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800079e:	9408      	str	r4, [sp, #32]
 80007a0:	9409      	str	r4, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 80007a2:	9401      	str	r4, [sp, #4]
 80007a4:	9402      	str	r4, [sp, #8]
 80007a6:	9403      	str	r4, [sp, #12]
 80007a8:	9404      	str	r4, [sp, #16]
 80007aa:	9405      	str	r4, [sp, #20]
 80007ac:	9406      	str	r4, [sp, #24]
 80007ae:	9407      	str	r4, [sp, #28]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80007b0:	4d15      	ldr	r5, [pc, #84]	; (8000808 <MX_TIM3_Init+0x78>)
 80007b2:	4b16      	ldr	r3, [pc, #88]	; (800080c <MX_TIM3_Init+0x7c>)
 80007b4:	602b      	str	r3, [r5, #0]
  htim3.Init.Prescaler = 0;
 80007b6:	606c      	str	r4, [r5, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007b8:	60ac      	str	r4, [r5, #8]
  htim3.Init.Period = 0;
 80007ba:	60ec      	str	r4, [r5, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007bc:	612c      	str	r4, [r5, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007be:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80007c0:	4628      	mov	r0, r5
 80007c2:	f002 ff75 	bl	80036b0 <HAL_TIM_Base_Init>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007ca:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80007cc:	a90a      	add	r1, sp, #40	; 0x28
 80007ce:	4628      	mov	r0, r5
 80007d0:	f003 f89e 	bl	8003910 <HAL_TIM_ConfigClockSource>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80007d4:	4628      	mov	r0, r5
 80007d6:	f002 ffa3 	bl	8003720 <HAL_TIM_PWM_Init>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007da:	9408      	str	r4, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007dc:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80007de:	a908      	add	r1, sp, #32
 80007e0:	4628      	mov	r0, r5
 80007e2:	f003 f919 	bl	8003a18 <HAL_TIMEx_MasterConfigSynchronization>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007e6:	2360      	movs	r3, #96	; 0x60
 80007e8:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 80007ea:	9402      	str	r4, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80007ec:	2302      	movs	r3, #2
 80007ee:	9303      	str	r3, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007f0:	9405      	str	r4, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007f2:	4622      	mov	r2, r4
 80007f4:	a901      	add	r1, sp, #4
 80007f6:	4628      	mov	r0, r5
 80007f8:	f003 f80e 	bl	8003818 <HAL_TIM_PWM_ConfigChannel>
    Error_Handler();
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80007fc:	4628      	mov	r0, r5
 80007fe:	f000 fc47 	bl	8001090 <HAL_TIM_MspPostInit>

}
 8000802:	b00f      	add	sp, #60	; 0x3c
 8000804:	bd30      	pop	{r4, r5, pc}
 8000806:	bf00      	nop
 8000808:	200053a8 	.word	0x200053a8
 800080c:	40000400 	.word	0x40000400

08000810 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000810:	b508      	push	{r3, lr}

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000812:	480d      	ldr	r0, [pc, #52]	; (8000848 <MX_SPI1_Init+0x38>)
 8000814:	4b0d      	ldr	r3, [pc, #52]	; (800084c <MX_SPI1_Init+0x3c>)
 8000816:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000818:	f44f 7382 	mov.w	r3, #260	; 0x104
 800081c:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800081e:	2300      	movs	r3, #0
 8000820:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000822:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000824:	2202      	movs	r2, #2
 8000826:	6102      	str	r2, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000828:	2201      	movs	r2, #1
 800082a:	6142      	str	r2, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800082c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000830:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000832:	2210      	movs	r2, #16
 8000834:	61c2      	str	r2, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000836:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000838:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800083a:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800083c:	230a      	movs	r3, #10
 800083e:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000840:	f006 f810 	bl	8006864 <HAL_SPI_Init>
 8000844:	bd08      	pop	{r3, pc}
 8000846:	bf00      	nop
 8000848:	20005c2c 	.word	0x20005c2c
 800084c:	40013000 	.word	0x40013000

08000850 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000850:	b530      	push	{r4, r5, lr}
 8000852:	b08f      	sub	sp, #60	; 0x3c

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000854:	2400      	movs	r4, #0
 8000856:	940a      	str	r4, [sp, #40]	; 0x28
 8000858:	940b      	str	r4, [sp, #44]	; 0x2c
 800085a:	940c      	str	r4, [sp, #48]	; 0x30
 800085c:	940d      	str	r4, [sp, #52]	; 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800085e:	9408      	str	r4, [sp, #32]
 8000860:	9409      	str	r4, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000862:	9401      	str	r4, [sp, #4]
 8000864:	9402      	str	r4, [sp, #8]
 8000866:	9403      	str	r4, [sp, #12]
 8000868:	9404      	str	r4, [sp, #16]
 800086a:	9405      	str	r4, [sp, #20]
 800086c:	9406      	str	r4, [sp, #24]
 800086e:	9407      	str	r4, [sp, #28]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000870:	4d14      	ldr	r5, [pc, #80]	; (80008c4 <MX_TIM2_Init+0x74>)
 8000872:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000876:	602b      	str	r3, [r5, #0]
  htim2.Init.Prescaler = 83;
 8000878:	2353      	movs	r3, #83	; 0x53
 800087a:	606b      	str	r3, [r5, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800087c:	60ac      	str	r4, [r5, #8]
  htim2.Init.Period = 999999999;
 800087e:	4b12      	ldr	r3, [pc, #72]	; (80008c8 <MX_TIM2_Init+0x78>)
 8000880:	60eb      	str	r3, [r5, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000882:	612c      	str	r4, [r5, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000884:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000886:	4628      	mov	r0, r5
 8000888:	f002 ff12 	bl	80036b0 <HAL_TIM_Base_Init>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800088c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000890:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000892:	a90a      	add	r1, sp, #40	; 0x28
 8000894:	4628      	mov	r0, r5
 8000896:	f003 f83b 	bl	8003910 <HAL_TIM_ConfigClockSource>
  {
    Error_Handler();
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800089a:	4628      	mov	r0, r5
 800089c:	f002 ff24 	bl	80036e8 <HAL_TIM_OC_Init>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008a0:	9408      	str	r4, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008a2:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80008a4:	a908      	add	r1, sp, #32
 80008a6:	4628      	mov	r0, r5
 80008a8:	f003 f8b6 	bl	8003a18 <HAL_TIMEx_MasterConfigSynchronization>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80008ac:	9401      	str	r4, [sp, #4]
  sConfigOC.Pulse = 0;
 80008ae:	9402      	str	r4, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008b0:	9403      	str	r4, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008b2:	9405      	str	r4, [sp, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008b4:	4622      	mov	r2, r4
 80008b6:	a901      	add	r1, sp, #4
 80008b8:	4628      	mov	r0, r5
 80008ba:	f002 ff7d 	bl	80037b8 <HAL_TIM_OC_ConfigChannel>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80008be:	b00f      	add	sp, #60	; 0x3c
 80008c0:	bd30      	pop	{r4, r5, pc}
 80008c2:	bf00      	nop
 80008c4:	20005ce0 	.word	0x20005ce0
 80008c8:	3b9ac9ff 	.word	0x3b9ac9ff

080008cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008cc:	b530      	push	{r4, r5, lr}
 80008ce:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008d0:	2230      	movs	r2, #48	; 0x30
 80008d2:	2100      	movs	r1, #0
 80008d4:	a808      	add	r0, sp, #32
 80008d6:	f007 ff96 	bl	8008806 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008da:	2400      	movs	r4, #0
 80008dc:	9403      	str	r4, [sp, #12]
 80008de:	9404      	str	r4, [sp, #16]
 80008e0:	9405      	str	r4, [sp, #20]
 80008e2:	9406      	str	r4, [sp, #24]
 80008e4:	9407      	str	r4, [sp, #28]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008e6:	9401      	str	r4, [sp, #4]
 80008e8:	4b1d      	ldr	r3, [pc, #116]	; (8000960 <SystemClock_Config+0x94>)
 80008ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80008ec:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80008f0:	641a      	str	r2, [r3, #64]	; 0x40
 80008f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008f8:	9301      	str	r3, [sp, #4]
 80008fa:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80008fc:	9402      	str	r4, [sp, #8]
 80008fe:	4a19      	ldr	r2, [pc, #100]	; (8000964 <SystemClock_Config+0x98>)
 8000900:	6813      	ldr	r3, [r2, #0]
 8000902:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000906:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800090a:	6013      	str	r3, [r2, #0]
 800090c:	6813      	ldr	r3, [r2, #0]
 800090e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000912:	9302      	str	r3, [sp, #8]
 8000914:	9b02      	ldr	r3, [sp, #8]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000916:	2301      	movs	r3, #1
 8000918:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800091a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800091e:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000920:	2502      	movs	r5, #2
 8000922:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000924:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000928:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800092a:	2308      	movs	r3, #8
 800092c:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800092e:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000932:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000934:	2304      	movs	r3, #4
 8000936:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000938:	2307      	movs	r3, #7
 800093a:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800093c:	a808      	add	r0, sp, #32
 800093e:	f001 fed7 	bl	80026f0 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000942:	230f      	movs	r3, #15
 8000944:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000946:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000948:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800094a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800094e:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000950:	9407      	str	r4, [sp, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000952:	4629      	mov	r1, r5
 8000954:	a803      	add	r0, sp, #12
 8000956:	f002 f93d 	bl	8002bd4 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 800095a:	b015      	add	sp, #84	; 0x54
 800095c:	bd30      	pop	{r4, r5, pc}
 800095e:	bf00      	nop
 8000960:	40023800 	.word	0x40023800
 8000964:	40007000 	.word	0x40007000

08000968 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000968:	b508      	push	{r3, lr}
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800096a:	f002 fd4f 	bl	800340c <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800096e:	f7ff ffad 	bl	80008cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000972:	f7ff fe29 	bl	80005c8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000976:	f7ff fe93 	bl	80006a0 <MX_DMA_Init>
  MX_TIM1_Init();
 800097a:	f7ff feb3 	bl	80006e4 <MX_TIM1_Init>
  MX_TIM3_Init();
 800097e:	f7ff ff07 	bl	8000790 <MX_TIM3_Init>
  MX_SPI1_Init();
 8000982:	f7ff ff45 	bl	8000810 <MX_SPI1_Init>
  MX_TIM2_Init();
 8000986:	f7ff ff63 	bl	8000850 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
  /* Init scheduler */
  osKernelInitialize();
 800098a:	f004 fc77 	bl	800527c <osKernelInitialize>
    /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of HostIO */
  HostIOHandle = osThreadNew(StartDefaultTask, NULL, &HostIO_attributes);
 800098e:	4a05      	ldr	r2, [pc, #20]	; (80009a4 <main+0x3c>)
 8000990:	2100      	movs	r1, #0
 8000992:	4805      	ldr	r0, [pc, #20]	; (80009a8 <main+0x40>)
 8000994:	f004 fcba 	bl	800530c <osThreadNew>
 8000998:	4b04      	ldr	r3, [pc, #16]	; (80009ac <main+0x44>)
 800099a:	6018      	str	r0, [r3, #0]
    /* add threads, ... */

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800099c:	f004 fc90 	bl	80052c0 <osKernelStart>
 80009a0:	e7fe      	b.n	80009a0 <main+0x38>
 80009a2:	bf00      	nop
 80009a4:	08009d28 	.word	0x08009d28
 80009a8:	08007fb9 	.word	0x08007fb9
 80009ac:	200053e8 	.word	0x200053e8

080009b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop

080009b4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80009b4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80009b6:	2200      	movs	r2, #0
 80009b8:	490d      	ldr	r1, [pc, #52]	; (80009f0 <MX_USB_DEVICE_Init+0x3c>)
 80009ba:	480e      	ldr	r0, [pc, #56]	; (80009f4 <MX_USB_DEVICE_Init+0x40>)
 80009bc:	f005 f812 	bl	80059e4 <USBD_Init>
 80009c0:	b108      	cbz	r0, 80009c6 <MX_USB_DEVICE_Init+0x12>
  {
    Error_Handler();
 80009c2:	f7ff fff5 	bl	80009b0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80009c6:	490c      	ldr	r1, [pc, #48]	; (80009f8 <MX_USB_DEVICE_Init+0x44>)
 80009c8:	480a      	ldr	r0, [pc, #40]	; (80009f4 <MX_USB_DEVICE_Init+0x40>)
 80009ca:	f005 f823 	bl	8005a14 <USBD_RegisterClass>
 80009ce:	b108      	cbz	r0, 80009d4 <MX_USB_DEVICE_Init+0x20>
  {
    Error_Handler();
 80009d0:	f7ff ffee 	bl	80009b0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80009d4:	4909      	ldr	r1, [pc, #36]	; (80009fc <MX_USB_DEVICE_Init+0x48>)
 80009d6:	4807      	ldr	r0, [pc, #28]	; (80009f4 <MX_USB_DEVICE_Init+0x40>)
 80009d8:	f005 fe36 	bl	8006648 <USBD_CDC_RegisterInterface>
 80009dc:	b108      	cbz	r0, 80009e2 <MX_USB_DEVICE_Init+0x2e>
  {
    Error_Handler();
 80009de:	f7ff ffe7 	bl	80009b0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80009e2:	4804      	ldr	r0, [pc, #16]	; (80009f4 <MX_USB_DEVICE_Init+0x40>)
 80009e4:	f005 f81e 	bl	8005a24 <USBD_Start>
 80009e8:	b108      	cbz	r0, 80009ee <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 80009ea:	f7ff ffe1 	bl	80009b0 <Error_Handler>
 80009ee:	bd08      	pop	{r3, pc}
 80009f0:	20000004 	.word	0x20000004
 80009f4:	20005de0 	.word	0x20005de0
 80009f8:	200000b8 	.word	0x200000b8
 80009fc:	20000054 	.word	0x20000054

08000a00 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8000a00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a02:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a04:	2300      	movs	r3, #0
 8000a06:	9303      	str	r3, [sp, #12]
 8000a08:	9304      	str	r3, [sp, #16]
 8000a0a:	9305      	str	r3, [sp, #20]
 8000a0c:	9306      	str	r3, [sp, #24]
 8000a0e:	9307      	str	r3, [sp, #28]
  if(pcdHandle->Instance==USB_OTG_FS)
 8000a10:	6803      	ldr	r3, [r0, #0]
 8000a12:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000a16:	d139      	bne.n	8000a8c <HAL_PCD_MspInit+0x8c>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a18:	2500      	movs	r5, #0
 8000a1a:	9501      	str	r5, [sp, #4]
 8000a1c:	4c1c      	ldr	r4, [pc, #112]	; (8000a90 <HAL_PCD_MspInit+0x90>)
 8000a1e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000a20:	f043 0301 	orr.w	r3, r3, #1
 8000a24:	6323      	str	r3, [r4, #48]	; 0x30
 8000a26:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000a28:	f003 0301 	and.w	r3, r3, #1
 8000a2c:	9301      	str	r3, [sp, #4]
 8000a2e:	9b01      	ldr	r3, [sp, #4]
    /**USB_OTG_FS GPIO Configuration    
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000a30:	ae08      	add	r6, sp, #32
 8000a32:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000a36:	f846 3d14 	str.w	r3, [r6, #-20]!
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a3a:	4f16      	ldr	r7, [pc, #88]	; (8000a94 <HAL_PCD_MspInit+0x94>)
 8000a3c:	4631      	mov	r1, r6
 8000a3e:	4638      	mov	r0, r7
 8000a40:	f002 f9b0 	bl	8002da4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000a44:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000a48:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a4a:	2302      	movs	r3, #2
 8000a4c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4e:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a50:	2303      	movs	r3, #3
 8000a52:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000a54:	230a      	movs	r3, #10
 8000a56:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a58:	4631      	mov	r1, r6
 8000a5a:	4638      	mov	r0, r7
 8000a5c:	f002 f9a2 	bl	8002da4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000a60:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000a62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a66:	6363      	str	r3, [r4, #52]	; 0x34
 8000a68:	9502      	str	r5, [sp, #8]
 8000a6a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000a6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a70:	6463      	str	r3, [r4, #68]	; 0x44
 8000a72:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000a74:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a78:	9302      	str	r3, [sp, #8]
 8000a7a:	9b02      	ldr	r3, [sp, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8000a7c:	462a      	mov	r2, r5
 8000a7e:	4629      	mov	r1, r5
 8000a80:	2043      	movs	r0, #67	; 0x43
 8000a82:	f002 fc83 	bl	800338c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8000a86:	2043      	movs	r0, #67	; 0x43
 8000a88:	f002 fcb2 	bl	80033f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8000a8c:	b009      	add	sp, #36	; 0x24
 8000a8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a90:	40023800 	.word	0x40023800
 8000a94:	40020000 	.word	0x40020000

08000a98 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8000a98:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8000a9a:	f500 7171 	add.w	r1, r0, #964	; 0x3c4
 8000a9e:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8000aa2:	f004 ffdb 	bl	8005a5c <USBD_LL_SetupStage>
 8000aa6:	bd08      	pop	{r3, pc}

08000aa8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8000aa8:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8000aaa:	ebc1 02c1 	rsb	r2, r1, r1, lsl #3
 8000aae:	0093      	lsls	r3, r2, #2
 8000ab0:	4403      	add	r3, r0
 8000ab2:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8000ab6:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8000aba:	f004 fffd 	bl	8005ab8 <USBD_LL_DataOutStage>
 8000abe:	bd08      	pop	{r3, pc}

08000ac0 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8000ac0:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8000ac2:	ebc1 02c1 	rsb	r2, r1, r1, lsl #3
 8000ac6:	0093      	lsls	r3, r2, #2
 8000ac8:	4403      	add	r3, r0
 8000aca:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000acc:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8000ad0:	f005 f83c 	bl	8005b4c <USBD_LL_DataInStage>
 8000ad4:	bd08      	pop	{r3, pc}
 8000ad6:	bf00      	nop

08000ad8 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8000ad8:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8000ada:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8000ade:	f005 f8d9 	bl	8005c94 <USBD_LL_SOF>
 8000ae2:	bd08      	pop	{r3, pc}

08000ae4 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 8000ae4:	b510      	push	{r4, lr}
 8000ae6:	4604      	mov	r4, r0
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8000ae8:	68c3      	ldr	r3, [r0, #12]
 8000aea:	2b02      	cmp	r3, #2
 8000aec:	d001      	beq.n	8000af2 <HAL_PCD_ResetCallback+0xe>
  {
    Error_Handler();
 8000aee:	f7ff ff5f 	bl	80009b0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8000af2:	2101      	movs	r1, #1
 8000af4:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
 8000af8:	f005 f8b8 	bl	8005c6c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8000afc:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
 8000b00:	f005 f88c 	bl	8005c1c <USBD_LL_Reset>
 8000b04:	bd10      	pop	{r4, pc}
 8000b06:	bf00      	nop

08000b08 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8000b08:	b510      	push	{r4, lr}
 8000b0a:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8000b0c:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8000b10:	f005 f8b0 	bl	8005c74 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8000b14:	6822      	ldr	r2, [r4, #0]
 8000b16:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 8000b1a:	f043 0301 	orr.w	r3, r3, #1
 8000b1e:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8000b22:	6a23      	ldr	r3, [r4, #32]
 8000b24:	b123      	cbz	r3, 8000b30 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8000b26:	4a03      	ldr	r2, [pc, #12]	; (8000b34 <HAL_PCD_SuspendCallback+0x2c>)
 8000b28:	6913      	ldr	r3, [r2, #16]
 8000b2a:	f043 0306 	orr.w	r3, r3, #6
 8000b2e:	6113      	str	r3, [r2, #16]
 8000b30:	bd10      	pop	{r4, pc}
 8000b32:	bf00      	nop
 8000b34:	e000ed00 	.word	0xe000ed00

08000b38 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8000b38:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8000b3a:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8000b3e:	f005 f8a3 	bl	8005c88 <USBD_LL_Resume>
 8000b42:	bd08      	pop	{r3, pc}

08000b44 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8000b44:	b508      	push	{r3, lr}
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8000b46:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8000b4a:	f005 f8b1 	bl	8005cb0 <USBD_LL_IsoOUTIncomplete>
 8000b4e:	bd08      	pop	{r3, pc}

08000b50 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8000b50:	b508      	push	{r3, lr}
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8000b52:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8000b56:	f005 f8a9 	bl	8005cac <USBD_LL_IsoINIncomplete>
 8000b5a:	bd08      	pop	{r3, pc}

08000b5c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8000b5c:	b508      	push	{r3, lr}
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8000b5e:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8000b62:	f005 f8a7 	bl	8005cb4 <USBD_LL_DevConnected>
 8000b66:	bd08      	pop	{r3, pc}

08000b68 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8000b68:	b508      	push	{r3, lr}
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8000b6a:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8000b6e:	f005 f8a3 	bl	8005cb8 <USBD_LL_DevDisconnected>
 8000b72:	bd08      	pop	{r3, pc}

08000b74 <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8000b74:	7803      	ldrb	r3, [r0, #0]
 8000b76:	bb63      	cbnz	r3, 8000bd2 <USBD_LL_Init+0x5e>
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8000b78:	b510      	push	{r4, lr}
 8000b7a:	4603      	mov	r3, r0
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8000b7c:	4816      	ldr	r0, [pc, #88]	; (8000bd8 <USBD_LL_Init+0x64>)
 8000b7e:	f8c0 3404 	str.w	r3, [r0, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8000b82:	f8c3 0298 	str.w	r0, [r3, #664]	; 0x298
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000b86:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000b8a:	6003      	str	r3, [r0, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000b8c:	2304      	movs	r3, #4
 8000b8e:	6043      	str	r3, [r0, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000b90:	2202      	movs	r2, #2
 8000b92:	60c2      	str	r2, [r0, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000b94:	2300      	movs	r3, #0
 8000b96:	6103      	str	r3, [r0, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000b98:	6182      	str	r2, [r0, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000b9a:	61c3      	str	r3, [r0, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000b9c:	6203      	str	r3, [r0, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000b9e:	6243      	str	r3, [r0, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	62c2      	str	r2, [r0, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000ba4:	6303      	str	r3, [r0, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000ba6:	f000 fb27 	bl	80011f8 <HAL_PCD_Init>
 8000baa:	b108      	cbz	r0, 8000bb0 <USBD_LL_Init+0x3c>
  {
    Error_Handler( );
 8000bac:	f7ff ff00 	bl	80009b0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8000bb0:	4c09      	ldr	r4, [pc, #36]	; (8000bd8 <USBD_LL_Init+0x64>)
 8000bb2:	2180      	movs	r1, #128	; 0x80
 8000bb4:	4620      	mov	r0, r4
 8000bb6:	f001 f833 	bl	8001c20 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8000bba:	2240      	movs	r2, #64	; 0x40
 8000bbc:	2100      	movs	r1, #0
 8000bbe:	4620      	mov	r0, r4
 8000bc0:	f001 f80a 	bl	8001bd8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8000bc4:	2280      	movs	r2, #128	; 0x80
 8000bc6:	2101      	movs	r1, #1
 8000bc8:	4620      	mov	r0, r4
 8000bca:	f001 f805 	bl	8001bd8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
}
 8000bce:	2000      	movs	r0, #0
 8000bd0:	bd10      	pop	{r4, pc}
 8000bd2:	2000      	movs	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop
 8000bd8:	2000607c 	.word	0x2000607c

08000bdc <USBD_LL_IsStallEP>:
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8000bdc:	f8d0 2298 	ldr.w	r2, [r0, #664]	; 0x298
  
  if((ep_addr & 0x80) == 0x80)
 8000be0:	f011 0f80 	tst.w	r1, #128	; 0x80
 8000be4:	d008      	beq.n	8000bf8 <USBD_LL_IsStallEP+0x1c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8000be6:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8000bea:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8000bee:	008b      	lsls	r3, r1, #2
 8000bf0:	4413      	add	r3, r2
 8000bf2:	f893 003e 	ldrb.w	r0, [r3, #62]	; 0x3e
 8000bf6:	4770      	bx	lr
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8000bf8:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8000bfc:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8000c00:	008b      	lsls	r3, r1, #2
 8000c02:	4413      	add	r3, r2
 8000c04:	f893 01fe 	ldrb.w	r0, [r3, #510]	; 0x1fe
  }
}
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop

08000c0c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8000c0c:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8000c0e:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8000c12:	f000 ff35 	bl	8001a80 <HAL_PCD_EP_GetRxCount>
}
 8000c16:	bd08      	pop	{r3, pc}

08000c18 <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 8000c18:	b110      	cbz	r0, 8000c20 <USBD_Get_USB_Status+0x8>
 8000c1a:	2802      	cmp	r0, #2
 8000c1c:	d002      	beq.n	8000c24 <USBD_Get_USB_Status+0xc>
 8000c1e:	e003      	b.n	8000c28 <USBD_Get_USB_Status+0x10>
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8000c20:	2000      	movs	r0, #0
 8000c22:	4770      	bx	lr
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8000c24:	2001      	movs	r0, #1
    break;
 8000c26:	4770      	bx	lr
  {
    case HAL_OK :
      usb_status = USBD_OK;
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8000c28:	2002      	movs	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 8000c2a:	4770      	bx	lr

08000c2c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver. 
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8000c2c:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8000c2e:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8000c32:	f000 fb75 	bl	8001320 <HAL_PCD_Start>
  
  usb_status =  USBD_Get_USB_Status(hal_status);     
 8000c36:	f7ff ffef 	bl	8000c18 <USBD_Get_USB_Status>
  
  return usb_status;
}
 8000c3a:	bd08      	pop	{r3, pc}

08000c3c <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8000c3c:	b510      	push	{r4, lr}
 8000c3e:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8000c40:	4613      	mov	r3, r2
 8000c42:	4622      	mov	r2, r4
 8000c44:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8000c48:	f000 fe74 	bl	8001934 <HAL_PCD_EP_Open>

  usb_status =  USBD_Get_USB_Status(hal_status);
 8000c4c:	f7ff ffe4 	bl	8000c18 <USBD_Get_USB_Status>
  
  return usb_status;
}
 8000c50:	bd10      	pop	{r4, pc}
 8000c52:	bf00      	nop

08000c54 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8000c54:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8000c56:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8000c5a:	f000 feab 	bl	80019b4 <HAL_PCD_EP_Close>
  
  usb_status =  USBD_Get_USB_Status(hal_status);    
 8000c5e:	f7ff ffdb 	bl	8000c18 <USBD_Get_USB_Status>
 
  return usb_status;  
}
 8000c62:	bd08      	pop	{r3, pc}

08000c64 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8000c64:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8000c66:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8000c6a:	f000 ff3d 	bl	8001ae8 <HAL_PCD_EP_SetStall>

  usb_status =  USBD_Get_USB_Status(hal_status);
 8000c6e:	f7ff ffd3 	bl	8000c18 <USBD_Get_USB_Status>
  
  return usb_status;  
}
 8000c72:	bd08      	pop	{r3, pc}

08000c74 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8000c74:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8000c76:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8000c7a:	f000 ff75 	bl	8001b68 <HAL_PCD_EP_ClrStall>
    
  usb_status =  USBD_Get_USB_Status(hal_status);  
 8000c7e:	f7ff ffcb 	bl	8000c18 <USBD_Get_USB_Status>
  
  return usb_status; 
}
 8000c82:	bd08      	pop	{r3, pc}

08000c84 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8000c84:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8000c86:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8000c8a:	f000 fe3f 	bl	800190c <HAL_PCD_SetAddress>
  
  usb_status =  USBD_Get_USB_Status(hal_status);
 8000c8e:	f7ff ffc3 	bl	8000c18 <USBD_Get_USB_Status>
  
  return usb_status;  
}
 8000c92:	bd08      	pop	{r3, pc}

08000c94 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8000c94:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8000c96:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8000c9a:	f000 fefb 	bl	8001a94 <HAL_PCD_EP_Transmit>
  
  usb_status =  USBD_Get_USB_Status(hal_status); 
 8000c9e:	f7ff ffbb 	bl	8000c18 <USBD_Get_USB_Status>
  
  return usb_status;    
}
 8000ca2:	bd08      	pop	{r3, pc}

08000ca4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8000ca4:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8000ca6:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8000caa:	f000 febb 	bl	8001a24 <HAL_PCD_EP_Receive>
  
  usb_status =  USBD_Get_USB_Status(hal_status);   
 8000cae:	f7ff ffb3 	bl	8000c18 <USBD_Get_USB_Status>
  
  return usb_status; 
}
 8000cb2:	bd08      	pop	{r3, pc}

08000cb4 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8000cb4:	2312      	movs	r3, #18
 8000cb6:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 8000cb8:	4800      	ldr	r0, [pc, #0]	; (8000cbc <USBD_FS_DeviceDescriptor+0x8>)
 8000cba:	4770      	bx	lr
 8000cbc:	20000040 	.word	0x20000040

08000cc0 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8000cc0:	2304      	movs	r3, #4
 8000cc2:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 8000cc4:	4800      	ldr	r0, [pc, #0]	; (8000cc8 <USBD_FS_LangIDStrDescriptor+0x8>)
 8000cc6:	4770      	bx	lr
 8000cc8:	20000020 	.word	0x20000020

08000ccc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8000ccc:	b430      	push	{r4, r5}
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 8000cce:	2300      	movs	r3, #0
 8000cd0:	e010      	b.n	8000cf4 <IntToUnicode+0x28>
  {
    if (((value >> 28)) < 0xA)
 8000cd2:	0f04      	lsrs	r4, r0, #28
 8000cd4:	2c09      	cmp	r4, #9
 8000cd6:	d803      	bhi.n	8000ce0 <IntToUnicode+0x14>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8000cd8:	3430      	adds	r4, #48	; 0x30
 8000cda:	f801 4013 	strb.w	r4, [r1, r3, lsl #1]
 8000cde:	e002      	b.n	8000ce6 <IntToUnicode+0x1a>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8000ce0:	3437      	adds	r4, #55	; 0x37
 8000ce2:	f801 4013 	strb.w	r4, [r1, r3, lsl #1]
    }

    value = value << 4;
 8000ce6:	0100      	lsls	r0, r0, #4

    pbuf[2 * idx + 1] = 0;
 8000ce8:	005c      	lsls	r4, r3, #1
 8000cea:	3401      	adds	r4, #1
 8000cec:	2500      	movs	r5, #0
 8000cee:	550d      	strb	r5, [r1, r4]
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 8000cf0:	3301      	adds	r3, #1
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	4293      	cmp	r3, r2
 8000cf6:	d3ec      	bcc.n	8000cd2 <IntToUnicode+0x6>

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
  }
}
 8000cf8:	bc30      	pop	{r4, r5}
 8000cfa:	4770      	bx	lr

08000cfc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 8000cfc:	b538      	push	{r3, r4, r5, lr}
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8000cfe:	4b0a      	ldr	r3, [pc, #40]	; (8000d28 <Get_SerialNum+0x2c>)
 8000d00:	681b      	ldr	r3, [r3, #0]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8000d02:	4a0a      	ldr	r2, [pc, #40]	; (8000d2c <Get_SerialNum+0x30>)
 8000d04:	6814      	ldr	r4, [r2, #0]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8000d06:	3204      	adds	r2, #4
 8000d08:	6810      	ldr	r0, [r2, #0]

  deviceserial0 += deviceserial2;

  if (deviceserial0 != 0)
 8000d0a:	1818      	adds	r0, r3, r0
 8000d0c:	d00a      	beq.n	8000d24 <Get_SerialNum+0x28>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8000d0e:	4d08      	ldr	r5, [pc, #32]	; (8000d30 <Get_SerialNum+0x34>)
 8000d10:	2208      	movs	r2, #8
 8000d12:	1ca9      	adds	r1, r5, #2
 8000d14:	f7ff ffda 	bl	8000ccc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8000d18:	2204      	movs	r2, #4
 8000d1a:	f105 0112 	add.w	r1, r5, #18
 8000d1e:	4620      	mov	r0, r4
 8000d20:	f7ff ffd4 	bl	8000ccc <IntToUnicode>
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop
 8000d28:	1fff7a10 	.word	0x1fff7a10
 8000d2c:	1fff7a14 	.word	0x1fff7a14
 8000d30:	20000024 	.word	0x20000024

08000d34 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8000d34:	b508      	push	{r3, lr}
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8000d36:	231a      	movs	r3, #26
 8000d38:	800b      	strh	r3, [r1, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8000d3a:	f7ff ffdf 	bl	8000cfc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
}
 8000d3e:	4801      	ldr	r0, [pc, #4]	; (8000d44 <USBD_FS_SerialStrDescriptor+0x10>)
 8000d40:	bd08      	pop	{r3, pc}
 8000d42:	bf00      	nop
 8000d44:	20000024 	.word	0x20000024

08000d48 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8000d48:	b508      	push	{r3, lr}
 8000d4a:	460a      	mov	r2, r1
  if(speed == 0)
 8000d4c:	b920      	cbnz	r0, 8000d58 <USBD_FS_ProductStrDescriptor+0x10>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8000d4e:	4905      	ldr	r1, [pc, #20]	; (8000d64 <USBD_FS_ProductStrDescriptor+0x1c>)
 8000d50:	4805      	ldr	r0, [pc, #20]	; (8000d68 <USBD_FS_ProductStrDescriptor+0x20>)
 8000d52:	f005 fac5 	bl	80062e0 <USBD_GetString>
 8000d56:	e003      	b.n	8000d60 <USBD_FS_ProductStrDescriptor+0x18>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8000d58:	4902      	ldr	r1, [pc, #8]	; (8000d64 <USBD_FS_ProductStrDescriptor+0x1c>)
 8000d5a:	4803      	ldr	r0, [pc, #12]	; (8000d68 <USBD_FS_ProductStrDescriptor+0x20>)
 8000d5c:	f005 fac0 	bl	80062e0 <USBD_GetString>
  }
  return USBD_StrDesc;
}
 8000d60:	4800      	ldr	r0, [pc, #0]	; (8000d64 <USBD_FS_ProductStrDescriptor+0x1c>)
 8000d62:	bd08      	pop	{r3, pc}
 8000d64:	20006484 	.word	0x20006484
 8000d68:	08009d54 	.word	0x08009d54

08000d6c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8000d6c:	b510      	push	{r4, lr}
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8000d6e:	4c04      	ldr	r4, [pc, #16]	; (8000d80 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 8000d70:	460a      	mov	r2, r1
 8000d72:	4621      	mov	r1, r4
 8000d74:	4803      	ldr	r0, [pc, #12]	; (8000d84 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8000d76:	f005 fab3 	bl	80062e0 <USBD_GetString>
  return USBD_StrDesc;
}
 8000d7a:	4620      	mov	r0, r4
 8000d7c:	bd10      	pop	{r4, pc}
 8000d7e:	bf00      	nop
 8000d80:	20006484 	.word	0x20006484
 8000d84:	08009d6c 	.word	0x08009d6c

08000d88 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8000d88:	b508      	push	{r3, lr}
 8000d8a:	460a      	mov	r2, r1
  if(speed == USBD_SPEED_HIGH)
 8000d8c:	b920      	cbnz	r0, 8000d98 <USBD_FS_ConfigStrDescriptor+0x10>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8000d8e:	4905      	ldr	r1, [pc, #20]	; (8000da4 <USBD_FS_ConfigStrDescriptor+0x1c>)
 8000d90:	4805      	ldr	r0, [pc, #20]	; (8000da8 <USBD_FS_ConfigStrDescriptor+0x20>)
 8000d92:	f005 faa5 	bl	80062e0 <USBD_GetString>
 8000d96:	e003      	b.n	8000da0 <USBD_FS_ConfigStrDescriptor+0x18>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8000d98:	4902      	ldr	r1, [pc, #8]	; (8000da4 <USBD_FS_ConfigStrDescriptor+0x1c>)
 8000d9a:	4803      	ldr	r0, [pc, #12]	; (8000da8 <USBD_FS_ConfigStrDescriptor+0x20>)
 8000d9c:	f005 faa0 	bl	80062e0 <USBD_GetString>
  }
  return USBD_StrDesc;
}
 8000da0:	4800      	ldr	r0, [pc, #0]	; (8000da4 <USBD_FS_ConfigStrDescriptor+0x1c>)
 8000da2:	bd08      	pop	{r3, pc}
 8000da4:	20006484 	.word	0x20006484
 8000da8:	08009d80 	.word	0x08009d80

08000dac <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8000dac:	b508      	push	{r3, lr}
 8000dae:	460a      	mov	r2, r1
  if(speed == 0)
 8000db0:	b920      	cbnz	r0, 8000dbc <USBD_FS_InterfaceStrDescriptor+0x10>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8000db2:	4905      	ldr	r1, [pc, #20]	; (8000dc8 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 8000db4:	4805      	ldr	r0, [pc, #20]	; (8000dcc <USBD_FS_InterfaceStrDescriptor+0x20>)
 8000db6:	f005 fa93 	bl	80062e0 <USBD_GetString>
 8000dba:	e003      	b.n	8000dc4 <USBD_FS_InterfaceStrDescriptor+0x18>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8000dbc:	4902      	ldr	r1, [pc, #8]	; (8000dc8 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 8000dbe:	4803      	ldr	r0, [pc, #12]	; (8000dcc <USBD_FS_InterfaceStrDescriptor+0x20>)
 8000dc0:	f005 fa8e 	bl	80062e0 <USBD_GetString>
  }
  return USBD_StrDesc;
}
 8000dc4:	4800      	ldr	r0, [pc, #0]	; (8000dc8 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 8000dc6:	bd08      	pop	{r3, pc}
 8000dc8:	20006484 	.word	0x20006484
 8000dcc:	08009d8c 	.word	0x08009d8c

08000dd0 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
    return ( USBD_OK );
  /* USER CODE END 4 */
}
 8000dd0:	2000      	movs	r0, #0
 8000dd2:	4770      	bx	lr

08000dd4 <CDC_Control_FS>:
        break;
    }

    return ( USBD_OK );
  /* USER CODE END 5 */
}
 8000dd4:	2000      	movs	r0, #0
 8000dd6:	4770      	bx	lr

08000dd8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8000dd8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 6 */
    void CdcReceiveHandler( char* Buf, size_t len );
    CdcReceiveHandler( (char*)Buf, (size_t)*Len );
 8000dda:	6809      	ldr	r1, [r1, #0]
 8000ddc:	f007 f860 	bl	8007ea0 <CdcReceiveHandler>
    return ( USBD_OK );
  /* USER CODE END 6 */
}
 8000de0:	2000      	movs	r0, #0
 8000de2:	bd08      	pop	{r3, pc}

08000de4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8000de4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN 3 */
    /* Set Application Buffers */
    USBD_CDC_SetTxBuffer( &hUsbDeviceFS, UserTxBufferFS, 0 );
 8000de6:	4c06      	ldr	r4, [pc, #24]	; (8000e00 <CDC_Init_FS+0x1c>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	4906      	ldr	r1, [pc, #24]	; (8000e04 <CDC_Init_FS+0x20>)
 8000dec:	4620      	mov	r0, r4
 8000dee:	f005 fc33 	bl	8006658 <USBD_CDC_SetTxBuffer>
    USBD_CDC_SetRxBuffer( &hUsbDeviceFS, UserRxBufferFS );
 8000df2:	4905      	ldr	r1, [pc, #20]	; (8000e08 <CDC_Init_FS+0x24>)
 8000df4:	4620      	mov	r0, r4
 8000df6:	f005 fc37 	bl	8006668 <USBD_CDC_SetRxBuffer>
    return ( USBD_OK );
  /* USER CODE END 3 */
}
 8000dfa:	2000      	movs	r0, #0
 8000dfc:	bd10      	pop	{r4, pc}
 8000dfe:	bf00      	nop
 8000e00:	20005de0 	.word	0x20005de0
 8000e04:	20006784 	.word	0x20006784
 8000e08:	20006684 	.word	0x20006684

08000e0c <CDC_Transmit_FS>:
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */
    USBD_CDC_HandleTypeDef* hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8000e0c:	4b09      	ldr	r3, [pc, #36]	; (8000e34 <CDC_Transmit_FS+0x28>)
 8000e0e:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
    if ( hcdc->TxState != 0 ) {
 8000e12:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8000e16:	b953      	cbnz	r3, 8000e2e <CDC_Transmit_FS+0x22>
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8000e18:	b510      	push	{r4, lr}
 8000e1a:	460a      	mov	r2, r1
 8000e1c:	4601      	mov	r1, r0
  /* USER CODE BEGIN 7 */
    USBD_CDC_HandleTypeDef* hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
    if ( hcdc->TxState != 0 ) {
        return USBD_BUSY;
    }
    USBD_CDC_SetTxBuffer( &hUsbDeviceFS, Buf, Len );
 8000e1e:	4c05      	ldr	r4, [pc, #20]	; (8000e34 <CDC_Transmit_FS+0x28>)
 8000e20:	4620      	mov	r0, r4
 8000e22:	f005 fc19 	bl	8006658 <USBD_CDC_SetTxBuffer>
    result = USBD_CDC_TransmitPacket( &hUsbDeviceFS );
 8000e26:	4620      	mov	r0, r4
 8000e28:	f005 fc24 	bl	8006674 <USBD_CDC_TransmitPacket>
  /* USER CODE END 7 */
  return result;
 8000e2c:	bd10      	pop	{r4, pc}
{
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */
    USBD_CDC_HandleTypeDef* hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
    if ( hcdc->TxState != 0 ) {
        return USBD_BUSY;
 8000e2e:	2001      	movs	r0, #1
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop
 8000e34:	20005de0 	.word	0x20005de0

08000e38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop

08000e3c <HardFault_Handler>:
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */
    *(volatile int*)0;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	e7fe      	b.n	8000e40 <HardFault_Handler+0x4>
 8000e42:	bf00      	nop

08000e44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e44:	e7fe      	b.n	8000e44 <MemManage_Handler>
 8000e46:	bf00      	nop

08000e48 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e48:	e7fe      	b.n	8000e48 <BusFault_Handler>
 8000e4a:	bf00      	nop

08000e4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e4c:	e7fe      	b.n	8000e4c <UsageFault_Handler>
 8000e4e:	bf00      	nop

08000e50 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop

08000e54 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8000e54:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */
    HAL_IncTick();
 8000e56:	f002 faf3 	bl	8003440 <HAL_IncTick>
    __HAL_TIM_CLEAR_FLAG( &htim11, TIM_IT_UPDATE );
 8000e5a:	4b03      	ldr	r3, [pc, #12]	; (8000e68 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	f06f 0201 	mvn.w	r2, #1
 8000e62:	611a      	str	r2, [r3, #16]
 8000e64:	bd08      	pop	{r3, pc}
 8000e66:	bf00      	nop
 8000e68:	200067c8 	.word	0x200067c8

08000e6c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8000e6c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8000e6e:	4802      	ldr	r0, [pc, #8]	; (8000e78 <DMA2_Stream2_IRQHandler+0xc>)
 8000e70:	f002 f98e 	bl	8003190 <HAL_DMA_IRQHandler>
 8000e74:	bd08      	pop	{r3, pc}
 8000e76:	bf00      	nop
 8000e78:	20005d20 	.word	0x20005d20

08000e7c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8000e7c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8000e7e:	4802      	ldr	r0, [pc, #8]	; (8000e88 <DMA2_Stream3_IRQHandler+0xc>)
 8000e80:	f002 f986 	bl	8003190 <HAL_DMA_IRQHandler>
 8000e84:	bd08      	pop	{r3, pc}
 8000e86:	bf00      	nop
 8000e88:	20005d80 	.word	0x20005d80

08000e8c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000e8c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000e8e:	4802      	ldr	r0, [pc, #8]	; (8000e98 <OTG_FS_IRQHandler+0xc>)
 8000e90:	f000 fb16 	bl	80014c0 <HAL_PCD_IRQHandler>
 8000e94:	bd08      	pop	{r3, pc}
 8000e96:	bf00      	nop
 8000e98:	2000607c 	.word	0x2000607c

08000e9c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e9c:	b500      	push	{lr}
 8000e9e:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	9200      	str	r2, [sp, #0]
 8000ea4:	4b0d      	ldr	r3, [pc, #52]	; (8000edc <HAL_MspInit+0x40>)
 8000ea6:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8000ea8:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8000eac:	6459      	str	r1, [r3, #68]	; 0x44
 8000eae:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8000eb0:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8000eb4:	9100      	str	r1, [sp, #0]
 8000eb6:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eb8:	9201      	str	r2, [sp, #4]
 8000eba:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8000ebc:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8000ec0:	6419      	str	r1, [r3, #64]	; 0x40
 8000ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ec4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ec8:	9301      	str	r3, [sp, #4]
 8000eca:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ecc:	210f      	movs	r1, #15
 8000ece:	f06f 0001 	mvn.w	r0, #1
 8000ed2:	f002 fa5b 	bl	800338c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ed6:	b003      	add	sp, #12
 8000ed8:	f85d fb04 	ldr.w	pc, [sp], #4
 8000edc:	40023800 	.word	0x40023800

08000ee0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ee0:	b570      	push	{r4, r5, r6, lr}
 8000ee2:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	9303      	str	r3, [sp, #12]
 8000ee8:	9304      	str	r3, [sp, #16]
 8000eea:	9305      	str	r3, [sp, #20]
 8000eec:	9306      	str	r3, [sp, #24]
 8000eee:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI1)
 8000ef0:	6802      	ldr	r2, [r0, #0]
 8000ef2:	4b34      	ldr	r3, [pc, #208]	; (8000fc4 <HAL_SPI_MspInit+0xe4>)
 8000ef4:	429a      	cmp	r2, r3
 8000ef6:	d162      	bne.n	8000fbe <HAL_SPI_MspInit+0xde>
 8000ef8:	4604      	mov	r4, r0
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000efa:	2500      	movs	r5, #0
 8000efc:	9501      	str	r5, [sp, #4]
 8000efe:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
 8000f02:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000f04:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000f08:	645a      	str	r2, [r3, #68]	; 0x44
 8000f0a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000f0c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8000f10:	9201      	str	r2, [sp, #4]
 8000f12:	9a01      	ldr	r2, [sp, #4]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f14:	9502      	str	r5, [sp, #8]
 8000f16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f18:	f042 0201 	orr.w	r2, r2, #1
 8000f1c:	631a      	str	r2, [r3, #48]	; 0x30
 8000f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f20:	f003 0301 	and.w	r3, r3, #1
 8000f24:	9302      	str	r3, [sp, #8]
 8000f26:	9b02      	ldr	r3, [sp, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000f28:	23e0      	movs	r3, #224	; 0xe0
 8000f2a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f30:	2603      	movs	r6, #3
 8000f32:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000f34:	2305      	movs	r3, #5
 8000f36:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f38:	a903      	add	r1, sp, #12
 8000f3a:	4823      	ldr	r0, [pc, #140]	; (8000fc8 <HAL_SPI_MspInit+0xe8>)
 8000f3c:	f001 ff32 	bl	8002da4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream2;
 8000f40:	4822      	ldr	r0, [pc, #136]	; (8000fcc <HAL_SPI_MspInit+0xec>)
 8000f42:	4b23      	ldr	r3, [pc, #140]	; (8000fd0 <HAL_SPI_MspInit+0xf0>)
 8000f44:	6003      	str	r3, [r0, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8000f46:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 8000f4a:	6043      	str	r3, [r0, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f4c:	6085      	str	r5, [r0, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f4e:	60c5      	str	r5, [r0, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000f50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f54:	6103      	str	r3, [r0, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f56:	6145      	str	r5, [r0, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f58:	6185      	str	r5, [r0, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8000f5a:	61c5      	str	r5, [r0, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8000f5c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f60:	6203      	str	r3, [r0, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000f62:	2304      	movs	r3, #4
 8000f64:	6243      	str	r3, [r0, #36]	; 0x24
    hdma_spi1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000f66:	6286      	str	r6, [r0, #40]	; 0x28
    hdma_spi1_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8000f68:	62c5      	str	r5, [r0, #44]	; 0x2c
    hdma_spi1_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000f6a:	6305      	str	r5, [r0, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000f6c:	f002 f872 	bl	8003054 <HAL_DMA_Init>
 8000f70:	b108      	cbz	r0, 8000f76 <HAL_SPI_MspInit+0x96>
    {
      Error_Handler();
 8000f72:	f7ff fd1d 	bl	80009b0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8000f76:	4b15      	ldr	r3, [pc, #84]	; (8000fcc <HAL_SPI_MspInit+0xec>)
 8000f78:	64e3      	str	r3, [r4, #76]	; 0x4c
 8000f7a:	639c      	str	r4, [r3, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8000f7c:	4815      	ldr	r0, [pc, #84]	; (8000fd4 <HAL_SPI_MspInit+0xf4>)
 8000f7e:	4b16      	ldr	r3, [pc, #88]	; (8000fd8 <HAL_SPI_MspInit+0xf8>)
 8000f80:	6003      	str	r3, [r0, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8000f82:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 8000f86:	6043      	str	r3, [r0, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f88:	2340      	movs	r3, #64	; 0x40
 8000f8a:	6083      	str	r3, [r0, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	60c3      	str	r3, [r0, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000f90:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f94:	6102      	str	r2, [r0, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f96:	6143      	str	r3, [r0, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f98:	6183      	str	r3, [r0, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000f9a:	61c3      	str	r3, [r0, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000f9c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000fa0:	6202      	str	r2, [r0, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000fa2:	2204      	movs	r2, #4
 8000fa4:	6242      	str	r2, [r0, #36]	; 0x24
    hdma_spi1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000fa6:	2203      	movs	r2, #3
 8000fa8:	6282      	str	r2, [r0, #40]	; 0x28
    hdma_spi1_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8000faa:	62c3      	str	r3, [r0, #44]	; 0x2c
    hdma_spi1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000fac:	6303      	str	r3, [r0, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000fae:	f002 f851 	bl	8003054 <HAL_DMA_Init>
 8000fb2:	b108      	cbz	r0, 8000fb8 <HAL_SPI_MspInit+0xd8>
    {
      Error_Handler();
 8000fb4:	f7ff fcfc 	bl	80009b0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8000fb8:	4b06      	ldr	r3, [pc, #24]	; (8000fd4 <HAL_SPI_MspInit+0xf4>)
 8000fba:	64a3      	str	r3, [r4, #72]	; 0x48
 8000fbc:	639c      	str	r4, [r3, #56]	; 0x38
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000fbe:	b008      	add	sp, #32
 8000fc0:	bd70      	pop	{r4, r5, r6, pc}
 8000fc2:	bf00      	nop
 8000fc4:	40013000 	.word	0x40013000
 8000fc8:	40020000 	.word	0x40020000
 8000fcc:	20005d20 	.word	0x20005d20
 8000fd0:	40026440 	.word	0x40026440
 8000fd4:	20005d80 	.word	0x20005d80
 8000fd8:	40026458 	.word	0x40026458

08000fdc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fdc:	b510      	push	{r4, lr}
 8000fde:	b084      	sub	sp, #16
  if(htim_base->Instance==TIM1)
 8000fe0:	6803      	ldr	r3, [r0, #0]
 8000fe2:	4a28      	ldr	r2, [pc, #160]	; (8001084 <HAL_TIM_Base_MspInit+0xa8>)
 8000fe4:	4293      	cmp	r3, r2
 8000fe6:	d11c      	bne.n	8001022 <HAL_TIM_Base_MspInit+0x46>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000fe8:	2400      	movs	r4, #0
 8000fea:	9401      	str	r4, [sp, #4]
 8000fec:	4b26      	ldr	r3, [pc, #152]	; (8001088 <HAL_TIM_Base_MspInit+0xac>)
 8000fee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000ff0:	f042 0201 	orr.w	r2, r2, #1
 8000ff4:	645a      	str	r2, [r3, #68]	; 0x44
 8000ff6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ff8:	f003 0301 	and.w	r3, r3, #1
 8000ffc:	9301      	str	r3, [sp, #4]
 8000ffe:	9b01      	ldr	r3, [sp, #4]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001000:	4622      	mov	r2, r4
 8001002:	4621      	mov	r1, r4
 8001004:	2019      	movs	r0, #25
 8001006:	f002 f9c1 	bl	800338c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800100a:	2019      	movs	r0, #25
 800100c:	f002 f9f0 	bl	80033f0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001010:	4622      	mov	r2, r4
 8001012:	4621      	mov	r1, r4
 8001014:	201a      	movs	r0, #26
 8001016:	f002 f9b9 	bl	800338c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800101a:	201a      	movs	r0, #26
 800101c:	f002 f9e8 	bl	80033f0 <HAL_NVIC_EnableIRQ>
 8001020:	e02d      	b.n	800107e <HAL_TIM_Base_MspInit+0xa2>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 8001022:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001026:	d114      	bne.n	8001052 <HAL_TIM_Base_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001028:	2200      	movs	r2, #0
 800102a:	9202      	str	r2, [sp, #8]
 800102c:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8001030:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001032:	f041 0101 	orr.w	r1, r1, #1
 8001036:	6419      	str	r1, [r3, #64]	; 0x40
 8001038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800103a:	f003 0301 	and.w	r3, r3, #1
 800103e:	9302      	str	r3, [sp, #8]
 8001040:	9b02      	ldr	r3, [sp, #8]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001042:	2105      	movs	r1, #5
 8001044:	201c      	movs	r0, #28
 8001046:	f002 f9a1 	bl	800338c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800104a:	201c      	movs	r0, #28
 800104c:	f002 f9d0 	bl	80033f0 <HAL_NVIC_EnableIRQ>
 8001050:	e015      	b.n	800107e <HAL_TIM_Base_MspInit+0xa2>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 8001052:	4a0e      	ldr	r2, [pc, #56]	; (800108c <HAL_TIM_Base_MspInit+0xb0>)
 8001054:	4293      	cmp	r3, r2
 8001056:	d112      	bne.n	800107e <HAL_TIM_Base_MspInit+0xa2>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001058:	2100      	movs	r1, #0
 800105a:	9103      	str	r1, [sp, #12]
 800105c:	4b0a      	ldr	r3, [pc, #40]	; (8001088 <HAL_TIM_Base_MspInit+0xac>)
 800105e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001060:	f042 0202 	orr.w	r2, r2, #2
 8001064:	641a      	str	r2, [r3, #64]	; 0x40
 8001066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001068:	f003 0302 	and.w	r3, r3, #2
 800106c:	9303      	str	r3, [sp, #12]
 800106e:	9b03      	ldr	r3, [sp, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001070:	460a      	mov	r2, r1
 8001072:	201d      	movs	r0, #29
 8001074:	f002 f98a 	bl	800338c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001078:	201d      	movs	r0, #29
 800107a:	f002 f9b9 	bl	80033f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800107e:	b004      	add	sp, #16
 8001080:	bd10      	pop	{r4, pc}
 8001082:	bf00      	nop
 8001084:	40010000 	.word	0x40010000
 8001088:	40023800 	.word	0x40023800
 800108c:	40000400 	.word	0x40000400

08001090 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001090:	b500      	push	{lr}
 8001092:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001094:	2300      	movs	r3, #0
 8001096:	9303      	str	r3, [sp, #12]
 8001098:	9304      	str	r3, [sp, #16]
 800109a:	9305      	str	r3, [sp, #20]
 800109c:	9306      	str	r3, [sp, #24]
 800109e:	9307      	str	r3, [sp, #28]
  if(htim->Instance==TIM1)
 80010a0:	6803      	ldr	r3, [r0, #0]
 80010a2:	4a1b      	ldr	r2, [pc, #108]	; (8001110 <HAL_TIM_MspPostInit+0x80>)
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d117      	bne.n	80010d8 <HAL_TIM_MspPostInit+0x48>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a8:	2300      	movs	r3, #0
 80010aa:	9301      	str	r3, [sp, #4]
 80010ac:	4b19      	ldr	r3, [pc, #100]	; (8001114 <HAL_TIM_MspPostInit+0x84>)
 80010ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010b0:	f042 0201 	orr.w	r2, r2, #1
 80010b4:	631a      	str	r2, [r3, #48]	; 0x30
 80010b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b8:	f003 0301 	and.w	r3, r3, #1
 80010bc:	9301      	str	r3, [sp, #4]
 80010be:	9b01      	ldr	r3, [sp, #4]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = MOT_STEP1_Pin;
 80010c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010c4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010c6:	2302      	movs	r3, #2
 80010c8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80010ca:	2301      	movs	r3, #1
 80010cc:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(MOT_STEP1_GPIO_Port, &GPIO_InitStruct);
 80010ce:	a903      	add	r1, sp, #12
 80010d0:	4811      	ldr	r0, [pc, #68]	; (8001118 <HAL_TIM_MspPostInit+0x88>)
 80010d2:	f001 fe67 	bl	8002da4 <HAL_GPIO_Init>
 80010d6:	e017      	b.n	8001108 <HAL_TIM_MspPostInit+0x78>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(htim->Instance==TIM3)
 80010d8:	4a10      	ldr	r2, [pc, #64]	; (800111c <HAL_TIM_MspPostInit+0x8c>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d114      	bne.n	8001108 <HAL_TIM_MspPostInit+0x78>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010de:	2300      	movs	r3, #0
 80010e0:	9302      	str	r3, [sp, #8]
 80010e2:	4b0c      	ldr	r3, [pc, #48]	; (8001114 <HAL_TIM_MspPostInit+0x84>)
 80010e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010e6:	f042 0202 	orr.w	r2, r2, #2
 80010ea:	631a      	str	r2, [r3, #48]	; 0x30
 80010ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ee:	f003 0302 	and.w	r3, r3, #2
 80010f2:	9302      	str	r3, [sp, #8]
 80010f4:	9b02      	ldr	r3, [sp, #8]
    /**TIM3 GPIO Configuration    
    PB4     ------> TIM3_CH1 
    */
    GPIO_InitStruct.Pin = MOT_STEP2_Pin;
 80010f6:	2310      	movs	r3, #16
 80010f8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010fa:	2302      	movs	r3, #2
 80010fc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80010fe:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(MOT_STEP2_GPIO_Port, &GPIO_InitStruct);
 8001100:	a903      	add	r1, sp, #12
 8001102:	4807      	ldr	r0, [pc, #28]	; (8001120 <HAL_TIM_MspPostInit+0x90>)
 8001104:	f001 fe4e 	bl	8002da4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001108:	b009      	add	sp, #36	; 0x24
 800110a:	f85d fb04 	ldr.w	pc, [sp], #4
 800110e:	bf00      	nop
 8001110:	40010000 	.word	0x40010000
 8001114:	40023800 	.word	0x40023800
 8001118:	40020000 	.word	0x40020000
 800111c:	40000400 	.word	0x40000400
 8001120:	40020400 	.word	0x40020400

08001124 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001124:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001128:	b082      	sub	sp, #8
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800112a:	f8d0 8000 	ldr.w	r8, [r0]
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];

  if (ep->xfer_count > ep->xfer_len)
 800112e:	00ca      	lsls	r2, r1, #3
 8001130:	1a52      	subs	r2, r2, r1
 8001132:	0093      	lsls	r3, r2, #2
 8001134:	4403      	add	r3, r0
 8001136:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001138:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800113a:	429a      	cmp	r2, r3
 800113c:	d856      	bhi.n	80011ec <PCD_WriteEmptyTxFifo+0xc8>
 800113e:	46c1      	mov	r9, r8
  {
    return HAL_ERROR;
  }

  len = ep->xfer_len - ep->xfer_count;
 8001140:	1a9b      	subs	r3, r3, r2

  if (len > ep->maxpacket)
 8001142:	ebc1 04c1 	rsb	r4, r1, r1, lsl #3
 8001146:	00a2      	lsls	r2, r4, #2
 8001148:	4402      	add	r2, r0
 800114a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800114c:	4293      	cmp	r3, r2
 800114e:	d800      	bhi.n	8001152 <PCD_WriteEmptyTxFifo+0x2e>
  if (ep->xfer_count > ep->xfer_len)
  {
    return HAL_ERROR;
  }

  len = ep->xfer_len - ep->xfer_count;
 8001150:	461a      	mov	r2, r3
 8001152:	460c      	mov	r4, r1
 8001154:	4607      	mov	r7, r0
  if (len > ep->maxpacket)
  {
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;
 8001156:	f102 0a03 	add.w	sl, r2, #3
 800115a:	ea4f 0a9a 	mov.w	sl, sl, lsr #2

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800115e:	e01e      	b.n	800119e <PCD_WriteEmptyTxFifo+0x7a>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8001160:	1a5b      	subs	r3, r3, r1

    if (len > ep->maxpacket)
 8001162:	ebc4 01c4 	rsb	r1, r4, r4, lsl #3
 8001166:	008a      	lsls	r2, r1, #2
 8001168:	443a      	add	r2, r7
 800116a:	6c56      	ldr	r6, [r2, #68]	; 0x44
 800116c:	42b3      	cmp	r3, r6
 800116e:	d800      	bhi.n	8001172 <PCD_WriteEmptyTxFifo+0x4e>

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8001170:	461e      	mov	r6, r3

    if (len > ep->maxpacket)
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;
 8001172:	f106 0a03 	add.w	sl, r6, #3
 8001176:	ea4f 0a9a 	mov.w	sl, sl, lsr #2

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800117a:	00e3      	lsls	r3, r4, #3
 800117c:	1b1b      	subs	r3, r3, r4
 800117e:	009d      	lsls	r5, r3, #2
 8001180:	443d      	add	r5, r7
 8001182:	6ca9      	ldr	r1, [r5, #72]	; 0x48
 8001184:	7c3b      	ldrb	r3, [r7, #16]
 8001186:	9300      	str	r3, [sp, #0]
 8001188:	b2b3      	uxth	r3, r6
 800118a:	b2e2      	uxtb	r2, r4
 800118c:	4640      	mov	r0, r8
 800118e:	f001 f87b 	bl	8002288 <USB_WritePacket>
                          (uint8_t)hpcd->Init.dma_enable);

    ep->xfer_buff  += len;
 8001192:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8001194:	4433      	add	r3, r6
 8001196:	64ab      	str	r3, [r5, #72]	; 0x48
    ep->xfer_count += len;
 8001198:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 800119a:	441e      	add	r6, r3
 800119c:	656e      	str	r6, [r5, #84]	; 0x54
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800119e:	eb09 1344 	add.w	r3, r9, r4, lsl #5
 80011a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80011a6:	699b      	ldr	r3, [r3, #24]
 80011a8:	b29b      	uxth	r3, r3
 80011aa:	459a      	cmp	sl, r3
 80011ac:	d809      	bhi.n	80011c2 <PCD_WriteEmptyTxFifo+0x9e>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80011ae:	00e3      	lsls	r3, r4, #3
 80011b0:	1b1b      	subs	r3, r3, r4
 80011b2:	009a      	lsls	r2, r3, #2
 80011b4:	443a      	add	r2, r7
 80011b6:	6d51      	ldr	r1, [r2, #84]	; 0x54
 80011b8:	6d13      	ldr	r3, [r2, #80]	; 0x50
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80011ba:	4299      	cmp	r1, r3
 80011bc:	d201      	bcs.n	80011c2 <PCD_WriteEmptyTxFifo+0x9e>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d1ce      	bne.n	8001160 <PCD_WriteEmptyTxFifo+0x3c>

    ep->xfer_buff  += len;
    ep->xfer_count += len;
  }

  if (ep->xfer_len <= ep->xfer_count)
 80011c2:	00e3      	lsls	r3, r4, #3
 80011c4:	1b1b      	subs	r3, r3, r4
 80011c6:	0098      	lsls	r0, r3, #2
 80011c8:	4407      	add	r7, r0
 80011ca:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80011cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80011ce:	429a      	cmp	r2, r3
 80011d0:	d80e      	bhi.n	80011f0 <PCD_WriteEmptyTxFifo+0xcc>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80011d2:	f004 040f 	and.w	r4, r4, #15
 80011d6:	2301      	movs	r3, #1
 80011d8:	fa03 f404 	lsl.w	r4, r3, r4
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80011dc:	f8d8 3834 	ldr.w	r3, [r8, #2100]	; 0x834
 80011e0:	ea23 0404 	bic.w	r4, r3, r4
 80011e4:	f8c8 4834 	str.w	r4, [r8, #2100]	; 0x834
  }

  return HAL_OK;
 80011e8:	2000      	movs	r0, #0
 80011ea:	e002      	b.n	80011f2 <PCD_WriteEmptyTxFifo+0xce>

  ep = &hpcd->IN_ep[epnum];

  if (ep->xfer_count > ep->xfer_len)
  {
    return HAL_ERROR;
 80011ec:	2001      	movs	r0, #1
 80011ee:	e000      	b.n	80011f2 <PCD_WriteEmptyTxFifo+0xce>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
  }

  return HAL_OK;
 80011f0:	2000      	movs	r0, #0
}
 80011f2:	b002      	add	sp, #8
 80011f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080011f8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80011f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011fa:	b08b      	sub	sp, #44	; 0x2c
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80011fc:	2800      	cmp	r0, #0
 80011fe:	f000 808a 	beq.w	8001316 <HAL_PCD_Init+0x11e>
 8001202:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001204:	6805      	ldr	r5, [r0, #0]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001206:	f890 33bd 	ldrb.w	r3, [r0, #957]	; 0x3bd
 800120a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800120e:	d104      	bne.n	800121a <HAL_PCD_Init+0x22>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001210:	2300      	movs	r3, #0
 8001212:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001216:	f7ff fbf3 	bl	8000a00 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800121a:	2303      	movs	r3, #3
 800121c:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001220:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8001222:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001226:	d101      	bne.n	800122c <HAL_PCD_Init+0x34>
  {
    hpcd->Init.dma_enable = 0U;
 8001228:	2300      	movs	r3, #0
 800122a:	6123      	str	r3, [r4, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800122c:	6820      	ldr	r0, [r4, #0]
 800122e:	f000 fddb 	bl	8001de8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001232:	4625      	mov	r5, r4
 8001234:	f855 7b10 	ldr.w	r7, [r5], #16
 8001238:	466e      	mov	r6, sp
 800123a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800123c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800123e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001240:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001242:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001246:	e886 0003 	stmia.w	r6, {r0, r1}
 800124a:	1d23      	adds	r3, r4, #4
 800124c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800124e:	4638      	mov	r0, r7
 8001250:	f000 fd0a 	bl	8001c68 <USB_CoreInit>
 8001254:	b120      	cbz	r0, 8001260 <HAL_PCD_Init+0x68>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001256:	2302      	movs	r3, #2
 8001258:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
    return HAL_ERROR;
 800125c:	2501      	movs	r5, #1
 800125e:	e05b      	b.n	8001318 <HAL_PCD_Init+0x120>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001260:	2100      	movs	r1, #0
 8001262:	6820      	ldr	r0, [r4, #0]
 8001264:	f000 fdc6 	bl	8001df4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001268:	2300      	movs	r3, #0
 800126a:	e015      	b.n	8001298 <HAL_PCD_Init+0xa0>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800126c:	00d9      	lsls	r1, r3, #3
 800126e:	1ac8      	subs	r0, r1, r3
 8001270:	0082      	lsls	r2, r0, #2
 8001272:	4422      	add	r2, r4
 8001274:	2001      	movs	r0, #1
 8001276:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
    hpcd->IN_ep[i].num = i;
 800127a:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 800127e:	f8a2 3042 	strh.w	r3, [r2, #66]	; 0x42
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001282:	2000      	movs	r0, #0
 8001284:	f882 003f 	strb.w	r0, [r2, #63]	; 0x3f
    hpcd->IN_ep[i].maxpacket = 0U;
 8001288:	6450      	str	r0, [r2, #68]	; 0x44
    hpcd->IN_ep[i].xfer_buff = 0U;
 800128a:	6490      	str	r0, [r2, #72]	; 0x48
    hpcd->IN_ep[i].xfer_len = 0U;
 800128c:	1aca      	subs	r2, r1, r3
 800128e:	0091      	lsls	r1, r2, #2
 8001290:	4421      	add	r1, r4
 8001292:	6508      	str	r0, [r1, #80]	; 0x50

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001294:	3301      	adds	r3, #1
 8001296:	b2db      	uxtb	r3, r3
 8001298:	6865      	ldr	r5, [r4, #4]
 800129a:	42ab      	cmp	r3, r5
 800129c:	d3e6      	bcc.n	800126c <HAL_PCD_Init+0x74>
 800129e:	2300      	movs	r3, #0
 80012a0:	e015      	b.n	80012ce <HAL_PCD_Init+0xd6>
    hpcd->IN_ep[i].xfer_len = 0U;
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80012a2:	00d8      	lsls	r0, r3, #3
 80012a4:	1ac1      	subs	r1, r0, r3
 80012a6:	008a      	lsls	r2, r1, #2
 80012a8:	4422      	add	r2, r4
 80012aa:	2100      	movs	r1, #0
 80012ac:	f882 11fd 	strb.w	r1, [r2, #509]	; 0x1fd
    hpcd->OUT_ep[i].num = i;
 80012b0:	f882 31fc 	strb.w	r3, [r2, #508]	; 0x1fc
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80012b4:	f882 11ff 	strb.w	r1, [r2, #511]	; 0x1ff
    hpcd->OUT_ep[i].maxpacket = 0U;
 80012b8:	f8c2 1204 	str.w	r1, [r2, #516]	; 0x204
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80012bc:	f8c2 1208 	str.w	r1, [r2, #520]	; 0x208
    hpcd->OUT_ep[i].xfer_len = 0U;
 80012c0:	1ac2      	subs	r2, r0, r3
 80012c2:	0090      	lsls	r0, r2, #2
 80012c4:	4420      	add	r0, r4
 80012c6:	f8c0 1210 	str.w	r1, [r0, #528]	; 0x210
    hpcd->IN_ep[i].maxpacket = 0U;
    hpcd->IN_ep[i].xfer_buff = 0U;
    hpcd->IN_ep[i].xfer_len = 0U;
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80012ca:	3301      	adds	r3, #1
 80012cc:	b2db      	uxtb	r3, r3
 80012ce:	429d      	cmp	r5, r3
 80012d0:	d8e7      	bhi.n	80012a2 <HAL_PCD_Init+0xaa>
    hpcd->OUT_ep[i].xfer_buff = 0U;
    hpcd->OUT_ep[i].xfer_len = 0U;
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80012d2:	4625      	mov	r5, r4
 80012d4:	f855 7b10 	ldr.w	r7, [r5], #16
 80012d8:	466e      	mov	r6, sp
 80012da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012dc:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80012de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012e0:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80012e2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80012e6:	e886 0003 	stmia.w	r6, {r0, r1}
 80012ea:	1d23      	adds	r3, r4, #4
 80012ec:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012ee:	4638      	mov	r0, r7
 80012f0:	f000 fdc6 	bl	8001e80 <USB_DevInit>
 80012f4:	4605      	mov	r5, r0
 80012f6:	b120      	cbz	r0, 8001302 <HAL_PCD_Init+0x10a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80012f8:	2302      	movs	r3, #2
 80012fa:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
    return HAL_ERROR;
 80012fe:	2501      	movs	r5, #1
 8001300:	e00a      	b.n	8001318 <HAL_PCD_Init+0x120>
  }

  hpcd->USB_Address = 0U;
 8001302:	2300      	movs	r3, #0
 8001304:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8001308:	2301      	movs	r3, #1
 800130a:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
  #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800130e:	6820      	ldr	r0, [r4, #0]
 8001310:	f001 f960 	bl	80025d4 <USB_DevDisconnect>

  return HAL_OK;
 8001314:	e000      	b.n	8001318 <HAL_PCD_Init+0x120>
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
  {
    return HAL_ERROR;
 8001316:	2501      	movs	r5, #1
  }
  #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 8001318:	4628      	mov	r0, r5
 800131a:	b00b      	add	sp, #44	; 0x2c
 800131c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800131e:	bf00      	nop

08001320 <HAL_PCD_Start>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001320:	6802      	ldr	r2, [r0, #0]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 8001322:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8001326:	2b01      	cmp	r3, #1
 8001328:	d018      	beq.n	800135c <HAL_PCD_Start+0x3c>
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800132a:	b510      	push	{r4, lr}
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 800132c:	2301      	movs	r3, #1
 800132e:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8001332:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001334:	2b01      	cmp	r3, #1
 8001336:	d106      	bne.n	8001346 <HAL_PCD_Start+0x26>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8001338:	6983      	ldr	r3, [r0, #24]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800133a:	2b01      	cmp	r3, #1
 800133c:	d003      	beq.n	8001346 <HAL_PCD_Start+0x26>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800133e:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8001340:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001344:	6393      	str	r3, [r2, #56]	; 0x38
 8001346:	4604      	mov	r4, r0
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
  (void)USB_DevConnect(hpcd->Instance);
 8001348:	6800      	ldr	r0, [r0, #0]
 800134a:	f001 f937 	bl	80025bc <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 800134e:	6820      	ldr	r0, [r4, #0]
 8001350:	f000 fd44 	bl	8001ddc <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8001354:	2000      	movs	r0, #0
 8001356:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
  return HAL_OK;
 800135a:	bd10      	pop	{r4, pc}
{
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 800135c:	2002      	movs	r0, #2
 800135e:	4770      	bx	lr

08001360 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001360:	b570      	push	{r4, r5, r6, lr}
 8001362:	4605      	mov	r5, r0
 8001364:	460e      	mov	r6, r1
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001366:	6803      	ldr	r3, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8001368:	6c19      	ldr	r1, [r3, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800136a:	eb03 1346 	add.w	r3, r3, r6, lsl #5
 800136e:	f503 6430 	add.w	r4, r3, #2816	; 0xb00
 8001372:	68a3      	ldr	r3, [r4, #8]

  if (hpcd->Init.dma_enable == 1U)
 8001374:	6902      	ldr	r2, [r0, #16]
 8001376:	2a01      	cmp	r2, #1
 8001378:	d150      	bne.n	800141c <PCD_EP_OutXfrComplete_int+0xbc>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800137a:	f013 0f08 	tst.w	r3, #8
 800137e:	d014      	beq.n	80013aa <PCD_EP_OutXfrComplete_int+0x4a>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001380:	4a33      	ldr	r2, [pc, #204]	; (8001450 <PCD_EP_OutXfrComplete_int+0xf0>)
 8001382:	4291      	cmp	r1, r2
 8001384:	d905      	bls.n	8001392 <PCD_EP_OutXfrComplete_int+0x32>
 8001386:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800138a:	d002      	beq.n	8001392 <PCD_EP_OutXfrComplete_int+0x32>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800138c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001390:	60a3      	str	r3, [r4, #8]

      /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SetupStageCallback(hpcd);
#else
      HAL_PCD_SetupStageCallback(hpcd);
 8001392:	4628      	mov	r0, r5
 8001394:	f7ff fb80 	bl	8000a98 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001398:	f505 7271 	add.w	r2, r5, #964	; 0x3c4
 800139c:	2101      	movs	r1, #1
 800139e:	6828      	ldr	r0, [r5, #0]
 80013a0:	f001 f978 	bl	8002694 <USB_EP0_OutStart>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80013a4:	2308      	movs	r3, #8
 80013a6:	60a3      	str	r3, [r4, #8]
 80013a8:	e04f      	b.n	800144a <PCD_EP_OutXfrComplete_int+0xea>
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80013aa:	f013 0f20 	tst.w	r3, #32
 80013ae:	d002      	beq.n	80013b6 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80013b0:	2320      	movs	r3, #32
 80013b2:	60a3      	str	r3, [r4, #8]
 80013b4:	e049      	b.n	800144a <PCD_EP_OutXfrComplete_int+0xea>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80013b6:	f013 0f28 	tst.w	r3, #40	; 0x28
 80013ba:	d146      	bne.n	800144a <PCD_EP_OutXfrComplete_int+0xea>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80013bc:	4a24      	ldr	r2, [pc, #144]	; (8001450 <PCD_EP_OutXfrComplete_int+0xf0>)
 80013be:	4291      	cmp	r1, r2
 80013c0:	d906      	bls.n	80013d0 <PCD_EP_OutXfrComplete_int+0x70>
 80013c2:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80013c6:	d003      	beq.n	80013d0 <PCD_EP_OutXfrComplete_int+0x70>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80013c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80013cc:	60a3      	str	r3, [r4, #8]
 80013ce:	e03c      	b.n	800144a <PCD_EP_OutXfrComplete_int+0xea>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80013d0:	00f2      	lsls	r2, r6, #3
 80013d2:	1b92      	subs	r2, r2, r6
 80013d4:	0093      	lsls	r3, r2, #2
 80013d6:	442b      	add	r3, r5
 80013d8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80013dc:	6921      	ldr	r1, [r4, #16]
 80013de:	f3c1 0112 	ubfx	r1, r1, #0, #19
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80013e2:	1a52      	subs	r2, r2, r1
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
 80013e4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
          hpcd->OUT_ep[epnum].maxpacket -
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80013e8:	f8d3 1208 	ldr.w	r1, [r3, #520]	; 0x208
 80013ec:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80013f0:	440a      	add	r2, r1
 80013f2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80013f6:	b2f1      	uxtb	r1, r6
 80013f8:	4628      	mov	r0, r5
 80013fa:	f7ff fb55 	bl	8000aa8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80013fe:	bb26      	cbnz	r6, 800144a <PCD_EP_OutXfrComplete_int+0xea>
 8001400:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
 8001404:	00b3      	lsls	r3, r6, #2
 8001406:	442b      	add	r3, r5
 8001408:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800140c:	b9eb      	cbnz	r3, 800144a <PCD_EP_OutXfrComplete_int+0xea>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800140e:	f505 7271 	add.w	r2, r5, #964	; 0x3c4
 8001412:	2101      	movs	r1, #1
 8001414:	6828      	ldr	r0, [r5, #0]
 8001416:	f001 f93d 	bl	8002694 <USB_EP0_OutStart>
 800141a:	e016      	b.n	800144a <PCD_EP_OutXfrComplete_int+0xea>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800141c:	4a0d      	ldr	r2, [pc, #52]	; (8001454 <PCD_EP_OutXfrComplete_int+0xf4>)
 800141e:	4291      	cmp	r1, r2
 8001420:	d110      	bne.n	8001444 <PCD_EP_OutXfrComplete_int+0xe4>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8001422:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8001426:	d003      	beq.n	8001430 <PCD_EP_OutXfrComplete_int+0xd0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001428:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800142c:	60a3      	str	r3, [r4, #8]
 800142e:	e00c      	b.n	800144a <PCD_EP_OutXfrComplete_int+0xea>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001430:	f013 0f20 	tst.w	r3, #32
 8001434:	d001      	beq.n	800143a <PCD_EP_OutXfrComplete_int+0xda>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001436:	2320      	movs	r3, #32
 8001438:	60a3      	str	r3, [r4, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800143a:	b2f1      	uxtb	r1, r6
 800143c:	4628      	mov	r0, r5
 800143e:	f7ff fb33 	bl	8000aa8 <HAL_PCD_DataOutStageCallback>
 8001442:	e002      	b.n	800144a <PCD_EP_OutXfrComplete_int+0xea>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001444:	b2f1      	uxtb	r1, r6
 8001446:	f7ff fb2f 	bl	8000aa8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
}
 800144a:	2000      	movs	r0, #0
 800144c:	bd70      	pop	{r4, r5, r6, pc}
 800144e:	bf00      	nop
 8001450:	4f54300a 	.word	0x4f54300a
 8001454:	4f54310a 	.word	0x4f54310a

08001458 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001458:	b538      	push	{r3, r4, r5, lr}
 800145a:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800145c:	6803      	ldr	r3, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800145e:	6c1d      	ldr	r5, [r3, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8001460:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 8001464:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8001468:	688a      	ldr	r2, [r1, #8]

  if (hpcd->Init.dma_enable == 1U)
 800146a:	6903      	ldr	r3, [r0, #16]
 800146c:	2b01      	cmp	r3, #1
 800146e:	d109      	bne.n	8001484 <PCD_EP_OutSetupPacket_int+0x2c>
  {
    /* StupPktRcvd = 1 pending setup packet int */
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001470:	4b11      	ldr	r3, [pc, #68]	; (80014b8 <PCD_EP_OutSetupPacket_int+0x60>)
 8001472:	429d      	cmp	r5, r3
 8001474:	d90f      	bls.n	8001496 <PCD_EP_OutSetupPacket_int+0x3e>
 8001476:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 800147a:	d00c      	beq.n	8001496 <PCD_EP_OutSetupPacket_int+0x3e>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800147c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001480:	608b      	str	r3, [r1, #8]
 8001482:	e008      	b.n	8001496 <PCD_EP_OutSetupPacket_int+0x3e>
    }
  }
  else
  {
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 8001484:	4b0d      	ldr	r3, [pc, #52]	; (80014bc <PCD_EP_OutSetupPacket_int+0x64>)
 8001486:	429d      	cmp	r5, r3
 8001488:	d105      	bne.n	8001496 <PCD_EP_OutSetupPacket_int+0x3e>
 800148a:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 800148e:	d002      	beq.n	8001496 <PCD_EP_OutSetupPacket_int+0x3e>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001490:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001494:	608b      	str	r3, [r1, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8001496:	4620      	mov	r0, r4
 8001498:	f7ff fafe 	bl	8000a98 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800149c:	4b06      	ldr	r3, [pc, #24]	; (80014b8 <PCD_EP_OutSetupPacket_int+0x60>)
 800149e:	429d      	cmp	r5, r3
 80014a0:	d908      	bls.n	80014b4 <PCD_EP_OutSetupPacket_int+0x5c>
 80014a2:	6923      	ldr	r3, [r4, #16]
 80014a4:	2b01      	cmp	r3, #1
 80014a6:	d105      	bne.n	80014b4 <PCD_EP_OutSetupPacket_int+0x5c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80014a8:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80014ac:	2101      	movs	r1, #1
 80014ae:	6820      	ldr	r0, [r4, #0]
 80014b0:	f001 f8f0 	bl	8002694 <USB_EP0_OutStart>
  }

  return HAL_OK;
}
 80014b4:	2000      	movs	r0, #0
 80014b6:	bd38      	pop	{r3, r4, r5, pc}
 80014b8:	4f54300a 	.word	0x4f54300a
 80014bc:	4f54310a 	.word	0x4f54310a

080014c0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80014c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80014c4:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80014c6:	6805      	ldr	r5, [r0, #0]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80014c8:	4628      	mov	r0, r5
 80014ca:	f001 f8c3 	bl	8002654 <USB_GetMode>
 80014ce:	2800      	cmp	r0, #0
 80014d0:	f040 8219 	bne.w	8001906 <HAL_PCD_IRQHandler+0x446>
 80014d4:	462e      	mov	r6, r5
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80014d6:	6820      	ldr	r0, [r4, #0]
 80014d8:	f001 f888 	bl	80025ec <USB_ReadInterrupts>
 80014dc:	2800      	cmp	r0, #0
 80014de:	f000 8212 	beq.w	8001906 <HAL_PCD_IRQHandler+0x446>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80014e2:	6820      	ldr	r0, [r4, #0]
 80014e4:	f001 f882 	bl	80025ec <USB_ReadInterrupts>
 80014e8:	f010 0f02 	tst.w	r0, #2
 80014ec:	d004      	beq.n	80014f8 <HAL_PCD_IRQHandler+0x38>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80014ee:	6822      	ldr	r2, [r4, #0]
 80014f0:	6953      	ldr	r3, [r2, #20]
 80014f2:	f003 0302 	and.w	r3, r3, #2
 80014f6:	6153      	str	r3, [r2, #20]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80014f8:	6820      	ldr	r0, [r4, #0]
 80014fa:	f001 f877 	bl	80025ec <USB_ReadInterrupts>
 80014fe:	f410 2f00 	tst.w	r0, #524288	; 0x80000
 8001502:	d04e      	beq.n	80015a2 <HAL_PCD_IRQHandler+0xe2>
    {
      epnum = 0U;

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001504:	6820      	ldr	r0, [r4, #0]
 8001506:	f001 f875 	bl	80025f4 <USB_ReadDevAllOutEpInterrupt>
 800150a:	4607      	mov	r7, r0
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
    {
      epnum = 0U;
 800150c:	f04f 0800 	mov.w	r8, #0

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);

      while (ep_intr != 0U)
 8001510:	e045      	b.n	800159e <HAL_PCD_IRQHandler+0xde>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001512:	f017 0f01 	tst.w	r7, #1
 8001516:	d03f      	beq.n	8001598 <HAL_PCD_IRQHandler+0xd8>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001518:	fa5f f188 	uxtb.w	r1, r8
 800151c:	6820      	ldr	r0, [r4, #0]
 800151e:	f001 f879 	bl	8002614 <USB_ReadDevOutEPInterrupt>
 8001522:	4681      	mov	r9, r0

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001524:	f010 0f01 	tst.w	r0, #1
 8001528:	d008      	beq.n	800153c <HAL_PCD_IRQHandler+0x7c>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800152a:	eb06 1348 	add.w	r3, r6, r8, lsl #5
 800152e:	2201      	movs	r2, #1
 8001530:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001534:	4641      	mov	r1, r8
 8001536:	4620      	mov	r0, r4
 8001538:	f7ff ff12 	bl	8001360 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800153c:	f019 0f08 	tst.w	r9, #8
 8001540:	d008      	beq.n	8001554 <HAL_PCD_IRQHandler+0x94>
          {
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001542:	4641      	mov	r1, r8
 8001544:	4620      	mov	r0, r4
 8001546:	f7ff ff87 	bl	8001458 <PCD_EP_OutSetupPacket_int>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800154a:	eb06 1348 	add.w	r3, r6, r8, lsl #5
 800154e:	2208      	movs	r2, #8
 8001550:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001554:	f019 0f10 	tst.w	r9, #16
 8001558:	d004      	beq.n	8001564 <HAL_PCD_IRQHandler+0xa4>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800155a:	eb06 1348 	add.w	r3, r6, r8, lsl #5
 800155e:	2210      	movs	r2, #16
 8001560:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001564:	f019 0f20 	tst.w	r9, #32
 8001568:	d00d      	beq.n	8001586 <HAL_PCD_IRQHandler+0xc6>
          {
            if (hpcd->Init.dma_enable == 1U)
 800156a:	6923      	ldr	r3, [r4, #16]
 800156c:	2b01      	cmp	r3, #1
 800156e:	d105      	bne.n	800157c <HAL_PCD_IRQHandler+0xbc>
            {
              (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001570:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8001574:	2101      	movs	r1, #1
 8001576:	6820      	ldr	r0, [r4, #0]
 8001578:	f001 f88c 	bl	8002694 <USB_EP0_OutStart>
            }
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800157c:	eb06 1348 	add.w	r3, r6, r8, lsl #5
 8001580:	2220      	movs	r2, #32
 8001582:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001586:	f419 5f00 	tst.w	r9, #8192	; 0x2000
 800158a:	d005      	beq.n	8001598 <HAL_PCD_IRQHandler+0xd8>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800158c:	eb06 1348 	add.w	r3, r6, r8, lsl #5
 8001590:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001594:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
          }
        }
        epnum++;
 8001598:	f108 0801 	add.w	r8, r8, #1
        ep_intr >>= 1U;
 800159c:	087f      	lsrs	r7, r7, #1
      epnum = 0U;

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);

      while (ep_intr != 0U)
 800159e:	2f00      	cmp	r7, #0
 80015a0:	d1b7      	bne.n	8001512 <HAL_PCD_IRQHandler+0x52>
        epnum++;
        ep_intr >>= 1U;
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80015a2:	6820      	ldr	r0, [r4, #0]
 80015a4:	f001 f822 	bl	80025ec <USB_ReadInterrupts>
 80015a8:	f410 2f80 	tst.w	r0, #262144	; 0x40000
 80015ac:	d071      	beq.n	8001692 <HAL_PCD_IRQHandler+0x1d2>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80015ae:	6820      	ldr	r0, [r4, #0]
 80015b0:	f001 f828 	bl	8002604 <USB_ReadDevAllInEpInterrupt>
 80015b4:	4607      	mov	r7, r0

      epnum = 0U;
 80015b6:	f04f 0800 	mov.w	r8, #0

      while (ep_intr != 0U)
 80015ba:	e068      	b.n	800168e <HAL_PCD_IRQHandler+0x1ce>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80015bc:	f017 0f01 	tst.w	r7, #1
 80015c0:	d062      	beq.n	8001688 <HAL_PCD_IRQHandler+0x1c8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80015c2:	fa5f fa88 	uxtb.w	sl, r8
 80015c6:	4651      	mov	r1, sl
 80015c8:	6820      	ldr	r0, [r4, #0]
 80015ca:	f001 f82d 	bl	8002628 <USB_ReadDevInEPInterrupt>
 80015ce:	4681      	mov	r9, r0

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80015d0:	f010 0f01 	tst.w	r0, #1
 80015d4:	d031      	beq.n	800163a <HAL_PCD_IRQHandler+0x17a>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80015d6:	f008 030f 	and.w	r3, r8, #15
 80015da:	2101      	movs	r1, #1
 80015dc:	fa01 f203 	lsl.w	r2, r1, r3
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80015e0:	f8d6 3834 	ldr.w	r3, [r6, #2100]	; 0x834
 80015e4:	ea23 0302 	bic.w	r3, r3, r2
 80015e8:	f8c6 3834 	str.w	r3, [r6, #2100]	; 0x834

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80015ec:	eb06 1348 	add.w	r3, r6, r8, lsl #5
 80015f0:	f8c3 1908 	str.w	r1, [r3, #2312]	; 0x908

            if (hpcd->Init.dma_enable == 1U)
 80015f4:	6923      	ldr	r3, [r4, #16]
 80015f6:	428b      	cmp	r3, r1
 80015f8:	d109      	bne.n	800160e <HAL_PCD_IRQHandler+0x14e>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80015fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80015fe:	ebc8 0202 	rsb	r2, r8, r2
 8001602:	0093      	lsls	r3, r2, #2
 8001604:	4423      	add	r3, r4
 8001606:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8001608:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800160a:	440a      	add	r2, r1
 800160c:	649a      	str	r2, [r3, #72]	; 0x48
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800160e:	4651      	mov	r1, sl
 8001610:	4620      	mov	r0, r4
 8001612:	f7ff fa55 	bl	8000ac0 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

            if (hpcd->Init.dma_enable == 1U)
 8001616:	6923      	ldr	r3, [r4, #16]
 8001618:	2b01      	cmp	r3, #1
 800161a:	d10e      	bne.n	800163a <HAL_PCD_IRQHandler+0x17a>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800161c:	f1b8 0f00 	cmp.w	r8, #0
 8001620:	d10b      	bne.n	800163a <HAL_PCD_IRQHandler+0x17a>
 8001622:	ebc8 02c8 	rsb	r2, r8, r8, lsl #3
 8001626:	0093      	lsls	r3, r2, #2
 8001628:	4423      	add	r3, r4
 800162a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800162c:	b92b      	cbnz	r3, 800163a <HAL_PCD_IRQHandler+0x17a>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800162e:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8001632:	2101      	movs	r1, #1
 8001634:	6820      	ldr	r0, [r4, #0]
 8001636:	f001 f82d 	bl	8002694 <USB_EP0_OutStart>
              }
            }
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800163a:	f019 0f08 	tst.w	r9, #8
 800163e:	d004      	beq.n	800164a <HAL_PCD_IRQHandler+0x18a>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001640:	eb06 1348 	add.w	r3, r6, r8, lsl #5
 8001644:	2208      	movs	r2, #8
 8001646:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800164a:	f019 0f10 	tst.w	r9, #16
 800164e:	d004      	beq.n	800165a <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001650:	eb06 1348 	add.w	r3, r6, r8, lsl #5
 8001654:	2210      	movs	r2, #16
 8001656:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800165a:	f019 0f40 	tst.w	r9, #64	; 0x40
 800165e:	d004      	beq.n	800166a <HAL_PCD_IRQHandler+0x1aa>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001660:	eb06 1348 	add.w	r3, r6, r8, lsl #5
 8001664:	2240      	movs	r2, #64	; 0x40
 8001666:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800166a:	f019 0f02 	tst.w	r9, #2
 800166e:	d004      	beq.n	800167a <HAL_PCD_IRQHandler+0x1ba>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001670:	eb06 1348 	add.w	r3, r6, r8, lsl #5
 8001674:	2202      	movs	r2, #2
 8001676:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800167a:	f019 0f80 	tst.w	r9, #128	; 0x80
 800167e:	d003      	beq.n	8001688 <HAL_PCD_IRQHandler+0x1c8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001680:	4641      	mov	r1, r8
 8001682:	4620      	mov	r0, r4
 8001684:	f7ff fd4e 	bl	8001124 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001688:	f108 0801 	add.w	r8, r8, #1
        ep_intr >>= 1U;
 800168c:	087f      	lsrs	r7, r7, #1
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);

      epnum = 0U;

      while (ep_intr != 0U)
 800168e:	2f00      	cmp	r7, #0
 8001690:	d194      	bne.n	80015bc <HAL_PCD_IRQHandler+0xfc>
        ep_intr >>= 1U;
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001692:	6820      	ldr	r0, [r4, #0]
 8001694:	f000 ffaa 	bl	80025ec <USB_ReadInterrupts>
 8001698:	2800      	cmp	r0, #0
 800169a:	da18      	bge.n	80016ce <HAL_PCD_IRQHandler+0x20e>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800169c:	f8d5 3804 	ldr.w	r3, [r5, #2052]	; 0x804
 80016a0:	f023 0301 	bic.w	r3, r3, #1
 80016a4:	f8c5 3804 	str.w	r3, [r5, #2052]	; 0x804

      if (hpcd->LPM_State == LPM_L1)
 80016a8:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 80016ac:	2b01      	cmp	r3, #1
 80016ae:	d106      	bne.n	80016be <HAL_PCD_IRQHandler+0x1fe>
      {
        hpcd->LPM_State = LPM_L0;
 80016b0:	2100      	movs	r1, #0
 80016b2:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80016b6:	4620      	mov	r0, r4
 80016b8:	f000 fab6 	bl	8001c28 <HAL_PCDEx_LPM_Callback>
 80016bc:	e002      	b.n	80016c4 <HAL_PCD_IRQHandler+0x204>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80016be:	4620      	mov	r0, r4
 80016c0:	f7ff fa3a 	bl	8000b38 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80016c4:	6822      	ldr	r2, [r4, #0]
 80016c6:	6953      	ldr	r3, [r2, #20]
 80016c8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80016cc:	6153      	str	r3, [r2, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80016ce:	6820      	ldr	r0, [r4, #0]
 80016d0:	f000 ff8c 	bl	80025ec <USB_ReadInterrupts>
 80016d4:	f410 6f00 	tst.w	r0, #2048	; 0x800
 80016d8:	d00c      	beq.n	80016f4 <HAL_PCD_IRQHandler+0x234>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80016da:	f8d5 3808 	ldr.w	r3, [r5, #2056]	; 0x808
 80016de:	f013 0f01 	tst.w	r3, #1
 80016e2:	d002      	beq.n	80016ea <HAL_PCD_IRQHandler+0x22a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80016e4:	4620      	mov	r0, r4
 80016e6:	f7ff fa0f 	bl	8000b08 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80016ea:	6822      	ldr	r2, [r4, #0]
 80016ec:	6953      	ldr	r3, [r2, #20]
 80016ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80016f2:	6153      	str	r3, [r2, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80016f4:	6820      	ldr	r0, [r4, #0]
 80016f6:	f000 ff79 	bl	80025ec <USB_ReadInterrupts>
 80016fa:	f410 5f80 	tst.w	r0, #4096	; 0x1000
 80016fe:	d04f      	beq.n	80017a0 <HAL_PCD_IRQHandler+0x2e0>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001700:	f505 6700 	add.w	r7, r5, #2048	; 0x800
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	f023 0301 	bic.w	r3, r3, #1
 800170a:	607b      	str	r3, [r7, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800170c:	2110      	movs	r1, #16
 800170e:	6820      	ldr	r0, [r4, #0]
 8001710:	f000 fb88 	bl	8001e24 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001714:	2200      	movs	r2, #0
 8001716:	e014      	b.n	8001742 <HAL_PCD_IRQHandler+0x282>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001718:	eb06 1342 	add.w	r3, r6, r2, lsl #5
 800171c:	f64f 307f 	movw	r0, #64383	; 0xfb7f
 8001720:	f8c3 0908 	str.w	r0, [r3, #2312]	; 0x908
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001724:	f8d3 1900 	ldr.w	r1, [r3, #2304]	; 0x900
 8001728:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
 800172c:	f8c3 1900 	str.w	r1, [r3, #2304]	; 0x900
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001730:	f8c3 0b08 	str.w	r0, [r3, #2824]	; 0xb08
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001734:	f8d3 1b00 	ldr.w	r1, [r3, #2816]	; 0xb00
 8001738:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
 800173c:	f8c3 1b00 	str.w	r1, [r3, #2816]	; 0xb00
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001740:	3201      	adds	r2, #1
 8001742:	6863      	ldr	r3, [r4, #4]
 8001744:	429a      	cmp	r2, r3
 8001746:	d3e7      	bcc.n	8001718 <HAL_PCD_IRQHandler+0x258>
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001748:	69fb      	ldr	r3, [r7, #28]
 800174a:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800174e:	61fb      	str	r3, [r7, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001750:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001752:	b153      	cbz	r3, 800176a <HAL_PCD_IRQHandler+0x2aa>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001754:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001758:	f043 030b 	orr.w	r3, r3, #11
 800175c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001760:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001762:	f043 030b 	orr.w	r3, r3, #11
 8001766:	647b      	str	r3, [r7, #68]	; 0x44
 8001768:	e009      	b.n	800177e <HAL_PCD_IRQHandler+0x2be>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001770:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8001774:	617b      	str	r3, [r7, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	f043 030b 	orr.w	r3, r3, #11
 800177c:	613b      	str	r3, [r7, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800177e:	f8d5 3800 	ldr.w	r3, [r5, #2048]	; 0x800
 8001782:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8001786:	f8c5 3800 	str.w	r3, [r5, #2048]	; 0x800

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800178a:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800178e:	7c21      	ldrb	r1, [r4, #16]
 8001790:	6820      	ldr	r0, [r4, #0]
 8001792:	f000 ff7f 	bl	8002694 <USB_EP0_OutStart>
                             (uint8_t *)hpcd->Setup);

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001796:	6822      	ldr	r2, [r4, #0]
 8001798:	6953      	ldr	r3, [r2, #20]
 800179a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800179e:	6153      	str	r3, [r2, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80017a0:	6820      	ldr	r0, [r4, #0]
 80017a2:	f000 ff23 	bl	80025ec <USB_ReadInterrupts>
 80017a6:	f410 5f00 	tst.w	r0, #8192	; 0x2000
 80017aa:	d016      	beq.n	80017da <HAL_PCD_IRQHandler+0x31a>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80017ac:	6820      	ldr	r0, [r4, #0]
 80017ae:	f000 ff55 	bl	800265c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80017b2:	6820      	ldr	r0, [r4, #0]
 80017b4:	f000 fc34 	bl	8002020 <USB_GetDevSpeed>
 80017b8:	60e0      	str	r0, [r4, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80017ba:	6826      	ldr	r6, [r4, #0]
 80017bc:	f001 fabe 	bl	8002d3c <HAL_RCC_GetHCLKFreq>
 80017c0:	7b22      	ldrb	r2, [r4, #12]
 80017c2:	4601      	mov	r1, r0
 80017c4:	4630      	mov	r0, r6
 80017c6:	f000 fa93 	bl	8001cf0 <USB_SetTurnaroundTime>
                                  (uint8_t)hpcd->Init.speed);

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80017ca:	4620      	mov	r0, r4
 80017cc:	f7ff f98a 	bl	8000ae4 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80017d0:	6822      	ldr	r2, [r4, #0]
 80017d2:	6953      	ldr	r3, [r2, #20]
 80017d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80017d8:	6153      	str	r3, [r2, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80017da:	6820      	ldr	r0, [r4, #0]
 80017dc:	f000 ff06 	bl	80025ec <USB_ReadInterrupts>
 80017e0:	f010 0f10 	tst.w	r0, #16
 80017e4:	d043      	beq.n	800186e <HAL_PCD_IRQHandler+0x3ae>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80017e6:	6822      	ldr	r2, [r4, #0]
 80017e8:	6993      	ldr	r3, [r2, #24]
 80017ea:	f023 0310 	bic.w	r3, r3, #16
 80017ee:	6193      	str	r3, [r2, #24]

      temp = USBx->GRXSTSP;
 80017f0:	6a2e      	ldr	r6, [r5, #32]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80017f2:	f006 070f 	and.w	r7, r6, #15

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80017f6:	f3c6 4343 	ubfx	r3, r6, #17, #4
 80017fa:	2b02      	cmp	r3, #2
 80017fc:	d11f      	bne.n	800183e <HAL_PCD_IRQHandler+0x37e>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80017fe:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8001802:	421e      	tst	r6, r3
 8001804:	d02e      	beq.n	8001864 <HAL_PCD_IRQHandler+0x3a4>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001806:	ea4f 09c7 	mov.w	r9, r7, lsl #3
 800180a:	ebc7 0309 	rsb	r3, r7, r9
 800180e:	ea4f 0883 	mov.w	r8, r3, lsl #2
 8001812:	44a0      	add	r8, r4
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001814:	0936      	lsrs	r6, r6, #4

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001816:	f3c6 020a 	ubfx	r2, r6, #0, #11
 800181a:	f8d8 1208 	ldr.w	r1, [r8, #520]	; 0x208
 800181e:	4628      	mov	r0, r5
 8001820:	f000 fe4e 	bl	80024c0 <USB_ReadPacket>
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001824:	f3c6 060a 	ubfx	r6, r6, #0, #11
 8001828:	f8d8 3208 	ldr.w	r3, [r8, #520]	; 0x208
 800182c:	4433      	add	r3, r6
 800182e:	f8c8 3208 	str.w	r3, [r8, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001832:	f8d8 3214 	ldr.w	r3, [r8, #532]	; 0x214
 8001836:	441e      	add	r6, r3
 8001838:	f8c8 6214 	str.w	r6, [r8, #532]	; 0x214
 800183c:	e012      	b.n	8001864 <HAL_PCD_IRQHandler+0x3a4>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800183e:	2b06      	cmp	r3, #6
 8001840:	d110      	bne.n	8001864 <HAL_PCD_IRQHandler+0x3a4>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001842:	2208      	movs	r2, #8
 8001844:	f504 7171 	add.w	r1, r4, #964	; 0x3c4
 8001848:	4628      	mov	r0, r5
 800184a:	f000 fe39 	bl	80024c0 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800184e:	f3c6 160a 	ubfx	r6, r6, #4, #11
 8001852:	00fb      	lsls	r3, r7, #3
 8001854:	1bd9      	subs	r1, r3, r7
 8001856:	008a      	lsls	r2, r1, #2
 8001858:	4422      	add	r2, r4
 800185a:	f8d2 3214 	ldr.w	r3, [r2, #532]	; 0x214
 800185e:	4433      	add	r3, r6
 8001860:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001864:	6822      	ldr	r2, [r4, #0]
 8001866:	6993      	ldr	r3, [r2, #24]
 8001868:	f043 0310 	orr.w	r3, r3, #16
 800186c:	6193      	str	r3, [r2, #24]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800186e:	6820      	ldr	r0, [r4, #0]
 8001870:	f000 febc 	bl	80025ec <USB_ReadInterrupts>
 8001874:	f010 0f08 	tst.w	r0, #8
 8001878:	d007      	beq.n	800188a <HAL_PCD_IRQHandler+0x3ca>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800187a:	4620      	mov	r0, r4
 800187c:	f7ff f92c 	bl	8000ad8 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001880:	6822      	ldr	r2, [r4, #0]
 8001882:	6953      	ldr	r3, [r2, #20]
 8001884:	f003 0308 	and.w	r3, r3, #8
 8001888:	6153      	str	r3, [r2, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800188a:	6820      	ldr	r0, [r4, #0]
 800188c:	f000 feae 	bl	80025ec <USB_ReadInterrupts>
 8001890:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 8001894:	d008      	beq.n	80018a8 <HAL_PCD_IRQHandler+0x3e8>
      epnum = 0U;

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001896:	2100      	movs	r1, #0
 8001898:	4620      	mov	r0, r4
 800189a:	f7ff f959 	bl	8000b50 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800189e:	6822      	ldr	r2, [r4, #0]
 80018a0:	6953      	ldr	r3, [r2, #20]
 80018a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018a6:	6153      	str	r3, [r2, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80018a8:	6820      	ldr	r0, [r4, #0]
 80018aa:	f000 fe9f 	bl	80025ec <USB_ReadInterrupts>
 80018ae:	f410 1f00 	tst.w	r0, #2097152	; 0x200000
 80018b2:	d008      	beq.n	80018c6 <HAL_PCD_IRQHandler+0x406>
      epnum = 0U;

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80018b4:	2100      	movs	r1, #0
 80018b6:	4620      	mov	r0, r4
 80018b8:	f7ff f944 	bl	8000b44 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80018bc:	6822      	ldr	r2, [r4, #0]
 80018be:	6953      	ldr	r3, [r2, #20]
 80018c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018c4:	6153      	str	r3, [r2, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80018c6:	6820      	ldr	r0, [r4, #0]
 80018c8:	f000 fe90 	bl	80025ec <USB_ReadInterrupts>
 80018cc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80018d0:	d007      	beq.n	80018e2 <HAL_PCD_IRQHandler+0x422>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80018d2:	4620      	mov	r0, r4
 80018d4:	f7ff f942 	bl	8000b5c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80018d8:	6822      	ldr	r2, [r4, #0]
 80018da:	6953      	ldr	r3, [r2, #20]
 80018dc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80018e0:	6153      	str	r3, [r2, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80018e2:	6820      	ldr	r0, [r4, #0]
 80018e4:	f000 fe82 	bl	80025ec <USB_ReadInterrupts>
 80018e8:	f010 0f04 	tst.w	r0, #4
 80018ec:	d00b      	beq.n	8001906 <HAL_PCD_IRQHandler+0x446>
    {
      temp = hpcd->Instance->GOTGINT;
 80018ee:	6823      	ldr	r3, [r4, #0]
 80018f0:	685d      	ldr	r5, [r3, #4]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80018f2:	f015 0f04 	tst.w	r5, #4
 80018f6:	d002      	beq.n	80018fe <HAL_PCD_IRQHandler+0x43e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80018f8:	4620      	mov	r0, r4
 80018fa:	f7ff f935 	bl	8000b68 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80018fe:	6822      	ldr	r2, [r4, #0]
 8001900:	6853      	ldr	r3, [r2, #4]
 8001902:	432b      	orrs	r3, r5
 8001904:	6053      	str	r3, [r2, #4]
 8001906:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800190a:	bf00      	nop

0800190c <HAL_PCD_SetAddress>:
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
  __HAL_LOCK(hpcd);
 800190c:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8001910:	2b01      	cmp	r3, #1
 8001912:	d00d      	beq.n	8001930 <HAL_PCD_SetAddress+0x24>
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001914:	b510      	push	{r4, lr}
 8001916:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8001918:	2301      	movs	r3, #1
 800191a:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
  hpcd->USB_Address = address;
 800191e:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001922:	6800      	ldr	r0, [r0, #0]
 8001924:	f000 fe3a 	bl	800259c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001928:	2000      	movs	r0, #0
 800192a:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
  return HAL_OK;
 800192e:	bd10      	pop	{r4, pc}
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
  __HAL_LOCK(hpcd);
 8001930:	2002      	movs	r0, #2
 8001932:	4770      	bx	lr

08001934 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8001934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001936:	f011 0f80 	tst.w	r1, #128	; 0x80
 800193a:	d00e      	beq.n	800195a <HAL_PCD_EP_Open+0x26>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800193c:	f001 060f 	and.w	r6, r1, #15
 8001940:	00f5      	lsls	r5, r6, #3
 8001942:	1baf      	subs	r7, r5, r6
 8001944:	00bc      	lsls	r4, r7, #2
 8001946:	4627      	mov	r7, r4
 8001948:	3438      	adds	r4, #56	; 0x38
 800194a:	4404      	add	r4, r0
 800194c:	3404      	adds	r4, #4
    ep->is_in = 1U;
 800194e:	463e      	mov	r6, r7
 8001950:	4406      	add	r6, r0
 8001952:	2501      	movs	r5, #1
 8001954:	f886 503d 	strb.w	r5, [r6, #61]	; 0x3d
 8001958:	e00e      	b.n	8001978 <HAL_PCD_EP_Open+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800195a:	f001 060f 	and.w	r6, r1, #15
 800195e:	00f5      	lsls	r5, r6, #3
 8001960:	1baf      	subs	r7, r5, r6
 8001962:	00bc      	lsls	r4, r7, #2
 8001964:	4627      	mov	r7, r4
 8001966:	f504 74fc 	add.w	r4, r4, #504	; 0x1f8
 800196a:	4404      	add	r4, r0
 800196c:	3404      	adds	r4, #4
    ep->is_in = 0U;
 800196e:	463e      	mov	r6, r7
 8001970:	4406      	add	r6, r0
 8001972:	2500      	movs	r5, #0
 8001974:	f886 51fd 	strb.w	r5, [r6, #509]	; 0x1fd
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001978:	f001 010f 	and.w	r1, r1, #15
 800197c:	7021      	strb	r1, [r4, #0]
  ep->maxpacket = ep_mps;
 800197e:	60a2      	str	r2, [r4, #8]
  ep->type = ep_type;
 8001980:	70e3      	strb	r3, [r4, #3]

  if (ep->is_in != 0U)
 8001982:	7862      	ldrb	r2, [r4, #1]
 8001984:	b102      	cbz	r2, 8001988 <HAL_PCD_EP_Open+0x54>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001986:	80e1      	strh	r1, [r4, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001988:	2b02      	cmp	r3, #2
 800198a:	d101      	bne.n	8001990 <HAL_PCD_EP_Open+0x5c>
  {
    ep->data_pid_start = 0U;
 800198c:	2300      	movs	r3, #0
 800198e:	7123      	strb	r3, [r4, #4]
  }

  __HAL_LOCK(hpcd);
 8001990:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8001994:	2b01      	cmp	r3, #1
 8001996:	d00b      	beq.n	80019b0 <HAL_PCD_EP_Open+0x7c>
 8001998:	4605      	mov	r5, r0
 800199a:	2301      	movs	r3, #1
 800199c:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80019a0:	4621      	mov	r1, r4
 80019a2:	6800      	ldr	r0, [r0, #0]
 80019a4:	f000 fb4e 	bl	8002044 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80019a8:	2000      	movs	r0, #0
 80019aa:	f885 03bc 	strb.w	r0, [r5, #956]	; 0x3bc

  return ret;
 80019ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (ep_type == EP_TYPE_BULK)
  {
    ep->data_pid_start = 0U;
  }

  __HAL_LOCK(hpcd);
 80019b0:	2002      	movs	r0, #2
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
  __HAL_UNLOCK(hpcd);

  return ret;
}
 80019b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080019b4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80019b4:	b538      	push	{r3, r4, r5, lr}
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80019b6:	f011 0f80 	tst.w	r1, #128	; 0x80
 80019ba:	d00e      	beq.n	80019da <HAL_PCD_EP_Close+0x26>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80019bc:	f001 040f 	and.w	r4, r1, #15
 80019c0:	00e2      	lsls	r2, r4, #3
 80019c2:	1b15      	subs	r5, r2, r4
 80019c4:	00ab      	lsls	r3, r5, #2
 80019c6:	461d      	mov	r5, r3
 80019c8:	3338      	adds	r3, #56	; 0x38
 80019ca:	4403      	add	r3, r0
 80019cc:	3304      	adds	r3, #4
    ep->is_in = 1U;
 80019ce:	462c      	mov	r4, r5
 80019d0:	4404      	add	r4, r0
 80019d2:	2201      	movs	r2, #1
 80019d4:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
 80019d8:	e00e      	b.n	80019f8 <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80019da:	f001 040f 	and.w	r4, r1, #15
 80019de:	00e2      	lsls	r2, r4, #3
 80019e0:	1b15      	subs	r5, r2, r4
 80019e2:	00ab      	lsls	r3, r5, #2
 80019e4:	461d      	mov	r5, r3
 80019e6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80019ea:	4403      	add	r3, r0
 80019ec:	3304      	adds	r3, #4
    ep->is_in = 0U;
 80019ee:	462c      	mov	r4, r5
 80019f0:	4404      	add	r4, r0
 80019f2:	2200      	movs	r2, #0
 80019f4:	f884 21fd 	strb.w	r2, [r4, #509]	; 0x1fd
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80019f8:	f001 010f 	and.w	r1, r1, #15
 80019fc:	7019      	strb	r1, [r3, #0]

  __HAL_LOCK(hpcd);
 80019fe:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 8001a02:	2a01      	cmp	r2, #1
 8001a04:	d00b      	beq.n	8001a1e <HAL_PCD_EP_Close+0x6a>
 8001a06:	4604      	mov	r4, r0
 8001a08:	2201      	movs	r2, #1
 8001a0a:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001a0e:	4619      	mov	r1, r3
 8001a10:	6800      	ldr	r0, [r0, #0]
 8001a12:	f000 fb63 	bl	80020dc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001a16:	2000      	movs	r0, #0
 8001a18:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
  return HAL_OK;
 8001a1c:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 0U;
  }
  ep->num   = ep_addr & EP_ADDR_MSK;

  __HAL_LOCK(hpcd);
 8001a1e:	2002      	movs	r0, #2
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
  __HAL_UNLOCK(hpcd);
  return HAL_OK;
}
 8001a20:	bd38      	pop	{r3, r4, r5, pc}
 8001a22:	bf00      	nop

08001a24 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001a24:	b570      	push	{r4, r5, r6, lr}
 8001a26:	f001 050f 	and.w	r5, r1, #15
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001a2a:	00ee      	lsls	r6, r5, #3
 8001a2c:	1b71      	subs	r1, r6, r5
 8001a2e:	008c      	lsls	r4, r1, #2
 8001a30:	f504 74fc 	add.w	r4, r4, #504	; 0x1f8
 8001a34:	4404      	add	r4, r0
 8001a36:	1d21      	adds	r1, r4, #4

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001a38:	1b76      	subs	r6, r6, r5
 8001a3a:	00b4      	lsls	r4, r6, #2
 8001a3c:	4404      	add	r4, r0
 8001a3e:	f8c4 2208 	str.w	r2, [r4, #520]	; 0x208
  ep->xfer_len = len;
 8001a42:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
  ep->xfer_count = 0U;
 8001a46:	2300      	movs	r3, #0
 8001a48:	f8c4 3214 	str.w	r3, [r4, #532]	; 0x214
  ep->is_in = 0U;
 8001a4c:	f884 31fd 	strb.w	r3, [r4, #509]	; 0x1fd
  ep->num = ep_addr & EP_ADDR_MSK;
 8001a50:	f884 51fc 	strb.w	r5, [r4, #508]	; 0x1fc

  if (hpcd->Init.dma_enable == 1U)
 8001a54:	6903      	ldr	r3, [r0, #16]
 8001a56:	2b01      	cmp	r3, #1
 8001a58:	d105      	bne.n	8001a66 <HAL_PCD_EP_Receive+0x42>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8001a5a:	ebc5 06c5 	rsb	r6, r5, r5, lsl #3
 8001a5e:	00b4      	lsls	r4, r6, #2
 8001a60:	4404      	add	r4, r0
 8001a62:	f8c4 220c 	str.w	r2, [r4, #524]	; 0x20c
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001a66:	b925      	cbnz	r5, 8001a72 <HAL_PCD_EP_Receive+0x4e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001a68:	b2da      	uxtb	r2, r3
 8001a6a:	6800      	ldr	r0, [r0, #0]
 8001a6c:	f000 fb7e 	bl	800216c <USB_EP0StartXfer>
 8001a70:	e003      	b.n	8001a7a <HAL_PCD_EP_Receive+0x56>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001a72:	b2da      	uxtb	r2, r3
 8001a74:	6800      	ldr	r0, [r0, #0]
 8001a76:	f000 fc1d 	bl	80022b4 <USB_EPStartXfer>
  }

  return HAL_OK;
}
 8001a7a:	2000      	movs	r0, #0
 8001a7c:	bd70      	pop	{r4, r5, r6, pc}
 8001a7e:	bf00      	nop

08001a80 <HAL_PCD_EP_GetRxCount>:
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001a80:	f001 010f 	and.w	r1, r1, #15
 8001a84:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8001a88:	008b      	lsls	r3, r1, #2
 8001a8a:	4418      	add	r0, r3
}
 8001a8c:	f8d0 0214 	ldr.w	r0, [r0, #532]	; 0x214
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop

08001a94 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001a94:	b570      	push	{r4, r5, r6, lr}
 8001a96:	f001 050f 	and.w	r5, r1, #15
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001a9a:	00ee      	lsls	r6, r5, #3
 8001a9c:	1b71      	subs	r1, r6, r5
 8001a9e:	008c      	lsls	r4, r1, #2
 8001aa0:	3438      	adds	r4, #56	; 0x38
 8001aa2:	4404      	add	r4, r0
 8001aa4:	1d21      	adds	r1, r4, #4

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001aa6:	1b76      	subs	r6, r6, r5
 8001aa8:	00b4      	lsls	r4, r6, #2
 8001aaa:	4404      	add	r4, r0
 8001aac:	64a2      	str	r2, [r4, #72]	; 0x48
  ep->xfer_len = len;
 8001aae:	6523      	str	r3, [r4, #80]	; 0x50
  ep->xfer_count = 0U;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	6563      	str	r3, [r4, #84]	; 0x54
  ep->is_in = 1U;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  ep->num = ep_addr & EP_ADDR_MSK;
 8001aba:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c

  if (hpcd->Init.dma_enable == 1U)
 8001abe:	6903      	ldr	r3, [r0, #16]
 8001ac0:	2b01      	cmp	r3, #1
 8001ac2:	d104      	bne.n	8001ace <HAL_PCD_EP_Transmit+0x3a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8001ac4:	ebc5 06c5 	rsb	r6, r5, r5, lsl #3
 8001ac8:	00b4      	lsls	r4, r6, #2
 8001aca:	4404      	add	r4, r0
 8001acc:	64e2      	str	r2, [r4, #76]	; 0x4c
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001ace:	b925      	cbnz	r5, 8001ada <HAL_PCD_EP_Transmit+0x46>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001ad0:	b2da      	uxtb	r2, r3
 8001ad2:	6800      	ldr	r0, [r0, #0]
 8001ad4:	f000 fb4a 	bl	800216c <USB_EP0StartXfer>
 8001ad8:	e003      	b.n	8001ae2 <HAL_PCD_EP_Transmit+0x4e>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001ada:	b2da      	uxtb	r2, r3
 8001adc:	6800      	ldr	r0, [r0, #0]
 8001ade:	f000 fbe9 	bl	80022b4 <USB_EPStartXfer>
  }

  return HAL_OK;
}
 8001ae2:	2000      	movs	r0, #0
 8001ae4:	bd70      	pop	{r4, r5, r6, pc}
 8001ae6:	bf00      	nop

08001ae8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001ae8:	b538      	push	{r3, r4, r5, lr}
 8001aea:	f001 050f 	and.w	r5, r1, #15
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001aee:	6843      	ldr	r3, [r0, #4]
 8001af0:	429d      	cmp	r5, r3
 8001af2:	d835      	bhi.n	8001b60 <HAL_PCD_EP_SetStall+0x78>
  {
    return HAL_ERROR;
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001af4:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001af8:	d00b      	beq.n	8001b12 <HAL_PCD_EP_SetStall+0x2a>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001afa:	00ea      	lsls	r2, r5, #3
 8001afc:	1b51      	subs	r1, r2, r5
 8001afe:	008b      	lsls	r3, r1, #2
 8001b00:	4619      	mov	r1, r3
 8001b02:	3338      	adds	r3, #56	; 0x38
 8001b04:	4403      	add	r3, r0
 8001b06:	3304      	adds	r3, #4
    ep->is_in = 1U;
 8001b08:	4401      	add	r1, r0
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	f881 203d 	strb.w	r2, [r1, #61]	; 0x3d
 8001b10:	e00c      	b.n	8001b2c <HAL_PCD_EP_SetStall+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001b12:	00ca      	lsls	r2, r1, #3
 8001b14:	1a54      	subs	r4, r2, r1
 8001b16:	00a3      	lsls	r3, r4, #2
 8001b18:	461c      	mov	r4, r3
 8001b1a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001b1e:	4403      	add	r3, r0
 8001b20:	3304      	adds	r3, #4
    ep->is_in = 0U;
 8001b22:	4622      	mov	r2, r4
 8001b24:	4402      	add	r2, r0
 8001b26:	2100      	movs	r1, #0
 8001b28:	f882 11fd 	strb.w	r1, [r2, #509]	; 0x1fd
  }

  ep->is_stall = 1U;
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001b30:	701d      	strb	r5, [r3, #0]

  __HAL_LOCK(hpcd);
 8001b32:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 8001b36:	2a01      	cmp	r2, #1
 8001b38:	d014      	beq.n	8001b64 <HAL_PCD_EP_SetStall+0x7c>
 8001b3a:	4604      	mov	r4, r0
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001b42:	4619      	mov	r1, r3
 8001b44:	6800      	ldr	r0, [r0, #0]
 8001b46:	f000 fccd 	bl	80024e4 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001b4a:	b92d      	cbnz	r5, 8001b58 <HAL_PCD_EP_SetStall+0x70>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8001b4c:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8001b50:	7c21      	ldrb	r1, [r4, #16]
 8001b52:	6820      	ldr	r0, [r4, #0]
 8001b54:	f000 fd9e 	bl	8002694 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8001b58:	2000      	movs	r0, #0
 8001b5a:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc

  return HAL_OK;
 8001b5e:	bd38      	pop	{r3, r4, r5, pc}
{
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
  {
    return HAL_ERROR;
 8001b60:	2001      	movs	r0, #1
 8001b62:	bd38      	pop	{r3, r4, r5, pc}
  }

  ep->is_stall = 1U;
  ep->num = ep_addr & EP_ADDR_MSK;

  __HAL_LOCK(hpcd);
 8001b64:	2002      	movs	r0, #2
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
  }
  __HAL_UNLOCK(hpcd);

  return HAL_OK;
}
 8001b66:	bd38      	pop	{r3, r4, r5, pc}

08001b68 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001b68:	f001 030f 	and.w	r3, r1, #15
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001b6c:	6842      	ldr	r2, [r0, #4]
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d82d      	bhi.n	8001bce <HAL_PCD_EP_ClrStall+0x66>
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001b72:	b510      	push	{r4, lr}
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
  {
    return HAL_ERROR;
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001b74:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001b78:	d00b      	beq.n	8001b92 <HAL_PCD_EP_ClrStall+0x2a>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001b7a:	00da      	lsls	r2, r3, #3
 8001b7c:	1ad4      	subs	r4, r2, r3
 8001b7e:	00a1      	lsls	r1, r4, #2
 8001b80:	460c      	mov	r4, r1
 8001b82:	3138      	adds	r1, #56	; 0x38
 8001b84:	4401      	add	r1, r0
 8001b86:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8001b88:	4404      	add	r4, r0
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
 8001b90:	e00b      	b.n	8001baa <HAL_PCD_EP_ClrStall+0x42>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001b92:	00da      	lsls	r2, r3, #3
 8001b94:	1ad4      	subs	r4, r2, r3
 8001b96:	00a1      	lsls	r1, r4, #2
 8001b98:	460c      	mov	r4, r1
 8001b9a:	f501 71fc 	add.w	r1, r1, #504	; 0x1f8
 8001b9e:	4401      	add	r1, r0
 8001ba0:	3104      	adds	r1, #4
    ep->is_in = 0U;
 8001ba2:	4404      	add	r4, r0
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	f884 21fd 	strb.w	r2, [r4, #509]	; 0x1fd
  }

  ep->is_stall = 0U;
 8001baa:	2200      	movs	r2, #0
 8001bac:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001bae:	700b      	strb	r3, [r1, #0]

  __HAL_LOCK(hpcd);
 8001bb0:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d00c      	beq.n	8001bd2 <HAL_PCD_EP_ClrStall+0x6a>
 8001bb8:	4604      	mov	r4, r0
 8001bba:	2301      	movs	r3, #1
 8001bbc:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001bc0:	6800      	ldr	r0, [r0, #0]
 8001bc2:	f000 fcbd 	bl	8002540 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001bc6:	2000      	movs	r0, #0
 8001bc8:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc

  return HAL_OK;
 8001bcc:	bd10      	pop	{r4, pc}
{
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
  {
    return HAL_ERROR;
 8001bce:	2001      	movs	r0, #1
  __HAL_LOCK(hpcd);
  (void)USB_EPClearStall(hpcd->Instance, ep);
  __HAL_UNLOCK(hpcd);

  return HAL_OK;
}
 8001bd0:	4770      	bx	lr
  }

  ep->is_stall = 0U;
  ep->num = ep_addr & EP_ADDR_MSK;

  __HAL_LOCK(hpcd);
 8001bd2:	2002      	movs	r0, #2
  (void)USB_EPClearStall(hpcd->Instance, ep);
  __HAL_UNLOCK(hpcd);

  return HAL_OK;
}
 8001bd4:	bd10      	pop	{r4, pc}
 8001bd6:	bf00      	nop

08001bd8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8001bd8:	b430      	push	{r4, r5}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8001bda:	6804      	ldr	r4, [r0, #0]
 8001bdc:	6a63      	ldr	r3, [r4, #36]	; 0x24

  if (fifo == 0U)
 8001bde:	b919      	cbnz	r1, 8001be8 <HAL_PCDEx_SetTxFiFo+0x10>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8001be0:	ea43 4002 	orr.w	r0, r3, r2, lsl #16
 8001be4:	62a0      	str	r0, [r4, #40]	; 0x28
 8001be6:	e018      	b.n	8001c1a <HAL_PCDEx_SetTxFiFo+0x42>
 8001be8:	460d      	mov	r5, r1
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8001bea:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001bec:	eb03 4010 	add.w	r0, r3, r0, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	e008      	b.n	8001c06 <HAL_PCDEx_SetTxFiFo+0x2e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8001bf4:	f103 0140 	add.w	r1, r3, #64	; 0x40
 8001bf8:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8001bfc:	6849      	ldr	r1, [r1, #4]
 8001bfe:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
    for (i = 0U; i < (fifo - 1U); i++)
 8001c02:	3301      	adds	r3, #1
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	1e69      	subs	r1, r5, #1
 8001c08:	428b      	cmp	r3, r1
 8001c0a:	d3f3      	bcc.n	8001bf4 <HAL_PCDEx_SetTxFiFo+0x1c>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8001c0c:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8001c10:	f105 013f 	add.w	r1, r5, #63	; 0x3f
 8001c14:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8001c18:	6048      	str	r0, [r1, #4]
  }

  return HAL_OK;
}
 8001c1a:	2000      	movs	r0, #0
 8001c1c:	bc30      	pop	{r4, r5}
 8001c1e:	4770      	bx	lr

08001c20 <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 8001c20:	6803      	ldr	r3, [r0, #0]
 8001c22:	6259      	str	r1, [r3, #36]	; 0x24

  return HAL_OK;
}
 8001c24:	2000      	movs	r0, #0
 8001c26:	4770      	bx	lr

08001c28 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8001c28:	4770      	bx	lr
 8001c2a:	bf00      	nop

08001c2c <USB_CoreReset>:
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0U;
 8001c2c:	2300      	movs	r3, #0

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8001c2e:	3301      	adds	r3, #1
 8001c30:	4a0c      	ldr	r2, [pc, #48]	; (8001c64 <USB_CoreReset+0x38>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d811      	bhi.n	8001c5a <USB_CoreReset+0x2e>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8001c36:	6902      	ldr	r2, [r0, #16]
 8001c38:	2a00      	cmp	r2, #0
 8001c3a:	daf8      	bge.n	8001c2e <USB_CoreReset+0x2>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8001c3c:	6903      	ldr	r3, [r0, #16]
 8001c3e:	f043 0301 	orr.w	r3, r3, #1
 8001c42:	6103      	str	r3, [r0, #16]
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);

  /* Core Soft Reset */
  count = 0U;
 8001c44:	2300      	movs	r3, #0
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;

  do
  {
    if (++count > 200000U)
 8001c46:	3301      	adds	r3, #1
 8001c48:	4a06      	ldr	r2, [pc, #24]	; (8001c64 <USB_CoreReset+0x38>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d807      	bhi.n	8001c5e <USB_CoreReset+0x32>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8001c4e:	6902      	ldr	r2, [r0, #16]
 8001c50:	f012 0f01 	tst.w	r2, #1
 8001c54:	d1f7      	bne.n	8001c46 <USB_CoreReset+0x1a>

  return HAL_OK;
 8001c56:	2000      	movs	r0, #0
 8001c58:	4770      	bx	lr
  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
    {
      return HAL_TIMEOUT;
 8001c5a:	2003      	movs	r0, #3
 8001c5c:	4770      	bx	lr

  do
  {
    if (++count > 200000U)
    {
      return HAL_TIMEOUT;
 8001c5e:	2003      	movs	r0, #3
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);

  return HAL_OK;
}
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	00030d40 	.word	0x00030d40

08001c68 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8001c68:	b084      	sub	sp, #16
 8001c6a:	b510      	push	{r4, lr}
 8001c6c:	4604      	mov	r4, r0
 8001c6e:	a803      	add	r0, sp, #12
 8001c70:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8001c74:	9b08      	ldr	r3, [sp, #32]
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d118      	bne.n	8001cac <USB_CoreInit+0x44>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8001c7a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001c7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c80:	63a3      	str	r3, [r4, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8001c82:	68e3      	ldr	r3, [r4, #12]
 8001c84:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8001c88:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001c8c:	60e3      	str	r3, [r4, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8001c8e:	68e3      	ldr	r3, [r4, #12]
 8001c90:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8001c94:	60e3      	str	r3, [r4, #12]
    if (cfg.use_external_vbus == 1U)
 8001c96:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	d103      	bne.n	8001ca4 <USB_CoreInit+0x3c>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8001c9c:	68e3      	ldr	r3, [r4, #12]
 8001c9e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001ca2:	60e3      	str	r3, [r4, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8001ca4:	4620      	mov	r0, r4
 8001ca6:	f7ff ffc1 	bl	8001c2c <USB_CoreReset>
 8001caa:	e011      	b.n	8001cd0 <USB_CoreInit+0x68>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8001cac:	68e3      	ldr	r3, [r4, #12]
 8001cae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001cb2:	60e3      	str	r3, [r4, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8001cb4:	4620      	mov	r0, r4
 8001cb6:	f7ff ffb9 	bl	8001c2c <USB_CoreReset>

    if (cfg.battery_charging_enable == 0U)
 8001cba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001cbc:	b923      	cbnz	r3, 8001cc8 <USB_CoreInit+0x60>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001cbe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001cc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cc4:	63a3      	str	r3, [r4, #56]	; 0x38
 8001cc6:	e003      	b.n	8001cd0 <USB_CoreInit+0x68>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8001cc8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001cca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cce:	63a3      	str	r3, [r4, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8001cd0:	9b06      	ldr	r3, [sp, #24]
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d107      	bne.n	8001ce6 <USB_CoreInit+0x7e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8001cd6:	68a3      	ldr	r3, [r4, #8]
 8001cd8:	f043 0306 	orr.w	r3, r3, #6
 8001cdc:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8001cde:	68a3      	ldr	r3, [r4, #8]
 8001ce0:	f043 0320 	orr.w	r3, r3, #32
 8001ce4:	60a3      	str	r3, [r4, #8]
  }

  return ret;
}
 8001ce6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001cea:	b004      	add	sp, #16
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop

08001cf0 <USB_SetTurnaroundTime>:

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8001cf0:	2a02      	cmp	r2, #2
 8001cf2:	d142      	bne.n	8001d7a <USB_SetTurnaroundTime+0x8a>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8001cf4:	4b2f      	ldr	r3, [pc, #188]	; (8001db4 <USB_SetTurnaroundTime+0xc4>)
 8001cf6:	440b      	add	r3, r1
 8001cf8:	4a2f      	ldr	r2, [pc, #188]	; (8001db8 <USB_SetTurnaroundTime+0xc8>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d93f      	bls.n	8001d7e <USB_SetTurnaroundTime+0x8e>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8001cfe:	4b2f      	ldr	r3, [pc, #188]	; (8001dbc <USB_SetTurnaroundTime+0xcc>)
 8001d00:	440b      	add	r3, r1
 8001d02:	4a2f      	ldr	r2, [pc, #188]	; (8001dc0 <USB_SetTurnaroundTime+0xd0>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d93c      	bls.n	8001d82 <USB_SetTurnaroundTime+0x92>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8001d08:	f5a1 0374 	sub.w	r3, r1, #15990784	; 0xf40000
 8001d0c:	f5a3 5310 	sub.w	r3, r3, #9216	; 0x2400
 8001d10:	4a2c      	ldr	r2, [pc, #176]	; (8001dc4 <USB_SetTurnaroundTime+0xd4>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d937      	bls.n	8001d86 <USB_SetTurnaroundTime+0x96>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8001d16:	f1a1 7383 	sub.w	r3, r1, #17170432	; 0x1060000
 8001d1a:	f5a3 43e7 	sub.w	r3, r3, #29568	; 0x7380
 8001d1e:	f502 32c3 	add.w	r2, r2, #99840	; 0x18600
 8001d22:	32a0      	adds	r2, #160	; 0xa0
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d930      	bls.n	8001d8a <USB_SetTurnaroundTime+0x9a>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8001d28:	4b27      	ldr	r3, [pc, #156]	; (8001dc8 <USB_SetTurnaroundTime+0xd8>)
 8001d2a:	440b      	add	r3, r1
 8001d2c:	4a27      	ldr	r2, [pc, #156]	; (8001dcc <USB_SetTurnaroundTime+0xdc>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d92d      	bls.n	8001d8e <USB_SetTurnaroundTime+0x9e>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8001d32:	4b27      	ldr	r3, [pc, #156]	; (8001dd0 <USB_SetTurnaroundTime+0xe0>)
 8001d34:	440b      	add	r3, r1
 8001d36:	f502 2292 	add.w	r2, r2, #299008	; 0x49000
 8001d3a:	f502 7278 	add.w	r2, r2, #992	; 0x3e0
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d927      	bls.n	8001d92 <USB_SetTurnaroundTime+0xa2>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8001d42:	4b24      	ldr	r3, [pc, #144]	; (8001dd4 <USB_SetTurnaroundTime+0xe4>)
 8001d44:	440b      	add	r3, r1
 8001d46:	f502 22c3 	add.w	r2, r2, #399360	; 0x61800
 8001d4a:	f502 7220 	add.w	r2, r2, #640	; 0x280
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d921      	bls.n	8001d96 <USB_SetTurnaroundTime+0xa6>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8001d52:	f1a1 73b7 	sub.w	r3, r1, #23986176	; 0x16e0000
 8001d56:	f5a3 5358 	sub.w	r3, r3, #13824	; 0x3600
 8001d5a:	f502 12b7 	add.w	r2, r2, #1499136	; 0x16e000
 8001d5e:	f502 7258 	add.w	r2, r2, #864	; 0x360
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d919      	bls.n	8001d9a <USB_SetTurnaroundTime+0xaa>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8001d66:	4b1c      	ldr	r3, [pc, #112]	; (8001dd8 <USB_SetTurnaroundTime+0xe8>)
 8001d68:	440b      	add	r3, r1
 8001d6a:	f502 2212 	add.w	r2, r2, #598016	; 0x92000
 8001d6e:	f502 62f8 	add.w	r2, r2, #1984	; 0x7c0
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d813      	bhi.n	8001d9e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8001d76:	2107      	movs	r1, #7
 8001d78:	e012      	b.n	8001da0 <USB_SetTurnaroundTime+0xb0>
      UsbTrd = 0x6U;
    }
  }
  else if (speed == USBD_HS_SPEED)
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8001d7a:	2109      	movs	r1, #9
 8001d7c:	e010      	b.n	8001da0 <USB_SetTurnaroundTime+0xb0>
  if (speed == USBD_FS_SPEED)
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8001d7e:	210f      	movs	r1, #15
 8001d80:	e00e      	b.n	8001da0 <USB_SetTurnaroundTime+0xb0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8001d82:	210e      	movs	r1, #14
 8001d84:	e00c      	b.n	8001da0 <USB_SetTurnaroundTime+0xb0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8001d86:	210d      	movs	r1, #13
 8001d88:	e00a      	b.n	8001da0 <USB_SetTurnaroundTime+0xb0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8001d8a:	210c      	movs	r1, #12
 8001d8c:	e008      	b.n	8001da0 <USB_SetTurnaroundTime+0xb0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8001d8e:	210b      	movs	r1, #11
 8001d90:	e006      	b.n	8001da0 <USB_SetTurnaroundTime+0xb0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8001d92:	210a      	movs	r1, #10
 8001d94:	e004      	b.n	8001da0 <USB_SetTurnaroundTime+0xb0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8001d96:	2109      	movs	r1, #9
 8001d98:	e002      	b.n	8001da0 <USB_SetTurnaroundTime+0xb0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8001d9a:	2108      	movs	r1, #8
 8001d9c:	e000      	b.n	8001da0 <USB_SetTurnaroundTime+0xb0>
      UsbTrd = 0x7U;
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8001d9e:	2106      	movs	r1, #6
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8001da0:	68c2      	ldr	r2, [r0, #12]
 8001da2:	f422 5270 	bic.w	r2, r2, #15360	; 0x3c00
 8001da6:	60c2      	str	r2, [r0, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8001da8:	68c3      	ldr	r3, [r0, #12]
 8001daa:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 8001dae:	60c3      	str	r3, [r0, #12]

  return HAL_OK;
}
 8001db0:	2000      	movs	r0, #0
 8001db2:	4770      	bx	lr
 8001db4:	ff275340 	.word	0xff275340
 8001db8:	000c34ff 	.word	0x000c34ff
 8001dbc:	ff1b1e40 	.word	0xff1b1e40
 8001dc0:	000f423f 	.word	0x000f423f
 8001dc4:	00124f7f 	.word	0x00124f7f
 8001dc8:	fee5b660 	.word	0xfee5b660
 8001dcc:	0016e35f 	.word	0x0016e35f
 8001dd0:	feced300 	.word	0xfeced300
 8001dd4:	feb35bc0 	.word	0xfeb35bc0
 8001dd8:	fe5954e0 	.word	0xfe5954e0

08001ddc <USB_EnableGlobalInt>:
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8001ddc:	6883      	ldr	r3, [r0, #8]
 8001dde:	f043 0301 	orr.w	r3, r3, #1
 8001de2:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 8001de4:	2000      	movs	r0, #0
 8001de6:	4770      	bx	lr

08001de8 <USB_DisableGlobalInt>:
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8001de8:	6883      	ldr	r3, [r0, #8]
 8001dea:	f023 0301 	bic.w	r3, r3, #1
 8001dee:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 8001df0:	2000      	movs	r0, #0
 8001df2:	4770      	bx	lr

08001df4 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8001df4:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8001df6:	68c3      	ldr	r3, [r0, #12]
 8001df8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8001dfc:	60c3      	str	r3, [r0, #12]

  if (mode == USB_HOST_MODE)
 8001dfe:	2901      	cmp	r1, #1
 8001e00:	d104      	bne.n	8001e0c <USB_SetCurrentMode+0x18>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8001e02:	68c3      	ldr	r3, [r0, #12]
 8001e04:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001e08:	60c3      	str	r3, [r0, #12]
 8001e0a:	e004      	b.n	8001e16 <USB_SetCurrentMode+0x22>
  }
  else if (mode == USB_DEVICE_MODE)
 8001e0c:	b941      	cbnz	r1, 8001e20 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8001e0e:	68c3      	ldr	r3, [r0, #12]
 8001e10:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001e14:	60c3      	str	r3, [r0, #12]
  }
  else
  {
    return HAL_ERROR;
  }
  HAL_Delay(50U);
 8001e16:	2032      	movs	r0, #50	; 0x32
 8001e18:	f001 fb24 	bl	8003464 <HAL_Delay>

  return HAL_OK;
 8001e1c:	2000      	movs	r0, #0
 8001e1e:	bd08      	pop	{r3, pc}
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
  }
  else
  {
    return HAL_ERROR;
 8001e20:	2001      	movs	r0, #1
  }
  HAL_Delay(50U);

  return HAL_OK;
}
 8001e22:	bd08      	pop	{r3, pc}

08001e24 <USB_FlushTxFifo>:
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
  uint32_t count = 0U;

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8001e24:	0189      	lsls	r1, r1, #6
 8001e26:	f041 0120 	orr.w	r1, r1, #32
 8001e2a:	6101      	str	r1, [r0, #16]
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
  uint32_t count = 0U;
 8001e2c:	2300      	movs	r3, #0

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));

  do
  {
    if (++count > 200000U)
 8001e2e:	3301      	adds	r3, #1
 8001e30:	4a05      	ldr	r2, [pc, #20]	; (8001e48 <USB_FlushTxFifo+0x24>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d805      	bhi.n	8001e42 <USB_FlushTxFifo+0x1e>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8001e36:	6902      	ldr	r2, [r0, #16]
 8001e38:	f012 0f20 	tst.w	r2, #32
 8001e3c:	d1f7      	bne.n	8001e2e <USB_FlushTxFifo+0xa>

  return HAL_OK;
 8001e3e:	2000      	movs	r0, #0
 8001e40:	4770      	bx	lr

  do
  {
    if (++count > 200000U)
    {
      return HAL_TIMEOUT;
 8001e42:	2003      	movs	r0, #3
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);

  return HAL_OK;
}
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	00030d40 	.word	0x00030d40

08001e4c <USB_FlushRxFifo>:
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0;

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8001e4c:	2310      	movs	r3, #16
 8001e4e:	6103      	str	r3, [r0, #16]
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0;
 8001e50:	2300      	movs	r3, #0

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;

  do
  {
    if (++count > 200000U)
 8001e52:	3301      	adds	r3, #1
 8001e54:	4a05      	ldr	r2, [pc, #20]	; (8001e6c <USB_FlushRxFifo+0x20>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d805      	bhi.n	8001e66 <USB_FlushRxFifo+0x1a>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8001e5a:	6902      	ldr	r2, [r0, #16]
 8001e5c:	f012 0f10 	tst.w	r2, #16
 8001e60:	d1f7      	bne.n	8001e52 <USB_FlushRxFifo+0x6>

  return HAL_OK;
 8001e62:	2000      	movs	r0, #0
 8001e64:	4770      	bx	lr

  do
  {
    if (++count > 200000U)
    {
      return HAL_TIMEOUT;
 8001e66:	2003      	movs	r0, #3
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);

  return HAL_OK;
}
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	00030d40 	.word	0x00030d40

08001e70 <USB_SetDevSpeed>:
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  USBx_DEVICE->DCFG |= speed;
 8001e70:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8001e74:	4319      	orrs	r1, r3
 8001e76:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  return HAL_OK;
}
 8001e7a:	2000      	movs	r0, #0
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop

08001e80 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8001e80:	b084      	sub	sp, #16
 8001e82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e86:	4604      	mov	r4, r0
 8001e88:	a807      	add	r0, sp, #28
 8001e8a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001e8e:	4625      	mov	r5, r4
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8001e90:	2300      	movs	r3, #0
 8001e92:	e006      	b.n	8001ea2 <USB_DevInit+0x22>
  {
    USBx->DIEPTXF[i] = 0U;
 8001e94:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8001e98:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8001e9c:	2100      	movs	r1, #0
 8001e9e:	6051      	str	r1, [r2, #4]
{
  HAL_StatusTypeDef ret = HAL_OK;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8001ea0:	3301      	adds	r3, #1
 8001ea2:	2b0e      	cmp	r3, #14
 8001ea4:	d9f6      	bls.n	8001e94 <USB_DevInit+0x14>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8001ea6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8001ea8:	b963      	cbnz	r3, 8001ec4 <USB_DevInit+0x44>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8001eaa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001eac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001eb0:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8001eb2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001eb4:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8001eb8:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8001eba:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001ebc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ec0:	63a3      	str	r3, [r4, #56]	; 0x38
 8001ec2:	e007      	b.n	8001ed4 <USB_DevInit+0x54>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GOTGCTL &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8001ec4:	6823      	ldr	r3, [r4, #0]
 8001ec6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001eca:	6023      	str	r3, [r4, #0]
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8001ecc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001ece:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001ed2:	63a3      	str	r3, [r4, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8001eda:	f504 6600 	add.w	r6, r4, #2048	; 0x800
 8001ede:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 8001ee2:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8001ee6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d10b      	bne.n	8001f04 <USB_DevInit+0x84>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8001eec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001eee:	b923      	cbnz	r3, 8001efa <USB_DevInit+0x7a>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8001ef0:	2100      	movs	r1, #0
 8001ef2:	4620      	mov	r0, r4
 8001ef4:	f7ff ffbc 	bl	8001e70 <USB_SetDevSpeed>
 8001ef8:	e008      	b.n	8001f0c <USB_DevInit+0x8c>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8001efa:	2101      	movs	r1, #1
 8001efc:	4620      	mov	r0, r4
 8001efe:	f7ff ffb7 	bl	8001e70 <USB_SetDevSpeed>
 8001f02:	e003      	b.n	8001f0c <USB_DevInit+0x8c>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8001f04:	2103      	movs	r1, #3
 8001f06:	4620      	mov	r0, r4
 8001f08:	f7ff ffb2 	bl	8001e70 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8001f0c:	2110      	movs	r1, #16
 8001f0e:	4620      	mov	r0, r4
 8001f10:	f7ff ff88 	bl	8001e24 <USB_FlushTxFifo>
 8001f14:	b910      	cbnz	r0, 8001f1c <USB_DevInit+0x9c>
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
  HAL_StatusTypeDef ret = HAL_OK;
 8001f16:	f04f 0800 	mov.w	r8, #0
 8001f1a:	e001      	b.n	8001f20 <USB_DevInit+0xa0>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
  {
    ret = HAL_ERROR;
 8001f1c:	f04f 0801 	mov.w	r8, #1
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8001f20:	4620      	mov	r0, r4
 8001f22:	f7ff ff93 	bl	8001e4c <USB_FlushRxFifo>
 8001f26:	b108      	cbz	r0, 8001f2c <USB_DevInit+0xac>
  {
    ret = HAL_ERROR;
 8001f28:	f04f 0801 	mov.w	r8, #1
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	6133      	str	r3, [r6, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8001f30:	6173      	str	r3, [r6, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8001f32:	61f3      	str	r3, [r6, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8001f34:	e01b      	b.n	8001f6e <USB_DevInit+0xee>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8001f36:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 8001f3a:	f502 6110 	add.w	r1, r2, #2304	; 0x900
 8001f3e:	f8d2 0900 	ldr.w	r0, [r2, #2304]	; 0x900
 8001f42:	2800      	cmp	r0, #0
 8001f44:	da0a      	bge.n	8001f5c <USB_DevInit+0xdc>
    {
      if (i == 0U)
 8001f46:	b923      	cbnz	r3, 8001f52 <USB_DevInit+0xd2>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8001f48:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8001f4c:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
 8001f50:	e007      	b.n	8001f62 <USB_DevInit+0xe2>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8001f52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f56:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
 8001f5a:	e002      	b.n	8001f62 <USB_DevInit+0xe2>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8001f5c:	2000      	movs	r0, #0
 8001f5e:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8001f62:	2200      	movs	r2, #0
 8001f64:	610a      	str	r2, [r1, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8001f66:	f64f 327f 	movw	r2, #64383	; 0xfb7f
 8001f6a:	608a      	str	r2, [r1, #8]
  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
  USBx_DEVICE->DOEPMSK = 0U;
  USBx_DEVICE->DAINTMSK = 0U;

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	9907      	ldr	r1, [sp, #28]
 8001f70:	428b      	cmp	r3, r1
 8001f72:	d3e0      	bcc.n	8001f36 <USB_DevInit+0xb6>
 8001f74:	2300      	movs	r3, #0
 8001f76:	e01b      	b.n	8001fb0 <USB_DevInit+0x130>
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8001f78:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 8001f7c:	f502 6030 	add.w	r0, r2, #2816	; 0xb00
 8001f80:	f8d2 7b00 	ldr.w	r7, [r2, #2816]	; 0xb00
 8001f84:	2f00      	cmp	r7, #0
 8001f86:	da0a      	bge.n	8001f9e <USB_DevInit+0x11e>
    {
      if (i == 0U)
 8001f88:	b923      	cbnz	r3, 8001f94 <USB_DevInit+0x114>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8001f8a:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
 8001f8e:	f8c2 7b00 	str.w	r7, [r2, #2816]	; 0xb00
 8001f92:	e007      	b.n	8001fa4 <USB_DevInit+0x124>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8001f94:	f04f 4790 	mov.w	r7, #1207959552	; 0x48000000
 8001f98:	f8c2 7b00 	str.w	r7, [r2, #2816]	; 0xb00
 8001f9c:	e002      	b.n	8001fa4 <USB_DevInit+0x124>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8001f9e:	2700      	movs	r7, #0
 8001fa0:	f8c2 7b00 	str.w	r7, [r2, #2816]	; 0xb00
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	6102      	str	r2, [r0, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8001fa8:	f64f 327f 	movw	r2, #64383	; 0xfb7f
 8001fac:	6082      	str	r2, [r0, #8]

    USBx_INEP(i)->DIEPTSIZ = 0U;
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8001fae:	3301      	adds	r3, #1
 8001fb0:	428b      	cmp	r3, r1
 8001fb2:	d3e1      	bcc.n	8001f78 <USB_DevInit+0xf8>

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8001fb4:	6933      	ldr	r3, [r6, #16]
 8001fb6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001fba:	6133      	str	r3, [r6, #16]

  if (cfg.dma_enable == 1U)
 8001fbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d107      	bne.n	8001fd2 <USB_DevInit+0x152>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 8001fc2:	4a15      	ldr	r2, [pc, #84]	; (8002018 <USB_DevInit+0x198>)
 8001fc4:	6332      	str	r2, [r6, #48]	; 0x30
                           USB_OTG_DTHRCTL_RXTHRLEN_6;

    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 8001fc6:	6b32      	ldr	r2, [r6, #48]	; 0x30
 8001fc8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001fcc:	f042 0203 	orr.w	r2, r2, #3
 8001fd0:	6332      	str	r2, [r6, #48]	; 0x30
                            USB_OTG_DTHRCTL_ISOTHREN |
                            USB_OTG_DTHRCTL_NONISOTHREN;
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	61a2      	str	r2, [r4, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8001fd6:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8001fda:	6162      	str	r2, [r4, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8001fdc:	b91b      	cbnz	r3, 8001fe6 <USB_DevInit+0x166>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8001fde:	69a3      	ldr	r3, [r4, #24]
 8001fe0:	f043 0310 	orr.w	r3, r3, #16
 8001fe4:	61a3      	str	r3, [r4, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8001fe6:	69a2      	ldr	r2, [r4, #24]
 8001fe8:	4b0c      	ldr	r3, [pc, #48]	; (800201c <USB_DevInit+0x19c>)
 8001fea:	4313      	orrs	r3, r2
 8001fec:	61a3      	str	r3, [r4, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8001fee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001ff0:	b11b      	cbz	r3, 8001ffa <USB_DevInit+0x17a>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8001ff2:	69a3      	ldr	r3, [r4, #24]
 8001ff4:	f043 0308 	orr.w	r3, r3, #8
 8001ff8:	61a3      	str	r3, [r4, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8001ffa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d105      	bne.n	800200c <USB_DevInit+0x18c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8002000:	69a3      	ldr	r3, [r4, #24]
 8002002:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002006:	f043 0304 	orr.w	r3, r3, #4
 800200a:	61a3      	str	r3, [r4, #24]
  }

  return ret;
}
 800200c:	4640      	mov	r0, r8
 800200e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002012:	b004      	add	sp, #16
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	00800100 	.word	0x00800100
 800201c:	803c3800 	.word	0x803c3800

08002020 <USB_GetDevSpeed>:
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8002020:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8002024:	f013 0306 	ands.w	r3, r3, #6
 8002028:	d005      	beq.n	8002036 <USB_GetDevSpeed+0x16>
  {
    speed = USBD_HS_SPEED;
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800202a:	2b02      	cmp	r3, #2
 800202c:	d005      	beq.n	800203a <USB_GetDevSpeed+0x1a>
 800202e:	2b06      	cmp	r3, #6
 8002030:	d105      	bne.n	800203e <USB_GetDevSpeed+0x1e>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8002032:	2002      	movs	r0, #2
 8002034:	4770      	bx	lr
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
  {
    speed = USBD_HS_SPEED;
 8002036:	2000      	movs	r0, #0
 8002038:	4770      	bx	lr
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800203a:	2002      	movs	r0, #2
 800203c:	4770      	bx	lr
  }
  else
  {
    speed = 0xFU;
 800203e:	200f      	movs	r0, #15
  }

  return speed;
}
 8002040:	4770      	bx	lr
 8002042:	bf00      	nop

08002044 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8002044:	b470      	push	{r4, r5, r6}
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;
 8002046:	780b      	ldrb	r3, [r1, #0]

  if (ep->is_in == 1U)
 8002048:	784a      	ldrb	r2, [r1, #1]
 800204a:	2a01      	cmp	r2, #1
 800204c:	d123      	bne.n	8002096 <USB_ActivateEndpoint+0x52>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800204e:	f8d0 681c 	ldr.w	r6, [r0, #2076]	; 0x81c
 8002052:	f003 020f 	and.w	r2, r3, #15
 8002056:	2401      	movs	r4, #1
 8002058:	fa04 f202 	lsl.w	r2, r4, r2
 800205c:	b292      	uxth	r2, r2
 800205e:	4332      	orrs	r2, r6
 8002060:	f8c0 281c 	str.w	r2, [r0, #2076]	; 0x81c

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8002064:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8002068:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800206c:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8002070:	d131      	bne.n	80020d6 <USB_ActivateEndpoint+0x92>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8002072:	f8d0 4900 	ldr.w	r4, [r0, #2304]	; 0x900
 8002076:	688a      	ldr	r2, [r1, #8]
 8002078:	f3c2 020a 	ubfx	r2, r2, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800207c:	78c9      	ldrb	r1, [r1, #3]
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800207e:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8002082:	ea42 5383 	orr.w	r3, r2, r3, lsl #22
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8002086:	4323      	orrs	r3, r4
 8002088:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800208c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002090:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 8002094:	e01f      	b.n	80020d6 <USB_ActivateEndpoint+0x92>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8002096:	f8d0 481c 	ldr.w	r4, [r0, #2076]	; 0x81c
 800209a:	f003 060f 	and.w	r6, r3, #15
 800209e:	2201      	movs	r2, #1
 80020a0:	40b2      	lsls	r2, r6
 80020a2:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
 80020a6:	f8c0 281c 	str.w	r2, [r0, #2076]	; 0x81c

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80020aa:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80020ae:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80020b2:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80020b6:	d10e      	bne.n	80020d6 <USB_ActivateEndpoint+0x92>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80020b8:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80020bc:	688a      	ldr	r2, [r1, #8]
 80020be:	f3c2 020a 	ubfx	r2, r2, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80020c2:	78c9      	ldrb	r1, [r1, #3]
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80020c4:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
 80020c8:	4313      	orrs	r3, r2
 80020ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020d2:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
}
 80020d6:	2000      	movs	r0, #0
 80020d8:	bc70      	pop	{r4, r5, r6}
 80020da:	4770      	bx	lr

080020dc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80020dc:	b470      	push	{r4, r5, r6}
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;
 80020de:	780c      	ldrb	r4, [r1, #0]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80020e0:	784b      	ldrb	r3, [r1, #1]
 80020e2:	2b01      	cmp	r3, #1
 80020e4:	d11e      	bne.n	8002124 <USB_DeactivateEndpoint+0x48>
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80020e6:	f8d0 683c 	ldr.w	r6, [r0, #2108]	; 0x83c
 80020ea:	f004 020f 	and.w	r2, r4, #15
 80020ee:	fa03 f202 	lsl.w	r2, r3, r2
 80020f2:	b292      	uxth	r2, r2
 80020f4:	ea26 0202 	bic.w	r2, r6, r2
 80020f8:	f8c0 283c 	str.w	r2, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80020fc:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 8002100:	7809      	ldrb	r1, [r1, #0]
 8002102:	f001 010f 	and.w	r1, r1, #15
 8002106:	408b      	lsls	r3, r1
 8002108:	b29b      	uxth	r3, r3
 800210a:	ea22 0303 	bic.w	r3, r2, r3
 800210e:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8002112:	eb00 1044 	add.w	r0, r0, r4, lsl #5
 8002116:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800211a:	4b12      	ldr	r3, [pc, #72]	; (8002164 <USB_DeactivateEndpoint+0x88>)
 800211c:	4013      	ands	r3, r2
 800211e:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 8002122:	e01c      	b.n	800215e <USB_DeactivateEndpoint+0x82>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8002124:	f8d0 683c 	ldr.w	r6, [r0, #2108]	; 0x83c
 8002128:	f004 050f 	and.w	r5, r4, #15
 800212c:	2201      	movs	r2, #1
 800212e:	fa02 f505 	lsl.w	r5, r2, r5
 8002132:	ea26 4505 	bic.w	r5, r6, r5, lsl #16
 8002136:	f8c0 583c 	str.w	r5, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800213a:	f8d0 581c 	ldr.w	r5, [r0, #2076]	; 0x81c
 800213e:	7809      	ldrb	r1, [r1, #0]
 8002140:	f001 010f 	and.w	r1, r1, #15
 8002144:	408a      	lsls	r2, r1
 8002146:	ea25 4202 	bic.w	r2, r5, r2, lsl #16
 800214a:	f8c0 281c 	str.w	r2, [r0, #2076]	; 0x81c
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800214e:	eb00 1044 	add.w	r0, r0, r4, lsl #5
 8002152:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 8002156:	4b04      	ldr	r3, [pc, #16]	; (8002168 <USB_DeactivateEndpoint+0x8c>)
 8002158:	4013      	ands	r3, r2
 800215a:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
}
 800215e:	2000      	movs	r0, #0
 8002160:	bc70      	pop	{r4, r5, r6}
 8002162:	4770      	bx	lr
 8002164:	ec337800 	.word	0xec337800
 8002168:	eff37800 	.word	0xeff37800

0800216c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800216c:	b470      	push	{r4, r5, r6}
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;
 800216e:	780b      	ldrb	r3, [r1, #0]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8002170:	784c      	ldrb	r4, [r1, #1]
 8002172:	2c01      	cmp	r4, #1
 8002174:	d15d      	bne.n	8002232 <USB_EP0StartXfer+0xc6>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8002176:	694c      	ldr	r4, [r1, #20]
 8002178:	b9b4      	cbnz	r4, 80021a8 <USB_EP0StartXfer+0x3c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800217a:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 800217e:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 8002182:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 8002186:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 800218a:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800218e:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 8002192:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 8002196:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800219a:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 800219e:	0ced      	lsrs	r5, r5, #19
 80021a0:	04ed      	lsls	r5, r5, #19
 80021a2:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
 80021a6:	e01c      	b.n	80021e2 <USB_EP0StartXfer+0x76>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80021a8:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 80021ac:	f504 6410 	add.w	r4, r4, #2304	; 0x900
 80021b0:	6925      	ldr	r5, [r4, #16]
 80021b2:	0ced      	lsrs	r5, r5, #19
 80021b4:	04ed      	lsls	r5, r5, #19
 80021b6:	6125      	str	r5, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80021b8:	6925      	ldr	r5, [r4, #16]
 80021ba:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 80021be:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 80021c2:	6125      	str	r5, [r4, #16]

      if (ep->xfer_len > ep->maxpacket)
 80021c4:	694e      	ldr	r6, [r1, #20]
 80021c6:	688d      	ldr	r5, [r1, #8]
 80021c8:	42ae      	cmp	r6, r5
 80021ca:	d900      	bls.n	80021ce <USB_EP0StartXfer+0x62>
      {
        ep->xfer_len = ep->maxpacket;
 80021cc:	614d      	str	r5, [r1, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80021ce:	6925      	ldr	r5, [r4, #16]
 80021d0:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 80021d4:	6125      	str	r5, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80021d6:	6926      	ldr	r6, [r4, #16]
 80021d8:	694d      	ldr	r5, [r1, #20]
 80021da:	f3c5 0512 	ubfx	r5, r5, #0, #19
 80021de:	4335      	orrs	r5, r6
 80021e0:	6125      	str	r5, [r4, #16]
    }

    if (dma == 1U)
 80021e2:	2a01      	cmp	r2, #1
 80021e4:	d10e      	bne.n	8002204 <USB_EP0StartXfer+0x98>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80021e6:	690a      	ldr	r2, [r1, #16]
 80021e8:	b11a      	cbz	r2, 80021f2 <USB_EP0StartXfer+0x86>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80021ea:	eb00 1143 	add.w	r1, r0, r3, lsl #5
 80021ee:	f8c1 2914 	str.w	r2, [r1, #2324]	; 0x914
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80021f2:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80021f6:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 80021fa:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 80021fe:	f8c0 2900 	str.w	r2, [r0, #2304]	; 0x900
 8002202:	e03d      	b.n	8002280 <USB_EP0StartXfer+0x114>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8002204:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8002208:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 800220c:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8002210:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8002214:	694b      	ldr	r3, [r1, #20]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d032      	beq.n	8002280 <USB_EP0StartXfer+0x114>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800221a:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
 800221e:	780a      	ldrb	r2, [r1, #0]
 8002220:	f002 020f 	and.w	r2, r2, #15
 8002224:	2101      	movs	r1, #1
 8002226:	fa01 f202 	lsl.w	r2, r1, r2
 800222a:	431a      	orrs	r2, r3
 800222c:	f8c0 2834 	str.w	r2, [r0, #2100]	; 0x834
 8002230:	e026      	b.n	8002280 <USB_EP0StartXfer+0x114>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8002232:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8002236:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
 800223a:	691c      	ldr	r4, [r3, #16]
 800223c:	0ce4      	lsrs	r4, r4, #19
 800223e:	04e4      	lsls	r4, r4, #19
 8002240:	611c      	str	r4, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8002242:	691c      	ldr	r4, [r3, #16]
 8002244:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 8002248:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 800224c:	611c      	str	r4, [r3, #16]

    if (ep->xfer_len > 0U)
 800224e:	694c      	ldr	r4, [r1, #20]
 8002250:	b10c      	cbz	r4, 8002256 <USB_EP0StartXfer+0xea>
    {
      ep->xfer_len = ep->maxpacket;
 8002252:	688c      	ldr	r4, [r1, #8]
 8002254:	614c      	str	r4, [r1, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8002256:	691c      	ldr	r4, [r3, #16]
 8002258:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800225c:	611c      	str	r4, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800225e:	691d      	ldr	r5, [r3, #16]
 8002260:	688c      	ldr	r4, [r1, #8]
 8002262:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8002266:	432c      	orrs	r4, r5
 8002268:	611c      	str	r4, [r3, #16]

    if (dma == 1U)
 800226a:	2a01      	cmp	r2, #1
 800226c:	d102      	bne.n	8002274 <USB_EP0StartXfer+0x108>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800226e:	68ca      	ldr	r2, [r1, #12]
 8002270:	b102      	cbz	r2, 8002274 <USB_EP0StartXfer+0x108>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8002272:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8002274:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8002278:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800227c:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
  }

  return HAL_OK;
}
 8002280:	2000      	movs	r0, #0
 8002282:	bc70      	pop	{r4, r5, r6}
 8002284:	4770      	bx	lr
 8002286:	bf00      	nop

08002288 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8002288:	b470      	push	{r4, r5, r6}
 800228a:	f89d 400c 	ldrb.w	r4, [sp, #12]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t *pSrc = (uint32_t *)src;
  uint32_t count32b, i;

  if (dma == 0U)
 800228e:	b96c      	cbnz	r4, 80022ac <USB_WritePacket+0x24>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8002290:	3303      	adds	r3, #3
 8002292:	089b      	lsrs	r3, r3, #2
    for (i = 0U; i < count32b; i++)
 8002294:	2500      	movs	r5, #0
 8002296:	e007      	b.n	80022a8 <USB_WritePacket+0x20>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8002298:	eb00 3402 	add.w	r4, r0, r2, lsl #12
 800229c:	f504 5480 	add.w	r4, r4, #4096	; 0x1000
 80022a0:	f851 6b04 	ldr.w	r6, [r1], #4
 80022a4:	6026      	str	r6, [r4, #0]
  uint32_t count32b, i;

  if (dma == 0U)
  {
    count32b = ((uint32_t)len + 3U) / 4U;
    for (i = 0U; i < count32b; i++)
 80022a6:	3501      	adds	r5, #1
 80022a8:	429d      	cmp	r5, r3
 80022aa:	d3f5      	bcc.n	8002298 <USB_WritePacket+0x10>
      pSrc++;
    }
  }

  return HAL_OK;
}
 80022ac:	2000      	movs	r0, #0
 80022ae:	bc70      	pop	{r4, r5, r6}
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop

080022b4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80022b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022b6:	b083      	sub	sp, #12
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;
 80022b8:	780c      	ldrb	r4, [r1, #0]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80022ba:	784b      	ldrb	r3, [r1, #1]
 80022bc:	2b01      	cmp	r3, #1
 80022be:	f040 80ab 	bne.w	8002418 <USB_EPStartXfer+0x164>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80022c2:	694b      	ldr	r3, [r1, #20]
 80022c4:	b9b3      	cbnz	r3, 80022f4 <USB_EPStartXfer+0x40>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80022c6:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 80022ca:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 80022ce:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 80022d2:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 80022d6:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80022da:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 80022de:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 80022e2:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80022e6:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 80022ea:	0ced      	lsrs	r5, r5, #19
 80022ec:	04ed      	lsls	r5, r5, #19
 80022ee:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
 80022f2:	e032      	b.n	800235a <USB_EPStartXfer+0xa6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80022f4:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 80022f8:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 80022fc:	0ced      	lsrs	r5, r5, #19
 80022fe:	04ed      	lsls	r5, r5, #19
 8002300:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8002304:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 8002308:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 800230c:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 8002310:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8002314:	f8d3 7910 	ldr.w	r7, [r3, #2320]	; 0x910
 8002318:	694d      	ldr	r5, [r1, #20]
 800231a:	688e      	ldr	r6, [r1, #8]
 800231c:	4435      	add	r5, r6
 800231e:	3d01      	subs	r5, #1
 8002320:	fbb5 f5f6 	udiv	r5, r5, r6
 8002324:	4e65      	ldr	r6, [pc, #404]	; (80024bc <USB_EPStartXfer+0x208>)
 8002326:	ea06 45c5 	and.w	r5, r6, r5, lsl #19
 800232a:	433d      	orrs	r5, r7
 800232c:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8002330:	f8d3 6910 	ldr.w	r6, [r3, #2320]	; 0x910
 8002334:	694d      	ldr	r5, [r1, #20]
 8002336:	f3c5 0512 	ubfx	r5, r5, #0, #19
 800233a:	4335      	orrs	r5, r6
 800233c:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8002340:	f503 6310 	add.w	r3, r3, #2304	; 0x900
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);

      if (ep->type == EP_TYPE_ISOC)
 8002344:	78cd      	ldrb	r5, [r1, #3]
 8002346:	2d01      	cmp	r5, #1
 8002348:	d107      	bne.n	800235a <USB_EPStartXfer+0xa6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800234a:	691d      	ldr	r5, [r3, #16]
 800234c:	f025 45c0 	bic.w	r5, r5, #1610612736	; 0x60000000
 8002350:	611d      	str	r5, [r3, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8002352:	691d      	ldr	r5, [r3, #16]
 8002354:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8002358:	611d      	str	r5, [r3, #16]
      }
    }

    if (dma == 1U)
 800235a:	2a01      	cmp	r2, #1
 800235c:	d127      	bne.n	80023ae <USB_EPStartXfer+0xfa>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800235e:	690b      	ldr	r3, [r1, #16]
 8002360:	b11b      	cbz	r3, 800236a <USB_EPStartXfer+0xb6>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8002362:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8002366:	f8c2 3914 	str.w	r3, [r2, #2324]	; 0x914
      }

      if (ep->type == EP_TYPE_ISOC)
 800236a:	78cb      	ldrb	r3, [r1, #3]
 800236c:	2b01      	cmp	r3, #1
 800236e:	d115      	bne.n	800239c <USB_EPStartXfer+0xe8>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8002370:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 8002374:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002378:	d108      	bne.n	800238c <USB_EPStartXfer+0xd8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800237a:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 800237e:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8002382:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002386:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
 800238a:	e007      	b.n	800239c <USB_EPStartXfer+0xe8>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800238c:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8002390:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8002394:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002398:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800239c:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 80023a0:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 80023a4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80023a8:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
 80023ac:	e083      	b.n	80024b6 <USB_EPStartXfer+0x202>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80023ae:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 80023b2:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 80023b6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80023ba:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900

      if (ep->type != EP_TYPE_ISOC)
 80023be:	78cb      	ldrb	r3, [r1, #3]
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d00e      	beq.n	80023e2 <USB_EPStartXfer+0x12e>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80023c4:	694b      	ldr	r3, [r1, #20]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d075      	beq.n	80024b6 <USB_EPStartXfer+0x202>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80023ca:	f8d0 4834 	ldr.w	r4, [r0, #2100]	; 0x834
 80023ce:	780b      	ldrb	r3, [r1, #0]
 80023d0:	f003 030f 	and.w	r3, r3, #15
 80023d4:	2201      	movs	r2, #1
 80023d6:	fa02 f303 	lsl.w	r3, r2, r3
 80023da:	4323      	orrs	r3, r4
 80023dc:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
 80023e0:	e069      	b.n	80024b6 <USB_EPStartXfer+0x202>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80023e2:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 80023e6:	f413 7f80 	tst.w	r3, #256	; 0x100
 80023ea:	d106      	bne.n	80023fa <USB_EPStartXfer+0x146>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80023ec:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 80023f0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80023f4:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
 80023f8:	e005      	b.n	8002406 <USB_EPStartXfer+0x152>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80023fa:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 80023fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002402:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
 8002406:	4614      	mov	r4, r2
 8002408:	460b      	mov	r3, r1
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800240a:	68c9      	ldr	r1, [r1, #12]
 800240c:	781a      	ldrb	r2, [r3, #0]
 800240e:	8a9b      	ldrh	r3, [r3, #20]
 8002410:	9400      	str	r4, [sp, #0]
 8002412:	f7ff ff39 	bl	8002288 <USB_WritePacket>
 8002416:	e04e      	b.n	80024b6 <USB_EPStartXfer+0x202>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8002418:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 800241c:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
 8002420:	691d      	ldr	r5, [r3, #16]
 8002422:	0ced      	lsrs	r5, r5, #19
 8002424:	04ed      	lsls	r5, r5, #19
 8002426:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8002428:	691d      	ldr	r5, [r3, #16]
 800242a:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 800242e:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 8002432:	611d      	str	r5, [r3, #16]

    if (ep->xfer_len == 0U)
 8002434:	694d      	ldr	r5, [r1, #20]
 8002436:	b955      	cbnz	r5, 800244e <USB_EPStartXfer+0x19a>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8002438:	691e      	ldr	r6, [r3, #16]
 800243a:	688d      	ldr	r5, [r1, #8]
 800243c:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8002440:	4335      	orrs	r5, r6
 8002442:	611d      	str	r5, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8002444:	691d      	ldr	r5, [r3, #16]
 8002446:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800244a:	611d      	str	r5, [r3, #16]
 800244c:	e013      	b.n	8002476 <USB_EPStartXfer+0x1c2>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800244e:	688e      	ldr	r6, [r1, #8]
 8002450:	4435      	add	r5, r6
 8002452:	3d01      	subs	r5, #1
 8002454:	fbb5 f5f6 	udiv	r5, r5, r6
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8002458:	691f      	ldr	r7, [r3, #16]
 800245a:	4e18      	ldr	r6, [pc, #96]	; (80024bc <USB_EPStartXfer+0x208>)
 800245c:	ea06 46c5 	and.w	r6, r6, r5, lsl #19
 8002460:	433e      	orrs	r6, r7
 8002462:	611e      	str	r6, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8002464:	691f      	ldr	r7, [r3, #16]
 8002466:	688e      	ldr	r6, [r1, #8]
 8002468:	b2ad      	uxth	r5, r5
 800246a:	fb06 f505 	mul.w	r5, r6, r5
 800246e:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8002472:	433d      	orrs	r5, r7
 8002474:	611d      	str	r5, [r3, #16]
    }

    if (dma == 1U)
 8002476:	2a01      	cmp	r2, #1
 8002478:	d102      	bne.n	8002480 <USB_EPStartXfer+0x1cc>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800247a:	68ca      	ldr	r2, [r1, #12]
 800247c:	b102      	cbz	r2, 8002480 <USB_EPStartXfer+0x1cc>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800247e:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8002480:	78cb      	ldrb	r3, [r1, #3]
 8002482:	2b01      	cmp	r3, #1
 8002484:	d111      	bne.n	80024aa <USB_EPStartXfer+0x1f6>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8002486:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800248a:	f413 7f80 	tst.w	r3, #256	; 0x100
 800248e:	d106      	bne.n	800249e <USB_EPStartXfer+0x1ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8002490:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 8002494:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002498:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
 800249c:	e005      	b.n	80024aa <USB_EPStartXfer+0x1f6>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800249e:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 80024a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024a6:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80024aa:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 80024ae:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80024b2:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
  }

  return HAL_OK;
}
 80024b6:	2000      	movs	r0, #0
 80024b8:	b003      	add	sp, #12
 80024ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024bc:	1ff80000 	.word	0x1ff80000

080024c0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80024c0:	b410      	push	{r4}
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t *pDest = (uint32_t *)dest;
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 80024c2:	3203      	adds	r2, #3
 80024c4:	0892      	lsrs	r2, r2, #2

  for (i = 0U; i < count32b; i++)
 80024c6:	2300      	movs	r3, #0
 80024c8:	e005      	b.n	80024d6 <USB_ReadPacket+0x16>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80024ca:	f500 5480 	add.w	r4, r0, #4096	; 0x1000
 80024ce:	6824      	ldr	r4, [r4, #0]
 80024d0:	f841 4b04 	str.w	r4, [r1], #4
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t *pDest = (uint32_t *)dest;
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;

  for (i = 0U; i < count32b; i++)
 80024d4:	3301      	adds	r3, #1
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d3f7      	bcc.n	80024ca <USB_ReadPacket+0xa>
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
    pDest++;
  }

  return ((void *)pDest);
}
 80024da:	4608      	mov	r0, r1
 80024dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80024e0:	4770      	bx	lr
 80024e2:	bf00      	nop

080024e4 <USB_EPSetStall>:
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;
 80024e4:	780b      	ldrb	r3, [r1, #0]

  if (ep->is_in == 1U)
 80024e6:	784a      	ldrb	r2, [r1, #1]
 80024e8:	2a01      	cmp	r2, #1
 80024ea:	d113      	bne.n	8002514 <USB_EPSetStall+0x30>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80024ec:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80024f0:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 80024f4:	2a00      	cmp	r2, #0
 80024f6:	db06      	blt.n	8002506 <USB_EPSetStall+0x22>
 80024f8:	b12b      	cbz	r3, 8002506 <USB_EPSetStall+0x22>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80024fa:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 80024fe:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002502:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8002506:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800250a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800250e:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 8002512:	e012      	b.n	800253a <USB_EPSetStall+0x56>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8002514:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8002518:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 800251c:	2a00      	cmp	r2, #0
 800251e:	db06      	blt.n	800252e <USB_EPSetStall+0x4a>
 8002520:	b12b      	cbz	r3, 800252e <USB_EPSetStall+0x4a>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8002522:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8002526:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800252a:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800252e:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8002532:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002536:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
  }

  return HAL_OK;
}
 800253a:	2000      	movs	r0, #0
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop

08002540 <USB_EPClearStall>:
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;
 8002540:	780b      	ldrb	r3, [r1, #0]

  if (ep->is_in == 1U)
 8002542:	784a      	ldrb	r2, [r1, #1]
 8002544:	2a01      	cmp	r2, #1
 8002546:	d113      	bne.n	8002570 <USB_EPClearStall+0x30>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002548:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800254c:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8002550:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002554:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8002558:	78cb      	ldrb	r3, [r1, #3]
 800255a:	3b02      	subs	r3, #2
 800255c:	b2db      	uxtb	r3, r3
 800255e:	2b01      	cmp	r3, #1
 8002560:	d819      	bhi.n	8002596 <USB_EPClearStall+0x56>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8002562:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8002566:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800256a:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 800256e:	e012      	b.n	8002596 <USB_EPClearStall+0x56>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002570:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8002574:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8002578:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800257c:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8002580:	78cb      	ldrb	r3, [r1, #3]
 8002582:	3b02      	subs	r3, #2
 8002584:	b2db      	uxtb	r3, r3
 8002586:	2b01      	cmp	r3, #1
 8002588:	d805      	bhi.n	8002596 <USB_EPClearStall+0x56>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800258a:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800258e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002592:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    }
  }
  return HAL_OK;
}
 8002596:	2000      	movs	r0, #0
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop

0800259c <USB_SetDevAddress>:
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800259c:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 80025a0:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80025a4:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80025a8:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 80025ac:	0109      	lsls	r1, r1, #4
 80025ae:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
 80025b2:	4319      	orrs	r1, r3
 80025b4:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800

  return HAL_OK;
}
 80025b8:	2000      	movs	r0, #0
 80025ba:	4770      	bx	lr

080025bc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80025bc:	b508      	push	{r3, lr}
  uint32_t USBx_BASE = (uint32_t)USBx;

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80025be:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 80025c2:	f023 0302 	bic.w	r3, r3, #2
 80025c6:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 80025ca:	2003      	movs	r0, #3
 80025cc:	f000 ff4a 	bl	8003464 <HAL_Delay>

  return HAL_OK;
}
 80025d0:	2000      	movs	r0, #0
 80025d2:	bd08      	pop	{r3, pc}

080025d4 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80025d4:	b508      	push	{r3, lr}
  uint32_t USBx_BASE = (uint32_t)USBx;

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80025d6:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 80025da:	f043 0302 	orr.w	r3, r3, #2
 80025de:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 80025e2:	2003      	movs	r0, #3
 80025e4:	f000 ff3e 	bl	8003464 <HAL_Delay>

  return HAL_OK;
}
 80025e8:	2000      	movs	r0, #0
 80025ea:	bd08      	pop	{r3, pc}

080025ec <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80025ec:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 80025ee:	6980      	ldr	r0, [r0, #24]

  return tmpreg;
}
 80025f0:	4010      	ands	r0, r2
 80025f2:	4770      	bx	lr

080025f4 <USB_ReadDevAllOutEpInterrupt>:
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80025f4:	f500 6300 	add.w	r3, r0, #2048	; 0x800
 80025f8:	f8d0 0818 	ldr.w	r0, [r0, #2072]	; 0x818
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80025fc:	69db      	ldr	r3, [r3, #28]
 80025fe:	4018      	ands	r0, r3

  return ((tmpreg & 0xffff0000U) >> 16);
}
 8002600:	0c00      	lsrs	r0, r0, #16
 8002602:	4770      	bx	lr

08002604 <USB_ReadDevAllInEpInterrupt>:
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8002604:	f500 6300 	add.w	r3, r0, #2048	; 0x800
 8002608:	f8d0 0818 	ldr.w	r0, [r0, #2072]	; 0x818
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800260c:	69db      	ldr	r3, [r3, #28]
 800260e:	4018      	ands	r0, r3

  return ((tmpreg & 0xFFFFU));
}
 8002610:	b280      	uxth	r0, r0
 8002612:	4770      	bx	lr

08002614 <USB_ReadDevOutEPInterrupt>:
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8002614:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8002618:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800261c:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8002620:	6940      	ldr	r0, [r0, #20]

  return tmpreg;
}
 8002622:	4010      	ands	r0, r2
 8002624:	4770      	bx	lr
 8002626:	bf00      	nop

08002628 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8002628:	b410      	push	{r4}
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800262a:	f8d0 4810 	ldr.w	r4, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 800262e:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8002632:	f001 030f 	and.w	r3, r1, #15
 8002636:	fa22 f303 	lsr.w	r3, r2, r3
 800263a:	01db      	lsls	r3, r3, #7
 800263c:	b2db      	uxtb	r3, r3
 800263e:	4323      	orrs	r3, r4
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8002640:	eb00 1041 	add.w	r0, r0, r1, lsl #5
 8002644:	f500 6010 	add.w	r0, r0, #2304	; 0x900
 8002648:	6880      	ldr	r0, [r0, #8]

  return tmpreg;
}
 800264a:	4018      	ands	r0, r3
 800264c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop

08002654 <USB_GetMode>:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
  return ((USBx->GINTSTS) & 0x1U);
 8002654:	6940      	ldr	r0, [r0, #20]
}
 8002656:	f000 0001 	and.w	r0, r0, #1
 800265a:	4770      	bx	lr

0800265c <USB_ActivateSetup>:
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800265c:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8002660:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002664:	f023 0307 	bic.w	r3, r3, #7
 8002668:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900

  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 800266c:	f500 6300 	add.w	r3, r0, #2048	; 0x800
 8002670:	689a      	ldr	r2, [r3, #8]
 8002672:	f002 0206 	and.w	r2, r2, #6
 8002676:	2a04      	cmp	r2, #4
 8002678:	d105      	bne.n	8002686 <USB_ActivateSetup+0x2a>
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 800267a:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800267e:	f042 0203 	orr.w	r2, r2, #3
 8002682:	f8c0 2900 	str.w	r2, [r0, #2304]	; 0x900
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8002686:	685a      	ldr	r2, [r3, #4]
 8002688:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800268c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
}
 800268e:	2000      	movs	r0, #0
 8002690:	4770      	bx	lr
 8002692:	bf00      	nop

08002694 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8002694:	b410      	push	{r4}
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8002696:	6c04      	ldr	r4, [r0, #64]	; 0x40

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8002698:	4b14      	ldr	r3, [pc, #80]	; (80026ec <USB_EP0_OutStart+0x58>)
 800269a:	429c      	cmp	r4, r3
 800269c:	d903      	bls.n	80026a6 <USB_EP0_OutStart+0x12>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800269e:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	db1e      	blt.n	80026e4 <USB_EP0_OutStart+0x50>
    {
      return HAL_OK;
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80026a6:	2400      	movs	r4, #0
 80026a8:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80026ac:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 80026b0:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 80026b4:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80026b8:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 80026bc:	f044 0418 	orr.w	r4, r4, #24
 80026c0:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80026c4:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 80026c8:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
 80026cc:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10

  if (dma == 1U)
 80026d0:	2901      	cmp	r1, #1
 80026d2:	d107      	bne.n	80026e4 <USB_EP0_OutStart+0x50>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80026d4:	f8c0 2b14 	str.w	r2, [r0, #2836]	; 0xb14
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80026d8:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80026dc:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80026e0:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
  }

  return HAL_OK;
}
 80026e4:	2000      	movs	r0, #0
 80026e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80026ea:	4770      	bx	lr
 80026ec:	4f54300a 	.word	0x4f54300a

080026f0 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80026f0:	2800      	cmp	r0, #0
 80026f2:	f000 81d7 	beq.w	8002aa4 <HAL_RCC_OscConfig+0x3b4>
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026f6:	b570      	push	{r4, r5, r6, lr}
 80026f8:	b082      	sub	sp, #8
 80026fa:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026fc:	6803      	ldr	r3, [r0, #0]
 80026fe:	f013 0f01 	tst.w	r3, #1
 8002702:	d05a      	beq.n	80027ba <HAL_RCC_OscConfig+0xca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002704:	4ba0      	ldr	r3, [pc, #640]	; (8002988 <HAL_RCC_OscConfig+0x298>)
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	f003 030c 	and.w	r3, r3, #12
 800270c:	2b04      	cmp	r3, #4
 800270e:	d00a      	beq.n	8002726 <HAL_RCC_OscConfig+0x36>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002710:	4b9d      	ldr	r3, [pc, #628]	; (8002988 <HAL_RCC_OscConfig+0x298>)
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	f003 030c 	and.w	r3, r3, #12
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002718:	2b08      	cmp	r3, #8
 800271a:	d10d      	bne.n	8002738 <HAL_RCC_OscConfig+0x48>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800271c:	4b9a      	ldr	r3, [pc, #616]	; (8002988 <HAL_RCC_OscConfig+0x298>)
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002724:	d008      	beq.n	8002738 <HAL_RCC_OscConfig+0x48>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002726:	4b98      	ldr	r3, [pc, #608]	; (8002988 <HAL_RCC_OscConfig+0x298>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800272e:	d044      	beq.n	80027ba <HAL_RCC_OscConfig+0xca>
 8002730:	6863      	ldr	r3, [r4, #4]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d141      	bne.n	80027ba <HAL_RCC_OscConfig+0xca>
 8002736:	e1b7      	b.n	8002aa8 <HAL_RCC_OscConfig+0x3b8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002738:	6863      	ldr	r3, [r4, #4]
 800273a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800273e:	d105      	bne.n	800274c <HAL_RCC_OscConfig+0x5c>
 8002740:	4a91      	ldr	r2, [pc, #580]	; (8002988 <HAL_RCC_OscConfig+0x298>)
 8002742:	6813      	ldr	r3, [r2, #0]
 8002744:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002748:	6013      	str	r3, [r2, #0]
 800274a:	e015      	b.n	8002778 <HAL_RCC_OscConfig+0x88>
 800274c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002750:	d109      	bne.n	8002766 <HAL_RCC_OscConfig+0x76>
 8002752:	4b8d      	ldr	r3, [pc, #564]	; (8002988 <HAL_RCC_OscConfig+0x298>)
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800275a:	601a      	str	r2, [r3, #0]
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002762:	601a      	str	r2, [r3, #0]
 8002764:	e008      	b.n	8002778 <HAL_RCC_OscConfig+0x88>
 8002766:	4b88      	ldr	r3, [pc, #544]	; (8002988 <HAL_RCC_OscConfig+0x298>)
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800276e:	601a      	str	r2, [r3, #0]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002776:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002778:	6863      	ldr	r3, [r4, #4]
 800277a:	b17b      	cbz	r3, 800279c <HAL_RCC_OscConfig+0xac>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800277c:	f000 fe6c 	bl	8003458 <HAL_GetTick>
 8002780:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002782:	e005      	b.n	8002790 <HAL_RCC_OscConfig+0xa0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002784:	f000 fe68 	bl	8003458 <HAL_GetTick>
 8002788:	1b40      	subs	r0, r0, r5
 800278a:	2864      	cmp	r0, #100	; 0x64
 800278c:	f200 818e 	bhi.w	8002aac <HAL_RCC_OscConfig+0x3bc>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002790:	4b7d      	ldr	r3, [pc, #500]	; (8002988 <HAL_RCC_OscConfig+0x298>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002798:	d0f4      	beq.n	8002784 <HAL_RCC_OscConfig+0x94>
 800279a:	e00e      	b.n	80027ba <HAL_RCC_OscConfig+0xca>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800279c:	f000 fe5c 	bl	8003458 <HAL_GetTick>
 80027a0:	4605      	mov	r5, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027a2:	e005      	b.n	80027b0 <HAL_RCC_OscConfig+0xc0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80027a4:	f000 fe58 	bl	8003458 <HAL_GetTick>
 80027a8:	1b40      	subs	r0, r0, r5
 80027aa:	2864      	cmp	r0, #100	; 0x64
 80027ac:	f200 8180 	bhi.w	8002ab0 <HAL_RCC_OscConfig+0x3c0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027b0:	4b75      	ldr	r3, [pc, #468]	; (8002988 <HAL_RCC_OscConfig+0x298>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80027b8:	d1f4      	bne.n	80027a4 <HAL_RCC_OscConfig+0xb4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027ba:	6823      	ldr	r3, [r4, #0]
 80027bc:	f013 0f02 	tst.w	r3, #2
 80027c0:	d050      	beq.n	8002864 <HAL_RCC_OscConfig+0x174>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80027c2:	4b71      	ldr	r3, [pc, #452]	; (8002988 <HAL_RCC_OscConfig+0x298>)
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	f013 0f0c 	tst.w	r3, #12
 80027ca:	d00a      	beq.n	80027e2 <HAL_RCC_OscConfig+0xf2>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027cc:	4b6e      	ldr	r3, [pc, #440]	; (8002988 <HAL_RCC_OscConfig+0x298>)
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	f003 030c 	and.w	r3, r3, #12
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80027d4:	2b08      	cmp	r3, #8
 80027d6:	d116      	bne.n	8002806 <HAL_RCC_OscConfig+0x116>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027d8:	4b6b      	ldr	r3, [pc, #428]	; (8002988 <HAL_RCC_OscConfig+0x298>)
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80027e0:	d111      	bne.n	8002806 <HAL_RCC_OscConfig+0x116>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027e2:	4b69      	ldr	r3, [pc, #420]	; (8002988 <HAL_RCC_OscConfig+0x298>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f013 0f02 	tst.w	r3, #2
 80027ea:	d003      	beq.n	80027f4 <HAL_RCC_OscConfig+0x104>
 80027ec:	68e3      	ldr	r3, [r4, #12]
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	f040 8160 	bne.w	8002ab4 <HAL_RCC_OscConfig+0x3c4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027f4:	4a64      	ldr	r2, [pc, #400]	; (8002988 <HAL_RCC_OscConfig+0x298>)
 80027f6:	6813      	ldr	r3, [r2, #0]
 80027f8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80027fc:	6921      	ldr	r1, [r4, #16]
 80027fe:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002802:	6013      	str	r3, [r2, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002804:	e02e      	b.n	8002864 <HAL_RCC_OscConfig+0x174>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002806:	68e3      	ldr	r3, [r4, #12]
 8002808:	b1d3      	cbz	r3, 8002840 <HAL_RCC_OscConfig+0x150>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800280a:	2201      	movs	r2, #1
 800280c:	4b5f      	ldr	r3, [pc, #380]	; (800298c <HAL_RCC_OscConfig+0x29c>)
 800280e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002810:	f000 fe22 	bl	8003458 <HAL_GetTick>
 8002814:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002816:	e005      	b.n	8002824 <HAL_RCC_OscConfig+0x134>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002818:	f000 fe1e 	bl	8003458 <HAL_GetTick>
 800281c:	1b40      	subs	r0, r0, r5
 800281e:	2802      	cmp	r0, #2
 8002820:	f200 814a 	bhi.w	8002ab8 <HAL_RCC_OscConfig+0x3c8>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002824:	4b58      	ldr	r3, [pc, #352]	; (8002988 <HAL_RCC_OscConfig+0x298>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f013 0f02 	tst.w	r3, #2
 800282c:	d0f4      	beq.n	8002818 <HAL_RCC_OscConfig+0x128>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800282e:	4a56      	ldr	r2, [pc, #344]	; (8002988 <HAL_RCC_OscConfig+0x298>)
 8002830:	6813      	ldr	r3, [r2, #0]
 8002832:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002836:	6921      	ldr	r1, [r4, #16]
 8002838:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800283c:	6013      	str	r3, [r2, #0]
 800283e:	e011      	b.n	8002864 <HAL_RCC_OscConfig+0x174>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002840:	2200      	movs	r2, #0
 8002842:	4b52      	ldr	r3, [pc, #328]	; (800298c <HAL_RCC_OscConfig+0x29c>)
 8002844:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002846:	f000 fe07 	bl	8003458 <HAL_GetTick>
 800284a:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800284c:	e005      	b.n	800285a <HAL_RCC_OscConfig+0x16a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800284e:	f000 fe03 	bl	8003458 <HAL_GetTick>
 8002852:	1b40      	subs	r0, r0, r5
 8002854:	2802      	cmp	r0, #2
 8002856:	f200 8131 	bhi.w	8002abc <HAL_RCC_OscConfig+0x3cc>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800285a:	4b4b      	ldr	r3, [pc, #300]	; (8002988 <HAL_RCC_OscConfig+0x298>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f013 0f02 	tst.w	r3, #2
 8002862:	d1f4      	bne.n	800284e <HAL_RCC_OscConfig+0x15e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002864:	6823      	ldr	r3, [r4, #0]
 8002866:	f013 0f08 	tst.w	r3, #8
 800286a:	d026      	beq.n	80028ba <HAL_RCC_OscConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800286c:	6963      	ldr	r3, [r4, #20]
 800286e:	b193      	cbz	r3, 8002896 <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002870:	2201      	movs	r2, #1
 8002872:	4b47      	ldr	r3, [pc, #284]	; (8002990 <HAL_RCC_OscConfig+0x2a0>)
 8002874:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002876:	f000 fdef 	bl	8003458 <HAL_GetTick>
 800287a:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800287c:	e005      	b.n	800288a <HAL_RCC_OscConfig+0x19a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800287e:	f000 fdeb 	bl	8003458 <HAL_GetTick>
 8002882:	1b40      	subs	r0, r0, r5
 8002884:	2802      	cmp	r0, #2
 8002886:	f200 811b 	bhi.w	8002ac0 <HAL_RCC_OscConfig+0x3d0>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800288a:	4b3f      	ldr	r3, [pc, #252]	; (8002988 <HAL_RCC_OscConfig+0x298>)
 800288c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800288e:	f013 0f02 	tst.w	r3, #2
 8002892:	d0f4      	beq.n	800287e <HAL_RCC_OscConfig+0x18e>
 8002894:	e011      	b.n	80028ba <HAL_RCC_OscConfig+0x1ca>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002896:	2200      	movs	r2, #0
 8002898:	4b3d      	ldr	r3, [pc, #244]	; (8002990 <HAL_RCC_OscConfig+0x2a0>)
 800289a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800289c:	f000 fddc 	bl	8003458 <HAL_GetTick>
 80028a0:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028a2:	e005      	b.n	80028b0 <HAL_RCC_OscConfig+0x1c0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028a4:	f000 fdd8 	bl	8003458 <HAL_GetTick>
 80028a8:	1b40      	subs	r0, r0, r5
 80028aa:	2802      	cmp	r0, #2
 80028ac:	f200 810a 	bhi.w	8002ac4 <HAL_RCC_OscConfig+0x3d4>

      /* Get Start Tick */
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028b0:	4b35      	ldr	r3, [pc, #212]	; (8002988 <HAL_RCC_OscConfig+0x298>)
 80028b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028b4:	f013 0f02 	tst.w	r3, #2
 80028b8:	d1f4      	bne.n	80028a4 <HAL_RCC_OscConfig+0x1b4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028ba:	6823      	ldr	r3, [r4, #0]
 80028bc:	f013 0f04 	tst.w	r3, #4
 80028c0:	d07d      	beq.n	80029be <HAL_RCC_OscConfig+0x2ce>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028c2:	4b31      	ldr	r3, [pc, #196]	; (8002988 <HAL_RCC_OscConfig+0x298>)
 80028c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c6:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80028ca:	d10d      	bne.n	80028e8 <HAL_RCC_OscConfig+0x1f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028cc:	2300      	movs	r3, #0
 80028ce:	9301      	str	r3, [sp, #4]
 80028d0:	4b2d      	ldr	r3, [pc, #180]	; (8002988 <HAL_RCC_OscConfig+0x298>)
 80028d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028d4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80028d8:	641a      	str	r2, [r3, #64]	; 0x40
 80028da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028e0:	9301      	str	r3, [sp, #4]
 80028e2:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80028e4:	2501      	movs	r5, #1
 80028e6:	e000      	b.n	80028ea <HAL_RCC_OscConfig+0x1fa>
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
  {
    FlagStatus       pwrclkchanged = RESET;
 80028e8:	2500      	movs	r5, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028ea:	4b2a      	ldr	r3, [pc, #168]	; (8002994 <HAL_RCC_OscConfig+0x2a4>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f413 7f80 	tst.w	r3, #256	; 0x100
 80028f2:	d113      	bne.n	800291c <HAL_RCC_OscConfig+0x22c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028f4:	4a27      	ldr	r2, [pc, #156]	; (8002994 <HAL_RCC_OscConfig+0x2a4>)
 80028f6:	6813      	ldr	r3, [r2, #0]
 80028f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028fe:	f000 fdab 	bl	8003458 <HAL_GetTick>
 8002902:	4606      	mov	r6, r0

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002904:	e005      	b.n	8002912 <HAL_RCC_OscConfig+0x222>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002906:	f000 fda7 	bl	8003458 <HAL_GetTick>
 800290a:	1b80      	subs	r0, r0, r6
 800290c:	2802      	cmp	r0, #2
 800290e:	f200 80db 	bhi.w	8002ac8 <HAL_RCC_OscConfig+0x3d8>
      SET_BIT(PWR->CR, PWR_CR_DBP);

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002912:	4b20      	ldr	r3, [pc, #128]	; (8002994 <HAL_RCC_OscConfig+0x2a4>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f413 7f80 	tst.w	r3, #256	; 0x100
 800291a:	d0f4      	beq.n	8002906 <HAL_RCC_OscConfig+0x216>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800291c:	68a3      	ldr	r3, [r4, #8]
 800291e:	2b01      	cmp	r3, #1
 8002920:	d105      	bne.n	800292e <HAL_RCC_OscConfig+0x23e>
 8002922:	4a19      	ldr	r2, [pc, #100]	; (8002988 <HAL_RCC_OscConfig+0x298>)
 8002924:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8002926:	f043 0301 	orr.w	r3, r3, #1
 800292a:	6713      	str	r3, [r2, #112]	; 0x70
 800292c:	e014      	b.n	8002958 <HAL_RCC_OscConfig+0x268>
 800292e:	2b05      	cmp	r3, #5
 8002930:	d109      	bne.n	8002946 <HAL_RCC_OscConfig+0x256>
 8002932:	4b15      	ldr	r3, [pc, #84]	; (8002988 <HAL_RCC_OscConfig+0x298>)
 8002934:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002936:	f042 0204 	orr.w	r2, r2, #4
 800293a:	671a      	str	r2, [r3, #112]	; 0x70
 800293c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800293e:	f042 0201 	orr.w	r2, r2, #1
 8002942:	671a      	str	r2, [r3, #112]	; 0x70
 8002944:	e008      	b.n	8002958 <HAL_RCC_OscConfig+0x268>
 8002946:	4b10      	ldr	r3, [pc, #64]	; (8002988 <HAL_RCC_OscConfig+0x298>)
 8002948:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800294a:	f022 0201 	bic.w	r2, r2, #1
 800294e:	671a      	str	r2, [r3, #112]	; 0x70
 8002950:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002952:	f022 0204 	bic.w	r2, r2, #4
 8002956:	671a      	str	r2, [r3, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002958:	68a3      	ldr	r3, [r4, #8]
 800295a:	b18b      	cbz	r3, 8002980 <HAL_RCC_OscConfig+0x290>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800295c:	f000 fd7c 	bl	8003458 <HAL_GetTick>
 8002960:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002962:	e007      	b.n	8002974 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002964:	f000 fd78 	bl	8003458 <HAL_GetTick>
 8002968:	1b80      	subs	r0, r0, r6
 800296a:	f241 3388 	movw	r3, #5000	; 0x1388
 800296e:	4298      	cmp	r0, r3
 8002970:	f200 80ac 	bhi.w	8002acc <HAL_RCC_OscConfig+0x3dc>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002974:	4b04      	ldr	r3, [pc, #16]	; (8002988 <HAL_RCC_OscConfig+0x298>)
 8002976:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002978:	f013 0f02 	tst.w	r3, #2
 800297c:	d0f2      	beq.n	8002964 <HAL_RCC_OscConfig+0x274>
 800297e:	e018      	b.n	80029b2 <HAL_RCC_OscConfig+0x2c2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002980:	f000 fd6a 	bl	8003458 <HAL_GetTick>
 8002984:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002986:	e00f      	b.n	80029a8 <HAL_RCC_OscConfig+0x2b8>
 8002988:	40023800 	.word	0x40023800
 800298c:	42470000 	.word	0x42470000
 8002990:	42470e80 	.word	0x42470e80
 8002994:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002998:	f000 fd5e 	bl	8003458 <HAL_GetTick>
 800299c:	1b80      	subs	r0, r0, r6
 800299e:	f241 3388 	movw	r3, #5000	; 0x1388
 80029a2:	4298      	cmp	r0, r3
 80029a4:	f200 8094 	bhi.w	8002ad0 <HAL_RCC_OscConfig+0x3e0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029a8:	4b55      	ldr	r3, [pc, #340]	; (8002b00 <HAL_RCC_OscConfig+0x410>)
 80029aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029ac:	f013 0f02 	tst.w	r3, #2
 80029b0:	d1f2      	bne.n	8002998 <HAL_RCC_OscConfig+0x2a8>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80029b2:	b125      	cbz	r5, 80029be <HAL_RCC_OscConfig+0x2ce>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029b4:	4a52      	ldr	r2, [pc, #328]	; (8002b00 <HAL_RCC_OscConfig+0x410>)
 80029b6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80029b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029bc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029be:	69a3      	ldr	r3, [r4, #24]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	f000 8087 	beq.w	8002ad4 <HAL_RCC_OscConfig+0x3e4>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80029c6:	4a4e      	ldr	r2, [pc, #312]	; (8002b00 <HAL_RCC_OscConfig+0x410>)
 80029c8:	6892      	ldr	r2, [r2, #8]
 80029ca:	f002 020c 	and.w	r2, r2, #12
 80029ce:	2a08      	cmp	r2, #8
 80029d0:	d048      	beq.n	8002a64 <HAL_RCC_OscConfig+0x374>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029d2:	2b02      	cmp	r3, #2
 80029d4:	d133      	bne.n	8002a3e <HAL_RCC_OscConfig+0x34e>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029d6:	2200      	movs	r2, #0
 80029d8:	4b4a      	ldr	r3, [pc, #296]	; (8002b04 <HAL_RCC_OscConfig+0x414>)
 80029da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029dc:	f000 fd3c 	bl	8003458 <HAL_GetTick>
 80029e0:	4605      	mov	r5, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029e2:	e004      	b.n	80029ee <HAL_RCC_OscConfig+0x2fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029e4:	f000 fd38 	bl	8003458 <HAL_GetTick>
 80029e8:	1b40      	subs	r0, r0, r5
 80029ea:	2802      	cmp	r0, #2
 80029ec:	d874      	bhi.n	8002ad8 <HAL_RCC_OscConfig+0x3e8>

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029ee:	4b44      	ldr	r3, [pc, #272]	; (8002b00 <HAL_RCC_OscConfig+0x410>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80029f6:	d1f5      	bne.n	80029e4 <HAL_RCC_OscConfig+0x2f4>
            return HAL_TIMEOUT;
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80029f8:	69e2      	ldr	r2, [r4, #28]
 80029fa:	6a23      	ldr	r3, [r4, #32]
 80029fc:	4313      	orrs	r3, r2
 80029fe:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002a00:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002a04:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002a06:	0852      	lsrs	r2, r2, #1
 8002a08:	3a01      	subs	r2, #1
 8002a0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002a0e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002a10:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002a14:	4a3a      	ldr	r2, [pc, #232]	; (8002b00 <HAL_RCC_OscConfig+0x410>)
 8002a16:	6053      	str	r3, [r2, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a18:	2201      	movs	r2, #1
 8002a1a:	4b3a      	ldr	r3, [pc, #232]	; (8002b04 <HAL_RCC_OscConfig+0x414>)
 8002a1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a1e:	f000 fd1b 	bl	8003458 <HAL_GetTick>
 8002a22:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a24:	e004      	b.n	8002a30 <HAL_RCC_OscConfig+0x340>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a26:	f000 fd17 	bl	8003458 <HAL_GetTick>
 8002a2a:	1b00      	subs	r0, r0, r4
 8002a2c:	2802      	cmp	r0, #2
 8002a2e:	d855      	bhi.n	8002adc <HAL_RCC_OscConfig+0x3ec>

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a30:	4b33      	ldr	r3, [pc, #204]	; (8002b00 <HAL_RCC_OscConfig+0x410>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002a38:	d0f5      	beq.n	8002a26 <HAL_RCC_OscConfig+0x336>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8002a3a:	2000      	movs	r0, #0
 8002a3c:	e05d      	b.n	8002afa <HAL_RCC_OscConfig+0x40a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a3e:	2200      	movs	r2, #0
 8002a40:	4b30      	ldr	r3, [pc, #192]	; (8002b04 <HAL_RCC_OscConfig+0x414>)
 8002a42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a44:	f000 fd08 	bl	8003458 <HAL_GetTick>
 8002a48:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a4a:	e004      	b.n	8002a56 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a4c:	f000 fd04 	bl	8003458 <HAL_GetTick>
 8002a50:	1b00      	subs	r0, r0, r4
 8002a52:	2802      	cmp	r0, #2
 8002a54:	d844      	bhi.n	8002ae0 <HAL_RCC_OscConfig+0x3f0>

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a56:	4b2a      	ldr	r3, [pc, #168]	; (8002b00 <HAL_RCC_OscConfig+0x410>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002a5e:	d1f5      	bne.n	8002a4c <HAL_RCC_OscConfig+0x35c>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8002a60:	2000      	movs	r0, #0
 8002a62:	e04a      	b.n	8002afa <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d03d      	beq.n	8002ae4 <HAL_RCC_OscConfig+0x3f4>
        return HAL_ERROR;
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002a68:	4b25      	ldr	r3, [pc, #148]	; (8002b00 <HAL_RCC_OscConfig+0x410>)
 8002a6a:	689b      	ldr	r3, [r3, #8]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a6c:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
 8002a70:	69e2      	ldr	r2, [r4, #28]
 8002a72:	4291      	cmp	r1, r2
 8002a74:	d138      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x3f8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a76:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002a7a:	6a21      	ldr	r1, [r4, #32]
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a7c:	428a      	cmp	r2, r1
 8002a7e:	d135      	bne.n	8002aec <HAL_RCC_OscConfig+0x3fc>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002a80:	6a61      	ldr	r1, [r4, #36]	; 0x24
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a82:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8002a86:	401a      	ands	r2, r3
 8002a88:	428a      	cmp	r2, r1
 8002a8a:	d131      	bne.n	8002af0 <HAL_RCC_OscConfig+0x400>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002a8c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002a90:	6aa1      	ldr	r1, [r4, #40]	; 0x28
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002a92:	428a      	cmp	r2, r1
 8002a94:	d12e      	bne.n	8002af4 <HAL_RCC_OscConfig+0x404>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8002a96:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8002a9a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d02b      	beq.n	8002af8 <HAL_RCC_OscConfig+0x408>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
        {
          return HAL_ERROR;
 8002aa0:	2001      	movs	r0, #1
 8002aa2:	e02a      	b.n	8002afa <HAL_RCC_OscConfig+0x40a>
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
  {
    return HAL_ERROR;
 8002aa4:	2001      	movs	r0, #1
        }
      }
    }
  }
  return HAL_OK;
}
 8002aa6:	4770      	bx	lr
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
      {
        return HAL_ERROR;
 8002aa8:	2001      	movs	r0, #1
 8002aaa:	e026      	b.n	8002afa <HAL_RCC_OscConfig+0x40a>
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
 8002aac:	2003      	movs	r0, #3
 8002aae:	e024      	b.n	8002afa <HAL_RCC_OscConfig+0x40a>
        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
 8002ab0:	2003      	movs	r0, #3
 8002ab2:	e022      	b.n	8002afa <HAL_RCC_OscConfig+0x40a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
      {
        return HAL_ERROR;
 8002ab4:	2001      	movs	r0, #1
 8002ab6:	e020      	b.n	8002afa <HAL_RCC_OscConfig+0x40a>
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
 8002ab8:	2003      	movs	r0, #3
 8002aba:	e01e      	b.n	8002afa <HAL_RCC_OscConfig+0x40a>
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
 8002abc:	2003      	movs	r0, #3
 8002abe:	e01c      	b.n	8002afa <HAL_RCC_OscConfig+0x40a>
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
        {
          return HAL_TIMEOUT;
 8002ac0:	2003      	movs	r0, #3
 8002ac2:	e01a      	b.n	8002afa <HAL_RCC_OscConfig+0x40a>
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
        {
          return HAL_TIMEOUT;
 8002ac4:	2003      	movs	r0, #3
 8002ac6:	e018      	b.n	8002afa <HAL_RCC_OscConfig+0x40a>

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
        {
          return HAL_TIMEOUT;
 8002ac8:	2003      	movs	r0, #3
 8002aca:	e016      	b.n	8002afa <HAL_RCC_OscConfig+0x40a>
      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
        {
          return HAL_TIMEOUT;
 8002acc:	2003      	movs	r0, #3
 8002ace:	e014      	b.n	8002afa <HAL_RCC_OscConfig+0x40a>
      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
        {
          return HAL_TIMEOUT;
 8002ad0:	2003      	movs	r0, #3
 8002ad2:	e012      	b.n	8002afa <HAL_RCC_OscConfig+0x40a>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8002ad4:	2000      	movs	r0, #0
 8002ad6:	e010      	b.n	8002afa <HAL_RCC_OscConfig+0x40a>
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
 8002ad8:	2003      	movs	r0, #3
 8002ada:	e00e      	b.n	8002afa <HAL_RCC_OscConfig+0x40a>
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
 8002adc:	2003      	movs	r0, #3
 8002ade:	e00c      	b.n	8002afa <HAL_RCC_OscConfig+0x40a>
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
 8002ae0:	2003      	movs	r0, #3
 8002ae2:	e00a      	b.n	8002afa <HAL_RCC_OscConfig+0x40a>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8002ae4:	2001      	movs	r0, #1
 8002ae6:	e008      	b.n	8002afa <HAL_RCC_OscConfig+0x40a>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
        {
          return HAL_ERROR;
 8002ae8:	2001      	movs	r0, #1
 8002aea:	e006      	b.n	8002afa <HAL_RCC_OscConfig+0x40a>
 8002aec:	2001      	movs	r0, #1
 8002aee:	e004      	b.n	8002afa <HAL_RCC_OscConfig+0x40a>
 8002af0:	2001      	movs	r0, #1
 8002af2:	e002      	b.n	8002afa <HAL_RCC_OscConfig+0x40a>
 8002af4:	2001      	movs	r0, #1
 8002af6:	e000      	b.n	8002afa <HAL_RCC_OscConfig+0x40a>
        }
      }
    }
  }
  return HAL_OK;
 8002af8:	2000      	movs	r0, #0
}
 8002afa:	b002      	add	sp, #8
 8002afc:	bd70      	pop	{r4, r5, r6, pc}
 8002afe:	bf00      	nop
 8002b00:	40023800 	.word	0x40023800
 8002b04:	42470060 	.word	0x42470060

08002b08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b08:	b538      	push	{r3, r4, r5, lr}
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b0a:	4b2f      	ldr	r3, [pc, #188]	; (8002bc8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f003 030c 	and.w	r3, r3, #12
 8002b12:	2b04      	cmp	r3, #4
 8002b14:	d055      	beq.n	8002bc2 <HAL_RCC_GetSysClockFreq+0xba>
 8002b16:	2b08      	cmp	r3, #8
 8002b18:	d001      	beq.n	8002b1e <HAL_RCC_GetSysClockFreq+0x16>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b1a:	482c      	ldr	r0, [pc, #176]	; (8002bcc <HAL_RCC_GetSysClockFreq+0xc4>)
 8002b1c:	bd38      	pop	{r3, r4, r5, pc}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b1e:	4b2a      	ldr	r3, [pc, #168]	; (8002bc8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002b20:	685a      	ldr	r2, [r3, #4]
 8002b22:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002b2c:	d020      	beq.n	8002b70 <HAL_RCC_GetSysClockFreq+0x68>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b2e:	4b26      	ldr	r3, [pc, #152]	; (8002bc8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8002b36:	00dc      	lsls	r4, r3, #3
 8002b38:	2500      	movs	r5, #0
 8002b3a:	0169      	lsls	r1, r5, #5
 8002b3c:	ea41 61d4 	orr.w	r1, r1, r4, lsr #27
 8002b40:	0160      	lsls	r0, r4, #5
 8002b42:	1b04      	subs	r4, r0, r4
 8002b44:	eb61 0505 	sbc.w	r5, r1, r5
 8002b48:	01a9      	lsls	r1, r5, #6
 8002b4a:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8002b4e:	01a0      	lsls	r0, r4, #6
 8002b50:	1b00      	subs	r0, r0, r4
 8002b52:	eb61 0105 	sbc.w	r1, r1, r5
 8002b56:	18c0      	adds	r0, r0, r3
 8002b58:	f141 0100 	adc.w	r1, r1, #0
 8002b5c:	024b      	lsls	r3, r1, #9
 8002b5e:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 8002b62:	0244      	lsls	r4, r0, #9
 8002b64:	4620      	mov	r0, r4
 8002b66:	4619      	mov	r1, r3
 8002b68:	2300      	movs	r3, #0
 8002b6a:	f7fd fba1 	bl	80002b0 <__aeabi_uldivmod>
 8002b6e:	e01f      	b.n	8002bb0 <HAL_RCC_GetSysClockFreq+0xa8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b70:	4b15      	ldr	r3, [pc, #84]	; (8002bc8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8002b78:	00dc      	lsls	r4, r3, #3
 8002b7a:	2500      	movs	r5, #0
 8002b7c:	0169      	lsls	r1, r5, #5
 8002b7e:	ea41 61d4 	orr.w	r1, r1, r4, lsr #27
 8002b82:	0160      	lsls	r0, r4, #5
 8002b84:	1b04      	subs	r4, r0, r4
 8002b86:	eb61 0505 	sbc.w	r5, r1, r5
 8002b8a:	01a9      	lsls	r1, r5, #6
 8002b8c:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8002b90:	01a0      	lsls	r0, r4, #6
 8002b92:	1b00      	subs	r0, r0, r4
 8002b94:	eb61 0105 	sbc.w	r1, r1, r5
 8002b98:	18c0      	adds	r0, r0, r3
 8002b9a:	f141 0100 	adc.w	r1, r1, #0
 8002b9e:	028b      	lsls	r3, r1, #10
 8002ba0:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 8002ba4:	0284      	lsls	r4, r0, #10
 8002ba6:	4620      	mov	r0, r4
 8002ba8:	4619      	mov	r1, r3
 8002baa:	2300      	movs	r3, #0
 8002bac:	f7fd fb80 	bl	80002b0 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002bb0:	4b05      	ldr	r3, [pc, #20]	; (8002bc8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002bb8:	3301      	adds	r3, #1
 8002bba:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8002bbc:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8002bc0:	bd38      	pop	{r3, r4, r5, pc}
      sysclockfreq = HSI_VALUE;
       break;
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002bc2:	4803      	ldr	r0, [pc, #12]	; (8002bd0 <HAL_RCC_GetSysClockFreq+0xc8>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002bc4:	bd38      	pop	{r3, r4, r5, pc}
 8002bc6:	bf00      	nop
 8002bc8:	40023800 	.word	0x40023800
 8002bcc:	00f42400 	.word	0x00f42400
 8002bd0:	007a1200 	.word	0x007a1200

08002bd4 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002bd4:	2800      	cmp	r0, #0
 8002bd6:	f000 8098 	beq.w	8002d0a <HAL_RCC_ClockConfig+0x136>
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bda:	b570      	push	{r4, r5, r6, lr}
 8002bdc:	4604      	mov	r4, r0
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002bde:	4b52      	ldr	r3, [pc, #328]	; (8002d28 <HAL_RCC_ClockConfig+0x154>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 030f 	and.w	r3, r3, #15
 8002be6:	428b      	cmp	r3, r1
 8002be8:	d208      	bcs.n	8002bfc <HAL_RCC_ClockConfig+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bea:	b2cb      	uxtb	r3, r1
 8002bec:	4a4e      	ldr	r2, [pc, #312]	; (8002d28 <HAL_RCC_ClockConfig+0x154>)
 8002bee:	7013      	strb	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bf0:	6813      	ldr	r3, [r2, #0]
 8002bf2:	f003 030f 	and.w	r3, r3, #15
 8002bf6:	4299      	cmp	r1, r3
 8002bf8:	f040 8089 	bne.w	8002d0e <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bfc:	6823      	ldr	r3, [r4, #0]
 8002bfe:	f013 0f02 	tst.w	r3, #2
 8002c02:	d017      	beq.n	8002c34 <HAL_RCC_ClockConfig+0x60>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c04:	f013 0f04 	tst.w	r3, #4
 8002c08:	d004      	beq.n	8002c14 <HAL_RCC_ClockConfig+0x40>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c0a:	4a48      	ldr	r2, [pc, #288]	; (8002d2c <HAL_RCC_ClockConfig+0x158>)
 8002c0c:	6893      	ldr	r3, [r2, #8]
 8002c0e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002c12:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c14:	6823      	ldr	r3, [r4, #0]
 8002c16:	f013 0f08 	tst.w	r3, #8
 8002c1a:	d004      	beq.n	8002c26 <HAL_RCC_ClockConfig+0x52>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c1c:	4a43      	ldr	r2, [pc, #268]	; (8002d2c <HAL_RCC_ClockConfig+0x158>)
 8002c1e:	6893      	ldr	r3, [r2, #8]
 8002c20:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002c24:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c26:	4841      	ldr	r0, [pc, #260]	; (8002d2c <HAL_RCC_ClockConfig+0x158>)
 8002c28:	6883      	ldr	r3, [r0, #8]
 8002c2a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c2e:	68a3      	ldr	r3, [r4, #8]
 8002c30:	4313      	orrs	r3, r2
 8002c32:	6083      	str	r3, [r0, #8]
 8002c34:	460d      	mov	r5, r1
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c36:	6823      	ldr	r3, [r4, #0]
 8002c38:	f013 0f01 	tst.w	r3, #1
 8002c3c:	d02f      	beq.n	8002c9e <HAL_RCC_ClockConfig+0xca>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c3e:	6862      	ldr	r2, [r4, #4]
 8002c40:	2a01      	cmp	r2, #1
 8002c42:	d105      	bne.n	8002c50 <HAL_RCC_ClockConfig+0x7c>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c44:	4b39      	ldr	r3, [pc, #228]	; (8002d2c <HAL_RCC_ClockConfig+0x158>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002c4c:	d10e      	bne.n	8002c6c <HAL_RCC_ClockConfig+0x98>
 8002c4e:	e060      	b.n	8002d12 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c50:	1e93      	subs	r3, r2, #2
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d805      	bhi.n	8002c62 <HAL_RCC_ClockConfig+0x8e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c56:	4b35      	ldr	r3, [pc, #212]	; (8002d2c <HAL_RCC_ClockConfig+0x158>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002c5e:	d105      	bne.n	8002c6c <HAL_RCC_ClockConfig+0x98>
 8002c60:	e059      	b.n	8002d16 <HAL_RCC_ClockConfig+0x142>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c62:	4b32      	ldr	r3, [pc, #200]	; (8002d2c <HAL_RCC_ClockConfig+0x158>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f013 0f02 	tst.w	r3, #2
 8002c6a:	d056      	beq.n	8002d1a <HAL_RCC_ClockConfig+0x146>
      {
        return HAL_ERROR;
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c6c:	492f      	ldr	r1, [pc, #188]	; (8002d2c <HAL_RCC_ClockConfig+0x158>)
 8002c6e:	688b      	ldr	r3, [r1, #8]
 8002c70:	f023 0303 	bic.w	r3, r3, #3
 8002c74:	4313      	orrs	r3, r2
 8002c76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c78:	f000 fbee 	bl	8003458 <HAL_GetTick>
 8002c7c:	4606      	mov	r6, r0

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c7e:	e006      	b.n	8002c8e <HAL_RCC_ClockConfig+0xba>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c80:	f000 fbea 	bl	8003458 <HAL_GetTick>
 8002c84:	1b80      	subs	r0, r0, r6
 8002c86:	f241 3388 	movw	r3, #5000	; 0x1388
 8002c8a:	4298      	cmp	r0, r3
 8002c8c:	d847      	bhi.n	8002d1e <HAL_RCC_ClockConfig+0x14a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);

    /* Get Start Tick */
    tickstart = HAL_GetTick();

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c8e:	4b27      	ldr	r3, [pc, #156]	; (8002d2c <HAL_RCC_ClockConfig+0x158>)
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	f003 030c 	and.w	r3, r3, #12
 8002c96:	6862      	ldr	r2, [r4, #4]
 8002c98:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002c9c:	d1f0      	bne.n	8002c80 <HAL_RCC_ClockConfig+0xac>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c9e:	4b22      	ldr	r3, [pc, #136]	; (8002d28 <HAL_RCC_ClockConfig+0x154>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f003 030f 	and.w	r3, r3, #15
 8002ca6:	429d      	cmp	r5, r3
 8002ca8:	d207      	bcs.n	8002cba <HAL_RCC_ClockConfig+0xe6>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002caa:	b2ea      	uxtb	r2, r5
 8002cac:	4b1e      	ldr	r3, [pc, #120]	; (8002d28 <HAL_RCC_ClockConfig+0x154>)
 8002cae:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f003 030f 	and.w	r3, r3, #15
 8002cb6:	429d      	cmp	r5, r3
 8002cb8:	d133      	bne.n	8002d22 <HAL_RCC_ClockConfig+0x14e>
      return HAL_ERROR;
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cba:	6823      	ldr	r3, [r4, #0]
 8002cbc:	f013 0f04 	tst.w	r3, #4
 8002cc0:	d006      	beq.n	8002cd0 <HAL_RCC_ClockConfig+0xfc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cc2:	491a      	ldr	r1, [pc, #104]	; (8002d2c <HAL_RCC_ClockConfig+0x158>)
 8002cc4:	688b      	ldr	r3, [r1, #8]
 8002cc6:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002cca:	68e3      	ldr	r3, [r4, #12]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cd0:	6823      	ldr	r3, [r4, #0]
 8002cd2:	f013 0f08 	tst.w	r3, #8
 8002cd6:	d007      	beq.n	8002ce8 <HAL_RCC_ClockConfig+0x114>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002cd8:	4a14      	ldr	r2, [pc, #80]	; (8002d2c <HAL_RCC_ClockConfig+0x158>)
 8002cda:	6893      	ldr	r3, [r2, #8]
 8002cdc:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002ce0:	6921      	ldr	r1, [r4, #16]
 8002ce2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002ce6:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002ce8:	f7ff ff0e 	bl	8002b08 <HAL_RCC_GetSysClockFreq>
 8002cec:	4b0f      	ldr	r3, [pc, #60]	; (8002d2c <HAL_RCC_ClockConfig+0x158>)
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002cf4:	4a0e      	ldr	r2, [pc, #56]	; (8002d30 <HAL_RCC_ClockConfig+0x15c>)
 8002cf6:	5cd3      	ldrb	r3, [r2, r3]
 8002cf8:	40d8      	lsrs	r0, r3
 8002cfa:	4b0e      	ldr	r3, [pc, #56]	; (8002d34 <HAL_RCC_ClockConfig+0x160>)
 8002cfc:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002cfe:	4b0e      	ldr	r3, [pc, #56]	; (8002d38 <HAL_RCC_ClockConfig+0x164>)
 8002d00:	6818      	ldr	r0, [r3, #0]
 8002d02:	f003 ffc1 	bl	8006c88 <HAL_InitTick>

  return HAL_OK;
 8002d06:	2000      	movs	r0, #0
 8002d08:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
  {
    return HAL_ERROR;
 8002d0a:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);

  return HAL_OK;
}
 8002d0c:	4770      	bx	lr

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
    {
      return HAL_ERROR;
 8002d0e:	2001      	movs	r0, #1
 8002d10:	bd70      	pop	{r4, r5, r6, pc}
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
      {
        return HAL_ERROR;
 8002d12:	2001      	movs	r0, #1
 8002d14:	bd70      	pop	{r4, r5, r6, pc}
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
      {
        return HAL_ERROR;
 8002d16:	2001      	movs	r0, #1
 8002d18:	bd70      	pop	{r4, r5, r6, pc}
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
      {
        return HAL_ERROR;
 8002d1a:	2001      	movs	r0, #1
 8002d1c:	bd70      	pop	{r4, r5, r6, pc}

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
      {
        return HAL_TIMEOUT;
 8002d1e:	2003      	movs	r0, #3
 8002d20:	bd70      	pop	{r4, r5, r6, pc}

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
    {
      return HAL_ERROR;
 8002d22:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);

  return HAL_OK;
}
 8002d24:	bd70      	pop	{r4, r5, r6, pc}
 8002d26:	bf00      	nop
 8002d28:	40023c00 	.word	0x40023c00
 8002d2c:	40023800 	.word	0x40023800
 8002d30:	08009da4 	.word	0x08009da4
 8002d34:	2000006c 	.word	0x2000006c
 8002d38:	20000064 	.word	0x20000064

08002d3c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002d3c:	4b01      	ldr	r3, [pc, #4]	; (8002d44 <HAL_RCC_GetHCLKFreq+0x8>)
 8002d3e:	6818      	ldr	r0, [r3, #0]
 8002d40:	4770      	bx	lr
 8002d42:	bf00      	nop
 8002d44:	2000006c 	.word	0x2000006c

08002d48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d48:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002d4a:	f7ff fff7 	bl	8002d3c <HAL_RCC_GetHCLKFreq>
 8002d4e:	4b04      	ldr	r3, [pc, #16]	; (8002d60 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002d56:	4a03      	ldr	r2, [pc, #12]	; (8002d64 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002d58:	5cd3      	ldrb	r3, [r2, r3]
}
 8002d5a:	40d8      	lsrs	r0, r3
 8002d5c:	bd08      	pop	{r3, pc}
 8002d5e:	bf00      	nop
 8002d60:	40023800 	.word	0x40023800
 8002d64:	08009db4 	.word	0x08009db4

08002d68 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002d68:	230f      	movs	r3, #15
 8002d6a:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002d6c:	4b0b      	ldr	r3, [pc, #44]	; (8002d9c <HAL_RCC_GetClockConfig+0x34>)
 8002d6e:	689a      	ldr	r2, [r3, #8]
 8002d70:	f002 0203 	and.w	r2, r2, #3
 8002d74:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002d76:	689a      	ldr	r2, [r3, #8]
 8002d78:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8002d7c:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002d7e:	689a      	ldr	r2, [r3, #8]
 8002d80:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8002d84:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	08db      	lsrs	r3, r3, #3
 8002d8a:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8002d8e:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002d90:	4b03      	ldr	r3, [pc, #12]	; (8002da0 <HAL_RCC_GetClockConfig+0x38>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 030f 	and.w	r3, r3, #15
 8002d98:	600b      	str	r3, [r1, #0]
 8002d9a:	4770      	bx	lr
 8002d9c:	40023800 	.word	0x40023800
 8002da0:	40023c00 	.word	0x40023c00

08002da4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002da4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002da8:	b082      	sub	sp, #8
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002daa:	2300      	movs	r3, #0
 8002dac:	e0c1      	b.n	8002f32 <HAL_GPIO_Init+0x18e>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002dae:	2201      	movs	r2, #1
 8002db0:	409a      	lsls	r2, r3
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002db2:	680c      	ldr	r4, [r1, #0]
 8002db4:	ea02 0504 	and.w	r5, r2, r4

    if(iocurrent == ioposition)
 8002db8:	42aa      	cmp	r2, r5
 8002dba:	f040 80b9 	bne.w	8002f30 <HAL_GPIO_Init+0x18c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002dbe:	684c      	ldr	r4, [r1, #4]
 8002dc0:	1e66      	subs	r6, r4, #1
 8002dc2:	2e01      	cmp	r6, #1
 8002dc4:	d903      	bls.n	8002dce <HAL_GPIO_Init+0x2a>
 8002dc6:	2c11      	cmp	r4, #17
 8002dc8:	d001      	beq.n	8002dce <HAL_GPIO_Init+0x2a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002dca:	2c12      	cmp	r4, #18
 8002dcc:	d115      	bne.n	8002dfa <HAL_GPIO_Init+0x56>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002dce:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002dd0:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8002dd4:	2603      	movs	r6, #3
 8002dd6:	fa06 f60e 	lsl.w	r6, r6, lr
 8002dda:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002dde:	68cc      	ldr	r4, [r1, #12]
 8002de0:	fa04 f40e 	lsl.w	r4, r4, lr
 8002de4:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8002de6:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002de8:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002dea:	ea24 0202 	bic.w	r2, r4, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002dee:	684c      	ldr	r4, [r1, #4]
 8002df0:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8002df4:	409c      	lsls	r4, r3
 8002df6:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8002df8:	6042      	str	r2, [r0, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002dfa:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002dfc:	005f      	lsls	r7, r3, #1
 8002dfe:	2403      	movs	r4, #3
 8002e00:	40bc      	lsls	r4, r7
 8002e02:	43e4      	mvns	r4, r4
 8002e04:	ea06 0204 	and.w	r2, r6, r4
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e08:	688e      	ldr	r6, [r1, #8]
 8002e0a:	40be      	lsls	r6, r7
 8002e0c:	4316      	orrs	r6, r2
      GPIOx->PUPDR = temp;
 8002e0e:	60c6      	str	r6, [r0, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e10:	684a      	ldr	r2, [r1, #4]
 8002e12:	2a02      	cmp	r2, #2
 8002e14:	d001      	beq.n	8002e1a <HAL_GPIO_Init+0x76>
 8002e16:	2a12      	cmp	r2, #18
 8002e18:	d113      	bne.n	8002e42 <HAL_GPIO_Init+0x9e>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e1a:	08de      	lsrs	r6, r3, #3
 8002e1c:	3608      	adds	r6, #8
 8002e1e:	f850 8026 	ldr.w	r8, [r0, r6, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e22:	f003 0207 	and.w	r2, r3, #7
 8002e26:	ea4f 0e82 	mov.w	lr, r2, lsl #2
 8002e2a:	220f      	movs	r2, #15
 8002e2c:	fa02 f20e 	lsl.w	r2, r2, lr
 8002e30:	ea28 0c02 	bic.w	ip, r8, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002e34:	690a      	ldr	r2, [r1, #16]
 8002e36:	fa02 f20e 	lsl.w	r2, r2, lr
 8002e3a:	ea4c 0202 	orr.w	r2, ip, r2
        GPIOx->AFR[position >> 3U] = temp;
 8002e3e:	f840 2026 	str.w	r2, [r0, r6, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e42:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002e44:	4026      	ands	r6, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e46:	684a      	ldr	r2, [r1, #4]
 8002e48:	f002 0403 	and.w	r4, r2, #3
 8002e4c:	fa04 f207 	lsl.w	r2, r4, r7
 8002e50:	4332      	orrs	r2, r6
      GPIOx->MODER = temp;
 8002e52:	6002      	str	r2, [r0, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002e54:	684a      	ldr	r2, [r1, #4]
 8002e56:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 8002e5a:	d069      	beq.n	8002f30 <HAL_GPIO_Init+0x18c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	9201      	str	r2, [sp, #4]
 8002e60:	4a37      	ldr	r2, [pc, #220]	; (8002f40 <HAL_GPIO_Init+0x19c>)
 8002e62:	6c54      	ldr	r4, [r2, #68]	; 0x44
 8002e64:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8002e68:	6454      	str	r4, [r2, #68]	; 0x44
 8002e6a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002e6c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002e70:	9201      	str	r2, [sp, #4]
 8002e72:	9a01      	ldr	r2, [sp, #4]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e74:	089e      	lsrs	r6, r3, #2
 8002e76:	1cb4      	adds	r4, r6, #2
 8002e78:	4a32      	ldr	r2, [pc, #200]	; (8002f44 <HAL_GPIO_Init+0x1a0>)
 8002e7a:	f852 4024 	ldr.w	r4, [r2, r4, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e7e:	f003 0203 	and.w	r2, r3, #3
 8002e82:	0092      	lsls	r2, r2, #2
 8002e84:	270f      	movs	r7, #15
 8002e86:	4097      	lsls	r7, r2
 8002e88:	ea24 0707 	bic.w	r7, r4, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e8c:	4c2e      	ldr	r4, [pc, #184]	; (8002f48 <HAL_GPIO_Init+0x1a4>)
 8002e8e:	42a0      	cmp	r0, r4
 8002e90:	d011      	beq.n	8002eb6 <HAL_GPIO_Init+0x112>
 8002e92:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002e96:	42a0      	cmp	r0, r4
 8002e98:	d00f      	beq.n	8002eba <HAL_GPIO_Init+0x116>
 8002e9a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002e9e:	42a0      	cmp	r0, r4
 8002ea0:	d00d      	beq.n	8002ebe <HAL_GPIO_Init+0x11a>
 8002ea2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002ea6:	42a0      	cmp	r0, r4
 8002ea8:	d00b      	beq.n	8002ec2 <HAL_GPIO_Init+0x11e>
 8002eaa:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002eae:	42a0      	cmp	r0, r4
 8002eb0:	d109      	bne.n	8002ec6 <HAL_GPIO_Init+0x122>
 8002eb2:	2404      	movs	r4, #4
 8002eb4:	e008      	b.n	8002ec8 <HAL_GPIO_Init+0x124>
 8002eb6:	2400      	movs	r4, #0
 8002eb8:	e006      	b.n	8002ec8 <HAL_GPIO_Init+0x124>
 8002eba:	2401      	movs	r4, #1
 8002ebc:	e004      	b.n	8002ec8 <HAL_GPIO_Init+0x124>
 8002ebe:	2402      	movs	r4, #2
 8002ec0:	e002      	b.n	8002ec8 <HAL_GPIO_Init+0x124>
 8002ec2:	2403      	movs	r4, #3
 8002ec4:	e000      	b.n	8002ec8 <HAL_GPIO_Init+0x124>
 8002ec6:	2407      	movs	r4, #7
 8002ec8:	fa04 f202 	lsl.w	r2, r4, r2
 8002ecc:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ece:	3602      	adds	r6, #2
 8002ed0:	4c1c      	ldr	r4, [pc, #112]	; (8002f44 <HAL_GPIO_Init+0x1a0>)
 8002ed2:	f844 2026 	str.w	r2, [r4, r6, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ed6:	4a1d      	ldr	r2, [pc, #116]	; (8002f4c <HAL_GPIO_Init+0x1a8>)
 8002ed8:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8002eda:	43ea      	mvns	r2, r5
 8002edc:	ea04 0602 	and.w	r6, r4, r2
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ee0:	684f      	ldr	r7, [r1, #4]
 8002ee2:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8002ee6:	d001      	beq.n	8002eec <HAL_GPIO_Init+0x148>
        {
          temp |= iocurrent;
 8002ee8:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->IMR = temp;
 8002eec:	4c17      	ldr	r4, [pc, #92]	; (8002f4c <HAL_GPIO_Init+0x1a8>)
 8002eee:	6026      	str	r6, [r4, #0]

        temp = EXTI->EMR;
 8002ef0:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8002ef2:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ef6:	684f      	ldr	r7, [r1, #4]
 8002ef8:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8002efc:	d001      	beq.n	8002f02 <HAL_GPIO_Init+0x15e>
        {
          temp |= iocurrent;
 8002efe:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->EMR = temp;
 8002f02:	4c12      	ldr	r4, [pc, #72]	; (8002f4c <HAL_GPIO_Init+0x1a8>)
 8002f04:	6066      	str	r6, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f06:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 8002f08:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f0c:	684f      	ldr	r7, [r1, #4]
 8002f0e:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8002f12:	d001      	beq.n	8002f18 <HAL_GPIO_Init+0x174>
        {
          temp |= iocurrent;
 8002f14:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->RTSR = temp;
 8002f18:	4c0c      	ldr	r4, [pc, #48]	; (8002f4c <HAL_GPIO_Init+0x1a8>)
 8002f1a:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 8002f1c:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8002f1e:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f20:	684e      	ldr	r6, [r1, #4]
 8002f22:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8002f26:	d001      	beq.n	8002f2c <HAL_GPIO_Init+0x188>
        {
          temp |= iocurrent;
 8002f28:	ea45 0204 	orr.w	r2, r5, r4
        }
        EXTI->FTSR = temp;
 8002f2c:	4c07      	ldr	r4, [pc, #28]	; (8002f4c <HAL_GPIO_Init+0x1a8>)
 8002f2e:	60e2      	str	r2, [r4, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f30:	3301      	adds	r3, #1
 8002f32:	2b0f      	cmp	r3, #15
 8002f34:	f67f af3b 	bls.w	8002dae <HAL_GPIO_Init+0xa>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 8002f38:	b002      	add	sp, #8
 8002f3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f3e:	bf00      	nop
 8002f40:	40023800 	.word	0x40023800
 8002f44:	40013800 	.word	0x40013800
 8002f48:	40020000 	.word	0x40020000
 8002f4c:	40013c00 	.word	0x40013c00

08002f50 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f50:	b10a      	cbz	r2, 8002f56 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f52:	6181      	str	r1, [r0, #24]
 8002f54:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f56:	0409      	lsls	r1, r1, #16
 8002f58:	6181      	str	r1, [r0, #24]
 8002f5a:	4770      	bx	lr

08002f5c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f5c:	b430      	push	{r4, r5}
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002f5e:	6805      	ldr	r5, [r0, #0]
 8002f60:	682c      	ldr	r4, [r5, #0]
 8002f62:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 8002f66:	602c      	str	r4, [r5, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002f68:	6804      	ldr	r4, [r0, #0]
 8002f6a:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f6c:	6883      	ldr	r3, [r0, #8]
 8002f6e:	2b40      	cmp	r3, #64	; 0x40
 8002f70:	d104      	bne.n	8002f7c <DMA_SetConfig+0x20>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002f72:	6803      	ldr	r3, [r0, #0]
 8002f74:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002f76:	6803      	ldr	r3, [r0, #0]
 8002f78:	60d9      	str	r1, [r3, #12]
 8002f7a:	e003      	b.n	8002f84 <DMA_SetConfig+0x28>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 8002f7c:	6803      	ldr	r3, [r0, #0]
 8002f7e:	6099      	str	r1, [r3, #8]

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 8002f80:	6803      	ldr	r3, [r0, #0]
 8002f82:	60da      	str	r2, [r3, #12]
  }
}
 8002f84:	bc30      	pop	{r4, r5}
 8002f86:	4770      	bx	lr

08002f88 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002f88:	6802      	ldr	r2, [r0, #0]
 8002f8a:	b2d3      	uxtb	r3, r2
 8002f8c:	3b10      	subs	r3, #16
 8002f8e:	490b      	ldr	r1, [pc, #44]	; (8002fbc <DMA_CalcBaseAndBitshift+0x34>)
 8002f90:	fba1 1303 	umull	r1, r3, r1, r3
 8002f94:	091b      	lsrs	r3, r3, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002f96:	490a      	ldr	r1, [pc, #40]	; (8002fc0 <DMA_CalcBaseAndBitshift+0x38>)
 8002f98:	5cc9      	ldrb	r1, [r1, r3]
 8002f9a:	65c1      	str	r1, [r0, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002f9c:	2b03      	cmp	r3, #3
 8002f9e:	d906      	bls.n	8002fae <DMA_CalcBaseAndBitshift+0x26>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002fa0:	f422 727f 	bic.w	r2, r2, #1020	; 0x3fc
 8002fa4:	f022 0203 	bic.w	r2, r2, #3
 8002fa8:	3204      	adds	r2, #4
 8002faa:	6582      	str	r2, [r0, #88]	; 0x58
 8002fac:	e004      	b.n	8002fb8 <DMA_CalcBaseAndBitshift+0x30>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002fae:	f422 727f 	bic.w	r2, r2, #1020	; 0x3fc
 8002fb2:	f022 0203 	bic.w	r2, r2, #3
 8002fb6:	6582      	str	r2, [r0, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
}
 8002fb8:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8002fba:	4770      	bx	lr
 8002fbc:	aaaaaaab 	.word	0xaaaaaaab
 8002fc0:	08009d9c 	.word	0x08009d9c

08002fc4 <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002fc4:	6a83      	ldr	r3, [r0, #40]	; 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002fc6:	6982      	ldr	r2, [r0, #24]
 8002fc8:	b982      	cbnz	r2, 8002fec <DMA_CheckFifoParam+0x28>
  {
    switch (tmp)
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d008      	beq.n	8002fe0 <DMA_CheckFifoParam+0x1c>
 8002fce:	b10b      	cbz	r3, 8002fd4 <DMA_CheckFifoParam+0x10>
 8002fd0:	2b02      	cmp	r3, #2
 8002fd2:	d12e      	bne.n	8003032 <DMA_CheckFifoParam+0x6e>
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002fd4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002fd6:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8002fda:	d12c      	bne.n	8003036 <DMA_CheckFifoParam+0x72>
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
 8002fdc:	2000      	movs	r0, #0
 8002fde:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002fe0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002fe2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002fe6:	d028      	beq.n	800303a <DMA_CheckFifoParam+0x76>
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
 8002fe8:	2000      	movs	r0, #0
 8002fea:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002fec:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002ff0:	d113      	bne.n	800301a <DMA_CheckFifoParam+0x56>
  {
    switch (tmp)
 8002ff2:	2b03      	cmp	r3, #3
 8002ff4:	d803      	bhi.n	8002ffe <DMA_CheckFifoParam+0x3a>
 8002ff6:	e8df f003 	tbb	[pc, r3]
 8002ffa:	0422      	.short	0x0422
 8002ffc:	0a22      	.short	0x0a22
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
 8002ffe:	2000      	movs	r0, #0
 8003000:	4770      	bx	lr
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003002:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003004:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8003008:	d11b      	bne.n	8003042 <DMA_CheckFifoParam+0x7e>
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
 800300a:	2000      	movs	r0, #0
 800300c:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800300e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003010:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003014:	d017      	beq.n	8003046 <DMA_CheckFifoParam+0x82>
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
 8003016:	2000      	movs	r0, #0
 8003018:	4770      	bx	lr
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800301a:	2b02      	cmp	r3, #2
 800301c:	d915      	bls.n	800304a <DMA_CheckFifoParam+0x86>
 800301e:	2b03      	cmp	r3, #3
 8003020:	d001      	beq.n	8003026 <DMA_CheckFifoParam+0x62>
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
 8003022:	2000      	movs	r0, #0
 8003024:	4770      	bx	lr
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003026:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003028:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800302c:	d10f      	bne.n	800304e <DMA_CheckFifoParam+0x8a>
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
 800302e:	2000      	movs	r0, #0
 8003030:	4770      	bx	lr
 8003032:	2000      	movs	r0, #0
 8003034:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
      {
        status = HAL_ERROR;
 8003036:	2001      	movs	r0, #1
 8003038:	4770      	bx	lr
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
      {
        status = HAL_ERROR;
 800303a:	2001      	movs	r0, #1
 800303c:	4770      	bx	lr
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800303e:	2001      	movs	r0, #1
 8003040:	4770      	bx	lr
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
      {
        status = HAL_ERROR;
 8003042:	2001      	movs	r0, #1
 8003044:	4770      	bx	lr
      }
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
      {
        status = HAL_ERROR;
 8003046:	2001      	movs	r0, #1
 8003048:	4770      	bx	lr
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800304a:	2001      	movs	r0, #1
 800304c:	4770      	bx	lr
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
      {
        status = HAL_ERROR;
 800304e:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 8003050:	4770      	bx	lr
 8003052:	bf00      	nop

08003054 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003054:	b570      	push	{r4, r5, r6, lr}
 8003056:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8003058:	f000 f9fe 	bl	8003458 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800305c:	2c00      	cmp	r4, #0
 800305e:	d05c      	beq.n	800311a <HAL_DMA_Init+0xc6>
 8003060:	4605      	mov	r5, r0
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003062:	2300      	movs	r3, #0
 8003064:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003068:	2302      	movs	r3, #2
 800306a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800306e:	6822      	ldr	r2, [r4, #0]
 8003070:	6813      	ldr	r3, [r2, #0]
 8003072:	f023 0301 	bic.w	r3, r3, #1
 8003076:	6013      	str	r3, [r2, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003078:	e00a      	b.n	8003090 <HAL_DMA_Init+0x3c>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800307a:	f000 f9ed 	bl	8003458 <HAL_GetTick>
 800307e:	1b40      	subs	r0, r0, r5
 8003080:	2805      	cmp	r0, #5
 8003082:	d905      	bls.n	8003090 <HAL_DMA_Init+0x3c>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003084:	2320      	movs	r3, #32
 8003086:	6563      	str	r3, [r4, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003088:	2003      	movs	r0, #3
 800308a:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800308e:	bd70      	pop	{r4, r5, r6, pc}
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003090:	6823      	ldr	r3, [r4, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	f012 0f01 	tst.w	r2, #1
 8003098:	d1ef      	bne.n	800307a <HAL_DMA_Init+0x26>
      return HAL_TIMEOUT;
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800309a:	681a      	ldr	r2, [r3, #0]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800309c:	4820      	ldr	r0, [pc, #128]	; (8003120 <HAL_DMA_Init+0xcc>)
 800309e:	4010      	ands	r0, r2
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030a0:	6861      	ldr	r1, [r4, #4]
 80030a2:	68a2      	ldr	r2, [r4, #8]
 80030a4:	4311      	orrs	r1, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030a6:	68e2      	ldr	r2, [r4, #12]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030a8:	4311      	orrs	r1, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030aa:	6922      	ldr	r2, [r4, #16]
 80030ac:	4311      	orrs	r1, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030ae:	6962      	ldr	r2, [r4, #20]
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030b0:	4311      	orrs	r1, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030b2:	69a2      	ldr	r2, [r4, #24]
 80030b4:	4311      	orrs	r1, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 80030b6:	69e2      	ldr	r2, [r4, #28]
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030b8:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 80030ba:	6a21      	ldr	r1, [r4, #32]
 80030bc:	4311      	orrs	r1, r2
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030be:	ea40 0201 	orr.w	r2, r0, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80030c2:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80030c4:	2904      	cmp	r1, #4
 80030c6:	d103      	bne.n	80030d0 <HAL_DMA_Init+0x7c>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80030c8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80030ca:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80030cc:	4301      	orrs	r1, r0
 80030ce:	430a      	orrs	r2, r1
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80030d0:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80030d2:	6826      	ldr	r6, [r4, #0]
 80030d4:	6975      	ldr	r5, [r6, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80030d6:	f025 0507 	bic.w	r5, r5, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80030da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80030dc:	431d      	orrs	r5, r3

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80030de:	2b04      	cmp	r3, #4
 80030e0:	d10d      	bne.n	80030fe <HAL_DMA_Init+0xaa>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80030e2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80030e4:	431d      	orrs	r5, r3
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80030e6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80030e8:	b14b      	cbz	r3, 80030fe <HAL_DMA_Init+0xaa>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80030ea:	4620      	mov	r0, r4
 80030ec:	f7ff ff6a 	bl	8002fc4 <DMA_CheckFifoParam>
 80030f0:	b128      	cbz	r0, 80030fe <HAL_DMA_Init+0xaa>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80030f2:	2340      	movs	r3, #64	; 0x40
 80030f4:	6563      	str	r3, [r4, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80030f6:	2001      	movs	r0, #1
 80030f8:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        
        return HAL_ERROR; 
 80030fc:	bd70      	pop	{r4, r5, r6, pc}
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80030fe:	6175      	str	r5, [r6, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003100:	4620      	mov	r0, r4
 8003102:	f7ff ff41 	bl	8002f88 <DMA_CalcBaseAndBitshift>
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003106:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8003108:	233f      	movs	r3, #63	; 0x3f
 800310a:	4093      	lsls	r3, r2
 800310c:	6083      	str	r3, [r0, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800310e:	2000      	movs	r0, #0
 8003110:	6560      	str	r0, [r4, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003112:	2301      	movs	r3, #1
 8003114:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

  return HAL_OK;
 8003118:	bd70      	pop	{r4, r5, r6, pc}
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 800311a:	2001      	movs	r0, #1
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;

  return HAL_OK;
}
 800311c:	bd70      	pop	{r4, r5, r6, pc}
 800311e:	bf00      	nop
 8003120:	f010803f 	.word	0xf010803f

08003124 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003124:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef status = HAL_OK;

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003126:	6d85      	ldr	r5, [r0, #88]	; 0x58
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003128:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 800312c:	2c01      	cmp	r4, #1
 800312e:	d02c      	beq.n	800318a <HAL_DMA_Start_IT+0x66>
 8003130:	2401      	movs	r4, #1
 8003132:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003136:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 800313a:	b2e4      	uxtb	r4, r4
 800313c:	2c01      	cmp	r4, #1
 800313e:	d11f      	bne.n	8003180 <HAL_DMA_Start_IT+0x5c>
 8003140:	4604      	mov	r4, r0
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003142:	2002      	movs	r0, #2
 8003144:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003148:	2000      	movs	r0, #0
 800314a:	6560      	str	r0, [r4, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800314c:	4620      	mov	r0, r4
 800314e:	f7ff ff05 	bl	8002f5c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003152:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8003154:	233f      	movs	r3, #63	; 0x3f
 8003156:	4093      	lsls	r3, r2
 8003158:	60ab      	str	r3, [r5, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800315a:	6822      	ldr	r2, [r4, #0]
 800315c:	6813      	ldr	r3, [r2, #0]
 800315e:	f043 0316 	orr.w	r3, r3, #22
 8003162:	6013      	str	r3, [r2, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003164:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003166:	b123      	cbz	r3, 8003172 <HAL_DMA_Start_IT+0x4e>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003168:	6822      	ldr	r2, [r4, #0]
 800316a:	6813      	ldr	r3, [r2, #0]
 800316c:	f043 0308 	orr.w	r3, r3, #8
 8003170:	6013      	str	r3, [r2, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003172:	6822      	ldr	r2, [r4, #0]
 8003174:	6813      	ldr	r3, [r2, #0]
 8003176:	f043 0301 	orr.w	r3, r3, #1
 800317a:	6013      	str	r3, [r2, #0]
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  HAL_StatusTypeDef status = HAL_OK;
 800317c:	2000      	movs	r0, #0
 800317e:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003180:	2300      	movs	r3, #0
 8003182:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003186:	2002      	movs	r0, #2
 8003188:	bd38      	pop	{r3, r4, r5, pc}
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800318a:	2002      	movs	r0, #2
    /* Return error status */
    status = HAL_BUSY;
  }
  
  return status;
}
 800318c:	bd38      	pop	{r3, r4, r5, pc}
 800318e:	bf00      	nop

08003190 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003190:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003192:	b083      	sub	sp, #12
 8003194:	4604      	mov	r4, r0
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003196:	2300      	movs	r3, #0
 8003198:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 800319a:	4b71      	ldr	r3, [pc, #452]	; (8003360 <HAL_DMA_IRQHandler+0x1d0>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4d71      	ldr	r5, [pc, #452]	; (8003364 <HAL_DMA_IRQHandler+0x1d4>)
 80031a0:	fba5 3503 	umull	r3, r5, r5, r3
 80031a4:	0aad      	lsrs	r5, r5, #10

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031a6:	6d87      	ldr	r7, [r0, #88]	; 0x58

  tmpisr = regs->ISR;
 80031a8:	683e      	ldr	r6, [r7, #0]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80031aa:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 80031ac:	2308      	movs	r3, #8
 80031ae:	4093      	lsls	r3, r2
 80031b0:	421e      	tst	r6, r3
 80031b2:	d010      	beq.n	80031d6 <HAL_DMA_IRQHandler+0x46>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80031b4:	6803      	ldr	r3, [r0, #0]
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	f012 0f04 	tst.w	r2, #4
 80031bc:	d00b      	beq.n	80031d6 <HAL_DMA_IRQHandler+0x46>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	f022 0204 	bic.w	r2, r2, #4
 80031c4:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80031c6:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 80031c8:	2308      	movs	r3, #8
 80031ca:	4093      	lsls	r3, r2
 80031cc:	60bb      	str	r3, [r7, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80031ce:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80031d0:	f043 0301 	orr.w	r3, r3, #1
 80031d4:	6543      	str	r3, [r0, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80031d6:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80031d8:	2301      	movs	r3, #1
 80031da:	4093      	lsls	r3, r2
 80031dc:	421e      	tst	r6, r3
 80031de:	d009      	beq.n	80031f4 <HAL_DMA_IRQHandler+0x64>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80031e0:	6822      	ldr	r2, [r4, #0]
 80031e2:	6952      	ldr	r2, [r2, #20]
 80031e4:	f012 0f80 	tst.w	r2, #128	; 0x80
 80031e8:	d004      	beq.n	80031f4 <HAL_DMA_IRQHandler+0x64>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80031ea:	60bb      	str	r3, [r7, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80031ec:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80031ee:	f043 0302 	orr.w	r3, r3, #2
 80031f2:	6563      	str	r3, [r4, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80031f4:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80031f6:	2304      	movs	r3, #4
 80031f8:	4093      	lsls	r3, r2
 80031fa:	421e      	tst	r6, r3
 80031fc:	d009      	beq.n	8003212 <HAL_DMA_IRQHandler+0x82>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80031fe:	6822      	ldr	r2, [r4, #0]
 8003200:	6812      	ldr	r2, [r2, #0]
 8003202:	f012 0f02 	tst.w	r2, #2
 8003206:	d004      	beq.n	8003212 <HAL_DMA_IRQHandler+0x82>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003208:	60bb      	str	r3, [r7, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800320a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800320c:	f043 0304 	orr.w	r3, r3, #4
 8003210:	6563      	str	r3, [r4, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003212:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8003214:	2310      	movs	r3, #16
 8003216:	4093      	lsls	r3, r2
 8003218:	421e      	tst	r6, r3
 800321a:	d024      	beq.n	8003266 <HAL_DMA_IRQHandler+0xd6>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800321c:	6822      	ldr	r2, [r4, #0]
 800321e:	6812      	ldr	r2, [r2, #0]
 8003220:	f012 0f08 	tst.w	r2, #8
 8003224:	d01f      	beq.n	8003266 <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003226:	60bb      	str	r3, [r7, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003228:	6823      	ldr	r3, [r4, #0]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8003230:	d00d      	beq.n	800324e <HAL_DMA_IRQHandler+0xbe>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8003238:	d104      	bne.n	8003244 <HAL_DMA_IRQHandler+0xb4>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800323a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800323c:	b19b      	cbz	r3, 8003266 <HAL_DMA_IRQHandler+0xd6>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800323e:	4620      	mov	r0, r4
 8003240:	4798      	blx	r3
 8003242:	e010      	b.n	8003266 <HAL_DMA_IRQHandler+0xd6>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003244:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8003246:	b173      	cbz	r3, 8003266 <HAL_DMA_IRQHandler+0xd6>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003248:	4620      	mov	r0, r4
 800324a:	4798      	blx	r3
 800324c:	e00b      	b.n	8003266 <HAL_DMA_IRQHandler+0xd6>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	f412 7f80 	tst.w	r2, #256	; 0x100
 8003254:	d103      	bne.n	800325e <HAL_DMA_IRQHandler+0xce>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	f022 0208 	bic.w	r2, r2, #8
 800325c:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800325e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003260:	b10b      	cbz	r3, 8003266 <HAL_DMA_IRQHandler+0xd6>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003262:	4620      	mov	r0, r4
 8003264:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003266:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8003268:	2320      	movs	r3, #32
 800326a:	4093      	lsls	r3, r2
 800326c:	421e      	tst	r6, r3
 800326e:	d052      	beq.n	8003316 <HAL_DMA_IRQHandler+0x186>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003270:	6822      	ldr	r2, [r4, #0]
 8003272:	6812      	ldr	r2, [r2, #0]
 8003274:	f012 0f10 	tst.w	r2, #16
 8003278:	d04d      	beq.n	8003316 <HAL_DMA_IRQHandler+0x186>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800327a:	60bb      	str	r3, [r7, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800327c:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8003280:	b2db      	uxtb	r3, r3
 8003282:	2b05      	cmp	r3, #5
 8003284:	d122      	bne.n	80032cc <HAL_DMA_IRQHandler+0x13c>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003286:	6822      	ldr	r2, [r4, #0]
 8003288:	6813      	ldr	r3, [r2, #0]
 800328a:	f023 0316 	bic.w	r3, r3, #22
 800328e:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003290:	6822      	ldr	r2, [r4, #0]
 8003292:	6953      	ldr	r3, [r2, #20]
 8003294:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003298:	6153      	str	r3, [r2, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800329a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800329c:	b90b      	cbnz	r3, 80032a2 <HAL_DMA_IRQHandler+0x112>
 800329e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80032a0:	b123      	cbz	r3, 80032ac <HAL_DMA_IRQHandler+0x11c>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032a2:	6822      	ldr	r2, [r4, #0]
 80032a4:	6813      	ldr	r3, [r2, #0]
 80032a6:	f023 0308 	bic.w	r3, r3, #8
 80032aa:	6013      	str	r3, [r2, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032ac:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80032ae:	233f      	movs	r3, #63	; 0x3f
 80032b0:	4093      	lsls	r3, r2
 80032b2:	60bb      	str	r3, [r7, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80032b4:	2300      	movs	r3, #0
 80032b6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80032ba:	2301      	movs	r3, #1
 80032bc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80032c0:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d049      	beq.n	800335a <HAL_DMA_IRQHandler+0x1ca>
        {
          hdma->XferAbortCallback(hdma);
 80032c6:	4620      	mov	r0, r4
 80032c8:	4798      	blx	r3
 80032ca:	e046      	b.n	800335a <HAL_DMA_IRQHandler+0x1ca>
        }
        return;
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80032cc:	6823      	ldr	r3, [r4, #0]
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 80032d4:	d00d      	beq.n	80032f2 <HAL_DMA_IRQHandler+0x162>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 80032dc:	d104      	bne.n	80032e8 <HAL_DMA_IRQHandler+0x158>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80032de:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80032e0:	b1cb      	cbz	r3, 8003316 <HAL_DMA_IRQHandler+0x186>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80032e2:	4620      	mov	r0, r4
 80032e4:	4798      	blx	r3
 80032e6:	e016      	b.n	8003316 <HAL_DMA_IRQHandler+0x186>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80032e8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80032ea:	b1a3      	cbz	r3, 8003316 <HAL_DMA_IRQHandler+0x186>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80032ec:	4620      	mov	r0, r4
 80032ee:	4798      	blx	r3
 80032f0:	e011      	b.n	8003316 <HAL_DMA_IRQHandler+0x186>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	f412 7f80 	tst.w	r2, #256	; 0x100
 80032f8:	d109      	bne.n	800330e <HAL_DMA_IRQHandler+0x17e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	f022 0210 	bic.w	r2, r2, #16
 8003300:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003302:	2300      	movs	r3, #0
 8003304:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003308:	2301      	movs	r3, #1
 800330a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800330e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003310:	b10b      	cbz	r3, 8003316 <HAL_DMA_IRQHandler+0x186>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003312:	4620      	mov	r0, r4
 8003314:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003316:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003318:	b1fb      	cbz	r3, 800335a <HAL_DMA_IRQHandler+0x1ca>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800331a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800331c:	f013 0f01 	tst.w	r3, #1
 8003320:	d017      	beq.n	8003352 <HAL_DMA_IRQHandler+0x1c2>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003322:	2305      	movs	r3, #5
 8003324:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003328:	6822      	ldr	r2, [r4, #0]
 800332a:	6813      	ldr	r3, [r2, #0]
 800332c:	f023 0301 	bic.w	r3, r3, #1
 8003330:	6013      	str	r3, [r2, #0]

      do
      {
        if (++count > timeout)
 8003332:	9b01      	ldr	r3, [sp, #4]
 8003334:	3301      	adds	r3, #1
 8003336:	9301      	str	r3, [sp, #4]
 8003338:	429d      	cmp	r5, r3
 800333a:	d304      	bcc.n	8003346 <HAL_DMA_IRQHandler+0x1b6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800333c:	6823      	ldr	r3, [r4, #0]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f013 0f01 	tst.w	r3, #1
 8003344:	d1f5      	bne.n	8003332 <HAL_DMA_IRQHandler+0x1a2>

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003346:	2300      	movs	r3, #0
 8003348:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800334c:	2301      	movs	r3, #1
 800334e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003352:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003354:	b10b      	cbz	r3, 800335a <HAL_DMA_IRQHandler+0x1ca>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003356:	4620      	mov	r0, r4
 8003358:	4798      	blx	r3
    }
  }
}
 800335a:	b003      	add	sp, #12
 800335c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800335e:	bf00      	nop
 8003360:	2000006c 	.word	0x2000006c
 8003364:	1b4e81b5 	.word	0x1b4e81b5

08003368 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003368:	4a07      	ldr	r2, [pc, #28]	; (8003388 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800336a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800336c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003370:	041b      	lsls	r3, r3, #16
 8003372:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003374:	0200      	lsls	r0, r0, #8
 8003376:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800337a:	4318      	orrs	r0, r3
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 800337c:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8003380:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
  SCB->AIRCR =  reg_value;
 8003384:	60d0      	str	r0, [r2, #12]
 8003386:	4770      	bx	lr
 8003388:	e000ed00 	.word	0xe000ed00

0800338c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800338c:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800338e:	4b16      	ldr	r3, [pc, #88]	; (80033e8 <HAL_NVIC_SetPriority+0x5c>)
 8003390:	68db      	ldr	r3, [r3, #12]
 8003392:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003396:	f1c3 0407 	rsb	r4, r3, #7
 800339a:	2c04      	cmp	r4, #4
 800339c:	bf28      	it	cs
 800339e:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033a0:	1d1d      	adds	r5, r3, #4
 80033a2:	2d06      	cmp	r5, #6
 80033a4:	d901      	bls.n	80033aa <HAL_NVIC_SetPriority+0x1e>
 80033a6:	1edd      	subs	r5, r3, #3
 80033a8:	e000      	b.n	80033ac <HAL_NVIC_SetPriority+0x20>
 80033aa:	2500      	movs	r5, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033ac:	2301      	movs	r3, #1
 80033ae:	fa03 f404 	lsl.w	r4, r3, r4
 80033b2:	3c01      	subs	r4, #1
 80033b4:	4021      	ands	r1, r4
 80033b6:	40a9      	lsls	r1, r5
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033b8:	40ab      	lsls	r3, r5
 80033ba:	3b01      	subs	r3, #1
 80033bc:	401a      	ands	r2, r3
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 80033be:	430a      	orrs	r2, r1
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80033c0:	2800      	cmp	r0, #0
 80033c2:	db08      	blt.n	80033d6 <HAL_NVIC_SetPriority+0x4a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033c4:	0112      	lsls	r2, r2, #4
 80033c6:	b2d2      	uxtb	r2, r2
 80033c8:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80033cc:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80033d0:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
 80033d4:	e005      	b.n	80033e2 <HAL_NVIC_SetPriority+0x56>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033d6:	f000 000f 	and.w	r0, r0, #15
 80033da:	0112      	lsls	r2, r2, #4
 80033dc:	b2d2      	uxtb	r2, r2
 80033de:	4b03      	ldr	r3, [pc, #12]	; (80033ec <HAL_NVIC_SetPriority+0x60>)
 80033e0:	541a      	strb	r2, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80033e2:	bc30      	pop	{r4, r5}
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	e000ed00 	.word	0xe000ed00
 80033ec:	e000ed14 	.word	0xe000ed14

080033f0 <HAL_NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 80033f0:	2800      	cmp	r0, #0
 80033f2:	db08      	blt.n	8003406 <HAL_NVIC_EnableIRQ+0x16>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033f4:	0942      	lsrs	r2, r0, #5
 80033f6:	f000 001f 	and.w	r0, r0, #31
 80033fa:	2301      	movs	r3, #1
 80033fc:	fa03 f000 	lsl.w	r0, r3, r0
 8003400:	4b01      	ldr	r3, [pc, #4]	; (8003408 <HAL_NVIC_EnableIRQ+0x18>)
 8003402:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8003406:	4770      	bx	lr
 8003408:	e000e100 	.word	0xe000e100

0800340c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800340c:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800340e:	4b0b      	ldr	r3, [pc, #44]	; (800343c <HAL_Init+0x30>)
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003416:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800341e:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003426:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003428:	2003      	movs	r0, #3
 800342a:	f7ff ff9d 	bl	8003368 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800342e:	2000      	movs	r0, #0
 8003430:	f003 fc2a 	bl	8006c88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003434:	f7fd fd32 	bl	8000e9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8003438:	2000      	movs	r0, #0
 800343a:	bd08      	pop	{r3, pc}
 800343c:	40023c00 	.word	0x40023c00

08003440 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003440:	4a03      	ldr	r2, [pc, #12]	; (8003450 <HAL_IncTick+0x10>)
 8003442:	6813      	ldr	r3, [r2, #0]
 8003444:	4903      	ldr	r1, [pc, #12]	; (8003454 <HAL_IncTick+0x14>)
 8003446:	7809      	ldrb	r1, [r1, #0]
 8003448:	440b      	add	r3, r1
 800344a:	6013      	str	r3, [r2, #0]
 800344c:	4770      	bx	lr
 800344e:	bf00      	nop
 8003450:	20006784 	.word	0x20006784
 8003454:	20000068 	.word	0x20000068

08003458 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003458:	4b01      	ldr	r3, [pc, #4]	; (8003460 <HAL_GetTick+0x8>)
 800345a:	6818      	ldr	r0, [r3, #0]
}
 800345c:	4770      	bx	lr
 800345e:	bf00      	nop
 8003460:	20006784 	.word	0x20006784

08003464 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003464:	b538      	push	{r3, r4, r5, lr}
 8003466:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003468:	f7ff fff6 	bl	8003458 <HAL_GetTick>
 800346c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800346e:	f1b4 3fff 	cmp.w	r4, #4294967295
 8003472:	d002      	beq.n	800347a <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8003474:	4b04      	ldr	r3, [pc, #16]	; (8003488 <HAL_Delay+0x24>)
 8003476:	781b      	ldrb	r3, [r3, #0]
 8003478:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800347a:	f7ff ffed 	bl	8003458 <HAL_GetTick>
 800347e:	1b40      	subs	r0, r0, r5
 8003480:	4284      	cmp	r4, r0
 8003482:	d8fa      	bhi.n	800347a <HAL_Delay+0x16>
  {
  }
}
 8003484:	bd38      	pop	{r3, r4, r5, pc}
 8003486:	bf00      	nop
 8003488:	20000068 	.word	0x20000068

0800348c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800348c:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800348e:	6a03      	ldr	r3, [r0, #32]
 8003490:	f023 0301 	bic.w	r3, r3, #1
 8003494:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003496:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003498:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800349a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800349c:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80034a0:	680c      	ldr	r4, [r1, #0]
 80034a2:	ea42 0504 	orr.w	r5, r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80034a6:	f023 0202 	bic.w	r2, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80034aa:	688b      	ldr	r3, [r1, #8]
 80034ac:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80034ae:	4c0c      	ldr	r4, [pc, #48]	; (80034e0 <TIM_OC1_SetConfig+0x54>)
 80034b0:	42a0      	cmp	r0, r4
 80034b2:	d105      	bne.n	80034c0 <TIM_OC1_SetConfig+0x34>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80034b4:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80034b8:	68ca      	ldr	r2, [r1, #12]
 80034ba:	4313      	orrs	r3, r2
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80034bc:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034c0:	4c07      	ldr	r4, [pc, #28]	; (80034e0 <TIM_OC1_SetConfig+0x54>)
 80034c2:	42a0      	cmp	r0, r4
 80034c4:	d105      	bne.n	80034d2 <TIM_OC1_SetConfig+0x46>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80034c6:	f426 7640 	bic.w	r6, r6, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80034ca:	694a      	ldr	r2, [r1, #20]
 80034cc:	4332      	orrs	r2, r6
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80034ce:	698e      	ldr	r6, [r1, #24]
 80034d0:	4316      	orrs	r6, r2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034d2:	6046      	str	r6, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80034d4:	6185      	str	r5, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80034d6:	684a      	ldr	r2, [r1, #4]
 80034d8:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034da:	6203      	str	r3, [r0, #32]
}
 80034dc:	bc70      	pop	{r4, r5, r6}
 80034de:	4770      	bx	lr
 80034e0:	40010000 	.word	0x40010000

080034e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80034e4:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80034e6:	6a03      	ldr	r3, [r0, #32]
 80034e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80034ec:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034ee:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034f0:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80034f2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80034f4:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80034f8:	680c      	ldr	r4, [r1, #0]
 80034fa:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80034fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003500:	688c      	ldr	r4, [r1, #8]
 8003502:	ea43 2304 	orr.w	r3, r3, r4, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003506:	4c0e      	ldr	r4, [pc, #56]	; (8003540 <TIM_OC3_SetConfig+0x5c>)
 8003508:	42a0      	cmp	r0, r4
 800350a:	d106      	bne.n	800351a <TIM_OC3_SetConfig+0x36>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800350c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003510:	68cc      	ldr	r4, [r1, #12]
 8003512:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003516:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800351a:	4c09      	ldr	r4, [pc, #36]	; (8003540 <TIM_OC3_SetConfig+0x5c>)
 800351c:	42a0      	cmp	r0, r4
 800351e:	d107      	bne.n	8003530 <TIM_OC3_SetConfig+0x4c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003520:	f425 5540 	bic.w	r5, r5, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003524:	694c      	ldr	r4, [r1, #20]
 8003526:	ea45 1504 	orr.w	r5, r5, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800352a:	698c      	ldr	r4, [r1, #24]
 800352c:	ea45 1504 	orr.w	r5, r5, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003530:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003532:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003534:	684a      	ldr	r2, [r1, #4]
 8003536:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003538:	6203      	str	r3, [r0, #32]
}
 800353a:	bc30      	pop	{r4, r5}
 800353c:	4770      	bx	lr
 800353e:	bf00      	nop
 8003540:	40010000 	.word	0x40010000

08003544 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003544:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003546:	6a03      	ldr	r3, [r0, #32]
 8003548:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800354c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800354e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003550:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003552:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003554:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003558:	680d      	ldr	r5, [r1, #0]
 800355a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800355e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003562:	688d      	ldr	r5, [r1, #8]
 8003564:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003568:	4d07      	ldr	r5, [pc, #28]	; (8003588 <TIM_OC4_SetConfig+0x44>)
 800356a:	42a8      	cmp	r0, r5
 800356c:	d104      	bne.n	8003578 <TIM_OC4_SetConfig+0x34>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800356e:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003572:	694d      	ldr	r5, [r1, #20]
 8003574:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003578:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800357a:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800357c:	684a      	ldr	r2, [r1, #4]
 800357e:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003580:	6203      	str	r3, [r0, #32]
}
 8003582:	bc30      	pop	{r4, r5}
 8003584:	4770      	bx	lr
 8003586:	bf00      	nop
 8003588:	40010000 	.word	0x40010000

0800358c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800358c:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800358e:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003590:	6a04      	ldr	r4, [r0, #32]
 8003592:	f024 0401 	bic.w	r4, r4, #1
 8003596:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003598:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800359a:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800359e:	ea44 1202 	orr.w	r2, r4, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80035a2:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 80035a6:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80035a8:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80035aa:	6201      	str	r1, [r0, #32]
}
 80035ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80035b0:	4770      	bx	lr
 80035b2:	bf00      	nop

080035b4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035b4:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035b6:	6a03      	ldr	r3, [r0, #32]
 80035b8:	f023 0310 	bic.w	r3, r3, #16
 80035bc:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035be:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 80035c0:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80035c2:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80035c6:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80035ca:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80035ce:	ea43 1101 	orr.w	r1, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80035d2:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80035d4:	6201      	str	r1, [r0, #32]
}
 80035d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80035da:	4770      	bx	lr

080035dc <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80035dc:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80035de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80035e2:	4319      	orrs	r1, r3
 80035e4:	f041 0107 	orr.w	r1, r1, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80035e8:	6081      	str	r1, [r0, #8]
 80035ea:	4770      	bx	lr

080035ec <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80035ec:	6802      	ldr	r2, [r0, #0]
 80035ee:	68d3      	ldr	r3, [r2, #12]
 80035f0:	f043 0301 	orr.w	r3, r3, #1
 80035f4:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80035f6:	6802      	ldr	r2, [r0, #0]
 80035f8:	6893      	ldr	r3, [r2, #8]
 80035fa:	f003 0307 	and.w	r3, r3, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035fe:	2b06      	cmp	r3, #6
 8003600:	d003      	beq.n	800360a <HAL_TIM_Base_Start_IT+0x1e>
  {
    __HAL_TIM_ENABLE(htim);
 8003602:	6813      	ldr	r3, [r2, #0]
 8003604:	f043 0301 	orr.w	r3, r3, #1
 8003608:	6013      	str	r3, [r2, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 800360a:	2000      	movs	r0, #0
 800360c:	4770      	bx	lr
 800360e:	bf00      	nop

08003610 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8003610:	4770      	bx	lr
 8003612:	bf00      	nop

08003614 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003614:	4770      	bx	lr
 8003616:	bf00      	nop

08003618 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003618:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800361a:	4a24      	ldr	r2, [pc, #144]	; (80036ac <TIM_Base_SetConfig+0x94>)
 800361c:	4290      	cmp	r0, r2
 800361e:	d00e      	beq.n	800363e <TIM_Base_SetConfig+0x26>
 8003620:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003624:	d00b      	beq.n	800363e <TIM_Base_SetConfig+0x26>
 8003626:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800362a:	4290      	cmp	r0, r2
 800362c:	d007      	beq.n	800363e <TIM_Base_SetConfig+0x26>
 800362e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003632:	4290      	cmp	r0, r2
 8003634:	d003      	beq.n	800363e <TIM_Base_SetConfig+0x26>
 8003636:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800363a:	4290      	cmp	r0, r2
 800363c:	d103      	bne.n	8003646 <TIM_Base_SetConfig+0x2e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800363e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003642:	684a      	ldr	r2, [r1, #4]
 8003644:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003646:	4a19      	ldr	r2, [pc, #100]	; (80036ac <TIM_Base_SetConfig+0x94>)
 8003648:	4290      	cmp	r0, r2
 800364a:	d01a      	beq.n	8003682 <TIM_Base_SetConfig+0x6a>
 800364c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003650:	d017      	beq.n	8003682 <TIM_Base_SetConfig+0x6a>
 8003652:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8003656:	4290      	cmp	r0, r2
 8003658:	d013      	beq.n	8003682 <TIM_Base_SetConfig+0x6a>
 800365a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800365e:	4290      	cmp	r0, r2
 8003660:	d00f      	beq.n	8003682 <TIM_Base_SetConfig+0x6a>
 8003662:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003666:	4290      	cmp	r0, r2
 8003668:	d00b      	beq.n	8003682 <TIM_Base_SetConfig+0x6a>
 800366a:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800366e:	4290      	cmp	r0, r2
 8003670:	d007      	beq.n	8003682 <TIM_Base_SetConfig+0x6a>
 8003672:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003676:	4290      	cmp	r0, r2
 8003678:	d003      	beq.n	8003682 <TIM_Base_SetConfig+0x6a>
 800367a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800367e:	4290      	cmp	r0, r2
 8003680:	d103      	bne.n	800368a <TIM_Base_SetConfig+0x72>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003682:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003686:	68ca      	ldr	r2, [r1, #12]
 8003688:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800368a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800368e:	694a      	ldr	r2, [r1, #20]
 8003690:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8003692:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003694:	688b      	ldr	r3, [r1, #8]
 8003696:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003698:	680b      	ldr	r3, [r1, #0]
 800369a:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800369c:	4b03      	ldr	r3, [pc, #12]	; (80036ac <TIM_Base_SetConfig+0x94>)
 800369e:	4298      	cmp	r0, r3
 80036a0:	d101      	bne.n	80036a6 <TIM_Base_SetConfig+0x8e>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80036a2:	690b      	ldr	r3, [r1, #16]
 80036a4:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80036a6:	2301      	movs	r3, #1
 80036a8:	6143      	str	r3, [r0, #20]
 80036aa:	4770      	bx	lr
 80036ac:	40010000 	.word	0x40010000

080036b0 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036b0:	b1b8      	cbz	r0, 80036e2 <HAL_TIM_Base_Init+0x32>
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80036b2:	b510      	push	{r4, lr}
 80036b4:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036b6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80036ba:	f013 0fff 	tst.w	r3, #255	; 0xff
 80036be:	d104      	bne.n	80036ca <HAL_TIM_Base_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036c0:	2300      	movs	r3, #0
 80036c2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80036c6:	f7fd fc89 	bl	8000fdc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036ca:	2302      	movs	r3, #2
 80036cc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036d0:	1d21      	adds	r1, r4, #4
 80036d2:	6820      	ldr	r0, [r4, #0]
 80036d4:	f7ff ffa0 	bl	8003618 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036d8:	2301      	movs	r3, #1
 80036da:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  return HAL_OK;
 80036de:	2000      	movs	r0, #0
 80036e0:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
  {
    return HAL_ERROR;
 80036e2:	2001      	movs	r0, #1
 80036e4:	4770      	bx	lr
 80036e6:	bf00      	nop

080036e8 <HAL_TIM_OC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036e8:	b1b8      	cbz	r0, 800371a <HAL_TIM_OC_Init+0x32>
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80036ea:	b510      	push	{r4, lr}
 80036ec:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036ee:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80036f2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80036f6:	d104      	bne.n	8003702 <HAL_TIM_OC_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036f8:	2300      	movs	r3, #0
 80036fa:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80036fe:	f7ff ff87 	bl	8003610 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003702:	2302      	movs	r3, #2
 8003704:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8003708:	1d21      	adds	r1, r4, #4
 800370a:	6820      	ldr	r0, [r4, #0]
 800370c:	f7ff ff84 	bl	8003618 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003710:	2301      	movs	r3, #1
 8003712:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  return HAL_OK;
 8003716:	2000      	movs	r0, #0
 8003718:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
  {
    return HAL_ERROR;
 800371a:	2001      	movs	r0, #1
 800371c:	4770      	bx	lr
 800371e:	bf00      	nop

08003720 <HAL_TIM_PWM_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003720:	b1b8      	cbz	r0, 8003752 <HAL_TIM_PWM_Init+0x32>
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003722:	b510      	push	{r4, lr}
 8003724:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003726:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800372a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800372e:	d104      	bne.n	800373a <HAL_TIM_PWM_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003730:	2300      	movs	r3, #0
 8003732:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003736:	f7ff ff6d 	bl	8003614 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800373a:	2302      	movs	r3, #2
 800373c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003740:	1d21      	adds	r1, r4, #4
 8003742:	6820      	ldr	r0, [r4, #0]
 8003744:	f7ff ff68 	bl	8003618 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003748:	2301      	movs	r3, #1
 800374a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  return HAL_OK;
 800374e:	2000      	movs	r0, #0
 8003750:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
  {
    return HAL_ERROR;
 8003752:	2001      	movs	r0, #1
 8003754:	4770      	bx	lr
 8003756:	bf00      	nop

08003758 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003758:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800375a:	6a03      	ldr	r3, [r0, #32]
 800375c:	f023 0310 	bic.w	r3, r3, #16
 8003760:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003762:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003764:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003766:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003768:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800376c:	680d      	ldr	r5, [r1, #0]
 800376e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003772:	f023 0320 	bic.w	r3, r3, #32
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003776:	688d      	ldr	r5, [r1, #8]
 8003778:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800377c:	4d0d      	ldr	r5, [pc, #52]	; (80037b4 <TIM_OC2_SetConfig+0x5c>)
 800377e:	42a8      	cmp	r0, r5
 8003780:	d106      	bne.n	8003790 <TIM_OC2_SetConfig+0x38>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003782:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003786:	68cd      	ldr	r5, [r1, #12]
 8003788:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800378c:	f023 0340 	bic.w	r3, r3, #64	; 0x40

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003790:	4d08      	ldr	r5, [pc, #32]	; (80037b4 <TIM_OC2_SetConfig+0x5c>)
 8003792:	42a8      	cmp	r0, r5
 8003794:	d107      	bne.n	80037a6 <TIM_OC2_SetConfig+0x4e>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003796:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800379a:	694d      	ldr	r5, [r1, #20]
 800379c:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80037a0:	698d      	ldr	r5, [r1, #24]
 80037a2:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037a6:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80037a8:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80037aa:	684a      	ldr	r2, [r1, #4]
 80037ac:	6382      	str	r2, [r0, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037ae:	6203      	str	r3, [r0, #32]
}
 80037b0:	bc30      	pop	{r4, r5}
 80037b2:	4770      	bx	lr
 80037b4:	40010000 	.word	0x40010000

080037b8 <HAL_TIM_OC_ConfigChannel>:
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80037b8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d028      	beq.n	8003812 <HAL_TIM_OC_ConfigChannel+0x5a>
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80037c0:	b510      	push	{r4, lr}
 80037c2:	4604      	mov	r4, r0
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80037c4:	2301      	movs	r3, #1
 80037c6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80037ca:	2302      	movs	r3, #2
 80037cc:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  switch (Channel)
 80037d0:	2a0c      	cmp	r2, #12
 80037d2:	d817      	bhi.n	8003804 <HAL_TIM_OC_ConfigChannel+0x4c>
 80037d4:	e8df f002 	tbb	[pc, r2]
 80037d8:	16161607 	.word	0x16161607
 80037dc:	1616160b 	.word	0x1616160b
 80037e0:	1616160f 	.word	0x1616160f
 80037e4:	13          	.byte	0x13
 80037e5:	00          	.byte	0x00
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80037e6:	6800      	ldr	r0, [r0, #0]
 80037e8:	f7ff fe50 	bl	800348c <TIM_OC1_SetConfig>
      break;
 80037ec:	e00a      	b.n	8003804 <HAL_TIM_OC_ConfigChannel+0x4c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80037ee:	6800      	ldr	r0, [r0, #0]
 80037f0:	f7ff ffb2 	bl	8003758 <TIM_OC2_SetConfig>
      break;
 80037f4:	e006      	b.n	8003804 <HAL_TIM_OC_ConfigChannel+0x4c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80037f6:	6800      	ldr	r0, [r0, #0]
 80037f8:	f7ff fe74 	bl	80034e4 <TIM_OC3_SetConfig>
      break;
 80037fc:	e002      	b.n	8003804 <HAL_TIM_OC_ConfigChannel+0x4c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80037fe:	6800      	ldr	r0, [r0, #0]
 8003800:	f7ff fea0 	bl	8003544 <TIM_OC4_SetConfig>

    default:
      break;
  }

  htim->State = HAL_TIM_STATE_READY;
 8003804:	2301      	movs	r3, #1
 8003806:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800380a:	2000      	movs	r0, #0
 800380c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c

  return HAL_OK;
 8003810:	bd10      	pop	{r4, pc}
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003812:	2002      	movs	r0, #2
 8003814:	4770      	bx	lr
 8003816:	bf00      	nop

08003818 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003818:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800381a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800381e:	2b01      	cmp	r3, #1
 8003820:	d066      	beq.n	80038f0 <HAL_TIM_PWM_ConfigChannel+0xd8>
 8003822:	460d      	mov	r5, r1
 8003824:	4604      	mov	r4, r0
 8003826:	2301      	movs	r3, #1
 8003828:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800382c:	2302      	movs	r3, #2
 800382e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  switch (Channel)
 8003832:	2a0c      	cmp	r2, #12
 8003834:	d855      	bhi.n	80038e2 <HAL_TIM_PWM_ConfigChannel+0xca>
 8003836:	e8df f002 	tbb	[pc, r2]
 800383a:	5407      	.short	0x5407
 800383c:	541a5454 	.word	0x541a5454
 8003840:	542e5454 	.word	0x542e5454
 8003844:	5454      	.short	0x5454
 8003846:	41          	.byte	0x41
 8003847:	00          	.byte	0x00
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003848:	6800      	ldr	r0, [r0, #0]
 800384a:	f7ff fe1f 	bl	800348c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800384e:	6822      	ldr	r2, [r4, #0]
 8003850:	6993      	ldr	r3, [r2, #24]
 8003852:	f043 0308 	orr.w	r3, r3, #8
 8003856:	6193      	str	r3, [r2, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003858:	6822      	ldr	r2, [r4, #0]
 800385a:	6993      	ldr	r3, [r2, #24]
 800385c:	f023 0304 	bic.w	r3, r3, #4
 8003860:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003862:	6822      	ldr	r2, [r4, #0]
 8003864:	6991      	ldr	r1, [r2, #24]
 8003866:	692b      	ldr	r3, [r5, #16]
 8003868:	430b      	orrs	r3, r1
 800386a:	6193      	str	r3, [r2, #24]
      break;
 800386c:	e039      	b.n	80038e2 <HAL_TIM_PWM_ConfigChannel+0xca>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800386e:	6800      	ldr	r0, [r0, #0]
 8003870:	f7ff ff72 	bl	8003758 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003874:	6822      	ldr	r2, [r4, #0]
 8003876:	6993      	ldr	r3, [r2, #24]
 8003878:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800387c:	6193      	str	r3, [r2, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800387e:	6822      	ldr	r2, [r4, #0]
 8003880:	6993      	ldr	r3, [r2, #24]
 8003882:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003886:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003888:	6822      	ldr	r2, [r4, #0]
 800388a:	6993      	ldr	r3, [r2, #24]
 800388c:	6929      	ldr	r1, [r5, #16]
 800388e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003892:	6193      	str	r3, [r2, #24]
      break;
 8003894:	e025      	b.n	80038e2 <HAL_TIM_PWM_ConfigChannel+0xca>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003896:	6800      	ldr	r0, [r0, #0]
 8003898:	f7ff fe24 	bl	80034e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800389c:	6822      	ldr	r2, [r4, #0]
 800389e:	69d3      	ldr	r3, [r2, #28]
 80038a0:	f043 0308 	orr.w	r3, r3, #8
 80038a4:	61d3      	str	r3, [r2, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80038a6:	6822      	ldr	r2, [r4, #0]
 80038a8:	69d3      	ldr	r3, [r2, #28]
 80038aa:	f023 0304 	bic.w	r3, r3, #4
 80038ae:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80038b0:	6822      	ldr	r2, [r4, #0]
 80038b2:	69d1      	ldr	r1, [r2, #28]
 80038b4:	692b      	ldr	r3, [r5, #16]
 80038b6:	430b      	orrs	r3, r1
 80038b8:	61d3      	str	r3, [r2, #28]
      break;
 80038ba:	e012      	b.n	80038e2 <HAL_TIM_PWM_ConfigChannel+0xca>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80038bc:	6800      	ldr	r0, [r0, #0]
 80038be:	f7ff fe41 	bl	8003544 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80038c2:	6822      	ldr	r2, [r4, #0]
 80038c4:	69d3      	ldr	r3, [r2, #28]
 80038c6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80038ca:	61d3      	str	r3, [r2, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80038cc:	6822      	ldr	r2, [r4, #0]
 80038ce:	69d3      	ldr	r3, [r2, #28]
 80038d0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80038d4:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80038d6:	6822      	ldr	r2, [r4, #0]
 80038d8:	69d3      	ldr	r3, [r2, #28]
 80038da:	6929      	ldr	r1, [r5, #16]
 80038dc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80038e0:	61d3      	str	r3, [r2, #28]

    default:
      break;
  }

  htim->State = HAL_TIM_STATE_READY;
 80038e2:	2301      	movs	r3, #1
 80038e4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80038e8:	2000      	movs	r0, #0
 80038ea:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c

  return HAL_OK;
 80038ee:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80038f0:	2002      	movs	r0, #2
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);

  return HAL_OK;
}
 80038f2:	bd38      	pop	{r3, r4, r5, pc}

080038f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80038f4:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80038f6:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80038f8:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80038fc:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8003900:	4319      	orrs	r1, r3
 8003902:	ea44 0301 	orr.w	r3, r4, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003906:	6083      	str	r3, [r0, #8]
}
 8003908:	f85d 4b04 	ldr.w	r4, [sp], #4
 800390c:	4770      	bx	lr
 800390e:	bf00      	nop

08003910 <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003910:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003914:	2b01      	cmp	r3, #1
 8003916:	d06a      	beq.n	80039ee <HAL_TIM_ConfigClockSource+0xde>
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003918:	b510      	push	{r4, lr}
 800391a:	4604      	mov	r4, r0
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800391c:	2301      	movs	r3, #1
 800391e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003922:	2302      	movs	r3, #2
 8003924:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003928:	6802      	ldr	r2, [r0, #0]
 800392a:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800392c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003930:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8003934:	6093      	str	r3, [r2, #8]

  switch (sClockSourceConfig->ClockSource)
 8003936:	680b      	ldr	r3, [r1, #0]
 8003938:	2b40      	cmp	r3, #64	; 0x40
 800393a:	d043      	beq.n	80039c4 <HAL_TIM_ConfigClockSource+0xb4>
 800393c:	d80a      	bhi.n	8003954 <HAL_TIM_ConfigClockSource+0x44>
 800393e:	2b10      	cmp	r3, #16
 8003940:	d04a      	beq.n	80039d8 <HAL_TIM_ConfigClockSource+0xc8>
 8003942:	d802      	bhi.n	800394a <HAL_TIM_ConfigClockSource+0x3a>
 8003944:	2b00      	cmp	r3, #0
 8003946:	d047      	beq.n	80039d8 <HAL_TIM_ConfigClockSource+0xc8>
 8003948:	e04a      	b.n	80039e0 <HAL_TIM_ConfigClockSource+0xd0>
 800394a:	2b20      	cmp	r3, #32
 800394c:	d044      	beq.n	80039d8 <HAL_TIM_ConfigClockSource+0xc8>
 800394e:	2b30      	cmp	r3, #48	; 0x30
 8003950:	d042      	beq.n	80039d8 <HAL_TIM_ConfigClockSource+0xc8>
 8003952:	e045      	b.n	80039e0 <HAL_TIM_ConfigClockSource+0xd0>
 8003954:	2b60      	cmp	r3, #96	; 0x60
 8003956:	d02b      	beq.n	80039b0 <HAL_TIM_ConfigClockSource+0xa0>
 8003958:	d802      	bhi.n	8003960 <HAL_TIM_ConfigClockSource+0x50>
 800395a:	2b50      	cmp	r3, #80	; 0x50
 800395c:	d01e      	beq.n	800399c <HAL_TIM_ConfigClockSource+0x8c>
 800395e:	e03f      	b.n	80039e0 <HAL_TIM_ConfigClockSource+0xd0>
 8003960:	2b70      	cmp	r3, #112	; 0x70
 8003962:	d003      	beq.n	800396c <HAL_TIM_ConfigClockSource+0x5c>
 8003964:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003968:	d00c      	beq.n	8003984 <HAL_TIM_ConfigClockSource+0x74>
 800396a:	e039      	b.n	80039e0 <HAL_TIM_ConfigClockSource+0xd0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800396c:	68cb      	ldr	r3, [r1, #12]
 800396e:	684a      	ldr	r2, [r1, #4]
 8003970:	6889      	ldr	r1, [r1, #8]
 8003972:	6800      	ldr	r0, [r0, #0]
 8003974:	f7ff ffbe 	bl	80038f4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003978:	6822      	ldr	r2, [r4, #0]
 800397a:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800397c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003980:	6093      	str	r3, [r2, #8]
      break;
 8003982:	e02d      	b.n	80039e0 <HAL_TIM_ConfigClockSource+0xd0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003984:	68cb      	ldr	r3, [r1, #12]
 8003986:	684a      	ldr	r2, [r1, #4]
 8003988:	6889      	ldr	r1, [r1, #8]
 800398a:	6800      	ldr	r0, [r0, #0]
 800398c:	f7ff ffb2 	bl	80038f4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003990:	6822      	ldr	r2, [r4, #0]
 8003992:	6893      	ldr	r3, [r2, #8]
 8003994:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003998:	6093      	str	r3, [r2, #8]
      break;
 800399a:	e021      	b.n	80039e0 <HAL_TIM_ConfigClockSource+0xd0>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800399c:	68ca      	ldr	r2, [r1, #12]
 800399e:	6849      	ldr	r1, [r1, #4]
 80039a0:	6800      	ldr	r0, [r0, #0]
 80039a2:	f7ff fdf3 	bl	800358c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80039a6:	2150      	movs	r1, #80	; 0x50
 80039a8:	6820      	ldr	r0, [r4, #0]
 80039aa:	f7ff fe17 	bl	80035dc <TIM_ITRx_SetConfig>
      break;
 80039ae:	e017      	b.n	80039e0 <HAL_TIM_ConfigClockSource+0xd0>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80039b0:	68ca      	ldr	r2, [r1, #12]
 80039b2:	6849      	ldr	r1, [r1, #4]
 80039b4:	6800      	ldr	r0, [r0, #0]
 80039b6:	f7ff fdfd 	bl	80035b4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80039ba:	2160      	movs	r1, #96	; 0x60
 80039bc:	6820      	ldr	r0, [r4, #0]
 80039be:	f7ff fe0d 	bl	80035dc <TIM_ITRx_SetConfig>
      break;
 80039c2:	e00d      	b.n	80039e0 <HAL_TIM_ConfigClockSource+0xd0>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80039c4:	68ca      	ldr	r2, [r1, #12]
 80039c6:	6849      	ldr	r1, [r1, #4]
 80039c8:	6800      	ldr	r0, [r0, #0]
 80039ca:	f7ff fddf 	bl	800358c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80039ce:	2140      	movs	r1, #64	; 0x40
 80039d0:	6820      	ldr	r0, [r4, #0]
 80039d2:	f7ff fe03 	bl	80035dc <TIM_ITRx_SetConfig>
      break;
 80039d6:	e003      	b.n	80039e0 <HAL_TIM_ConfigClockSource+0xd0>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80039d8:	4619      	mov	r1, r3
 80039da:	6820      	ldr	r0, [r4, #0]
 80039dc:	f7ff fdfe 	bl	80035dc <TIM_ITRx_SetConfig>
    }

    default:
      break;
  }
  htim->State = HAL_TIM_STATE_READY;
 80039e0:	2301      	movs	r3, #1
 80039e2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80039e6:	2000      	movs	r0, #0
 80039e8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c

  return HAL_OK;
 80039ec:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80039ee:	2002      	movs	r0, #2
 80039f0:	4770      	bx	lr
 80039f2:	bf00      	nop

080039f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80039f4:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80039f6:	f001 011f 	and.w	r1, r1, #31
 80039fa:	2301      	movs	r3, #1
 80039fc:	fa03 f401 	lsl.w	r4, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003a00:	6a03      	ldr	r3, [r0, #32]
 8003a02:	ea23 0304 	bic.w	r3, r3, r4
 8003a06:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003a08:	6a03      	ldr	r3, [r0, #32]
 8003a0a:	408a      	lsls	r2, r1
 8003a0c:	431a      	orrs	r2, r3
 8003a0e:	6202      	str	r2, [r0, #32]
}
 8003a10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003a14:	4770      	bx	lr
 8003a16:	bf00      	nop

08003a18 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a18:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d032      	beq.n	8003a86 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003a20:	b430      	push	{r4, r5}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a22:	2301      	movs	r3, #1
 8003a24:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a28:	2302      	movs	r3, #2
 8003a2a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003a2e:	6803      	ldr	r3, [r0, #0]
 8003a30:	685a      	ldr	r2, [r3, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003a32:	689d      	ldr	r5, [r3, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003a34:	f022 0470 	bic.w	r4, r2, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a38:	680a      	ldr	r2, [r1, #0]
 8003a3a:	4322      	orrs	r2, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a3c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a3e:	6803      	ldr	r3, [r0, #0]
 8003a40:	4a13      	ldr	r2, [pc, #76]	; (8003a90 <HAL_TIMEx_MasterConfigSynchronization+0x78>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d012      	beq.n	8003a6c <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8003a46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a4a:	d00f      	beq.n	8003a6c <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8003a4c:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d00b      	beq.n	8003a6c <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8003a54:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d007      	beq.n	8003a6c <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8003a5c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d003      	beq.n	8003a6c <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8003a64:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d104      	bne.n	8003a76 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003a6c:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a70:	684a      	ldr	r2, [r1, #4]
 8003a72:	4315      	orrs	r5, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003a74:	609d      	str	r5, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a76:	2301      	movs	r3, #1
 8003a78:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8003a82:	4618      	mov	r0, r3
 8003a84:	e001      	b.n	8003a8a <HAL_TIMEx_MasterConfigSynchronization+0x72>
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a86:	2002      	movs	r0, #2
 8003a88:	4770      	bx	lr
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);

  return HAL_OK;
}
 8003a8a:	bc30      	pop	{r4, r5}
 8003a8c:	4770      	bx	lr
 8003a8e:	bf00      	nop
 8003a90:	40010000 	.word	0x40010000

08003a94 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a94:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	d022      	beq.n	8003ae2 <HAL_TIMEx_ConfigBreakDeadTime+0x4e>
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003aa2:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003aa4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003aa8:	688b      	ldr	r3, [r1, #8]
 8003aaa:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003aac:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003ab0:	684b      	ldr	r3, [r1, #4]
 8003ab2:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003ab4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003ab8:	680b      	ldr	r3, [r1, #0]
 8003aba:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003abc:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003ac0:	690b      	ldr	r3, [r1, #16]
 8003ac2:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003ac4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003ac8:	694b      	ldr	r3, [r1, #20]
 8003aca:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003acc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003ad0:	69ca      	ldr	r2, [r1, #28]
 8003ad2:	4313      	orrs	r3, r2


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003ad4:	6802      	ldr	r2, [r0, #0]
 8003ad6:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003ad8:	2300      	movs	r3, #0
 8003ada:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8003ade:	4618      	mov	r0, r3
 8003ae0:	4770      	bx	lr
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ae2:	2002      	movs	r0, #2
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);

  return HAL_OK;
}
 8003ae4:	4770      	bx	lr
 8003ae6:	bf00      	nop

08003ae8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003ae8:	4b05      	ldr	r3, [pc, #20]	; (8003b00 <SystemInit+0x18>)
 8003aea:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003aee:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8003af2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003af6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003afa:	609a      	str	r2, [r3, #8]
 8003afc:	4770      	bx	lr
 8003afe:	bf00      	nop
 8003b00:	e000ed00 	.word	0xe000ed00

08003b04 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b04:	f100 0308 	add.w	r3, r0, #8
 8003b08:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003b0a:	f04f 32ff 	mov.w	r2, #4294967295
 8003b0e:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b10:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b12:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003b14:	2300      	movs	r3, #0
 8003b16:	6003      	str	r3, [r0, #0]
 8003b18:	4770      	bx	lr
 8003b1a:	bf00      	nop

08003b1c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	6103      	str	r3, [r0, #16]
 8003b20:	4770      	bx	lr
 8003b22:	bf00      	nop

08003b24 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8003b24:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003b26:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003b28:	689a      	ldr	r2, [r3, #8]
 8003b2a:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003b2c:	689a      	ldr	r2, [r3, #8]
 8003b2e:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003b30:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003b32:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8003b34:	6803      	ldr	r3, [r0, #0]
 8003b36:	3301      	adds	r3, #1
 8003b38:	6003      	str	r3, [r0, #0]
 8003b3a:	4770      	bx	lr

08003b3c <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003b3c:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003b3e:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003b40:	f1b5 3fff 	cmp.w	r5, #4294967295
 8003b44:	d101      	bne.n	8003b4a <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003b46:	6902      	ldr	r2, [r0, #16]
 8003b48:	e007      	b.n	8003b5a <vListInsert+0x1e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b4a:	f100 0208 	add.w	r2, r0, #8
 8003b4e:	e000      	b.n	8003b52 <vListInsert+0x16>
 8003b50:	461a      	mov	r2, r3
 8003b52:	6853      	ldr	r3, [r2, #4]
 8003b54:	681c      	ldr	r4, [r3, #0]
 8003b56:	42a5      	cmp	r5, r4
 8003b58:	d2fa      	bcs.n	8003b50 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003b5a:	6853      	ldr	r3, [r2, #4]
 8003b5c:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003b5e:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003b60:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8003b62:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003b64:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8003b66:	6803      	ldr	r3, [r0, #0]
 8003b68:	3301      	adds	r3, #1
 8003b6a:	6003      	str	r3, [r0, #0]
}
 8003b6c:	bc30      	pop	{r4, r5}
 8003b6e:	4770      	bx	lr

08003b70 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003b70:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003b72:	6842      	ldr	r2, [r0, #4]
 8003b74:	6881      	ldr	r1, [r0, #8]
 8003b76:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003b78:	6882      	ldr	r2, [r0, #8]
 8003b7a:	6841      	ldr	r1, [r0, #4]
 8003b7c:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003b7e:	685a      	ldr	r2, [r3, #4]
 8003b80:	4290      	cmp	r0, r2
 8003b82:	d101      	bne.n	8003b88 <uxListRemove+0x18>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003b84:	6882      	ldr	r2, [r0, #8]
 8003b86:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003b88:	2200      	movs	r2, #0
 8003b8a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	3a01      	subs	r2, #1
 8003b90:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003b92:	6818      	ldr	r0, [r3, #0]
}
 8003b94:	4770      	bx	lr
 8003b96:	bf00      	nop

08003b98 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003b98:	b510      	push	{r4, lr}
 8003b9a:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003b9c:	f001 fdca 	bl	8005734 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003ba0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003ba2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d101      	bne.n	8003bac <prvIsQueueFull+0x14>
		{
			xReturn = pdTRUE;
 8003ba8:	2401      	movs	r4, #1
 8003baa:	e000      	b.n	8003bae <prvIsQueueFull+0x16>
		}
		else
		{
			xReturn = pdFALSE;
 8003bac:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
 8003bae:	f001 fde3 	bl	8005778 <vPortExitCritical>

	return xReturn;
}
 8003bb2:	4620      	mov	r0, r4
 8003bb4:	bd10      	pop	{r4, pc}
 8003bb6:	bf00      	nop

08003bb8 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003bb8:	b510      	push	{r4, lr}
 8003bba:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003bbc:	f001 fdba 	bl	8005734 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003bc0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003bc2:	b90b      	cbnz	r3, 8003bc8 <prvIsQueueEmpty+0x10>
		{
			xReturn = pdTRUE;
 8003bc4:	2401      	movs	r4, #1
 8003bc6:	e000      	b.n	8003bca <prvIsQueueEmpty+0x12>
		}
		else
		{
			xReturn = pdFALSE;
 8003bc8:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
 8003bca:	f001 fdd5 	bl	8005778 <vPortExitCritical>

	return xReturn;
}
 8003bce:	4620      	mov	r0, r4
 8003bd0:	bd10      	pop	{r4, pc}
 8003bd2:	bf00      	nop

08003bd4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003bd4:	b570      	push	{r4, r5, r6, lr}
 8003bd6:	4604      	mov	r4, r0
 8003bd8:	4616      	mov	r6, r2
BaseType_t xReturn = pdFALSE;
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003bda:	6b85      	ldr	r5, [r0, #56]	; 0x38

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003bdc:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8003bde:	b93a      	cbnz	r2, 8003bf0 <prvCopyDataToQueue+0x1c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003be0:	6803      	ldr	r3, [r0, #0]
 8003be2:	bb43      	cbnz	r3, 8003c36 <prvCopyDataToQueue+0x62>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8003be4:	6840      	ldr	r0, [r0, #4]
 8003be6:	f000 ffe5 	bl	8004bb4 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8003bea:	2300      	movs	r3, #0
 8003bec:	6063      	str	r3, [r4, #4]
 8003bee:	e029      	b.n	8003c44 <prvCopyDataToQueue+0x70>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003bf0:	b96e      	cbnz	r6, 8003c0e <prvCopyDataToQueue+0x3a>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8003bf2:	6880      	ldr	r0, [r0, #8]
 8003bf4:	f004 fdfc 	bl	80087f0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8003bf8:	68a2      	ldr	r2, [r4, #8]
 8003bfa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003bfc:	4413      	add	r3, r2
 8003bfe:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003c00:	6862      	ldr	r2, [r4, #4]
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d319      	bcc.n	8003c3a <prvCopyDataToQueue+0x66>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003c06:	6823      	ldr	r3, [r4, #0]
 8003c08:	60a3      	str	r3, [r4, #8]
#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
 8003c0a:	2000      	movs	r0, #0
 8003c0c:	e01a      	b.n	8003c44 <prvCopyDataToQueue+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c0e:	68c0      	ldr	r0, [r0, #12]
 8003c10:	f004 fdee 	bl	80087f0 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8003c14:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003c16:	425b      	negs	r3, r3
 8003c18:	68e2      	ldr	r2, [r4, #12]
 8003c1a:	441a      	add	r2, r3
 8003c1c:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003c1e:	6821      	ldr	r1, [r4, #0]
 8003c20:	428a      	cmp	r2, r1
 8003c22:	d202      	bcs.n	8003c2a <prvCopyDataToQueue+0x56>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8003c24:	6862      	ldr	r2, [r4, #4]
 8003c26:	4413      	add	r3, r2
 8003c28:	60e3      	str	r3, [r4, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003c2a:	2e02      	cmp	r6, #2
 8003c2c:	d107      	bne.n	8003c3e <prvCopyDataToQueue+0x6a>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003c2e:	b145      	cbz	r5, 8003c42 <prvCopyDataToQueue+0x6e>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003c30:	3d01      	subs	r5, #1
#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
 8003c32:	2000      	movs	r0, #0
 8003c34:	e006      	b.n	8003c44 <prvCopyDataToQueue+0x70>
 8003c36:	2000      	movs	r0, #0
 8003c38:	e004      	b.n	8003c44 <prvCopyDataToQueue+0x70>
 8003c3a:	2000      	movs	r0, #0
 8003c3c:	e002      	b.n	8003c44 <prvCopyDataToQueue+0x70>
 8003c3e:	2000      	movs	r0, #0
 8003c40:	e000      	b.n	8003c44 <prvCopyDataToQueue+0x70>
 8003c42:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003c44:	3501      	adds	r5, #1
 8003c46:	63a5      	str	r5, [r4, #56]	; 0x38

	return xReturn;
}
 8003c48:	bd70      	pop	{r4, r5, r6, pc}
 8003c4a:	bf00      	nop

08003c4c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003c4c:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8003c4e:	b172      	cbz	r2, 8003c6e <prvCopyDataFromQueue+0x22>
	return xReturn;
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003c50:	b510      	push	{r4, lr}
 8003c52:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8003c54:	68c4      	ldr	r4, [r0, #12]
 8003c56:	4414      	add	r4, r2
 8003c58:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003c5a:	6840      	ldr	r0, [r0, #4]
 8003c5c:	4284      	cmp	r4, r0
 8003c5e:	d301      	bcc.n	8003c64 <prvCopyDataFromQueue+0x18>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8003c60:	6818      	ldr	r0, [r3, #0]
 8003c62:	60d8      	str	r0, [r3, #12]
 8003c64:	4608      	mov	r0, r1
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8003c66:	68d9      	ldr	r1, [r3, #12]
 8003c68:	f004 fdc2 	bl	80087f0 <memcpy>
 8003c6c:	bd10      	pop	{r4, pc}
 8003c6e:	4770      	bx	lr

08003c70 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003c70:	b538      	push	{r3, r4, r5, lr}
 8003c72:	4605      	mov	r5, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003c74:	f001 fd5e 	bl	8005734 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003c78:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
 8003c7c:	b264      	sxtb	r4, r4

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003c7e:	e00a      	b.n	8003c96 <prvUnlockQueue+0x26>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003c80:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003c82:	b153      	cbz	r3, 8003c9a <prvUnlockQueue+0x2a>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003c84:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8003c88:	f000 feec 	bl	8004a64 <xTaskRemoveFromEventList>
 8003c8c:	b108      	cbz	r0, 8003c92 <prvUnlockQueue+0x22>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003c8e:	f000 ff7b 	bl	8004b88 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003c92:	3c01      	subs	r4, #1
 8003c94:	b264      	sxtb	r4, r4
	taskENTER_CRITICAL();
	{
		int8_t cTxLock = pxQueue->cTxLock;

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003c96:	2c00      	cmp	r4, #0
 8003c98:	dcf2      	bgt.n	8003c80 <prvUnlockQueue+0x10>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003c9a:	23ff      	movs	r3, #255	; 0xff
 8003c9c:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003ca0:	f001 fd6a 	bl	8005778 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003ca4:	f001 fd46 	bl	8005734 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003ca8:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
 8003cac:	b264      	sxtb	r4, r4

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003cae:	e00a      	b.n	8003cc6 <prvUnlockQueue+0x56>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003cb0:	692b      	ldr	r3, [r5, #16]
 8003cb2:	b153      	cbz	r3, 8003cca <prvUnlockQueue+0x5a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003cb4:	f105 0010 	add.w	r0, r5, #16
 8003cb8:	f000 fed4 	bl	8004a64 <xTaskRemoveFromEventList>
 8003cbc:	b108      	cbz	r0, 8003cc2 <prvUnlockQueue+0x52>
				{
					vTaskMissedYield();
 8003cbe:	f000 ff63 	bl	8004b88 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003cc2:	3c01      	subs	r4, #1
 8003cc4:	b264      	sxtb	r4, r4
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		int8_t cRxLock = pxQueue->cRxLock;

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003cc6:	2c00      	cmp	r4, #0
 8003cc8:	dcf2      	bgt.n	8003cb0 <prvUnlockQueue+0x40>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003cca:	23ff      	movs	r3, #255	; 0xff
 8003ccc:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003cd0:	f001 fd52 	bl	8005778 <vPortExitCritical>
 8003cd4:	bd38      	pop	{r3, r4, r5, pc}
 8003cd6:	bf00      	nop

08003cd8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003cd8:	b538      	push	{r3, r4, r5, lr}
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 8003cda:	b940      	cbnz	r0, 8003cee <xQueueGenericReset+0x16>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003cdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ce0:	f383 8811 	msr	BASEPRI, r3
 8003ce4:	f3bf 8f6f 	isb	sy
 8003ce8:	f3bf 8f4f 	dsb	sy
 8003cec:	e7fe      	b.n	8003cec <xQueueGenericReset+0x14>
 8003cee:	4604      	mov	r4, r0
 8003cf0:	460d      	mov	r5, r1

	taskENTER_CRITICAL();
 8003cf2:	f001 fd1f 	bl	8005734 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8003cf6:	6821      	ldr	r1, [r4, #0]
 8003cf8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003cfa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003cfc:	fb03 1002 	mla	r0, r3, r2, r1
 8003d00:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003d02:	2000      	movs	r0, #0
 8003d04:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003d06:	60a1      	str	r1, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8003d08:	3a01      	subs	r2, #1
 8003d0a:	fb02 1303 	mla	r3, r2, r3, r1
 8003d0e:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003d10:	23ff      	movs	r3, #255	; 0xff
 8003d12:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003d16:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003d1a:	b97d      	cbnz	r5, 8003d3c <xQueueGenericReset+0x64>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003d1c:	6923      	ldr	r3, [r4, #16]
 8003d1e:	b1ab      	cbz	r3, 8003d4c <xQueueGenericReset+0x74>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003d20:	f104 0010 	add.w	r0, r4, #16
 8003d24:	f000 fe9e 	bl	8004a64 <xTaskRemoveFromEventList>
 8003d28:	b180      	cbz	r0, 8003d4c <xQueueGenericReset+0x74>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003d2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d2e:	4b09      	ldr	r3, [pc, #36]	; (8003d54 <xQueueGenericReset+0x7c>)
 8003d30:	601a      	str	r2, [r3, #0]
 8003d32:	f3bf 8f4f 	dsb	sy
 8003d36:	f3bf 8f6f 	isb	sy
 8003d3a:	e007      	b.n	8003d4c <xQueueGenericReset+0x74>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003d3c:	f104 0010 	add.w	r0, r4, #16
 8003d40:	f7ff fee0 	bl	8003b04 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003d44:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003d48:	f7ff fedc 	bl	8003b04 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003d4c:	f001 fd14 	bl	8005778 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
 8003d50:	2001      	movs	r0, #1
 8003d52:	bd38      	pop	{r3, r4, r5, pc}
 8003d54:	e000ed04 	.word	0xe000ed04

08003d58 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003d58:	b538      	push	{r3, r4, r5, lr}
 8003d5a:	461d      	mov	r5, r3
 8003d5c:	9c04      	ldr	r4, [sp, #16]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003d5e:	460b      	mov	r3, r1
 8003d60:	b909      	cbnz	r1, 8003d66 <prvInitialiseNewQueue+0xe>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003d62:	6024      	str	r4, [r4, #0]
 8003d64:	e000      	b.n	8003d68 <prvInitialiseNewQueue+0x10>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003d66:	6022      	str	r2, [r4, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003d68:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003d6a:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003d6c:	2101      	movs	r1, #1
 8003d6e:	4620      	mov	r0, r4
 8003d70:	f7ff ffb2 	bl	8003cd8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003d74:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
 8003d78:	bd38      	pop	{r3, r4, r5, pc}
 8003d7a:	bf00      	nop

08003d7c <xQueueGenericCreateStatic>:

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003d7c:	b940      	cbnz	r0, 8003d90 <xQueueGenericCreateStatic+0x14>
 8003d7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d82:	f383 8811 	msr	BASEPRI, r3
 8003d86:	f3bf 8f6f 	isb	sy
 8003d8a:	f3bf 8f4f 	dsb	sy
 8003d8e:	e7fe      	b.n	8003d8e <xQueueGenericCreateStatic+0x12>
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003d90:	b510      	push	{r4, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	4604      	mov	r4, r0

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003d96:	b943      	cbnz	r3, 8003daa <xQueueGenericCreateStatic+0x2e>
 8003d98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d9c:	f383 8811 	msr	BASEPRI, r3
 8003da0:	f3bf 8f6f 	isb	sy
 8003da4:	f3bf 8f4f 	dsb	sy
 8003da8:	e7fe      	b.n	8003da8 <xQueueGenericCreateStatic+0x2c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003daa:	b112      	cbz	r2, 8003db2 <xQueueGenericCreateStatic+0x36>
 8003dac:	b119      	cbz	r1, 8003db6 <xQueueGenericCreateStatic+0x3a>
 8003dae:	2001      	movs	r0, #1
 8003db0:	e002      	b.n	8003db8 <xQueueGenericCreateStatic+0x3c>
 8003db2:	2001      	movs	r0, #1
 8003db4:	e000      	b.n	8003db8 <xQueueGenericCreateStatic+0x3c>
 8003db6:	2000      	movs	r0, #0
 8003db8:	b940      	cbnz	r0, 8003dcc <xQueueGenericCreateStatic+0x50>
 8003dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dbe:	f383 8811 	msr	BASEPRI, r3
 8003dc2:	f3bf 8f6f 	isb	sy
 8003dc6:	f3bf 8f4f 	dsb	sy
 8003dca:	e7fe      	b.n	8003dca <xQueueGenericCreateStatic+0x4e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003dcc:	b912      	cbnz	r2, 8003dd4 <xQueueGenericCreateStatic+0x58>
 8003dce:	b919      	cbnz	r1, 8003dd8 <xQueueGenericCreateStatic+0x5c>
 8003dd0:	2001      	movs	r0, #1
 8003dd2:	e002      	b.n	8003dda <xQueueGenericCreateStatic+0x5e>
 8003dd4:	2001      	movs	r0, #1
 8003dd6:	e000      	b.n	8003dda <xQueueGenericCreateStatic+0x5e>
 8003dd8:	2000      	movs	r0, #0
 8003dda:	b940      	cbnz	r0, 8003dee <xQueueGenericCreateStatic+0x72>
 8003ddc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003de0:	f383 8811 	msr	BASEPRI, r3
 8003de4:	f3bf 8f6f 	isb	sy
 8003de8:	f3bf 8f4f 	dsb	sy
 8003dec:	e7fe      	b.n	8003dec <xQueueGenericCreateStatic+0x70>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003dee:	2050      	movs	r0, #80	; 0x50
 8003df0:	9003      	str	r0, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003df2:	9803      	ldr	r0, [sp, #12]
 8003df4:	2850      	cmp	r0, #80	; 0x50
 8003df6:	d008      	beq.n	8003e0a <xQueueGenericCreateStatic+0x8e>
 8003df8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dfc:	f383 8811 	msr	BASEPRI, r3
 8003e00:	f3bf 8f6f 	isb	sy
 8003e04:	f3bf 8f4f 	dsb	sy
 8003e08:	e7fe      	b.n	8003e08 <xQueueGenericCreateStatic+0x8c>
 8003e0a:	4620      	mov	r0, r4
 8003e0c:	461c      	mov	r4, r3
		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */

		if( pxNewQueue != NULL )
 8003e0e:	b13b      	cbz	r3, 8003e20 <xQueueGenericCreateStatic+0xa4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003e10:	2301      	movs	r3, #1
 8003e12:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003e16:	9400      	str	r4, [sp, #0]
 8003e18:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8003e1c:	f7ff ff9c 	bl	8003d58 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
	}
 8003e20:	4620      	mov	r0, r4
 8003e22:	b004      	add	sp, #16
 8003e24:	bd10      	pop	{r4, pc}
 8003e26:	bf00      	nop

08003e28 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003e28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e2a:	b085      	sub	sp, #20
 8003e2c:	9201      	str	r2, [sp, #4]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 8003e2e:	b940      	cbnz	r0, 8003e42 <xQueueGenericSend+0x1a>
 8003e30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e34:	f383 8811 	msr	BASEPRI, r3
 8003e38:	f3bf 8f6f 	isb	sy
 8003e3c:	f3bf 8f4f 	dsb	sy
 8003e40:	e7fe      	b.n	8003e40 <xQueueGenericSend+0x18>
 8003e42:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003e44:	b919      	cbnz	r1, 8003e4e <xQueueGenericSend+0x26>
 8003e46:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8003e48:	b91a      	cbnz	r2, 8003e52 <xQueueGenericSend+0x2a>
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	e002      	b.n	8003e54 <xQueueGenericSend+0x2c>
 8003e4e:	2201      	movs	r2, #1
 8003e50:	e000      	b.n	8003e54 <xQueueGenericSend+0x2c>
 8003e52:	2200      	movs	r2, #0
 8003e54:	b942      	cbnz	r2, 8003e68 <xQueueGenericSend+0x40>
 8003e56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e5a:	f383 8811 	msr	BASEPRI, r3
 8003e5e:	f3bf 8f6f 	isb	sy
 8003e62:	f3bf 8f4f 	dsb	sy
 8003e66:	e7fe      	b.n	8003e66 <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003e68:	2b02      	cmp	r3, #2
 8003e6a:	d103      	bne.n	8003e74 <xQueueGenericSend+0x4c>
 8003e6c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003e6e:	2a01      	cmp	r2, #1
 8003e70:	d102      	bne.n	8003e78 <xQueueGenericSend+0x50>
 8003e72:	e002      	b.n	8003e7a <xQueueGenericSend+0x52>
 8003e74:	2201      	movs	r2, #1
 8003e76:	e000      	b.n	8003e7a <xQueueGenericSend+0x52>
 8003e78:	2200      	movs	r2, #0
 8003e7a:	b942      	cbnz	r2, 8003e8e <xQueueGenericSend+0x66>
 8003e7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e80:	f383 8811 	msr	BASEPRI, r3
 8003e84:	f3bf 8f6f 	isb	sy
 8003e88:	f3bf 8f4f 	dsb	sy
 8003e8c:	e7fe      	b.n	8003e8c <xQueueGenericSend+0x64>
 8003e8e:	461d      	mov	r5, r3
 8003e90:	460e      	mov	r6, r1
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003e92:	f000 fe7f 	bl	8004b94 <xTaskGetSchedulerState>
 8003e96:	b918      	cbnz	r0, 8003ea0 <xQueueGenericSend+0x78>
 8003e98:	9b01      	ldr	r3, [sp, #4]
 8003e9a:	b91b      	cbnz	r3, 8003ea4 <xQueueGenericSend+0x7c>
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	e002      	b.n	8003ea6 <xQueueGenericSend+0x7e>
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e000      	b.n	8003ea6 <xQueueGenericSend+0x7e>
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	b943      	cbnz	r3, 8003eba <xQueueGenericSend+0x92>
 8003ea8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eac:	f383 8811 	msr	BASEPRI, r3
 8003eb0:	f3bf 8f6f 	isb	sy
 8003eb4:	f3bf 8f4f 	dsb	sy
 8003eb8:	e7fe      	b.n	8003eb8 <xQueueGenericSend+0x90>
 8003eba:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003ebc:	f001 fc3a 	bl	8005734 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003ec0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003ec2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d301      	bcc.n	8003ecc <xQueueGenericSend+0xa4>
 8003ec8:	2d02      	cmp	r5, #2
 8003eca:	d121      	bne.n	8003f10 <xQueueGenericSend+0xe8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003ecc:	462a      	mov	r2, r5
 8003ece:	4631      	mov	r1, r6
 8003ed0:	4620      	mov	r0, r4
 8003ed2:	f7ff fe7f 	bl	8003bd4 <prvCopyDataToQueue>
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003ed6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003ed8:	b16b      	cbz	r3, 8003ef6 <xQueueGenericSend+0xce>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003eda:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003ede:	f000 fdc1 	bl	8004a64 <xTaskRemoveFromEventList>
 8003ee2:	b188      	cbz	r0, 8003f08 <xQueueGenericSend+0xe0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003ee4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ee8:	4b32      	ldr	r3, [pc, #200]	; (8003fb4 <xQueueGenericSend+0x18c>)
 8003eea:	601a      	str	r2, [r3, #0]
 8003eec:	f3bf 8f4f 	dsb	sy
 8003ef0:	f3bf 8f6f 	isb	sy
 8003ef4:	e008      	b.n	8003f08 <xQueueGenericSend+0xe0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003ef6:	b138      	cbz	r0, 8003f08 <xQueueGenericSend+0xe0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003ef8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003efc:	4b2d      	ldr	r3, [pc, #180]	; (8003fb4 <xQueueGenericSend+0x18c>)
 8003efe:	601a      	str	r2, [r3, #0]
 8003f00:	f3bf 8f4f 	dsb	sy
 8003f04:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003f08:	f001 fc36 	bl	8005778 <vPortExitCritical>
				return pdPASS;
 8003f0c:	2001      	movs	r0, #1
 8003f0e:	e04e      	b.n	8003fae <xQueueGenericSend+0x186>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003f10:	9b01      	ldr	r3, [sp, #4]
 8003f12:	b91b      	cbnz	r3, 8003f1c <xQueueGenericSend+0xf4>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003f14:	f001 fc30 	bl	8005778 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003f18:	2000      	movs	r0, #0
 8003f1a:	e048      	b.n	8003fae <xQueueGenericSend+0x186>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003f1c:	b91f      	cbnz	r7, 8003f26 <xQueueGenericSend+0xfe>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003f1e:	a802      	add	r0, sp, #8
 8003f20:	f000 fde6 	bl	8004af0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003f24:	2701      	movs	r7, #1
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003f26:	f001 fc27 	bl	8005778 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003f2a:	f000 fbd7 	bl	80046dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003f2e:	f001 fc01 	bl	8005734 <vPortEnterCritical>
 8003f32:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8003f36:	b25b      	sxtb	r3, r3
 8003f38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f3c:	d102      	bne.n	8003f44 <xQueueGenericSend+0x11c>
 8003f3e:	2300      	movs	r3, #0
 8003f40:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003f44:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8003f48:	b25b      	sxtb	r3, r3
 8003f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f4e:	d102      	bne.n	8003f56 <xQueueGenericSend+0x12e>
 8003f50:	2300      	movs	r3, #0
 8003f52:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003f56:	f001 fc0f 	bl	8005778 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003f5a:	a901      	add	r1, sp, #4
 8003f5c:	a802      	add	r0, sp, #8
 8003f5e:	f000 fdd3 	bl	8004b08 <xTaskCheckForTimeOut>
 8003f62:	b9f0      	cbnz	r0, 8003fa2 <xQueueGenericSend+0x17a>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003f64:	4620      	mov	r0, r4
 8003f66:	f7ff fe17 	bl	8003b98 <prvIsQueueFull>
 8003f6a:	b1a0      	cbz	r0, 8003f96 <xQueueGenericSend+0x16e>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003f6c:	9901      	ldr	r1, [sp, #4]
 8003f6e:	f104 0010 	add.w	r0, r4, #16
 8003f72:	f000 fd43 	bl	80049fc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003f76:	4620      	mov	r0, r4
 8003f78:	f7ff fe7a 	bl	8003c70 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003f7c:	f000 fc4e 	bl	800481c <xTaskResumeAll>
 8003f80:	2800      	cmp	r0, #0
 8003f82:	d19b      	bne.n	8003ebc <xQueueGenericSend+0x94>
				{
					portYIELD_WITHIN_API();
 8003f84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f88:	4b0a      	ldr	r3, [pc, #40]	; (8003fb4 <xQueueGenericSend+0x18c>)
 8003f8a:	601a      	str	r2, [r3, #0]
 8003f8c:	f3bf 8f4f 	dsb	sy
 8003f90:	f3bf 8f6f 	isb	sy
 8003f94:	e792      	b.n	8003ebc <xQueueGenericSend+0x94>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003f96:	4620      	mov	r0, r4
 8003f98:	f7ff fe6a 	bl	8003c70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003f9c:	f000 fc3e 	bl	800481c <xTaskResumeAll>
 8003fa0:	e78c      	b.n	8003ebc <xQueueGenericSend+0x94>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003fa2:	4620      	mov	r0, r4
 8003fa4:	f7ff fe64 	bl	8003c70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003fa8:	f000 fc38 	bl	800481c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003fac:	2000      	movs	r0, #0
		}
	}
}
 8003fae:	b005      	add	sp, #20
 8003fb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	e000ed04 	.word	0xe000ed04

08003fb8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003fb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 8003fbc:	b940      	cbnz	r0, 8003fd0 <xQueueGenericSendFromISR+0x18>
 8003fbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fc2:	f383 8811 	msr	BASEPRI, r3
 8003fc6:	f3bf 8f6f 	isb	sy
 8003fca:	f3bf 8f4f 	dsb	sy
 8003fce:	e7fe      	b.n	8003fce <xQueueGenericSendFromISR+0x16>
 8003fd0:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003fd2:	b919      	cbnz	r1, 8003fdc <xQueueGenericSendFromISR+0x24>
 8003fd4:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8003fd6:	b918      	cbnz	r0, 8003fe0 <xQueueGenericSendFromISR+0x28>
 8003fd8:	2001      	movs	r0, #1
 8003fda:	e002      	b.n	8003fe2 <xQueueGenericSendFromISR+0x2a>
 8003fdc:	2001      	movs	r0, #1
 8003fde:	e000      	b.n	8003fe2 <xQueueGenericSendFromISR+0x2a>
 8003fe0:	2000      	movs	r0, #0
 8003fe2:	b940      	cbnz	r0, 8003ff6 <xQueueGenericSendFromISR+0x3e>
 8003fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fe8:	f383 8811 	msr	BASEPRI, r3
 8003fec:	f3bf 8f6f 	isb	sy
 8003ff0:	f3bf 8f4f 	dsb	sy
 8003ff4:	e7fe      	b.n	8003ff4 <xQueueGenericSendFromISR+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	d103      	bne.n	8004002 <xQueueGenericSendFromISR+0x4a>
 8003ffa:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003ffc:	2801      	cmp	r0, #1
 8003ffe:	d102      	bne.n	8004006 <xQueueGenericSendFromISR+0x4e>
 8004000:	e002      	b.n	8004008 <xQueueGenericSendFromISR+0x50>
 8004002:	2001      	movs	r0, #1
 8004004:	e000      	b.n	8004008 <xQueueGenericSendFromISR+0x50>
 8004006:	2000      	movs	r0, #0
 8004008:	b940      	cbnz	r0, 800401c <xQueueGenericSendFromISR+0x64>
 800400a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800400e:	f383 8811 	msr	BASEPRI, r3
 8004012:	f3bf 8f6f 	isb	sy
 8004016:	f3bf 8f4f 	dsb	sy
 800401a:	e7fe      	b.n	800401a <xQueueGenericSendFromISR+0x62>
 800401c:	461f      	mov	r7, r3
 800401e:	4690      	mov	r8, r2
 8004020:	4689      	mov	r9, r1
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004022:	f001 fcb1 	bl	8005988 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004026:	f3ef 8611 	mrs	r6, BASEPRI
 800402a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800402e:	f383 8811 	msr	BASEPRI, r3
 8004032:	f3bf 8f6f 	isb	sy
 8004036:	f3bf 8f4f 	dsb	sy
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800403a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800403c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800403e:	429a      	cmp	r2, r3
 8004040:	d301      	bcc.n	8004046 <xQueueGenericSendFromISR+0x8e>
 8004042:	2f02      	cmp	r7, #2
 8004044:	d11e      	bne.n	8004084 <xQueueGenericSendFromISR+0xcc>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004046:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 800404a:	b26d      	sxtb	r5, r5
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800404c:	463a      	mov	r2, r7
 800404e:	4649      	mov	r1, r9
 8004050:	4620      	mov	r0, r4
 8004052:	f7ff fdbf 	bl	8003bd4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004056:	f1b5 3fff 	cmp.w	r5, #4294967295
 800405a:	d10d      	bne.n	8004078 <xQueueGenericSendFromISR+0xc0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800405c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800405e:	b19b      	cbz	r3, 8004088 <xQueueGenericSendFromISR+0xd0>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004060:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004064:	f000 fcfe 	bl	8004a64 <xTaskRemoveFromEventList>
 8004068:	b180      	cbz	r0, 800408c <xQueueGenericSendFromISR+0xd4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800406a:	f1b8 0f00 	cmp.w	r8, #0
 800406e:	d00f      	beq.n	8004090 <xQueueGenericSendFromISR+0xd8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004070:	2001      	movs	r0, #1
 8004072:	f8c8 0000 	str.w	r0, [r8]
 8004076:	e00c      	b.n	8004092 <xQueueGenericSendFromISR+0xda>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004078:	1c6b      	adds	r3, r5, #1
 800407a:	b25b      	sxtb	r3, r3
 800407c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004080:	2001      	movs	r0, #1
 8004082:	e006      	b.n	8004092 <xQueueGenericSendFromISR+0xda>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004084:	2000      	movs	r0, #0
 8004086:	e004      	b.n	8004092 <xQueueGenericSendFromISR+0xda>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
			}

			xReturn = pdPASS;
 8004088:	2001      	movs	r0, #1
 800408a:	e002      	b.n	8004092 <xQueueGenericSendFromISR+0xda>
 800408c:	2001      	movs	r0, #1
 800408e:	e000      	b.n	8004092 <xQueueGenericSendFromISR+0xda>
 8004090:	2001      	movs	r0, #1
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004092:	f386 8811 	msr	BASEPRI, r6
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
}
 8004096:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800409a:	bf00      	nop

0800409c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800409c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800409e:	b085      	sub	sp, #20
 80040a0:	9201      	str	r2, [sp, #4]
BaseType_t xEntryTimeSet = pdFALSE;
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80040a2:	b940      	cbnz	r0, 80040b6 <xQueueReceive+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80040a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040a8:	f383 8811 	msr	BASEPRI, r3
 80040ac:	f3bf 8f6f 	isb	sy
 80040b0:	f3bf 8f4f 	dsb	sy
 80040b4:	e7fe      	b.n	80040b4 <xQueueReceive+0x18>
 80040b6:	4604      	mov	r4, r0

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80040b8:	b919      	cbnz	r1, 80040c2 <xQueueReceive+0x26>
 80040ba:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80040bc:	b91b      	cbnz	r3, 80040c6 <xQueueReceive+0x2a>
 80040be:	2301      	movs	r3, #1
 80040c0:	e002      	b.n	80040c8 <xQueueReceive+0x2c>
 80040c2:	2301      	movs	r3, #1
 80040c4:	e000      	b.n	80040c8 <xQueueReceive+0x2c>
 80040c6:	2300      	movs	r3, #0
 80040c8:	b943      	cbnz	r3, 80040dc <xQueueReceive+0x40>
 80040ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040ce:	f383 8811 	msr	BASEPRI, r3
 80040d2:	f3bf 8f6f 	isb	sy
 80040d6:	f3bf 8f4f 	dsb	sy
 80040da:	e7fe      	b.n	80040da <xQueueReceive+0x3e>
 80040dc:	460e      	mov	r6, r1

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80040de:	f000 fd59 	bl	8004b94 <xTaskGetSchedulerState>
 80040e2:	b918      	cbnz	r0, 80040ec <xQueueReceive+0x50>
 80040e4:	9b01      	ldr	r3, [sp, #4]
 80040e6:	b91b      	cbnz	r3, 80040f0 <xQueueReceive+0x54>
 80040e8:	2301      	movs	r3, #1
 80040ea:	e002      	b.n	80040f2 <xQueueReceive+0x56>
 80040ec:	2301      	movs	r3, #1
 80040ee:	e000      	b.n	80040f2 <xQueueReceive+0x56>
 80040f0:	2300      	movs	r3, #0
 80040f2:	b943      	cbnz	r3, 8004106 <xQueueReceive+0x6a>
 80040f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040f8:	f383 8811 	msr	BASEPRI, r3
 80040fc:	f3bf 8f6f 	isb	sy
 8004100:	f3bf 8f4f 	dsb	sy
 8004104:	e7fe      	b.n	8004104 <xQueueReceive+0x68>
 8004106:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8004108:	f001 fb14 	bl	8005734 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800410c:	6ba5      	ldr	r5, [r4, #56]	; 0x38

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800410e:	b1c5      	cbz	r5, 8004142 <xQueueReceive+0xa6>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004110:	4631      	mov	r1, r6
 8004112:	4620      	mov	r0, r4
 8004114:	f7ff fd9a 	bl	8003c4c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004118:	3d01      	subs	r5, #1
 800411a:	63a5      	str	r5, [r4, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800411c:	6923      	ldr	r3, [r4, #16]
 800411e:	b163      	cbz	r3, 800413a <xQueueReceive+0x9e>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004120:	f104 0010 	add.w	r0, r4, #16
 8004124:	f000 fc9e 	bl	8004a64 <xTaskRemoveFromEventList>
 8004128:	b138      	cbz	r0, 800413a <xQueueReceive+0x9e>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800412a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800412e:	4b30      	ldr	r3, [pc, #192]	; (80041f0 <xQueueReceive+0x154>)
 8004130:	601a      	str	r2, [r3, #0]
 8004132:	f3bf 8f4f 	dsb	sy
 8004136:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800413a:	f001 fb1d 	bl	8005778 <vPortExitCritical>
				return pdPASS;
 800413e:	2001      	movs	r0, #1
 8004140:	e053      	b.n	80041ea <xQueueReceive+0x14e>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004142:	9b01      	ldr	r3, [sp, #4]
 8004144:	b91b      	cbnz	r3, 800414e <xQueueReceive+0xb2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004146:	f001 fb17 	bl	8005778 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800414a:	2000      	movs	r0, #0
 800414c:	e04d      	b.n	80041ea <xQueueReceive+0x14e>
				}
				else if( xEntryTimeSet == pdFALSE )
 800414e:	b91f      	cbnz	r7, 8004158 <xQueueReceive+0xbc>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004150:	a802      	add	r0, sp, #8
 8004152:	f000 fccd 	bl	8004af0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004156:	2701      	movs	r7, #1
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004158:	f001 fb0e 	bl	8005778 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800415c:	f000 fabe 	bl	80046dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004160:	f001 fae8 	bl	8005734 <vPortEnterCritical>
 8004164:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8004168:	b25b      	sxtb	r3, r3
 800416a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800416e:	d102      	bne.n	8004176 <xQueueReceive+0xda>
 8004170:	2300      	movs	r3, #0
 8004172:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8004176:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800417a:	b25b      	sxtb	r3, r3
 800417c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004180:	d102      	bne.n	8004188 <xQueueReceive+0xec>
 8004182:	2300      	movs	r3, #0
 8004184:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004188:	f001 faf6 	bl	8005778 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800418c:	a901      	add	r1, sp, #4
 800418e:	a802      	add	r0, sp, #8
 8004190:	f000 fcba 	bl	8004b08 <xTaskCheckForTimeOut>
 8004194:	b9f0      	cbnz	r0, 80041d4 <xQueueReceive+0x138>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004196:	4620      	mov	r0, r4
 8004198:	f7ff fd0e 	bl	8003bb8 <prvIsQueueEmpty>
 800419c:	b1a0      	cbz	r0, 80041c8 <xQueueReceive+0x12c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800419e:	9901      	ldr	r1, [sp, #4]
 80041a0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80041a4:	f000 fc2a 	bl	80049fc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80041a8:	4620      	mov	r0, r4
 80041aa:	f7ff fd61 	bl	8003c70 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80041ae:	f000 fb35 	bl	800481c <xTaskResumeAll>
 80041b2:	2800      	cmp	r0, #0
 80041b4:	d1a8      	bne.n	8004108 <xQueueReceive+0x6c>
				{
					portYIELD_WITHIN_API();
 80041b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041ba:	4b0d      	ldr	r3, [pc, #52]	; (80041f0 <xQueueReceive+0x154>)
 80041bc:	601a      	str	r2, [r3, #0]
 80041be:	f3bf 8f4f 	dsb	sy
 80041c2:	f3bf 8f6f 	isb	sy
 80041c6:	e79f      	b.n	8004108 <xQueueReceive+0x6c>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80041c8:	4620      	mov	r0, r4
 80041ca:	f7ff fd51 	bl	8003c70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80041ce:	f000 fb25 	bl	800481c <xTaskResumeAll>
 80041d2:	e799      	b.n	8004108 <xQueueReceive+0x6c>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80041d4:	4620      	mov	r0, r4
 80041d6:	f7ff fd4b 	bl	8003c70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80041da:	f000 fb1f 	bl	800481c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80041de:	4620      	mov	r0, r4
 80041e0:	f7ff fcea 	bl	8003bb8 <prvIsQueueEmpty>
 80041e4:	2800      	cmp	r0, #0
 80041e6:	d08f      	beq.n	8004108 <xQueueReceive+0x6c>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80041e8:	2000      	movs	r0, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80041ea:	b005      	add	sp, #20
 80041ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80041ee:	bf00      	nop
 80041f0:	e000ed04 	.word	0xe000ed04

080041f4 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80041f4:	2300      	movs	r3, #0
 80041f6:	e00b      	b.n	8004210 <vQueueAddToRegistry+0x1c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80041f8:	4a07      	ldr	r2, [pc, #28]	; (8004218 <vQueueAddToRegistry+0x24>)
 80041fa:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80041fe:	b932      	cbnz	r2, 800420e <vQueueAddToRegistry+0x1a>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004200:	4a05      	ldr	r2, [pc, #20]	; (8004218 <vQueueAddToRegistry+0x24>)
 8004202:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004206:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800420a:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800420c:	4770      	bx	lr
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800420e:	3301      	adds	r3, #1
 8004210:	2b07      	cmp	r3, #7
 8004212:	d9f1      	bls.n	80041f8 <vQueueAddToRegistry+0x4>
 8004214:	4770      	bx	lr
 8004216:	bf00      	nop
 8004218:	20006788 	.word	0x20006788

0800421c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800421c:	b570      	push	{r4, r5, r6, lr}
 800421e:	4604      	mov	r4, r0
 8004220:	460d      	mov	r5, r1
 8004222:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004224:	f001 fa86 	bl	8005734 <vPortEnterCritical>
 8004228:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800422c:	b25b      	sxtb	r3, r3
 800422e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004232:	d102      	bne.n	800423a <vQueueWaitForMessageRestricted+0x1e>
 8004234:	2300      	movs	r3, #0
 8004236:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800423a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800423e:	b25b      	sxtb	r3, r3
 8004240:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004244:	d102      	bne.n	800424c <vQueueWaitForMessageRestricted+0x30>
 8004246:	2300      	movs	r3, #0
 8004248:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800424c:	f001 fa94 	bl	8005778 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004250:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004252:	b92b      	cbnz	r3, 8004260 <vQueueWaitForMessageRestricted+0x44>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004254:	4632      	mov	r2, r6
 8004256:	4629      	mov	r1, r5
 8004258:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800425c:	f000 fbe6 	bl	8004a2c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004260:	4620      	mov	r0, r4
 8004262:	f7ff fd05 	bl	8003c70 <prvUnlockQueue>
 8004266:	bd70      	pop	{r4, r5, r6, pc}

08004268 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004268:	4b0a      	ldr	r3, [pc, #40]	; (8004294 <prvResetNextTaskUnblockTime+0x2c>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	b90b      	cbnz	r3, 8004274 <prvResetNextTaskUnblockTime+0xc>
 8004270:	2301      	movs	r3, #1
 8004272:	e000      	b.n	8004276 <prvResetNextTaskUnblockTime+0xe>
 8004274:	2300      	movs	r3, #0
 8004276:	b123      	cbz	r3, 8004282 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004278:	f04f 32ff 	mov.w	r2, #4294967295
 800427c:	4b06      	ldr	r3, [pc, #24]	; (8004298 <prvResetNextTaskUnblockTime+0x30>)
 800427e:	601a      	str	r2, [r3, #0]
 8004280:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004282:	4b04      	ldr	r3, [pc, #16]	; (8004294 <prvResetNextTaskUnblockTime+0x2c>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	68db      	ldr	r3, [r3, #12]
 8004288:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800428a:	685a      	ldr	r2, [r3, #4]
 800428c:	4b02      	ldr	r3, [pc, #8]	; (8004298 <prvResetNextTaskUnblockTime+0x30>)
 800428e:	601a      	str	r2, [r3, #0]
 8004290:	4770      	bx	lr
 8004292:	bf00      	nop
 8004294:	200003a4 	.word	0x200003a4
 8004298:	20000854 	.word	0x20000854

0800429c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800429c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042a0:	4681      	mov	r9, r0
 80042a2:	460d      	mov	r5, r1
 80042a4:	4617      	mov	r7, r2
 80042a6:	469a      	mov	sl, r3
 80042a8:	9e08      	ldr	r6, [sp, #32]
 80042aa:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 80042ae:	9c0a      	ldr	r4, [sp, #40]	; 0x28

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80042b0:	0092      	lsls	r2, r2, #2
 80042b2:	21a5      	movs	r1, #165	; 0xa5
 80042b4:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80042b6:	f004 faa6 	bl	8008806 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80042ba:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80042bc:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
 80042c0:	3a01      	subs	r2, #1
 80042c2:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80042c6:	f027 0707 	bic.w	r7, r7, #7
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80042ca:	2300      	movs	r3, #0
 80042cc:	e006      	b.n	80042dc <prvInitialiseNewTask+0x40>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80042ce:	5ce9      	ldrb	r1, [r5, r3]
 80042d0:	18e2      	adds	r2, r4, r3
 80042d2:	f882 1034 	strb.w	r1, [r2, #52]	; 0x34

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80042d6:	5cea      	ldrb	r2, [r5, r3]
 80042d8:	b112      	cbz	r2, 80042e0 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80042da:	3301      	adds	r3, #1
 80042dc:	2b0f      	cmp	r3, #15
 80042de:	d9f6      	bls.n	80042ce <prvInitialiseNewTask+0x32>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80042e0:	2300      	movs	r3, #0
 80042e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80042e6:	2e37      	cmp	r6, #55	; 0x37
 80042e8:	d900      	bls.n	80042ec <prvInitialiseNewTask+0x50>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80042ea:	2637      	movs	r6, #55	; 0x37
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80042ec:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80042ee:	64e6      	str	r6, [r4, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80042f0:	2500      	movs	r5, #0
 80042f2:	6525      	str	r5, [r4, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80042f4:	1d20      	adds	r0, r4, #4
 80042f6:	f7ff fc11 	bl	8003b1c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80042fa:	f104 0018 	add.w	r0, r4, #24
 80042fe:	f7ff fc0d 	bl	8003b1c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004302:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004304:	f1c6 0638 	rsb	r6, r6, #56	; 0x38
 8004308:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800430a:	6264      	str	r4, [r4, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800430c:	6565      	str	r5, [r4, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800430e:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004312:	4652      	mov	r2, sl
 8004314:	4649      	mov	r1, r9
 8004316:	4638      	mov	r0, r7
 8004318:	f001 f9de 	bl	80056d8 <pxPortInitialiseStack>
 800431c:	6020      	str	r0, [r4, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800431e:	f1b8 0f00 	cmp.w	r8, #0
 8004322:	d001      	beq.n	8004328 <prvInitialiseNewTask+0x8c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004324:	f8c8 4000 	str.w	r4, [r8]
 8004328:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800432c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800432c:	b538      	push	{r3, r4, r5, lr}
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800432e:	2400      	movs	r4, #0
 8004330:	e007      	b.n	8004342 <prvInitialiseTaskLists+0x16>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004332:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8004336:	0093      	lsls	r3, r2, #2
 8004338:	480e      	ldr	r0, [pc, #56]	; (8004374 <prvInitialiseTaskLists+0x48>)
 800433a:	4418      	add	r0, r3
 800433c:	f7ff fbe2 	bl	8003b04 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004340:	3401      	adds	r4, #1
 8004342:	2c37      	cmp	r4, #55	; 0x37
 8004344:	d9f5      	bls.n	8004332 <prvInitialiseTaskLists+0x6>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 8004346:	4d0c      	ldr	r5, [pc, #48]	; (8004378 <prvInitialiseTaskLists+0x4c>)
 8004348:	4628      	mov	r0, r5
 800434a:	f7ff fbdb 	bl	8003b04 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800434e:	4c0b      	ldr	r4, [pc, #44]	; (800437c <prvInitialiseTaskLists+0x50>)
 8004350:	4620      	mov	r0, r4
 8004352:	f7ff fbd7 	bl	8003b04 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004356:	480a      	ldr	r0, [pc, #40]	; (8004380 <prvInitialiseTaskLists+0x54>)
 8004358:	f7ff fbd4 	bl	8003b04 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800435c:	4809      	ldr	r0, [pc, #36]	; (8004384 <prvInitialiseTaskLists+0x58>)
 800435e:	f7ff fbd1 	bl	8003b04 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004362:	4809      	ldr	r0, [pc, #36]	; (8004388 <prvInitialiseTaskLists+0x5c>)
 8004364:	f7ff fbce 	bl	8003b04 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004368:	4b08      	ldr	r3, [pc, #32]	; (800438c <prvInitialiseTaskLists+0x60>)
 800436a:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800436c:	4b08      	ldr	r3, [pc, #32]	; (8004390 <prvInitialiseTaskLists+0x64>)
 800436e:	601c      	str	r4, [r3, #0]
 8004370:	bd38      	pop	{r3, r4, r5, pc}
 8004372:	bf00      	nop
 8004374:	200003c8 	.word	0x200003c8
 8004378:	2000085c 	.word	0x2000085c
 800437c:	20000870 	.word	0x20000870
 8004380:	20000838 	.word	0x20000838
 8004384:	200003ac 	.word	0x200003ac
 8004388:	20000884 	.word	0x20000884
 800438c:	200003a4 	.word	0x200003a4
 8004390:	200003c0 	.word	0x200003c0

08004394 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004394:	b510      	push	{r4, lr}
 8004396:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004398:	f001 f9cc 	bl	8005734 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800439c:	4a20      	ldr	r2, [pc, #128]	; (8004420 <prvAddNewTaskToReadyList+0x8c>)
 800439e:	6813      	ldr	r3, [r2, #0]
 80043a0:	3301      	adds	r3, #1
 80043a2:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80043a4:	4b1f      	ldr	r3, [pc, #124]	; (8004424 <prvAddNewTaskToReadyList+0x90>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	b93b      	cbnz	r3, 80043ba <prvAddNewTaskToReadyList+0x26>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80043aa:	4b1e      	ldr	r3, [pc, #120]	; (8004424 <prvAddNewTaskToReadyList+0x90>)
 80043ac:	601c      	str	r4, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80043ae:	6813      	ldr	r3, [r2, #0]
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d10d      	bne.n	80043d0 <prvAddNewTaskToReadyList+0x3c>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80043b4:	f7ff ffba 	bl	800432c <prvInitialiseTaskLists>
 80043b8:	e00a      	b.n	80043d0 <prvAddNewTaskToReadyList+0x3c>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80043ba:	4b1b      	ldr	r3, [pc, #108]	; (8004428 <prvAddNewTaskToReadyList+0x94>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	b93b      	cbnz	r3, 80043d0 <prvAddNewTaskToReadyList+0x3c>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80043c0:	4b18      	ldr	r3, [pc, #96]	; (8004424 <prvAddNewTaskToReadyList+0x90>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043c6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d801      	bhi.n	80043d0 <prvAddNewTaskToReadyList+0x3c>
				{
					pxCurrentTCB = pxNewTCB;
 80043cc:	4b15      	ldr	r3, [pc, #84]	; (8004424 <prvAddNewTaskToReadyList+0x90>)
 80043ce:	601c      	str	r4, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80043d0:	4a16      	ldr	r2, [pc, #88]	; (800442c <prvAddNewTaskToReadyList+0x98>)
 80043d2:	6813      	ldr	r3, [r2, #0]
 80043d4:	3301      	adds	r3, #1
 80043d6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80043d8:	6463      	str	r3, [r4, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80043da:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80043dc:	4a14      	ldr	r2, [pc, #80]	; (8004430 <prvAddNewTaskToReadyList+0x9c>)
 80043de:	6812      	ldr	r2, [r2, #0]
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d901      	bls.n	80043e8 <prvAddNewTaskToReadyList+0x54>
 80043e4:	4a12      	ldr	r2, [pc, #72]	; (8004430 <prvAddNewTaskToReadyList+0x9c>)
 80043e6:	6013      	str	r3, [r2, #0]
 80043e8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80043ec:	009a      	lsls	r2, r3, #2
 80043ee:	1d21      	adds	r1, r4, #4
 80043f0:	4810      	ldr	r0, [pc, #64]	; (8004434 <prvAddNewTaskToReadyList+0xa0>)
 80043f2:	4410      	add	r0, r2
 80043f4:	f7ff fb96 	bl	8003b24 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80043f8:	f001 f9be 	bl	8005778 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80043fc:	4b0a      	ldr	r3, [pc, #40]	; (8004428 <prvAddNewTaskToReadyList+0x94>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	b16b      	cbz	r3, 800441e <prvAddNewTaskToReadyList+0x8a>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004402:	4b08      	ldr	r3, [pc, #32]	; (8004424 <prvAddNewTaskToReadyList+0x90>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004408:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800440a:	429a      	cmp	r2, r3
 800440c:	d207      	bcs.n	800441e <prvAddNewTaskToReadyList+0x8a>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800440e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004412:	4b09      	ldr	r3, [pc, #36]	; (8004438 <prvAddNewTaskToReadyList+0xa4>)
 8004414:	601a      	str	r2, [r3, #0]
 8004416:	f3bf 8f4f 	dsb	sy
 800441a:	f3bf 8f6f 	isb	sy
 800441e:	bd10      	pop	{r4, pc}
 8004420:	20000830 	.word	0x20000830
 8004424:	20000834 	.word	0x20000834
 8004428:	200003a8 	.word	0x200003a8
 800442c:	20000858 	.word	0x20000858
 8004430:	20000898 	.word	0x20000898
 8004434:	200003c8 	.word	0x200003c8
 8004438:	e000ed04 	.word	0xe000ed04

0800443c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800443c:	b510      	push	{r4, lr}
 800443e:	4604      	mov	r4, r0
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004440:	f890 3059 	ldrb.w	r3, [r0, #89]	; 0x59
 8004444:	b933      	cbnz	r3, 8004454 <prvDeleteTCB+0x18>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004446:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8004448:	f001 f8cc 	bl	80055e4 <vPortFree>
				vPortFree( pxTCB );
 800444c:	4620      	mov	r0, r4
 800444e:	f001 f8c9 	bl	80055e4 <vPortFree>
 8004452:	bd10      	pop	{r4, pc}
			}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004454:	2b01      	cmp	r3, #1
 8004456:	d102      	bne.n	800445e <prvDeleteTCB+0x22>
			{
				/* Only the stack was statically allocated, so the TCB is the
				only memory that must be freed. */
				vPortFree( pxTCB );
 8004458:	f001 f8c4 	bl	80055e4 <vPortFree>
 800445c:	bd10      	pop	{r4, pc}
			}
			else
			{
				/* Neither the stack nor the TCB were allocated dynamically, so
				nothing needs to be freed. */
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800445e:	2b02      	cmp	r3, #2
 8004460:	d008      	beq.n	8004474 <prvDeleteTCB+0x38>
 8004462:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004466:	f383 8811 	msr	BASEPRI, r3
 800446a:	f3bf 8f6f 	isb	sy
 800446e:	f3bf 8f4f 	dsb	sy
 8004472:	e7fe      	b.n	8004472 <prvDeleteTCB+0x36>
 8004474:	bd10      	pop	{r4, pc}
 8004476:	bf00      	nop

08004478 <prvCheckTasksWaitingTermination>:
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
}
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004478:	b510      	push	{r4, lr}
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800447a:	e014      	b.n	80044a6 <prvCheckTasksWaitingTermination+0x2e>
		{
			taskENTER_CRITICAL();
 800447c:	f001 f95a 	bl	8005734 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004480:	4b0b      	ldr	r3, [pc, #44]	; (80044b0 <prvCheckTasksWaitingTermination+0x38>)
 8004482:	68db      	ldr	r3, [r3, #12]
 8004484:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004486:	1d20      	adds	r0, r4, #4
 8004488:	f7ff fb72 	bl	8003b70 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800448c:	4a09      	ldr	r2, [pc, #36]	; (80044b4 <prvCheckTasksWaitingTermination+0x3c>)
 800448e:	6813      	ldr	r3, [r2, #0]
 8004490:	3b01      	subs	r3, #1
 8004492:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004494:	4a08      	ldr	r2, [pc, #32]	; (80044b8 <prvCheckTasksWaitingTermination+0x40>)
 8004496:	6813      	ldr	r3, [r2, #0]
 8004498:	3b01      	subs	r3, #1
 800449a:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800449c:	f001 f96c 	bl	8005778 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80044a0:	4620      	mov	r0, r4
 80044a2:	f7ff ffcb 	bl	800443c <prvDeleteTCB>
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80044a6:	4b04      	ldr	r3, [pc, #16]	; (80044b8 <prvCheckTasksWaitingTermination+0x40>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d1e6      	bne.n	800447c <prvCheckTasksWaitingTermination+0x4>

			prvDeleteTCB( pxTCB );
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80044ae:	bd10      	pop	{r4, pc}
 80044b0:	200003ac 	.word	0x200003ac
 80044b4:	20000830 	.word	0x20000830
 80044b8:	2000082c 	.word	0x2000082c

080044bc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80044bc:	b508      	push	{r3, lr}

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80044be:	f7ff ffdb 	bl	8004478 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80044c2:	4b06      	ldr	r3, [pc, #24]	; (80044dc <prvIdleTask+0x20>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	2b01      	cmp	r3, #1
 80044c8:	d9f9      	bls.n	80044be <prvIdleTask+0x2>
			{
				taskYIELD();
 80044ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044ce:	4b04      	ldr	r3, [pc, #16]	; (80044e0 <prvIdleTask+0x24>)
 80044d0:	601a      	str	r2, [r3, #0]
 80044d2:	f3bf 8f4f 	dsb	sy
 80044d6:	f3bf 8f6f 	isb	sy
 80044da:	e7f0      	b.n	80044be <prvIdleTask+0x2>
 80044dc:	200003c8 	.word	0x200003c8
 80044e0:	e000ed04 	.word	0xe000ed04

080044e4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80044e4:	b570      	push	{r4, r5, r6, lr}
 80044e6:	4604      	mov	r4, r0
 80044e8:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80044ea:	4b17      	ldr	r3, [pc, #92]	; (8004548 <prvAddCurrentTaskToDelayedList+0x64>)
 80044ec:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80044ee:	4b17      	ldr	r3, [pc, #92]	; (800454c <prvAddCurrentTaskToDelayedList+0x68>)
 80044f0:	6818      	ldr	r0, [r3, #0]
 80044f2:	3004      	adds	r0, #4
 80044f4:	f7ff fb3c 	bl	8003b70 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80044f8:	f1b4 3fff 	cmp.w	r4, #4294967295
 80044fc:	d107      	bne.n	800450e <prvAddCurrentTaskToDelayedList+0x2a>
 80044fe:	b136      	cbz	r6, 800450e <prvAddCurrentTaskToDelayedList+0x2a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004500:	4b12      	ldr	r3, [pc, #72]	; (800454c <prvAddCurrentTaskToDelayedList+0x68>)
 8004502:	6819      	ldr	r1, [r3, #0]
 8004504:	3104      	adds	r1, #4
 8004506:	4812      	ldr	r0, [pc, #72]	; (8004550 <prvAddCurrentTaskToDelayedList+0x6c>)
 8004508:	f7ff fb0c 	bl	8003b24 <vListInsertEnd>
 800450c:	bd70      	pop	{r4, r5, r6, pc}
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 800450e:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004510:	4b0e      	ldr	r3, [pc, #56]	; (800454c <prvAddCurrentTaskToDelayedList+0x68>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8004516:	42a5      	cmp	r5, r4
 8004518:	d907      	bls.n	800452a <prvAddCurrentTaskToDelayedList+0x46>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800451a:	4b0e      	ldr	r3, [pc, #56]	; (8004554 <prvAddCurrentTaskToDelayedList+0x70>)
 800451c:	6818      	ldr	r0, [r3, #0]
 800451e:	4b0b      	ldr	r3, [pc, #44]	; (800454c <prvAddCurrentTaskToDelayedList+0x68>)
 8004520:	6819      	ldr	r1, [r3, #0]
 8004522:	3104      	adds	r1, #4
 8004524:	f7ff fb0a 	bl	8003b3c <vListInsert>
 8004528:	bd70      	pop	{r4, r5, r6, pc}
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800452a:	4b0b      	ldr	r3, [pc, #44]	; (8004558 <prvAddCurrentTaskToDelayedList+0x74>)
 800452c:	6818      	ldr	r0, [r3, #0]
 800452e:	4b07      	ldr	r3, [pc, #28]	; (800454c <prvAddCurrentTaskToDelayedList+0x68>)
 8004530:	6819      	ldr	r1, [r3, #0]
 8004532:	3104      	adds	r1, #4
 8004534:	f7ff fb02 	bl	8003b3c <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 8004538:	4b08      	ldr	r3, [pc, #32]	; (800455c <prvAddCurrentTaskToDelayedList+0x78>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	429c      	cmp	r4, r3
 800453e:	d201      	bcs.n	8004544 <prvAddCurrentTaskToDelayedList+0x60>
				{
					xNextTaskUnblockTime = xTimeToWake;
 8004540:	4b06      	ldr	r3, [pc, #24]	; (800455c <prvAddCurrentTaskToDelayedList+0x78>)
 8004542:	601c      	str	r4, [r3, #0]
 8004544:	bd70      	pop	{r4, r5, r6, pc}
 8004546:	bf00      	nop
 8004548:	20000850 	.word	0x20000850
 800454c:	20000834 	.word	0x20000834
 8004550:	20000884 	.word	0x20000884
 8004554:	200003c0 	.word	0x200003c0
 8004558:	200003a4 	.word	0x200003a4
 800455c:	20000854 	.word	0x20000854

08004560 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004560:	b570      	push	{r4, r5, r6, lr}
 8004562:	b086      	sub	sp, #24
 8004564:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8004566:	9c0c      	ldr	r4, [sp, #48]	; 0x30
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004568:	b945      	cbnz	r5, 800457c <xTaskCreateStatic+0x1c>
 800456a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800456e:	f383 8811 	msr	BASEPRI, r3
 8004572:	f3bf 8f6f 	isb	sy
 8004576:	f3bf 8f4f 	dsb	sy
 800457a:	e7fe      	b.n	800457a <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
 800457c:	b944      	cbnz	r4, 8004590 <xTaskCreateStatic+0x30>
 800457e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004582:	f383 8811 	msr	BASEPRI, r3
 8004586:	f3bf 8f6f 	isb	sy
 800458a:	f3bf 8f4f 	dsb	sy
 800458e:	e7fe      	b.n	800458e <xTaskCreateStatic+0x2e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004590:	265c      	movs	r6, #92	; 0x5c
 8004592:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004594:	9e04      	ldr	r6, [sp, #16]
 8004596:	2e5c      	cmp	r6, #92	; 0x5c
 8004598:	d008      	beq.n	80045ac <xTaskCreateStatic+0x4c>
 800459a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800459e:	f383 8811 	msr	BASEPRI, r3
 80045a2:	f3bf 8f6f 	isb	sy
 80045a6:	f3bf 8f4f 	dsb	sy
 80045aa:	e7fe      	b.n	80045aa <xTaskCreateStatic+0x4a>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80045ac:	b18c      	cbz	r4, 80045d2 <xTaskCreateStatic+0x72>
 80045ae:	b185      	cbz	r5, 80045d2 <xTaskCreateStatic+0x72>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80045b0:	6325      	str	r5, [r4, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80045b2:	2502      	movs	r5, #2
 80045b4:	f884 5059 	strb.w	r5, [r4, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80045b8:	2500      	movs	r5, #0
 80045ba:	9503      	str	r5, [sp, #12]
 80045bc:	9402      	str	r4, [sp, #8]
 80045be:	ad05      	add	r5, sp, #20
 80045c0:	9501      	str	r5, [sp, #4]
 80045c2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80045c4:	9500      	str	r5, [sp, #0]
 80045c6:	f7ff fe69 	bl	800429c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80045ca:	4620      	mov	r0, r4
 80045cc:	f7ff fee2 	bl	8004394 <prvAddNewTaskToReadyList>
 80045d0:	e001      	b.n	80045d6 <xTaskCreateStatic+0x76>
		}
		else
		{
			xReturn = NULL;
 80045d2:	2300      	movs	r3, #0
 80045d4:	9305      	str	r3, [sp, #20]
		}

		return xReturn;
	}
 80045d6:	9805      	ldr	r0, [sp, #20]
 80045d8:	b006      	add	sp, #24
 80045da:	bd70      	pop	{r4, r5, r6, pc}

080045dc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80045dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80045e0:	b085      	sub	sp, #20
 80045e2:	4606      	mov	r6, r0
 80045e4:	460f      	mov	r7, r1
 80045e6:	4615      	mov	r5, r2
 80045e8:	4698      	mov	r8, r3
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80045ea:	0090      	lsls	r0, r2, #2
 80045ec:	f000 ff78 	bl	80054e0 <pvPortMalloc>

			if( pxStack != NULL )
 80045f0:	b160      	cbz	r0, 800460c <xTaskCreate+0x30>
 80045f2:	4681      	mov	r9, r0
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80045f4:	205c      	movs	r0, #92	; 0x5c
 80045f6:	f000 ff73 	bl	80054e0 <pvPortMalloc>

				if( pxNewTCB != NULL )
 80045fa:	4604      	mov	r4, r0
 80045fc:	b110      	cbz	r0, 8004604 <xTaskCreate+0x28>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80045fe:	f8c0 9030 	str.w	r9, [r0, #48]	; 0x30
 8004602:	e004      	b.n	800460e <xTaskCreate+0x32>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004604:	4648      	mov	r0, r9
 8004606:	f000 ffed 	bl	80055e4 <vPortFree>
 800460a:	e000      	b.n	800460e <xTaskCreate+0x32>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800460c:	2400      	movs	r4, #0
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800460e:	b19c      	cbz	r4, 8004638 <xTaskCreate+0x5c>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004610:	2300      	movs	r3, #0
 8004612:	f884 3059 	strb.w	r3, [r4, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004616:	9303      	str	r3, [sp, #12]
 8004618:	9402      	str	r4, [sp, #8]
 800461a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800461c:	9301      	str	r3, [sp, #4]
 800461e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004620:	9300      	str	r3, [sp, #0]
 8004622:	4643      	mov	r3, r8
 8004624:	462a      	mov	r2, r5
 8004626:	4639      	mov	r1, r7
 8004628:	4630      	mov	r0, r6
 800462a:	f7ff fe37 	bl	800429c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800462e:	4620      	mov	r0, r4
 8004630:	f7ff feb0 	bl	8004394 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004634:	2001      	movs	r0, #1
 8004636:	e001      	b.n	800463c <xTaskCreate+0x60>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004638:	f04f 30ff 	mov.w	r0, #4294967295
		}

		return xReturn;
	}
 800463c:	b005      	add	sp, #20
 800463e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004642:	bf00      	nop

08004644 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004644:	b510      	push	{r4, lr}
 8004646:	b088      	sub	sp, #32
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004648:	2400      	movs	r4, #0
 800464a:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800464c:	9406      	str	r4, [sp, #24]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800464e:	aa07      	add	r2, sp, #28
 8004650:	a906      	add	r1, sp, #24
 8004652:	a805      	add	r0, sp, #20
 8004654:	f000 fece 	bl	80053f4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004658:	9b05      	ldr	r3, [sp, #20]
 800465a:	9302      	str	r3, [sp, #8]
 800465c:	9b06      	ldr	r3, [sp, #24]
 800465e:	9301      	str	r3, [sp, #4]
 8004660:	9400      	str	r4, [sp, #0]
 8004662:	4623      	mov	r3, r4
 8004664:	9a07      	ldr	r2, [sp, #28]
 8004666:	4918      	ldr	r1, [pc, #96]	; (80046c8 <vTaskStartScheduler+0x84>)
 8004668:	4818      	ldr	r0, [pc, #96]	; (80046cc <vTaskStartScheduler+0x88>)
 800466a:	f7ff ff79 	bl	8004560 <xTaskCreateStatic>
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800466e:	b108      	cbz	r0, 8004674 <vTaskStartScheduler+0x30>
		{
			xReturn = pdPASS;
 8004670:	2001      	movs	r0, #1
 8004672:	e000      	b.n	8004676 <vTaskStartScheduler+0x32>
		}
		else
		{
			xReturn = pdFAIL;
 8004674:	2000      	movs	r0, #0
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004676:	2801      	cmp	r0, #1
 8004678:	d101      	bne.n	800467e <vTaskStartScheduler+0x3a>
		{
			xReturn = xTimerCreateTimerTask();
 800467a:	f000 fc61 	bl	8004f40 <xTimerCreateTimerTask>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800467e:	2801      	cmp	r0, #1
 8004680:	d114      	bne.n	80046ac <vTaskStartScheduler+0x68>
 8004682:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004686:	f383 8811 	msr	BASEPRI, r3
 800468a:	f3bf 8f6f 	isb	sy
 800468e:	f3bf 8f4f 	dsb	sy
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004692:	f04f 32ff 	mov.w	r2, #4294967295
 8004696:	4b0e      	ldr	r3, [pc, #56]	; (80046d0 <vTaskStartScheduler+0x8c>)
 8004698:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800469a:	2201      	movs	r2, #1
 800469c:	4b0d      	ldr	r3, [pc, #52]	; (80046d4 <vTaskStartScheduler+0x90>)
 800469e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80046a0:	2200      	movs	r2, #0
 80046a2:	4b0d      	ldr	r3, [pc, #52]	; (80046d8 <vTaskStartScheduler+0x94>)
 80046a4:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80046a6:	f001 f8e7 	bl	8005878 <xPortStartScheduler>
 80046aa:	e00b      	b.n	80046c4 <vTaskStartScheduler+0x80>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80046ac:	f1b0 3fff 	cmp.w	r0, #4294967295
 80046b0:	d108      	bne.n	80046c4 <vTaskStartScheduler+0x80>
 80046b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046b6:	f383 8811 	msr	BASEPRI, r3
 80046ba:	f3bf 8f6f 	isb	sy
 80046be:	f3bf 8f4f 	dsb	sy
 80046c2:	e7fe      	b.n	80046c2 <vTaskStartScheduler+0x7e>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80046c4:	b008      	add	sp, #32
 80046c6:	bd10      	pop	{r4, pc}
 80046c8:	08009dbc 	.word	0x08009dbc
 80046cc:	080044bd 	.word	0x080044bd
 80046d0:	20000854 	.word	0x20000854
 80046d4:	200003a8 	.word	0x200003a8
 80046d8:	20000850 	.word	0x20000850

080046dc <vTaskSuspendAll>:
{
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80046dc:	4a02      	ldr	r2, [pc, #8]	; (80046e8 <vTaskSuspendAll+0xc>)
 80046de:	6813      	ldr	r3, [r2, #0]
 80046e0:	3301      	adds	r3, #1
 80046e2:	6013      	str	r3, [r2, #0]
 80046e4:	4770      	bx	lr
 80046e6:	bf00      	nop
 80046e8:	20000828 	.word	0x20000828

080046ec <xTaskGetTickCount>:
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80046ec:	4b01      	ldr	r3, [pc, #4]	; (80046f4 <xTaskGetTickCount+0x8>)
 80046ee:	6818      	ldr	r0, [r3, #0]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
}
 80046f0:	4770      	bx	lr
 80046f2:	bf00      	nop
 80046f4:	20000850 	.word	0x20000850

080046f8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80046f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80046fa:	4b3d      	ldr	r3, [pc, #244]	; (80047f0 <xTaskIncrementTick+0xf8>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d168      	bne.n	80047d4 <xTaskIncrementTick+0xdc>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004702:	4b3c      	ldr	r3, [pc, #240]	; (80047f4 <xTaskIncrementTick+0xfc>)
 8004704:	681d      	ldr	r5, [r3, #0]
 8004706:	3501      	adds	r5, #1

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004708:	601d      	str	r5, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800470a:	b9c5      	cbnz	r5, 800473e <xTaskIncrementTick+0x46>
		{
			taskSWITCH_DELAYED_LISTS();
 800470c:	4b3a      	ldr	r3, [pc, #232]	; (80047f8 <xTaskIncrementTick+0x100>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	b143      	cbz	r3, 8004726 <xTaskIncrementTick+0x2e>
 8004714:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004718:	f383 8811 	msr	BASEPRI, r3
 800471c:	f3bf 8f6f 	isb	sy
 8004720:	f3bf 8f4f 	dsb	sy
 8004724:	e7fe      	b.n	8004724 <xTaskIncrementTick+0x2c>
 8004726:	4a34      	ldr	r2, [pc, #208]	; (80047f8 <xTaskIncrementTick+0x100>)
 8004728:	6811      	ldr	r1, [r2, #0]
 800472a:	4b34      	ldr	r3, [pc, #208]	; (80047fc <xTaskIncrementTick+0x104>)
 800472c:	6818      	ldr	r0, [r3, #0]
 800472e:	6010      	str	r0, [r2, #0]
 8004730:	6019      	str	r1, [r3, #0]
 8004732:	4a33      	ldr	r2, [pc, #204]	; (8004800 <xTaskIncrementTick+0x108>)
 8004734:	6813      	ldr	r3, [r2, #0]
 8004736:	3301      	adds	r3, #1
 8004738:	6013      	str	r3, [r2, #0]
 800473a:	f7ff fd95 	bl	8004268 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800473e:	4b31      	ldr	r3, [pc, #196]	; (8004804 <xTaskIncrementTick+0x10c>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	429d      	cmp	r5, r3
 8004744:	d203      	bcs.n	800474e <xTaskIncrementTick+0x56>

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004746:	2400      	movs	r4, #0
 8004748:	e039      	b.n	80047be <xTaskIncrementTick+0xc6>
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
						{
							xSwitchRequired = pdTRUE;
 800474a:	2401      	movs	r4, #1
 800474c:	e000      	b.n	8004750 <xTaskIncrementTick+0x58>
 800474e:	2400      	movs	r4, #0
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004750:	4b29      	ldr	r3, [pc, #164]	; (80047f8 <xTaskIncrementTick+0x100>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	b90b      	cbnz	r3, 800475c <xTaskIncrementTick+0x64>
 8004758:	2301      	movs	r3, #1
 800475a:	e000      	b.n	800475e <xTaskIncrementTick+0x66>
 800475c:	2300      	movs	r3, #0
 800475e:	b123      	cbz	r3, 800476a <xTaskIncrementTick+0x72>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004760:	f04f 32ff 	mov.w	r2, #4294967295
 8004764:	4b27      	ldr	r3, [pc, #156]	; (8004804 <xTaskIncrementTick+0x10c>)
 8004766:	601a      	str	r2, [r3, #0]
					break;
 8004768:	e029      	b.n	80047be <xTaskIncrementTick+0xc6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800476a:	4b23      	ldr	r3, [pc, #140]	; (80047f8 <xTaskIncrementTick+0x100>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	68db      	ldr	r3, [r3, #12]
 8004770:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004772:	6873      	ldr	r3, [r6, #4]

					if( xConstTickCount < xItemValue )
 8004774:	429d      	cmp	r5, r3
 8004776:	d202      	bcs.n	800477e <xTaskIncrementTick+0x86>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004778:	4a22      	ldr	r2, [pc, #136]	; (8004804 <xTaskIncrementTick+0x10c>)
 800477a:	6013      	str	r3, [r2, #0]
						break;
 800477c:	e01f      	b.n	80047be <xTaskIncrementTick+0xc6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800477e:	1d37      	adds	r7, r6, #4
 8004780:	4638      	mov	r0, r7
 8004782:	f7ff f9f5 	bl	8003b70 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004786:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8004788:	b11b      	cbz	r3, 8004792 <xTaskIncrementTick+0x9a>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800478a:	f106 0018 	add.w	r0, r6, #24
 800478e:	f7ff f9ef 	bl	8003b70 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004792:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8004794:	4a1c      	ldr	r2, [pc, #112]	; (8004808 <xTaskIncrementTick+0x110>)
 8004796:	6812      	ldr	r2, [r2, #0]
 8004798:	4293      	cmp	r3, r2
 800479a:	d901      	bls.n	80047a0 <xTaskIncrementTick+0xa8>
 800479c:	4a1a      	ldr	r2, [pc, #104]	; (8004808 <xTaskIncrementTick+0x110>)
 800479e:	6013      	str	r3, [r2, #0]
 80047a0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80047a4:	009a      	lsls	r2, r3, #2
 80047a6:	4639      	mov	r1, r7
 80047a8:	4818      	ldr	r0, [pc, #96]	; (800480c <xTaskIncrementTick+0x114>)
 80047aa:	4410      	add	r0, r2
 80047ac:	f7ff f9ba 	bl	8003b24 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80047b0:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 80047b2:	4b17      	ldr	r3, [pc, #92]	; (8004810 <xTaskIncrementTick+0x118>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047b8:	429a      	cmp	r2, r3
 80047ba:	d2c6      	bcs.n	800474a <xTaskIncrementTick+0x52>
 80047bc:	e7c8      	b.n	8004750 <xTaskIncrementTick+0x58>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80047be:	4b14      	ldr	r3, [pc, #80]	; (8004810 <xTaskIncrementTick+0x118>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047c4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80047c8:	009a      	lsls	r2, r3, #2
 80047ca:	4b10      	ldr	r3, [pc, #64]	; (800480c <xTaskIncrementTick+0x114>)
 80047cc:	589b      	ldr	r3, [r3, r2]
 80047ce:	2b01      	cmp	r3, #1
 80047d0:	d806      	bhi.n	80047e0 <xTaskIncrementTick+0xe8>
 80047d2:	e006      	b.n	80047e2 <xTaskIncrementTick+0xea>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80047d4:	4a0f      	ldr	r2, [pc, #60]	; (8004814 <xTaskIncrementTick+0x11c>)
 80047d6:	6813      	ldr	r3, [r2, #0]
 80047d8:	3301      	adds	r3, #1
 80047da:	6013      	str	r3, [r2, #0]

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80047dc:	2400      	movs	r4, #0
 80047de:	e000      	b.n	80047e2 <xTaskIncrementTick+0xea>
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
			{
				xSwitchRequired = pdTRUE;
 80047e0:	2401      	movs	r4, #1
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80047e2:	4b0d      	ldr	r3, [pc, #52]	; (8004818 <xTaskIncrementTick+0x120>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	b103      	cbz	r3, 80047ea <xTaskIncrementTick+0xf2>
		{
			xSwitchRequired = pdTRUE;
 80047e8:	2401      	movs	r4, #1
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
}
 80047ea:	4620      	mov	r0, r4
 80047ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80047ee:	bf00      	nop
 80047f0:	20000828 	.word	0x20000828
 80047f4:	20000850 	.word	0x20000850
 80047f8:	200003a4 	.word	0x200003a4
 80047fc:	200003c0 	.word	0x200003c0
 8004800:	2000084c 	.word	0x2000084c
 8004804:	20000854 	.word	0x20000854
 8004808:	20000898 	.word	0x20000898
 800480c:	200003c8 	.word	0x200003c8
 8004810:	20000834 	.word	0x20000834
 8004814:	200003c4 	.word	0x200003c4
 8004818:	2000089c 	.word	0x2000089c

0800481c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800481c:	b538      	push	{r3, r4, r5, lr}
TCB_t *pxTCB = NULL;
BaseType_t xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800481e:	4b34      	ldr	r3, [pc, #208]	; (80048f0 <xTaskResumeAll+0xd4>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	b943      	cbnz	r3, 8004836 <xTaskResumeAll+0x1a>
 8004824:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004828:	f383 8811 	msr	BASEPRI, r3
 800482c:	f3bf 8f6f 	isb	sy
 8004830:	f3bf 8f4f 	dsb	sy
 8004834:	e7fe      	b.n	8004834 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004836:	f000 ff7d 	bl	8005734 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800483a:	4b2d      	ldr	r3, [pc, #180]	; (80048f0 <xTaskResumeAll+0xd4>)
 800483c:	681a      	ldr	r2, [r3, #0]
 800483e:	3a01      	subs	r2, #1
 8004840:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d14b      	bne.n	80048e0 <xTaskResumeAll+0xc4>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004848:	4b2a      	ldr	r3, [pc, #168]	; (80048f4 <xTaskResumeAll+0xd8>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	bb2b      	cbnz	r3, 800489a <xTaskResumeAll+0x7e>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB = NULL;
BaseType_t xAlreadyYielded = pdFALSE;
 800484e:	2400      	movs	r4, #0
 8004850:	e049      	b.n	80048e6 <xTaskResumeAll+0xca>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004852:	4b29      	ldr	r3, [pc, #164]	; (80048f8 <xTaskResumeAll+0xdc>)
 8004854:	68db      	ldr	r3, [r3, #12]
 8004856:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004858:	f104 0018 	add.w	r0, r4, #24
 800485c:	f7ff f988 	bl	8003b70 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004860:	1d25      	adds	r5, r4, #4
 8004862:	4628      	mov	r0, r5
 8004864:	f7ff f984 	bl	8003b70 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004868:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800486a:	4a24      	ldr	r2, [pc, #144]	; (80048fc <xTaskResumeAll+0xe0>)
 800486c:	6812      	ldr	r2, [r2, #0]
 800486e:	4293      	cmp	r3, r2
 8004870:	d901      	bls.n	8004876 <xTaskResumeAll+0x5a>
 8004872:	4a22      	ldr	r2, [pc, #136]	; (80048fc <xTaskResumeAll+0xe0>)
 8004874:	6013      	str	r3, [r2, #0]
 8004876:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800487a:	009a      	lsls	r2, r3, #2
 800487c:	4629      	mov	r1, r5
 800487e:	4820      	ldr	r0, [pc, #128]	; (8004900 <xTaskResumeAll+0xe4>)
 8004880:	4410      	add	r0, r2
 8004882:	f7ff f94f 	bl	8003b24 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004886:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004888:	4b1e      	ldr	r3, [pc, #120]	; (8004904 <xTaskResumeAll+0xe8>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800488e:	429a      	cmp	r2, r3
 8004890:	d304      	bcc.n	800489c <xTaskResumeAll+0x80>
					{
						xYieldPending = pdTRUE;
 8004892:	2201      	movs	r2, #1
 8004894:	4b1c      	ldr	r3, [pc, #112]	; (8004908 <xTaskResumeAll+0xec>)
 8004896:	601a      	str	r2, [r3, #0]
 8004898:	e000      	b.n	800489c <xTaskResumeAll+0x80>
 800489a:	2400      	movs	r4, #0
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800489c:	4b16      	ldr	r3, [pc, #88]	; (80048f8 <xTaskResumeAll+0xdc>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d1d6      	bne.n	8004852 <xTaskResumeAll+0x36>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80048a4:	b10c      	cbz	r4, 80048aa <xTaskResumeAll+0x8e>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80048a6:	f7ff fcdf 	bl	8004268 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80048aa:	4b18      	ldr	r3, [pc, #96]	; (800490c <xTaskResumeAll+0xf0>)
 80048ac:	681c      	ldr	r4, [r3, #0]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80048ae:	b154      	cbz	r4, 80048c6 <xTaskResumeAll+0xaa>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80048b0:	f7ff ff22 	bl	80046f8 <xTaskIncrementTick>
 80048b4:	b110      	cbz	r0, 80048bc <xTaskResumeAll+0xa0>
							{
								xYieldPending = pdTRUE;
 80048b6:	2201      	movs	r2, #1
 80048b8:	4b13      	ldr	r3, [pc, #76]	; (8004908 <xTaskResumeAll+0xec>)
 80048ba:	601a      	str	r2, [r3, #0]
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80048bc:	3c01      	subs	r4, #1
 80048be:	d1f7      	bne.n	80048b0 <xTaskResumeAll+0x94>

						uxPendedTicks = 0;
 80048c0:	2200      	movs	r2, #0
 80048c2:	4b12      	ldr	r3, [pc, #72]	; (800490c <xTaskResumeAll+0xf0>)
 80048c4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80048c6:	4b10      	ldr	r3, [pc, #64]	; (8004908 <xTaskResumeAll+0xec>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	b15b      	cbz	r3, 80048e4 <xTaskResumeAll+0xc8>
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80048cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048d0:	4b0f      	ldr	r3, [pc, #60]	; (8004910 <xTaskResumeAll+0xf4>)
 80048d2:	601a      	str	r2, [r3, #0]
 80048d4:	f3bf 8f4f 	dsb	sy
 80048d8:	f3bf 8f6f 	isb	sy

				if( xYieldPending != pdFALSE )
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80048dc:	2401      	movs	r4, #1
 80048de:	e002      	b.n	80048e6 <xTaskResumeAll+0xca>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB = NULL;
BaseType_t xAlreadyYielded = pdFALSE;
 80048e0:	2400      	movs	r4, #0
 80048e2:	e000      	b.n	80048e6 <xTaskResumeAll+0xca>
 80048e4:	2400      	movs	r4, #0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80048e6:	f000 ff47 	bl	8005778 <vPortExitCritical>

	return xAlreadyYielded;
}
 80048ea:	4620      	mov	r0, r4
 80048ec:	bd38      	pop	{r3, r4, r5, pc}
 80048ee:	bf00      	nop
 80048f0:	20000828 	.word	0x20000828
 80048f4:	20000830 	.word	0x20000830
 80048f8:	20000838 	.word	0x20000838
 80048fc:	20000898 	.word	0x20000898
 8004900:	200003c8 	.word	0x200003c8
 8004904:	20000834 	.word	0x20000834
 8004908:	2000089c 	.word	0x2000089c
 800490c:	200003c4 	.word	0x200003c4
 8004910:	e000ed04 	.word	0xe000ed04

08004914 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004914:	b510      	push	{r4, lr}
	BaseType_t xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004916:	b1a8      	cbz	r0, 8004944 <vTaskDelay+0x30>
 8004918:	4604      	mov	r4, r0
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800491a:	4b10      	ldr	r3, [pc, #64]	; (800495c <vTaskDelay+0x48>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	b143      	cbz	r3, 8004932 <vTaskDelay+0x1e>
 8004920:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004924:	f383 8811 	msr	BASEPRI, r3
 8004928:	f3bf 8f6f 	isb	sy
 800492c:	f3bf 8f4f 	dsb	sy
 8004930:	e7fe      	b.n	8004930 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8004932:	f7ff fed3 	bl	80046dc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004936:	2100      	movs	r1, #0
 8004938:	4620      	mov	r0, r4
 800493a:	f7ff fdd3 	bl	80044e4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800493e:	f7ff ff6d 	bl	800481c <xTaskResumeAll>
 8004942:	e000      	b.n	8004946 <vTaskDelay+0x32>

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
	BaseType_t xAlreadyYielded = pdFALSE;
 8004944:	2000      	movs	r0, #0
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004946:	b938      	cbnz	r0, 8004958 <vTaskDelay+0x44>
		{
			portYIELD_WITHIN_API();
 8004948:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800494c:	4b04      	ldr	r3, [pc, #16]	; (8004960 <vTaskDelay+0x4c>)
 800494e:	601a      	str	r2, [r3, #0]
 8004950:	f3bf 8f4f 	dsb	sy
 8004954:	f3bf 8f6f 	isb	sy
 8004958:	bd10      	pop	{r4, pc}
 800495a:	bf00      	nop
 800495c:	20000828 	.word	0x20000828
 8004960:	e000ed04 	.word	0xe000ed04

08004964 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004964:	4b20      	ldr	r3, [pc, #128]	; (80049e8 <vTaskSwitchContext+0x84>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	b11b      	cbz	r3, 8004972 <vTaskSwitchContext+0xe>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800496a:	2201      	movs	r2, #1
 800496c:	4b1f      	ldr	r3, [pc, #124]	; (80049ec <vTaskSwitchContext+0x88>)
 800496e:	601a      	str	r2, [r3, #0]
 8004970:	4770      	bx	lr
	}
	else
	{
		xYieldPending = pdFALSE;
 8004972:	2200      	movs	r2, #0
 8004974:	4b1d      	ldr	r3, [pc, #116]	; (80049ec <vTaskSwitchContext+0x88>)
 8004976:	601a      	str	r2, [r3, #0]
		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004978:	4b1d      	ldr	r3, [pc, #116]	; (80049f0 <vTaskSwitchContext+0x8c>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	e00a      	b.n	8004994 <vTaskSwitchContext+0x30>
 800497e:	b943      	cbnz	r3, 8004992 <vTaskSwitchContext+0x2e>
 8004980:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004984:	f383 8811 	msr	BASEPRI, r3
 8004988:	f3bf 8f6f 	isb	sy
 800498c:	f3bf 8f4f 	dsb	sy
 8004990:	e7fe      	b.n	8004990 <vTaskSwitchContext+0x2c>
 8004992:	3b01      	subs	r3, #1
 8004994:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8004998:	008a      	lsls	r2, r1, #2
 800499a:	4916      	ldr	r1, [pc, #88]	; (80049f4 <vTaskSwitchContext+0x90>)
 800499c:	588a      	ldr	r2, [r1, r2]
 800499e:	2a00      	cmp	r2, #0
 80049a0:	d0ed      	beq.n	800497e <vTaskSwitchContext+0x1a>

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80049a2:	b430      	push	{r4, r5}
		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80049a4:	460d      	mov	r5, r1
 80049a6:	0099      	lsls	r1, r3, #2
 80049a8:	18ca      	adds	r2, r1, r3
 80049aa:	0090      	lsls	r0, r2, #2
 80049ac:	4428      	add	r0, r5
 80049ae:	6842      	ldr	r2, [r0, #4]
 80049b0:	6854      	ldr	r4, [r2, #4]
 80049b2:	6044      	str	r4, [r0, #4]
 80049b4:	4419      	add	r1, r3
 80049b6:	008a      	lsls	r2, r1, #2
 80049b8:	3208      	adds	r2, #8
 80049ba:	442a      	add	r2, r5
 80049bc:	4294      	cmp	r4, r2
 80049be:	d105      	bne.n	80049cc <vTaskSwitchContext+0x68>
 80049c0:	6860      	ldr	r0, [r4, #4]
 80049c2:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80049c6:	008a      	lsls	r2, r1, #2
 80049c8:	442a      	add	r2, r5
 80049ca:	6050      	str	r0, [r2, #4]
 80049cc:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80049d0:	008a      	lsls	r2, r1, #2
 80049d2:	4908      	ldr	r1, [pc, #32]	; (80049f4 <vTaskSwitchContext+0x90>)
 80049d4:	440a      	add	r2, r1
 80049d6:	6852      	ldr	r2, [r2, #4]
 80049d8:	68d1      	ldr	r1, [r2, #12]
 80049da:	4a07      	ldr	r2, [pc, #28]	; (80049f8 <vTaskSwitchContext+0x94>)
 80049dc:	6011      	str	r1, [r2, #0]
 80049de:	4a04      	ldr	r2, [pc, #16]	; (80049f0 <vTaskSwitchContext+0x8c>)
 80049e0:	6013      	str	r3, [r2, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80049e2:	bc30      	pop	{r4, r5}
 80049e4:	4770      	bx	lr
 80049e6:	bf00      	nop
 80049e8:	20000828 	.word	0x20000828
 80049ec:	2000089c 	.word	0x2000089c
 80049f0:	20000898 	.word	0x20000898
 80049f4:	200003c8 	.word	0x200003c8
 80049f8:	20000834 	.word	0x20000834

080049fc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
	configASSERT( pxEventList );
 80049fc:	b940      	cbnz	r0, 8004a10 <vTaskPlaceOnEventList+0x14>
 80049fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a02:	f383 8811 	msr	BASEPRI, r3
 8004a06:	f3bf 8f6f 	isb	sy
 8004a0a:	f3bf 8f4f 	dsb	sy
 8004a0e:	e7fe      	b.n	8004a0e <vTaskPlaceOnEventList+0x12>
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004a10:	b510      	push	{r4, lr}
 8004a12:	460c      	mov	r4, r1

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004a14:	4b04      	ldr	r3, [pc, #16]	; (8004a28 <vTaskPlaceOnEventList+0x2c>)
 8004a16:	6819      	ldr	r1, [r3, #0]
 8004a18:	3118      	adds	r1, #24
 8004a1a:	f7ff f88f 	bl	8003b3c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004a1e:	2101      	movs	r1, #1
 8004a20:	4620      	mov	r0, r4
 8004a22:	f7ff fd5f 	bl	80044e4 <prvAddCurrentTaskToDelayedList>
 8004a26:	bd10      	pop	{r4, pc}
 8004a28:	20000834 	.word	0x20000834

08004a2c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004a2c:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 8004a2e:	b940      	cbnz	r0, 8004a42 <vTaskPlaceOnEventListRestricted+0x16>
 8004a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a34:	f383 8811 	msr	BASEPRI, r3
 8004a38:	f3bf 8f6f 	isb	sy
 8004a3c:	f3bf 8f4f 	dsb	sy
 8004a40:	e7fe      	b.n	8004a40 <vTaskPlaceOnEventListRestricted+0x14>
 8004a42:	460c      	mov	r4, r1
 8004a44:	4615      	mov	r5, r2

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004a46:	4a06      	ldr	r2, [pc, #24]	; (8004a60 <vTaskPlaceOnEventListRestricted+0x34>)
 8004a48:	6811      	ldr	r1, [r2, #0]
 8004a4a:	3118      	adds	r1, #24
 8004a4c:	f7ff f86a 	bl	8003b24 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004a50:	b10d      	cbz	r5, 8004a56 <vTaskPlaceOnEventListRestricted+0x2a>
		{
			xTicksToWait = portMAX_DELAY;
 8004a52:	f04f 34ff 	mov.w	r4, #4294967295
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004a56:	4629      	mov	r1, r5
 8004a58:	4620      	mov	r0, r4
 8004a5a:	f7ff fd43 	bl	80044e4 <prvAddCurrentTaskToDelayedList>
 8004a5e:	bd38      	pop	{r3, r4, r5, pc}
 8004a60:	20000834 	.word	0x20000834

08004a64 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004a64:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8004a66:	68c3      	ldr	r3, [r0, #12]
 8004a68:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8004a6a:	b944      	cbnz	r4, 8004a7e <xTaskRemoveFromEventList+0x1a>
 8004a6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a70:	f383 8811 	msr	BASEPRI, r3
 8004a74:	f3bf 8f6f 	isb	sy
 8004a78:	f3bf 8f4f 	dsb	sy
 8004a7c:	e7fe      	b.n	8004a7c <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004a7e:	f104 0518 	add.w	r5, r4, #24
 8004a82:	4628      	mov	r0, r5
 8004a84:	f7ff f874 	bl	8003b70 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a88:	4b13      	ldr	r3, [pc, #76]	; (8004ad8 <xTaskRemoveFromEventList+0x74>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	b99b      	cbnz	r3, 8004ab6 <xTaskRemoveFromEventList+0x52>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004a8e:	1d25      	adds	r5, r4, #4
 8004a90:	4628      	mov	r0, r5
 8004a92:	f7ff f86d 	bl	8003b70 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004a96:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004a98:	4a10      	ldr	r2, [pc, #64]	; (8004adc <xTaskRemoveFromEventList+0x78>)
 8004a9a:	6812      	ldr	r2, [r2, #0]
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d901      	bls.n	8004aa4 <xTaskRemoveFromEventList+0x40>
 8004aa0:	4a0e      	ldr	r2, [pc, #56]	; (8004adc <xTaskRemoveFromEventList+0x78>)
 8004aa2:	6013      	str	r3, [r2, #0]
 8004aa4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004aa8:	009a      	lsls	r2, r3, #2
 8004aaa:	4629      	mov	r1, r5
 8004aac:	480c      	ldr	r0, [pc, #48]	; (8004ae0 <xTaskRemoveFromEventList+0x7c>)
 8004aae:	4410      	add	r0, r2
 8004ab0:	f7ff f838 	bl	8003b24 <vListInsertEnd>
 8004ab4:	e003      	b.n	8004abe <xTaskRemoveFromEventList+0x5a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004ab6:	4629      	mov	r1, r5
 8004ab8:	480a      	ldr	r0, [pc, #40]	; (8004ae4 <xTaskRemoveFromEventList+0x80>)
 8004aba:	f7ff f833 	bl	8003b24 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004abe:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004ac0:	4b09      	ldr	r3, [pc, #36]	; (8004ae8 <xTaskRemoveFromEventList+0x84>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	d903      	bls.n	8004ad2 <xTaskRemoveFromEventList+0x6e>
		it should force a context switch now. */
		xReturn = pdTRUE;

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004aca:	2001      	movs	r0, #1
 8004acc:	4b07      	ldr	r3, [pc, #28]	; (8004aec <xTaskRemoveFromEventList+0x88>)
 8004ace:	6018      	str	r0, [r3, #0]
 8004ad0:	bd38      	pop	{r3, r4, r5, pc}
	}
	else
	{
		xReturn = pdFALSE;
 8004ad2:	2000      	movs	r0, #0
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
}
 8004ad4:	bd38      	pop	{r3, r4, r5, pc}
 8004ad6:	bf00      	nop
 8004ad8:	20000828 	.word	0x20000828
 8004adc:	20000898 	.word	0x20000898
 8004ae0:	200003c8 	.word	0x200003c8
 8004ae4:	20000838 	.word	0x20000838
 8004ae8:	20000834 	.word	0x20000834
 8004aec:	2000089c 	.word	0x2000089c

08004af0 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004af0:	4b03      	ldr	r3, [pc, #12]	; (8004b00 <vTaskInternalSetTimeOutState+0x10>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004af6:	4b03      	ldr	r3, [pc, #12]	; (8004b04 <vTaskInternalSetTimeOutState+0x14>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	6043      	str	r3, [r0, #4]
 8004afc:	4770      	bx	lr
 8004afe:	bf00      	nop
 8004b00:	2000084c 	.word	0x2000084c
 8004b04:	20000850 	.word	0x20000850

08004b08 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004b0a:	b940      	cbnz	r0, 8004b1e <xTaskCheckForTimeOut+0x16>
 8004b0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b10:	f383 8811 	msr	BASEPRI, r3
 8004b14:	f3bf 8f6f 	isb	sy
 8004b18:	f3bf 8f4f 	dsb	sy
 8004b1c:	e7fe      	b.n	8004b1c <xTaskCheckForTimeOut+0x14>
 8004b1e:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 8004b20:	b941      	cbnz	r1, 8004b34 <xTaskCheckForTimeOut+0x2c>
 8004b22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b26:	f383 8811 	msr	BASEPRI, r3
 8004b2a:	f3bf 8f6f 	isb	sy
 8004b2e:	f3bf 8f4f 	dsb	sy
 8004b32:	e7fe      	b.n	8004b32 <xTaskCheckForTimeOut+0x2a>
 8004b34:	460c      	mov	r4, r1

	taskENTER_CRITICAL();
 8004b36:	f000 fdfd 	bl	8005734 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004b3a:	4b11      	ldr	r3, [pc, #68]	; (8004b80 <xTaskCheckForTimeOut+0x78>)
 8004b3c:	6818      	ldr	r0, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004b3e:	6869      	ldr	r1, [r5, #4]
 8004b40:	1a42      	subs	r2, r0, r1
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004b42:	6823      	ldr	r3, [r4, #0]
 8004b44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b48:	d013      	beq.n	8004b72 <xTaskCheckForTimeOut+0x6a>
				xReturn = pdFALSE;
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004b4a:	682f      	ldr	r7, [r5, #0]
 8004b4c:	4e0d      	ldr	r6, [pc, #52]	; (8004b84 <xTaskCheckForTimeOut+0x7c>)
 8004b4e:	6836      	ldr	r6, [r6, #0]
 8004b50:	42b7      	cmp	r7, r6
 8004b52:	d001      	beq.n	8004b58 <xTaskCheckForTimeOut+0x50>
 8004b54:	4288      	cmp	r0, r1
 8004b56:	d20e      	bcs.n	8004b76 <xTaskCheckForTimeOut+0x6e>
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004b58:	429a      	cmp	r2, r3
 8004b5a:	d206      	bcs.n	8004b6a <xTaskCheckForTimeOut+0x62>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004b5c:	1a9b      	subs	r3, r3, r2
 8004b5e:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004b60:	4628      	mov	r0, r5
 8004b62:	f7ff ffc5 	bl	8004af0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004b66:	2400      	movs	r4, #0
 8004b68:	e006      	b.n	8004b78 <xTaskCheckForTimeOut+0x70>
		}
		else
		{
			*pxTicksToWait = 0;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8004b6e:	2401      	movs	r4, #1
 8004b70:	e002      	b.n	8004b78 <xTaskCheckForTimeOut+0x70>
			if( *pxTicksToWait == portMAX_DELAY )
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004b72:	2400      	movs	r4, #0
 8004b74:	e000      	b.n	8004b78 <xTaskCheckForTimeOut+0x70>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004b76:	2401      	movs	r4, #1
		{
			*pxTicksToWait = 0;
			xReturn = pdTRUE;
		}
	}
	taskEXIT_CRITICAL();
 8004b78:	f000 fdfe 	bl	8005778 <vPortExitCritical>

	return xReturn;
}
 8004b7c:	4620      	mov	r0, r4
 8004b7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b80:	20000850 	.word	0x20000850
 8004b84:	2000084c 	.word	0x2000084c

08004b88 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xYieldPending = pdTRUE;
 8004b88:	2201      	movs	r2, #1
 8004b8a:	4b01      	ldr	r3, [pc, #4]	; (8004b90 <vTaskMissedYield+0x8>)
 8004b8c:	601a      	str	r2, [r3, #0]
 8004b8e:	4770      	bx	lr
 8004b90:	2000089c 	.word	0x2000089c

08004b94 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004b94:	4b05      	ldr	r3, [pc, #20]	; (8004bac <xTaskGetSchedulerState+0x18>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	b123      	cbz	r3, 8004ba4 <xTaskGetSchedulerState+0x10>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004b9a:	4b05      	ldr	r3, [pc, #20]	; (8004bb0 <xTaskGetSchedulerState+0x1c>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	b91b      	cbnz	r3, 8004ba8 <xTaskGetSchedulerState+0x14>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004ba0:	2002      	movs	r0, #2
 8004ba2:	4770      	bx	lr
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004ba4:	2001      	movs	r0, #1
 8004ba6:	4770      	bx	lr
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004ba8:	2000      	movs	r0, #0
			}
		}

		return xReturn;
	}
 8004baa:	4770      	bx	lr
 8004bac:	200003a8 	.word	0x200003a8
 8004bb0:	20000828 	.word	0x20000828

08004bb4 <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
 8004bb4:	2800      	cmp	r0, #0
 8004bb6:	d03a      	beq.n	8004c2e <xTaskPriorityDisinherit+0x7a>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004bb8:	b538      	push	{r3, r4, r5, lr}
 8004bba:	4603      	mov	r3, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004bbc:	4a1f      	ldr	r2, [pc, #124]	; (8004c3c <xTaskPriorityDisinherit+0x88>)
 8004bbe:	6812      	ldr	r2, [r2, #0]
 8004bc0:	4290      	cmp	r0, r2
 8004bc2:	d008      	beq.n	8004bd6 <xTaskPriorityDisinherit+0x22>
 8004bc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bc8:	f383 8811 	msr	BASEPRI, r3
 8004bcc:	f3bf 8f6f 	isb	sy
 8004bd0:	f3bf 8f4f 	dsb	sy
 8004bd4:	e7fe      	b.n	8004bd4 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 8004bd6:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8004bd8:	b942      	cbnz	r2, 8004bec <xTaskPriorityDisinherit+0x38>
 8004bda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bde:	f383 8811 	msr	BASEPRI, r3
 8004be2:	f3bf 8f6f 	isb	sy
 8004be6:	f3bf 8f4f 	dsb	sy
 8004bea:	e7fe      	b.n	8004bea <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
 8004bec:	3a01      	subs	r2, #1
 8004bee:	6502      	str	r2, [r0, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004bf0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8004bf2:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8004bf4:	4288      	cmp	r0, r1
 8004bf6:	d01c      	beq.n	8004c32 <xTaskPriorityDisinherit+0x7e>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004bf8:	b9ea      	cbnz	r2, 8004c36 <xTaskPriorityDisinherit+0x82>
 8004bfa:	461c      	mov	r4, r3
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004bfc:	1d1d      	adds	r5, r3, #4
 8004bfe:	4628      	mov	r0, r5
 8004c00:	f7fe ffb6 	bl	8003b70 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004c04:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004c06:	62e3      	str	r3, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c08:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004c0c:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8004c0e:	4a0c      	ldr	r2, [pc, #48]	; (8004c40 <xTaskPriorityDisinherit+0x8c>)
 8004c10:	6812      	ldr	r2, [r2, #0]
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d901      	bls.n	8004c1a <xTaskPriorityDisinherit+0x66>
 8004c16:	4a0a      	ldr	r2, [pc, #40]	; (8004c40 <xTaskPriorityDisinherit+0x8c>)
 8004c18:	6013      	str	r3, [r2, #0]
 8004c1a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004c1e:	009a      	lsls	r2, r3, #2
 8004c20:	4629      	mov	r1, r5
 8004c22:	4808      	ldr	r0, [pc, #32]	; (8004c44 <xTaskPriorityDisinherit+0x90>)
 8004c24:	4410      	add	r0, r2
 8004c26:	f7fe ff7d 	bl	8003b24 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004c2a:	2001      	movs	r0, #1
 8004c2c:	bd38      	pop	{r3, r4, r5, pc}
#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;
 8004c2e:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
 8004c30:	4770      	bx	lr
#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;
 8004c32:	2000      	movs	r0, #0
 8004c34:	bd38      	pop	{r3, r4, r5, pc}
 8004c36:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
 8004c38:	bd38      	pop	{r3, r4, r5, pc}
 8004c3a:	bf00      	nop
 8004c3c:	20000834 	.word	0x20000834
 8004c40:	20000898 	.word	0x20000898
 8004c44:	200003c8 	.word	0x200003c8

08004c48 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8004c48:	b538      	push	{r3, r4, r5, lr}
 8004c4a:	4605      	mov	r5, r0
 8004c4c:	460c      	mov	r4, r1
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8004c4e:	f000 fd71 	bl	8005734 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8004c52:	4b18      	ldr	r3, [pc, #96]	; (8004cb4 <ulTaskNotifyTake+0x6c>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c58:	b98b      	cbnz	r3, 8004c7e <ulTaskNotifyTake+0x36>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8004c5a:	4b16      	ldr	r3, [pc, #88]	; (8004cb4 <ulTaskNotifyTake+0x6c>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	2201      	movs	r2, #1
 8004c60:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 8004c64:	b15c      	cbz	r4, 8004c7e <ulTaskNotifyTake+0x36>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004c66:	4611      	mov	r1, r2
 8004c68:	4620      	mov	r0, r4
 8004c6a:	f7ff fc3b 	bl	80044e4 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8004c6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c72:	4b11      	ldr	r3, [pc, #68]	; (8004cb8 <ulTaskNotifyTake+0x70>)
 8004c74:	601a      	str	r2, [r3, #0]
 8004c76:	f3bf 8f4f 	dsb	sy
 8004c7a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8004c7e:	f000 fd7b 	bl	8005778 <vPortExitCritical>

		taskENTER_CRITICAL();
 8004c82:	f000 fd57 	bl	8005734 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8004c86:	4b0b      	ldr	r3, [pc, #44]	; (8004cb4 <ulTaskNotifyTake+0x6c>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	6d5c      	ldr	r4, [r3, #84]	; 0x54

			if( ulReturn != 0UL )
 8004c8c:	b14c      	cbz	r4, 8004ca2 <ulTaskNotifyTake+0x5a>
			{
				if( xClearCountOnExit != pdFALSE )
 8004c8e:	b125      	cbz	r5, 8004c9a <ulTaskNotifyTake+0x52>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8004c90:	4b08      	ldr	r3, [pc, #32]	; (8004cb4 <ulTaskNotifyTake+0x6c>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	2200      	movs	r2, #0
 8004c96:	655a      	str	r2, [r3, #84]	; 0x54
 8004c98:	e003      	b.n	8004ca2 <ulTaskNotifyTake+0x5a>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8004c9a:	4b06      	ldr	r3, [pc, #24]	; (8004cb4 <ulTaskNotifyTake+0x6c>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	1e62      	subs	r2, r4, #1
 8004ca0:	655a      	str	r2, [r3, #84]	; 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004ca2:	4b04      	ldr	r3, [pc, #16]	; (8004cb4 <ulTaskNotifyTake+0x6c>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 8004cac:	f000 fd64 	bl	8005778 <vPortExitCritical>

		return ulReturn;
	}
 8004cb0:	4620      	mov	r0, r4
 8004cb2:	bd38      	pop	{r3, r4, r5, pc}
 8004cb4:	20000834 	.word	0x20000834
 8004cb8:	e000ed04 	.word	0xe000ed04

08004cbc <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8004cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8004cbe:	b940      	cbnz	r0, 8004cd2 <xTaskGenericNotify+0x16>
 8004cc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cc4:	f383 8811 	msr	BASEPRI, r3
 8004cc8:	f3bf 8f6f 	isb	sy
 8004ccc:	f3bf 8f4f 	dsb	sy
 8004cd0:	e7fe      	b.n	8004cd0 <xTaskGenericNotify+0x14>
 8004cd2:	4604      	mov	r4, r0
 8004cd4:	461f      	mov	r7, r3
 8004cd6:	4615      	mov	r5, r2
 8004cd8:	460e      	mov	r6, r1
		pxTCB = ( TCB_t * ) xTaskToNotify;

		taskENTER_CRITICAL();
 8004cda:	f000 fd2b 	bl	8005734 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8004cde:	b10f      	cbz	r7, 8004ce4 <xTaskGenericNotify+0x28>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8004ce0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004ce2:	603b      	str	r3, [r7, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8004ce4:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 8004ce8:	b2db      	uxtb	r3, r3

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8004cea:	2202      	movs	r2, #2
 8004cec:	f884 2058 	strb.w	r2, [r4, #88]	; 0x58

			switch( eAction )
 8004cf0:	1e6a      	subs	r2, r5, #1
 8004cf2:	2a03      	cmp	r2, #3
 8004cf4:	d815      	bhi.n	8004d22 <xTaskGenericNotify+0x66>
 8004cf6:	e8df f002 	tbb	[pc, r2]
 8004cfa:	0702      	.short	0x0702
 8004cfc:	0f0c      	.short	0x0f0c
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8004cfe:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8004d00:	4316      	orrs	r6, r2
 8004d02:	6566      	str	r6, [r4, #84]	; 0x54
#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8004d04:	2501      	movs	r5, #1

			switch( eAction )
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
					break;
 8004d06:	e00f      	b.n	8004d28 <xTaskGenericNotify+0x6c>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8004d08:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8004d0a:	3201      	adds	r2, #1
 8004d0c:	6562      	str	r2, [r4, #84]	; 0x54
#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8004d0e:	2501      	movs	r5, #1
					pxTCB->ulNotifiedValue |= ulValue;
					break;

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
					break;
 8004d10:	e00a      	b.n	8004d28 <xTaskGenericNotify+0x6c>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8004d12:	6566      	str	r6, [r4, #84]	; 0x54
#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8004d14:	2501      	movs	r5, #1
					( pxTCB->ulNotifiedValue )++;
					break;

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
					break;
 8004d16:	e007      	b.n	8004d28 <xTaskGenericNotify+0x6c>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8004d18:	2b02      	cmp	r3, #2
 8004d1a:	d004      	beq.n	8004d26 <xTaskGenericNotify+0x6a>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8004d1c:	6566      	str	r6, [r4, #84]	; 0x54
#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8004d1e:	2501      	movs	r5, #1
 8004d20:	e002      	b.n	8004d28 <xTaskGenericNotify+0x6c>
 8004d22:	2501      	movs	r5, #1
 8004d24:	e000      	b.n	8004d28 <xTaskGenericNotify+0x6c>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
 8004d26:	2500      	movs	r5, #0

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	d12b      	bne.n	8004d84 <xTaskGenericNotify+0xc8>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004d2c:	1d26      	adds	r6, r4, #4
 8004d2e:	4630      	mov	r0, r6
 8004d30:	f7fe ff1e 	bl	8003b70 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8004d34:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004d36:	4a15      	ldr	r2, [pc, #84]	; (8004d8c <xTaskGenericNotify+0xd0>)
 8004d38:	6812      	ldr	r2, [r2, #0]
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d901      	bls.n	8004d42 <xTaskGenericNotify+0x86>
 8004d3e:	4a13      	ldr	r2, [pc, #76]	; (8004d8c <xTaskGenericNotify+0xd0>)
 8004d40:	6013      	str	r3, [r2, #0]
 8004d42:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004d46:	009a      	lsls	r2, r3, #2
 8004d48:	4631      	mov	r1, r6
 8004d4a:	4811      	ldr	r0, [pc, #68]	; (8004d90 <xTaskGenericNotify+0xd4>)
 8004d4c:	4410      	add	r0, r2
 8004d4e:	f7fe fee9 	bl	8003b24 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8004d52:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004d54:	b143      	cbz	r3, 8004d68 <xTaskGenericNotify+0xac>
 8004d56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d5a:	f383 8811 	msr	BASEPRI, r3
 8004d5e:	f3bf 8f6f 	isb	sy
 8004d62:	f3bf 8f4f 	dsb	sy
 8004d66:	e7fe      	b.n	8004d66 <xTaskGenericNotify+0xaa>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004d68:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004d6a:	4b0a      	ldr	r3, [pc, #40]	; (8004d94 <xTaskGenericNotify+0xd8>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d70:	429a      	cmp	r2, r3
 8004d72:	d907      	bls.n	8004d84 <xTaskGenericNotify+0xc8>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8004d74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d78:	4b07      	ldr	r3, [pc, #28]	; (8004d98 <xTaskGenericNotify+0xdc>)
 8004d7a:	601a      	str	r2, [r3, #0]
 8004d7c:	f3bf 8f4f 	dsb	sy
 8004d80:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8004d84:	f000 fcf8 	bl	8005778 <vPortExitCritical>

		return xReturn;
	}
 8004d88:	4628      	mov	r0, r5
 8004d8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d8c:	20000898 	.word	0x20000898
 8004d90:	200003c8 	.word	0x200003c8
 8004d94:	20000834 	.word	0x20000834
 8004d98:	e000ed04 	.word	0xe000ed04

08004d9c <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8004d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8004d9e:	b940      	cbnz	r0, 8004db2 <vTaskNotifyGiveFromISR+0x16>
 8004da0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004da4:	f383 8811 	msr	BASEPRI, r3
 8004da8:	f3bf 8f6f 	isb	sy
 8004dac:	f3bf 8f4f 	dsb	sy
 8004db0:	e7fe      	b.n	8004db0 <vTaskNotifyGiveFromISR+0x14>
 8004db2:	4604      	mov	r4, r0
 8004db4:	460d      	mov	r5, r1
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004db6:	f000 fde7 	bl	8005988 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004dba:	f3ef 8611 	mrs	r6, BASEPRI
 8004dbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dc2:	f383 8811 	msr	BASEPRI, r3
 8004dc6:	f3bf 8f6f 	isb	sy
 8004dca:	f3bf 8f4f 	dsb	sy

		pxTCB = ( TCB_t * ) xTaskToNotify;

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8004dce:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 8004dd2:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8004dd4:	2202      	movs	r2, #2
 8004dd6:	f884 2058 	strb.w	r2, [r4, #88]	; 0x58

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8004dda:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8004ddc:	3201      	adds	r2, #1
 8004dde:	6562      	str	r2, [r4, #84]	; 0x54

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8004de0:	2b01      	cmp	r3, #1
 8004de2:	d133      	bne.n	8004e4c <vTaskNotifyGiveFromISR+0xb0>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8004de4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004de6:	b143      	cbz	r3, 8004dfa <vTaskNotifyGiveFromISR+0x5e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004de8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dec:	f383 8811 	msr	BASEPRI, r3
 8004df0:	f3bf 8f6f 	isb	sy
 8004df4:	f3bf 8f4f 	dsb	sy
 8004df8:	e7fe      	b.n	8004df8 <vTaskNotifyGiveFromISR+0x5c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004dfa:	4b16      	ldr	r3, [pc, #88]	; (8004e54 <vTaskNotifyGiveFromISR+0xb8>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	b99b      	cbnz	r3, 8004e28 <vTaskNotifyGiveFromISR+0x8c>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004e00:	1d27      	adds	r7, r4, #4
 8004e02:	4638      	mov	r0, r7
 8004e04:	f7fe feb4 	bl	8003b70 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004e08:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004e0a:	4a13      	ldr	r2, [pc, #76]	; (8004e58 <vTaskNotifyGiveFromISR+0xbc>)
 8004e0c:	6812      	ldr	r2, [r2, #0]
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d901      	bls.n	8004e16 <vTaskNotifyGiveFromISR+0x7a>
 8004e12:	4a11      	ldr	r2, [pc, #68]	; (8004e58 <vTaskNotifyGiveFromISR+0xbc>)
 8004e14:	6013      	str	r3, [r2, #0]
 8004e16:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004e1a:	009a      	lsls	r2, r3, #2
 8004e1c:	4639      	mov	r1, r7
 8004e1e:	480f      	ldr	r0, [pc, #60]	; (8004e5c <vTaskNotifyGiveFromISR+0xc0>)
 8004e20:	4410      	add	r0, r2
 8004e22:	f7fe fe7f 	bl	8003b24 <vListInsertEnd>
 8004e26:	e004      	b.n	8004e32 <vTaskNotifyGiveFromISR+0x96>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8004e28:	f104 0118 	add.w	r1, r4, #24
 8004e2c:	480c      	ldr	r0, [pc, #48]	; (8004e60 <vTaskNotifyGiveFromISR+0xc4>)
 8004e2e:	f7fe fe79 	bl	8003b24 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004e32:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004e34:	4b0b      	ldr	r3, [pc, #44]	; (8004e64 <vTaskNotifyGiveFromISR+0xc8>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e3a:	429a      	cmp	r2, r3
 8004e3c:	d906      	bls.n	8004e4c <vTaskNotifyGiveFromISR+0xb0>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8004e3e:	b115      	cbz	r5, 8004e46 <vTaskNotifyGiveFromISR+0xaa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8004e40:	2301      	movs	r3, #1
 8004e42:	602b      	str	r3, [r5, #0]
 8004e44:	e002      	b.n	8004e4c <vTaskNotifyGiveFromISR+0xb0>
					else
					{
						/* Mark that a yield is pending in case the user is not
						using the "xHigherPriorityTaskWoken" parameter in an ISR
						safe FreeRTOS function. */
						xYieldPending = pdTRUE;
 8004e46:	2201      	movs	r2, #1
 8004e48:	4b07      	ldr	r3, [pc, #28]	; (8004e68 <vTaskNotifyGiveFromISR+0xcc>)
 8004e4a:	601a      	str	r2, [r3, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004e4c:	f386 8811 	msr	BASEPRI, r6
 8004e50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e52:	bf00      	nop
 8004e54:	20000828 	.word	0x20000828
 8004e58:	20000898 	.word	0x20000898
 8004e5c:	200003c8 	.word	0x200003c8
 8004e60:	20000838 	.word	0x20000838
 8004e64:	20000834 	.word	0x20000834
 8004e68:	2000089c 	.word	0x2000089c

08004e6c <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004e6c:	4b06      	ldr	r3, [pc, #24]	; (8004e88 <prvGetNextExpireTime+0x1c>)
 8004e6e:	681a      	ldr	r2, [r3, #0]
 8004e70:	6813      	ldr	r3, [r2, #0]
 8004e72:	fab3 f383 	clz	r3, r3
 8004e76:	095b      	lsrs	r3, r3, #5
 8004e78:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004e7a:	b913      	cbnz	r3, 8004e82 <prvGetNextExpireTime+0x16>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004e7c:	68d3      	ldr	r3, [r2, #12]
 8004e7e:	6818      	ldr	r0, [r3, #0]
 8004e80:	4770      	bx	lr
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004e82:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
 8004e84:	4770      	bx	lr
 8004e86:	bf00      	nop
 8004e88:	200008a0 	.word	0x200008a0

08004e8c <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004e8c:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004e8e:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004e90:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004e92:	4291      	cmp	r1, r2
 8004e94:	d80a      	bhi.n	8004eac <prvInsertTimerInActiveList+0x20>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e96:	1ad2      	subs	r2, r2, r3
 8004e98:	6983      	ldr	r3, [r0, #24]
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d211      	bcs.n	8004ec2 <prvInsertTimerInActiveList+0x36>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004e9e:	1d01      	adds	r1, r0, #4
 8004ea0:	4b0a      	ldr	r3, [pc, #40]	; (8004ecc <prvInsertTimerInActiveList+0x40>)
 8004ea2:	6818      	ldr	r0, [r3, #0]
 8004ea4:	f7fe fe4a 	bl	8003b3c <vListInsert>
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
BaseType_t xProcessTimerNow = pdFALSE;
 8004ea8:	2000      	movs	r0, #0
 8004eaa:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004eac:	429a      	cmp	r2, r3
 8004eae:	d201      	bcs.n	8004eb4 <prvInsertTimerInActiveList+0x28>
 8004eb0:	4299      	cmp	r1, r3
 8004eb2:	d208      	bcs.n	8004ec6 <prvInsertTimerInActiveList+0x3a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004eb4:	1d01      	adds	r1, r0, #4
 8004eb6:	4b06      	ldr	r3, [pc, #24]	; (8004ed0 <prvInsertTimerInActiveList+0x44>)
 8004eb8:	6818      	ldr	r0, [r3, #0]
 8004eba:	f7fe fe3f 	bl	8003b3c <vListInsert>
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
BaseType_t xProcessTimerNow = pdFALSE;
 8004ebe:	2000      	movs	r0, #0
 8004ec0:	bd08      	pop	{r3, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004ec2:	2001      	movs	r0, #1
 8004ec4:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004ec6:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
 8004ec8:	bd08      	pop	{r3, pc}
 8004eca:	bf00      	nop
 8004ecc:	200009c4 	.word	0x200009c4
 8004ed0:	200008a0 	.word	0x200008a0

08004ed4 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004ed4:	b530      	push	{r4, r5, lr}
 8004ed6:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004ed8:	f000 fc2c 	bl	8005734 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004edc:	4b10      	ldr	r3, [pc, #64]	; (8004f20 <prvCheckForValidListAndQueue+0x4c>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	b9cb      	cbnz	r3, 8004f16 <prvCheckForValidListAndQueue+0x42>
		{
			vListInitialise( &xActiveTimerList1 );
 8004ee2:	4d10      	ldr	r5, [pc, #64]	; (8004f24 <prvCheckForValidListAndQueue+0x50>)
 8004ee4:	4628      	mov	r0, r5
 8004ee6:	f7fe fe0d 	bl	8003b04 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004eea:	4c0f      	ldr	r4, [pc, #60]	; (8004f28 <prvCheckForValidListAndQueue+0x54>)
 8004eec:	4620      	mov	r0, r4
 8004eee:	f7fe fe09 	bl	8003b04 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004ef2:	4b0e      	ldr	r3, [pc, #56]	; (8004f2c <prvCheckForValidListAndQueue+0x58>)
 8004ef4:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004ef6:	4b0e      	ldr	r3, [pc, #56]	; (8004f30 <prvCheckForValidListAndQueue+0x5c>)
 8004ef8:	601c      	str	r4, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004efa:	2300      	movs	r3, #0
 8004efc:	9300      	str	r3, [sp, #0]
 8004efe:	4b0d      	ldr	r3, [pc, #52]	; (8004f34 <prvCheckForValidListAndQueue+0x60>)
 8004f00:	4a0d      	ldr	r2, [pc, #52]	; (8004f38 <prvCheckForValidListAndQueue+0x64>)
 8004f02:	2110      	movs	r1, #16
 8004f04:	200a      	movs	r0, #10
 8004f06:	f7fe ff39 	bl	8003d7c <xQueueGenericCreateStatic>
 8004f0a:	4b05      	ldr	r3, [pc, #20]	; (8004f20 <prvCheckForValidListAndQueue+0x4c>)
 8004f0c:	6018      	str	r0, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004f0e:	b110      	cbz	r0, 8004f16 <prvCheckForValidListAndQueue+0x42>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004f10:	490a      	ldr	r1, [pc, #40]	; (8004f3c <prvCheckForValidListAndQueue+0x68>)
 8004f12:	f7ff f96f 	bl	80041f4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004f16:	f000 fc2f 	bl	8005778 <vPortExitCritical>
}
 8004f1a:	b003      	add	sp, #12
 8004f1c:	bd30      	pop	{r4, r5, pc}
 8004f1e:	bf00      	nop
 8004f20:	200009c0 	.word	0x200009c0
 8004f24:	200008a4 	.word	0x200008a4
 8004f28:	200008b8 	.word	0x200008b8
 8004f2c:	200008a0 	.word	0x200008a0
 8004f30:	200009c4 	.word	0x200009c4
 8004f34:	20000970 	.word	0x20000970
 8004f38:	200008d0 	.word	0x200008d0
 8004f3c:	08009dc4 	.word	0x08009dc4

08004f40 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004f40:	b510      	push	{r4, lr}
 8004f42:	b088      	sub	sp, #32

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004f44:	f7ff ffc6 	bl	8004ed4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004f48:	4b15      	ldr	r3, [pc, #84]	; (8004fa0 <xTimerCreateTimerTask+0x60>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	b1d3      	cbz	r3, 8004f84 <xTimerCreateTimerTask+0x44>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004f4e:	2400      	movs	r4, #0
 8004f50:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004f52:	9406      	str	r4, [sp, #24]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004f54:	aa07      	add	r2, sp, #28
 8004f56:	a906      	add	r1, sp, #24
 8004f58:	a805      	add	r0, sp, #20
 8004f5a:	f000 fa57 	bl	800540c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004f5e:	9b05      	ldr	r3, [sp, #20]
 8004f60:	9302      	str	r3, [sp, #8]
 8004f62:	9b06      	ldr	r3, [sp, #24]
 8004f64:	9301      	str	r3, [sp, #4]
 8004f66:	2302      	movs	r3, #2
 8004f68:	9300      	str	r3, [sp, #0]
 8004f6a:	4623      	mov	r3, r4
 8004f6c:	9a07      	ldr	r2, [sp, #28]
 8004f6e:	490d      	ldr	r1, [pc, #52]	; (8004fa4 <xTimerCreateTimerTask+0x64>)
 8004f70:	480d      	ldr	r0, [pc, #52]	; (8004fa8 <xTimerCreateTimerTask+0x68>)
 8004f72:	f7ff faf5 	bl	8004560 <xTaskCreateStatic>
 8004f76:	4b0d      	ldr	r3, [pc, #52]	; (8004fac <xTimerCreateTimerTask+0x6c>)
 8004f78:	6018      	str	r0, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004f7a:	b908      	cbnz	r0, 8004f80 <xTimerCreateTimerTask+0x40>
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
BaseType_t xReturn = pdFAIL;
 8004f7c:	4620      	mov	r0, r4
 8004f7e:	e002      	b.n	8004f86 <xTimerCreateTimerTask+0x46>
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
			{
				xReturn = pdPASS;
 8004f80:	2001      	movs	r0, #1
 8004f82:	e000      	b.n	8004f86 <xTimerCreateTimerTask+0x46>
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
BaseType_t xReturn = pdFAIL;
 8004f84:	2000      	movs	r0, #0
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004f86:	b940      	cbnz	r0, 8004f9a <xTimerCreateTimerTask+0x5a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f8c:	f383 8811 	msr	BASEPRI, r3
 8004f90:	f3bf 8f6f 	isb	sy
 8004f94:	f3bf 8f4f 	dsb	sy
 8004f98:	e7fe      	b.n	8004f98 <xTimerCreateTimerTask+0x58>
	return xReturn;
}
 8004f9a:	b008      	add	sp, #32
 8004f9c:	bd10      	pop	{r4, pc}
 8004f9e:	bf00      	nop
 8004fa0:	200009c0 	.word	0x200009c0
 8004fa4:	08009dcc 	.word	0x08009dcc
 8004fa8:	08005265 	.word	0x08005265
 8004fac:	200009c8 	.word	0x200009c8

08004fb0 <xTimerGenericCommand>:
BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
BaseType_t xReturn = pdFAIL;
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004fb0:	b940      	cbnz	r0, 8004fc4 <xTimerGenericCommand+0x14>
 8004fb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fb6:	f383 8811 	msr	BASEPRI, r3
 8004fba:	f3bf 8f6f 	isb	sy
 8004fbe:	f3bf 8f4f 	dsb	sy
 8004fc2:	e7fe      	b.n	8004fc2 <xTimerGenericCommand+0x12>
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004fc4:	b530      	push	{r4, r5, lr}
 8004fc6:	b085      	sub	sp, #20
 8004fc8:	4615      	mov	r5, r2
 8004fca:	4604      	mov	r4, r0

	configASSERT( xTimer );

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004fcc:	4a12      	ldr	r2, [pc, #72]	; (8005018 <xTimerGenericCommand+0x68>)
 8004fce:	6810      	ldr	r0, [r2, #0]
 8004fd0:	b1f0      	cbz	r0, 8005010 <xTimerGenericCommand+0x60>
 8004fd2:	461a      	mov	r2, r3
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004fd4:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004fd6:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8004fd8:	9402      	str	r4, [sp, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004fda:	2905      	cmp	r1, #5
 8004fdc:	dc13      	bgt.n	8005006 <xTimerGenericCommand+0x56>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004fde:	f7ff fdd9 	bl	8004b94 <xTaskGetSchedulerState>
 8004fe2:	2802      	cmp	r0, #2
 8004fe4:	d107      	bne.n	8004ff6 <xTimerGenericCommand+0x46>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	9a08      	ldr	r2, [sp, #32]
 8004fea:	4669      	mov	r1, sp
 8004fec:	480a      	ldr	r0, [pc, #40]	; (8005018 <xTimerGenericCommand+0x68>)
 8004fee:	6800      	ldr	r0, [r0, #0]
 8004ff0:	f7fe ff1a 	bl	8003e28 <xQueueGenericSend>
 8004ff4:	e00d      	b.n	8005012 <xTimerGenericCommand+0x62>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	461a      	mov	r2, r3
 8004ffa:	4669      	mov	r1, sp
 8004ffc:	4806      	ldr	r0, [pc, #24]	; (8005018 <xTimerGenericCommand+0x68>)
 8004ffe:	6800      	ldr	r0, [r0, #0]
 8005000:	f7fe ff12 	bl	8003e28 <xQueueGenericSend>
 8005004:	e005      	b.n	8005012 <xTimerGenericCommand+0x62>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005006:	2300      	movs	r3, #0
 8005008:	4669      	mov	r1, sp
 800500a:	f7fe ffd5 	bl	8003fb8 <xQueueGenericSendFromISR>
 800500e:	e000      	b.n	8005012 <xTimerGenericCommand+0x62>
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
BaseType_t xReturn = pdFAIL;
 8005010:	2000      	movs	r0, #0
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
}
 8005012:	b005      	add	sp, #20
 8005014:	bd30      	pop	{r4, r5, pc}
 8005016:	bf00      	nop
 8005018:	200009c0 	.word	0x200009c0

0800501c <prvSwitchTimerLists>:
	}
}
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800501c:	b570      	push	{r4, r5, r6, lr}
 800501e:	b082      	sub	sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005020:	e029      	b.n	8005076 <prvSwitchTimerLists+0x5a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005022:	68db      	ldr	r3, [r3, #12]
 8005024:	681e      	ldr	r6, [r3, #0]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005026:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005028:	1d25      	adds	r5, r4, #4
 800502a:	4628      	mov	r0, r5
 800502c:	f7fe fda0 	bl	8003b70 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005030:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005032:	4620      	mov	r0, r4
 8005034:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005036:	69e3      	ldr	r3, [r4, #28]
 8005038:	2b01      	cmp	r3, #1
 800503a:	d11c      	bne.n	8005076 <prvSwitchTimerLists+0x5a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800503c:	69a3      	ldr	r3, [r4, #24]
 800503e:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 8005040:	429e      	cmp	r6, r3
 8005042:	d207      	bcs.n	8005054 <prvSwitchTimerLists+0x38>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005044:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005046:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005048:	4629      	mov	r1, r5
 800504a:	4b11      	ldr	r3, [pc, #68]	; (8005090 <prvSwitchTimerLists+0x74>)
 800504c:	6818      	ldr	r0, [r3, #0]
 800504e:	f7fe fd75 	bl	8003b3c <vListInsert>
 8005052:	e010      	b.n	8005076 <prvSwitchTimerLists+0x5a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005054:	2100      	movs	r1, #0
 8005056:	9100      	str	r1, [sp, #0]
 8005058:	460b      	mov	r3, r1
 800505a:	4632      	mov	r2, r6
 800505c:	4620      	mov	r0, r4
 800505e:	f7ff ffa7 	bl	8004fb0 <xTimerGenericCommand>
				configASSERT( xResult );
 8005062:	b940      	cbnz	r0, 8005076 <prvSwitchTimerLists+0x5a>
 8005064:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005068:	f383 8811 	msr	BASEPRI, r3
 800506c:	f3bf 8f6f 	isb	sy
 8005070:	f3bf 8f4f 	dsb	sy
 8005074:	e7fe      	b.n	8005074 <prvSwitchTimerLists+0x58>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005076:	4b06      	ldr	r3, [pc, #24]	; (8005090 <prvSwitchTimerLists+0x74>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	2a00      	cmp	r2, #0
 800507e:	d1d0      	bne.n	8005022 <prvSwitchTimerLists+0x6>
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
 8005080:	4a04      	ldr	r2, [pc, #16]	; (8005094 <prvSwitchTimerLists+0x78>)
 8005082:	6810      	ldr	r0, [r2, #0]
 8005084:	4902      	ldr	r1, [pc, #8]	; (8005090 <prvSwitchTimerLists+0x74>)
 8005086:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
 8005088:	6013      	str	r3, [r2, #0]
}
 800508a:	b002      	add	sp, #8
 800508c:	bd70      	pop	{r4, r5, r6, pc}
 800508e:	bf00      	nop
 8005090:	200008a0 	.word	0x200008a0
 8005094:	200009c4 	.word	0x200009c4

08005098 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005098:	b538      	push	{r3, r4, r5, lr}
 800509a:	4605      	mov	r5, r0
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800509c:	f7ff fb26 	bl	80046ec <xTaskGetTickCount>
 80050a0:	4604      	mov	r4, r0

	if( xTimeNow < xLastTime )
 80050a2:	4b07      	ldr	r3, [pc, #28]	; (80050c0 <prvSampleTimeNow+0x28>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4298      	cmp	r0, r3
 80050a8:	d204      	bcs.n	80050b4 <prvSampleTimeNow+0x1c>
	{
		prvSwitchTimerLists();
 80050aa:	f7ff ffb7 	bl	800501c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80050ae:	2301      	movs	r3, #1
 80050b0:	602b      	str	r3, [r5, #0]
 80050b2:	e001      	b.n	80050b8 <prvSampleTimeNow+0x20>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80050b4:	2300      	movs	r3, #0
 80050b6:	602b      	str	r3, [r5, #0]
	}

	xLastTime = xTimeNow;
 80050b8:	4b01      	ldr	r3, [pc, #4]	; (80050c0 <prvSampleTimeNow+0x28>)
 80050ba:	601c      	str	r4, [r3, #0]

	return xTimeNow;
}
 80050bc:	4620      	mov	r0, r4
 80050be:	bd38      	pop	{r3, r4, r5, pc}
 80050c0:	200008cc 	.word	0x200008cc

080050c4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80050c4:	b570      	push	{r4, r5, r6, lr}
 80050c6:	b082      	sub	sp, #8
 80050c8:	4605      	mov	r5, r0
 80050ca:	460e      	mov	r6, r1
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80050cc:	4b13      	ldr	r3, [pc, #76]	; (800511c <prvProcessExpiredTimer+0x58>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	68db      	ldr	r3, [r3, #12]
 80050d2:	68dc      	ldr	r4, [r3, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80050d4:	1d20      	adds	r0, r4, #4
 80050d6:	f7fe fd4b 	bl	8003b70 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80050da:	69e3      	ldr	r3, [r4, #28]
 80050dc:	2b01      	cmp	r3, #1
 80050de:	d118      	bne.n	8005112 <prvProcessExpiredTimer+0x4e>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80050e0:	69a1      	ldr	r1, [r4, #24]
 80050e2:	462b      	mov	r3, r5
 80050e4:	4632      	mov	r2, r6
 80050e6:	4429      	add	r1, r5
 80050e8:	4620      	mov	r0, r4
 80050ea:	f7ff fecf 	bl	8004e8c <prvInsertTimerInActiveList>
 80050ee:	b180      	cbz	r0, 8005112 <prvProcessExpiredTimer+0x4e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80050f0:	2100      	movs	r1, #0
 80050f2:	9100      	str	r1, [sp, #0]
 80050f4:	460b      	mov	r3, r1
 80050f6:	462a      	mov	r2, r5
 80050f8:	4620      	mov	r0, r4
 80050fa:	f7ff ff59 	bl	8004fb0 <xTimerGenericCommand>
			configASSERT( xResult );
 80050fe:	b940      	cbnz	r0, 8005112 <prvProcessExpiredTimer+0x4e>
 8005100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005104:	f383 8811 	msr	BASEPRI, r3
 8005108:	f3bf 8f6f 	isb	sy
 800510c:	f3bf 8f4f 	dsb	sy
 8005110:	e7fe      	b.n	8005110 <prvProcessExpiredTimer+0x4c>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005112:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005114:	4620      	mov	r0, r4
 8005116:	4798      	blx	r3
}
 8005118:	b002      	add	sp, #8
 800511a:	bd70      	pop	{r4, r5, r6, pc}
 800511c:	200008a0 	.word	0x200008a0

08005120 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005120:	b570      	push	{r4, r5, r6, lr}
 8005122:	b082      	sub	sp, #8
 8005124:	4606      	mov	r6, r0
 8005126:	460c      	mov	r4, r1
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005128:	f7ff fad8 	bl	80046dc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800512c:	a801      	add	r0, sp, #4
 800512e:	f7ff ffb3 	bl	8005098 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 8005132:	9b01      	ldr	r3, [sp, #4]
 8005134:	bb1b      	cbnz	r3, 800517e <prvProcessTimerOrBlockTask+0x5e>
 8005136:	4605      	mov	r5, r0
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005138:	b944      	cbnz	r4, 800514c <prvProcessTimerOrBlockTask+0x2c>
 800513a:	42b0      	cmp	r0, r6
 800513c:	d306      	bcc.n	800514c <prvProcessTimerOrBlockTask+0x2c>
			{
				( void ) xTaskResumeAll();
 800513e:	f7ff fb6d 	bl	800481c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005142:	4629      	mov	r1, r5
 8005144:	4630      	mov	r0, r6
 8005146:	f7ff ffbd 	bl	80050c4 <prvProcessExpiredTimer>
 800514a:	e01a      	b.n	8005182 <prvProcessTimerOrBlockTask+0x62>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				if( xListWasEmpty != pdFALSE )
 800514c:	b12c      	cbz	r4, 800515a <prvProcessTimerOrBlockTask+0x3a>
				{
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800514e:	4b0e      	ldr	r3, [pc, #56]	; (8005188 <prvProcessTimerOrBlockTask+0x68>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	681c      	ldr	r4, [r3, #0]
 8005154:	fab4 f484 	clz	r4, r4
 8005158:	0964      	lsrs	r4, r4, #5
				}

				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800515a:	4622      	mov	r2, r4
 800515c:	1b71      	subs	r1, r6, r5
 800515e:	4b0b      	ldr	r3, [pc, #44]	; (800518c <prvProcessTimerOrBlockTask+0x6c>)
 8005160:	6818      	ldr	r0, [r3, #0]
 8005162:	f7ff f85b 	bl	800421c <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
 8005166:	f7ff fb59 	bl	800481c <xTaskResumeAll>
 800516a:	b950      	cbnz	r0, 8005182 <prvProcessTimerOrBlockTask+0x62>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
 800516c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005170:	4b07      	ldr	r3, [pc, #28]	; (8005190 <prvProcessTimerOrBlockTask+0x70>)
 8005172:	601a      	str	r2, [r3, #0]
 8005174:	f3bf 8f4f 	dsb	sy
 8005178:	f3bf 8f6f 	isb	sy
 800517c:	e001      	b.n	8005182 <prvProcessTimerOrBlockTask+0x62>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
 800517e:	f7ff fb4d 	bl	800481c <xTaskResumeAll>
		}
	}
}
 8005182:	b002      	add	sp, #8
 8005184:	bd70      	pop	{r4, r5, r6, pc}
 8005186:	bf00      	nop
 8005188:	200009c4 	.word	0x200009c4
 800518c:	200009c0 	.word	0x200009c0
 8005190:	e000ed04 	.word	0xe000ed04

08005194 <prvProcessReceivedCommands>:
	return xProcessTimerNow;
}
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005194:	b530      	push	{r4, r5, lr}
 8005196:	b089      	sub	sp, #36	; 0x24
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005198:	e057      	b.n	800524a <prvProcessReceivedCommands+0xb6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800519a:	9b04      	ldr	r3, [sp, #16]
 800519c:	2b00      	cmp	r3, #0
 800519e:	da03      	bge.n	80051a8 <prvProcessReceivedCommands+0x14>
				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80051a0:	9907      	ldr	r1, [sp, #28]
 80051a2:	9806      	ldr	r0, [sp, #24]
 80051a4:	9b05      	ldr	r3, [sp, #20]
 80051a6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80051a8:	9b04      	ldr	r3, [sp, #16]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	db4d      	blt.n	800524a <prvProcessReceivedCommands+0xb6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80051ae:	9c06      	ldr	r4, [sp, #24]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80051b0:	6963      	ldr	r3, [r4, #20]
 80051b2:	b113      	cbz	r3, 80051ba <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80051b4:	1d20      	adds	r0, r4, #4
 80051b6:	f7fe fcdb 	bl	8003b70 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80051ba:	a803      	add	r0, sp, #12
 80051bc:	f7ff ff6c 	bl	8005098 <prvSampleTimeNow>

			switch( xMessage.xMessageID )
 80051c0:	9b04      	ldr	r3, [sp, #16]
 80051c2:	2b09      	cmp	r3, #9
 80051c4:	d841      	bhi.n	800524a <prvProcessReceivedCommands+0xb6>
 80051c6:	e8df f003 	tbb	[pc, r3]
 80051ca:	0505      	.short	0x0505
 80051cc:	3a274005 	.word	0x3a274005
 80051d0:	27400505 	.word	0x27400505
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80051d4:	9905      	ldr	r1, [sp, #20]
 80051d6:	69a5      	ldr	r5, [r4, #24]
 80051d8:	460b      	mov	r3, r1
 80051da:	4602      	mov	r2, r0
 80051dc:	4429      	add	r1, r5
 80051de:	4620      	mov	r0, r4
 80051e0:	f7ff fe54 	bl	8004e8c <prvInsertTimerInActiveList>
 80051e4:	b388      	cbz	r0, 800524a <prvProcessReceivedCommands+0xb6>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80051e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80051e8:	4620      	mov	r0, r4
 80051ea:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80051ec:	69e3      	ldr	r3, [r4, #28]
 80051ee:	2b01      	cmp	r3, #1
 80051f0:	d12b      	bne.n	800524a <prvProcessReceivedCommands+0xb6>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80051f2:	69a2      	ldr	r2, [r4, #24]
 80051f4:	2100      	movs	r1, #0
 80051f6:	9100      	str	r1, [sp, #0]
 80051f8:	460b      	mov	r3, r1
 80051fa:	9805      	ldr	r0, [sp, #20]
 80051fc:	4402      	add	r2, r0
 80051fe:	4620      	mov	r0, r4
 8005200:	f7ff fed6 	bl	8004fb0 <xTimerGenericCommand>
							configASSERT( xResult );
 8005204:	bb08      	cbnz	r0, 800524a <prvProcessReceivedCommands+0xb6>
 8005206:	f04f 0350 	mov.w	r3, #80	; 0x50
 800520a:	f383 8811 	msr	BASEPRI, r3
 800520e:	f3bf 8f6f 	isb	sy
 8005212:	f3bf 8f4f 	dsb	sy
 8005216:	e7fe      	b.n	8005216 <prvProcessReceivedCommands+0x82>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005218:	9905      	ldr	r1, [sp, #20]
 800521a:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800521c:	b941      	cbnz	r1, 8005230 <prvProcessReceivedCommands+0x9c>
 800521e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005222:	f383 8811 	msr	BASEPRI, r3
 8005226:	f3bf 8f6f 	isb	sy
 800522a:	f3bf 8f4f 	dsb	sy
 800522e:	e7fe      	b.n	800522e <prvProcessReceivedCommands+0x9a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005230:	4603      	mov	r3, r0
 8005232:	4602      	mov	r2, r0
 8005234:	4401      	add	r1, r0
 8005236:	4620      	mov	r0, r4
 8005238:	f7ff fe28 	bl	8004e8c <prvInsertTimerInActiveList>
					break;
 800523c:	e005      	b.n	800524a <prvProcessReceivedCommands+0xb6>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800523e:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8005242:	b913      	cbnz	r3, 800524a <prvProcessReceivedCommands+0xb6>
						{
							vPortFree( pxTimer );
 8005244:	4620      	mov	r0, r4
 8005246:	f000 f9cd 	bl	80055e4 <vPortFree>
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800524a:	2200      	movs	r2, #0
 800524c:	a904      	add	r1, sp, #16
 800524e:	4b04      	ldr	r3, [pc, #16]	; (8005260 <prvProcessReceivedCommands+0xcc>)
 8005250:	6818      	ldr	r0, [r3, #0]
 8005252:	f7fe ff23 	bl	800409c <xQueueReceive>
 8005256:	2800      	cmp	r0, #0
 8005258:	d19f      	bne.n	800519a <prvProcessReceivedCommands+0x6>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
 800525a:	b009      	add	sp, #36	; 0x24
 800525c:	bd30      	pop	{r4, r5, pc}
 800525e:	bf00      	nop
 8005260:	200009c0 	.word	0x200009c0

08005264 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8005264:	b500      	push	{lr}
 8005266:	b083      	sub	sp, #12

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005268:	a801      	add	r0, sp, #4
 800526a:	f7ff fdff 	bl	8004e6c <prvGetNextExpireTime>

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800526e:	9901      	ldr	r1, [sp, #4]
 8005270:	f7ff ff56 	bl	8005120 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005274:	f7ff ff8e 	bl	8005194 <prvProcessReceivedCommands>
 8005278:	e7f6      	b.n	8005268 <prvTimerTask+0x4>
 800527a:	bf00      	nop

0800527c <osKernelInitialize>:
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800527c:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8005280:	b97b      	cbnz	r3, 80052a2 <osKernelInitialize+0x26>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005282:	f3ef 8310 	mrs	r3, PRIMASK
 8005286:	b97b      	cbnz	r3, 80052a8 <osKernelInitialize+0x2c>
 8005288:	4b0c      	ldr	r3, [pc, #48]	; (80052bc <osKernelInitialize+0x40>)
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	2b02      	cmp	r3, #2
 800528e:	d102      	bne.n	8005296 <osKernelInitialize+0x1a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005290:	f3ef 8211 	mrs	r2, BASEPRI
 8005294:	b95a      	cbnz	r2, 80052ae <osKernelInitialize+0x32>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 8005296:	b96b      	cbnz	r3, 80052b4 <osKernelInitialize+0x38>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8005298:	2201      	movs	r2, #1
 800529a:	4b08      	ldr	r3, [pc, #32]	; (80052bc <osKernelInitialize+0x40>)
 800529c:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800529e:	2000      	movs	r0, #0
 80052a0:	4770      	bx	lr

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
    stat = osErrorISR;
 80052a2:	f06f 0005 	mvn.w	r0, #5
 80052a6:	4770      	bx	lr
 80052a8:	f06f 0005 	mvn.w	r0, #5
 80052ac:	4770      	bx	lr
 80052ae:	f06f 0005 	mvn.w	r0, #5
 80052b2:	4770      	bx	lr
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
      stat = osOK;
    } else {
      stat = osError;
 80052b4:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 80052b8:	4770      	bx	lr
 80052ba:	bf00      	nop
 80052bc:	20001028 	.word	0x20001028

080052c0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80052c0:	b508      	push	{r3, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80052c2:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 80052c6:	b993      	cbnz	r3, 80052ee <osKernelStart+0x2e>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052c8:	f3ef 8310 	mrs	r3, PRIMASK
 80052cc:	b993      	cbnz	r3, 80052f4 <osKernelStart+0x34>
 80052ce:	4b0e      	ldr	r3, [pc, #56]	; (8005308 <osKernelStart+0x48>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	2b02      	cmp	r3, #2
 80052d4:	d102      	bne.n	80052dc <osKernelStart+0x1c>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80052d6:	f3ef 8211 	mrs	r2, BASEPRI
 80052da:	b972      	cbnz	r2, 80052fa <osKernelStart+0x3a>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d10f      	bne.n	8005300 <osKernelStart+0x40>
      KernelState = osKernelRunning;
 80052e0:	2202      	movs	r2, #2
 80052e2:	4b09      	ldr	r3, [pc, #36]	; (8005308 <osKernelStart+0x48>)
 80052e4:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 80052e6:	f7ff f9ad 	bl	8004644 <vTaskStartScheduler>
      stat = osOK;
 80052ea:	2000      	movs	r0, #0
 80052ec:	bd08      	pop	{r3, pc}

osStatus_t osKernelStart (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
    stat = osErrorISR;
 80052ee:	f06f 0005 	mvn.w	r0, #5
 80052f2:	bd08      	pop	{r3, pc}
 80052f4:	f06f 0005 	mvn.w	r0, #5
 80052f8:	bd08      	pop	{r3, pc}
 80052fa:	f06f 0005 	mvn.w	r0, #5
 80052fe:	bd08      	pop	{r3, pc}
    if (KernelState == osKernelReady) {
      KernelState = osKernelRunning;
      vTaskStartScheduler();
      stat = osOK;
    } else {
      stat = osError;
 8005300:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 8005304:	bd08      	pop	{r3, pc}
 8005306:	bf00      	nop
 8005308:	20001028 	.word	0x20001028

0800530c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800530c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800530e:	b087      	sub	sp, #28
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005310:	2400      	movs	r4, #0
 8005312:	9404      	str	r4, [sp, #16]
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005314:	f3ef 8405 	mrs	r4, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8005318:	2c00      	cmp	r4, #0
 800531a:	d161      	bne.n	80053e0 <osThreadNew+0xd4>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800531c:	f3ef 8310 	mrs	r3, PRIMASK
 8005320:	2b00      	cmp	r3, #0
 8005322:	d15d      	bne.n	80053e0 <osThreadNew+0xd4>
 8005324:	4b32      	ldr	r3, [pc, #200]	; (80053f0 <osThreadNew+0xe4>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	2b02      	cmp	r3, #2
 800532a:	d103      	bne.n	8005334 <osThreadNew+0x28>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800532c:	f3ef 8311 	mrs	r3, BASEPRI
 8005330:	2b00      	cmp	r3, #0
 8005332:	d155      	bne.n	80053e0 <osThreadNew+0xd4>
 8005334:	2800      	cmp	r0, #0
 8005336:	d053      	beq.n	80053e0 <osThreadNew+0xd4>
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
 8005338:	2300      	movs	r3, #0
 800533a:	f88d 3017 	strb.w	r3, [sp, #23]
    name  = &empty;
    mem   = -1;

    if (attr != NULL) {
 800533e:	b322      	cbz	r2, 800538a <osThreadNew+0x7e>
      if (attr->name != NULL) {
 8005340:	6816      	ldr	r6, [r2, #0]
 8005342:	b90e      	cbnz	r6, 8005348 <osThreadNew+0x3c>
  if (!IS_IRQ() && (func != NULL)) {
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
    name  = &empty;
 8005344:	f10d 0617 	add.w	r6, sp, #23

    if (attr != NULL) {
      if (attr->name != NULL) {
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 8005348:	6994      	ldr	r4, [r2, #24]
 800534a:	b904      	cbnz	r4, 800534e <osThreadNew+0x42>

  hTask = NULL;

  if (!IS_IRQ() && (func != NULL)) {
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;
 800534c:	2418      	movs	r4, #24
      }
      if (attr->priority != osPriorityNone) {
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800534e:	1e63      	subs	r3, r4, #1
 8005350:	2b37      	cmp	r3, #55	; 0x37
 8005352:	d847      	bhi.n	80053e4 <osThreadNew+0xd8>
 8005354:	6853      	ldr	r3, [r2, #4]
 8005356:	f013 0f01 	tst.w	r3, #1
 800535a:	d145      	bne.n	80053e8 <osThreadNew+0xdc>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 800535c:	6953      	ldr	r3, [r2, #20]
 800535e:	b113      	cbz	r3, 8005366 <osThreadNew+0x5a>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005360:	ea4f 0e93 	mov.w	lr, r3, lsr #2
 8005364:	e001      	b.n	800536a <osThreadNew+0x5e>
  int32_t mem;

  hTask = NULL;

  if (!IS_IRQ() && (func != NULL)) {
    stack = configMINIMAL_STACK_SIZE;
 8005366:	f04f 0e80 	mov.w	lr, #128	; 0x80
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800536a:	6895      	ldr	r5, [r2, #8]
 800536c:	b12d      	cbz	r5, 800537a <osThreadNew+0x6e>
 800536e:	68d7      	ldr	r7, [r2, #12]
 8005370:	2f5b      	cmp	r7, #91	; 0x5b
 8005372:	d902      	bls.n	800537a <osThreadNew+0x6e>
 8005374:	6917      	ldr	r7, [r2, #16]
 8005376:	b107      	cbz	r7, 800537a <osThreadNew+0x6e>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005378:	b973      	cbnz	r3, 8005398 <osThreadNew+0x8c>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800537a:	b97d      	cbnz	r5, 800539c <osThreadNew+0x90>
 800537c:	68d3      	ldr	r3, [r2, #12]
 800537e:	b983      	cbnz	r3, 80053a2 <osThreadNew+0x96>
 8005380:	6913      	ldr	r3, [r2, #16]
 8005382:	b18b      	cbz	r3, 80053a8 <osThreadNew+0x9c>
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
    name  = &empty;
    mem   = -1;
 8005384:	f04f 35ff 	mov.w	r5, #4294967295
 8005388:	e00f      	b.n	80053aa <osThreadNew+0x9e>
          mem = 0;
        }
      }
    }
    else {
      mem = 0;
 800538a:	2500      	movs	r5, #0

  hTask = NULL;

  if (!IS_IRQ() && (func != NULL)) {
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;
 800538c:	2418      	movs	r4, #24
  int32_t mem;

  hTask = NULL;

  if (!IS_IRQ() && (func != NULL)) {
    stack = configMINIMAL_STACK_SIZE;
 800538e:	f04f 0e80 	mov.w	lr, #128	; 0x80
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
    name  = &empty;
 8005392:	f10d 0617 	add.w	r6, sp, #23
 8005396:	e008      	b.n	80053aa <osThreadNew+0x9e>
        stack = attr->stack_size / sizeof(StackType_t);
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
        mem = 1;
 8005398:	2501      	movs	r5, #1
 800539a:	e006      	b.n	80053aa <osThreadNew+0x9e>
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
    name  = &empty;
    mem   = -1;
 800539c:	f04f 35ff 	mov.w	r5, #4294967295
 80053a0:	e003      	b.n	80053aa <osThreadNew+0x9e>
 80053a2:	f04f 35ff 	mov.w	r5, #4294967295
 80053a6:	e000      	b.n	80053aa <osThreadNew+0x9e>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
          mem = 0;
 80053a8:	2500      	movs	r5, #0
 80053aa:	460b      	mov	r3, r1
    }
    else {
      mem = 0;
    }

    if (mem == 1) {
 80053ac:	2d01      	cmp	r5, #1
 80053ae:	d10a      	bne.n	80053c6 <osThreadNew+0xba>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80053b0:	6911      	ldr	r1, [r2, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80053b2:	6892      	ldr	r2, [r2, #8]
    else {
      mem = 0;
    }

    if (mem == 1) {
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80053b4:	9202      	str	r2, [sp, #8]
 80053b6:	9101      	str	r1, [sp, #4]
 80053b8:	9400      	str	r4, [sp, #0]
 80053ba:	4672      	mov	r2, lr
 80053bc:	4631      	mov	r1, r6
 80053be:	f7ff f8cf 	bl	8004560 <xTaskCreateStatic>
 80053c2:	9004      	str	r0, [sp, #16]
 80053c4:	e00c      	b.n	80053e0 <osThreadNew+0xd4>
                                                                                    (StaticTask_t *)attr->cb_mem);
    }
    else {
      if (mem == 0) {
 80053c6:	b95d      	cbnz	r5, 80053e0 <osThreadNew+0xd4>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80053c8:	aa04      	add	r2, sp, #16
 80053ca:	9201      	str	r2, [sp, #4]
 80053cc:	9400      	str	r4, [sp, #0]
 80053ce:	fa1f f28e 	uxth.w	r2, lr
 80053d2:	4631      	mov	r1, r6
 80053d4:	f7ff f902 	bl	80045dc <xTaskCreate>
 80053d8:	2801      	cmp	r0, #1
 80053da:	d001      	beq.n	80053e0 <osThreadNew+0xd4>
          hTask = NULL;
 80053dc:	2300      	movs	r3, #0
 80053de:	9304      	str	r3, [sp, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80053e0:	9804      	ldr	r0, [sp, #16]
 80053e2:	e002      	b.n	80053ea <osThreadNew+0xde>
      if (attr->priority != osPriorityNone) {
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
        return (NULL);
 80053e4:	2000      	movs	r0, #0
 80053e6:	e000      	b.n	80053ea <osThreadNew+0xde>
 80053e8:	2000      	movs	r0, #0
      }
    }
  }

  return ((osThreadId_t)hTask);
}
 80053ea:	b007      	add	sp, #28
 80053ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80053ee:	bf00      	nop
 80053f0:	20001028 	.word	0x20001028

080053f4 <vApplicationGetIdleTaskMemory>:
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80053f4:	4b03      	ldr	r3, [pc, #12]	; (8005404 <vApplicationGetIdleTaskMemory+0x10>)
 80053f6:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80053f8:	4b03      	ldr	r3, [pc, #12]	; (8005408 <vApplicationGetIdleTaskMemory+0x14>)
 80053fa:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80053fc:	2380      	movs	r3, #128	; 0x80
 80053fe:	6013      	str	r3, [r2, #0]
 8005400:	4770      	bx	lr
 8005402:	bf00      	nop
 8005404:	20000bcc 	.word	0x20000bcc
 8005408:	200009cc 	.word	0x200009cc

0800540c <vApplicationGetTimerTaskMemory>:
/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800540c:	4b03      	ldr	r3, [pc, #12]	; (800541c <vApplicationGetTimerTaskMemory+0x10>)
 800540e:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005410:	4b03      	ldr	r3, [pc, #12]	; (8005420 <vApplicationGetTimerTaskMemory+0x14>)
 8005412:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005414:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005418:	6013      	str	r3, [r2, #0]
 800541a:	4770      	bx	lr
 800541c:	2000102c 	.word	0x2000102c
 8005420:	20000c28 	.word	0x20000c28

08005424 <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005424:	4a12      	ldr	r2, [pc, #72]	; (8005470 <prvHeapInit+0x4c>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005426:	f012 0f07 	tst.w	r2, #7
 800542a:	d007      	beq.n	800543c <prvHeapInit+0x18>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800542c:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800542e:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005432:	f5c1 5300 	rsb	r3, r1, #8192	; 0x2000
 8005436:	4413      	add	r3, r2
	uxAddress = ( size_t ) ucHeap;

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005438:	460a      	mov	r2, r1
 800543a:	e001      	b.n	8005440 <prvHeapInit+0x1c>
static void prvHeapInit( void )
{
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800543c:	f44f 5300 	mov.w	r3, #8192	; 0x2000

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005440:	480c      	ldr	r0, [pc, #48]	; (8005474 <prvHeapInit+0x50>)
 8005442:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005444:	2100      	movs	r1, #0
 8005446:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005448:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 800544a:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800544c:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 8005450:	4809      	ldr	r0, [pc, #36]	; (8005478 <prvHeapInit+0x54>)
 8005452:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 8005454:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005456:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005458:	1a99      	subs	r1, r3, r2
 800545a:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800545c:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800545e:	4b07      	ldr	r3, [pc, #28]	; (800547c <prvHeapInit+0x58>)
 8005460:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005462:	4b07      	ldr	r3, [pc, #28]	; (8005480 <prvHeapInit+0x5c>)
 8005464:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005466:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800546a:	4b06      	ldr	r3, [pc, #24]	; (8005484 <prvHeapInit+0x60>)
 800546c:	601a      	str	r2, [r3, #0]
 800546e:	4770      	bx	lr
 8005470:	20001098 	.word	0x20001098
 8005474:	20001090 	.word	0x20001090
 8005478:	2000108c 	.word	0x2000108c
 800547c:	2000309c 	.word	0x2000309c
 8005480:	20001088 	.word	0x20001088
 8005484:	20003098 	.word	0x20003098

08005488 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005488:	4b13      	ldr	r3, [pc, #76]	; (80054d8 <prvInsertBlockIntoFreeList+0x50>)
 800548a:	e000      	b.n	800548e <prvInsertBlockIntoFreeList+0x6>
 800548c:	4613      	mov	r3, r2
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	4282      	cmp	r2, r0
 8005492:	d3fb      	bcc.n	800548c <prvInsertBlockIntoFreeList+0x4>
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005494:	b410      	push	{r4}
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005496:	685c      	ldr	r4, [r3, #4]
 8005498:	1919      	adds	r1, r3, r4
 800549a:	4288      	cmp	r0, r1
 800549c:	d103      	bne.n	80054a6 <prvInsertBlockIntoFreeList+0x1e>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800549e:	6841      	ldr	r1, [r0, #4]
 80054a0:	4421      	add	r1, r4
 80054a2:	6059      	str	r1, [r3, #4]
		pxBlockToInsert = pxIterator;
 80054a4:	4618      	mov	r0, r3
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80054a6:	6844      	ldr	r4, [r0, #4]
 80054a8:	1901      	adds	r1, r0, r4
 80054aa:	428a      	cmp	r2, r1
 80054ac:	d10c      	bne.n	80054c8 <prvInsertBlockIntoFreeList+0x40>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80054ae:	490b      	ldr	r1, [pc, #44]	; (80054dc <prvInsertBlockIntoFreeList+0x54>)
 80054b0:	6809      	ldr	r1, [r1, #0]
 80054b2:	428a      	cmp	r2, r1
 80054b4:	d006      	beq.n	80054c4 <prvInsertBlockIntoFreeList+0x3c>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80054b6:	6852      	ldr	r2, [r2, #4]
 80054b8:	4422      	add	r2, r4
 80054ba:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80054bc:	681a      	ldr	r2, [r3, #0]
 80054be:	6812      	ldr	r2, [r2, #0]
 80054c0:	6002      	str	r2, [r0, #0]
 80054c2:	e002      	b.n	80054ca <prvInsertBlockIntoFreeList+0x42>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80054c4:	6001      	str	r1, [r0, #0]
 80054c6:	e000      	b.n	80054ca <prvInsertBlockIntoFreeList+0x42>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80054c8:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80054ca:	4298      	cmp	r0, r3
 80054cc:	d000      	beq.n	80054d0 <prvInsertBlockIntoFreeList+0x48>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80054ce:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80054d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80054d4:	4770      	bx	lr
 80054d6:	bf00      	nop
 80054d8:	20001090 	.word	0x20001090
 80054dc:	2000108c 	.word	0x2000108c

080054e0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80054e0:	b570      	push	{r4, r5, r6, lr}
 80054e2:	4604      	mov	r4, r0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
 80054e4:	f7ff f8fa 	bl	80046dc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80054e8:	4b39      	ldr	r3, [pc, #228]	; (80055d0 <pvPortMalloc+0xf0>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	b90b      	cbnz	r3, 80054f2 <pvPortMalloc+0x12>
		{
			prvHeapInit();
 80054ee:	f7ff ff99 	bl	8005424 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80054f2:	4b38      	ldr	r3, [pc, #224]	; (80055d4 <pvPortMalloc+0xf4>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	421c      	tst	r4, r3
 80054f8:	d153      	bne.n	80055a2 <pvPortMalloc+0xc2>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80054fa:	b194      	cbz	r4, 8005522 <pvPortMalloc+0x42>
			{
				xWantedSize += xHeapStructSize;
 80054fc:	3408      	adds	r4, #8

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80054fe:	f014 0f07 	tst.w	r4, #7
 8005502:	d00e      	beq.n	8005522 <pvPortMalloc+0x42>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005504:	f024 0407 	bic.w	r4, r4, #7
 8005508:	3408      	adds	r4, #8
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800550a:	f004 0307 	and.w	r3, r4, #7
 800550e:	b143      	cbz	r3, 8005522 <pvPortMalloc+0x42>
 8005510:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005514:	f383 8811 	msr	BASEPRI, r3
 8005518:	f3bf 8f6f 	isb	sy
 800551c:	f3bf 8f4f 	dsb	sy
 8005520:	e7fe      	b.n	8005520 <pvPortMalloc+0x40>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005522:	2c00      	cmp	r4, #0
 8005524:	d03f      	beq.n	80055a6 <pvPortMalloc+0xc6>
 8005526:	4b2c      	ldr	r3, [pc, #176]	; (80055d8 <pvPortMalloc+0xf8>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	429c      	cmp	r4, r3
 800552c:	d83d      	bhi.n	80055aa <pvPortMalloc+0xca>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
 800552e:	4b2b      	ldr	r3, [pc, #172]	; (80055dc <pvPortMalloc+0xfc>)
 8005530:	681d      	ldr	r5, [r3, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005532:	e001      	b.n	8005538 <pvPortMalloc+0x58>
				{
					pxPreviousBlock = pxBlock;
 8005534:	462b      	mov	r3, r5
					pxBlock = pxBlock->pxNextFreeBlock;
 8005536:	4615      	mov	r5, r2
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005538:	686a      	ldr	r2, [r5, #4]
 800553a:	4294      	cmp	r4, r2
 800553c:	d902      	bls.n	8005544 <pvPortMalloc+0x64>
 800553e:	682a      	ldr	r2, [r5, #0]
 8005540:	2a00      	cmp	r2, #0
 8005542:	d1f7      	bne.n	8005534 <pvPortMalloc+0x54>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005544:	4a22      	ldr	r2, [pc, #136]	; (80055d0 <pvPortMalloc+0xf0>)
 8005546:	6812      	ldr	r2, [r2, #0]
 8005548:	4295      	cmp	r5, r2
 800554a:	d030      	beq.n	80055ae <pvPortMalloc+0xce>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800554c:	681e      	ldr	r6, [r3, #0]
 800554e:	3608      	adds	r6, #8

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005550:	682a      	ldr	r2, [r5, #0]
 8005552:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005554:	686b      	ldr	r3, [r5, #4]
 8005556:	1b1b      	subs	r3, r3, r4
 8005558:	2b10      	cmp	r3, #16
 800555a:	d910      	bls.n	800557e <pvPortMalloc+0x9e>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800555c:	1928      	adds	r0, r5, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800555e:	f010 0f07 	tst.w	r0, #7
 8005562:	d008      	beq.n	8005576 <pvPortMalloc+0x96>
 8005564:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005568:	f383 8811 	msr	BASEPRI, r3
 800556c:	f3bf 8f6f 	isb	sy
 8005570:	f3bf 8f4f 	dsb	sy
 8005574:	e7fe      	b.n	8005574 <pvPortMalloc+0x94>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005576:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005578:	606c      	str	r4, [r5, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800557a:	f7ff ff85 	bl	8005488 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800557e:	686a      	ldr	r2, [r5, #4]
 8005580:	4915      	ldr	r1, [pc, #84]	; (80055d8 <pvPortMalloc+0xf8>)
 8005582:	680b      	ldr	r3, [r1, #0]
 8005584:	1a9b      	subs	r3, r3, r2
 8005586:	600b      	str	r3, [r1, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005588:	4915      	ldr	r1, [pc, #84]	; (80055e0 <pvPortMalloc+0x100>)
 800558a:	6809      	ldr	r1, [r1, #0]
 800558c:	428b      	cmp	r3, r1
 800558e:	d201      	bcs.n	8005594 <pvPortMalloc+0xb4>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005590:	4913      	ldr	r1, [pc, #76]	; (80055e0 <pvPortMalloc+0x100>)
 8005592:	600b      	str	r3, [r1, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005594:	4b0f      	ldr	r3, [pc, #60]	; (80055d4 <pvPortMalloc+0xf4>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	431a      	orrs	r2, r3
 800559a:	606a      	str	r2, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800559c:	2300      	movs	r3, #0
 800559e:	602b      	str	r3, [r5, #0]
 80055a0:	e006      	b.n	80055b0 <pvPortMalloc+0xd0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80055a2:	2600      	movs	r6, #0
 80055a4:	e004      	b.n	80055b0 <pvPortMalloc+0xd0>
 80055a6:	2600      	movs	r6, #0
 80055a8:	e002      	b.n	80055b0 <pvPortMalloc+0xd0>
 80055aa:	2600      	movs	r6, #0
 80055ac:	e000      	b.n	80055b0 <pvPortMalloc+0xd0>
 80055ae:	2600      	movs	r6, #0
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80055b0:	f7ff f934 	bl	800481c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80055b4:	f016 0f07 	tst.w	r6, #7
 80055b8:	d008      	beq.n	80055cc <pvPortMalloc+0xec>
 80055ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055be:	f383 8811 	msr	BASEPRI, r3
 80055c2:	f3bf 8f6f 	isb	sy
 80055c6:	f3bf 8f4f 	dsb	sy
 80055ca:	e7fe      	b.n	80055ca <pvPortMalloc+0xea>
	return pvReturn;
}
 80055cc:	4630      	mov	r0, r6
 80055ce:	bd70      	pop	{r4, r5, r6, pc}
 80055d0:	2000108c 	.word	0x2000108c
 80055d4:	20003098 	.word	0x20003098
 80055d8:	20001088 	.word	0x20001088
 80055dc:	20001090 	.word	0x20001090
 80055e0:	2000309c 	.word	0x2000309c

080055e4 <vPortFree>:
void vPortFree( void *pv )
{
uint8_t *puc = ( uint8_t * ) pv;
BlockLink_t *pxLink;

	if( pv != NULL )
 80055e4:	b3a0      	cbz	r0, 8005650 <vPortFree+0x6c>
	return pvReturn;
}
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80055e6:	b538      	push	{r3, r4, r5, lr}
 80055e8:	4603      	mov	r3, r0

	if( pv != NULL )
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80055ea:	f1a0 0508 	sub.w	r5, r0, #8

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80055ee:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80055f2:	4918      	ldr	r1, [pc, #96]	; (8005654 <vPortFree+0x70>)
 80055f4:	6809      	ldr	r1, [r1, #0]
 80055f6:	ea12 0401 	ands.w	r4, r2, r1
 80055fa:	d108      	bne.n	800560e <vPortFree+0x2a>
 80055fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005600:	f383 8811 	msr	BASEPRI, r3
 8005604:	f3bf 8f6f 	isb	sy
 8005608:	f3bf 8f4f 	dsb	sy
 800560c:	e7fe      	b.n	800560c <vPortFree+0x28>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800560e:	f850 0c08 	ldr.w	r0, [r0, #-8]
 8005612:	b140      	cbz	r0, 8005626 <vPortFree+0x42>
 8005614:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005618:	f383 8811 	msr	BASEPRI, r3
 800561c:	f3bf 8f6f 	isb	sy
 8005620:	f3bf 8f4f 	dsb	sy
 8005624:	e7fe      	b.n	8005624 <vPortFree+0x40>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005626:	b194      	cbz	r4, 800564e <vPortFree+0x6a>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005628:	b988      	cbnz	r0, 800564e <vPortFree+0x6a>
 800562a:	461c      	mov	r4, r3
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800562c:	ea22 0201 	bic.w	r2, r2, r1
 8005630:	f843 2c04 	str.w	r2, [r3, #-4]

				vTaskSuspendAll();
 8005634:	f7ff f852 	bl	80046dc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005638:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800563c:	4a06      	ldr	r2, [pc, #24]	; (8005658 <vPortFree+0x74>)
 800563e:	6811      	ldr	r1, [r2, #0]
 8005640:	440b      	add	r3, r1
 8005642:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005644:	4628      	mov	r0, r5
 8005646:	f7ff ff1f 	bl	8005488 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800564a:	f7ff f8e7 	bl	800481c <xTaskResumeAll>
 800564e:	bd38      	pop	{r3, r4, r5, pc}
 8005650:	4770      	bx	lr
 8005652:	bf00      	nop
 8005654:	20003098 	.word	0x20003098
 8005658:	20001088 	.word	0x20001088

0800565c <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800565c:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 800565e:	2300      	movs	r3, #0
 8005660:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005662:	4b0d      	ldr	r3, [pc, #52]	; (8005698 <prvTaskExitError+0x3c>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800566a:	d008      	beq.n	800567e <prvTaskExitError+0x22>
 800566c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005670:	f383 8811 	msr	BASEPRI, r3
 8005674:	f3bf 8f6f 	isb	sy
 8005678:	f3bf 8f4f 	dsb	sy
 800567c:	e7fe      	b.n	800567c <prvTaskExitError+0x20>
 800567e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005682:	f383 8811 	msr	BASEPRI, r3
 8005686:	f3bf 8f6f 	isb	sy
 800568a:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800568e:	9b01      	ldr	r3, [sp, #4]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d0fc      	beq.n	800568e <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005694:	b002      	add	sp, #8
 8005696:	4770      	bx	lr
 8005698:	20000070 	.word	0x20000070

0800569c <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800569c:	4808      	ldr	r0, [pc, #32]	; (80056c0 <prvPortStartFirstTask+0x24>)
 800569e:	6800      	ldr	r0, [r0, #0]
 80056a0:	6800      	ldr	r0, [r0, #0]
 80056a2:	f380 8808 	msr	MSP, r0
 80056a6:	f04f 0000 	mov.w	r0, #0
 80056aa:	f380 8814 	msr	CONTROL, r0
 80056ae:	b662      	cpsie	i
 80056b0:	b661      	cpsie	f
 80056b2:	f3bf 8f4f 	dsb	sy
 80056b6:	f3bf 8f6f 	isb	sy
 80056ba:	df00      	svc	0
 80056bc:	bf00      	nop
 80056be:	0000      	.short	0x0000
 80056c0:	e000ed08 	.word	0xe000ed08

080056c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80056c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80056d4 <vPortEnableVFP+0x10>
 80056c8:	6801      	ldr	r1, [r0, #0]
 80056ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80056ce:	6001      	str	r1, [r0, #0]
 80056d0:	4770      	bx	lr
 80056d2:	0000      	.short	0x0000
 80056d4:	e000ed88 	.word	0xe000ed88

080056d8 <pxPortInitialiseStack>:

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80056d8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80056dc:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80056e0:	f021 0101 	bic.w	r1, r1, #1
 80056e4:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80056e8:	4b05      	ldr	r3, [pc, #20]	; (8005700 <pxPortInitialiseStack+0x28>)
 80056ea:	f840 3c0c 	str.w	r3, [r0, #-12]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80056ee:	f840 2c20 	str.w	r2, [r0, #-32]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80056f2:	f06f 0302 	mvn.w	r3, #2
 80056f6:	f840 3c24 	str.w	r3, [r0, #-36]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
 80056fa:	3844      	subs	r0, #68	; 0x44
 80056fc:	4770      	bx	lr
 80056fe:	bf00      	nop
 8005700:	0800565d 	.word	0x0800565d
	...

08005710 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005710:	4b07      	ldr	r3, [pc, #28]	; (8005730 <pxCurrentTCBConst2>)
 8005712:	6819      	ldr	r1, [r3, #0]
 8005714:	6808      	ldr	r0, [r1, #0]
 8005716:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800571a:	f380 8809 	msr	PSP, r0
 800571e:	f3bf 8f6f 	isb	sy
 8005722:	f04f 0000 	mov.w	r0, #0
 8005726:	f380 8811 	msr	BASEPRI, r0
 800572a:	4770      	bx	lr
 800572c:	f3af 8000 	nop.w

08005730 <pxCurrentTCBConst2>:
 8005730:	20000834 	.word	0x20000834

08005734 <vPortEnterCritical>:
 8005734:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005738:	f383 8811 	msr	BASEPRI, r3
 800573c:	f3bf 8f6f 	isb	sy
 8005740:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005744:	4a0a      	ldr	r2, [pc, #40]	; (8005770 <vPortEnterCritical+0x3c>)
 8005746:	6813      	ldr	r3, [r2, #0]
 8005748:	3301      	adds	r3, #1
 800574a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800574c:	2b01      	cmp	r3, #1
 800574e:	d10d      	bne.n	800576c <vPortEnterCritical+0x38>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005750:	4b08      	ldr	r3, [pc, #32]	; (8005774 <vPortEnterCritical+0x40>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005758:	d008      	beq.n	800576c <vPortEnterCritical+0x38>
 800575a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800575e:	f383 8811 	msr	BASEPRI, r3
 8005762:	f3bf 8f6f 	isb	sy
 8005766:	f3bf 8f4f 	dsb	sy
 800576a:	e7fe      	b.n	800576a <vPortEnterCritical+0x36>
 800576c:	4770      	bx	lr
 800576e:	bf00      	nop
 8005770:	20000070 	.word	0x20000070
 8005774:	e000ed04 	.word	0xe000ed04

08005778 <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8005778:	4b09      	ldr	r3, [pc, #36]	; (80057a0 <vPortExitCritical+0x28>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	b943      	cbnz	r3, 8005790 <vPortExitCritical+0x18>
 800577e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005782:	f383 8811 	msr	BASEPRI, r3
 8005786:	f3bf 8f6f 	isb	sy
 800578a:	f3bf 8f4f 	dsb	sy
 800578e:	e7fe      	b.n	800578e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8005790:	3b01      	subs	r3, #1
 8005792:	4a03      	ldr	r2, [pc, #12]	; (80057a0 <vPortExitCritical+0x28>)
 8005794:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005796:	b90b      	cbnz	r3, 800579c <vPortExitCritical+0x24>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005798:	f383 8811 	msr	BASEPRI, r3
 800579c:	4770      	bx	lr
 800579e:	bf00      	nop
 80057a0:	20000070 	.word	0x20000070
	...

080057b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80057b0:	f3ef 8009 	mrs	r0, PSP
 80057b4:	f3bf 8f6f 	isb	sy
 80057b8:	4b15      	ldr	r3, [pc, #84]	; (8005810 <pxCurrentTCBConst>)
 80057ba:	681a      	ldr	r2, [r3, #0]
 80057bc:	f01e 0f10 	tst.w	lr, #16
 80057c0:	bf08      	it	eq
 80057c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80057c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057ca:	6010      	str	r0, [r2, #0]
 80057cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80057d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80057d4:	f380 8811 	msr	BASEPRI, r0
 80057d8:	f3bf 8f4f 	dsb	sy
 80057dc:	f3bf 8f6f 	isb	sy
 80057e0:	f7ff f8c0 	bl	8004964 <vTaskSwitchContext>
 80057e4:	f04f 0000 	mov.w	r0, #0
 80057e8:	f380 8811 	msr	BASEPRI, r0
 80057ec:	bc09      	pop	{r0, r3}
 80057ee:	6819      	ldr	r1, [r3, #0]
 80057f0:	6808      	ldr	r0, [r1, #0]
 80057f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057f6:	f01e 0f10 	tst.w	lr, #16
 80057fa:	bf08      	it	eq
 80057fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005800:	f380 8809 	msr	PSP, r0
 8005804:	f3bf 8f6f 	isb	sy
 8005808:	4770      	bx	lr
 800580a:	bf00      	nop
 800580c:	f3af 8000 	nop.w

08005810 <pxCurrentTCBConst>:
 8005810:	20000834 	.word	0x20000834

08005814 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005814:	b508      	push	{r3, lr}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005816:	f04f 0350 	mov.w	r3, #80	; 0x50
 800581a:	f383 8811 	msr	BASEPRI, r3
 800581e:	f3bf 8f6f 	isb	sy
 8005822:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005826:	f7fe ff67 	bl	80046f8 <xTaskIncrementTick>
 800582a:	b118      	cbz	r0, 8005834 <SysTick_Handler+0x20>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800582c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005830:	4b02      	ldr	r3, [pc, #8]	; (800583c <SysTick_Handler+0x28>)
 8005832:	601a      	str	r2, [r3, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005834:	2300      	movs	r3, #0
 8005836:	f383 8811 	msr	BASEPRI, r3
 800583a:	bd08      	pop	{r3, pc}
 800583c:	e000ed04 	.word	0xe000ed04

08005840 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005840:	4a08      	ldr	r2, [pc, #32]	; (8005864 <vPortSetupTimerInterrupt+0x24>)
 8005842:	2300      	movs	r3, #0
 8005844:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005846:	4908      	ldr	r1, [pc, #32]	; (8005868 <vPortSetupTimerInterrupt+0x28>)
 8005848:	600b      	str	r3, [r1, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800584a:	4b08      	ldr	r3, [pc, #32]	; (800586c <vPortSetupTimerInterrupt+0x2c>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4908      	ldr	r1, [pc, #32]	; (8005870 <vPortSetupTimerInterrupt+0x30>)
 8005850:	fba1 1303 	umull	r1, r3, r1, r3
 8005854:	099b      	lsrs	r3, r3, #6
 8005856:	3b01      	subs	r3, #1
 8005858:	4906      	ldr	r1, [pc, #24]	; (8005874 <vPortSetupTimerInterrupt+0x34>)
 800585a:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800585c:	2307      	movs	r3, #7
 800585e:	6013      	str	r3, [r2, #0]
 8005860:	4770      	bx	lr
 8005862:	bf00      	nop
 8005864:	e000e010 	.word	0xe000e010
 8005868:	e000e018 	.word	0xe000e018
 800586c:	2000006c 	.word	0x2000006c
 8005870:	10624dd3 	.word	0x10624dd3
 8005874:	e000e014 	.word	0xe000e014

08005878 <xPortStartScheduler>:
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005878:	4b3a      	ldr	r3, [pc, #232]	; (8005964 <xPortStartScheduler+0xec>)
 800587a:	681a      	ldr	r2, [r3, #0]
 800587c:	4b3a      	ldr	r3, [pc, #232]	; (8005968 <xPortStartScheduler+0xf0>)
 800587e:	429a      	cmp	r2, r3
 8005880:	d108      	bne.n	8005894 <xPortStartScheduler+0x1c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005882:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005886:	f383 8811 	msr	BASEPRI, r3
 800588a:	f3bf 8f6f 	isb	sy
 800588e:	f3bf 8f4f 	dsb	sy
 8005892:	e7fe      	b.n	8005892 <xPortStartScheduler+0x1a>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005894:	4b33      	ldr	r3, [pc, #204]	; (8005964 <xPortStartScheduler+0xec>)
 8005896:	681a      	ldr	r2, [r3, #0]
 8005898:	4b34      	ldr	r3, [pc, #208]	; (800596c <xPortStartScheduler+0xf4>)
 800589a:	429a      	cmp	r2, r3
 800589c:	d108      	bne.n	80058b0 <xPortStartScheduler+0x38>
 800589e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058a2:	f383 8811 	msr	BASEPRI, r3
 80058a6:	f3bf 8f6f 	isb	sy
 80058aa:	f3bf 8f4f 	dsb	sy
 80058ae:	e7fe      	b.n	80058ae <xPortStartScheduler+0x36>

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80058b0:	b510      	push	{r4, lr}
 80058b2:	b082      	sub	sp, #8
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80058b4:	4b2e      	ldr	r3, [pc, #184]	; (8005970 <xPortStartScheduler+0xf8>)
 80058b6:	781a      	ldrb	r2, [r3, #0]
 80058b8:	b2d2      	uxtb	r2, r2
 80058ba:	9201      	str	r2, [sp, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80058bc:	22ff      	movs	r2, #255	; 0xff
 80058be:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80058c0:	781b      	ldrb	r3, [r3, #0]
 80058c2:	b2db      	uxtb	r3, r3
 80058c4:	f88d 3003 	strb.w	r3, [sp, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80058c8:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80058cc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80058d0:	4a28      	ldr	r2, [pc, #160]	; (8005974 <xPortStartScheduler+0xfc>)
 80058d2:	7013      	strb	r3, [r2, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80058d4:	2207      	movs	r2, #7
 80058d6:	4b28      	ldr	r3, [pc, #160]	; (8005978 <xPortStartScheduler+0x100>)
 80058d8:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80058da:	e009      	b.n	80058f0 <xPortStartScheduler+0x78>
		{
			ulMaxPRIGROUPValue--;
 80058dc:	4a26      	ldr	r2, [pc, #152]	; (8005978 <xPortStartScheduler+0x100>)
 80058de:	6813      	ldr	r3, [r2, #0]
 80058e0:	3b01      	subs	r3, #1
 80058e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80058e4:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80058e8:	005b      	lsls	r3, r3, #1
 80058ea:	b2db      	uxtb	r3, r3
 80058ec:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80058f0:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80058f4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80058f8:	d1f0      	bne.n	80058dc <xPortStartScheduler+0x64>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80058fa:	4b1f      	ldr	r3, [pc, #124]	; (8005978 <xPortStartScheduler+0x100>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	2b03      	cmp	r3, #3
 8005900:	d008      	beq.n	8005914 <xPortStartScheduler+0x9c>
 8005902:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005906:	f383 8811 	msr	BASEPRI, r3
 800590a:	f3bf 8f6f 	isb	sy
 800590e:	f3bf 8f4f 	dsb	sy
 8005912:	e7fe      	b.n	8005912 <xPortStartScheduler+0x9a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005914:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005916:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800591a:	4a17      	ldr	r2, [pc, #92]	; (8005978 <xPortStartScheduler+0x100>)
 800591c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800591e:	9b01      	ldr	r3, [sp, #4]
 8005920:	b2db      	uxtb	r3, r3
 8005922:	4a13      	ldr	r2, [pc, #76]	; (8005970 <xPortStartScheduler+0xf8>)
 8005924:	7013      	strb	r3, [r2, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005926:	4b15      	ldr	r3, [pc, #84]	; (800597c <xPortStartScheduler+0x104>)
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800592e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8005936:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005938:	f7ff ff82 	bl	8005840 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800593c:	2400      	movs	r4, #0
 800593e:	4b10      	ldr	r3, [pc, #64]	; (8005980 <xPortStartScheduler+0x108>)
 8005940:	601c      	str	r4, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005942:	f7ff febf 	bl	80056c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005946:	4a0f      	ldr	r2, [pc, #60]	; (8005984 <xPortStartScheduler+0x10c>)
 8005948:	6813      	ldr	r3, [r2, #0]
 800594a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800594e:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005950:	f7ff fea4 	bl	800569c <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005954:	f7ff f806 	bl	8004964 <vTaskSwitchContext>
	prvTaskExitError();
 8005958:	f7ff fe80 	bl	800565c <prvTaskExitError>

	/* Should not get here! */
	return 0;
}
 800595c:	4620      	mov	r0, r4
 800595e:	b002      	add	sp, #8
 8005960:	bd10      	pop	{r4, pc}
 8005962:	bf00      	nop
 8005964:	e000ed00 	.word	0xe000ed00
 8005968:	410fc271 	.word	0x410fc271
 800596c:	410fc270 	.word	0x410fc270
 8005970:	e000e400 	.word	0xe000e400
 8005974:	200030a0 	.word	0x200030a0
 8005978:	200030a4 	.word	0x200030a4
 800597c:	e000ed20 	.word	0xe000ed20
 8005980:	20000070 	.word	0x20000070
 8005984:	e000ef34 	.word	0xe000ef34

08005988 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005988:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800598c:	2b0f      	cmp	r3, #15
 800598e:	d90f      	bls.n	80059b0 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005990:	4a10      	ldr	r2, [pc, #64]	; (80059d4 <vPortValidateInterruptPriority+0x4c>)
 8005992:	5c9b      	ldrb	r3, [r3, r2]
 8005994:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005996:	4a10      	ldr	r2, [pc, #64]	; (80059d8 <vPortValidateInterruptPriority+0x50>)
 8005998:	7812      	ldrb	r2, [r2, #0]
 800599a:	4293      	cmp	r3, r2
 800599c:	d208      	bcs.n	80059b0 <vPortValidateInterruptPriority+0x28>
 800599e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059a2:	f383 8811 	msr	BASEPRI, r3
 80059a6:	f3bf 8f6f 	isb	sy
 80059aa:	f3bf 8f4f 	dsb	sy
 80059ae:	e7fe      	b.n	80059ae <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80059b0:	4b0a      	ldr	r3, [pc, #40]	; (80059dc <vPortValidateInterruptPriority+0x54>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80059b8:	4a09      	ldr	r2, [pc, #36]	; (80059e0 <vPortValidateInterruptPriority+0x58>)
 80059ba:	6812      	ldr	r2, [r2, #0]
 80059bc:	4293      	cmp	r3, r2
 80059be:	d908      	bls.n	80059d2 <vPortValidateInterruptPriority+0x4a>
 80059c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059c4:	f383 8811 	msr	BASEPRI, r3
 80059c8:	f3bf 8f6f 	isb	sy
 80059cc:	f3bf 8f4f 	dsb	sy
 80059d0:	e7fe      	b.n	80059d0 <vPortValidateInterruptPriority+0x48>
 80059d2:	4770      	bx	lr
 80059d4:	e000e3f0 	.word	0xe000e3f0
 80059d8:	200030a0 	.word	0x200030a0
 80059dc:	e000ed0c 	.word	0xe000ed0c
 80059e0:	200030a4 	.word	0x200030a4

080059e4 <USBD_Init>:
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 80059e4:	b198      	cbz	r0, 8005a0e <USBD_Init+0x2a>
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80059e6:	b508      	push	{r3, lr}
 80059e8:	4603      	mov	r3, r0
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 80059ea:	f8d0 028c 	ldr.w	r0, [r0, #652]	; 0x28c
 80059ee:	b110      	cbz	r0, 80059f6 <USBD_Init+0x12>
  {
    pdev->pClass = NULL;
 80059f0:	2000      	movs	r0, #0
 80059f2:	f8c3 028c 	str.w	r0, [r3, #652]	; 0x28c
  }

  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 80059f6:	b109      	cbz	r1, 80059fc <USBD_Init+0x18>
  {
    pdev->pDesc = pdesc;
 80059f8:	f8c3 1288 	str.w	r1, [r3, #648]	; 0x288
 80059fc:	4618      	mov	r0, r3
  }

  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 80059fe:	2301      	movs	r3, #1
 8005a00:	f880 3274 	strb.w	r3, [r0, #628]	; 0x274
  pdev->id = id;
 8005a04:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8005a06:	f7fb f8b5 	bl	8000b74 <USBD_LL_Init>

  return USBD_OK;
 8005a0a:	2000      	movs	r0, #0
 8005a0c:	bd08      	pop	{r3, pc}
  if(pdev == NULL)
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8005a0e:	2002      	movs	r0, #2
 8005a10:	4770      	bx	lr
 8005a12:	bf00      	nop

08005a14 <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 8005a14:	b119      	cbz	r1, 8005a1e <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8005a16:	f8c0 128c 	str.w	r1, [r0, #652]	; 0x28c
    status = USBD_OK;
 8005a1a:	2000      	movs	r0, #0
 8005a1c:	4770      	bx	lr
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8005a1e:	2002      	movs	r0, #2
  }

  return status;
}
 8005a20:	4770      	bx	lr
 8005a22:	bf00      	nop

08005a24 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8005a24:	b508      	push	{r3, lr}

  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8005a26:	f7fb f901 	bl	8000c2c <USBD_LL_Start>

  return USBD_OK;
}
 8005a2a:	2000      	movs	r0, #0
 8005a2c:	bd08      	pop	{r3, pc}
 8005a2e:	bf00      	nop

08005a30 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8005a30:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;

  if(pdev->pClass != NULL)
 8005a32:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8005a36:	b123      	cbz	r3, 8005a42 <USBD_SetClassConfig+0x12>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0U)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4798      	blx	r3
 8005a3c:	b118      	cbz	r0, 8005a46 <USBD_SetClassConfig+0x16>
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef   ret = USBD_FAIL;
 8005a3e:	2002      	movs	r0, #2
 8005a40:	bd08      	pop	{r3, pc}
 8005a42:	2002      	movs	r0, #2
 8005a44:	bd08      	pop	{r3, pc}
  if(pdev->pClass != NULL)
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0U)
    {
      ret = USBD_OK;
 8005a46:	2000      	movs	r0, #0
    }
  }

  return ret;
}
 8005a48:	bd08      	pop	{r3, pc}
 8005a4a:	bf00      	nop

08005a4c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8005a4c:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8005a4e:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	4798      	blx	r3
  return USBD_OK;
}
 8005a56:	2000      	movs	r0, #0
 8005a58:	bd08      	pop	{r3, pc}
 8005a5a:	bf00      	nop

08005a5c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005a5c:	b538      	push	{r3, r4, r5, lr}
 8005a5e:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005a60:	f500 7520 	add.w	r5, r0, #640	; 0x280
 8005a64:	4628      	mov	r0, r5
 8005a66:	f000 f947 	bl	8005cf8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	f8c4 326c 	str.w	r3, [r4, #620]	; 0x26c

  pdev->ep0_data_len = pdev->request.wLength;
 8005a70:	f8b4 3286 	ldrh.w	r3, [r4, #646]	; 0x286
 8005a74:	f8c4 3270 	str.w	r3, [r4, #624]	; 0x270

  switch (pdev->request.bmRequest & 0x1FU)
 8005a78:	f894 1280 	ldrb.w	r1, [r4, #640]	; 0x280
 8005a7c:	f001 031f 	and.w	r3, r1, #31
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d008      	beq.n	8005a96 <USBD_LL_SetupStage+0x3a>
 8005a84:	b113      	cbz	r3, 8005a8c <USBD_LL_SetupStage+0x30>
 8005a86:	2b02      	cmp	r3, #2
 8005a88:	d00a      	beq.n	8005aa0 <USBD_LL_SetupStage+0x44>
 8005a8a:	e00e      	b.n	8005aaa <USBD_LL_SetupStage+0x4e>
  {
  case USB_REQ_RECIPIENT_DEVICE:
    USBD_StdDevReq (pdev, &pdev->request);
 8005a8c:	4629      	mov	r1, r5
 8005a8e:	4620      	mov	r0, r4
 8005a90:	f000 faba 	bl	8006008 <USBD_StdDevReq>
    break;
 8005a94:	e00e      	b.n	8005ab4 <USBD_LL_SetupStage+0x58>

  case USB_REQ_RECIPIENT_INTERFACE:
    USBD_StdItfReq(pdev, &pdev->request);
 8005a96:	4629      	mov	r1, r5
 8005a98:	4620      	mov	r0, r4
 8005a9a:	f000 faeb 	bl	8006074 <USBD_StdItfReq>
    break;
 8005a9e:	e009      	b.n	8005ab4 <USBD_LL_SetupStage+0x58>

  case USB_REQ_RECIPIENT_ENDPOINT:
    USBD_StdEPReq(pdev, &pdev->request);
 8005aa0:	4629      	mov	r1, r5
 8005aa2:	4620      	mov	r0, r4
 8005aa4:	f000 fb14 	bl	80060d0 <USBD_StdEPReq>
    break;
 8005aa8:	e004      	b.n	8005ab4 <USBD_LL_SetupStage+0x58>

  default:
    USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8005aaa:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8005aae:	4620      	mov	r0, r4
 8005ab0:	f7fb f8d8 	bl	8000c64 <USBD_LL_StallEP>
    break;
  }

  return USBD_OK;
}
 8005ab4:	2000      	movs	r0, #0
 8005ab6:	bd38      	pop	{r3, r4, r5, pc}

08005ab8 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8005ab8:	b538      	push	{r3, r4, r5, lr}
 8005aba:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;

  if(epnum == 0U)
 8005abc:	bb91      	cbnz	r1, 8005b24 <USBD_LL_DataOutStage+0x6c>
 8005abe:	4610      	mov	r0, r2
  {
    pep = &pdev->ep_out[0];

    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005ac0:	f8d4 326c 	ldr.w	r3, [r4, #620]	; 0x26c
 8005ac4:	2b03      	cmp	r3, #3
 8005ac6:	d122      	bne.n	8005b0e <USBD_LL_DataOutStage+0x56>
    {
      if(pep->rem_length > pep->maxpacket)
 8005ac8:	f8d4 214c 	ldr.w	r2, [r4, #332]	; 0x14c
 8005acc:	f8d4 3150 	ldr.w	r3, [r4, #336]	; 0x150
 8005ad0:	429a      	cmp	r2, r3
 8005ad2:	d90d      	bls.n	8005af0 <USBD_LL_DataOutStage+0x38>
      {
        pep->rem_length -=  pep->maxpacket;
 8005ad4:	1ad2      	subs	r2, r2, r3
 8005ad6:	f8c4 214c 	str.w	r2, [r4, #332]	; 0x14c

        USBD_CtlContinueRx (pdev,
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d901      	bls.n	8005ae2 <USBD_LL_DataOutStage+0x2a>
 8005ade:	b292      	uxth	r2, r2
 8005ae0:	e000      	b.n	8005ae4 <USBD_LL_DataOutStage+0x2c>
 8005ae2:	b29a      	uxth	r2, r3
 8005ae4:	4601      	mov	r1, r0
 8005ae6:	4620      	mov	r0, r4
 8005ae8:	f000 fc3c 	bl	8006364 <USBD_CtlContinueRx>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8005aec:	2000      	movs	r0, #0
 8005aee:	bd38      	pop	{r3, r4, r5, pc}
                            pdata,
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8005af0:	f8d4 328c 	ldr.w	r3, [r4, #652]	; 0x28c
 8005af4:	691b      	ldr	r3, [r3, #16]
 8005af6:	b12b      	cbz	r3, 8005b04 <USBD_LL_DataOutStage+0x4c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005af8:	f894 2274 	ldrb.w	r2, [r4, #628]	; 0x274
                            pdata,
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8005afc:	2a03      	cmp	r2, #3
 8005afe:	d101      	bne.n	8005b04 <USBD_LL_DataOutStage+0x4c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
        {
          pdev->pClass->EP0_RxReady(pdev);
 8005b00:	4620      	mov	r0, r4
 8005b02:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8005b04:	4620      	mov	r0, r4
 8005b06:	f000 fc35 	bl	8006374 <USBD_CtlSendStatus>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8005b0a:	2000      	movs	r0, #0
 8005b0c:	bd38      	pop	{r3, r4, r5, pc}
        USBD_CtlSendStatus(pdev);
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8005b0e:	2b05      	cmp	r3, #5
 8005b10:	d115      	bne.n	8005b3e <USBD_LL_DataOutStage+0x86>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8005b12:	2500      	movs	r5, #0
 8005b14:	f8c4 526c 	str.w	r5, [r4, #620]	; 0x26c
        USBD_LL_StallEP(pdev, 0U);
 8005b18:	4629      	mov	r1, r5
 8005b1a:	4620      	mov	r0, r4
 8005b1c:	f7fb f8a2 	bl	8000c64 <USBD_LL_StallEP>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8005b20:	4628      	mov	r0, r5
 8005b22:	bd38      	pop	{r3, r4, r5, pc}
 8005b24:	460a      	mov	r2, r1
        pdev->ep0_state = USBD_EP0_IDLE;
        USBD_LL_StallEP(pdev, 0U);
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL) &&
 8005b26:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8005b2a:	699b      	ldr	r3, [r3, #24]
 8005b2c:	b14b      	cbz	r3, 8005b42 <USBD_LL_DataOutStage+0x8a>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005b2e:	f890 1274 	ldrb.w	r1, [r0, #628]	; 0x274
        pdev->ep0_state = USBD_EP0_IDLE;
        USBD_LL_StallEP(pdev, 0U);
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL) &&
 8005b32:	2903      	cmp	r1, #3
 8005b34:	d107      	bne.n	8005b46 <USBD_LL_DataOutStage+0x8e>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum);
 8005b36:	4611      	mov	r1, r2
 8005b38:	4798      	blx	r3
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8005b3a:	2000      	movs	r0, #0
    }
  }
  else if((pdev->pClass->DataOut != NULL) &&
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum);
 8005b3c:	bd38      	pop	{r3, r4, r5, pc}
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8005b3e:	2000      	movs	r0, #0
 8005b40:	bd38      	pop	{r3, r4, r5, pc}
    pdev->pClass->DataOut(pdev, epnum);
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8005b42:	2002      	movs	r0, #2
 8005b44:	bd38      	pop	{r3, r4, r5, pc}
 8005b46:	2002      	movs	r0, #2
  }

  return USBD_OK;
}
 8005b48:	bd38      	pop	{r3, r4, r5, pc}
 8005b4a:	bf00      	nop

08005b4c <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev, uint8_t epnum,
                                       uint8_t *pdata)
{
 8005b4c:	b510      	push	{r4, lr}
 8005b4e:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;

  if(epnum == 0U)
 8005b50:	2900      	cmp	r1, #0
 8005b52:	d150      	bne.n	8005bf6 <USBD_LL_DataInStage+0xaa>
 8005b54:	4610      	mov	r0, r2
  {
    pep = &pdev->ep_in[0];

    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8005b56:	f8d4 326c 	ldr.w	r3, [r4, #620]	; 0x26c
 8005b5a:	2b02      	cmp	r3, #2
 8005b5c:	d13c      	bne.n	8005bd8 <USBD_LL_DataInStage+0x8c>
    {
      if(pep->rem_length > pep->maxpacket)
 8005b5e:	6a22      	ldr	r2, [r4, #32]
 8005b60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b62:	429a      	cmp	r2, r3
 8005b64:	d90d      	bls.n	8005b82 <USBD_LL_DataInStage+0x36>
      {
        pep->rem_length -= pep->maxpacket;
 8005b66:	1ad2      	subs	r2, r2, r3
 8005b68:	6222      	str	r2, [r4, #32]

        USBD_CtlContinueSendData (pdev, pdata, (uint16_t)pep->rem_length);
 8005b6a:	b292      	uxth	r2, r2
 8005b6c:	4601      	mov	r1, r0
 8005b6e:	4620      	mov	r0, r4
 8005b70:	f000 fbe0 	bl	8006334 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 8005b74:	2300      	movs	r3, #0
 8005b76:	461a      	mov	r2, r3
 8005b78:	4619      	mov	r1, r3
 8005b7a:	4620      	mov	r0, r4
 8005b7c:	f7fb f892 	bl	8000ca4 <USBD_LL_PrepareReceive>
 8005b80:	e031      	b.n	8005be6 <USBD_LL_DataInStage+0x9a>
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0U) &&
 8005b82:	69e1      	ldr	r1, [r4, #28]
 8005b84:	fbb1 f2f3 	udiv	r2, r1, r3
 8005b88:	fb03 1212 	mls	r2, r3, r2, r1
 8005b8c:	b992      	cbnz	r2, 8005bb4 <USBD_LL_DataInStage+0x68>
 8005b8e:	428b      	cmp	r3, r1
 8005b90:	d810      	bhi.n	8005bb4 <USBD_LL_DataInStage+0x68>
           (pep->total_length >= pep->maxpacket) &&
           (pep->total_length < pdev->ep0_data_len))
 8005b92:	f8d4 3270 	ldr.w	r3, [r4, #624]	; 0x270
        USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0U) &&
           (pep->total_length >= pep->maxpacket) &&
 8005b96:	4299      	cmp	r1, r3
 8005b98:	d20c      	bcs.n	8005bb4 <USBD_LL_DataInStage+0x68>
           (pep->total_length < pdev->ep0_data_len))
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8005b9a:	4611      	mov	r1, r2
 8005b9c:	4620      	mov	r0, r4
 8005b9e:	f000 fbc9 	bl	8006334 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8005ba2:	2100      	movs	r1, #0
 8005ba4:	f8c4 1270 	str.w	r1, [r4, #624]	; 0x270

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 8005ba8:	460b      	mov	r3, r1
 8005baa:	460a      	mov	r2, r1
 8005bac:	4620      	mov	r0, r4
 8005bae:	f7fb f879 	bl	8000ca4 <USBD_LL_PrepareReceive>
 8005bb2:	e018      	b.n	8005be6 <USBD_LL_DataInStage+0x9a>
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8005bb4:	f8d4 328c 	ldr.w	r3, [r4, #652]	; 0x28c
 8005bb8:	68db      	ldr	r3, [r3, #12]
 8005bba:	b12b      	cbz	r3, 8005bc8 <USBD_LL_DataInStage+0x7c>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005bbc:	f894 2274 	ldrb.w	r2, [r4, #628]	; 0x274
          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8005bc0:	2a03      	cmp	r2, #3
 8005bc2:	d101      	bne.n	8005bc8 <USBD_LL_DataInStage+0x7c>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
          {
            pdev->pClass->EP0_TxSent(pdev);
 8005bc4:	4620      	mov	r0, r4
 8005bc6:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8005bc8:	2180      	movs	r1, #128	; 0x80
 8005bca:	4620      	mov	r0, r4
 8005bcc:	f7fb f84a 	bl	8000c64 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8005bd0:	4620      	mov	r0, r4
 8005bd2:	f000 fbdb 	bl	800638c <USBD_CtlReceiveStatus>
 8005bd6:	e006      	b.n	8005be6 <USBD_LL_DataInStage+0x9a>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8005bd8:	2b04      	cmp	r3, #4
 8005bda:	d000      	beq.n	8005bde <USBD_LL_DataInStage+0x92>
 8005bdc:	b91b      	cbnz	r3, 8005be6 <USBD_LL_DataInStage+0x9a>
          (pdev->ep0_state == USBD_EP0_IDLE))
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8005bde:	2180      	movs	r1, #128	; 0x80
 8005be0:	4620      	mov	r0, r4
 8005be2:	f7fb f83f 	bl	8000c64 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8005be6:	f894 3278 	ldrb.w	r3, [r4, #632]	; 0x278
 8005bea:	2b01      	cmp	r3, #1
 8005bec:	d110      	bne.n	8005c10 <USBD_LL_DataInStage+0xc4>
    {
      USBD_RunTestMode(pdev);
      pdev->dev_test_mode = 0U;
 8005bee:	2000      	movs	r0, #0
 8005bf0:	f884 0278 	strb.w	r0, [r4, #632]	; 0x278
 8005bf4:	bd10      	pop	{r4, pc}
 8005bf6:	460a      	mov	r2, r1
    }
  }
  else if((pdev->pClass->DataIn != NULL) &&
 8005bf8:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8005bfc:	695b      	ldr	r3, [r3, #20]
 8005bfe:	b14b      	cbz	r3, 8005c14 <USBD_LL_DataInStage+0xc8>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005c00:	f890 1274 	ldrb.w	r1, [r0, #628]	; 0x274
    {
      USBD_RunTestMode(pdev);
      pdev->dev_test_mode = 0U;
    }
  }
  else if((pdev->pClass->DataIn != NULL) &&
 8005c04:	2903      	cmp	r1, #3
 8005c06:	d107      	bne.n	8005c18 <USBD_LL_DataInStage+0xcc>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum);
 8005c08:	4611      	mov	r1, r2
 8005c0a:	4798      	blx	r3
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8005c0c:	2000      	movs	r0, #0
    }
  }
  else if((pdev->pClass->DataIn != NULL) &&
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum);
 8005c0e:	bd10      	pop	{r4, pc}
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8005c10:	2000      	movs	r0, #0
 8005c12:	bd10      	pop	{r4, pc}
    pdev->pClass->DataIn(pdev, epnum);
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8005c14:	2002      	movs	r0, #2
 8005c16:	bd10      	pop	{r4, pc}
 8005c18:	2002      	movs	r0, #2
  }

  return USBD_OK;
}
 8005c1a:	bd10      	pop	{r4, pc}

08005c1c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8005c1c:	b570      	push	{r4, r5, r6, lr}
 8005c1e:	4604      	mov	r4, r0
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005c20:	2340      	movs	r3, #64	; 0x40
 8005c22:	2200      	movs	r2, #0
 8005c24:	4611      	mov	r1, r2
 8005c26:	f7fb f809 	bl	8000c3c <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8005c2a:	2501      	movs	r5, #1
 8005c2c:	f8c4 5144 	str.w	r5, [r4, #324]	; 0x144

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005c30:	2640      	movs	r6, #64	; 0x40
 8005c32:	f8c4 6150 	str.w	r6, [r4, #336]	; 0x150

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005c36:	4633      	mov	r3, r6
 8005c38:	2200      	movs	r2, #0
 8005c3a:	2180      	movs	r1, #128	; 0x80
 8005c3c:	4620      	mov	r0, r4
 8005c3e:	f7fa fffd 	bl	8000c3c <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8005c42:	61a5      	str	r5, [r4, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005c44:	6266      	str	r6, [r4, #36]	; 0x24
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005c46:	f884 5274 	strb.w	r5, [r4, #628]	; 0x274
  pdev->ep0_state = USBD_EP0_IDLE;
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	f8c4 326c 	str.w	r3, [r4, #620]	; 0x26c
  pdev->dev_config= 0U;
 8005c50:	6063      	str	r3, [r4, #4]
  pdev->dev_remote_wakeup = 0U;
 8005c52:	f8c4 327c 	str.w	r3, [r4, #636]	; 0x27c

  if (pdev->pClassData)
 8005c56:	f8d4 3290 	ldr.w	r3, [r4, #656]	; 0x290
 8005c5a:	b12b      	cbz	r3, 8005c68 <USBD_LL_Reset+0x4c>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8005c5c:	f8d4 328c 	ldr.w	r3, [r4, #652]	; 0x28c
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	2100      	movs	r1, #0
 8005c64:	4620      	mov	r0, r4
 8005c66:	4798      	blx	r3
  }

  return USBD_OK;
}
 8005c68:	2000      	movs	r0, #0
 8005c6a:	bd70      	pop	{r4, r5, r6, pc}

08005c6c <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8005c6c:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 8005c6e:	2000      	movs	r0, #0
 8005c70:	4770      	bx	lr
 8005c72:	bf00      	nop

08005c74 <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 8005c74:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 8005c78:	f880 3275 	strb.w	r3, [r0, #629]	; 0x275
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8005c7c:	2304      	movs	r3, #4
 8005c7e:	f880 3274 	strb.w	r3, [r0, #628]	; 0x274
  return USBD_OK;
}
 8005c82:	2000      	movs	r0, #0
 8005c84:	4770      	bx	lr
 8005c86:	bf00      	nop

08005c88 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_state = pdev->dev_old_state;
 8005c88:	f890 3275 	ldrb.w	r3, [r0, #629]	; 0x275
 8005c8c:	f880 3274 	strb.w	r3, [r0, #628]	; 0x274
  return USBD_OK;
}
 8005c90:	2000      	movs	r0, #0
 8005c92:	4770      	bx	lr

08005c94 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8005c94:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8005c96:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 8005c9a:	2b03      	cmp	r3, #3
 8005c9c:	d104      	bne.n	8005ca8 <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 8005c9e:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8005ca2:	69db      	ldr	r3, [r3, #28]
 8005ca4:	b103      	cbz	r3, 8005ca8 <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 8005ca6:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 8005ca8:	2000      	movs	r0, #0
 8005caa:	bd08      	pop	{r3, pc}

08005cac <USBD_LL_IsoINIncomplete>:
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
}
 8005cac:	2000      	movs	r0, #0
 8005cae:	4770      	bx	lr

08005cb0 <USBD_LL_IsoOUTIncomplete>:
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
}
 8005cb0:	2000      	movs	r0, #0
 8005cb2:	4770      	bx	lr

08005cb4 <USBD_LL_DevConnected>:
{
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
}
 8005cb4:	2000      	movs	r0, #0
 8005cb6:	4770      	bx	lr

08005cb8 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 8005cb8:	b508      	push	{r3, lr}
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005cba:	2201      	movs	r2, #1
 8005cbc:	f880 2274 	strb.w	r2, [r0, #628]	; 0x274
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8005cc0:	f8d0 228c 	ldr.w	r2, [r0, #652]	; 0x28c
 8005cc4:	6852      	ldr	r2, [r2, #4]
 8005cc6:	7901      	ldrb	r1, [r0, #4]
 8005cc8:	4790      	blx	r2

  return USBD_OK;
}
 8005cca:	2000      	movs	r0, #0
 8005ccc:	bd08      	pop	{r3, pc}
 8005cce:	bf00      	nop

08005cd0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8005cd0:	4603      	mov	r3, r0
    uint8_t  len = 0U;
 8005cd2:	2000      	movs	r0, #0

    while (*buf != '\0')
 8005cd4:	e002      	b.n	8005cdc <USBD_GetLen+0xc>
    {
        len++;
 8005cd6:	3001      	adds	r0, #1
 8005cd8:	b2c0      	uxtb	r0, r0
        buf++;
 8005cda:	3301      	adds	r3, #1
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0U;

    while (*buf != '\0')
 8005cdc:	781a      	ldrb	r2, [r3, #0]
 8005cde:	2a00      	cmp	r2, #0
 8005ce0:	d1f9      	bne.n	8005cd6 <USBD_GetLen+0x6>
        len++;
        buf++;
    }

    return len;
}
 8005ce2:	4770      	bx	lr

08005ce4 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8005ce4:	b508      	push	{r3, lr}

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8005ce6:	884b      	ldrh	r3, [r1, #2]
 8005ce8:	2b01      	cmp	r3, #1
 8005cea:	d103      	bne.n	8005cf4 <USBD_SetFeature+0x10>
  {
    pdev->dev_remote_wakeup = 1U;
 8005cec:	f8c0 327c 	str.w	r3, [r0, #636]	; 0x27c
    USBD_CtlSendStatus(pdev);
 8005cf0:	f000 fb40 	bl	8006374 <USBD_CtlSendStatus>
 8005cf4:	bd08      	pop	{r3, pc}
 8005cf6:	bf00      	nop

08005cf8 <USBD_ParseSetupRequest>:
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
  req->bmRequest     = *(uint8_t *)  (pdata);
 8005cf8:	780b      	ldrb	r3, [r1, #0]
 8005cfa:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8005cfc:	784b      	ldrb	r3, [r1, #1]
 8005cfe:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8005d00:	788b      	ldrb	r3, [r1, #2]
 8005d02:	78ca      	ldrb	r2, [r1, #3]
 8005d04:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8005d08:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8005d0a:	790b      	ldrb	r3, [r1, #4]
 8005d0c:	794a      	ldrb	r2, [r1, #5]
 8005d0e:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8005d12:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8005d14:	798b      	ldrb	r3, [r1, #6]
 8005d16:	79ca      	ldrb	r2, [r1, #7]
 8005d18:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8005d1c:	80c3      	strh	r3, [r0, #6]
 8005d1e:	4770      	bx	lr

08005d20 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8005d20:	b510      	push	{r4, lr}
 8005d22:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80U);
 8005d24:	2180      	movs	r1, #128	; 0x80
 8005d26:	f7fa ff9d 	bl	8000c64 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0U);
 8005d2a:	2100      	movs	r1, #0
 8005d2c:	4620      	mov	r0, r4
 8005d2e:	f7fa ff99 	bl	8000c64 <USBD_LL_StallEP>
 8005d32:	bd10      	pop	{r4, pc}

08005d34 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev ,
                               USBD_SetupReqTypedef *req)
{
 8005d34:	b530      	push	{r4, r5, lr}
 8005d36:	b083      	sub	sp, #12
 8005d38:	4605      	mov	r5, r0
 8005d3a:	460c      	mov	r4, r1
  uint16_t len;
  uint8_t *pbuf;


  switch (req->wValue >> 8)
 8005d3c:	884a      	ldrh	r2, [r1, #2]
 8005d3e:	0a13      	lsrs	r3, r2, #8
 8005d40:	3b01      	subs	r3, #1
 8005d42:	2b06      	cmp	r3, #6
 8005d44:	d879      	bhi.n	8005e3a <USBD_GetDescriptor+0x106>
 8005d46:	e8df f003 	tbb	[pc, r3]
 8005d4a:	0c04      	.short	0x0c04
 8005d4c:	5c787820 	.word	0x5c787820
 8005d50:	69          	.byte	0x69
 8005d51:	00          	.byte	0x00
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8005d52:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f10d 0106 	add.w	r1, sp, #6
 8005d5c:	7c00      	ldrb	r0, [r0, #16]
 8005d5e:	4798      	blx	r3
    break;
 8005d60:	e06f      	b.n	8005e42 <USBD_GetDescriptor+0x10e>

  case USB_DESC_TYPE_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH )
 8005d62:	7c03      	ldrb	r3, [r0, #16]
 8005d64:	b943      	cbnz	r3, 8005d78 <USBD_GetDescriptor+0x44>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8005d66:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8005d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d6c:	f10d 0006 	add.w	r0, sp, #6
 8005d70:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8005d72:	2302      	movs	r3, #2
 8005d74:	7043      	strb	r3, [r0, #1]
 8005d76:	e064      	b.n	8005e42 <USBD_GetDescriptor+0x10e>
    }
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8005d78:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8005d7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d7e:	f10d 0006 	add.w	r0, sp, #6
 8005d82:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8005d84:	2302      	movs	r3, #2
 8005d86:	7043      	strb	r3, [r0, #1]
 8005d88:	e05b      	b.n	8005e42 <USBD_GetDescriptor+0x10e>
    }
    break;

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8005d8a:	b2d2      	uxtb	r2, r2
 8005d8c:	2a05      	cmp	r2, #5
 8005d8e:	d834      	bhi.n	8005dfa <USBD_GetDescriptor+0xc6>
 8005d90:	e8df f002 	tbb	[pc, r2]
 8005d94:	1b130b03 	.word	0x1b130b03
 8005d98:	2b23      	.short	0x2b23
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8005d9a:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 8005d9e:	685b      	ldr	r3, [r3, #4]
 8005da0:	f10d 0106 	add.w	r1, sp, #6
 8005da4:	7c00      	ldrb	r0, [r0, #16]
 8005da6:	4798      	blx	r3
      break;
 8005da8:	e04b      	b.n	8005e42 <USBD_GetDescriptor+0x10e>

    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8005daa:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	f10d 0106 	add.w	r1, sp, #6
 8005db4:	7c00      	ldrb	r0, [r0, #16]
 8005db6:	4798      	blx	r3
      break;
 8005db8:	e043      	b.n	8005e42 <USBD_GetDescriptor+0x10e>

    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8005dba:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 8005dbe:	68db      	ldr	r3, [r3, #12]
 8005dc0:	f10d 0106 	add.w	r1, sp, #6
 8005dc4:	7c00      	ldrb	r0, [r0, #16]
 8005dc6:	4798      	blx	r3
      break;
 8005dc8:	e03b      	b.n	8005e42 <USBD_GetDescriptor+0x10e>

    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8005dca:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 8005dce:	691b      	ldr	r3, [r3, #16]
 8005dd0:	f10d 0106 	add.w	r1, sp, #6
 8005dd4:	7c00      	ldrb	r0, [r0, #16]
 8005dd6:	4798      	blx	r3
      break;
 8005dd8:	e033      	b.n	8005e42 <USBD_GetDescriptor+0x10e>

    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8005dda:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 8005dde:	695b      	ldr	r3, [r3, #20]
 8005de0:	f10d 0106 	add.w	r1, sp, #6
 8005de4:	7c00      	ldrb	r0, [r0, #16]
 8005de6:	4798      	blx	r3
      break;
 8005de8:	e02b      	b.n	8005e42 <USBD_GetDescriptor+0x10e>

    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8005dea:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 8005dee:	699b      	ldr	r3, [r3, #24]
 8005df0:	f10d 0106 	add.w	r1, sp, #6
 8005df4:	7c00      	ldrb	r0, [r0, #16]
 8005df6:	4798      	blx	r3
      break;
 8005df8:	e023      	b.n	8005e42 <USBD_GetDescriptor+0x10e>
    default:
#if (USBD_SUPPORT_USER_STRING == 1U)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else
       USBD_CtlError(pdev , req);
 8005dfa:	4621      	mov	r1, r4
 8005dfc:	f7ff ff90 	bl	8005d20 <USBD_CtlError>
      return;
 8005e00:	e032      	b.n	8005e68 <USBD_GetDescriptor+0x134>
#endif
    }
    break;
  case USB_DESC_TYPE_DEVICE_QUALIFIER:

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 8005e02:	7c03      	ldrb	r3, [r0, #16]
 8005e04:	b933      	cbnz	r3, 8005e14 <USBD_GetDescriptor+0xe0>
    {
      pbuf = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8005e06:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8005e0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e0c:	f10d 0006 	add.w	r0, sp, #6
 8005e10:	4798      	blx	r3
      break;
 8005e12:	e016      	b.n	8005e42 <USBD_GetDescriptor+0x10e>
    }
    else
    {
      USBD_CtlError(pdev , req);
 8005e14:	4621      	mov	r1, r4
 8005e16:	f7ff ff83 	bl	8005d20 <USBD_CtlError>
      return;
 8005e1a:	e025      	b.n	8005e68 <USBD_GetDescriptor+0x134>
    }

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 8005e1c:	7c03      	ldrb	r3, [r0, #16]
 8005e1e:	b943      	cbnz	r3, 8005e32 <USBD_GetDescriptor+0xfe>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8005e20:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8005e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e26:	f10d 0006 	add.w	r0, sp, #6
 8005e2a:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8005e2c:	2307      	movs	r3, #7
 8005e2e:	7043      	strb	r3, [r0, #1]
      break;
 8005e30:	e007      	b.n	8005e42 <USBD_GetDescriptor+0x10e>
    }
    else
    {
      USBD_CtlError(pdev , req);
 8005e32:	4621      	mov	r1, r4
 8005e34:	f7ff ff74 	bl	8005d20 <USBD_CtlError>
      return;
 8005e38:	e016      	b.n	8005e68 <USBD_GetDescriptor+0x134>
    }

  default:
     USBD_CtlError(pdev , req);
 8005e3a:	4621      	mov	r1, r4
 8005e3c:	f7ff ff70 	bl	8005d20 <USBD_CtlError>
    return;
 8005e40:	e012      	b.n	8005e68 <USBD_GetDescriptor+0x134>
  }

  if((len != 0U) && (req->wLength != 0U))
 8005e42:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8005e46:	b153      	cbz	r3, 8005e5e <USBD_GetDescriptor+0x12a>
 8005e48:	88e2      	ldrh	r2, [r4, #6]
 8005e4a:	b142      	cbz	r2, 8005e5e <USBD_GetDescriptor+0x12a>
  {

    len = MIN(len, req->wLength);
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	bf28      	it	cs
 8005e50:	461a      	movcs	r2, r3
 8005e52:	f8ad 2006 	strh.w	r2, [sp, #6]

    USBD_CtlSendData (pdev, pbuf, len);
 8005e56:	4601      	mov	r1, r0
 8005e58:	4628      	mov	r0, r5
 8005e5a:	f000 fa5d 	bl	8006318 <USBD_CtlSendData>
  }

  if(req->wLength == 0U)
 8005e5e:	88e3      	ldrh	r3, [r4, #6]
 8005e60:	b913      	cbnz	r3, 8005e68 <USBD_GetDescriptor+0x134>
  {
   USBD_CtlSendStatus(pdev);
 8005e62:	4628      	mov	r0, r5
 8005e64:	f000 fa86 	bl	8006374 <USBD_CtlSendStatus>
  }
}
 8005e68:	b003      	add	sp, #12
 8005e6a:	bd30      	pop	{r4, r5, pc}

08005e6c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8005e6c:	b538      	push	{r3, r4, r5, lr}
 8005e6e:	4604      	mov	r4, r0
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8005e70:	888b      	ldrh	r3, [r1, #4]
 8005e72:	b9f3      	cbnz	r3, 8005eb2 <USBD_SetAddress+0x46>
 8005e74:	88cb      	ldrh	r3, [r1, #6]
 8005e76:	b9e3      	cbnz	r3, 8005eb2 <USBD_SetAddress+0x46>
 8005e78:	884b      	ldrh	r3, [r1, #2]
 8005e7a:	2b7f      	cmp	r3, #127	; 0x7f
 8005e7c:	d819      	bhi.n	8005eb2 <USBD_SetAddress+0x46>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8005e7e:	f003 057f 	and.w	r5, r3, #127	; 0x7f

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005e82:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 8005e86:	2b03      	cmp	r3, #3
 8005e88:	d102      	bne.n	8005e90 <USBD_SetAddress+0x24>
    {
      USBD_CtlError(pdev , req);
 8005e8a:	f7ff ff49 	bl	8005d20 <USBD_CtlError>
 8005e8e:	bd38      	pop	{r3, r4, r5, pc}
    }
    else
    {
      pdev->dev_address = dev_addr;
 8005e90:	f880 5276 	strb.w	r5, [r0, #630]	; 0x276
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8005e94:	4629      	mov	r1, r5
 8005e96:	f7fa fef5 	bl	8000c84 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8005e9a:	4620      	mov	r0, r4
 8005e9c:	f000 fa6a 	bl	8006374 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8005ea0:	b11d      	cbz	r5, 8005eaa <USBD_SetAddress+0x3e>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8005ea2:	2302      	movs	r3, #2
 8005ea4:	f884 3274 	strb.w	r3, [r4, #628]	; 0x274
 8005ea8:	bd38      	pop	{r3, r4, r5, pc}
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	f884 3274 	strb.w	r3, [r4, #628]	; 0x274
 8005eb0:	bd38      	pop	{r3, r4, r5, pc}
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8005eb2:	4620      	mov	r0, r4
 8005eb4:	f7ff ff34 	bl	8005d20 <USBD_CtlError>
 8005eb8:	bd38      	pop	{r3, r4, r5, pc}
 8005eba:	bf00      	nop

08005ebc <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005ebc:	b538      	push	{r3, r4, r5, lr}
 8005ebe:	4604      	mov	r4, r0
 8005ec0:	460d      	mov	r5, r1
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8005ec2:	7889      	ldrb	r1, [r1, #2]
 8005ec4:	4b28      	ldr	r3, [pc, #160]	; (8005f68 <USBD_SetConfig+0xac>)
 8005ec6:	7019      	strb	r1, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8005ec8:	2901      	cmp	r1, #1
 8005eca:	d903      	bls.n	8005ed4 <USBD_SetConfig+0x18>
  {
    USBD_CtlError(pdev, req);
 8005ecc:	4629      	mov	r1, r5
 8005ece:	f7ff ff27 	bl	8005d20 <USBD_CtlError>
 8005ed2:	bd38      	pop	{r3, r4, r5, pc}
  }
  else
  {
    switch (pdev->dev_state)
 8005ed4:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 8005ed8:	2b02      	cmp	r3, #2
 8005eda:	d002      	beq.n	8005ee2 <USBD_SetConfig+0x26>
 8005edc:	2b03      	cmp	r3, #3
 8005ede:	d015      	beq.n	8005f0c <USBD_SetConfig+0x50>
 8005ee0:	e039      	b.n	8005f56 <USBD_SetConfig+0x9a>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx)
 8005ee2:	b181      	cbz	r1, 8005f06 <USBD_SetConfig+0x4a>
      {
        pdev->dev_config = cfgidx;
 8005ee4:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8005ee6:	2303      	movs	r3, #3
 8005ee8:	f880 3274 	strb.w	r3, [r0, #628]	; 0x274
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8005eec:	f7ff fda0 	bl	8005a30 <USBD_SetClassConfig>
 8005ef0:	2802      	cmp	r0, #2
 8005ef2:	d104      	bne.n	8005efe <USBD_SetConfig+0x42>
        {
          USBD_CtlError(pdev, req);
 8005ef4:	4629      	mov	r1, r5
 8005ef6:	4620      	mov	r0, r4
 8005ef8:	f7ff ff12 	bl	8005d20 <USBD_CtlError>
          return;
 8005efc:	bd38      	pop	{r3, r4, r5, pc}
        }
        USBD_CtlSendStatus(pdev);
 8005efe:	4620      	mov	r0, r4
 8005f00:	f000 fa38 	bl	8006374 <USBD_CtlSendStatus>
 8005f04:	bd38      	pop	{r3, r4, r5, pc}
      }
      else
      {
        USBD_CtlSendStatus(pdev);
 8005f06:	f000 fa35 	bl	8006374 <USBD_CtlSendStatus>
 8005f0a:	bd38      	pop	{r3, r4, r5, pc}
      }
      break;

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8005f0c:	b949      	cbnz	r1, 8005f22 <USBD_SetConfig+0x66>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8005f0e:	2302      	movs	r3, #2
 8005f10:	f880 3274 	strb.w	r3, [r0, #628]	; 0x274
        pdev->dev_config = cfgidx;
 8005f14:	6041      	str	r1, [r0, #4]
        USBD_ClrClassConfig(pdev, cfgidx);
 8005f16:	f7ff fd99 	bl	8005a4c <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 8005f1a:	4620      	mov	r0, r4
 8005f1c:	f000 fa2a 	bl	8006374 <USBD_CtlSendStatus>
 8005f20:	bd38      	pop	{r3, r4, r5, pc}
      }
      else if (cfgidx != pdev->dev_config)
 8005f22:	6843      	ldr	r3, [r0, #4]
 8005f24:	4299      	cmp	r1, r3
 8005f26:	d013      	beq.n	8005f50 <USBD_SetConfig+0x94>
      {
        /* Clear old configuration */
        USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8005f28:	b2d9      	uxtb	r1, r3
 8005f2a:	f7ff fd8f 	bl	8005a4c <USBD_ClrClassConfig>

        /* set new configuration */
        pdev->dev_config = cfgidx;
 8005f2e:	4b0e      	ldr	r3, [pc, #56]	; (8005f68 <USBD_SetConfig+0xac>)
 8005f30:	7819      	ldrb	r1, [r3, #0]
 8005f32:	6061      	str	r1, [r4, #4]
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8005f34:	4620      	mov	r0, r4
 8005f36:	f7ff fd7b 	bl	8005a30 <USBD_SetClassConfig>
 8005f3a:	2802      	cmp	r0, #2
 8005f3c:	d104      	bne.n	8005f48 <USBD_SetConfig+0x8c>
        {
          USBD_CtlError(pdev, req);
 8005f3e:	4629      	mov	r1, r5
 8005f40:	4620      	mov	r0, r4
 8005f42:	f7ff feed 	bl	8005d20 <USBD_CtlError>
          return;
 8005f46:	bd38      	pop	{r3, r4, r5, pc}
        }
        USBD_CtlSendStatus(pdev);
 8005f48:	4620      	mov	r0, r4
 8005f4a:	f000 fa13 	bl	8006374 <USBD_CtlSendStatus>
 8005f4e:	bd38      	pop	{r3, r4, r5, pc}
      }
      else
      {
        USBD_CtlSendStatus(pdev);
 8005f50:	f000 fa10 	bl	8006374 <USBD_CtlSendStatus>
 8005f54:	bd38      	pop	{r3, r4, r5, pc}
      }
      break;

    default:
      USBD_CtlError(pdev, req);
 8005f56:	4629      	mov	r1, r5
 8005f58:	f7ff fee2 	bl	8005d20 <USBD_CtlError>
      USBD_ClrClassConfig(pdev, cfgidx);
 8005f5c:	4b02      	ldr	r3, [pc, #8]	; (8005f68 <USBD_SetConfig+0xac>)
 8005f5e:	7819      	ldrb	r1, [r3, #0]
 8005f60:	4620      	mov	r0, r4
 8005f62:	f7ff fd73 	bl	8005a4c <USBD_ClrClassConfig>
 8005f66:	bd38      	pop	{r3, r4, r5, pc}
 8005f68:	200030a8 	.word	0x200030a8

08005f6c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005f6c:	b508      	push	{r3, lr}
  if (req->wLength != 1U)
 8005f6e:	88cb      	ldrh	r3, [r1, #6]
 8005f70:	2b01      	cmp	r3, #1
 8005f72:	d002      	beq.n	8005f7a <USBD_GetConfig+0xe>
  {
    USBD_CtlError(pdev , req);
 8005f74:	f7ff fed4 	bl	8005d20 <USBD_CtlError>
 8005f78:	bd08      	pop	{r3, pc}
  }
  else
  {
    switch (pdev->dev_state)
 8005f7a:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 8005f7e:	b18b      	cbz	r3, 8005fa4 <USBD_GetConfig+0x38>
 8005f80:	2b02      	cmp	r3, #2
 8005f82:	d902      	bls.n	8005f8a <USBD_GetConfig+0x1e>
 8005f84:	2b03      	cmp	r3, #3
 8005f86:	d008      	beq.n	8005f9a <USBD_GetConfig+0x2e>
 8005f88:	e00c      	b.n	8005fa4 <USBD_GetConfig+0x38>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
      pdev->dev_default_config = 0U;
 8005f8a:	4601      	mov	r1, r0
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	f841 3f08 	str.w	r3, [r1, #8]!
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8005f92:	2201      	movs	r2, #1
 8005f94:	f000 f9c0 	bl	8006318 <USBD_CtlSendData>
      break;
 8005f98:	bd08      	pop	{r3, pc}

    case USBD_STATE_CONFIGURED:
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8005f9a:	2201      	movs	r2, #1
 8005f9c:	1d01      	adds	r1, r0, #4
 8005f9e:	f000 f9bb 	bl	8006318 <USBD_CtlSendData>
      break;
 8005fa2:	bd08      	pop	{r3, pc}

    default:
      USBD_CtlError(pdev , req);
 8005fa4:	f7ff febc 	bl	8005d20 <USBD_CtlError>
 8005fa8:	bd08      	pop	{r3, pc}
 8005faa:	bf00      	nop

08005fac <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005fac:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 8005fae:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 8005fb2:	3b01      	subs	r3, #1
 8005fb4:	2b02      	cmp	r3, #2
 8005fb6:	d812      	bhi.n	8005fde <USBD_GetStatus+0x32>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if(req->wLength != 0x2U)
 8005fb8:	88cb      	ldrh	r3, [r1, #6]
 8005fba:	2b02      	cmp	r3, #2
 8005fbc:	d002      	beq.n	8005fc4 <USBD_GetStatus+0x18>
    {
      USBD_CtlError(pdev, req);
 8005fbe:	f7ff feaf 	bl	8005d20 <USBD_CtlError>
      break;
 8005fc2:	bd08      	pop	{r3, pc}
    }

#if ( USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	60c3      	str	r3, [r0, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup)
 8005fc8:	f8d0 327c 	ldr.w	r3, [r0, #636]	; 0x27c
 8005fcc:	b10b      	cbz	r3, 8005fd2 <USBD_GetStatus+0x26>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8005fce:	2303      	movs	r3, #3
 8005fd0:	60c3      	str	r3, [r0, #12]
    }

    USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8005fd2:	2202      	movs	r2, #2
 8005fd4:	f100 010c 	add.w	r1, r0, #12
 8005fd8:	f000 f99e 	bl	8006318 <USBD_CtlSendData>
    break;
 8005fdc:	bd08      	pop	{r3, pc}

  default :
    USBD_CtlError(pdev , req);
 8005fde:	f7ff fe9f 	bl	8005d20 <USBD_CtlError>
 8005fe2:	bd08      	pop	{r3, pc}

08005fe4 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8005fe4:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 8005fe6:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 8005fea:	3b01      	subs	r3, #1
 8005fec:	2b02      	cmp	r3, #2
 8005fee:	d808      	bhi.n	8006002 <USBD_ClrFeature+0x1e>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8005ff0:	884b      	ldrh	r3, [r1, #2]
 8005ff2:	2b01      	cmp	r3, #1
 8005ff4:	d107      	bne.n	8006006 <USBD_ClrFeature+0x22>
    {
      pdev->dev_remote_wakeup = 0U;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	f8c0 327c 	str.w	r3, [r0, #636]	; 0x27c
      USBD_CtlSendStatus(pdev);
 8005ffc:	f000 f9ba 	bl	8006374 <USBD_CtlSendStatus>
 8006000:	bd08      	pop	{r3, pc}
    }
    break;

  default :
     USBD_CtlError(pdev , req);
 8006002:	f7ff fe8d 	bl	8005d20 <USBD_CtlError>
 8006006:	bd08      	pop	{r3, pc}

08006008 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8006008:	b508      	push	{r3, lr}
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800600a:	780b      	ldrb	r3, [r1, #0]
 800600c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006010:	2b20      	cmp	r3, #32
 8006012:	d003      	beq.n	800601c <USBD_StdDevReq+0x14>
 8006014:	2b40      	cmp	r3, #64	; 0x40
 8006016:	d001      	beq.n	800601c <USBD_StdDevReq+0x14>
 8006018:	bb3b      	cbnz	r3, 800606a <USBD_StdDevReq+0x62>
 800601a:	e004      	b.n	8006026 <USBD_StdDevReq+0x1e>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup(pdev, req);
 800601c:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8006020:	689b      	ldr	r3, [r3, #8]
 8006022:	4798      	blx	r3
    break;
 8006024:	e023      	b.n	800606e <USBD_StdDevReq+0x66>

  case USB_REQ_TYPE_STANDARD:

    switch (req->bRequest)
 8006026:	784b      	ldrb	r3, [r1, #1]
 8006028:	2b09      	cmp	r3, #9
 800602a:	d81b      	bhi.n	8006064 <USBD_StdDevReq+0x5c>
 800602c:	e8df f003 	tbb	[pc, r3]
 8006030:	141a1711 	.word	0x141a1711
 8006034:	1a05081a 	.word	0x1a05081a
 8006038:	0b0e      	.short	0x0b0e
    {
    case USB_REQ_GET_DESCRIPTOR:

      USBD_GetDescriptor (pdev, req);
 800603a:	f7ff fe7b 	bl	8005d34 <USBD_GetDescriptor>
      break;
 800603e:	e016      	b.n	800606e <USBD_StdDevReq+0x66>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress (pdev, req);
 8006040:	f7ff ff14 	bl	8005e6c <USBD_SetAddress>
      break;
 8006044:	e013      	b.n	800606e <USBD_StdDevReq+0x66>

    case USB_REQ_SET_CONFIGURATION:
      USBD_SetConfig (pdev, req);
 8006046:	f7ff ff39 	bl	8005ebc <USBD_SetConfig>
      break;
 800604a:	e010      	b.n	800606e <USBD_StdDevReq+0x66>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig (pdev, req);
 800604c:	f7ff ff8e 	bl	8005f6c <USBD_GetConfig>
      break;
 8006050:	e00d      	b.n	800606e <USBD_StdDevReq+0x66>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus (pdev, req);
 8006052:	f7ff ffab 	bl	8005fac <USBD_GetStatus>
      break;
 8006056:	e00a      	b.n	800606e <USBD_StdDevReq+0x66>


    case USB_REQ_SET_FEATURE:
      USBD_SetFeature (pdev, req);
 8006058:	f7ff fe44 	bl	8005ce4 <USBD_SetFeature>
      break;
 800605c:	e007      	b.n	800606e <USBD_StdDevReq+0x66>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature (pdev, req);
 800605e:	f7ff ffc1 	bl	8005fe4 <USBD_ClrFeature>
      break;
 8006062:	e004      	b.n	800606e <USBD_StdDevReq+0x66>

    default:
      USBD_CtlError(pdev, req);
 8006064:	f7ff fe5c 	bl	8005d20 <USBD_CtlError>
      break;
 8006068:	e001      	b.n	800606e <USBD_StdDevReq+0x66>
    }
    break;

  default:
    USBD_CtlError(pdev, req);
 800606a:	f7ff fe59 	bl	8005d20 <USBD_CtlError>
    break;
  }

  return ret;
}
 800606e:	2000      	movs	r0, #0
 8006070:	bd08      	pop	{r3, pc}
 8006072:	bf00      	nop

08006074 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8006074:	b538      	push	{r3, r4, r5, lr}
 8006076:	4605      	mov	r5, r0
 8006078:	460c      	mov	r4, r1
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800607a:	780b      	ldrb	r3, [r1, #0]
 800607c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006080:	2b20      	cmp	r3, #32
 8006082:	d002      	beq.n	800608a <USBD_StdItfReq+0x16>
 8006084:	2b40      	cmp	r3, #64	; 0x40
 8006086:	d000      	beq.n	800608a <USBD_StdItfReq+0x16>
 8006088:	b9f3      	cbnz	r3, 80060c8 <USBD_StdItfReq+0x54>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800608a:	f895 3274 	ldrb.w	r3, [r5, #628]	; 0x274
 800608e:	3b01      	subs	r3, #1
 8006090:	2b02      	cmp	r3, #2
 8006092:	d814      	bhi.n	80060be <USBD_StdItfReq+0x4a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006094:	7923      	ldrb	r3, [r4, #4]
 8006096:	2b01      	cmp	r3, #1
 8006098:	d80c      	bhi.n	80060b4 <USBD_StdItfReq+0x40>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 800609a:	f8d5 328c 	ldr.w	r3, [r5, #652]	; 0x28c
 800609e:	689b      	ldr	r3, [r3, #8]
 80060a0:	4621      	mov	r1, r4
 80060a2:	4628      	mov	r0, r5
 80060a4:	4798      	blx	r3

        if ((req->wLength == 0U) && (ret == USBD_OK))
 80060a6:	88e3      	ldrh	r3, [r4, #6]
 80060a8:	b983      	cbnz	r3, 80060cc <USBD_StdItfReq+0x58>
 80060aa:	b978      	cbnz	r0, 80060cc <USBD_StdItfReq+0x58>
        {
          USBD_CtlSendStatus(pdev);
 80060ac:	4628      	mov	r0, r5
 80060ae:	f000 f961 	bl	8006374 <USBD_CtlSendStatus>
 80060b2:	e00b      	b.n	80060cc <USBD_StdItfReq+0x58>
        }
      }
      else
      {
        USBD_CtlError(pdev, req);
 80060b4:	4621      	mov	r1, r4
 80060b6:	4628      	mov	r0, r5
 80060b8:	f7ff fe32 	bl	8005d20 <USBD_CtlError>
 80060bc:	e006      	b.n	80060cc <USBD_StdItfReq+0x58>
      }
      break;

    default:
      USBD_CtlError(pdev, req);
 80060be:	4621      	mov	r1, r4
 80060c0:	4628      	mov	r0, r5
 80060c2:	f7ff fe2d 	bl	8005d20 <USBD_CtlError>
      break;
 80060c6:	e001      	b.n	80060cc <USBD_StdItfReq+0x58>
    }
    break;

  default:
    USBD_CtlError(pdev, req);
 80060c8:	f7ff fe2a 	bl	8005d20 <USBD_CtlError>
    break;
  }

  return USBD_OK;
}
 80060cc:	2000      	movs	r0, #0
 80060ce:	bd38      	pop	{r3, r4, r5, pc}

080060d0 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 80060d0:	b538      	push	{r3, r4, r5, lr}
 80060d2:	4604      	mov	r4, r0

  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);
 80060d4:	888a      	ldrh	r2, [r1, #4]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80060d6:	780b      	ldrb	r3, [r1, #0]
 80060d8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80060dc:	2b20      	cmp	r3, #32
 80060de:	d006      	beq.n	80060ee <USBD_StdEPReq+0x1e>
 80060e0:	b2d0      	uxtb	r0, r2
 80060e2:	2b40      	cmp	r3, #64	; 0x40
 80060e4:	d003      	beq.n	80060ee <USBD_StdEPReq+0x1e>
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	f040 80f3 	bne.w	80062d2 <USBD_StdEPReq+0x202>
 80060ec:	e006      	b.n	80060fc <USBD_StdEPReq+0x2c>
  {

  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup (pdev, req);
 80060ee:	f8d4 328c 	ldr.w	r3, [r4, #652]	; 0x28c
 80060f2:	689b      	ldr	r3, [r3, #8]
 80060f4:	4620      	mov	r0, r4
 80060f6:	4798      	blx	r3
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 80060f8:	2000      	movs	r0, #0
  {

  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup (pdev, req);
    break;
 80060fa:	bd38      	pop	{r3, r4, r5, pc}

  case USB_REQ_TYPE_STANDARD:
    /* Check if it is a class request */
    if ((req->bmRequest & 0x60U) == 0x20U)
 80060fc:	2b20      	cmp	r3, #32
 80060fe:	d105      	bne.n	800610c <USBD_StdEPReq+0x3c>
    {
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 8006100:	f8d4 328c 	ldr.w	r3, [r4, #652]	; 0x28c
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	4620      	mov	r0, r4
 8006108:	4798      	blx	r3

      return ret;
 800610a:	bd38      	pop	{r3, r4, r5, pc}
    }

    switch (req->bRequest)
 800610c:	784b      	ldrb	r3, [r1, #1]
 800610e:	2b01      	cmp	r3, #1
 8006110:	d032      	beq.n	8006178 <USBD_StdEPReq+0xa8>
 8006112:	2b00      	cmp	r3, #0
 8006114:	d05e      	beq.n	80061d4 <USBD_StdEPReq+0x104>
 8006116:	2b03      	cmp	r3, #3
 8006118:	f040 80d6 	bne.w	80062c8 <USBD_StdEPReq+0x1f8>
    {

    case USB_REQ_SET_FEATURE :

      switch (pdev->dev_state)
 800611c:	f894 3274 	ldrb.w	r3, [r4, #628]	; 0x274
 8006120:	2b02      	cmp	r3, #2
 8006122:	d002      	beq.n	800612a <USBD_StdEPReq+0x5a>
 8006124:	2b03      	cmp	r3, #3
 8006126:	d012      	beq.n	800614e <USBD_StdEPReq+0x7e>
 8006128:	e021      	b.n	800616e <USBD_StdEPReq+0x9e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800612a:	b158      	cbz	r0, 8006144 <USBD_StdEPReq+0x74>
 800612c:	2880      	cmp	r0, #128	; 0x80
 800612e:	d009      	beq.n	8006144 <USBD_StdEPReq+0x74>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 8006130:	4601      	mov	r1, r0
 8006132:	4620      	mov	r0, r4
 8006134:	f7fa fd96 	bl	8000c64 <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 8006138:	2180      	movs	r1, #128	; 0x80
 800613a:	4620      	mov	r0, r4
 800613c:	f7fa fd92 	bl	8000c64 <USBD_LL_StallEP>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 8006140:	2000      	movs	r0, #0
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
        {
          USBD_LL_StallEP(pdev, ep_addr);
          USBD_LL_StallEP(pdev, 0x80U);
 8006142:	bd38      	pop	{r3, r4, r5, pc}
        }
        else
        {
          USBD_CtlError(pdev, req);
 8006144:	4620      	mov	r0, r4
 8006146:	f7ff fdeb 	bl	8005d20 <USBD_CtlError>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 800614a:	2000      	movs	r0, #0
 800614c:	bd38      	pop	{r3, r4, r5, pc}
          USBD_CtlError(pdev, req);
        }
        break;

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800614e:	884b      	ldrh	r3, [r1, #2]
 8006150:	b943      	cbnz	r3, 8006164 <USBD_StdEPReq+0x94>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006152:	b138      	cbz	r0, 8006164 <USBD_StdEPReq+0x94>
 8006154:	2880      	cmp	r0, #128	; 0x80
 8006156:	d005      	beq.n	8006164 <USBD_StdEPReq+0x94>
 8006158:	88cb      	ldrh	r3, [r1, #6]
 800615a:	b91b      	cbnz	r3, 8006164 <USBD_StdEPReq+0x94>
          {
            USBD_LL_StallEP(pdev, ep_addr);
 800615c:	4601      	mov	r1, r0
 800615e:	4620      	mov	r0, r4
 8006160:	f7fa fd80 	bl	8000c64 <USBD_LL_StallEP>
          }
        }
        USBD_CtlSendStatus(pdev);
 8006164:	4620      	mov	r0, r4
 8006166:	f000 f905 	bl	8006374 <USBD_CtlSendStatus>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 800616a:	2000      	movs	r0, #0
            USBD_LL_StallEP(pdev, ep_addr);
          }
        }
        USBD_CtlSendStatus(pdev);

        break;
 800616c:	bd38      	pop	{r3, r4, r5, pc}

      default:
        USBD_CtlError(pdev, req);
 800616e:	4620      	mov	r0, r4
 8006170:	f7ff fdd6 	bl	8005d20 <USBD_CtlError>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 8006174:	2000      	movs	r0, #0

        break;

      default:
        USBD_CtlError(pdev, req);
        break;
 8006176:	bd38      	pop	{r3, r4, r5, pc}
      }
      break;

    case USB_REQ_CLEAR_FEATURE :

      switch (pdev->dev_state)
 8006178:	f894 3274 	ldrb.w	r3, [r4, #628]	; 0x274
 800617c:	2b02      	cmp	r3, #2
 800617e:	d002      	beq.n	8006186 <USBD_StdEPReq+0xb6>
 8006180:	2b03      	cmp	r3, #3
 8006182:	d012      	beq.n	80061aa <USBD_StdEPReq+0xda>
 8006184:	e021      	b.n	80061ca <USBD_StdEPReq+0xfa>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006186:	b158      	cbz	r0, 80061a0 <USBD_StdEPReq+0xd0>
 8006188:	2880      	cmp	r0, #128	; 0x80
 800618a:	d009      	beq.n	80061a0 <USBD_StdEPReq+0xd0>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 800618c:	4601      	mov	r1, r0
 800618e:	4620      	mov	r0, r4
 8006190:	f7fa fd68 	bl	8000c64 <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 8006194:	2180      	movs	r1, #128	; 0x80
 8006196:	4620      	mov	r0, r4
 8006198:	f7fa fd64 	bl	8000c64 <USBD_LL_StallEP>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 800619c:	2000      	movs	r0, #0
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
        {
          USBD_LL_StallEP(pdev, ep_addr);
          USBD_LL_StallEP(pdev, 0x80U);
 800619e:	bd38      	pop	{r3, r4, r5, pc}
        }
        else
        {
          USBD_CtlError(pdev, req);
 80061a0:	4620      	mov	r0, r4
 80061a2:	f7ff fdbd 	bl	8005d20 <USBD_CtlError>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 80061a6:	2000      	movs	r0, #0
 80061a8:	bd38      	pop	{r3, r4, r5, pc}
          USBD_CtlError(pdev, req);
        }
        break;

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 80061aa:	884b      	ldrh	r3, [r1, #2]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	f040 8095 	bne.w	80062dc <USBD_StdEPReq+0x20c>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 80061b2:	f010 0f7f 	tst.w	r0, #127	; 0x7f
 80061b6:	d003      	beq.n	80061c0 <USBD_StdEPReq+0xf0>
          {
            USBD_LL_ClearStallEP(pdev, ep_addr);
 80061b8:	4601      	mov	r1, r0
 80061ba:	4620      	mov	r0, r4
 80061bc:	f7fa fd5a 	bl	8000c74 <USBD_LL_ClearStallEP>
          }
          USBD_CtlSendStatus(pdev);
 80061c0:	4620      	mov	r0, r4
 80061c2:	f000 f8d7 	bl	8006374 <USBD_CtlSendStatus>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 80061c6:	2000      	movs	r0, #0
 80061c8:	bd38      	pop	{r3, r4, r5, pc}
          USBD_CtlSendStatus(pdev);
        }
        break;

      default:
        USBD_CtlError(pdev, req);
 80061ca:	4620      	mov	r0, r4
 80061cc:	f7ff fda8 	bl	8005d20 <USBD_CtlError>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 80061d0:	2000      	movs	r0, #0
        }
        break;

      default:
        USBD_CtlError(pdev, req);
        break;
 80061d2:	bd38      	pop	{r3, r4, r5, pc}
      }
      break;

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 80061d4:	f894 3274 	ldrb.w	r3, [r4, #628]	; 0x274
 80061d8:	2b02      	cmp	r3, #2
 80061da:	d002      	beq.n	80061e2 <USBD_StdEPReq+0x112>
 80061dc:	2b03      	cmp	r3, #3
 80061de:	d025      	beq.n	800622c <USBD_StdEPReq+0x15c>
 80061e0:	e06d      	b.n	80062be <USBD_StdEPReq+0x1ee>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80061e2:	b130      	cbz	r0, 80061f2 <USBD_StdEPReq+0x122>
 80061e4:	2880      	cmp	r0, #128	; 0x80
 80061e6:	d004      	beq.n	80061f2 <USBD_StdEPReq+0x122>
        {
          USBD_CtlError(pdev, req);
 80061e8:	4620      	mov	r0, r4
 80061ea:	f7ff fd99 	bl	8005d20 <USBD_CtlError>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 80061ee:	2000      	movs	r0, #0
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
        {
          USBD_CtlError(pdev, req);
          break;
 80061f0:	bd38      	pop	{r3, r4, r5, pc}
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 80061f2:	f012 0f80 	tst.w	r2, #128	; 0x80
 80061f6:	d009      	beq.n	800620c <USBD_StdEPReq+0x13c>
 80061f8:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 80061fc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006200:	0083      	lsls	r3, r0, #2
 8006202:	f103 0110 	add.w	r1, r3, #16
 8006206:	4421      	add	r1, r4
 8006208:	3104      	adds	r1, #4
 800620a:	e007      	b.n	800621c <USBD_StdEPReq+0x14c>
          &pdev->ep_out[ep_addr & 0x7FU];
 800620c:	f000 007f 	and.w	r0, r0, #127	; 0x7f
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
        {
          USBD_CtlError(pdev, req);
          break;
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 8006210:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006214:	0083      	lsls	r3, r0, #2
 8006216:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800621a:	18e1      	adds	r1, r4, r3
          &pdev->ep_out[ep_addr & 0x7FU];

          pep->status = 0x0000U;
 800621c:	2500      	movs	r5, #0
 800621e:	600d      	str	r5, [r1, #0]

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 8006220:	2202      	movs	r2, #2
 8006222:	4620      	mov	r0, r4
 8006224:	f000 f878 	bl	8006318 <USBD_CtlSendData>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 8006228:	4628      	mov	r0, r5
          &pdev->ep_out[ep_addr & 0x7FU];

          pep->status = 0x0000U;

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
          break;
 800622a:	bd38      	pop	{r3, r4, r5, pc}

      case USBD_STATE_CONFIGURED:
        if((ep_addr & 0x80U) == 0x80U)
 800622c:	b252      	sxtb	r2, r2
 800622e:	2a00      	cmp	r2, #0
 8006230:	da0c      	bge.n	800624c <USBD_StdEPReq+0x17c>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006232:	f000 030f 	and.w	r3, r0, #15
 8006236:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800623a:	009d      	lsls	r5, r3, #2
 800623c:	4425      	add	r5, r4
 800623e:	69ab      	ldr	r3, [r5, #24]
 8006240:	b993      	cbnz	r3, 8006268 <USBD_StdEPReq+0x198>
          {
            USBD_CtlError(pdev, req);
 8006242:	4620      	mov	r0, r4
 8006244:	f7ff fd6c 	bl	8005d20 <USBD_CtlError>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 8006248:	2000      	movs	r0, #0
        if((ep_addr & 0x80U) == 0x80U)
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
          {
            USBD_CtlError(pdev, req);
            break;
 800624a:	bd38      	pop	{r3, r4, r5, pc}
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800624c:	f000 030f 	and.w	r3, r0, #15
 8006250:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006254:	009d      	lsls	r5, r3, #2
 8006256:	4425      	add	r5, r4
 8006258:	f8d5 3144 	ldr.w	r3, [r5, #324]	; 0x144
 800625c:	b923      	cbnz	r3, 8006268 <USBD_StdEPReq+0x198>
          {
            USBD_CtlError(pdev, req);
 800625e:	4620      	mov	r0, r4
 8006260:	f7ff fd5e 	bl	8005d20 <USBD_CtlError>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 8006264:	2000      	movs	r0, #0
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
          {
            USBD_CtlError(pdev, req);
            break;
 8006266:	bd38      	pop	{r3, r4, r5, pc}
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 8006268:	2a00      	cmp	r2, #0
 800626a:	da09      	bge.n	8006280 <USBD_StdEPReq+0x1b0>
 800626c:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8006270:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8006274:	0093      	lsls	r3, r2, #2
 8006276:	f103 0510 	add.w	r5, r3, #16
 800627a:	4425      	add	r5, r4
 800627c:	3504      	adds	r5, #4
 800627e:	e007      	b.n	8006290 <USBD_StdEPReq+0x1c0>
          &pdev->ep_out[ep_addr & 0x7FU];
 8006280:	f000 027f 	and.w	r2, r0, #127	; 0x7f
            USBD_CtlError(pdev, req);
            break;
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 8006284:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8006288:	0093      	lsls	r3, r2, #2
 800628a:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800628e:	18e5      	adds	r5, r4, r3
          &pdev->ep_out[ep_addr & 0x7FU];

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006290:	b108      	cbz	r0, 8006296 <USBD_StdEPReq+0x1c6>
 8006292:	2880      	cmp	r0, #128	; 0x80
 8006294:	d102      	bne.n	800629c <USBD_StdEPReq+0x1cc>
          {
            pep->status = 0x0000U;
 8006296:	2300      	movs	r3, #0
 8006298:	602b      	str	r3, [r5, #0]
 800629a:	e009      	b.n	80062b0 <USBD_StdEPReq+0x1e0>
          }
          else if(USBD_LL_IsStallEP(pdev, ep_addr))
 800629c:	4601      	mov	r1, r0
 800629e:	4620      	mov	r0, r4
 80062a0:	f7fa fc9c 	bl	8000bdc <USBD_LL_IsStallEP>
 80062a4:	b110      	cbz	r0, 80062ac <USBD_StdEPReq+0x1dc>
          {
            pep->status = 0x0001U;
 80062a6:	2301      	movs	r3, #1
 80062a8:	602b      	str	r3, [r5, #0]
 80062aa:	e001      	b.n	80062b0 <USBD_StdEPReq+0x1e0>
          }
          else
          {
            pep->status = 0x0000U;
 80062ac:	2300      	movs	r3, #0
 80062ae:	602b      	str	r3, [r5, #0]
          }

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 80062b0:	2202      	movs	r2, #2
 80062b2:	4629      	mov	r1, r5
 80062b4:	4620      	mov	r0, r4
 80062b6:	f000 f82f 	bl	8006318 <USBD_CtlSendData>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 80062ba:	2000      	movs	r0, #0
          {
            pep->status = 0x0000U;
          }

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
          break;
 80062bc:	bd38      	pop	{r3, r4, r5, pc}

      default:
        USBD_CtlError(pdev, req);
 80062be:	4620      	mov	r0, r4
 80062c0:	f7ff fd2e 	bl	8005d20 <USBD_CtlError>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 80062c4:	2000      	movs	r0, #0
          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
          break;

      default:
        USBD_CtlError(pdev, req);
        break;
 80062c6:	bd38      	pop	{r3, r4, r5, pc}
      }
      break;

    default:
      USBD_CtlError(pdev, req);
 80062c8:	4620      	mov	r0, r4
 80062ca:	f7ff fd29 	bl	8005d20 <USBD_CtlError>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 80062ce:	2000      	movs	r0, #0
      }
      break;

    default:
      USBD_CtlError(pdev, req);
      break;
 80062d0:	bd38      	pop	{r3, r4, r5, pc}
    }
    break;

  default:
    USBD_CtlError(pdev, req);
 80062d2:	4620      	mov	r0, r4
 80062d4:	f7ff fd24 	bl	8005d20 <USBD_CtlError>
    break;
  }

  return ret;
 80062d8:	2000      	movs	r0, #0
    }
    break;

  default:
    USBD_CtlError(pdev, req);
    break;
 80062da:	bd38      	pop	{r3, r4, r5, pc}
  }

  return ret;
 80062dc:	2000      	movs	r0, #0
}
 80062de:	bd38      	pop	{r3, r4, r5, pc}

080062e0 <USBD_GetString>:
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
  uint8_t idx = 0U;

  if (desc != NULL)
 80062e0:	b1c8      	cbz	r0, 8006316 <USBD_GetString+0x36>
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80062e2:	b570      	push	{r4, r5, r6, lr}
 80062e4:	460d      	mov	r5, r1
 80062e6:	4616      	mov	r6, r2
 80062e8:	4604      	mov	r4, r0
  uint8_t idx = 0U;

  if (desc != NULL)
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 80062ea:	f7ff fcf1 	bl	8005cd0 <USBD_GetLen>
 80062ee:	3001      	adds	r0, #1
 80062f0:	0040      	lsls	r0, r0, #1
 80062f2:	8030      	strh	r0, [r6, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 80062f4:	7028      	strb	r0, [r5, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80062f6:	2303      	movs	r3, #3
 80062f8:	706b      	strb	r3, [r5, #1]
 80062fa:	2302      	movs	r3, #2

    while (*desc != '\0')
 80062fc:	e007      	b.n	800630e <USBD_GetString+0x2e>
    {
      unicode[idx++] = *desc++;
 80062fe:	1c5a      	adds	r2, r3, #1
 8006300:	b2d2      	uxtb	r2, r2
 8006302:	3401      	adds	r4, #1
 8006304:	54e9      	strb	r1, [r5, r3]
      unicode[idx++] =  0U;
 8006306:	3302      	adds	r3, #2
 8006308:	b2db      	uxtb	r3, r3
 800630a:	2100      	movs	r1, #0
 800630c:	54a9      	strb	r1, [r5, r2]
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
    unicode[idx++] = *(uint8_t *)(void *)len;
    unicode[idx++] = USB_DESC_TYPE_STRING;

    while (*desc != '\0')
 800630e:	7821      	ldrb	r1, [r4, #0]
 8006310:	2900      	cmp	r1, #0
 8006312:	d1f4      	bne.n	80062fe <USBD_GetString+0x1e>
 8006314:	bd70      	pop	{r4, r5, r6, pc}
 8006316:	4770      	bx	lr

08006318 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                     uint16_t len)
{
 8006318:	b510      	push	{r4, lr}
 800631a:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800631c:	2202      	movs	r2, #2
 800631e:	f8c0 226c 	str.w	r2, [r0, #620]	; 0x26c
  pdev->ep_in[0].total_length = len;
 8006322:	61c3      	str	r3, [r0, #28]
  pdev->ep_in[0].rem_length   = len;
 8006324:	6203      	str	r3, [r0, #32]

 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 8006326:	460a      	mov	r2, r1
 8006328:	2100      	movs	r1, #0
 800632a:	f7fa fcb3 	bl	8000c94 <USBD_LL_Transmit>

  return USBD_OK;
}
 800632e:	2000      	movs	r0, #0
 8006330:	bd10      	pop	{r4, pc}
 8006332:	bf00      	nop

08006334 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData (USBD_HandleTypeDef *pdev,
                                             uint8_t *pbuf, uint16_t len)
{
 8006334:	b508      	push	{r3, lr}
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 8006336:	4613      	mov	r3, r2
 8006338:	460a      	mov	r2, r1
 800633a:	2100      	movs	r1, #0
 800633c:	f7fa fcaa 	bl	8000c94 <USBD_LL_Transmit>

  return USBD_OK;
}
 8006340:	2000      	movs	r0, #0
 8006342:	bd08      	pop	{r3, pc}

08006344 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                      uint16_t len)
{
 8006344:	b510      	push	{r4, lr}
 8006346:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8006348:	2203      	movs	r2, #3
 800634a:	f8c0 226c 	str.w	r2, [r0, #620]	; 0x26c
  pdev->ep_out[0].total_length = len;
 800634e:	f8c0 3148 	str.w	r3, [r0, #328]	; 0x148
  pdev->ep_out[0].rem_length   = len;
 8006352:	f8c0 314c 	str.w	r3, [r0, #332]	; 0x14c

  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, pbuf, len);
 8006356:	460a      	mov	r2, r1
 8006358:	2100      	movs	r1, #0
 800635a:	f7fa fca3 	bl	8000ca4 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800635e:	2000      	movs	r0, #0
 8006360:	bd10      	pop	{r4, pc}
 8006362:	bf00      	nop

08006364 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                       uint16_t len)
{
 8006364:	b508      	push	{r3, lr}
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006366:	4613      	mov	r3, r2
 8006368:	460a      	mov	r2, r1
 800636a:	2100      	movs	r1, #0
 800636c:	f7fa fc9a 	bl	8000ca4 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8006370:	2000      	movs	r0, #0
 8006372:	bd08      	pop	{r3, pc}

08006374 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus (USBD_HandleTypeDef *pdev)
{
 8006374:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006376:	2304      	movs	r3, #4
 8006378:	f8c0 326c 	str.w	r3, [r0, #620]	; 0x26c

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800637c:	2300      	movs	r3, #0
 800637e:	461a      	mov	r2, r3
 8006380:	4619      	mov	r1, r3
 8006382:	f7fa fc87 	bl	8000c94 <USBD_LL_Transmit>

  return USBD_OK;
}
 8006386:	2000      	movs	r0, #0
 8006388:	bd08      	pop	{r3, pc}
 800638a:	bf00      	nop

0800638c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus (USBD_HandleTypeDef *pdev)
{
 800638c:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800638e:	2305      	movs	r3, #5
 8006390:	f8c0 326c 	str.w	r3, [r0, #620]	; 0x26c

 /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 8006394:	2300      	movs	r3, #0
 8006396:	461a      	mov	r2, r3
 8006398:	4619      	mov	r1, r3
 800639a:	f7fa fc83 	bl	8000ca4 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800639e:	2000      	movs	r0, #0
 80063a0:	bd08      	pop	{r3, pc}
 80063a2:	bf00      	nop

080063a4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{
 80063a4:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80063a6:	f8d0 4290 	ldr.w	r4, [r0, #656]	; 0x290

  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80063aa:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 80063ae:	b15b      	cbz	r3, 80063c8 <USBD_CDC_EP0_RxReady+0x24>
 80063b0:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 80063b4:	28ff      	cmp	r0, #255	; 0xff
 80063b6:	d007      	beq.n	80063c8 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80063b8:	689b      	ldr	r3, [r3, #8]
 80063ba:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 80063be:	4621      	mov	r1, r4
 80063c0:	4798      	blx	r3
                                                      (uint8_t *)(void *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFFU;
 80063c2:	23ff      	movs	r3, #255	; 0xff
 80063c4:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200

  }
  return USBD_OK;
}
 80063c8:	2000      	movs	r0, #0
 80063ca:	bd10      	pop	{r4, pc}

080063cc <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgFSDesc);
 80063cc:	2343      	movs	r3, #67	; 0x43
 80063ce:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 80063d0:	4800      	ldr	r0, [pc, #0]	; (80063d4 <USBD_CDC_GetFSCfgDesc+0x8>)
 80063d2:	4770      	bx	lr
 80063d4:	20000074 	.word	0x20000074

080063d8 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgHSDesc);
 80063d8:	2343      	movs	r3, #67	; 0x43
 80063da:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 80063dc:	4800      	ldr	r0, [pc, #0]	; (80063e0 <USBD_CDC_GetHSCfgDesc+0x8>)
 80063de:	4770      	bx	lr
 80063e0:	20000140 	.word	0x20000140

080063e4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 80063e4:	2343      	movs	r3, #67	; 0x43
 80063e6:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 80063e8:	4800      	ldr	r0, [pc, #0]	; (80063ec <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 80063ea:	4770      	bx	lr
 80063ec:	200000fc 	.word	0x200000fc

080063f0 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 80063f0:	230a      	movs	r3, #10
 80063f2:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 80063f4:	4800      	ldr	r0, [pc, #0]	; (80063f8 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 80063f6:	4770      	bx	lr
 80063f8:	200000f0 	.word	0x200000f0

080063fc <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80063fc:	b538      	push	{r3, r4, r5, lr}
 80063fe:	4604      	mov	r4, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8006400:	f8d0 5290 	ldr.w	r5, [r0, #656]	; 0x290

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8006404:	f7fa fc02 	bl	8000c0c <USBD_LL_GetRxDataSize>
 8006408:	f8c5 020c 	str.w	r0, [r5, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 800640c:	f8d4 3290 	ldr.w	r3, [r4, #656]	; 0x290
 8006410:	b14b      	cbz	r3, 8006426 <USBD_CDC_DataOut+0x2a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006412:	f8d4 3294 	ldr.w	r3, [r4, #660]	; 0x294
 8006416:	68db      	ldr	r3, [r3, #12]
 8006418:	f505 7103 	add.w	r1, r5, #524	; 0x20c
 800641c:	f8d5 0204 	ldr.w	r0, [r5, #516]	; 0x204
 8006420:	4798      	blx	r3

    return USBD_OK;
 8006422:	2000      	movs	r0, #0
 8006424:	bd38      	pop	{r3, r4, r5, pc}
  }
  else
  {
    return USBD_FAIL;
 8006426:	2002      	movs	r0, #2
  }
}
 8006428:	bd38      	pop	{r3, r4, r5, pc}
 800642a:	bf00      	nop

0800642c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800642c:	b570      	push	{r4, r5, r6, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)pdev->pClassData;
 800642e:	f8d0 2290 	ldr.w	r2, [r0, #656]	; 0x290
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8006432:	f8d0 5298 	ldr.w	r5, [r0, #664]	; 0x298

  if(pdev->pClassData != NULL)
 8006436:	b1fa      	cbz	r2, 8006478 <USBD_CDC_DataIn+0x4c>
  {
    if((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8006438:	eb01 0481 	add.w	r4, r1, r1, lsl #2
 800643c:	00a3      	lsls	r3, r4, #2
 800643e:	4403      	add	r3, r0
 8006440:	69db      	ldr	r3, [r3, #28]
 8006442:	b1ab      	cbz	r3, 8006470 <USBD_CDC_DataIn+0x44>
 8006444:	ebc1 06c1 	rsb	r6, r1, r1, lsl #3
 8006448:	00b4      	lsls	r4, r6, #2
 800644a:	442c      	add	r4, r5
 800644c:	6c65      	ldr	r5, [r4, #68]	; 0x44
 800644e:	fbb3 f4f5 	udiv	r4, r3, r5
 8006452:	fb05 3314 	mls	r3, r5, r4, r3
 8006456:	b95b      	cbnz	r3, 8006470 <USBD_CDC_DataIn+0x44>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8006458:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 800645c:	0093      	lsls	r3, r2, #2
 800645e:	4403      	add	r3, r0
 8006460:	2400      	movs	r4, #0
 8006462:	61dc      	str	r4, [r3, #28]

      /* Send ZLP */
      USBD_LL_Transmit (pdev, epnum, NULL, 0U);
 8006464:	4623      	mov	r3, r4
 8006466:	4622      	mov	r2, r4
 8006468:	f7fa fc14 	bl	8000c94 <USBD_LL_Transmit>
    }
    else
    {
      hcdc->TxState = 0U;
    }
    return USBD_OK;
 800646c:	4620      	mov	r0, r4
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;

      /* Send ZLP */
      USBD_LL_Transmit (pdev, epnum, NULL, 0U);
 800646e:	bd70      	pop	{r4, r5, r6, pc}
    }
    else
    {
      hcdc->TxState = 0U;
 8006470:	2000      	movs	r0, #0
 8006472:	f8c2 0214 	str.w	r0, [r2, #532]	; 0x214
 8006476:	bd70      	pop	{r4, r5, r6, pc}
    }
    return USBD_OK;
  }
  else
  {
    return USBD_FAIL;
 8006478:	2002      	movs	r0, #2
  }
}
 800647a:	bd70      	pop	{r4, r5, r6, pc}

0800647c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 800647c:	b570      	push	{r4, r5, r6, lr}
 800647e:	b082      	sub	sp, #8
 8006480:	4605      	mov	r5, r0
 8006482:	460c      	mov	r4, r1
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8006484:	f8d0 6290 	ldr.w	r6, [r0, #656]	; 0x290
  uint8_t ifalt = 0U;
 8006488:	2300      	movs	r3, #0
 800648a:	f88d 3007 	strb.w	r3, [sp, #7]
  uint16_t status_info = 0U;
 800648e:	f8ad 3004 	strh.w	r3, [sp, #4]
  uint8_t ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006492:	780b      	ldrb	r3, [r1, #0]
 8006494:	f013 0260 	ands.w	r2, r3, #96	; 0x60
 8006498:	d027      	beq.n	80064ea <USBD_CDC_Setup+0x6e>
 800649a:	2a20      	cmp	r2, #32
 800649c:	d154      	bne.n	8006548 <USBD_CDC_Setup+0xcc>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 800649e:	88ca      	ldrh	r2, [r1, #6]
 80064a0:	b1da      	cbz	r2, 80064da <USBD_CDC_Setup+0x5e>
    {
      if (req->bmRequest & 0x80U)
 80064a2:	f013 0f80 	tst.w	r3, #128	; 0x80
 80064a6:	d00c      	beq.n	80064c2 <USBD_CDC_Setup+0x46>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80064a8:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	4631      	mov	r1, r6
 80064b0:	7860      	ldrb	r0, [r4, #1]
 80064b2:	4798      	blx	r3
                                                          (uint8_t *)(void *)hcdc->data,
                                                          req->wLength);

          USBD_CtlSendData (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80064b4:	88e2      	ldrh	r2, [r4, #6]
 80064b6:	4631      	mov	r1, r6
 80064b8:	4628      	mov	r0, r5
 80064ba:	f7ff ff2d 	bl	8006318 <USBD_CtlSendData>
                                USBD_SetupReqTypedef *req)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  uint8_t ifalt = 0U;
  uint16_t status_info = 0U;
  uint8_t ret = USBD_OK;
 80064be:	2000      	movs	r0, #0
 80064c0:	e047      	b.n	8006552 <USBD_CDC_Setup+0xd6>

          USBD_CtlSendData (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
      }
      else
      {
        hcdc->CmdOpCode = req->bRequest;
 80064c2:	784b      	ldrb	r3, [r1, #1]
 80064c4:	f886 3200 	strb.w	r3, [r6, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 80064c8:	798b      	ldrb	r3, [r1, #6]
 80064ca:	f886 3201 	strb.w	r3, [r6, #513]	; 0x201

        USBD_CtlPrepareRx (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80064ce:	88ca      	ldrh	r2, [r1, #6]
 80064d0:	4631      	mov	r1, r6
 80064d2:	f7ff ff37 	bl	8006344 <USBD_CtlPrepareRx>
                                USBD_SetupReqTypedef *req)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  uint8_t ifalt = 0U;
  uint16_t status_info = 0U;
  uint8_t ret = USBD_OK;
 80064d6:	2000      	movs	r0, #0
 80064d8:	e03b      	b.n	8006552 <USBD_CDC_Setup+0xd6>
        USBD_CtlPrepareRx (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
      }
    }
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80064da:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 80064de:	689b      	ldr	r3, [r3, #8]
 80064e0:	2200      	movs	r2, #0
 80064e2:	7848      	ldrb	r0, [r1, #1]
 80064e4:	4798      	blx	r3
                                USBD_SetupReqTypedef *req)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  uint8_t ifalt = 0U;
  uint16_t status_info = 0U;
  uint8_t ret = USBD_OK;
 80064e6:	2000      	movs	r0, #0
 80064e8:	e033      	b.n	8006552 <USBD_CDC_Setup+0xd6>
                                                        (uint8_t *)(void *)req, 0U);
    }
    break;

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80064ea:	784b      	ldrb	r3, [r1, #1]
 80064ec:	2b0a      	cmp	r3, #10
 80064ee:	d010      	beq.n	8006512 <USBD_CDC_Setup+0x96>
 80064f0:	2b0b      	cmp	r3, #11
 80064f2:	d01d      	beq.n	8006530 <USBD_CDC_Setup+0xb4>
 80064f4:	bb23      	cbnz	r3, 8006540 <USBD_CDC_Setup+0xc4>
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80064f6:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 80064fa:	2b03      	cmp	r3, #3
 80064fc:	d105      	bne.n	800650a <USBD_CDC_Setup+0x8e>
      {
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&status_info, 2U);
 80064fe:	2202      	movs	r2, #2
 8006500:	a901      	add	r1, sp, #4
 8006502:	f7ff ff09 	bl	8006318 <USBD_CtlSendData>
                                USBD_SetupReqTypedef *req)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  uint8_t ifalt = 0U;
  uint16_t status_info = 0U;
  uint8_t ret = USBD_OK;
 8006506:	2000      	movs	r0, #0
 8006508:	e023      	b.n	8006552 <USBD_CDC_Setup+0xd6>
      {
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&status_info, 2U);
      }
      else
      {
        USBD_CtlError (pdev, req);
 800650a:	f7ff fc09 	bl	8005d20 <USBD_CtlError>
			  ret = USBD_FAIL;
 800650e:	2002      	movs	r0, #2
 8006510:	e01f      	b.n	8006552 <USBD_CDC_Setup+0xd6>
      }
      break;

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006512:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 8006516:	2b03      	cmp	r3, #3
 8006518:	d106      	bne.n	8006528 <USBD_CDC_Setup+0xac>
      {
        USBD_CtlSendData (pdev, &ifalt, 1U);
 800651a:	2201      	movs	r2, #1
 800651c:	f10d 0107 	add.w	r1, sp, #7
 8006520:	f7ff fefa 	bl	8006318 <USBD_CtlSendData>
                                USBD_SetupReqTypedef *req)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  uint8_t ifalt = 0U;
  uint16_t status_info = 0U;
  uint8_t ret = USBD_OK;
 8006524:	2000      	movs	r0, #0
 8006526:	e014      	b.n	8006552 <USBD_CDC_Setup+0xd6>
      {
        USBD_CtlSendData (pdev, &ifalt, 1U);
      }
      else
      {
        USBD_CtlError (pdev, req);
 8006528:	f7ff fbfa 	bl	8005d20 <USBD_CtlError>
			  ret = USBD_FAIL;
 800652c:	2002      	movs	r0, #2
 800652e:	e010      	b.n	8006552 <USBD_CDC_Setup+0xd6>
      }
      break;

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006530:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 8006534:	2b03      	cmp	r3, #3
 8006536:	d00b      	beq.n	8006550 <USBD_CDC_Setup+0xd4>
      {
        USBD_CtlError (pdev, req);
 8006538:	f7ff fbf2 	bl	8005d20 <USBD_CtlError>
			  ret = USBD_FAIL;
 800653c:	2002      	movs	r0, #2
 800653e:	e008      	b.n	8006552 <USBD_CDC_Setup+0xd6>
      }
      break;

    default:
      USBD_CtlError (pdev, req);
 8006540:	f7ff fbee 	bl	8005d20 <USBD_CtlError>
      ret = USBD_FAIL;
 8006544:	2002      	movs	r0, #2
      break;
 8006546:	e004      	b.n	8006552 <USBD_CDC_Setup+0xd6>
    }
    break;

  default:
    USBD_CtlError (pdev, req);
 8006548:	f7ff fbea 	bl	8005d20 <USBD_CtlError>
    ret = USBD_FAIL;
 800654c:	2002      	movs	r0, #2
    break;
 800654e:	e000      	b.n	8006552 <USBD_CDC_Setup+0xd6>
                                USBD_SetupReqTypedef *req)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  uint8_t ifalt = 0U;
  uint16_t status_info = 0U;
  uint8_t ret = USBD_OK;
 8006550:	2000      	movs	r0, #0
    ret = USBD_FAIL;
    break;
  }

  return ret;
}
 8006552:	b002      	add	sp, #8
 8006554:	bd70      	pop	{r4, r5, r6, pc}
 8006556:	bf00      	nop

08006558 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006558:	b538      	push	{r3, r4, r5, lr}
 800655a:	4604      	mov	r4, r0
  uint8_t ret = 0U;

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800655c:	2181      	movs	r1, #129	; 0x81
 800655e:	f7fa fb79 	bl	8000c54 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006562:	2500      	movs	r5, #0
 8006564:	62e5      	str	r5, [r4, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8006566:	2101      	movs	r1, #1
 8006568:	4620      	mov	r0, r4
 800656a:	f7fa fb73 	bl	8000c54 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800656e:	f8c4 5158 	str.w	r5, [r4, #344]	; 0x158

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8006572:	2182      	movs	r1, #130	; 0x82
 8006574:	4620      	mov	r0, r4
 8006576:	f7fa fb6d 	bl	8000c54 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800657a:	6425      	str	r5, [r4, #64]	; 0x40

  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 800657c:	f8d4 3290 	ldr.w	r3, [r4, #656]	; 0x290
 8006580:	b14b      	cbz	r3, 8006596 <USBD_CDC_DeInit+0x3e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8006582:	f8d4 3294 	ldr.w	r3, [r4, #660]	; 0x294
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800658a:	f8d4 0290 	ldr.w	r0, [r4, #656]	; 0x290
 800658e:	f002 f927 	bl	80087e0 <free>
    pdev->pClassData = NULL;
 8006592:	f8c4 5290 	str.w	r5, [r4, #656]	; 0x290
  }

  return ret;
}
 8006596:	2000      	movs	r0, #0
 8006598:	bd38      	pop	{r3, r4, r5, pc}
 800659a:	bf00      	nop

0800659c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800659c:	b538      	push	{r3, r4, r5, lr}
 800659e:	4604      	mov	r4, r0
  uint8_t ret = 0U;
  USBD_CDC_HandleTypeDef   *hcdc;

  if(pdev->dev_speed == USBD_SPEED_HIGH)
 80065a0:	7c03      	ldrb	r3, [r0, #16]
 80065a2:	b98b      	cbnz	r3, 80065c8 <USBD_CDC_Init+0x2c>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80065a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80065a8:	2202      	movs	r2, #2
 80065aa:	2181      	movs	r1, #129	; 0x81
 80065ac:	f7fa fb46 	bl	8000c3c <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80065b0:	2501      	movs	r5, #1
 80065b2:	62e5      	str	r5, [r4, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80065b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80065b8:	2202      	movs	r2, #2
 80065ba:	4629      	mov	r1, r5
 80065bc:	4620      	mov	r0, r4
 80065be:	f7fa fb3d 	bl	8000c3c <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80065c2:	f8c4 5158 	str.w	r5, [r4, #344]	; 0x158
 80065c6:	e00e      	b.n	80065e6 <USBD_CDC_Init+0x4a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80065c8:	2340      	movs	r3, #64	; 0x40
 80065ca:	2202      	movs	r2, #2
 80065cc:	2181      	movs	r1, #129	; 0x81
 80065ce:	f7fa fb35 	bl	8000c3c <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80065d2:	2501      	movs	r5, #1
 80065d4:	62e5      	str	r5, [r4, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80065d6:	2340      	movs	r3, #64	; 0x40
 80065d8:	2202      	movs	r2, #2
 80065da:	4629      	mov	r1, r5
 80065dc:	4620      	mov	r0, r4
 80065de:	f7fa fb2d 	bl	8000c3c <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80065e2:	f8c4 5158 	str.w	r5, [r4, #344]	; 0x158
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80065e6:	2308      	movs	r3, #8
 80065e8:	2203      	movs	r2, #3
 80065ea:	2182      	movs	r1, #130	; 0x82
 80065ec:	4620      	mov	r0, r4
 80065ee:	f7fa fb25 	bl	8000c3c <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80065f2:	2301      	movs	r3, #1
 80065f4:	6423      	str	r3, [r4, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 80065f6:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80065fa:	f002 f8e9 	bl	80087d0 <malloc>
 80065fe:	4605      	mov	r5, r0
 8006600:	f8c4 0290 	str.w	r0, [r4, #656]	; 0x290

  if(pdev->pClassData == NULL)
 8006604:	b1e8      	cbz	r0, 8006642 <USBD_CDC_Init+0xa6>
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8006606:	f8d4 3294 	ldr.w	r3, [r4, #660]	; 0x294
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800660e:	2300      	movs	r3, #0
 8006610:	f8c5 3214 	str.w	r3, [r5, #532]	; 0x214
    hcdc->RxState = 0U;
 8006614:	f8c5 3218 	str.w	r3, [r5, #536]	; 0x218

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 8006618:	7c23      	ldrb	r3, [r4, #16]
 800661a:	b94b      	cbnz	r3, 8006630 <USBD_CDC_Init+0x94>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800661c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006620:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 8006624:	2101      	movs	r1, #1
 8006626:	4620      	mov	r0, r4
 8006628:	f7fa fb3c 	bl	8000ca4 <USBD_LL_PrepareReceive>
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
  uint8_t ret = 0U;
 800662c:	2000      	movs	r0, #0
 800662e:	bd38      	pop	{r3, r4, r5, pc}
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006630:	2340      	movs	r3, #64	; 0x40
 8006632:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 8006636:	2101      	movs	r1, #1
 8006638:	4620      	mov	r0, r4
 800663a:	f7fa fb33 	bl	8000ca4 <USBD_LL_PrepareReceive>
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
  uint8_t ret = 0U;
 800663e:	2000      	movs	r0, #0
 8006640:	bd38      	pop	{r3, r4, r5, pc}

  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));

  if(pdev->pClassData == NULL)
  {
    ret = 1U;
 8006642:	2001      	movs	r0, #1
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
}
 8006644:	bd38      	pop	{r3, r4, r5, pc}
 8006646:	bf00      	nop

08006648 <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev,
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;

  if(fops != NULL)
 8006648:	b119      	cbz	r1, 8006652 <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData= fops;
 800664a:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
    ret = USBD_OK;
 800664e:	2000      	movs	r0, #0
 8006650:	4770      	bx	lr
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev,
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
 8006652:	2002      	movs	r0, #2
    pdev->pUserData= fops;
    ret = USBD_OK;
  }

  return ret;
}
 8006654:	4770      	bx	lr
 8006656:	bf00      	nop

08006658 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8006658:	f8d0 3290 	ldr.w	r3, [r0, #656]	; 0x290

  hcdc->TxBuffer = pbuff;
 800665c:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8006660:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
}
 8006664:	2000      	movs	r0, #0
 8006666:	4770      	bx	lr

08006668 <USBD_CDC_SetRxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8006668:	f8d0 3290 	ldr.w	r3, [r0, #656]	; 0x290

  hcdc->RxBuffer = pbuff;
 800666c:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204

  return USBD_OK;
}
 8006670:	2000      	movs	r0, #0
 8006672:	4770      	bx	lr

08006674 <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8006674:	f8d0 2290 	ldr.w	r2, [r0, #656]	; 0x290

  if(pdev->pClassData != NULL)
 8006678:	b192      	cbz	r2, 80066a0 <USBD_CDC_TransmitPacket+0x2c>
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800667a:	b508      	push	{r3, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;

  if(pdev->pClassData != NULL)
  {
    if(hcdc->TxState == 0U)
 800667c:	f8d2 3214 	ldr.w	r3, [r2, #532]	; 0x214
 8006680:	b983      	cbnz	r3, 80066a4 <USBD_CDC_TransmitPacket+0x30>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8006682:	2301      	movs	r3, #1
 8006684:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8006688:	f8d2 3210 	ldr.w	r3, [r2, #528]	; 0x210
 800668c:	6303      	str	r3, [r0, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800668e:	f8b2 3210 	ldrh.w	r3, [r2, #528]	; 0x210
 8006692:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 8006696:	2181      	movs	r1, #129	; 0x81
 8006698:	f7fa fafc 	bl	8000c94 <USBD_LL_Transmit>
                       (uint16_t)hcdc->TxLength);

      return USBD_OK;
 800669c:	2000      	movs	r0, #0
 800669e:	bd08      	pop	{r3, pc}
      return USBD_BUSY;
    }
  }
  else
  {
    return USBD_FAIL;
 80066a0:	2002      	movs	r0, #2
  }
}
 80066a2:	4770      	bx	lr

      return USBD_OK;
    }
    else
    {
      return USBD_BUSY;
 80066a4:	2001      	movs	r0, #1
  }
  else
  {
    return USBD_FAIL;
  }
}
 80066a6:	bd08      	pop	{r3, pc}

080066a8 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80066a8:	f8d0 2290 	ldr.w	r2, [r0, #656]	; 0x290

  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 80066ac:	b19a      	cbz	r2, 80066d6 <USBD_CDC_ReceivePacket+0x2e>
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80066ae:	b508      	push	{r3, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;

  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 80066b0:	7c03      	ldrb	r3, [r0, #16]
 80066b2:	b943      	cbnz	r3, 80066c6 <USBD_CDC_ReceivePacket+0x1e>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80066b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80066b8:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 80066bc:	2101      	movs	r1, #1
 80066be:	f7fa faf1 	bl	8000ca4 <USBD_LL_PrepareReceive>
      USBD_LL_PrepareReceive(pdev,
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80066c2:	2000      	movs	r0, #0
 80066c4:	bd08      	pop	{r3, pc}
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80066c6:	2340      	movs	r3, #64	; 0x40
 80066c8:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 80066cc:	2101      	movs	r1, #1
 80066ce:	f7fa fae9 	bl	8000ca4 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80066d2:	2000      	movs	r0, #0
 80066d4:	bd08      	pop	{r3, pc}
  }
  else
  {
    return USBD_FAIL;
 80066d6:	2002      	movs	r0, #2
 80066d8:	4770      	bx	lr
 80066da:	bf00      	nop

080066dc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80066dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066de:	4605      	mov	r5, r0
 80066e0:	460f      	mov	r7, r1
 80066e2:	4616      	mov	r6, r2
 80066e4:	461c      	mov	r4, r3
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80066e6:	e034      	b.n	8006752 <SPI_WaitFlagStateUntilTimeout+0x76>
  {
    if (Timeout != HAL_MAX_DELAY)
 80066e8:	f1b4 3fff 	cmp.w	r4, #4294967295
 80066ec:	d031      	beq.n	8006752 <SPI_WaitFlagStateUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80066ee:	f7fc feb3 	bl	8003458 <HAL_GetTick>
 80066f2:	9b06      	ldr	r3, [sp, #24]
 80066f4:	1ac0      	subs	r0, r0, r3
 80066f6:	4284      	cmp	r4, r0
 80066f8:	d900      	bls.n	80066fc <SPI_WaitFlagStateUntilTimeout+0x20>
 80066fa:	bb54      	cbnz	r4, 8006752 <SPI_WaitFlagStateUntilTimeout+0x76>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80066fc:	682a      	ldr	r2, [r5, #0]
 80066fe:	6853      	ldr	r3, [r2, #4]
 8006700:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8006704:	6053      	str	r3, [r2, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006706:	686b      	ldr	r3, [r5, #4]
 8006708:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800670c:	d10b      	bne.n	8006726 <SPI_WaitFlagStateUntilTimeout+0x4a>
 800670e:	68ab      	ldr	r3, [r5, #8]
 8006710:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006714:	d002      	beq.n	800671c <SPI_WaitFlagStateUntilTimeout+0x40>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006716:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800671a:	d104      	bne.n	8006726 <SPI_WaitFlagStateUntilTimeout+0x4a>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800671c:	682a      	ldr	r2, [r5, #0]
 800671e:	6813      	ldr	r3, [r2, #0]
 8006720:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006724:	6013      	str	r3, [r2, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006726:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8006728:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800672c:	d109      	bne.n	8006742 <SPI_WaitFlagStateUntilTimeout+0x66>
        {
          SPI_RESET_CRC(hspi);
 800672e:	682a      	ldr	r2, [r5, #0]
 8006730:	6813      	ldr	r3, [r2, #0]
 8006732:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006736:	6013      	str	r3, [r2, #0]
 8006738:	682a      	ldr	r2, [r5, #0]
 800673a:	6813      	ldr	r3, [r2, #0]
 800673c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006740:	6013      	str	r3, [r2, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006742:	2301      	movs	r3, #1
 8006744:	f885 3051 	strb.w	r3, [r5, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006748:	2300      	movs	r3, #0
 800674a:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50

        return HAL_TIMEOUT;
 800674e:	2003      	movs	r0, #3
 8006750:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006752:	682b      	ldr	r3, [r5, #0]
 8006754:	689b      	ldr	r3, [r3, #8]
 8006756:	ea37 0303 	bics.w	r3, r7, r3
 800675a:	bf0c      	ite	eq
 800675c:	2301      	moveq	r3, #1
 800675e:	2300      	movne	r3, #0
 8006760:	42b3      	cmp	r3, r6
 8006762:	d1c1      	bne.n	80066e8 <SPI_WaitFlagStateUntilTimeout+0xc>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8006764:	2000      	movs	r0, #0
}
 8006766:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006768 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006768:	b530      	push	{r4, r5, lr}
 800676a:	b085      	sub	sp, #20
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800676c:	4c16      	ldr	r4, [pc, #88]	; (80067c8 <SPI_EndRxTxTransaction+0x60>)
 800676e:	6824      	ldr	r4, [r4, #0]
 8006770:	4d16      	ldr	r5, [pc, #88]	; (80067cc <SPI_EndRxTxTransaction+0x64>)
 8006772:	fba5 3404 	umull	r3, r4, r5, r4
 8006776:	0d64      	lsrs	r4, r4, #21
 8006778:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 800677c:	fb05 f404 	mul.w	r4, r5, r4
 8006780:	9403      	str	r4, [sp, #12]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006782:	6844      	ldr	r4, [r0, #4]
 8006784:	f5b4 7f82 	cmp.w	r4, #260	; 0x104
 8006788:	d10e      	bne.n	80067a8 <SPI_EndRxTxTransaction+0x40>
 800678a:	460b      	mov	r3, r1
 800678c:	4604      	mov	r4, r0
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800678e:	9200      	str	r2, [sp, #0]
 8006790:	2200      	movs	r2, #0
 8006792:	2180      	movs	r1, #128	; 0x80
 8006794:	f7ff ffa2 	bl	80066dc <SPI_WaitFlagStateUntilTimeout>
 8006798:	4603      	mov	r3, r0
 800679a:	b190      	cbz	r0, 80067c2 <SPI_EndRxTxTransaction+0x5a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800679c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800679e:	f043 0320 	orr.w	r3, r3, #32
 80067a2:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 80067a4:	2303      	movs	r3, #3
 80067a6:	e00c      	b.n	80067c2 <SPI_EndRxTxTransaction+0x5a>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80067a8:	9b03      	ldr	r3, [sp, #12]
 80067aa:	b14b      	cbz	r3, 80067c0 <SPI_EndRxTxTransaction+0x58>
      {
        break;
      }
      count--;
 80067ac:	9b03      	ldr	r3, [sp, #12]
 80067ae:	3b01      	subs	r3, #1
 80067b0:	9303      	str	r3, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80067b2:	6803      	ldr	r3, [r0, #0]
 80067b4:	689b      	ldr	r3, [r3, #8]
 80067b6:	f013 0f80 	tst.w	r3, #128	; 0x80
 80067ba:	d1f5      	bne.n	80067a8 <SPI_EndRxTxTransaction+0x40>
  }

  return HAL_OK;
 80067bc:	2300      	movs	r3, #0
 80067be:	e000      	b.n	80067c2 <SPI_EndRxTxTransaction+0x5a>
 80067c0:	2300      	movs	r3, #0
}
 80067c2:	4618      	mov	r0, r3
 80067c4:	b005      	add	sp, #20
 80067c6:	bd30      	pop	{r4, r5, pc}
 80067c8:	2000006c 	.word	0x2000006c
 80067cc:	165e9f81 	.word	0x165e9f81

080067d0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80067d0:	b510      	push	{r4, lr}
 80067d2:	b082      	sub	sp, #8
 80067d4:	4604      	mov	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067d6:	6840      	ldr	r0, [r0, #4]
 80067d8:	f5b0 7f82 	cmp.w	r0, #260	; 0x104
 80067dc:	d10b      	bne.n	80067f6 <SPI_EndRxTransaction+0x26>
 80067de:	68a3      	ldr	r3, [r4, #8]
 80067e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067e4:	d002      	beq.n	80067ec <SPI_EndRxTransaction+0x1c>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80067e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067ea:	d104      	bne.n	80067f6 <SPI_EndRxTransaction+0x26>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80067ec:	6820      	ldr	r0, [r4, #0]
 80067ee:	6803      	ldr	r3, [r0, #0]
 80067f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80067f4:	6003      	str	r3, [r0, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80067f6:	6860      	ldr	r0, [r4, #4]
 80067f8:	f5b0 7f82 	cmp.w	r0, #260	; 0x104
 80067fc:	d121      	bne.n	8006842 <SPI_EndRxTransaction+0x72>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80067fe:	68a3      	ldr	r3, [r4, #8]
 8006800:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006804:	d00e      	beq.n	8006824 <SPI_EndRxTransaction+0x54>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006806:	9200      	str	r2, [sp, #0]
 8006808:	460b      	mov	r3, r1
 800680a:	2200      	movs	r2, #0
 800680c:	2180      	movs	r1, #128	; 0x80
 800680e:	4620      	mov	r0, r4
 8006810:	f7ff ff64 	bl	80066dc <SPI_WaitFlagStateUntilTimeout>
 8006814:	4603      	mov	r3, r0
 8006816:	b310      	cbz	r0, 800685e <SPI_EndRxTransaction+0x8e>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006818:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800681a:	f043 0320 	orr.w	r3, r3, #32
 800681e:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 8006820:	2303      	movs	r3, #3
 8006822:	e01c      	b.n	800685e <SPI_EndRxTransaction+0x8e>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006824:	9200      	str	r2, [sp, #0]
 8006826:	460b      	mov	r3, r1
 8006828:	2200      	movs	r2, #0
 800682a:	2101      	movs	r1, #1
 800682c:	4620      	mov	r0, r4
 800682e:	f7ff ff55 	bl	80066dc <SPI_WaitFlagStateUntilTimeout>
 8006832:	4603      	mov	r3, r0
 8006834:	b198      	cbz	r0, 800685e <SPI_EndRxTransaction+0x8e>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006836:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006838:	f043 0320 	orr.w	r3, r3, #32
 800683c:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 800683e:	2303      	movs	r3, #3
 8006840:	e00d      	b.n	800685e <SPI_EndRxTransaction+0x8e>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006842:	9200      	str	r2, [sp, #0]
 8006844:	460b      	mov	r3, r1
 8006846:	2200      	movs	r2, #0
 8006848:	2101      	movs	r1, #1
 800684a:	4620      	mov	r0, r4
 800684c:	f7ff ff46 	bl	80066dc <SPI_WaitFlagStateUntilTimeout>
 8006850:	4603      	mov	r3, r0
 8006852:	b120      	cbz	r0, 800685e <SPI_EndRxTransaction+0x8e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006854:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006856:	f043 0320 	orr.w	r3, r3, #32
 800685a:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 800685c:	2303      	movs	r3, #3
    }
  }
  return HAL_OK;
}
 800685e:	4618      	mov	r0, r3
 8006860:	b002      	add	sp, #8
 8006862:	bd10      	pop	{r4, pc}

08006864 <HAL_SPI_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006864:	2800      	cmp	r0, #0
 8006866:	d03c      	beq.n	80068e2 <HAL_SPI_Init+0x7e>
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006868:	b510      	push	{r4, lr}
 800686a:	4604      	mov	r4, r0
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800686c:	2300      	movs	r3, #0
 800686e:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006870:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8006874:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006878:	d104      	bne.n	8006884 <HAL_SPI_Init+0x20>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800687a:	2300      	movs	r3, #0
 800687c:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006880:	f7fa fb2e 	bl	8000ee0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006884:	2302      	movs	r3, #2
 8006886:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800688a:	6822      	ldr	r2, [r4, #0]
 800688c:	6813      	ldr	r3, [r2, #0]
 800688e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006892:	6013      	str	r3, [r2, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8006894:	6821      	ldr	r1, [r4, #0]
 8006896:	6862      	ldr	r2, [r4, #4]
 8006898:	68a3      	ldr	r3, [r4, #8]
 800689a:	431a      	orrs	r2, r3
 800689c:	68e3      	ldr	r3, [r4, #12]
 800689e:	431a      	orrs	r2, r3
 80068a0:	6923      	ldr	r3, [r4, #16]
 80068a2:	431a      	orrs	r2, r3
 80068a4:	6963      	ldr	r3, [r4, #20]
 80068a6:	431a      	orrs	r2, r3
 80068a8:	69a3      	ldr	r3, [r4, #24]
 80068aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80068ae:	4313      	orrs	r3, r2
 80068b0:	69e2      	ldr	r2, [r4, #28]
 80068b2:	4313      	orrs	r3, r2
 80068b4:	6a22      	ldr	r2, [r4, #32]
 80068b6:	4313      	orrs	r3, r2
 80068b8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80068ba:	431a      	orrs	r2, r3
 80068bc:	600a      	str	r2, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80068be:	6821      	ldr	r1, [r4, #0]
 80068c0:	8b63      	ldrh	r3, [r4, #26]
 80068c2:	f003 0204 	and.w	r2, r3, #4
 80068c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80068c8:	4313      	orrs	r3, r2
 80068ca:	604b      	str	r3, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80068cc:	6822      	ldr	r2, [r4, #0]
 80068ce:	69d3      	ldr	r3, [r2, #28]
 80068d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80068d4:	61d3      	str	r3, [r2, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80068d6:	2000      	movs	r0, #0
 80068d8:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80068da:	2301      	movs	r3, #1
 80068dc:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  return HAL_OK;
 80068e0:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if (hspi == NULL)
  {
    return HAL_ERROR;
 80068e2:	2001      	movs	r0, #1
 80068e4:	4770      	bx	lr
 80068e6:	bf00      	nop

080068e8 <HAL_SPI_Transmit_DMA>:

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80068e8:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80068ec:	2b01      	cmp	r3, #1
 80068ee:	d05e      	beq.n	80069ae <HAL_SPI_Transmit_DMA+0xc6>
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80068f0:	b510      	push	{r4, lr}
 80068f2:	4604      	mov	r4, r0

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80068f4:	2301      	movs	r3, #1
 80068f6:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 80068fa:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 80068fe:	b2db      	uxtb	r3, r3
 8006900:	2b01      	cmp	r3, #1
 8006902:	d14b      	bne.n	800699c <HAL_SPI_Transmit_DMA+0xb4>
  {
    errorcode = HAL_BUSY;
    goto error;
  }

  if ((pData == NULL) || (Size == 0U))
 8006904:	2900      	cmp	r1, #0
 8006906:	d04b      	beq.n	80069a0 <HAL_SPI_Transmit_DMA+0xb8>
 8006908:	2a00      	cmp	r2, #0
 800690a:	d04b      	beq.n	80069a4 <HAL_SPI_Transmit_DMA+0xbc>
    errorcode = HAL_ERROR;
    goto error;
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800690c:	2303      	movs	r3, #3
 800690e:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006912:	2300      	movs	r3, #0
 8006914:	6543      	str	r3, [r0, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006916:	6301      	str	r1, [r0, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006918:	8682      	strh	r2, [r0, #52]	; 0x34
  hspi->TxXferCount = Size;
 800691a:	86c2      	strh	r2, [r0, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800691c:	6383      	str	r3, [r0, #56]	; 0x38
  hspi->TxISR       = NULL;
 800691e:	6443      	str	r3, [r0, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006920:	6403      	str	r3, [r0, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8006922:	8783      	strh	r3, [r0, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006924:	87c3      	strh	r3, [r0, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006926:	6883      	ldr	r3, [r0, #8]
 8006928:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800692c:	d104      	bne.n	8006938 <HAL_SPI_Transmit_DMA+0x50>
  {
    SPI_1LINE_TX(hspi);
 800692e:	6802      	ldr	r2, [r0, #0]
 8006930:	6813      	ldr	r3, [r2, #0]
 8006932:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006936:	6013      	str	r3, [r2, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8006938:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800693a:	4a1e      	ldr	r2, [pc, #120]	; (80069b4 <HAL_SPI_Transmit_DMA+0xcc>)
 800693c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800693e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006940:	4a1d      	ldr	r2, [pc, #116]	; (80069b8 <HAL_SPI_Transmit_DMA+0xd0>)
 8006942:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8006944:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006946:	4a1d      	ldr	r2, [pc, #116]	; (80069bc <HAL_SPI_Transmit_DMA+0xd4>)
 8006948:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800694a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800694c:	2200      	movs	r2, #0
 800694e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006950:	6822      	ldr	r2, [r4, #0]
                                 hspi->TxXferCount))
 8006952:	8ee3      	ldrh	r3, [r4, #54]	; 0x36

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006954:	b29b      	uxth	r3, r3
 8006956:	320c      	adds	r2, #12
 8006958:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800695a:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800695c:	f7fc fbe2 	bl	8003124 <HAL_DMA_Start_IT>
 8006960:	b138      	cbz	r0, 8006972 <HAL_SPI_Transmit_DMA+0x8a>
                                 hspi->TxXferCount))
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006962:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006964:	f043 0310 	orr.w	r3, r3, #16
 8006968:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;

    hspi->State = HAL_SPI_STATE_READY;
 800696a:	2001      	movs	r0, #1
 800696c:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
    goto error;
 8006970:	e019      	b.n	80069a6 <HAL_SPI_Transmit_DMA+0xbe>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006972:	6823      	ldr	r3, [r4, #0]
 8006974:	681a      	ldr	r2, [r3, #0]
 8006976:	f012 0f40 	tst.w	r2, #64	; 0x40
 800697a:	d103      	bne.n	8006984 <HAL_SPI_Transmit_DMA+0x9c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800697c:	681a      	ldr	r2, [r3, #0]
 800697e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006982:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006984:	6822      	ldr	r2, [r4, #0]
 8006986:	6853      	ldr	r3, [r2, #4]
 8006988:	f043 0320 	orr.w	r3, r3, #32
 800698c:	6053      	str	r3, [r2, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800698e:	6822      	ldr	r2, [r4, #0]
 8006990:	6853      	ldr	r3, [r2, #4]
 8006992:	f043 0302 	orr.w	r3, r3, #2
 8006996:	6053      	str	r3, [r2, #4]
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006998:	2000      	movs	r0, #0
 800699a:	e004      	b.n	80069a6 <HAL_SPI_Transmit_DMA+0xbe>
  /* Process Locked */
  __HAL_LOCK(hspi);

  if (hspi->State != HAL_SPI_STATE_READY)
  {
    errorcode = HAL_BUSY;
 800699c:	2002      	movs	r0, #2
 800699e:	e002      	b.n	80069a6 <HAL_SPI_Transmit_DMA+0xbe>
    goto error;
  }

  if ((pData == NULL) || (Size == 0U))
  {
    errorcode = HAL_ERROR;
 80069a0:	2001      	movs	r0, #1
 80069a2:	e000      	b.n	80069a6 <HAL_SPI_Transmit_DMA+0xbe>
 80069a4:	2001      	movs	r0, #1
  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80069a6:	2300      	movs	r3, #0
 80069a8:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 80069ac:	bd10      	pop	{r4, pc}

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80069ae:	2002      	movs	r0, #2
 80069b0:	4770      	bx	lr
 80069b2:	bf00      	nop
 80069b4:	08006b15 	.word	0x08006b15
 80069b8:	08006b65 	.word	0x08006b65
 80069bc:	08006b41 	.word	0x08006b41

080069c0 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80069c0:	b538      	push	{r3, r4, r5, lr}

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 80069c2:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
 80069c6:	2c01      	cmp	r4, #1
 80069c8:	f000 8096 	beq.w	8006af8 <HAL_SPI_TransmitReceive_DMA+0x138>
 80069cc:	4604      	mov	r4, r0
 80069ce:	2001      	movs	r0, #1
 80069d0:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80069d4:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 80069d8:	b2c0      	uxtb	r0, r0
  tmp_mode            = hspi->Init.Mode;
 80069da:	6865      	ldr	r5, [r4, #4]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80069dc:	2801      	cmp	r0, #1
 80069de:	d007      	beq.n	80069f0 <HAL_SPI_TransmitReceive_DMA+0x30>
 80069e0:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
 80069e4:	d179      	bne.n	8006ada <HAL_SPI_TransmitReceive_DMA+0x11a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80069e6:	68a5      	ldr	r5, [r4, #8]
 80069e8:	2d00      	cmp	r5, #0
 80069ea:	d178      	bne.n	8006ade <HAL_SPI_TransmitReceive_DMA+0x11e>
 80069ec:	2804      	cmp	r0, #4
 80069ee:	d178      	bne.n	8006ae2 <HAL_SPI_TransmitReceive_DMA+0x122>
  {
    errorcode = HAL_BUSY;
    goto error;
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80069f0:	2900      	cmp	r1, #0
 80069f2:	d078      	beq.n	8006ae6 <HAL_SPI_TransmitReceive_DMA+0x126>
 80069f4:	2a00      	cmp	r2, #0
 80069f6:	d078      	beq.n	8006aea <HAL_SPI_TransmitReceive_DMA+0x12a>
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d078      	beq.n	8006aee <HAL_SPI_TransmitReceive_DMA+0x12e>
    errorcode = HAL_ERROR;
    goto error;
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80069fc:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8006a00:	b2c0      	uxtb	r0, r0
 8006a02:	2804      	cmp	r0, #4
 8006a04:	d002      	beq.n	8006a0c <HAL_SPI_TransmitReceive_DMA+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006a06:	2005      	movs	r0, #5
 8006a08:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006a0c:	2000      	movs	r0, #0
 8006a0e:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006a10:	6321      	str	r1, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006a12:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006a14:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006a16:	63a2      	str	r2, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006a18:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006a1a:	87e3      	strh	r3, [r4, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006a1c:	6420      	str	r0, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006a1e:	6460      	str	r0, [r4, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8006a20:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8006a24:	b2db      	uxtb	r3, r3
 8006a26:	2b04      	cmp	r3, #4
 8006a28:	d106      	bne.n	8006a38 <HAL_SPI_TransmitReceive_DMA+0x78>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8006a2a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8006a2c:	4a33      	ldr	r2, [pc, #204]	; (8006afc <HAL_SPI_TransmitReceive_DMA+0x13c>)
 8006a2e:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8006a30:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8006a32:	4a33      	ldr	r2, [pc, #204]	; (8006b00 <HAL_SPI_TransmitReceive_DMA+0x140>)
 8006a34:	63da      	str	r2, [r3, #60]	; 0x3c
 8006a36:	e005      	b.n	8006a44 <HAL_SPI_TransmitReceive_DMA+0x84>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8006a38:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8006a3a:	4a32      	ldr	r2, [pc, #200]	; (8006b04 <HAL_SPI_TransmitReceive_DMA+0x144>)
 8006a3c:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8006a3e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8006a40:	4a31      	ldr	r2, [pc, #196]	; (8006b08 <HAL_SPI_TransmitReceive_DMA+0x148>)
 8006a42:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8006a44:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8006a46:	4a31      	ldr	r2, [pc, #196]	; (8006b0c <HAL_SPI_TransmitReceive_DMA+0x14c>)
 8006a48:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8006a4a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006a50:	6821      	ldr	r1, [r4, #0]
                                 hspi->RxXferCount))
 8006a52:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006a54:	b29b      	uxth	r3, r3
 8006a56:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8006a58:	310c      	adds	r1, #12
 8006a5a:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8006a5c:	f7fc fb62 	bl	8003124 <HAL_DMA_Start_IT>
 8006a60:	b138      	cbz	r0, 8006a72 <HAL_SPI_TransmitReceive_DMA+0xb2>
                                 hspi->RxXferCount))
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006a62:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006a64:	f043 0310 	orr.w	r3, r3, #16
 8006a68:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;

    hspi->State = HAL_SPI_STATE_READY;
 8006a6a:	2001      	movs	r0, #1
 8006a6c:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
    goto error;
 8006a70:	e03e      	b.n	8006af0 <HAL_SPI_TransmitReceive_DMA+0x130>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006a72:	6822      	ldr	r2, [r4, #0]
 8006a74:	6853      	ldr	r3, [r2, #4]
 8006a76:	f043 0301 	orr.w	r3, r3, #1
 8006a7a:	6053      	str	r3, [r2, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8006a7c:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8006a7e:	2300      	movs	r3, #0
 8006a80:	6413      	str	r3, [r2, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8006a82:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8006a84:	63d3      	str	r3, [r2, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8006a86:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8006a88:	64d3      	str	r3, [r2, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8006a8a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8006a8c:	6513      	str	r3, [r2, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006a8e:	6822      	ldr	r2, [r4, #0]
                                 hspi->TxXferCount))
 8006a90:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
  hspi->hdmatx->XferCpltCallback     = NULL;
  hspi->hdmatx->XferErrorCallback    = NULL;
  hspi->hdmatx->XferAbortCallback    = NULL;

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006a92:	b29b      	uxth	r3, r3
 8006a94:	320c      	adds	r2, #12
 8006a96:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006a98:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006a9a:	f7fc fb43 	bl	8003124 <HAL_DMA_Start_IT>
 8006a9e:	b138      	cbz	r0, 8006ab0 <HAL_SPI_TransmitReceive_DMA+0xf0>
                                 hspi->TxXferCount))
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006aa0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006aa2:	f043 0310 	orr.w	r3, r3, #16
 8006aa6:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;

    hspi->State = HAL_SPI_STATE_READY;
 8006aa8:	2001      	movs	r0, #1
 8006aaa:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
    goto error;
 8006aae:	e01f      	b.n	8006af0 <HAL_SPI_TransmitReceive_DMA+0x130>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006ab0:	6823      	ldr	r3, [r4, #0]
 8006ab2:	681a      	ldr	r2, [r3, #0]
 8006ab4:	f012 0f40 	tst.w	r2, #64	; 0x40
 8006ab8:	d103      	bne.n	8006ac2 <HAL_SPI_TransmitReceive_DMA+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006aba:	681a      	ldr	r2, [r3, #0]
 8006abc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006ac0:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006ac2:	6822      	ldr	r2, [r4, #0]
 8006ac4:	6853      	ldr	r3, [r2, #4]
 8006ac6:	f043 0320 	orr.w	r3, r3, #32
 8006aca:	6053      	str	r3, [r2, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006acc:	6822      	ldr	r2, [r4, #0]
 8006ace:	6853      	ldr	r3, [r2, #4]
 8006ad0:	f043 0302 	orr.w	r3, r3, #2
 8006ad4:	6053      	str	r3, [r2, #4]
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006ad6:	2000      	movs	r0, #0
 8006ad8:	e00a      	b.n	8006af0 <HAL_SPI_TransmitReceive_DMA+0x130>
  tmp_mode            = hspi->Init.Mode;

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    errorcode = HAL_BUSY;
 8006ada:	2002      	movs	r0, #2
 8006adc:	e008      	b.n	8006af0 <HAL_SPI_TransmitReceive_DMA+0x130>
 8006ade:	2002      	movs	r0, #2
 8006ae0:	e006      	b.n	8006af0 <HAL_SPI_TransmitReceive_DMA+0x130>
 8006ae2:	2002      	movs	r0, #2
 8006ae4:	e004      	b.n	8006af0 <HAL_SPI_TransmitReceive_DMA+0x130>
    goto error;
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
  {
    errorcode = HAL_ERROR;
 8006ae6:	2001      	movs	r0, #1
 8006ae8:	e002      	b.n	8006af0 <HAL_SPI_TransmitReceive_DMA+0x130>
 8006aea:	2001      	movs	r0, #1
 8006aec:	e000      	b.n	8006af0 <HAL_SPI_TransmitReceive_DMA+0x130>
 8006aee:	2001      	movs	r0, #1
  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006af0:	2300      	movs	r3, #0
 8006af2:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 8006af6:	bd38      	pop	{r3, r4, r5, pc}

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8006af8:	2002      	movs	r0, #2

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
  return errorcode;
}
 8006afa:	bd38      	pop	{r3, r4, r5, pc}
 8006afc:	08006b25 	.word	0x08006b25
 8006b00:	08006bd5 	.word	0x08006bd5
 8006b04:	08006b35 	.word	0x08006b35
 8006b08:	08006c2d 	.word	0x08006c2d
 8006b0c:	08006b41 	.word	0x08006b41

08006b10 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006b10:	4770      	bx	lr
 8006b12:	bf00      	nop

08006b14 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006b14:	b508      	push	{r3, lr}

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8006b16:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8006b18:	f7ff fffa 	bl	8006b10 <HAL_SPI_TxHalfCpltCallback>
 8006b1c:	bd08      	pop	{r3, pc}
 8006b1e:	bf00      	nop

08006b20 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006b20:	4770      	bx	lr
 8006b22:	bf00      	nop

08006b24 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006b24:	b508      	push	{r3, lr}

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8006b26:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8006b28:	f7ff fffa 	bl	8006b20 <HAL_SPI_RxHalfCpltCallback>
 8006b2c:	bd08      	pop	{r3, pc}
 8006b2e:	bf00      	nop

08006b30 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006b30:	4770      	bx	lr
 8006b32:	bf00      	nop

08006b34 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006b34:	b508      	push	{r3, lr}

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8006b36:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8006b38:	f7ff fffa 	bl	8006b30 <HAL_SPI_TxRxHalfCpltCallback>
 8006b3c:	bd08      	pop	{r3, pc}
 8006b3e:	bf00      	nop

08006b40 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006b40:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006b42:	6b80      	ldr	r0, [r0, #56]	; 0x38

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006b44:	6802      	ldr	r2, [r0, #0]
 8006b46:	6853      	ldr	r3, [r2, #4]
 8006b48:	f023 0303 	bic.w	r3, r3, #3
 8006b4c:	6053      	str	r3, [r2, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006b4e:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8006b50:	f043 0310 	orr.w	r3, r3, #16
 8006b54:	6543      	str	r3, [r0, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8006b56:	2301      	movs	r3, #1
 8006b58:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006b5c:	f000 f952 	bl	8006e04 <HAL_SPI_ErrorCallback>
 8006b60:	bd08      	pop	{r3, pc}
 8006b62:	bf00      	nop

08006b64 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006b64:	b530      	push	{r4, r5, lr}
 8006b66:	b083      	sub	sp, #12
 8006b68:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006b6a:	6b84      	ldr	r4, [r0, #56]	; 0x38
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006b6c:	f7fc fc74 	bl	8003458 <HAL_GetTick>

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006b70:	682b      	ldr	r3, [r5, #0]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f413 7f80 	tst.w	r3, #256	; 0x100
 8006b78:	d127      	bne.n	8006bca <SPI_DMATransmitCplt+0x66>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006b7a:	6822      	ldr	r2, [r4, #0]
 8006b7c:	6853      	ldr	r3, [r2, #4]
 8006b7e:	f023 0320 	bic.w	r3, r3, #32
 8006b82:	6053      	str	r3, [r2, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006b84:	6822      	ldr	r2, [r4, #0]
 8006b86:	6853      	ldr	r3, [r2, #4]
 8006b88:	f023 0302 	bic.w	r3, r3, #2
 8006b8c:	6053      	str	r3, [r2, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006b8e:	4602      	mov	r2, r0
 8006b90:	2164      	movs	r1, #100	; 0x64
 8006b92:	4620      	mov	r0, r4
 8006b94:	f7ff fde8 	bl	8006768 <SPI_EndRxTxTransaction>
 8006b98:	b118      	cbz	r0, 8006ba2 <SPI_DMATransmitCplt+0x3e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b9a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006b9c:	f043 0320 	orr.w	r3, r3, #32
 8006ba0:	6563      	str	r3, [r4, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006ba2:	68a3      	ldr	r3, [r4, #8]
 8006ba4:	b933      	cbnz	r3, 8006bb4 <SPI_DMATransmitCplt+0x50>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006ba6:	9301      	str	r3, [sp, #4]
 8006ba8:	6823      	ldr	r3, [r4, #0]
 8006baa:	68da      	ldr	r2, [r3, #12]
 8006bac:	9201      	str	r2, [sp, #4]
 8006bae:	689b      	ldr	r3, [r3, #8]
 8006bb0:	9301      	str	r3, [sp, #4]
 8006bb2:	9b01      	ldr	r3, [sp, #4]
    }

    hspi->TxXferCount = 0U;
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	86e3      	strh	r3, [r4, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8006bb8:	2301      	movs	r3, #1
 8006bba:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006bbe:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006bc0:	b11b      	cbz	r3, 8006bca <SPI_DMATransmitCplt+0x66>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006bc2:	4620      	mov	r0, r4
 8006bc4:	f000 f91e 	bl	8006e04 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006bc8:	e002      	b.n	8006bd0 <SPI_DMATransmitCplt+0x6c>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8006bca:	4620      	mov	r0, r4
 8006bcc:	f000 f920 	bl	8006e10 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006bd0:	b003      	add	sp, #12
 8006bd2:	bd30      	pop	{r4, r5, pc}

08006bd4 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006bd4:	b538      	push	{r3, r4, r5, lr}
 8006bd6:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006bd8:	6b84      	ldr	r4, [r0, #56]	; 0x38
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006bda:	f7fc fc3d 	bl	8003458 <HAL_GetTick>

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006bde:	682b      	ldr	r3, [r5, #0]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f413 7f80 	tst.w	r3, #256	; 0x100
 8006be6:	d11c      	bne.n	8006c22 <SPI_DMAReceiveCplt+0x4e>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006be8:	6822      	ldr	r2, [r4, #0]
 8006bea:	6853      	ldr	r3, [r2, #4]
 8006bec:	f023 0320 	bic.w	r3, r3, #32
 8006bf0:	6053      	str	r3, [r2, #4]
      READ_REG(hspi->Instance->DR);
    }
#endif /* USE_SPI_CRC */

    /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006bf2:	6822      	ldr	r2, [r4, #0]
 8006bf4:	6853      	ldr	r3, [r2, #4]
 8006bf6:	f023 0303 	bic.w	r3, r3, #3
 8006bfa:	6053      	str	r3, [r2, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006bfc:	4602      	mov	r2, r0
 8006bfe:	2164      	movs	r1, #100	; 0x64
 8006c00:	4620      	mov	r0, r4
 8006c02:	f7ff fde5 	bl	80067d0 <SPI_EndRxTransaction>
 8006c06:	b108      	cbz	r0, 8006c0c <SPI_DMAReceiveCplt+0x38>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006c08:	2320      	movs	r3, #32
 8006c0a:	6563      	str	r3, [r4, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8006c10:	2301      	movs	r3, #1
 8006c12:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c16:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006c18:	b11b      	cbz	r3, 8006c22 <SPI_DMAReceiveCplt+0x4e>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006c1a:	4620      	mov	r0, r4
 8006c1c:	f000 f8f2 	bl	8006e04 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006c20:	bd38      	pop	{r3, r4, r5, pc}
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8006c22:	4620      	mov	r0, r4
 8006c24:	f000 f8fa 	bl	8006e1c <HAL_SPI_RxCpltCallback>
 8006c28:	bd38      	pop	{r3, r4, r5, pc}
 8006c2a:	bf00      	nop

08006c2c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006c2c:	b538      	push	{r3, r4, r5, lr}
 8006c2e:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006c30:	6b84      	ldr	r4, [r0, #56]	; 0x38
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006c32:	f7fc fc11 	bl	8003458 <HAL_GetTick>

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006c36:	682b      	ldr	r3, [r5, #0]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f413 7f80 	tst.w	r3, #256	; 0x100
 8006c3e:	d11f      	bne.n	8006c80 <SPI_DMATransmitReceiveCplt+0x54>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006c40:	6822      	ldr	r2, [r4, #0]
 8006c42:	6853      	ldr	r3, [r2, #4]
 8006c44:	f023 0320 	bic.w	r3, r3, #32
 8006c48:	6053      	str	r3, [r2, #4]
      READ_REG(hspi->Instance->DR);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006c4a:	4602      	mov	r2, r0
 8006c4c:	2164      	movs	r1, #100	; 0x64
 8006c4e:	4620      	mov	r0, r4
 8006c50:	f7ff fd8a 	bl	8006768 <SPI_EndRxTxTransaction>
 8006c54:	b118      	cbz	r0, 8006c5e <SPI_DMATransmitReceiveCplt+0x32>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c56:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006c58:	f043 0320 	orr.w	r3, r3, #32
 8006c5c:	6563      	str	r3, [r4, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006c5e:	6822      	ldr	r2, [r4, #0]
 8006c60:	6853      	ldr	r3, [r2, #4]
 8006c62:	f023 0303 	bic.w	r3, r3, #3
 8006c66:	6053      	str	r3, [r2, #4]

    hspi->TxXferCount = 0U;
 8006c68:	2300      	movs	r3, #0
 8006c6a:	86e3      	strh	r3, [r4, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8006c6c:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8006c6e:	2301      	movs	r3, #1
 8006c70:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c74:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006c76:	b11b      	cbz	r3, 8006c80 <SPI_DMATransmitReceiveCplt+0x54>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006c78:	4620      	mov	r0, r4
 8006c7a:	f000 f8c3 	bl	8006e04 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006c7e:	bd38      	pop	{r3, r4, r5, pc}
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8006c80:	4620      	mov	r0, r4
 8006c82:	f000 f8d1 	bl	8006e28 <HAL_SPI_TxRxCpltCallback>
 8006c86:	bd38      	pop	{r3, r4, r5, pc}

08006c88 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006c88:	b510      	push	{r4, lr}
 8006c8a:	b088      	sub	sp, #32
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM11 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority ,0); 
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	4601      	mov	r1, r0
 8006c90:	201a      	movs	r0, #26
 8006c92:	f7fc fb7b 	bl	800338c <HAL_NVIC_SetPriority>
  
  /* Enable the TIM11 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn); 
 8006c96:	201a      	movs	r0, #26
 8006c98:	f7fc fbaa 	bl	80033f0 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8006c9c:	2400      	movs	r4, #0
 8006c9e:	9401      	str	r4, [sp, #4]
 8006ca0:	4b13      	ldr	r3, [pc, #76]	; (8006cf0 <HAL_InitTick+0x68>)
 8006ca2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006ca4:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006ca8:	645a      	str	r2, [r3, #68]	; 0x44
 8006caa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006cb0:	9301      	str	r3, [sp, #4]
 8006cb2:	9b01      	ldr	r3, [sp, #4]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8006cb4:	a902      	add	r1, sp, #8
 8006cb6:	a803      	add	r0, sp, #12
 8006cb8:	f7fc f856 	bl	8002d68 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM11 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8006cbc:	f7fc f844 	bl	8002d48 <HAL_RCC_GetPCLK2Freq>
   
  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8006cc0:	4b0c      	ldr	r3, [pc, #48]	; (8006cf4 <HAL_InitTick+0x6c>)
 8006cc2:	fba3 2300 	umull	r2, r3, r3, r0
 8006cc6:	0c9b      	lsrs	r3, r3, #18
 8006cc8:	3b01      	subs	r3, #1
  
  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8006cca:	480b      	ldr	r0, [pc, #44]	; (8006cf8 <HAL_InitTick+0x70>)
 8006ccc:	4a0b      	ldr	r2, [pc, #44]	; (8006cfc <HAL_InitTick+0x74>)
 8006cce:	6002      	str	r2, [r0, #0]
  + Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim11.Init.Period = (1000000 / 1000) - 1;
 8006cd0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8006cd4:	60c2      	str	r2, [r0, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 8006cd6:	6043      	str	r3, [r0, #4]
  htim11.Init.ClockDivision = 0;
 8006cd8:	6104      	str	r4, [r0, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006cda:	6084      	str	r4, [r0, #8]
  if(HAL_TIM_Base_Init(&htim11) == HAL_OK)
 8006cdc:	f7fc fce8 	bl	80036b0 <HAL_TIM_Base_Init>
 8006ce0:	b918      	cbnz	r0, 8006cea <HAL_InitTick+0x62>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim11);
 8006ce2:	4805      	ldr	r0, [pc, #20]	; (8006cf8 <HAL_InitTick+0x70>)
 8006ce4:	f7fc fc82 	bl	80035ec <HAL_TIM_Base_Start_IT>
 8006ce8:	e000      	b.n	8006cec <HAL_InitTick+0x64>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8006cea:	2001      	movs	r0, #1
}
 8006cec:	b008      	add	sp, #32
 8006cee:	bd10      	pop	{r4, pc}
 8006cf0:	40023800 	.word	0x40023800
 8006cf4:	431bde83 	.word	0x431bde83
 8006cf8:	200067c8 	.word	0x200067c8
 8006cfc:	40014800 	.word	0x40014800

08006d00 <InitRW>:
transceiver_handle_t OpenUsbHostConnection();

/////////////////////////////////////////////////////////////////////////////
// Defs
void InitRW()
{
 8006d00:	b508      	push	{r3, lr}
    gHostConnection = OpenUsbHostConnection();
 8006d02:	f001 f8b1 	bl	8007e68 <OpenUsbHostConnection>
 8006d06:	4b01      	ldr	r3, [pc, #4]	; (8006d0c <InitRW+0xc>)
 8006d08:	6018      	str	r0, [r3, #0]
 8006d0a:	bd08      	pop	{r3, pc}
 8006d0c:	20006808 	.word	0x20006808

08006d10 <InitHW>:
    //! @todo. Implement VBUS detection
    return false;
}

void InitHW()
{
 8006d10:	b508      	push	{r3, lr}
    MX_USB_DEVICE_Init();
 8006d12:	f7f9 fe4f 	bl	80009b4 <MX_USB_DEVICE_Init>
    HW_TIMER_INIT();
 8006d16:	f000 faeb 	bl	80072f0 <HW_TIMER_INIT>
    void S2PI_Init();
    S2PI_Init();
 8006d1a:	f000 f88b 	bl	8006e34 <S2PI_Init>
 8006d1e:	bd08      	pop	{r3, pc}

08006d20 <timer_cb__spi>:
//void HAL_SPI_AbortCpltCallback( SPI_HandleTypeDef* hspi )
//{
//    transfer_done( ERROR_ABORTED );
//}
static void timer_cb__spi( void* p )
{
 8006d20:	b508      	push	{r3, lr}
    struct slave_desc* s = (struct slave_desc*)p;
    s->callback( s->latestTransferStatus, s->callbackParam );
 8006d22:	6883      	ldr	r3, [r0, #8]
 8006d24:	68c1      	ldr	r1, [r0, #12]
 8006d26:	6900      	ldr	r0, [r0, #16]
 8006d28:	4798      	blx	r3
 8006d2a:	bd08      	pop	{r3, pc}

08006d2c <transfer_error>:
    }
}

static void transfer_error( DMA_HandleTypeDef* h )
{
    if ( g_rxtxRunning > 0 ) {
 8006d2c:	4b16      	ldr	r3, [pc, #88]	; (8006d88 <transfer_error+0x5c>)
 8006d2e:	781b      	ldrb	r3, [r3, #0]
 8006d30:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006d34:	d005      	beq.n	8006d42 <transfer_error+0x16>
        g_rxtxRunning--;
 8006d36:	4a14      	ldr	r2, [pc, #80]	; (8006d88 <transfer_error+0x5c>)
 8006d38:	7813      	ldrb	r3, [r2, #0]
 8006d3a:	3b01      	subs	r3, #1
 8006d3c:	b2db      	uxtb	r3, r3
 8006d3e:	7013      	strb	r3, [r2, #0]
 8006d40:	4770      	bx	lr
        API_SetTimerFromISR( 1, (void*)s, timer_cb__spi );
    }
}

static void transfer_error( DMA_HandleTypeDef* h )
{
 8006d42:	b510      	push	{r4, lr}
 8006d44:	b086      	sub	sp, #24
    if ( g_rxtxRunning > 0 ) {
        g_rxtxRunning--;
        return;
    }

    struct slave_desc volatile* s = g_slaves + g_activeSlave;
 8006d46:	4b11      	ldr	r3, [pc, #68]	; (8006d8c <transfer_error+0x60>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006d4e:	009a      	lsls	r2, r3, #2
 8006d50:	4b0f      	ldr	r3, [pc, #60]	; (8006d90 <transfer_error+0x64>)
 8006d52:	189c      	adds	r4, r3, r2
    HAL_GPIO_WritePin( s->chipSelectPort, s->chipSelectPin, !s->csActiveVal );
 8006d54:	5898      	ldr	r0, [r3, r2]
 8006d56:	88a1      	ldrh	r1, [r4, #4]
 8006d58:	79a3      	ldrb	r3, [r4, #6]
 8006d5a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006d5e:	bf0c      	ite	eq
 8006d60:	2201      	moveq	r2, #1
 8006d62:	2200      	movne	r2, #0
 8006d64:	b289      	uxth	r1, r1
 8006d66:	f7fc f8f3 	bl	8002f50 <HAL_GPIO_WritePin>
    if ( s->callback ) {
 8006d6a:	68a3      	ldr	r3, [r4, #8]
 8006d6c:	b153      	cbz	r3, 8006d84 <transfer_error+0x58>
        s->latestTransferStatus = ERROR_FAIL;
 8006d6e:	f04f 33ff 	mov.w	r3, #4294967295
 8006d72:	6123      	str	r3, [r4, #16]
        API_SetTimerFromISR( 1, (void*)s, timer_cb__spi );
 8006d74:	4b07      	ldr	r3, [pc, #28]	; (8006d94 <transfer_error+0x68>)
 8006d76:	9301      	str	r3, [sp, #4]
 8006d78:	9400      	str	r4, [sp, #0]
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	a802      	add	r0, sp, #8
 8006d80:	f000 fcba 	bl	80076f8 <API_SetTimerFromISR>
    }
}
 8006d84:	b006      	add	sp, #24
 8006d86:	bd10      	pop	{r4, pc}
 8006d88:	200030a9 	.word	0x200030a9
 8006d8c:	200030ac 	.word	0x200030ac
 8006d90:	20000184 	.word	0x20000184
 8006d94:	08006d21 	.word	0x08006d21

08006d98 <transfer_done>:
    s->callback( s->latestTransferStatus, s->callbackParam );
}

static void transfer_done( DMA_HandleTypeDef* h )
{
    if ( g_rxtxRunning > 0 ) {
 8006d98:	4b16      	ldr	r3, [pc, #88]	; (8006df4 <transfer_done+0x5c>)
 8006d9a:	781b      	ldrb	r3, [r3, #0]
 8006d9c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006da0:	d005      	beq.n	8006dae <transfer_done+0x16>
        g_rxtxRunning--;
 8006da2:	4a14      	ldr	r2, [pc, #80]	; (8006df4 <transfer_done+0x5c>)
 8006da4:	7813      	ldrb	r3, [r2, #0]
 8006da6:	3b01      	subs	r3, #1
 8006da8:	b2db      	uxtb	r3, r3
 8006daa:	7013      	strb	r3, [r2, #0]
 8006dac:	4770      	bx	lr
    struct slave_desc* s = (struct slave_desc*)p;
    s->callback( s->latestTransferStatus, s->callbackParam );
}

static void transfer_done( DMA_HandleTypeDef* h )
{
 8006dae:	b510      	push	{r4, lr}
 8006db0:	b086      	sub	sp, #24
    if ( g_rxtxRunning > 0 ) {
        g_rxtxRunning--;
        return;
    }

    struct slave_desc volatile* s = g_slaves + g_activeSlave;
 8006db2:	4b11      	ldr	r3, [pc, #68]	; (8006df8 <transfer_done+0x60>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006dba:	009a      	lsls	r2, r3, #2
 8006dbc:	4b0f      	ldr	r3, [pc, #60]	; (8006dfc <transfer_done+0x64>)
 8006dbe:	189c      	adds	r4, r3, r2
    HAL_GPIO_WritePin( s->chipSelectPort, s->chipSelectPin, !s->csActiveVal );
 8006dc0:	5898      	ldr	r0, [r3, r2]
 8006dc2:	88a1      	ldrh	r1, [r4, #4]
 8006dc4:	79a3      	ldrb	r3, [r4, #6]
 8006dc6:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006dca:	bf0c      	ite	eq
 8006dcc:	2201      	moveq	r2, #1
 8006dce:	2200      	movne	r2, #0
 8006dd0:	b289      	uxth	r1, r1
 8006dd2:	f7fc f8bd 	bl	8002f50 <HAL_GPIO_WritePin>

    // print("Receiving Bytes ...\n");
    if ( s->callback ) {
 8006dd6:	68a3      	ldr	r3, [r4, #8]
 8006dd8:	b14b      	cbz	r3, 8006dee <transfer_done+0x56>
        // logputs("Calling callback\n");
        // s->callback( val, s->callbackParam );
        s->latestTransferStatus = STATUS_OK;
 8006dda:	2300      	movs	r3, #0
 8006ddc:	6123      	str	r3, [r4, #16]
        API_SetTimerFromISR( 1, (void*)s, timer_cb__spi );
 8006dde:	4b08      	ldr	r3, [pc, #32]	; (8006e00 <transfer_done+0x68>)
 8006de0:	9301      	str	r3, [sp, #4]
 8006de2:	9400      	str	r4, [sp, #0]
 8006de4:	2201      	movs	r2, #1
 8006de6:	2300      	movs	r3, #0
 8006de8:	a802      	add	r0, sp, #8
 8006dea:	f000 fc85 	bl	80076f8 <API_SetTimerFromISR>
    }
}
 8006dee:	b006      	add	sp, #24
 8006df0:	bd10      	pop	{r4, pc}
 8006df2:	bf00      	nop
 8006df4:	200030a9 	.word	0x200030a9
 8006df8:	200030ac 	.word	0x200030ac
 8006dfc:	20000184 	.word	0x20000184
 8006e00:	08006d21 	.word	0x08006d21

08006e04 <HAL_SPI_ErrorCallback>:
}

// On transfer error
#if ASYNC_SPI
void HAL_SPI_ErrorCallback( SPI_HandleTypeDef* hspi )
{
 8006e04:	b508      	push	{r3, lr}
    transfer_error( NULL );
 8006e06:	2000      	movs	r0, #0
 8006e08:	f7ff ff90 	bl	8006d2c <transfer_error>
 8006e0c:	bd08      	pop	{r3, pc}
 8006e0e:	bf00      	nop

08006e10 <HAL_SPI_TxCpltCallback>:
}

void HAL_SPI_TxCpltCallback( SPI_HandleTypeDef* nouse_ )
{
 8006e10:	b508      	push	{r3, lr}
    transfer_done( NULL );
 8006e12:	2000      	movs	r0, #0
 8006e14:	f7ff ffc0 	bl	8006d98 <transfer_done>
 8006e18:	bd08      	pop	{r3, pc}
 8006e1a:	bf00      	nop

08006e1c <HAL_SPI_RxCpltCallback>:
}

void HAL_SPI_RxCpltCallback( SPI_HandleTypeDef* nouse_ )
{
 8006e1c:	b508      	push	{r3, lr}
    transfer_done( NULL );
 8006e1e:	2000      	movs	r0, #0
 8006e20:	f7ff ffba 	bl	8006d98 <transfer_done>
 8006e24:	bd08      	pop	{r3, pc}
 8006e26:	bf00      	nop

08006e28 <HAL_SPI_TxRxCpltCallback>:
}

void HAL_SPI_TxRxCpltCallback( SPI_HandleTypeDef* nouse_ )
{
 8006e28:	b508      	push	{r3, lr}
    transfer_done( NULL );
 8006e2a:	2000      	movs	r0, #0
 8006e2c:	f7ff ffb4 	bl	8006d98 <transfer_done>
 8006e30:	bd08      	pop	{r3, pc}
 8006e32:	bf00      	nop

08006e34 <S2PI_Init>:
}
#endif

void S2PI_Init()
{
 8006e34:	b510      	push	{r4, lr}
    size_t i;

    for ( i = 0; i < S2PI_SLAVE_MAX; i++ ) {
 8006e36:	2400      	movs	r4, #0
 8006e38:	e010      	b.n	8006e5c <S2PI_Init+0x28>
        struct slave_desc volatile* s = g_slaves + i;
 8006e3a:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8006e3e:	0093      	lsls	r3, r2, #2
 8006e40:	4908      	ldr	r1, [pc, #32]	; (8006e64 <S2PI_Init+0x30>)
 8006e42:	18ca      	adds	r2, r1, r3
        HAL_GPIO_WritePin( s->chipSelectPort, s->chipSelectPin, !s->csActiveVal );
 8006e44:	58c8      	ldr	r0, [r1, r3]
 8006e46:	8891      	ldrh	r1, [r2, #4]
 8006e48:	7993      	ldrb	r3, [r2, #6]
 8006e4a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006e4e:	bf0c      	ite	eq
 8006e50:	2201      	moveq	r2, #1
 8006e52:	2200      	movne	r2, #0
 8006e54:	b289      	uxth	r1, r1
 8006e56:	f7fc f87b 	bl	8002f50 <HAL_GPIO_WritePin>

void S2PI_Init()
{
    size_t i;

    for ( i = 0; i < S2PI_SLAVE_MAX; i++ ) {
 8006e5a:	3401      	adds	r4, #1
 8006e5c:	2c01      	cmp	r4, #1
 8006e5e:	d9ec      	bls.n	8006e3a <S2PI_Init+0x6>
        struct slave_desc volatile* s = g_slaves + i;
        HAL_GPIO_WritePin( s->chipSelectPort, s->chipSelectPin, !s->csActiveVal );
    }
}
 8006e60:	bd10      	pop	{r4, pc}
 8006e62:	bf00      	nop
 8006e64:	20000184 	.word	0x20000184

08006e68 <S2PI_GetStatus>:
    return STATUS_OK;
}

status_t S2PI_GetStatus( void )
{
    if ( g_rxtxRunning ) {
 8006e68:	4b07      	ldr	r3, [pc, #28]	; (8006e88 <S2PI_GetStatus+0x20>)
 8006e6a:	781b      	ldrb	r3, [r3, #0]
 8006e6c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006e70:	d106      	bne.n	8006e80 <S2PI_GetStatus+0x18>
        return STATUS_BUSY;
    }
    else if ( g_isGpioMode ) {
 8006e72:	4b06      	ldr	r3, [pc, #24]	; (8006e8c <S2PI_GetStatus+0x24>)
 8006e74:	781b      	ldrb	r3, [r3, #0]
 8006e76:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006e7a:	d003      	beq.n	8006e84 <S2PI_GetStatus+0x1c>
        return STATUS_S2PI_GPIO_MODE;
 8006e7c:	2033      	movs	r0, #51	; 0x33
 8006e7e:	4770      	bx	lr
}

status_t S2PI_GetStatus( void )
{
    if ( g_rxtxRunning ) {
        return STATUS_BUSY;
 8006e80:	2002      	movs	r0, #2
 8006e82:	4770      	bx	lr
    }
    else if ( g_isGpioMode ) {
        return STATUS_S2PI_GPIO_MODE;
    }
    else {
        return STATUS_IDLE;
 8006e84:	2000      	movs	r0, #0
    }
}
 8006e86:	4770      	bx	lr
 8006e88:	200030a9 	.word	0x200030a9
 8006e8c:	200030aa 	.word	0x200030aa

08006e90 <S2PI_TransferFrame>:
                             uint8_t const*  txData,
                             uint8_t*        rxData,
                             size_t          frameSize,
                             s2pi_callback_t callback,
                             void*           callbackData )
{
 8006e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uassert( txData );
 8006e92:	b929      	cbnz	r1, 8006ea0 <S2PI_TransferFrame+0x10>
 8006e94:	4b39      	ldr	r3, [pc, #228]	; (8006f7c <S2PI_TransferFrame+0xec>)
 8006e96:	4a3a      	ldr	r2, [pc, #232]	; (8006f80 <S2PI_TransferFrame+0xf0>)
 8006e98:	21c9      	movs	r1, #201	; 0xc9
 8006e9a:	483a      	ldr	r0, [pc, #232]	; (8006f84 <S2PI_TransferFrame+0xf4>)
 8006e9c:	f001 fc30 	bl	8008700 <__assert_func>
 8006ea0:	4604      	mov	r4, r0
 8006ea2:	4616      	mov	r6, r2
 8006ea4:	461d      	mov	r5, r3
 8006ea6:	460f      	mov	r7, r1
    uassert( frameSize );
 8006ea8:	b92b      	cbnz	r3, 8006eb6 <S2PI_TransferFrame+0x26>
 8006eaa:	4b37      	ldr	r3, [pc, #220]	; (8006f88 <S2PI_TransferFrame+0xf8>)
 8006eac:	4a34      	ldr	r2, [pc, #208]	; (8006f80 <S2PI_TransferFrame+0xf0>)
 8006eae:	21ca      	movs	r1, #202	; 0xca
 8006eb0:	4834      	ldr	r0, [pc, #208]	; (8006f84 <S2PI_TransferFrame+0xf4>)
 8006eb2:	f001 fc25 	bl	8008700 <__assert_func>

    // print("T:%db \n", frameSize);

    status_t stat = S2PI_GetStatus();
 8006eb6:	f7ff ffd7 	bl	8006e68 <S2PI_GetStatus>

    if ( slave >= S2PI_SLAVE_MAX )
 8006eba:	2c01      	cmp	r4, #1
 8006ebc:	dc5b      	bgt.n	8006f76 <S2PI_TransferFrame+0xe6>
        return ERROR_S2PI_INVALID_SLAVE;
    if ( stat != STATUS_IDLE )
 8006ebe:	2800      	cmp	r0, #0
 8006ec0:	d15b      	bne.n	8006f7a <S2PI_TransferFrame+0xea>
        return stat;

    IRQ_LOCK();
 8006ec2:	f000 f89d 	bl	8007000 <IRQ_LOCK>
    g_activeSlave        = slave;
 8006ec6:	4b31      	ldr	r3, [pc, #196]	; (8006f8c <S2PI_TransferFrame+0xfc>)
 8006ec8:	601c      	str	r4, [r3, #0]
    struct slave_desc* s = (struct slave_desc*)&g_slaves[g_activeSlave];
 8006eca:	681c      	ldr	r4, [r3, #0]
    s->callback          = callback;
 8006ecc:	4930      	ldr	r1, [pc, #192]	; (8006f90 <S2PI_TransferFrame+0x100>)
 8006ece:	00a3      	lsls	r3, r4, #2
 8006ed0:	4423      	add	r3, r4
 8006ed2:	0098      	lsls	r0, r3, #2
 8006ed4:	180b      	adds	r3, r1, r0
 8006ed6:	9a06      	ldr	r2, [sp, #24]
 8006ed8:	609a      	str	r2, [r3, #8]
    s->callbackParam     = callbackData;
 8006eda:	9a07      	ldr	r2, [sp, #28]
 8006edc:	60da      	str	r2, [r3, #12]

    // Select slave. Deselect happens when transmission done.
    HAL_GPIO_WritePin( s->chipSelectPort, s->chipSelectPin, s->csActiveVal );
 8006ede:	799a      	ldrb	r2, [r3, #6]
 8006ee0:	889b      	ldrh	r3, [r3, #4]
 8006ee2:	5808      	ldr	r0, [r1, r0]
 8006ee4:	b299      	uxth	r1, r3
 8006ee6:	f7fc f833 	bl	8002f50 <HAL_GPIO_WritePin>

    HAL_StatusTypeDef res;
    status_t          retval;

    if ( rxData ) {
 8006eea:	b14e      	cbz	r6, 8006f00 <S2PI_TransferFrame+0x70>
        g_rxtxRunning = 1;
 8006eec:	2201      	movs	r2, #1
 8006eee:	4b29      	ldr	r3, [pc, #164]	; (8006f94 <S2PI_TransferFrame+0x104>)
 8006ef0:	701a      	strb	r2, [r3, #0]
#if !ASYNC_SPI
        res = HAL_SPI_TransmitReceive( &hspi1, (uint8_t*)txData, rxData, frameSize, 1000 );
#else
        res = HAL_SPI_TransmitReceive_DMA( &hspi1, (uint8_t*)txData, rxData, frameSize );
 8006ef2:	b2ab      	uxth	r3, r5
 8006ef4:	4632      	mov	r2, r6
 8006ef6:	4639      	mov	r1, r7
 8006ef8:	4827      	ldr	r0, [pc, #156]	; (8006f98 <S2PI_TransferFrame+0x108>)
 8006efa:	f7ff fd61 	bl	80069c0 <HAL_SPI_TransmitReceive_DMA>
 8006efe:	e007      	b.n	8006f10 <S2PI_TransferFrame+0x80>
#endif
    }
    else {
        g_rxtxRunning = 1;
 8006f00:	2201      	movs	r2, #1
 8006f02:	4b24      	ldr	r3, [pc, #144]	; (8006f94 <S2PI_TransferFrame+0x104>)
 8006f04:	701a      	strb	r2, [r3, #0]
#if !ASYNC_SPI
        res = HAL_SPI_Transmit( &hspi1, (uint8_t*)txData, frameSize, 1000 );
#else
        res = HAL_SPI_Transmit_DMA( &hspi1, (uint8_t*)txData, frameSize );
 8006f06:	b2aa      	uxth	r2, r5
 8006f08:	4639      	mov	r1, r7
 8006f0a:	4823      	ldr	r0, [pc, #140]	; (8006f98 <S2PI_TransferFrame+0x108>)
 8006f0c:	f7ff fcec 	bl	80068e8 <HAL_SPI_Transmit_DMA>
#endif
    }

    if ( res == HAL_OK ) {
 8006f10:	b360      	cbz	r0, 8006f6c <S2PI_TransferFrame+0xdc>
        // print( "Sending %d bytes ... \n", frameSize );
        retval = STATUS_OK;
    }
    else if ( res == HAL_BUSY ) {
 8006f12:	2802      	cmp	r0, #2
 8006f14:	d114      	bne.n	8006f40 <S2PI_TransferFrame+0xb0>
        // print("Hal device is busy. \n" );
        retval = STATUS_BUSY;
        HAL_GPIO_WritePin( s->chipSelectPort, s->chipSelectPin, !s->csActiveVal );
 8006f16:	481e      	ldr	r0, [pc, #120]	; (8006f90 <S2PI_TransferFrame+0x100>)
 8006f18:	00a3      	lsls	r3, r4, #2
 8006f1a:	1919      	adds	r1, r3, r4
 8006f1c:	008a      	lsls	r2, r1, #2
 8006f1e:	4402      	add	r2, r0
 8006f20:	7991      	ldrb	r1, [r2, #6]
 8006f22:	f011 0fff 	tst.w	r1, #255	; 0xff
 8006f26:	8891      	ldrh	r1, [r2, #4]
 8006f28:	441c      	add	r4, r3
 8006f2a:	ea4f 0384 	mov.w	r3, r4, lsl #2
 8006f2e:	58c0      	ldr	r0, [r0, r3]
 8006f30:	bf0c      	ite	eq
 8006f32:	2201      	moveq	r2, #1
 8006f34:	2200      	movne	r2, #0
 8006f36:	b289      	uxth	r1, r1
 8006f38:	f7fc f80a 	bl	8002f50 <HAL_GPIO_WritePin>
        // print( "Sending %d bytes ... \n", frameSize );
        retval = STATUS_OK;
    }
    else if ( res == HAL_BUSY ) {
        // print("Hal device is busy. \n" );
        retval = STATUS_BUSY;
 8006f3c:	2402      	movs	r4, #2
 8006f3e:	e016      	b.n	8006f6e <S2PI_TransferFrame+0xde>
        HAL_GPIO_WritePin( s->chipSelectPort, s->chipSelectPin, !s->csActiveVal );
    }
    else {
        // print( "Transmit error. \n" );
        retval = ERROR_ABORTED;
        HAL_GPIO_WritePin( s->chipSelectPort, s->chipSelectPin, !s->csActiveVal );
 8006f40:	4a13      	ldr	r2, [pc, #76]	; (8006f90 <S2PI_TransferFrame+0x100>)
 8006f42:	00a0      	lsls	r0, r4, #2
 8006f44:	1901      	adds	r1, r0, r4
 8006f46:	008b      	lsls	r3, r1, #2
 8006f48:	4413      	add	r3, r2
 8006f4a:	7999      	ldrb	r1, [r3, #6]
 8006f4c:	f011 0fff 	tst.w	r1, #255	; 0xff
 8006f50:	8899      	ldrh	r1, [r3, #4]
 8006f52:	4404      	add	r4, r0
 8006f54:	ea4f 0384 	mov.w	r3, r4, lsl #2
 8006f58:	58d0      	ldr	r0, [r2, r3]
 8006f5a:	bf0c      	ite	eq
 8006f5c:	2201      	moveq	r2, #1
 8006f5e:	2200      	movne	r2, #0
 8006f60:	b289      	uxth	r1, r1
 8006f62:	f7fb fff5 	bl	8002f50 <HAL_GPIO_WritePin>
        retval = STATUS_BUSY;
        HAL_GPIO_WritePin( s->chipSelectPort, s->chipSelectPin, !s->csActiveVal );
    }
    else {
        // print( "Transmit error. \n" );
        retval = ERROR_ABORTED;
 8006f66:	f06f 0401 	mvn.w	r4, #1
 8006f6a:	e000      	b.n	8006f6e <S2PI_TransferFrame+0xde>
#endif
    }

    if ( res == HAL_OK ) {
        // print( "Sending %d bytes ... \n", frameSize );
        retval = STATUS_OK;
 8006f6c:	2400      	movs	r4, #0
    if ( callback )
        API_SetTimer( 15, s, timer_cb__spi );
    g_rxtxRunning = 0;
#endif

    IRQ_UNLOCK();
 8006f6e:	f000 f84b 	bl	8007008 <IRQ_UNLOCK>
    return retval;
 8006f72:	4620      	mov	r0, r4
 8006f74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    // print("T:%db \n", frameSize);

    status_t stat = S2PI_GetStatus();

    if ( slave >= S2PI_SLAVE_MAX )
        return ERROR_S2PI_INVALID_SLAVE;
 8006f76:	f06f 0036 	mvn.w	r0, #54	; 0x36
    g_rxtxRunning = 0;
#endif

    IRQ_UNLOCK();
    return retval;
}
 8006f7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f7c:	08009de8 	.word	0x08009de8
 8006f80:	08009dd4 	.word	0x08009dd4
 8006f84:	08009df0 	.word	0x08009df0
 8006f88:	08009e10 	.word	0x08009e10
 8006f8c:	200030ac 	.word	0x200030ac
 8006f90:	20000184 	.word	0x20000184
 8006f94:	200030a9 	.word	0x200030a9
 8006f98:	20005c2c 	.word	0x20005c2c

08006f9c <S2PI_TransferFrameSync>:
        HAL_GPIO_WritePin( s->chipSelectPort, s->chipSelectPin, !s->csActiveVal );
    }
}

void S2PI_TransferFrameSync( s2pi_slave_t slave, uint8_t const* txData, uint8_t* rxData, size_t frameSize, s2pi_callback_t callback, void* callbackData )
{
 8006f9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006fa0:	b083      	sub	sp, #12
 8006fa2:	4681      	mov	r9, r0
 8006fa4:	4688      	mov	r8, r1
 8006fa6:	4617      	mov	r7, r2
 8006fa8:	461e      	mov	r6, r3
 8006faa:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8006fac:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    while ( S2PI_TransferFrame( slave, txData, rxData, frameSize, callback, callbackData ) != STATUS_OK ) { }
 8006fae:	9401      	str	r4, [sp, #4]
 8006fb0:	9500      	str	r5, [sp, #0]
 8006fb2:	4633      	mov	r3, r6
 8006fb4:	463a      	mov	r2, r7
 8006fb6:	4641      	mov	r1, r8
 8006fb8:	4648      	mov	r0, r9
 8006fba:	f7ff ff69 	bl	8006e90 <S2PI_TransferFrame>
 8006fbe:	2800      	cmp	r0, #0
 8006fc0:	d1f5      	bne.n	8006fae <S2PI_TransferFrameSync+0x12>
    while ( S2PI_GetStatus() != STATUS_IDLE ) { }
 8006fc2:	f7ff ff51 	bl	8006e68 <S2PI_GetStatus>
 8006fc6:	2800      	cmp	r0, #0
 8006fc8:	d1fb      	bne.n	8006fc2 <S2PI_TransferFrameSync+0x26>
}
 8006fca:	b003      	add	sp, #12
 8006fcc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08006fd0 <EXTI1_IRQHandler>:
#include "../s2pi.h"
static s2pi_irq_callback_t g_cbIrq;
static void*               g_cbIrqObj;

void EXTI1_IRQHandler( void )
{
 8006fd0:	b508      	push	{r3, lr}
    __HAL_GPIO_EXTI_CLEAR_IT( GPIO_PIN_1 );
 8006fd2:	2202      	movs	r2, #2
 8006fd4:	4b06      	ldr	r3, [pc, #24]	; (8006ff0 <EXTI1_IRQHandler+0x20>)
 8006fd6:	615a      	str	r2, [r3, #20]
    if ( g_cbIrq ) {
 8006fd8:	4b06      	ldr	r3, [pc, #24]	; (8006ff4 <EXTI1_IRQHandler+0x24>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	b13b      	cbz	r3, 8006fee <EXTI1_IRQHandler+0x1e>
        print( "IRQ function call. \n" );
 8006fde:	4806      	ldr	r0, [pc, #24]	; (8006ff8 <EXTI1_IRQHandler+0x28>)
 8006fe0:	f000 f816 	bl	8007010 <print>
        g_cbIrq( g_cbIrqObj );
 8006fe4:	4b03      	ldr	r3, [pc, #12]	; (8006ff4 <EXTI1_IRQHandler+0x24>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	4a04      	ldr	r2, [pc, #16]	; (8006ffc <EXTI1_IRQHandler+0x2c>)
 8006fea:	6810      	ldr	r0, [r2, #0]
 8006fec:	4798      	blx	r3
 8006fee:	bd08      	pop	{r3, pc}
 8006ff0:	40013c00 	.word	0x40013c00
 8006ff4:	200030b0 	.word	0x200030b0
 8006ff8:	08009e1c 	.word	0x08009e1c
 8006ffc:	200030b4 	.word	0x200030b4

08007000 <IRQ_LOCK>:
#include <FreeRTOS.h>
#include <platform/argus_irq.h>

void IRQ_LOCK( void )
{
 8007000:	b508      	push	{r3, lr}
    vPortEnterCritical();
 8007002:	f7fe fb97 	bl	8005734 <vPortEnterCritical>
 8007006:	bd08      	pop	{r3, pc}

08007008 <IRQ_UNLOCK>:
}

void IRQ_UNLOCK( void )
{
 8007008:	b508      	push	{r3, lr}
    vPortExitCritical();
 800700a:	f7fe fbb5 	bl	8005778 <vPortExitCritical>
 800700e:	bd08      	pop	{r3, pc}

08007010 <print>:
#include <stdarg.h>
#include <stdio.h>
#include "../../app/app.h"

status_t print( const char* fmt, ... )
{
 8007010:	b40f      	push	{r0, r1, r2, r3}
 8007012:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007014:	b083      	sub	sp, #12
 8007016:	af00      	add	r7, sp, #0
 8007018:	f107 0320 	add.w	r3, r7, #32
 800701c:	f853 5b04 	ldr.w	r5, [r3], #4
    va_list vp;
    va_list vp2;
    va_start( vp, fmt );
 8007020:	607b      	str	r3, [r7, #4]
    size_t allocsz = vsnprintf( NULL, 0, fmt, vp ) + 1;
 8007022:	462a      	mov	r2, r5
 8007024:	2100      	movs	r1, #0
 8007026:	4608      	mov	r0, r1
 8007028:	f002 f896 	bl	8009158 <vsniprintf>
 800702c:	1c46      	adds	r6, r0, #1
    va_end( vp );

    va_copy( vp2, vp );
 800702e:	687a      	ldr	r2, [r7, #4]
 8007030:	603a      	str	r2, [r7, #0]
    char* buf = (char*)alloca( allocsz );
 8007032:	300f      	adds	r0, #15
 8007034:	f020 0007 	bic.w	r0, r0, #7
 8007038:	ebad 0d00 	sub.w	sp, sp, r0
    vsprintf( buf, fmt, vp2 );
 800703c:	4629      	mov	r1, r5
 800703e:	4668      	mov	r0, sp
 8007040:	f002 f8b0 	bl	80091a4 <vsiprintf>
    va_end( vp2 );

    API_SendHostString( buf, allocsz );
 8007044:	4631      	mov	r1, r6
 8007046:	4668      	mov	r0, sp
 8007048:	f001 f9be 	bl	80083c8 <API_SendHostString>
    return STATUS_OK;
}
 800704c:	2000      	movs	r0, #0
 800704e:	370c      	adds	r7, #12
 8007050:	46bd      	mov	sp, r7
 8007052:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8007056:	b004      	add	sp, #16
 8007058:	4770      	bx	lr
 800705a:	bf00      	nop

0800705c <lowerbound>:
#include "uassert.h"
#include <string.h>

size_t lowerbound(void const *arr, void const *eval, size_t elemSize,
                  size_t numElems, int (*pred)(void const *, void const *))
{
 800705c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007060:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    uassert(arr && eval && pred && elemSize);
 8007062:	b130      	cbz	r0, 8007072 <lowerbound+0x16>
 8007064:	4689      	mov	r9, r1
 8007066:	4690      	mov	r8, r2
 8007068:	461e      	mov	r6, r3
 800706a:	4682      	mov	sl, r0
 800706c:	b109      	cbz	r1, 8007072 <lowerbound+0x16>
 800706e:	b107      	cbz	r7, 8007072 <lowerbound+0x16>
 8007070:	b92a      	cbnz	r2, 800707e <lowerbound+0x22>
 8007072:	4b16      	ldr	r3, [pc, #88]	; (80070cc <lowerbound+0x70>)
 8007074:	4a16      	ldr	r2, [pc, #88]	; (80070d0 <lowerbound+0x74>)
 8007076:	2108      	movs	r1, #8
 8007078:	4816      	ldr	r0, [pc, #88]	; (80070d4 <lowerbound+0x78>)
 800707a:	f001 fb41 	bl	8008700 <__assert_func>

    size_t up = numElems, dn = 0;
    size_t idx = numElems >> 1;
 800707e:	085c      	lsrs	r4, r3, #1
size_t lowerbound(void const *arr, void const *eval, size_t elemSize,
                  size_t numElems, int (*pred)(void const *, void const *))
{
    uassert(arr && eval && pred && elemSize);

    size_t up = numElems, dn = 0;
 8007080:	2500      	movs	r5, #0
    int    ccomp, lcomp;

#define at(idx) ((char *)arr + ((idx)*elemSize))

    do {
        ccomp = pred(eval, at(idx));
 8007082:	fb08 a104 	mla	r1, r8, r4, sl
 8007086:	4648      	mov	r0, r9
 8007088:	47b8      	blx	r7
 800708a:	4683      	mov	fp, r0
        lcomp = pred(eval, at(idx - 1));
 800708c:	1e61      	subs	r1, r4, #1
 800708e:	fb01 a108 	mla	r1, r1, r8, sl
 8007092:	4648      	mov	r0, r9
 8007094:	47b8      	blx	r7

        if (up - 1 <= dn) {
 8007096:	1e73      	subs	r3, r6, #1
 8007098:	429d      	cmp	r5, r3
 800709a:	d304      	bcc.n	80070a6 <lowerbound+0x4a>
            idx += ccomp > 0;
 800709c:	f1bb 0f00 	cmp.w	fp, #0
 80070a0:	bfc8      	it	gt
 80070a2:	3401      	addgt	r4, #1
            break;
 80070a4:	e00f      	b.n	80070c6 <lowerbound+0x6a>
        }

        if (ccomp > 0 && lcomp > 0)
 80070a6:	f1bb 0f00 	cmp.w	fp, #0
 80070aa:	dd01      	ble.n	80070b0 <lowerbound+0x54>
 80070ac:	2800      	cmp	r0, #0
 80070ae:	dc06      	bgt.n	80070be <lowerbound+0x62>
            dn = idx;
        else if (ccomp <= 0 && lcomp <= 0)
 80070b0:	f1bb 0f00 	cmp.w	fp, #0
 80070b4:	dc07      	bgt.n	80070c6 <lowerbound+0x6a>
 80070b6:	2800      	cmp	r0, #0
 80070b8:	dc05      	bgt.n	80070c6 <lowerbound+0x6a>
            up = idx;
 80070ba:	4626      	mov	r6, r4
 80070bc:	e000      	b.n	80070c0 <lowerbound+0x64>
            idx += ccomp > 0;
            break;
        }

        if (ccomp > 0 && lcomp > 0)
            dn = idx;
 80070be:	4625      	mov	r5, r4
        else if (ccomp <= 0 && lcomp <= 0)
            up = idx;
        else
            break;

        idx = (dn + up) >> 1;
 80070c0:	1974      	adds	r4, r6, r5
    } while (idx);
 80070c2:	0864      	lsrs	r4, r4, #1
 80070c4:	d1dd      	bne.n	8007082 <lowerbound+0x26>

    return idx;
}
 80070c6:	4620      	mov	r0, r4
 80070c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070cc:	08009e34 	.word	0x08009e34
 80070d0:	08009ea8 	.word	0x08009ea8
 80070d4:	08009e54 	.word	0x08009e54

080070d8 <ring_buffer_init>:
#include "uassert.h"
#include <stdlib.h>

void ring_buffer_init( ring_buffer_t* s, void* buff, size_t buffSz )
{
    s->buff = buff;
 80070d8:	6001      	str	r1, [r0, #0]
    s->cap  = buffSz;
 80070da:	6042      	str	r2, [r0, #4]
    s->head = 0;
 80070dc:	2300      	movs	r3, #0
 80070de:	6083      	str	r3, [r0, #8]
    s->tail = 0;
 80070e0:	60c3      	str	r3, [r0, #12]
 80070e2:	4770      	bx	lr

080070e4 <ring_buffer_write>:
}

void ring_buffer_write( ring_buffer_t* s, void const* d, size_t len )
{
 80070e4:	b470      	push	{r4, r5, r6}
 80070e6:	b083      	sub	sp, #12
    const size_t nxt[2] = { -1, s->cap - 1 };
 80070e8:	f04f 33ff 	mov.w	r3, #4294967295
 80070ec:	9300      	str	r3, [sp, #0]
 80070ee:	6843      	ldr	r3, [r0, #4]
 80070f0:	3b01      	subs	r3, #1
 80070f2:	9301      	str	r3, [sp, #4]
    size_t       i;

    for ( i = 0; i < len; i++, s->head -= nxt[s->head == s->cap - 1] ) {
 80070f4:	2500      	movs	r5, #0
 80070f6:	e012      	b.n	800711e <ring_buffer_write+0x3a>
        s->buff[s->head] = ( (char const*)d )[i];
 80070f8:	6804      	ldr	r4, [r0, #0]
 80070fa:	6883      	ldr	r3, [r0, #8]
 80070fc:	5d4e      	ldrb	r6, [r1, r5]
 80070fe:	54e6      	strb	r6, [r4, r3]
void ring_buffer_write( ring_buffer_t* s, void const* d, size_t len )
{
    const size_t nxt[2] = { -1, s->cap - 1 };
    size_t       i;

    for ( i = 0; i < len; i++, s->head -= nxt[s->head == s->cap - 1] ) {
 8007100:	3501      	adds	r5, #1
 8007102:	6884      	ldr	r4, [r0, #8]
 8007104:	6843      	ldr	r3, [r0, #4]
 8007106:	3b01      	subs	r3, #1
 8007108:	429c      	cmp	r4, r3
 800710a:	bf14      	ite	ne
 800710c:	2300      	movne	r3, #0
 800710e:	2301      	moveq	r3, #1
 8007110:	ae02      	add	r6, sp, #8
 8007112:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007116:	f853 3c08 	ldr.w	r3, [r3, #-8]
 800711a:	1ae4      	subs	r4, r4, r3
 800711c:	6084      	str	r4, [r0, #8]
 800711e:	4295      	cmp	r5, r2
 8007120:	d3ea      	bcc.n	80070f8 <ring_buffer_write+0x14>
        s->buff[s->head] = ( (char const*)d )[i];
    }
}
 8007122:	b003      	add	sp, #12
 8007124:	bc70      	pop	{r4, r5, r6}
 8007126:	4770      	bx	lr

08007128 <ring_buffer_consume>:

void ring_buffer_consume( ring_buffer_t* s, size_t len )
{
    s->tail += len;
 8007128:	68c3      	ldr	r3, [r0, #12]
 800712a:	4419      	add	r1, r3
 800712c:	60c1      	str	r1, [r0, #12]

    if ( s->tail >= s->cap ) {
 800712e:	6843      	ldr	r3, [r0, #4]
 8007130:	4299      	cmp	r1, r3
 8007132:	d301      	bcc.n	8007138 <ring_buffer_consume+0x10>
        s->tail = s->tail - s->cap;
 8007134:	1ac9      	subs	r1, r1, r3
 8007136:	60c1      	str	r1, [r0, #12]
 8007138:	4770      	bx	lr
 800713a:	bf00      	nop

0800713c <ring_buffer_peek>:
    }
}

void ring_buffer_peek( ring_buffer_t const* s, void* b, size_t len )
{
 800713c:	b530      	push	{r4, r5, lr}
 800713e:	b083      	sub	sp, #12
    const size_t nxt[2] = { -1, s->cap - 1 };
 8007140:	f04f 33ff 	mov.w	r3, #4294967295
 8007144:	9300      	str	r3, [sp, #0]
 8007146:	6843      	ldr	r3, [r0, #4]
 8007148:	3b01      	subs	r3, #1
 800714a:	9301      	str	r3, [sp, #4]
    size_t       i, t;

    for ( i = 0, t = s->tail; i < len; i++, t -= nxt[t == s->cap - 1] ) {
 800714c:	68c5      	ldr	r5, [r0, #12]
 800714e:	2400      	movs	r4, #0
 8007150:	e010      	b.n	8007174 <ring_buffer_peek+0x38>
        ( (char*)b )[i] = s->buff[t];
 8007152:	6803      	ldr	r3, [r0, #0]
 8007154:	5d5b      	ldrb	r3, [r3, r5]
 8007156:	550b      	strb	r3, [r1, r4]
void ring_buffer_peek( ring_buffer_t const* s, void* b, size_t len )
{
    const size_t nxt[2] = { -1, s->cap - 1 };
    size_t       i, t;

    for ( i = 0, t = s->tail; i < len; i++, t -= nxt[t == s->cap - 1] ) {
 8007158:	3401      	adds	r4, #1
 800715a:	6843      	ldr	r3, [r0, #4]
 800715c:	3b01      	subs	r3, #1
 800715e:	429d      	cmp	r5, r3
 8007160:	bf14      	ite	ne
 8007162:	2300      	movne	r3, #0
 8007164:	2301      	moveq	r3, #1
 8007166:	f10d 0e08 	add.w	lr, sp, #8
 800716a:	eb0e 0383 	add.w	r3, lr, r3, lsl #2
 800716e:	f853 3c08 	ldr.w	r3, [r3, #-8]
 8007172:	1aed      	subs	r5, r5, r3
 8007174:	4294      	cmp	r4, r2
 8007176:	d3ec      	bcc.n	8007152 <ring_buffer_peek+0x16>
        ( (char*)b )[i] = s->buff[t];
    }
}
 8007178:	b003      	add	sp, #12
 800717a:	bd30      	pop	{r4, r5, pc}

0800717c <ring_buffer_size>:

size_t ring_buffer_size( ring_buffer_t const* s )
{
    if ( s->head >= s->tail )
 800717c:	6883      	ldr	r3, [r0, #8]
 800717e:	68c2      	ldr	r2, [r0, #12]
 8007180:	4293      	cmp	r3, r2
 8007182:	d301      	bcc.n	8007188 <ring_buffer_size+0xc>
        return s->head - s->tail;
 8007184:	1a98      	subs	r0, r3, r2
 8007186:	4770      	bx	lr
    else
        return s->cap - s->tail + s->head;
 8007188:	6840      	ldr	r0, [r0, #4]
 800718a:	1a80      	subs	r0, r0, r2
 800718c:	4418      	add	r0, r3
}
 800718e:	4770      	bx	lr

08007190 <_ZNSt8functionIFyvEEC1IZ13HW_TIMER_INITEUlvE_vvEET_>:
	typedef _Function_handler<_Signature_type, _Functor> _My_handler;

	if (_My_handler::_M_not_empty_function(__f))
	  {
	    _My_handler::_M_init_functor(_M_functor, std::move(__f));
	    _M_invoker = &_My_handler::_M_invoke;
 8007190:	4a02      	ldr	r2, [pc, #8]	; (800719c <_ZNSt8functionIFyvEEC1IZ13HW_TIMER_INITEUlvE_vvEET_+0xc>)
 8007192:	60c2      	str	r2, [r0, #12]
	    _M_manager = &_My_handler::_M_manager;
 8007194:	4a02      	ldr	r2, [pc, #8]	; (80071a0 <_ZNSt8functionIFyvEEC1IZ13HW_TIMER_INITEUlvE_vvEET_+0x10>)
 8007196:	6082      	str	r2, [r0, #8]
	  }
      }
 8007198:	4770      	bx	lr
 800719a:	bf00      	nop
 800719c:	08007445 	.word	0x08007445
 80071a0:	080071a5 	.word	0x080071a5

080071a4 <_ZNSt14_Function_base13_Base_managerIZ13HW_TIMER_INITEUlvE_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation>:
      public:
	static bool
	_M_manager(_Any_data& __dest, const _Any_data& __source,
		   _Manager_operation __op)
	{
	  switch (__op)
 80071a4:	2a01      	cmp	r2, #1
 80071a6:	d100      	bne.n	80071aa <_ZNSt14_Function_base13_Base_managerIZ13HW_TIMER_INITEUlvE_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x6>
	    case __get_type_info:
	      __dest._M_access<const type_info*>() = &typeid(_Functor);
	      break;
#endif
	    case __get_functor_ptr:
	      __dest._M_access<_Functor*>() = _M_get_pointer(__source);
 80071a8:	6001      	str	r1, [r0, #0]
	    case __destroy_functor:
	      _M_destroy(__dest, _Local_storage());
	      break;
	    }
	  return false;
	}
 80071aa:	2000      	movs	r0, #0
 80071ac:	4770      	bx	lr
 80071ae:	bf00      	nop

080071b0 <_Z41__static_initialization_and_destruction_0ii>:
void __throw_bad_function_call()
{
    uassert( false );
    for ( ;; ) { }
}
} // namespace std
 80071b0:	2801      	cmp	r0, #1
 80071b2:	d13b      	bne.n	800722c <_Z41__static_initialization_and_destruction_0ii+0x7c>
 80071b4:	b538      	push	{r3, r4, r5, lr}
 80071b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80071ba:	4299      	cmp	r1, r3
 80071bc:	d135      	bne.n	800722a <_Z41__static_initialization_and_destruction_0ii+0x7a>
    using size_type       = nty_;
    using difference_type = ptrdiff_t;
    using node_type       = fslist_node<size_type>;
    enum { NODE_NONE = (size_type)-1 };

    fslist_alloc_base( size_type capacity, node_type* narray ) noexcept : size_( 0 ), capacity_( capacity ), head_( NODE_NONE ), tail_( NODE_NONE ), idle_( 0 ), narray_( narray )
 80071be:	4a1c      	ldr	r2, [pc, #112]	; (8007230 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 80071c0:	2300      	movs	r3, #0
 80071c2:	7013      	strb	r3, [r2, #0]
 80071c4:	2128      	movs	r1, #40	; 0x28
 80071c6:	7051      	strb	r1, [r2, #1]
 80071c8:	21ff      	movs	r1, #255	; 0xff
 80071ca:	7091      	strb	r1, [r2, #2]
 80071cc:	70d1      	strb	r1, [r2, #3]
 80071ce:	7113      	strb	r3, [r2, #4]
 80071d0:	f502 7174 	add.w	r1, r2, #976	; 0x3d0
 80071d4:	6091      	str	r1, [r2, #8]
    {
        // Link all available nodes
        for ( size_t i = 0; i < capacity; i++ ) {
 80071d6:	2b27      	cmp	r3, #39	; 0x27
 80071d8:	d80d      	bhi.n	80071f6 <_Z41__static_initialization_and_destruction_0ii+0x46>
            auto p  = narray_ + i;
 80071da:	4a15      	ldr	r2, [pc, #84]	; (8007230 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 80071dc:	6894      	ldr	r4, [r2, #8]
 80071de:	eb03 0043 	add.w	r0, r3, r3, lsl #1
 80071e2:	1821      	adds	r1, r4, r0
            p->nxt_ = static_cast<size_type>( i + 1 );
 80071e4:	b2da      	uxtb	r2, r3
 80071e6:	1c55      	adds	r5, r2, #1
 80071e8:	5425      	strb	r5, [r4, r0]
            p->cur_ = NODE_NONE;
 80071ea:	20ff      	movs	r0, #255	; 0xff
 80071ec:	7088      	strb	r0, [r1, #2]
            p->prv_ = static_cast<size_type>( i - 1 );
 80071ee:	3a01      	subs	r2, #1
 80071f0:	704a      	strb	r2, [r1, #1]
    enum { NODE_NONE = (size_type)-1 };

    fslist_alloc_base( size_type capacity, node_type* narray ) noexcept : size_( 0 ), capacity_( capacity ), head_( NODE_NONE ), tail_( NODE_NONE ), idle_( 0 ), narray_( narray )
    {
        // Link all available nodes
        for ( size_t i = 0; i < capacity; i++ ) {
 80071f2:	3301      	adds	r3, #1
 80071f4:	e7ef      	b.n	80071d6 <_Z41__static_initialization_and_destruction_0ii+0x26>
            auto p  = narray_ + i;
            p->nxt_ = static_cast<size_type>( i + 1 );
            p->cur_ = NODE_NONE;
            p->prv_ = static_cast<size_type>( i - 1 );
        }
        narray_[0].prv_             = NODE_NONE;
 80071f6:	480e      	ldr	r0, [pc, #56]	; (8007230 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 80071f8:	6883      	ldr	r3, [r0, #8]
 80071fa:	22ff      	movs	r2, #255	; 0xff
 80071fc:	705a      	strb	r2, [r3, #1]
        narray_[capacity_ - 1].nxt_ = NODE_NONE;
 80071fe:	7843      	ldrb	r3, [r0, #1]
 8007200:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8007204:	3b03      	subs	r3, #3
 8007206:	6881      	ldr	r1, [r0, #8]
 8007208:	54ca      	strb	r2, [r1, r3]
            i      = super::next( i );
            super::dealloc_node( k );
        }
    }

    fslist_base( size_type capacity, pointer varray, node_type* narray ) noexcept : super_type( capacity, narray ), varray_( varray )
 800720a:	f100 0310 	add.w	r3, r0, #16
 800720e:	60c3      	str	r3, [r0, #12]
	{
	  _Base::_M_init_functor(__functor, std::__addressof(__f.get()));
	}
      };

    _Function_base() : _M_manager(nullptr) { }
 8007210:	2300      	movs	r3, #0
 8007212:	f8c0 3450 	str.w	r3, [r0, #1104]	; 0x450
    timer_cb_t cb_;
};

template <typename tick_ty__,
          typename list_container__>
class timer_logic {
 8007216:	f500 638b 	add.w	r3, r0, #1112	; 0x458
 800721a:	2400      	movs	r4, #0
 800721c:	2500      	movs	r5, #0
 800721e:	e9c3 4500 	strd	r4, r5, [r3]
extern TIM_HandleTypeDef htim2;

/////////////////////////////////////////////////////////////////////////////
// Statics
using timer_t = upp::static_timer_logic<usec_t, uint8_t, NUM_MAX_HWTIMER_NODE>;
static timer_t            s_tim;
 8007222:	4a04      	ldr	r2, [pc, #16]	; (8007234 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8007224:	4904      	ldr	r1, [pc, #16]	; (8007238 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 8007226:	f001 fa66 	bl	80086f6 <__aeabi_atexit>
 800722a:	bd38      	pop	{r3, r4, r5, pc}
 800722c:	4770      	bx	lr
 800722e:	bf00      	nop
 8007230:	200030b8 	.word	0x200030b8
 8007234:	20000000 	.word	0x20000000
 8007238:	0800723d 	.word	0x0800723d

0800723c <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev>:
 800723c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800723e:	4604      	mov	r4, r0

    ~_Function_base()
    {
      if (_M_manager)
 8007240:	f8d0 3450 	ldr.w	r3, [r0, #1104]	; 0x450
 8007244:	b123      	cbz	r3, 8007250 <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0x14>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
 8007246:	f500 6089 	add.w	r0, r0, #1096	; 0x448
 800724a:	2203      	movs	r2, #3
 800724c:	4601      	mov	r1, r0
 800724e:	4798      	blx	r3
        n.nxt_ = idle_;
        idle_  = i;
        --size_;
    }

    size_type head() const noexcept { return head_; }
 8007250:	78a3      	ldrb	r3, [r4, #2]
        clear();
    }

    void clear() noexcept
    {
        for ( size_type i = super::head(); i != NODE_NONE; ) {
 8007252:	2bff      	cmp	r3, #255	; 0xff
 8007254:	d041      	beq.n	80072da <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0x9e>
    }

    size_type head() const noexcept { return head_; }
    size_type tail() const noexcept { return tail_; }

    size_type next( size_type n ) const noexcept { return narray_[n].nxt_; }
 8007256:	eb03 0043 	add.w	r0, r3, r3, lsl #1
 800725a:	68a1      	ldr	r1, [r4, #8]
 800725c:	180d      	adds	r5, r1, r0
 800725e:	5c0e      	ldrb	r6, [r1, r0]
    }

    void dealloc_node( size_type i ) noexcept
    {
        auto& n = narray_[i];
        uassert( n.cur_ != NODE_NONE );
 8007260:	78aa      	ldrb	r2, [r5, #2]
 8007262:	2aff      	cmp	r2, #255	; 0xff
 8007264:	d105      	bne.n	8007272 <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0x36>
 8007266:	4b1e      	ldr	r3, [pc, #120]	; (80072e0 <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0xa4>)
 8007268:	4a1e      	ldr	r2, [pc, #120]	; (80072e4 <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0xa8>)
 800726a:	216b      	movs	r1, #107	; 0x6b
 800726c:	481e      	ldr	r0, [pc, #120]	; (80072e8 <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0xac>)
 800726e:	f001 fa47 	bl	8008700 <__assert_func>
        uassert( i >= 0 && i < capacity_ );
 8007272:	7862      	ldrb	r2, [r4, #1]
 8007274:	4293      	cmp	r3, r2
 8007276:	d305      	bcc.n	8007284 <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0x48>
 8007278:	4b1c      	ldr	r3, [pc, #112]	; (80072ec <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0xb0>)
 800727a:	4a1a      	ldr	r2, [pc, #104]	; (80072e4 <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0xa8>)
 800727c:	216c      	movs	r1, #108	; 0x6c
 800727e:	481a      	ldr	r0, [pc, #104]	; (80072e8 <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0xac>)
 8007280:	f001 fa3e 	bl	8008700 <__assert_func>

        if ( n.nxt_ != NODE_NONE ) {
 8007284:	5c0a      	ldrb	r2, [r1, r0]
 8007286:	2aff      	cmp	r2, #255	; 0xff
 8007288:	d005      	beq.n	8007296 <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0x5a>
            narray_[n.nxt_].prv_ = n.prv_;
 800728a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800728e:	440a      	add	r2, r1
 8007290:	786f      	ldrb	r7, [r5, #1]
 8007292:	7057      	strb	r7, [r2, #1]
 8007294:	e001      	b.n	800729a <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0x5e>
        }
        else { // It's tail
            tail_ = n.prv_;
 8007296:	786a      	ldrb	r2, [r5, #1]
 8007298:	70e2      	strb	r2, [r4, #3]
        }

        if ( n.prv_ != NODE_NONE ) {
 800729a:	786a      	ldrb	r2, [r5, #1]
 800729c:	2aff      	cmp	r2, #255	; 0xff
 800729e:	d007      	beq.n	80072b0 <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0x74>
            narray_[n.prv_].nxt_ = n.nxt_;
 80072a0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80072a4:	68a7      	ldr	r7, [r4, #8]
 80072a6:	f811 e000 	ldrb.w	lr, [r1, r0]
 80072aa:	f807 e002 	strb.w	lr, [r7, r2]
 80072ae:	e001      	b.n	80072b4 <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0x78>
        }
        else { // It's head
            head_ = n.nxt_;
 80072b0:	5c0a      	ldrb	r2, [r1, r0]
 80072b2:	70a2      	strb	r2, [r4, #2]
        }

        if ( idle_ != NODE_NONE ) {
 80072b4:	7922      	ldrb	r2, [r4, #4]
 80072b6:	2aff      	cmp	r2, #255	; 0xff
 80072b8:	d004      	beq.n	80072c4 <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0x88>
            narray_[idle_].prv_ = i;
 80072ba:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80072be:	68a7      	ldr	r7, [r4, #8]
 80072c0:	443a      	add	r2, r7
 80072c2:	7053      	strb	r3, [r2, #1]
        }
        n.prv_ = NODE_NONE;
 80072c4:	22ff      	movs	r2, #255	; 0xff
 80072c6:	706a      	strb	r2, [r5, #1]
        n.cur_ = NODE_NONE;
 80072c8:	70aa      	strb	r2, [r5, #2]
        n.nxt_ = idle_;
 80072ca:	7922      	ldrb	r2, [r4, #4]
 80072cc:	540a      	strb	r2, [r1, r0]
        idle_  = i;
 80072ce:	7123      	strb	r3, [r4, #4]
        --size_;
 80072d0:	7823      	ldrb	r3, [r4, #0]
 80072d2:	3b01      	subs	r3, #1
 80072d4:	7023      	strb	r3, [r4, #0]
    void clear() noexcept
    {
        for ( size_type i = super::head(); i != NODE_NONE; ) {
            varray_[i].~value_type();
            auto k = i;
            i      = super::next( i );
 80072d6:	4633      	mov	r3, r6
 80072d8:	e7bb      	b.n	8007252 <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0x16>
 80072da:	4620      	mov	r0, r4
 80072dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072de:	bf00      	nop
 80072e0:	0800a284 	.word	0x0800a284
 80072e4:	0800aa10 	.word	0x0800aa10
 80072e8:	0800a298 	.word	0x0800a298
 80072ec:	0800a2cc 	.word	0x0800a2cc

080072f0 <HW_TIMER_INIT>:
//

/////////////////////////////////////////////////////////////////////////////
// Defs
extern "C" void HW_TIMER_INIT()
{
 80072f0:	b530      	push	{r4, r5, lr}
 80072f2:	b08b      	sub	sp, #44	; 0x2c
       */
      template<typename _Functor>
	_Requires<_Callable<typename decay<_Functor>::type>, function&>
	operator=(_Functor&& __f)
	{
	  function(std::forward<_Functor>(__f)).swap(*this);
 80072f4:	ac06      	add	r4, sp, #24
 80072f6:	f04f 0100 	mov.w	r1, #0
 80072fa:	4620      	mov	r0, r4
 80072fc:	f7ff ff48 	bl	8007190 <_ZNSt8functionIFyvEEC1IZ13HW_TIMER_INITEUlvE_vvEET_>
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
 8007300:	ad04      	add	r5, sp, #16
 8007302:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007306:	e885 0003 	stmia.w	r5, {r0, r1}
      __a = _GLIBCXX_MOVE(__b);
 800730a:	4b1b      	ldr	r3, [pc, #108]	; (8007378 <HW_TIMER_INIT+0x88>)
 800730c:	f503 6289 	add.w	r2, r3, #1096	; 0x448
 8007310:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007314:	e884 0003 	stmia.w	r4, {r0, r1}
      __b = _GLIBCXX_MOVE(__tmp);
 8007318:	e895 0003 	ldmia.w	r5, {r0, r1}
 800731c:	e882 0003 	stmia.w	r2, {r0, r1}
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
 8007320:	9908      	ldr	r1, [sp, #32]
      __a = _GLIBCXX_MOVE(__b);
 8007322:	f8d3 2450 	ldr.w	r2, [r3, #1104]	; 0x450
 8007326:	9208      	str	r2, [sp, #32]
      __b = _GLIBCXX_MOVE(__tmp);
 8007328:	f8c3 1450 	str.w	r1, [r3, #1104]	; 0x450
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
 800732c:	9909      	ldr	r1, [sp, #36]	; 0x24
      __a = _GLIBCXX_MOVE(__b);
 800732e:	f8d3 0454 	ldr.w	r0, [r3, #1108]	; 0x454
 8007332:	9009      	str	r0, [sp, #36]	; 0x24
      __b = _GLIBCXX_MOVE(__tmp);
 8007334:	f8c3 1454 	str.w	r1, [r3, #1108]	; 0x454

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
 8007338:	b122      	cbz	r2, 8007344 <HW_TIMER_INIT+0x54>
 800733a:	4613      	mov	r3, r2
	_M_manager(_M_functor, _M_functor, __destroy_functor);
 800733c:	2203      	movs	r2, #3
 800733e:	a906      	add	r1, sp, #24
 8007340:	4608      	mov	r0, r1
 8007342:	4798      	blx	r3
    s_tim.tick_function( []() { return API_GetTime_us(); } );

    sTimerTask = xTaskCreateStatic(
 8007344:	4b0d      	ldr	r3, [pc, #52]	; (800737c <HW_TIMER_INIT+0x8c>)
 8007346:	9302      	str	r3, [sp, #8]
 8007348:	4b0d      	ldr	r3, [pc, #52]	; (8007380 <HW_TIMER_INIT+0x90>)
 800734a:	9301      	str	r3, [sp, #4]
 800734c:	2334      	movs	r3, #52	; 0x34
 800734e:	9300      	str	r3, [sp, #0]
 8007350:	2300      	movs	r3, #0
 8007352:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007356:	490b      	ldr	r1, [pc, #44]	; (8007384 <HW_TIMER_INIT+0x94>)
 8007358:	480b      	ldr	r0, [pc, #44]	; (8007388 <HW_TIMER_INIT+0x98>)
 800735a:	f7fd f901 	bl	8004560 <xTaskCreateStatic>
        "TIMER",
        sizeof( sTimerStack ) / sizeof( *sTimerStack ),
        NULL,
        osPriorityRealtime4,
        sTimerStack,
        &sTimerTaskStaticCb );
 800735e:	4b0b      	ldr	r3, [pc, #44]	; (800738c <HW_TIMER_INIT+0x9c>)
 8007360:	6018      	str	r0, [r3, #0]

    HAL_TIM_Base_Start_IT( &htim );
 8007362:	4c0b      	ldr	r4, [pc, #44]	; (8007390 <HW_TIMER_INIT+0xa0>)
 8007364:	4620      	mov	r0, r4
 8007366:	f7fc f941 	bl	80035ec <HAL_TIM_Base_Start_IT>
    TIM_CCxChannelCmd( htim.Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE );
 800736a:	2201      	movs	r2, #1
 800736c:	2100      	movs	r1, #0
 800736e:	6820      	ldr	r0, [r4, #0]
 8007370:	f7fc fb40 	bl	80039f4 <TIM_CCxChannelCmd>
}
 8007374:	b00b      	add	sp, #44	; 0x2c
 8007376:	bd30      	pop	{r4, r5, pc}
 8007378:	200030b8 	.word	0x200030b8
 800737c:	20003d1c 	.word	0x20003d1c
 8007380:	2000351c 	.word	0x2000351c
 8007384:	0800a2e4 	.word	0x0800a2e4
 8007388:	08007479 	.word	0x08007479
 800738c:	20003518 	.word	0x20003518
 8007390:	20005ce0 	.word	0x20005ce0
 8007394:	00000000 	.word	0x00000000

08007398 <TIM2_IRQHandler>:

extern "C" void TIM2_IRQHandler( void )
{
 8007398:	b530      	push	{r4, r5, lr}
 800739a:	b083      	sub	sp, #12
    // If it's update interrupt, accumulates 1000 second to total time
    if ( __HAL_TIM_GET_FLAG( &htim, TIM_FLAG_UPDATE ) != RESET ) {
 800739c:	4b1a      	ldr	r3, [pc, #104]	; (8007408 <TIM2_IRQHandler+0x70>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	691a      	ldr	r2, [r3, #16]
 80073a2:	f012 0f01 	tst.w	r2, #1
 80073a6:	d00c      	beq.n	80073c2 <TIM2_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_FLAG( &htim, TIM_FLAG_UPDATE );
 80073a8:	f06f 0201 	mvn.w	r2, #1
 80073ac:	611a      	str	r2, [r3, #16]
        s_total_us += (int)1e9;
 80073ae:	4a17      	ldr	r2, [pc, #92]	; (800740c <TIM2_IRQHandler+0x74>)
 80073b0:	e9d2 4500 	ldrd	r4, r5, [r2]
 80073b4:	a112      	add	r1, pc, #72	; (adr r1, 8007400 <TIM2_IRQHandler+0x68>)
 80073b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80073ba:	1900      	adds	r0, r0, r4
 80073bc:	4169      	adcs	r1, r5
 80073be:	e9c2 0100 	strd	r0, r1, [r2]
    }

    // If it's oc interrupt, process hwtimer event and switch to timer task
    if ( __HAL_TIM_GET_FLAG( &htim, TIM_FLAG_CC1 ) != RESET ) {
 80073c2:	691a      	ldr	r2, [r3, #16]
 80073c4:	f012 0f02 	tst.w	r2, #2
 80073c8:	d001      	beq.n	80073ce <TIM2_IRQHandler+0x36>
 80073ca:	2201      	movs	r2, #1
 80073cc:	e000      	b.n	80073d0 <TIM2_IRQHandler+0x38>
 80073ce:	2200      	movs	r2, #0
 80073d0:	b1a2      	cbz	r2, 80073fc <TIM2_IRQHandler+0x64>
        __HAL_TIM_CLEAR_FLAG( &htim, TIM_FLAG_CC1 );
 80073d2:	f06f 0202 	mvn.w	r2, #2
 80073d6:	611a      	str	r2, [r3, #16]
        BaseType_t bHigherTaskPriorityWoken = pdFALSE;
 80073d8:	a902      	add	r1, sp, #8
 80073da:	2300      	movs	r3, #0
 80073dc:	f841 3d04 	str.w	r3, [r1, #-4]!
        vTaskNotifyGiveFromISR( sTimerTask, &bHigherTaskPriorityWoken );
 80073e0:	4b0b      	ldr	r3, [pc, #44]	; (8007410 <TIM2_IRQHandler+0x78>)
 80073e2:	6818      	ldr	r0, [r3, #0]
 80073e4:	f7fd fcda 	bl	8004d9c <vTaskNotifyGiveFromISR>
        portYIELD_FROM_ISR( bHigherTaskPriorityWoken );
 80073e8:	9b01      	ldr	r3, [sp, #4]
 80073ea:	b13b      	cbz	r3, 80073fc <TIM2_IRQHandler+0x64>
 80073ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80073f0:	4b08      	ldr	r3, [pc, #32]	; (8007414 <TIM2_IRQHandler+0x7c>)
 80073f2:	601a      	str	r2, [r3, #0]
 80073f4:	f3bf 8f4f 	dsb	sy
 80073f8:	f3bf 8f6f 	isb	sy
    }
}
 80073fc:	b003      	add	sp, #12
 80073fe:	bd30      	pop	{r4, r5, pc}
 8007400:	3b9aca00 	.word	0x3b9aca00
 8007404:	00000000 	.word	0x00000000
 8007408:	20005ce0 	.word	0x20005ce0
 800740c:	200001b0 	.word	0x200001b0
 8007410:	20003518 	.word	0x20003518
 8007414:	e000ed04 	.word	0xe000ed04

08007418 <API_GetTime_us>:

extern "C" usec_t API_GetTime_us()
{
 8007418:	f84d bd04 	str.w	fp, [sp, #-4]!
    return s_total_us + GET_TICK();
 800741c:	4b07      	ldr	r3, [pc, #28]	; (800743c <API_GetTime_us+0x24>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8007422:	4b07      	ldr	r3, [pc, #28]	; (8007440 <API_GetTime_us+0x28>)
 8007424:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 8007428:	eb12 0b00 	adds.w	fp, r2, r0
 800742c:	f143 0c00 	adc.w	ip, r3, #0
 8007430:	4658      	mov	r0, fp
 8007432:	4661      	mov	r1, ip
 8007434:	f85d bb04 	ldr.w	fp, [sp], #4
 8007438:	4770      	bx	lr
 800743a:	bf00      	nop
 800743c:	20005ce0 	.word	0x20005ce0
 8007440:	200001b0 	.word	0x200001b0

08007444 <_ZNSt17_Function_handlerIFyvEZ13HW_TIMER_INITEUlvE_E9_M_invokeERKSt9_Any_data>:
    {
      typedef _Function_base::_Base_manager<_Functor> _Base;

    public:
      static _Res
      _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 8007444:	b508      	push	{r3, lr}

/////////////////////////////////////////////////////////////////////////////
// Defs
extern "C" void HW_TIMER_INIT()
{
    s_tim.tick_function( []() { return API_GetTime_us(); } );
 8007446:	f7ff ffe7 	bl	8007418 <API_GetTime_us>
      {
	return (*_Base::_M_get_pointer(__functor))(
	    std::forward<_ArgTypes>(__args)...);
      }
 800744a:	bd08      	pop	{r3, pc}

0800744c <_ZSt25__throw_bad_function_callv>:
}

// This code is a dummy function to prevent link errors that occur when using the std :: function class.
namespace std {
void __throw_bad_function_call()
{
 800744c:	b508      	push	{r3, lr}
    uassert( false );
 800744e:	4b03      	ldr	r3, [pc, #12]	; (800745c <_ZSt25__throw_bad_function_callv+0x10>)
 8007450:	4a03      	ldr	r2, [pc, #12]	; (8007460 <_ZSt25__throw_bad_function_callv+0x14>)
 8007452:	2192      	movs	r1, #146	; 0x92
 8007454:	4803      	ldr	r0, [pc, #12]	; (8007464 <_ZSt25__throw_bad_function_callv+0x18>)
 8007456:	f001 f953 	bl	8008700 <__assert_func>
 800745a:	bf00      	nop
 800745c:	0800a34c 	.word	0x0800a34c
 8007460:	0800a218 	.word	0x0800a218
 8007464:	0800a354 	.word	0x0800a354

08007468 <_ZNKSt8functionIFyvEEclEv>:
	  }
      }

  template<typename _Res, typename... _ArgTypes>
    _Res
    function<_Res(_ArgTypes...)>::
 8007468:	b508      	push	{r3, lr}
      if (_M_manager)
	_M_manager(_M_functor, _M_functor, __destroy_functor);
    }


    bool _M_empty() const { return !_M_manager; }
 800746a:	6883      	ldr	r3, [r0, #8]
  template<typename _Res, typename... _ArgTypes>
    _Res
    function<_Res(_ArgTypes...)>::
    operator()(_ArgTypes... __args) const
    {
      if (_M_empty())
 800746c:	b90b      	cbnz	r3, 8007472 <_ZNKSt8functionIFyvEEclEv+0xa>
	__throw_bad_function_call();
 800746e:	f7ff ffed 	bl	800744c <_ZSt25__throw_bad_function_callv>
      return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
 8007472:	68c3      	ldr	r3, [r0, #12]
 8007474:	4798      	blx	r3
    }
 8007476:	bd08      	pop	{r3, pc}

08007478 <_ZL15TimerUpdateTaskPv>:
    s_tim.remove( { h.data_[0], h.data_[1] } );
    taskEXIT_CRITICAL();
}

_Noreturn void TimerUpdateTask( void* nouse__ )
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b08c      	sub	sp, #48	; 0x30
    for ( ;; ) {
        ulTaskNotifyTake( pdTRUE, 100 /* For case if lost ... */ );
 800747c:	2164      	movs	r1, #100	; 0x64
 800747e:	2001      	movs	r0, #1
 8007480:	f7fd fbe2 	bl	8004c48 <ulTaskNotifyTake>

        __HAL_TIM_DISABLE_IT( &htim, TIM_FLAG_CC1 );
 8007484:	4b8e      	ldr	r3, [pc, #568]	; (80076c0 <_ZL15TimerUpdateTaskPv+0x248>)
 8007486:	681a      	ldr	r2, [r3, #0]
 8007488:	68d3      	ldr	r3, [r2, #12]
 800748a:	f023 0302 	bic.w	r3, r3, #2
 800748e:	60d3      	str	r3, [r2, #12]
    }

    const_iterator cbegin() const noexcept
    {
        const_iterator i;
        i.container_ = this;
 8007490:	4b8c      	ldr	r3, [pc, #560]	; (80076c4 <_ZL15TimerUpdateTaskPv+0x24c>)
 8007492:	9302      	str	r3, [sp, #8]
        n.nxt_ = idle_;
        idle_  = i;
        --size_;
    }

    size_type head() const noexcept { return head_; }
 8007494:	789b      	ldrb	r3, [r3, #2]

    const_iterator cbegin() const noexcept
    {
        const_iterator i;
        i.container_ = this;
        i.cur_       = super::head();
 8007496:	f88d 300c 	strb.w	r3, [sp, #12]
    }

    iterator begin() noexcept
    {
        auto d = cbegin();
        return static_cast<iterator&>( d );
 800749a:	aa02      	add	r2, sp, #8
 800749c:	e892 0003 	ldmia.w	r2, {r0, r1}
 80074a0:	e88d 0003 	stmia.w	sp, {r0, r1}
    fslist_const_iterator<dty_, nty_>& operator--() noexcept;
    fslist_const_iterator<dty_, nty_>  operator--( int ) noexcept;
    reference                          operator*() const noexcept;
    pointer                            operator->() const noexcept;

    bool operator!=( const fslist_const_iterator<dty_, nty_>& r ) const noexcept { return r.container_ != container_ || r.cur_ != cur_; }
 80074a4:	9a00      	ldr	r2, [sp, #0]
 80074a6:	4b87      	ldr	r3, [pc, #540]	; (80076c4 <_ZL15TimerUpdateTaskPv+0x24c>)
 80074a8:	429a      	cmp	r2, r3
 80074aa:	d105      	bne.n	80074b8 <_ZL15TimerUpdateTaskPv+0x40>
 80074ac:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80074b0:	2bff      	cmp	r3, #255	; 0xff
 80074b2:	d003      	beq.n	80074bc <_ZL15TimerUpdateTaskPv+0x44>
 80074b4:	2401      	movs	r4, #1
 80074b6:	e002      	b.n	80074be <_ZL15TimerUpdateTaskPv+0x46>
 80074b8:	2401      	movs	r4, #1
 80074ba:	e000      	b.n	80074be <_ZL15TimerUpdateTaskPv+0x46>
 80074bc:	2400      	movs	r4, #0
        return true;
    }

    tick_type update() noexcept
    {
        for ( auto it = node_.begin();
 80074be:	b36c      	cbz	r4, 800751c <_ZL15TimerUpdateTaskPv+0xa4>

template <typename dty_, typename nty_>
inline typename fslist_const_iterator<dty_, nty_>::pointer fslist_const_iterator<dty_, nty_>::operator->() const noexcept
{
    auto c = static_cast<fslist_base<dty_, nty_>*>( const_cast<fslist_alloc_base<nty_>*>( container_ ) );
    return c->get_arg( cur_ );
 80074c0:	f89d 3004 	ldrb.w	r3, [sp, #4]
        super::dealloc_node( n );
    }

    pointer get_arg( size_type node ) noexcept
    {
        uassert( node != NODE_NONE );
 80074c4:	2bff      	cmp	r3, #255	; 0xff
 80074c6:	d106      	bne.n	80074d6 <_ZL15TimerUpdateTaskPv+0x5e>
 80074c8:	4b7f      	ldr	r3, [pc, #508]	; (80076c8 <_ZL15TimerUpdateTaskPv+0x250>)
 80074ca:	4a80      	ldr	r2, [pc, #512]	; (80076cc <_ZL15TimerUpdateTaskPv+0x254>)
 80074cc:	f240 11af 	movw	r1, #431	; 0x1af
 80074d0:	487f      	ldr	r0, [pc, #508]	; (80076d0 <_ZL15TimerUpdateTaskPv+0x258>)
 80074d2:	f001 f915 	bl	8008700 <__assert_func>
    size_type tail() const noexcept { return tail_; }

    size_type next( size_type n ) const noexcept { return narray_[n].nxt_; }
    size_type prev( size_type n ) const noexcept { return narray_[n].prv_; }

    bool valid_node( size_type n ) const noexcept { return n != NODE_NONE && narray_[n].cur_ != NODE_NONE; }
 80074d6:	2bff      	cmp	r3, #255	; 0xff
 80074d8:	d008      	beq.n	80074ec <_ZL15TimerUpdateTaskPv+0x74>
 80074da:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 80074de:	6890      	ldr	r0, [r2, #8]
 80074e0:	4401      	add	r1, r0
 80074e2:	7889      	ldrb	r1, [r1, #2]
 80074e4:	29ff      	cmp	r1, #255	; 0xff
 80074e6:	d102      	bne.n	80074ee <_ZL15TimerUpdateTaskPv+0x76>
 80074e8:	2400      	movs	r4, #0
 80074ea:	e000      	b.n	80074ee <_ZL15TimerUpdateTaskPv+0x76>
 80074ec:	2400      	movs	r4, #0
    }

    pointer get_arg( size_type node ) noexcept
    {
        uassert( node != NODE_NONE );
        uassert( super::valid_node( node ) );
 80074ee:	b934      	cbnz	r4, 80074fe <_ZL15TimerUpdateTaskPv+0x86>
 80074f0:	4b78      	ldr	r3, [pc, #480]	; (80076d4 <_ZL15TimerUpdateTaskPv+0x25c>)
 80074f2:	4a76      	ldr	r2, [pc, #472]	; (80076cc <_ZL15TimerUpdateTaskPv+0x254>)
 80074f4:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 80074f8:	4875      	ldr	r0, [pc, #468]	; (80076d0 <_ZL15TimerUpdateTaskPv+0x258>)
 80074fa:	f001 f901 	bl	8008700 <__assert_func>
        return varray_ + node;
 80074fe:	68d1      	ldr	r1, [r2, #12]
 8007500:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8007504:	00da      	lsls	r2, r3, #3
 8007506:	440a      	add	r2, r1
              it != node_.end() && it->trigger_at_ <= tick_();
 8007508:	e9d2 6702 	ldrd	r6, r7, [r2, #8]
 800750c:	4872      	ldr	r0, [pc, #456]	; (80076d8 <_ZL15TimerUpdateTaskPv+0x260>)
 800750e:	f7ff ffab 	bl	8007468 <_ZNKSt8functionIFyvEEclEv>
        return true;
    }

    tick_type update() noexcept
    {
        for ( auto it = node_.begin();
 8007512:	42b9      	cmp	r1, r7
 8007514:	bf08      	it	eq
 8007516:	42b0      	cmpeq	r0, r6
 8007518:	d200      	bcs.n	800751c <_ZL15TimerUpdateTaskPv+0xa4>
 800751a:	2400      	movs	r4, #0
 800751c:	2c00      	cmp	r4, #0
 800751e:	f000 8088 	beq.w	8007632 <_ZL15TimerUpdateTaskPv+0x1ba>
}

template <typename dty_, typename nty_>
inline typename fslist_const_iterator<dty_, nty_>::pointer fslist_const_iterator<dty_, nty_>::operator->() const noexcept
{
    auto c = static_cast<fslist_base<dty_, nty_>*>( const_cast<fslist_alloc_base<nty_>*>( container_ ) );
 8007522:	9900      	ldr	r1, [sp, #0]
    return c->get_arg( cur_ );
 8007524:	f89d 3004 	ldrb.w	r3, [sp, #4]
        super::dealloc_node( n );
    }

    pointer get_arg( size_type node ) noexcept
    {
        uassert( node != NODE_NONE );
 8007528:	2bff      	cmp	r3, #255	; 0xff
 800752a:	d106      	bne.n	800753a <_ZL15TimerUpdateTaskPv+0xc2>
 800752c:	4b66      	ldr	r3, [pc, #408]	; (80076c8 <_ZL15TimerUpdateTaskPv+0x250>)
 800752e:	4a67      	ldr	r2, [pc, #412]	; (80076cc <_ZL15TimerUpdateTaskPv+0x254>)
 8007530:	f240 11af 	movw	r1, #431	; 0x1af
 8007534:	4866      	ldr	r0, [pc, #408]	; (80076d0 <_ZL15TimerUpdateTaskPv+0x258>)
 8007536:	f001 f8e3 	bl	8008700 <__assert_func>
    size_type tail() const noexcept { return tail_; }

    size_type next( size_type n ) const noexcept { return narray_[n].nxt_; }
    size_type prev( size_type n ) const noexcept { return narray_[n].prv_; }

    bool valid_node( size_type n ) const noexcept { return n != NODE_NONE && narray_[n].cur_ != NODE_NONE; }
 800753a:	2bff      	cmp	r3, #255	; 0xff
 800753c:	d008      	beq.n	8007550 <_ZL15TimerUpdateTaskPv+0xd8>
 800753e:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8007542:	6888      	ldr	r0, [r1, #8]
 8007544:	4402      	add	r2, r0
 8007546:	7892      	ldrb	r2, [r2, #2]
 8007548:	2aff      	cmp	r2, #255	; 0xff
 800754a:	d102      	bne.n	8007552 <_ZL15TimerUpdateTaskPv+0xda>
 800754c:	2400      	movs	r4, #0
 800754e:	e000      	b.n	8007552 <_ZL15TimerUpdateTaskPv+0xda>
 8007550:	2400      	movs	r4, #0
    }

    pointer get_arg( size_type node ) noexcept
    {
        uassert( node != NODE_NONE );
        uassert( super::valid_node( node ) );
 8007552:	b934      	cbnz	r4, 8007562 <_ZL15TimerUpdateTaskPv+0xea>
 8007554:	4b5f      	ldr	r3, [pc, #380]	; (80076d4 <_ZL15TimerUpdateTaskPv+0x25c>)
 8007556:	4a5d      	ldr	r2, [pc, #372]	; (80076cc <_ZL15TimerUpdateTaskPv+0x254>)
 8007558:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 800755c:	485c      	ldr	r0, [pc, #368]	; (80076d0 <_ZL15TimerUpdateTaskPv+0x258>)
 800755e:	f001 f8cf 	bl	8008700 <__assert_func>
        return varray_ + node;
 8007562:	68c9      	ldr	r1, [r1, #12]
 8007564:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8007568:	00da      	lsls	r2, r3, #3
 800756a:	188b      	adds	r3, r1, r2
              it != node_.end() && it->trigger_at_ <= tick_();
              it = node_.begin() ) {
            auto cb  = it->cb_;
 800756c:	695d      	ldr	r5, [r3, #20]
            auto obj = it->obj_;
 800756e:	6918      	ldr	r0, [r3, #16]
        n.nxt_ = idle_;
        idle_  = i;
        --size_;
    }

    size_type head() const noexcept { return head_; }
 8007570:	4b54      	ldr	r3, [pc, #336]	; (80076c4 <_ZL15TimerUpdateTaskPv+0x24c>)
 8007572:	789a      	ldrb	r2, [r3, #2]
    template <typename ty1_, typename ty2_>
    friend class fslist_const_iterator;

    void release( size_type n )
    {
        uassert( n != NODE_NONE );
 8007574:	2aff      	cmp	r2, #255	; 0xff
 8007576:	d106      	bne.n	8007586 <_ZL15TimerUpdateTaskPv+0x10e>
 8007578:	4b58      	ldr	r3, [pc, #352]	; (80076dc <_ZL15TimerUpdateTaskPv+0x264>)
 800757a:	4a59      	ldr	r2, [pc, #356]	; (80076e0 <_ZL15TimerUpdateTaskPv+0x268>)
 800757c:	f44f 71d4 	mov.w	r1, #424	; 0x1a8
 8007580:	4853      	ldr	r0, [pc, #332]	; (80076d0 <_ZL15TimerUpdateTaskPv+0x258>)
 8007582:	f001 f8bd 	bl	8008700 <__assert_func>
        }
    }

    void dealloc_node( size_type i ) noexcept
    {
        auto& n = narray_[i];
 8007586:	4b4f      	ldr	r3, [pc, #316]	; (80076c4 <_ZL15TimerUpdateTaskPv+0x24c>)
 8007588:	689e      	ldr	r6, [r3, #8]
 800758a:	eb02 0742 	add.w	r7, r2, r2, lsl #1
 800758e:	19f1      	adds	r1, r6, r7
        uassert( n.cur_ != NODE_NONE );
 8007590:	788b      	ldrb	r3, [r1, #2]
 8007592:	2bff      	cmp	r3, #255	; 0xff
 8007594:	d105      	bne.n	80075a2 <_ZL15TimerUpdateTaskPv+0x12a>
 8007596:	4b53      	ldr	r3, [pc, #332]	; (80076e4 <_ZL15TimerUpdateTaskPv+0x26c>)
 8007598:	4a53      	ldr	r2, [pc, #332]	; (80076e8 <_ZL15TimerUpdateTaskPv+0x270>)
 800759a:	216b      	movs	r1, #107	; 0x6b
 800759c:	484c      	ldr	r0, [pc, #304]	; (80076d0 <_ZL15TimerUpdateTaskPv+0x258>)
 800759e:	f001 f8af 	bl	8008700 <__assert_func>
        uassert( i >= 0 && i < capacity_ );
 80075a2:	4b48      	ldr	r3, [pc, #288]	; (80076c4 <_ZL15TimerUpdateTaskPv+0x24c>)
 80075a4:	785b      	ldrb	r3, [r3, #1]
 80075a6:	429a      	cmp	r2, r3
 80075a8:	d305      	bcc.n	80075b6 <_ZL15TimerUpdateTaskPv+0x13e>
 80075aa:	4b50      	ldr	r3, [pc, #320]	; (80076ec <_ZL15TimerUpdateTaskPv+0x274>)
 80075ac:	4a4e      	ldr	r2, [pc, #312]	; (80076e8 <_ZL15TimerUpdateTaskPv+0x270>)
 80075ae:	216c      	movs	r1, #108	; 0x6c
 80075b0:	4847      	ldr	r0, [pc, #284]	; (80076d0 <_ZL15TimerUpdateTaskPv+0x258>)
 80075b2:	f001 f8a5 	bl	8008700 <__assert_func>

        if ( n.nxt_ != NODE_NONE ) {
 80075b6:	5df3      	ldrb	r3, [r6, r7]
 80075b8:	2bff      	cmp	r3, #255	; 0xff
 80075ba:	d005      	beq.n	80075c8 <_ZL15TimerUpdateTaskPv+0x150>
            narray_[n.nxt_].prv_ = n.prv_;
 80075bc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80075c0:	4433      	add	r3, r6
 80075c2:	784c      	ldrb	r4, [r1, #1]
 80075c4:	705c      	strb	r4, [r3, #1]
 80075c6:	e002      	b.n	80075ce <_ZL15TimerUpdateTaskPv+0x156>
        }
        else { // It's tail
            tail_ = n.prv_;
 80075c8:	784c      	ldrb	r4, [r1, #1]
 80075ca:	4b3e      	ldr	r3, [pc, #248]	; (80076c4 <_ZL15TimerUpdateTaskPv+0x24c>)
 80075cc:	70dc      	strb	r4, [r3, #3]
        }

        if ( n.prv_ != NODE_NONE ) {
 80075ce:	784b      	ldrb	r3, [r1, #1]
 80075d0:	2bff      	cmp	r3, #255	; 0xff
 80075d2:	d008      	beq.n	80075e6 <_ZL15TimerUpdateTaskPv+0x16e>
            narray_[n.prv_].nxt_ = n.nxt_;
 80075d4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80075d8:	4c3a      	ldr	r4, [pc, #232]	; (80076c4 <_ZL15TimerUpdateTaskPv+0x24c>)
 80075da:	68a4      	ldr	r4, [r4, #8]
 80075dc:	f816 e007 	ldrb.w	lr, [r6, r7]
 80075e0:	f804 e003 	strb.w	lr, [r4, r3]
 80075e4:	e002      	b.n	80075ec <_ZL15TimerUpdateTaskPv+0x174>
        }
        else { // It's head
            head_ = n.nxt_;
 80075e6:	5df4      	ldrb	r4, [r6, r7]
 80075e8:	4b36      	ldr	r3, [pc, #216]	; (80076c4 <_ZL15TimerUpdateTaskPv+0x24c>)
 80075ea:	709c      	strb	r4, [r3, #2]
        }

        if ( idle_ != NODE_NONE ) {
 80075ec:	4b35      	ldr	r3, [pc, #212]	; (80076c4 <_ZL15TimerUpdateTaskPv+0x24c>)
 80075ee:	791b      	ldrb	r3, [r3, #4]
 80075f0:	2bff      	cmp	r3, #255	; 0xff
 80075f2:	d005      	beq.n	8007600 <_ZL15TimerUpdateTaskPv+0x188>
            narray_[idle_].prv_ = i;
 80075f4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80075f8:	4c32      	ldr	r4, [pc, #200]	; (80076c4 <_ZL15TimerUpdateTaskPv+0x24c>)
 80075fa:	68a4      	ldr	r4, [r4, #8]
 80075fc:	4423      	add	r3, r4
 80075fe:	705a      	strb	r2, [r3, #1]
        }
        n.prv_ = NODE_NONE;
 8007600:	23ff      	movs	r3, #255	; 0xff
 8007602:	704b      	strb	r3, [r1, #1]
        n.cur_ = NODE_NONE;
 8007604:	708b      	strb	r3, [r1, #2]
        n.nxt_ = idle_;
 8007606:	4c2f      	ldr	r4, [pc, #188]	; (80076c4 <_ZL15TimerUpdateTaskPv+0x24c>)
 8007608:	7923      	ldrb	r3, [r4, #4]
 800760a:	55f3      	strb	r3, [r6, r7]
        idle_  = i;
 800760c:	7122      	strb	r2, [r4, #4]
        --size_;
 800760e:	7823      	ldrb	r3, [r4, #0]
 8007610:	3b01      	subs	r3, #1
 8007612:	7023      	strb	r3, [r4, #0]

            node_.pop_front();
            cb( obj );
 8007614:	47a8      	blx	r5
    }

    const_iterator cbegin() const noexcept
    {
        const_iterator i;
        i.container_ = this;
 8007616:	9402      	str	r4, [sp, #8]
        n.nxt_ = idle_;
        idle_  = i;
        --size_;
    }

    size_type head() const noexcept { return head_; }
 8007618:	78a3      	ldrb	r3, [r4, #2]

    const_iterator cbegin() const noexcept
    {
        const_iterator i;
        i.container_ = this;
        i.cur_       = super::head();
 800761a:	f88d 300c 	strb.w	r3, [sp, #12]
    }

    iterator begin() noexcept
    {
        auto d = cbegin();
        return static_cast<iterator&>( d );
 800761e:	ab0a      	add	r3, sp, #40	; 0x28
 8007620:	aa02      	add	r2, sp, #8
 8007622:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007626:	e883 0003 	stmia.w	r3, {r0, r1}
        return true;
    }

    tick_type update() noexcept
    {
        for ( auto it = node_.begin();
 800762a:	9000      	str	r0, [sp, #0]
 800762c:	f88d 1004 	strb.w	r1, [sp, #4]
 8007630:	e738      	b.n	80074a4 <_ZL15TimerUpdateTaskPv+0x2c>

public:
    size_type max_size() const noexcept { return capacity_; }
    size_type capacity() const noexcept { return capacity_ - size_; }
    size_type size() const noexcept { return size_; }
    bool      empty() const noexcept { return size_ == 0; }
 8007632:	4b24      	ldr	r3, [pc, #144]	; (80076c4 <_ZL15TimerUpdateTaskPv+0x24c>)
 8007634:	781b      	ldrb	r3, [r3, #0]
        }
    }

    tick_type next_trig() const noexcept
    {
        if ( empty() ) {
 8007636:	b323      	cbz	r3, 8007682 <_ZL15TimerUpdateTaskPv+0x20a>
        n.nxt_ = idle_;
        idle_  = i;
        --size_;
    }

    size_type head() const noexcept { return head_; }
 8007638:	4b22      	ldr	r3, [pc, #136]	; (80076c4 <_ZL15TimerUpdateTaskPv+0x24c>)
 800763a:	789b      	ldrb	r3, [r3, #2]
    size_type tail() const noexcept { return tail_; }

    size_type next( size_type n ) const noexcept { return narray_[n].nxt_; }
    size_type prev( size_type n ) const noexcept { return narray_[n].prv_; }

    bool valid_node( size_type n ) const noexcept { return n != NODE_NONE && narray_[n].cur_ != NODE_NONE; }
 800763c:	2bff      	cmp	r3, #255	; 0xff
 800763e:	d008      	beq.n	8007652 <_ZL15TimerUpdateTaskPv+0x1da>
 8007640:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8007644:	491f      	ldr	r1, [pc, #124]	; (80076c4 <_ZL15TimerUpdateTaskPv+0x24c>)
 8007646:	6889      	ldr	r1, [r1, #8]
 8007648:	440a      	add	r2, r1
 800764a:	7892      	ldrb	r2, [r2, #2]
 800764c:	2aff      	cmp	r2, #255	; 0xff
 800764e:	d000      	beq.n	8007652 <_ZL15TimerUpdateTaskPv+0x1da>
 8007650:	2401      	movs	r4, #1
        return static_cast<iterator&>( d );
    }

    const_reference front() const noexcept
    {
        uassert( super::valid_node( super::head() ) );
 8007652:	b934      	cbnz	r4, 8007662 <_ZL15TimerUpdateTaskPv+0x1ea>
 8007654:	4b26      	ldr	r3, [pc, #152]	; (80076f0 <_ZL15TimerUpdateTaskPv+0x278>)
 8007656:	4a27      	ldr	r2, [pc, #156]	; (80076f4 <_ZL15TimerUpdateTaskPv+0x27c>)
 8007658:	f240 1157 	movw	r1, #343	; 0x157
 800765c:	481c      	ldr	r0, [pc, #112]	; (80076d0 <_ZL15TimerUpdateTaskPv+0x258>)
 800765e:	f001 f84f 	bl	8008700 <__assert_func>
        return varray_[super::head()];
 8007662:	4a18      	ldr	r2, [pc, #96]	; (80076c4 <_ZL15TimerUpdateTaskPv+0x24c>)
 8007664:	68d4      	ldr	r4, [r2, #12]
 8007666:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800766a:	00d3      	lsls	r3, r2, #3
 800766c:	ad04      	add	r5, sp, #16
 800766e:	441c      	add	r4, r3
 8007670:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007672:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007674:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007678:	e885 0003 	stmia.w	r5, {r0, r1}
            return TIMER_INVALID;
        }
        return node_.front().trigger_at_;
 800767c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8007680:	e003      	b.n	800768a <_ZL15TimerUpdateTaskPv+0x212>
    }

    tick_type next_trig() const noexcept
    {
        if ( empty() ) {
            return TIMER_INVALID;
 8007682:	f04f 34ff 	mov.w	r4, #4294967295
 8007686:	f04f 35ff 	mov.w	r5, #4294967295
        auto next = s_tim.update();

        if ( next != (usec_t)-1 ) {
 800768a:	f1b5 3fff 	cmp.w	r5, #4294967295
 800768e:	bf08      	it	eq
 8007690:	f1b4 3fff 	cmpeq.w	r4, #4294967295
 8007694:	f43f aef2 	beq.w	800747c <_ZL15TimerUpdateTaskPv+0x4>
            int delay = next - API_GetTime_us();
 8007698:	f7ff febe 	bl	8007418 <API_GetTime_us>
 800769c:	1a20      	subs	r0, r4, r0
            int cnt   = htim.Instance->CNT;
 800769e:	4b08      	ldr	r3, [pc, #32]	; (80076c0 <_ZL15TimerUpdateTaskPv+0x248>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
            int arr   = htim.Instance->ARR;
 80076a4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c

            if ( cnt + delay > arr )
 80076a6:	4410      	add	r0, r2
 80076a8:	4281      	cmp	r1, r0
 80076aa:	da02      	bge.n	80076b2 <_ZL15TimerUpdateTaskPv+0x23a>
                htim.Instance->CCR1 = ( cnt + delay ) - arr;
 80076ac:	1a40      	subs	r0, r0, r1
 80076ae:	6358      	str	r0, [r3, #52]	; 0x34
 80076b0:	e000      	b.n	80076b4 <_ZL15TimerUpdateTaskPv+0x23c>
            else
                htim.Instance->CCR1 = ( cnt + delay );
 80076b2:	6358      	str	r0, [r3, #52]	; 0x34

            __HAL_TIM_ENABLE_IT( &htim, TIM_FLAG_CC1 );
 80076b4:	68da      	ldr	r2, [r3, #12]
 80076b6:	f042 0202 	orr.w	r2, r2, #2
 80076ba:	60da      	str	r2, [r3, #12]
 80076bc:	e6de      	b.n	800747c <_ZL15TimerUpdateTaskPv+0x4>
 80076be:	bf00      	nop
 80076c0:	20005ce0 	.word	0x20005ce0
 80076c4:	200030b8 	.word	0x200030b8
 80076c8:	0800a2ec 	.word	0x0800a2ec
 80076cc:	08009eb4 	.word	0x08009eb4
 80076d0:	0800a298 	.word	0x0800a298
 80076d4:	0800a300 	.word	0x0800a300
 80076d8:	20003500 	.word	0x20003500
 80076dc:	0800a33c 	.word	0x0800a33c
 80076e0:	0800a618 	.word	0x0800a618
 80076e4:	0800a284 	.word	0x0800a284
 80076e8:	0800aa10 	.word	0x0800aa10
 80076ec:	0800a2cc 	.word	0x0800a2cc
 80076f0:	0800a370 	.word	0x0800a370
 80076f4:	0800a090 	.word	0x0800a090

080076f8 <API_SetTimerFromISR>:
    taskEXIT_CRITICAL();
    return { r.id_, r.time_ };
}

extern "C" timer_handle_t API_SetTimerFromISR( usec_t delay, void* obj, void ( *cb )( void* ) )
{
 80076f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076fa:	b0a9      	sub	sp, #164	; 0xa4
 80076fc:	4605      	mov	r5, r0
    size_type prev( size_type n ) const noexcept { return narray_[n].prv_; }

    bool valid_node( size_type n ) const noexcept { return n != NODE_NONE && narray_[n].cur_ != NODE_NONE; }

public:
    size_type max_size() const noexcept { return capacity_; }
 80076fe:	49a6      	ldr	r1, [pc, #664]	; (8007998 <API_SetTimerFromISR+0x2a0>)
 8007700:	7848      	ldrb	r0, [r1, #1]
    size_type capacity() const noexcept { return capacity_ - size_; }
    size_type size() const noexcept { return size_; }
 8007702:	7809      	ldrb	r1, [r1, #0]
    uassert( s_tim.capacity() > 0 );
 8007704:	4288      	cmp	r0, r1
 8007706:	d105      	bne.n	8007714 <API_SetTimerFromISR+0x1c>
 8007708:	4ba4      	ldr	r3, [pc, #656]	; (800799c <API_SetTimerFromISR+0x2a4>)
 800770a:	4aa5      	ldr	r2, [pc, #660]	; (80079a0 <API_SetTimerFromISR+0x2a8>)
 800770c:	215b      	movs	r1, #91	; 0x5b
 800770e:	48a5      	ldr	r0, [pc, #660]	; (80079a4 <API_SetTimerFromISR+0x2ac>)
 8007710:	f000 fff6 	bl	8008700 <__assert_func>
    auto r = s_tim.add( std::max( 10ull, delay - 10ull ), obj, cb );
 8007714:	200a      	movs	r0, #10
 8007716:	2100      	movs	r1, #0
 8007718:	e9cd 0120 	strd	r0, r1, [sp, #128]	; 0x80
 800771c:	3a0a      	subs	r2, #10
 800771e:	f143 33ff 	adc.w	r3, r3, #4294967295
 8007722:	e9cd 2322 	strd	r2, r3, [sp, #136]	; 0x88
    max(const _Tp& __a, const _Tp& __b)
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 8007726:	2b00      	cmp	r3, #0
 8007728:	bf08      	it	eq
 800772a:	2a0b      	cmpeq	r2, #11
 800772c:	d301      	bcc.n	8007732 <API_SetTimerFromISR+0x3a>
	return __b;
 800772e:	ab22      	add	r3, sp, #136	; 0x88
 8007730:	e000      	b.n	8007734 <API_SetTimerFromISR+0x3c>
      return __a;
 8007732:	ab20      	add	r3, sp, #128	; 0x80
 8007734:	e9d3 6700 	ldrd	r6, r7, [r3]
      if (_M_manager)
	_M_manager(_M_functor, _M_functor, __destroy_functor);
    }


    bool _M_empty() const { return !_M_manager; }
 8007738:	4b97      	ldr	r3, [pc, #604]	; (8007998 <API_SetTimerFromISR+0x2a0>)
 800773a:	f8d3 3450 	ldr.w	r3, [r3, #1104]	; 0x450
    template <class tick_fnc__>
    void tick_function( tick_fnc__&& v ) noexcept { tick_ = std::forward<tick_fnc__>( v ); }

    handle_type add( tick_type delay, void* obj, timer_cb_t callback ) noexcept
    {
        uassert( tick_ );
 800773e:	b92b      	cbnz	r3, 800774c <API_SetTimerFromISR+0x54>
 8007740:	4b99      	ldr	r3, [pc, #612]	; (80079a8 <API_SetTimerFromISR+0x2b0>)
 8007742:	4a9a      	ldr	r2, [pc, #616]	; (80079ac <API_SetTimerFromISR+0x2b4>)
 8007744:	212e      	movs	r1, #46	; 0x2e
 8007746:	489a      	ldr	r0, [pc, #616]	; (80079b0 <API_SetTimerFromISR+0x2b8>)
 8007748:	f000 ffda 	bl	8008700 <__assert_func>
    size_type prev( size_type n ) const noexcept { return narray_[n].prv_; }

    bool valid_node( size_type n ) const noexcept { return n != NODE_NONE && narray_[n].cur_ != NODE_NONE; }

public:
    size_type max_size() const noexcept { return capacity_; }
 800774c:	4b92      	ldr	r3, [pc, #584]	; (8007998 <API_SetTimerFromISR+0x2a0>)
 800774e:	785a      	ldrb	r2, [r3, #1]
    size_type capacity() const noexcept { return capacity_ - size_; }
    size_type size() const noexcept { return size_; }
 8007750:	781b      	ldrb	r3, [r3, #0]
        uassert( capacity() );
 8007752:	429a      	cmp	r2, r3
 8007754:	d105      	bne.n	8007762 <API_SetTimerFromISR+0x6a>
 8007756:	4b97      	ldr	r3, [pc, #604]	; (80079b4 <API_SetTimerFromISR+0x2bc>)
 8007758:	4a94      	ldr	r2, [pc, #592]	; (80079ac <API_SetTimerFromISR+0x2b4>)
 800775a:	212f      	movs	r1, #47	; 0x2f
 800775c:	4894      	ldr	r0, [pc, #592]	; (80079b0 <API_SetTimerFromISR+0x2b8>)
 800775e:	f000 ffcf 	bl	8008700 <__assert_func>

        desc_type d;
        d.trigger_at_ = delay + tick_();
 8007762:	4c8d      	ldr	r4, [pc, #564]	; (8007998 <API_SetTimerFromISR+0x2a0>)
 8007764:	f504 6089 	add.w	r0, r4, #1096	; 0x448
 8007768:	f7ff fe7e 	bl	8007468 <_ZNKSt8functionIFyvEEclEv>
 800776c:	1980      	adds	r0, r0, r6
 800776e:	4179      	adcs	r1, r7
 8007770:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
        d.cb_         = callback;
 8007774:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 8007776:	9319      	str	r3, [sp, #100]	; 0x64
        d.obj_        = obj;
 8007778:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800777a:	9318      	str	r3, [sp, #96]	; 0x60
        d.id_         = id_gen_++;
 800777c:	f504 618b 	add.w	r1, r4, #1112	; 0x458
 8007780:	e9d1 2300 	ldrd	r2, r3, [r1]
 8007784:	1c56      	adds	r6, r2, #1
 8007786:	f143 0700 	adc.w	r7, r3, #0
 800778a:	e9c1 6700 	strd	r6, r7, [r1]
 800778e:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
    }

    const_iterator cbegin() const noexcept
    {
        const_iterator i;
        i.container_ = this;
 8007792:	9412      	str	r4, [sp, #72]	; 0x48
        n.nxt_ = idle_;
        idle_  = i;
        --size_;
    }

    size_type head() const noexcept { return head_; }
 8007794:	78a3      	ldrb	r3, [r4, #2]

    const_iterator cbegin() const noexcept
    {
        const_iterator i;
        i.container_ = this;
        i.cur_       = super::head();
 8007796:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
    }

    iterator begin() noexcept
    {
        auto d = cbegin();
        return static_cast<iterator&>( d );
 800779a:	ae26      	add	r6, sp, #152	; 0x98
 800779c:	ab12      	add	r3, sp, #72	; 0x48
 800779e:	e893 0003 	ldmia.w	r3, {r0, r1}
 80077a2:	e886 0003 	stmia.w	r6, {r0, r1}

    const_iterator cend() const noexcept
    {
        const_iterator i;
        i.container_ = this;
        i.cur_       = NODE_NONE;
 80077a6:	22ff      	movs	r2, #255	; 0xff
 80077a8:	f88d 204c 	strb.w	r2, [sp, #76]	; 0x4c
        return static_cast<iterator&>( d );
    }
    iterator end() noexcept
    {
        auto d = cend();
        return static_cast<iterator&>( d );
 80077ac:	aa24      	add	r2, sp, #144	; 0x90
 80077ae:	e893 0003 	ldmia.w	r3, {r0, r1}
 80077b2:	e882 0003 	stmia.w	r2, {r0, r1}
 80077b6:	ab06      	add	r3, sp, #24
 80077b8:	e896 0003 	ldmia.w	r6, {r0, r1}
 80077bc:	e883 0003 	stmia.w	r3, {r0, r1}
 80077c0:	ac08      	add	r4, sp, #32
 80077c2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80077c6:	e884 0003 	stmia.w	r4, {r0, r1}
 80077ca:	aa0c      	add	r2, sp, #48	; 0x30
 80077cc:	e893 0003 	ldmia.w	r3, {r0, r1}
 80077d0:	e882 0003 	stmia.w	r2, {r0, r1}
 80077d4:	ab0a      	add	r3, sp, #40	; 0x28
 80077d6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80077da:	e883 0003 	stmia.w	r3, {r0, r1}
 80077de:	ac0e      	add	r4, sp, #56	; 0x38
 80077e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80077e4:	e884 0003 	stmia.w	r4, {r0, r1}
 80077e8:	aa10      	add	r2, sp, #64	; 0x40
 80077ea:	e893 0003 	ldmia.w	r3, {r0, r1}
 80077ee:	e882 0003 	stmia.w	r2, {r0, r1}
    fslist_const_iterator<dty_, nty_>& operator--() noexcept;
    fslist_const_iterator<dty_, nty_>  operator--( int ) noexcept;
    reference                          operator*() const noexcept;
    pointer                            operator->() const noexcept;

    bool operator!=( const fslist_const_iterator<dty_, nty_>& r ) const noexcept { return r.container_ != container_ || r.cur_ != cur_; }
 80077f2:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 80077f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80077f6:	42a3      	cmp	r3, r4
 80077f8:	d107      	bne.n	800780a <API_SetTimerFromISR+0x112>
 80077fa:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 80077fe:	f89d 303c 	ldrb.w	r3, [sp, #60]	; 0x3c
 8007802:	429a      	cmp	r2, r3
 8007804:	d003      	beq.n	800780e <API_SetTimerFromISR+0x116>
 8007806:	2301      	movs	r3, #1
 8007808:	e002      	b.n	8007810 <API_SetTimerFromISR+0x118>
 800780a:	2301      	movs	r3, #1
 800780c:	e000      	b.n	8007810 <API_SetTimerFromISR+0x118>
 800780e:	2300      	movs	r3, #0
  template<typename _InputIterator, typename _Predicate>
    inline _InputIterator
    __find_if(_InputIterator __first, _InputIterator __last,
	      _Predicate __pred, input_iterator_tag)
    {
      while (__first != __last && !__pred(__first))
 8007810:	2b00      	cmp	r3, #0
 8007812:	d031      	beq.n	8007878 <API_SetTimerFromISR+0x180>
 8007814:	aa12      	add	r2, sp, #72	; 0x48
 8007816:	a90e      	add	r1, sp, #56	; 0x38
 8007818:	c903      	ldmia	r1, {r0, r1}
 800781a:	e882 0003 	stmia.w	r2, {r0, r1}

template <typename dty_, typename nty_>
inline typename fslist_const_iterator<dty_, nty_>::reference fslist_const_iterator<dty_, nty_>::operator*() const noexcept
{
    auto c = static_cast<fslist_base<dty_, nty_>*>( const_cast<fslist_alloc_base<nty_>*>( container_ ) );
    return *c->get_arg( cur_ );
 800781e:	f89d 204c 	ldrb.w	r2, [sp, #76]	; 0x4c
        super::dealloc_node( n );
    }

    pointer get_arg( size_type node ) noexcept
    {
        uassert( node != NODE_NONE );
 8007822:	2aff      	cmp	r2, #255	; 0xff
 8007824:	d106      	bne.n	8007834 <API_SetTimerFromISR+0x13c>
 8007826:	4b64      	ldr	r3, [pc, #400]	; (80079b8 <API_SetTimerFromISR+0x2c0>)
 8007828:	4a64      	ldr	r2, [pc, #400]	; (80079bc <API_SetTimerFromISR+0x2c4>)
 800782a:	f240 11af 	movw	r1, #431	; 0x1af
 800782e:	4864      	ldr	r0, [pc, #400]	; (80079c0 <API_SetTimerFromISR+0x2c8>)
 8007830:	f000 ff66 	bl	8008700 <__assert_func>
    size_type tail() const noexcept { return tail_; }

    size_type next( size_type n ) const noexcept { return narray_[n].nxt_; }
    size_type prev( size_type n ) const noexcept { return narray_[n].prv_; }

    bool valid_node( size_type n ) const noexcept { return n != NODE_NONE && narray_[n].cur_ != NODE_NONE; }
 8007834:	2aff      	cmp	r2, #255	; 0xff
 8007836:	d008      	beq.n	800784a <API_SetTimerFromISR+0x152>
 8007838:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 800783c:	68a0      	ldr	r0, [r4, #8]
 800783e:	4401      	add	r1, r0
 8007840:	7889      	ldrb	r1, [r1, #2]
 8007842:	29ff      	cmp	r1, #255	; 0xff
 8007844:	d102      	bne.n	800784c <API_SetTimerFromISR+0x154>
 8007846:	2300      	movs	r3, #0
 8007848:	e000      	b.n	800784c <API_SetTimerFromISR+0x154>
 800784a:	2300      	movs	r3, #0
    }

    pointer get_arg( size_type node ) noexcept
    {
        uassert( node != NODE_NONE );
        uassert( super::valid_node( node ) );
 800784c:	b933      	cbnz	r3, 800785c <API_SetTimerFromISR+0x164>
 800784e:	4b5d      	ldr	r3, [pc, #372]	; (80079c4 <API_SetTimerFromISR+0x2cc>)
 8007850:	4a5a      	ldr	r2, [pc, #360]	; (80079bc <API_SetTimerFromISR+0x2c4>)
 8007852:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 8007856:	485a      	ldr	r0, [pc, #360]	; (80079c0 <API_SetTimerFromISR+0x2c8>)
 8007858:	f000 ff52 	bl	8008700 <__assert_func>
        return varray_ + node;
 800785c:	68e0      	ldr	r0, [r4, #12]
 800785e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8007862:	00d1      	lsls	r1, r2, #3
 8007864:	4401      	add	r1, r0

        auto at = std::find_if(
            node_.begin(), node_.end(),
            [&d]( auto& a ) { return d.trigger_at_ < a.trigger_at_; } );
 8007866:	e9d1 6702 	ldrd	r6, r7, [r1, #8]
 800786a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 800786e:	42b9      	cmp	r1, r7
 8007870:	bf08      	it	eq
 8007872:	42b0      	cmpeq	r0, r6
 8007874:	d200      	bcs.n	8007878 <API_SetTimerFromISR+0x180>
 8007876:	2300      	movs	r3, #0
 8007878:	b19b      	cbz	r3, 80078a2 <API_SetTimerFromISR+0x1aa>
};

template <typename dty_, typename nty_>
inline fslist_const_iterator<dty_, nty_>& fslist_const_iterator<dty_, nty_>::operator++() noexcept
{
    uassert( container_ && cur_ != NODE_NONE );
 800787a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800787c:	b11a      	cbz	r2, 8007886 <API_SetTimerFromISR+0x18e>
 800787e:	f89d 303c 	ldrb.w	r3, [sp, #60]	; 0x3c
 8007882:	2bff      	cmp	r3, #255	; 0xff
 8007884:	d106      	bne.n	8007894 <API_SetTimerFromISR+0x19c>
 8007886:	4b50      	ldr	r3, [pc, #320]	; (80079c8 <API_SetTimerFromISR+0x2d0>)
 8007888:	4a50      	ldr	r2, [pc, #320]	; (80079cc <API_SetTimerFromISR+0x2d4>)
 800788a:	f240 11bb 	movw	r1, #443	; 0x1bb
 800788e:	484c      	ldr	r0, [pc, #304]	; (80079c0 <API_SetTimerFromISR+0x2c8>)
 8007890:	f000 ff36 	bl	8008700 <__assert_func>
    }

    size_type head() const noexcept { return head_; }
    size_type tail() const noexcept { return tail_; }

    size_type next( size_type n ) const noexcept { return narray_[n].nxt_; }
 8007894:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8007898:	6892      	ldr	r2, [r2, #8]
 800789a:	5cd3      	ldrb	r3, [r2, r3]

template <typename dty_, typename nty_>
inline fslist_const_iterator<dty_, nty_>& fslist_const_iterator<dty_, nty_>::operator++() noexcept
{
    uassert( container_ && cur_ != NODE_NONE );
    cur_ = container_->next( cur_ );
 800789c:	f88d 303c 	strb.w	r3, [sp, #60]	; 0x3c
 80078a0:	e7a7      	b.n	80077f2 <API_SetTimerFromISR+0xfa>
	++__first;
      return __first;
 80078a2:	aa0e      	add	r2, sp, #56	; 0x38
 80078a4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80078a8:	e88d 0003 	stmia.w	sp, {r0, r1}
 80078ac:	9002      	str	r0, [sp, #8]
 80078ae:	f88d 100c 	strb.w	r1, [sp, #12]
 80078b2:	ab04      	add	r3, sp, #16
 80078b4:	aa02      	add	r2, sp, #8
 80078b6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80078ba:	e883 0003 	stmia.w	r3, {r0, r1}
    bool valid_node( size_type n ) const noexcept { return n != NODE_NONE && narray_[n].cur_ != NODE_NONE; }

public:
    size_type max_size() const noexcept { return capacity_; }
    size_type capacity() const noexcept { return capacity_ - size_; }
    size_type size() const noexcept { return size_; }
 80078be:	4b36      	ldr	r3, [pc, #216]	; (8007998 <API_SetTimerFromISR+0x2a0>)
 80078c0:	781a      	ldrb	r2, [r3, #0]
    size_type prev( size_type n ) const noexcept { return narray_[n].prv_; }

    bool valid_node( size_type n ) const noexcept { return n != NODE_NONE && narray_[n].cur_ != NODE_NONE; }

public:
    size_type max_size() const noexcept { return capacity_; }
 80078c2:	785b      	ldrb	r3, [r3, #1]
    }

    template <typename... ty__>
    iterator emplace( const_iterator pos, ty__&&... args ) noexcept
    {
        uassert( super::size() < super::max_size() );
 80078c4:	429a      	cmp	r2, r3
 80078c6:	d306      	bcc.n	80078d6 <API_SetTimerFromISR+0x1de>
 80078c8:	4b41      	ldr	r3, [pc, #260]	; (80079d0 <API_SetTimerFromISR+0x2d8>)
 80078ca:	4a42      	ldr	r2, [pc, #264]	; (80079d4 <API_SetTimerFromISR+0x2dc>)
 80078cc:	f44f 71b8 	mov.w	r1, #368	; 0x170
 80078d0:	483b      	ldr	r0, [pc, #236]	; (80079c0 <API_SetTimerFromISR+0x2c8>)
 80078d2:	f000 ff15 	bl	8008700 <__assert_func>
        narray_[capacity_ - 1].nxt_ = NODE_NONE;
    }

    size_type alloc_node() noexcept
    {
        uassert( size_ < capacity_ );
 80078d6:	4b30      	ldr	r3, [pc, #192]	; (8007998 <API_SetTimerFromISR+0x2a0>)
 80078d8:	781a      	ldrb	r2, [r3, #0]
 80078da:	785b      	ldrb	r3, [r3, #1]
 80078dc:	429a      	cmp	r2, r3
 80078de:	d305      	bcc.n	80078ec <API_SetTimerFromISR+0x1f4>
 80078e0:	4b3d      	ldr	r3, [pc, #244]	; (80079d8 <API_SetTimerFromISR+0x2e0>)
 80078e2:	4a3e      	ldr	r2, [pc, #248]	; (80079dc <API_SetTimerFromISR+0x2e4>)
 80078e4:	2142      	movs	r1, #66	; 0x42
 80078e6:	4836      	ldr	r0, [pc, #216]	; (80079c0 <API_SetTimerFromISR+0x2c8>)
 80078e8:	f000 ff0a 	bl	8008700 <__assert_func>
        auto& n = narray_[idle_];
 80078ec:	4b2a      	ldr	r3, [pc, #168]	; (8007998 <API_SetTimerFromISR+0x2a0>)
 80078ee:	689c      	ldr	r4, [r3, #8]
 80078f0:	791a      	ldrb	r2, [r3, #4]
 80078f2:	eb02 0042 	add.w	r0, r2, r2, lsl #1
 80078f6:	1821      	adds	r1, r4, r0
        n.cur_  = idle_;
 80078f8:	708a      	strb	r2, [r1, #2]
        idle_   = n.nxt_;
 80078fa:	5c22      	ldrb	r2, [r4, r0]
 80078fc:	711a      	strb	r2, [r3, #4]
        ++size_;
 80078fe:	781a      	ldrb	r2, [r3, #0]
 8007900:	3201      	adds	r2, #1
 8007902:	701a      	strb	r2, [r3, #0]
        return n.cur_;
 8007904:	788a      	ldrb	r2, [r1, #2]
    template <typename... ty__>
    iterator emplace( const_iterator pos, ty__&&... args ) noexcept
    {
        uassert( super::size() < super::max_size() );
        auto n = super::alloc_node();
        super::insert_node( n, pos.cur_ );
 8007906:	f89d 1014 	ldrb.w	r1, [sp, #20]
        return n.cur_;
    }

    void insert_node( size_type i, size_type at ) noexcept
    {
        node_type& n = narray_[i];
 800790a:	6898      	ldr	r0, [r3, #8]
 800790c:	eb02 0642 	add.w	r6, r2, r2, lsl #1
 8007910:	1984      	adds	r4, r0, r6
        uassert( n.cur_ != NODE_NONE );
 8007912:	78a3      	ldrb	r3, [r4, #2]
 8007914:	2bff      	cmp	r3, #255	; 0xff
 8007916:	d105      	bne.n	8007924 <API_SetTimerFromISR+0x22c>
 8007918:	4b31      	ldr	r3, [pc, #196]	; (80079e0 <API_SetTimerFromISR+0x2e8>)
 800791a:	4a32      	ldr	r2, [pc, #200]	; (80079e4 <API_SetTimerFromISR+0x2ec>)
 800791c:	214d      	movs	r1, #77	; 0x4d
 800791e:	4828      	ldr	r0, [pc, #160]	; (80079c0 <API_SetTimerFromISR+0x2c8>)
 8007920:	f000 feee 	bl	8008700 <__assert_func>
        if ( at == NODE_NONE ) {
 8007924:	29ff      	cmp	r1, #255	; 0xff
 8007926:	d112      	bne.n	800794e <API_SetTimerFromISR+0x256>
            n.nxt_ = NODE_NONE;
 8007928:	23ff      	movs	r3, #255	; 0xff
 800792a:	5583      	strb	r3, [r0, r6]
            n.prv_ = tail_;
 800792c:	4b1a      	ldr	r3, [pc, #104]	; (8007998 <API_SetTimerFromISR+0x2a0>)
 800792e:	78d9      	ldrb	r1, [r3, #3]
 8007930:	7061      	strb	r1, [r4, #1]
            if ( tail_ != NODE_NONE ) {
 8007932:	78db      	ldrb	r3, [r3, #3]
 8007934:	2bff      	cmp	r3, #255	; 0xff
 8007936:	d005      	beq.n	8007944 <API_SetTimerFromISR+0x24c>
                narray_[tail_].nxt_ = i;
 8007938:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800793c:	4916      	ldr	r1, [pc, #88]	; (8007998 <API_SetTimerFromISR+0x2a0>)
 800793e:	6889      	ldr	r1, [r1, #8]
 8007940:	54ca      	strb	r2, [r1, r3]
 8007942:	e001      	b.n	8007948 <API_SetTimerFromISR+0x250>
            }
            else { // tail is empty == head is empty
                head_ = i;
 8007944:	4b14      	ldr	r3, [pc, #80]	; (8007998 <API_SetTimerFromISR+0x2a0>)
 8007946:	709a      	strb	r2, [r3, #2]
            }
            tail_ = i;
 8007948:	4b13      	ldr	r3, [pc, #76]	; (8007998 <API_SetTimerFromISR+0x2a0>)
 800794a:	70da      	strb	r2, [r3, #3]
 800794c:	e058      	b.n	8007a00 <API_SetTimerFromISR+0x308>
        }
        else {
            if ( at == head_ ) {
 800794e:	4b12      	ldr	r3, [pc, #72]	; (8007998 <API_SetTimerFromISR+0x2a0>)
 8007950:	789b      	ldrb	r3, [r3, #2]
 8007952:	4299      	cmp	r1, r3
 8007954:	d101      	bne.n	800795a <API_SetTimerFromISR+0x262>
                head_ = i;
 8007956:	4b10      	ldr	r3, [pc, #64]	; (8007998 <API_SetTimerFromISR+0x2a0>)
 8007958:	709a      	strb	r2, [r3, #2]
            }
            node_type& n_at = narray_[at];
 800795a:	eb01 0741 	add.w	r7, r1, r1, lsl #1
 800795e:	19c3      	adds	r3, r0, r7
            uassert( n_at.cur_ != NODE_NONE );
 8007960:	f893 e002 	ldrb.w	lr, [r3, #2]
 8007964:	f1be 0fff 	cmp.w	lr, #255	; 0xff
 8007968:	d105      	bne.n	8007976 <API_SetTimerFromISR+0x27e>
 800796a:	4b1f      	ldr	r3, [pc, #124]	; (80079e8 <API_SetTimerFromISR+0x2f0>)
 800796c:	4a1d      	ldr	r2, [pc, #116]	; (80079e4 <API_SetTimerFromISR+0x2ec>)
 800796e:	215e      	movs	r1, #94	; 0x5e
 8007970:	4813      	ldr	r0, [pc, #76]	; (80079c0 <API_SetTimerFromISR+0x2c8>)
 8007972:	f000 fec5 	bl	8008700 <__assert_func>
            n.nxt_ = at;
 8007976:	5581      	strb	r1, [r0, r6]
            n.prv_ = n_at.prv_;
 8007978:	7859      	ldrb	r1, [r3, #1]
 800797a:	7061      	strb	r1, [r4, #1]
            if ( n_at.prv_ != NODE_NONE ) {
 800797c:	785c      	ldrb	r4, [r3, #1]
 800797e:	2cff      	cmp	r4, #255	; 0xff
 8007980:	d03d      	beq.n	80079fe <API_SetTimerFromISR+0x306>
    fslist_node<nty_>& next() { return by_( nxt_ ); }

private:
    fslist_node<nty_>& by_( int absolute )
    {
        uassert( nxt_ != NODE_NONE && prv_ != NODE_NONE );
 8007982:	5dc1      	ldrb	r1, [r0, r7]
 8007984:	29ff      	cmp	r1, #255	; 0xff
 8007986:	d001      	beq.n	800798c <API_SetTimerFromISR+0x294>
 8007988:	2cff      	cmp	r4, #255	; 0xff
 800798a:	d133      	bne.n	80079f4 <API_SetTimerFromISR+0x2fc>
 800798c:	4b17      	ldr	r3, [pc, #92]	; (80079ec <API_SetTimerFromISR+0x2f4>)
 800798e:	4a18      	ldr	r2, [pc, #96]	; (80079f0 <API_SetTimerFromISR+0x2f8>)
 8007990:	2122      	movs	r1, #34	; 0x22
 8007992:	480b      	ldr	r0, [pc, #44]	; (80079c0 <API_SetTimerFromISR+0x2c8>)
 8007994:	f000 feb4 	bl	8008700 <__assert_func>
 8007998:	200030b8 	.word	0x200030b8
 800799c:	0800a394 	.word	0x0800a394
 80079a0:	0800a240 	.word	0x0800a240
 80079a4:	0800a354 	.word	0x0800a354
 80079a8:	0800a3ac 	.word	0x0800a3ac
 80079ac:	0800ab0c 	.word	0x0800ab0c
 80079b0:	0800a3b4 	.word	0x0800a3b4
 80079b4:	0800a3e8 	.word	0x0800a3e8
 80079b8:	0800a2ec 	.word	0x0800a2ec
 80079bc:	08009eb4 	.word	0x08009eb4
 80079c0:	0800a298 	.word	0x0800a298
 80079c4:	0800a300 	.word	0x0800a300
 80079c8:	0800a31c 	.word	0x0800a31c
 80079cc:	0800a55c 	.word	0x0800a55c
 80079d0:	0800a3f4 	.word	0x0800a3f4
 80079d4:	0800a7c8 	.word	0x0800a7c8
 80079d8:	0800a418 	.word	0x0800a418
 80079dc:	0800a70c 	.word	0x0800a70c
 80079e0:	0800a284 	.word	0x0800a284
 80079e4:	0800a46c 	.word	0x0800a46c
 80079e8:	0800a42c 	.word	0x0800a42c
 80079ec:	0800a444 	.word	0x0800a444
 80079f0:	0800a1b4 	.word	0x0800a1b4
        return *( this + cur_ - absolute );
 80079f4:	7899      	ldrb	r1, [r3, #2]
 80079f6:	1b09      	subs	r1, r1, r4
 80079f8:	eb01 0141 	add.w	r1, r1, r1, lsl #1
            node_type& n_at = narray_[at];
            uassert( n_at.cur_ != NODE_NONE );
            n.nxt_ = at;
            n.prv_ = n_at.prv_;
            if ( n_at.prv_ != NODE_NONE ) {
                n_at.prev().nxt_ = i;
 80079fc:	545a      	strb	r2, [r3, r1]
            }
            n_at.prv_ = i;
 80079fe:	705a      	strb	r2, [r3, #1]
    {
        uassert( super::size() < super::max_size() );
        auto n = super::alloc_node();
        super::insert_node( n, pos.cur_ );

        new ( varray_ + n ) value_type( std::forward<ty__>( args )... );
 8007a00:	4b19      	ldr	r3, [pc, #100]	; (8007a68 <API_SetTimerFromISR+0x370>)
 8007a02:	68db      	ldr	r3, [r3, #12]
 8007a04:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8007a08:	00d4      	lsls	r4, r2, #3
 8007a0a:	191c      	adds	r4, r3, r4
 8007a0c:	d006      	beq.n	8007a1c <API_SetTimerFromISR+0x324>
 8007a0e:	ae14      	add	r6, sp, #80	; 0x50
 8007a10:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8007a12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007a14:	e896 0003 	ldmia.w	r6, {r0, r1}
 8007a18:	e884 0003 	stmia.w	r4, {r0, r1}

        node_.insert( at, d );

        handle_type ret;
        ret.id_   = d.id_;
 8007a1c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007a20:	e9cd 231c 	strd	r2, r3, [sp, #112]	; 0x70
        ret.time_ = d.trigger_at_;
 8007a24:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8007a28:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78

    BaseType_t bHigherTaskPriorityWoken = pdFALSE;
 8007a2c:	a928      	add	r1, sp, #160	; 0xa0
 8007a2e:	2300      	movs	r3, #0
 8007a30:	f841 3d34 	str.w	r3, [r1, #-52]!
    vTaskNotifyGiveFromISR( sTimerTask, &bHigherTaskPriorityWoken );
 8007a34:	4b0d      	ldr	r3, [pc, #52]	; (8007a6c <API_SetTimerFromISR+0x374>)
 8007a36:	6818      	ldr	r0, [r3, #0]
 8007a38:	f7fd f9b0 	bl	8004d9c <vTaskNotifyGiveFromISR>
    portYIELD_FROM_ISR( bHigherTaskPriorityWoken );
 8007a3c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007a3e:	b13b      	cbz	r3, 8007a50 <API_SetTimerFromISR+0x358>
 8007a40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a44:	4b0a      	ldr	r3, [pc, #40]	; (8007a70 <API_SetTimerFromISR+0x378>)
 8007a46:	601a      	str	r2, [r3, #0]
 8007a48:	f3bf 8f4f 	dsb	sy
 8007a4c:	f3bf 8f6f 	isb	sy
    return { r.id_, r.time_ };
 8007a50:	e9dd 231c 	ldrd	r2, r3, [sp, #112]	; 0x70
 8007a54:	e9c5 2300 	strd	r2, r3, [r5]
 8007a58:	e9dd 231e 	ldrd	r2, r3, [sp, #120]	; 0x78
 8007a5c:	e9c5 2302 	strd	r2, r3, [r5, #8]
}
 8007a60:	4628      	mov	r0, r5
 8007a62:	b029      	add	sp, #164	; 0xa4
 8007a64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a66:	bf00      	nop
 8007a68:	200030b8 	.word	0x200030b8
 8007a6c:	20003518 	.word	0x20003518
 8007a70:	e000ed04 	.word	0xe000ed04

08007a74 <API_SetTimer>:
{
    return s_total_us + GET_TICK();
}

extern "C" timer_handle_t API_SetTimer( usec_t delay, void* obj, void ( *cb )( void* ) )
{
 8007a74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a76:	b0a7      	sub	sp, #156	; 0x9c
 8007a78:	4616      	mov	r6, r2
 8007a7a:	461f      	mov	r7, r3
    size_type prev( size_type n ) const noexcept { return narray_[n].prv_; }

    bool valid_node( size_type n ) const noexcept { return n != NODE_NONE && narray_[n].cur_ != NODE_NONE; }

public:
    size_type max_size() const noexcept { return capacity_; }
 8007a7c:	4ba8      	ldr	r3, [pc, #672]	; (8007d20 <API_SetTimer+0x2ac>)
 8007a7e:	785a      	ldrb	r2, [r3, #1]
    size_type capacity() const noexcept { return capacity_ - size_; }
    size_type size() const noexcept { return size_; }
 8007a80:	781b      	ldrb	r3, [r3, #0]
    uassert( s_tim.capacity() > 0 );
 8007a82:	429a      	cmp	r2, r3
 8007a84:	d105      	bne.n	8007a92 <API_SetTimer+0x1e>
 8007a86:	4ba7      	ldr	r3, [pc, #668]	; (8007d24 <API_SetTimer+0x2b0>)
 8007a88:	4aa7      	ldr	r2, [pc, #668]	; (8007d28 <API_SetTimer+0x2b4>)
 8007a8a:	2150      	movs	r1, #80	; 0x50
 8007a8c:	48a7      	ldr	r0, [pc, #668]	; (8007d2c <API_SetTimer+0x2b8>)
 8007a8e:	f000 fe37 	bl	8008700 <__assert_func>
 8007a92:	4605      	mov	r5, r0
    taskENTER_CRITICAL();
 8007a94:	f7fd fe4e 	bl	8005734 <vPortEnterCritical>
    auto r = s_tim.add( std::max( 10ull, delay - 10ull ), obj, cb );
 8007a98:	220a      	movs	r2, #10
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
 8007aa0:	f1b6 020a 	subs.w	r2, r6, #10
 8007aa4:	f147 33ff 	adc.w	r3, r7, #4294967295
 8007aa8:	e9cd 2320 	strd	r2, r3, [sp, #128]	; 0x80
    max(const _Tp& __a, const _Tp& __b)
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	bf08      	it	eq
 8007ab0:	2a0b      	cmpeq	r2, #11
 8007ab2:	d301      	bcc.n	8007ab8 <API_SetTimer+0x44>
	return __b;
 8007ab4:	ab20      	add	r3, sp, #128	; 0x80
 8007ab6:	e000      	b.n	8007aba <API_SetTimer+0x46>
      return __a;
 8007ab8:	ab1e      	add	r3, sp, #120	; 0x78
 8007aba:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007abe:	4b98      	ldr	r3, [pc, #608]	; (8007d20 <API_SetTimer+0x2ac>)
 8007ac0:	f8d3 3450 	ldr.w	r3, [r3, #1104]	; 0x450
    template <class tick_fnc__>
    void tick_function( tick_fnc__&& v ) noexcept { tick_ = std::forward<tick_fnc__>( v ); }

    handle_type add( tick_type delay, void* obj, timer_cb_t callback ) noexcept
    {
        uassert( tick_ );
 8007ac4:	b92b      	cbnz	r3, 8007ad2 <API_SetTimer+0x5e>
 8007ac6:	4b9a      	ldr	r3, [pc, #616]	; (8007d30 <API_SetTimer+0x2bc>)
 8007ac8:	4a9a      	ldr	r2, [pc, #616]	; (8007d34 <API_SetTimer+0x2c0>)
 8007aca:	212e      	movs	r1, #46	; 0x2e
 8007acc:	489a      	ldr	r0, [pc, #616]	; (8007d38 <API_SetTimer+0x2c4>)
 8007ace:	f000 fe17 	bl	8008700 <__assert_func>
    size_type prev( size_type n ) const noexcept { return narray_[n].prv_; }

    bool valid_node( size_type n ) const noexcept { return n != NODE_NONE && narray_[n].cur_ != NODE_NONE; }

public:
    size_type max_size() const noexcept { return capacity_; }
 8007ad2:	4b93      	ldr	r3, [pc, #588]	; (8007d20 <API_SetTimer+0x2ac>)
 8007ad4:	785a      	ldrb	r2, [r3, #1]
    size_type capacity() const noexcept { return capacity_ - size_; }
    size_type size() const noexcept { return size_; }
 8007ad6:	781b      	ldrb	r3, [r3, #0]
        uassert( capacity() );
 8007ad8:	429a      	cmp	r2, r3
 8007ada:	d105      	bne.n	8007ae8 <API_SetTimer+0x74>
 8007adc:	4b97      	ldr	r3, [pc, #604]	; (8007d3c <API_SetTimer+0x2c8>)
 8007ade:	4a95      	ldr	r2, [pc, #596]	; (8007d34 <API_SetTimer+0x2c0>)
 8007ae0:	212f      	movs	r1, #47	; 0x2f
 8007ae2:	4895      	ldr	r0, [pc, #596]	; (8007d38 <API_SetTimer+0x2c4>)
 8007ae4:	f000 fe0c 	bl	8008700 <__assert_func>

        desc_type d;
        d.trigger_at_ = delay + tick_();
 8007ae8:	4c8d      	ldr	r4, [pc, #564]	; (8007d20 <API_SetTimer+0x2ac>)
 8007aea:	f504 6089 	add.w	r0, r4, #1096	; 0x448
 8007aee:	f7ff fcbb 	bl	8007468 <_ZNKSt8functionIFyvEEclEv>
 8007af2:	1980      	adds	r0, r0, r6
 8007af4:	4179      	adcs	r1, r7
 8007af6:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
        d.cb_         = callback;
 8007afa:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8007afc:	9319      	str	r3, [sp, #100]	; 0x64
        d.obj_        = obj;
 8007afe:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8007b00:	9318      	str	r3, [sp, #96]	; 0x60
        d.id_         = id_gen_++;
 8007b02:	f504 618b 	add.w	r1, r4, #1112	; 0x458
 8007b06:	e9d1 2300 	ldrd	r2, r3, [r1]
 8007b0a:	1c56      	adds	r6, r2, #1
 8007b0c:	f143 0700 	adc.w	r7, r3, #0
 8007b10:	e9c1 6700 	strd	r6, r7, [r1]
 8007b14:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
    }

    const_iterator cbegin() const noexcept
    {
        const_iterator i;
        i.container_ = this;
 8007b18:	9412      	str	r4, [sp, #72]	; 0x48
        n.nxt_ = idle_;
        idle_  = i;
        --size_;
    }

    size_type head() const noexcept { return head_; }
 8007b1a:	78a3      	ldrb	r3, [r4, #2]

    const_iterator cbegin() const noexcept
    {
        const_iterator i;
        i.container_ = this;
        i.cur_       = super::head();
 8007b1c:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
    }

    iterator begin() noexcept
    {
        auto d = cbegin();
        return static_cast<iterator&>( d );
 8007b20:	ae24      	add	r6, sp, #144	; 0x90
 8007b22:	ab12      	add	r3, sp, #72	; 0x48
 8007b24:	e893 0003 	ldmia.w	r3, {r0, r1}
 8007b28:	e886 0003 	stmia.w	r6, {r0, r1}

    const_iterator cend() const noexcept
    {
        const_iterator i;
        i.container_ = this;
        i.cur_       = NODE_NONE;
 8007b2c:	22ff      	movs	r2, #255	; 0xff
 8007b2e:	f88d 204c 	strb.w	r2, [sp, #76]	; 0x4c
        return static_cast<iterator&>( d );
    }
    iterator end() noexcept
    {
        auto d = cend();
        return static_cast<iterator&>( d );
 8007b32:	aa22      	add	r2, sp, #136	; 0x88
 8007b34:	e893 0003 	ldmia.w	r3, {r0, r1}
 8007b38:	e882 0003 	stmia.w	r2, {r0, r1}
 8007b3c:	ab06      	add	r3, sp, #24
 8007b3e:	e896 0003 	ldmia.w	r6, {r0, r1}
 8007b42:	e883 0003 	stmia.w	r3, {r0, r1}
 8007b46:	ac08      	add	r4, sp, #32
 8007b48:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007b4c:	e884 0003 	stmia.w	r4, {r0, r1}
 8007b50:	aa0c      	add	r2, sp, #48	; 0x30
 8007b52:	e893 0003 	ldmia.w	r3, {r0, r1}
 8007b56:	e882 0003 	stmia.w	r2, {r0, r1}
 8007b5a:	ab0a      	add	r3, sp, #40	; 0x28
 8007b5c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007b60:	e883 0003 	stmia.w	r3, {r0, r1}
 8007b64:	ac0e      	add	r4, sp, #56	; 0x38
 8007b66:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007b6a:	e884 0003 	stmia.w	r4, {r0, r1}
 8007b6e:	aa10      	add	r2, sp, #64	; 0x40
 8007b70:	e893 0003 	ldmia.w	r3, {r0, r1}
 8007b74:	e882 0003 	stmia.w	r2, {r0, r1}
    fslist_const_iterator<dty_, nty_>& operator--() noexcept;
    fslist_const_iterator<dty_, nty_>  operator--( int ) noexcept;
    reference                          operator*() const noexcept;
    pointer                            operator->() const noexcept;

    bool operator!=( const fslist_const_iterator<dty_, nty_>& r ) const noexcept { return r.container_ != container_ || r.cur_ != cur_; }
 8007b78:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8007b7a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007b7c:	42a3      	cmp	r3, r4
 8007b7e:	d107      	bne.n	8007b90 <API_SetTimer+0x11c>
 8007b80:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 8007b84:	f89d 303c 	ldrb.w	r3, [sp, #60]	; 0x3c
 8007b88:	429a      	cmp	r2, r3
 8007b8a:	d003      	beq.n	8007b94 <API_SetTimer+0x120>
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	e002      	b.n	8007b96 <API_SetTimer+0x122>
 8007b90:	2301      	movs	r3, #1
 8007b92:	e000      	b.n	8007b96 <API_SetTimer+0x122>
 8007b94:	2300      	movs	r3, #0
  template<typename _InputIterator, typename _Predicate>
    inline _InputIterator
    __find_if(_InputIterator __first, _InputIterator __last,
	      _Predicate __pred, input_iterator_tag)
    {
      while (__first != __last && !__pred(__first))
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d031      	beq.n	8007bfe <API_SetTimer+0x18a>
 8007b9a:	aa12      	add	r2, sp, #72	; 0x48
 8007b9c:	a90e      	add	r1, sp, #56	; 0x38
 8007b9e:	c903      	ldmia	r1, {r0, r1}
 8007ba0:	e882 0003 	stmia.w	r2, {r0, r1}

template <typename dty_, typename nty_>
inline typename fslist_const_iterator<dty_, nty_>::reference fslist_const_iterator<dty_, nty_>::operator*() const noexcept
{
    auto c = static_cast<fslist_base<dty_, nty_>*>( const_cast<fslist_alloc_base<nty_>*>( container_ ) );
    return *c->get_arg( cur_ );
 8007ba4:	f89d 204c 	ldrb.w	r2, [sp, #76]	; 0x4c
        super::dealloc_node( n );
    }

    pointer get_arg( size_type node ) noexcept
    {
        uassert( node != NODE_NONE );
 8007ba8:	2aff      	cmp	r2, #255	; 0xff
 8007baa:	d106      	bne.n	8007bba <API_SetTimer+0x146>
 8007bac:	4b64      	ldr	r3, [pc, #400]	; (8007d40 <API_SetTimer+0x2cc>)
 8007bae:	4a65      	ldr	r2, [pc, #404]	; (8007d44 <API_SetTimer+0x2d0>)
 8007bb0:	f240 11af 	movw	r1, #431	; 0x1af
 8007bb4:	4864      	ldr	r0, [pc, #400]	; (8007d48 <API_SetTimer+0x2d4>)
 8007bb6:	f000 fda3 	bl	8008700 <__assert_func>
    size_type tail() const noexcept { return tail_; }

    size_type next( size_type n ) const noexcept { return narray_[n].nxt_; }
    size_type prev( size_type n ) const noexcept { return narray_[n].prv_; }

    bool valid_node( size_type n ) const noexcept { return n != NODE_NONE && narray_[n].cur_ != NODE_NONE; }
 8007bba:	2aff      	cmp	r2, #255	; 0xff
 8007bbc:	d008      	beq.n	8007bd0 <API_SetTimer+0x15c>
 8007bbe:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8007bc2:	68a0      	ldr	r0, [r4, #8]
 8007bc4:	4401      	add	r1, r0
 8007bc6:	7889      	ldrb	r1, [r1, #2]
 8007bc8:	29ff      	cmp	r1, #255	; 0xff
 8007bca:	d102      	bne.n	8007bd2 <API_SetTimer+0x15e>
 8007bcc:	2300      	movs	r3, #0
 8007bce:	e000      	b.n	8007bd2 <API_SetTimer+0x15e>
 8007bd0:	2300      	movs	r3, #0
    }

    pointer get_arg( size_type node ) noexcept
    {
        uassert( node != NODE_NONE );
        uassert( super::valid_node( node ) );
 8007bd2:	b933      	cbnz	r3, 8007be2 <API_SetTimer+0x16e>
 8007bd4:	4b5d      	ldr	r3, [pc, #372]	; (8007d4c <API_SetTimer+0x2d8>)
 8007bd6:	4a5b      	ldr	r2, [pc, #364]	; (8007d44 <API_SetTimer+0x2d0>)
 8007bd8:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 8007bdc:	485a      	ldr	r0, [pc, #360]	; (8007d48 <API_SetTimer+0x2d4>)
 8007bde:	f000 fd8f 	bl	8008700 <__assert_func>
        return varray_ + node;
 8007be2:	68e0      	ldr	r0, [r4, #12]
 8007be4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8007be8:	00d1      	lsls	r1, r2, #3
 8007bea:	4401      	add	r1, r0

        auto at = std::find_if(
            node_.begin(), node_.end(),
            [&d]( auto& a ) { return d.trigger_at_ < a.trigger_at_; } );
 8007bec:	e9d1 6702 	ldrd	r6, r7, [r1, #8]
 8007bf0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8007bf4:	42b9      	cmp	r1, r7
 8007bf6:	bf08      	it	eq
 8007bf8:	42b0      	cmpeq	r0, r6
 8007bfa:	d200      	bcs.n	8007bfe <API_SetTimer+0x18a>
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	b19b      	cbz	r3, 8007c28 <API_SetTimer+0x1b4>
};

template <typename dty_, typename nty_>
inline fslist_const_iterator<dty_, nty_>& fslist_const_iterator<dty_, nty_>::operator++() noexcept
{
    uassert( container_ && cur_ != NODE_NONE );
 8007c00:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007c02:	b11a      	cbz	r2, 8007c0c <API_SetTimer+0x198>
 8007c04:	f89d 303c 	ldrb.w	r3, [sp, #60]	; 0x3c
 8007c08:	2bff      	cmp	r3, #255	; 0xff
 8007c0a:	d106      	bne.n	8007c1a <API_SetTimer+0x1a6>
 8007c0c:	4b50      	ldr	r3, [pc, #320]	; (8007d50 <API_SetTimer+0x2dc>)
 8007c0e:	4a51      	ldr	r2, [pc, #324]	; (8007d54 <API_SetTimer+0x2e0>)
 8007c10:	f240 11bb 	movw	r1, #443	; 0x1bb
 8007c14:	484c      	ldr	r0, [pc, #304]	; (8007d48 <API_SetTimer+0x2d4>)
 8007c16:	f000 fd73 	bl	8008700 <__assert_func>
    }

    size_type head() const noexcept { return head_; }
    size_type tail() const noexcept { return tail_; }

    size_type next( size_type n ) const noexcept { return narray_[n].nxt_; }
 8007c1a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8007c1e:	6892      	ldr	r2, [r2, #8]
 8007c20:	5cd3      	ldrb	r3, [r2, r3]

template <typename dty_, typename nty_>
inline fslist_const_iterator<dty_, nty_>& fslist_const_iterator<dty_, nty_>::operator++() noexcept
{
    uassert( container_ && cur_ != NODE_NONE );
    cur_ = container_->next( cur_ );
 8007c22:	f88d 303c 	strb.w	r3, [sp, #60]	; 0x3c
 8007c26:	e7a7      	b.n	8007b78 <API_SetTimer+0x104>
	++__first;
      return __first;
 8007c28:	aa0e      	add	r2, sp, #56	; 0x38
 8007c2a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007c2e:	e88d 0003 	stmia.w	sp, {r0, r1}
 8007c32:	9002      	str	r0, [sp, #8]
 8007c34:	f88d 100c 	strb.w	r1, [sp, #12]
 8007c38:	ab04      	add	r3, sp, #16
 8007c3a:	aa02      	add	r2, sp, #8
 8007c3c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007c40:	e883 0003 	stmia.w	r3, {r0, r1}
    bool valid_node( size_type n ) const noexcept { return n != NODE_NONE && narray_[n].cur_ != NODE_NONE; }

public:
    size_type max_size() const noexcept { return capacity_; }
    size_type capacity() const noexcept { return capacity_ - size_; }
    size_type size() const noexcept { return size_; }
 8007c44:	4b36      	ldr	r3, [pc, #216]	; (8007d20 <API_SetTimer+0x2ac>)
 8007c46:	781a      	ldrb	r2, [r3, #0]
    size_type prev( size_type n ) const noexcept { return narray_[n].prv_; }

    bool valid_node( size_type n ) const noexcept { return n != NODE_NONE && narray_[n].cur_ != NODE_NONE; }

public:
    size_type max_size() const noexcept { return capacity_; }
 8007c48:	785b      	ldrb	r3, [r3, #1]
    }

    template <typename... ty__>
    iterator emplace( const_iterator pos, ty__&&... args ) noexcept
    {
        uassert( super::size() < super::max_size() );
 8007c4a:	429a      	cmp	r2, r3
 8007c4c:	d306      	bcc.n	8007c5c <API_SetTimer+0x1e8>
 8007c4e:	4b42      	ldr	r3, [pc, #264]	; (8007d58 <API_SetTimer+0x2e4>)
 8007c50:	4a42      	ldr	r2, [pc, #264]	; (8007d5c <API_SetTimer+0x2e8>)
 8007c52:	f44f 71b8 	mov.w	r1, #368	; 0x170
 8007c56:	483c      	ldr	r0, [pc, #240]	; (8007d48 <API_SetTimer+0x2d4>)
 8007c58:	f000 fd52 	bl	8008700 <__assert_func>
        narray_[capacity_ - 1].nxt_ = NODE_NONE;
    }

    size_type alloc_node() noexcept
    {
        uassert( size_ < capacity_ );
 8007c5c:	4b30      	ldr	r3, [pc, #192]	; (8007d20 <API_SetTimer+0x2ac>)
 8007c5e:	781a      	ldrb	r2, [r3, #0]
 8007c60:	785b      	ldrb	r3, [r3, #1]
 8007c62:	429a      	cmp	r2, r3
 8007c64:	d305      	bcc.n	8007c72 <API_SetTimer+0x1fe>
 8007c66:	4b3e      	ldr	r3, [pc, #248]	; (8007d60 <API_SetTimer+0x2ec>)
 8007c68:	4a3e      	ldr	r2, [pc, #248]	; (8007d64 <API_SetTimer+0x2f0>)
 8007c6a:	2142      	movs	r1, #66	; 0x42
 8007c6c:	4836      	ldr	r0, [pc, #216]	; (8007d48 <API_SetTimer+0x2d4>)
 8007c6e:	f000 fd47 	bl	8008700 <__assert_func>
        auto& n = narray_[idle_];
 8007c72:	4b2b      	ldr	r3, [pc, #172]	; (8007d20 <API_SetTimer+0x2ac>)
 8007c74:	689c      	ldr	r4, [r3, #8]
 8007c76:	791a      	ldrb	r2, [r3, #4]
 8007c78:	eb02 0042 	add.w	r0, r2, r2, lsl #1
 8007c7c:	1821      	adds	r1, r4, r0
        n.cur_  = idle_;
 8007c7e:	708a      	strb	r2, [r1, #2]
        idle_   = n.nxt_;
 8007c80:	5c22      	ldrb	r2, [r4, r0]
 8007c82:	711a      	strb	r2, [r3, #4]
        ++size_;
 8007c84:	781a      	ldrb	r2, [r3, #0]
 8007c86:	3201      	adds	r2, #1
 8007c88:	701a      	strb	r2, [r3, #0]
        return n.cur_;
 8007c8a:	788a      	ldrb	r2, [r1, #2]
    template <typename... ty__>
    iterator emplace( const_iterator pos, ty__&&... args ) noexcept
    {
        uassert( super::size() < super::max_size() );
        auto n = super::alloc_node();
        super::insert_node( n, pos.cur_ );
 8007c8c:	f89d 1014 	ldrb.w	r1, [sp, #20]
        return n.cur_;
    }

    void insert_node( size_type i, size_type at ) noexcept
    {
        node_type& n = narray_[i];
 8007c90:	6898      	ldr	r0, [r3, #8]
 8007c92:	eb02 0642 	add.w	r6, r2, r2, lsl #1
 8007c96:	1984      	adds	r4, r0, r6
        uassert( n.cur_ != NODE_NONE );
 8007c98:	78a3      	ldrb	r3, [r4, #2]
 8007c9a:	2bff      	cmp	r3, #255	; 0xff
 8007c9c:	d105      	bne.n	8007caa <API_SetTimer+0x236>
 8007c9e:	4b32      	ldr	r3, [pc, #200]	; (8007d68 <API_SetTimer+0x2f4>)
 8007ca0:	4a32      	ldr	r2, [pc, #200]	; (8007d6c <API_SetTimer+0x2f8>)
 8007ca2:	214d      	movs	r1, #77	; 0x4d
 8007ca4:	4828      	ldr	r0, [pc, #160]	; (8007d48 <API_SetTimer+0x2d4>)
 8007ca6:	f000 fd2b 	bl	8008700 <__assert_func>
        if ( at == NODE_NONE ) {
 8007caa:	29ff      	cmp	r1, #255	; 0xff
 8007cac:	d112      	bne.n	8007cd4 <API_SetTimer+0x260>
            n.nxt_ = NODE_NONE;
 8007cae:	23ff      	movs	r3, #255	; 0xff
 8007cb0:	5583      	strb	r3, [r0, r6]
            n.prv_ = tail_;
 8007cb2:	4b1b      	ldr	r3, [pc, #108]	; (8007d20 <API_SetTimer+0x2ac>)
 8007cb4:	78d9      	ldrb	r1, [r3, #3]
 8007cb6:	7061      	strb	r1, [r4, #1]
            if ( tail_ != NODE_NONE ) {
 8007cb8:	78db      	ldrb	r3, [r3, #3]
 8007cba:	2bff      	cmp	r3, #255	; 0xff
 8007cbc:	d005      	beq.n	8007cca <API_SetTimer+0x256>
                narray_[tail_].nxt_ = i;
 8007cbe:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8007cc2:	4917      	ldr	r1, [pc, #92]	; (8007d20 <API_SetTimer+0x2ac>)
 8007cc4:	6889      	ldr	r1, [r1, #8]
 8007cc6:	54ca      	strb	r2, [r1, r3]
 8007cc8:	e001      	b.n	8007cce <API_SetTimer+0x25a>
            }
            else { // tail is empty == head is empty
                head_ = i;
 8007cca:	4b15      	ldr	r3, [pc, #84]	; (8007d20 <API_SetTimer+0x2ac>)
 8007ccc:	709a      	strb	r2, [r3, #2]
            }
            tail_ = i;
 8007cce:	4b14      	ldr	r3, [pc, #80]	; (8007d20 <API_SetTimer+0x2ac>)
 8007cd0:	70da      	strb	r2, [r3, #3]
 8007cd2:	e059      	b.n	8007d88 <API_SetTimer+0x314>
        }
        else {
            if ( at == head_ ) {
 8007cd4:	4b12      	ldr	r3, [pc, #72]	; (8007d20 <API_SetTimer+0x2ac>)
 8007cd6:	789b      	ldrb	r3, [r3, #2]
 8007cd8:	4299      	cmp	r1, r3
 8007cda:	d101      	bne.n	8007ce0 <API_SetTimer+0x26c>
                head_ = i;
 8007cdc:	4b10      	ldr	r3, [pc, #64]	; (8007d20 <API_SetTimer+0x2ac>)
 8007cde:	709a      	strb	r2, [r3, #2]
            }
            node_type& n_at = narray_[at];
 8007ce0:	eb01 0741 	add.w	r7, r1, r1, lsl #1
 8007ce4:	19c3      	adds	r3, r0, r7
            uassert( n_at.cur_ != NODE_NONE );
 8007ce6:	f893 e002 	ldrb.w	lr, [r3, #2]
 8007cea:	f1be 0fff 	cmp.w	lr, #255	; 0xff
 8007cee:	d105      	bne.n	8007cfc <API_SetTimer+0x288>
 8007cf0:	4b1f      	ldr	r3, [pc, #124]	; (8007d70 <API_SetTimer+0x2fc>)
 8007cf2:	4a1e      	ldr	r2, [pc, #120]	; (8007d6c <API_SetTimer+0x2f8>)
 8007cf4:	215e      	movs	r1, #94	; 0x5e
 8007cf6:	4814      	ldr	r0, [pc, #80]	; (8007d48 <API_SetTimer+0x2d4>)
 8007cf8:	f000 fd02 	bl	8008700 <__assert_func>
            n.nxt_ = at;
 8007cfc:	5581      	strb	r1, [r0, r6]
            n.prv_ = n_at.prv_;
 8007cfe:	7859      	ldrb	r1, [r3, #1]
 8007d00:	7061      	strb	r1, [r4, #1]
            if ( n_at.prv_ != NODE_NONE ) {
 8007d02:	785c      	ldrb	r4, [r3, #1]
 8007d04:	2cff      	cmp	r4, #255	; 0xff
 8007d06:	d03e      	beq.n	8007d86 <API_SetTimer+0x312>
    fslist_node<nty_>& next() { return by_( nxt_ ); }

private:
    fslist_node<nty_>& by_( int absolute )
    {
        uassert( nxt_ != NODE_NONE && prv_ != NODE_NONE );
 8007d08:	5dc1      	ldrb	r1, [r0, r7]
 8007d0a:	29ff      	cmp	r1, #255	; 0xff
 8007d0c:	d001      	beq.n	8007d12 <API_SetTimer+0x29e>
 8007d0e:	2cff      	cmp	r4, #255	; 0xff
 8007d10:	d134      	bne.n	8007d7c <API_SetTimer+0x308>
 8007d12:	4b18      	ldr	r3, [pc, #96]	; (8007d74 <API_SetTimer+0x300>)
 8007d14:	4a18      	ldr	r2, [pc, #96]	; (8007d78 <API_SetTimer+0x304>)
 8007d16:	2122      	movs	r1, #34	; 0x22
 8007d18:	480b      	ldr	r0, [pc, #44]	; (8007d48 <API_SetTimer+0x2d4>)
 8007d1a:	f000 fcf1 	bl	8008700 <__assert_func>
 8007d1e:	bf00      	nop
 8007d20:	200030b8 	.word	0x200030b8
 8007d24:	0800a394 	.word	0x0800a394
 8007d28:	0800aad0 	.word	0x0800aad0
 8007d2c:	0800a354 	.word	0x0800a354
 8007d30:	0800a3ac 	.word	0x0800a3ac
 8007d34:	0800ab0c 	.word	0x0800ab0c
 8007d38:	0800a3b4 	.word	0x0800a3b4
 8007d3c:	0800a3e8 	.word	0x0800a3e8
 8007d40:	0800a2ec 	.word	0x0800a2ec
 8007d44:	08009eb4 	.word	0x08009eb4
 8007d48:	0800a298 	.word	0x0800a298
 8007d4c:	0800a300 	.word	0x0800a300
 8007d50:	0800a31c 	.word	0x0800a31c
 8007d54:	0800a55c 	.word	0x0800a55c
 8007d58:	0800a3f4 	.word	0x0800a3f4
 8007d5c:	0800a7c8 	.word	0x0800a7c8
 8007d60:	0800a418 	.word	0x0800a418
 8007d64:	0800a70c 	.word	0x0800a70c
 8007d68:	0800a284 	.word	0x0800a284
 8007d6c:	0800a46c 	.word	0x0800a46c
 8007d70:	0800a42c 	.word	0x0800a42c
 8007d74:	0800a444 	.word	0x0800a444
 8007d78:	0800a1b4 	.word	0x0800a1b4
        return *( this + cur_ - absolute );
 8007d7c:	7899      	ldrb	r1, [r3, #2]
 8007d7e:	1b09      	subs	r1, r1, r4
 8007d80:	eb01 0141 	add.w	r1, r1, r1, lsl #1
            node_type& n_at = narray_[at];
            uassert( n_at.cur_ != NODE_NONE );
            n.nxt_ = at;
            n.prv_ = n_at.prv_;
            if ( n_at.prv_ != NODE_NONE ) {
                n_at.prev().nxt_ = i;
 8007d84:	545a      	strb	r2, [r3, r1]
            }
            n_at.prv_ = i;
 8007d86:	705a      	strb	r2, [r3, #1]
    {
        uassert( super::size() < super::max_size() );
        auto n = super::alloc_node();
        super::insert_node( n, pos.cur_ );

        new ( varray_ + n ) value_type( std::forward<ty__>( args )... );
 8007d88:	4b14      	ldr	r3, [pc, #80]	; (8007ddc <API_SetTimer+0x368>)
 8007d8a:	68db      	ldr	r3, [r3, #12]
 8007d8c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8007d90:	00d4      	lsls	r4, r2, #3
 8007d92:	191c      	adds	r4, r3, r4
 8007d94:	d006      	beq.n	8007da4 <API_SetTimer+0x330>
 8007d96:	ae14      	add	r6, sp, #80	; 0x50
 8007d98:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8007d9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007d9c:	e896 0003 	ldmia.w	r6, {r0, r1}
 8007da0:	e884 0003 	stmia.w	r4, {r0, r1}

        node_.insert( at, d );

        handle_type ret;
        ret.id_   = d.id_;
 8007da4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007da8:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
        ret.time_ = d.trigger_at_;
 8007dac:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8007db0:	e9cd 231c 	strd	r2, r3, [sp, #112]	; 0x70
    // Wake update task
    xTaskNotifyGive( sTimerTask );
 8007db4:	2300      	movs	r3, #0
 8007db6:	2202      	movs	r2, #2
 8007db8:	4619      	mov	r1, r3
 8007dba:	4809      	ldr	r0, [pc, #36]	; (8007de0 <API_SetTimer+0x36c>)
 8007dbc:	6800      	ldr	r0, [r0, #0]
 8007dbe:	f7fc ff7d 	bl	8004cbc <xTaskGenericNotify>
    taskEXIT_CRITICAL();
 8007dc2:	f7fd fcd9 	bl	8005778 <vPortExitCritical>
    return { r.id_, r.time_ };
 8007dc6:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8007dca:	e9c5 2300 	strd	r2, r3, [r5]
 8007dce:	e9dd 231c 	ldrd	r2, r3, [sp, #112]	; 0x70
 8007dd2:	e9c5 2302 	strd	r2, r3, [r5, #8]
}
 8007dd6:	4628      	mov	r0, r5
 8007dd8:	b027      	add	sp, #156	; 0x9c
 8007dda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ddc:	200030b8 	.word	0x200030b8
 8007de0:	20003518 	.word	0x20003518

08007de4 <_GLOBAL__sub_I_HW_TIMER_INIT>:
void __throw_bad_function_call()
{
    uassert( false );
    for ( ;; ) { }
}
} // namespace std
 8007de4:	b508      	push	{r3, lr}
 8007de6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8007dea:	2001      	movs	r0, #1
 8007dec:	f7ff f9e0 	bl	80071b0 <_Z41__static_initialization_and_destruction_0ii>
 8007df0:	bd08      	pop	{r3, pc}
 8007df2:	bf00      	nop

08007df4 <_ZL9cdc_ioctlPvi>:
#include <usbd_cdc_if.h>
#include "../defs.h"
#include "mem.h"
static transceiver_result_t cdc_read( void* desc, char* buf, size_t len );
static transceiver_result_t cdc_write( void* desc, char const* buf, size_t len );
static transceiver_result_t cdc_ioctl( void* desc, intptr_t cmd ) { return TRANSCEIVER_OK; }
 8007df4:	2000      	movs	r0, #0
 8007df6:	4770      	bx	lr

08007df8 <_Z41__static_initialization_and_destruction_0ii>:
extern "C" void CdcReceiveHandler( char* Buf, size_t len )
{
    ring_buffer_write( &s_rw.rdqueue_, Buf, len );
    USBD_CDC_SetRxBuffer( &hUsbDeviceFS, (uint8_t*)Buf );
    USBD_CDC_ReceivePacket( &hUsbDeviceFS );
}
 8007df8:	2801      	cmp	r0, #1
 8007dfa:	d106      	bne.n	8007e0a <_Z41__static_initialization_and_destruction_0ii+0x12>
 8007dfc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007e00:	4299      	cmp	r1, r3
 8007e02:	d102      	bne.n	8007e0a <_Z41__static_initialization_and_destruction_0ii+0x12>
    .read  = cdc_read,
    .write = cdc_write,
    .ioctl = cdc_ioctl,
    .close = cdc_close };

static struct usb_rw {
 8007e04:	4a01      	ldr	r2, [pc, #4]	; (8007e0c <_Z41__static_initialization_and_destruction_0ii+0x14>)
 8007e06:	4b02      	ldr	r3, [pc, #8]	; (8007e10 <_Z41__static_initialization_and_destruction_0ii+0x18>)
 8007e08:	601a      	str	r2, [r3, #0]
 8007e0a:	4770      	bx	lr
 8007e0c:	0800ad80 	.word	0x0800ad80
 8007e10:	20003d78 	.word	0x20003d78

08007e14 <_ZL9cdc_closePv>:
    // Force casting.
    return CDC_Transmit_FS( (uint8_t*)buf, len ) == USBD_OK ? len : 0;
}

transceiver_result_t cdc_close( void* desc )
{
 8007e14:	b510      	push	{r4, lr}
 8007e16:	4604      	mov	r4, r0
}

static inline void AppFree( void* ptr )
{
    void vPortFree( void* );
    vPortFree( ptr );
 8007e18:	6840      	ldr	r0, [r0, #4]
 8007e1a:	f7fd fbe3 	bl	80055e4 <vPortFree>
    auto td = reinterpret_cast<usb_rw*>( desc );
    AppFree( td->rdqueue_.buff );
    td->rdqueue_.buff = nullptr;
 8007e1e:	2000      	movs	r0, #0
 8007e20:	6060      	str	r0, [r4, #4]
    return TRANSCEIVER_OK;
}
 8007e22:	bd10      	pop	{r4, pc}

08007e24 <_ZL9cdc_writePvPKcj>:
    auto rd = ring_buffer_read( &td->rdqueue_, buf, len );
    return rd;
}

transceiver_result_t cdc_write( void* nouse_, char const* buf, size_t len )
{
 8007e24:	b510      	push	{r4, lr}
 8007e26:	4608      	mov	r0, r1
 8007e28:	4614      	mov	r4, r2
    // Force casting.
    return CDC_Transmit_FS( (uint8_t*)buf, len ) == USBD_OK ? len : 0;
 8007e2a:	b291      	uxth	r1, r2
 8007e2c:	f7f8 ffee 	bl	8000e0c <CDC_Transmit_FS>
 8007e30:	b908      	cbnz	r0, 8007e36 <_ZL9cdc_writePvPKcj+0x12>
 8007e32:	4620      	mov	r0, r4
 8007e34:	bd10      	pop	{r4, pc}
 8007e36:	2000      	movs	r0, #0
}
 8007e38:	bd10      	pop	{r4, pc}
 8007e3a:	bf00      	nop

08007e3c <_ZL8cdc_readPvPcj>:
    ring_buffer_init( &ret->rdqueue_, s_rw.rdbuf_, sizeof s_rw.rdbuf_ );
    return reinterpret_cast<transceiver_handle_t>( ret );
}

static transceiver_result_t cdc_read( void* desc, char* buf, size_t len )
{
 8007e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e3e:	460f      	mov	r7, r1
 8007e40:	4616      	mov	r6, r2
    auto td = reinterpret_cast<usb_rw*>( desc );
    auto rd = ring_buffer_read( &td->rdqueue_, buf, len );
 8007e42:	1d05      	adds	r5, r0, #4

/*! \breif      Do peeking and consuming at once.
    \return     Number of byte actually read. */
static inline size_t ring_buffer_read(ring_buffer_t *s, void *b, size_t len)
{
    size_t sz = ring_buffer_size(s);
 8007e44:	4628      	mov	r0, r5
 8007e46:	f7ff f999 	bl	800717c <ring_buffer_size>
 8007e4a:	4604      	mov	r4, r0
    if (sz < len)
 8007e4c:	4286      	cmp	r6, r0
 8007e4e:	d800      	bhi.n	8007e52 <_ZL8cdc_readPvPcj+0x16>
 8007e50:	4634      	mov	r4, r6
        len = sz;
    ring_buffer_peek(s, b, len);
 8007e52:	4622      	mov	r2, r4
 8007e54:	4639      	mov	r1, r7
 8007e56:	4628      	mov	r0, r5
 8007e58:	f7ff f970 	bl	800713c <ring_buffer_peek>
    ring_buffer_consume(s, len);
 8007e5c:	4621      	mov	r1, r4
 8007e5e:	4628      	mov	r0, r5
 8007e60:	f7ff f962 	bl	8007128 <ring_buffer_consume>
    return rd;
}
 8007e64:	4620      	mov	r0, r4
 8007e66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007e68 <OpenUsbHostConnection>:
    ring_buffer                 rdqueue_;
    char                        rdbuf_[USB_READ_BUF_SIZE];
} s_rw;

extern "C" transceiver_handle_t OpenUsbHostConnection()
{
 8007e68:	b510      	push	{r4, lr}
    uassert( s_rw.rdqueue_.buff == nullptr );
 8007e6a:	4b09      	ldr	r3, [pc, #36]	; (8007e90 <OpenUsbHostConnection+0x28>)
 8007e6c:	685b      	ldr	r3, [r3, #4]
 8007e6e:	b12b      	cbz	r3, 8007e7c <OpenUsbHostConnection+0x14>
 8007e70:	4b08      	ldr	r3, [pc, #32]	; (8007e94 <OpenUsbHostConnection+0x2c>)
 8007e72:	4a09      	ldr	r2, [pc, #36]	; (8007e98 <OpenUsbHostConnection+0x30>)
 8007e74:	2121      	movs	r1, #33	; 0x21
 8007e76:	4809      	ldr	r0, [pc, #36]	; (8007e9c <OpenUsbHostConnection+0x34>)
 8007e78:	f000 fc42 	bl	8008700 <__assert_func>
    auto ret = &s_rw;
    ring_buffer_init( &ret->rdqueue_, s_rw.rdbuf_, sizeof s_rw.rdbuf_ );
 8007e7c:	4c04      	ldr	r4, [pc, #16]	; (8007e90 <OpenUsbHostConnection+0x28>)
 8007e7e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007e82:	f104 0114 	add.w	r1, r4, #20
 8007e86:	1d20      	adds	r0, r4, #4
 8007e88:	f7ff f926 	bl	80070d8 <ring_buffer_init>
    return reinterpret_cast<transceiver_handle_t>( ret );
}
 8007e8c:	4620      	mov	r0, r4
 8007e8e:	bd10      	pop	{r4, pc}
 8007e90:	20003d78 	.word	0x20003d78
 8007e94:	0800ad44 	.word	0x0800ad44
 8007e98:	0800ad90 	.word	0x0800ad90
 8007e9c:	0800ad64 	.word	0x0800ad64

08007ea0 <CdcReceiveHandler>:
    return TRANSCEIVER_OK;
}

// Handler performs
extern "C" void CdcReceiveHandler( char* Buf, size_t len )
{
 8007ea0:	b538      	push	{r3, r4, r5, lr}
 8007ea2:	4605      	mov	r5, r0
    ring_buffer_write( &s_rw.rdqueue_, Buf, len );
 8007ea4:	460a      	mov	r2, r1
 8007ea6:	4601      	mov	r1, r0
 8007ea8:	4805      	ldr	r0, [pc, #20]	; (8007ec0 <CdcReceiveHandler+0x20>)
 8007eaa:	f7ff f91b 	bl	80070e4 <ring_buffer_write>
    USBD_CDC_SetRxBuffer( &hUsbDeviceFS, (uint8_t*)Buf );
 8007eae:	4c05      	ldr	r4, [pc, #20]	; (8007ec4 <CdcReceiveHandler+0x24>)
 8007eb0:	4629      	mov	r1, r5
 8007eb2:	4620      	mov	r0, r4
 8007eb4:	f7fe fbd8 	bl	8006668 <USBD_CDC_SetRxBuffer>
    USBD_CDC_ReceivePacket( &hUsbDeviceFS );
 8007eb8:	4620      	mov	r0, r4
 8007eba:	f7fe fbf5 	bl	80066a8 <USBD_CDC_ReceivePacket>
 8007ebe:	bd38      	pop	{r3, r4, r5, pc}
 8007ec0:	20003d7c 	.word	0x20003d7c
 8007ec4:	20005de0 	.word	0x20005de0

08007ec8 <_GLOBAL__sub_I_OpenUsbHostConnection>:
}
 8007ec8:	b508      	push	{r3, lr}
 8007eca:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8007ece:	2001      	movs	r0, #1
 8007ed0:	f7ff ff92 	bl	8007df8 <_Z41__static_initialization_and_destruction_0ii>
 8007ed4:	bd08      	pop	{r3, pc}
 8007ed6:	bf00      	nop

08007ed8 <API_Putf>:
}

/////////////////////////////////////////////////////////////////////////////
// Globals
extern "C" void API_Putf( char const* fmt, ... )
{
 8007ed8:	b40f      	push	{r0, r1, r2, r3}
 8007eda:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007edc:	b083      	sub	sp, #12
 8007ede:	af00      	add	r7, sp, #0
 8007ee0:	f107 0320 	add.w	r3, r7, #32
 8007ee4:	f853 5b04 	ldr.w	r5, [r3], #4
    va_list vp;
    va_list vp2;
    va_start( vp, fmt );
 8007ee8:	607b      	str	r3, [r7, #4]
    size_t allocsz = vsnprintf( NULL, 0, fmt, vp ) + 1;
 8007eea:	462a      	mov	r2, r5
 8007eec:	2100      	movs	r1, #0
 8007eee:	4608      	mov	r0, r1
 8007ef0:	f001 f932 	bl	8009158 <vsniprintf>
 8007ef4:	1c46      	adds	r6, r0, #1
    va_end( vp );

    va_copy( vp2, vp );
 8007ef6:	687a      	ldr	r2, [r7, #4]
 8007ef8:	603a      	str	r2, [r7, #0]
    char* buf = (char*)alloca( allocsz );
 8007efa:	300f      	adds	r0, #15
 8007efc:	f020 0007 	bic.w	r0, r0, #7
 8007f00:	ebad 0d00 	sub.w	sp, sp, r0
    vsprintf( buf, fmt, vp2 );
 8007f04:	4629      	mov	r1, r5
 8007f06:	4668      	mov	r0, sp
 8007f08:	f001 f94c 	bl	80091a4 <vsiprintf>
    va_end( vp2 );

    API_SendHostString( buf, allocsz );
 8007f0c:	4631      	mov	r1, r6
 8007f0e:	4668      	mov	r0, sp
 8007f10:	f000 fa5a 	bl	80083c8 <API_SendHostString>
}
 8007f14:	370c      	adds	r7, #12
 8007f16:	46bd      	mov	sp, r7
 8007f18:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8007f1c:	b004      	add	sp, #16
 8007f1e:	4770      	bx	lr

08007f20 <API_Log>:

    API_Log( buf );
}

extern "C" int API_Log( char const* txt )
{
 8007f20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007f22:	b085      	sub	sp, #20
 8007f24:	4604      	mov	r4, r0
    auto t = API_GetTime_us();
 8007f26:	f7ff fa77 	bl	8007418 <API_GetTime_us>
 8007f2a:	4606      	mov	r6, r0
 8007f2c:	460f      	mov	r7, r1
    char buf[16];
    sprintf( buf, "[%6u.%06u]", ( uint32_t )( t / 1000000u ), ( uint32_t )( t % 1000000u ) );
 8007f2e:	4a0f      	ldr	r2, [pc, #60]	; (8007f6c <API_Log+0x4c>)
 8007f30:	2300      	movs	r3, #0
 8007f32:	f7f8 f9bd 	bl	80002b0 <__aeabi_uldivmod>
 8007f36:	4605      	mov	r5, r0
 8007f38:	4a0c      	ldr	r2, [pc, #48]	; (8007f6c <API_Log+0x4c>)
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	4630      	mov	r0, r6
 8007f3e:	4639      	mov	r1, r7
 8007f40:	f7f8 f9b6 	bl	80002b0 <__aeabi_uldivmod>
 8007f44:	4613      	mov	r3, r2
 8007f46:	462a      	mov	r2, r5
 8007f48:	4909      	ldr	r1, [pc, #36]	; (8007f70 <API_Log+0x50>)
 8007f4a:	4668      	mov	r0, sp
 8007f4c:	f001 f802 	bl	8008f54 <siprintf>
    API_SendHostString( buf, sizeof( buf ) );
 8007f50:	2110      	movs	r1, #16
 8007f52:	4668      	mov	r0, sp
 8007f54:	f000 fa38 	bl	80083c8 <API_SendHostString>
    API_SendHostString( txt, strlen( txt ) + 1 );
 8007f58:	4620      	mov	r0, r4
 8007f5a:	f7f8 f94f 	bl	80001fc <strlen>
 8007f5e:	1c41      	adds	r1, r0, #1
 8007f60:	4620      	mov	r0, r4
 8007f62:	f000 fa31 	bl	80083c8 <API_SendHostString>
    return 0;
}
 8007f66:	2000      	movs	r0, #0
 8007f68:	b005      	add	sp, #20
 8007f6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f6c:	000f4240 	.word	0x000f4240
 8007f70:	0800adc0 	.word	0x0800adc0

08007f74 <API_Logf>:

    API_SendHostString( buf, allocsz );
}

void API_Logf( char const* fmt, ... )
{
 8007f74:	b40f      	push	{r0, r1, r2, r3}
 8007f76:	b5b0      	push	{r4, r5, r7, lr}
 8007f78:	b082      	sub	sp, #8
 8007f7a:	af00      	add	r7, sp, #0
 8007f7c:	f107 0318 	add.w	r3, r7, #24
 8007f80:	f853 5b04 	ldr.w	r5, [r3], #4
    va_list vp;
    va_list vp2;
    va_start( vp, fmt );
 8007f84:	607b      	str	r3, [r7, #4]
    size_t allocsz = vsnprintf( NULL, 0, fmt, vp ) + 1;
 8007f86:	462a      	mov	r2, r5
 8007f88:	2100      	movs	r1, #0
 8007f8a:	4608      	mov	r0, r1
 8007f8c:	f001 f8e4 	bl	8009158 <vsniprintf>
    va_end( vp );

    va_copy( vp2, vp );
 8007f90:	687a      	ldr	r2, [r7, #4]
 8007f92:	603a      	str	r2, [r7, #0]
    char* buf = (char*)alloca( allocsz );
 8007f94:	300f      	adds	r0, #15
 8007f96:	f020 0007 	bic.w	r0, r0, #7
 8007f9a:	ebad 0d00 	sub.w	sp, sp, r0
    vsprintf( buf, fmt, vp2 );
 8007f9e:	4629      	mov	r1, r5
 8007fa0:	4668      	mov	r0, sp
 8007fa2:	f001 f8ff 	bl	80091a4 <vsiprintf>
    va_end( vp2 );

    API_Log( buf );
 8007fa6:	4668      	mov	r0, sp
 8007fa8:	f7ff ffba 	bl	8007f20 <API_Log>
}
 8007fac:	3708      	adds	r7, #8
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8007fb4:	b004      	add	sp, #16
 8007fb6:	4770      	bx	lr

08007fb8 <StartDefaultTask>:
// - Launches host communication process
// - Launches command queue/procedure process
// - Initializes hi-precision hardware timer
// - Initializes motor control logic
extern "C" void StartDefaultTask( void* nouse_ )
{
 8007fb8:	b508      	push	{r3, lr}
    InitHW();
 8007fba:	f7fe fea9 	bl	8006d10 <InitHW>
    InitRW();
 8007fbe:	f7fe fe9f 	bl	8006d00 <InitRW>

    // launch hw timer manager
    //! @todo. implement this

    // this function never returns.
    AppProc_HostIO( NULL );
 8007fc2:	2000      	movs	r0, #0
 8007fc4:	f000 f9bc 	bl	8008340 <AppProc_HostIO>

08007fc8 <AppHandler_CaptureCommand>:
// Capture Handler
#define CSTRHASH( str ) upp::hash::fnv1a_32_const( str )
#define STRHASH( str )  upp::hash::fnv1a_32( str )

extern "C" bool AppHandler_CaptureCommand( int argc, char* argv[] )
{
 8007fc8:	b530      	push	{r4, r5, lr}
 8007fca:	b08d      	sub	sp, #52	; 0x34
    switch ( upp::hash::fnv1a_32( argv[0] ) ) {
 8007fcc:	680a      	ldr	r2, [r1, #0]
}

inline const uint32_t fnv1a_32( const void* key )
{
    const char* data  = (char*)key;
    uint32_t    hash  = 0x811c9dc5;
 8007fce:	4b61      	ldr	r3, [pc, #388]	; (8008154 <AppHandler_CaptureCommand+0x18c>)
    uint32_t    prime = 0x1000193;

    for ( ; *data; ++data ) {
 8007fd0:	7814      	ldrb	r4, [r2, #0]
 8007fd2:	b12c      	cbz	r4, 8007fe0 <AppHandler_CaptureCommand+0x18>
        hash = hash ^ *data;
 8007fd4:	4063      	eors	r3, r4
        hash *= prime;
 8007fd6:	4c60      	ldr	r4, [pc, #384]	; (8008158 <AppHandler_CaptureCommand+0x190>)
 8007fd8:	fb04 f303 	mul.w	r3, r4, r3
{
    const char* data  = (char*)key;
    uint32_t    hash  = 0x811c9dc5;
    uint32_t    prime = 0x1000193;

    for ( ; *data; ++data ) {
 8007fdc:	3201      	adds	r2, #1
 8007fde:	e7f7      	b.n	8007fd0 <AppHandler_CaptureCommand+0x8>
 8007fe0:	4a5e      	ldr	r2, [pc, #376]	; (800815c <AppHandler_CaptureCommand+0x194>)
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	d003      	beq.n	8007fee <AppHandler_CaptureCommand+0x26>
 8007fe6:	4a5e      	ldr	r2, [pc, #376]	; (8008160 <AppHandler_CaptureCommand+0x198>)
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	d013      	beq.n	8008014 <AppHandler_CaptureCommand+0x4c>
 8007fec:	e0ae      	b.n	800814c <AppHandler_CaptureCommand+0x184>
    case CSTRHASH( "init" ): {
        if ( argc < 2 ) {
 8007fee:	2801      	cmp	r0, #1
 8007ff0:	dc04      	bgt.n	8007ffc <AppHandler_CaptureCommand+0x34>
            API_Log(
                "Initialization must specify capture options. usage: \n"
                "  capture-init <mode>\n"
                "       mode: scan  - Scanning mode. \n"
                "             point - Point specification mode. \n" );
 8007ff2:	485c      	ldr	r0, [pc, #368]	; (8008164 <AppHandler_CaptureCommand+0x19c>)
 8007ff4:	f7ff ff94 	bl	8007f20 <API_Log>
    }
    default:
        return false;
    }

    return true;
 8007ff8:	2001      	movs	r0, #1
            API_Log(
                "Initialization must specify capture options. usage: \n"
                "  capture-init <mode>\n"
                "       mode: scan  - Scanning mode. \n"
                "             point - Point specification mode. \n" );
            break;
 8007ffa:	e0a8      	b.n	800814e <AppHandler_CaptureCommand+0x186>
        }

        auto arg = STRHASH( argv[1] );
 8007ffc:	684a      	ldr	r2, [r1, #4]
}

inline const uint32_t fnv1a_32( const void* key )
{
    const char* data  = (char*)key;
    uint32_t    hash  = 0x811c9dc5;
 8007ffe:	4b55      	ldr	r3, [pc, #340]	; (8008154 <AppHandler_CaptureCommand+0x18c>)
    uint32_t    prime = 0x1000193;

    for ( ; *data; ++data ) {
 8008000:	7811      	ldrb	r1, [r2, #0]
 8008002:	b129      	cbz	r1, 8008010 <AppHandler_CaptureCommand+0x48>
        hash = hash ^ *data;
 8008004:	404b      	eors	r3, r1
        hash *= prime;
 8008006:	4954      	ldr	r1, [pc, #336]	; (8008158 <AppHandler_CaptureCommand+0x190>)
 8008008:	fb01 f303 	mul.w	r3, r1, r3
{
    const char* data  = (char*)key;
    uint32_t    hash  = 0x811c9dc5;
    uint32_t    prime = 0x1000193;

    for ( ; *data; ++data ) {
 800800c:	3201      	adds	r2, #1
 800800e:	e7f7      	b.n	8008000 <AppHandler_CaptureCommand+0x38>
    }
    default:
        return false;
    }

    return true;
 8008010:	2001      	movs	r0, #1
 8008012:	e09c      	b.n	800814e <AppHandler_CaptureCommand+0x186>
        else {
        }
    } break;

    case CSTRHASH( "pattern-test" ): {
        uint8_t tx[] = { 0x04, 0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f };
 8008014:	4d54      	ldr	r5, [pc, #336]	; (8008168 <AppHandler_CaptureCommand+0x1a0>)
 8008016:	ac02      	add	r4, sp, #8
 8008018:	6828      	ldr	r0, [r5, #0]
 800801a:	6869      	ldr	r1, [r5, #4]
 800801c:	68aa      	ldr	r2, [r5, #8]
 800801e:	68eb      	ldr	r3, [r5, #12]
 8008020:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008022:	7c2b      	ldrb	r3, [r5, #16]
 8008024:	7023      	strb	r3, [r4, #0]
        uint8_t rx[sizeof( tx )];
        memset( rx, 0, sizeof( rx ) );
 8008026:	2400      	movs	r4, #0
 8008028:	9407      	str	r4, [sp, #28]
 800802a:	9408      	str	r4, [sp, #32]
 800802c:	9409      	str	r4, [sp, #36]	; 0x24
 800802e:	940a      	str	r4, [sp, #40]	; 0x28
 8008030:	f88d 402c 	strb.w	r4, [sp, #44]	; 0x2c
        usec_t us_start = API_GetTime_us();
 8008034:	f7ff f9f0 	bl	8007418 <API_GetTime_us>
 8008038:	4605      	mov	r5, r0

        API_Log( "Testing first pattern:\n\t" );
 800803a:	484c      	ldr	r0, [pc, #304]	; (800816c <AppHandler_CaptureCommand+0x1a4>)
 800803c:	f7ff ff70 	bl	8007f20 <API_Log>
        S2PI_TransferFrameSync( S2PI_SLAVE_ARGUS, tx, rx, sizeof( tx ), NULL, NULL );
 8008040:	9401      	str	r4, [sp, #4]
 8008042:	9400      	str	r4, [sp, #0]
 8008044:	2311      	movs	r3, #17
 8008046:	aa07      	add	r2, sp, #28
 8008048:	a902      	add	r1, sp, #8
 800804a:	2001      	movs	r0, #1
 800804c:	f7fe ffa6 	bl	8006f9c <S2PI_TransferFrameSync>

        for ( size_t i = 0; i < sizeof( tx ); i++ )
 8008050:	2c10      	cmp	r4, #16
 8008052:	d808      	bhi.n	8008066 <AppHandler_CaptureCommand+0x9e>
            API_Putf( "%x ", tx[i] );
 8008054:	ab0c      	add	r3, sp, #48	; 0x30
 8008056:	4423      	add	r3, r4
 8008058:	f813 1c28 	ldrb.w	r1, [r3, #-40]
 800805c:	4844      	ldr	r0, [pc, #272]	; (8008170 <AppHandler_CaptureCommand+0x1a8>)
 800805e:	f7ff ff3b 	bl	8007ed8 <API_Putf>
        usec_t us_start = API_GetTime_us();

        API_Log( "Testing first pattern:\n\t" );
        S2PI_TransferFrameSync( S2PI_SLAVE_ARGUS, tx, rx, sizeof( tx ), NULL, NULL );

        for ( size_t i = 0; i < sizeof( tx ); i++ )
 8008062:	3401      	adds	r4, #1
 8008064:	e7f4      	b.n	8008050 <AppHandler_CaptureCommand+0x88>
            API_Putf( "%x ", tx[i] );
        API_Log( "\n\t" );
 8008066:	4843      	ldr	r0, [pc, #268]	; (8008174 <AppHandler_CaptureCommand+0x1ac>)
 8008068:	f7ff ff5a 	bl	8007f20 <API_Log>
        for ( size_t i = 0; i < sizeof( tx ); i++ )
 800806c:	2400      	movs	r4, #0
 800806e:	2c10      	cmp	r4, #16
 8008070:	d808      	bhi.n	8008084 <AppHandler_CaptureCommand+0xbc>
            API_Putf( "%x ", rx[i] );
 8008072:	ab0c      	add	r3, sp, #48	; 0x30
 8008074:	4423      	add	r3, r4
 8008076:	f813 1c14 	ldrb.w	r1, [r3, #-20]
 800807a:	483d      	ldr	r0, [pc, #244]	; (8008170 <AppHandler_CaptureCommand+0x1a8>)
 800807c:	f7ff ff2c 	bl	8007ed8 <API_Putf>
        S2PI_TransferFrameSync( S2PI_SLAVE_ARGUS, tx, rx, sizeof( tx ), NULL, NULL );

        for ( size_t i = 0; i < sizeof( tx ); i++ )
            API_Putf( "%x ", tx[i] );
        API_Log( "\n\t" );
        for ( size_t i = 0; i < sizeof( tx ); i++ )
 8008080:	3401      	adds	r4, #1
 8008082:	e7f4      	b.n	800806e <AppHandler_CaptureCommand+0xa6>
            API_Putf( "%x ", rx[i] );

        memset( tx + 1, 0, sizeof( tx ) - 1 );
 8008084:	2400      	movs	r4, #0
 8008086:	f8cd 4009 	str.w	r4, [sp, #9]
 800808a:	f8cd 400d 	str.w	r4, [sp, #13]
 800808e:	f8cd 4011 	str.w	r4, [sp, #17]
 8008092:	f8cd 4015 	str.w	r4, [sp, #21]
        API_Log( "\nTesting second pattern:\n\t" );
 8008096:	4838      	ldr	r0, [pc, #224]	; (8008178 <AppHandler_CaptureCommand+0x1b0>)
 8008098:	f7ff ff42 	bl	8007f20 <API_Log>
        S2PI_TransferFrameSync( S2PI_SLAVE_ARGUS, tx, rx, sizeof( tx ), NULL, NULL );
 800809c:	9401      	str	r4, [sp, #4]
 800809e:	9400      	str	r4, [sp, #0]
 80080a0:	2311      	movs	r3, #17
 80080a2:	aa07      	add	r2, sp, #28
 80080a4:	a902      	add	r1, sp, #8
 80080a6:	2001      	movs	r0, #1
 80080a8:	f7fe ff78 	bl	8006f9c <S2PI_TransferFrameSync>

        for ( size_t i = 0; i < sizeof( tx ); i++ )
 80080ac:	2c10      	cmp	r4, #16
 80080ae:	d808      	bhi.n	80080c2 <AppHandler_CaptureCommand+0xfa>
            API_Putf( "%x ", tx[i] );
 80080b0:	ab0c      	add	r3, sp, #48	; 0x30
 80080b2:	4423      	add	r3, r4
 80080b4:	f813 1c28 	ldrb.w	r1, [r3, #-40]
 80080b8:	482d      	ldr	r0, [pc, #180]	; (8008170 <AppHandler_CaptureCommand+0x1a8>)
 80080ba:	f7ff ff0d 	bl	8007ed8 <API_Putf>

        memset( tx + 1, 0, sizeof( tx ) - 1 );
        API_Log( "\nTesting second pattern:\n\t" );
        S2PI_TransferFrameSync( S2PI_SLAVE_ARGUS, tx, rx, sizeof( tx ), NULL, NULL );

        for ( size_t i = 0; i < sizeof( tx ); i++ )
 80080be:	3401      	adds	r4, #1
 80080c0:	e7f4      	b.n	80080ac <AppHandler_CaptureCommand+0xe4>
            API_Putf( "%x ", tx[i] );
        API_Log( "\n\t" );
 80080c2:	482c      	ldr	r0, [pc, #176]	; (8008174 <AppHandler_CaptureCommand+0x1ac>)
 80080c4:	f7ff ff2c 	bl	8007f20 <API_Log>
        for ( size_t i = 0; i < sizeof( tx ); i++ )
 80080c8:	2400      	movs	r4, #0
 80080ca:	2c10      	cmp	r4, #16
 80080cc:	d808      	bhi.n	80080e0 <AppHandler_CaptureCommand+0x118>
            API_Putf( "%x ", rx[i] );
 80080ce:	ab0c      	add	r3, sp, #48	; 0x30
 80080d0:	4423      	add	r3, r4
 80080d2:	f813 1c14 	ldrb.w	r1, [r3, #-20]
 80080d6:	4826      	ldr	r0, [pc, #152]	; (8008170 <AppHandler_CaptureCommand+0x1a8>)
 80080d8:	f7ff fefe 	bl	8007ed8 <API_Putf>
        S2PI_TransferFrameSync( S2PI_SLAVE_ARGUS, tx, rx, sizeof( tx ), NULL, NULL );

        for ( size_t i = 0; i < sizeof( tx ); i++ )
            API_Putf( "%x ", tx[i] );
        API_Log( "\n\t" );
        for ( size_t i = 0; i < sizeof( tx ); i++ )
 80080dc:	3401      	adds	r4, #1
 80080de:	e7f4      	b.n	80080ca <AppHandler_CaptureCommand+0x102>
            API_Putf( "%x ", rx[i] );

        memset( tx + 1, 0, 16 );
 80080e0:	2400      	movs	r4, #0
 80080e2:	f8cd 4009 	str.w	r4, [sp, #9]
 80080e6:	f8cd 400d 	str.w	r4, [sp, #13]
 80080ea:	f8cd 4011 	str.w	r4, [sp, #17]
 80080ee:	f8cd 4015 	str.w	r4, [sp, #21]
        API_Log( "\nTesting third pattern:\n\t" );
 80080f2:	4822      	ldr	r0, [pc, #136]	; (800817c <AppHandler_CaptureCommand+0x1b4>)
 80080f4:	f7ff ff14 	bl	8007f20 <API_Log>
        S2PI_TransferFrameSync( S2PI_SLAVE_ARGUS, tx, rx, sizeof( tx ), NULL, NULL );
 80080f8:	9401      	str	r4, [sp, #4]
 80080fa:	9400      	str	r4, [sp, #0]
 80080fc:	2311      	movs	r3, #17
 80080fe:	aa07      	add	r2, sp, #28
 8008100:	a902      	add	r1, sp, #8
 8008102:	2001      	movs	r0, #1
 8008104:	f7fe ff4a 	bl	8006f9c <S2PI_TransferFrameSync>

        for ( size_t i = 0; i < sizeof( tx ); i++ )
 8008108:	2c10      	cmp	r4, #16
 800810a:	d808      	bhi.n	800811e <AppHandler_CaptureCommand+0x156>
            API_Putf( "%x ", tx[i] );
 800810c:	ab0c      	add	r3, sp, #48	; 0x30
 800810e:	4423      	add	r3, r4
 8008110:	f813 1c28 	ldrb.w	r1, [r3, #-40]
 8008114:	4816      	ldr	r0, [pc, #88]	; (8008170 <AppHandler_CaptureCommand+0x1a8>)
 8008116:	f7ff fedf 	bl	8007ed8 <API_Putf>

        memset( tx + 1, 0, 16 );
        API_Log( "\nTesting third pattern:\n\t" );
        S2PI_TransferFrameSync( S2PI_SLAVE_ARGUS, tx, rx, sizeof( tx ), NULL, NULL );

        for ( size_t i = 0; i < sizeof( tx ); i++ )
 800811a:	3401      	adds	r4, #1
 800811c:	e7f4      	b.n	8008108 <AppHandler_CaptureCommand+0x140>
            API_Putf( "%x ", tx[i] );
        API_Log( "\n\t" );
 800811e:	4815      	ldr	r0, [pc, #84]	; (8008174 <AppHandler_CaptureCommand+0x1ac>)
 8008120:	f7ff fefe 	bl	8007f20 <API_Log>
        for ( size_t i = 0; i < sizeof( tx ); i++ )
 8008124:	2400      	movs	r4, #0
 8008126:	2c10      	cmp	r4, #16
 8008128:	d808      	bhi.n	800813c <AppHandler_CaptureCommand+0x174>
            API_Putf( "%x ", rx[i] );
 800812a:	ab0c      	add	r3, sp, #48	; 0x30
 800812c:	4423      	add	r3, r4
 800812e:	f813 1c14 	ldrb.w	r1, [r3, #-20]
 8008132:	480f      	ldr	r0, [pc, #60]	; (8008170 <AppHandler_CaptureCommand+0x1a8>)
 8008134:	f7ff fed0 	bl	8007ed8 <API_Putf>
        S2PI_TransferFrameSync( S2PI_SLAVE_ARGUS, tx, rx, sizeof( tx ), NULL, NULL );

        for ( size_t i = 0; i < sizeof( tx ); i++ )
            API_Putf( "%x ", tx[i] );
        API_Log( "\n\t" );
        for ( size_t i = 0; i < sizeof( tx ); i++ )
 8008138:	3401      	adds	r4, #1
 800813a:	e7f4      	b.n	8008126 <AppHandler_CaptureCommand+0x15e>
            API_Putf( "%x ", rx[i] );

        API_Putf( "\n Elapsed: %d\n", (int)( API_GetTime_us() - us_start ) );
 800813c:	f7ff f96c 	bl	8007418 <API_GetTime_us>
 8008140:	1b41      	subs	r1, r0, r5
 8008142:	480f      	ldr	r0, [pc, #60]	; (8008180 <AppHandler_CaptureCommand+0x1b8>)
 8008144:	f7ff fec8 	bl	8007ed8 <API_Putf>
    }
    default:
        return false;
    }

    return true;
 8008148:	2001      	movs	r0, #1
        for ( size_t i = 0; i < sizeof( tx ); i++ )
            API_Putf( "%x ", rx[i] );

        API_Putf( "\n Elapsed: %d\n", (int)( API_GetTime_us() - us_start ) );

    } break;
 800814a:	e000      	b.n	800814e <AppHandler_CaptureCommand+0x186>

    case CSTRHASH( "close" ): {
    }
    default:
        return false;
 800814c:	2000      	movs	r0, #0
    }

    return true;
}
 800814e:	b00d      	add	sp, #52	; 0x34
 8008150:	bd30      	pop	{r4, r5, pc}
 8008152:	bf00      	nop
 8008154:	811c9dc5 	.word	0x811c9dc5
 8008158:	01000193 	.word	0x01000193
 800815c:	16b1d373 	.word	0x16b1d373
 8008160:	de5fbfe8 	.word	0xde5fbfe8
 8008164:	0800adcc 	.word	0x0800adcc
 8008168:	08009d14 	.word	0x08009d14
 800816c:	0800ae70 	.word	0x0800ae70
 8008170:	0800ae8c 	.word	0x0800ae8c
 8008174:	0800aea8 	.word	0x0800aea8
 8008178:	0800ae90 	.word	0x0800ae90
 800817c:	0800aeac 	.word	0x0800aeac
 8008180:	0800aec8 	.word	0x0800aec8

08008184 <AppHandler_CaptureBinary>:

extern "C" bool AppHandler_CaptureBinary( char* data, size_t len )
{
    return true;
}
 8008184:	2001      	movs	r0, #1
 8008186:	4770      	bx	lr

08008188 <_ZN11export_data7compareEPKvS1_>:
        size_t      len_;
    } node_[NUM_MAX_EXPORT_BINARY];
    size_t     size_ = 0;
    static int compare( void const* a, void const* b )
    {
        return reinterpret_cast<node const*>( a )->id_
 8008188:	6800      	ldr	r0, [r0, #0]
               - reinterpret_cast<node const*>( b )->id_;
 800818a:	680b      	ldr	r3, [r1, #0]
    }
 800818c:	1ac0      	subs	r0, r0, r3
 800818e:	4770      	bx	lr

08008190 <_ZL14stringToTokensPcPS_j>:
}

int stringToTokens( char* str, char* argv[], size_t argv_len )
{
    // Consume all initial spaces
    while ( *str == ' ' )
 8008190:	7803      	ldrb	r3, [r0, #0]
 8008192:	2b20      	cmp	r3, #32
 8008194:	d101      	bne.n	800819a <_ZL14stringToTokensPcPS_j+0xa>
        ++str;
 8008196:	3001      	adds	r0, #1
}

int stringToTokens( char* str, char* argv[], size_t argv_len )
{
    // Consume all initial spaces
    while ( *str == ' ' )
 8008198:	e7fa      	b.n	8008190 <_ZL14stringToTokensPcPS_j>
        ++str;

    // Ignore space-only string.
    if ( *str == 0 )
 800819a:	b1eb      	cbz	r3, 80081d8 <_ZL14stringToTokensPcPS_j+0x48>

    API_Log( "warning: failed to process binary data\n" );
}

int stringToTokens( char* str, char* argv[], size_t argv_len )
{
 800819c:	b470      	push	{r4, r5, r6}
 800819e:	4603      	mov	r3, r0
 80081a0:	2400      	movs	r4, #0
 80081a2:	e001      	b.n	80081a8 <_ZL14stringToTokensPcPS_j+0x18>

        argv[num_token++] = str;
        if ( *head == 0 )
            break;

        for ( *head = 0; *++head == ' '; ) { }
 80081a4:	4603      	mov	r3, r0
        if ( *head != ' ' && *head != '\0' ) {
            ++head;
            continue;
        }

        argv[num_token++] = str;
 80081a6:	4634      	mov	r4, r6
        return 0;

    int   num_token = 0;
    char* head      = str;

    for ( ; num_token < (int)argv_len; ) {
 80081a8:	4294      	cmp	r4, r2
 80081aa:	da17      	bge.n	80081dc <_ZL14stringToTokensPcPS_j+0x4c>
        if ( *head != ' ' && *head != '\0' ) {
 80081ac:	781d      	ldrb	r5, [r3, #0]
 80081ae:	2d20      	cmp	r5, #32
 80081b0:	d002      	beq.n	80081b8 <_ZL14stringToTokensPcPS_j+0x28>
 80081b2:	b10d      	cbz	r5, 80081b8 <_ZL14stringToTokensPcPS_j+0x28>
            ++head;
 80081b4:	3301      	adds	r3, #1
            continue;
 80081b6:	e7f7      	b.n	80081a8 <_ZL14stringToTokensPcPS_j+0x18>
        }

        argv[num_token++] = str;
 80081b8:	1c66      	adds	r6, r4, #1
 80081ba:	f841 0024 	str.w	r0, [r1, r4, lsl #2]
        if ( *head == 0 )
 80081be:	781d      	ldrb	r5, [r3, #0]
 80081c0:	b175      	cbz	r5, 80081e0 <_ZL14stringToTokensPcPS_j+0x50>
            break;

        for ( *head = 0; *++head == ' '; ) { }
 80081c2:	2000      	movs	r0, #0
 80081c4:	7018      	strb	r0, [r3, #0]
 80081c6:	4618      	mov	r0, r3
 80081c8:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 80081cc:	2b20      	cmp	r3, #32
 80081ce:	d0fb      	beq.n	80081c8 <_ZL14stringToTokensPcPS_j+0x38>

        if ( *head == 0 )
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d1e7      	bne.n	80081a4 <_ZL14stringToTokensPcPS_j+0x14>
        if ( *head != ' ' && *head != '\0' ) {
            ++head;
            continue;
        }

        argv[num_token++] = str;
 80081d4:	4630      	mov	r0, r6
 80081d6:	e004      	b.n	80081e2 <_ZL14stringToTokensPcPS_j+0x52>
    while ( *str == ' ' )
        ++str;

    // Ignore space-only string.
    if ( *str == 0 )
        return 0;
 80081d8:	2000      	movs	r0, #0

        str = head; // Non-space character pos
    }

    return num_token;
}
 80081da:	4770      	bx	lr
 80081dc:	4620      	mov	r0, r4
 80081de:	e000      	b.n	80081e2 <_ZL14stringToTokensPcPS_j+0x52>
        if ( *head != ' ' && *head != '\0' ) {
            ++head;
            continue;
        }

        argv[num_token++] = str;
 80081e0:	4630      	mov	r0, r6

        str = head; // Non-space character pos
    }

    return num_token;
}
 80081e2:	bc70      	pop	{r4, r5, r6}
 80081e4:	4770      	bx	lr
 80081e6:	bf00      	nop

080081e8 <_ZL17flushTransmitDatav>:
    memcpy( s_hostTrBuf + s_hostTrBufHead - len, d, len );
    --s_writingTask;
}

void flushTransmitData()
{
 80081e8:	b538      	push	{r3, r4, r5, lr}
    if ( s_hostTrBufHead == 0 )
 80081ea:	4b0f      	ldr	r3, [pc, #60]	; (8008228 <_ZL17flushTransmitDatav+0x40>)
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	b1d3      	cbz	r3, 8008226 <_ZL17flushTransmitDatav+0x3e>
        return;

    // Wait for all async write process done
    while ( s_writingTask > 0 )
 80081f0:	4b0e      	ldr	r3, [pc, #56]	; (800822c <_ZL17flushTransmitDatav+0x44>)
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	dd08      	ble.n	800820a <_ZL17flushTransmitDatav+0x22>
        taskYIELD();
 80081f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80081fc:	4b0c      	ldr	r3, [pc, #48]	; (8008230 <_ZL17flushTransmitDatav+0x48>)
 80081fe:	601a      	str	r2, [r3, #0]
 8008200:	f3bf 8f4f 	dsb	sy
 8008204:	f3bf 8f6f 	isb	sy
{
    if ( s_hostTrBufHead == 0 )
        return;

    // Wait for all async write process done
    while ( s_writingTask > 0 )
 8008208:	e7f2      	b.n	80081f0 <_ZL17flushTransmitDatav+0x8>
        taskYIELD();

    s_bFlushing = true;
 800820a:	4c0a      	ldr	r4, [pc, #40]	; (8008234 <_ZL17flushTransmitDatav+0x4c>)
 800820c:	2301      	movs	r3, #1
 800820e:	7023      	strb	r3, [r4, #0]
    td_write( gHostConnection, s_hostTrBuf, s_hostTrBufHead );
 8008210:	4b09      	ldr	r3, [pc, #36]	; (8008238 <_ZL17flushTransmitDatav+0x50>)
 8008212:	6818      	ldr	r0, [r3, #0]
 8008214:	4d04      	ldr	r5, [pc, #16]	; (8008228 <_ZL17flushTransmitDatav+0x40>)
}

//! Write data into the transceiver
static inline transceiver_result_t td_write( transceiver_handle_t desc, char* buf, size_t wrcnt )
{
    transceiver_vtable_t const* td = ( (tr_desc_t__)desc )->vt_;
 8008216:	6803      	ldr	r3, [r0, #0]
    return td->write( (void*)desc, buf, wrcnt );
 8008218:	685b      	ldr	r3, [r3, #4]
 800821a:	682a      	ldr	r2, [r5, #0]
 800821c:	4907      	ldr	r1, [pc, #28]	; (800823c <_ZL17flushTransmitDatav+0x54>)
 800821e:	4798      	blx	r3
    s_hostTrBufHead = 0;
 8008220:	2300      	movs	r3, #0
 8008222:	602b      	str	r3, [r5, #0]
    s_bFlushing     = false;
 8008224:	7023      	strb	r3, [r4, #0]
 8008226:	bd38      	pop	{r3, r4, r5, pc}
 8008228:	200041b0 	.word	0x200041b0
 800822c:	200051b4 	.word	0x200051b4
 8008230:	e000ed04 	.word	0xe000ed04
 8008234:	2000418c 	.word	0x2000418c
 8008238:	20006808 	.word	0x20006808
 800823c:	200041b4 	.word	0x200041b4

08008240 <_Z41__static_initialization_and_destruction_0ii>:
}
 8008240:	2801      	cmp	r0, #1
 8008242:	d107      	bne.n	8008254 <_Z41__static_initialization_and_destruction_0ii+0x14>
 8008244:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008248:	4299      	cmp	r1, r3
 800824a:	d103      	bne.n	8008254 <_Z41__static_initialization_and_destruction_0ii+0x14>
void API_SendHostRaw( void const* data, size_t len )
{
    apndToHostBuf( data, len );
}

static struct export_data {
 800824c:	2200      	movs	r2, #0
 800824e:	4b02      	ldr	r3, [pc, #8]	; (8008258 <_Z41__static_initialization_and_destruction_0ii+0x18>)
 8008250:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
 8008254:	4770      	bx	lr
 8008256:	bf00      	nop
 8008258:	200051b8 	.word	0x200051b8

0800825c <_ZZL16stringCmdHandlerPcjENUlPvE_4_FUNES0_>:
        ti.init  = API_GetTime_us();
        ti.cnt   = 0;
        ti.num   = num;
        ti.delay = delay;

        auto timer_cb = []( void* beg ) {
 800825c:	b538      	push	{r3, r4, r5, lr}
 800825e:	4604      	mov	r4, r0
            auto&    t       = *(TI*)beg;
            uint64_t init    = t.init;
 8008260:	6805      	ldr	r5, [r0, #0]
            uint64_t now     = API_GetTime_us();
 8008262:	f7ff f8d9 	bl	8007418 <API_GetTime_us>
            int      elapsed = now - init;
 8008266:	1b42      	subs	r2, r0, r5

            API_Logf(
                "<%3d> %d us (error %d us)\n",
                t.cnt,
                elapsed,
                elapsed - ( t.delay * ( t.cnt + 1 ) ) );
 8008268:	6923      	ldr	r3, [r4, #16]
 800826a:	68a1      	ldr	r1, [r4, #8]
 800826c:	fb01 3303 	mla	r3, r1, r3, r3
 8008270:	1ad3      	subs	r3, r2, r3
 8008272:	4803      	ldr	r0, [pc, #12]	; (8008280 <_ZZL16stringCmdHandlerPcjENUlPvE_4_FUNES0_+0x24>)
 8008274:	f7ff fe7e 	bl	8007f74 <API_Logf>

            t.cnt++;
 8008278:	68a3      	ldr	r3, [r4, #8]
 800827a:	3301      	adds	r3, #1
 800827c:	60a3      	str	r3, [r4, #8]
 800827e:	bd38      	pop	{r3, r4, r5, pc}
 8008280:	0800af00 	.word	0x0800af00

08008284 <_ZL12readHostConnPvj>:
}

/////////////////////////////////////////////////////////////////////////////
// Utility defs
bool readHostConn( void* dst, size_t len )
{
 8008284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008286:	4606      	mov	r6, r0
 8008288:	460d      	mov	r5, r1
    size_t numRetries = 5;
 800828a:	2705      	movs	r7, #5
    for ( ; numRetries; ) {
 800828c:	b1cf      	cbz	r7, 80082c2 <_ZL12readHostConnPvj+0x3e>
        // Flush transmit data before try read
        flushTransmitData();
 800828e:	f7ff ffab 	bl	80081e8 <_ZL17flushTransmitDatav>

        auto result = td_read( gHostConnection, (char*)dst, len );
 8008292:	4b0d      	ldr	r3, [pc, #52]	; (80082c8 <_ZL12readHostConnPvj+0x44>)
 8008294:	6818      	ldr	r0, [r3, #0]
typedef intptr_t transceiver_handle_t;

//! Read data from the transceiver.
static inline transceiver_result_t td_read( transceiver_handle_t desc, char* buf, size_t rdcnt )
{
    transceiver_vtable_t const* td = ( (tr_desc_t__)desc )->vt_;
 8008296:	6803      	ldr	r3, [r0, #0]
    return td->read( (void*)desc, buf, rdcnt );
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	462a      	mov	r2, r5
 800829c:	4631      	mov	r1, r6
 800829e:	4798      	blx	r3

        // If there's nothing to read, sleep for 1 cycle
        if ( result == 0 ) {
 80082a0:	4604      	mov	r4, r0
 80082a2:	b918      	cbnz	r0, 80082ac <_ZL12readHostConnPvj+0x28>
            vTaskDelay( 1 );
 80082a4:	2001      	movs	r0, #1
 80082a6:	f7fc fb35 	bl	8004914 <vTaskDelay>
            continue;
 80082aa:	e7ef      	b.n	800828c <_ZL12readHostConnPvj+0x8>
        }
        else if ( result < 0 ) {
 80082ac:	2800      	cmp	r0, #0
 80082ae:	da03      	bge.n	80082b8 <_ZL12readHostConnPvj+0x34>
            vTaskDelay( pdMS_TO_TICKS( 10 ) );
 80082b0:	200a      	movs	r0, #10
 80082b2:	f7fc fb2f 	bl	8004914 <vTaskDelay>
            --numRetries;
 80082b6:	3f01      	subs	r7, #1
        }

        len -= result;
        dst = (char*)dst + result;
 80082b8:	4426      	add	r6, r4

        if ( len == 0 ) {
 80082ba:	1b2d      	subs	r5, r5, r4
 80082bc:	d1e6      	bne.n	800828c <_ZL12readHostConnPvj+0x8>
            return true;
 80082be:	2001      	movs	r0, #1
 80082c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        }
    }
    return false;
 80082c2:	2000      	movs	r0, #0
}
 80082c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082c6:	bf00      	nop
 80082c8:	20006808 	.word	0x20006808

080082cc <_ZL13apndToHostBufPKvj>:

    return num_token;
}

void apndToHostBuf( void const* d, size_t len )
{
 80082cc:	b570      	push	{r4, r5, r6, lr}
 80082ce:	4606      	mov	r6, r0
 80082d0:	460d      	mov	r5, r1
    uassert( s_hostTrBufHead + len < sizeof( s_hostTrBuf ) );
 80082d2:	4b14      	ldr	r3, [pc, #80]	; (8008324 <_ZL13apndToHostBufPKvj+0x58>)
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	440b      	add	r3, r1
 80082d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80082dc:	d306      	bcc.n	80082ec <_ZL13apndToHostBufPKvj+0x20>
 80082de:	4b12      	ldr	r3, [pc, #72]	; (8008328 <_ZL13apndToHostBufPKvj+0x5c>)
 80082e0:	4a12      	ldr	r2, [pc, #72]	; (800832c <_ZL13apndToHostBufPKvj+0x60>)
 80082e2:	f44f 71b4 	mov.w	r1, #360	; 0x168
 80082e6:	4812      	ldr	r0, [pc, #72]	; (8008330 <_ZL13apndToHostBufPKvj+0x64>)
 80082e8:	f000 fa0a 	bl	8008700 <__assert_func>

    while ( s_bFlushing )
 80082ec:	4b11      	ldr	r3, [pc, #68]	; (8008334 <_ZL13apndToHostBufPKvj+0x68>)
 80082ee:	781b      	ldrb	r3, [r3, #0]
 80082f0:	f013 0fff 	tst.w	r3, #255	; 0xff
 80082f4:	d003      	beq.n	80082fe <_ZL13apndToHostBufPKvj+0x32>
        vTaskDelay( 1 );
 80082f6:	2001      	movs	r0, #1
 80082f8:	f7fc fb0c 	bl	8004914 <vTaskDelay>

void apndToHostBuf( void const* d, size_t len )
{
    uassert( s_hostTrBufHead + len < sizeof( s_hostTrBuf ) );

    while ( s_bFlushing )
 80082fc:	e7f6      	b.n	80082ec <_ZL13apndToHostBufPKvj+0x20>
        vTaskDelay( 1 );

    ++s_writingTask;
 80082fe:	4c0e      	ldr	r4, [pc, #56]	; (8008338 <_ZL13apndToHostBufPKvj+0x6c>)
 8008300:	6823      	ldr	r3, [r4, #0]
 8008302:	3301      	adds	r3, #1
 8008304:	6023      	str	r3, [r4, #0]
    s_hostTrBufHead += len;
 8008306:	4a07      	ldr	r2, [pc, #28]	; (8008324 <_ZL13apndToHostBufPKvj+0x58>)
 8008308:	6813      	ldr	r3, [r2, #0]
 800830a:	18e9      	adds	r1, r5, r3
 800830c:	6011      	str	r1, [r2, #0]
    memcpy( s_hostTrBuf + s_hostTrBufHead - len, d, len );
 800830e:	462a      	mov	r2, r5
 8008310:	4631      	mov	r1, r6
 8008312:	480a      	ldr	r0, [pc, #40]	; (800833c <_ZL13apndToHostBufPKvj+0x70>)
 8008314:	4418      	add	r0, r3
 8008316:	f000 fa6b 	bl	80087f0 <memcpy>
    --s_writingTask;
 800831a:	6823      	ldr	r3, [r4, #0]
 800831c:	3b01      	subs	r3, #1
 800831e:	6023      	str	r3, [r4, #0]
 8008320:	bd70      	pop	{r4, r5, r6, pc}
 8008322:	bf00      	nop
 8008324:	200041b0 	.word	0x200041b0
 8008328:	0800af1c 	.word	0x0800af1c
 800832c:	0800aed8 	.word	0x0800aed8
 8008330:	0800af4c 	.word	0x0800af4c
 8008334:	2000418c 	.word	0x2000418c
 8008338:	200051b4 	.word	0x200051b4
 800833c:	200041b4 	.word	0x200041b4

08008340 <AppProc_HostIO>:
static bool readHostConn( void* dst, size_t len );

/////////////////////////////////////////////////////////////////////////////
// Primary Procedure
extern "C" _Noreturn void AppProc_HostIO( void* nouse_ )
{
 8008340:	b580      	push	{r7, lr}
 8008342:	b082      	sub	sp, #8
 8008344:	af00      	add	r7, sp, #0
        if ( readHostConn( buf, len ) == false )
            continue;

        // Call command procedure
        ( PACKET_IS_STR( packet ) ? stringCmdHandler : binaryCmdHandler )( buf, len );
    }
 8008346:	466c      	mov	r4, sp
{
    packetinfo_t packet;

    for ( ;; ) {
        // Check if read data has valid protocol.
        if ( readHostConn( &packet, PACKET_SIZE ) == false )
 8008348:	2104      	movs	r1, #4
 800834a:	1878      	adds	r0, r7, r1
 800834c:	f7ff ff9a 	bl	8008284 <_ZL12readHostConnPvj>
 8008350:	b1f8      	cbz	r0, 8008392 <AppProc_HostIO+0x52>
            continue;

        // Check packet validity
        // If any data was delivered in bad condition, it'll consume all pending bytes.
        if ( PACKET_IS_PACKET( packet ) == false )
 8008352:	6879      	ldr	r1, [r7, #4]
 8008354:	f001 437f 	and.w	r3, r1, #4278190080	; 0xff000000
 8008358:	f1b3 4f68 	cmp.w	r3, #3892314112	; 0xe8000000
 800835c:	d119      	bne.n	8008392 <AppProc_HostIO+0x52>
            continue;

        // Should be aware of maximum stack depth!
        // Packet size must be less than 2kByte at once
        // Allocate packet receive memory using VLA
        auto len = PACKET_LENGTH( packet );
 800835e:	f3c1 0516 	ubfx	r5, r1, #0, #23
        char buf[len + 1];
 8008362:	f105 0308 	add.w	r3, r5, #8
 8008366:	f023 0307 	bic.w	r3, r3, #7
 800836a:	ebad 0d03 	sub.w	sp, sp, r3
 800836e:	466e      	mov	r6, sp
        if ( readHostConn( buf, len ) == false )
 8008370:	4629      	mov	r1, r5
 8008372:	4668      	mov	r0, sp
 8008374:	f7ff ff86 	bl	8008284 <_ZL12readHostConnPvj>
 8008378:	b158      	cbz	r0, 8008392 <AppProc_HostIO+0x52>
            continue;

        // Call command procedure
        ( PACKET_IS_STR( packet ) ? stringCmdHandler : binaryCmdHandler )( buf, len );
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8008380:	d001      	beq.n	8008386 <AppProc_HostIO+0x46>
 8008382:	4b05      	ldr	r3, [pc, #20]	; (8008398 <AppProc_HostIO+0x58>)
 8008384:	e000      	b.n	8008388 <AppProc_HostIO+0x48>
 8008386:	4b05      	ldr	r3, [pc, #20]	; (800839c <AppProc_HostIO+0x5c>)
 8008388:	4629      	mov	r1, r5
 800838a:	4630      	mov	r0, r6
 800838c:	4798      	blx	r3
 800838e:	46a5      	mov	sp, r4
 8008390:	e7d9      	b.n	8008346 <AppProc_HostIO+0x6>
    packetinfo_t packet;

    for ( ;; ) {
        // Check if read data has valid protocol.
        if ( readHostConn( &packet, PACKET_SIZE ) == false )
            continue;
 8008392:	46a5      	mov	sp, r4
 8008394:	e7d7      	b.n	8008346 <AppProc_HostIO+0x6>
 8008396:	bf00      	nop
 8008398:	080084dd 	.word	0x080084dd
 800839c:	08008681 	.word	0x08008681

080083a0 <API_SendHostBinary>:

/////////////////////////////////////////////////////////////////////////////
// Global function defs
extern "C" {
void API_SendHostBinary( void const* data, size_t len )
{
 80083a0:	b530      	push	{r4, r5, lr}
 80083a2:	b083      	sub	sp, #12
 80083a4:	4605      	mov	r5, r0
 80083a6:	460c      	mov	r4, r1
    packetinfo_t packet = PACKET_MAKE( false, len );
 80083a8:	f3c1 0316 	ubfx	r3, r1, #0, #23
 80083ac:	f043 4368 	orr.w	r3, r3, #3892314112	; 0xe8000000
 80083b0:	a802      	add	r0, sp, #8
 80083b2:	f840 3d04 	str.w	r3, [r0, #-4]!
    apndToHostBuf( &packet, sizeof packet );
 80083b6:	2104      	movs	r1, #4
 80083b8:	f7ff ff88 	bl	80082cc <_ZL13apndToHostBufPKvj>
    apndToHostBuf( data, len );
 80083bc:	4621      	mov	r1, r4
 80083be:	4628      	mov	r0, r5
 80083c0:	f7ff ff84 	bl	80082cc <_ZL13apndToHostBufPKvj>
}
 80083c4:	b003      	add	sp, #12
 80083c6:	bd30      	pop	{r4, r5, pc}

080083c8 <API_SendHostString>:
        API_SendHostRaw( data[i], len[i] );
    portEXIT_CRITICAL();
}

void API_SendHostString( void const* data, size_t len )
{
 80083c8:	b530      	push	{r4, r5, lr}
 80083ca:	b083      	sub	sp, #12
 80083cc:	4605      	mov	r5, r0
 80083ce:	460c      	mov	r4, r1
    packetinfo_t packet = PACKET_MAKE( true, len );
 80083d0:	f3c1 0316 	ubfx	r3, r1, #0, #23
 80083d4:	f043 4368 	orr.w	r3, r3, #3892314112	; 0xe8000000
 80083d8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80083dc:	a802      	add	r0, sp, #8
 80083de:	f840 3d04 	str.w	r3, [r0, #-4]!
    apndToHostBuf( &packet, sizeof packet );
 80083e2:	2104      	movs	r1, #4
 80083e4:	f7ff ff72 	bl	80082cc <_ZL13apndToHostBufPKvj>
    apndToHostBuf( data, len );
 80083e8:	4621      	mov	r1, r4
 80083ea:	4628      	mov	r0, r5
 80083ec:	f7ff ff6e 	bl	80082cc <_ZL13apndToHostBufPKvj>
}
 80083f0:	b003      	add	sp, #12
 80083f2:	bd30      	pop	{r4, r5, pc}

080083f4 <API_SendHostRaw>:

void API_SendHostRaw( void const* data, size_t len )
{
 80083f4:	b508      	push	{r3, lr}
    apndToHostBuf( data, len );
 80083f6:	f7ff ff69 	bl	80082cc <_ZL13apndToHostBufPKvj>
 80083fa:	bd08      	pop	{r3, pc}

080083fc <API_SendHostBinaries>:
    apndToHostBuf( &packet, sizeof packet );
    apndToHostBuf( data, len );
}

void API_SendHostBinaries( void const* const data[], size_t const len[], size_t cnt )
{
 80083fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80083fe:	b083      	sub	sp, #12
 8008400:	4607      	mov	r7, r0
 8008402:	460e      	mov	r6, r1
 8008404:	4615      	mov	r5, r2
    size_t sum = 0;
 8008406:	2400      	movs	r4, #0
    for ( size_t i = 0; i < cnt; i++ )
 8008408:	4623      	mov	r3, r4
 800840a:	42ab      	cmp	r3, r5
 800840c:	d204      	bcs.n	8008418 <API_SendHostBinaries+0x1c>
        sum += len[i];
 800840e:	f856 2023 	ldr.w	r2, [r6, r3, lsl #2]
 8008412:	4414      	add	r4, r2
}

void API_SendHostBinaries( void const* const data[], size_t const len[], size_t cnt )
{
    size_t sum = 0;
    for ( size_t i = 0; i < cnt; i++ )
 8008414:	3301      	adds	r3, #1
 8008416:	e7f8      	b.n	800840a <API_SendHostBinaries+0xe>
        sum += len[i];

    portENTER_CRITICAL();
 8008418:	f7fd f98c 	bl	8005734 <vPortEnterCritical>
    packetinfo_t p = PACKET_MAKE( 0, sum );
 800841c:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8008420:	f044 4468 	orr.w	r4, r4, #3892314112	; 0xe8000000
 8008424:	a802      	add	r0, sp, #8
 8008426:	f840 4d04 	str.w	r4, [r0, #-4]!
    API_SendHostRaw( &p, sizeof( p ) );
 800842a:	2104      	movs	r1, #4
 800842c:	f7ff ffe2 	bl	80083f4 <API_SendHostRaw>
    for ( size_t i = 0; i < cnt; i++ )
 8008430:	2400      	movs	r4, #0
 8008432:	42ac      	cmp	r4, r5
 8008434:	d207      	bcs.n	8008446 <API_SendHostBinaries+0x4a>
        API_SendHostRaw( data[i], len[i] );
 8008436:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
 800843a:	f857 0024 	ldr.w	r0, [r7, r4, lsl #2]
 800843e:	f7ff ffd9 	bl	80083f4 <API_SendHostRaw>
        sum += len[i];

    portENTER_CRITICAL();
    packetinfo_t p = PACKET_MAKE( 0, sum );
    API_SendHostRaw( &p, sizeof( p ) );
    for ( size_t i = 0; i < cnt; i++ )
 8008442:	3401      	adds	r4, #1
 8008444:	e7f5      	b.n	8008432 <API_SendHostBinaries+0x36>
        API_SendHostRaw( data[i], len[i] );
    portEXIT_CRITICAL();
 8008446:	f7fd f997 	bl	8005778 <vPortExitCritical>
}
 800844a:	b003      	add	sp, #12
 800844c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800844e:	bf00      	nop

08008450 <_ZL10ProcessGetPKc>:
    }
}
}

static void ProcessGet( char const* name )
{
 8008450:	b570      	push	{r4, r5, r6, lr}
 8008452:	b08e      	sub	sp, #56	; 0x38
 8008454:	4604      	mov	r4, r0
    return ( str[0] == '\0' ) ? value : fnv1a_64( &str[1], ( value ^ uint64_t( str[0] ) ) * prime_64_const );
}

inline const uint32_t fnv1a_32( const void* key )
{
    const char* data  = (char*)key;
 8008456:	4602      	mov	r2, r0
    uint32_t    hash  = 0x811c9dc5;
 8008458:	4b1b      	ldr	r3, [pc, #108]	; (80084c8 <_ZL10ProcessGetPKc+0x78>)
    uint32_t    prime = 0x1000193;

    for ( ; *data; ++data ) {
 800845a:	7811      	ldrb	r1, [r2, #0]
 800845c:	b129      	cbz	r1, 800846a <_ZL10ProcessGetPKc+0x1a>
        hash = hash ^ *data;
 800845e:	404b      	eors	r3, r1
        hash *= prime;
 8008460:	491a      	ldr	r1, [pc, #104]	; (80084cc <_ZL10ProcessGetPKc+0x7c>)
 8008462:	fb01 f303 	mul.w	r3, r1, r3
{
    const char* data  = (char*)key;
    uint32_t    hash  = 0x811c9dc5;
    uint32_t    prime = 0x1000193;

    for ( ; *data; ++data ) {
 8008466:	3201      	adds	r2, #1
 8008468:	e7f7      	b.n	800845a <_ZL10ProcessGetPKc+0xa>
    // Find ref
    auto id       = upp::hash::fnv1a_32( name );
 800846a:	a90e      	add	r1, sp, #56	; 0x38
 800846c:	f841 3d04 	str.w	r3, [r1, #-4]!
    using ed      = export_data::node;
    ed* const arr = s_xd.node_;

    auto idx = lowerbound( arr, &id, sizeof( ed ), s_xd.size_, export_data::compare );
 8008470:	4d17      	ldr	r5, [pc, #92]	; (80084d0 <_ZL10ProcessGetPKc+0x80>)
 8008472:	4b18      	ldr	r3, [pc, #96]	; (80084d4 <_ZL10ProcessGetPKc+0x84>)
 8008474:	9300      	str	r3, [sp, #0]
 8008476:	f8d5 31e0 	ldr.w	r3, [r5, #480]	; 0x1e0
 800847a:	220c      	movs	r2, #12
 800847c:	4628      	mov	r0, r5
 800847e:	f7fe fded 	bl	800705c <lowerbound>
    auto at  = arr + idx;
 8008482:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8008486:	0080      	lsls	r0, r0, #2
 8008488:	182e      	adds	r6, r5, r0

    if ( at->id_ != id ) {
 800848a:	582a      	ldr	r2, [r5, r0]
 800848c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800848e:	429a      	cmp	r2, r3
 8008490:	d004      	beq.n	800849c <_ZL10ProcessGetPKc+0x4c>
        API_Logf( "Given name %s is not exported data name\n", name );
 8008492:	4621      	mov	r1, r4
 8008494:	4810      	ldr	r0, [pc, #64]	; (80084d8 <_ZL10ProcessGetPKc+0x88>)
 8008496:	f7ff fd6d 	bl	8007f74 <API_Logf>
 800849a:	e013      	b.n	80084c4 <_ZL10ProcessGetPKc+0x74>
        return;
    }

    FGetDesc d;
    d.Length = at->len_;
 800849c:	68b3      	ldr	r3, [r6, #8]
 800849e:	930c      	str	r3, [sp, #48]	; 0x30
    strncpy( d.TAG, name, SCANNER_NUM_GET_TAG_LENGTH );
 80084a0:	ad07      	add	r5, sp, #28
 80084a2:	2214      	movs	r2, #20
 80084a4:	4621      	mov	r1, r4
 80084a6:	4628      	mov	r0, r5
 80084a8:	f000 fd78 	bl	8008f9c <strncpy>

    void const* dat[] = { &d, at->mem_ };
 80084ac:	9505      	str	r5, [sp, #20]
 80084ae:	6873      	ldr	r3, [r6, #4]
 80084b0:	9306      	str	r3, [sp, #24]
    size_t      len[] = { sizeof d, at->len_ };
 80084b2:	2318      	movs	r3, #24
 80084b4:	9303      	str	r3, [sp, #12]
 80084b6:	68b3      	ldr	r3, [r6, #8]
 80084b8:	9304      	str	r3, [sp, #16]

    API_SendHostBinaries( dat, len, 2 );
 80084ba:	2202      	movs	r2, #2
 80084bc:	a903      	add	r1, sp, #12
 80084be:	a805      	add	r0, sp, #20
 80084c0:	f7ff ff9c 	bl	80083fc <API_SendHostBinaries>
}
 80084c4:	b00e      	add	sp, #56	; 0x38
 80084c6:	bd70      	pop	{r4, r5, r6, pc}
 80084c8:	811c9dc5 	.word	0x811c9dc5
 80084cc:	01000193 	.word	0x01000193
 80084d0:	200051b8 	.word	0x200051b8
 80084d4:	08008189 	.word	0x08008189
 80084d8:	0800af68 	.word	0x0800af68

080084dc <_ZL16stringCmdHandlerPcj>:

/////////////////////////////////////////////////////////////////////////////
//

void stringCmdHandler( char* str, size_t len )
{
 80084dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084e0:	b09d      	sub	sp, #116	; 0x74
    // Append last byte as null ch
    str[len + 1] = '\0';
 80084e2:	3101      	adds	r1, #1
 80084e4:	2200      	movs	r2, #0
 80084e6:	5442      	strb	r2, [r0, r1]

    // Make tokens from string ... Maximum token = 16
    char* argv[16];
    int   argc = stringToTokens( str, argv, sizeof( argv ) / sizeof( *argv ) );
 80084e8:	2210      	movs	r2, #16
 80084ea:	a903      	add	r1, sp, #12
 80084ec:	f7ff fe50 	bl	8008190 <_ZL14stringToTokensPcPS_j>

    if ( argc == 0 )
 80084f0:	2800      	cmp	r0, #0
 80084f2:	f000 80a6 	beq.w	8008642 <_ZL16stringCmdHandlerPcj+0x166>
 80084f6:	4604      	mov	r4, r0
        return;

#define STRCASE( v ) upp::hash::fnv1a_32_const( v )

    switch ( upp::hash::fnv1a_32( argv[0] ) ) {
 80084f8:	9a03      	ldr	r2, [sp, #12]
}

inline const uint32_t fnv1a_32( const void* key )
{
    const char* data  = (char*)key;
    uint32_t    hash  = 0x811c9dc5;
 80084fa:	4b53      	ldr	r3, [pc, #332]	; (8008648 <_ZL16stringCmdHandlerPcj+0x16c>)
    uint32_t    prime = 0x1000193;

    for ( ; *data; ++data ) {
 80084fc:	7811      	ldrb	r1, [r2, #0]
 80084fe:	b129      	cbz	r1, 800850c <_ZL16stringCmdHandlerPcj+0x30>
        hash = hash ^ *data;
 8008500:	404b      	eors	r3, r1
        hash *= prime;
 8008502:	4952      	ldr	r1, [pc, #328]	; (800864c <_ZL16stringCmdHandlerPcj+0x170>)
 8008504:	fb01 f303 	mul.w	r3, r1, r3
{
    const char* data  = (char*)key;
    uint32_t    hash  = 0x811c9dc5;
    uint32_t    prime = 0x1000193;

    for ( ; *data; ++data ) {
 8008508:	3201      	adds	r2, #1
 800850a:	e7f7      	b.n	80084fc <_ZL16stringCmdHandlerPcj+0x20>
 800850c:	4a50      	ldr	r2, [pc, #320]	; (8008650 <_ZL16stringCmdHandlerPcj+0x174>)
 800850e:	4293      	cmp	r3, r2
 8008510:	d07a      	beq.n	8008608 <_ZL16stringCmdHandlerPcj+0x12c>
 8008512:	d80b      	bhi.n	800852c <_ZL16stringCmdHandlerPcj+0x50>
 8008514:	4a4f      	ldr	r2, [pc, #316]	; (8008654 <_ZL16stringCmdHandlerPcj+0x178>)
 8008516:	4293      	cmp	r3, r2
 8008518:	d07a      	beq.n	8008610 <_ZL16stringCmdHandlerPcj+0x134>
 800851a:	f102 52ba 	add.w	r2, r2, #390070272	; 0x17400000
 800851e:	f502 12ee 	add.w	r2, r2, #1949696	; 0x1dc000
 8008522:	f502 725c 	add.w	r2, r2, #880	; 0x370
 8008526:	4293      	cmp	r3, r2
 8008528:	d007      	beq.n	800853a <_ZL16stringCmdHandlerPcj+0x5e>
 800852a:	e08a      	b.n	8008642 <_ZL16stringCmdHandlerPcj+0x166>
 800852c:	4a4a      	ldr	r2, [pc, #296]	; (8008658 <_ZL16stringCmdHandlerPcj+0x17c>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d07e      	beq.n	8008630 <_ZL16stringCmdHandlerPcj+0x154>
 8008532:	4a4a      	ldr	r2, [pc, #296]	; (800865c <_ZL16stringCmdHandlerPcj+0x180>)
 8008534:	4293      	cmp	r3, r2
 8008536:	d070      	beq.n	800861a <_ZL16stringCmdHandlerPcj+0x13e>
 8008538:	e083      	b.n	8008642 <_ZL16stringCmdHandlerPcj+0x166>
        static struct TI {
            uint64_t init;
            int      cnt = 0;
            int      num = 0;
            int      delay;
        } ti;
 800853a:	4b49      	ldr	r3, [pc, #292]	; (8008660 <_ZL16stringCmdHandlerPcj+0x184>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f013 0f01 	tst.w	r3, #1
 8008542:	d106      	bne.n	8008552 <_ZL16stringCmdHandlerPcj+0x76>
    switch ( upp::hash::fnv1a_32( argv[0] ) ) {
    case STRCASE( "env-report" ): {
    } break;

    case STRCASE( "test-timer" ): {
        static struct TI {
 8008544:	4b47      	ldr	r3, [pc, #284]	; (8008664 <_ZL16stringCmdHandlerPcj+0x188>)
 8008546:	2200      	movs	r2, #0
 8008548:	609a      	str	r2, [r3, #8]
 800854a:	60da      	str	r2, [r3, #12]
            uint64_t init;
            int      cnt = 0;
            int      num = 0;
            int      delay;
        } ti;
 800854c:	2201      	movs	r2, #1
 800854e:	4b44      	ldr	r3, [pc, #272]	; (8008660 <_ZL16stringCmdHandlerPcj+0x184>)
 8008550:	601a      	str	r2, [r3, #0]
        int num = 1, delay = 1;

        if ( argc >= 2 )
 8008552:	2c01      	cmp	r4, #1
 8008554:	dd15      	ble.n	8008582 <_ZL16stringCmdHandlerPcj+0xa6>
            num = std::min( NUM_MAX_HWTIMER_NODE, std::max( 1, atoi( argv[1] ) ) );
 8008556:	2328      	movs	r3, #40	; 0x28
 8008558:	9313      	str	r3, [sp, #76]	; 0x4c
 800855a:	2301      	movs	r3, #1
 800855c:	9314      	str	r3, [sp, #80]	; 0x50
 800855e:	9804      	ldr	r0, [sp, #16]
 8008560:	f000 f8ec 	bl	800873c <atoi>
 8008564:	9015      	str	r0, [sp, #84]	; 0x54
    max(const _Tp& __a, const _Tp& __b)
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 8008566:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008568:	4298      	cmp	r0, r3
 800856a:	dd01      	ble.n	8008570 <_ZL16stringCmdHandlerPcj+0x94>
	return __b;
 800856c:	ab15      	add	r3, sp, #84	; 0x54
 800856e:	e000      	b.n	8008572 <_ZL16stringCmdHandlerPcj+0x96>
      return __a;
 8008570:	ab14      	add	r3, sp, #80	; 0x50
    min(const _Tp& __a, const _Tp& __b)
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return __b < __a ? __b : __a;
      if (__b < __a)
 8008572:	6819      	ldr	r1, [r3, #0]
 8008574:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008576:	4291      	cmp	r1, r2
 8008578:	db00      	blt.n	800857c <_ZL16stringCmdHandlerPcj+0xa0>
	return __b;
      return __a;
 800857a:	ab13      	add	r3, sp, #76	; 0x4c
 800857c:	f8d3 a000 	ldr.w	sl, [r3]
 8008580:	e001      	b.n	8008586 <_ZL16stringCmdHandlerPcj+0xaa>
            uint64_t init;
            int      cnt = 0;
            int      num = 0;
            int      delay;
        } ti;
        int num = 1, delay = 1;
 8008582:	f04f 0a01 	mov.w	sl, #1

        if ( argc >= 2 )
            num = std::min( NUM_MAX_HWTIMER_NODE, std::max( 1, atoi( argv[1] ) ) );
        if ( argc >= 3 )
 8008586:	2c02      	cmp	r4, #2
 8008588:	dd0e      	ble.n	80085a8 <_ZL16stringCmdHandlerPcj+0xcc>
            delay = std::max( 100, atoi( argv[2] ) );
 800858a:	2364      	movs	r3, #100	; 0x64
 800858c:	9316      	str	r3, [sp, #88]	; 0x58
 800858e:	9805      	ldr	r0, [sp, #20]
 8008590:	f000 f8d4 	bl	800873c <atoi>
 8008594:	9017      	str	r0, [sp, #92]	; 0x5c
    max(const _Tp& __a, const _Tp& __b)
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 8008596:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008598:	4298      	cmp	r0, r3
 800859a:	dd01      	ble.n	80085a0 <_ZL16stringCmdHandlerPcj+0xc4>
	return __b;
 800859c:	ab17      	add	r3, sp, #92	; 0x5c
 800859e:	e000      	b.n	80085a2 <_ZL16stringCmdHandlerPcj+0xc6>
      return __a;
 80085a0:	ab16      	add	r3, sp, #88	; 0x58
 80085a2:	f8d3 b000 	ldr.w	fp, [r3]
 80085a6:	e001      	b.n	80085ac <_ZL16stringCmdHandlerPcj+0xd0>
            uint64_t init;
            int      cnt = 0;
            int      num = 0;
            int      delay;
        } ti;
        int num = 1, delay = 1;
 80085a8:	f04f 0b01 	mov.w	fp, #1
        if ( argc >= 2 )
            num = std::min( NUM_MAX_HWTIMER_NODE, std::max( 1, atoi( argv[1] ) ) );
        if ( argc >= 3 )
            delay = std::max( 100, atoi( argv[2] ) );

        if ( ti.cnt != ti.num ) {
 80085ac:	4b2d      	ldr	r3, [pc, #180]	; (8008664 <_ZL16stringCmdHandlerPcj+0x188>)
 80085ae:	689a      	ldr	r2, [r3, #8]
 80085b0:	68db      	ldr	r3, [r3, #12]
 80085b2:	429a      	cmp	r2, r3
 80085b4:	d003      	beq.n	80085be <_ZL16stringCmdHandlerPcj+0xe2>
            API_Log( "Yet timer task is running ... \n" );
 80085b6:	482c      	ldr	r0, [pc, #176]	; (8008668 <_ZL16stringCmdHandlerPcj+0x18c>)
 80085b8:	f7ff fcb2 	bl	8007f20 <API_Log>
 80085bc:	e041      	b.n	8008642 <_ZL16stringCmdHandlerPcj+0x166>
            break;
        }
        ti.init  = API_GetTime_us();
 80085be:	f7fe ff2b 	bl	8007418 <API_GetTime_us>
 80085c2:	4b28      	ldr	r3, [pc, #160]	; (8008664 <_ZL16stringCmdHandlerPcj+0x188>)
 80085c4:	e9c3 0100 	strd	r0, r1, [r3]
        ti.cnt   = 0;
 80085c8:	2400      	movs	r4, #0
 80085ca:	609c      	str	r4, [r3, #8]
        ti.num   = num;
 80085cc:	f8c3 a00c 	str.w	sl, [r3, #12]
        ti.delay = delay;
 80085d0:	f8c3 b010 	str.w	fp, [r3, #16]
                elapsed - ( t.delay * ( t.cnt + 1 ) ) );

            t.cnt++;
        };

        for ( int i = 0; i < num; i++ ) {
 80085d4:	45a2      	cmp	sl, r4
 80085d6:	dd34      	ble.n	8008642 <_ZL16stringCmdHandlerPcj+0x166>
            auto correct_delay = delay * ( i + 1 ) - ( API_GetTime_us() - ti.init );
 80085d8:	3401      	adds	r4, #1
 80085da:	fb04 f80b 	mul.w	r8, r4, fp
 80085de:	ea4f 79e8 	mov.w	r9, r8, asr #31
 80085e2:	4d20      	ldr	r5, [pc, #128]	; (8008664 <_ZL16stringCmdHandlerPcj+0x188>)
 80085e4:	e9d5 6700 	ldrd	r6, r7, [r5]
 80085e8:	f7fe ff16 	bl	8007418 <API_GetTime_us>
 80085ec:	1a32      	subs	r2, r6, r0
 80085ee:	eb67 0301 	sbc.w	r3, r7, r1
            API_SetTimer( correct_delay, &ti, timer_cb );
 80085f2:	491e      	ldr	r1, [pc, #120]	; (800866c <_ZL16stringCmdHandlerPcj+0x190>)
 80085f4:	9101      	str	r1, [sp, #4]
 80085f6:	9500      	str	r5, [sp, #0]
 80085f8:	eb12 0208 	adds.w	r2, r2, r8
 80085fc:	eb43 0309 	adc.w	r3, r3, r9
 8008600:	a818      	add	r0, sp, #96	; 0x60
 8008602:	f7ff fa37 	bl	8007a74 <API_SetTimer>
                elapsed - ( t.delay * ( t.cnt + 1 ) ) );

            t.cnt++;
        };

        for ( int i = 0; i < num; i++ ) {
 8008606:	e7e5      	b.n	80085d4 <_ZL16stringCmdHandlerPcj+0xf8>
        }

    } break;

    case STRCASE( "test-input" ): {
        API_Logf( "Hello, world!\n" );
 8008608:	4819      	ldr	r0, [pc, #100]	; (8008670 <_ZL16stringCmdHandlerPcj+0x194>)
 800860a:	f7ff fcb3 	bl	8007f74 <API_Logf>
    } break;
 800860e:	e018      	b.n	8008642 <_ZL16stringCmdHandlerPcj+0x166>

    case STRCASE( "ping" ): {
        API_SendHostBinary( "ping", 4 );
 8008610:	2104      	movs	r1, #4
 8008612:	4818      	ldr	r0, [pc, #96]	; (8008674 <_ZL16stringCmdHandlerPcj+0x198>)
 8008614:	f7ff fec4 	bl	80083a0 <API_SendHostBinary>
    } break;
 8008618:	e013      	b.n	8008642 <_ZL16stringCmdHandlerPcj+0x166>

    case STRCASE( "capture" ): {
        if ( argc == 1 ) {
 800861a:	2c01      	cmp	r4, #1
 800861c:	d103      	bne.n	8008626 <_ZL16stringCmdHandlerPcj+0x14a>
            API_Logf( "error: command 'capture' requires argument.\n" );
 800861e:	4816      	ldr	r0, [pc, #88]	; (8008678 <_ZL16stringCmdHandlerPcj+0x19c>)
 8008620:	f7ff fca8 	bl	8007f74 <API_Logf>
            break;
 8008624:	e00d      	b.n	8008642 <_ZL16stringCmdHandlerPcj+0x166>
        }
        AppHandler_CaptureCommand( argc - 1, argv + 1 );
 8008626:	a904      	add	r1, sp, #16
 8008628:	1e60      	subs	r0, r4, #1
 800862a:	f7ff fccd 	bl	8007fc8 <AppHandler_CaptureCommand>
    } break;
 800862e:	e008      	b.n	8008642 <_ZL16stringCmdHandlerPcj+0x166>

    case STRCASE( "get" ): {
        if ( argc == 1 ) {
 8008630:	2c01      	cmp	r4, #1
 8008632:	d103      	bne.n	800863c <_ZL16stringCmdHandlerPcj+0x160>
            API_Logf( "error: command 'get' requires argument.\n" );
 8008634:	4811      	ldr	r0, [pc, #68]	; (800867c <_ZL16stringCmdHandlerPcj+0x1a0>)
 8008636:	f7ff fc9d 	bl	8007f74 <API_Logf>
            break;
 800863a:	e002      	b.n	8008642 <_ZL16stringCmdHandlerPcj+0x166>
        }
        ProcessGet( argv[1] );
 800863c:	9804      	ldr	r0, [sp, #16]
 800863e:	f7ff ff07 	bl	8008450 <_ZL10ProcessGetPKc>
    } break;
    default:
        break;
    }
}
 8008642:	b01d      	add	sp, #116	; 0x74
 8008644:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008648:	811c9dc5 	.word	0x811c9dc5
 800864c:	01000193 	.word	0x01000193
 8008650:	4eecbbec 	.word	0x4eecbbec
 8008654:	165df089 	.word	0x165df089
 8008658:	540ca757 	.word	0x540ca757
 800865c:	fc9819c1 	.word	0xfc9819c1
 8008660:	20004190 	.word	0x20004190
 8008664:	20004198 	.word	0x20004198
 8008668:	0800afa0 	.word	0x0800afa0
 800866c:	0800825d 	.word	0x0800825d
 8008670:	0800afc0 	.word	0x0800afc0
 8008674:	0800afd0 	.word	0x0800afd0
 8008678:	0800afd8 	.word	0x0800afd8
 800867c:	0800b008 	.word	0x0800b008

08008680 <_ZL16binaryCmdHandlerPcj>:
{
    return false;
}

void binaryCmdHandler( char* data, size_t len )
{
 8008680:	b508      	push	{r3, lr}
    if ( AppHandler_CaptureBinary( data, len ) ) {
 8008682:	f7ff fd7f 	bl	8008184 <AppHandler_CaptureBinary>
 8008686:	b910      	cbnz	r0, 800868e <_ZL16binaryCmdHandlerPcj+0xe>
        return;
    }

    API_Log( "warning: failed to process binary data\n" );
 8008688:	4801      	ldr	r0, [pc, #4]	; (8008690 <_ZL16binaryCmdHandlerPcj+0x10>)
 800868a:	f7ff fc49 	bl	8007f20 <API_Log>
 800868e:	bd08      	pop	{r3, pc}
 8008690:	0800b034 	.word	0x0800b034

08008694 <_GLOBAL__sub_I_AppProc_HostIO>:

    s_bFlushing = true;
    td_write( gHostConnection, s_hostTrBuf, s_hostTrBufHead );
    s_hostTrBufHead = 0;
    s_bFlushing     = false;
}
 8008694:	b508      	push	{r3, lr}
 8008696:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800869a:	2001      	movs	r0, #1
 800869c:	f7ff fdd0 	bl	8008240 <_Z41__static_initialization_and_destruction_0ii>
 80086a0:	bd08      	pop	{r3, pc}
 80086a2:	bf00      	nop

080086a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80086a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80086dc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80086a8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80086aa:	e003      	b.n	80086b4 <LoopCopyDataInit>

080086ac <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80086ac:	4b0c      	ldr	r3, [pc, #48]	; (80086e0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80086ae:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80086b0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80086b2:	3104      	adds	r1, #4

080086b4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80086b4:	480b      	ldr	r0, [pc, #44]	; (80086e4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80086b6:	4b0c      	ldr	r3, [pc, #48]	; (80086e8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80086b8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80086ba:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80086bc:	d3f6      	bcc.n	80086ac <CopyDataInit>
  ldr  r2, =_sbss
 80086be:	4a0b      	ldr	r2, [pc, #44]	; (80086ec <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80086c0:	e002      	b.n	80086c8 <LoopFillZerobss>

080086c2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80086c2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80086c4:	f842 3b04 	str.w	r3, [r2], #4

080086c8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80086c8:	4b09      	ldr	r3, [pc, #36]	; (80086f0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80086ca:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80086cc:	d3f9      	bcc.n	80086c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80086ce:	f7fb fa0b 	bl	8003ae8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80086d2:	f000 f857 	bl	8008784 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80086d6:	f7f8 f947 	bl	8000968 <main>
  bx  lr    
 80086da:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80086dc:	20010000 	.word	0x20010000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 80086e0:	0800b258 	.word	0x0800b258
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80086e4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80086e8:	20000388 	.word	0x20000388
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 80086ec:	20000388 	.word	0x20000388
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80086f0:	20006810 	.word	0x20006810

080086f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80086f4:	e7fe      	b.n	80086f4 <ADC_IRQHandler>

080086f6 <__aeabi_atexit>:
 80086f6:	460b      	mov	r3, r1
 80086f8:	4601      	mov	r1, r0
 80086fa:	4618      	mov	r0, r3
 80086fc:	f000 b822 	b.w	8008744 <__cxa_atexit>

08008700 <__assert_func>:
 8008700:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008702:	461c      	mov	r4, r3
 8008704:	4b09      	ldr	r3, [pc, #36]	; (800872c <__assert_func+0x2c>)
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	4605      	mov	r5, r0
 800870a:	68d8      	ldr	r0, [r3, #12]
 800870c:	b912      	cbnz	r2, 8008714 <__assert_func+0x14>
 800870e:	4b08      	ldr	r3, [pc, #32]	; (8008730 <__assert_func+0x30>)
 8008710:	461a      	mov	r2, r3
 8008712:	e000      	b.n	8008716 <__assert_func+0x16>
 8008714:	4b07      	ldr	r3, [pc, #28]	; (8008734 <__assert_func+0x34>)
 8008716:	9202      	str	r2, [sp, #8]
 8008718:	e88d 000a 	stmia.w	sp, {r1, r3}
 800871c:	4622      	mov	r2, r4
 800871e:	462b      	mov	r3, r5
 8008720:	4905      	ldr	r1, [pc, #20]	; (8008738 <__assert_func+0x38>)
 8008722:	f000 f81d 	bl	8008760 <fiprintf>
 8008726:	f000 fe09 	bl	800933c <abort>
 800872a:	bf00      	nop
 800872c:	20000218 	.word	0x20000218
 8008730:	0800b097 	.word	0x0800b097
 8008734:	0800b05c 	.word	0x0800b05c
 8008738:	0800b069 	.word	0x0800b069

0800873c <atoi>:
 800873c:	220a      	movs	r2, #10
 800873e:	2100      	movs	r1, #0
 8008740:	f000 bcc8 	b.w	80090d4 <strtol>

08008744 <__cxa_atexit>:
 8008744:	b510      	push	{r4, lr}
 8008746:	4c05      	ldr	r4, [pc, #20]	; (800875c <__cxa_atexit+0x18>)
 8008748:	4613      	mov	r3, r2
 800874a:	b12c      	cbz	r4, 8008758 <__cxa_atexit+0x14>
 800874c:	460a      	mov	r2, r1
 800874e:	4601      	mov	r1, r0
 8008750:	2002      	movs	r0, #2
 8008752:	f3af 8000 	nop.w
 8008756:	bd10      	pop	{r4, pc}
 8008758:	4620      	mov	r0, r4
 800875a:	bd10      	pop	{r4, pc}
 800875c:	00000000 	.word	0x00000000

08008760 <fiprintf>:
 8008760:	b40e      	push	{r1, r2, r3}
 8008762:	b503      	push	{r0, r1, lr}
 8008764:	4601      	mov	r1, r0
 8008766:	ab03      	add	r3, sp, #12
 8008768:	4805      	ldr	r0, [pc, #20]	; (8008780 <fiprintf+0x20>)
 800876a:	f853 2b04 	ldr.w	r2, [r3], #4
 800876e:	6800      	ldr	r0, [r0, #0]
 8008770:	9301      	str	r3, [sp, #4]
 8008772:	f000 f927 	bl	80089c4 <_vfiprintf_r>
 8008776:	b002      	add	sp, #8
 8008778:	f85d eb04 	ldr.w	lr, [sp], #4
 800877c:	b003      	add	sp, #12
 800877e:	4770      	bx	lr
 8008780:	20000218 	.word	0x20000218

08008784 <__libc_init_array>:
 8008784:	b570      	push	{r4, r5, r6, lr}
 8008786:	4b0e      	ldr	r3, [pc, #56]	; (80087c0 <__libc_init_array+0x3c>)
 8008788:	4c0e      	ldr	r4, [pc, #56]	; (80087c4 <__libc_init_array+0x40>)
 800878a:	1ae4      	subs	r4, r4, r3
 800878c:	10a4      	asrs	r4, r4, #2
 800878e:	2500      	movs	r5, #0
 8008790:	461e      	mov	r6, r3
 8008792:	42a5      	cmp	r5, r4
 8008794:	d004      	beq.n	80087a0 <__libc_init_array+0x1c>
 8008796:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800879a:	4798      	blx	r3
 800879c:	3501      	adds	r5, #1
 800879e:	e7f8      	b.n	8008792 <__libc_init_array+0xe>
 80087a0:	f001 faac 	bl	8009cfc <_init>
 80087a4:	4c08      	ldr	r4, [pc, #32]	; (80087c8 <__libc_init_array+0x44>)
 80087a6:	4b09      	ldr	r3, [pc, #36]	; (80087cc <__libc_init_array+0x48>)
 80087a8:	1ae4      	subs	r4, r4, r3
 80087aa:	10a4      	asrs	r4, r4, #2
 80087ac:	2500      	movs	r5, #0
 80087ae:	461e      	mov	r6, r3
 80087b0:	42a5      	cmp	r5, r4
 80087b2:	d004      	beq.n	80087be <__libc_init_array+0x3a>
 80087b4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80087b8:	4798      	blx	r3
 80087ba:	3501      	adds	r5, #1
 80087bc:	e7f8      	b.n	80087b0 <__libc_init_array+0x2c>
 80087be:	bd70      	pop	{r4, r5, r6, pc}
 80087c0:	0800b244 	.word	0x0800b244
 80087c4:	0800b244 	.word	0x0800b244
 80087c8:	0800b254 	.word	0x0800b254
 80087cc:	0800b244 	.word	0x0800b244

080087d0 <malloc>:
 80087d0:	4b02      	ldr	r3, [pc, #8]	; (80087dc <malloc+0xc>)
 80087d2:	4601      	mov	r1, r0
 80087d4:	6818      	ldr	r0, [r3, #0]
 80087d6:	f000 b86d 	b.w	80088b4 <_malloc_r>
 80087da:	bf00      	nop
 80087dc:	20000218 	.word	0x20000218

080087e0 <free>:
 80087e0:	4b02      	ldr	r3, [pc, #8]	; (80087ec <free+0xc>)
 80087e2:	4601      	mov	r1, r0
 80087e4:	6818      	ldr	r0, [r3, #0]
 80087e6:	f000 b817 	b.w	8008818 <_free_r>
 80087ea:	bf00      	nop
 80087ec:	20000218 	.word	0x20000218

080087f0 <memcpy>:
 80087f0:	b510      	push	{r4, lr}
 80087f2:	1e43      	subs	r3, r0, #1
 80087f4:	440a      	add	r2, r1
 80087f6:	4291      	cmp	r1, r2
 80087f8:	d004      	beq.n	8008804 <memcpy+0x14>
 80087fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80087fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008802:	e7f8      	b.n	80087f6 <memcpy+0x6>
 8008804:	bd10      	pop	{r4, pc}

08008806 <memset>:
 8008806:	4402      	add	r2, r0
 8008808:	4603      	mov	r3, r0
 800880a:	4293      	cmp	r3, r2
 800880c:	d002      	beq.n	8008814 <memset+0xe>
 800880e:	f803 1b01 	strb.w	r1, [r3], #1
 8008812:	e7fa      	b.n	800880a <memset+0x4>
 8008814:	4770      	bx	lr
	...

08008818 <_free_r>:
 8008818:	b538      	push	{r3, r4, r5, lr}
 800881a:	4605      	mov	r5, r0
 800881c:	2900      	cmp	r1, #0
 800881e:	d046      	beq.n	80088ae <_free_r+0x96>
 8008820:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008824:	1f0c      	subs	r4, r1, #4
 8008826:	2b00      	cmp	r3, #0
 8008828:	bfb8      	it	lt
 800882a:	18e4      	addlt	r4, r4, r3
 800882c:	f000 ff99 	bl	8009762 <__malloc_lock>
 8008830:	4a1f      	ldr	r2, [pc, #124]	; (80088b0 <_free_r+0x98>)
 8008832:	6813      	ldr	r3, [r2, #0]
 8008834:	4611      	mov	r1, r2
 8008836:	b913      	cbnz	r3, 800883e <_free_r+0x26>
 8008838:	6063      	str	r3, [r4, #4]
 800883a:	6014      	str	r4, [r2, #0]
 800883c:	e032      	b.n	80088a4 <_free_r+0x8c>
 800883e:	42a3      	cmp	r3, r4
 8008840:	d90e      	bls.n	8008860 <_free_r+0x48>
 8008842:	6822      	ldr	r2, [r4, #0]
 8008844:	18a0      	adds	r0, r4, r2
 8008846:	4283      	cmp	r3, r0
 8008848:	bf04      	itt	eq
 800884a:	6818      	ldreq	r0, [r3, #0]
 800884c:	685b      	ldreq	r3, [r3, #4]
 800884e:	6063      	str	r3, [r4, #4]
 8008850:	bf04      	itt	eq
 8008852:	1812      	addeq	r2, r2, r0
 8008854:	6022      	streq	r2, [r4, #0]
 8008856:	600c      	str	r4, [r1, #0]
 8008858:	e024      	b.n	80088a4 <_free_r+0x8c>
 800885a:	42a2      	cmp	r2, r4
 800885c:	d803      	bhi.n	8008866 <_free_r+0x4e>
 800885e:	4613      	mov	r3, r2
 8008860:	685a      	ldr	r2, [r3, #4]
 8008862:	2a00      	cmp	r2, #0
 8008864:	d1f9      	bne.n	800885a <_free_r+0x42>
 8008866:	6818      	ldr	r0, [r3, #0]
 8008868:	1819      	adds	r1, r3, r0
 800886a:	42a1      	cmp	r1, r4
 800886c:	d10b      	bne.n	8008886 <_free_r+0x6e>
 800886e:	6821      	ldr	r1, [r4, #0]
 8008870:	4401      	add	r1, r0
 8008872:	1858      	adds	r0, r3, r1
 8008874:	4282      	cmp	r2, r0
 8008876:	6019      	str	r1, [r3, #0]
 8008878:	d114      	bne.n	80088a4 <_free_r+0x8c>
 800887a:	6810      	ldr	r0, [r2, #0]
 800887c:	6852      	ldr	r2, [r2, #4]
 800887e:	605a      	str	r2, [r3, #4]
 8008880:	4401      	add	r1, r0
 8008882:	6019      	str	r1, [r3, #0]
 8008884:	e00e      	b.n	80088a4 <_free_r+0x8c>
 8008886:	d902      	bls.n	800888e <_free_r+0x76>
 8008888:	230c      	movs	r3, #12
 800888a:	602b      	str	r3, [r5, #0]
 800888c:	e00a      	b.n	80088a4 <_free_r+0x8c>
 800888e:	6821      	ldr	r1, [r4, #0]
 8008890:	1860      	adds	r0, r4, r1
 8008892:	4282      	cmp	r2, r0
 8008894:	bf04      	itt	eq
 8008896:	6810      	ldreq	r0, [r2, #0]
 8008898:	6852      	ldreq	r2, [r2, #4]
 800889a:	6062      	str	r2, [r4, #4]
 800889c:	bf04      	itt	eq
 800889e:	1809      	addeq	r1, r1, r0
 80088a0:	6021      	streq	r1, [r4, #0]
 80088a2:	605c      	str	r4, [r3, #4]
 80088a4:	4628      	mov	r0, r5
 80088a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80088aa:	f000 bf5b 	b.w	8009764 <__malloc_unlock>
 80088ae:	bd38      	pop	{r3, r4, r5, pc}
 80088b0:	200053a0 	.word	0x200053a0

080088b4 <_malloc_r>:
 80088b4:	b570      	push	{r4, r5, r6, lr}
 80088b6:	1ccd      	adds	r5, r1, #3
 80088b8:	f025 0503 	bic.w	r5, r5, #3
 80088bc:	3508      	adds	r5, #8
 80088be:	2d0c      	cmp	r5, #12
 80088c0:	bf38      	it	cc
 80088c2:	250c      	movcc	r5, #12
 80088c4:	2d00      	cmp	r5, #0
 80088c6:	4606      	mov	r6, r0
 80088c8:	db01      	blt.n	80088ce <_malloc_r+0x1a>
 80088ca:	42a9      	cmp	r1, r5
 80088cc:	d902      	bls.n	80088d4 <_malloc_r+0x20>
 80088ce:	230c      	movs	r3, #12
 80088d0:	6033      	str	r3, [r6, #0]
 80088d2:	e046      	b.n	8008962 <_malloc_r+0xae>
 80088d4:	f000 ff45 	bl	8009762 <__malloc_lock>
 80088d8:	4b23      	ldr	r3, [pc, #140]	; (8008968 <_malloc_r+0xb4>)
 80088da:	681c      	ldr	r4, [r3, #0]
 80088dc:	461a      	mov	r2, r3
 80088de:	4621      	mov	r1, r4
 80088e0:	b1a1      	cbz	r1, 800890c <_malloc_r+0x58>
 80088e2:	680b      	ldr	r3, [r1, #0]
 80088e4:	1b5b      	subs	r3, r3, r5
 80088e6:	d40e      	bmi.n	8008906 <_malloc_r+0x52>
 80088e8:	2b0b      	cmp	r3, #11
 80088ea:	d903      	bls.n	80088f4 <_malloc_r+0x40>
 80088ec:	600b      	str	r3, [r1, #0]
 80088ee:	18cc      	adds	r4, r1, r3
 80088f0:	50cd      	str	r5, [r1, r3]
 80088f2:	e01e      	b.n	8008932 <_malloc_r+0x7e>
 80088f4:	428c      	cmp	r4, r1
 80088f6:	bf0d      	iteet	eq
 80088f8:	6863      	ldreq	r3, [r4, #4]
 80088fa:	684b      	ldrne	r3, [r1, #4]
 80088fc:	6063      	strne	r3, [r4, #4]
 80088fe:	6013      	streq	r3, [r2, #0]
 8008900:	bf18      	it	ne
 8008902:	460c      	movne	r4, r1
 8008904:	e015      	b.n	8008932 <_malloc_r+0x7e>
 8008906:	460c      	mov	r4, r1
 8008908:	6849      	ldr	r1, [r1, #4]
 800890a:	e7e9      	b.n	80088e0 <_malloc_r+0x2c>
 800890c:	4c17      	ldr	r4, [pc, #92]	; (800896c <_malloc_r+0xb8>)
 800890e:	6823      	ldr	r3, [r4, #0]
 8008910:	b91b      	cbnz	r3, 800891a <_malloc_r+0x66>
 8008912:	4630      	mov	r0, r6
 8008914:	f000 fb0e 	bl	8008f34 <_sbrk_r>
 8008918:	6020      	str	r0, [r4, #0]
 800891a:	4629      	mov	r1, r5
 800891c:	4630      	mov	r0, r6
 800891e:	f000 fb09 	bl	8008f34 <_sbrk_r>
 8008922:	1c43      	adds	r3, r0, #1
 8008924:	d018      	beq.n	8008958 <_malloc_r+0xa4>
 8008926:	1cc4      	adds	r4, r0, #3
 8008928:	f024 0403 	bic.w	r4, r4, #3
 800892c:	42a0      	cmp	r0, r4
 800892e:	d10d      	bne.n	800894c <_malloc_r+0x98>
 8008930:	6025      	str	r5, [r4, #0]
 8008932:	4630      	mov	r0, r6
 8008934:	f000 ff16 	bl	8009764 <__malloc_unlock>
 8008938:	f104 000b 	add.w	r0, r4, #11
 800893c:	1d23      	adds	r3, r4, #4
 800893e:	f020 0007 	bic.w	r0, r0, #7
 8008942:	1ac3      	subs	r3, r0, r3
 8008944:	d00e      	beq.n	8008964 <_malloc_r+0xb0>
 8008946:	425a      	negs	r2, r3
 8008948:	50e2      	str	r2, [r4, r3]
 800894a:	bd70      	pop	{r4, r5, r6, pc}
 800894c:	1a21      	subs	r1, r4, r0
 800894e:	4630      	mov	r0, r6
 8008950:	f000 faf0 	bl	8008f34 <_sbrk_r>
 8008954:	3001      	adds	r0, #1
 8008956:	d1eb      	bne.n	8008930 <_malloc_r+0x7c>
 8008958:	230c      	movs	r3, #12
 800895a:	6033      	str	r3, [r6, #0]
 800895c:	4630      	mov	r0, r6
 800895e:	f000 ff01 	bl	8009764 <__malloc_unlock>
 8008962:	2000      	movs	r0, #0
 8008964:	bd70      	pop	{r4, r5, r6, pc}
 8008966:	bf00      	nop
 8008968:	200053a0 	.word	0x200053a0
 800896c:	2000539c 	.word	0x2000539c

08008970 <__sfputc_r>:
 8008970:	6893      	ldr	r3, [r2, #8]
 8008972:	3b01      	subs	r3, #1
 8008974:	2b00      	cmp	r3, #0
 8008976:	b410      	push	{r4}
 8008978:	6093      	str	r3, [r2, #8]
 800897a:	da09      	bge.n	8008990 <__sfputc_r+0x20>
 800897c:	6994      	ldr	r4, [r2, #24]
 800897e:	42a3      	cmp	r3, r4
 8008980:	db02      	blt.n	8008988 <__sfputc_r+0x18>
 8008982:	b2cb      	uxtb	r3, r1
 8008984:	2b0a      	cmp	r3, #10
 8008986:	d103      	bne.n	8008990 <__sfputc_r+0x20>
 8008988:	f85d 4b04 	ldr.w	r4, [sp], #4
 800898c:	f000 bc14 	b.w	80091b8 <__swbuf_r>
 8008990:	6813      	ldr	r3, [r2, #0]
 8008992:	1c58      	adds	r0, r3, #1
 8008994:	6010      	str	r0, [r2, #0]
 8008996:	7019      	strb	r1, [r3, #0]
 8008998:	b2c8      	uxtb	r0, r1
 800899a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800899e:	4770      	bx	lr

080089a0 <__sfputs_r>:
 80089a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089a2:	4606      	mov	r6, r0
 80089a4:	460f      	mov	r7, r1
 80089a6:	4614      	mov	r4, r2
 80089a8:	18d5      	adds	r5, r2, r3
 80089aa:	42ac      	cmp	r4, r5
 80089ac:	d008      	beq.n	80089c0 <__sfputs_r+0x20>
 80089ae:	463a      	mov	r2, r7
 80089b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089b4:	4630      	mov	r0, r6
 80089b6:	f7ff ffdb 	bl	8008970 <__sfputc_r>
 80089ba:	1c43      	adds	r3, r0, #1
 80089bc:	d1f5      	bne.n	80089aa <__sfputs_r+0xa>
 80089be:	e000      	b.n	80089c2 <__sfputs_r+0x22>
 80089c0:	2000      	movs	r0, #0
 80089c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080089c4 <_vfiprintf_r>:
 80089c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089c8:	b09d      	sub	sp, #116	; 0x74
 80089ca:	460c      	mov	r4, r1
 80089cc:	4617      	mov	r7, r2
 80089ce:	9303      	str	r3, [sp, #12]
 80089d0:	4606      	mov	r6, r0
 80089d2:	b118      	cbz	r0, 80089dc <_vfiprintf_r+0x18>
 80089d4:	6983      	ldr	r3, [r0, #24]
 80089d6:	b90b      	cbnz	r3, 80089dc <_vfiprintf_r+0x18>
 80089d8:	f000 fdaa 	bl	8009530 <__sinit>
 80089dc:	4b7f      	ldr	r3, [pc, #508]	; (8008bdc <_vfiprintf_r+0x218>)
 80089de:	429c      	cmp	r4, r3
 80089e0:	d101      	bne.n	80089e6 <_vfiprintf_r+0x22>
 80089e2:	6874      	ldr	r4, [r6, #4]
 80089e4:	e008      	b.n	80089f8 <_vfiprintf_r+0x34>
 80089e6:	4b7e      	ldr	r3, [pc, #504]	; (8008be0 <_vfiprintf_r+0x21c>)
 80089e8:	429c      	cmp	r4, r3
 80089ea:	d101      	bne.n	80089f0 <_vfiprintf_r+0x2c>
 80089ec:	68b4      	ldr	r4, [r6, #8]
 80089ee:	e003      	b.n	80089f8 <_vfiprintf_r+0x34>
 80089f0:	4b7c      	ldr	r3, [pc, #496]	; (8008be4 <_vfiprintf_r+0x220>)
 80089f2:	429c      	cmp	r4, r3
 80089f4:	bf08      	it	eq
 80089f6:	68f4      	ldreq	r4, [r6, #12]
 80089f8:	89a3      	ldrh	r3, [r4, #12]
 80089fa:	0718      	lsls	r0, r3, #28
 80089fc:	d50c      	bpl.n	8008a18 <_vfiprintf_r+0x54>
 80089fe:	6923      	ldr	r3, [r4, #16]
 8008a00:	b153      	cbz	r3, 8008a18 <_vfiprintf_r+0x54>
 8008a02:	2300      	movs	r3, #0
 8008a04:	9309      	str	r3, [sp, #36]	; 0x24
 8008a06:	2320      	movs	r3, #32
 8008a08:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008a0c:	2330      	movs	r3, #48	; 0x30
 8008a0e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008a12:	f8df b1d4 	ldr.w	fp, [pc, #468]	; 8008be8 <_vfiprintf_r+0x224>
 8008a16:	e044      	b.n	8008aa2 <_vfiprintf_r+0xde>
 8008a18:	4621      	mov	r1, r4
 8008a1a:	4630      	mov	r0, r6
 8008a1c:	f000 fc20 	bl	8009260 <__swsetup_r>
 8008a20:	2800      	cmp	r0, #0
 8008a22:	d0ee      	beq.n	8008a02 <_vfiprintf_r+0x3e>
 8008a24:	f04f 30ff 	mov.w	r0, #4294967295
 8008a28:	e0d5      	b.n	8008bd6 <_vfiprintf_r+0x212>
 8008a2a:	9a03      	ldr	r2, [sp, #12]
 8008a2c:	1d11      	adds	r1, r2, #4
 8008a2e:	6812      	ldr	r2, [r2, #0]
 8008a30:	9103      	str	r1, [sp, #12]
 8008a32:	2a00      	cmp	r2, #0
 8008a34:	f280 808c 	bge.w	8008b50 <_vfiprintf_r+0x18c>
 8008a38:	4252      	negs	r2, r2
 8008a3a:	f043 0002 	orr.w	r0, r3, #2
 8008a3e:	9207      	str	r2, [sp, #28]
 8008a40:	9004      	str	r0, [sp, #16]
 8008a42:	f898 3000 	ldrb.w	r3, [r8]
 8008a46:	2b2e      	cmp	r3, #46	; 0x2e
 8008a48:	f000 8084 	beq.w	8008b54 <_vfiprintf_r+0x190>
 8008a4c:	2203      	movs	r2, #3
 8008a4e:	f898 1000 	ldrb.w	r1, [r8]
 8008a52:	4865      	ldr	r0, [pc, #404]	; (8008be8 <_vfiprintf_r+0x224>)
 8008a54:	f7f7 fbdc 	bl	8000210 <memchr>
 8008a58:	b148      	cbz	r0, 8008a6e <_vfiprintf_r+0xaa>
 8008a5a:	2340      	movs	r3, #64	; 0x40
 8008a5c:	ebcb 0000 	rsb	r0, fp, r0
 8008a60:	fa03 f000 	lsl.w	r0, r3, r0
 8008a64:	9b04      	ldr	r3, [sp, #16]
 8008a66:	4318      	orrs	r0, r3
 8008a68:	9004      	str	r0, [sp, #16]
 8008a6a:	f108 0801 	add.w	r8, r8, #1
 8008a6e:	f898 1000 	ldrb.w	r1, [r8]
 8008a72:	485e      	ldr	r0, [pc, #376]	; (8008bec <_vfiprintf_r+0x228>)
 8008a74:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008a78:	2206      	movs	r2, #6
 8008a7a:	f108 0701 	add.w	r7, r8, #1
 8008a7e:	f7f7 fbc7 	bl	8000210 <memchr>
 8008a82:	2800      	cmp	r0, #0
 8008a84:	f000 8095 	beq.w	8008bb2 <_vfiprintf_r+0x1ee>
 8008a88:	4b59      	ldr	r3, [pc, #356]	; (8008bf0 <_vfiprintf_r+0x22c>)
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	f040 8088 	bne.w	8008ba0 <_vfiprintf_r+0x1dc>
 8008a90:	9b03      	ldr	r3, [sp, #12]
 8008a92:	3307      	adds	r3, #7
 8008a94:	f023 0307 	bic.w	r3, r3, #7
 8008a98:	3308      	adds	r3, #8
 8008a9a:	9303      	str	r3, [sp, #12]
 8008a9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a9e:	4453      	add	r3, sl
 8008aa0:	9309      	str	r3, [sp, #36]	; 0x24
 8008aa2:	46b8      	mov	r8, r7
 8008aa4:	4645      	mov	r5, r8
 8008aa6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008aaa:	b91b      	cbnz	r3, 8008ab4 <_vfiprintf_r+0xf0>
 8008aac:	ebb8 0907 	subs.w	r9, r8, r7
 8008ab0:	d00f      	beq.n	8008ad2 <_vfiprintf_r+0x10e>
 8008ab2:	e003      	b.n	8008abc <_vfiprintf_r+0xf8>
 8008ab4:	2b25      	cmp	r3, #37	; 0x25
 8008ab6:	d0f9      	beq.n	8008aac <_vfiprintf_r+0xe8>
 8008ab8:	46a8      	mov	r8, r5
 8008aba:	e7f3      	b.n	8008aa4 <_vfiprintf_r+0xe0>
 8008abc:	464b      	mov	r3, r9
 8008abe:	463a      	mov	r2, r7
 8008ac0:	4621      	mov	r1, r4
 8008ac2:	4630      	mov	r0, r6
 8008ac4:	f7ff ff6c 	bl	80089a0 <__sfputs_r>
 8008ac8:	3001      	adds	r0, #1
 8008aca:	d07f      	beq.n	8008bcc <_vfiprintf_r+0x208>
 8008acc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ace:	444b      	add	r3, r9
 8008ad0:	9309      	str	r3, [sp, #36]	; 0x24
 8008ad2:	f898 3000 	ldrb.w	r3, [r8]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d078      	beq.n	8008bcc <_vfiprintf_r+0x208>
 8008ada:	2300      	movs	r3, #0
 8008adc:	f04f 32ff 	mov.w	r2, #4294967295
 8008ae0:	9304      	str	r3, [sp, #16]
 8008ae2:	9307      	str	r3, [sp, #28]
 8008ae4:	9205      	str	r2, [sp, #20]
 8008ae6:	9306      	str	r3, [sp, #24]
 8008ae8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008aec:	931a      	str	r3, [sp, #104]	; 0x68
 8008aee:	2701      	movs	r7, #1
 8008af0:	2205      	movs	r2, #5
 8008af2:	7829      	ldrb	r1, [r5, #0]
 8008af4:	483f      	ldr	r0, [pc, #252]	; (8008bf4 <_vfiprintf_r+0x230>)
 8008af6:	f7f7 fb8b 	bl	8000210 <memchr>
 8008afa:	f105 0801 	add.w	r8, r5, #1
 8008afe:	9b04      	ldr	r3, [sp, #16]
 8008b00:	b138      	cbz	r0, 8008b12 <_vfiprintf_r+0x14e>
 8008b02:	4a3c      	ldr	r2, [pc, #240]	; (8008bf4 <_vfiprintf_r+0x230>)
 8008b04:	1a80      	subs	r0, r0, r2
 8008b06:	fa07 f000 	lsl.w	r0, r7, r0
 8008b0a:	4318      	orrs	r0, r3
 8008b0c:	9004      	str	r0, [sp, #16]
 8008b0e:	4645      	mov	r5, r8
 8008b10:	e7ee      	b.n	8008af0 <_vfiprintf_r+0x12c>
 8008b12:	06d9      	lsls	r1, r3, #27
 8008b14:	bf44      	itt	mi
 8008b16:	2220      	movmi	r2, #32
 8008b18:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008b1c:	071a      	lsls	r2, r3, #28
 8008b1e:	bf44      	itt	mi
 8008b20:	222b      	movmi	r2, #43	; 0x2b
 8008b22:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008b26:	782a      	ldrb	r2, [r5, #0]
 8008b28:	2a2a      	cmp	r2, #42	; 0x2a
 8008b2a:	f43f af7e 	beq.w	8008a2a <_vfiprintf_r+0x66>
 8008b2e:	9a07      	ldr	r2, [sp, #28]
 8008b30:	2100      	movs	r1, #0
 8008b32:	200a      	movs	r0, #10
 8008b34:	46a8      	mov	r8, r5
 8008b36:	3501      	adds	r5, #1
 8008b38:	f898 3000 	ldrb.w	r3, [r8]
 8008b3c:	3b30      	subs	r3, #48	; 0x30
 8008b3e:	2b09      	cmp	r3, #9
 8008b40:	d803      	bhi.n	8008b4a <_vfiprintf_r+0x186>
 8008b42:	fb00 3202 	mla	r2, r0, r2, r3
 8008b46:	2101      	movs	r1, #1
 8008b48:	e7f4      	b.n	8008b34 <_vfiprintf_r+0x170>
 8008b4a:	2900      	cmp	r1, #0
 8008b4c:	f43f af79 	beq.w	8008a42 <_vfiprintf_r+0x7e>
 8008b50:	9207      	str	r2, [sp, #28]
 8008b52:	e776      	b.n	8008a42 <_vfiprintf_r+0x7e>
 8008b54:	f898 3001 	ldrb.w	r3, [r8, #1]
 8008b58:	2b2a      	cmp	r3, #42	; 0x2a
 8008b5a:	d10b      	bne.n	8008b74 <_vfiprintf_r+0x1b0>
 8008b5c:	9b03      	ldr	r3, [sp, #12]
 8008b5e:	1d1a      	adds	r2, r3, #4
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	9203      	str	r2, [sp, #12]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	bfb8      	it	lt
 8008b68:	f04f 33ff 	movlt.w	r3, #4294967295
 8008b6c:	f108 0802 	add.w	r8, r8, #2
 8008b70:	9305      	str	r3, [sp, #20]
 8008b72:	e76b      	b.n	8008a4c <_vfiprintf_r+0x88>
 8008b74:	2300      	movs	r3, #0
 8008b76:	9305      	str	r3, [sp, #20]
 8008b78:	f108 0001 	add.w	r0, r8, #1
 8008b7c:	4619      	mov	r1, r3
 8008b7e:	250a      	movs	r5, #10
 8008b80:	4680      	mov	r8, r0
 8008b82:	3001      	adds	r0, #1
 8008b84:	f898 2000 	ldrb.w	r2, [r8]
 8008b88:	3a30      	subs	r2, #48	; 0x30
 8008b8a:	2a09      	cmp	r2, #9
 8008b8c:	d803      	bhi.n	8008b96 <_vfiprintf_r+0x1d2>
 8008b8e:	fb05 2101 	mla	r1, r5, r1, r2
 8008b92:	2301      	movs	r3, #1
 8008b94:	e7f4      	b.n	8008b80 <_vfiprintf_r+0x1bc>
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	f43f af58 	beq.w	8008a4c <_vfiprintf_r+0x88>
 8008b9c:	9105      	str	r1, [sp, #20]
 8008b9e:	e755      	b.n	8008a4c <_vfiprintf_r+0x88>
 8008ba0:	ab03      	add	r3, sp, #12
 8008ba2:	9300      	str	r3, [sp, #0]
 8008ba4:	4622      	mov	r2, r4
 8008ba6:	4b14      	ldr	r3, [pc, #80]	; (8008bf8 <_vfiprintf_r+0x234>)
 8008ba8:	a904      	add	r1, sp, #16
 8008baa:	4630      	mov	r0, r6
 8008bac:	f3af 8000 	nop.w
 8008bb0:	e007      	b.n	8008bc2 <_vfiprintf_r+0x1fe>
 8008bb2:	ab03      	add	r3, sp, #12
 8008bb4:	9300      	str	r3, [sp, #0]
 8008bb6:	4622      	mov	r2, r4
 8008bb8:	4b0f      	ldr	r3, [pc, #60]	; (8008bf8 <_vfiprintf_r+0x234>)
 8008bba:	a904      	add	r1, sp, #16
 8008bbc:	4630      	mov	r0, r6
 8008bbe:	f000 f893 	bl	8008ce8 <_printf_i>
 8008bc2:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008bc6:	4682      	mov	sl, r0
 8008bc8:	f47f af68 	bne.w	8008a9c <_vfiprintf_r+0xd8>
 8008bcc:	89a3      	ldrh	r3, [r4, #12]
 8008bce:	065b      	lsls	r3, r3, #25
 8008bd0:	f53f af28 	bmi.w	8008a24 <_vfiprintf_r+0x60>
 8008bd4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008bd6:	b01d      	add	sp, #116	; 0x74
 8008bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bdc:	0800b0d0 	.word	0x0800b0d0
 8008be0:	0800b0f0 	.word	0x0800b0f0
 8008be4:	0800b110 	.word	0x0800b110
 8008be8:	0800b0a2 	.word	0x0800b0a2
 8008bec:	0800b0a6 	.word	0x0800b0a6
 8008bf0:	00000000 	.word	0x00000000
 8008bf4:	0800b09c 	.word	0x0800b09c
 8008bf8:	080089a1 	.word	0x080089a1

08008bfc <_printf_common>:
 8008bfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c00:	4691      	mov	r9, r2
 8008c02:	461f      	mov	r7, r3
 8008c04:	690a      	ldr	r2, [r1, #16]
 8008c06:	688b      	ldr	r3, [r1, #8]
 8008c08:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008c0c:	4293      	cmp	r3, r2
 8008c0e:	bfb8      	it	lt
 8008c10:	4613      	movlt	r3, r2
 8008c12:	f8c9 3000 	str.w	r3, [r9]
 8008c16:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008c1a:	4606      	mov	r6, r0
 8008c1c:	460c      	mov	r4, r1
 8008c1e:	b112      	cbz	r2, 8008c26 <_printf_common+0x2a>
 8008c20:	3301      	adds	r3, #1
 8008c22:	f8c9 3000 	str.w	r3, [r9]
 8008c26:	6823      	ldr	r3, [r4, #0]
 8008c28:	0699      	lsls	r1, r3, #26
 8008c2a:	bf42      	ittt	mi
 8008c2c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008c30:	3302      	addmi	r3, #2
 8008c32:	f8c9 3000 	strmi.w	r3, [r9]
 8008c36:	6825      	ldr	r5, [r4, #0]
 8008c38:	f015 0506 	ands.w	r5, r5, #6
 8008c3c:	d110      	bne.n	8008c60 <_printf_common+0x64>
 8008c3e:	f104 0a19 	add.w	sl, r4, #25
 8008c42:	e007      	b.n	8008c54 <_printf_common+0x58>
 8008c44:	2301      	movs	r3, #1
 8008c46:	4652      	mov	r2, sl
 8008c48:	4639      	mov	r1, r7
 8008c4a:	4630      	mov	r0, r6
 8008c4c:	47c0      	blx	r8
 8008c4e:	3001      	adds	r0, #1
 8008c50:	d01a      	beq.n	8008c88 <_printf_common+0x8c>
 8008c52:	3501      	adds	r5, #1
 8008c54:	68e3      	ldr	r3, [r4, #12]
 8008c56:	f8d9 2000 	ldr.w	r2, [r9]
 8008c5a:	1a9b      	subs	r3, r3, r2
 8008c5c:	429d      	cmp	r5, r3
 8008c5e:	dbf1      	blt.n	8008c44 <_printf_common+0x48>
 8008c60:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008c64:	6822      	ldr	r2, [r4, #0]
 8008c66:	3300      	adds	r3, #0
 8008c68:	bf18      	it	ne
 8008c6a:	2301      	movne	r3, #1
 8008c6c:	0692      	lsls	r2, r2, #26
 8008c6e:	d50f      	bpl.n	8008c90 <_printf_common+0x94>
 8008c70:	18e1      	adds	r1, r4, r3
 8008c72:	1c5a      	adds	r2, r3, #1
 8008c74:	2030      	movs	r0, #48	; 0x30
 8008c76:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008c7a:	4422      	add	r2, r4
 8008c7c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008c80:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008c84:	3302      	adds	r3, #2
 8008c86:	e003      	b.n	8008c90 <_printf_common+0x94>
 8008c88:	f04f 30ff 	mov.w	r0, #4294967295
 8008c8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c90:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008c94:	4639      	mov	r1, r7
 8008c96:	4630      	mov	r0, r6
 8008c98:	47c0      	blx	r8
 8008c9a:	3001      	adds	r0, #1
 8008c9c:	d0f4      	beq.n	8008c88 <_printf_common+0x8c>
 8008c9e:	6822      	ldr	r2, [r4, #0]
 8008ca0:	f8d9 5000 	ldr.w	r5, [r9]
 8008ca4:	68e3      	ldr	r3, [r4, #12]
 8008ca6:	f002 0206 	and.w	r2, r2, #6
 8008caa:	2a04      	cmp	r2, #4
 8008cac:	bf08      	it	eq
 8008cae:	1b5d      	subeq	r5, r3, r5
 8008cb0:	6922      	ldr	r2, [r4, #16]
 8008cb2:	68a3      	ldr	r3, [r4, #8]
 8008cb4:	bf0c      	ite	eq
 8008cb6:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008cba:	2500      	movne	r5, #0
 8008cbc:	4293      	cmp	r3, r2
 8008cbe:	bfc4      	itt	gt
 8008cc0:	1a9b      	subgt	r3, r3, r2
 8008cc2:	18ed      	addgt	r5, r5, r3
 8008cc4:	f04f 0900 	mov.w	r9, #0
 8008cc8:	341a      	adds	r4, #26
 8008cca:	454d      	cmp	r5, r9
 8008ccc:	d009      	beq.n	8008ce2 <_printf_common+0xe6>
 8008cce:	2301      	movs	r3, #1
 8008cd0:	4622      	mov	r2, r4
 8008cd2:	4639      	mov	r1, r7
 8008cd4:	4630      	mov	r0, r6
 8008cd6:	47c0      	blx	r8
 8008cd8:	3001      	adds	r0, #1
 8008cda:	d0d5      	beq.n	8008c88 <_printf_common+0x8c>
 8008cdc:	f109 0901 	add.w	r9, r9, #1
 8008ce0:	e7f3      	b.n	8008cca <_printf_common+0xce>
 8008ce2:	2000      	movs	r0, #0
 8008ce4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08008ce8 <_printf_i>:
 8008ce8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008cec:	4617      	mov	r7, r2
 8008cee:	7e0a      	ldrb	r2, [r1, #24]
 8008cf0:	b085      	sub	sp, #20
 8008cf2:	2a6e      	cmp	r2, #110	; 0x6e
 8008cf4:	4698      	mov	r8, r3
 8008cf6:	4606      	mov	r6, r0
 8008cf8:	460c      	mov	r4, r1
 8008cfa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008cfc:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8008d00:	f000 80ae 	beq.w	8008e60 <_printf_i+0x178>
 8008d04:	d811      	bhi.n	8008d2a <_printf_i+0x42>
 8008d06:	2a63      	cmp	r2, #99	; 0x63
 8008d08:	d022      	beq.n	8008d50 <_printf_i+0x68>
 8008d0a:	d809      	bhi.n	8008d20 <_printf_i+0x38>
 8008d0c:	2a00      	cmp	r2, #0
 8008d0e:	f000 80bb 	beq.w	8008e88 <_printf_i+0x1a0>
 8008d12:	2a58      	cmp	r2, #88	; 0x58
 8008d14:	f040 80ca 	bne.w	8008eac <_printf_i+0x1c4>
 8008d18:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8008d1c:	4983      	ldr	r1, [pc, #524]	; (8008f2c <_printf_i+0x244>)
 8008d1e:	e055      	b.n	8008dcc <_printf_i+0xe4>
 8008d20:	2a64      	cmp	r2, #100	; 0x64
 8008d22:	d01e      	beq.n	8008d62 <_printf_i+0x7a>
 8008d24:	2a69      	cmp	r2, #105	; 0x69
 8008d26:	d01c      	beq.n	8008d62 <_printf_i+0x7a>
 8008d28:	e0c0      	b.n	8008eac <_printf_i+0x1c4>
 8008d2a:	2a73      	cmp	r2, #115	; 0x73
 8008d2c:	f000 80b0 	beq.w	8008e90 <_printf_i+0x1a8>
 8008d30:	d809      	bhi.n	8008d46 <_printf_i+0x5e>
 8008d32:	2a6f      	cmp	r2, #111	; 0x6f
 8008d34:	d02e      	beq.n	8008d94 <_printf_i+0xac>
 8008d36:	2a70      	cmp	r2, #112	; 0x70
 8008d38:	f040 80b8 	bne.w	8008eac <_printf_i+0x1c4>
 8008d3c:	680a      	ldr	r2, [r1, #0]
 8008d3e:	f042 0220 	orr.w	r2, r2, #32
 8008d42:	600a      	str	r2, [r1, #0]
 8008d44:	e03e      	b.n	8008dc4 <_printf_i+0xdc>
 8008d46:	2a75      	cmp	r2, #117	; 0x75
 8008d48:	d024      	beq.n	8008d94 <_printf_i+0xac>
 8008d4a:	2a78      	cmp	r2, #120	; 0x78
 8008d4c:	d03a      	beq.n	8008dc4 <_printf_i+0xdc>
 8008d4e:	e0ad      	b.n	8008eac <_printf_i+0x1c4>
 8008d50:	681a      	ldr	r2, [r3, #0]
 8008d52:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8008d56:	1d11      	adds	r1, r2, #4
 8008d58:	6019      	str	r1, [r3, #0]
 8008d5a:	6813      	ldr	r3, [r2, #0]
 8008d5c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008d60:	e0a8      	b.n	8008eb4 <_printf_i+0x1cc>
 8008d62:	6821      	ldr	r1, [r4, #0]
 8008d64:	681a      	ldr	r2, [r3, #0]
 8008d66:	f011 0f80 	tst.w	r1, #128	; 0x80
 8008d6a:	d002      	beq.n	8008d72 <_printf_i+0x8a>
 8008d6c:	1d11      	adds	r1, r2, #4
 8008d6e:	6019      	str	r1, [r3, #0]
 8008d70:	e008      	b.n	8008d84 <_printf_i+0x9c>
 8008d72:	f011 0f40 	tst.w	r1, #64	; 0x40
 8008d76:	f102 0104 	add.w	r1, r2, #4
 8008d7a:	6019      	str	r1, [r3, #0]
 8008d7c:	d002      	beq.n	8008d84 <_printf_i+0x9c>
 8008d7e:	f9b2 3000 	ldrsh.w	r3, [r2]
 8008d82:	e000      	b.n	8008d86 <_printf_i+0x9e>
 8008d84:	6813      	ldr	r3, [r2, #0]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	da3c      	bge.n	8008e04 <_printf_i+0x11c>
 8008d8a:	222d      	movs	r2, #45	; 0x2d
 8008d8c:	425b      	negs	r3, r3
 8008d8e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008d92:	e037      	b.n	8008e04 <_printf_i+0x11c>
 8008d94:	6821      	ldr	r1, [r4, #0]
 8008d96:	681a      	ldr	r2, [r3, #0]
 8008d98:	f011 0f80 	tst.w	r1, #128	; 0x80
 8008d9c:	d002      	beq.n	8008da4 <_printf_i+0xbc>
 8008d9e:	1d11      	adds	r1, r2, #4
 8008da0:	6019      	str	r1, [r3, #0]
 8008da2:	e007      	b.n	8008db4 <_printf_i+0xcc>
 8008da4:	f011 0f40 	tst.w	r1, #64	; 0x40
 8008da8:	f102 0104 	add.w	r1, r2, #4
 8008dac:	6019      	str	r1, [r3, #0]
 8008dae:	d001      	beq.n	8008db4 <_printf_i+0xcc>
 8008db0:	8813      	ldrh	r3, [r2, #0]
 8008db2:	e000      	b.n	8008db6 <_printf_i+0xce>
 8008db4:	6813      	ldr	r3, [r2, #0]
 8008db6:	7e22      	ldrb	r2, [r4, #24]
 8008db8:	495c      	ldr	r1, [pc, #368]	; (8008f2c <_printf_i+0x244>)
 8008dba:	2a6f      	cmp	r2, #111	; 0x6f
 8008dbc:	bf14      	ite	ne
 8008dbe:	220a      	movne	r2, #10
 8008dc0:	2208      	moveq	r2, #8
 8008dc2:	e01b      	b.n	8008dfc <_printf_i+0x114>
 8008dc4:	2278      	movs	r2, #120	; 0x78
 8008dc6:	495a      	ldr	r1, [pc, #360]	; (8008f30 <_printf_i+0x248>)
 8008dc8:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8008dcc:	6822      	ldr	r2, [r4, #0]
 8008dce:	6818      	ldr	r0, [r3, #0]
 8008dd0:	f012 0f80 	tst.w	r2, #128	; 0x80
 8008dd4:	f100 0504 	add.w	r5, r0, #4
 8008dd8:	601d      	str	r5, [r3, #0]
 8008dda:	d103      	bne.n	8008de4 <_printf_i+0xfc>
 8008ddc:	0655      	lsls	r5, r2, #25
 8008dde:	d501      	bpl.n	8008de4 <_printf_i+0xfc>
 8008de0:	8803      	ldrh	r3, [r0, #0]
 8008de2:	e000      	b.n	8008de6 <_printf_i+0xfe>
 8008de4:	6803      	ldr	r3, [r0, #0]
 8008de6:	07d0      	lsls	r0, r2, #31
 8008de8:	bf44      	itt	mi
 8008dea:	f042 0220 	orrmi.w	r2, r2, #32
 8008dee:	6022      	strmi	r2, [r4, #0]
 8008df0:	b91b      	cbnz	r3, 8008dfa <_printf_i+0x112>
 8008df2:	6822      	ldr	r2, [r4, #0]
 8008df4:	f022 0220 	bic.w	r2, r2, #32
 8008df8:	6022      	str	r2, [r4, #0]
 8008dfa:	2210      	movs	r2, #16
 8008dfc:	2000      	movs	r0, #0
 8008dfe:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8008e02:	e001      	b.n	8008e08 <_printf_i+0x120>
 8008e04:	4949      	ldr	r1, [pc, #292]	; (8008f2c <_printf_i+0x244>)
 8008e06:	220a      	movs	r2, #10
 8008e08:	6865      	ldr	r5, [r4, #4]
 8008e0a:	60a5      	str	r5, [r4, #8]
 8008e0c:	2d00      	cmp	r5, #0
 8008e0e:	db08      	blt.n	8008e22 <_printf_i+0x13a>
 8008e10:	6820      	ldr	r0, [r4, #0]
 8008e12:	f020 0004 	bic.w	r0, r0, #4
 8008e16:	6020      	str	r0, [r4, #0]
 8008e18:	b92b      	cbnz	r3, 8008e26 <_printf_i+0x13e>
 8008e1a:	2d00      	cmp	r5, #0
 8008e1c:	d17d      	bne.n	8008f1a <_printf_i+0x232>
 8008e1e:	4675      	mov	r5, lr
 8008e20:	e00c      	b.n	8008e3c <_printf_i+0x154>
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d079      	beq.n	8008f1a <_printf_i+0x232>
 8008e26:	4675      	mov	r5, lr
 8008e28:	fbb3 f0f2 	udiv	r0, r3, r2
 8008e2c:	fb02 3310 	mls	r3, r2, r0, r3
 8008e30:	5ccb      	ldrb	r3, [r1, r3]
 8008e32:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008e36:	4603      	mov	r3, r0
 8008e38:	2800      	cmp	r0, #0
 8008e3a:	d1f5      	bne.n	8008e28 <_printf_i+0x140>
 8008e3c:	2a08      	cmp	r2, #8
 8008e3e:	d10b      	bne.n	8008e58 <_printf_i+0x170>
 8008e40:	6823      	ldr	r3, [r4, #0]
 8008e42:	07da      	lsls	r2, r3, #31
 8008e44:	d508      	bpl.n	8008e58 <_printf_i+0x170>
 8008e46:	6923      	ldr	r3, [r4, #16]
 8008e48:	6862      	ldr	r2, [r4, #4]
 8008e4a:	429a      	cmp	r2, r3
 8008e4c:	bfde      	ittt	le
 8008e4e:	2330      	movle	r3, #48	; 0x30
 8008e50:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008e54:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008e58:	ebc5 030e 	rsb	r3, r5, lr
 8008e5c:	6123      	str	r3, [r4, #16]
 8008e5e:	e02e      	b.n	8008ebe <_printf_i+0x1d6>
 8008e60:	6808      	ldr	r0, [r1, #0]
 8008e62:	681a      	ldr	r2, [r3, #0]
 8008e64:	6949      	ldr	r1, [r1, #20]
 8008e66:	f010 0f80 	tst.w	r0, #128	; 0x80
 8008e6a:	d003      	beq.n	8008e74 <_printf_i+0x18c>
 8008e6c:	1d10      	adds	r0, r2, #4
 8008e6e:	6018      	str	r0, [r3, #0]
 8008e70:	6813      	ldr	r3, [r2, #0]
 8008e72:	e008      	b.n	8008e86 <_printf_i+0x19e>
 8008e74:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008e78:	f102 0004 	add.w	r0, r2, #4
 8008e7c:	6018      	str	r0, [r3, #0]
 8008e7e:	6813      	ldr	r3, [r2, #0]
 8008e80:	d001      	beq.n	8008e86 <_printf_i+0x19e>
 8008e82:	8019      	strh	r1, [r3, #0]
 8008e84:	e000      	b.n	8008e88 <_printf_i+0x1a0>
 8008e86:	6019      	str	r1, [r3, #0]
 8008e88:	2300      	movs	r3, #0
 8008e8a:	6123      	str	r3, [r4, #16]
 8008e8c:	4675      	mov	r5, lr
 8008e8e:	e016      	b.n	8008ebe <_printf_i+0x1d6>
 8008e90:	681a      	ldr	r2, [r3, #0]
 8008e92:	1d11      	adds	r1, r2, #4
 8008e94:	6019      	str	r1, [r3, #0]
 8008e96:	6815      	ldr	r5, [r2, #0]
 8008e98:	6862      	ldr	r2, [r4, #4]
 8008e9a:	2100      	movs	r1, #0
 8008e9c:	4628      	mov	r0, r5
 8008e9e:	f7f7 f9b7 	bl	8000210 <memchr>
 8008ea2:	b108      	cbz	r0, 8008ea8 <_printf_i+0x1c0>
 8008ea4:	1b40      	subs	r0, r0, r5
 8008ea6:	6060      	str	r0, [r4, #4]
 8008ea8:	6863      	ldr	r3, [r4, #4]
 8008eaa:	e004      	b.n	8008eb6 <_printf_i+0x1ce>
 8008eac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008eb0:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	6123      	str	r3, [r4, #16]
 8008eb8:	2300      	movs	r3, #0
 8008eba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ebe:	f8cd 8000 	str.w	r8, [sp]
 8008ec2:	463b      	mov	r3, r7
 8008ec4:	aa03      	add	r2, sp, #12
 8008ec6:	4621      	mov	r1, r4
 8008ec8:	4630      	mov	r0, r6
 8008eca:	f7ff fe97 	bl	8008bfc <_printf_common>
 8008ece:	3001      	adds	r0, #1
 8008ed0:	d102      	bne.n	8008ed8 <_printf_i+0x1f0>
 8008ed2:	f04f 30ff 	mov.w	r0, #4294967295
 8008ed6:	e026      	b.n	8008f26 <_printf_i+0x23e>
 8008ed8:	6923      	ldr	r3, [r4, #16]
 8008eda:	462a      	mov	r2, r5
 8008edc:	4639      	mov	r1, r7
 8008ede:	4630      	mov	r0, r6
 8008ee0:	47c0      	blx	r8
 8008ee2:	3001      	adds	r0, #1
 8008ee4:	d0f5      	beq.n	8008ed2 <_printf_i+0x1ea>
 8008ee6:	6823      	ldr	r3, [r4, #0]
 8008ee8:	079b      	lsls	r3, r3, #30
 8008eea:	d510      	bpl.n	8008f0e <_printf_i+0x226>
 8008eec:	2500      	movs	r5, #0
 8008eee:	f104 0919 	add.w	r9, r4, #25
 8008ef2:	e007      	b.n	8008f04 <_printf_i+0x21c>
 8008ef4:	2301      	movs	r3, #1
 8008ef6:	464a      	mov	r2, r9
 8008ef8:	4639      	mov	r1, r7
 8008efa:	4630      	mov	r0, r6
 8008efc:	47c0      	blx	r8
 8008efe:	3001      	adds	r0, #1
 8008f00:	d0e7      	beq.n	8008ed2 <_printf_i+0x1ea>
 8008f02:	3501      	adds	r5, #1
 8008f04:	68e3      	ldr	r3, [r4, #12]
 8008f06:	9a03      	ldr	r2, [sp, #12]
 8008f08:	1a9b      	subs	r3, r3, r2
 8008f0a:	429d      	cmp	r5, r3
 8008f0c:	dbf2      	blt.n	8008ef4 <_printf_i+0x20c>
 8008f0e:	68e0      	ldr	r0, [r4, #12]
 8008f10:	9b03      	ldr	r3, [sp, #12]
 8008f12:	4298      	cmp	r0, r3
 8008f14:	bfb8      	it	lt
 8008f16:	4618      	movlt	r0, r3
 8008f18:	e005      	b.n	8008f26 <_printf_i+0x23e>
 8008f1a:	780b      	ldrb	r3, [r1, #0]
 8008f1c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008f20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008f24:	e78a      	b.n	8008e3c <_printf_i+0x154>
 8008f26:	b005      	add	sp, #20
 8008f28:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008f2c:	0800b0ad 	.word	0x0800b0ad
 8008f30:	0800b0be 	.word	0x0800b0be

08008f34 <_sbrk_r>:
 8008f34:	b538      	push	{r3, r4, r5, lr}
 8008f36:	4c06      	ldr	r4, [pc, #24]	; (8008f50 <_sbrk_r+0x1c>)
 8008f38:	2300      	movs	r3, #0
 8008f3a:	4605      	mov	r5, r0
 8008f3c:	4608      	mov	r0, r1
 8008f3e:	6023      	str	r3, [r4, #0]
 8008f40:	f000 fec4 	bl	8009ccc <_sbrk>
 8008f44:	1c43      	adds	r3, r0, #1
 8008f46:	d102      	bne.n	8008f4e <_sbrk_r+0x1a>
 8008f48:	6823      	ldr	r3, [r4, #0]
 8008f4a:	b103      	cbz	r3, 8008f4e <_sbrk_r+0x1a>
 8008f4c:	602b      	str	r3, [r5, #0]
 8008f4e:	bd38      	pop	{r3, r4, r5, pc}
 8008f50:	2000680c 	.word	0x2000680c

08008f54 <siprintf>:
 8008f54:	b40e      	push	{r1, r2, r3}
 8008f56:	b500      	push	{lr}
 8008f58:	b09c      	sub	sp, #112	; 0x70
 8008f5a:	f44f 7102 	mov.w	r1, #520	; 0x208
 8008f5e:	ab1d      	add	r3, sp, #116	; 0x74
 8008f60:	f8ad 1014 	strh.w	r1, [sp, #20]
 8008f64:	9002      	str	r0, [sp, #8]
 8008f66:	9006      	str	r0, [sp, #24]
 8008f68:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008f6c:	480a      	ldr	r0, [pc, #40]	; (8008f98 <siprintf+0x44>)
 8008f6e:	9104      	str	r1, [sp, #16]
 8008f70:	9107      	str	r1, [sp, #28]
 8008f72:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8008f76:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f7a:	f8ad 1016 	strh.w	r1, [sp, #22]
 8008f7e:	6800      	ldr	r0, [r0, #0]
 8008f80:	9301      	str	r3, [sp, #4]
 8008f82:	a902      	add	r1, sp, #8
 8008f84:	f000 fc6e 	bl	8009864 <_svfiprintf_r>
 8008f88:	9b02      	ldr	r3, [sp, #8]
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	701a      	strb	r2, [r3, #0]
 8008f8e:	b01c      	add	sp, #112	; 0x70
 8008f90:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f94:	b003      	add	sp, #12
 8008f96:	4770      	bx	lr
 8008f98:	20000218 	.word	0x20000218

08008f9c <strncpy>:
 8008f9c:	b510      	push	{r4, lr}
 8008f9e:	4603      	mov	r3, r0
 8008fa0:	b142      	cbz	r2, 8008fb4 <strncpy+0x18>
 8008fa2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008fa6:	f803 4b01 	strb.w	r4, [r3], #1
 8008faa:	3a01      	subs	r2, #1
 8008fac:	2c00      	cmp	r4, #0
 8008fae:	d1f7      	bne.n	8008fa0 <strncpy+0x4>
 8008fb0:	441a      	add	r2, r3
 8008fb2:	e000      	b.n	8008fb6 <strncpy+0x1a>
 8008fb4:	bd10      	pop	{r4, pc}
 8008fb6:	4293      	cmp	r3, r2
 8008fb8:	d002      	beq.n	8008fc0 <strncpy+0x24>
 8008fba:	f803 4b01 	strb.w	r4, [r3], #1
 8008fbe:	e7fa      	b.n	8008fb6 <strncpy+0x1a>
 8008fc0:	bd10      	pop	{r4, pc}

08008fc2 <_strtol_l.isra.0>:
 8008fc2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fc6:	4680      	mov	r8, r0
 8008fc8:	4689      	mov	r9, r1
 8008fca:	4692      	mov	sl, r2
 8008fcc:	461e      	mov	r6, r3
 8008fce:	460f      	mov	r7, r1
 8008fd0:	463d      	mov	r5, r7
 8008fd2:	9808      	ldr	r0, [sp, #32]
 8008fd4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008fd8:	f000 fb34 	bl	8009644 <__locale_ctype_ptr_l>
 8008fdc:	4420      	add	r0, r4
 8008fde:	7842      	ldrb	r2, [r0, #1]
 8008fe0:	f002 0208 	and.w	r2, r2, #8
 8008fe4:	f002 03ff 	and.w	r3, r2, #255	; 0xff
 8008fe8:	b10a      	cbz	r2, 8008fee <_strtol_l.isra.0+0x2c>
 8008fea:	462f      	mov	r7, r5
 8008fec:	e7f0      	b.n	8008fd0 <_strtol_l.isra.0+0xe>
 8008fee:	2c2d      	cmp	r4, #45	; 0x2d
 8008ff0:	d103      	bne.n	8008ffa <_strtol_l.isra.0+0x38>
 8008ff2:	1cbd      	adds	r5, r7, #2
 8008ff4:	787c      	ldrb	r4, [r7, #1]
 8008ff6:	2301      	movs	r3, #1
 8008ff8:	e003      	b.n	8009002 <_strtol_l.isra.0+0x40>
 8008ffa:	2c2b      	cmp	r4, #43	; 0x2b
 8008ffc:	bf04      	itt	eq
 8008ffe:	787c      	ldrbeq	r4, [r7, #1]
 8009000:	1cbd      	addeq	r5, r7, #2
 8009002:	b116      	cbz	r6, 800900a <_strtol_l.isra.0+0x48>
 8009004:	2e10      	cmp	r6, #16
 8009006:	d10a      	bne.n	800901e <_strtol_l.isra.0+0x5c>
 8009008:	e05e      	b.n	80090c8 <_strtol_l.isra.0+0x106>
 800900a:	2c30      	cmp	r4, #48	; 0x30
 800900c:	d15a      	bne.n	80090c4 <_strtol_l.isra.0+0x102>
 800900e:	782a      	ldrb	r2, [r5, #0]
 8009010:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8009014:	2a58      	cmp	r2, #88	; 0x58
 8009016:	d150      	bne.n	80090ba <_strtol_l.isra.0+0xf8>
 8009018:	786c      	ldrb	r4, [r5, #1]
 800901a:	2610      	movs	r6, #16
 800901c:	3502      	adds	r5, #2
 800901e:	2b00      	cmp	r3, #0
 8009020:	bf14      	ite	ne
 8009022:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
 8009026:	f06f 4200 	mvneq.w	r2, #2147483648	; 0x80000000
 800902a:	fbb2 fef6 	udiv	lr, r2, r6
 800902e:	fb06 211e 	mls	r1, r6, lr, r2
 8009032:	2200      	movs	r2, #0
 8009034:	4610      	mov	r0, r2
 8009036:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800903a:	2f09      	cmp	r7, #9
 800903c:	d801      	bhi.n	8009042 <_strtol_l.isra.0+0x80>
 800903e:	463c      	mov	r4, r7
 8009040:	e00a      	b.n	8009058 <_strtol_l.isra.0+0x96>
 8009042:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8009046:	2f19      	cmp	r7, #25
 8009048:	d801      	bhi.n	800904e <_strtol_l.isra.0+0x8c>
 800904a:	3c37      	subs	r4, #55	; 0x37
 800904c:	e004      	b.n	8009058 <_strtol_l.isra.0+0x96>
 800904e:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8009052:	2f19      	cmp	r7, #25
 8009054:	d813      	bhi.n	800907e <_strtol_l.isra.0+0xbc>
 8009056:	3c57      	subs	r4, #87	; 0x57
 8009058:	42a6      	cmp	r6, r4
 800905a:	dd10      	ble.n	800907e <_strtol_l.isra.0+0xbc>
 800905c:	1c57      	adds	r7, r2, #1
 800905e:	d00b      	beq.n	8009078 <_strtol_l.isra.0+0xb6>
 8009060:	4586      	cmp	lr, r0
 8009062:	d307      	bcc.n	8009074 <_strtol_l.isra.0+0xb2>
 8009064:	d101      	bne.n	800906a <_strtol_l.isra.0+0xa8>
 8009066:	42a1      	cmp	r1, r4
 8009068:	db03      	blt.n	8009072 <_strtol_l.isra.0+0xb0>
 800906a:	fb00 4006 	mla	r0, r0, r6, r4
 800906e:	2201      	movs	r2, #1
 8009070:	e002      	b.n	8009078 <_strtol_l.isra.0+0xb6>
 8009072:	4670      	mov	r0, lr
 8009074:	f04f 32ff 	mov.w	r2, #4294967295
 8009078:	f815 4b01 	ldrb.w	r4, [r5], #1
 800907c:	e7db      	b.n	8009036 <_strtol_l.isra.0+0x74>
 800907e:	1c51      	adds	r1, r2, #1
 8009080:	d10e      	bne.n	80090a0 <_strtol_l.isra.0+0xde>
 8009082:	2b00      	cmp	r3, #0
 8009084:	f04f 0322 	mov.w	r3, #34	; 0x22
 8009088:	bf14      	ite	ne
 800908a:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
 800908e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8009092:	f8c8 3000 	str.w	r3, [r8]
 8009096:	f1ba 0f00 	cmp.w	sl, #0
 800909a:	d107      	bne.n	80090ac <_strtol_l.isra.0+0xea>
 800909c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090a0:	b103      	cbz	r3, 80090a4 <_strtol_l.isra.0+0xe2>
 80090a2:	4240      	negs	r0, r0
 80090a4:	f1ba 0f00 	cmp.w	sl, #0
 80090a8:	d011      	beq.n	80090ce <_strtol_l.isra.0+0x10c>
 80090aa:	b10a      	cbz	r2, 80090b0 <_strtol_l.isra.0+0xee>
 80090ac:	3d01      	subs	r5, #1
 80090ae:	e000      	b.n	80090b2 <_strtol_l.isra.0+0xf0>
 80090b0:	464d      	mov	r5, r9
 80090b2:	f8ca 5000 	str.w	r5, [sl]
 80090b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090ba:	2430      	movs	r4, #48	; 0x30
 80090bc:	2e00      	cmp	r6, #0
 80090be:	d1ae      	bne.n	800901e <_strtol_l.isra.0+0x5c>
 80090c0:	2608      	movs	r6, #8
 80090c2:	e7ac      	b.n	800901e <_strtol_l.isra.0+0x5c>
 80090c4:	260a      	movs	r6, #10
 80090c6:	e7aa      	b.n	800901e <_strtol_l.isra.0+0x5c>
 80090c8:	2c30      	cmp	r4, #48	; 0x30
 80090ca:	d0a0      	beq.n	800900e <_strtol_l.isra.0+0x4c>
 80090cc:	e7a7      	b.n	800901e <_strtol_l.isra.0+0x5c>
 80090ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

080090d4 <strtol>:
 80090d4:	4b08      	ldr	r3, [pc, #32]	; (80090f8 <strtol+0x24>)
 80090d6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80090d8:	681c      	ldr	r4, [r3, #0]
 80090da:	4d08      	ldr	r5, [pc, #32]	; (80090fc <strtol+0x28>)
 80090dc:	6a23      	ldr	r3, [r4, #32]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	bf08      	it	eq
 80090e2:	462b      	moveq	r3, r5
 80090e4:	9300      	str	r3, [sp, #0]
 80090e6:	4613      	mov	r3, r2
 80090e8:	460a      	mov	r2, r1
 80090ea:	4601      	mov	r1, r0
 80090ec:	4620      	mov	r0, r4
 80090ee:	f7ff ff68 	bl	8008fc2 <_strtol_l.isra.0>
 80090f2:	b003      	add	sp, #12
 80090f4:	bd30      	pop	{r4, r5, pc}
 80090f6:	bf00      	nop
 80090f8:	20000218 	.word	0x20000218
 80090fc:	2000021c 	.word	0x2000021c

08009100 <_vsniprintf_r>:
 8009100:	b530      	push	{r4, r5, lr}
 8009102:	1e14      	subs	r4, r2, #0
 8009104:	4605      	mov	r5, r0
 8009106:	b09b      	sub	sp, #108	; 0x6c
 8009108:	4618      	mov	r0, r3
 800910a:	da04      	bge.n	8009116 <_vsniprintf_r+0x16>
 800910c:	238b      	movs	r3, #139	; 0x8b
 800910e:	602b      	str	r3, [r5, #0]
 8009110:	f04f 30ff 	mov.w	r0, #4294967295
 8009114:	e01d      	b.n	8009152 <_vsniprintf_r+0x52>
 8009116:	f44f 7302 	mov.w	r3, #520	; 0x208
 800911a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800911e:	bf14      	ite	ne
 8009120:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009124:	4623      	moveq	r3, r4
 8009126:	9302      	str	r3, [sp, #8]
 8009128:	9305      	str	r3, [sp, #20]
 800912a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800912e:	9100      	str	r1, [sp, #0]
 8009130:	9104      	str	r1, [sp, #16]
 8009132:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009136:	4602      	mov	r2, r0
 8009138:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800913a:	4669      	mov	r1, sp
 800913c:	4628      	mov	r0, r5
 800913e:	f000 fb91 	bl	8009864 <_svfiprintf_r>
 8009142:	1c43      	adds	r3, r0, #1
 8009144:	bfbc      	itt	lt
 8009146:	238b      	movlt	r3, #139	; 0x8b
 8009148:	602b      	strlt	r3, [r5, #0]
 800914a:	b114      	cbz	r4, 8009152 <_vsniprintf_r+0x52>
 800914c:	9b00      	ldr	r3, [sp, #0]
 800914e:	2200      	movs	r2, #0
 8009150:	701a      	strb	r2, [r3, #0]
 8009152:	b01b      	add	sp, #108	; 0x6c
 8009154:	bd30      	pop	{r4, r5, pc}
	...

08009158 <vsniprintf>:
 8009158:	b507      	push	{r0, r1, r2, lr}
 800915a:	9300      	str	r3, [sp, #0]
 800915c:	4613      	mov	r3, r2
 800915e:	460a      	mov	r2, r1
 8009160:	4601      	mov	r1, r0
 8009162:	4803      	ldr	r0, [pc, #12]	; (8009170 <vsniprintf+0x18>)
 8009164:	6800      	ldr	r0, [r0, #0]
 8009166:	f7ff ffcb 	bl	8009100 <_vsniprintf_r>
 800916a:	b003      	add	sp, #12
 800916c:	f85d fb04 	ldr.w	pc, [sp], #4
 8009170:	20000218 	.word	0x20000218

08009174 <_vsiprintf_r>:
 8009174:	b510      	push	{r4, lr}
 8009176:	b09a      	sub	sp, #104	; 0x68
 8009178:	f44f 7402 	mov.w	r4, #520	; 0x208
 800917c:	9100      	str	r1, [sp, #0]
 800917e:	9104      	str	r1, [sp, #16]
 8009180:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009184:	9102      	str	r1, [sp, #8]
 8009186:	9105      	str	r1, [sp, #20]
 8009188:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800918c:	f8ad 100e 	strh.w	r1, [sp, #14]
 8009190:	4669      	mov	r1, sp
 8009192:	f8ad 400c 	strh.w	r4, [sp, #12]
 8009196:	f000 fb65 	bl	8009864 <_svfiprintf_r>
 800919a:	9b00      	ldr	r3, [sp, #0]
 800919c:	2200      	movs	r2, #0
 800919e:	701a      	strb	r2, [r3, #0]
 80091a0:	b01a      	add	sp, #104	; 0x68
 80091a2:	bd10      	pop	{r4, pc}

080091a4 <vsiprintf>:
 80091a4:	4613      	mov	r3, r2
 80091a6:	460a      	mov	r2, r1
 80091a8:	4601      	mov	r1, r0
 80091aa:	4802      	ldr	r0, [pc, #8]	; (80091b4 <vsiprintf+0x10>)
 80091ac:	6800      	ldr	r0, [r0, #0]
 80091ae:	f7ff bfe1 	b.w	8009174 <_vsiprintf_r>
 80091b2:	bf00      	nop
 80091b4:	20000218 	.word	0x20000218

080091b8 <__swbuf_r>:
 80091b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091ba:	460f      	mov	r7, r1
 80091bc:	4614      	mov	r4, r2
 80091be:	4605      	mov	r5, r0
 80091c0:	b118      	cbz	r0, 80091ca <__swbuf_r+0x12>
 80091c2:	6983      	ldr	r3, [r0, #24]
 80091c4:	b90b      	cbnz	r3, 80091ca <__swbuf_r+0x12>
 80091c6:	f000 f9b3 	bl	8009530 <__sinit>
 80091ca:	4b22      	ldr	r3, [pc, #136]	; (8009254 <__swbuf_r+0x9c>)
 80091cc:	429c      	cmp	r4, r3
 80091ce:	d101      	bne.n	80091d4 <__swbuf_r+0x1c>
 80091d0:	686c      	ldr	r4, [r5, #4]
 80091d2:	e008      	b.n	80091e6 <__swbuf_r+0x2e>
 80091d4:	4b20      	ldr	r3, [pc, #128]	; (8009258 <__swbuf_r+0xa0>)
 80091d6:	429c      	cmp	r4, r3
 80091d8:	d101      	bne.n	80091de <__swbuf_r+0x26>
 80091da:	68ac      	ldr	r4, [r5, #8]
 80091dc:	e003      	b.n	80091e6 <__swbuf_r+0x2e>
 80091de:	4b1f      	ldr	r3, [pc, #124]	; (800925c <__swbuf_r+0xa4>)
 80091e0:	429c      	cmp	r4, r3
 80091e2:	bf08      	it	eq
 80091e4:	68ec      	ldreq	r4, [r5, #12]
 80091e6:	69a3      	ldr	r3, [r4, #24]
 80091e8:	60a3      	str	r3, [r4, #8]
 80091ea:	89a3      	ldrh	r3, [r4, #12]
 80091ec:	071a      	lsls	r2, r3, #28
 80091ee:	d509      	bpl.n	8009204 <__swbuf_r+0x4c>
 80091f0:	6923      	ldr	r3, [r4, #16]
 80091f2:	b13b      	cbz	r3, 8009204 <__swbuf_r+0x4c>
 80091f4:	6823      	ldr	r3, [r4, #0]
 80091f6:	6920      	ldr	r0, [r4, #16]
 80091f8:	1a18      	subs	r0, r3, r0
 80091fa:	6963      	ldr	r3, [r4, #20]
 80091fc:	4298      	cmp	r0, r3
 80091fe:	b2fe      	uxtb	r6, r7
 8009200:	db0f      	blt.n	8009222 <__swbuf_r+0x6a>
 8009202:	e008      	b.n	8009216 <__swbuf_r+0x5e>
 8009204:	4621      	mov	r1, r4
 8009206:	4628      	mov	r0, r5
 8009208:	f000 f82a 	bl	8009260 <__swsetup_r>
 800920c:	2800      	cmp	r0, #0
 800920e:	d0f1      	beq.n	80091f4 <__swbuf_r+0x3c>
 8009210:	f04f 36ff 	mov.w	r6, #4294967295
 8009214:	e01b      	b.n	800924e <__swbuf_r+0x96>
 8009216:	4621      	mov	r1, r4
 8009218:	4628      	mov	r0, r5
 800921a:	f000 f91f 	bl	800945c <_fflush_r>
 800921e:	2800      	cmp	r0, #0
 8009220:	d1f6      	bne.n	8009210 <__swbuf_r+0x58>
 8009222:	68a3      	ldr	r3, [r4, #8]
 8009224:	3b01      	subs	r3, #1
 8009226:	60a3      	str	r3, [r4, #8]
 8009228:	6823      	ldr	r3, [r4, #0]
 800922a:	1c5a      	adds	r2, r3, #1
 800922c:	6022      	str	r2, [r4, #0]
 800922e:	701f      	strb	r7, [r3, #0]
 8009230:	6963      	ldr	r3, [r4, #20]
 8009232:	3001      	adds	r0, #1
 8009234:	4298      	cmp	r0, r3
 8009236:	d004      	beq.n	8009242 <__swbuf_r+0x8a>
 8009238:	89a3      	ldrh	r3, [r4, #12]
 800923a:	07db      	lsls	r3, r3, #31
 800923c:	d507      	bpl.n	800924e <__swbuf_r+0x96>
 800923e:	2e0a      	cmp	r6, #10
 8009240:	d105      	bne.n	800924e <__swbuf_r+0x96>
 8009242:	4621      	mov	r1, r4
 8009244:	4628      	mov	r0, r5
 8009246:	f000 f909 	bl	800945c <_fflush_r>
 800924a:	2800      	cmp	r0, #0
 800924c:	d1e0      	bne.n	8009210 <__swbuf_r+0x58>
 800924e:	4630      	mov	r0, r6
 8009250:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009252:	bf00      	nop
 8009254:	0800b0d0 	.word	0x0800b0d0
 8009258:	0800b0f0 	.word	0x0800b0f0
 800925c:	0800b110 	.word	0x0800b110

08009260 <__swsetup_r>:
 8009260:	4b32      	ldr	r3, [pc, #200]	; (800932c <__swsetup_r+0xcc>)
 8009262:	b570      	push	{r4, r5, r6, lr}
 8009264:	681d      	ldr	r5, [r3, #0]
 8009266:	4606      	mov	r6, r0
 8009268:	460c      	mov	r4, r1
 800926a:	b125      	cbz	r5, 8009276 <__swsetup_r+0x16>
 800926c:	69ab      	ldr	r3, [r5, #24]
 800926e:	b913      	cbnz	r3, 8009276 <__swsetup_r+0x16>
 8009270:	4628      	mov	r0, r5
 8009272:	f000 f95d 	bl	8009530 <__sinit>
 8009276:	4b2e      	ldr	r3, [pc, #184]	; (8009330 <__swsetup_r+0xd0>)
 8009278:	429c      	cmp	r4, r3
 800927a:	d101      	bne.n	8009280 <__swsetup_r+0x20>
 800927c:	686c      	ldr	r4, [r5, #4]
 800927e:	e008      	b.n	8009292 <__swsetup_r+0x32>
 8009280:	4b2c      	ldr	r3, [pc, #176]	; (8009334 <__swsetup_r+0xd4>)
 8009282:	429c      	cmp	r4, r3
 8009284:	d101      	bne.n	800928a <__swsetup_r+0x2a>
 8009286:	68ac      	ldr	r4, [r5, #8]
 8009288:	e003      	b.n	8009292 <__swsetup_r+0x32>
 800928a:	4b2b      	ldr	r3, [pc, #172]	; (8009338 <__swsetup_r+0xd8>)
 800928c:	429c      	cmp	r4, r3
 800928e:	bf08      	it	eq
 8009290:	68ec      	ldreq	r4, [r5, #12]
 8009292:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009296:	b29a      	uxth	r2, r3
 8009298:	0715      	lsls	r5, r2, #28
 800929a:	d41d      	bmi.n	80092d8 <__swsetup_r+0x78>
 800929c:	06d0      	lsls	r0, r2, #27
 800929e:	d402      	bmi.n	80092a6 <__swsetup_r+0x46>
 80092a0:	2209      	movs	r2, #9
 80092a2:	6032      	str	r2, [r6, #0]
 80092a4:	e03a      	b.n	800931c <__swsetup_r+0xbc>
 80092a6:	0751      	lsls	r1, r2, #29
 80092a8:	d512      	bpl.n	80092d0 <__swsetup_r+0x70>
 80092aa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80092ac:	b141      	cbz	r1, 80092c0 <__swsetup_r+0x60>
 80092ae:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80092b2:	4299      	cmp	r1, r3
 80092b4:	d002      	beq.n	80092bc <__swsetup_r+0x5c>
 80092b6:	4630      	mov	r0, r6
 80092b8:	f7ff faae 	bl	8008818 <_free_r>
 80092bc:	2300      	movs	r3, #0
 80092be:	6363      	str	r3, [r4, #52]	; 0x34
 80092c0:	89a3      	ldrh	r3, [r4, #12]
 80092c2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80092c6:	81a3      	strh	r3, [r4, #12]
 80092c8:	2300      	movs	r3, #0
 80092ca:	6063      	str	r3, [r4, #4]
 80092cc:	6923      	ldr	r3, [r4, #16]
 80092ce:	6023      	str	r3, [r4, #0]
 80092d0:	89a3      	ldrh	r3, [r4, #12]
 80092d2:	f043 0308 	orr.w	r3, r3, #8
 80092d6:	81a3      	strh	r3, [r4, #12]
 80092d8:	6923      	ldr	r3, [r4, #16]
 80092da:	b94b      	cbnz	r3, 80092f0 <__swsetup_r+0x90>
 80092dc:	89a3      	ldrh	r3, [r4, #12]
 80092de:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80092e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80092e6:	d003      	beq.n	80092f0 <__swsetup_r+0x90>
 80092e8:	4621      	mov	r1, r4
 80092ea:	4630      	mov	r0, r6
 80092ec:	f000 f9d0 	bl	8009690 <__smakebuf_r>
 80092f0:	89a2      	ldrh	r2, [r4, #12]
 80092f2:	f012 0301 	ands.w	r3, r2, #1
 80092f6:	d005      	beq.n	8009304 <__swsetup_r+0xa4>
 80092f8:	2300      	movs	r3, #0
 80092fa:	60a3      	str	r3, [r4, #8]
 80092fc:	6963      	ldr	r3, [r4, #20]
 80092fe:	425b      	negs	r3, r3
 8009300:	61a3      	str	r3, [r4, #24]
 8009302:	e003      	b.n	800930c <__swsetup_r+0xac>
 8009304:	0792      	lsls	r2, r2, #30
 8009306:	bf58      	it	pl
 8009308:	6963      	ldrpl	r3, [r4, #20]
 800930a:	60a3      	str	r3, [r4, #8]
 800930c:	6923      	ldr	r3, [r4, #16]
 800930e:	b95b      	cbnz	r3, 8009328 <__swsetup_r+0xc8>
 8009310:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009314:	f003 0080 	and.w	r0, r3, #128	; 0x80
 8009318:	b280      	uxth	r0, r0
 800931a:	b130      	cbz	r0, 800932a <__swsetup_r+0xca>
 800931c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009320:	81a3      	strh	r3, [r4, #12]
 8009322:	f04f 30ff 	mov.w	r0, #4294967295
 8009326:	bd70      	pop	{r4, r5, r6, pc}
 8009328:	2000      	movs	r0, #0
 800932a:	bd70      	pop	{r4, r5, r6, pc}
 800932c:	20000218 	.word	0x20000218
 8009330:	0800b0d0 	.word	0x0800b0d0
 8009334:	0800b0f0 	.word	0x0800b0f0
 8009338:	0800b110 	.word	0x0800b110

0800933c <abort>:
 800933c:	b508      	push	{r3, lr}
 800933e:	2006      	movs	r0, #6
 8009340:	f000 fbae 	bl	8009aa0 <raise>
 8009344:	2001      	movs	r0, #1
 8009346:	f000 fcd7 	bl	8009cf8 <_exit>
	...

0800934c <__sflush_r>:
 800934c:	898a      	ldrh	r2, [r1, #12]
 800934e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009352:	4605      	mov	r5, r0
 8009354:	0710      	lsls	r0, r2, #28
 8009356:	460c      	mov	r4, r1
 8009358:	d459      	bmi.n	800940e <__sflush_r+0xc2>
 800935a:	684b      	ldr	r3, [r1, #4]
 800935c:	2b00      	cmp	r3, #0
 800935e:	dc02      	bgt.n	8009366 <__sflush_r+0x1a>
 8009360:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009362:	2b00      	cmp	r3, #0
 8009364:	dd17      	ble.n	8009396 <__sflush_r+0x4a>
 8009366:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009368:	b1ae      	cbz	r6, 8009396 <__sflush_r+0x4a>
 800936a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800936e:	2300      	movs	r3, #0
 8009370:	b292      	uxth	r2, r2
 8009372:	682f      	ldr	r7, [r5, #0]
 8009374:	602b      	str	r3, [r5, #0]
 8009376:	b10a      	cbz	r2, 800937c <__sflush_r+0x30>
 8009378:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800937a:	e015      	b.n	80093a8 <__sflush_r+0x5c>
 800937c:	6a21      	ldr	r1, [r4, #32]
 800937e:	2301      	movs	r3, #1
 8009380:	4628      	mov	r0, r5
 8009382:	47b0      	blx	r6
 8009384:	1c41      	adds	r1, r0, #1
 8009386:	d10f      	bne.n	80093a8 <__sflush_r+0x5c>
 8009388:	682b      	ldr	r3, [r5, #0]
 800938a:	b16b      	cbz	r3, 80093a8 <__sflush_r+0x5c>
 800938c:	2b1d      	cmp	r3, #29
 800938e:	d001      	beq.n	8009394 <__sflush_r+0x48>
 8009390:	2b16      	cmp	r3, #22
 8009392:	d103      	bne.n	800939c <__sflush_r+0x50>
 8009394:	602f      	str	r7, [r5, #0]
 8009396:	2000      	movs	r0, #0
 8009398:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800939c:	89a3      	ldrh	r3, [r4, #12]
 800939e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80093a2:	81a3      	strh	r3, [r4, #12]
 80093a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093a8:	89a3      	ldrh	r3, [r4, #12]
 80093aa:	075a      	lsls	r2, r3, #29
 80093ac:	d505      	bpl.n	80093ba <__sflush_r+0x6e>
 80093ae:	6863      	ldr	r3, [r4, #4]
 80093b0:	1ac0      	subs	r0, r0, r3
 80093b2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80093b4:	b10b      	cbz	r3, 80093ba <__sflush_r+0x6e>
 80093b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80093b8:	1ac0      	subs	r0, r0, r3
 80093ba:	2300      	movs	r3, #0
 80093bc:	4602      	mov	r2, r0
 80093be:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80093c0:	6a21      	ldr	r1, [r4, #32]
 80093c2:	4628      	mov	r0, r5
 80093c4:	47b0      	blx	r6
 80093c6:	1c43      	adds	r3, r0, #1
 80093c8:	89a3      	ldrh	r3, [r4, #12]
 80093ca:	d106      	bne.n	80093da <__sflush_r+0x8e>
 80093cc:	6829      	ldr	r1, [r5, #0]
 80093ce:	291d      	cmp	r1, #29
 80093d0:	d83a      	bhi.n	8009448 <__sflush_r+0xfc>
 80093d2:	4a21      	ldr	r2, [pc, #132]	; (8009458 <__sflush_r+0x10c>)
 80093d4:	40ca      	lsrs	r2, r1
 80093d6:	07d6      	lsls	r6, r2, #31
 80093d8:	d536      	bpl.n	8009448 <__sflush_r+0xfc>
 80093da:	2200      	movs	r2, #0
 80093dc:	6062      	str	r2, [r4, #4]
 80093de:	04d9      	lsls	r1, r3, #19
 80093e0:	6922      	ldr	r2, [r4, #16]
 80093e2:	6022      	str	r2, [r4, #0]
 80093e4:	d504      	bpl.n	80093f0 <__sflush_r+0xa4>
 80093e6:	1c42      	adds	r2, r0, #1
 80093e8:	d101      	bne.n	80093ee <__sflush_r+0xa2>
 80093ea:	682b      	ldr	r3, [r5, #0]
 80093ec:	b903      	cbnz	r3, 80093f0 <__sflush_r+0xa4>
 80093ee:	6560      	str	r0, [r4, #84]	; 0x54
 80093f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80093f2:	602f      	str	r7, [r5, #0]
 80093f4:	2900      	cmp	r1, #0
 80093f6:	d0ce      	beq.n	8009396 <__sflush_r+0x4a>
 80093f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80093fc:	4299      	cmp	r1, r3
 80093fe:	d002      	beq.n	8009406 <__sflush_r+0xba>
 8009400:	4628      	mov	r0, r5
 8009402:	f7ff fa09 	bl	8008818 <_free_r>
 8009406:	2000      	movs	r0, #0
 8009408:	6360      	str	r0, [r4, #52]	; 0x34
 800940a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800940e:	690f      	ldr	r7, [r1, #16]
 8009410:	2f00      	cmp	r7, #0
 8009412:	d0c0      	beq.n	8009396 <__sflush_r+0x4a>
 8009414:	0793      	lsls	r3, r2, #30
 8009416:	680e      	ldr	r6, [r1, #0]
 8009418:	bf08      	it	eq
 800941a:	694b      	ldreq	r3, [r1, #20]
 800941c:	600f      	str	r7, [r1, #0]
 800941e:	bf18      	it	ne
 8009420:	2300      	movne	r3, #0
 8009422:	ebc7 0806 	rsb	r8, r7, r6
 8009426:	608b      	str	r3, [r1, #8]
 8009428:	e002      	b.n	8009430 <__sflush_r+0xe4>
 800942a:	4407      	add	r7, r0
 800942c:	ebc0 0808 	rsb	r8, r0, r8
 8009430:	f1b8 0f00 	cmp.w	r8, #0
 8009434:	ddaf      	ble.n	8009396 <__sflush_r+0x4a>
 8009436:	4643      	mov	r3, r8
 8009438:	463a      	mov	r2, r7
 800943a:	6a21      	ldr	r1, [r4, #32]
 800943c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800943e:	4628      	mov	r0, r5
 8009440:	47b0      	blx	r6
 8009442:	2800      	cmp	r0, #0
 8009444:	dcf1      	bgt.n	800942a <__sflush_r+0xde>
 8009446:	89a3      	ldrh	r3, [r4, #12]
 8009448:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800944c:	81a3      	strh	r3, [r4, #12]
 800944e:	f04f 30ff 	mov.w	r0, #4294967295
 8009452:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009456:	bf00      	nop
 8009458:	20400001 	.word	0x20400001

0800945c <_fflush_r>:
 800945c:	b538      	push	{r3, r4, r5, lr}
 800945e:	690b      	ldr	r3, [r1, #16]
 8009460:	4605      	mov	r5, r0
 8009462:	460c      	mov	r4, r1
 8009464:	b1db      	cbz	r3, 800949e <_fflush_r+0x42>
 8009466:	b118      	cbz	r0, 8009470 <_fflush_r+0x14>
 8009468:	6983      	ldr	r3, [r0, #24]
 800946a:	b90b      	cbnz	r3, 8009470 <_fflush_r+0x14>
 800946c:	f000 f860 	bl	8009530 <__sinit>
 8009470:	4b0c      	ldr	r3, [pc, #48]	; (80094a4 <_fflush_r+0x48>)
 8009472:	429c      	cmp	r4, r3
 8009474:	d101      	bne.n	800947a <_fflush_r+0x1e>
 8009476:	686c      	ldr	r4, [r5, #4]
 8009478:	e008      	b.n	800948c <_fflush_r+0x30>
 800947a:	4b0b      	ldr	r3, [pc, #44]	; (80094a8 <_fflush_r+0x4c>)
 800947c:	429c      	cmp	r4, r3
 800947e:	d101      	bne.n	8009484 <_fflush_r+0x28>
 8009480:	68ac      	ldr	r4, [r5, #8]
 8009482:	e003      	b.n	800948c <_fflush_r+0x30>
 8009484:	4b09      	ldr	r3, [pc, #36]	; (80094ac <_fflush_r+0x50>)
 8009486:	429c      	cmp	r4, r3
 8009488:	bf08      	it	eq
 800948a:	68ec      	ldreq	r4, [r5, #12]
 800948c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009490:	b12b      	cbz	r3, 800949e <_fflush_r+0x42>
 8009492:	4621      	mov	r1, r4
 8009494:	4628      	mov	r0, r5
 8009496:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800949a:	f7ff bf57 	b.w	800934c <__sflush_r>
 800949e:	2000      	movs	r0, #0
 80094a0:	bd38      	pop	{r3, r4, r5, pc}
 80094a2:	bf00      	nop
 80094a4:	0800b0d0 	.word	0x0800b0d0
 80094a8:	0800b0f0 	.word	0x0800b0f0
 80094ac:	0800b110 	.word	0x0800b110

080094b0 <_cleanup_r>:
 80094b0:	4901      	ldr	r1, [pc, #4]	; (80094b8 <_cleanup_r+0x8>)
 80094b2:	f000 b8a9 	b.w	8009608 <_fwalk_reent>
 80094b6:	bf00      	nop
 80094b8:	0800945d 	.word	0x0800945d

080094bc <std.isra.0>:
 80094bc:	2300      	movs	r3, #0
 80094be:	b510      	push	{r4, lr}
 80094c0:	4604      	mov	r4, r0
 80094c2:	6003      	str	r3, [r0, #0]
 80094c4:	6043      	str	r3, [r0, #4]
 80094c6:	6083      	str	r3, [r0, #8]
 80094c8:	8181      	strh	r1, [r0, #12]
 80094ca:	6643      	str	r3, [r0, #100]	; 0x64
 80094cc:	81c2      	strh	r2, [r0, #14]
 80094ce:	6103      	str	r3, [r0, #16]
 80094d0:	6143      	str	r3, [r0, #20]
 80094d2:	6183      	str	r3, [r0, #24]
 80094d4:	4619      	mov	r1, r3
 80094d6:	2208      	movs	r2, #8
 80094d8:	305c      	adds	r0, #92	; 0x5c
 80094da:	f7ff f994 	bl	8008806 <memset>
 80094de:	4b05      	ldr	r3, [pc, #20]	; (80094f4 <std.isra.0+0x38>)
 80094e0:	6263      	str	r3, [r4, #36]	; 0x24
 80094e2:	4b05      	ldr	r3, [pc, #20]	; (80094f8 <std.isra.0+0x3c>)
 80094e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80094e6:	4b05      	ldr	r3, [pc, #20]	; (80094fc <std.isra.0+0x40>)
 80094e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80094ea:	4b05      	ldr	r3, [pc, #20]	; (8009500 <std.isra.0+0x44>)
 80094ec:	6224      	str	r4, [r4, #32]
 80094ee:	6323      	str	r3, [r4, #48]	; 0x30
 80094f0:	bd10      	pop	{r4, pc}
 80094f2:	bf00      	nop
 80094f4:	08009ad9 	.word	0x08009ad9
 80094f8:	08009afb 	.word	0x08009afb
 80094fc:	08009b33 	.word	0x08009b33
 8009500:	08009b57 	.word	0x08009b57

08009504 <__sfmoreglue>:
 8009504:	b570      	push	{r4, r5, r6, lr}
 8009506:	2368      	movs	r3, #104	; 0x68
 8009508:	1e4d      	subs	r5, r1, #1
 800950a:	435d      	muls	r5, r3
 800950c:	460e      	mov	r6, r1
 800950e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009512:	f7ff f9cf 	bl	80088b4 <_malloc_r>
 8009516:	4604      	mov	r4, r0
 8009518:	b140      	cbz	r0, 800952c <__sfmoreglue+0x28>
 800951a:	2100      	movs	r1, #0
 800951c:	e880 0042 	stmia.w	r0, {r1, r6}
 8009520:	300c      	adds	r0, #12
 8009522:	60a0      	str	r0, [r4, #8]
 8009524:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009528:	f7ff f96d 	bl	8008806 <memset>
 800952c:	4620      	mov	r0, r4
 800952e:	bd70      	pop	{r4, r5, r6, pc}

08009530 <__sinit>:
 8009530:	6983      	ldr	r3, [r0, #24]
 8009532:	b510      	push	{r4, lr}
 8009534:	4604      	mov	r4, r0
 8009536:	bb33      	cbnz	r3, 8009586 <__sinit+0x56>
 8009538:	6483      	str	r3, [r0, #72]	; 0x48
 800953a:	64c3      	str	r3, [r0, #76]	; 0x4c
 800953c:	6503      	str	r3, [r0, #80]	; 0x50
 800953e:	4b12      	ldr	r3, [pc, #72]	; (8009588 <__sinit+0x58>)
 8009540:	4a12      	ldr	r2, [pc, #72]	; (800958c <__sinit+0x5c>)
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	6282      	str	r2, [r0, #40]	; 0x28
 8009546:	4298      	cmp	r0, r3
 8009548:	bf04      	itt	eq
 800954a:	2301      	moveq	r3, #1
 800954c:	6183      	streq	r3, [r0, #24]
 800954e:	f000 f81f 	bl	8009590 <__sfp>
 8009552:	6060      	str	r0, [r4, #4]
 8009554:	4620      	mov	r0, r4
 8009556:	f000 f81b 	bl	8009590 <__sfp>
 800955a:	60a0      	str	r0, [r4, #8]
 800955c:	4620      	mov	r0, r4
 800955e:	f000 f817 	bl	8009590 <__sfp>
 8009562:	2200      	movs	r2, #0
 8009564:	60e0      	str	r0, [r4, #12]
 8009566:	2104      	movs	r1, #4
 8009568:	6860      	ldr	r0, [r4, #4]
 800956a:	f7ff ffa7 	bl	80094bc <std.isra.0>
 800956e:	2201      	movs	r2, #1
 8009570:	2109      	movs	r1, #9
 8009572:	68a0      	ldr	r0, [r4, #8]
 8009574:	f7ff ffa2 	bl	80094bc <std.isra.0>
 8009578:	2202      	movs	r2, #2
 800957a:	2112      	movs	r1, #18
 800957c:	68e0      	ldr	r0, [r4, #12]
 800957e:	f7ff ff9d 	bl	80094bc <std.isra.0>
 8009582:	2301      	movs	r3, #1
 8009584:	61a3      	str	r3, [r4, #24]
 8009586:	bd10      	pop	{r4, pc}
 8009588:	0800b098 	.word	0x0800b098
 800958c:	080094b1 	.word	0x080094b1

08009590 <__sfp>:
 8009590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009592:	4b1c      	ldr	r3, [pc, #112]	; (8009604 <__sfp+0x74>)
 8009594:	681e      	ldr	r6, [r3, #0]
 8009596:	69b3      	ldr	r3, [r6, #24]
 8009598:	4607      	mov	r7, r0
 800959a:	b913      	cbnz	r3, 80095a2 <__sfp+0x12>
 800959c:	4630      	mov	r0, r6
 800959e:	f7ff ffc7 	bl	8009530 <__sinit>
 80095a2:	3648      	adds	r6, #72	; 0x48
 80095a4:	68b4      	ldr	r4, [r6, #8]
 80095a6:	6873      	ldr	r3, [r6, #4]
 80095a8:	3b01      	subs	r3, #1
 80095aa:	d404      	bmi.n	80095b6 <__sfp+0x26>
 80095ac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80095b0:	b17d      	cbz	r5, 80095d2 <__sfp+0x42>
 80095b2:	3468      	adds	r4, #104	; 0x68
 80095b4:	e7f8      	b.n	80095a8 <__sfp+0x18>
 80095b6:	6833      	ldr	r3, [r6, #0]
 80095b8:	b10b      	cbz	r3, 80095be <__sfp+0x2e>
 80095ba:	6836      	ldr	r6, [r6, #0]
 80095bc:	e7f2      	b.n	80095a4 <__sfp+0x14>
 80095be:	2104      	movs	r1, #4
 80095c0:	4638      	mov	r0, r7
 80095c2:	f7ff ff9f 	bl	8009504 <__sfmoreglue>
 80095c6:	6030      	str	r0, [r6, #0]
 80095c8:	2800      	cmp	r0, #0
 80095ca:	d1f6      	bne.n	80095ba <__sfp+0x2a>
 80095cc:	230c      	movs	r3, #12
 80095ce:	603b      	str	r3, [r7, #0]
 80095d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80095d6:	81e3      	strh	r3, [r4, #14]
 80095d8:	2301      	movs	r3, #1
 80095da:	81a3      	strh	r3, [r4, #12]
 80095dc:	6665      	str	r5, [r4, #100]	; 0x64
 80095de:	6025      	str	r5, [r4, #0]
 80095e0:	60a5      	str	r5, [r4, #8]
 80095e2:	6065      	str	r5, [r4, #4]
 80095e4:	6125      	str	r5, [r4, #16]
 80095e6:	6165      	str	r5, [r4, #20]
 80095e8:	61a5      	str	r5, [r4, #24]
 80095ea:	2208      	movs	r2, #8
 80095ec:	4629      	mov	r1, r5
 80095ee:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80095f2:	f7ff f908 	bl	8008806 <memset>
 80095f6:	6365      	str	r5, [r4, #52]	; 0x34
 80095f8:	63a5      	str	r5, [r4, #56]	; 0x38
 80095fa:	64a5      	str	r5, [r4, #72]	; 0x48
 80095fc:	64e5      	str	r5, [r4, #76]	; 0x4c
 80095fe:	4620      	mov	r0, r4
 8009600:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009602:	bf00      	nop
 8009604:	0800b098 	.word	0x0800b098

08009608 <_fwalk_reent>:
 8009608:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800960c:	4680      	mov	r8, r0
 800960e:	4689      	mov	r9, r1
 8009610:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009614:	2600      	movs	r6, #0
 8009616:	b194      	cbz	r4, 800963e <_fwalk_reent+0x36>
 8009618:	68a5      	ldr	r5, [r4, #8]
 800961a:	6867      	ldr	r7, [r4, #4]
 800961c:	3f01      	subs	r7, #1
 800961e:	d40c      	bmi.n	800963a <_fwalk_reent+0x32>
 8009620:	89ab      	ldrh	r3, [r5, #12]
 8009622:	2b01      	cmp	r3, #1
 8009624:	d907      	bls.n	8009636 <_fwalk_reent+0x2e>
 8009626:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800962a:	3301      	adds	r3, #1
 800962c:	d003      	beq.n	8009636 <_fwalk_reent+0x2e>
 800962e:	4629      	mov	r1, r5
 8009630:	4640      	mov	r0, r8
 8009632:	47c8      	blx	r9
 8009634:	4306      	orrs	r6, r0
 8009636:	3568      	adds	r5, #104	; 0x68
 8009638:	e7f0      	b.n	800961c <_fwalk_reent+0x14>
 800963a:	6824      	ldr	r4, [r4, #0]
 800963c:	e7eb      	b.n	8009616 <_fwalk_reent+0xe>
 800963e:	4630      	mov	r0, r6
 8009640:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08009644 <__locale_ctype_ptr_l>:
 8009644:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8009648:	4770      	bx	lr

0800964a <__swhatbuf_r>:
 800964a:	b570      	push	{r4, r5, r6, lr}
 800964c:	460e      	mov	r6, r1
 800964e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009652:	2900      	cmp	r1, #0
 8009654:	b090      	sub	sp, #64	; 0x40
 8009656:	4614      	mov	r4, r2
 8009658:	461d      	mov	r5, r3
 800965a:	da06      	bge.n	800966a <__swhatbuf_r+0x20>
 800965c:	2300      	movs	r3, #0
 800965e:	602b      	str	r3, [r5, #0]
 8009660:	89b3      	ldrh	r3, [r6, #12]
 8009662:	061a      	lsls	r2, r3, #24
 8009664:	d50e      	bpl.n	8009684 <__swhatbuf_r+0x3a>
 8009666:	2340      	movs	r3, #64	; 0x40
 8009668:	e00e      	b.n	8009688 <__swhatbuf_r+0x3e>
 800966a:	aa01      	add	r2, sp, #4
 800966c:	f000 faa6 	bl	8009bbc <_fstat_r>
 8009670:	2800      	cmp	r0, #0
 8009672:	dbf3      	blt.n	800965c <__swhatbuf_r+0x12>
 8009674:	9a02      	ldr	r2, [sp, #8]
 8009676:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800967a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800967e:	425a      	negs	r2, r3
 8009680:	415a      	adcs	r2, r3
 8009682:	602a      	str	r2, [r5, #0]
 8009684:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009688:	2000      	movs	r0, #0
 800968a:	6023      	str	r3, [r4, #0]
 800968c:	b010      	add	sp, #64	; 0x40
 800968e:	bd70      	pop	{r4, r5, r6, pc}

08009690 <__smakebuf_r>:
 8009690:	898b      	ldrh	r3, [r1, #12]
 8009692:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009694:	079e      	lsls	r6, r3, #30
 8009696:	4605      	mov	r5, r0
 8009698:	460c      	mov	r4, r1
 800969a:	d410      	bmi.n	80096be <__smakebuf_r+0x2e>
 800969c:	ab01      	add	r3, sp, #4
 800969e:	466a      	mov	r2, sp
 80096a0:	f7ff ffd3 	bl	800964a <__swhatbuf_r>
 80096a4:	9900      	ldr	r1, [sp, #0]
 80096a6:	4606      	mov	r6, r0
 80096a8:	4628      	mov	r0, r5
 80096aa:	f7ff f903 	bl	80088b4 <_malloc_r>
 80096ae:	b968      	cbnz	r0, 80096cc <__smakebuf_r+0x3c>
 80096b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096b4:	059a      	lsls	r2, r3, #22
 80096b6:	d422      	bmi.n	80096fe <__smakebuf_r+0x6e>
 80096b8:	f043 0302 	orr.w	r3, r3, #2
 80096bc:	81a3      	strh	r3, [r4, #12]
 80096be:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80096c2:	6023      	str	r3, [r4, #0]
 80096c4:	6123      	str	r3, [r4, #16]
 80096c6:	2301      	movs	r3, #1
 80096c8:	6163      	str	r3, [r4, #20]
 80096ca:	e018      	b.n	80096fe <__smakebuf_r+0x6e>
 80096cc:	4b0d      	ldr	r3, [pc, #52]	; (8009704 <__smakebuf_r+0x74>)
 80096ce:	62ab      	str	r3, [r5, #40]	; 0x28
 80096d0:	89a3      	ldrh	r3, [r4, #12]
 80096d2:	6020      	str	r0, [r4, #0]
 80096d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80096d8:	81a3      	strh	r3, [r4, #12]
 80096da:	9b00      	ldr	r3, [sp, #0]
 80096dc:	6163      	str	r3, [r4, #20]
 80096de:	9b01      	ldr	r3, [sp, #4]
 80096e0:	6120      	str	r0, [r4, #16]
 80096e2:	b14b      	cbz	r3, 80096f8 <__smakebuf_r+0x68>
 80096e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80096e8:	4628      	mov	r0, r5
 80096ea:	f000 fa79 	bl	8009be0 <_isatty_r>
 80096ee:	b118      	cbz	r0, 80096f8 <__smakebuf_r+0x68>
 80096f0:	89a3      	ldrh	r3, [r4, #12]
 80096f2:	f043 0301 	orr.w	r3, r3, #1
 80096f6:	81a3      	strh	r3, [r4, #12]
 80096f8:	89a0      	ldrh	r0, [r4, #12]
 80096fa:	4330      	orrs	r0, r6
 80096fc:	81a0      	strh	r0, [r4, #12]
 80096fe:	b002      	add	sp, #8
 8009700:	bd70      	pop	{r4, r5, r6, pc}
 8009702:	bf00      	nop
 8009704:	080094b1 	.word	0x080094b1

08009708 <__ascii_mbtowc>:
 8009708:	b082      	sub	sp, #8
 800970a:	b901      	cbnz	r1, 800970e <__ascii_mbtowc+0x6>
 800970c:	a901      	add	r1, sp, #4
 800970e:	b13a      	cbz	r2, 8009720 <__ascii_mbtowc+0x18>
 8009710:	b143      	cbz	r3, 8009724 <__ascii_mbtowc+0x1c>
 8009712:	7813      	ldrb	r3, [r2, #0]
 8009714:	600b      	str	r3, [r1, #0]
 8009716:	7812      	ldrb	r2, [r2, #0]
 8009718:	1c10      	adds	r0, r2, #0
 800971a:	bf18      	it	ne
 800971c:	2001      	movne	r0, #1
 800971e:	e003      	b.n	8009728 <__ascii_mbtowc+0x20>
 8009720:	4610      	mov	r0, r2
 8009722:	e001      	b.n	8009728 <__ascii_mbtowc+0x20>
 8009724:	f06f 0001 	mvn.w	r0, #1
 8009728:	b002      	add	sp, #8
 800972a:	4770      	bx	lr

0800972c <memmove>:
 800972c:	4288      	cmp	r0, r1
 800972e:	b510      	push	{r4, lr}
 8009730:	eb01 0302 	add.w	r3, r1, r2
 8009734:	d801      	bhi.n	800973a <memmove+0xe>
 8009736:	1e42      	subs	r2, r0, #1
 8009738:	e00b      	b.n	8009752 <memmove+0x26>
 800973a:	4298      	cmp	r0, r3
 800973c:	d2fb      	bcs.n	8009736 <memmove+0xa>
 800973e:	1881      	adds	r1, r0, r2
 8009740:	1ad2      	subs	r2, r2, r3
 8009742:	42d3      	cmn	r3, r2
 8009744:	d004      	beq.n	8009750 <memmove+0x24>
 8009746:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800974a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800974e:	e7f8      	b.n	8009742 <memmove+0x16>
 8009750:	bd10      	pop	{r4, pc}
 8009752:	4299      	cmp	r1, r3
 8009754:	d004      	beq.n	8009760 <memmove+0x34>
 8009756:	f811 4b01 	ldrb.w	r4, [r1], #1
 800975a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800975e:	e7f8      	b.n	8009752 <memmove+0x26>
 8009760:	bd10      	pop	{r4, pc}

08009762 <__malloc_lock>:
 8009762:	4770      	bx	lr

08009764 <__malloc_unlock>:
 8009764:	4770      	bx	lr

08009766 <_realloc_r>:
 8009766:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009768:	4607      	mov	r7, r0
 800976a:	4615      	mov	r5, r2
 800976c:	460e      	mov	r6, r1
 800976e:	b921      	cbnz	r1, 800977a <_realloc_r+0x14>
 8009770:	4611      	mov	r1, r2
 8009772:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009776:	f7ff b89d 	b.w	80088b4 <_malloc_r>
 800977a:	b91a      	cbnz	r2, 8009784 <_realloc_r+0x1e>
 800977c:	f7ff f84c 	bl	8008818 <_free_r>
 8009780:	4628      	mov	r0, r5
 8009782:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009784:	f000 fa4e 	bl	8009c24 <_malloc_usable_size_r>
 8009788:	4285      	cmp	r5, r0
 800978a:	d90e      	bls.n	80097aa <_realloc_r+0x44>
 800978c:	4629      	mov	r1, r5
 800978e:	4638      	mov	r0, r7
 8009790:	f7ff f890 	bl	80088b4 <_malloc_r>
 8009794:	4604      	mov	r4, r0
 8009796:	b150      	cbz	r0, 80097ae <_realloc_r+0x48>
 8009798:	4631      	mov	r1, r6
 800979a:	462a      	mov	r2, r5
 800979c:	f7ff f828 	bl	80087f0 <memcpy>
 80097a0:	4631      	mov	r1, r6
 80097a2:	4638      	mov	r0, r7
 80097a4:	f7ff f838 	bl	8008818 <_free_r>
 80097a8:	e001      	b.n	80097ae <_realloc_r+0x48>
 80097aa:	4630      	mov	r0, r6
 80097ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80097ae:	4620      	mov	r0, r4
 80097b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080097b2 <__ssputs_r>:
 80097b2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097b6:	688e      	ldr	r6, [r1, #8]
 80097b8:	429e      	cmp	r6, r3
 80097ba:	4682      	mov	sl, r0
 80097bc:	460c      	mov	r4, r1
 80097be:	4691      	mov	r9, r2
 80097c0:	4698      	mov	r8, r3
 80097c2:	d83e      	bhi.n	8009842 <__ssputs_r+0x90>
 80097c4:	898a      	ldrh	r2, [r1, #12]
 80097c6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80097ca:	d03a      	beq.n	8009842 <__ssputs_r+0x90>
 80097cc:	6825      	ldr	r5, [r4, #0]
 80097ce:	6909      	ldr	r1, [r1, #16]
 80097d0:	1a6f      	subs	r7, r5, r1
 80097d2:	6965      	ldr	r5, [r4, #20]
 80097d4:	2302      	movs	r3, #2
 80097d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80097da:	fb95 f5f3 	sdiv	r5, r5, r3
 80097de:	1c7b      	adds	r3, r7, #1
 80097e0:	4443      	add	r3, r8
 80097e2:	429d      	cmp	r5, r3
 80097e4:	bf38      	it	cc
 80097e6:	461d      	movcc	r5, r3
 80097e8:	0553      	lsls	r3, r2, #21
 80097ea:	d50f      	bpl.n	800980c <__ssputs_r+0x5a>
 80097ec:	4629      	mov	r1, r5
 80097ee:	f7ff f861 	bl	80088b4 <_malloc_r>
 80097f2:	4606      	mov	r6, r0
 80097f4:	b198      	cbz	r0, 800981e <__ssputs_r+0x6c>
 80097f6:	463a      	mov	r2, r7
 80097f8:	6921      	ldr	r1, [r4, #16]
 80097fa:	f7fe fff9 	bl	80087f0 <memcpy>
 80097fe:	89a3      	ldrh	r3, [r4, #12]
 8009800:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009804:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009808:	81a3      	strh	r3, [r4, #12]
 800980a:	e013      	b.n	8009834 <__ssputs_r+0x82>
 800980c:	462a      	mov	r2, r5
 800980e:	f7ff ffaa 	bl	8009766 <_realloc_r>
 8009812:	4606      	mov	r6, r0
 8009814:	b970      	cbnz	r0, 8009834 <__ssputs_r+0x82>
 8009816:	6921      	ldr	r1, [r4, #16]
 8009818:	4650      	mov	r0, sl
 800981a:	f7fe fffd 	bl	8008818 <_free_r>
 800981e:	230c      	movs	r3, #12
 8009820:	f8ca 3000 	str.w	r3, [sl]
 8009824:	89a3      	ldrh	r3, [r4, #12]
 8009826:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800982a:	81a3      	strh	r3, [r4, #12]
 800982c:	f04f 30ff 	mov.w	r0, #4294967295
 8009830:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009834:	6126      	str	r6, [r4, #16]
 8009836:	6165      	str	r5, [r4, #20]
 8009838:	443e      	add	r6, r7
 800983a:	1bed      	subs	r5, r5, r7
 800983c:	6026      	str	r6, [r4, #0]
 800983e:	60a5      	str	r5, [r4, #8]
 8009840:	4646      	mov	r6, r8
 8009842:	4546      	cmp	r6, r8
 8009844:	bf28      	it	cs
 8009846:	4646      	movcs	r6, r8
 8009848:	4632      	mov	r2, r6
 800984a:	4649      	mov	r1, r9
 800984c:	6820      	ldr	r0, [r4, #0]
 800984e:	f7ff ff6d 	bl	800972c <memmove>
 8009852:	68a3      	ldr	r3, [r4, #8]
 8009854:	1b9b      	subs	r3, r3, r6
 8009856:	60a3      	str	r3, [r4, #8]
 8009858:	6823      	ldr	r3, [r4, #0]
 800985a:	441e      	add	r6, r3
 800985c:	6026      	str	r6, [r4, #0]
 800985e:	2000      	movs	r0, #0
 8009860:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08009864 <_svfiprintf_r>:
 8009864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009868:	b09d      	sub	sp, #116	; 0x74
 800986a:	4680      	mov	r8, r0
 800986c:	9303      	str	r3, [sp, #12]
 800986e:	898b      	ldrh	r3, [r1, #12]
 8009870:	061c      	lsls	r4, r3, #24
 8009872:	460d      	mov	r5, r1
 8009874:	4616      	mov	r6, r2
 8009876:	d50d      	bpl.n	8009894 <_svfiprintf_r+0x30>
 8009878:	690b      	ldr	r3, [r1, #16]
 800987a:	b95b      	cbnz	r3, 8009894 <_svfiprintf_r+0x30>
 800987c:	2140      	movs	r1, #64	; 0x40
 800987e:	f7ff f819 	bl	80088b4 <_malloc_r>
 8009882:	6028      	str	r0, [r5, #0]
 8009884:	6128      	str	r0, [r5, #16]
 8009886:	b918      	cbnz	r0, 8009890 <_svfiprintf_r+0x2c>
 8009888:	230c      	movs	r3, #12
 800988a:	f8c8 3000 	str.w	r3, [r8]
 800988e:	e0cd      	b.n	8009a2c <_svfiprintf_r+0x1c8>
 8009890:	2340      	movs	r3, #64	; 0x40
 8009892:	616b      	str	r3, [r5, #20]
 8009894:	2300      	movs	r3, #0
 8009896:	9309      	str	r3, [sp, #36]	; 0x24
 8009898:	2320      	movs	r3, #32
 800989a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800989e:	f8df b19c 	ldr.w	fp, [pc, #412]	; 8009a3c <_svfiprintf_r+0x1d8>
 80098a2:	2330      	movs	r3, #48	; 0x30
 80098a4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80098a8:	4637      	mov	r7, r6
 80098aa:	463c      	mov	r4, r7
 80098ac:	f814 3b01 	ldrb.w	r3, [r4], #1
 80098b0:	b91b      	cbnz	r3, 80098ba <_svfiprintf_r+0x56>
 80098b2:	ebb7 0906 	subs.w	r9, r7, r6
 80098b6:	d010      	beq.n	80098da <_svfiprintf_r+0x76>
 80098b8:	e003      	b.n	80098c2 <_svfiprintf_r+0x5e>
 80098ba:	2b25      	cmp	r3, #37	; 0x25
 80098bc:	d0f9      	beq.n	80098b2 <_svfiprintf_r+0x4e>
 80098be:	4627      	mov	r7, r4
 80098c0:	e7f3      	b.n	80098aa <_svfiprintf_r+0x46>
 80098c2:	464b      	mov	r3, r9
 80098c4:	4632      	mov	r2, r6
 80098c6:	4629      	mov	r1, r5
 80098c8:	4640      	mov	r0, r8
 80098ca:	f7ff ff72 	bl	80097b2 <__ssputs_r>
 80098ce:	3001      	adds	r0, #1
 80098d0:	f000 80a7 	beq.w	8009a22 <_svfiprintf_r+0x1be>
 80098d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098d6:	444b      	add	r3, r9
 80098d8:	9309      	str	r3, [sp, #36]	; 0x24
 80098da:	783b      	ldrb	r3, [r7, #0]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	f000 80a0 	beq.w	8009a22 <_svfiprintf_r+0x1be>
 80098e2:	2300      	movs	r3, #0
 80098e4:	f04f 32ff 	mov.w	r2, #4294967295
 80098e8:	9304      	str	r3, [sp, #16]
 80098ea:	9307      	str	r3, [sp, #28]
 80098ec:	9205      	str	r2, [sp, #20]
 80098ee:	9306      	str	r3, [sp, #24]
 80098f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80098f4:	931a      	str	r3, [sp, #104]	; 0x68
 80098f6:	2601      	movs	r6, #1
 80098f8:	2205      	movs	r2, #5
 80098fa:	7821      	ldrb	r1, [r4, #0]
 80098fc:	484e      	ldr	r0, [pc, #312]	; (8009a38 <_svfiprintf_r+0x1d4>)
 80098fe:	f7f6 fc87 	bl	8000210 <memchr>
 8009902:	1c67      	adds	r7, r4, #1
 8009904:	9b04      	ldr	r3, [sp, #16]
 8009906:	b138      	cbz	r0, 8009918 <_svfiprintf_r+0xb4>
 8009908:	4a4b      	ldr	r2, [pc, #300]	; (8009a38 <_svfiprintf_r+0x1d4>)
 800990a:	1a80      	subs	r0, r0, r2
 800990c:	fa06 f000 	lsl.w	r0, r6, r0
 8009910:	4318      	orrs	r0, r3
 8009912:	9004      	str	r0, [sp, #16]
 8009914:	463c      	mov	r4, r7
 8009916:	e7ef      	b.n	80098f8 <_svfiprintf_r+0x94>
 8009918:	06d9      	lsls	r1, r3, #27
 800991a:	bf44      	itt	mi
 800991c:	2220      	movmi	r2, #32
 800991e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009922:	071a      	lsls	r2, r3, #28
 8009924:	bf44      	itt	mi
 8009926:	222b      	movmi	r2, #43	; 0x2b
 8009928:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800992c:	7822      	ldrb	r2, [r4, #0]
 800992e:	2a2a      	cmp	r2, #42	; 0x2a
 8009930:	d003      	beq.n	800993a <_svfiprintf_r+0xd6>
 8009932:	9a07      	ldr	r2, [sp, #28]
 8009934:	2100      	movs	r1, #0
 8009936:	200a      	movs	r0, #10
 8009938:	e00b      	b.n	8009952 <_svfiprintf_r+0xee>
 800993a:	9a03      	ldr	r2, [sp, #12]
 800993c:	1d11      	adds	r1, r2, #4
 800993e:	6812      	ldr	r2, [r2, #0]
 8009940:	9103      	str	r1, [sp, #12]
 8009942:	2a00      	cmp	r2, #0
 8009944:	da10      	bge.n	8009968 <_svfiprintf_r+0x104>
 8009946:	4252      	negs	r2, r2
 8009948:	f043 0002 	orr.w	r0, r3, #2
 800994c:	9207      	str	r2, [sp, #28]
 800994e:	9004      	str	r0, [sp, #16]
 8009950:	e00b      	b.n	800996a <_svfiprintf_r+0x106>
 8009952:	4627      	mov	r7, r4
 8009954:	3401      	adds	r4, #1
 8009956:	783b      	ldrb	r3, [r7, #0]
 8009958:	3b30      	subs	r3, #48	; 0x30
 800995a:	2b09      	cmp	r3, #9
 800995c:	d803      	bhi.n	8009966 <_svfiprintf_r+0x102>
 800995e:	fb00 3202 	mla	r2, r0, r2, r3
 8009962:	2101      	movs	r1, #1
 8009964:	e7f5      	b.n	8009952 <_svfiprintf_r+0xee>
 8009966:	b101      	cbz	r1, 800996a <_svfiprintf_r+0x106>
 8009968:	9207      	str	r2, [sp, #28]
 800996a:	783b      	ldrb	r3, [r7, #0]
 800996c:	2b2e      	cmp	r3, #46	; 0x2e
 800996e:	d11e      	bne.n	80099ae <_svfiprintf_r+0x14a>
 8009970:	787b      	ldrb	r3, [r7, #1]
 8009972:	2b2a      	cmp	r3, #42	; 0x2a
 8009974:	d10a      	bne.n	800998c <_svfiprintf_r+0x128>
 8009976:	9b03      	ldr	r3, [sp, #12]
 8009978:	1d1a      	adds	r2, r3, #4
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	9203      	str	r2, [sp, #12]
 800997e:	2b00      	cmp	r3, #0
 8009980:	bfb8      	it	lt
 8009982:	f04f 33ff 	movlt.w	r3, #4294967295
 8009986:	3702      	adds	r7, #2
 8009988:	9305      	str	r3, [sp, #20]
 800998a:	e010      	b.n	80099ae <_svfiprintf_r+0x14a>
 800998c:	2300      	movs	r3, #0
 800998e:	9305      	str	r3, [sp, #20]
 8009990:	1c78      	adds	r0, r7, #1
 8009992:	4619      	mov	r1, r3
 8009994:	240a      	movs	r4, #10
 8009996:	4607      	mov	r7, r0
 8009998:	3001      	adds	r0, #1
 800999a:	783a      	ldrb	r2, [r7, #0]
 800999c:	3a30      	subs	r2, #48	; 0x30
 800999e:	2a09      	cmp	r2, #9
 80099a0:	d803      	bhi.n	80099aa <_svfiprintf_r+0x146>
 80099a2:	fb04 2101 	mla	r1, r4, r1, r2
 80099a6:	2301      	movs	r3, #1
 80099a8:	e7f5      	b.n	8009996 <_svfiprintf_r+0x132>
 80099aa:	b103      	cbz	r3, 80099ae <_svfiprintf_r+0x14a>
 80099ac:	9105      	str	r1, [sp, #20]
 80099ae:	2203      	movs	r2, #3
 80099b0:	7839      	ldrb	r1, [r7, #0]
 80099b2:	4822      	ldr	r0, [pc, #136]	; (8009a3c <_svfiprintf_r+0x1d8>)
 80099b4:	f7f6 fc2c 	bl	8000210 <memchr>
 80099b8:	b140      	cbz	r0, 80099cc <_svfiprintf_r+0x168>
 80099ba:	2340      	movs	r3, #64	; 0x40
 80099bc:	ebcb 0000 	rsb	r0, fp, r0
 80099c0:	fa03 f000 	lsl.w	r0, r3, r0
 80099c4:	9b04      	ldr	r3, [sp, #16]
 80099c6:	4318      	orrs	r0, r3
 80099c8:	9004      	str	r0, [sp, #16]
 80099ca:	3701      	adds	r7, #1
 80099cc:	7839      	ldrb	r1, [r7, #0]
 80099ce:	481c      	ldr	r0, [pc, #112]	; (8009a40 <_svfiprintf_r+0x1dc>)
 80099d0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80099d4:	2206      	movs	r2, #6
 80099d6:	1c7e      	adds	r6, r7, #1
 80099d8:	f7f6 fc1a 	bl	8000210 <memchr>
 80099dc:	b188      	cbz	r0, 8009a02 <_svfiprintf_r+0x19e>
 80099de:	4b19      	ldr	r3, [pc, #100]	; (8009a44 <_svfiprintf_r+0x1e0>)
 80099e0:	b933      	cbnz	r3, 80099f0 <_svfiprintf_r+0x18c>
 80099e2:	9b03      	ldr	r3, [sp, #12]
 80099e4:	3307      	adds	r3, #7
 80099e6:	f023 0307 	bic.w	r3, r3, #7
 80099ea:	3308      	adds	r3, #8
 80099ec:	9303      	str	r3, [sp, #12]
 80099ee:	e014      	b.n	8009a1a <_svfiprintf_r+0x1b6>
 80099f0:	ab03      	add	r3, sp, #12
 80099f2:	9300      	str	r3, [sp, #0]
 80099f4:	462a      	mov	r2, r5
 80099f6:	4b14      	ldr	r3, [pc, #80]	; (8009a48 <_svfiprintf_r+0x1e4>)
 80099f8:	a904      	add	r1, sp, #16
 80099fa:	4640      	mov	r0, r8
 80099fc:	f3af 8000 	nop.w
 8009a00:	e007      	b.n	8009a12 <_svfiprintf_r+0x1ae>
 8009a02:	ab03      	add	r3, sp, #12
 8009a04:	9300      	str	r3, [sp, #0]
 8009a06:	462a      	mov	r2, r5
 8009a08:	4b0f      	ldr	r3, [pc, #60]	; (8009a48 <_svfiprintf_r+0x1e4>)
 8009a0a:	a904      	add	r1, sp, #16
 8009a0c:	4640      	mov	r0, r8
 8009a0e:	f7ff f96b 	bl	8008ce8 <_printf_i>
 8009a12:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009a16:	4682      	mov	sl, r0
 8009a18:	d003      	beq.n	8009a22 <_svfiprintf_r+0x1be>
 8009a1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a1c:	4453      	add	r3, sl
 8009a1e:	9309      	str	r3, [sp, #36]	; 0x24
 8009a20:	e742      	b.n	80098a8 <_svfiprintf_r+0x44>
 8009a22:	89ab      	ldrh	r3, [r5, #12]
 8009a24:	065b      	lsls	r3, r3, #25
 8009a26:	d401      	bmi.n	8009a2c <_svfiprintf_r+0x1c8>
 8009a28:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009a2a:	e001      	b.n	8009a30 <_svfiprintf_r+0x1cc>
 8009a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a30:	b01d      	add	sp, #116	; 0x74
 8009a32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a36:	bf00      	nop
 8009a38:	0800b09c 	.word	0x0800b09c
 8009a3c:	0800b0a2 	.word	0x0800b0a2
 8009a40:	0800b0a6 	.word	0x0800b0a6
 8009a44:	00000000 	.word	0x00000000
 8009a48:	080097b3 	.word	0x080097b3

08009a4c <_raise_r>:
 8009a4c:	291f      	cmp	r1, #31
 8009a4e:	b538      	push	{r3, r4, r5, lr}
 8009a50:	4604      	mov	r4, r0
 8009a52:	460d      	mov	r5, r1
 8009a54:	d904      	bls.n	8009a60 <_raise_r+0x14>
 8009a56:	2316      	movs	r3, #22
 8009a58:	6003      	str	r3, [r0, #0]
 8009a5a:	f04f 30ff 	mov.w	r0, #4294967295
 8009a5e:	bd38      	pop	{r3, r4, r5, pc}
 8009a60:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009a62:	b112      	cbz	r2, 8009a6a <_raise_r+0x1e>
 8009a64:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009a68:	b94b      	cbnz	r3, 8009a7e <_raise_r+0x32>
 8009a6a:	4620      	mov	r0, r4
 8009a6c:	f000 f832 	bl	8009ad4 <_getpid_r>
 8009a70:	462a      	mov	r2, r5
 8009a72:	4601      	mov	r1, r0
 8009a74:	4620      	mov	r0, r4
 8009a76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a7a:	f000 b819 	b.w	8009ab0 <_kill_r>
 8009a7e:	2b01      	cmp	r3, #1
 8009a80:	d00c      	beq.n	8009a9c <_raise_r+0x50>
 8009a82:	1c59      	adds	r1, r3, #1
 8009a84:	d103      	bne.n	8009a8e <_raise_r+0x42>
 8009a86:	2316      	movs	r3, #22
 8009a88:	6003      	str	r3, [r0, #0]
 8009a8a:	2001      	movs	r0, #1
 8009a8c:	bd38      	pop	{r3, r4, r5, pc}
 8009a8e:	2400      	movs	r4, #0
 8009a90:	4628      	mov	r0, r5
 8009a92:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009a96:	4798      	blx	r3
 8009a98:	4620      	mov	r0, r4
 8009a9a:	bd38      	pop	{r3, r4, r5, pc}
 8009a9c:	2000      	movs	r0, #0
 8009a9e:	bd38      	pop	{r3, r4, r5, pc}

08009aa0 <raise>:
 8009aa0:	4b02      	ldr	r3, [pc, #8]	; (8009aac <raise+0xc>)
 8009aa2:	4601      	mov	r1, r0
 8009aa4:	6818      	ldr	r0, [r3, #0]
 8009aa6:	f7ff bfd1 	b.w	8009a4c <_raise_r>
 8009aaa:	bf00      	nop
 8009aac:	20000218 	.word	0x20000218

08009ab0 <_kill_r>:
 8009ab0:	b538      	push	{r3, r4, r5, lr}
 8009ab2:	4c07      	ldr	r4, [pc, #28]	; (8009ad0 <_kill_r+0x20>)
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	4605      	mov	r5, r0
 8009ab8:	4608      	mov	r0, r1
 8009aba:	4611      	mov	r1, r2
 8009abc:	6023      	str	r3, [r4, #0]
 8009abe:	f000 f8ed 	bl	8009c9c <_kill>
 8009ac2:	1c43      	adds	r3, r0, #1
 8009ac4:	d102      	bne.n	8009acc <_kill_r+0x1c>
 8009ac6:	6823      	ldr	r3, [r4, #0]
 8009ac8:	b103      	cbz	r3, 8009acc <_kill_r+0x1c>
 8009aca:	602b      	str	r3, [r5, #0]
 8009acc:	bd38      	pop	{r3, r4, r5, pc}
 8009ace:	bf00      	nop
 8009ad0:	2000680c 	.word	0x2000680c

08009ad4 <_getpid_r>:
 8009ad4:	f000 b8d2 	b.w	8009c7c <_getpid>

08009ad8 <__sread>:
 8009ad8:	b510      	push	{r4, lr}
 8009ada:	460c      	mov	r4, r1
 8009adc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ae0:	f000 f8aa 	bl	8009c38 <_read_r>
 8009ae4:	2800      	cmp	r0, #0
 8009ae6:	bfab      	itete	ge
 8009ae8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009aea:	89a3      	ldrhlt	r3, [r4, #12]
 8009aec:	181b      	addge	r3, r3, r0
 8009aee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009af2:	bfac      	ite	ge
 8009af4:	6563      	strge	r3, [r4, #84]	; 0x54
 8009af6:	81a3      	strhlt	r3, [r4, #12]
 8009af8:	bd10      	pop	{r4, pc}

08009afa <__swrite>:
 8009afa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009afe:	461f      	mov	r7, r3
 8009b00:	898b      	ldrh	r3, [r1, #12]
 8009b02:	05db      	lsls	r3, r3, #23
 8009b04:	4605      	mov	r5, r0
 8009b06:	460c      	mov	r4, r1
 8009b08:	4616      	mov	r6, r2
 8009b0a:	d505      	bpl.n	8009b18 <__swrite+0x1e>
 8009b0c:	2302      	movs	r3, #2
 8009b0e:	2200      	movs	r2, #0
 8009b10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b14:	f000 f874 	bl	8009c00 <_lseek_r>
 8009b18:	89a3      	ldrh	r3, [r4, #12]
 8009b1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009b22:	81a3      	strh	r3, [r4, #12]
 8009b24:	4632      	mov	r2, r6
 8009b26:	463b      	mov	r3, r7
 8009b28:	4628      	mov	r0, r5
 8009b2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b2e:	f000 b823 	b.w	8009b78 <_write_r>

08009b32 <__sseek>:
 8009b32:	b510      	push	{r4, lr}
 8009b34:	460c      	mov	r4, r1
 8009b36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b3a:	f000 f861 	bl	8009c00 <_lseek_r>
 8009b3e:	1c43      	adds	r3, r0, #1
 8009b40:	89a3      	ldrh	r3, [r4, #12]
 8009b42:	bf15      	itete	ne
 8009b44:	6560      	strne	r0, [r4, #84]	; 0x54
 8009b46:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009b4a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009b4e:	81a3      	strheq	r3, [r4, #12]
 8009b50:	bf18      	it	ne
 8009b52:	81a3      	strhne	r3, [r4, #12]
 8009b54:	bd10      	pop	{r4, pc}

08009b56 <__sclose>:
 8009b56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b5a:	f000 b81f 	b.w	8009b9c <_close_r>

08009b5e <__ascii_wctomb>:
 8009b5e:	b149      	cbz	r1, 8009b74 <__ascii_wctomb+0x16>
 8009b60:	2aff      	cmp	r2, #255	; 0xff
 8009b62:	bf85      	ittet	hi
 8009b64:	238a      	movhi	r3, #138	; 0x8a
 8009b66:	6003      	strhi	r3, [r0, #0]
 8009b68:	700a      	strbls	r2, [r1, #0]
 8009b6a:	f04f 30ff 	movhi.w	r0, #4294967295
 8009b6e:	bf98      	it	ls
 8009b70:	2001      	movls	r0, #1
 8009b72:	4770      	bx	lr
 8009b74:	4608      	mov	r0, r1
 8009b76:	4770      	bx	lr

08009b78 <_write_r>:
 8009b78:	b538      	push	{r3, r4, r5, lr}
 8009b7a:	4c07      	ldr	r4, [pc, #28]	; (8009b98 <_write_r+0x20>)
 8009b7c:	4605      	mov	r5, r0
 8009b7e:	4608      	mov	r0, r1
 8009b80:	4611      	mov	r1, r2
 8009b82:	2200      	movs	r2, #0
 8009b84:	6022      	str	r2, [r4, #0]
 8009b86:	461a      	mov	r2, r3
 8009b88:	f000 f8ae 	bl	8009ce8 <_write>
 8009b8c:	1c43      	adds	r3, r0, #1
 8009b8e:	d102      	bne.n	8009b96 <_write_r+0x1e>
 8009b90:	6823      	ldr	r3, [r4, #0]
 8009b92:	b103      	cbz	r3, 8009b96 <_write_r+0x1e>
 8009b94:	602b      	str	r3, [r5, #0]
 8009b96:	bd38      	pop	{r3, r4, r5, pc}
 8009b98:	2000680c 	.word	0x2000680c

08009b9c <_close_r>:
 8009b9c:	b538      	push	{r3, r4, r5, lr}
 8009b9e:	4c06      	ldr	r4, [pc, #24]	; (8009bb8 <_close_r+0x1c>)
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	4605      	mov	r5, r0
 8009ba4:	4608      	mov	r0, r1
 8009ba6:	6023      	str	r3, [r4, #0]
 8009ba8:	f000 f858 	bl	8009c5c <_close>
 8009bac:	1c43      	adds	r3, r0, #1
 8009bae:	d102      	bne.n	8009bb6 <_close_r+0x1a>
 8009bb0:	6823      	ldr	r3, [r4, #0]
 8009bb2:	b103      	cbz	r3, 8009bb6 <_close_r+0x1a>
 8009bb4:	602b      	str	r3, [r5, #0]
 8009bb6:	bd38      	pop	{r3, r4, r5, pc}
 8009bb8:	2000680c 	.word	0x2000680c

08009bbc <_fstat_r>:
 8009bbc:	b538      	push	{r3, r4, r5, lr}
 8009bbe:	4c07      	ldr	r4, [pc, #28]	; (8009bdc <_fstat_r+0x20>)
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	4605      	mov	r5, r0
 8009bc4:	4608      	mov	r0, r1
 8009bc6:	4611      	mov	r1, r2
 8009bc8:	6023      	str	r3, [r4, #0]
 8009bca:	f000 f84f 	bl	8009c6c <_fstat>
 8009bce:	1c43      	adds	r3, r0, #1
 8009bd0:	d102      	bne.n	8009bd8 <_fstat_r+0x1c>
 8009bd2:	6823      	ldr	r3, [r4, #0]
 8009bd4:	b103      	cbz	r3, 8009bd8 <_fstat_r+0x1c>
 8009bd6:	602b      	str	r3, [r5, #0]
 8009bd8:	bd38      	pop	{r3, r4, r5, pc}
 8009bda:	bf00      	nop
 8009bdc:	2000680c 	.word	0x2000680c

08009be0 <_isatty_r>:
 8009be0:	b538      	push	{r3, r4, r5, lr}
 8009be2:	4c06      	ldr	r4, [pc, #24]	; (8009bfc <_isatty_r+0x1c>)
 8009be4:	2300      	movs	r3, #0
 8009be6:	4605      	mov	r5, r0
 8009be8:	4608      	mov	r0, r1
 8009bea:	6023      	str	r3, [r4, #0]
 8009bec:	f000 f84e 	bl	8009c8c <_isatty>
 8009bf0:	1c43      	adds	r3, r0, #1
 8009bf2:	d102      	bne.n	8009bfa <_isatty_r+0x1a>
 8009bf4:	6823      	ldr	r3, [r4, #0]
 8009bf6:	b103      	cbz	r3, 8009bfa <_isatty_r+0x1a>
 8009bf8:	602b      	str	r3, [r5, #0]
 8009bfa:	bd38      	pop	{r3, r4, r5, pc}
 8009bfc:	2000680c 	.word	0x2000680c

08009c00 <_lseek_r>:
 8009c00:	b538      	push	{r3, r4, r5, lr}
 8009c02:	4c07      	ldr	r4, [pc, #28]	; (8009c20 <_lseek_r+0x20>)
 8009c04:	4605      	mov	r5, r0
 8009c06:	4608      	mov	r0, r1
 8009c08:	4611      	mov	r1, r2
 8009c0a:	2200      	movs	r2, #0
 8009c0c:	6022      	str	r2, [r4, #0]
 8009c0e:	461a      	mov	r2, r3
 8009c10:	f000 f84c 	bl	8009cac <_lseek>
 8009c14:	1c43      	adds	r3, r0, #1
 8009c16:	d102      	bne.n	8009c1e <_lseek_r+0x1e>
 8009c18:	6823      	ldr	r3, [r4, #0]
 8009c1a:	b103      	cbz	r3, 8009c1e <_lseek_r+0x1e>
 8009c1c:	602b      	str	r3, [r5, #0]
 8009c1e:	bd38      	pop	{r3, r4, r5, pc}
 8009c20:	2000680c 	.word	0x2000680c

08009c24 <_malloc_usable_size_r>:
 8009c24:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8009c28:	2800      	cmp	r0, #0
 8009c2a:	bfbe      	ittt	lt
 8009c2c:	1809      	addlt	r1, r1, r0
 8009c2e:	f851 3c04 	ldrlt.w	r3, [r1, #-4]
 8009c32:	18c0      	addlt	r0, r0, r3
 8009c34:	3804      	subs	r0, #4
 8009c36:	4770      	bx	lr

08009c38 <_read_r>:
 8009c38:	b538      	push	{r3, r4, r5, lr}
 8009c3a:	4c07      	ldr	r4, [pc, #28]	; (8009c58 <_read_r+0x20>)
 8009c3c:	4605      	mov	r5, r0
 8009c3e:	4608      	mov	r0, r1
 8009c40:	4611      	mov	r1, r2
 8009c42:	2200      	movs	r2, #0
 8009c44:	6022      	str	r2, [r4, #0]
 8009c46:	461a      	mov	r2, r3
 8009c48:	f000 f838 	bl	8009cbc <_read>
 8009c4c:	1c43      	adds	r3, r0, #1
 8009c4e:	d102      	bne.n	8009c56 <_read_r+0x1e>
 8009c50:	6823      	ldr	r3, [r4, #0]
 8009c52:	b103      	cbz	r3, 8009c56 <_read_r+0x1e>
 8009c54:	602b      	str	r3, [r5, #0]
 8009c56:	bd38      	pop	{r3, r4, r5, pc}
 8009c58:	2000680c 	.word	0x2000680c

08009c5c <_close>:
 8009c5c:	4b02      	ldr	r3, [pc, #8]	; (8009c68 <_close+0xc>)
 8009c5e:	2258      	movs	r2, #88	; 0x58
 8009c60:	601a      	str	r2, [r3, #0]
 8009c62:	f04f 30ff 	mov.w	r0, #4294967295
 8009c66:	4770      	bx	lr
 8009c68:	2000680c 	.word	0x2000680c

08009c6c <_fstat>:
 8009c6c:	4b02      	ldr	r3, [pc, #8]	; (8009c78 <_fstat+0xc>)
 8009c6e:	2258      	movs	r2, #88	; 0x58
 8009c70:	601a      	str	r2, [r3, #0]
 8009c72:	f04f 30ff 	mov.w	r0, #4294967295
 8009c76:	4770      	bx	lr
 8009c78:	2000680c 	.word	0x2000680c

08009c7c <_getpid>:
 8009c7c:	4b02      	ldr	r3, [pc, #8]	; (8009c88 <_getpid+0xc>)
 8009c7e:	2258      	movs	r2, #88	; 0x58
 8009c80:	601a      	str	r2, [r3, #0]
 8009c82:	f04f 30ff 	mov.w	r0, #4294967295
 8009c86:	4770      	bx	lr
 8009c88:	2000680c 	.word	0x2000680c

08009c8c <_isatty>:
 8009c8c:	4b02      	ldr	r3, [pc, #8]	; (8009c98 <_isatty+0xc>)
 8009c8e:	2258      	movs	r2, #88	; 0x58
 8009c90:	601a      	str	r2, [r3, #0]
 8009c92:	2000      	movs	r0, #0
 8009c94:	4770      	bx	lr
 8009c96:	bf00      	nop
 8009c98:	2000680c 	.word	0x2000680c

08009c9c <_kill>:
 8009c9c:	4b02      	ldr	r3, [pc, #8]	; (8009ca8 <_kill+0xc>)
 8009c9e:	2258      	movs	r2, #88	; 0x58
 8009ca0:	601a      	str	r2, [r3, #0]
 8009ca2:	f04f 30ff 	mov.w	r0, #4294967295
 8009ca6:	4770      	bx	lr
 8009ca8:	2000680c 	.word	0x2000680c

08009cac <_lseek>:
 8009cac:	4b02      	ldr	r3, [pc, #8]	; (8009cb8 <_lseek+0xc>)
 8009cae:	2258      	movs	r2, #88	; 0x58
 8009cb0:	601a      	str	r2, [r3, #0]
 8009cb2:	f04f 30ff 	mov.w	r0, #4294967295
 8009cb6:	4770      	bx	lr
 8009cb8:	2000680c 	.word	0x2000680c

08009cbc <_read>:
 8009cbc:	4b02      	ldr	r3, [pc, #8]	; (8009cc8 <_read+0xc>)
 8009cbe:	2258      	movs	r2, #88	; 0x58
 8009cc0:	601a      	str	r2, [r3, #0]
 8009cc2:	f04f 30ff 	mov.w	r0, #4294967295
 8009cc6:	4770      	bx	lr
 8009cc8:	2000680c 	.word	0x2000680c

08009ccc <_sbrk>:
 8009ccc:	4a04      	ldr	r2, [pc, #16]	; (8009ce0 <_sbrk+0x14>)
 8009cce:	4905      	ldr	r1, [pc, #20]	; (8009ce4 <_sbrk+0x18>)
 8009cd0:	6813      	ldr	r3, [r2, #0]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	bf08      	it	eq
 8009cd6:	460b      	moveq	r3, r1
 8009cd8:	4418      	add	r0, r3
 8009cda:	6010      	str	r0, [r2, #0]
 8009cdc:	4618      	mov	r0, r3
 8009cde:	4770      	bx	lr
 8009ce0:	200053a4 	.word	0x200053a4
 8009ce4:	20006810 	.word	0x20006810

08009ce8 <_write>:
 8009ce8:	4b02      	ldr	r3, [pc, #8]	; (8009cf4 <_write+0xc>)
 8009cea:	2258      	movs	r2, #88	; 0x58
 8009cec:	601a      	str	r2, [r3, #0]
 8009cee:	f04f 30ff 	mov.w	r0, #4294967295
 8009cf2:	4770      	bx	lr
 8009cf4:	2000680c 	.word	0x2000680c

08009cf8 <_exit>:
 8009cf8:	e7fe      	b.n	8009cf8 <_exit>
 8009cfa:	bf00      	nop

08009cfc <_init>:
 8009cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cfe:	bf00      	nop
 8009d00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d02:	bc08      	pop	{r3}
 8009d04:	469e      	mov	lr, r3
 8009d06:	4770      	bx	lr

08009d08 <_fini>:
 8009d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d0a:	bf00      	nop
 8009d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d0e:	bc08      	pop	{r3}
 8009d10:	469e      	mov	lr, r3
 8009d12:	4770      	bx	lr
