{
  "module_name": "fsl_devices.h",
  "hash_id": "ad67c64a9391c3c1aa0b644f19cdd304fcbd1d518785479b7c058749ef2e3774",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/fsl_devices.h",
  "human_readable_source": " \n \n\n#ifndef _FSL_DEVICE_H_\n#define _FSL_DEVICE_H_\n\n#define FSL_UTMI_PHY_DLY\t10\t \n#define FSL_USB_PHY_CLK_TIMEOUT\t10000\t \n\n#include <linux/types.h>\n\n \n\nenum fsl_usb2_controller_ver {\n\tFSL_USB_VER_NONE = -1,\n\tFSL_USB_VER_OLD = 0,\n\tFSL_USB_VER_1_6 = 1,\n\tFSL_USB_VER_2_2 = 2,\n\tFSL_USB_VER_2_4 = 3,\n\tFSL_USB_VER_2_5 = 4,\n};\n\nenum fsl_usb2_operating_modes {\n\tFSL_USB2_MPH_HOST,\n\tFSL_USB2_DR_HOST,\n\tFSL_USB2_DR_DEVICE,\n\tFSL_USB2_DR_OTG,\n};\n\nenum fsl_usb2_phy_modes {\n\tFSL_USB2_PHY_NONE,\n\tFSL_USB2_PHY_ULPI,\n\tFSL_USB2_PHY_UTMI,\n\tFSL_USB2_PHY_UTMI_WIDE,\n\tFSL_USB2_PHY_SERIAL,\n\tFSL_USB2_PHY_UTMI_DUAL,\n};\n\nstruct clk;\nstruct platform_device;\n\nstruct fsl_usb2_platform_data {\n\t \n\tenum fsl_usb2_controller_ver\tcontroller_ver;\n\tenum fsl_usb2_operating_modes\toperating_mode;\n\tenum fsl_usb2_phy_modes\t\tphy_mode;\n\tunsigned int\t\t\tport_enables;\n\tunsigned int\t\t\tworkaround;\n\n\tint\t\t(*init)(struct platform_device *);\n\tvoid\t\t(*exit)(struct platform_device *);\n\tvoid __iomem\t*regs;\t\t \n\tstruct clk\t*clk;\n\tunsigned\tpower_budget;\t \n\tunsigned\tbig_endian_mmio:1;\n\tunsigned\tbig_endian_desc:1;\n\tunsigned\tes:1;\t\t \n\tunsigned\tle_setup_buf:1;\n\tunsigned\thave_sysif_regs:1;\n\tunsigned\tinvert_drvvbus:1;\n\tunsigned\tinvert_pwr_fault:1;\n\n\tunsigned\tsuspended:1;\n\tunsigned\talready_suspended:1;\n\tunsigned\thas_fsl_erratum_a007792:1;\n\tunsigned\thas_fsl_erratum_14:1;\n\tunsigned\thas_fsl_erratum_a005275:1;\n\tunsigned\thas_fsl_erratum_a005697:1;\n\tunsigned        has_fsl_erratum_a006918:1;\n\tunsigned\tcheck_phy_clk_valid:1;\n\n\t \n\tu32\t\tpm_command;\n\tu32\t\tpm_status;\n\tu32\t\tpm_intr_enable;\n\tu32\t\tpm_frame_index;\n\tu32\t\tpm_segment;\n\tu32\t\tpm_frame_list;\n\tu32\t\tpm_async_next;\n\tu32\t\tpm_configured_flag;\n\tu32\t\tpm_portsc;\n\tu32\t\tpm_usbgenctrl;\n};\n\n \n#define FSL_USB2_PORT0_ENABLED\t0x00000001\n#define FSL_USB2_PORT1_ENABLED\t0x00000002\n\n#define FLS_USB2_WORKAROUND_ENGCM09152\t(1 << 0)\n\nstruct spi_device;\n\nstruct fsl_spi_platform_data {\n\tu32 \tinitial_spmode;\t \n\ts16\tbus_num;\n\tunsigned int flags;\n#define SPI_QE_CPU_MODE\t\t(1 << 0)  \n#define SPI_CPM_MODE\t\t(1 << 1)  \n#define SPI_CPM1\t\t(1 << 2)  \n#define SPI_CPM2\t\t(1 << 3)  \n#define SPI_QE\t\t\t(1 << 4)  \n\t \n\tu16\tmax_chipselect;\n\tvoid\t(*cs_control)(struct spi_device *spi, bool on);\n\tu32\tsysclk;\n};\n\nstruct mpc8xx_pcmcia_ops {\n\tvoid(*hw_ctrl)(int slot, int enable);\n\tint(*voltage_set)(int slot, int vcc, int vpp);\n};\n\n \n#if defined(CONFIG_PPC_83xx) && defined(CONFIG_SUSPEND)\nint fsl_deep_sleep(void);\n#else\nstatic inline int fsl_deep_sleep(void) { return 0; }\n#endif\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}