# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading project iir_filter_7bit
cd /home/isa18_2021_2022/github/isa/lab1/tmp/modelsim
# reading /software/mentor/modelsim_6.2g/linux/../modelsim.ini
# Loading project iir_filter_7bit
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_iir.v was successful.
# Compile of iir_filter.v was successful.
# 5 compiles, 0 failed with no errors. 
ls
# iir_filter_7bit.mpf
# open_modelsim.sh
# run_postsynth.do
# transcript
# vcd2saif.sh
# wave.do
# work
do run_postsynth.do
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_iir.v was successful.
# Compile of iir_filter.v was successful.
# 5 compiles, 0 failed with no errors. 
# vsim -L /software/dk/nangate45/verilog/msim6.2g -sdftyp /tb_iir/UUT=../netlist/iir_filter.sdf work.tb_iir 
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_iir(fast)
# Loading work.iir_filter(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.BUF_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.DFFR_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XNOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR4_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.INV_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.HA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.FA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XOR2_X1(fast)
# Loading instances from ../netlist/iir_filter.sdf
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)
# ** Error: (vsim-7) Failed to open VHDL file "../samples.txt" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/SM
# ** Warning: (vsim-3017) /home/isa18_2021_2022/github/isa/lab1/tmp/netlist/iir_filter.v(820): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_1_root_add_0_root_add_57_2_U1_7
# ** Warning: (vsim-3017) /home/isa18_2021_2022/github/isa/lab1/tmp/netlist/iir_filter.v(844): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_0_root_add_0_root_add_57_2_U1_7
# ** Warning: (vsim-3017) /home/isa18_2021_2022/github/isa/lab1/tmp/netlist/iir_filter.v(1205): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_1_root_add_0_root_add_52_2_U1_6
# ** Warning: (vsim-3017) /home/isa18_2021_2022/github/isa/lab1/tmp/netlist/iir_filter.v(1226): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_0_root_add_0_root_add_52_2_U1_6
# Loading work.data_sink(beh)
# Loading timing data from ../netlist/iir_filter.sdf
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/ff_1_Q_reg
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_dout_Q_reg_7_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_dout_Q_reg_6_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_dout_Q_reg_5_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_dout_Q_reg_4_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_dout_Q_reg_3_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_dout_Q_reg_2_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_dout_Q_reg_1_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_dout_Q_reg_0_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_2_Q_reg_6_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_2_Q_reg_5_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_2_Q_reg_4_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_2_Q_reg_3_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_2_Q_reg_2_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_2_Q_reg_1_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_2_Q_reg_0_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_1_Q_reg_6_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_1_Q_reg_5_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_1_Q_reg_4_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_1_Q_reg_3_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_1_Q_reg_2_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_1_Q_reg_1_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_1_Q_reg_0_
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ns  Iteration: 0  Region: /tb_iir  File: /home/isa18_2021_2022/github/isa/lab1/tmp/hdl/tb/tb_iir.v
# ** Error: (vish-4014) No objects found matching '/tb_iir/UUT/tmp_a_slv'.
# Executing ONERROR command at macro ./wave.do line 14
# ** Error: (vish-4014) No objects found matching '/tb_iir/UUT/din_s'.
# Executing ONERROR command at macro ./wave.do line 17
# ** Error: (vish-4014) No objects found matching '/tb_iir/UUT/a1_s'.
# Executing ONERROR command at macro ./wave.do line 18
# ** Error: (vish-4014) No objects found matching '/tb_iir/UUT/a2_s'.
# Executing ONERROR command at macro ./wave.do line 19
# ** Error: (vish-4014) No objects found matching '/tb_iir/UUT/b0_s'.
# Executing ONERROR command at macro ./wave.do line 20
# ** Error: (vish-4014) No objects found matching '/tb_iir/UUT/b1_s'.
# Executing ONERROR command at macro ./wave.do line 21
# ** Error: (vish-4014) No objects found matching '/tb_iir/UUT/b2_s'.
# Executing ONERROR command at macro ./wave.do line 22
# ** Error: (vish-4014) No objects found matching '/tb_iir/UUT/tmpq1_a1'.
# Executing ONERROR command at macro ./wave.do line 23
# ** Error: (vish-4014) No objects found matching '/tb_iir/UUT/tmpq2_a2'.
# Executing ONERROR command at macro ./wave.do line 24
# ** Error: (vish-4014) No objects found matching '/tb_iir/UUT/tmptmpa_b0'.
# Executing ONERROR command at macro ./wave.do line 25
# ** Error: (vish-4014) No objects found matching '/tb_iir/UUT/tmpq1_b1'.
# Executing ONERROR command at macro ./wave.do line 26
# ** Error: (vish-4014) No objects found matching '/tb_iir/UUT/tmpq2_b2'.
# Executing ONERROR command at macro ./wave.do line 27
# ** Error: (vish-4014) No objects found matching '/tb_iir/UUT/tmp_b_slv'.
# Executing ONERROR command at macro ./wave.do line 28
# ** Error: (vish-4014) No objects found matching '/tb_iir/UUT/tmpa'.
# Executing ONERROR command at macro ./wave.do line 29
# ** Error: (vish-4014) No objects found matching '/tb_iir/UUT/tmpb'.
# Executing ONERROR command at macro ./wave.do line 30
# ** Error: (vish-4014) No objects found matching '/tb_iir/UUT/dout_pad'.
# Executing ONERROR command at macro ./wave.do line 31
# ** Fatal: (vsim-7) Failed to open VHDL file "../samples.txt" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 15 ns  Iteration: 2  Process: /tb_iir/SM/line__39 File: /home/isa18_2021_2022/github/isa/lab1/tmp/hdl/tb/data_maker_new.vhd
# Fatal error in Process line__39 at /home/isa18_2021_2022/github/isa/lab1/tmp/hdl/tb/data_maker_new.vhd line 49
# 
add wave sim:/tb_iir/UUT/*
write format wave -window .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf /home/isa18_2021_2022/github/isa/lab1/tmp/modelsim/wave.do
do run_postsynth.do
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_iir.v was successful.
# Compile of iir_filter.v was successful.
# 5 compiles, 0 failed with no errors. 
# vsim -L /software/dk/nangate45/verilog/msim6.2g -sdftyp /tb_iir/UUT=../netlist/iir_filter.sdf work.tb_iir 
# Loading work.tb_iir(fast)
# Loading work.iir_filter(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.BUF_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.DFFR_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XNOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR4_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.INV_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.HA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.FA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XOR2_X1(fast)
# Loading instances from ../netlist/iir_filter.sdf
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)
# ** Error: (vsim-7) Failed to open VHDL file "../samples.txt" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/SM
# ** Warning: (vsim-3017) /home/isa18_2021_2022/github/isa/lab1/tmp/netlist/iir_filter.v(820): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_1_root_add_0_root_add_57_2_U1_7
# ** Warning: (vsim-3017) /home/isa18_2021_2022/github/isa/lab1/tmp/netlist/iir_filter.v(844): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_0_root_add_0_root_add_57_2_U1_7
# ** Warning: (vsim-3017) /home/isa18_2021_2022/github/isa/lab1/tmp/netlist/iir_filter.v(1205): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_1_root_add_0_root_add_52_2_U1_6
# ** Warning: (vsim-3017) /home/isa18_2021_2022/github/isa/lab1/tmp/netlist/iir_filter.v(1226): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_0_root_add_0_root_add_52_2_U1_6
# Loading work.data_sink(beh)
# Loading timing data from ../netlist/iir_filter.sdf
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/ff_1_Q_reg
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_dout_Q_reg_7_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_dout_Q_reg_6_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_dout_Q_reg_5_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_dout_Q_reg_4_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_dout_Q_reg_3_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_dout_Q_reg_2_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_dout_Q_reg_1_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_dout_Q_reg_0_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_2_Q_reg_6_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_2_Q_reg_5_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_2_Q_reg_4_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_2_Q_reg_3_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_2_Q_reg_2_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_2_Q_reg_1_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_2_Q_reg_0_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_1_Q_reg_6_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_1_Q_reg_5_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_1_Q_reg_4_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_1_Q_reg_3_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_1_Q_reg_2_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_1_Q_reg_1_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_1_Q_reg_0_
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ns  Iteration: 0  Region: /tb_iir  File: /home/isa18_2021_2022/github/isa/lab1/tmp/hdl/tb/tb_iir.v
# ** Fatal: (vsim-7) Failed to open VHDL file "../samples.txt" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 15 ns  Iteration: 2  Process: /tb_iir/SM/line__39 File: /home/isa18_2021_2022/github/isa/lab1/tmp/hdl/tb/data_maker_new.vhd
# Fatal error in Process line__39 at /home/isa18_2021_2022/github/isa/lab1/tmp/hdl/tb/data_maker_new.vhd line 49
# 
do run_postsynth.do
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_iir.v was successful.
# Compile of iir_filter.v was successful.
# 5 compiles, 0 failed with no errors. 
# vsim -L /software/dk/nangate45/verilog/msim6.2g -sdftyp /tb_iir/UUT=../netlist/iir_filter.sdf work.tb_iir 
# Loading work.tb_iir(fast)
# Loading work.iir_filter(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.BUF_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.DFFR_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XNOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR4_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.INV_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.HA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.FA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XOR2_X1(fast)
# Loading instances from ../netlist/iir_filter.sdf
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)
# ** Warning: (vsim-3017) /home/isa18_2021_2022/github/isa/lab1/tmp/netlist/iir_filter.v(820): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_1_root_add_0_root_add_57_2_U1_7
# ** Warning: (vsim-3017) /home/isa18_2021_2022/github/isa/lab1/tmp/netlist/iir_filter.v(844): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_0_root_add_0_root_add_57_2_U1_7
# ** Warning: (vsim-3017) /home/isa18_2021_2022/github/isa/lab1/tmp/netlist/iir_filter.v(1205): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_1_root_add_0_root_add_52_2_U1_6
# ** Warning: (vsim-3017) /home/isa18_2021_2022/github/isa/lab1/tmp/netlist/iir_filter.v(1226): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_0_root_add_0_root_add_52_2_U1_6
# Loading work.data_sink(beh)
# Loading timing data from ../netlist/iir_filter.sdf
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/ff_1_Q_reg
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_dout_Q_reg_7_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_dout_Q_reg_6_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_dout_Q_reg_5_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_dout_Q_reg_4_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_dout_Q_reg_3_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_dout_Q_reg_2_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_dout_Q_reg_1_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_dout_Q_reg_0_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_2_Q_reg_6_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_2_Q_reg_5_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_2_Q_reg_4_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_2_Q_reg_3_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_2_Q_reg_2_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_2_Q_reg_1_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_2_Q_reg_0_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_1_Q_reg_6_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_1_Q_reg_5_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_1_Q_reg_4_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_1_Q_reg_3_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_1_Q_reg_2_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_1_Q_reg_1_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/UUT/reg_1_Q_reg_0_
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ns  Iteration: 0  Region: /tb_iir  File: /home/isa18_2021_2022/github/isa/lab1/tmp/hdl/tb/tb_iir.v
